/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jul 28 23:08:50 2010
 *                 MD5 Checksum         03d89f69f47174d85e4889656b47d05e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/35230/rdb/c0/bchp_sun_top_ctrl.h $
 * 
 * Hydra_Software_Devel/1   7/29/10 1:46p pntruong
 * SW35230-803: Initial version.
 *
 ***************************************************************************/

#ifndef BCHP_SUN_TOP_CTRL_H__
#define BCHP_SUN_TOP_CTRL_H__

/***************************************************************************
 *SUN_TOP_CTRL - Top Control registers
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_PROD_REVISION          0x00404000 /* Product Revision ID */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION           0x00404004 /* Sundry Revision ID */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL             0x00404008 /* Reset control */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL               0x00404010 /* Control register for NMI */
#define BCHP_SUN_TOP_CTRL_SW_RESET               0x00404014 /* Software reset register */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY          0x00404018 /* Reset history */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0          0x0040401c /* Strapping values */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1          0x00404020 /* Strapping values */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS            0x00404024 /* Bond option value register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0      0x00404028 /* OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1      0x0040402c /* OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0    0x00404030 /* OTP option status register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1    0x00404034 /* OTP option status register */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0            0x00404038 /* Semaphore channel 0 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1            0x0040403c /* Semaphore channel 1 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2            0x00404040 /* Semaphore channel 2 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3            0x00404044 /* Semaphore channel 3 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4            0x00404048 /* Semaphore channel 4 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5            0x0040404c /* Semaphore channel 5 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6            0x00404050 /* Semaphore channel 6 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7            0x00404054 /* Semaphore channel 7 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8            0x00404058 /* Semaphore channel 8 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9            0x0040405c /* Semaphore channel 9 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10           0x00404060 /* Semaphore channel 10 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11           0x00404064 /* Semaphore channel 11 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12           0x00404068 /* Semaphore channel 12 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13           0x0040406c /* Semaphore channel 13 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14           0x00404070 /* Semaphore channel 14 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15           0x00404074 /* Semaphore channel 15 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0         0x00404078 /* General watchdog timer 0 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1         0x0040407c /* General watchdog timer 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0         0x00404080 /* General control register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1         0x00404084 /* General control register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2         0x00404088 /* General control register 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3         0x0040408c /* General control register 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4         0x00404090 /* General control register 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5         0x00404094 /* General control register 5 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0       0x00404098 /* General status register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1       0x0040409c /* General status register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2       0x004040a0 /* General status register 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3       0x004040a4 /* General status register 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4       0x004040a8 /* General status register 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5       0x004040ac /* General status register 5 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_6       0x004040b0 /* General status register 6 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0 0x004040b4 /* General control register without scan 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1 0x004040b8 /* General control register without scan 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2 0x004040bc /* General control register without scan 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3 0x004040c0 /* General control register without scan 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4 0x004040c4 /* General control register without scan 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5 0x004040c8 /* General control register without scan 5 */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH      0x004040cc /* Scratch register */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL             0x004040d0 /* Spare control bits reserved for future use */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0         0x00404100 /* Pinmux control register 0 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1         0x00404104 /* Pinmux control register 1 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2         0x00404108 /* Pinmux control register 2 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3         0x0040410c /* Pinmux control register 3 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4         0x00404110 /* Pinmux control register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5         0x00404114 /* Pinmux control register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6         0x00404118 /* Pinmux control register 6 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7         0x0040411c /* Pinmux control register 7 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8         0x00404120 /* Pinmux control register 8 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9         0x00404124 /* Pinmux control register 9 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10        0x00404128 /* Pinmux control register 10 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11        0x0040412c /* Pinmux control register 11 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12        0x00404130 /* Pinmux control register 12 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13        0x00404134 /* Pinmux control register 13 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14        0x00404138 /* Pinmux control register 14 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15        0x0040413c /* Pinmux control register 15 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16        0x00404140 /* Pinmux control register 16 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17        0x00404144 /* Pinmux control register 17 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18        0x00404148 /* Pinmux control register 18 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19        0x0040414c /* Pinmux control register 19 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20        0x00404150 /* Pinmux control register 20 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21        0x00404154 /* Pinmux control register 21 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22        0x00404158 /* Pinmux control register 22 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23        0x0040415c /* Pinmux control register 23 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24        0x00404160 /* Pinmux control register 24 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25        0x00404164 /* Pinmux control register 25 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26        0x00404168 /* Pinmux control register 26 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0     0x0040416c /* Pad pull-up/pull-down control register 0 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1     0x00404170 /* Pad pull-up/pull-down control register 1 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2     0x00404174 /* Pad pull-up/pull-down control register 2 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3     0x00404178 /* Pad pull-up/pull-down control register 3 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4     0x0040417c /* Pad pull-up/pull-down control register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5     0x00404180 /* Pad pull-up/pull-down control register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6     0x00404184 /* Pad pull-up/pull-down control register 6 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7     0x00404188 /* Pad pull-up/pull-down control register 7 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8     0x0040418c /* Pad pull-up/pull-down control register 8 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9     0x00404190 /* Pad pull-up/pull-down control register 9 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10    0x00404194 /* Pad pull-up/pull-down control register 10 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11    0x00404198 /* Pad pull-up/pull-down control register 11 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12    0x0040419c /* Pad pull-up/pull-down control register 12 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13    0x004041a0 /* Pad pull-up/pull-down control register 13 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14    0x004041a4 /* Pad pull-up/pull-down control register 14 */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0     0x004041a8 /* Bypass clock unselect register 0 */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL         0x00404200 /* Test port control */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK     0x00404204 /* Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE     0x00404208 /* Testport poke register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK      0x0040420c /* Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE      0x00404210 /* Testport poke register */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN         0x00404214 /* EJTAG input bus enables */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL       0x00404218 /* EJTAG output select */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL        0x0040421c /* UART Router select */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG             0x00404300 /* Serial Slave Port configuration register */
#define BCHP_SUN_TOP_CTRL_SERS_REV               0x00404320 /* SERS Revision Register */
#define BCHP_SUN_TOP_CTRL_SERS_CFG               0x00404324 /* SERS Configuration Register */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL      0x00404400 /* Block select for RO testmode */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_CTRL         0x00404500 /* Test_mode control register */
#define BCHP_SUN_TOP_CTRL_TEST_MODE              0x00404504 /* Register source for test_mode */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE          0x00404508 /* Register source for sub_test_mode */
#define BCHP_SUN_TOP_CTRL_LATCHED_TEST_MODE      0x0040450c /* Final latched testmode value */
#define BCHP_SUN_TOP_CTRL_LATCHED_SUB_TEST_MODE  0x00404510 /* Final latched sub-testmode value */
#define BCHP_SUN_TOP_CTRL_PM_CTRL                0x00404600 /* Control register for Power Controller */
#define BCHP_SUN_TOP_CTRL_PM_IRQ_INPUT_STATUS    0x00404604 /* Power Management IRQ input status */
#define BCHP_SUN_TOP_CTRL_PM_MIPS_WAIT_COUNT     0x00404608 /* Power Management Wait counter in place of Wait for MIPS IRQ */

/***************************************************************************
 *PROD_REVISION - Product Revision ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: PROD_REVISION :: product_revision [31:00] */
#define BCHP_SUN_TOP_CTRL_PROD_REVISION_product_revision_MASK      0xffffffff
#define BCHP_SUN_TOP_CTRL_PROD_REVISION_product_revision_SHIFT     0

/***************************************************************************
 *SUN_REVISION - Sundry Revision ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: SUN_REVISION :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_reserved0_MASK              0xffff0000
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_reserved0_SHIFT             16

/* SUN_TOP_CTRL :: SUN_REVISION :: sundry_revision [15:00] */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_sundry_revision_MASK        0x0000ffff
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_sundry_revision_SHIFT       0

/***************************************************************************
 *RESET_CTRL - Reset control
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_CTRL :: reset_outb_monitor [31:31] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_outb_monitor_MASK       0x80000000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_outb_monitor_SHIFT      31

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_monitor [30:30] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_monitor_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_monitor_SHIFT 30

/* SUN_TOP_CTRL :: RESET_CTRL :: reset_outb_def_val_monitor [29:29] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_outb_def_val_monitor_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_outb_def_val_monitor_SHIFT 29

/* SUN_TOP_CTRL :: RESET_CTRL :: reset_ext_mode_monitor [28:28] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_ext_mode_monitor_MASK   0x10000000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_ext_mode_monitor_SHIFT  28

/* SUN_TOP_CTRL :: RESET_CTRL :: reset_timer_205_monitor [27:27] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_timer_205_monitor_MASK  0x08000000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_timer_205_monitor_SHIFT 27

/* SUN_TOP_CTRL :: RESET_CTRL :: reset_timer_200_monitor [26:26] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_timer_200_monitor_MASK  0x04000000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_timer_200_monitor_SHIFT 26

/* SUN_TOP_CTRL :: RESET_CTRL :: reserved0 [25:12] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_MASK                0x03fff000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_SHIFT               12

/* SUN_TOP_CTRL :: RESET_CTRL :: clear_reset_history [11:11] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_MASK      0x00000800
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_SHIFT     11

/* SUN_TOP_CTRL :: RESET_CTRL :: aux_chip_edge_reset_enable_lock [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_lock_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_lock_SHIFT 10

/* SUN_TOP_CTRL :: RESET_CTRL :: aux_chip_edge_reset_enable [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_SHIFT 9

/* SUN_TOP_CTRL :: RESET_CTRL :: watchdog_reset_enable_lock [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_lock_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_lock_SHIFT 8

/* SUN_TOP_CTRL :: RESET_CTRL :: watchdog_reset_enable [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_MASK    0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_SHIFT   7

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_enable_lock [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_lock_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_lock_SHIFT 6

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_enable [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_SHIFT 5

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_polarity [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_polarity_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_polarity_SHIFT 4

/* SUN_TOP_CTRL :: RESET_CTRL :: master_reset_en [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_master_reset_en_MASK          0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_master_reset_en_SHIFT         3

/* SUN_TOP_CTRL :: RESET_CTRL :: reserved1 [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved1_MASK                0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved1_SHIFT               2

/* SUN_TOP_CTRL :: RESET_CTRL :: sc_insert_reset_en [01:00] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_sc_insert_reset_en_MASK       0x00000003
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_sc_insert_reset_en_SHIFT      0

/***************************************************************************
 *NMI_CTRL - Control register for NMI
 ***************************************************************************/
/* SUN_TOP_CTRL :: NMI_CTRL :: nmi_config_lock [31:31] */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_nmi_config_lock_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_nmi_config_lock_SHIFT           31

/* SUN_TOP_CTRL :: NMI_CTRL :: reserved0 [30:03] */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_reserved0_MASK                  0x7ffffff8
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_reserved0_SHIFT                 3

/* SUN_TOP_CTRL :: NMI_CTRL :: nmi_pad_monitor [02:02] */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_nmi_pad_monitor_MASK            0x00000004
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_nmi_pad_monitor_SHIFT           2

/* SUN_TOP_CTRL :: NMI_CTRL :: config_nmi_polarity [01:01] */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_config_nmi_polarity_MASK        0x00000002
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_config_nmi_polarity_SHIFT       1

/* SUN_TOP_CTRL :: NMI_CTRL :: disable_pad_nmi [00:00] */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_disable_pad_nmi_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_disable_pad_nmi_SHIFT           0

/***************************************************************************
 *SW_RESET - Software reset register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_RESET :: chip_master_reset [31:31] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_chip_master_reset_MASK          0x80000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_chip_master_reset_SHIFT         31

/* SUN_TOP_CTRL :: SW_RESET :: cpu_sw_reset_1shot [30:30] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_1shot_MASK         0x40000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_1shot_SHIFT        30

/* SUN_TOP_CTRL :: SW_RESET :: ext_sys_reset_1shot [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_1shot_MASK        0x20000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_1shot_SHIFT       29

/* SUN_TOP_CTRL :: SW_RESET :: pci_rstb_out_sw_reset [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_rstb_out_sw_reset_MASK      0x10000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_rstb_out_sw_reset_SHIFT     28

/* SUN_TOP_CTRL :: SW_RESET :: hd_dvi_sw_reset [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_hd_dvi_sw_reset_MASK            0x08000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_hd_dvi_sw_reset_SHIFT           27

/* SUN_TOP_CTRL :: SW_RESET :: frc_sw_reset [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_frc_sw_reset_MASK               0x04000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_frc_sw_reset_SHIFT              26

/* SUN_TOP_CTRL :: SW_RESET :: avs_ctrl_sw_reset [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_avs_ctrl_sw_reset_MASK          0x02000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_avs_ctrl_sw_reset_SHIFT         25

/* SUN_TOP_CTRL :: SW_RESET :: raaga_dsp_sw_reset [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_raaga_dsp_sw_reset_MASK         0x01000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_raaga_dsp_sw_reset_SHIFT        24

/* SUN_TOP_CTRL :: SW_RESET :: dvp_lt_sw_reset [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_dvp_lt_sw_reset_MASK            0x00800000
#define BCHP_SUN_TOP_CTRL_SW_RESET_dvp_lt_sw_reset_SHIFT           23

/* SUN_TOP_CTRL :: SW_RESET :: tcon_sw_reset [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_tcon_sw_reset_MASK              0x00400000
#define BCHP_SUN_TOP_CTRL_SW_RESET_tcon_sw_reset_SHIFT             22

/* SUN_TOP_CTRL :: SW_RESET :: ext_sys_reset_level [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_level_MASK        0x00200000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_level_SHIFT       21

/* SUN_TOP_CTRL :: SW_RESET :: adec_sw_reset [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_adec_sw_reset_MASK              0x00100000
#define BCHP_SUN_TOP_CTRL_SW_RESET_adec_sw_reset_SHIFT             20

/* SUN_TOP_CTRL :: SW_RESET :: dfe_sw_reset [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_dfe_sw_reset_MASK               0x00080000
#define BCHP_SUN_TOP_CTRL_SW_RESET_dfe_sw_reset_SHIFT              19

/* SUN_TOP_CTRL :: SW_RESET :: 3d_gfx_sw_reset [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_3d_gfx_sw_reset_MASK            0x00040000
#define BCHP_SUN_TOP_CTRL_SW_RESET_3d_gfx_sw_reset_SHIFT           18

/* SUN_TOP_CTRL :: SW_RESET :: pcu_sw_reset [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_pcu_sw_reset_MASK               0x00020000
#define BCHP_SUN_TOP_CTRL_SW_RESET_pcu_sw_reset_SHIFT              17

/* SUN_TOP_CTRL :: SW_RESET :: avfe_sw_reset [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_avfe_sw_reset_MASK              0x00010000
#define BCHP_SUN_TOP_CTRL_SW_RESET_avfe_sw_reset_SHIFT             16

/* SUN_TOP_CTRL :: SW_RESET :: avd0_sw_reset [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_avd0_sw_reset_MASK              0x00008000
#define BCHP_SUN_TOP_CTRL_SW_RESET_avd0_sw_reset_SHIFT             15

/* SUN_TOP_CTRL :: SW_RESET :: aio_sw_reset [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_aio_sw_reset_MASK               0x00004000
#define BCHP_SUN_TOP_CTRL_SW_RESET_aio_sw_reset_SHIFT              14

/* SUN_TOP_CTRL :: SW_RESET :: usb_sw_reset [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_usb_sw_reset_MASK               0x00002000
#define BCHP_SUN_TOP_CTRL_SW_RESET_usb_sw_reset_SHIFT              13

/* SUN_TOP_CTRL :: SW_RESET :: memc_0_sw_reset [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_memc_0_sw_reset_MASK            0x00001000
#define BCHP_SUN_TOP_CTRL_SW_RESET_memc_0_sw_reset_SHIFT           12

/* SUN_TOP_CTRL :: SW_RESET :: graphics_sw_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_graphics_sw_reset_MASK          0x00000800
#define BCHP_SUN_TOP_CTRL_SW_RESET_graphics_sw_reset_SHIFT         11

/* SUN_TOP_CTRL :: SW_RESET :: xpt_sw_reset [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_xpt_sw_reset_MASK               0x00000400
#define BCHP_SUN_TOP_CTRL_SW_RESET_xpt_sw_reset_SHIFT              10

/* SUN_TOP_CTRL :: SW_RESET :: vec_sw_reset [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_vec_sw_reset_MASK               0x00000200
#define BCHP_SUN_TOP_CTRL_SW_RESET_vec_sw_reset_SHIFT              9

/* SUN_TOP_CTRL :: SW_RESET :: bvn_sw_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvn_sw_reset_MASK               0x00000100
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvn_sw_reset_SHIFT              8

/* SUN_TOP_CTRL :: SW_RESET :: hdmi_sw_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_hdmi_sw_reset_MASK              0x00000080
#define BCHP_SUN_TOP_CTRL_SW_RESET_hdmi_sw_reset_SHIFT             7

/* SUN_TOP_CTRL :: SW_RESET :: ddr0_sw_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ddr0_sw_reset_MASK              0x00000040
#define BCHP_SUN_TOP_CTRL_SW_RESET_ddr0_sw_reset_SHIFT             6

/* SUN_TOP_CTRL :: SW_RESET :: jtag_otp_sw_reset [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_jtag_otp_sw_reset_MASK          0x00000020
#define BCHP_SUN_TOP_CTRL_SW_RESET_jtag_otp_sw_reset_SHIFT         5

/* SUN_TOP_CTRL :: SW_RESET :: enet_sw_reset [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_enet_sw_reset_MASK              0x00000010
#define BCHP_SUN_TOP_CTRL_SW_RESET_enet_sw_reset_SHIFT             4

/* SUN_TOP_CTRL :: SW_RESET :: cpu_sw_reset_level [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_level_MASK         0x00000008
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_level_SHIFT        3

/* SUN_TOP_CTRL :: SW_RESET :: sharf_sw_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_sharf_sw_reset_MASK             0x00000004
#define BCHP_SUN_TOP_CTRL_SW_RESET_sharf_sw_reset_SHIFT            2

/* SUN_TOP_CTRL :: SW_RESET :: pci_sw_reset [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_sw_reset_MASK               0x00000002
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_sw_reset_SHIFT              1

/* SUN_TOP_CTRL :: SW_RESET :: sundry_sw_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_sundry_sw_reset_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_SW_RESET_sundry_sw_reset_SHIFT           0

/***************************************************************************
 *RESET_HISTORY - Reset history
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_HISTORY :: reserved0 [31:12] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_MASK             0xfffff000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_SHIFT            12

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_edge_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_MASK   0x00000800
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_SHIFT  11

/* SUN_TOP_CTRL :: RESET_HISTORY :: cpu_chip_sft_sft_rst_b [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_sft_sft_rst_b_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_sft_sft_rst_b_SHIFT 10

/* SUN_TOP_CTRL :: RESET_HISTORY :: cpu_chip_hrd_sft_rst_b [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_hrd_sft_rst_b_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_hrd_sft_rst_b_SHIFT 9

/* SUN_TOP_CTRL :: RESET_HISTORY :: smartcard_insert_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_SHIFT 8

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_level_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_SHIFT 7

/* SUN_TOP_CTRL :: RESET_HISTORY :: special_sw_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_special_sw_reset_MASK      0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_special_sw_reset_SHIFT     6

/* SUN_TOP_CTRL :: RESET_HISTORY :: reserved1 [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved1_MASK             0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved1_SHIFT            5

/* SUN_TOP_CTRL :: RESET_HISTORY :: watchdog_timer_reset [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_SHIFT 4

/* SUN_TOP_CTRL :: RESET_HISTORY :: software_master_reset [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_SHIFT 3

/* SUN_TOP_CTRL :: RESET_HISTORY :: front_panel_4sec_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_SHIFT 2

/* SUN_TOP_CTRL :: RESET_HISTORY :: main_chip_reset_input [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_SHIFT 1

/* SUN_TOP_CTRL :: RESET_HISTORY :: power_on_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_SHIFT       0

/***************************************************************************
 *STRAP_VALUE_0 - Strapping values
 ***************************************************************************/
/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved0_MASK             0xfffffffe
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved0_SHIFT            1

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_reserved_for_ECO_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_reserved_for_ECO_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_reserved_for_ECO_0_SHIFT 0

/***************************************************************************
 *STRAP_VALUE_1 - Strapping values
 ***************************************************************************/
/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_reserved0_MASK             0xfffffffe
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_reserved0_SHIFT            1

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap_reserved_for_ECO_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_reserved_for_ECO_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_reserved_for_ECO_0_SHIFT 0

/***************************************************************************
 *BOND_STATUS - Bond option value register
 ***************************************************************************/
/* SUN_TOP_CTRL :: BOND_STATUS :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_SHIFT              1

/* SUN_TOP_CTRL :: BOND_STATUS :: bond_reserved [00:00] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_MASK           0x00000001
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_SHIFT          0

/***************************************************************************
 *OTP_OPTION_TEST_0 - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_pwr_suspend_disable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_pwr_suspend_disable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_pwr_suspend_disable_SHIFT 31

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_strap_system_big_endian_override [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_system_big_endian_override_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_system_big_endian_override_SHIFT 30

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_strap_boot_shape_4_override [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_boot_shape_4_override_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_boot_shape_4_override_SHIFT 29

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_strap_boot_shape_3_override [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_boot_shape_3_override_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_boot_shape_3_override_SHIFT 28

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_strap_boot_shape_2_override [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_boot_shape_2_override_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_boot_shape_2_override_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_strap_boot_shape_1_override [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_boot_shape_1_override_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_boot_shape_1_override_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_strap_boot_shape_0_override [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_boot_shape_0_override_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_boot_shape_0_override_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_strap_bus_mode_0_override [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_bus_mode_0_override_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_bus_mode_0_override_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_strap_override [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_override_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_strap_override_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_abc_disable [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_abc_disable_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_abc_disable_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_plm1_disable [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_plm1_disable_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_plm1_disable_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_plm0_disable [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_plm0_disable_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_plm0_disable_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_psm_disable [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_psm_disable_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_psm_disable_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_frc_disable [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_frc_disable_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_frc_disable_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_superres_disable [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_superres_disable_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_superres_disable_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_rtc_disable [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rtc_disable_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rtc_disable_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_16bit_ddr_enable [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_16bit_ddr_enable_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_16bit_ddr_enable_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_avc_disable [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_avc_disable_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_avc_disable_SHIFT 14

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_usb_disable [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb_disable_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb_disable_SHIFT 13

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_enet_disable [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_enet_disable_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_enet_disable_SHIFT 12

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_isdbt_disable [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_isdbt_disable_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_isdbt_disable_SHIFT 11

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_dvbc_disable [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_dvbc_disable_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_dvbc_disable_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_cofdm_disable [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_cofdm_disable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_cofdm_disable_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_vsb_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vsb_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vsb_disable_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_hdcp_disable [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdcp_disable_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdcp_disable_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_macrovision_disable [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_macrovision_disable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_macrovision_disable_SHIFT 6

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_cr [05:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_cr_MASK  0x00000030
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_cr_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_pci_gwin [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_pci_gwin_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_pci_gwin_SHIFT 3

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_pci_mwin [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_pci_mwin_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_pci_mwin_SHIFT 2

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_pci [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_pci_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_pci_SHIFT 1

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_testport [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_testport_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_testport_SHIFT 0

/***************************************************************************
 *OTP_OPTION_TEST_1 - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_reserved0_MASK         0xf0000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_reserved0_SHIFT        28

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_jtag_otp_11 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_11_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_11_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_jtag_otp_10 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_10_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_10_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_jtag_otp_9 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_9_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_9_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_jtag_otp_8 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_8_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_8_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_jtag_otp_7 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_7_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_7_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_jtag_otp_6 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_6_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_6_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_jtag_otp_5 [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_5_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_5_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_strap_boot_shape_6_override [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_strap_boot_shape_6_override_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_strap_boot_shape_6_override_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_strap_boot_shape_5_override [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_strap_boot_shape_5_override_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_strap_boot_shape_5_override_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_jtag_otp_2 [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_2_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_2_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_jtag_otp_1 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_1_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_1_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_jtag_otp_0 [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_0_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_jtag_otp_0_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: reserved1 [15:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_reserved1_MASK         0x0000fff0
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_reserved1_SHIFT        4

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_bsp_otp_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_bsp_otp_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_bsp_otp_3_SHIFT 3

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_bsp_otp_2 [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_bsp_otp_2_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_bsp_otp_2_SHIFT 2

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_bsp_otp_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_bsp_otp_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_bsp_otp_1_SHIFT 1

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option1_spare_bsp_otp_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_bsp_otp_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option1_spare_bsp_otp_0_SHIFT 0

/***************************************************************************
 *OTP_OPTION_STATUS_0 - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_pwr_suspend_disable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_pwr_suspend_disable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_pwr_suspend_disable_SHIFT 31

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_strap_system_big_endian_override [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_system_big_endian_override_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_system_big_endian_override_SHIFT 30

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_strap_boot_shape_4_override [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_boot_shape_4_override_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_boot_shape_4_override_SHIFT 29

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_strap_boot_shape_3_override [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_boot_shape_3_override_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_boot_shape_3_override_SHIFT 28

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_strap_boot_shape_2_override [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_boot_shape_2_override_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_boot_shape_2_override_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_strap_boot_shape_1_override [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_boot_shape_1_override_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_boot_shape_1_override_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_strap_boot_shape_0_override [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_boot_shape_0_override_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_boot_shape_0_override_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_strap_bus_mode_0_override [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_bus_mode_0_override_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_bus_mode_0_override_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_strap_override [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_override_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_strap_override_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_abc_disable [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_abc_disable_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_abc_disable_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_plm1_disable [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_plm1_disable_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_plm1_disable_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_plm0_disable [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_plm0_disable_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_plm0_disable_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_psm_disable [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_psm_disable_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_psm_disable_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_frc_disable [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_frc_disable_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_frc_disable_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_superres_disable [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_superres_disable_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_superres_disable_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_rtc_disable [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rtc_disable_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rtc_disable_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_16bit_ddr_enable [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_16bit_ddr_enable_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_16bit_ddr_enable_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_avc_disable [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_avc_disable_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_avc_disable_SHIFT 14

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_usb_disable [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb_disable_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb_disable_SHIFT 13

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_enet_disable [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_enet_disable_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_enet_disable_SHIFT 12

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_isdbt_disable [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_isdbt_disable_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_isdbt_disable_SHIFT 11

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_dvbc_disable [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_dvbc_disable_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_dvbc_disable_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_cofdm_disable [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_cofdm_disable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_cofdm_disable_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_vsb_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_vsb_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_vsb_disable_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_hdcp_disable [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdcp_disable_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdcp_disable_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_macrovision_disable [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_macrovision_disable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_macrovision_disable_SHIFT 6

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_cr [05:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_cr_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_cr_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_pci_gwin [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_pci_gwin_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_pci_gwin_SHIFT 3

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_pci_mwin [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_pci_mwin_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_pci_mwin_SHIFT 2

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_pci [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_pci_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_pci_SHIFT 1

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_testport [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_testport_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_testport_SHIFT 0

/***************************************************************************
 *OTP_OPTION_STATUS_1 - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_reserved0_MASK       0xf0000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_reserved0_SHIFT      28

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_jtag_otp_11 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_11_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_11_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_jtag_otp_10 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_10_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_10_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_jtag_otp_9 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_9_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_9_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_jtag_otp_8 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_8_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_8_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_jtag_otp_7 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_7_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_7_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_jtag_otp_6 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_6_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_6_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_jtag_otp_5 [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_5_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_5_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_strap_boot_shape_6_override [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_strap_boot_shape_6_override_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_strap_boot_shape_6_override_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_strap_boot_shape_5_override [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_strap_boot_shape_5_override_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_strap_boot_shape_5_override_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_jtag_otp_2 [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_2_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_2_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_jtag_otp_1 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_1_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_1_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_jtag_otp_0 [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_0_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_jtag_otp_0_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: reserved1 [15:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_reserved1_MASK       0x0000fff0
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_reserved1_SHIFT      4

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_bsp_otp_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_bsp_otp_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_bsp_otp_3_SHIFT 3

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_bsp_otp_2 [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_bsp_otp_2_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_bsp_otp_2_SHIFT 2

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_bsp_otp_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_bsp_otp_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_bsp_otp_1_SHIFT 1

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option1_spare_bsp_otp_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_bsp_otp_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option1_spare_bsp_otp_0_SHIFT 0

/***************************************************************************
 *SEMAPHORE_0 - Semaphore channel 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_0 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_0 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_1 - Semaphore channel 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_1 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_1 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_2 - Semaphore channel 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_2 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_2 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_3 - Semaphore channel 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_3 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_3 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_4 - Semaphore channel 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_4 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_4 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_5 - Semaphore channel 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_5 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_5 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_6 - Semaphore channel 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_6 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_6 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_7 - Semaphore channel 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_7 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_7 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_8 - Semaphore channel 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_8 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_8 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_9 - Semaphore channel 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_9 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_9 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_10 - Semaphore channel 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_10 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_10 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_11 - Semaphore channel 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_11 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_11 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_12 - Semaphore channel 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_12 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_12 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_13 - Semaphore channel 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_13 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_13 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_14 - Semaphore channel 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_14 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_14 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_15 - Semaphore channel 15
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_15 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_15 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *GEN_WATCHDOG_0 - General watchdog timer 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_0 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_SHIFT 0

/***************************************************************************
 *GEN_WATCHDOG_1 - General watchdog timer 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_1 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_0 - General control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_bypass_otp_clk [31:31] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_bypass_otp_clk_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_bypass_otp_clk_SHIFT 31

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_read_fout [30:30] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_read_fout_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_read_fout_SHIFT 30

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_testcol [29:29] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_testcol_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_testcol_SHIFT 29

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_cpu_debug_sel [28:25] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_cpu_debug_sel_MASK 0x1e000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_cpu_debug_sel_SHIFT 25

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_burst_start_sel [24:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_burst_start_sel_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_burst_start_sel_SHIFT 24

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_access_mode [23:22] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_access_mode_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_access_mode_SHIFT 22

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_otp_prog_en [21:21] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_prog_en_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_prog_en_SHIFT 21

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_otp_debug_mode [20:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_debug_mode_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_debug_mode_SHIFT 20

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_continue_on_fail [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_continue_on_fail_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_continue_on_fail_SHIFT 19

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_program_verify_flag [18:18] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_program_verify_flag_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_program_verify_flag_SHIFT 18

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_double_word [17:17] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_double_word_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_double_word_SHIFT 17

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_regc_sel [16:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_regc_sel_MASK 0x0001c000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_regc_sel_SHIFT 14

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_quadfuse [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_quadfuse_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_quadfuse_SHIFT 13

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_doublefuse [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_doublefuse_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_doublefuse_SHIFT 12

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_read4x [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_read4x_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_read4x_SHIFT 11

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_read2x [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_read2x_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_read2x_SHIFT 10

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_prog_in_debug [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_prog_in_debug_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_prog_in_debug_SHIFT 9

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_unused [08:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_unused_MASK 0x000001c0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_unused_SHIFT 6

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_command [05:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_command_MASK 0x0000003e
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_command_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_start [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_start_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_start_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_1 - General control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_reserved0_MASK            0xffff0000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_reserved0_SHIFT           16

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_15_MASK     0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_15_SHIFT    15

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_14_MASK     0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_14_SHIFT    14

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_13_MASK     0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_13_SHIFT    13

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_12_MASK     0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_12_SHIFT    12

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_11_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_11_SHIFT    11

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_10_MASK     0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_10_SHIFT    10

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_9_MASK      0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_9_SHIFT     9

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_8_MASK      0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_8_SHIFT     8

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_7_MASK      0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_7_SHIFT     7

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_6_MASK      0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_6_SHIFT     6

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_5_MASK      0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_5_SHIFT     5

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_4_MASK      0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_4_SHIFT     4

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_3_MASK      0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_3_SHIFT     3

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: genet_eee_en [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_genet_eee_en_MASK         0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_genet_eee_en_SHIFT        2

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: xpt_rmx_mux_select [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_xpt_rmx_mux_select_MASK   0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_xpt_rmx_mux_select_SHIFT  1

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: jtag_otp_cpu_mode [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_jtag_otp_cpu_mode_MASK    0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_jtag_otp_cpu_mode_SHIFT   0

/***************************************************************************
 *GENERAL_CTRL_2 - General control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: jtag_otp_cpu_data [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_jtag_otp_cpu_data_MASK    0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_jtag_otp_cpu_data_SHIFT   0

/***************************************************************************
 *GENERAL_CTRL_3 - General control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_MASK            0xffff0000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_SHIFT           16

/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: jtag_otp_cpu_addr [15:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_jtag_otp_cpu_addr_MASK    0x0000ffff
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_jtag_otp_cpu_addr_SHIFT   0

/***************************************************************************
 *GENERAL_CTRL_4 - General control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_SHIFT           28

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: jtag_otp_ctrl_wrp_fusesel0 [27:27] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_fusesel0_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_fusesel0_SHIFT 27

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: jtag_otp_ctrl_wrp_pbyp [26:26] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_pbyp_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_pbyp_SHIFT 26

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: jtag_otp_ctrl_wrp_sadbyp [25:25] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_sadbyp_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_sadbyp_SHIFT 25

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: jtag_otp_ctrl_wrp_pcount [24:21] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_pcount_MASK 0x01e00000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_pcount_SHIFT 21

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: jtag_otp_ctrl_wrp_cpc_sel [20:17] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_cpc_sel_MASK 0x001e0000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_cpc_sel_SHIFT 17

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: jtag_otp_ctrl_wrp_vsel [16:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_vsel_MASK 0x0001fe00
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_vsel_SHIFT 9

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: jtag_otp_ctrl_wrp_tm [08:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_tm_MASK 0x000001ff
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_jtag_otp_ctrl_wrp_tm_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_5 - General control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_MASK            0xfffffff0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_SHIFT           4

/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: chip_test_config [03:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_chip_test_config_MASK     0x0000000f
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_chip_test_config_SHIFT    0

/***************************************************************************
 *GENERAL_STATUS_0 - General status register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: jtag_otp_cpu_data_out [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_jtag_otp_cpu_data_out_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_jtag_otp_cpu_data_out_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_1 - General status register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_MASK          0xffff0000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_SHIFT         16

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: jtag_otp_cpu_status [15:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_jtag_otp_cpu_status_MASK 0x0000ffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_jtag_otp_cpu_status_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_2 - General status register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_31_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_31_SHIFT 31

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_30_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_30_SHIFT 30

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_29 [29:29] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_29_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_29_SHIFT 29

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_28_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_28_SHIFT 28

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_27_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_27_SHIFT 27

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_26 [26:26] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_26_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_26_SHIFT 26

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_25_SHIFT 25

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_24 [24:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_24_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_24_SHIFT 24

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_23_SHIFT 23

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_22_SHIFT 22

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_21_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_21_SHIFT 21

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_20_SHIFT 20

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_19_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_19_SHIFT 19

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_18_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_18_SHIFT 18

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_17_SHIFT 17

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_16_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_16_SHIFT 16

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_15_SHIFT 15

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_14_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_14_SHIFT 14

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_13_SHIFT 13

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_12_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_12_SHIFT 12

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_11_SHIFT 11

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_10_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_10_SHIFT 10

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_9_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_9_SHIFT 9

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_8_MASK  0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_8_SHIFT 8

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_7_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_7_SHIFT 7

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_6_MASK  0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_6_SHIFT 6

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_5_MASK  0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_5_SHIFT 5

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_4_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_4_SHIFT 4

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_3_MASK  0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_3_SHIFT 3

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_2 [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_2_MASK  0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_2_SHIFT 2

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_1_MASK  0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: hif_strap_invalid [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_hif_strap_invalid_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_hif_strap_invalid_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_3 - General status register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_3 :: prod_otp_user_bits_0 [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3_prod_otp_user_bits_0_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3_prod_otp_user_bits_0_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_4 - General status register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_4 :: prod_otp_user_bits_1 [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4_prod_otp_user_bits_1_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4_prod_otp_user_bits_1_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_5 - General status register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_5 :: prod_otp_user_bits_2 [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5_prod_otp_user_bits_2_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5_prod_otp_user_bits_2_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_6 - General status register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_6 :: prod_otp_user_bits_3 [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_6_prod_otp_user_bits_3_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_6_prod_otp_user_bits_3_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_0 - General control register without scan 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: reserved0 [31:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_reserved0_MASK    0xffffff80
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_reserved0_SHIFT   7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: pad_mode_mpeg_clk [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_mpeg_clk_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_mpeg_clk_SHIFT 6

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: pad_mode_mpeg_d [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_mpeg_d_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_mpeg_d_SHIFT 5

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: pad_mode_mpeg_sync [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_mpeg_sync_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_mpeg_sync_SHIFT 4

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: pad_mode_bsc_s [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_bsc_s_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_bsc_s_SHIFT 3

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: pad_mode_tstrta [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_tstrta_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_tstrta_SHIFT 2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: pad_mode_tdata [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_tdata_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_tdata_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: pad_mode_tclka [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_tclka_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_pad_mode_tclka_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_1 - General control register without scan 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: general_ctrl_no_scan1_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_general_ctrl_no_scan1_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_general_ctrl_no_scan1_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: general_ctrl_no_scan1_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_general_ctrl_no_scan1_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_general_ctrl_no_scan1_0_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_2 - General control register without scan 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: general_ctrl_no_scan2_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_general_ctrl_no_scan2_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_general_ctrl_no_scan2_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: general_ctrl_no_scan2_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_general_ctrl_no_scan2_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_general_ctrl_no_scan2_0_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_3 - General control register without scan 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: general_ctrl_no_scan3_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: general_ctrl_no_scan3_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_0_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_4 - General control register without scan 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: general_ctrl_no_scan4_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: general_ctrl_no_scan4_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_0_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_5 - General control register without scan 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: general_ctrl_no_scan5_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_general_ctrl_no_scan5_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_general_ctrl_no_scan5_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: general_ctrl_no_scan5_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_general_ctrl_no_scan5_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_general_ctrl_no_scan5_0_SHIFT 0

/***************************************************************************
 *UNCLEARED_SCRATCH - Scratch register
 ***************************************************************************/
/* SUN_TOP_CTRL :: UNCLEARED_SCRATCH :: uncleared_scratch [31:00] */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_SHIFT 0

/***************************************************************************
 *SPARE_CTRL - Spare control bits reserved for future use
 ***************************************************************************/
/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_SHIFT           31

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_MASK            0x40000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_SHIFT           30

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_29 [29:29] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_MASK            0x20000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_SHIFT           29

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_MASK            0x10000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_SHIFT           28

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_MASK            0x08000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_SHIFT           27

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_26 [26:26] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_MASK            0x04000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_SHIFT           26

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_MASK            0x02000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_SHIFT           25

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_24 [24:24] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_MASK            0x01000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_SHIFT           24

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_MASK            0x00800000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_SHIFT           23

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_MASK            0x00400000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_SHIFT           22

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_MASK            0x00200000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_SHIFT           21

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_MASK            0x00100000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_SHIFT           20

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_MASK            0x00080000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_SHIFT           19

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_MASK            0x00040000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_SHIFT           18

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_MASK            0x00020000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_SHIFT           17

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_MASK            0x00010000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_SHIFT           16

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_MASK            0x00008000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_SHIFT           15

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_MASK            0x00004000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_SHIFT           14

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_MASK            0x00002000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_SHIFT           13

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_MASK            0x00001000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_SHIFT           12

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_MASK            0x00000800
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_SHIFT           11

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_MASK            0x00000400
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_SHIFT           10

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_09 [09:09] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_MASK            0x00000200
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_SHIFT           9

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_08 [08:08] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_MASK            0x00000100
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_SHIFT           8

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_07 [07:07] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_MASK            0x00000080
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_SHIFT           7

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_06 [06:06] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_MASK            0x00000040
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_SHIFT           6

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_05 [05:05] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_MASK            0x00000020
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_SHIFT           5

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_04 [04:04] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_MASK            0x00000010
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_SHIFT           4

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_03 [03:03] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_MASK            0x00000008
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_SHIFT           3

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_02 [02:02] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_MASK            0x00000004
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_SHIFT           2

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_01 [01:01] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_MASK            0x00000002
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_SHIFT           1

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_SHIFT           0

/***************************************************************************
 *PIN_MUX_CTRL_0 - Pinmux control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: poni_fad_6 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_6_MASK           0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_6_SHIFT          28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_6_PONI_FAD_6     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_6_OND_AD_6       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_6_TP_IN_07       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_6_RC_TP_IN_07    3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: poni_fad_5 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_5_MASK           0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_5_SHIFT          24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_5_PONI_FAD_5     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_5_OND_AD_5       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_5_TP_IN_06       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_5_RC_TP_IN_06    3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: poni_fad_4 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_4_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_4_SHIFT          20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_4_PONI_FAD_4     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_4_OND_AD_4       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_4_TP_IN_05       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_4_RC_TP_IN_05    3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: poni_fad_3 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_3_MASK           0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_3_SHIFT          16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_3_PONI_FAD_3     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_3_OND_AD_3       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_3_TP_IN_04       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_3_RC_TP_IN_04    3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: poni_fad_2 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_2_MASK           0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_2_SHIFT          12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_2_PONI_FAD_2     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_2_OND_AD_2       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_2_TP_IN_03       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_2_RC_TP_IN_03    3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: poni_fad_1 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_1_MASK           0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_1_SHIFT          8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_1_PONI_FAD_1     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_1_OND_AD_1       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_1_TP_IN_02       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_1_RC_TP_IN_02    3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: poni_fad_0 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_0_MASK           0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_0_SHIFT          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_0_PONI_FAD_0     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_0_OND_AD_0       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_0_TP_IN_01       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_fad_0_RC_TP_IN_01    3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: poni_nfwpb [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_nfwpb_MASK           0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_nfwpb_SHIFT          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_nfwpb_PONI_NFWPB     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_nfwpb_OND_CLK        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_nfwpb_TP_IN_00       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_poni_nfwpb_RC_TP_IN_00    3

/***************************************************************************
 *PIN_MUX_CTRL_1 - Pinmux control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: poni_fa_11 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_11_MASK           0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_11_SHIFT          28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_11_PONI_FA_11     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_11_OND_AD_11      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: poni_fa_10 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_10_MASK           0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_10_SHIFT          24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_10_PONI_FA_10     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_10_OND_AD_10      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: poni_fa_9 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_9_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_9_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_9_PONI_FA_9       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_9_OND_AD_9        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: poni_fa_8 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_8_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_8_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_8_PONI_FA_8       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_8_OND_AD_8        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: poni_fa_2 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_2_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_2_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_2_PONI_FA_2       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_2_OND_AVDB        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_2_TP_IN_11        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_2_RC_TP_IN_11     3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: poni_fa_1 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_1_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_1_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_1_PONI_FA_1       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_1_OND_RDY         1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: poni_fa_0 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_0_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_0_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_0_PONI_FA_0       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_0_TP_IN_09        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fa_0_RC_TP_IN_09     2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: poni_fad_7 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fad_7_MASK           0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fad_7_SHIFT          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fad_7_PONI_FAD_7     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fad_7_OND_AD_7       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fad_7_TP_IN_08       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_poni_fad_7_RC_TP_IN_08    3

/***************************************************************************
 *PIN_MUX_CTRL_2 - Pinmux control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: poni_fceb_0 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fceb_0_MASK          0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fceb_0_SHIFT         28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fceb_0_PONI_FCEB_0   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fceb_0_SPI_CS1       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fceb_0_TP_IN_15      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fceb_0_RC_TP_IN_15   3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: poni_fwe [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fwe_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fwe_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fwe_PONI_FWE         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fwe_SPI_IN           1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fwe_TP_IN_14         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fwe_RC_TP_IN_14      3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: poni_frd [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_frd_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_frd_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_frd_PONI_FRD         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_frd_SPI_OUT          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_frd_TP_IN_13         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_frd_RC_TP_IN_13      3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: poni_fale [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fale_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fale_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fale_PONI_FALE       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fale_SPI_CLK         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fale_TP_IN_12        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fale_RC_TP_IN_12     3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: poni_fa_15 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_15_MASK           0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_15_SHIFT          12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_15_PONI_FA_15     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_15_OND_AD_15      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: poni_fa_14 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_14_MASK           0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_14_SHIFT          8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_14_PONI_FA_14     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_14_OND_AD_14      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: poni_fa_13 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_13_MASK           0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_13_SHIFT          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_13_PONI_FA_13     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_13_OND_AD_13      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: poni_fa_12 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_12_MASK           0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_12_SHIFT          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_12_PONI_FA_12     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_poni_fa_12_OND_AD_12      1

/***************************************************************************
 *PIN_MUX_CTRL_3 - Pinmux control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: rdb [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_rdb_MASK                  0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_rdb_SHIFT                 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_rdb_RDB                   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_rdb_BSCCLKB               1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_rdb_GPIO_12               2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_rdb_PM_RDB                3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_rdb_TP_IN_26              4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_rdb_RC_TP_IN_26           5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: usb_pwrflt_2 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_2_MASK         0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_2_SHIFT        24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_2_USB_PWRFLT_2 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_2_T313_GPIO_11 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_2_GPIO_11      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_2_PM_PWRFLT_2  3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: usb_pwron_2 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_2_MASK          0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_2_SHIFT         20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_2_USB_PWRON_2   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_2_T313_GPIO_9   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_2_GPIO_9        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_2_PM_USB_PWRON_2 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: usb_pwrflt_1 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_1_MASK         0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_1_SHIFT        16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_1_USB_PWRFLT_1 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_1_T313_GPIO_10 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_1_GPIO_10      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_1_PM_PWRFLT_1  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_1_TP_OUT_17    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwrflt_1_RC_TP_OUT_17 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: usb_pwron_1 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_1_MASK          0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_1_SHIFT         12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_1_USB_PWRON_1   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_1_T313_GPIO_8   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_1_GPIO_8        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_1_PM_USB_PWRON_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_1_TP_OUT_13     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_usb_pwron_1_RC_TP_OUT_13  5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: nmib [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_nmib_MASK                 0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_nmib_SHIFT                8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_nmib_NMIB                 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_nmib_PM_NMIB              1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: poni_fceb_3 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_poni_fceb_3_MASK          0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_poni_fceb_3_SHIFT         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_poni_fceb_3_PONI_FCEB_3   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_poni_fceb_3_OND_INT       1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: poni_fceb_1 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_poni_fceb_1_MASK          0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_poni_fceb_1_SHIFT         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_poni_fceb_1_PONI_FCEB_1   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_poni_fceb_1_SPI_CS0       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_poni_fceb_1_TP_IN_16      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_poni_fceb_1_RC_TP_IN_16   3

/***************************************************************************
 *PIN_MUX_CTRL_4 - Pinmux control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: poni_tda [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_tda_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_tda_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_tda_PONI_TDA         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_tda_TP_OUT_19        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_tda_RC_TP_OUT_19     2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: poni_rda [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_rda_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_rda_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_rda_PONI_RDA         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_rda_TP_IN_27         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_rda_RC_TP_IN_27      2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: poni_aon_gpio_37 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_gpio_37_MASK     0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_gpio_37_SHIFT    20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_gpio_37_PONI_AON_GPIO_37 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_gpio_37_PROBE_CLK 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: poni_aon_gpio_36 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_gpio_36_MASK     0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_gpio_36_SHIFT    16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_gpio_36_PONI_AON_GPIO_36 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_gpio_36_PROBE_CLK2 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_gpio_36_TP_IN_24 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_gpio_36_RC_TP_IN_24 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: poni_aon_vsync [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_vsync_MASK       0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_vsync_SHIFT      12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_vsync_PONI_AON_VSYNC 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_vsync_TP_IN_23   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_poni_aon_vsync_RC_TP_IN_23 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: bsc_s_sda [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_bsc_s_sda_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_bsc_s_sda_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_bsc_s_sda_BSC_S_SDA       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_bsc_s_sda_BSCDATAC        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: bsc_s_scl [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_bsc_s_scl_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_bsc_s_scl_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_bsc_s_scl_BSC_S_SCL       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_bsc_s_scl_BSCCLKC         1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: tdb [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_tdb_MASK                  0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_tdb_SHIFT                 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_tdb_TDB                   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_tdb_BSCDATAB              1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_tdb_GPIO_13               2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_tdb_PM_TDB                3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_tdb_TP_OUT_00             4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_tdb_RC_TP_OUT_00          5

/***************************************************************************
 *PIN_MUX_CTRL_5 - Pinmux control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: i2ssosck_outa [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssosck_outa_MASK        0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssosck_outa_SHIFT       28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssosck_outa_I2SSOSCK_OUTA 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssosck_outa_GPIO_19     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssosck_outa_PM_I2SSOSCK_OUTA 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssosck_outa_TP_OUT_06   3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssosck_outa_RC_TP_OUT_06 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: i2ssd_outa2 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa2_MASK          0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa2_SHIFT         24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa2_I2SSD_OUTA2   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa2_GPIO_18       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa2_PM_I2SSD_OUTA2 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa2_TP_IN_28      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa2_RC_TP_IN_28   4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: i2ssd_outa1 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa1_MASK          0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa1_SHIFT         20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa1_I2SSD_OUTA1   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa1_GPIO_17       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa1_PM_I2SSD_OUTA1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa1_TP_OUT_04     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa1_RC_TP_OUT_04  4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: i2ssd_outa0 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa0_MASK          0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa0_SHIFT         16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa0_I2SSD_OUTA0   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa0_GPIO_16       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa0_PM_I2SSD_OUTA0 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa0_TP_OUT_03     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssd_outa0_RC_TP_OUT_03  4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: i2sws_outa [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2sws_outa_MASK           0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2sws_outa_SHIFT          12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2sws_outa_I2SWS_OUTA     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2sws_outa_GPIO_15        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2sws_outa_PM_I2SWS_OUTA  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2sws_outa_TP_OUT_02      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2sws_outa_RC_TP_OUT_02   4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: i2ssck_outa [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssck_outa_MASK          0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssck_outa_SHIFT         8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssck_outa_I2SSCK_OUTA   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssck_outa_GPIO_14       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssck_outa_PM_I2SSCK_OUTA 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssck_outa_TP_OUT_01     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_i2ssck_outa_RC_TP_OUT_01  4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: poni_bscdataa [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_poni_bscdataa_MASK        0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_poni_bscdataa_SHIFT       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_poni_bscdataa_PONI_BSCDATAA 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_poni_bscdataa_TP_IN_30    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_poni_bscdataa_RC_TP_IN_30 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: poni_bscclka [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_poni_bscclka_MASK         0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_poni_bscclka_SHIFT        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_poni_bscclka_PONI_BSCCLKA 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_poni_bscclka_TP_IN_29     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_poni_bscclka_RC_TP_IN_29  2

/***************************************************************************
 *PIN_MUX_CTRL_6 - Pinmux control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: i2ssosck_outd [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outd_MASK        0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outd_SHIFT       28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outd_I2SSOSCK_OUTD 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outd_GPIO_27     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outd_GENET_MII_RXD_0 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outd_VI_656_YCBCR_9 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outd_PM_I2SSOSCK_OUTD 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outd_TP_OUT_24   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outd_RC_TP_OUT_24 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: i2ssd_outd [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outd_MASK           0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outd_SHIFT          24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outd_I2SSD_OUTD     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outd_GPIO_26        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outd_GENET_MII_RXDV 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outd_VI_656_YCBCR_8 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outd_PM_I2SSD_OUTD  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outd_TP_OUT_28      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outd_RC_TP_OUT_28   6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: i2sws_outd [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outd_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outd_SHIFT          20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outd_I2SWS_OUTD     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outd_GPIO_25        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outd_GENET_MII_RXER 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outd_VI_656_YCBCR_7 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outd_PM_I2SWS_OUTD  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outd_TP_OUT_29      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outd_RC_TP_OUT_29   6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: i2ssck_outd [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outd_MASK          0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outd_SHIFT         16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outd_I2SSCK_OUTD   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outd_GPIO_24       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outd_GENET_MII_RXCLK 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outd_VI_656_YCBCR_6 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outd_PM_I2SSCK_OUTD 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outd_TP_OUT_23     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outd_RC_TP_OUT_23  6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: i2ssosck_outc [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outc_MASK        0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outc_SHIFT       12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outc_I2SSOSCK_OUTC 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outc_GPIO_23     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outc_GENET_MII_TXD_2 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outc_VI_656_YCBCR_5 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outc_PM_I2SSOSCK_OUTC 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outc_TP_IN_21    5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssosck_outc_RC_TP_IN_21 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: i2ssd_outc [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outc_MASK           0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outc_SHIFT          8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outc_I2SSD_OUTC     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outc_GPIO_22        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outc_GENET_MII_TXD_3 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outc_VI_656_YCBCR_4 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outc_PM_I2SSD_OUTC  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outc_TP_IN_22       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssd_outc_RC_TP_IN_22    6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: i2sws_outc [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outc_MASK           0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outc_SHIFT          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outc_I2SWS_OUTC     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outc_GPIO_21        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outc_GENET_MII_COL  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outc_VI_656_YCBCR_3 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outc_PM_I2SWS_OUTC  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outc_TP_OUT_21      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2sws_outc_RC_TP_OUT_21   6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: i2ssck_outc [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outc_MASK          0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outc_SHIFT         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outc_I2SSCK_OUTC   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outc_GPIO_20       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outc_GENET_MII_CRS 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outc_VI_656_YCBCR_2 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outc_PM_I2SSCK_OUTC 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outc_TP_OUT_22     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_i2ssck_outc_RC_TP_OUT_22  6

/***************************************************************************
 *PIN_MUX_CTRL_7 - Pinmux control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: bl_pwm [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_bl_pwm_MASK               0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_bl_pwm_SHIFT              28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_bl_pwm_BL_PWM             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_bl_pwm_GPIO_33            1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_bl_pwm_DIM_BL_PWM         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_bl_pwm_PM_BL_PWM          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_bl_pwm_TP_OUT_11          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_bl_pwm_RC_TP_OUT_11       5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_bl_on [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_bl_on_MASK           0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_bl_on_SHIFT          24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_bl_on_GPIO_BL_ON     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_bl_on_PM_BL_ON       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_bl_on_TP_OUT_08      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_bl_on_RC_TP_OUT_08   3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: spdif_outa [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_spdif_outa_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_spdif_outa_SHIFT          20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_spdif_outa_SPDIF_OUTA     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_spdif_outa_GPIO_69        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_spdif_outa_PM_SPDIF_OUTA  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_spdif_outa_TP_OUT_16      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_spdif_outa_RC_TP_OUT_16   4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: audmute_1 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_1_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_1_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_1_AUDMUTE_1       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_1_IRTXDA          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_1_PM_AUDMUTE_1    2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: audmute_0 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_0_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_0_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_0_AUDMUTE_0       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_0_GPIO_31         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_0_T313_GPIO_15    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_0_PM_AUDMUTE_0    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_0_TP_OUT_18       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_audmute_0_RC_TP_OUT_18    5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: i2ssd_in [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_I2SSD_IN         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_TERA             1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_CTSBB            2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_GPIO_30          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_T313_GPIO_14     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_GENET_MII_TXD_0  5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_VI_656_YCBCR_1   6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_PM_I2SSD_IN      7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_TP_IN_19         8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssd_in_RC_TP_IN_19      9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: i2sws_in [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_I2SWS_IN         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_MPEG_ERR         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_RTSBB            2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_GPIO_29          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_T313_GPIO_13     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_GENET_MII_TXEN   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_VI_656_YCBCR_0_TPAUSEC 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_PM_I2SWS_IN      7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_TP_IN_17         8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2sws_in_RC_TP_IN_17      9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: i2ssck_in [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_I2SSCK_IN       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_TERD            1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_TDC             2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_GPIO_28         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_T313_GPIO_12    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_GENET_MII_TXCLK 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_VI_656_CLK      6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_PM_I2SSCK_IN    7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_TP_OUT_20       8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_i2ssck_in_RC_TP_OUT_20    9

/***************************************************************************
 *PIN_MUX_CTRL_8 - Pinmux control register 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_4 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_4_MASK               0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_4_SHIFT              28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_4_GPIO_4             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_4_T313_GPIO_4        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_4_I2SSOSCK_OUT_ADC   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_4_RDC                3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_4_GENET_MII_TXD_1    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_4_PM_GPIO_4          5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_4_TP_IN_20           6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_4_RC_TP_IN_20        7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_3 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_3_MASK               0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_3_SHIFT              24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_3_GPIO_3             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_3_T313_GPIO_3        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_3_PDETCOMPIN         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_3_AUDMUTE_3          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_3_PM_GPIO_3          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_3_TP_OUT_09          5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_3_RC_TP_OUT_09       6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_2 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_2_MASK               0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_2_SHIFT              20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_2_GPIO_2             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_2_T313_GPIO_2        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_2_PDETREFOUT         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_2_AUDMUTE_2          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_2_PM_GPIO_2          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_2_TP_OUT_10          5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_2_RC_TP_OUT_10       6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_1 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_1_MASK               0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_1_SHIFT              16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_1_GPIO_1             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_1_T313_GPIO_1        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_1_BSCCLKC            2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_1_PM_GPIO_1          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_1_TP_OUT_15          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_1_RC_TP_OUT_15       5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_0 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_0_MASK               0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_0_SHIFT              12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_0_GPIO_0             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_0_T313_GPIO_0        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_0_BSCDATAC           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_0_PM_GPIO_0          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_0_TP_OUT_14          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_0_RC_TP_OUT_14       5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: poni_irrxda [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_poni_irrxda_MASK          0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_poni_irrxda_SHIFT         8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_poni_irrxda_PONI_IRRXDA   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_poni_irrxda_IRRXDA        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: vi_fb_2 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_vi_fb_2_MASK              0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_vi_fb_2_SHIFT             4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_vi_fb_2_VI_FB_2           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_vi_fb_2_GPIO_35           1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_vi_fb_2_PM_VI_FB_2        2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: vi_fb_1 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_vi_fb_1_MASK              0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_vi_fb_1_SHIFT             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_vi_fb_1_VI_FB_1           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_vi_fb_1_GPIO_34           1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_vi_fb_1_PVTMON_AVFE       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_vi_fb_1_PM_VI_FB_1        3

/***************************************************************************
 *PIN_MUX_CTRL_9 - Pinmux control register 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_74 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_74_MASK              0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_74_SHIFT             28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_74_GPIO_74           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_74_ABL_SPI_CS0       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_74_SPI_CS0           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_74_GENET_MII_TXER    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_74_BL_PWM7           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_74_DIM_SPI_CS0       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_74_PM_GPIO_74        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_74_TP_IN_18          7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_74_RC_TP_IN_18       8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_73 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_73_MASK              0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_73_SHIFT             24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_73_GPIO_73           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_73_ABL_PROG          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_73_SPI_S_MISO        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_73_BL_PWM6           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_73_DIM_SPI_OUT       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_73_PM_GPIO_73        5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_72 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_72_MASK              0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_72_SHIFT             20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_72_GPIO_72           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_72_ABL_LATCH1        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_72_SPI_S_SS0B        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_72_BL_PWM5           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_72_DIM_SPI_CLK       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_72_PM_GPIO_72        5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_71 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_71_MASK              0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_71_SHIFT             16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_71_GPIO_71           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_71_ABL_SPI_OUT       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_71_SPI_OUT           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_71_FILM_DET1         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_71_EPHY_LINK         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_71_BL_PWM4           5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_71_PM_GPIO_71        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_71_TP_OUT_07         7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_71_RC_TP_OUT_07      8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_70 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_70_MASK              0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_70_SHIFT             12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_70_GPIO_70           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_70_ABL_SPI_CLK       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_70_SPI_CLK           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_70_FILM_DET0         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_70_EPHY_ACTIVITY     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_70_BL_PWM3           5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_70_PM_GPIO_70        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_70_TP_OUT_05         7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_70_RC_TP_OUT_05      8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_7 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_7_MASK               0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_7_SHIFT              8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_7_GPIO_7             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_7_T313_GPIO_7        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_7_MPOD_S_IN_CLK      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_7_PM_GPIO_7          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_7_TP_OUT_30          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_7_RC_TP_OUT_30       5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_6 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_6_MASK               0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_6_SHIFT              4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_6_GPIO_6             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_6_T313_GPIO_6        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_6_PM_GPIO_6          2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_5 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_5_MASK               0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_5_SHIFT              0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_5_GPIO_5             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_5_T313_GPIO_5        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_5_MPOD_S_OUT_CLK     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_5_PM_GPIO_5          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_5_TP_OUT_12          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_5_RC_TP_OUT_12       5

/***************************************************************************
 *PIN_MUX_CTRL_10 - Pinmux control register 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: tck [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tck_MASK                 0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tck_SHIFT                28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tck_TCK                  0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tck_TMODE_2              1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tck_GPIO_82              2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tck_ABL_LATCH2           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tck_BL_PWM10             4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: tms [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tms_MASK                 0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tms_SHIFT                24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tms_TMS                  0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tms_TMODE_1              1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tms_GPIO_81              2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_tms_SPI_CS2              3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: resetoutb [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_resetoutb_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_resetoutb_SHIFT          20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_resetoutb_RESETOUTB      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_resetoutb_RO_TEST_OUT    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_79 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_79_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_79_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_79_GPIO_79          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_79_ABL_TEMP         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_79_LCD_H_OUT        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_79_GENET_MII_RXD_1  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_79_TCON_OPT_N       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_79_PM_GPIO_79       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_79_TP_OUT_25        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_79_RC_TP_OUT_25     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_78 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_78_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_78_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_78_GPIO_78          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_78_ABL_BLANK        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_78_LVDS_MODE_VSYNC  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_78_GENET_MII_RXD_2  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_78_BL_PWM9          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_78_TCON_OPT_P       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_78_PM_GPIO_78       6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_78_TP_OUT_26        7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_78_RC_TP_OUT_26     8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_77 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_77_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_77_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_77_GPIO_77          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_77_ABL_PWM          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_77_BL_PWM2          2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_77_GENET_MII_RXD_3  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_77_DIM_BL_PWM2      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_77_PM_GPIO_77       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_77_TP_OUT_27        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_77_RC_TP_OUT_27     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_76 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_76_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_76_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_76_GPIO_76          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_76_ABL_SPI_CS1      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_76_SPI_CS1          2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_76_GENET_MII_MDC    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_76_BL_PWM8          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_76_PM_GPIO_76       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_76_TP_IN_10         6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_76_RC_TP_IN_10      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_75 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_75_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_75_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_75_GPIO_75          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_75_ABL_SPI_IN       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_75_SPI_IN           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_75_GENET_MII_MDIO   3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_75_DIM_SPI_IN       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_75_PM_GPIO_75       5

/***************************************************************************
 *PIN_MUX_CTRL_11 - Pinmux control register 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: tdata_2 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_2_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_2_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_2_TDATA_2          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_2_GPIO_39          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_2_MPOD_IN_D_2      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_2_TDATAS2          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_2_SMDATAB          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_2_PM_TDATA_2       5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: tdata_1 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_1_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_1_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_1_TDATA_1          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_1_GPIO_38          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_1_MPOD_IN_D_1      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_1_TCLKAS2          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_1_SMCLKB           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_1_PM_TDATA_1       5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: tdata_0 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_0_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_0_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_0_TDATA_0          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_0_GPIO_37          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_0_MPOD_IN_D_0      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_0_TDATAS1          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdata_0_PM_TDATA_0       4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: tclka [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tclka_MASK               0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tclka_SHIFT              16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tclka_TCLKA              0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tclka_GPIO_36            1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tclka_MPOD_S_IN_CLK      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tclka_TCLKAS1            3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tclka_PM_TCLKA           4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: poni_cec [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_poni_cec_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_poni_cec_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_poni_cec_PONI_CEC        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_poni_cec_TP_IN_31        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_poni_cec_RC_TP_IN_31     2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: dint [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_dint_MASK                0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_dint_SHIFT               8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_dint_DINT                0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_dint_GPIO_84             1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_dint_GENET_MII_INTR      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_dint_LFTP_RGTN_3D        3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: tdo [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdo_MASK                 0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdo_SHIFT                4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdo_TDO                  0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdo_TMODE_3              1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: tdi [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdi_MASK                 0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdi_SHIFT                0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdi_TDI                  0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdi_TMODE_0              1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdi_GPIO_83              2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_tdi_SPI_CS3              3

/***************************************************************************
 *PIN_MUX_CTRL_12 - Pinmux control register 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: tclkd [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tclkd_MASK               0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tclkd_SHIFT              28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tclkd_TCLKD              0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tclkd_GPIO_47            1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tclkd_TCLKDS1            2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tclkd_PM_TCLKD           3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: tvlda [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tvlda_MASK               0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tvlda_SHIFT              24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tvlda_TVLDA              0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tvlda_GPIO_46            1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tvlda_MPOD_IN_VALID      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tvlda_TVLDAS1            3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tvlda_PM_TVLDA           4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: tstrta [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tstrta_MASK              0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tstrta_SHIFT             20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tstrta_TSTRTA            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tstrta_GPIO_45           1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tstrta_MPOD_IN_SYNC      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tstrta_TSTRTAS1          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tstrta_PM_TSTRTA         4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: tdata_7 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_7_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_7_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_7_TDATA_7          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_7_GPIO_44          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_7_MPOD_IN_D_7      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_7_TERAS1           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_7_PM_TDATA_7       4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: tdata_6 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_6_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_6_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_6_TDATA_6          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_6_GPIO_43          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_6_MPOD_IN_D_6      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_6_PM_TDATA_6       3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: tdata_5 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_5_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_5_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_5_TDATA_5          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_5_GPIO_42          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_5_MPOD_IN_D_5      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_5_TERAS2           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_5_SMRSTB           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_5_PM_TDATA_5       5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: tdata_4 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_4_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_4_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_4_TDATA_4          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_4_GPIO_41          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_4_MPOD_IN_D_4      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_4_TVLDAS2          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_4_SMDETECTB        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_4_PM_TDATA_4       5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: tdata_3 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_3_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_3_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_3_TDATA_3          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_3_GPIO_40          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_3_MPOD_IN_D_3      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_3_TSTRTAS2         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_3_SMVCCB           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_tdata_3_PM_TDATA_3       5

/***************************************************************************
 *PIN_MUX_CTRL_13 - Pinmux control register 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: tdatd_7 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_7_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_7_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_7_TDATD_7          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_7_GPIO_55          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_7_TERDS1           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_7_PM_TDATD_7       3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: tdatd_6 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_6_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_6_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_6_TDATD_6          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_6_GPIO_54          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_6_PM_TDATD_6       2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: tdatd_5 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_5_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_5_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_5_TDATD_5          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_5_GPIO_53          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_5_TERDS2           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_5_TERCS1           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_5_MPEG_ERR         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_5_SMRSTA           5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_5_TPAUSECS1        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_5_PM_TDATD_5       7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: tdatd_4 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_4_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_4_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_4_TDATD_4          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_4_GPIO_52          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_4_TVLDDS2          2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_4_TVLDCS1          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_4_MPEG_DATA_EN     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_4_SMDETECTA        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_4_PM_TDATD_4       6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: tdatd_3 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_3_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_3_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_3_TDATD_3          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_3_GPIO_51          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_3_TSTRTDS2         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_3_TSTRTCS1         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_3_MPEG_SYNC        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_3_SMVCCA           5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_3_PM_TDATD_3       6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: tdatd_2 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_2_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_2_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_2_TDATD_2          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_2_GPIO_50          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_2_TDATDS2          2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_2_TDATCS1          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_2_MPEG_SER_DATA    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_2_SMDATAA          5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_2_PM_TDATD_2       6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: tdatd_1 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_1_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_1_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_1_TDATD_1          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_1_GPIO_49          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_1_TCLKDS2          2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_1_TCLKCS1          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_1_MPEG_SER_CLK     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_1_SMCLKA           5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_1_PM_TDATD_1       6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: tdatd_0 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_0_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_0_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_0_TDATD_0          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_0_GPIO_48          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_0_TDATDS1          2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_tdatd_0_PM_TDATD_0       3

/***************************************************************************
 *PIN_MUX_CTRL_14 - Pinmux control register 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: mpeg_d_4 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_4_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_4_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_4_MPEG_D_4        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_4_GPIO_63         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_4_MPOD_OUT_D_4    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_4_TDATC_4         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_4_PM_MPEG_D_4     4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: mpeg_d_3 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_3_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_3_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_3_MPEG_D_3        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_3_GPIO_62         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_3_MPOD_OUT_D_3    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_3_TDATC_3         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_3_PM_MPEG_D_3     4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: mpeg_d_2 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_2_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_2_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_2_MPEG_D_2        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_2_GPIO_61         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_2_MPOD_OUT_D_2    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_2_TDATC_2         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_2_PM_MPEG_D_2     4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: mpeg_d_1 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_1_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_1_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_1_MPEG_D_1        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_1_GPIO_60         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_1_MPOD_OUT_D_1    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_1_TDATC_1         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_1_PM_MPEG_D_1     4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: mpeg_d_0 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_0_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_0_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_0_MPEG_D_0        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_0_GPIO_59         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_0_MPOD_OUT_D_0    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_0_TDATC_0         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_0_MPEG_SER_DATA   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_d_0_PM_MPEG_D_0     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: mpeg_clk [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_clk_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_clk_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_clk_MPEG_CLK        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_clk_GPIO_58         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_clk_MPOD_M_OUT_CLK  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_clk_TCLKC           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_clk_MPOD_S_OUT_CLK  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_mpeg_clk_PM_MPEG_CLK     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: tvldd [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tvldd_MASK               0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tvldd_SHIFT              4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tvldd_TVLDD              0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tvldd_GPIO_57            1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tvldd_TVLDDS1            2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tvldd_HPPM_DEBUG_OUT     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tvldd_PM_TVLDD           4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: tstrtd [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tstrtd_MASK              0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tstrtd_SHIFT             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tstrtd_TSTRTD            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tstrtd_GPIO_56           1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tstrtd_TSTRTDS1          2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_tstrtd_PM_TSTRTD         3

/***************************************************************************
 *PIN_MUX_CTRL_15 - Pinmux control register 15
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: mcif_sdo [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdo_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdo_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdo_MCIF_SDO        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdo_GPIO_87         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdo_BSTI_MDOUT      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdo_PM_MCIF_SDO     3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: mcif_sdi [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdi_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdi_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdi_MCIF_SDI        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdi_GPIO_86         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdi_BSTI_MDIN       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sdi_PM_MCIF_SDI     3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: mcif_sclk [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sclk_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sclk_SHIFT          20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sclk_MCIF_SCLK      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sclk_GPIO_85        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sclk_NO_FUNC_BSTI_MDCLK 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mcif_sclk_PM_MCIF_SCLK   3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: mpeg_data_en [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_data_en_MASK        0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_data_en_SHIFT       16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_data_en_MPEG_DATA_EN 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_data_en_GPIO_68     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_data_en_MPOD_OUT_VALID 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_data_en_TVLDC       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_data_en_PM_MPEG_DATA_EN 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: mpeg_sync [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_sync_MASK           0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_sync_SHIFT          12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_sync_MPEG_SYNC      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_sync_GPIO_67        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_sync_MPOD_OUT_SYNC  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_sync_TSTRTC         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_sync_PM_MPEG_SYNC   4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: mpeg_d_7 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_7_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_7_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_7_MPEG_D_7        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_7_GPIO_66         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_7_MPOD_OUT_D_7    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_7_TDATC_7         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_7_MPEG_SER_DATA   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_7_PM_MPEG_D_7     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: mpeg_d_6 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_6_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_6_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_6_MPEG_D_6        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_6_GPIO_65         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_6_MPOD_OUT_D_6    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_6_TDATC_6         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_6_PM_MPEG_D_6     4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: mpeg_d_5 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_5_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_5_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_5_MPEG_D_5        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_5_GPIO_64         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_5_MPOD_OUT_D_5    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_5_TDATC_5         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_mpeg_d_5_PM_MPEG_D_5     4

/***************************************************************************
 *PIN_MUX_CTRL_16 - Pinmux control register 16
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: pci_ad05 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad05_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad05_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad05_PCI_AD05        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad05_GPIO_95         1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: pci_ad04 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad04_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad04_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad04_PCI_AD04        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad04_GPIO_94         1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: pci_ad03 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad03_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad03_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad03_PCI_AD03        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad03_GPIO_93         1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: pci_ad02 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad02_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad02_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad02_PCI_AD02        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad02_GPIO_92         1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: pci_ad01 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad01_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad01_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad01_PCI_AD01        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad01_GPIO_91         1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: pci_ad00 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad00_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad00_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad00_PCI_AD00        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_pci_ad00_GPIO_90         1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: mcif_reset [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_reset_MASK          0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_reset_SHIFT         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_reset_MCIF_RESET    0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_reset_GPIO_89       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_reset_BSTI_RESETB   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_reset_PM_MCIF_RESET 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: mcif_sctl [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_sctl_MASK           0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_sctl_SHIFT          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_sctl_MCIF_SCTL      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_sctl_GPIO_88        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_sctl_HPPM_OSC_EN    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_mcif_sctl_PM_MCIF_SCTL   3

/***************************************************************************
 *PIN_MUX_CTRL_17 - Pinmux control register 17
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: pci_ad13 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad13_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad13_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad13_PCI_AD13        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad13_GPIO_103        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad13_NO_FUNC_VI_656_YCBCR_4 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad13_TCON_GCLK1      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad13_SDIO_DATA2      4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: pci_ad12 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad12_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad12_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad12_PCI_AD12        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad12_GPIO_102        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad12_NO_FUNC_VI_656_YCBCR_3 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad12_TCON_GCLK2      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad12_SDIO_DATA1      4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: pci_ad11 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad11_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad11_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad11_PCI_AD11        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad11_GPIO_101        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad11_NO_FUNC_VI_656_YCBCR_2 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad11_TCON_GCLK3      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad11_SDIO_DATA0      4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: pci_ad10 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad10_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad10_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad10_PCI_AD10        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad10_GPIO_100        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad10_NO_FUNC_VI_656_YCBCR_1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad10_TCON_VST        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad10_SDIO_CLK        4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: pci_ad09 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad09_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad09_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad09_PCI_AD09        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad09_GPIO_99         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad09_NO_FUNC_VI_656_YCBCR_0 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad09_TCON_DPM        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad09_SDIO_CMD        4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: pci_ad08 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad08_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad08_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad08_PCI_AD08        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad08_GPIO_98         1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: pci_ad07 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad07_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad07_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad07_PCI_AD07        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad07_GPIO_97         1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: pci_ad06 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad06_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad06_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad06_PCI_AD06        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_pci_ad06_GPIO_96         1

/***************************************************************************
 *PIN_MUX_CTRL_18 - Pinmux control register 18
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: pci_ad21 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad21_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad21_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad21_PCI_AD21        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad21_GPIO_111        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad21_SPI2_CLK        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad21_DIM_SPI2_CLK    3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: pci_ad20 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad20_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad20_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad20_PCI_AD20        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad20_GPIO_110        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad20_SPI2_OUT        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad20_DIM_SPI2_OUT    3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: pci_ad19 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad19_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad19_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad19_PCI_AD19        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad19_GPIO_109        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad19_SPI2_CS0        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad19_TCON_VDD_ODD    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad19_DIM_SPI2_CS0    4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: pci_ad18 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad18_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad18_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad18_PCI_AD18        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad18_GPIO_108        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad18_SPI2_IN         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad18_TCON_VDD_EVEN   3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad18_DIM_SPI2_IN     4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: pci_ad17 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad17_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad17_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad17_PCI_AD17        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad17_GPIO_107        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad17_SPI3_CLK        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad17_DIM_SPI3_CLK    3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: pci_ad16 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad16_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad16_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad16_PCI_AD16        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad16_GPIO_106        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad16_SPI3_OUT        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad16_DIM_SPI3_OUT    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad16_DIM_I2SWS_OUT   4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: pci_ad15 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad15_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad15_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad15_PCI_AD15        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad15_GPIO_105        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad15_NO_FUNC_VI_656_YCBCR_6 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad15_TCON_GCLK5      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad15_SDIO_WPROT      4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: pci_ad14 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad14_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad14_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad14_PCI_AD14        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad14_GPIO_104        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad14_NO_FUNC_VI_656_YCBCR_5 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad14_TCON_GCLK4      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_pci_ad14_SDIO_DATA3      4

/***************************************************************************
 *PIN_MUX_CTRL_19 - Pinmux control register 19
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: pci_ad29 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad29_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad29_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad29_PCI_AD29        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad29_GPIO_119        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: pci_ad28 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad28_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad28_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad28_PCI_AD28        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad28_GPIO_118        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: pci_ad27 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad27_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad27_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad27_PCI_AD27        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad27_GPIO_117        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: pci_ad26 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad26_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad26_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad26_PCI_AD26        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad26_GPIO_116        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: pci_ad25 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad25_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad25_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad25_PCI_AD25        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad25_GPIO_115        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: pci_ad24 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad24_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad24_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad24_PCI_AD24        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad24_GPIO_114        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: pci_ad23 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad23_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad23_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad23_PCI_AD23        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad23_GPIO_113        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: pci_ad22 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad22_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad22_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad22_PCI_AD22        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_pci_ad22_GPIO_112        1

/***************************************************************************
 *PIN_MUX_CTRL_20 - Pinmux control register 20
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: pci_frameb [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_frameb_MASK          0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_frameb_SHIFT         28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_frameb_PCI_FRAMEB    0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_frameb_GPIO_127      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_frameb_SPI3_IN       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_frameb_TCON_SCAN_BLK2 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_frameb_DIM_SPI3_IN   4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: pci_par [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_par_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_par_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_par_PCI_PAR          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_par_GPIO_126         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_par_NO_FUNC_VI_656_YCBCR_8 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_par_TCON_FLK1        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_par_SDIO_PRES        4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: pci_cbe03 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe03_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe03_SHIFT          20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe03_PCI_CBE03      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe03_GPIO_125       1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: pci_cbe02 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe02_MASK           0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe02_SHIFT          16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe02_PCI_CBE02      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe02_GPIO_124       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe02_SPI3_CS0       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe02_TCON_HCONV     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe02_DIM_SPI3_CS0   4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: pci_cbe01 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe01_MASK           0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe01_SHIFT          12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe01_PCI_CBE01      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe01_GPIO_123       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe01_NO_FUNC_VI_656_YCBCR_7 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe01_TCON_GCLK6     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe01_SDIO_PWR       4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: pci_cbe00 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe00_MASK           0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe00_SHIFT          8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe00_PCI_CBE00      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_cbe00_GPIO_122       1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: pci_ad31 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_ad31_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_ad31_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_ad31_PCI_AD31        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_ad31_GPIO_121        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: pci_ad30 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_ad30_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_ad30_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_ad30_PCI_AD30        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_pci_ad30_GPIO_120        1

/***************************************************************************
 *PIN_MUX_CTRL_21 - Pinmux control register 21
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: pci_rstb [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_rstb_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_rstb_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_rstb_PCI_RSTB        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_rstb_GPIO_135        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: pci_serrb [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_serrb_MASK           0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_serrb_SHIFT          24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_serrb_PCI_SERRB      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_serrb_GPIO_134       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_serrb_NO_FUNC_VI_656_YCBCR_9 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_serrb_TCON_POL       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_serrb_SDIO_LED       4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: pci_perrb [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_perrb_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_perrb_SHIFT          20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_perrb_PCI_PERRB      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_perrb_GPIO_133       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_perrb_NO_FUNC_VI_656_CLK 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_perrb_TCON_SOE       3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: pci_clk_in [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_clk_in_MASK          0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_clk_in_SHIFT         16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_clk_in_PCI_CLK_IN    0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_clk_in_GPIO_132      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: pci_devselb [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_devselb_MASK         0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_devselb_SHIFT        12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_devselb_PCI_DEVSELB  0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_devselb_GPIO_131     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_devselb_SPI4_CS0     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_devselb_TCON_SCAN_BLK 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_devselb_DIM_SPI4_CS0 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: pci_stopb [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_stopb_MASK           0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_stopb_SHIFT          8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_stopb_PCI_STOPB      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_stopb_GPIO_130       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_stopb_SPI4_IN        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_stopb_TCON_LEDON     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_stopb_DIM_SPI4_IN    4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: pci_irdyb [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_irdyb_MASK           0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_irdyb_SHIFT          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_irdyb_PCI_IRDYB      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_irdyb_GPIO_129       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_irdyb_SPI4_CLK       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_irdyb_DIM_SPI4_CLK   3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_irdyb_DIM_I2SSCK_OUT 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: pci_trdyb [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_trdyb_MASK           0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_trdyb_SHIFT          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_trdyb_PCI_TRDYB      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_trdyb_GPIO_128       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_trdyb_SPI4_OUT       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_trdyb_DIM_SPI4_OUT   3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_pci_trdyb_DIM_I2SSD_OUT  4

/***************************************************************************
 *PIN_MUX_CTRL_22 - Pinmux control register 22
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: hsync_in [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_hsync_in_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_hsync_in_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_hsync_in_HSYNC_IN        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_hsync_in_PM_HSYNC_IN     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_hsync_in_TP_IN_25        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_hsync_in_RC_TP_IN_25     3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: pci_clk_out [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_clk_out_MASK         0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_clk_out_SHIFT        24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_clk_out_PCI_CLK_OUT  0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_clk_out_GPIO_142     1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: pci_gnt1b [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_gnt1b_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_gnt1b_SHIFT          20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_gnt1b_PCI_GNT1B      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_gnt1b_GPIO_141       1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: pci_req1b [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_req1b_MASK           0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_req1b_SHIFT          16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_req1b_PCI_REQ1B      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_req1b_GPIO_140       1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: pci_gnt0b [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_gnt0b_MASK           0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_gnt0b_SHIFT          12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_gnt0b_PCI_GNT0B      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_gnt0b_GPIO_139       1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: pci_req0b [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_req0b_MASK           0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_req0b_SHIFT          8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_req0b_PCI_REQ0B      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_req0b_GPIO_138       1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: pci_int_a1 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_int_a1_MASK          0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_int_a1_SHIFT         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_int_a1_PCI_INT_A1    0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_int_a1_GPIO_137      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: pci_int_a0 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_int_a0_MASK          0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_int_a0_SHIFT         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_int_a0_PCI_INT_A0    0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_pci_int_a0_GPIO_136      1

/***************************************************************************
 *PIN_MUX_CTRL_23 - Pinmux control register 23
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_23 :: vec_dac_data0_3 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_3_MASK     0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_3_SHIFT    28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_3_VEC_DAC_DATA0_3 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_3_DFE_DAC_CVBS0_3 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_3_TEST_DAC_DATA0_3 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_3_AVFE_ADC_DATA_3 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_23 :: vec_dac_data0_2 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_2_MASK     0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_2_SHIFT    24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_2_VEC_DAC_DATA0_2 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_2_DFE_DAC_CVBS0_2 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_2_TEST_DAC_DATA0_2 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_2_AVFE_ADC_DATA_2 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_23 :: vec_dac_data0_1 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_1_MASK     0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_1_SHIFT    20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_1_VEC_DAC_DATA0_1 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_1_DFE_DAC_CVBS0_1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_1_TEST_DAC_DATA0_1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_1_AVFE_ADC_DATA_1 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_23 :: vec_dac_data0_0 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_0_MASK     0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_0_SHIFT    16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_0_VEC_DAC_DATA0_0 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_0_DFE_DAC_CVBS0_0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_0_TEST_DAC_DATA0_0 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vec_dac_data0_0_AVFE_ADC_DATA_0 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_23 :: poni_hdmi0_htplg_out [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_poni_hdmi0_htplg_out_MASK 0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_poni_hdmi0_htplg_out_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_poni_hdmi0_htplg_out_PONI_HDMI0_HTPLG_OUT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_poni_hdmi0_htplg_out_HDMI_RX_0_HTPLG_OUT 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_poni_hdmi0_htplg_out_PVTMON_FRC4 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_23 :: poni_ddc0_sda [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_poni_ddc0_sda_MASK       0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_poni_ddc0_sda_SHIFT      8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_poni_ddc0_sda_PONI_DDC0_SDA 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_poni_ddc0_sda_HDMI_RX_0_DDC_SDA 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_23 :: hdmi0_arc [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_hdmi0_arc_MASK           0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_hdmi0_arc_SHIFT          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_hdmi0_arc_HDMI0_ARC      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_hdmi0_arc_GPIO_80        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_hdmi0_arc_PM_HDMI0_ARC   2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_23 :: vsync_in [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vsync_in_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vsync_in_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vsync_in_VSYNC_IN        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vsync_in_PM_VSYNC_IN     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vsync_in_TP_OUT_31       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_23_vsync_in_RC_TP_OUT_31    3

/***************************************************************************
 *PIN_MUX_CTRL_24 - Pinmux control register 24
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_24 :: vec_dac_data0_11 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_11_MASK    0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_11_SHIFT   28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_11_VEC_DAC_DATA0_11 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_11_DFE_DAC_CVBS0_11 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_11_TEST_DAC_DATA0_11 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_11_AVFE_ADC_DATA_11 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_24 :: vec_dac_data0_10 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_10_MASK    0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_10_SHIFT   24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_10_VEC_DAC_DATA0_10 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_10_DFE_DAC_CVBS0_10 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_10_TEST_DAC_DATA0_10 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_10_AVFE_ADC_DATA_10 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_24 :: vec_dac_data0_9 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_9_MASK     0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_9_SHIFT    20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_9_VEC_DAC_DATA0_9 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_9_DFE_DAC_CVBS0_9 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_9_TEST_DAC_DATA0_9 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_9_AVFE_ADC_DATA_9 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_24 :: vec_dac_data0_8 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_8_MASK     0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_8_SHIFT    16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_8_VEC_DAC_DATA0_8 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_8_DFE_DAC_CVBS0_8 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_8_TEST_DAC_DATA0_8 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_8_AVFE_ADC_DATA_8 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_24 :: vec_dac_data0_7 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_7_MASK     0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_7_SHIFT    12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_7_VEC_DAC_DATA0_7 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_7_DFE_DAC_CVBS0_7 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_7_TEST_DAC_DATA0_7 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_7_AVFE_ADC_DATA_7 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_24 :: vec_dac_data0_6 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_6_MASK     0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_6_SHIFT    8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_6_VEC_DAC_DATA0_6 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_6_DFE_DAC_CVBS0_6 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_6_TEST_DAC_DATA0_6 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_6_AVFE_ADC_DATA_6 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_24 :: vec_dac_data0_5 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_5_MASK     0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_5_SHIFT    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_5_VEC_DAC_DATA0_5 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_5_DFE_DAC_CVBS0_5 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_5_TEST_DAC_DATA0_5 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_5_AVFE_ADC_DATA_5 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_24 :: vec_dac_data0_4 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_4_MASK     0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_4_SHIFT    0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_4_VEC_DAC_DATA0_4 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_4_DFE_DAC_CVBS0_4 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_4_TEST_DAC_DATA0_4 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_24_vec_dac_data0_4_AVFE_ADC_DATA_4 3

/***************************************************************************
 *PIN_MUX_CTRL_25 - Pinmux control register 25
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_25 :: vec_dac_data1_6 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_6_MASK     0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_6_SHIFT    28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_6_VEC_DAC_DATA1_6 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_6_DFE_DAC_CVBS1_6 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_6_TEST_DAC_DATA1_6 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_25 :: vec_dac_data1_5 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_5_MASK     0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_5_SHIFT    24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_5_VEC_DAC_DATA1_5 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_5_DFE_DAC_CVBS1_5 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_5_TEST_DAC_DATA1_5 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_25 :: vec_dac_data1_4 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_4_MASK     0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_4_SHIFT    20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_4_VEC_DAC_DATA1_4 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_4_DFE_DAC_CVBS1_4 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_4_TEST_DAC_DATA1_4 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_25 :: vec_dac_data1_3 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_3_MASK     0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_3_SHIFT    16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_3_VEC_DAC_DATA1_3 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_3_DFE_DAC_CVBS1_3 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_3_TEST_DAC_DATA1_3 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_25 :: vec_dac_data1_2 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_2_MASK     0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_2_SHIFT    12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_2_VEC_DAC_DATA1_2 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_2_DFE_DAC_CVBS1_2 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_2_TEST_DAC_DATA1_2 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_25 :: vec_dac_data1_1 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_1_MASK     0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_1_SHIFT    8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_1_VEC_DAC_DATA1_1 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_1_DFE_DAC_CVBS1_1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_1_TEST_DAC_DATA1_1 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_25 :: vec_dac_data1_0 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_0_MASK     0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_0_SHIFT    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_0_VEC_DAC_DATA1_0 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_0_DFE_DAC_CVBS1_0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_data1_0_TEST_DAC_DATA1_0 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_25 :: vec_dac_clk0 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_clk0_MASK        0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_clk0_SHIFT       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_clk0_VEC_DAC_CLK0 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_clk0_DFE_DAC_CVBS_CLK0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_clk0_TEST_DAC_CLK0 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_25_vec_dac_clk0_AVFE_ADC_CLK 3

/***************************************************************************
 *PIN_MUX_CTRL_26 - Pinmux control register 26
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_26 :: reserved0 [31:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_reserved0_MASK           0xff000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_reserved0_SHIFT          24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_26 :: vec_dac_clk1 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_clk1_MASK        0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_clk1_SHIFT       20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_clk1_VEC_DAC_CLK1 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_clk1_DFE_DAC_CVBS_CLK1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_clk1_TEST_DAC_CLK1 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_26 :: vec_dac_data1_11 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_11_MASK    0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_11_SHIFT   16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_11_VEC_DAC_DATA1_11 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_11_DFE_DAC_CVBS1_11 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_11_TEST_DAC_DATA1_11 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_26 :: vec_dac_data1_10 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_10_MASK    0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_10_SHIFT   12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_10_VEC_DAC_DATA1_10 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_10_DFE_DAC_CVBS1_10 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_10_TEST_DAC_DATA1_10 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_26 :: vec_dac_data1_9 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_9_MASK     0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_9_SHIFT    8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_9_VEC_DAC_DATA1_9 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_9_DFE_DAC_CVBS1_9 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_9_TEST_DAC_DATA1_9 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_26 :: vec_dac_data1_8 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_8_MASK     0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_8_SHIFT    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_8_VEC_DAC_DATA1_8 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_8_DFE_DAC_CVBS1_8 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_8_TEST_DAC_DATA1_8 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_26 :: vec_dac_data1_7 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_7_MASK     0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_7_SHIFT    0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_7_VEC_DAC_DATA1_7 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_7_DFE_DAC_CVBS1_7 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_26_vec_dac_data1_7_TEST_DAC_DATA1_7 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_0 - Pad pull-up/pull-down control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: spare_pad_ctrl_0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved0_MASK        0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved0_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_1 - Pad pull-up/pull-down control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: spare_pad_ctrl_1 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_reserved0_MASK        0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_reserved0_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_2 - Pad pull-up/pull-down control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: spare_pad_ctrl_2 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_reserved0_MASK        0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_reserved0_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_3 - Pad pull-up/pull-down control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: spare_pad_ctrl_3 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_reserved0_MASK        0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_reserved0_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_4 - Pad pull-up/pull-down control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: spare_pad_ctrl_4 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: vi_fb_2_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_vi_fb_2_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_vi_fb_2_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_vi_fb_2_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_vi_fb_2_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_vi_fb_2_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: vi_fb_1_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_vi_fb_1_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_vi_fb_1_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_vi_fb_1_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_vi_fb_1_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_vi_fb_1_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: reserved0 [25:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved0_MASK        0x03ffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved0_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_5 - Pad pull-up/pull-down control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: spare_pad_ctrl_5 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: reserved0 [29:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_reserved0_MASK        0x3c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_reserved0_SHIFT       26

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_71_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_71_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_71_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_71_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_71_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_71_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_70_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_70_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_70_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_70_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_70_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_70_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_7_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_7_pad_ctrl_MASK  0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_7_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_7_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_7_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_7_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_6_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_6_pad_ctrl_MASK  0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_6_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_6_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_6_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_6_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_5_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_5_pad_ctrl_MASK  0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_5_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_5_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_5_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_5_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: reserved1 [15:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_reserved1_MASK        0x0000ffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_reserved1_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_6 - Pad pull-up/pull-down control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: spare_pad_ctrl_6 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: tdata_0_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_tdata_0_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_tdata_0_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_tdata_0_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_tdata_0_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_tdata_0_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: tclka_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_tclka_pad_ctrl_MASK   0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_tclka_pad_ctrl_SHIFT  26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_tclka_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_tclka_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_tclka_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: reserved0 [25:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_reserved0_MASK        0x03ffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_reserved0_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_7 - Pad pull-up/pull-down control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: spare_pad_ctrl_7 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdatd_4_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_4_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_4_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_4_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_4_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_4_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdatd_3_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_3_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_3_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_3_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_3_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_3_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdatd_2_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_2_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_2_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_2_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_2_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_2_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdatd_1_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_1_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_1_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_1_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_1_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_1_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdatd_0_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_0_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_0_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_0_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_0_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdatd_0_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tclkd_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tclkd_pad_ctrl_MASK   0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tclkd_pad_ctrl_SHIFT  18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tclkd_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tclkd_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tclkd_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tvlda_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tvlda_pad_ctrl_MASK   0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tvlda_pad_ctrl_SHIFT  16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tvlda_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tvlda_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tvlda_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tstrta_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tstrta_pad_ctrl_MASK  0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tstrta_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tstrta_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tstrta_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tstrta_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdata_7_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_7_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_7_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_7_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_7_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_7_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdata_6_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_6_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_6_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_6_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_6_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_6_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdata_5_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_5_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_5_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_5_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_5_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_5_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdata_4_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_4_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_4_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_4_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_4_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_4_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdata_3_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_3_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_3_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_3_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_3_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_3_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdata_2_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_2_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_2_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_2_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_2_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_2_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: tdata_1_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_1_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_1_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_1_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_1_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_tdata_1_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_8 - Pad pull-up/pull-down control register 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: spare_pad_ctrl_8 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: mpeg_sync_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_sync_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_sync_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_sync_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_sync_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_sync_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: mpeg_d_7_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_7_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_7_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_7_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_7_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_7_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: mpeg_d_6_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_6_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_6_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_6_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_6_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_6_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: mpeg_d_5_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_5_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_5_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_5_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_5_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_5_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: mpeg_d_4_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_4_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_4_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_4_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_4_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_4_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: mpeg_d_3_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_3_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_3_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_3_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_3_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_3_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: mpeg_d_2_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_2_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_2_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_2_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_2_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_2_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: mpeg_d_1_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_1_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_1_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_1_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_1_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_1_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: mpeg_d_0_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_0_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_0_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_0_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_0_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_d_0_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: mpeg_clk_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_clk_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_clk_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_clk_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_clk_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_mpeg_clk_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: tvldd_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tvldd_pad_ctrl_MASK   0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tvldd_pad_ctrl_SHIFT  8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tvldd_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tvldd_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tvldd_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: tstrtd_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tstrtd_pad_ctrl_MASK  0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tstrtd_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tstrtd_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tstrtd_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tstrtd_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: tdatd_7_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_7_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_7_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_7_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_7_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_7_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: tdatd_6_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_6_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_6_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_6_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_6_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_6_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: tdatd_5_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_5_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_5_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_5_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_5_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_tdatd_5_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_9 - Pad pull-up/pull-down control register 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: spare_pad_ctrl_9 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: reserved0 [29:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_reserved0_MASK        0x3ffff000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_reserved0_SHIFT       12

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: mcif_reset_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_reset_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_reset_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_reset_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_reset_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_reset_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: mcif_sctl_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sctl_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sctl_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sctl_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sctl_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sctl_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: mcif_sdo_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sdo_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sdo_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sdo_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sdo_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sdo_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: mcif_sdi_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sdi_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sdi_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sdi_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sdi_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sdi_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: mcif_sclk_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sclk_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sclk_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sclk_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sclk_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mcif_sclk_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: mpeg_data_en_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mpeg_data_en_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mpeg_data_en_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mpeg_data_en_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mpeg_data_en_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_mpeg_data_en_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_10 - Pad pull-up/pull-down control register 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: spare_pad_ctrl_10 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_reserved0_MASK       0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_reserved0_SHIFT      0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_11 - Pad pull-up/pull-down control register 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: spare_pad_ctrl_11 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_reserved0_MASK       0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_reserved0_SHIFT      0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_12 - Pad pull-up/pull-down control register 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: spare_pad_ctrl_12 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_spare_pad_ctrl_12_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_spare_pad_ctrl_12_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_spare_pad_ctrl_12_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_spare_pad_ctrl_12_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_spare_pad_ctrl_12_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_reserved0_MASK       0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_reserved0_SHIFT      0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_13 - Pad pull-up/pull-down control register 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_13 :: spare_pad_ctrl_13 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_spare_pad_ctrl_13_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_spare_pad_ctrl_13_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_spare_pad_ctrl_13_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_spare_pad_ctrl_13_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_spare_pad_ctrl_13_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_13 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_reserved0_MASK       0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_reserved0_SHIFT      0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_14 - Pad pull-up/pull-down control register 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_14 :: spare_pad_ctrl_14 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_spare_pad_ctrl_14_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_spare_pad_ctrl_14_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_spare_pad_ctrl_14_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_spare_pad_ctrl_14_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_spare_pad_ctrl_14_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_14 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_reserved0_MASK       0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_reserved0_SHIFT      0

/***************************************************************************
 *BYP_CLK_UNSELECT_0 - Bypass clock unselect register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: reserved0 [31:15] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_reserved0_MASK        0xffff8000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_reserved0_SHIFT       15

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_hdmi0_arc [14:14] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_hdmi0_arc_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_hdmi0_arc_SHIFT 14

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_mcif_sclk [13:13] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_mcif_sclk_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_mcif_sclk_SHIFT 13

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_mpeg_clk [12:12] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_mpeg_clk_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_mpeg_clk_SHIFT 12

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_tdatd_1 [11:11] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_tdatd_1_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_tdatd_1_SHIFT 11

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_tclkd [10:10] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_tclkd_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_tclkd_SHIFT 10

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_tdata_1 [09:09] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_tdata_1_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_tdata_1_SHIFT 9

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_tclka [08:08] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_tclka_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_tclka_SHIFT 8

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_tck [07:07] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_tck_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_tck_SHIFT 7

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_poni_irrxda [06:06] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_poni_irrxda_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_poni_irrxda_SHIFT 6

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_agc_sdm_2 [05:05] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_agc_sdm_2_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_agc_sdm_2_SHIFT 5

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_agc_sdm_1 [04:04] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_agc_sdm_1_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_agc_sdm_1_SHIFT 4

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_vi_fb_2 [03:03] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_vi_fb_2_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_vi_fb_2_SHIFT 3

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_vi_fb_1 [02:02] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_vi_fb_1_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_vi_fb_1_SHIFT 2

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_audmute_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_audmute_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_audmute_1_SHIFT 1

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_poni_frdyb [00:00] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_poni_frdyb_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_poni_frdyb_SHIFT 0

/***************************************************************************
 *TEST_PORT_CTRL - Test port control
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: sundry_local_tp_out_sel [31:28] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_MASK 0xf0000000
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SHIFT 28
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SEMAPHORE_0 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SEMAPHORE_1 1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_FP_RST_CNT 2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_MISC_TEST 3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SSP 4
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_TP_OUT_POKE_REG 5
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_TP_IN 6
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_UNUSED_7 7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_UNUSED_8 8
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_UNUSED_9 9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_PWR_CTRL_STATUS 10
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_PWR_CTRL_IRQ_IN 11
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_UPG_TP_OUT 12
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_TOP_AUX_TP_OUT 15

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: reserved0 [27:10] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_MASK            0x0ffffc00
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_SHIFT           10

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_in_source_select [09:09] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_SHIFT 9

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_select [08:07] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_MASK            0x00000180
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_SHIFT           7

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: encoded_tp_enable [06:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MASK    0x0000007f
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SHIFT   0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_ENET    0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CPU     1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AVD0    2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVNM    3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVN_MCDI 4
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVNE    5
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVN_MCVP 6
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVN_PDP 7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_VEC     8
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HDMI    9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DVP_LT  10
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_GFX     11
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SUN     12
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_XPT     13
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_USB     14
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AIO     15
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_RAAGA   16
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HIF     17
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MEMC0   18
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AVFE    19
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_3D_GFX  20
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DFE     21
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_ADEC    22
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_PCU     23
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_TVMICRO 24
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_FRC_TILE1 25
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_FRC_TILE2 26
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_FRC_TILE3 27
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_FRC_TILE4 28
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_FRC_TILE5 29
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_UNUSED_127 127

/***************************************************************************
 *TEST_PORT_OUT_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_PEEK :: test_port_out_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_OUT_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_POKE :: test_port_out_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_IN_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_PEEK :: test_port_in_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_IN_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_POKE :: test_port_in_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_SHIFT 0

/***************************************************************************
 *EJTAG_INPUT_EN - EJTAG input bus enables
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: ejtag_input_enable [01:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MASK   0x00000003
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DO_NOT_USE_CPU_ONE_HOT 1
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MAIN_MIPS_CPU_ONE_HOT 2

/***************************************************************************
 *EJTAG_OUTPUT_SEL - EJTAG output select
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_MASK          0xfffffffc
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_SHIFT         2

/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: ejtag_output_sel [01:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MASK   0x00000003
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DO_NOT_USE_CPU 0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MAIN_MIPS_CPU 1

/***************************************************************************
 *UART_ROUTER_SEL - UART Router select
 ***************************************************************************/
/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_7_cpu_sel [31:28] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_MASK      0xf0000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_SHIFT     28

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_6_cpu_sel [27:24] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_MASK      0x0f000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_SHIFT     24

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_5_cpu_sel [23:20] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_MASK      0x00f00000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_SHIFT     20

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_4_cpu_sel [19:16] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_MASK      0x000f0000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_SHIFT     16

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_3_cpu_sel [15:12] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_MASK      0x0000f000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_SHIFT     12

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_2_cpu_sel [11:08] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_MASK      0x00000f00
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_SHIFT     8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AUDIO_FP  1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_SID       4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_FRC       5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_1_cpu_sel [07:04] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_MASK      0x000000f0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_SHIFT     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AUDIO_FP  1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_SID       4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_FRC       5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_0_cpu_sel [03:00] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_MASK      0x0000000f
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_SHIFT     0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AUDIO_FP  1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_SID       4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_FRC       5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_15 15

/***************************************************************************
 *SSP_CONFIG - Serial Slave Port configuration register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SSP_CONFIG :: reserved0 [31:11] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_MASK                0xfffff800
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_SHIFT               11

/* SUN_TOP_CTRL :: SSP_CONFIG :: serial_adr_cfg [10:07] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_MASK           0x00000780
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_SHIFT          7

/* SUN_TOP_CTRL :: SSP_CONFIG :: probe_mux_sel [06:03] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_MASK            0x00000078
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_SHIFT           3

/* SUN_TOP_CTRL :: SSP_CONFIG :: dly_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_MASK              0x00000004
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_SHIFT             2

/* SUN_TOP_CTRL :: SSP_CONFIG :: spi_mode [01:01] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_MASK                 0x00000002
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_SHIFT                1

/* SUN_TOP_CTRL :: SSP_CONFIG :: ssp_module_enable [00:00] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_SHIFT       0

/***************************************************************************
 *SERS_REV - SERS Revision Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_REV :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_MASK                  0xffff0000
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_SHIFT                 16

/* SUN_TOP_CTRL :: SERS_REV :: reserved_for_eco1 [15:08] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_MASK          0x0000ff00
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_SHIFT         8

/* SUN_TOP_CTRL :: SERS_REV :: BLOCK_SERS_REVISION [07:00] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_MASK        0x000000ff
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_SHIFT       0

/***************************************************************************
 *SERS_CFG - SERS Configuration Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CFG :: reserved_for_eco0 [31:29] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_MASK          0xe0000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_SHIFT         29

/* SUN_TOP_CTRL :: SERS_CFG :: CMD_MODE [28:28] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_MASK                   0x10000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_SHIFT                  28
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_mapped_buffer_mode     0
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_cmd_fifo_mode          1

/* SUN_TOP_CTRL :: SERS_CFG :: Little_Endian [27:27] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_MASK              0x08000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_SHIFT             27

/* union - case mapped_buffer_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_4 [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_MASK 0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_SHIFT 22

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_3 [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_MASK 0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_SHIFT 17

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_2 [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_4 [11:11] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_SHIFT 11

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_3 [10:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_SHIFT 10

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_2 [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_SHIFT 9

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_1 [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_SHIFT 8

/* union - case cmd_fifo_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_W_PTR [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_MASK    0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_SHIFT   22

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_R_PTR [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_MASK    0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_SHIFT   17

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: FIFO_THRESHOLD [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: NOT_USED [11:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_NOT_USED_MASK     0x00000c00
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_NOT_USED_SHIFT    10

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_FIFO_OV [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_SHIFT 9

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: DROP_CMDS [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_MASK    0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_SHIFT   8

/* SUN_TOP_CTRL :: SERS_CFG :: SER_ADR [07:01] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_MASK                    0x000000fe
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_SHIFT                   1

/* SUN_TOP_CTRL :: SERS_CFG :: SOFT_SER_ADR [00:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_MASK               0x00000001
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_SHIFT              0

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_BASE                0x00404328
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_START               0
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_END                 7
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CMD_BUF_i :: SERS_CMD_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_MASK         0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_SHIFT        0


/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_BASE               0x00404348
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_START              0
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_END                1
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_STAT_BUF_i :: SERS_STAT_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_SHIFT      0


/***************************************************************************
 *RO_TEST_BLOCK_SEL - Block select for RO testmode
 ***************************************************************************/
/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: reserved0 [31:05] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_MASK         0xffffffe0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_SHIFT        5

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_sub_block_select [04:03] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_MASK 0x00000018
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SHIFT 3

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_block_select [02:00] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_MASK 0x00000007
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_SHIFT 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DO_NOT_USE_RO_TEST_ID 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DVP_HR_RO_TEST_ID 1
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DVP_LT_RO_TEST_ID 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_PROD_OSC0_RO_TEST_ID 3
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_PROD_OSC1_RO_TEST_ID 4
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_HIF_RO_TEST_ID 5
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_AIO_RO_TEST_ID 6
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_CLKGEN_RO_TEST_ID 7

/***************************************************************************
 *TEST_MODE_CTRL - Test_mode control register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_MODE_CTRL :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_CTRL_reserved0_MASK            0xfffffffe
#define BCHP_SUN_TOP_CTRL_TEST_MODE_CTRL_reserved0_SHIFT           1

/* SUN_TOP_CTRL :: TEST_MODE_CTRL :: use_test_mode_reg_src [00:00] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_CTRL_use_test_mode_reg_src_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_TEST_MODE_CTRL_use_test_mode_reg_src_SHIFT 0

/***************************************************************************
 *TEST_MODE - Register source for test_mode
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_MODE :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_reserved0_MASK                 0xfffffff0
#define BCHP_SUN_TOP_CTRL_TEST_MODE_reserved0_SHIFT                4

/* SUN_TOP_CTRL :: TEST_MODE :: test_mode [03:00] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_test_mode_MASK                 0x0000000f
#define BCHP_SUN_TOP_CTRL_TEST_MODE_test_mode_SHIFT                0

/***************************************************************************
 *SUB_TEST_MODE - Register source for sub_test_mode
 ***************************************************************************/
/* SUN_TOP_CTRL :: SUB_TEST_MODE :: reserved0 [31:06] */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_reserved0_MASK             0xffffffc0
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_reserved0_SHIFT            6

/* SUN_TOP_CTRL :: SUB_TEST_MODE :: sub_test_mode_spare_1 [05:05] */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_spare_1_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_spare_1_SHIFT 5

/* SUN_TOP_CTRL :: SUB_TEST_MODE :: sub_test_mode_spare_0 [04:04] */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_spare_0_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_spare_0_SHIFT 4

/* SUN_TOP_CTRL :: SUB_TEST_MODE :: sub_test_mode_fast_tspi [03:03] */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_fast_tspi_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_fast_tspi_SHIFT 3

/* SUN_TOP_CTRL :: SUB_TEST_MODE :: sub_test_mode_hold_mips_in_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_hold_mips_in_reset_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_hold_mips_in_reset_SHIFT 2

/* SUN_TOP_CTRL :: SUB_TEST_MODE :: sub_test_mode_spi_slave_enable [01:01] */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_spi_slave_enable_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_spi_slave_enable_SHIFT 1

/* SUN_TOP_CTRL :: SUB_TEST_MODE :: sub_test_mode_extend_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_extend_reset_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SUB_TEST_MODE_sub_test_mode_extend_reset_SHIFT 0

/***************************************************************************
 *LATCHED_TEST_MODE - Final latched testmode value
 ***************************************************************************/
/* SUN_TOP_CTRL :: LATCHED_TEST_MODE :: latched_test_mode [31:00] */
#define BCHP_SUN_TOP_CTRL_LATCHED_TEST_MODE_latched_test_mode_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_LATCHED_TEST_MODE_latched_test_mode_SHIFT 0

/***************************************************************************
 *LATCHED_SUB_TEST_MODE - Final latched sub-testmode value
 ***************************************************************************/
/* SUN_TOP_CTRL :: LATCHED_SUB_TEST_MODE :: latched_sub_test_mode [31:00] */
#define BCHP_SUN_TOP_CTRL_LATCHED_SUB_TEST_MODE_latched_sub_test_mode_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_LATCHED_SUB_TEST_MODE_latched_sub_test_mode_SHIFT 0

/***************************************************************************
 *PM_CTRL - Control register for Power Controller
 ***************************************************************************/
/* SUN_TOP_CTRL :: PM_CTRL :: pm_power_ctrl_disable [31:31] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_power_ctrl_disable_MASK       0x80000000
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_power_ctrl_disable_SHIFT      31

/* SUN_TOP_CTRL :: PM_CTRL :: pm_wait_count_upper_bits [30:20] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_wait_count_upper_bits_MASK    0x7ff00000
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_wait_count_upper_bits_SHIFT   20

/* SUN_TOP_CTRL :: PM_CTRL :: pm_wait_counter_active [19:19] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_wait_counter_active_MASK      0x00080000
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_wait_counter_active_SHIFT     19

/* SUN_TOP_CTRL :: PM_CTRL :: pm_rst_clock_div [18:18] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_rst_clock_div_MASK            0x00040000
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_rst_clock_div_SHIFT           18

/* SUN_TOP_CTRL :: PM_CTRL :: pm_pwrdn_pll_req [17:17] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_pwrdn_pll_req_MASK            0x00020000
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_pwrdn_pll_req_SHIFT           17

/* SUN_TOP_CTRL :: PM_CTRL :: pm_dis_cml_clocks [16:16] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_dis_cml_clocks_MASK           0x00010000
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_dis_cml_clocks_SHIFT          16

/* SUN_TOP_CTRL :: PM_CTRL :: pm_dis_all_clocks [15:15] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_dis_all_clocks_MASK           0x00008000
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_dis_all_clocks_SHIFT          15

/* SUN_TOP_CTRL :: PM_CTRL :: pm_dis_cpu_clock [14:14] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_dis_cpu_clock_MASK            0x00004000
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_dis_cpu_clock_SHIFT           14

/* SUN_TOP_CTRL :: PM_CTRL :: pm_dis_avd_rptd_clock [13:13] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_dis_avd_rptd_clock_MASK       0x00002000
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_dis_avd_rptd_clock_SHIFT      13

/* SUN_TOP_CTRL :: PM_CTRL :: pm_pll_lock [12:12] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_pll_lock_MASK                 0x00001000
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_pll_lock_SHIFT                12

/* SUN_TOP_CTRL :: PM_CTRL :: pm_dram_ready_for_pwrdn [11:11] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_dram_ready_for_pwrdn_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_dram_ready_for_pwrdn_SHIFT    11

/* SUN_TOP_CTRL :: PM_CTRL :: pm_bsp_ready_for_pwrdn [10:10] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_bsp_ready_for_pwrdn_MASK      0x00000400
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_bsp_ready_for_pwrdn_SHIFT     10

/* SUN_TOP_CTRL :: PM_CTRL :: pm_mips_ready_for_pwrdn [09:09] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_mips_ready_for_pwrdn_MASK     0x00000200
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_mips_ready_for_pwrdn_SHIFT    9

/* SUN_TOP_CTRL :: PM_CTRL :: pm_sec_avd_rptd_clk_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_sec_avd_rptd_clk_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_sec_avd_rptd_clk_disable_SHIFT 8

/* SUN_TOP_CTRL :: PM_CTRL :: pm_state [07:04] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_state_MASK                    0x000000f0
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_state_SHIFT                   4
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_state_PM_ACTIVE               0
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_state_PM_PWRDN_RDY            1
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_state_PM_DISABLE_AVD_RPTD     2
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_state_PM_DISABLE_CPU          3
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_state_PM_TRANSITION_TO_STANDBY 4
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_state_PM_STANDBY              5
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_state_PM_STANDBY_WITH_PLLS_ON 6
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_state_PM_RESET_216_108_CLKS   7
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_state_PM_TRANSITION_TO_ACTIVE 8

/* SUN_TOP_CTRL :: PM_CTRL :: pm_clk_divider_reset_en [03:03] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_clk_divider_reset_en_MASK     0x00000008
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_clk_divider_reset_en_SHIFT    3

/* SUN_TOP_CTRL :: PM_CTRL :: pm_use_mips_ready_ctrl [02:02] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_use_mips_ready_ctrl_MASK      0x00000004
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_use_mips_ready_ctrl_SHIFT     2

/* SUN_TOP_CTRL :: PM_CTRL :: pm_enable_pll_pwrdn [01:01] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_enable_pll_pwrdn_MASK         0x00000002
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_enable_pll_pwrdn_SHIFT        1

/* SUN_TOP_CTRL :: PM_CTRL :: pm_start_pwrdn [00:00] */
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_start_pwrdn_MASK              0x00000001
#define BCHP_SUN_TOP_CTRL_PM_CTRL_pm_start_pwrdn_SHIFT             0

/***************************************************************************
 *PM_IRQ_INPUT_STATUS - Power Management IRQ input status
 ***************************************************************************/
/* SUN_TOP_CTRL :: PM_IRQ_INPUT_STATUS :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_PM_IRQ_INPUT_STATUS_reserved0_MASK       0xfffffffe
#define BCHP_SUN_TOP_CTRL_PM_IRQ_INPUT_STATUS_reserved0_SHIFT      1

/* SUN_TOP_CTRL :: PM_IRQ_INPUT_STATUS :: spare_wakeup_event_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_PM_IRQ_INPUT_STATUS_spare_wakeup_event_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_PM_IRQ_INPUT_STATUS_spare_wakeup_event_0_SHIFT 0

/***************************************************************************
 *PM_MIPS_WAIT_COUNT - Power Management Wait counter in place of Wait for MIPS IRQ
 ***************************************************************************/
/* SUN_TOP_CTRL :: PM_MIPS_WAIT_COUNT :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_PM_MIPS_WAIT_COUNT_reserved0_MASK        0xffff0000
#define BCHP_SUN_TOP_CTRL_PM_MIPS_WAIT_COUNT_reserved0_SHIFT       16

/* SUN_TOP_CTRL :: PM_MIPS_WAIT_COUNT :: counter_start_value [15:00] */
#define BCHP_SUN_TOP_CTRL_PM_MIPS_WAIT_COUNT_counter_start_value_MASK 0x0000ffff
#define BCHP_SUN_TOP_CTRL_PM_MIPS_WAIT_COUNT_counter_start_value_SHIFT 0

#endif /* #ifndef BCHP_SUN_TOP_CTRL_H__ */

/* End of File */
