{
    "test_cases": [
      {
        "input": {
          "forward_instr": 0,
          "decode_exec_dest_addr": 1,
          "pc_instr": 0,
          "stall_pc": 0,
          "src1_addr": 1,
          "src2_addr": 2,
          "load_enable": 1
        },
        "expected_output": {
          "instruction": 0,
          "pc_instr_out": 0,
          "stalled_pc_out": 0,
          "forward_instr_enable": 1,
          "forward_pc_enable": 1,
          "stall_ctrl_enable": 1
        }
      },
      {
        "input": {
          "forward_instr": 0,
          "decode_exec_dest_addr": 2,
          "pc_instr": 0,
          "stall_pc": 0,
          "src1_addr": 1,
          "src2_addr": 2,
          "load_enable": 1
        },
        "expected_output": {
          "instruction": 0,
          "pc_instr_out": 0,
          "stalled_pc_out": 0,
          "forward_instr_enable": 1,
          "forward_pc_enable": 1,
          "stall_ctrl_enable": 1
        }
      },
      {
        "input": {
          "forward_instr": 0,
          "decode_exec_dest_addr": 3,
          "pc_instr": 0,
          "stall_pc": 0,
          "src1_addr": 1,
          "src2_addr": 2,
          "load_enable": 1
        },
        "expected_output": {
          "instruction": 0,
          "pc_instr_out": 0,
          "stalled_pc_out": 0,
          "forward_instr_enable": 0,
          "forward_pc_enable": 0,
          "stall_ctrl_enable": 0
        }
      },
      {
        "input": {
          "forward_instr": 0,
          "decode_exec_dest_addr": 1,
          "pc_instr": 0,
          "stall_pc": 0,
          "src1_addr": 3,
          "src2_addr": 4,
          "load_enable": 0
        },
        "expected_output": {
          "instruction": 0,
          "pc_instr_out": 0,
          "stalled_pc_out": 0,
          "forward_instr_enable": 0,
          "forward_pc_enable": 0,
          "stall_ctrl_enable": 0
        }
      },
      {
        "input": {
          "forward_instr": 0,
          "decode_exec_dest_addr": 1,
          "pc_instr": 0,
          "stall_pc": 0,
          "src1_addr": 1,
          "src2_addr": 1,
          "load_enable": 1
        },
        "expected_output": {
          "instruction": 0,
          "pc_instr_out": 0,
          "stalled_pc_out": 0,
          "forward_instr_enable": 1,
          "forward_pc_enable": 1,
          "stall_ctrl_enable": 1
        }
      }
    ]
  }
  