("final_project" "BGR" "schematic") "BGR"
("final_project" "PGA" "schematic") "PGA"
("ee140_gsi" "SAR_DFF" "schematic") "SAR_DFF"
("analogLib" "vsource" "spectre") "vsource"
("PRIMLIB" "ne" "spectre") "ne"
("final_project" "ADC_ctrl_ideal" "schematic") "ADC_ctrl_ideal"
("final_project" "SR_latch" "schematic") "SR_latch"
("analogLib" "vpulse" "spectre") "vsource"
("final_project" "EE140_Fa19_digital" "schematic") "EE140_Fa19_digital"
("PRIMLIB" "pe" "spectre") "pe"
("analogLib" "switch" "spectre") "relay"
("ee140_gsi" "SAR_FSM" "functional") "SAR_FSM"
("analogLib" "ipulse" "spectre") "isource"
("final_project" "DREG" "schematic") "DREG"
("ee140_gsi" "invr_dupe" "schematic") "invr_dupe"
("final_project" "inverter" "schematic") "inverter"
("analogLib" "cap" "spectre") "capacitor"
("final_project" "ADC_ideal" "schematic") "ADC_ideal"
("ee140_gsi" "NA2HDX0_dupe" "schematic") "NA2HDX0_dupe"
("final_project" "system" "schematic") "system"
("final_project" "AREG" "schematic") "AREG"
("final_project" "VBATDIV4" "schematic") "VBATDIV4"
("final_project" "clk_nonoverlapping" "schematic") "clk_nonoverlapping"
("analogLib" "vcvs" "spectre") "vcvs"
("final_project" "mux" "schematic") "mux"
("final_project" "COMP" "schematic") "COMP"
("analogLib" "res" "spectre") "resistor"
("final_project" "mux2_ideal" "schematic") "mux2_ideal"
("ee140_gsi" "DFRRSHDX0_dupe" "schematic") "DFRRSHDX0_dupe"
