Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Oct 30 14:36:04 2024
****************************************


  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        0.1203
  Critical Path Slack:         0.0097
  Critical Path Clk Period:    1.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        0.0180
  Critical Path Slack:         0.0003
  Critical Path Clk Period:    1.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.0670
  Critical Path Slack:        -0.0370
  Critical Path Clk Period:    1.2000
  Total Negative Slack:       -0.0733
  No. of Violating Paths:      2.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:            11.0000
  Critical Path Length:        0.2906
  Critical Path Slack:         0.2277
  Critical Path Clk Period:    1.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0073
  Total Hold Violation:       -0.0383
  No. of Hold Violations:      7.0000
  -----------------------------------


  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        0.0878
  Critical Path Slack:         0.1022
  Critical Path Clk Period:    1.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        0.0143
  Critical Path Slack:         0.0666
  Critical Path Clk Period:    1.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.0524
  Critical Path Slack:         0.0376
  Critical Path Clk Period:    1.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:            11.0000
  Critical Path Length:        0.2224
  Critical Path Slack:         0.3585
  Critical Path Clk Period:    1.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0139
  Total Hold Violation:       -0.6249
  No. of Hold Violations:    123.0000
  -----------------------------------


  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        0.1715
  Critical Path Slack:         0.0185
  Critical Path Clk Period:    1.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        0.0239
  Critical Path Slack:         0.0527
  Critical Path Clk Period:    1.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.0927
  Critical Path Slack:        -0.0027
  Critical Path Clk Period:    1.2000
  Total Negative Slack:       -0.0044
  No. of Violating Paths:      2.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:            11.0000
  Critical Path Length:        0.4497
  Critical Path Slack:         0.1269
  Critical Path Clk Period:    1.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0069
  Total Hold Violation:       -0.0198
  No. of Hold Violations:      4.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                430
  Buf/Inv Cell Count:              68
  Buf Cell Count:                  19
  Inv Cell Count:                  49
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       286
  Sequential Cell Count:          144
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         57.0240
  Noncombinational Area:     152.1504
  Buf/Inv Area:                9.9014
  Total Buffer Area:           4.0435
  Total Inverter Area:         5.8579
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :      1102.0480
  Net YLength        :      1014.1750
  -----------------------------------
  Cell Area:                 209.1744
  Design Area:               209.1744
  Net Length        :       2116.2229


  Design Rules
  -----------------------------------
  Total Number of Nets:           440
  Nets With Violations:            27
  Max Trans Violations:            26
  Max Cap Violations:              11
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: astro-38

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             22.5908
  -----------------------------------------
  Overall Compile Time:             72.9709
  Overall Compile Wall Clock Time:  73.9606

  --------------------------------------------------------------------

  Scenario: norm.tt0p8v85c.typical_CCworst   WNS: 0.0370  TNS: 0.0733  Number of Violating Paths: 2
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst   WNS: 0.0027  TNS: 0.0044  Number of Violating Paths: 2
  Design  WNS: 0.0370  TNS: 0.0733  Number of Violating Paths: 2


  Scenario: norm.tt0p8v85c.typical_CCworst  (Hold)  WNS: 0.0073  TNS: 0.0383  Number of Violating Paths: 7
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest  (Hold)  WNS: 0.0139  TNS: 0.6249  Number of Violating Paths: 123
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst  (Hold)  WNS: 0.0069  TNS: 0.0198  Number of Violating Paths: 4
  Design (Hold)  WNS: 0.0139  TNS: 0.6249  Number of Violating Paths: 123

  --------------------------------------------------------------------


1
