<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `backend/cuda/src/characterize/gpu.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>gpu.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../telamon_cuda/index.html'><div class='logo-container'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! Builds the description of a GPU.</span>
<span class="doccomment">//! Unless otherwise specified, most of the information comes from the &quot;CUDA C Programming Guide&quot;,</span>
<span class="doccomment">//! available online at https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html</span>
<span class="doccomment">//! For the sake of brevity, I will refer to this document as &quot;the CPG&quot;.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Some additional information comes from nvidia whitepapers and architecture tuning guides.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//!  - For Kepler (Compute Capability 3.x):</span>
<span class="doccomment">//!    https://la.nvidia.com/content/PDF/product-specifications/GeForce_GTX_680_Whitepaper_FINAL.pdf</span>
<span class="doccomment">//!    https://docs.nvidia.com/cuda/kepler-tuning-guide/index.html</span>
<span class="doccomment">//!</span>
<span class="doccomment">//!  - For Maxwell (Compute Capability 5.x):</span>
<span class="doccomment">//!    https://international.download.nvidia.com/geforce-com/international/pdfs/GeForce-GTX-750-Ti-Whitepaper.pdf</span>
<span class="doccomment">//!    https://docs.nvidia.com/cuda/maxwell-tuning-guide/index.html</span>
<span class="doccomment">//!</span>
<span class="doccomment">//!  - For Pascal (Compute Capability 6.x):</span>
<span class="doccomment">//!    https://images.nvidia.com/content/pdf/tesla/whitepaper/pascal-architecture-whitepaper.pdf</span>
<span class="doccomment">//!    https://docs.nvidia.com/cuda/pascal-tuning-guide/index.html</span>
<span class="doccomment">//!</span>
<span class="doccomment">//!  - For Volta (Compute Capability 7.0):</span>
<span class="doccomment">//!    https://images.nvidia.com/content/volta-architecture/pdf/volta-architecture-whitepaper.pdf</span>
<span class="doccomment">//!    https://docs.nvidia.com/cuda/volta-tuning-guide/index.html</span>
<span class="doccomment">//!</span>
<span class="doccomment">//!  - For Turing (Compute Capability 7.5):</span>
<span class="doccomment">//!    https://www.nvidia.com/content/dam/en-zz/Solutions/design-visualization/technologies/turing-architecture/NVIDIA-Turing-Architecture-Whitepaper.pdf</span>
<span class="doccomment">//!    https://docs.nvidia.com/cuda/turing-tuning-guide/index.html</span>

<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">characterize</span>::<span class="ident">instruction</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">DeviceAttribute</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="kw">crate</span>::{<span class="ident">Executor</span>, <span class="ident">Gpu</span>, <span class="ident">InstDesc</span>};
<span class="kw">use</span> <span class="ident">log</span>::<span class="kw-2">*</span>;

<span class="kw">const</span> <span class="ident">EMPTY_INST_DESC</span>: <span class="ident">InstDesc</span> <span class="op">=</span> <span class="ident">InstDesc</span> {
    <span class="ident">latency</span>: <span class="number">0.0</span>,
    <span class="ident">issue</span>: <span class="number">0.0</span>,
    <span class="ident">alu</span>: <span class="number">0.0</span>,
    <span class="ident">mem</span>: <span class="number">0.0</span>,
    <span class="ident">l1_lines_from_l2</span>: <span class="number">0.0</span>,
    <span class="ident">l2_lines_read</span>: <span class="number">0.0</span>,
    <span class="ident">l2_lines_stored</span>: <span class="number">0.0</span>,
    <span class="ident">sync</span>: <span class="number">0.0</span>,
    <span class="ident">ram_bw</span>: <span class="number">0.0</span>,
};

<span class="doccomment">/// Returns the description of the GPU. Performance-related fields are not filled.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">functional_desc</span>(<span class="ident">executor</span>: <span class="kw-2">&amp;</span><span class="ident">Executor</span>) <span class="op">-&gt;</span> <span class="ident">Gpu</span> {
    <span class="kw">let</span> <span class="ident">sm_major</span> <span class="op">=</span> <span class="ident">executor</span>.<span class="ident">device_attribute</span>(<span class="ident">ComputeCapabilityMajor</span>);
    <span class="kw">let</span> <span class="ident">sm_minor</span> <span class="op">=</span> <span class="ident">executor</span>.<span class="ident">device_attribute</span>(<span class="ident">ComputeCapabilityMinor</span>);
    <span class="ident">Gpu</span> {
        <span class="ident">name</span>: <span class="ident">executor</span>.<span class="ident">device_name</span>(),
        <span class="ident">sm_major</span>: <span class="ident">sm_major</span> <span class="kw">as</span> <span class="ident">u8</span>,
        <span class="ident">sm_minor</span>: <span class="ident">sm_minor</span> <span class="kw">as</span> <span class="ident">u8</span>,
        <span class="ident">addr_size</span>: <span class="number">64</span>,
        <span class="ident">shared_mem_per_smx</span>: <span class="ident">executor</span>.<span class="ident">device_attribute</span>(<span class="ident">MaxSharedMemoryPerSmx</span>) <span class="kw">as</span> <span class="ident">u32</span>,
        <span class="ident">shared_mem_per_block</span>: <span class="ident">executor</span>.<span class="ident">device_attribute</span>(<span class="ident">MaxSharedMemoryPerBlock</span>) <span class="kw">as</span> <span class="ident">u32</span>,
        <span class="ident">allow_nc_load</span>: <span class="ident">allow_nc_load</span>(<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
        <span class="ident">allow_l1_for_global_mem</span>: <span class="ident">allow_l1_for_global_mem</span>(<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
        <span class="ident">wrap_size</span>: <span class="ident">executor</span>.<span class="ident">device_attribute</span>(<span class="ident">WrapSize</span>) <span class="kw">as</span> <span class="ident">u32</span>,
        <span class="ident">thread_per_smx</span>: <span class="ident">thread_per_smx</span>(<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
        <span class="ident">l1_cache_size</span>: <span class="ident">l1_cache_size</span>(<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>) <span class="kw">as</span> <span class="ident">u32</span>,
        <span class="ident">l1_cache_line</span>: <span class="number">128</span>,
        <span class="ident">l2_cache_size</span>: <span class="ident">executor</span>.<span class="ident">device_attribute</span>(<span class="ident">L2CacheSize</span>) <span class="kw">as</span> <span class="ident">u32</span>,
        <span class="ident">l2_cache_line</span>: <span class="number">32</span>,
        <span class="ident">shared_bank_stride</span>: <span class="ident">shared_bank_stride</span>(<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
        <span class="ident">num_smx</span>: <span class="ident">executor</span>.<span class="ident">device_attribute</span>(<span class="ident">SmxCount</span>) <span class="kw">as</span> <span class="ident">u32</span>,
        <span class="ident">max_block_per_smx</span>: <span class="ident">block_per_smx</span>(<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
        <span class="ident">smx_clock</span>: <span class="ident">f64</span>::<span class="ident">from</span>(<span class="ident">executor</span>.<span class="ident">device_attribute</span>(<span class="ident">ClockRate</span>)) <span class="op">/</span> <span class="number">1.0E+6</span>,

        <span class="ident">thread_rates</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">smx_rates</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">gpu_rates</span>: <span class="ident">EMPTY_INST_DESC</span>,

        <span class="ident">add_f32_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">add_f64_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">add_i32_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">add_i64_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">mul_f32_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">mul_f64_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">mul_i32_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">mul_i64_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">mul_wide_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">mad_f32_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">mad_f64_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">mad_i32_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">mad_i64_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">mad_wide_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">div_f32_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">div_f64_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">div_i32_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">div_i64_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">max_f32_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">max_f64_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">max_i32_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">max_i64_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">exp_f32_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">syncthread_inst</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">loop_init_overhead</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">loop_iter_overhead</span>: <span class="ident">EMPTY_INST_DESC</span>,
        <span class="ident">loop_end_latency</span>: <span class="number">0f64</span>,
        <span class="ident">load_l2_latency</span>: <span class="number">0.0</span>,
        <span class="ident">load_ram_latency</span>: <span class="number">0.0</span>,
        <span class="ident">load_shared_latency</span>: <span class="number">0.0</span>,
    }
}

<span class="doccomment">/// Returns true if the GPU allows non-coherent loads.</span>
<span class="doccomment">/// This corresponds to the availability of the read-only cache, which also backs up the texture</span>
<span class="doccomment">/// cache.  Practically, this enables the `.nc` flag on memory accesses.  Note that it is not clear</span>
<span class="doccomment">/// whether this is different from `.ca` (see `allow_l1_for_global_mem`) on architectures with an</span>
<span class="doccomment">/// unified L1/texture cache (starting with compute capabilities 5.0) and may not be useful to be</span>
<span class="doccomment">/// handled separately.</span>
<span class="kw">fn</span> <span class="ident">allow_nc_load</span>(<span class="ident">sm_major</span>: <span class="ident">i32</span>, <span class="ident">sm_minor</span>: <span class="ident">i32</span>) <span class="op">-&gt;</span> <span class="ident">bool</span> {
    <span class="kw">match</span> (<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>) {
        (<span class="number">2</span>, <span class="kw">_</span>) <span class="op">|</span> (<span class="number">3</span>, <span class="number">0</span>) <span class="op">|</span> (<span class="number">3</span>, <span class="number">2</span>) <span class="op">=&gt;</span> <span class="bool-val">false</span>,
        (<span class="number">3</span>, <span class="number">5</span>) <span class="op">|</span> (<span class="number">5</span>, <span class="kw">_</span>) <span class="op">|</span> (<span class="number">6</span>, <span class="kw">_</span>) <span class="op">|</span> (<span class="number">7</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> <span class="bool-val">true</span>,
        <span class="kw">_</span> <span class="op">=&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;Unkown compute capability: {}.{}&quot;</span>, <span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
    }
}

<span class="doccomment">/// Returns true if the GPU allows L1 caching of global memory accesses.</span>
<span class="doccomment">/// Practically, this enables the `.ca` flag on memory accesses.</span>
<span class="kw">fn</span> <span class="ident">allow_l1_for_global_mem</span>(<span class="ident">sm_major</span>: <span class="ident">i32</span>, <span class="ident">sm_minor</span>: <span class="ident">i32</span>) <span class="op">-&gt;</span> <span class="ident">bool</span> {
    <span class="kw">match</span> (<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>) {
        (<span class="number">2</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> <span class="bool-val">true</span>,
        (<span class="number">3</span>, <span class="number">0</span>) <span class="op">|</span> (<span class="number">3</span>, <span class="number">2</span>) <span class="op">|</span> (<span class="number">3</span>, <span class="number">5</span>) <span class="op">=&gt;</span> <span class="bool-val">false</span>,
        <span class="comment">// Some 3.5 devices allow L1 as well.  Ignore them.</span>
        (<span class="number">3</span>, <span class="number">7</span>) <span class="op">=&gt;</span> <span class="bool-val">true</span>,
        (<span class="number">5</span>, <span class="number">0</span>) <span class="op">=&gt;</span> <span class="bool-val">false</span>,
        (<span class="number">5</span>, <span class="number">2</span>) <span class="op">|</span> (<span class="number">5</span>, <span class="number">3</span>) <span class="op">=&gt;</span> <span class="bool-val">true</span>,
        (<span class="number">6</span>, <span class="kw">_</span>) <span class="op">|</span> (<span class="number">7</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> <span class="bool-val">true</span>,
        <span class="kw">_</span> <span class="op">=&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;Unkown compute capability: {}.{}&quot;</span>, <span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
    }
}

<span class="doccomment">/// Returns the maximum number of resident blocks on an SMX.</span>
<span class="doccomment">/// From line &quot;Maximum number of resident blocks per multiprocessor&quot; on Table 14.</span>
<span class="kw">fn</span> <span class="ident">block_per_smx</span>(<span class="ident">sm_major</span>: <span class="ident">i32</span>, <span class="ident">sm_minor</span>: <span class="ident">i32</span>) <span class="op">-&gt;</span> <span class="ident">u32</span> {
    <span class="kw">match</span> (<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>) {
        (<span class="number">2</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> <span class="number">8</span>,
        (<span class="number">3</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> <span class="number">16</span>,
        (<span class="number">5</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> <span class="number">32</span>,
        (<span class="number">6</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> <span class="number">32</span>,
        (<span class="number">7</span>, <span class="number">0</span>) <span class="op">=&gt;</span> <span class="number">32</span>,
        (<span class="number">7</span>, <span class="number">5</span>) <span class="op">=&gt;</span> <span class="number">16</span>,
        <span class="kw">_</span> <span class="op">=&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;Unkown compute capability: {}.{}&quot;</span>, <span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
    }
}

<span class="doccomment">/// Returns the size of the L1 cache.</span>
<span class="doccomment">/// From the &quot;Architecture&quot; subsection of each compute capability.</span>
<span class="kw">fn</span> <span class="ident">l1_cache_size</span>(<span class="ident">sm_major</span>: <span class="ident">i32</span>, <span class="ident">sm_minor</span>: <span class="ident">i32</span>) <span class="op">-&gt;</span> <span class="ident">u32</span> {
    <span class="kw">match</span> (<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>) {
        <span class="comment">// FIXME: For CC 3.x the same on-chip memory is used for L1 and shared memory, and we can</span>
        <span class="comment">// select 48KB+16KB, 32KB+32KB or 16KB+48KB.  Default is 48KB shared memory and 16KB L1</span>
        <span class="comment">// cache, which is reflected here.</span>
        (<span class="number">2</span>, <span class="kw">_</span>) <span class="op">|</span> (<span class="number">3</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> <span class="number">16</span> <span class="op">*</span> <span class="number">1024</span>,
        (<span class="number">5</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> <span class="number">24</span> <span class="op">*</span> <span class="number">1024</span>,
        <span class="comment">// Yes, 6.1 has a larger L1 cache than both 6.0 and 6.2.  Go figure.</span>
        (<span class="number">6</span>, <span class="number">0</span>) <span class="op">|</span> (<span class="number">6</span>, <span class="number">2</span>) <span class="op">=&gt;</span> <span class="number">24</span> <span class="op">*</span> <span class="number">1024</span>,
        (<span class="number">6</span>, <span class="number">1</span>) <span class="op">=&gt;</span> <span class="number">48</span> <span class="op">*</span> <span class="number">1024</span>,
        <span class="comment">// FIXME: As for CC 3.x, CC 7.x uses the same on-chip memory for L1 cache and shared memory,</span>
        <span class="comment">// but can&#39;t be configured exactly -- the driver makes that choice for us.  We&#39;ll figure</span>
        <span class="comment">// out the proper behavior when we have the corresponding hardware.</span>
        <span class="kw">_</span> <span class="op">=&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;Unkown compute capability: {}.{}&quot;</span>, <span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
    }
}

<span class="doccomment">/// Returns the stride (in bytes) between shared memory banks.</span>
<span class="doccomment">/// From the &quot;Shared memory&quot; subsection of each compute capability, where it is expressed in bits</span>
<span class="doccomment">/// (e.g. &quot;Successive 32-bit words map to successive banks&quot;).</span>
<span class="kw">fn</span> <span class="ident">shared_bank_stride</span>(<span class="ident">sm_major</span>: <span class="ident">i32</span>, <span class="ident">sm_minor</span>: <span class="ident">i32</span>) <span class="op">-&gt;</span> <span class="ident">u32</span> {
    <span class="kw">match</span> <span class="ident">sm_major</span> {
        <span class="number">2</span> <span class="op">|</span> <span class="number">5</span> <span class="op">|</span> <span class="number">6</span> <span class="op">|</span> <span class="number">7</span> <span class="op">=&gt;</span> <span class="number">4</span>,
        <span class="comment">// Kepler used 64-bit addressing mode</span>
        <span class="number">3</span> <span class="op">=&gt;</span> <span class="number">8</span>,
        <span class="kw">_</span> <span class="op">=&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;Unkown compute capability: {}.{}&quot;</span>, <span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
    }
}

<span class="doccomment">/// Returns the maximum number of resident thread per SMX.</span>
<span class="doccomment">/// From line &quot;Maximum number of resident threads per multiprocessor&quot; on Table 14.</span>
<span class="kw">fn</span> <span class="ident">thread_per_smx</span>(<span class="ident">sm_major</span>: <span class="ident">i32</span>, <span class="ident">sm_minor</span>: <span class="ident">i32</span>) <span class="op">-&gt;</span> <span class="ident">u32</span> {
    <span class="kw">match</span> (<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>) {
        (<span class="number">2</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> <span class="number">1536</span>,
        (<span class="number">3</span>, <span class="kw">_</span>) <span class="op">|</span> (<span class="number">5</span>, <span class="kw">_</span>) <span class="op">|</span> (<span class="number">6</span>, <span class="kw">_</span>) <span class="op">|</span> (<span class="number">7</span>, <span class="number">0</span>) <span class="op">=&gt;</span> <span class="number">2048</span>,
        (<span class="number">7</span>, <span class="number">5</span>) <span class="op">=&gt;</span> <span class="number">1024</span>,
        <span class="kw">_</span> <span class="op">=&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;Unkown compute capability: {}.{}&quot;</span>, <span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
    }
}

<span class="doccomment">/// Returns the amount of processing power available in a single SMX, in unit per cycle.</span>
<span class="kw">fn</span> <span class="ident">smx_rates</span>(<span class="ident">gpu</span>: <span class="kw-2">&amp;</span><span class="ident">Gpu</span>, <span class="ident">executor</span>: <span class="kw-2">&amp;</span><span class="ident">Executor</span>) <span class="op">-&gt;</span> <span class="ident">InstDesc</span> {
    <span class="kw">let</span> (<span class="ident">wrap_scheds</span>, <span class="ident">issues_per_wrap</span>) <span class="op">=</span> <span class="ident">wrap_scheds_per_smx</span>(<span class="ident">gpu</span>.<span class="ident">sm_major</span>, <span class="ident">gpu</span>.<span class="ident">sm_minor</span>);
    <span class="kw">let</span> <span class="ident">issue</span> <span class="op">=</span> <span class="ident">wrap_scheds</span> <span class="op">*</span> <span class="ident">issues_per_wrap</span> <span class="op">*</span> <span class="ident">gpu</span>.<span class="ident">wrap_size</span>;
    <span class="comment">// alu comes from line &quot;32-bit floating-point add, multiply, multiply-add&quot; on Table 2</span>
    <span class="comment">// &quot;Throughput of Native Arithmetic Instruction&quot;</span>
    <span class="comment">//</span>
    <span class="comment">// mem comes from the various whitepapers, looking at the SM diagrams</span>
    <span class="comment">//</span>
    <span class="comment">// sync comes from section 5.4.3 &quot;Synchronize instructions&quot;</span>
    <span class="kw">let</span> (<span class="ident">alu</span>, <span class="ident">mem</span>, <span class="ident">sync</span>) <span class="op">=</span> <span class="kw">match</span> (<span class="ident">gpu</span>.<span class="ident">sm_major</span>, <span class="ident">gpu</span>.<span class="ident">sm_minor</span>) {
        (<span class="number">2</span>, <span class="number">0</span>) <span class="op">=&gt;</span> (<span class="number">32</span>, <span class="number">16</span>, <span class="number">32</span>), <span class="comment">// Sync unknown for 2.x</span>
        (<span class="number">2</span>, <span class="number">1</span>) <span class="op">=&gt;</span> (<span class="number">48</span>, <span class="number">32</span>, <span class="number">32</span>), <span class="comment">// Sync unknown for 2.x</span>
        <span class="comment">// Kepler</span>
        (<span class="number">3</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> (<span class="number">192</span>, <span class="number">32</span>, <span class="number">128</span>),
        <span class="comment">// Maxwell</span>
        (<span class="number">5</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> (<span class="number">128</span>, <span class="number">32</span>, <span class="number">64</span>),
        <span class="comment">// Pascal</span>
        (<span class="number">6</span>, <span class="number">0</span>) <span class="op">=&gt;</span> (<span class="number">64</span>, <span class="number">16</span>, <span class="number">32</span>),
        (<span class="number">6</span>, <span class="number">1</span>) <span class="op">=&gt;</span> (<span class="number">128</span>, <span class="number">16</span>, <span class="number">64</span>),
        (<span class="number">6</span>, <span class="number">2</span>) <span class="op">=&gt;</span> (<span class="number">128</span>, <span class="number">16</span>, <span class="number">64</span>),
        <span class="comment">// Volta</span>
        (<span class="number">7</span>, <span class="number">0</span>) <span class="op">=&gt;</span> (<span class="number">64</span>, <span class="number">32</span>, <span class="number">16</span>),
        <span class="comment">// Turing</span>
        (<span class="number">7</span>, <span class="number">5</span>) <span class="op">=&gt;</span> (<span class="number">64</span>, <span class="number">16</span>, <span class="number">16</span>),
        (<span class="ident">major</span>, <span class="ident">minor</span>) <span class="op">=&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;Unkown compute capability: {}.{}&quot;</span>, <span class="ident">major</span>, <span class="ident">minor</span>),
    };
    <span class="kw">let</span> <span class="ident">l1_lines_bw</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">smx_bandwidth_l1_lines</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="kw">let</span> <span class="ident">l2_lines_read_bw</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">smx_read_bandwidth_l2_lines</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="kw">let</span> <span class="ident">l2_lines_store_bw</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">smx_write_bandwidth_l2_lines</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">InstDesc</span> {
        <span class="ident">latency</span>: <span class="ident">gpu</span>.<span class="ident">smx_clock</span>,
        <span class="ident">issue</span>: <span class="ident">f64</span>::<span class="ident">from</span>(<span class="ident">issue</span>) <span class="op">*</span> <span class="ident">gpu</span>.<span class="ident">smx_clock</span>,
        <span class="ident">alu</span>: <span class="ident">f64</span>::<span class="ident">from</span>(<span class="ident">alu</span>) <span class="op">*</span> <span class="ident">gpu</span>.<span class="ident">smx_clock</span>,
        <span class="ident">mem</span>: <span class="ident">f64</span>::<span class="ident">from</span>(<span class="ident">mem</span>) <span class="op">*</span> <span class="ident">gpu</span>.<span class="ident">smx_clock</span>,
        <span class="ident">sync</span>: <span class="ident">f64</span>::<span class="ident">from</span>(<span class="ident">sync</span>) <span class="op">*</span> <span class="ident">gpu</span>.<span class="ident">smx_clock</span>,
        <span class="ident">l1_lines_from_l2</span>: <span class="ident">l1_lines_bw</span> <span class="op">*</span> <span class="ident">gpu</span>.<span class="ident">smx_clock</span>,
        <span class="ident">l2_lines_read</span>: <span class="ident">l2_lines_read_bw</span> <span class="op">*</span> <span class="ident">gpu</span>.<span class="ident">smx_clock</span>,
        <span class="ident">l2_lines_stored</span>: <span class="ident">l2_lines_store_bw</span> <span class="op">*</span> <span class="ident">gpu</span>.<span class="ident">smx_clock</span>,
        <span class="ident">ram_bw</span>: <span class="ident">ram_bandwidth</span>(<span class="ident">executor</span>),
    }
}

<span class="doccomment">/// Computes the processing power of a single thread.</span>
<span class="kw">fn</span> <span class="ident">thread_rates</span>(<span class="ident">gpu</span>: <span class="kw-2">&amp;</span><span class="ident">Gpu</span>, <span class="ident">smx_rates</span>: <span class="kw-2">&amp;</span><span class="ident">InstDesc</span>) <span class="op">-&gt;</span> <span class="ident">InstDesc</span> {
    <span class="kw">let</span> (<span class="kw">_</span>, <span class="ident">issues_per_wrap</span>) <span class="op">=</span> <span class="ident">wrap_scheds_per_smx</span>(<span class="ident">gpu</span>.<span class="ident">sm_major</span>, <span class="ident">gpu</span>.<span class="ident">sm_minor</span>);
    <span class="kw">let</span> <span class="ident">wrap_size</span> <span class="op">=</span> <span class="ident">f64</span>::<span class="ident">from</span>(<span class="ident">gpu</span>.<span class="ident">wrap_size</span>);
    <span class="ident">InstDesc</span> {
        <span class="ident">latency</span>: <span class="ident">smx_rates</span>.<span class="ident">latency</span>,
        <span class="ident">issue</span>: <span class="ident">f64</span>::<span class="ident">from</span>(<span class="ident">issues_per_wrap</span>) <span class="op">*</span> <span class="ident">gpu</span>.<span class="ident">smx_clock</span>,
        <span class="ident">alu</span>: <span class="ident">smx_rates</span>.<span class="ident">alu</span> <span class="op">/</span> <span class="ident">wrap_size</span>,
        <span class="ident">mem</span>: <span class="ident">smx_rates</span>.<span class="ident">mem</span> <span class="op">/</span> <span class="ident">wrap_size</span>,
        <span class="ident">sync</span>: <span class="ident">smx_rates</span>.<span class="ident">sync</span> <span class="op">/</span> <span class="ident">wrap_size</span>,
        <span class="ident">l1_lines_from_l2</span>: <span class="ident">smx_rates</span>.<span class="ident">l1_lines_from_l2</span>, <span class="comment">// FIXME: actually smaller</span>
        <span class="ident">l2_lines_read</span>: <span class="ident">smx_rates</span>.<span class="ident">l2_lines_read</span>,
        <span class="ident">l2_lines_stored</span>: <span class="ident">smx_rates</span>.<span class="ident">l2_lines_stored</span>,
        <span class="ident">ram_bw</span>: <span class="ident">smx_rates</span>.<span class="ident">ram_bw</span>,
    }
}

<span class="doccomment">/// Computes the total processing power from the processing power of a single SMX.</span>
<span class="kw">fn</span> <span class="ident">gpu_rates</span>(<span class="ident">gpu</span>: <span class="kw-2">&amp;</span><span class="ident">Gpu</span>, <span class="ident">smx_rates</span>: <span class="kw-2">&amp;</span><span class="ident">InstDesc</span>) <span class="op">-&gt;</span> <span class="ident">InstDesc</span> {
    <span class="kw">let</span> <span class="ident">num_smx</span> <span class="op">=</span> <span class="ident">f64</span>::<span class="ident">from</span>(<span class="ident">gpu</span>.<span class="ident">num_smx</span>);
    <span class="ident">InstDesc</span> {
        <span class="ident">latency</span>: <span class="ident">smx_rates</span>.<span class="ident">latency</span>,
        <span class="ident">issue</span>: <span class="ident">smx_rates</span>.<span class="ident">issue</span> <span class="op">*</span> <span class="ident">num_smx</span>,
        <span class="ident">alu</span>: <span class="ident">smx_rates</span>.<span class="ident">alu</span> <span class="op">*</span> <span class="ident">num_smx</span>,
        <span class="ident">mem</span>: <span class="ident">smx_rates</span>.<span class="ident">mem</span> <span class="op">*</span> <span class="ident">num_smx</span>,
        <span class="ident">sync</span>: <span class="ident">smx_rates</span>.<span class="ident">sync</span> <span class="op">*</span> <span class="ident">num_smx</span>,
        <span class="ident">l1_lines_from_l2</span>: <span class="ident">smx_rates</span>.<span class="ident">l1_lines_from_l2</span> <span class="op">*</span> <span class="ident">num_smx</span>,
        <span class="ident">l2_lines_read</span>: <span class="ident">smx_rates</span>.<span class="ident">l2_lines_read</span> <span class="op">*</span> <span class="ident">num_smx</span>,
        <span class="ident">l2_lines_stored</span>: <span class="ident">smx_rates</span>.<span class="ident">l2_lines_stored</span> <span class="op">*</span> <span class="ident">num_smx</span>,
        <span class="ident">ram_bw</span>: <span class="ident">smx_rates</span>.<span class="ident">ram_bw</span>,
    }
}

<span class="doccomment">/// Returns the number of wrap scheduler in a single SMX and the number of independent</span>
<span class="doccomment">/// instruction issued per wrap scheduler.</span>
<span class="doccomment">/// This comes from the &quot;Architecture&quot; subsection for each compute capability on the CPG.</span>
<span class="kw">fn</span> <span class="ident">wrap_scheds_per_smx</span>(<span class="ident">sm_major</span>: <span class="ident">u8</span>, <span class="ident">sm_minor</span>: <span class="ident">u8</span>) <span class="op">-&gt;</span> (<span class="ident">u32</span>, <span class="ident">u32</span>) {
    <span class="kw">match</span> (<span class="ident">sm_major</span>, <span class="ident">sm_minor</span>) {
        <span class="comment">// Fermi</span>
        (<span class="number">2</span>, <span class="number">0</span>) <span class="op">=&gt;</span> (<span class="number">2</span>, <span class="number">1</span>),
        (<span class="number">2</span>, <span class="number">1</span>) <span class="op">=&gt;</span> (<span class="number">2</span>, <span class="number">2</span>),
        <span class="comment">// Kepler</span>
        (<span class="number">3</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> (<span class="number">4</span>, <span class="number">2</span>),
        <span class="comment">// Maxwell</span>
        (<span class="number">5</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> (<span class="number">4</span>, <span class="number">1</span>),
        <span class="comment">// Pascal</span>
        (<span class="number">6</span>, <span class="number">0</span>) <span class="op">=&gt;</span> (<span class="number">2</span>, <span class="number">1</span>),
        (<span class="number">6</span>, <span class="number">1</span>) <span class="op">=&gt;</span> (<span class="number">4</span>, <span class="number">1</span>),
        (<span class="number">6</span>, <span class="number">2</span>) <span class="op">=&gt;</span> (<span class="number">4</span>, <span class="number">1</span>),
        <span class="comment">// Volta, Turing</span>
        (<span class="number">7</span>, <span class="kw">_</span>) <span class="op">=&gt;</span> (<span class="number">4</span>, <span class="number">1</span>),
        <span class="kw">_</span> <span class="op">=&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;Unkown compute capability: {}.{}&quot;</span>, <span class="ident">sm_major</span>, <span class="ident">sm_minor</span>),
    }
}

<span class="doccomment">/// Returms the RAM bandwidth in bytes per SMX clock cycle.</span>
<span class="kw">fn</span> <span class="ident">ram_bandwidth</span>(<span class="ident">executor</span>: <span class="kw-2">&amp;</span><span class="ident">Executor</span>) <span class="op">-&gt;</span> <span class="ident">f64</span> {
    <span class="comment">// TODO(model): take ECC into account.</span>
    <span class="kw">let</span> <span class="ident">mem_clock</span> <span class="op">=</span> <span class="ident">f64</span>::<span class="ident">from</span>(<span class="ident">executor</span>.<span class="ident">device_attribute</span>(<span class="ident">MemoryClockRate</span>)) <span class="op">/</span> <span class="number">1.0E+6</span>;
    <span class="kw">let</span> <span class="ident">mem_bus_width</span> <span class="op">=</span> <span class="ident">executor</span>.<span class="ident">device_attribute</span>(<span class="ident">GlobalMemoryBusWidth</span>) <span class="op">/</span> <span class="number">8</span>;
    <span class="comment">// Multiply by 2 because is a DDR, so it uses bith the up and down signals of the</span>
    <span class="comment">// clock.</span>
    <span class="number">2.0</span> <span class="op">*</span> <span class="ident">mem_clock</span> <span class="op">*</span> <span class="ident">f64</span>::<span class="ident">from</span>(<span class="ident">mem_bus_width</span>)
}

<span class="doccomment">/// Updates the gpu description with performance numbers.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">performance_desc</span>(<span class="ident">executor</span>: <span class="kw-2">&amp;</span><span class="ident">Executor</span>, <span class="ident">gpu</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">Gpu</span>) {
    <span class="comment">// TODO(model): l1 and l2 lines rates may not be correct on non-kepler architectures</span>
    <span class="comment">// Compute the processing.</span>
    <span class="ident">gpu</span>.<span class="ident">smx_rates</span> <span class="op">=</span> <span class="ident">smx_rates</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">thread_rates</span> <span class="op">=</span> <span class="ident">thread_rates</span>(<span class="ident">gpu</span>, <span class="kw-2">&amp;</span><span class="ident">gpu</span>.<span class="ident">smx_rates</span>);
    <span class="ident">gpu</span>.<span class="ident">gpu_rates</span> <span class="op">=</span> <span class="ident">gpu_rates</span>(<span class="ident">gpu</span>, <span class="kw-2">&amp;</span><span class="ident">gpu</span>.<span class="ident">smx_rates</span>);
    <span class="comment">// Compute instruction overhead.</span>
    <span class="ident">gpu</span>.<span class="ident">add_f32_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">add_f32</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">add_f64_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">add_f64</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">add_i32_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">add_i32</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">add_i64_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">add_i64</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">mul_f32_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">mul_f32</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">mul_f64_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">mul_f64</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">mul_i32_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">mul_i32</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">mul_i64_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">mul_i64</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">mad_f32_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">mad_f32</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">mad_f64_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">mad_f64</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">mad_i32_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">mad_i32</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">mad_i64_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">mad_i64</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">mad_wide_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">mad_wide</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">div_f32_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">div_f32</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">div_f64_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">div_f64</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">div_i32_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">div_i32</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">div_i64_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">div_i64</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">max_f32_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">max_f32</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">max_f64_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">max_f64</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">max_i32_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">max_i32</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">max_i64_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">max_i64</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">exp_f32_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">exp_f32</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">mul_wide_inst</span> <span class="op">=</span> <span class="ident">gpu</span>.<span class="ident">mul_i32_inst</span>; <span class="comment">// TODO(model): benchmark mul wide.</span>
                                          <span class="comment">// Compute memory accesses overhead.</span>
    <span class="ident">gpu</span>.<span class="ident">load_l2_latency</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">load_l2</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">load_ram_latency</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">load_ram</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">load_shared_latency</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">load_shared</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="comment">// Compute loops overhead.</span>
    <span class="ident">gpu</span>.<span class="ident">syncthread_inst</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">syncthread</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="kw">let</span> <span class="ident">addf32_lat</span> <span class="op">=</span> <span class="ident">gpu</span>.<span class="ident">add_f32_inst</span>.<span class="ident">latency</span>;
    <span class="kw">let</span> <span class="ident">syncthread_end_latency</span> <span class="op">=</span>
        <span class="ident">instruction</span>::<span class="ident">syncthread_end_latency</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>, <span class="ident">addf32_lat</span>);
    <span class="kw">if</span> <span class="ident">syncthread_end_latency</span> <span class="op">&gt;</span> <span class="ident">std</span>::<span class="ident">f64</span>::<span class="ident">EPSILON</span> {
        <span class="macro">warn</span><span class="macro">!</span>(
            <span class="string">&quot;syncthread end latency not taken into account: {}&quot;</span>,
            <span class="ident">syncthread_end_latency</span>
        );
    }
    <span class="ident">gpu</span>.<span class="ident">loop_end_latency</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">loop_iter_end_latency</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>, <span class="ident">addf32_lat</span>);
    <span class="ident">gpu</span>.<span class="ident">loop_iter_overhead</span> <span class="op">=</span> <span class="ident">instruction</span>::<span class="ident">loop_iter_overhead</span>(<span class="ident">gpu</span>, <span class="ident">executor</span>);
    <span class="ident">gpu</span>.<span class="ident">loop_init_overhead</span> <span class="op">=</span> <span class="ident">InstDesc</span> {
        <span class="ident">issue</span>: <span class="number">1f64</span>,
        <span class="ident">alu</span>: <span class="number">1f64</span>,
        ..<span class="ident">EMPTY_INST_DESC</span>
    };
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>↑</kbd></dt><dd>Move up in search results</dd><dt><kbd>↓</kbd></dt><dd>Move down in search results</dd><dt><kbd>↹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g., <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g., <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g., <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../../../";window.currentCrate = "telamon_cuda";</script><script src="../../../aliases.js"></script><script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script><script defer src="../../../search-index.js"></script></body></html>