<?xml version="1.0" encoding="UTF-8"?>
<module id="TSIF" HW_revision="" XML_version="1" description="TSIF Register">
     <register id="PID" acronym="PID" offset="0x0000" width="32" description="SPIO PID Register">
<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="1" description="Used to distinguish between old scheme and current. Spare bit to encode future schemes. Fixed to be &quot;01" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_2" width="2" begin="29" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="FUNC" width="12" begin="27" end="16" resetval="3082" description="Function indicates an S/W compatible module family. If there is not level of S/W compatibility, a new Func number (and hence PID) should be assigned" range="" rwaccess="R"></bitfield>
<bitfield id="RTL" width="5" begin="15" end="11" resetval="0" description="Indicates RTL version" range="" rwaccess="R"></bitfield>
<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0" description="Local revision number which should be owned by module designer. This number should be updated for each major design change (such as bug fix, and memory size change etcÂ…). In present design, fixed to be 0" range="" rwaccess="R"></bitfield>
<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0" description="Indicates a special version for a particular device. Consequence of use may avoid use of standard chip support library (CSL). In this module, fixed to be 0." range="" rwaccess="R"></bitfield>
<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0" description="Local revision number which should be owned by module designer. This number should be updated for each small design change. In present design, fixed to be 0." range="" rwaccess="R"></bitfield>
</register>
     <register id="CTRL0" acronym="CTRL0" offset="0x0004" width="32" description="SPIO Control Register 0">
<bitfield id="TX_CLK_INV" width="1" begin="31" end="31" resetval="0" description="This bit controls output timing of transmit clock                                                     0 : Data will output at falling edge of transmit clock(default)                          1 : Data will output at rising edge of transmit clock                                                              Note that this bit should not be changed during transmit function is enabled" range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Data will output at falling edge of transmit clock(default)" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Data will output at rising edge of transmit clock" />
</bitfield>
<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TX_ATS_EN" width="1" begin="27" end="27" resetval="0" description="This bit is effective when bit[21] = 0 (non-TS mode), and enables time stamp controls with ATS in non-TS packet                                                              0 : Inactivate     1: Activate                      " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Interrupt inactivated " />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Interrupt activated" />
</bitfield>
<bitfield id="TX_PKT_SIZE" width="3" begin="26" end="24" resetval="0" description="This bit is effective when bit[21] = 0 (non-TS mode), and defines unit data size in non-TS mode.                                                                             000 : 200 bytes per packet                                                                    001 : 208 bytes per packet                                                                     010 : 216 bytes per packet                                                                          011 : 224 bytes per packet                                                                            100 : 232 bytes per packet                                                                        101 : 240 bytes per packet                                                                        110 : 248 bytes per packet                                                                        111 : 256 bytes per packet" range="" rwaccess="R/W">
<bitenum id="BYTE_200" value="0" token="BYTE_200" description="200 bytes per packet " />
<bitenum id="BYTE_208" value="1" token="BYTE_208" description="208 bytes per packet" />
<bitenum id="BYTE_216" value="2" token="BYTE_216" description="216 bytes per packet" />
<bitenum id="BYTE_224" value="3" token="BYTE_224" description="224 bytes per packe" />
<bitenum id="BYTE_232" value="4" token="BYTE_232" description="232 bytes per packe" />
<bitenum id="BYTE_240" value="5" token="BYTE_240" description="240 bytes per packe" />
<bitenum id="BYTE_248" value="6" token="BYTE_248" description="248 bytes per packe" />
<bitenum id="BYTE_256" value="7" token="BYTE_256" description="256 bytes per packe" />
</bitfield>
<bitfield id="TX_ATS_MODE" width="2" begin="23" end="22" resetval="0" description="Tx ATS check                                                                                             00 : outgoing packet has 188 byte                                                              01 : outgoing packet has 192 byte                                                               10 : Reserved                                                                                         11 : Reserved " range="" rwaccess="R/W">
<bitenum id="OUT_188" value="0" token="OUT_188" description="Outgoing packet has 188 byte" />
<bitenum id="OUT_192" value="1" token="OUT_192" description="Outgoing packet has 192 byte " />
<bitenum id="RES_1" value="2" token="RES_1" description=" Reserved" />
<bitenum id="RES_2" value="3" token="RES_2" description=" Reserved" />
</bitfield>
<bitfield id="TX_STREAM_MODE" width="1" begin="21" end="21" resetval="0" description="TS mode selection                                                                                        0:Non TS mode                                                                                                                   1:TS mode " range="" rwaccess="R/W">
<bitenum id="TS_INACTIVE" value="0" token="TS_INACTIVE" description="Non TS mode" />
<bitenum id="TS_ACTIVE" value="1" token="TS_ACTIVE" description="TS mode" />
</bitfield>
<bitfield id="TX_PKTSTRT_WIDTH" width="1" begin="20" end="20" resetval="0" description="This bit controls pulse width of Packet start(spio_data_strt_o) in serial mode 0 : 1 cycle width of str_tx_clk_o (default)                                                    1 : 8 cycle width of str_tx_clk_o" range="" rwaccess="R/W">
<bitenum id="CLKWIDTH_1" value="0" token="CLKWIDTH_1" description="1 cycle width of str_tx_clk_o" />
<bitenum id="CLKWIDTH_8" value="1" token="CLKWIDTH_8" description="8 cycle width of str_tx_clk_o" />
</bitfield>
<bitfield id="TX_IF_MODE" width="2" begin="19" end="18" resetval="0" description="TX Interface selection                                                                                 0: Serial interface with synchronous interface                                                 1: Serial interface with asynchronous interface                                             2: Parallel interface with synchronous interface                                                        3: Parallel interface with asynchronous interface" range="" rwaccess="R/W">
<bitenum id="SER_SYN" value="0" token="SER_SYN" description="Serial synchronous interface " />
<bitenum id="SER_ASYN" value="1" token="SER_ASYN" description="Serial asynchronous interface " />
<bitenum id="PAR_SYN" value="2" token="PAR_SYN" description="Parallel synchronous interface " />
<bitenum id="PAR_ASYN" value="3" token="PAR_ASYN" description="Parallel asynchronous interface " />
</bitfield>
<bitfield id="TX_DMA_CTL" width="1" begin="17" end="17" resetval="0" description="Control register for DMA                                                                              0:Internal DMA read access disable                                                          1:Internal DMA read access enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="DMA read access disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="DMA read access enable" />
</bitfield>
<bitfield id="TX_CTL" width="1" begin="16" end="16" resetval="0" description="SPIO Transmitter activation                                                                       0:SPIO transmitter to be inactivated                                                            1:SPIO transmitter to be activated" range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="SPIO transmitter to be inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="SPIO transmitter to be activated" />
</bitfield>
<bitfield id="_RESV_11" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RCV_ATS_EN" width="1" begin="11" end="11" resetval="0" description="This bit is effective when bit[21] = 0 (non-TS mode), and enables time stamp controls with ATS in non-TS packet                                                              0 : Inactivate     1: Activate                      " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Interrupt inactivated " />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Interrupt activated" />
</bitfield>
<bitfield id="RCV_PKT_SIZE" width="3" begin="10" end="8" resetval="0" description="This bit is effective when bit[21] = 0 (non-TS mode), and defines unit data size in non-TS mode.                                                                             000 : 200 bytes per packet                                                                    001 : 208 bytes per packet                                                                     010 : 216 bytes per packet                                                                          011 : 224 bytes per packet                                                                            100 : 232 bytes per packet                                                                        101 : 240 bytes per packet                                                                        110 : 248 bytes per packet                                                                        111 : 256 bytes per packet" range="" rwaccess="R/W">
<bitenum id="BYTE_200" value="0" token="BYTE_200" description="200 bytes per packet " />
<bitenum id="BYTE_208" value="1" token="BYTE_208" description="208 bytes per packet" />
<bitenum id="BYTE_216" value="2" token="BYTE_216" description="216 bytes per packet" />
<bitenum id="BYTE_224" value="3" token="BYTE_224" description="224 bytes per packe" />
<bitenum id="BYTE_232" value="4" token="BYTE_232" description="232 bytes per packe" />
<bitenum id="BYTE_240" value="5" token="BYTE_240" description="240 bytes per packe" />
<bitenum id="BYTE_248" value="6" token="BYTE_248" description="248 bytes per packe" />
<bitenum id="BYTE_256" value="7" token="BYTE_256" description="256 bytes per packe" />
</bitfield>
<bitfield id="RCV_ATS_MODE" width="2" begin="7" end="6" resetval="0" description="Tx ATS check                                                                                             00 : Nothing to do with incoming data (192 byte)                                                             01 : add res to incoming data (188 byte)                                                               10 : change ATS of Incomming data                                                            11 : Add ATS to incoming data " range="" rwaccess="R/W">
<bitenum id="IN_192" value="0" token="IN_192" description="incoming packet has 192 byte" />
<bitenum id="IN_188" value="1" token="IN_188" description="incoming packet has 188 byte " />
<bitenum id="CHANGE_192" value="2" token="CHANGE_192" description="Change ATS of Incomming data " />
<bitenum id="ADD_188" value="3" token="ADD_188" description="Add ATS to incoming data" />
</bitfield>
<bitfield id="RCV_STREAM_MODE" width="1" begin="5" end="5" resetval="0" description="TS mode selection                                                                                        0:Non TS mode                                                                                                                   1:TS mode " range="" rwaccess="R/W">
<bitenum id="TS_INACTIVE" value="0" token="TS_INACTIVE" description="Non TS mode" />
<bitenum id="TS_ACTIVE" value="1" token="TS_ACTIVE" description="TS mode" />
</bitfield>
<bitfield id="RCV_INPUT_PORT" width="1" begin="4" end="4" resetval="0" description="Stream data source                                                                                  0:Stream source data comes from stream I/F                                               1:Stream source data comes from DMA I/F" range="" rwaccess="R/W">
<bitenum id="STR_IF" value="0" token="STR_IF" description="From stream I/F" />
<bitenum id="DMA_IF" value="1" token="DMA_IF" description="From DMA I/F" />
</bitfield>
<bitfield id="RCV_IF_MODE" width="2" begin="3" end="2" resetval="0" description="RCV Interface selection                                                                                 0: Serial interface with synchronous interface                                                 1: Serial interface with asynchronous interface                                             2: Parallel interface with synchronous interface                                                        3: Parallel interface with asynchronous interface" range="" rwaccess="R/W">
<bitenum id="SER_SYN" value="0" token="SER_SYN" description="Serial synchronous interface " />
<bitenum id="SER_ASYN" value="1" token="SER_ASYN" description="Serial asynchronous interface " />
<bitenum id="PAR_SYN" value="2" token="PAR_SYN" description="Parallel synchronous interface " />
<bitenum id="PAR_ASYN" value="3" token="PAR_ASYN" description="Parallel asynchronous interface " />
</bitfield>
<bitfield id="RCV_DMA_CTL" width="1" begin="1" end="1" resetval="0" description="Control register for DMA                                                                              0:Internal DMA read access disable                                                          1:Internal DMA read access enable" range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="DMA read access disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="DMA read access enable" />
</bitfield>
<bitfield id="RCV_CTL" width="1" begin="0" end="0" resetval="0" description="SPIO Transmitter activation                                                                       0:SPIO transmitter to be inactivated                                                            1:SPIO transmitter to be activated" range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="SPIO transmitter to be inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="SPIO transmitter to be activated" />
</bitfield>
</register>
     <register id="CTRL1" acronym="CTRL1" offset="0x0008" width="32" description="SPIO Control Register 1">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ARM_INT_EN" width="1" begin="15" end="15" resetval="0" description="Interrupt activation control register                                                                  0 : Inactivate     1: Activate                      " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Interrupt inactivated " />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Interrupt activated" />
</bitfield>
<bitfield id="ENDIAN_CTL" width="1" begin="14" end="14" resetval="0" description="This bit selects storage data format into SDRAM                                                                 0 : 32bit Little endian     1: 64 bit width Little endian                     " range="" rwaccess="R/W">
<bitenum id="BIT_32" value="0" token="BIT_32" description="32bit Little endian" />
<bitenum id="BIT_64" value="1" token="BIT_64" description="64 bit width Little endian" />
</bitfield>
<bitfield id="_RESV_4" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CRC_FLT_EN" width="1" begin="12" end="12" resetval="0" description="This bit enables crc check for PAT/PMT parsing when PID_filter_en is enabled. The error packet will be ignored.                                                   0 : crc flt disable     1 : crc flt enable" range="" rwaccess="R/W">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="crc flt disable" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="crc flt enable" />
</bitfield>
<bitfield id="_RESV_6" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TPEI_FLT_EN" width="1" begin="9" end="9" resetval="0" description="This bit enables filtering transport error indicator = 1 in TS header when PID_filter_en is enabled. The error packet will be ignored.                                                   0 : tpei flt disable     1 : tpei flt enable" range="" rwaccess="R/W">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="tpei flt disable" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="tpei flt enable" />
</bitfield>
<bitfield id="SBYTE_FLT_EN" width="1" begin="8" end="8" resetval="0" description="This bit enables filtering sync byte error in TS header when PID_filter_en is enabled. The error packet will be ignored.                                                   0 : sbyte flt disable     1 : sbyte flt enable" range="" rwaccess="R/W">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="sbyte flt disable" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="sbyte flt enable" />
</bitfield>
<bitfield id="_RESV_9" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="GOP_DETECT_EN" width="1" begin="5" end="5" resetval="0" description="This bit enables detection of GOP start packet with following conditions                                                                  0 : Inactivate     1: Activate                      " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Interrupt inactivated " />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Interrupt activated" />
</bitfield>
<bitfield id="STREAM_BNDRY_CTL" width="1" begin="4" end="4" resetval="0" description="Stream Boundary detect                                                                            0:use DIT to detect      1: use user specific packet to detect" range="" rwaccess="R/W">
<bitenum id="DIT" value="0" token="DIT" description="use DIT to detect" />
<bitenum id="USER" value="1" token="USER" description="user packet to detect " />
</bitfield>
<bitfield id="PID_FILTER_EN" width="1" begin="3" end="3" resetval="0" description="PID filter selection                                                                                  0:PID filter inactivated   1: PID filter Activated" range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="PID filter Inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="PID filter activated" />
</bitfield>
<bitfield id="PID_FILTER_CTL" width="3" begin="2" end="0" resetval="0" description="PID filter performance mode                                                                                                    000 : Full manual mode                                                                             001 : Semi-automatic mode-A                                                                    010 : Semi-automatic mode-B                                                                    011 : Full-automatic mode                                                                             100 - 111 : Reserved                                                         " range="" rwaccess="R/W">
<bitenum id="FULL_MAN" value="0" token="FULL_MAN" description="Full manual mode" />
<bitenum id="SEMI_A" value="1" token="SEMI_A" description="Semi-automatic mode-A" />
<bitenum id="SEMI_B" value="2" token="SEMI_B" description="Semi-automatic mode-B" />
<bitenum id="FULL_AUT" value="3" token="FULL_AUT" description="Full-automatic mode" />
</bitfield>
</register>
     <register id="INTEN" acronym="INTEN" offset="0x000C" width="32" description="SPIO Interrupt enable  Register">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STC_07_INTEN" width="1" begin="23" end="23" resetval="0" description="Interrupt condition and detection enable register bit[23]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_06_INTEN" width="1" begin="22" end="22" resetval="0" description="Interrupt condition and detection enable register bit[22]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_05_INTEN" width="1" begin="21" end="21" resetval="0" description="Interrupt condition and detection enable register bit[21]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_04_INTEN" width="1" begin="20" end="20" resetval="0" description="Interrupt condition and detection enable register bit[20]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_03_INTEN" width="1" begin="19" end="19" resetval="0" description="Interrupt condition and detection enable register bit[19]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_02_INTEN" width="1" begin="18" end="18" resetval="0" description="Interrupt condition and detection enable register bit[18]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_01_INTEN" width="1" begin="17" end="17" resetval="0" description="Interrupt condition and detection enable register bit17]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_00_INTEN" width="1" begin="16" end="16" resetval="0" description="Interrupt condition and detection enable register bit[16]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW7_FULL_INTEN" width="1" begin="15" end="15" resetval="0" description="Interrupt condition and detection enable register bit[15]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW6_FULL_INTEN" width="1" begin="14" end="14" resetval="0" description="Interrupt condition and detection enable register bit[14]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW5_FULL_INTEN" width="1" begin="13" end="13" resetval="0" description="Interrupt condition and detection enable register bit[13]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW4_FULL_INTEN" width="1" begin="12" end="12" resetval="0" description="Interrupt condition and detection enable register bit[12]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW3_FULL_INTEN" width="1" begin="11" end="11" resetval="0" description="Interrupt condition and detection enable register bit[11]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW2_FULL_INTEN" width="1" begin="10" end="10" resetval="0" description="Interrupt condition and detection enable register bit[10]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW1_FULL_INTEN" width="1" begin="9" end="9" resetval="0" description="Interrupt condition and detection enable register bit[9]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW0_FULL_INTEN" width="1" begin="8" end="8" resetval="0" description="Interrupt condition and detection enable register bit[8]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="_RESV_18" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RCV_PKTERR_INTEN " width="1" begin="6" end="6" resetval="0" description="Interrupt condition and detection enable register bit[6]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="VBUS_ERR_INTEN " width="1" begin="5" end="5" resetval="0" description="Interrupt condition and detection enable register bit[5]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBR0_FULL_INTEN " width="1" begin="4" end="4" resetval="0" description="Interrupt condition and detection enable register bit[4]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="PMT_DETECT_INTEN " width="1" begin="3" end="3" resetval="0" description="Interrupt condition and detection enable register bit[3]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="PAT_DETECT_INTEN " width="1" begin="2" end="2" resetval="0" description="Interrupt condition and detection enable register bit[2]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="GOP_START_INTEN " width="1" begin="1" end="1" resetval="0" description="Interrupt condition and detection enable register bit[1]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="BOUNDARY_SPECIFIC_INTEN " width="1" begin="0" end="0" resetval="0" description="Interrupt condition and detection enable register bit[0]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
</register>
     <register id="INTEN_SET" acronym="INTEN_SET" offset="0x0010" width="32" description="SPIO Interrupt enable set   Register">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STC_07_INTEN_SET" width="1" begin="23" end="23" resetval="0" description="Interrupt condition and detection enable register bit[23]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_06_INTEN_SET" width="1" begin="22" end="22" resetval="0" description="Interrupt condition and detection enable register bit[22]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_05_INTEN_SET" width="1" begin="21" end="21" resetval="0" description="Interrupt condition and detection enable register bit[21]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_04_INTEN_SET" width="1" begin="20" end="20" resetval="0" description="Interrupt condition and detection enable register bit[20]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_03_INTEN_SET" width="1" begin="19" end="19" resetval="0" description="Interrupt condition and detection enable register bit[19]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_02_INTEN_SET" width="1" begin="18" end="18" resetval="0" description="Interrupt condition and detection enable register bit[18]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_01_INTEN_SET" width="1" begin="17" end="17" resetval="0" description="Interrupt condition and detection enable register bit17]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="STC_00_INTEN_SET" width="1" begin="16" end="16" resetval="0" description="Interrupt condition and detection enable register bit[16]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW7_FULL_INTEN_SET" width="1" begin="15" end="15" resetval="0" description="Interrupt condition and detection enable register bit[15]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW6_FULL_INTEN_SET" width="1" begin="14" end="14" resetval="0" description="Interrupt condition and detection enable register bit[14]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW5_FULL_INTEN_SET" width="1" begin="13" end="13" resetval="0" description="Interrupt condition and detection enable register bit[13]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW4_FULL_INTEN_SET" width="1" begin="12" end="12" resetval="0" description="Interrupt condition and detection enable register bit[12]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW3_FULL_INTEN_SET" width="1" begin="11" end="11" resetval="0" description="Interrupt condition and detection enable register bit[11]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW2_FULL_INTEN_SET" width="1" begin="10" end="10" resetval="0" description="Interrupt condition and detection enable register bit[10]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW1_FULL_INTEN_SET" width="1" begin="9" end="9" resetval="0" description="Interrupt condition and detection enable register bit[9]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBW0_FULL_INTEN_SET" width="1" begin="8" end="8" resetval="0" description="Interrupt condition and detection enable register bit[8]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="_RESV_18" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RCV_PKTERR_INTEN_SET " width="1" begin="6" end="6" resetval="0" description="Interrupt condition and detection enable register bit[6]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="VBUS_ERR_INTEN_SET " width="1" begin="5" end="5" resetval="0" description="Interrupt condition and detection enable register bit[5]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="RBR0_FULL_INTEN_SET " width="1" begin="4" end="4" resetval="0" description="Interrupt condition and detection enable register bit[4]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="PMT_DETECT_INTEN_SET " width="1" begin="3" end="3" resetval="0" description="Interrupt condition and detection enable register bit[3]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="PAT_DETECT_INTEN_SET " width="1" begin="2" end="2" resetval="0" description="Interrupt condition and detection enable register bit[2]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="GOP_START_INTEN_SET " width="1" begin="1" end="1" resetval="0" description="Interrupt condition and detection enable register bit[1]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
<bitfield id="BOUNDARY_SPECIFIC_INTEN_SET " width="1" begin="0" end="0" resetval="0" description="Interrupt condition and detection enable register bit[0]                                           0: disable      1: enable  " range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt Disable" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Interrupt Enable" />
</bitfield>
</register>
     <register id="INTEN_CLR" acronym="INTEN_CLR" offset="0x0014" width="32" description="SPIO Interrupt enable clear  Register">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STC_07_INTEN_CLR" width="1" begin="23" end="23" resetval="0" description="Interrupt condition and detection enable register bit[23]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_06_INTEN_CLR" width="1" begin="22" end="22" resetval="0" description="Interrupt condition and detection enable register bit[22]                                           0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_05_INTEN_CLR" width="1" begin="21" end="21" resetval="0" description="Interrupt condition and detection enable register bit[21]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_04_INTEN_CLR" width="1" begin="20" end="20" resetval="0" description="Interrupt condition and detection enable register bit[20]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_03_INTEN_CLR" width="1" begin="19" end="19" resetval="0" description="Interrupt condition and detection enable register bit[19]                                           0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_02_INTEN_CLR" width="1" begin="18" end="18" resetval="0" description="Interrupt condition and detection enable register bit[18]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_01_INTEN_CLR" width="1" begin="17" end="17" resetval="0" description="Interrupt condition and detection enable register bit[17]                                           0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_00_INTEN_CLR" width="1" begin="16" end="16" resetval="0" description="Interrupt condition and detection enable register bit[16]                                           0: No change      1: inactivated" range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW7_FULL_INTEN_CLR" width="1" begin="15" end="15" resetval="0" description="Interrupt condition and detection enable register bit[15]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW6_FULL_INTEN_CLR" width="1" begin="14" end="14" resetval="0" description="Interrupt condition and detection enable register bit[14]                                           0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW5_FULL_INTEN_CLR" width="1" begin="13" end="13" resetval="0" description="Interrupt condition and detection enable register bit[13]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW4_FULL_INTEN_CLR" width="1" begin="12" end="12" resetval="0" description="Interrupt condition and detection enable register bit[12]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW3_FULL_INTEN_CLR" width="1" begin="11" end="11" resetval="0" description="Interrupt condition and detection enable register bit[11]                                           0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW2_FULL_INTEN_CLR" width="1" begin="10" end="10" resetval="0" description="Interrupt condition and detection enable register bit[10]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW1_FULL_INTEN_CLR" width="1" begin="9" end="9" resetval="0" description="Interrupt condition and detection enable register bit[9]                                           0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW0_FULL_INTEN_CLR" width="1" begin="8" end="8" resetval="0" description="Interrupt condition and detection enable register bit[8]                                           0: No change      1: inactivated" range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="_RESV_18" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RCV_PKTERR_INTEN_CLR" width="1" begin="6" end="6" resetval="0" description="Interrupt condition and detection enable register bit[6]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="VBUS_ERR_INTEN_CLR" width="1" begin="5" end="5" resetval="0" description="Interrupt condition and detection enable register bit[5]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBR0_FULL_INTEN_CLR " width="1" begin="4" end="4" resetval="0" description="Interrupt condition and detection enable register bit[4]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="PMT_DETECT_INTEN_CLR" width="1" begin="3" end="3" resetval="0" description="Interrupt condition and detection enable register bit[3]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="PAT_DETECT_INTEN_CLR " width="1" begin="2" end="2" resetval="0" description="Interrupt condition and detection enable register bit[2]                                           0: No change      1: inactivated" range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="GOP_START_INTEN_CLR " width="1" begin="1" end="1" resetval="0" description="Interrupt condition and detection enable register bit[1]                                           0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="BOUNDARY_SPECIFIC_INTEN_CLR " width="1" begin="0" end="0" resetval="0" description="Interrupt condition and detection enable register bit[0]                                           0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
</register>
     <register id="STATUS" acronym="STATUS" offset="0x0018" width="32" description="SPIO Interrupt status  Register">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STC_07_STATUS" width="1" begin="23" end="23" resetval="0" description="Reflecting interrupt status that STC counter value has reached to configured value of STC interrupt entry counter register on entry number-7 (0x29)." range="" rwaccess="R"></bitfield>
<bitfield id="STC_06_STATUS" width="1" begin="22" end="22" resetval="0" description="Reflecting interrupt status that STC counter value has reached to configured value of STC interrupt entry counter register on entry number-6 (0x28)." range="" rwaccess="R"></bitfield>
<bitfield id="STC_05_STATUS" width="1" begin="21" end="21" resetval="0" description="Reflecting interrupt status that STC counter value has reached to configured value of STC interrupt entry counter register on entry number-5 (0x27)." range="" rwaccess="R"></bitfield>
<bitfield id="STC_04_STATUS" width="1" begin="20" end="20" resetval="0" description="Reflecting interrupt status that STC counter value has reached to configured value of STC interrupt entry counter register on entry number-4 (0x26)." range="" rwaccess="R"></bitfield>
<bitfield id="STC_03_STATUS" width="1" begin="19" end="19" resetval="0" description="Reflecting interrupt status that STC counter value has reached to configured value of STC interrupt entry counter register on entry number-3 (0x25)." range="" rwaccess="R"></bitfield>
<bitfield id="STC_02_STATUS" width="1" begin="18" end="18" resetval="0" description="Reflecting interrupt status that STC counter value has reached to configured value of STC interrupt entry counter register on entry number-2 (0x24)." range="" rwaccess="R"></bitfield>
<bitfield id="STC_01_STATUS" width="1" begin="17" end="17" resetval="0" description="Reflecting interrupt status that STC counter value has reached to configured value of STC interrupt entry counter register on entry number-1 (0x23)." range="" rwaccess="R"></bitfield>
<bitfield id="STC_00_STATUS" width="1" begin="16" end="16" resetval="0" description="Reflecting interrupt status that STC counter value has reached to configured value of STC interrupt entry counter register on entry number-0 (0x22)." range="" rwaccess="R"></bitfield>
<bitfield id="RBW7_FULL_STATUS" width="1" begin="15" end="15" resetval="0" description="Reflecting interrupt status that SDRAM writing address on ring buffer write channel 7 has reached pointer address configure by ARM via register." range="" rwaccess="R"></bitfield>
<bitfield id="RBW6_FULL_STATUS" width="1" begin="14" end="14" resetval="0" description="Reflecting interrupt status that SDRAM writing address on ring buffer write channel 6 has reached pointer address configure by ARM via register." range="" rwaccess="R"></bitfield>
<bitfield id="RBW5_FULL_STATUS" width="1" begin="13" end="13" resetval="0" description="Reflecting interrupt status that SDRAM writing address on ring buffer write channel 5 has reached pointer address configure by ARM via register." range="" rwaccess="R"></bitfield>
<bitfield id="RBW4_FULL_STATUS" width="1" begin="12" end="12" resetval="0" description="Reflecting interrupt status that SDRAM writing address on ring buffer write channel 4 has reached pointer address configure by ARM via register." range="" rwaccess="R"></bitfield>
<bitfield id="RBW3_FULL_STATUS" width="1" begin="11" end="11" resetval="0" description="Reflecting interrupt status that SDRAM writing address on ring buffer write channel 3 has reached pointer address configure by ARM via register." range="" rwaccess="R"></bitfield>
<bitfield id="RBW2_FULL_STATUS" width="1" begin="10" end="10" resetval="0" description="Reflecting interrupt status that SDRAM writing address on ring buffer write channel 2 has reached pointer address configure by ARM via register." range="" rwaccess="R"></bitfield>
<bitfield id="RBW1_FULL_STATUS" width="1" begin="9" end="9" resetval="0" description="Reflecting interrupt status that SDRAM writing address on ring buffer write channel 1 has reached pointer address configure by ARM via register." range="" rwaccess="R"></bitfield>
<bitfield id="RBW0_FULL_STATUS" width="1" begin="8" end="8" resetval="0" description="Reflecting interrupt status that SDRAM writing address on ring buffer write channel 0 has reached pointer address configure by ARM via register." range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_18" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RCV_PKTERR_STATUS" width="1" begin="6" end="6" resetval="0" description="Reflecting interrupt status for receive packet status error. Please refer to RCV_pkt_err register for more details" range="" rwaccess="R"></bitfield>
<bitfield id="VBUS_ERR_STATUS " width="1" begin="5" end="5" resetval="0" description="Reflecting interrupt status for VBUS write status error. Please refer to VBUS_W_STATUS register for more details." range="" rwaccess="R"></bitfield>
<bitfield id="RBR0_FULL_STATUS " width="1" begin="4" end="4" resetval="0" description="Reflecting interrupt status that SDRAM reading address on ring buffer read channel 0 has reached pointer address configure by ARM via register." range="" rwaccess="R"></bitfield>
<bitfield id="PMT_DETECT_STATUS " width="1" begin="3" end="3" resetval="0" description="Reflecting interrupt status for detection of new PMT data." range="" rwaccess="R"></bitfield>
<bitfield id="PAT_DETECT_STATUS" width="1" begin="2" end="2" resetval="0" description="Reflecting interrupt status for detection of new PAT data." range="" rwaccess="R"></bitfield>
<bitfield id="GOP_START_STATUS" width="1" begin="1" end="1" resetval="0" description="SPIO module detects GOP start packet " range="" rwaccess="R"></bitfield>
<bitfield id="BOUNDARY_SPECIFIC_STATUS" width="1" begin="0" end="0" resetval="0" description="Reflecting interrupt status for host due to detection of specific word which is implemented at dividing point (boundary) of program data in transferred TS data" range="" rwaccess="R"></bitfield>
</register>
     <register id="STATUS_CLR" acronym="STATUS_CLR" offset="0x001C" width="32" description="SPIO Interrupt status clear  Register">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STC_07_INTEN_CLR" width="1" begin="23" end="23" resetval="0" description="Status clear register for SPIO_status[23]                                                   0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_06_INTEN_STATUS_CLR" width="1" begin="22" end="22" resetval="0" description="Status clear register for SPIO_status[22]                                                           0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_05_INTEN_STATUS_CLR" width="1" begin="21" end="21" resetval="0" description="Status clear register for SPIO_status[21]                                                                    0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_04_INTEN_STATUS_CLR" width="1" begin="20" end="20" resetval="0" description="Status clear register for SPIO_status[20]                                                      0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_03_INTEN_STATUS_CLR" width="1" begin="19" end="19" resetval="0" description="Status clear register for SPIO_status[19]                                                     0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_02_INTEN_STATUS_CLR" width="1" begin="18" end="18" resetval="0" description="Status clear register for SPIO_status[18]                                                               0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_01_INTEN_STATUS_CLR" width="1" begin="17" end="17" resetval="0" description="Status clear register for SPIO_status[17]                                                                0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="STC_00_INTEN_STATUS_CLR" width="1" begin="16" end="16" resetval="0" description="Status clear register for SPIO_status[16]                                                                        0: No change      1: inactivated" range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW7_FULL_STATUS_CLR" width="1" begin="15" end="15" resetval="0" description="Status clear register for SPIO_status[15]                                                          0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW6_FULL_STATUS_CLR" width="1" begin="14" end="14" resetval="0" description="Status clear register for SPIO_status[14]                                                   0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW5_FULL_STATUS_CLR" width="1" begin="13" end="13" resetval="0" description="Status clear register for SPIO_status[13]                                                   0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW4_FULL_STATUS_CLR" width="1" begin="12" end="12" resetval="0" description="Status clear register for SPIO_status[12]                                                          0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW3_FULL_STATUS_CLR" width="1" begin="11" end="11" resetval="0" description="Status clear register for SPIO_status[11]                                                        0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW2_FULL_STATUS_CLR" width="1" begin="10" end="10" resetval="0" description="Status clear register for SPIO_status[10]                                                  0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW1_FULL_STATUS_CLR" width="1" begin="9" end="9" resetval="0" description="Status clear register for SPIO_status[9]                                                                                0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBW0_FULL_STATUS_CLR" width="1" begin="8" end="8" resetval="0" description="Status clear register for SPIO_status[8]                                                                               0: No change      1: inactivated" range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="_RESV_18" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RCV_PKTERR_STATUS_CLR" width="1" begin="6" end="6" resetval="0" description="Status clear register for SPIO_status[6]                                                        0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="VBUS_ERR_STATUS_CLR" width="1" begin="5" end="5" resetval="0" description="Status clear register for SPIO_status[5]                                                        0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="RBR0_FULL_STATUS_CLR " width="1" begin="4" end="4" resetval="0" description="Status clear register for SPIO_status[4]                                                              0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="PMT_DETECT_STATUS_CLR" width="1" begin="3" end="3" resetval="0" description="Status clear register for SPIO_status[3]                                                              0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="PAT_DETECT_STATUS_CLR " width="1" begin="2" end="2" resetval="0" description="Status clear register for SPIO_status[2]                                                            0: No change      1: inactivated" range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="GOP_START_STATUS_CLR " width="1" begin="1" end="1" resetval="0" description="Status clear register for SPIO_status[1]                                                              0: No change      1: inactivated  " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
<bitfield id="BOUNDARY_SPECIFIC_STATUS_CLR " width="1" begin="0" end="0" resetval="0" description="Status clear register for SPIO_status[0]                                                                0: No change      1: inactivated " range="" rwaccess="W">
<bitenum id="NOCHANGE" value="0" token="NOCHANGE" description="No change " />
<bitenum id="INACTIVE" value="1" token="INACTIVE" description="Inactivated" />
</bitfield>
</register>
     <register id="EMU_CTRL" acronym="EMU_CTRL" offset="0x0020" width="32" description="SPIO Emulation control Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SPIO_EMULSUSP_SOFT" width="1" begin="1" end="1" resetval="1" description="This bit defines whether or not a soft or hard stop is initiated whenever the &quot;emususp&quot; is asserted. And this bit is fixed to 1 and read only for SPIO module. SPIO module supports only &quot;soft stop&quot; due to functional restriction related to MPEG-TS (each processing should be executed for each packet as processing unit size)." range="" rwaccess="R"></bitfield>
<bitfield id="SPIO_EMULSUSP_FREE" width="1" begin="0" end="0" resetval="0" description="This bit controls whether or not the peripheral will respond to the emulation suspend signal that it has been programmed to monitor.                            0: functions based on configuration of &quot;SPIO_emulsusp_soft&quot;.                          1: ignores any emulation suspend signal (non-stop).    " range="" rwaccess="R/W">
<bitenum id="SPIO_EM_S" value="0" token="SPIO_EM_S" description="functions based on configuration of &quot;SPIO_emulsusp_soft&quot;." />
<bitenum id="NONSTOP" value="1" token="NONSTOP" description="Non stop" />
</bitfield>
</register>
     <register id="ASYNC_TX_WAIT" acronym="ASYNC_TX_WAIT" offset="0x0024" width="32" description="Async Tx wait Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAT_SENSE_EN" width="8" begin="7" end="0" resetval="0" description="Wait time between Consecutive packet " range="" rwaccess="R/W"></bitfield>
</register>
     <register id="PAT_SENSE_CFG" acronym="PAT_SENSE_CFG" offset="0x0028" width="32" description="PAT Sense config Register">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAT_SENSE_EN" width="1" begin="16" end="16" resetval="0" description="Sensing of program association table enable control                                      0:No PAT filter is active                                                                                  1: PAT filter is active " range="" rwaccess="R/W">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="No PAT filter is active" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="PAT filter is active" />
</bitfield>
<bitfield id="PGM_ID" width="16" begin="15" end="0" resetval="0" description="Filtered program number of PAT" range="" rwaccess="R"></bitfield>
</register>
     <register id="PAT_STORE_ADDRESS" acronym="PAT_STORE_ADDRESS" offset="0x002C" width="32" description="PAT store address Register">
<bitfield id="PAT_STORE_ADD" width="29" begin="31" end="3" resetval="0" description="Defines the Start address of SDRAM in which Detected PAT is stored." range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="PMT_SENSE_CFG" acronym="PMT_SENSE_CFG" offset="0x0030" width="32" description="PMT Sense config Register">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PMT_SENSE_EN" width="1" begin="16" end="16" resetval="0" description="Sensing of program map table enable control                                            0: No PMT filter is active                                                                                  1: PMT filter is active " range="" rwaccess="R/W">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="No PMT filter is active" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="PMT filter is active" />
</bitfield>
<bitfield id="PMT_PID" width="16" begin="15" end="0" resetval="0" description="Filtered  PMT_PID" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="PMT_STORE_ADDRESS" acronym="PMT_STORE_ADDRESS" offset="0x0034" width="32" description="PMT store address Register">
<bitfield id="PMT_STORE_ADD" width="29" begin="31" end="3" resetval="0" description="Defines the Start address of SDRAM in which Detected PMT is stored." range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="BOUNDARY_SENSING_PACKET_IN" acronym="BOUNDARY_SENSING_PACKET_IN" offset="0x0038" width="32" description="Boundary sensing packet in Register">
<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SEAMLESS_BOUNDARY_INPUT_PID" width="13" begin="12" end="0" resetval="8191" description="This Value defines PID of specific packet which is inserted at boundary of plural programs inside one TS data." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="BSP_STORE_ADDR" acronym="BSP_STORE_ADDR" offset="0x003C" width="32" description="Boundary sensing packet in Store address Register">
<bitfield id="SEAMLESS_BOUNDARY_PKT_STRT_ADDR" width="29" begin="31" end="3" resetval="0" description="This register defines start address of SDRAM in which detected boundary sensing packet is stored. " range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="PCR_SENSE_CFG" acronym="PCR_SENSE_CFG" offset="0x0040" width="32" description="PCR SENSE config Register">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PCR_SENSE_EN" width="1" begin="16" end="16" resetval="0" description="Sensing of program map table enable control                                               0:No PCR-PID filter (sensing) is active.                                                                                      1:PCR-PID filter (sensing) is active " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="PCR-PID inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="PCR-PID activated" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PCR_PID" width="13" begin="12" end="0" resetval="0" description="Filtered PCR_PID. This value is defined by PCR-PID value inserted in PMT" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="PID0_FILTER_CFG" acronym="PID0_FILTER_CFG" offset="0x0044" width="32" description="PID0 filter config Register">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID0_FILTER_EN" width="1" begin="24" end="24" resetval="0" description="Control register of PID filter with configured PID0                                               0:Filter inactivated                                                                                      1:Filter activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Filter inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Filter activated" />
</bitfield>
<bitfield id="STREAM_TYPE0" width="8" begin="23" end="16" resetval="0" description="Stream type to be filtered and stored into SDRAM with configured PID0" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_4" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID0" width="13" begin="12" end="0" resetval="0" description="PID0 to be filtered and stored into SDRAM with configured address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="PID1_FILTER_CFG" acronym="PID1_FILTER_CFG" offset="0x0048" width="32" description="PID1 filter config Register">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID1_FILTER_EN" width="1" begin="24" end="24" resetval="0" description="Control register of PID filter with configured PID1                                               0:Filter inactivated                                                                                      1:Filter activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Filter inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Filter activated" />
</bitfield>
<bitfield id="STREAM_TYPE1" width="8" begin="23" end="16" resetval="0" description="Stream type to be filtered and stored into SDRAM with configured PID1" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_4" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID1" width="13" begin="12" end="0" resetval="0" description="PID1 to be filtered and stored into SDRAM with configured address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="PID2_FILTER_CFG" acronym="PID2_FILTER_CFG" offset="0x004C" width="32" description="PID2 filter config Register">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID2_FILTER_EN" width="1" begin="24" end="24" resetval="0" description="Control register of PID filter with configured PID2                                               0:Filter inactivated                                                                                      1:Filter activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Filter inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Filter activated" />
</bitfield>
<bitfield id="STREAM_TYPE2" width="8" begin="23" end="16" resetval="0" description="Stream type to be filtered and stored into SDRAM with configured PID2" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_4" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID2" width="13" begin="12" end="0" resetval="0" description="PID2 to be filtered and stored into SDRAM with configured address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="PID3_FILTER_CFG" acronym="PID3_FILTER_CFG" offset="0x0050" width="32" description="PID3 filter config Register">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID3_FILTER_EN" width="1" begin="24" end="24" resetval="0" description="Control register of PID filter with configured PID3                                             0:Filter inactivated                                                                                      1:Filter activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Filter inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Filter activated" />
</bitfield>
<bitfield id="STREAM_TYPE3" width="8" begin="23" end="16" resetval="0" description="Stream type to be filtered and stored into SDRAM with configured PID3" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_4" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID3" width="13" begin="12" end="0" resetval="0" description="PID3 to be filtered and stored into SDRAM with configured address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="PID4_FILTER_CFG" acronym="PID4_FILTER_CFG" offset="0x0054" width="32" description="PID4 filter config Register">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID4_FILTER_EN" width="1" begin="24" end="24" resetval="0" description="Control register of PID filter with configured PID4                                               0:Filter inactivated                                                                                      1:Filter activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Filter inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Filter activated" />
</bitfield>
<bitfield id="STREAM_TYPE4" width="8" begin="23" end="16" resetval="0" description="Stream type to be filtered and stored into SDRAM with configured PID4" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_4" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID4" width="13" begin="12" end="0" resetval="0" description="PID4 to be filtered and stored into SDRAM with configured address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="PID5_FILTER_CFG" acronym="PID5_FILTER_CFG" offset="0x0058" width="32" description="PID5 filter config Register">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID5_FILTER_EN" width="1" begin="24" end="24" resetval="0" description="Control register of PID filter with configured PID5                                               0:Filter inactivated                                                                                      1:Filter activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Filter inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Filter activated" />
</bitfield>
<bitfield id="STREAM_TYPE5" width="8" begin="23" end="16" resetval="0" description="Stream type to be filtered and stored into SDRAM with configured PID5" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_4" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID5" width="13" begin="12" end="0" resetval="0" description="PID5 to be filtered and stored into SDRAM with configured address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="PID6_FILTER_CFG" acronym="PID6_FILTER_CFG" offset="0x005C" width="32" description="PID6 filter config Register">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID6_FILTER_EN" width="1" begin="24" end="24" resetval="0" description="Control register of PID filter with configured PID6                                               0:Filter inactivated                                                                                      1:Filter activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Filter inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Filter activated" />
</bitfield>
<bitfield id="STREAM_TYPE6" width="8" begin="23" end="16" resetval="0" description="Stream type to be filtered and stored into SDRAM with configured PID6" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_4" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PID6" width="13" begin="12" end="0" resetval="0" description="PID6 to be filtered and stored into SDRAM with configured address" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="BYPASS_MODE_CFG" acronym="BYPASS_MODE_CFG" offset="0x0060" width="32" description="Bypass mode config Register">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="BYPASS_MODE_EN" width="1" begin="24" end="24" resetval="0" description="This bit controls whether to activate or inactivate SDRAM write access on bypass mode                                                                                  0:Bypass mode inactivated                                                                                      1:Bypass mode activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Bypass mode inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Bypass mode activated" />
</bitfield>
<bitfield id="_RESV_3" width="24" begin="23" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="TX_ATS_INIT" acronym="TX_ATS_INIT" offset="0x0064" width="32" description="TX ATS initial value Register">
<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TX_ATS_INIT_EN" width="1" begin="30" end="30" resetval="0" description="ATS Init enabling bit                                                                                  0:ATS inactivated                                                                                      1:ATS init activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="ATS inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="ATS init activated" />
</bitfield>
<bitfield id="TX_ATS_INIT" width="30" begin="29" end="0" resetval="0" description="Initial value of ATS counter to be loaded with loading pulse generated by configuring above register bit to be 1." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="TX_ATS_MONITOR" acronym="TX_ATS_MONITOR" offset="0x0068" width="32" description="TX ATS monitor Register">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TX_ATS_MONITOR" width="30" begin="29" end="0" resetval="0" description="Monitoring register with which CPU can read present counter value of ATS counter driven in 27[MHz]." range="" rwaccess="R"></bitfield>
</register>
     <register id="VBUS_WR_STATUS" acronym="VBUS_WR_STATUS" offset="0x006C" width="32" description="VBUS_Write_Status  Register">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VBUS_W_FULL" width="1" begin="4" end="4" resetval="0" description="Indicates the status for VBUS write status FIFO                                          0 : Write status FIFO is not occupied  1 : Write status FIFO is full" range="" rwaccess="R">
<bitenum id="EMPTY" value="0" token="EMPTY" description=" Write status FIFO is not occupied" />
<bitenum id="FULL" value="1" token="FULL" description="Write status FIFO is full" />
</bitfield>
<bitfield id="VBUS_ERR" width="1" begin="3" end="3" resetval="0" description="Indicates the error for VBUS write status                                                    0 : No error             1 : Error" range="" rwaccess="R">
<bitenum id="NOERROR" value="0" token="NOERROR" description="No error" />
<bitenum id="ERROR" value="1" token="ERROR" description="Error" />
</bitfield>
<bitfield id="VBUS_STATUS" width="3" begin="2" end="0" resetval="0" description="VBUS Write Status                                                                                  0 : Success                                                                                             1 : Addressing error                                                                                 2 : Protection error                                                                                    3 : Timeout error                                                                                       4 : RESERVED                                                                                                               5 : Unsupported Addressing Mode error                                                                 6 : RESERVED                                                                                             7 : Exclusive write fail   " range="" rwaccess="R">
<bitenum id="SUSS" value="0" token="SUSS" description="Success" />
<bitenum id="ADDERR" value="1" token="ADDERR" description="Addressing error" />
<bitenum id="PROTERR" value="2" token="PROTERR" description="Protection error" />
<bitenum id="TOERR" value="3" token="TOERR" description="Timeout error" />
<bitenum id="RES1" value="4" token="RES1" description="RESERVED" />
<bitenum id="UAMERR" value="5" token="UAMERR" description="Unsupported Addressing Mode error" />
<bitenum id="RES2" value="6" token="RES2" description="RESERVED" />
<bitenum id="EWFAIL" value="7" token="EWFAIL" description="Exclusive write fail" />
</bitfield>
</register>
     <register id="RCV_PKT_STATUS" acronym="RCV_PKT_STATUS" offset="0x0070" width="32" description="RCV_PKT_Status  Register">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="DIAG_PID_STATUS" width="13" begin="28" end="16" resetval="0" description="Indicates pid status of receive error packet. Used for debug purpose." range="" rwaccess="R"></bitfield>
<bitfield id="RBWDMA_ERR" width="1" begin="15" end="15" resetval="0" description="Ring Buffer Write DMA Error in Sync mode. When this bit is &quot;1&quot;, received packet is discarded due to count stall or DMA request has not been finished. This bit is effective in only synchronous mode" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_4" width="8" begin="14" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ABORT_VIDEO_PKT" width="1" begin="6" end="6" resetval="0" description="This bit indicates when vide packet is ignored until GOP detection.This bit is effective when GOP detection is enabled (SPIO_CTRL1.D5) " range="" rwaccess="R"></bitfield>
<bitfield id="CRC_ERR" width="1" begin="5" end="5" resetval="0" description="This bit indicates when crc error is occurred in PAT/PMT parsing.This bit is effective when pat_sense_cfg/pmt_sense_cfg is enabled and flt_crc bit (SPIO_CTRL1.D12) is activated. The packet will be ignored and any PID are not updated in Semi-B/Full Auto mode" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_7" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TPE_ERR" width="1" begin="2" end="2" resetval="0" description="This bit indicates when the packet is ignored with tnasport error Indicator is set 1 in TS header. This bit is effective when PID_filater_en (SPIO_CTRL1.D3) and flt_tpei (SPIO_CTRL1.D9) are enabled" range="" rwaccess="R"></bitfield>
<bitfield id="SBYTE_ERR" width="1" begin="1" end="1" resetval="0" description="This bit indicates when the packet is ignored when sync byte is not matched 0x47 in TS header. This bit is effective when PID_filater_en (SPIO_CTRL1.D3) and flt_sbyte (SPIO_CTRL1.D8) are enabled" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_10" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="STC_INIT_CTRL" acronym="STC_INIT_CTRL" offset="0x0080" width="32" description="STC init control Register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STC_CNT_RESET" width="1" begin="0" end="0" resetval="0" description="User can load the initialize counter value on 0x21 onto STC counter implemented in counter module on the receiver (figure 1.24). This register is write-only register bit and rising edge of this bit is regarded as loading pulse signal of initialize value for STC counter. The initialize value is written in following address 0x21." range="" rwaccess="W"></bitfield>
</register>
     <register id="STC_INIT_VAL" acronym="STC_INIT_VAL" offset="0x0084" width="32" description="STC init Value Register">
<bitfield id="STC_CNT_INIT_VAL" width="32" begin="31" end="0" resetval="0" description="This register defines STC counter initialize value. The configured value is loaded onto the STC counter with reset pulse which is generated by register &quot;STC_init_ctrl (0x20)&quot;." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="STC_INT_ENTRY_00" acronym="STC_INT_ENTRY_00" offset="0x0088" width="32" description="STC int entry 00 Register">
<bitfield id="STC_INT_ENTRY_00" width="32" begin="31" end="0" resetval="0" description="This register defines counter value of the STC counter to assert interrupt pulse to CPU. If the STC counter reaches this register value and interrupt condition of this register (please refer to register bit [16] of 0x03~0x07) is activated, the counter asserts an interrupt pulse to CPU." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="STC_INT_ENTRY_01" acronym="STC_INT_ENTRY_01" offset="0x008C" width="32" description="STC int entry 01 Register">
<bitfield id="STC_INT_ENTRY_01" width="32" begin="31" end="0" resetval="0" description="This register defines counter value of the STC counter to assert interrupt pulse to CPU. If the STC counter reaches this register value and interrupt condition of this register (please refer to register bit [17] of 0x03~0x07) is activated, the counter asserts an interrupt pulse to CPU." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="STC_INT_ENTRY_02" acronym="STC_INT_ENTRY_02" offset="0x0090" width="32" description="STC int entry 02 Register">
<bitfield id="STC_INT_ENTRY_02" width="32" begin="31" end="0" resetval="0" description="This register defines counter value of the STC counter to assert interrupt pulse to CPU. If the STC counter reaches this register value and interrupt condition of this register (please refer to register bit [18] of 0x03~0x07) is activated, the counter asserts an interrupt pulse to CPU." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="STC_INT_ENTRY_03" acronym="STC_INT_ENTRY_03" offset="0x0094" width="32" description="STC int entry 03 Register">
<bitfield id="STC_INT_ENTRY_03" width="32" begin="31" end="0" resetval="0" description="This register defines counter value of the STC counter to assert interrupt pulse to CPU. If the STC counter reaches this register value and interrupt condition of this register (please refer to register bit [19] of 0x03~0x07) is activated, the counter asserts an interrupt pulse to CPU." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="STC_INT_ENTRY_04" acronym="STC_INT_ENTRY_04" offset="0x0098" width="32" description="STC int entry 04 Register">
<bitfield id="STC_INT_ENTRY_04" width="32" begin="31" end="0" resetval="0" description="This register defines counter value of the STC counter to assert interrupt pulse to CPU. If the STC counter reaches this register value and interrupt condition of this register (please refer to register bit [20] of 0x03~0x07) is activated, the counter asserts an interrupt pulse to CPU." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="STC_INT_ENTRY_05" acronym="STC_INT_ENTRY_05" offset="0x009C" width="32" description="STC int entry 05 Register">
<bitfield id="STC_INT_ENTRY_05" width="32" begin="31" end="0" resetval="0" description="This register defines counter value of the STC counter to assert interrupt pulse to CPU. If the STC counter reaches this register value and interrupt condition of this register (please refer to register bit [21] of 0x03~0x07) is activated, the counter asserts an interrupt pulse to CPU." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="STC_INT_ENTRY_06" acronym="STC_INT_ENTRY_06" offset="0x00A0" width="32" description="STC int entry 06 Register">
<bitfield id="STC_INT_ENTRY_06" width="32" begin="31" end="0" resetval="0" description="This register defines counter value of the STC counter to assert interrupt pulse to CPU. If the STC counter reaches this register value and interrupt condition of this register (please refer to register bit [22] of 0x03~0x07) is activated, the counter asserts an interrupt pulse to CPU." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="STC_INT_ENTRY_07" acronym="STC_INT_ENTRY_07" offset="0x00A4" width="32" description="STC int entry 07 Register">
<bitfield id="STC_INT_ENTRY_07" width="32" begin="31" end="0" resetval="0" description="This register defines counter value of the STC counter to assert interrupt pulse to CPU. If the STC counter reaches this register value and interrupt condition of this register (please refer to register bit [23] of 0x03~0x07) is activated, the counter asserts an interrupt pulse to CPU." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RING_BUFFER_WRITE_CHANNEL_CONTROL" acronym="RING_BUFFER_WRITE_CHANNEL_CONTROL" offset="0x00C0" width="32" description="Ring buffer write channel control Register">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RBW7_EN" width="1" begin="28" end="28" resetval="0" description="RBW7 (Ring buffer read channel-0) configuration Register                                  0:Ring buffer channel-0 inactivated                                                              1:Ring buffer channel-0 activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Ring Buffer inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Ring Buffer activated" />
</bitfield>
<bitfield id="_RESV_3" width="3" begin="27" end="25" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RBW6_EN" width="1" begin="24" end="24" resetval="0" description="RBW6 (Ring buffer read channel-6) configuration Register                                  0:Ring buffer channel-6 inactivated                                                              1:Ring buffer channel-6 activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Ring Buffer inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Ring Buffer activated" />
</bitfield>
<bitfield id="_RESV_5" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RBW5_EN" width="1" begin="20" end="20" resetval="0" description="RBW5 (Ring buffer write channel-5) configuration Register                                  0:Ring buffer channel-5 inactivated                                                              1:Ring buffer channel-5 activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Ring Buffer inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Ring Buffer activated" />
</bitfield>
<bitfield id="_RESV_7" width="3" begin="19" end="17" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RBW4_EN" width="1" begin="16" end="16" resetval="0" description="RBW4 (Ring buffer write channel-4) configuration Register                                  0:Ring buffer channel-4 inactivated                                                              1:Ring buffer channel-4 activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Ring Buffer inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Ring Buffer activated" />
</bitfield>
<bitfield id="_RESV_9" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RBW3_EN" width="1" begin="12" end="12" resetval="0" description="RBW3 (Ring buffer write channel-3) configuration Register                                  0:Ring buffer channel-3 inactivated                                                              1:Ring buffer channel-3 activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Ring Buffer inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Ring Buffer activated" />
</bitfield>
<bitfield id="_RESV_11" width="3" begin="11" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RBW2_EN" width="1" begin="8" end="8" resetval="0" description="RBW2 (Ring buffer write channel-2) configuration Register                                  0:Ring buffer channel-2 inactivated                                                              1:Ring buffer channel-2 activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Ring Buffer inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Ring Buffer activated" />
</bitfield>
<bitfield id="_RESV_13" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RBW1_EN" width="1" begin="4" end="4" resetval="0" description="RBW1 (Ring buffer write channel-1) configuration Register                                  0:Ring buffer channel-1 inactivated                                                              1:Ring buffer channel-1 activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Ring Buffer inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Ring Buffer activated" />
</bitfield>
<bitfield id="_RESV_15" width="3" begin="3" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RBW0_EN" width="1" begin="0" end="0" resetval="0" description="RBW0 (Ring buffer write channel-0) configuration Register                                  0:Ring buffer channel-0 inactivated                                                              1:Ring buffer channel-0 activated " range="" rwaccess="R/W">
<bitenum id="INACTIVATE" value="0" token="INACTIVATE" description="Ring Buffer inactivated" />
<bitenum id="ACTIVATE" value="1" token="ACTIVATE" description="Ring Buffer activated" />
</bitfield>
</register>
     <register id="RING_BUF_WR_CH0_START_ADDR" acronym="RING_BUF_WR_CH0_START_ADDR" offset="0x00C4" width="32" description="Ring buffer write channel-0 start address Register">
<bitfield id="RBW0_STRT_ADD" width="29" begin="31" end="3" resetval="0" description="Start address of RBW0 (Ring buffer write channel-0)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH0_END_ADDR" acronym="RING_BUF_WR_CH0_END_ADDR" offset="0x00C8" width="32" description="Ring buffer write channel-0 end address Register">
<bitfield id="RBW0_END_ADD" width="29" begin="31" end="3" resetval="0" description="End address of RBW0 (Ring buffer write channel-0)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH0_RD_POINT_ADDR" acronym="RING_BUF_WR_CH0_RD_POINT_ADDR" offset="0x00CC" width="32" description="Ring buffer write channel-0 read pointer address Register">
<bitfield id="RBW0_RP_ADD" width="29" begin="31" end="3" resetval="0" description="Read pointer address of RBW0 (Ring buffer write channel-0)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH0_SUB" acronym="RING_BUF_WR_CH0_SUB" offset="0x00D0" width="32" description="Ring buffer write channel-0 subtraction Register">
<bitfield id="RBW0_SUB" width="29" begin="31" end="3" resetval="0" description="Distance of temporal read address pointer from read pointer address for RBW0 (Ring buffer write channel 0)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH0_PR_ADDR" acronym="RING_BUF_WR_CH0_PR_ADDR" offset="0x00D4" width="32" description="Ring buffer write channel-0 present address Register">
<bitfield id="RBW0_PRST_ADD" width="32" begin="31" end="0" resetval="0" description="Present writing address of RBW0 (Ring buffer write channel-0)" range="" rwaccess="R"></bitfield>
</register>
     <register id="RING_BUF_WR_CH1_START_ADDR" acronym="RING_BUF_WR_CH1_START_ADDR" offset="0x00E0" width="32" description="Ring buffer write channel-1 start address Register">
<bitfield id="RBW1_STRT_ADD" width="29" begin="31" end="3" resetval="0" description="Start address of RBW1 (Ring buffer write channel-1)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH1_END_ADDR" acronym="RING_BUF_WR_CH1_END_ADDR" offset="0x00E4" width="32" description="Ring buffer write channel-1 end address Register">
<bitfield id="RBW1_END_ADD" width="29" begin="31" end="3" resetval="0" description="End address of RBW1 (Ring buffer write channel-1)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH1_RD_POINT_ADDR" acronym="RING_BUF_WR_CH1_RD_POINT_ADDR" offset="0x00E8" width="32" description="Ring buffer write channel-1 read pointer address Register">
<bitfield id="RBW1_RP_ADD" width="29" begin="31" end="3" resetval="0" description="Read pointer address of RBW1 (Ring buffer write channel-1)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH1_SUB" acronym="RING_BUF_WR_CH1_SUB" offset="0x00EC" width="32" description="Ring buffer write channel-1 subtraction Register">
<bitfield id="RBW1_SUB" width="29" begin="31" end="3" resetval="0" description="Distance of temporal read address pointer from read pointer address for RBW1 (Ring buffer write channel 1)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH1_PR_ADDR" acronym="RING_BUF_WR_CH1_PR_ADDR" offset="0x00F0" width="32" description="Ring buffer write channel-1 present address Register">
<bitfield id="RBW1_PRST_ADD" width="32" begin="31" end="0" resetval="0" description="Present writing address of RBW1 (Ring buffer write channel-1)" range="" rwaccess="R"></bitfield>
</register>
     <register id="RING_BUF_WR_CH2_START_ADDR" acronym="RING_BUF_WR_CH2_START_ADDR" offset="0x0100" width="32" description="Ring buffer write channel-2 start address Register">
<bitfield id="RBW2_STRT_ADD" width="29" begin="31" end="3" resetval="0" description="Start address of RBW2 (Ring buffer write channel-2)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH2_END_ADDR" acronym="RING_BUF_WR_CH2_END_ADDR" offset="0x0104" width="32" description="Ring buffer write channel-2 end address Register">
<bitfield id="RBW2_END_ADD" width="29" begin="31" end="3" resetval="0" description="End address of RBW2 (Ring buffer write channel-2)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH2_RD_POINT_ADDR" acronym="RING_BUF_WR_CH2_RD_POINT_ADDR" offset="0x0108" width="32" description="Ring buffer write channel-2 read pointer address Register">
<bitfield id="RBW2_RP_ADD" width="29" begin="31" end="3" resetval="0" description="Read pointer address of RBW2 (Ring buffer write channel-2)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH2_SUB" acronym="RING_BUF_WR_CH2_SUB" offset="0x010C" width="32" description="Ring buffer write channel-2 subtraction Register">
<bitfield id="RBW2_SUB" width="29" begin="31" end="3" resetval="0" description="Distance of temporal read address pointer from read pointer address for RBW2 (Ring buffer write channel 2)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH2_PR_ADDR" acronym="RING_BUF_WR_CH2_PR_ADDR" offset="0x0110" width="32" description="Ring buffer write channel-2 present address Register">
<bitfield id="RBW2_PRST_ADD" width="32" begin="31" end="0" resetval="0" description="Present writing address of RBW2 (Ring buffer write channel-2)" range="" rwaccess="R"></bitfield>
</register>
     <register id="RING_BUF_WR_CH3_START_ADDR" acronym="RING_BUF_WR_CH3_START_ADDR" offset="0x0120" width="32" description="Ring buffer write channel-3 start address Register">
<bitfield id="RBW3_STRT_ADD" width="29" begin="31" end="3" resetval="0" description="Start address of RBW3 (Ring buffer write channel-3)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH3_END_ADDR" acronym="RING_BUF_WR_CH3_END_ADDR" offset="0x0124" width="32" description="Ring buffer write channel-3 end address Register">
<bitfield id="RBW3_END_ADD" width="29" begin="31" end="3" resetval="0" description="End address of RBW3 (Ring buffer write channel-3)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH3_RD_POINT_ADDR" acronym="RING_BUF_WR_CH3_RD_POINT_ADDR" offset="0x0128" width="32" description="Ring buffer write channel-3 read pointer address Register">
<bitfield id="RBW3_RP_ADD" width="29" begin="31" end="3" resetval="0" description="Read pointer address of RBW3 (Ring buffer write channel-3)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH3_SUB" acronym="RING_BUF_WR_CH3_SUB" offset="0x012C" width="32" description="Ring buffer write channel-3 subtraction Register">
<bitfield id="RBW3_SUB" width="29" begin="31" end="3" resetval="0" description="Distance of temporal read address pointer from read pointer address for RBW3 (Ring buffer write channel 3)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH3_PR_ADDR" acronym="RING_BUF_WR_CH3_PR_ADDR" offset="0x0130" width="32" description="Ring buffer write channel-3 present address Register">
<bitfield id="RBW3_PRST_ADD" width="32" begin="31" end="0" resetval="0" description="Present writing address of RBW3 (Ring buffer write channel-3)" range="" rwaccess="R"></bitfield>
</register>
     <register id="RING_BUF_WR_CH4_START_ADDR" acronym="RING_BUF_WR_CH4_START_ADDR" offset="0x0140" width="32" description="Ring buffer write channel-4 start address Register">
<bitfield id="RBW4_STRT_ADD" width="29" begin="31" end="3" resetval="0" description="Start address of RBW4 (Ring buffer write channel-4)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH4_END_ADDR" acronym="RING_BUF_WR_CH4_END_ADDR" offset="0x0144" width="32" description="Ring buffer write channel-4 end address Register">
<bitfield id="RBW4_END_ADD" width="29" begin="31" end="3" resetval="0" description="End address of RBW4 (Ring buffer write channel-4)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH4_RD_POINT_ADDR" acronym="RING_BUF_WR_CH4_RD_POINT_ADDR" offset="0x0148" width="32" description="Ring buffer write channel-4 read pointer address Register">
<bitfield id="RBW4_RP_ADD" width="29" begin="31" end="3" resetval="0" description="Read pointer address of RBW4 (Ring buffer write channel-4)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH4_SUB" acronym="RING_BUF_WR_CH4_SUB" offset="0x014C" width="32" description="Ring buffer write channel-4 subtraction Register">
<bitfield id="RBW4_SUB" width="29" begin="31" end="3" resetval="0" description="Distance of temporal read address pointer from read pointer address for RBW4 (Ring buffer write channel 4)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH4_PR_ADDR" acronym="RING_BUF_WR_CH4_PR_ADDR" offset="0x0150" width="32" description="Ring buffer write channel-4 present address Register">
<bitfield id="RBW4_PRST_ADD" width="32" begin="31" end="0" resetval="0" description="Present writing address of RBW4 (Ring buffer write channel-4)" range="" rwaccess="R"></bitfield>
</register>
     <register id="RING_BUF_WR_CH5_START_ADDR" acronym="RING_BUF_WR_CH5_START_ADDR" offset="0x0160" width="32" description="Ring buffer write channel-5 start address Register">
<bitfield id="RBW5_STRT_ADD" width="29" begin="31" end="3" resetval="0" description="Start address of RBW5 (Ring buffer write channel-5)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH5_END_ADDR" acronym="RING_BUF_WR_CH5_END_ADDR" offset="0x0164" width="32" description="Ring buffer write channel-5 end address Register">
<bitfield id="RBW5_END_ADD" width="29" begin="31" end="3" resetval="0" description="End address of RBW5 (Ring buffer write channel-5)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH5_RD_POINT_ADDR" acronym="RING_BUF_WR_CH5_RD_POINT_ADDR" offset="0x0168" width="32" description="Ring buffer write channel-5 read pointer address Register">
<bitfield id="RBW5_RP_ADD" width="29" begin="31" end="3" resetval="0" description="Read pointer address of RBW5 (Ring buffer write channel-5)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH5_SUB" acronym="RING_BUF_WR_CH5_SUB" offset="0x016C" width="32" description="Ring buffer write channel-5 subtraction Register">
<bitfield id="RBW5_SUB" width="29" begin="31" end="3" resetval="0" description="Distance of temporal read address pointer from read pointer address for RBW5 (Ring buffer write channel 5)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH5_PR_ADDR" acronym="RING_BUF_WR_CH5_PR_ADDR" offset="0x0170" width="32" description="Ring buffer write channel-5 present address Register">
<bitfield id="RBW5_PRST_ADD" width="32" begin="31" end="0" resetval="0" description="Present writing address of RBW5 (Ring buffer write channel-5)" range="" rwaccess="R"></bitfield>
</register>
     <register id="RING_BUF_WR_CH6_START_ADDR" acronym="RING_BUF_WR_CH6_START_ADDR" offset="0x0180" width="32" description="Ring buffer write channel-6 start address Register">
<bitfield id="RBW6_STRT_ADD" width="29" begin="31" end="3" resetval="0" description="Start address of RBW6 (Ring buffer write channel-6)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH6_END_ADDR" acronym="RING_BUF_WR_CH6_END_ADDR" offset="0x0184" width="32" description="Ring buffer write channel-6 end address Register">
<bitfield id="RBW6_END_ADD" width="29" begin="31" end="3" resetval="0" description="End address of RBW6 (Ring buffer write channel-6)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH6_RD_POINT_ADDR" acronym="RING_BUF_WR_CH6_RD_POINT_ADDR" offset="0x0188" width="32" description="Ring buffer write channel-6 read pointer address Register">
<bitfield id="RBW6_RP_ADD" width="29" begin="31" end="3" resetval="0" description="Read pointer address of RBW6 (Ring buffer write channel-6)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH6_SUB" acronym="RING_BUF_WR_CH6_SUB" offset="0x018C" width="32" description="Ring buffer write channel-6 subtraction Register">
<bitfield id="RBW6_SUB" width="29" begin="31" end="3" resetval="0" description="Distance of temporal read address pointer from read pointer address for RBW6 (Ring buffer write channel 6)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH6_PR_ADDR" acronym="RING_BUF_WR_CH6_PR_ADDR" offset="0x0190" width="32" description="Ring buffer write channel-6 present address Register">
<bitfield id="RBW6_PRST_ADD" width="32" begin="31" end="0" resetval="0" description="Present writing address of RBW6 (Ring buffer write channel-6)" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RING_BUF_WR_CH7_START_ADDR" acronym="RING_BUF_WR_CH7_START_ADDR" offset="0x01A0" width="32" description="Ring buffer write channel-7 start address Register">
<bitfield id="RBW7_STRT_ADD" width="29" begin="31" end="3" resetval="0" description="Start address of RBW7 (Ring buffer write channel-7)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH7_END_ADDR" acronym="RING_BUF_WR_CH7_END_ADDR" offset="0x01A4" width="32" description="Ring buffer write channel-7 end address Register">
<bitfield id="RBW7_END_ADD" width="29" begin="31" end="3" resetval="0" description="End address of RBW7 (Ring buffer write channel-7)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH7_RD_POINT_ADDR" acronym="RING_BUF_WR_CH7_RD_POINT_ADDR" offset="0x01A8" width="32" description="Ring buffer write channel-7 read pointer address Register">
<bitfield id="RBW7_RP_ADD" width="29" begin="31" end="3" resetval="0" description="Read pointer address of RBW7 (Ring buffer write channel-7)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH7_SUB" acronym="RING_BUF_WR_CH7_SUB" offset="0x01AC" width="32" description="Ring buffer write channel-7 subtraction Register">
<bitfield id="RBW7_SUB" width="29" begin="31" end="3" resetval="0" description="Distance of temporal read address pointer from read pointer address for RBW7 (Ring buffer write channel 7)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_WR_CH7_PR_ADDR" acronym="RING_BUF_WR_CH7_PR_ADDR" offset="0x01B0" width="32" description="Ring buffer write channel-6 present address Register">
<bitfield id="RBW7_PRST_ADD" width="32" begin="31" end="0" resetval="0" description="Present writing address of RBW7 (Ring buffer write channel-7)" range="" rwaccess="R"></bitfield>
</register>
     <register id="RING_BUF_RD_CH_CTL" acronym="RING_BUF_RD_CH_CTL" offset="0x01C0" width="32" description="Ring buffer Read channel control Register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RBR0_EN" width="1" begin="0" end="0" resetval="0" description="Ring Buffer channel 0 activating Register                                                     0: Read channel - 0 Inactive                                                                       1: Read channel - 0 active      " range="" rwaccess="R/W">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="Read channel - 0 Inactive" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="Read channel - 0 active" />
</bitfield>
</register>
     <register id="RING_BUF_RD_CH0_START_ADDR" acronym="RING_BUF_RD_CH0_START_ADDR" offset="0x01C4" width="32" description="Ring buffer Read channel-0 start address Register">
<bitfield id="RBR0_STRT_ADD" width="29" begin="31" end="3" resetval="0" description="Start address of RBR0 (Ring buffer read channel-0)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_RD_CH0_END_ADDR" acronym="RING_BUF_RD_CH0_END_ADDR" offset="0x01C8" width="32" description="Ring buffer read channel-0 end address Register">
<bitfield id="RBR0_END_ADD" width="29" begin="31" end="3" resetval="0" description="End address of RBR0 (Ring buffer read channel-0)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_RD_CH0_WR_POINT_ADDR" acronym="RING_BUF_RD_CH0_WR_POINT_ADDR" offset="0x01CC" width="32" description="Ring buffer read channel-0 write pointer address Register">
<bitfield id="RBR0_RP_ADD" width="29" begin="31" end="3" resetval="0" description="Read pointer address of RBR0 (Ring buffer read channel-0)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_RD_CH0_SUB" acronym="RING_BUF_RD_CH0_SUB" offset="0x01D0" width="32" description="Ring buffer read channel-0 subtraction Register">
<bitfield id="RBR0_SUB" width="29" begin="31" end="3" resetval="0" description="Distance of temporal write address pointer from write pointer address for RBR0 (Ring buffer read channel 0)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_2" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="RING_BUF_RD_CH0_PR_ADDR" acronym="RING_BUF_RD_CH0_PR_ADDR" offset="0x01D4" width="32" description="Ring buffer read channel-0 present address Register">
<bitfield id="RBR0_PRST_ADD" width="32" begin="31" end="0" resetval="0" description="Present writing address of RBR0 (Ring buffer read channel-0)" range="" rwaccess="R"></bitfield>
</register>
     <register id="PKT_CNT_VAL" acronym="PKT_CNT_VAL" offset="0x01D8" width="32" description="Packet counter value Register">
<bitfield id="PKT_CNT" width="32" begin="31" end="0" resetval="0" description="Packet count value reflected to this register" range="" rwaccess="R"></bitfield>
</register>
     <register id="TST_BUF_CTRL" acronym="TST_BUF_CTRL" offset="0x01E8" width="32" description="TST buf control register ">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TST_TXBUF_ADD" width="5" begin="23" end="19" resetval="0" description="Tx Buffer Memory Address" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="1" begin="18" end="18" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TST_TXBUF_SEL" width="1" begin="17" end="17" resetval="0" description="Tx Buffer Memory Select.                         0 : Buffer 0    1 : Buffer 1 " range="" rwaccess="R/W">
<bitenum id="BUFF0" value="0" token="BUFF0" description="Buffer 0" />
<bitenum id="BUFF1" value="1" token="BUFF1" description="Buffer 1" />
</bitfield>
<bitfield id="TST_TXBUF_EN" width="1" begin="16" end="16" resetval="0" description="Enable for direct access mode to Tx Buffer Memory                                       0 : Normal function    1 : Direct Access mode for test" range="" rwaccess="R/W">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="Normal function" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="Direct Access mode for test" />
</bitfield>
<bitfield id="_RESV_6" width="8" begin="15" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TST_RXBUF_ADD" width="5" begin="7" end="3" resetval="0" description="Rx Buffer Memory Address" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_8" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TST_RXBUF_SEL" width="1" begin="1" end="1" resetval="0" description="Rx Buffer Memory Select.                         0 : Buffer 0    1 : Buffer 1 " range="" rwaccess="R/W">
<bitenum id="BUFF0" value="0" token="BUFF0" description="Buffer 0" />
<bitenum id="BUFF1" value="1" token="BUFF1" description="Buffer 1" />
</bitfield>
<bitfield id="TST_RXBUF_EN" width="1" begin="0" end="0" resetval="0" description="Enable for direct access mode to Rx Buffer Memory                                       0 : Normal function    1 : Direct Access mode for test" range="" rwaccess="R/W">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="Normal function" />
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="Direct Access mode for test" />
</bitfield>
</register>
     <register id="TST_RXBUF_U" acronym="TST_RXBUF_U" offset="0x01EC" width="32" description="TST Rx buff Register (Upper)">
<bitfield id="TD_63_32" width="32" begin="31" end="0" resetval="0" description="Upper 32 bits test access register in Memory direct access mode" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="TST_RXBUF_L" acronym="TST_RXBUF_L" offset="0x01F0" width="32" description="TST Rx buff Register (Lower)">
<bitfield id="TD_31_0" width="32" begin="31" end="0" resetval="0" description="Lower 32 bits test access register in Memory direct access mode" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="TST_TXBUF_U" acronym="TST_TXBUF_U" offset="0x01F4" width="32" description="TST Tx buff Register (Upper)">
<bitfield id="TD_63_32" width="32" begin="31" end="0" resetval="0" description="Upper 32 bits test access register in Memory direct access mode" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="TST_TXBUF_L" acronym="TST_TXBUF_L" offset="0x01F8" width="32" description="TST Tx buff Register (Lower)">
<bitfield id="TD_31_0" width="32" begin="31" end="0" resetval="0" description="Lower 32 bits test access register in Memory direct access mode" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="TST_CTRL" acronym="TST_CTRL" offset="0x01FC" width="32" description="TST control register ">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TST_ASYNC_SER_MODE" width="1" begin="2" end="2" resetval="0" description="Async serial mode select for IODFT testing.                                                    0 : Normal Interface mode      1 : IOFDT Async serial interface mode" range="" rwaccess="R/W">
<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal Interface mode" />
<bitenum id="ASY_INPUT" value="1" token="ASY_INPUT" description="IOFDT Async serial interface mode" />
</bitfield>
<bitfield id="IODFT_CTR" width="2" begin="1" end="0" resetval="0" description="Control input data mode for IODFT mode                                                     00 : Normal function mode                                                                               01 : Use normal inputs for IODFT testing                                                            10 : Use internal loop back for IODFT testing                                                   11 : Use test inputs for IODFT testing                              " range="" rwaccess="R/W">
<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal function mode " />
<bitenum id="N_INPUT" value="1" token="N_INPUT" description=" Use normal inputs for IODFT testing " />
<bitenum id="LOOP_IN" value="2" token="LOOP_IN" description="Use internal loop back for IODFT testing" />
<bitenum id="TEST_IN" value="3" token="TEST_IN" description="Use test inputs for IODFT testing" />
</bitfield>
</register>
</module>
