Classic Timing Analyzer report for CourseProject
Sat May 05 14:02:53 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'operand_2_type[0]'
  8. Clock Setup: 'operand_2_type[1]'
  9. Clock Setup: 'submit_stack_bus'
 10. Clock Setup: 'operand_1_type[0]'
 11. Clock Setup: 'operand_1_type[1]'
 12. Clock Setup: 'submit_registers_bus'
 13. Clock Setup: 'submit_cache_bus'
 14. Clock Setup: 'data_is_not_valid'
 15. Clock Setup: 'stack_bus_is_busy'
 16. Clock Setup: 'cache_bus_is_busy'
 17. Clock Setup: 'register_bus_is_busy'
 18. Clock Setup: 'fetch_strob'
 19. Clock Setup: 'cache_hit'
 20. Clock Hold: 'clk'
 21. Clock Hold: 'operand_2_type[0]'
 22. Clock Hold: 'operand_2_type[1]'
 23. Clock Hold: 'submit_stack_bus'
 24. Clock Hold: 'operand_1_type[0]'
 25. Clock Hold: 'operand_1_type[1]'
 26. Clock Hold: 'submit_registers_bus'
 27. Clock Hold: 'submit_cache_bus'
 28. Clock Hold: 'data_is_not_valid'
 29. Clock Hold: 'stack_bus_is_busy'
 30. Clock Hold: 'cache_bus_is_busy'
 31. Clock Hold: 'register_bus_is_busy'
 32. Clock Hold: 'fetch_strob'
 33. Clock Hold: 'cache_hit'
 34. tsu
 35. tco
 36. tpd
 37. th
 38. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                      ;
+-------------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------+-------------------------------------------------+----------------------+----------------------+--------------+
; Type                                ; Slack                                    ; Required Time ; Actual Time                                    ; From        ; To                                              ; From Clock           ; To Clock             ; Failed Paths ;
+-------------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------+-------------------------------------------------+----------------------+----------------------+--------------+
; Worst-case tsu                      ; N/A                                      ; None          ; 1.078 ns                                       ; data[7]     ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; --                   ; cache_hit            ; 0            ;
; Worst-case tco                      ; N/A                                      ; None          ; 17.608 ns                                      ; inst53      ; set_cache_bus_busy                              ; operand_2_type[0]    ; --                   ; 0            ;
; Worst-case tpd                      ; N/A                                      ; None          ; 9.358 ns                                       ; fetch_strob ; job_is_done                                     ; --                   ; --                   ; 0            ;
; Worst-case th                       ; N/A                                      ; None          ; 6.885 ns                                       ; data[3]     ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; --                   ; operand_2_type[0]    ; 0            ;
; Clock Setup: 'operand_2_type[1]'    ; N/A                                      ; None          ; 134.14 MHz ( period = 7.455 ns )               ; inst53      ; inst53                                          ; operand_2_type[1]    ; operand_2_type[1]    ; 0            ;
; Clock Setup: 'operand_2_type[0]'    ; N/A                                      ; None          ; 140.86 MHz ( period = 7.099 ns )               ; inst53      ; inst53                                          ; operand_2_type[0]    ; operand_2_type[0]    ; 0            ;
; Clock Setup: 'operand_1_type[0]'    ; N/A                                      ; None          ; 147.62 MHz ( period = 6.774 ns )               ; inst53      ; inst53                                          ; operand_1_type[0]    ; operand_1_type[0]    ; 0            ;
; Clock Setup: 'register_bus_is_busy' ; N/A                                      ; None          ; 158.18 MHz ( period = 6.322 ns )               ; inst53      ; inst53                                          ; register_bus_is_busy ; register_bus_is_busy ; 0            ;
; Clock Setup: 'cache_bus_is_busy'    ; N/A                                      ; None          ; 158.18 MHz ( period = 6.322 ns )               ; inst53      ; inst53                                          ; cache_bus_is_busy    ; cache_bus_is_busy    ; 0            ;
; Clock Setup: 'stack_bus_is_busy'    ; N/A                                      ; None          ; 158.18 MHz ( period = 6.322 ns )               ; inst53      ; inst53                                          ; stack_bus_is_busy    ; stack_bus_is_busy    ; 0            ;
; Clock Setup: 'operand_1_type[1]'    ; N/A                                      ; None          ; 158.18 MHz ( period = 6.322 ns )               ; inst53      ; inst53                                          ; operand_1_type[1]    ; operand_1_type[1]    ; 0            ;
; Clock Setup: 'submit_cache_bus'     ; N/A                                      ; None          ; 161.21 MHz ( period = 6.203 ns )               ; inst53      ; inst53                                          ; submit_cache_bus     ; submit_cache_bus     ; 0            ;
; Clock Setup: 'submit_registers_bus' ; N/A                                      ; None          ; 161.21 MHz ( period = 6.203 ns )               ; inst53      ; inst53                                          ; submit_registers_bus ; submit_registers_bus ; 0            ;
; Clock Setup: 'submit_stack_bus'     ; N/A                                      ; None          ; 161.21 MHz ( period = 6.203 ns )               ; inst53      ; inst53                                          ; submit_stack_bus     ; submit_stack_bus     ; 0            ;
; Clock Setup: 'data_is_not_valid'    ; N/A                                      ; None          ; 161.47 MHz ( period = 6.193 ns )               ; inst53      ; inst53                                          ; data_is_not_valid    ; data_is_not_valid    ; 0            ;
; Clock Setup: 'cache_hit'            ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53      ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_hit            ; cache_hit            ; 0            ;
; Clock Setup: 'fetch_strob'          ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48      ; inst48                                          ; fetch_strob          ; fetch_strob          ; 0            ;
; Clock Setup: 'clk'                  ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53      ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; clk                  ; clk                  ; 0            ;
; Clock Hold: 'operand_2_type[1]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53      ; inst53                                          ; operand_2_type[1]    ; operand_2_type[1]    ; 36           ;
; Clock Hold: 'operand_1_type[0]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst48      ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0]    ; operand_1_type[0]    ; 28           ;
; Clock Hold: 'operand_2_type[0]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53      ; inst53                                          ; operand_2_type[0]    ; operand_2_type[0]    ; 36           ;
; Clock Hold: 'operand_1_type[1]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53      ; inst53                                          ; operand_1_type[1]    ; operand_1_type[1]    ; 26           ;
; Clock Hold: 'stack_bus_is_busy'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53      ; inst53                                          ; stack_bus_is_busy    ; stack_bus_is_busy    ; 25           ;
; Clock Hold: 'cache_bus_is_busy'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53      ; inst53                                          ; cache_bus_is_busy    ; cache_bus_is_busy    ; 25           ;
; Clock Hold: 'register_bus_is_busy'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53      ; inst53                                          ; register_bus_is_busy ; register_bus_is_busy ; 25           ;
; Clock Hold: 'submit_stack_bus'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53      ; inst53                                          ; submit_stack_bus     ; submit_stack_bus     ; 25           ;
; Clock Hold: 'submit_registers_bus'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53      ; inst53                                          ; submit_registers_bus ; submit_registers_bus ; 25           ;
; Clock Hold: 'submit_cache_bus'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53      ; inst53                                          ; submit_cache_bus     ; submit_cache_bus     ; 25           ;
; Clock Hold: 'data_is_not_valid'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53      ; inst53                                          ; data_is_not_valid    ; data_is_not_valid    ; 25           ;
; Clock Hold: 'fetch_strob'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst48      ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; fetch_strob          ; fetch_strob          ; 10           ;
; Clock Hold: 'clk'                   ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst48      ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; clk                  ; clk                  ; 8            ;
; Clock Hold: 'cache_hit'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst48      ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_hit            ; cache_hit            ; 8            ;
; Total number of failed paths        ;                                          ;               ;                                                ;             ;                                                 ;                      ;                      ; 327          ;
+-------------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------+-------------------------------------------------+----------------------+----------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                  ;
+----------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name      ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; operand_2_type[0]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; operand_2_type[1]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; submit_stack_bus     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; operand_1_type[0]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; operand_1_type[1]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; submit_registers_bus ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; submit_cache_bus     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; data_is_not_valid    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; stack_bus_is_busy    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cache_bus_is_busy    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; register_bus_is_busy ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; fetch_strob          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cache_hit            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst66 ; inst66                                          ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; inst53                                          ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'operand_2_type[0]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 140.86 MHz ( period = 7.099 ns )               ; inst53 ; inst53                                          ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 188.82 MHz ( period = 5.296 ns )               ; inst48 ; inst48                                          ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 207.04 MHz ( period = 4.830 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 207.04 MHz ( period = 4.830 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 207.04 MHz ( period = 4.830 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 207.04 MHz ( period = 4.830 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 207.04 MHz ( period = 4.830 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 207.04 MHz ( period = 4.830 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 207.04 MHz ( period = 4.830 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 207.04 MHz ( period = 4.830 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 225.63 MHz ( period = 4.432 ns )               ; inst66 ; inst66                                          ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst49 ; inst49                                          ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'operand_2_type[1]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 134.14 MHz ( period = 7.455 ns )               ; inst53 ; inst53                                          ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 193.76 MHz ( period = 5.161 ns )               ; inst48 ; inst48                                          ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 457.67 MHz ( period = 2.185 ns )               ; inst66 ; inst66                                          ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst49 ; inst49                                          ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.451 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'submit_stack_bus'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 161.21 MHz ( period = 6.203 ns )               ; inst53 ; inst53                                          ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst66 ; inst66                                          ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.652 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'operand_1_type[0]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 147.62 MHz ( period = 6.774 ns )               ; inst53 ; inst53                                          ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 149.16 MHz ( period = 6.704 ns )               ; inst48 ; inst48                                          ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 178.79 MHz ( period = 5.593 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 178.79 MHz ( period = 5.593 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 178.79 MHz ( period = 5.593 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 178.79 MHz ( period = 5.593 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 178.79 MHz ( period = 5.593 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 178.79 MHz ( period = 5.593 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 178.79 MHz ( period = 5.593 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 178.79 MHz ( period = 5.593 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 243.49 MHz ( period = 4.107 ns )               ; inst66 ; inst66                                          ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.451 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'operand_1_type[1]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 158.18 MHz ( period = 6.322 ns )               ; inst53 ; inst53                                          ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 179.24 MHz ( period = 5.579 ns )               ; inst48 ; inst48                                          ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 215.05 MHz ( period = 4.650 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 215.05 MHz ( period = 4.650 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 215.05 MHz ( period = 4.650 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 215.05 MHz ( period = 4.650 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 215.05 MHz ( period = 4.650 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 215.05 MHz ( period = 4.650 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 215.05 MHz ( period = 4.650 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 215.05 MHz ( period = 4.650 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst66 ; inst66                                          ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'submit_registers_bus'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock           ; To Clock             ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 161.21 MHz ( period = 6.203 ns )               ; inst53 ; inst53                                          ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst66 ; inst66                                          ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.652 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'submit_cache_bus'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 161.21 MHz ( period = 6.203 ns )               ; inst53 ; inst53                                          ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst66 ; inst66                                          ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.652 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'data_is_not_valid'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 161.47 MHz ( period = 6.193 ns )               ; inst53 ; inst53                                          ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst66 ; inst66                                          ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.652 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'stack_bus_is_busy'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 158.18 MHz ( period = 6.322 ns )               ; inst53 ; inst53                                          ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst66 ; inst66                                          ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cache_bus_is_busy'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 158.18 MHz ( period = 6.322 ns )               ; inst53 ; inst53                                          ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst66 ; inst66                                          ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'register_bus_is_busy'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock           ; To Clock             ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 158.18 MHz ( period = 6.322 ns )               ; inst53 ; inst53                                          ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst66 ; inst66                                          ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 1.652 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'fetch_strob'                                                                                                                                                                                                        ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; inst53                                          ; fetch_strob ; fetch_strob ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; fetch_strob ; fetch_strob ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.652 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cache_hit'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; inst53                                          ; cache_hit  ; cache_hit ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; cache_hit  ; cache_hit ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.652 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                ;
+------------------------------------------+--------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'operand_2_type[0]'                                                                                                                                                                                                  ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; inst48                                          ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst66 ; inst66                                          ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; inst63                                          ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'operand_2_type[1]'                                                                                                                                                                                                  ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; inst48                                          ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst66 ; inst66                                          ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; inst63                                          ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'submit_stack_bus'                                                                                                                                                                                                 ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock       ; To Clock         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.652 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'operand_1_type[0]'                                                                                                                                                                                                  ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; inst48                                          ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst66 ; inst66                                          ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; inst63                                          ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'operand_1_type[1]'                                                                                                                                                                                                  ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; inst48                                          ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 1.451 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'submit_registers_bus'                                                                                                                                                                                                     ;
+------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock           ; To Clock             ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.652 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'submit_cache_bus'                                                                                                                                                                                                 ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock       ; To Clock         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.652 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'data_is_not_valid'                                                                                                                                                                                                  ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.652 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'stack_bus_is_busy'                                                                                                                                                                                                  ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; stack_bus_is_busy ; stack_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cache_bus_is_busy'                                                                                                                                                                                                  ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'register_bus_is_busy'                                                                                                                                                                                                     ;
+------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock           ; To Clock             ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; register_bus_is_busy ; register_bus_is_busy ; None                       ; None                       ; 1.652 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'fetch_strob'                                                                                                                                                                                            ;
+------------------------------------------+--------+-------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; fetch_strob ; fetch_strob ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; inst48                                          ; fetch_strob ; fetch_strob ; None                       ; None                       ; 0.396 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cache_hit'                                                                                                                                                                                           ;
+------------------------------------------+--------+-------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_hit  ; cache_hit ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_hit  ; cache_hit ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_hit  ; cache_hit ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_hit  ; cache_hit ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_hit  ; cache_hit ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_hit  ; cache_hit ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_hit  ; cache_hit ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_hit  ; cache_hit ; None                       ; None                       ; 1.652 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------------------------------------------------+----------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From    ; To                                              ; To Clock             ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------------------------------------------------+----------------------+
; N/A                                     ; None                                                ; 1.078 ns   ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_hit            ;
; N/A                                     ; None                                                ; 0.891 ns   ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; cache_hit            ;
; N/A                                     ; None                                                ; 0.828 ns   ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.722 ns   ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_hit            ;
; N/A                                     ; None                                                ; 0.641 ns   ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.533 ns   ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; cache_hit            ;
; N/A                                     ; None                                                ; 0.472 ns   ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.406 ns   ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; cache_hit            ;
; N/A                                     ; None                                                ; 0.283 ns   ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.214 ns   ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_hit            ;
; N/A                                     ; None                                                ; 0.191 ns   ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; cache_hit            ;
; N/A                                     ; None                                                ; 0.156 ns   ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.125 ns   ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; cache_hit            ;
; N/A                                     ; None                                                ; 0.124 ns   ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_hit            ;
; N/A                                     ; None                                                ; 0.057 ns   ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; cache_hit            ;
; N/A                                     ; None                                                ; 0.008 ns   ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_hit            ;
; N/A                                     ; None                                                ; 0.000 ns   ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_hit            ;
; N/A                                     ; None                                                ; -0.036 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; fetch_strob          ;
; N/A                                     ; None                                                ; -0.049 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; cache_hit            ;
; N/A                                     ; None                                                ; -0.059 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; fetch_strob          ;
; N/A                                     ; None                                                ; -0.093 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_hit            ;
; N/A                                     ; None                                                ; -0.111 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_hit            ;
; N/A                                     ; None                                                ; -0.113 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -0.125 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; fetch_strob          ;
; N/A                                     ; None                                                ; -0.126 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; fetch_strob          ;
; N/A                                     ; None                                                ; -0.172 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; cache_hit            ;
; N/A                                     ; None                                                ; -0.193 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; fetch_strob          ;
; N/A                                     ; None                                                ; -0.242 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; fetch_strob          ;
; N/A                                     ; None                                                ; -0.250 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; fetch_strob          ;
; N/A                                     ; None                                                ; -0.269 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -0.299 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; fetch_strob          ;
; N/A                                     ; None                                                ; -0.300 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -0.343 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; fetch_strob          ;
; N/A                                     ; None                                                ; -0.361 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; fetch_strob          ;
; N/A                                     ; None                                                ; -0.422 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; fetch_strob          ;
; N/A                                     ; None                                                ; -0.450 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -0.456 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -0.469 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -0.625 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -0.637 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -0.658 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -0.680 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -0.687 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; clk                  ;
; N/A                                     ; None                                                ; -0.785 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -0.806 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -0.814 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -0.867 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -0.874 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; clk                  ;
; N/A                                     ; None                                                ; -0.941 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -0.977 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -0.995 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.000 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -1.036 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.043 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; clk                  ;
; N/A                                     ; None                                                ; -1.066 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -1.067 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -1.122 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.133 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -1.134 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -1.156 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -1.183 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -1.191 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -1.222 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -1.223 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -1.225 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.232 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; clk                  ;
; N/A                                     ; None                                                ; -1.240 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -1.284 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -1.290 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -1.302 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -1.314 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.337 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.339 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -1.347 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -1.352 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.359 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; clk                  ;
; N/A                                     ; None                                                ; -1.363 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; -1.396 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -1.403 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.404 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.440 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -1.458 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -1.471 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.519 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; -1.520 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.528 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.544 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.551 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; clk                  ;
; N/A                                     ; None                                                ; -1.567 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.574 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; clk                  ;
; N/A                                     ; None                                                ; -1.577 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.621 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.633 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.634 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.639 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.640 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; clk                  ;
; N/A                                     ; None                                                ; -1.641 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; clk                  ;
; N/A                                     ; None                                                ; -1.700 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; -1.701 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.708 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; clk                  ;
; N/A                                     ; None                                                ; -1.750 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.757 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; clk                  ;
; N/A                                     ; None                                                ; -1.758 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.765 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; clk                  ;
; N/A                                     ; None                                                ; -1.807 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.814 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; clk                  ;
; N/A                                     ; None                                                ; -1.851 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.858 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; clk                  ;
; N/A                                     ; None                                                ; -1.869 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.876 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; clk                  ;
; N/A                                     ; None                                                ; -1.930 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; -1.937 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; clk                  ;
; N/A                                     ; None                                                ; -2.454 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -2.641 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -2.810 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -2.826 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -2.999 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.013 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.126 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.182 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.254 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -3.318 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.333 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -3.341 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.371 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.407 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.408 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.441 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -3.475 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.475 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -3.498 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.520 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -3.524 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.532 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.581 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.610 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -3.625 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.643 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.662 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -3.689 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -3.690 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.702 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; -3.704 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; -3.713 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.751 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; -3.779 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.780 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.799 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -3.831 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -3.847 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.878 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -3.889 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; -3.896 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.904 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.926 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -3.938 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; -3.953 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -3.997 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -4.005 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.015 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -4.020 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.058 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; -4.076 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; -4.107 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; -4.118 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.141 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.147 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.197 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.207 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.208 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.220 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.247 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; -4.275 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.286 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.287 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.296 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; -4.324 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.332 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.339 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.354 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.362 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.374 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; -4.381 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.403 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.411 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.423 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; -4.425 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.428 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.429 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.443 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.460 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.496 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.504 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.504 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.522 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.545 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.553 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; -4.566 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; -4.583 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ;
; N/A                                     ; None                                                ; -4.589 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; register_bus_is_busy ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;         ;                                                 ;                      ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------------------------------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+-----------------------+----------------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                            ; To                    ; From Clock           ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+-----------------------+----------------------+
; N/A                                     ; None                                                ; 17.608 ns  ; inst53                                          ; set_cache_bus_busy    ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 17.184 ns  ; inst53                                          ; job_is_done           ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 17.107 ns  ; inst53                                          ; set_register_bus_busy ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 17.062 ns  ; inst53                                          ; set_cache_bus_busy    ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 17.053 ns  ; inst53                                          ; set_cache_bus_busy    ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 16.638 ns  ; inst53                                          ; job_is_done           ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 16.629 ns  ; inst53                                          ; job_is_done           ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 16.561 ns  ; inst53                                          ; set_register_bus_busy ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 16.552 ns  ; inst53                                          ; set_register_bus_busy ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 16.137 ns  ; inst48                                          ; set_cache_bus_busy    ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 16.094 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 16.075 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 15.978 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 15.963 ns  ; inst53                                          ; set_cache_bus_busy    ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 15.914 ns  ; inst53                                          ; set_cache_bus_busy    ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 15.795 ns  ; inst53                                          ; set_stack_bus_busy    ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 15.773 ns  ; inst53                                          ; set_cache_bus_busy    ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 15.687 ns  ; inst53                                          ; set_cache_bus_busy    ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 15.636 ns  ; inst48                                          ; set_register_bus_busy ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 15.626 ns  ; inst48                                          ; job_is_done           ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 15.591 ns  ; inst48                                          ; set_cache_bus_busy    ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 15.582 ns  ; inst48                                          ; set_cache_bus_busy    ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 15.548 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 15.545 ns  ; inst53                                          ; set_cache_bus_busy    ; submit_registers_bus ;
; N/A                                     ; None                                                ; 15.539 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 15.539 ns  ; inst53                                          ; job_is_done           ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 15.529 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 15.520 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 15.490 ns  ; inst53                                          ; job_is_done           ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 15.466 ns  ; inst53                                          ; set_cache_bus_busy    ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 15.464 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 15.462 ns  ; inst53                                          ; set_register_bus_busy ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 15.432 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 15.423 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 15.413 ns  ; inst53                                          ; set_register_bus_busy ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 15.349 ns  ; inst53                                          ; job_is_done           ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 15.272 ns  ; inst53                                          ; set_register_bus_busy ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 15.263 ns  ; inst53                                          ; job_is_done           ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 15.249 ns  ; inst53                                          ; set_stack_bus_busy    ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 15.240 ns  ; inst53                                          ; set_stack_bus_busy    ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 15.186 ns  ; inst53                                          ; set_register_bus_busy ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 15.121 ns  ; inst53                                          ; job_is_done           ; submit_registers_bus ;
; N/A                                     ; None                                                ; 15.090 ns  ; inst48                                          ; set_register_bus_busy ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 15.081 ns  ; inst48                                          ; set_register_bus_busy ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 15.080 ns  ; inst48                                          ; job_is_done           ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 15.071 ns  ; inst48                                          ; job_is_done           ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 15.044 ns  ; inst53                                          ; set_register_bus_busy ; submit_registers_bus ;
; N/A                                     ; None                                                ; 15.042 ns  ; inst53                                          ; job_is_done           ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 15.038 ns  ; inst53                                          ; set_cache_bus_busy    ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 14.965 ns  ; inst53                                          ; set_register_bus_busy ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 14.954 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_data[4]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.918 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.918 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_data[6]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.909 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.753 ns  ; inst48                                          ; set_data_busy         ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.666 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_data[1]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.666 ns  ; inst53                                          ; set_cache_bus_busy    ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 14.633 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_data[5]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.627 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_data[3]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.614 ns  ; inst53                                          ; job_is_done           ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 14.611 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_data[5]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.595 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_data[4]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.537 ns  ; inst53                                          ; set_register_bus_busy ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 14.495 ns  ; inst53                                          ; read_strob            ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.492 ns  ; inst48                                          ; set_cache_bus_busy    ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 14.457 ns  ; inst48                                          ; request_registers_bus ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.449 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 14.443 ns  ; inst48                                          ; set_cache_bus_busy    ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 14.430 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 14.408 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_data[4]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.400 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 14.399 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_data[4]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.381 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 14.372 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_data[6]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.363 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_data[6]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.362 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_data[1]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.333 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 14.324 ns  ; inst48                                          ; set_stack_bus_busy    ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.319 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_data[2]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.302 ns  ; inst48                                          ; set_cache_bus_busy    ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 14.284 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 14.259 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 14.242 ns  ; inst53                                          ; job_is_done           ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 14.240 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 14.216 ns  ; inst48                                          ; set_cache_bus_busy    ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 14.207 ns  ; inst48                                          ; set_data_busy         ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.198 ns  ; inst48                                          ; set_data_busy         ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.190 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_data[3]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.173 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 14.165 ns  ; inst53                                          ; set_register_bus_busy ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 14.154 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 14.150 ns  ; inst53                                          ; set_stack_bus_busy    ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 14.143 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 14.138 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_data[0]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.137 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_data[6]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.120 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_data[1]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.111 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_data[1]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.101 ns  ; inst53                                          ; set_stack_bus_busy    ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 14.087 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_data[5]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.081 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_data[3]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.078 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_data[5]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.074 ns  ; inst48                                          ; set_cache_bus_busy    ; submit_registers_bus ;
; N/A                                     ; None                                                ; 14.072 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_data[3]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.065 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_data[5]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.057 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 14.056 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_data[5]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.049 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_data[4]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.040 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_data[4]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.031 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 14.012 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.995 ns  ; inst48                                          ; set_cache_bus_busy    ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.991 ns  ; inst48                                          ; set_register_bus_busy ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.981 ns  ; inst48                                          ; job_is_done           ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.960 ns  ; inst53                                          ; set_stack_bus_busy    ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 13.952 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.949 ns  ; inst53                                          ; read_strob            ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.942 ns  ; inst48                                          ; set_register_bus_busy ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 13.940 ns  ; inst53                                          ; read_strob            ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.933 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.932 ns  ; inst48                                          ; job_is_done           ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 13.915 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.911 ns  ; inst48                                          ; request_registers_bus ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.902 ns  ; inst48                                          ; request_registers_bus ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.874 ns  ; inst53                                          ; set_stack_bus_busy    ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.836 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.832 ns  ; inst48                                          ; request_stack_bus     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 13.819 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.816 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_data[1]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.807 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_data[1]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.801 ns  ; inst48                                          ; set_register_bus_busy ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 13.791 ns  ; inst48                                          ; job_is_done           ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 13.778 ns  ; inst48                                          ; set_stack_bus_busy    ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.773 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_data[2]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.770 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 13.769 ns  ; inst48                                          ; set_stack_bus_busy    ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.764 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_data[2]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.756 ns  ; inst48                                          ; request_cache_bus     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 13.732 ns  ; inst53                                          ; set_stack_bus_busy    ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.715 ns  ; inst48                                          ; set_register_bus_busy ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.705 ns  ; inst48                                          ; job_is_done           ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.653 ns  ; inst53                                          ; set_stack_bus_busy    ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.644 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_data[3]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.635 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_data[3]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.629 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 13.592 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_data[0]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.591 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_data[6]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.583 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_data[0]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.582 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_data[6]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.573 ns  ; inst48                                          ; set_register_bus_busy ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.567 ns  ; inst48                                          ; set_cache_bus_busy    ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.563 ns  ; inst48                                          ; job_is_done           ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.543 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.524 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.505 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.494 ns  ; inst48                                          ; set_register_bus_busy ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.484 ns  ; inst48                                          ; job_is_done           ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.408 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.401 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.322 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.309 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_data[4]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.286 ns  ; inst48                                          ; request_stack_bus     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.277 ns  ; inst48                                          ; request_stack_bus     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.273 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_data[6]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.260 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_data[4]     ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 13.225 ns  ; inst53                                          ; set_stack_bus_busy    ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.224 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_data[6]     ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 13.210 ns  ; inst48                                          ; request_cache_bus     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.201 ns  ; inst48                                          ; request_cache_bus     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.195 ns  ; inst48                                          ; set_cache_bus_busy    ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 13.152 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 13.133 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 13.119 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_data[4]     ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 13.108 ns  ; inst48                                          ; set_data_busy         ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.083 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_data[6]     ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 13.066 ns  ; inst48                                          ; set_register_bus_busy ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.059 ns  ; inst48                                          ; set_data_busy         ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 13.056 ns  ; inst48                                          ; job_is_done           ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.036 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 13.033 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_data[4]     ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 13.024 ns  ; inst48                                          ; read_strob            ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 13.021 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_data[1]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.997 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_data[6]     ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 12.988 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_data[5]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.982 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_data[3]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.972 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_data[1]     ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 12.966 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_data[5]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.950 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_data[4]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.939 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_data[5]     ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 12.933 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_data[3]     ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 12.918 ns  ; inst48                                          ; set_data_busy         ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 12.917 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_data[5]     ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 12.901 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_data[4]     ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 12.899 ns  ; inst53                                          ; set_cache_bus_busy    ; clk                  ;
; N/A                                     ; None                                                ; 12.894 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 12.891 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_data[4]     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 12.855 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_data[6]     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 12.853 ns  ; inst53                                          ; set_stack_bus_busy    ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 12.850 ns  ; inst53                                          ; read_strob            ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.832 ns  ; inst48                                          ; set_data_busy         ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 12.831 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_data[1]     ; operand_1_type[1]    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                 ;                       ;                      ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------+
; tpd                                                                                     ;
+-------+-------------------+-----------------+-------------------+-----------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From              ; To                    ;
+-------+-------------------+-----------------+-------------------+-----------------------+
; N/A   ; None              ; 9.358 ns        ; fetch_strob       ; job_is_done           ;
; N/A   ; None              ; 8.320 ns        ; operand_2_type[0] ; set_cache_bus_busy    ;
; N/A   ; None              ; 8.090 ns        ; operand_1_type[0] ; set_cache_bus_busy    ;
; N/A   ; None              ; 7.936 ns        ; operand_2_type[0] ; set_register_bus_busy ;
; N/A   ; None              ; 7.897 ns        ; fetch_strob       ; request_registers_bus ;
; N/A   ; None              ; 7.706 ns        ; operand_1_type[0] ; set_register_bus_busy ;
; N/A   ; None              ; 7.427 ns        ; operand_2_type[1] ; set_cache_bus_busy    ;
; N/A   ; None              ; 7.271 ns        ; operand_1_type[1] ; set_cache_bus_busy    ;
; N/A   ; None              ; 7.266 ns        ; fetch_strob       ; request_stack_bus     ;
; N/A   ; None              ; 7.056 ns        ; operand_2_type[1] ; set_register_bus_busy ;
; N/A   ; None              ; 6.949 ns        ; operand_2_type[0] ; set_data_busy         ;
; N/A   ; None              ; 6.900 ns        ; operand_1_type[1] ; set_register_bus_busy ;
; N/A   ; None              ; 6.862 ns        ; clk               ; clk_out               ;
; N/A   ; None              ; 6.782 ns        ; operand_2_type[0] ; request_registers_bus ;
; N/A   ; None              ; 6.719 ns        ; operand_1_type[0] ; set_data_busy         ;
; N/A   ; None              ; 6.552 ns        ; operand_1_type[0] ; request_registers_bus ;
; N/A   ; None              ; 6.538 ns        ; operand_2_type[1] ; set_data_busy         ;
; N/A   ; None              ; 6.510 ns        ; operand_2_type[0] ; set_stack_bus_busy    ;
; N/A   ; None              ; 6.382 ns        ; operand_1_type[1] ; set_data_busy         ;
; N/A   ; None              ; 6.280 ns        ; operand_1_type[0] ; set_stack_bus_busy    ;
; N/A   ; None              ; 6.157 ns        ; operand_2_type[0] ; request_stack_bus     ;
; N/A   ; None              ; 6.111 ns        ; operand_2_type[1] ; request_registers_bus ;
; N/A   ; None              ; 5.955 ns        ; operand_1_type[1] ; request_registers_bus ;
; N/A   ; None              ; 5.952 ns        ; operand_2_type[0] ; request_cache_bus     ;
; N/A   ; None              ; 5.927 ns        ; operand_1_type[0] ; request_stack_bus     ;
; N/A   ; None              ; 5.722 ns        ; operand_1_type[0] ; request_cache_bus     ;
; N/A   ; None              ; 5.616 ns        ; operand_2_type[1] ; set_stack_bus_busy    ;
; N/A   ; None              ; 5.541 ns        ; operand_2_type[1] ; request_cache_bus     ;
; N/A   ; None              ; 5.476 ns        ; operand_2_type[1] ; request_stack_bus     ;
; N/A   ; None              ; 5.460 ns        ; operand_1_type[1] ; set_stack_bus_busy    ;
; N/A   ; None              ; 5.441 ns        ; fetch_strob       ; set_data_busy         ;
; N/A   ; None              ; 5.385 ns        ; operand_1_type[1] ; request_cache_bus     ;
; N/A   ; None              ; 5.320 ns        ; operand_1_type[1] ; request_stack_bus     ;
; N/A   ; None              ; 5.191 ns        ; cache_hit         ; set_data_busy         ;
; N/A   ; None              ; 4.444 ns        ; fetch_strob       ; request_cache_bus     ;
+-------+-------------------+-----------------+-------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+-------------------------------------------------+----------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From    ; To                                              ; To Clock             ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+-------------------------------------------------+----------------------+
; N/A                                     ; None                                                ; 6.885 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.824 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.806 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.762 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.713 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.705 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.656 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.589 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.588 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.522 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.499 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.339 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 6.330 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 6.307 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.278 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 6.269 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 6.260 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 6.251 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 6.216 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 6.207 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 6.180 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 6.167 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 6.159 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 6.158 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 6.150 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 6.110 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 6.101 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 6.043 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 6.042 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 6.034 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 6.033 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 5.991 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 5.976 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 5.967 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 5.953 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 5.944 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 5.822 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 5.761 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 5.752 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 5.635 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 5.634 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 5.625 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 5.445 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 5.436 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 5.276 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 5.267 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 5.240 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 5.191 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 5.179 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 5.161 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 5.130 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 5.117 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 5.112 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 5.089 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 5.080 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 5.068 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 5.068 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 5.060 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 5.050 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 5.019 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 5.011 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 5.011 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 4.989 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.971 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.964 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.962 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 4.944 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 4.943 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 4.927 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.903 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.895 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 4.894 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 4.885 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.878 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.877 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 4.870 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.854 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 4.841 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.828 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 4.822 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.821 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.805 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 4.792 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.784 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.761 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.754 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.753 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.743 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.743 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.735 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.699 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.687 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.682 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.668 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.667 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.664 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.664 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.662 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 4.650 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.642 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.620 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.613 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 4.601 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.593 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.578 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.571 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.563 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.535 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 4.526 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.525 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.514 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.486 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 4.472 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.459 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.447 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.446 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.436 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.386 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.380 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.357 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.346 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 4.345 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.315 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 4.297 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 4.259 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.254 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 4.244 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.236 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 4.192 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 4.177 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 4.165 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.156 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 4.143 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 4.135 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 4.128 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 4.117 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 4.086 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 4.070 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.038 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 4.019 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 4.018 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 3.990 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 3.987 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 3.952 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 3.943 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.941 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; register_bus_is_busy ;
; N/A                                     ; None                                                ; 3.929 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 3.928 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 3.901 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 3.882 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.864 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.849 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 3.820 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.800 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 3.771 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.763 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.759 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 3.737 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 3.714 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.714 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; stack_bus_is_busy    ;
; N/A                                     ; None                                                ; 3.680 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 3.647 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.646 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.610 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 3.580 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.572 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ;
; N/A                                     ; None                                                ; 3.557 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.493 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_bus_is_busy    ;
; N/A                                     ; None                                                ; 3.421 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 3.365 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.252 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 3.238 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 3.065 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 3.049 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 2.880 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 2.693 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 2.176 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; clk                  ;
; N/A                                     ; None                                                ; 2.115 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; clk                  ;
; N/A                                     ; None                                                ; 2.097 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; clk                  ;
; N/A                                     ; None                                                ; 2.053 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; clk                  ;
; N/A                                     ; None                                                ; 2.004 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; clk                  ;
; N/A                                     ; None                                                ; 1.996 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; clk                  ;
; N/A                                     ; None                                                ; 1.947 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; clk                  ;
; N/A                                     ; None                                                ; 1.880 ns  ; data[0] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; clk                  ;
; N/A                                     ; None                                                ; 1.879 ns  ; data[6] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; clk                  ;
; N/A                                     ; None                                                ; 1.813 ns  ; data[4] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; clk                  ;
; N/A                                     ; None                                                ; 1.790 ns  ; data[2] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; clk                  ;
; N/A                                     ; None                                                ; 1.598 ns  ; data[2] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; clk                  ;
; N/A                                     ; None                                                ; 1.471 ns  ; data[1] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; clk                  ;
; N/A                                     ; None                                                ; 1.282 ns  ; data[1] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; clk                  ;
; N/A                                     ; None                                                ; 1.113 ns  ; data[7] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; clk                  ;
; N/A                                     ; None                                                ; 0.926 ns  ; data[7] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; clk                  ;
; N/A                                     ; None                                                ; 0.661 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.600 ns  ; data[5] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.582 ns  ; data[6] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.538 ns  ; data[0] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.489 ns  ; data[3] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.481 ns  ; data[4] ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.432 ns  ; data[5] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; fetch_strob          ;
; N/A                                     ; None                                                ; 0.411 ns  ; data[3] ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; cache_hit            ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;         ;                                                 ;                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+-------------------------------------------------+----------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat May 05 14:02:50 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "operand_2_type[0]" is an undefined clock
    Info: Assuming node "operand_2_type[1]" is an undefined clock
    Info: Assuming node "submit_stack_bus" is an undefined clock
    Info: Assuming node "operand_1_type[0]" is an undefined clock
    Info: Assuming node "operand_1_type[1]" is an undefined clock
    Info: Assuming node "submit_registers_bus" is an undefined clock
    Info: Assuming node "submit_cache_bus" is an undefined clock
    Info: Assuming node "data_is_not_valid" is an undefined clock
    Info: Assuming node "stack_bus_is_busy" is an undefined clock
    Info: Assuming node "cache_bus_is_busy" is an undefined clock
    Info: Assuming node "register_bus_is_busy" is an undefined clock
    Info: Assuming node "fetch_strob" is an undefined clock
    Info: Assuming node "cache_hit" is an undefined clock
Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst83~0" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst83" as buffer
    Info: Detected ripple clock "inst63" as buffer
    Info: Detected ripple clock "inst49" as buffer
    Info: Detected gated clock "lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout" as buffer
    Info: Detected gated clock "inst64" as buffer
    Info: Detected ripple clock "inst66" as buffer
    Info: Detected gated clock "lpm_compare6:inst3|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout" as buffer
    Info: Detected gated clock "lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "inst56" as buffer
    Info: Detected gated clock "lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout" as buffer
    Info: Detected gated clock "lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0" as buffer
    Info: Detected ripple clock "inst48" as buffer
    Info: Detected gated clock "lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "inst59" as buffer
    Info: Detected ripple clock "inst53" as buffer
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "inst53" and destination register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.239 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: 2: + IC(0.223 ns) + CELL(0.053 ns) = 0.276 ns; Loc. = LCCOMB_X3_Y1_N18; Fanout = 8; COMB Node = 'inst90~0'
            Info: 3: + IC(0.217 ns) + CELL(0.746 ns) = 1.239 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 0.799 ns ( 64.49 % )
            Info: Total interconnect delay = 0.440 ns ( 35.51 % )
        Info: - Smallest clock skew is 0.221 ns
            Info: + Shortest clock path from clock "clk" to destination register is 6.910 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E17; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(1.648 ns) + CELL(0.053 ns) = 2.538 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
                Info: 3: + IC(0.213 ns) + CELL(0.712 ns) = 3.463 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
                Info: 4: + IC(0.210 ns) + CELL(0.053 ns) = 3.726 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
                Info: 5: + IC(1.912 ns) + CELL(0.000 ns) = 5.638 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~clkctrl'
                Info: 6: + IC(0.654 ns) + CELL(0.618 ns) = 6.910 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
                Info: Total cell delay = 2.273 ns ( 32.89 % )
                Info: Total interconnect delay = 4.637 ns ( 67.11 % )
            Info: - Longest clock path from clock "clk" to source register is 6.689 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E17; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(1.648 ns) + CELL(0.053 ns) = 2.538 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
                Info: 3: + IC(0.213 ns) + CELL(0.712 ns) = 3.463 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
                Info: 4: + IC(0.210 ns) + CELL(0.053 ns) = 3.726 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
                Info: 5: + IC(0.488 ns) + CELL(0.053 ns) = 4.267 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
                Info: 6: + IC(0.303 ns) + CELL(0.712 ns) = 5.282 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
                Info: 7: + IC(0.524 ns) + CELL(0.053 ns) = 5.859 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
                Info: 8: + IC(0.212 ns) + CELL(0.618 ns) = 6.689 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
                Info: Total cell delay = 3.091 ns ( 46.21 % )
                Info: Total interconnect delay = 3.598 ns ( 53.79 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "operand_2_type[0]" has Internal fmax of 140.86 MHz between source register "inst53" and destination register "inst53" (period= 7.099 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -6.519 ns
        Info: + Shortest clock path from clock "operand_2_type[0]" to destination register is 4.879 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; CLK Node = 'operand_2_type[0]'
            Info: 2: + IC(1.663 ns) + CELL(0.154 ns) = 2.681 ns; Loc. = LCCOMB_X5_Y1_N26; Fanout = 11; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 2.953 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.464 ns) + CELL(0.154 ns) = 3.571 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.250 ns) + CELL(0.228 ns) = 4.049 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 6: + IC(0.212 ns) + CELL(0.618 ns) = 4.879 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 2.071 ns ( 42.45 % )
            Info: Total interconnect delay = 2.808 ns ( 57.55 % )
        Info: - Longest clock path from clock "operand_2_type[0]" to source register is 11.398 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; CLK Node = 'operand_2_type[0]'
            Info: 2: + IC(1.666 ns) + CELL(0.154 ns) = 2.684 ns; Loc. = LCCOMB_X5_Y1_N4; Fanout = 1; COMB Node = 'inst83~0'
            Info: 3: + IC(0.197 ns) + CELL(0.053 ns) = 2.934 ns; Loc. = LCCOMB_X5_Y1_N12; Fanout = 1; COMB Node = 'inst83'
            Info: 4: + IC(0.684 ns) + CELL(0.712 ns) = 4.330 ns; Loc. = LCFF_X3_Y2_N25; Fanout = 5; REG Node = 'inst49'
            Info: 5: + IC(0.489 ns) + CELL(0.053 ns) = 4.872 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 6: + IC(0.482 ns) + CELL(0.712 ns) = 6.066 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 7: + IC(0.481 ns) + CELL(0.154 ns) = 6.701 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.321 ns) + CELL(0.225 ns) = 7.247 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 8.172 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 8.435 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 11: + IC(0.488 ns) + CELL(0.053 ns) = 8.976 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 12: + IC(0.303 ns) + CELL(0.712 ns) = 9.991 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 13: + IC(0.524 ns) + CELL(0.053 ns) = 10.568 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 14: + IC(0.212 ns) + CELL(0.618 ns) = 11.398 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 5.128 ns ( 44.99 % )
            Info: Total interconnect delay = 6.270 ns ( 55.01 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "operand_2_type[1]" has Internal fmax of 134.14 MHz between source register "inst53" and destination register "inst53" (period= 7.455 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -6.875 ns
        Info: + Shortest clock path from clock "operand_2_type[1]" to destination register is 3.977 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 2; CLK Node = 'operand_2_type[1]'
            Info: 2: + IC(1.060 ns) + CELL(0.272 ns) = 2.142 ns; Loc. = LCCOMB_X5_Y1_N22; Fanout = 8; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.474 ns) + CELL(0.053 ns) = 2.669 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 3.147 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.977 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.981 ns ( 49.81 % )
            Info: Total interconnect delay = 1.996 ns ( 50.19 % )
        Info: - Longest clock path from clock "operand_2_type[1]" to source register is 10.852 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 2; CLK Node = 'operand_2_type[1]'
            Info: 2: + IC(1.056 ns) + CELL(0.272 ns) = 2.138 ns; Loc. = LCCOMB_X5_Y1_N4; Fanout = 1; COMB Node = 'inst83~0'
            Info: 3: + IC(0.197 ns) + CELL(0.053 ns) = 2.388 ns; Loc. = LCCOMB_X5_Y1_N12; Fanout = 1; COMB Node = 'inst83'
            Info: 4: + IC(0.684 ns) + CELL(0.712 ns) = 3.784 ns; Loc. = LCFF_X3_Y2_N25; Fanout = 5; REG Node = 'inst49'
            Info: 5: + IC(0.489 ns) + CELL(0.053 ns) = 4.326 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 6: + IC(0.482 ns) + CELL(0.712 ns) = 5.520 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 7: + IC(0.481 ns) + CELL(0.154 ns) = 6.155 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.321 ns) + CELL(0.225 ns) = 6.701 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 7.626 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 7.889 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 11: + IC(0.488 ns) + CELL(0.053 ns) = 8.430 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 12: + IC(0.303 ns) + CELL(0.712 ns) = 9.445 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 13: + IC(0.524 ns) + CELL(0.053 ns) = 10.022 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 14: + IC(0.212 ns) + CELL(0.618 ns) = 10.852 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 5.192 ns ( 47.84 % )
            Info: Total interconnect delay = 5.660 ns ( 52.16 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "submit_stack_bus" has Internal fmax of 161.21 MHz between source register "inst53" and destination register "inst53" (period= 6.203 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -5.623 ns
        Info: + Shortest clock path from clock "submit_stack_bus" to destination register is 3.205 ns
            Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 1; CLK Node = 'submit_stack_bus'
            Info: 2: + IC(0.763 ns) + CELL(0.053 ns) = 1.596 ns; Loc. = LCCOMB_X2_Y1_N4; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 3: + IC(0.290 ns) + CELL(0.053 ns) = 1.939 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.211 ns) + CELL(0.225 ns) = 2.375 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.205 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.729 ns ( 53.95 % )
            Info: Total interconnect delay = 1.476 ns ( 46.05 % )
        Info: - Longest clock path from clock "submit_stack_bus" to source register is 8.828 ns
            Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 1; CLK Node = 'submit_stack_bus'
            Info: 2: + IC(0.763 ns) + CELL(0.053 ns) = 1.596 ns; Loc. = LCCOMB_X2_Y1_N4; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 3: + IC(0.290 ns) + CELL(0.053 ns) = 1.939 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.209 ns) + CELL(0.154 ns) = 2.302 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 3.496 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 4.131 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 4.677 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 5.602 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 5.865 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 6.406 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 7.421 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 7.998 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 8.828 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.332 ns ( 49.07 % )
            Info: Total interconnect delay = 4.496 ns ( 50.93 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "operand_1_type[0]" has Internal fmax of 147.62 MHz between source register "inst53" and destination register "inst53" (period= 6.774 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -6.194 ns
        Info: + Shortest clock path from clock "operand_1_type[0]" to destination register is 4.649 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 2; CLK Node = 'operand_1_type[0]'
            Info: 2: + IC(1.349 ns) + CELL(0.272 ns) = 2.451 ns; Loc. = LCCOMB_X5_Y1_N26; Fanout = 11; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 2.723 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.464 ns) + CELL(0.154 ns) = 3.341 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.250 ns) + CELL(0.228 ns) = 3.819 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 6: + IC(0.212 ns) + CELL(0.618 ns) = 4.649 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 2.155 ns ( 46.35 % )
            Info: Total interconnect delay = 2.494 ns ( 53.65 % )
        Info: - Longest clock path from clock "operand_1_type[0]" to source register is 10.843 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 2; CLK Node = 'operand_1_type[0]'
            Info: 2: + IC(1.349 ns) + CELL(0.272 ns) = 2.451 ns; Loc. = LCCOMB_X5_Y1_N26; Fanout = 11; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.517 ns) + CELL(0.225 ns) = 3.193 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 4: + IC(0.328 ns) + CELL(0.272 ns) = 3.793 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.252 ns) + CELL(0.272 ns) = 4.317 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 6: + IC(0.482 ns) + CELL(0.712 ns) = 5.511 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 7: + IC(0.481 ns) + CELL(0.154 ns) = 6.146 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.321 ns) + CELL(0.225 ns) = 6.692 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 7.617 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 7.880 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 11: + IC(0.488 ns) + CELL(0.053 ns) = 8.421 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 12: + IC(0.303 ns) + CELL(0.712 ns) = 9.436 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 13: + IC(0.524 ns) + CELL(0.053 ns) = 10.013 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 14: + IC(0.212 ns) + CELL(0.618 ns) = 10.843 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 5.163 ns ( 47.62 % )
            Info: Total interconnect delay = 5.680 ns ( 52.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "operand_1_type[1]" has Internal fmax of 158.18 MHz between source register "inst53" and destination register "inst53" (period= 6.322 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -5.742 ns
        Info: + Shortest clock path from clock "operand_1_type[1]" to destination register is 3.821 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 2; CLK Node = 'operand_1_type[1]'
            Info: 2: + IC(1.012 ns) + CELL(0.154 ns) = 1.986 ns; Loc. = LCCOMB_X5_Y1_N22; Fanout = 8; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.474 ns) + CELL(0.053 ns) = 2.513 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 2.991 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.821 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.873 ns ( 49.02 % )
            Info: Total interconnect delay = 1.948 ns ( 50.98 % )
        Info: - Longest clock path from clock "operand_1_type[1]" to source register is 9.563 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 2; CLK Node = 'operand_1_type[1]'
            Info: 2: + IC(1.012 ns) + CELL(0.154 ns) = 1.986 ns; Loc. = LCCOMB_X5_Y1_N22; Fanout = 8; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.474 ns) + CELL(0.053 ns) = 2.513 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.252 ns) + CELL(0.272 ns) = 3.037 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 4.231 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 4.866 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.412 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.337 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.600 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 7.141 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 8.156 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.733 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.563 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.591 ns ( 48.01 % )
            Info: Total interconnect delay = 4.972 ns ( 51.99 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "submit_registers_bus" has Internal fmax of 161.21 MHz between source register "inst53" and destination register "inst53" (period= 6.203 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -5.623 ns
        Info: + Shortest clock path from clock "submit_registers_bus" to destination register is 3.712 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W21; Fanout = 1; CLK Node = 'submit_registers_bus'
            Info: 2: + IC(0.942 ns) + CELL(0.053 ns) = 1.835 ns; Loc. = LCCOMB_X2_Y1_N24; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.339 ns) + CELL(0.272 ns) = 2.446 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.211 ns) + CELL(0.225 ns) = 2.882 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.712 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 2.008 ns ( 54.09 % )
            Info: Total interconnect delay = 1.704 ns ( 45.91 % )
        Info: - Longest clock path from clock "submit_registers_bus" to source register is 9.335 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W21; Fanout = 1; CLK Node = 'submit_registers_bus'
            Info: 2: + IC(0.942 ns) + CELL(0.053 ns) = 1.835 ns; Loc. = LCCOMB_X2_Y1_N24; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.339 ns) + CELL(0.272 ns) = 2.446 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.209 ns) + CELL(0.154 ns) = 2.809 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 4.003 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 4.638 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.184 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.109 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.372 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 6.913 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 7.928 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.505 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.335 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.611 ns ( 49.39 % )
            Info: Total interconnect delay = 4.724 ns ( 50.61 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "submit_cache_bus" has Internal fmax of 161.21 MHz between source register "inst53" and destination register "inst53" (period= 6.203 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -5.623 ns
        Info: + Shortest clock path from clock "submit_cache_bus" to destination register is 4.130 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'submit_cache_bus'
            Info: 2: + IC(1.215 ns) + CELL(0.228 ns) = 2.253 ns; Loc. = LCCOMB_X2_Y1_N24; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.339 ns) + CELL(0.272 ns) = 2.864 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.211 ns) + CELL(0.225 ns) = 3.300 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 4.130 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 2.153 ns ( 52.13 % )
            Info: Total interconnect delay = 1.977 ns ( 47.87 % )
        Info: - Longest clock path from clock "submit_cache_bus" to source register is 9.753 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'submit_cache_bus'
            Info: 2: + IC(1.215 ns) + CELL(0.228 ns) = 2.253 ns; Loc. = LCCOMB_X2_Y1_N24; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.339 ns) + CELL(0.272 ns) = 2.864 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.209 ns) + CELL(0.154 ns) = 3.227 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 4.421 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 5.056 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.602 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.527 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.790 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 7.331 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 8.346 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.923 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.753 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.756 ns ( 48.76 % )
            Info: Total interconnect delay = 4.997 ns ( 51.24 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "data_is_not_valid" has Internal fmax of 161.47 MHz between source register "inst53" and destination register "inst53" (period= 6.193 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -5.613 ns
        Info: + Shortest clock path from clock "data_is_not_valid" to destination register is 2.843 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 2; CLK Node = 'data_is_not_valid'
            Info: 2: + IC(0.827 ns) + CELL(0.346 ns) = 2.013 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.843 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.804 ns ( 63.45 % )
            Info: Total interconnect delay = 1.039 ns ( 36.55 % )
        Info: - Longest clock path from clock "data_is_not_valid" to source register is 8.456 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 2; CLK Node = 'data_is_not_valid'
            Info: 2: + IC(0.818 ns) + CELL(0.272 ns) = 1.930 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 3: + IC(0.482 ns) + CELL(0.712 ns) = 3.124 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 4: + IC(0.481 ns) + CELL(0.154 ns) = 3.759 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 5: + IC(0.321 ns) + CELL(0.225 ns) = 4.305 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 5.230 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 5.493 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.488 ns) + CELL(0.053 ns) = 6.034 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 9: + IC(0.303 ns) + CELL(0.712 ns) = 7.049 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 10: + IC(0.524 ns) + CELL(0.053 ns) = 7.626 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 11: + IC(0.212 ns) + CELL(0.618 ns) = 8.456 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.404 ns ( 52.08 % )
            Info: Total interconnect delay = 4.052 ns ( 47.92 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "stack_bus_is_busy" has Internal fmax of 158.18 MHz between source register "inst53" and destination register "inst53" (period= 6.322 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -5.742 ns
        Info: + Shortest clock path from clock "stack_bus_is_busy" to destination register is 3.735 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V14; Fanout = 1; CLK Node = 'stack_bus_is_busy'
            Info: 2: + IC(0.828 ns) + CELL(0.154 ns) = 1.809 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.464 ns) + CELL(0.154 ns) = 2.427 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 2.905 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.735 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.981 ns ( 53.04 % )
            Info: Total interconnect delay = 1.754 ns ( 46.96 % )
        Info: - Longest clock path from clock "stack_bus_is_busy" to source register is 9.477 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V14; Fanout = 1; CLK Node = 'stack_bus_is_busy'
            Info: 2: + IC(0.828 ns) + CELL(0.154 ns) = 1.809 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.464 ns) + CELL(0.154 ns) = 2.427 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.252 ns) + CELL(0.272 ns) = 2.951 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 4.145 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 4.780 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.326 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.251 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.514 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 7.055 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 8.070 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.647 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.477 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.699 ns ( 49.58 % )
            Info: Total interconnect delay = 4.778 ns ( 50.42 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cache_bus_is_busy" has Internal fmax of 158.18 MHz between source register "inst53" and destination register "inst53" (period= 6.322 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -5.742 ns
        Info: + Shortest clock path from clock "cache_bus_is_busy" to destination register is 3.514 ns
            Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'cache_bus_is_busy'
            Info: 2: + IC(0.773 ns) + CELL(0.053 ns) = 1.606 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.328 ns) + CELL(0.272 ns) = 2.206 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 2.684 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.514 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.951 ns ( 55.52 % )
            Info: Total interconnect delay = 1.563 ns ( 44.48 % )
        Info: - Longest clock path from clock "cache_bus_is_busy" to source register is 9.256 ns
            Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'cache_bus_is_busy'
            Info: 2: + IC(0.773 ns) + CELL(0.053 ns) = 1.606 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.328 ns) + CELL(0.272 ns) = 2.206 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.252 ns) + CELL(0.272 ns) = 2.730 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 3.924 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 4.559 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.105 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.030 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.293 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 6.834 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 7.849 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.426 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.256 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.669 ns ( 50.44 % )
            Info: Total interconnect delay = 4.587 ns ( 49.56 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "register_bus_is_busy" has Internal fmax of 158.18 MHz between source register "inst53" and destination register "inst53" (period= 6.322 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: - Smallest clock skew is -5.742 ns
        Info: + Shortest clock path from clock "register_bus_is_busy" to destination register is 3.962 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V22; Fanout = 1; CLK Node = 'register_bus_is_busy'
            Info: 2: + IC(0.996 ns) + CELL(0.228 ns) = 2.054 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.328 ns) + CELL(0.272 ns) = 2.654 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 3.132 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.962 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 2.176 ns ( 54.92 % )
            Info: Total interconnect delay = 1.786 ns ( 45.08 % )
        Info: - Longest clock path from clock "register_bus_is_busy" to source register is 9.704 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V22; Fanout = 1; CLK Node = 'register_bus_is_busy'
            Info: 2: + IC(0.996 ns) + CELL(0.228 ns) = 2.054 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.328 ns) + CELL(0.272 ns) = 2.654 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.252 ns) + CELL(0.272 ns) = 3.178 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 4.372 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 5.007 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.553 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.478 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.741 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 7.282 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 8.297 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.874 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.704 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.894 ns ( 50.43 % )
            Info: Total interconnect delay = 4.810 ns ( 49.57 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "fetch_strob" Internal fmax is restricted to 500.0 MHz between source register "inst53" and destination register "inst53"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.627 ns
            Info: + Shortest clock path from clock "fetch_strob" to destination register is 4.547 ns
                Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W22; Fanout = 5; CLK Node = 'fetch_strob'
                Info: 2: + IC(1.013 ns) + CELL(0.272 ns) = 2.125 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
                Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 3.140 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
                Info: 4: + IC(0.524 ns) + CELL(0.053 ns) = 3.717 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
                Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 4.547 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
                Info: Total cell delay = 2.495 ns ( 54.87 % )
                Info: Total interconnect delay = 2.052 ns ( 45.13 % )
            Info: - Longest clock path from clock "fetch_strob" to source register is 5.174 ns
                Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W22; Fanout = 5; CLK Node = 'fetch_strob'
                Info: 2: + IC(0.952 ns) + CELL(0.053 ns) = 1.845 ns; Loc. = LCCOMB_X2_Y1_N18; Fanout = 2; COMB Node = 'lpm_compare6:inst3|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]'
                Info: 3: + IC(0.212 ns) + CELL(0.154 ns) = 2.211 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
                Info: 4: + IC(0.488 ns) + CELL(0.053 ns) = 2.752 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
                Info: 5: + IC(0.303 ns) + CELL(0.712 ns) = 3.767 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
                Info: 6: + IC(0.524 ns) + CELL(0.053 ns) = 4.344 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
                Info: 7: + IC(0.212 ns) + CELL(0.618 ns) = 5.174 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
                Info: Total cell delay = 2.483 ns ( 47.99 % )
                Info: Total interconnect delay = 2.691 ns ( 52.01 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cache_hit" Internal fmax is restricted to 500.0 MHz between source register "inst53" and destination register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.239 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: 2: + IC(0.223 ns) + CELL(0.053 ns) = 0.276 ns; Loc. = LCCOMB_X3_Y1_N18; Fanout = 8; COMB Node = 'inst90~0'
            Info: 3: + IC(0.217 ns) + CELL(0.746 ns) = 1.239 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 0.799 ns ( 64.49 % )
            Info: Total interconnect delay = 0.440 ns ( 35.51 % )
        Info: - Smallest clock skew is 0.221 ns
            Info: + Shortest clock path from clock "cache_hit" to destination register is 5.145 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W17; Fanout = 1; CLK Node = 'cache_hit'
                Info: 2: + IC(0.852 ns) + CELL(0.272 ns) = 1.961 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
                Info: 3: + IC(1.912 ns) + CELL(0.000 ns) = 3.873 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~clkctrl'
                Info: 4: + IC(0.654 ns) + CELL(0.618 ns) = 5.145 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
                Info: Total cell delay = 1.727 ns ( 33.57 % )
                Info: Total interconnect delay = 3.418 ns ( 66.43 % )
            Info: - Longest clock path from clock "cache_hit" to source register is 4.924 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W17; Fanout = 1; CLK Node = 'cache_hit'
                Info: 2: + IC(0.852 ns) + CELL(0.272 ns) = 1.961 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
                Info: 3: + IC(0.488 ns) + CELL(0.053 ns) = 2.502 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
                Info: 4: + IC(0.303 ns) + CELL(0.712 ns) = 3.517 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
                Info: 5: + IC(0.524 ns) + CELL(0.053 ns) = 4.094 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
                Info: 6: + IC(0.212 ns) + CELL(0.618 ns) = 4.924 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
                Info: Total cell delay = 2.545 ns ( 51.69 % )
                Info: Total interconnect delay = 2.379 ns ( 48.31 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst48" and destination pin or register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]" for clock "clk" (Hold time is 125 ps)
    Info: + Largest clock skew is 1.722 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.910 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.648 ns) + CELL(0.053 ns) = 2.538 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 3: + IC(0.213 ns) + CELL(0.712 ns) = 3.463 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 4: + IC(0.210 ns) + CELL(0.053 ns) = 3.726 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 5: + IC(1.912 ns) + CELL(0.000 ns) = 5.638 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~clkctrl'
            Info: 6: + IC(0.654 ns) + CELL(0.618 ns) = 6.910 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 2.273 ns ( 32.89 % )
            Info: Total interconnect delay = 4.637 ns ( 67.11 % )
        Info: - Shortest clock path from clock "clk" to source register is 5.188 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.648 ns) + CELL(0.053 ns) = 2.538 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 3: + IC(0.213 ns) + CELL(0.712 ns) = 3.463 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 4: + IC(0.210 ns) + CELL(0.053 ns) = 3.726 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 5: + IC(0.488 ns) + CELL(0.053 ns) = 4.267 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 6: + IC(0.303 ns) + CELL(0.618 ns) = 5.188 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: Total cell delay = 2.326 ns ( 44.83 % )
            Info: Total interconnect delay = 2.862 ns ( 55.17 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
        Info: 2: + IC(0.535 ns) + CELL(0.154 ns) = 0.689 ns; Loc. = LCCOMB_X3_Y1_N18; Fanout = 8; COMB Node = 'inst90~0'
        Info: 3: + IC(0.217 ns) + CELL(0.746 ns) = 1.652 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 0.900 ns ( 54.48 % )
        Info: Total interconnect delay = 0.752 ns ( 45.52 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock "operand_2_type[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "operand_2_type[0]" (Hold time is 6.178 ns)
    Info: + Largest clock skew is 6.519 ns
        Info: + Longest clock path from clock "operand_2_type[0]" to destination register is 11.398 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; CLK Node = 'operand_2_type[0]'
            Info: 2: + IC(1.666 ns) + CELL(0.154 ns) = 2.684 ns; Loc. = LCCOMB_X5_Y1_N4; Fanout = 1; COMB Node = 'inst83~0'
            Info: 3: + IC(0.197 ns) + CELL(0.053 ns) = 2.934 ns; Loc. = LCCOMB_X5_Y1_N12; Fanout = 1; COMB Node = 'inst83'
            Info: 4: + IC(0.684 ns) + CELL(0.712 ns) = 4.330 ns; Loc. = LCFF_X3_Y2_N25; Fanout = 5; REG Node = 'inst49'
            Info: 5: + IC(0.489 ns) + CELL(0.053 ns) = 4.872 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 6: + IC(0.482 ns) + CELL(0.712 ns) = 6.066 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 7: + IC(0.481 ns) + CELL(0.154 ns) = 6.701 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.321 ns) + CELL(0.225 ns) = 7.247 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 8.172 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 8.435 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 11: + IC(0.488 ns) + CELL(0.053 ns) = 8.976 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 12: + IC(0.303 ns) + CELL(0.712 ns) = 9.991 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 13: + IC(0.524 ns) + CELL(0.053 ns) = 10.568 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 14: + IC(0.212 ns) + CELL(0.618 ns) = 11.398 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 5.128 ns ( 44.99 % )
            Info: Total interconnect delay = 6.270 ns ( 55.01 % )
        Info: - Shortest clock path from clock "operand_2_type[0]" to source register is 4.879 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; CLK Node = 'operand_2_type[0]'
            Info: 2: + IC(1.663 ns) + CELL(0.154 ns) = 2.681 ns; Loc. = LCCOMB_X5_Y1_N26; Fanout = 11; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 2.953 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.464 ns) + CELL(0.154 ns) = 3.571 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.250 ns) + CELL(0.228 ns) = 4.049 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 6: + IC(0.212 ns) + CELL(0.618 ns) = 4.879 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 2.071 ns ( 42.45 % )
            Info: Total interconnect delay = 2.808 ns ( 57.55 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock "operand_2_type[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "operand_2_type[1]" (Hold time is 6.534 ns)
    Info: + Largest clock skew is 6.875 ns
        Info: + Longest clock path from clock "operand_2_type[1]" to destination register is 10.852 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 2; CLK Node = 'operand_2_type[1]'
            Info: 2: + IC(1.056 ns) + CELL(0.272 ns) = 2.138 ns; Loc. = LCCOMB_X5_Y1_N4; Fanout = 1; COMB Node = 'inst83~0'
            Info: 3: + IC(0.197 ns) + CELL(0.053 ns) = 2.388 ns; Loc. = LCCOMB_X5_Y1_N12; Fanout = 1; COMB Node = 'inst83'
            Info: 4: + IC(0.684 ns) + CELL(0.712 ns) = 3.784 ns; Loc. = LCFF_X3_Y2_N25; Fanout = 5; REG Node = 'inst49'
            Info: 5: + IC(0.489 ns) + CELL(0.053 ns) = 4.326 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 6: + IC(0.482 ns) + CELL(0.712 ns) = 5.520 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 7: + IC(0.481 ns) + CELL(0.154 ns) = 6.155 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.321 ns) + CELL(0.225 ns) = 6.701 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 7.626 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 7.889 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 11: + IC(0.488 ns) + CELL(0.053 ns) = 8.430 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 12: + IC(0.303 ns) + CELL(0.712 ns) = 9.445 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 13: + IC(0.524 ns) + CELL(0.053 ns) = 10.022 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 14: + IC(0.212 ns) + CELL(0.618 ns) = 10.852 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 5.192 ns ( 47.84 % )
            Info: Total interconnect delay = 5.660 ns ( 52.16 % )
        Info: - Shortest clock path from clock "operand_2_type[1]" to source register is 3.977 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 2; CLK Node = 'operand_2_type[1]'
            Info: 2: + IC(1.060 ns) + CELL(0.272 ns) = 2.142 ns; Loc. = LCCOMB_X5_Y1_N22; Fanout = 8; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.474 ns) + CELL(0.053 ns) = 2.669 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 3.147 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.977 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.981 ns ( 49.81 % )
            Info: Total interconnect delay = 1.996 ns ( 50.19 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock "submit_stack_bus" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "submit_stack_bus" (Hold time is 5.282 ns)
    Info: + Largest clock skew is 5.623 ns
        Info: + Longest clock path from clock "submit_stack_bus" to destination register is 8.828 ns
            Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 1; CLK Node = 'submit_stack_bus'
            Info: 2: + IC(0.763 ns) + CELL(0.053 ns) = 1.596 ns; Loc. = LCCOMB_X2_Y1_N4; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 3: + IC(0.290 ns) + CELL(0.053 ns) = 1.939 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.209 ns) + CELL(0.154 ns) = 2.302 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 3.496 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 4.131 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 4.677 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 5.602 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 5.865 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 6.406 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 7.421 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 7.998 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 8.828 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.332 ns ( 49.07 % )
            Info: Total interconnect delay = 4.496 ns ( 50.93 % )
        Info: - Shortest clock path from clock "submit_stack_bus" to source register is 3.205 ns
            Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 1; CLK Node = 'submit_stack_bus'
            Info: 2: + IC(0.763 ns) + CELL(0.053 ns) = 1.596 ns; Loc. = LCCOMB_X2_Y1_N4; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 3: + IC(0.290 ns) + CELL(0.053 ns) = 1.939 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.211 ns) + CELL(0.225 ns) = 2.375 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.205 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.729 ns ( 53.95 % )
            Info: Total interconnect delay = 1.476 ns ( 46.05 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock "operand_1_type[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst48" and destination pin or register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]" for clock "operand_1_type[0]" (Hold time is 6.249 ns)
    Info: + Largest clock skew is 7.846 ns
        Info: + Longest clock path from clock "operand_1_type[0]" to destination register is 11.064 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 2; CLK Node = 'operand_1_type[0]'
            Info: 2: + IC(1.349 ns) + CELL(0.272 ns) = 2.451 ns; Loc. = LCCOMB_X5_Y1_N26; Fanout = 11; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.517 ns) + CELL(0.225 ns) = 3.193 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 4: + IC(0.328 ns) + CELL(0.272 ns) = 3.793 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.252 ns) + CELL(0.272 ns) = 4.317 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 6: + IC(0.482 ns) + CELL(0.712 ns) = 5.511 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 7: + IC(0.481 ns) + CELL(0.154 ns) = 6.146 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.321 ns) + CELL(0.225 ns) = 6.692 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 7.617 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 7.880 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 11: + IC(1.912 ns) + CELL(0.000 ns) = 9.792 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~clkctrl'
            Info: 12: + IC(0.654 ns) + CELL(0.618 ns) = 11.064 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 4.345 ns ( 39.27 % )
            Info: Total interconnect delay = 6.719 ns ( 60.73 % )
        Info: - Shortest clock path from clock "operand_1_type[0]" to source register is 3.218 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 2; CLK Node = 'operand_1_type[0]'
            Info: 2: + IC(1.313 ns) + CELL(0.154 ns) = 2.297 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 3: + IC(0.303 ns) + CELL(0.618 ns) = 3.218 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: Total cell delay = 1.602 ns ( 49.78 % )
            Info: Total interconnect delay = 1.616 ns ( 50.22 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
        Info: 2: + IC(0.535 ns) + CELL(0.154 ns) = 0.689 ns; Loc. = LCCOMB_X3_Y1_N18; Fanout = 8; COMB Node = 'inst90~0'
        Info: 3: + IC(0.217 ns) + CELL(0.746 ns) = 1.652 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 0.900 ns ( 54.48 % )
        Info: Total interconnect delay = 0.752 ns ( 45.52 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock "operand_1_type[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "operand_1_type[1]" (Hold time is 5.401 ns)
    Info: + Largest clock skew is 5.742 ns
        Info: + Longest clock path from clock "operand_1_type[1]" to destination register is 9.563 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 2; CLK Node = 'operand_1_type[1]'
            Info: 2: + IC(1.012 ns) + CELL(0.154 ns) = 1.986 ns; Loc. = LCCOMB_X5_Y1_N22; Fanout = 8; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.474 ns) + CELL(0.053 ns) = 2.513 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.252 ns) + CELL(0.272 ns) = 3.037 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 4.231 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 4.866 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.412 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.337 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.600 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 7.141 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 8.156 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.733 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.563 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.591 ns ( 48.01 % )
            Info: Total interconnect delay = 4.972 ns ( 51.99 % )
        Info: - Shortest clock path from clock "operand_1_type[1]" to source register is 3.821 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 2; CLK Node = 'operand_1_type[1]'
            Info: 2: + IC(1.012 ns) + CELL(0.154 ns) = 1.986 ns; Loc. = LCCOMB_X5_Y1_N22; Fanout = 8; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.474 ns) + CELL(0.053 ns) = 2.513 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 2.991 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.821 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.873 ns ( 49.02 % )
            Info: Total interconnect delay = 1.948 ns ( 50.98 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock "submit_registers_bus" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "submit_registers_bus" (Hold time is 5.282 ns)
    Info: + Largest clock skew is 5.623 ns
        Info: + Longest clock path from clock "submit_registers_bus" to destination register is 9.335 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W21; Fanout = 1; CLK Node = 'submit_registers_bus'
            Info: 2: + IC(0.942 ns) + CELL(0.053 ns) = 1.835 ns; Loc. = LCCOMB_X2_Y1_N24; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.339 ns) + CELL(0.272 ns) = 2.446 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.209 ns) + CELL(0.154 ns) = 2.809 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 4.003 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 4.638 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.184 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.109 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.372 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 6.913 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 7.928 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.505 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.335 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.611 ns ( 49.39 % )
            Info: Total interconnect delay = 4.724 ns ( 50.61 % )
        Info: - Shortest clock path from clock "submit_registers_bus" to source register is 3.712 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W21; Fanout = 1; CLK Node = 'submit_registers_bus'
            Info: 2: + IC(0.942 ns) + CELL(0.053 ns) = 1.835 ns; Loc. = LCCOMB_X2_Y1_N24; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.339 ns) + CELL(0.272 ns) = 2.446 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.211 ns) + CELL(0.225 ns) = 2.882 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.712 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 2.008 ns ( 54.09 % )
            Info: Total interconnect delay = 1.704 ns ( 45.91 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock "submit_cache_bus" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "submit_cache_bus" (Hold time is 5.282 ns)
    Info: + Largest clock skew is 5.623 ns
        Info: + Longest clock path from clock "submit_cache_bus" to destination register is 9.753 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'submit_cache_bus'
            Info: 2: + IC(1.215 ns) + CELL(0.228 ns) = 2.253 ns; Loc. = LCCOMB_X2_Y1_N24; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.339 ns) + CELL(0.272 ns) = 2.864 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.209 ns) + CELL(0.154 ns) = 3.227 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 4.421 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 5.056 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.602 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.527 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.790 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 7.331 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 8.346 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.923 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.753 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.756 ns ( 48.76 % )
            Info: Total interconnect delay = 4.997 ns ( 51.24 % )
        Info: - Shortest clock path from clock "submit_cache_bus" to source register is 4.130 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'submit_cache_bus'
            Info: 2: + IC(1.215 ns) + CELL(0.228 ns) = 2.253 ns; Loc. = LCCOMB_X2_Y1_N24; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.339 ns) + CELL(0.272 ns) = 2.864 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.211 ns) + CELL(0.225 ns) = 3.300 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 4.130 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 2.153 ns ( 52.13 % )
            Info: Total interconnect delay = 1.977 ns ( 47.87 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock "data_is_not_valid" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "data_is_not_valid" (Hold time is 5.272 ns)
    Info: + Largest clock skew is 5.613 ns
        Info: + Longest clock path from clock "data_is_not_valid" to destination register is 8.456 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 2; CLK Node = 'data_is_not_valid'
            Info: 2: + IC(0.818 ns) + CELL(0.272 ns) = 1.930 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 3: + IC(0.482 ns) + CELL(0.712 ns) = 3.124 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 4: + IC(0.481 ns) + CELL(0.154 ns) = 3.759 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 5: + IC(0.321 ns) + CELL(0.225 ns) = 4.305 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 6: + IC(0.213 ns) + CELL(0.712 ns) = 5.230 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 5.493 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.488 ns) + CELL(0.053 ns) = 6.034 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 9: + IC(0.303 ns) + CELL(0.712 ns) = 7.049 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 10: + IC(0.524 ns) + CELL(0.053 ns) = 7.626 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 11: + IC(0.212 ns) + CELL(0.618 ns) = 8.456 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.404 ns ( 52.08 % )
            Info: Total interconnect delay = 4.052 ns ( 47.92 % )
        Info: - Shortest clock path from clock "data_is_not_valid" to source register is 2.843 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 2; CLK Node = 'data_is_not_valid'
            Info: 2: + IC(0.827 ns) + CELL(0.346 ns) = 2.013 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.843 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.804 ns ( 63.45 % )
            Info: Total interconnect delay = 1.039 ns ( 36.55 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock "stack_bus_is_busy" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "stack_bus_is_busy" (Hold time is 5.401 ns)
    Info: + Largest clock skew is 5.742 ns
        Info: + Longest clock path from clock "stack_bus_is_busy" to destination register is 9.477 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V14; Fanout = 1; CLK Node = 'stack_bus_is_busy'
            Info: 2: + IC(0.828 ns) + CELL(0.154 ns) = 1.809 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.464 ns) + CELL(0.154 ns) = 2.427 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.252 ns) + CELL(0.272 ns) = 2.951 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 4.145 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 4.780 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.326 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.251 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.514 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 7.055 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 8.070 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.647 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.477 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.699 ns ( 49.58 % )
            Info: Total interconnect delay = 4.778 ns ( 50.42 % )
        Info: - Shortest clock path from clock "stack_bus_is_busy" to source register is 3.735 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V14; Fanout = 1; CLK Node = 'stack_bus_is_busy'
            Info: 2: + IC(0.828 ns) + CELL(0.154 ns) = 1.809 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.464 ns) + CELL(0.154 ns) = 2.427 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 2.905 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.735 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.981 ns ( 53.04 % )
            Info: Total interconnect delay = 1.754 ns ( 46.96 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock "cache_bus_is_busy" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "cache_bus_is_busy" (Hold time is 5.401 ns)
    Info: + Largest clock skew is 5.742 ns
        Info: + Longest clock path from clock "cache_bus_is_busy" to destination register is 9.256 ns
            Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'cache_bus_is_busy'
            Info: 2: + IC(0.773 ns) + CELL(0.053 ns) = 1.606 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.328 ns) + CELL(0.272 ns) = 2.206 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.252 ns) + CELL(0.272 ns) = 2.730 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 3.924 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 4.559 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.105 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.030 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.293 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 6.834 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 7.849 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.426 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.256 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.669 ns ( 50.44 % )
            Info: Total interconnect delay = 4.587 ns ( 49.56 % )
        Info: - Shortest clock path from clock "cache_bus_is_busy" to source register is 3.514 ns
            Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'cache_bus_is_busy'
            Info: 2: + IC(0.773 ns) + CELL(0.053 ns) = 1.606 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.328 ns) + CELL(0.272 ns) = 2.206 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 2.684 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.514 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 1.951 ns ( 55.52 % )
            Info: Total interconnect delay = 1.563 ns ( 44.48 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock "register_bus_is_busy" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "register_bus_is_busy" (Hold time is 5.401 ns)
    Info: + Largest clock skew is 5.742 ns
        Info: + Longest clock path from clock "register_bus_is_busy" to destination register is 9.704 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V22; Fanout = 1; CLK Node = 'register_bus_is_busy'
            Info: 2: + IC(0.996 ns) + CELL(0.228 ns) = 2.054 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.328 ns) + CELL(0.272 ns) = 2.654 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.252 ns) + CELL(0.272 ns) = 3.178 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.482 ns) + CELL(0.712 ns) = 4.372 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.481 ns) + CELL(0.154 ns) = 5.007 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.321 ns) + CELL(0.225 ns) = 5.553 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 6.478 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
            Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 6.741 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 10: + IC(0.488 ns) + CELL(0.053 ns) = 7.282 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 11: + IC(0.303 ns) + CELL(0.712 ns) = 8.297 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: 12: + IC(0.524 ns) + CELL(0.053 ns) = 8.874 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.212 ns) + CELL(0.618 ns) = 9.704 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 4.894 ns ( 50.43 % )
            Info: Total interconnect delay = 4.810 ns ( 49.57 % )
        Info: - Shortest clock path from clock "register_bus_is_busy" to source register is 3.962 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V22; Fanout = 1; CLK Node = 'register_bus_is_busy'
            Info: 2: + IC(0.996 ns) + CELL(0.228 ns) = 2.054 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.328 ns) + CELL(0.272 ns) = 2.654 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.250 ns) + CELL(0.228 ns) = 3.132 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.962 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
            Info: Total cell delay = 2.176 ns ( 54.92 % )
            Info: Total interconnect delay = 1.786 ns ( 45.08 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X3_Y1_N20; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "fetch_strob" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst48" and destination pin or register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]" for clock "fetch_strob" (Hold time is 752 ps)
    Info: + Largest clock skew is 2.349 ns
        Info: + Longest clock path from clock "fetch_strob" to destination register is 5.395 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W22; Fanout = 5; CLK Node = 'fetch_strob'
            Info: 2: + IC(0.952 ns) + CELL(0.053 ns) = 1.845 ns; Loc. = LCCOMB_X2_Y1_N18; Fanout = 2; COMB Node = 'lpm_compare6:inst3|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]'
            Info: 3: + IC(0.212 ns) + CELL(0.154 ns) = 2.211 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 4: + IC(1.912 ns) + CELL(0.000 ns) = 4.123 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~clkctrl'
            Info: 5: + IC(0.654 ns) + CELL(0.618 ns) = 5.395 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 1.665 ns ( 30.86 % )
            Info: Total interconnect delay = 3.730 ns ( 69.14 % )
        Info: - Shortest clock path from clock "fetch_strob" to source register is 3.046 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W22; Fanout = 5; CLK Node = 'fetch_strob'
            Info: 2: + IC(1.013 ns) + CELL(0.272 ns) = 2.125 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 3: + IC(0.303 ns) + CELL(0.618 ns) = 3.046 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: Total cell delay = 1.730 ns ( 56.80 % )
            Info: Total interconnect delay = 1.316 ns ( 43.20 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
        Info: 2: + IC(0.535 ns) + CELL(0.154 ns) = 0.689 ns; Loc. = LCCOMB_X3_Y1_N18; Fanout = 8; COMB Node = 'inst90~0'
        Info: 3: + IC(0.217 ns) + CELL(0.746 ns) = 1.652 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 0.900 ns ( 54.48 % )
        Info: Total interconnect delay = 0.752 ns ( 45.52 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "cache_hit" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst48" and destination pin or register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]" for clock "cache_hit" (Hold time is 125 ps)
    Info: + Largest clock skew is 1.722 ns
        Info: + Longest clock path from clock "cache_hit" to destination register is 5.145 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W17; Fanout = 1; CLK Node = 'cache_hit'
            Info: 2: + IC(0.852 ns) + CELL(0.272 ns) = 1.961 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 3: + IC(1.912 ns) + CELL(0.000 ns) = 3.873 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~clkctrl'
            Info: 4: + IC(0.654 ns) + CELL(0.618 ns) = 5.145 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 1.727 ns ( 33.57 % )
            Info: Total interconnect delay = 3.418 ns ( 66.43 % )
        Info: - Shortest clock path from clock "cache_hit" to source register is 3.423 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W17; Fanout = 1; CLK Node = 'cache_hit'
            Info: 2: + IC(0.852 ns) + CELL(0.272 ns) = 1.961 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 3: + IC(0.488 ns) + CELL(0.053 ns) = 2.502 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
            Info: 4: + IC(0.303 ns) + CELL(0.618 ns) = 3.423 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
            Info: Total cell delay = 1.780 ns ( 52.00 % )
            Info: Total interconnect delay = 1.643 ns ( 48.00 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
        Info: 2: + IC(0.535 ns) + CELL(0.154 ns) = 0.689 ns; Loc. = LCCOMB_X3_Y1_N18; Fanout = 8; COMB Node = 'inst90~0'
        Info: 3: + IC(0.217 ns) + CELL(0.746 ns) = 1.652 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 0.900 ns ( 54.48 % )
        Info: Total interconnect delay = 0.752 ns ( 45.52 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]" (data pin = "data[7]", clock pin = "cache_hit") is 1.078 ns
    Info: + Longest pin to register delay is 6.133 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R1; Fanout = 2; PIN Node = 'data[7]'
        Info: 2: + IC(4.994 ns) + CELL(0.309 ns) = 6.133 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.139 ns ( 18.57 % )
        Info: Total interconnect delay = 4.994 ns ( 81.43 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "cache_hit" to destination register is 5.145 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W17; Fanout = 1; CLK Node = 'cache_hit'
        Info: 2: + IC(0.852 ns) + CELL(0.272 ns) = 1.961 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 3: + IC(1.912 ns) + CELL(0.000 ns) = 3.873 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~clkctrl'
        Info: 4: + IC(0.654 ns) + CELL(0.618 ns) = 5.145 ns; Loc. = LCFF_X3_Y1_N25; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.727 ns ( 33.57 % )
        Info: Total interconnect delay = 3.418 ns ( 66.43 % )
Info: tco from clock "operand_2_type[0]" to destination pin "set_cache_bus_busy" through register "inst53" is 17.608 ns
    Info: + Longest clock path from clock "operand_2_type[0]" to source register is 11.398 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; CLK Node = 'operand_2_type[0]'
        Info: 2: + IC(1.666 ns) + CELL(0.154 ns) = 2.684 ns; Loc. = LCCOMB_X5_Y1_N4; Fanout = 1; COMB Node = 'inst83~0'
        Info: 3: + IC(0.197 ns) + CELL(0.053 ns) = 2.934 ns; Loc. = LCCOMB_X5_Y1_N12; Fanout = 1; COMB Node = 'inst83'
        Info: 4: + IC(0.684 ns) + CELL(0.712 ns) = 4.330 ns; Loc. = LCFF_X3_Y2_N25; Fanout = 5; REG Node = 'inst49'
        Info: 5: + IC(0.489 ns) + CELL(0.053 ns) = 4.872 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
        Info: 6: + IC(0.482 ns) + CELL(0.712 ns) = 6.066 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
        Info: 7: + IC(0.481 ns) + CELL(0.154 ns) = 6.701 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 8: + IC(0.321 ns) + CELL(0.225 ns) = 7.247 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
        Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 8.172 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
        Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 8.435 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 11: + IC(0.488 ns) + CELL(0.053 ns) = 8.976 ns; Loc. = LCCOMB_X5_Y1_N10; Fanout = 1; COMB Node = 'inst56'
        Info: 12: + IC(0.303 ns) + CELL(0.712 ns) = 9.991 ns; Loc. = LCFF_X6_Y1_N9; Fanout = 7; REG Node = 'inst48'
        Info: 13: + IC(0.524 ns) + CELL(0.053 ns) = 10.568 ns; Loc. = LCCOMB_X3_Y1_N28; Fanout = 1; COMB Node = 'inst59'
        Info: 14: + IC(0.212 ns) + CELL(0.618 ns) = 11.398 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: Total cell delay = 5.128 ns ( 44.99 % )
        Info: Total interconnect delay = 6.270 ns ( 55.01 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 5; REG Node = 'inst53'
        Info: 2: + IC(0.269 ns) + CELL(0.272 ns) = 0.541 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 3: + IC(0.541 ns) + CELL(0.346 ns) = 1.428 ns; Loc. = LCCOMB_X2_Y1_N12; Fanout = 1; COMB Node = 'lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]'
        Info: 4: + IC(2.534 ns) + CELL(2.154 ns) = 6.116 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'set_cache_bus_busy'
        Info: Total cell delay = 2.772 ns ( 45.32 % )
        Info: Total interconnect delay = 3.344 ns ( 54.68 % )
Info: Longest tpd from source pin "fetch_strob" to destination pin "job_is_done" is 9.358 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W22; Fanout = 5; CLK Node = 'fetch_strob'
    Info: 2: + IC(3.857 ns) + CELL(0.053 ns) = 4.750 ns; Loc. = LCCOMB_X3_Y1_N30; Fanout = 1; COMB Node = 'inst5'
    Info: 3: + IC(2.454 ns) + CELL(2.154 ns) = 9.358 ns; Loc. = PIN_G1; Fanout = 0; PIN Node = 'job_is_done'
    Info: Total cell delay = 3.047 ns ( 32.56 % )
    Info: Total interconnect delay = 6.311 ns ( 67.44 % )
Info: th for register "lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]" (data pin = "data[3]", clock pin = "operand_2_type[0]") is 6.885 ns
    Info: + Longest clock path from clock "operand_2_type[0]" to destination register is 11.624 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; CLK Node = 'operand_2_type[0]'
        Info: 2: + IC(1.666 ns) + CELL(0.154 ns) = 2.684 ns; Loc. = LCCOMB_X5_Y1_N4; Fanout = 1; COMB Node = 'inst83~0'
        Info: 3: + IC(0.197 ns) + CELL(0.053 ns) = 2.934 ns; Loc. = LCCOMB_X5_Y1_N12; Fanout = 1; COMB Node = 'inst83'
        Info: 4: + IC(0.684 ns) + CELL(0.712 ns) = 4.330 ns; Loc. = LCFF_X3_Y2_N25; Fanout = 5; REG Node = 'inst49'
        Info: 5: + IC(0.489 ns) + CELL(0.053 ns) = 4.872 ns; Loc. = LCCOMB_X3_Y1_N12; Fanout = 1; COMB Node = 'inst76'
        Info: 6: + IC(0.482 ns) + CELL(0.712 ns) = 6.066 ns; Loc. = LCFF_X5_Y1_N29; Fanout = 6; REG Node = 'inst63'
        Info: 7: + IC(0.481 ns) + CELL(0.154 ns) = 6.701 ns; Loc. = LCCOMB_X3_Y1_N2; Fanout = 6; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 8: + IC(0.321 ns) + CELL(0.225 ns) = 7.247 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'inst64'
        Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 8.172 ns; Loc. = LCFF_X2_Y1_N11; Fanout = 3; REG Node = 'inst66'
        Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 8.435 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 4; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 11: + IC(1.912 ns) + CELL(0.000 ns) = 10.347 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~clkctrl'
        Info: 12: + IC(0.659 ns) + CELL(0.618 ns) = 11.624 ns; Loc. = LCFF_X5_Y1_N17; Fanout = 1; REG Node = 'lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 4.310 ns ( 37.08 % )
        Info: Total interconnect delay = 7.314 ns ( 62.92 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W16; Fanout = 2; PIN Node = 'data[3]'
        Info: 2: + IC(3.742 ns) + CELL(0.309 ns) = 4.888 ns; Loc. = LCFF_X5_Y1_N17; Fanout = 1; REG Node = 'lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 1.146 ns ( 23.45 % )
        Info: Total interconnect delay = 3.742 ns ( 76.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Sat May 05 14:02:53 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


