Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  4 12:26:40 2024
| Host         : Utin-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           16 |
| No           | No                    | Yes                    |              64 |           25 |
| No           | Yes                   | No                     |              55 |           16 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |             562 |          157 |
| Yes          | Yes                   | No                     |             343 |          158 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | SM/time_gap[8]_i_1_n_0                            | SM/time_gap[5]_i_1_n_0   |                1 |              1 |         1.00 |
|  CD0/Q[0]      |                                                   | DB_RST/rst_db            |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | key_de/inst/inst/lock_status0                     | DB_RST/rst_db            |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | SM/score_1[3]_i_1_n_0                             | SM/rst_game              |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | SM/score_0[3]_i_1_n_0                             | SM/rst_game              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/bits_count        | DB_RST/rst_db            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                   | FG/RSTB                  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | SM/time_gap[8]_i_1_n_0                            |                          |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | R/highest_score_1[3]_i_1_n_0                      | rst_IBUF                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | SM/slime_die                                      | rst_IBUF                 |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/rx_valid          | DB_RST/rst_db            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/rx_finish         | DB_RST/rst_db            |                1 |              8 |         8.00 |
|  CD0/Q[0]      | VC0/line_cnt                                      | VC0/line_cnt[9]_i_1_n_0  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | SM/x[9]_i_2_n_0                                   | SM/rst_game              |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG | SM/y[9]_i_1_n_0                                   | SM/rst_game              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | DB_RST/rst_db            |                3 |             11 |         3.67 |
|  CD0/Q[0]      |                                                   | VC0/pixel_cnt[9]_i_1_n_0 |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | key_de/next_key                                   | DB_RST/rst_db            |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                   | rst_IBUF                 |               10 |             36 |         3.60 |
|  clk_IBUF_BUFG |                                                   |                          |               16 |             42 |         2.62 |
|  clk_IBUF_BUFG |                                                   | DB_RST/rst_db            |               25 |             64 |         2.56 |
|  clk_IBUF_BUFG | CF/E[0]                                           | SM/rst_game              |               63 |            144 |         2.29 |
|  clk_IBUF_BUFG | CV/E[0]                                           | SM/rst_game              |               69 |            144 |         2.09 |
|  clk_IBUF_BUFG | key_de/op/E[0]                                    | DB_RST/rst_db            |              144 |            512 |         3.56 |
+----------------+---------------------------------------------------+--------------------------+------------------+----------------+--------------+


