verilog xil_defaultlib --include "D:/Xilinx2021.2/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/ec67/hdl" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/3007/hdl" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/36fa/hdl" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/f0b6/hdl/verilog" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/66be/hdl/verilog" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_processing_system7_0_1/sim/SD2HDMI_processing_system7_0_1.v" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_xbar_0/sim/SD2HDMI_xbar_0.v" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_auto_pc_0/sim/SD2HDMI_auto_pc_0.v" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_v_axi4s_vid_out_0_0/sim/SD2HDMI_v_axi4s_vid_out_0_0.v" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/9097/src/mmcme2_drp.v" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_89e7_one_0.v" \

sv xil_defaultlib --include "D:/Xilinx2021.2/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/ec67/hdl" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/3007/hdl" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/36fa/hdl" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/f0b6/hdl/verilog" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/66be/hdl/verilog" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_89e7_s00mmu_0.sv" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_89e7_s00tr_0.sv" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_89e7_s00sic_0.sv" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_89e7_s00a2s_0.sv" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_89e7_sarn_0.sv" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_89e7_srn_0.sv" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_89e7_m00s2a_0.sv" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_89e7_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Xilinx2021.2/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/ec67/hdl" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/3007/hdl" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/36fa/hdl" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/f0b6/hdl/verilog" --include "../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ipshared/66be/hdl/verilog" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_smartconnect_0_0/bd_0/sim/bd_89e7.v" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_smartconnect_0_0/sim/SD2HDMI_smartconnect_0_0.v" \
"../../../../SD2HDMI.gen/sources_1/bd/SD2HDMI/sim/SD2HDMI.v" \

verilog xil_defaultlib "glbl.v"

nosort
