#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 24 05:31:37 2021
# Process ID: 19104
# Current directory: D:/vivado_prj/base/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19232 D:\vivado_prj\base\project_1\project_1.xpr
# Log file: D:/vivado_prj/base/project_1/vivado.log
# Journal file: D:/vivado_prj/base/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_prj/base/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd}
reset_run base_xbar_13_synth_1
reset_run base_axi_dma_0_1_synth_1
reset_run base_xbar_15_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:resize_accel:1.0 [get_ips  base_resize_accel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips base_resize_accel_0_0] -no_script -sync -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:dilation_accel:1.0 img_processing/dilation_accel_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:resize_accel:1.0 img_processing/resize_accel_1
endgroup
delete_bd_objs [get_bd_cells img_processing/resize_accel_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:threshold_accel:1.0 threshold_accel_0
endgroup
move_bd_cells [get_bd_cells img_processing] [get_bd_cells threshold_accel_0]
delete_bd_objs [get_bd_intf_nets img_processing/Conn2] [get_bd_intf_nets img_processing/axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets img_processing/axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets img_processing/axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets img_processing/resize_accel_0_img_out] [get_bd_cells img_processing/axi_dma_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {base_resize_accel_0_0 base_dilation_accel_0_0 base_threshold_accel_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {base_resize_accel_0_0 base_dilation_accel_0_0 base_threshold_accel_0_0}] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins img_processing/xlconstant_0/dout] [get_bd_pins img_processing/dilation_accel_0/height]
connect_bd_net [get_bd_pins img_processing/xlconstant_0/dout] [get_bd_pins img_processing/dilation_accel_0/width]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M08_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M11_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M09_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M10_AXI]
delete_bd_objs [get_bd_intf_pins img_processing/s_axi_control1]
delete_bd_objs [get_bd_intf_pins img_processing/S_AXI_LITE]
delete_bd_objs [get_bd_intf_pins img_processing/s_axi_control]
delete_bd_objs [get_bd_intf_nets img_processing/Conn1]
delete_bd_objs [get_bd_intf_pins img_processing/s_axi_control2]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M08_AXI] [get_bd_intf_pins img_processing/resize_accel_0/s_axi_control]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M09_AXI] [get_bd_intf_pins img_processing/threshold_accel_0/s_axi_control]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M10_AXI] [get_bd_intf_pins img_processing/threshold_accel_0/s_axi_control_r]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M11_AXI] [get_bd_intf_pins img_processing/dilation_accel_0/s_axi_control]
startgroup
set_property -dict [list CONFIG.NUM_SI {7} CONFIG.NUM_MI {1}] [get_bd_cells img_processing/axi_interconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins img_processing/resize_accel_0/m_axi_gmem1] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/resize_accel_0/m_axi_gmem2] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/threshold_accel_0/m_axi_gmem1] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S02_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/threshold_accel_0/m_axi_gmem2] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S03_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/dilation_accel_0/m_axi_gmem1] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S04_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/dilation_accel_0/m_axi_gmem2] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S05_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/dilation_accel_0/m_axi_gmem3] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S06_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_interconnect_0/S03_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_interconnect_0/S04_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_interconnect_0/S05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_interconnect_0/S06_ACLK]
endgroup
regenerate_bd_layout -routing
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run base_xbar_15_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
