module CSA(A, B, Sum, Cout);

	input [31:0] A, B;
	output [31:0] Sum;
	output Cout;
	
	wire C1, C2, C3;
	wire [15:0] S1, S2, S3, S4;
	
	RCA (A[15:0], B[15:0], 0, S1, C1);
	RCA (A[31:16], B[31:16], 0, S2, C2);
	RCA (A[31:16], B[31:16], 1, S3, C3);
	
	wire [15:0] M1, M2;
	and (M1, ~C1, S2);
	and (M2, C1, S3);
	or (S4, M1, M2);
	
	wire C4, C5, C6;
	and (C4, ~C1, C2);
	and (C5, C1, C3);
	or (C6, C4, C5);
	
	assign Sum[15:0] = S1;
	assign Sum[31:16] = S4;
	assign Cout = C6;
	
	
endmodule
