# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Verilog_First_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {Verilog_First_8_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Verilog_First
# 
# Top level modules:
# 	Verilog_First
# 
# vlog -vlog01compat -work work +incdir+J:/A4_Plus/learning/Verilog_First/simulation/modelsim {J:/A4_Plus/learning/Verilog_First/simulation/modelsim/Verilog_First.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Verilog_First_vlg_tst
# 
# Top level modules:
# 	Verilog_First_vlg_tst
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  Verilog_First_vlg_tst
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps Verilog_First_vlg_tst 
# Loading work.Verilog_First_vlg_tst
# Loading work.Verilog_First
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from Verilog_First_8_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from Verilog_First_8_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Verilog_First_vlg_tst File: J:/A4_Plus/learning/Verilog_First/simulation/modelsim/Verilog_First.vt
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module Verilog_First_vlg_tst at J:/A4_Plus/learning/Verilog_First/simulation/modelsim/Verilog_First.vt line 54
# Simulation Breakpoint: Break in Module Verilog_First_vlg_tst at J:/A4_Plus/learning/Verilog_First/simulation/modelsim/Verilog_First.vt line 54
# MACRO ./Verilog_First_run_msim_gate_verilog.do PAUSED at line 17
