
---------- Begin Simulation Statistics ----------
final_tick                                33571212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210382                       # Simulator instruction rate (inst/s)
host_mem_usage                                4437600                       # Number of bytes of host memory used
host_op_rate                                   371057                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    94.89                       # Real time elapsed on the host
host_tick_rate                              353809126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19962142                       # Number of instructions simulated
sim_ops                                      35207736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033571                       # Number of seconds simulated
sim_ticks                                 33571212000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.714242                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149789                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2713                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672207                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           87                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       34444273                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.148937                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763886                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          243                       # TLB misses on write requests
system.cpu0.numCycles                        67142424                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32698151                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9962142                       # Number of instructions committed
system.cpu1.committedOps                     18844275                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.739758                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3489992                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2492413                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32785                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1822684                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1225                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       34756645                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.148373                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3353195                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          220                       # TLB misses on write requests
system.cpu1.numCycles                        67142424                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38651      0.21%      0.21% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14803188     78.56%     78.76% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 40880      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.98% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24795      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27290      0.14%     79.27% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112375      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2039018     10.82%     90.69% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1651176      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64734      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38212      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18844275                       # Class of committed instruction
system.cpu1.tickCycles                       32385779                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268169                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        537362                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2616999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1338                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5234063                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1338                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             226687                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       129428                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138741                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42506                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        226687                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       806555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       806555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 806555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25511744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25511744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25511744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            269193                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  269193    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              269193                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1144959500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1424657750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4691325                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4691325                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4691325                       # number of overall hits
system.cpu0.icache.overall_hits::total        4691325                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        72497                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         72497                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        72497                       # number of overall misses
system.cpu0.icache.overall_misses::total        72497                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1596790500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1596790500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1596790500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1596790500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763822                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763822                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763822                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763822                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015218                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015218                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015218                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015218                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22025.607956                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22025.607956                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22025.607956                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22025.607956                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72481                       # number of writebacks
system.cpu0.icache.writebacks::total            72481                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72497                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72497                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72497                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72497                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1524293500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1524293500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1524293500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1524293500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015218                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015218                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015218                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015218                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21025.607956                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21025.607956                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21025.607956                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21025.607956                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72481                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4691325                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4691325                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        72497                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        72497                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1596790500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1596790500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015218                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015218                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22025.607956                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22025.607956                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72497                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72497                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1524293500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1524293500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015218                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015218                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21025.607956                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21025.607956                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999593                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763822                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72497                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.710609                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999593                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38183073                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38183073                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810437                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810437                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810494                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810494                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290391                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290391                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290448                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290448                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  18257607500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18257607500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  18257607500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18257607500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100828                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100828                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100942                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100942                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138227                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138227                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138247                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138247                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62872.497770                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62872.497770                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62860.159133                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62860.159133                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       154246                       # number of writebacks
system.cpu0.dcache.writebacks::total           154246                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10075                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10075                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10075                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10075                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280373                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280373                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  17361958500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17361958500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  17363362000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17363362000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 61937.094208                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 61937.094208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 61929.508191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 61929.508191                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280357                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192721                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192721                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269895                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269895                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  16981746500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16981746500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462616                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462616                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62919.826229                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62919.826229                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1466                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1466                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  16638066000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16638066000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 61983.116578                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 61983.116578                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617716                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617716                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20496                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20496                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1275861000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1275861000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032115                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032115                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62249.268150                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62249.268150                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8609                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8609                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    723892500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    723892500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60897.829562                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60897.829562                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1403500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1403500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 24622.807018                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 24622.807018                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999618                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090867                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457448                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999618                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087909                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087909                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1724135                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1724135                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1724135                       # number of overall hits
system.cpu1.icache.overall_hits::total        1724135                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1629007                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1629007                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1629007                       # number of overall misses
system.cpu1.icache.overall_misses::total      1629007                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21810610500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21810610500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21810610500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21810610500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3353142                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3353142                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3353142                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3353142                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485815                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485815                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485815                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485815                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13388.899188                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13388.899188                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13388.899188                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13388.899188                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1628990                       # number of writebacks
system.cpu1.icache.writebacks::total          1628990                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1629007                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1629007                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1629007                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1629007                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  20181604500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  20181604500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  20181604500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  20181604500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485815                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485815                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485815                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485815                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12388.899802                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12388.899802                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12388.899802                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12388.899802                       # average overall mshr miss latency
system.cpu1.icache.replacements               1628990                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1724135                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1724135                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1629007                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1629007                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21810610500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21810610500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3353142                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3353142                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485815                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485815                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13388.899188                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13388.899188                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1629007                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1629007                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  20181604500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  20181604500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485815                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485815                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12388.899802                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12388.899802                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999573                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3353141                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1629006                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.058397                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999573                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28454142                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28454142                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3389579                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3389579                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3389579                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3389579                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       720299                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        720299                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       720299                       # number of overall misses
system.cpu1.dcache.overall_misses::total       720299                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14040364500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14040364500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14040364500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14040364500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4109878                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4109878                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4109878                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4109878                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175260                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175260                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175260                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175260                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19492.411485                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19492.411485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19492.411485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19492.411485                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       413944                       # number of writebacks
system.cpu1.dcache.writebacks::total           413944                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85112                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85112                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85112                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85112                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       635187                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       635187                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       635187                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       635187                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11057420500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11057420500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11057420500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11057420500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154551                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154551                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154551                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154551                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17408.134140                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17408.134140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17408.134140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17408.134140                       # average overall mshr miss latency
system.cpu1.dcache.replacements                635171                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1955988                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1955988                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       465095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       465095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7003471500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7003471500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2421083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2421083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192102                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192102                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15058.152635                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15058.152635                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18019                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18019                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       447076                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       447076                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6298380000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6298380000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184660                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184660                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14087.940305                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14087.940305                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1433591                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1433591                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       255204                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       255204                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7036893000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7036893000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1688795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1688795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151116                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151116                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27573.599944                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27573.599944                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67093                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67093                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188111                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188111                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4759040500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4759040500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111388                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111388                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25299.107973                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25299.107973                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999600                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4024766                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           635187                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.336348                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999600                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33514211                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33514211                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               64270                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               69916                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1621510                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              592175                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2347871                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              64270                       # number of overall hits
system.l2.overall_hits::.cpu0.data              69916                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1621510                       # number of overall hits
system.l2.overall_hits::.cpu1.data             592175                       # number of overall hits
system.l2.overall_hits::total                 2347871                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8227                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            210457                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7497                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             43012                       # number of demand (read+write) misses
system.l2.demand_misses::total                 269193                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8227                       # number of overall misses
system.l2.overall_misses::.cpu0.data           210457                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7497                       # number of overall misses
system.l2.overall_misses::.cpu1.data            43012                       # number of overall misses
system.l2.overall_misses::total                269193                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    673043000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  16184350000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    659556500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3591536000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21108485500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    673043000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  16184350000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    659556500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3591536000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21108485500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72497                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1629007                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          635187                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2617064                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72497                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1629007                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         635187                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2617064                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.113481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.750632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.004602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.067715                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102861                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.113481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.750632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.004602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.067715                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102861                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81809.043394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76900.982148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87976.057090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83500.790477                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78413.946499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81809.043394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76900.982148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87976.057090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83500.790477                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78413.946499                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              129428                       # number of writebacks
system.l2.writebacks::total                    129428                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         8227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       210457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        43012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            269193                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       210457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        43012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           269193                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    590773000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  14079780000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    584586500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3161416000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18416555500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    590773000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  14079780000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    584586500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3161416000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18416555500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.113481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.750632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.004602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.067715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102861                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.113481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.750632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.004602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.067715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102861                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71809.043394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66900.982148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77976.057090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73500.790477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68413.946499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71809.043394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66900.982148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77976.057090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73500.790477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68413.946499                       # average overall mshr miss latency
system.l2.replacements                         269470                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       568190                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           568190                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       568190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       568190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1701471                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1701471                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1701471                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1701471                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           37                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            37                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             3170                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                157492                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           8717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42506                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    670196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2839130000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3509326000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            199998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.733322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.179623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.212532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 76883.790295                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84025.274498                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82560.720839                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         8717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    583026000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2501240000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3084266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.733322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.179623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.212532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 66883.790295                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74025.274498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72560.720839                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         64270                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1621510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1685780                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    673043000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    659556500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1332599500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1629007                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1701504                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.113481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.004602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009241                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81809.043394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87976.057090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84749.395828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7497                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15724                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    590773000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    584586500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1175359500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.113481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.004602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71809.043394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77976.057090                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74749.395828                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        66746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       437853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            504599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       201740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         9223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          210963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  15514154000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    752406000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16266560000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       447076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        715562                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.751399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.020630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.294821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76901.724993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81579.312588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77106.222418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       201740                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         9223                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       210963                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  13496754000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    660176000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14156930000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.751399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.020630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.294821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66901.724993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71579.312588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67106.222418                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.314409                       # Cycle average of tags in use
system.l2.tags.total_refs                     5234026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    270494                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.349878                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.131974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       12.106695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      371.517368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      165.836038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      444.722336                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.011823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.362810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.161949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.434299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999330                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          258                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42142998                       # Number of tag accesses
system.l2.tags.data_accesses                 42142998                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        526528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      13469248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        479808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2752768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17228352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       526528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       479808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1006336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8283392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8283392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         210457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          43012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              269193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       129428                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             129428                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15683914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        401214231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14292245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81997874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             513188264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15683914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14292245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29976159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      246740928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            246740928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      246740928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15683914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       401214231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14292245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81997874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            759929192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    129285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    208283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     42536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000320818750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7733                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7733                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              660475                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             121682                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      269193                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     129428                       # Number of write requests accepted
system.mem_ctrls.readBursts                    269193                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   129428                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2650                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   143                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             55456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            47578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2571                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2364729000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1332715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7362410250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8871.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27621.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   223145                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  110058                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                269193                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               129428                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  241387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    404.694274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   251.710565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.089430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15334     24.50%     24.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14614     23.35%     47.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7227     11.55%     59.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5123      8.18%     67.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3187      5.09%     72.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2354      3.76%     76.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1694      2.71%     79.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1417      2.26%     81.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11642     18.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62592                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.466313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.857571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.607126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6098     78.86%     78.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           300      3.88%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           526      6.80%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          532      6.88%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          224      2.90%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           36      0.47%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7733                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.714729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.685997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4929     63.74%     63.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              367      4.75%     68.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2187     28.28%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              217      2.81%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      0.40%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7733                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17058752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  169600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8272320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17228352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8283392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       508.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       246.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    513.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    246.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33570182000                       # Total gap between requests
system.mem_ctrls.avgGap                      84215.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       526528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     13330112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       479808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2722304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8272320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15683913.943887397647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 397069727.479603648186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14292245.391676653177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 81090429.502515420318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 246411121.528766959906                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       210457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        43012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       129428                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    253452750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   5438690250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    275925000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1394342250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 812741417250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30807.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25842.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36804.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32417.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6279486.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            187103700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             99444180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           769342140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          278930700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2649713040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12348771270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2492380320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18825685350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.768713                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6348025750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1120860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26102326250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            259824600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            138092460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1133774880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          395780400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2649713040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13776629820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1289973120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19643788320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.137895                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3223801750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1120860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29226550250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2417065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       697618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1701471                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          487380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           199998                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          199998                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1701504                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       715562                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4887003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1905545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7851126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9278592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     27815616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    208511744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67144384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              312750336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          269470                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8283392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2886534                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000464                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021525                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2885196     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1338      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2886534                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4886692500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         952870819                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2443577862                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         424087430                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108892206                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33571212000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
