// Seed: 2002195269
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  assign id_1 = 1;
  logic id_3;
  type_4(
      id_2, id_1, id_2, 1'b0
  );
endmodule
