# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0" \
"test_bench_time_synth.v" \
"../../../../../ES3B2_project_assignment.srcs/sim_1/new/vga_test_assignment.v" \

# Do not sort compile order
nosort
