<?xml version="1.0" encoding="utf-8"?> 
<!-- 
  Synopsys, Inc.
  Version G-2012.09-SP1 
  Project file C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\syntmp\run_option.xml

--> 
<project_attribute_list name="Project Settings"> 
     <option name="project_name" display_name="Project Name">MasterSlave_TRI</option>
     <option name="impl_name" display_name="Implementation Name">hydra_1</option>
     <option name="top_module" display_name="Top Module">MasterSlave_TRI</option>
     <option name="pipe" display_name="Pipelining">1</option>
     <option name="retiming" display_name="Retiming">0</option>
     <option name="resource_sharing" display_name="Resource Sharing">1</option>
     <option name="par_use_xflow" display_name="Use Xilinx Xflow">0</option>
     <option name="maxfan" display_name="Fanout Guide">500</option>
     <option name="disable_io_insertion" display_name="Disable I/O Insertion">0</option>
     <option name="no_sequential_opt" display_name="Disable Sequential Optimizations">0</option>
     <option name="fix_gated_and_generated_clocks" display_name="Clock Conversion">1</option>
     <option name="par_use_xilinx_partition" display_name="Use Xilinx Partition Flow">0</option>
     <option name="symbolic_fsm_compiler" display_name="FSM Compiler">1</option>
</project_attribute_list>

