#-----------------------------------------------------------
# Vivado v2014.3 (64-bit)
# SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Fri Nov 21 16:12:10 2014
# Process ID: 4720
# Log file: C:/Users/Antonin/FPGA_project/Test/Test.runs/impl_1/display_test.vdi
# Journal file: C:/Users/Antonin/FPGA_project/Test/Test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source display_test.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.3/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/Antonin/FPGA_project/Test/Test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/Antonin/FPGA_project/Test/Test.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 471.574 ; gain = 284.684
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 474.379 ; gain = 1.926
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1373a7341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 954.691 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 31 cells.
Phase 2 Constant Propagation | Checksum: 181c9a13c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 954.691 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 54 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 8143df52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 954.691 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 8143df52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 954.691 ; gain = 0.000
Implement Debug Cores | Checksum: 1373a7341
Logic Optimization | Checksum: 1373a7341

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 8143df52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 954.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 954.691 ; gain = 483.117
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 954.691 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Antonin/FPGA_project/Test/Test.runs/impl_1/display_test_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 54a316b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 954.691 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 954.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 954.691 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 502fd104

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 954.691 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 502fd104

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.462 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 502fd104

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.463 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 1de9bcf1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 976.527 ; gain = 21.836
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c99c5393

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 15d9f869d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.497 . Memory (MB): peak = 976.527 ; gain = 21.836
Phase 2.1.2.1 Place Init Design | Checksum: 19438d302

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 976.527 ; gain = 21.836
Phase 2.1.2 Build Placer Netlist Model | Checksum: 19438d302

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.608 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 19438d302

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.611 . Memory (MB): peak = 976.527 ; gain = 21.836
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 19438d302

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.612 . Memory (MB): peak = 976.527 ; gain = 21.836
Phase 2.1 Placer Initialization Core | Checksum: 19438d302

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.613 . Memory (MB): peak = 976.527 ; gain = 21.836
Phase 2 Placer Initialization | Checksum: 19438d302

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.614 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1889995c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1889995c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1b171fb8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 292007c81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1cca5fc21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1a75eace7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 1d7ebfa27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1d7ebfa27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 1d7ebfa27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1d7ebfa27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 1d7ebfa27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836
Phase 4 Detail Placement | Checksum: 1d7ebfa27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1d7ebfa27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.892. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 257b7cc2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836
Phase 5.2 Post Placement Optimization | Checksum: 257b7cc2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 257b7cc2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 257b7cc2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836
Phase 5.4 Placer Reporting | Checksum: 257b7cc2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 2a9464ce8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2a9464ce8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836
Ending Placer Task | Checksum: 1ee4c3f91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 976.527 ; gain = 21.836
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 976.527 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 976.527 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15cf1d416

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1070.680 ; gain = 94.152

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15cf1d416

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1072.281 ; gain = 95.754

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15cf1d416

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1080.688 ; gain = 104.160
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fb552020

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1093.074 ; gain = 116.547
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.91   | TNS=0      | WHS=-0.121 | THS=-1.47  |

Phase 2 Router Initialization | Checksum: 1d2768743

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1093.074 ; gain = 116.547

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 6f5a27ca

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1093.074 ; gain = 116.547

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f9b0f42b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.24   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f8df05f4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547
Phase 4 Rip-up And Reroute | Checksum: f8df05f4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: f7e314b7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.4    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: f7e314b7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: f7e314b7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 155c6360b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.4    | TNS=0      | WHS=0.085  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 155c6360b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00745573 %
  Global Horizontal Routing Utilization  = 0.0196078 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 12888ab4f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 12888ab4f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: c25d569d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.4    | TNS=0      | WHS=0.085  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: c25d569d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1093.074 ; gain = 116.547
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1093.074 ; gain = 116.547
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1093.074 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Antonin/FPGA_project/Test/Test.runs/impl_1/display_test_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Nov 21 16:13:24 2014...
