read -sv run_verilog_mid/adder_32b_9_91_9d82830156f7404d725b76755a74ae6b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_91_9d82830156f7404d725b76755a74ae6b_yosys.v
