<stg><name>conv4_Pipeline_M1</name>


<trans_list>

<trans id="436" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %add180_12_129414_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_129414_reload

]]></Node>
<StgValue><ssdm name="add180_12_129414_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %add180_11_129392_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_129392_reload

]]></Node>
<StgValue><ssdm name="add180_11_129392_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %add180_10_129379_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_129379_reload

]]></Node>
<StgValue><ssdm name="add180_10_129379_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %add180_9_129366_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_129366_reload

]]></Node>
<StgValue><ssdm name="add180_9_129366_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %add180_8_129353_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_129353_reload

]]></Node>
<StgValue><ssdm name="add180_8_129353_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %add180_7_129340_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_129340_reload

]]></Node>
<StgValue><ssdm name="add180_7_129340_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %add180_6_129327_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_129327_reload

]]></Node>
<StgValue><ssdm name="add180_6_129327_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %add180_5_129314_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_129314_reload

]]></Node>
<StgValue><ssdm name="add180_5_129314_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %add180_4_129301_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_129301_reload

]]></Node>
<StgValue><ssdm name="add180_4_129301_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %add180_3_129288_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_129288_reload

]]></Node>
<StgValue><ssdm name="add180_3_129288_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %add180_2_129275_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_129275_reload

]]></Node>
<StgValue><ssdm name="add180_2_129275_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %add180_1_129262_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_129262_reload

]]></Node>
<StgValue><ssdm name="add180_1_129262_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %add180_1284469249_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1284469249_reload

]]></Node>
<StgValue><ssdm name="add180_1284469249_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %add180_12_119404_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_119404_reload

]]></Node>
<StgValue><ssdm name="add180_12_119404_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %add180_11_119391_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_119391_reload

]]></Node>
<StgValue><ssdm name="add180_11_119391_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %add180_10_119378_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_119378_reload

]]></Node>
<StgValue><ssdm name="add180_10_119378_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %add180_9_119365_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_119365_reload

]]></Node>
<StgValue><ssdm name="add180_9_119365_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %add180_8_119352_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_119352_reload

]]></Node>
<StgValue><ssdm name="add180_8_119352_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %add180_7_119339_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_119339_reload

]]></Node>
<StgValue><ssdm name="add180_7_119339_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %add180_6_119326_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_119326_reload

]]></Node>
<StgValue><ssdm name="add180_6_119326_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %add180_5_119313_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_119313_reload

]]></Node>
<StgValue><ssdm name="add180_5_119313_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %add180_4_119300_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_119300_reload

]]></Node>
<StgValue><ssdm name="add180_4_119300_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %add180_3_119287_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_119287_reload

]]></Node>
<StgValue><ssdm name="add180_3_119287_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %add180_2_119274_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_119274_reload

]]></Node>
<StgValue><ssdm name="add180_2_119274_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %add180_1_119261_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_119261_reload

]]></Node>
<StgValue><ssdm name="add180_1_119261_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %add180_1184299248_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1184299248_reload

]]></Node>
<StgValue><ssdm name="add180_1184299248_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %add180_12_109403_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_109403_reload

]]></Node>
<StgValue><ssdm name="add180_12_109403_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %add180_11_109390_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_109390_reload

]]></Node>
<StgValue><ssdm name="add180_11_109390_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %add180_10_109377_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_109377_reload

]]></Node>
<StgValue><ssdm name="add180_10_109377_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %add180_9_109364_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_109364_reload

]]></Node>
<StgValue><ssdm name="add180_9_109364_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %add180_8_109351_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_109351_reload

]]></Node>
<StgValue><ssdm name="add180_8_109351_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %add180_7_109338_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_109338_reload

]]></Node>
<StgValue><ssdm name="add180_7_109338_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %add180_6_109325_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_109325_reload

]]></Node>
<StgValue><ssdm name="add180_6_109325_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %add180_5_109312_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_109312_reload

]]></Node>
<StgValue><ssdm name="add180_5_109312_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %add180_4_109299_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_109299_reload

]]></Node>
<StgValue><ssdm name="add180_4_109299_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %add180_3_109286_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_109286_reload

]]></Node>
<StgValue><ssdm name="add180_3_109286_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %add180_2_109273_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_109273_reload

]]></Node>
<StgValue><ssdm name="add180_2_109273_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %add180_1_109260_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_109260_reload

]]></Node>
<StgValue><ssdm name="add180_1_109260_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %add180_1084129247_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1084129247_reload

]]></Node>
<StgValue><ssdm name="add180_1084129247_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %add180_12_99402_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_99402_reload

]]></Node>
<StgValue><ssdm name="add180_12_99402_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %add180_11_99389_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_99389_reload

]]></Node>
<StgValue><ssdm name="add180_11_99389_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %add180_10_99376_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_99376_reload

]]></Node>
<StgValue><ssdm name="add180_10_99376_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %add180_9_99363_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_99363_reload

]]></Node>
<StgValue><ssdm name="add180_9_99363_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %add180_8_99350_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_99350_reload

]]></Node>
<StgValue><ssdm name="add180_8_99350_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %add180_7_99337_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_99337_reload

]]></Node>
<StgValue><ssdm name="add180_7_99337_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %add180_6_99324_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_99324_reload

]]></Node>
<StgValue><ssdm name="add180_6_99324_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %add180_5_99311_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_99311_reload

]]></Node>
<StgValue><ssdm name="add180_5_99311_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %add180_4_99298_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_99298_reload

]]></Node>
<StgValue><ssdm name="add180_4_99298_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %add180_3_99285_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_99285_reload

]]></Node>
<StgValue><ssdm name="add180_3_99285_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %add180_2_99272_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_99272_reload

]]></Node>
<StgValue><ssdm name="add180_2_99272_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %add180_1_99259_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_99259_reload

]]></Node>
<StgValue><ssdm name="add180_1_99259_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %add180_983959246_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_983959246_reload

]]></Node>
<StgValue><ssdm name="add180_983959246_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %add180_12_89401_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_89401_reload

]]></Node>
<StgValue><ssdm name="add180_12_89401_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %add180_11_89388_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_89388_reload

]]></Node>
<StgValue><ssdm name="add180_11_89388_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %add180_10_89375_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_89375_reload

]]></Node>
<StgValue><ssdm name="add180_10_89375_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %add180_9_89362_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_89362_reload

]]></Node>
<StgValue><ssdm name="add180_9_89362_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %add180_8_89349_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_89349_reload

]]></Node>
<StgValue><ssdm name="add180_8_89349_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %add180_7_89336_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_89336_reload

]]></Node>
<StgValue><ssdm name="add180_7_89336_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %add180_6_89323_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_89323_reload

]]></Node>
<StgValue><ssdm name="add180_6_89323_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %add180_5_89310_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_89310_reload

]]></Node>
<StgValue><ssdm name="add180_5_89310_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %add180_4_89297_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_89297_reload

]]></Node>
<StgValue><ssdm name="add180_4_89297_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %add180_3_89284_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_89284_reload

]]></Node>
<StgValue><ssdm name="add180_3_89284_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %add180_2_89271_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_89271_reload

]]></Node>
<StgValue><ssdm name="add180_2_89271_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %add180_1_89258_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_89258_reload

]]></Node>
<StgValue><ssdm name="add180_1_89258_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:65 %add180_883789245_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_883789245_reload

]]></Node>
<StgValue><ssdm name="add180_883789245_reload_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:66 %add180_12_79400_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_79400_reload

]]></Node>
<StgValue><ssdm name="add180_12_79400_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:67 %add180_11_79387_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_79387_reload

]]></Node>
<StgValue><ssdm name="add180_11_79387_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:68 %add180_10_79374_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_79374_reload

]]></Node>
<StgValue><ssdm name="add180_10_79374_reload_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:69 %add180_9_79361_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_79361_reload

]]></Node>
<StgValue><ssdm name="add180_9_79361_reload_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:70 %add180_8_79348_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_79348_reload

]]></Node>
<StgValue><ssdm name="add180_8_79348_reload_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:71 %add180_7_79335_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_79335_reload

]]></Node>
<StgValue><ssdm name="add180_7_79335_reload_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %add180_6_79322_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_79322_reload

]]></Node>
<StgValue><ssdm name="add180_6_79322_reload_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:73 %add180_5_79309_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_79309_reload

]]></Node>
<StgValue><ssdm name="add180_5_79309_reload_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:74 %add180_4_79296_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_79296_reload

]]></Node>
<StgValue><ssdm name="add180_4_79296_reload_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %add180_3_79283_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_79283_reload

]]></Node>
<StgValue><ssdm name="add180_3_79283_reload_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:76 %add180_2_79270_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_79270_reload

]]></Node>
<StgValue><ssdm name="add180_2_79270_reload_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:77 %add180_1_79257_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_79257_reload

]]></Node>
<StgValue><ssdm name="add180_1_79257_reload_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:78 %add180_783619244_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_783619244_reload

]]></Node>
<StgValue><ssdm name="add180_783619244_reload_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:79 %add180_12_69399_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_69399_reload

]]></Node>
<StgValue><ssdm name="add180_12_69399_reload_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:80 %add180_11_69386_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_69386_reload

]]></Node>
<StgValue><ssdm name="add180_11_69386_reload_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:81 %add180_10_69373_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_69373_reload

]]></Node>
<StgValue><ssdm name="add180_10_69373_reload_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:82 %add180_9_69360_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_69360_reload

]]></Node>
<StgValue><ssdm name="add180_9_69360_reload_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:83 %add180_8_69347_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_69347_reload

]]></Node>
<StgValue><ssdm name="add180_8_69347_reload_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:84 %add180_7_69334_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_69334_reload

]]></Node>
<StgValue><ssdm name="add180_7_69334_reload_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:85 %add180_6_69321_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_69321_reload

]]></Node>
<StgValue><ssdm name="add180_6_69321_reload_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:86 %add180_5_69308_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_69308_reload

]]></Node>
<StgValue><ssdm name="add180_5_69308_reload_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:87 %add180_4_69295_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_69295_reload

]]></Node>
<StgValue><ssdm name="add180_4_69295_reload_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:88 %add180_3_69282_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_69282_reload

]]></Node>
<StgValue><ssdm name="add180_3_69282_reload_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:89 %add180_2_69269_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_69269_reload

]]></Node>
<StgValue><ssdm name="add180_2_69269_reload_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:90 %add180_1_69256_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_69256_reload

]]></Node>
<StgValue><ssdm name="add180_1_69256_reload_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:91 %add180_683449243_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_683449243_reload

]]></Node>
<StgValue><ssdm name="add180_683449243_reload_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:92 %add180_12_59398_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_59398_reload

]]></Node>
<StgValue><ssdm name="add180_12_59398_reload_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:93 %add180_11_59385_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_59385_reload

]]></Node>
<StgValue><ssdm name="add180_11_59385_reload_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:94 %add180_10_59372_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_59372_reload

]]></Node>
<StgValue><ssdm name="add180_10_59372_reload_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:95 %add180_9_59359_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_59359_reload

]]></Node>
<StgValue><ssdm name="add180_9_59359_reload_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:96 %add180_8_59346_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_59346_reload

]]></Node>
<StgValue><ssdm name="add180_8_59346_reload_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:97 %add180_7_59333_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_59333_reload

]]></Node>
<StgValue><ssdm name="add180_7_59333_reload_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:98 %add180_6_59320_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_59320_reload

]]></Node>
<StgValue><ssdm name="add180_6_59320_reload_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:99 %add180_5_59307_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_59307_reload

]]></Node>
<StgValue><ssdm name="add180_5_59307_reload_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:100 %add180_4_59294_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_59294_reload

]]></Node>
<StgValue><ssdm name="add180_4_59294_reload_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:101 %add180_3_59281_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_59281_reload

]]></Node>
<StgValue><ssdm name="add180_3_59281_reload_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:102 %add180_2_59268_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_59268_reload

]]></Node>
<StgValue><ssdm name="add180_2_59268_reload_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:103 %add180_1_59255_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_59255_reload

]]></Node>
<StgValue><ssdm name="add180_1_59255_reload_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:104 %add180_583279242_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_583279242_reload

]]></Node>
<StgValue><ssdm name="add180_583279242_reload_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:105 %add180_12_49397_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_49397_reload

]]></Node>
<StgValue><ssdm name="add180_12_49397_reload_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:106 %add180_11_49384_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_49384_reload

]]></Node>
<StgValue><ssdm name="add180_11_49384_reload_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:107 %add180_10_49371_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_49371_reload

]]></Node>
<StgValue><ssdm name="add180_10_49371_reload_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:108 %add180_9_49358_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_49358_reload

]]></Node>
<StgValue><ssdm name="add180_9_49358_reload_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:109 %add180_8_49345_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_49345_reload

]]></Node>
<StgValue><ssdm name="add180_8_49345_reload_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:110 %add180_7_49332_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_49332_reload

]]></Node>
<StgValue><ssdm name="add180_7_49332_reload_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:111 %add180_6_49319_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_49319_reload

]]></Node>
<StgValue><ssdm name="add180_6_49319_reload_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:112 %add180_5_49306_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_49306_reload

]]></Node>
<StgValue><ssdm name="add180_5_49306_reload_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:113 %add180_4_49293_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_49293_reload

]]></Node>
<StgValue><ssdm name="add180_4_49293_reload_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:114 %add180_3_49280_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_49280_reload

]]></Node>
<StgValue><ssdm name="add180_3_49280_reload_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:115 %add180_2_49267_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_49267_reload

]]></Node>
<StgValue><ssdm name="add180_2_49267_reload_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:116 %add180_1_49254_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_49254_reload

]]></Node>
<StgValue><ssdm name="add180_1_49254_reload_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:117 %add180_483109241_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_483109241_reload

]]></Node>
<StgValue><ssdm name="add180_483109241_reload_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:118 %add180_12_39396_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_39396_reload

]]></Node>
<StgValue><ssdm name="add180_12_39396_reload_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:119 %add180_11_39383_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_39383_reload

]]></Node>
<StgValue><ssdm name="add180_11_39383_reload_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:120 %add180_10_39370_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_39370_reload

]]></Node>
<StgValue><ssdm name="add180_10_39370_reload_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:121 %add180_9_39357_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_39357_reload

]]></Node>
<StgValue><ssdm name="add180_9_39357_reload_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:122 %add180_8_39344_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_39344_reload

]]></Node>
<StgValue><ssdm name="add180_8_39344_reload_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:123 %add180_7_39331_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_39331_reload

]]></Node>
<StgValue><ssdm name="add180_7_39331_reload_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:124 %add180_6_39318_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_39318_reload

]]></Node>
<StgValue><ssdm name="add180_6_39318_reload_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:125 %add180_5_39305_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_39305_reload

]]></Node>
<StgValue><ssdm name="add180_5_39305_reload_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:126 %add180_4_39292_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_39292_reload

]]></Node>
<StgValue><ssdm name="add180_4_39292_reload_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:127 %add180_3_39279_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_39279_reload

]]></Node>
<StgValue><ssdm name="add180_3_39279_reload_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:128 %add180_2_39266_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_39266_reload

]]></Node>
<StgValue><ssdm name="add180_2_39266_reload_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:129 %add180_1_39253_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_39253_reload

]]></Node>
<StgValue><ssdm name="add180_1_39253_reload_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:130 %add180_382939240_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_382939240_reload

]]></Node>
<StgValue><ssdm name="add180_382939240_reload_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:131 %add180_12_29395_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_29395_reload

]]></Node>
<StgValue><ssdm name="add180_12_29395_reload_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:132 %add180_11_29382_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_29382_reload

]]></Node>
<StgValue><ssdm name="add180_11_29382_reload_read"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:133 %add180_10_29369_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_29369_reload

]]></Node>
<StgValue><ssdm name="add180_10_29369_reload_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:134 %add180_9_29356_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_29356_reload

]]></Node>
<StgValue><ssdm name="add180_9_29356_reload_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:135 %add180_8_29343_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_29343_reload

]]></Node>
<StgValue><ssdm name="add180_8_29343_reload_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:136 %add180_7_29330_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_29330_reload

]]></Node>
<StgValue><ssdm name="add180_7_29330_reload_read"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:137 %add180_6_29317_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_29317_reload

]]></Node>
<StgValue><ssdm name="add180_6_29317_reload_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:138 %add180_5_29304_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_29304_reload

]]></Node>
<StgValue><ssdm name="add180_5_29304_reload_read"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:139 %add180_4_29291_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_29291_reload

]]></Node>
<StgValue><ssdm name="add180_4_29291_reload_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:140 %add180_3_29278_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_29278_reload

]]></Node>
<StgValue><ssdm name="add180_3_29278_reload_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:141 %add180_2_29265_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_29265_reload

]]></Node>
<StgValue><ssdm name="add180_2_29265_reload_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:142 %add180_1_29252_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_29252_reload

]]></Node>
<StgValue><ssdm name="add180_1_29252_reload_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:143 %add180_282769239_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_282769239_reload

]]></Node>
<StgValue><ssdm name="add180_282769239_reload_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:144 %add180_12_19394_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_19394_reload

]]></Node>
<StgValue><ssdm name="add180_12_19394_reload_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:145 %add180_11_19381_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_19381_reload

]]></Node>
<StgValue><ssdm name="add180_11_19381_reload_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:146 %add180_10_19368_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_19368_reload

]]></Node>
<StgValue><ssdm name="add180_10_19368_reload_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:147 %add180_9_19355_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_19355_reload

]]></Node>
<StgValue><ssdm name="add180_9_19355_reload_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:148 %add180_8_19342_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_19342_reload

]]></Node>
<StgValue><ssdm name="add180_8_19342_reload_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:149 %add180_7_19329_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_19329_reload

]]></Node>
<StgValue><ssdm name="add180_7_19329_reload_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:150 %add180_6_19316_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_19316_reload

]]></Node>
<StgValue><ssdm name="add180_6_19316_reload_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:151 %add180_5_19303_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_19303_reload

]]></Node>
<StgValue><ssdm name="add180_5_19303_reload_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:152 %add180_4_19290_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_19290_reload

]]></Node>
<StgValue><ssdm name="add180_4_19290_reload_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:153 %add180_3_19277_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_19277_reload

]]></Node>
<StgValue><ssdm name="add180_3_19277_reload_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:154 %add180_2_19264_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_19264_reload

]]></Node>
<StgValue><ssdm name="add180_2_19264_reload_read"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:155 %add180_1_19251_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_19251_reload

]]></Node>
<StgValue><ssdm name="add180_1_19251_reload_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:156 %add180_182599238_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_182599238_reload

]]></Node>
<StgValue><ssdm name="add180_182599238_reload_read"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:157 %bias_conv4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bias_conv4_load

]]></Node>
<StgValue><ssdm name="bias_conv4_load_read"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:158 %add180_129393_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_129393_reload

]]></Node>
<StgValue><ssdm name="add180_129393_reload_read"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:159 %add180_119380_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_119380_reload

]]></Node>
<StgValue><ssdm name="add180_119380_reload_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:160 %add180_109367_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_109367_reload

]]></Node>
<StgValue><ssdm name="add180_109367_reload_read"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:161 %add180_99354_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_99354_reload

]]></Node>
<StgValue><ssdm name="add180_99354_reload_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:162 %add180_89341_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_89341_reload

]]></Node>
<StgValue><ssdm name="add180_89341_reload_read"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:163 %add180_79328_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_79328_reload

]]></Node>
<StgValue><ssdm name="add180_79328_reload_read"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:164 %add180_69315_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_69315_reload

]]></Node>
<StgValue><ssdm name="add180_69315_reload_read"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:165 %add180_59302_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_59302_reload

]]></Node>
<StgValue><ssdm name="add180_59302_reload_read"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:166 %add180_49289_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_49289_reload

]]></Node>
<StgValue><ssdm name="add180_49289_reload_read"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:167 %add180_39276_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_39276_reload

]]></Node>
<StgValue><ssdm name="add180_39276_reload_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:168 %add180_29263_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_29263_reload

]]></Node>
<StgValue><ssdm name="add180_29263_reload_read"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:169 %add180_19250_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_19250_reload

]]></Node>
<StgValue><ssdm name="add180_19250_reload_read"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:170 %add1809237_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add1809237_reload

]]></Node>
<StgValue><ssdm name="add1809237_reload_read"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:171 %phi_mul182_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %phi_mul182

]]></Node>
<StgValue><ssdm name="phi_mul182_read"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:172 %store_ln136 = store i4 0, i4 %i_7

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:173 %br_ln0 = br void %VITIS_LOOP_138_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_138_6:0 %i = load i4 %i_7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_138_6:1 %icmp_ln136 = icmp_eq  i4 %i, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_138_6:2 %add_ln136 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_138_6:3 %br_ln136 = br i1 %icmp_ln136, void %VITIS_LOOP_138_6.split, void %for.inc228.exitStub

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:6 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add1809237_reload_read, i4 1, i32 %add180_19250_reload_read, i4 2, i32 %add180_29263_reload_read, i4 3, i32 %add180_39276_reload_read, i4 4, i32 %add180_49289_reload_read, i4 5, i32 %add180_59302_reload_read, i4 6, i32 %add180_69315_reload_read, i4 7, i32 %add180_79328_reload_read, i4 8, i32 %add180_89341_reload_read, i4 9, i32 %add180_99354_reload_read, i4 10, i32 %add180_109367_reload_read, i4 11, i32 %add180_119380_reload_read, i4 12, i32 %add180_129393_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:18 %tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_182599238_reload_read, i4 1, i32 %add180_1_19251_reload_read, i4 2, i32 %add180_2_19264_reload_read, i4 3, i32 %add180_3_19277_reload_read, i4 4, i32 %add180_4_19290_reload_read, i4 5, i32 %add180_5_19303_reload_read, i4 6, i32 %add180_6_19316_reload_read, i4 7, i32 %add180_7_19329_reload_read, i4 8, i32 %add180_8_19342_reload_read, i4 9, i32 %add180_9_19355_reload_read, i4 10, i32 %add180_10_19368_reload_read, i4 11, i32 %add180_11_19381_reload_read, i4 12, i32 %add180_12_19394_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:30 %tmp_79 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_282769239_reload_read, i4 1, i32 %add180_1_29252_reload_read, i4 2, i32 %add180_2_29265_reload_read, i4 3, i32 %add180_3_29278_reload_read, i4 4, i32 %add180_4_29291_reload_read, i4 5, i32 %add180_5_29304_reload_read, i4 6, i32 %add180_6_29317_reload_read, i4 7, i32 %add180_7_29330_reload_read, i4 8, i32 %add180_8_29343_reload_read, i4 9, i32 %add180_9_29356_reload_read, i4 10, i32 %add180_10_29369_reload_read, i4 11, i32 %add180_11_29382_reload_read, i4 12, i32 %add180_12_29395_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:42 %tmp_80 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_382939240_reload_read, i4 1, i32 %add180_1_39253_reload_read, i4 2, i32 %add180_2_39266_reload_read, i4 3, i32 %add180_3_39279_reload_read, i4 4, i32 %add180_4_39292_reload_read, i4 5, i32 %add180_5_39305_reload_read, i4 6, i32 %add180_6_39318_reload_read, i4 7, i32 %add180_7_39331_reload_read, i4 8, i32 %add180_8_39344_reload_read, i4 9, i32 %add180_9_39357_reload_read, i4 10, i32 %add180_10_39370_reload_read, i4 11, i32 %add180_11_39383_reload_read, i4 12, i32 %add180_12_39396_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:54 %tmp_81 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_483109241_reload_read, i4 1, i32 %add180_1_49254_reload_read, i4 2, i32 %add180_2_49267_reload_read, i4 3, i32 %add180_3_49280_reload_read, i4 4, i32 %add180_4_49293_reload_read, i4 5, i32 %add180_5_49306_reload_read, i4 6, i32 %add180_6_49319_reload_read, i4 7, i32 %add180_7_49332_reload_read, i4 8, i32 %add180_8_49345_reload_read, i4 9, i32 %add180_9_49358_reload_read, i4 10, i32 %add180_10_49371_reload_read, i4 11, i32 %add180_11_49384_reload_read, i4 12, i32 %add180_12_49397_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:66 %tmp_82 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_583279242_reload_read, i4 1, i32 %add180_1_59255_reload_read, i4 2, i32 %add180_2_59268_reload_read, i4 3, i32 %add180_3_59281_reload_read, i4 4, i32 %add180_4_59294_reload_read, i4 5, i32 %add180_5_59307_reload_read, i4 6, i32 %add180_6_59320_reload_read, i4 7, i32 %add180_7_59333_reload_read, i4 8, i32 %add180_8_59346_reload_read, i4 9, i32 %add180_9_59359_reload_read, i4 10, i32 %add180_10_59372_reload_read, i4 11, i32 %add180_11_59385_reload_read, i4 12, i32 %add180_12_59398_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:78 %tmp_83 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_683449243_reload_read, i4 1, i32 %add180_1_69256_reload_read, i4 2, i32 %add180_2_69269_reload_read, i4 3, i32 %add180_3_69282_reload_read, i4 4, i32 %add180_4_69295_reload_read, i4 5, i32 %add180_5_69308_reload_read, i4 6, i32 %add180_6_69321_reload_read, i4 7, i32 %add180_7_69334_reload_read, i4 8, i32 %add180_8_69347_reload_read, i4 9, i32 %add180_9_69360_reload_read, i4 10, i32 %add180_10_69373_reload_read, i4 11, i32 %add180_11_69386_reload_read, i4 12, i32 %add180_12_69399_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:90 %tmp_84 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_783619244_reload_read, i4 1, i32 %add180_1_79257_reload_read, i4 2, i32 %add180_2_79270_reload_read, i4 3, i32 %add180_3_79283_reload_read, i4 4, i32 %add180_4_79296_reload_read, i4 5, i32 %add180_5_79309_reload_read, i4 6, i32 %add180_6_79322_reload_read, i4 7, i32 %add180_7_79335_reload_read, i4 8, i32 %add180_8_79348_reload_read, i4 9, i32 %add180_9_79361_reload_read, i4 10, i32 %add180_10_79374_reload_read, i4 11, i32 %add180_11_79387_reload_read, i4 12, i32 %add180_12_79400_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:102 %tmp_85 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_883789245_reload_read, i4 1, i32 %add180_1_89258_reload_read, i4 2, i32 %add180_2_89271_reload_read, i4 3, i32 %add180_3_89284_reload_read, i4 4, i32 %add180_4_89297_reload_read, i4 5, i32 %add180_5_89310_reload_read, i4 6, i32 %add180_6_89323_reload_read, i4 7, i32 %add180_7_89336_reload_read, i4 8, i32 %add180_8_89349_reload_read, i4 9, i32 %add180_9_89362_reload_read, i4 10, i32 %add180_10_89375_reload_read, i4 11, i32 %add180_11_89388_reload_read, i4 12, i32 %add180_12_89401_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:114 %tmp_86 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_983959246_reload_read, i4 1, i32 %add180_1_99259_reload_read, i4 2, i32 %add180_2_99272_reload_read, i4 3, i32 %add180_3_99285_reload_read, i4 4, i32 %add180_4_99298_reload_read, i4 5, i32 %add180_5_99311_reload_read, i4 6, i32 %add180_6_99324_reload_read, i4 7, i32 %add180_7_99337_reload_read, i4 8, i32 %add180_8_99350_reload_read, i4 9, i32 %add180_9_99363_reload_read, i4 10, i32 %add180_10_99376_reload_read, i4 11, i32 %add180_11_99389_reload_read, i4 12, i32 %add180_12_99402_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:126 %tmp_87 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_1084129247_reload_read, i4 1, i32 %add180_1_109260_reload_read, i4 2, i32 %add180_2_109273_reload_read, i4 3, i32 %add180_3_109286_reload_read, i4 4, i32 %add180_4_109299_reload_read, i4 5, i32 %add180_5_109312_reload_read, i4 6, i32 %add180_6_109325_reload_read, i4 7, i32 %add180_7_109338_reload_read, i4 8, i32 %add180_8_109351_reload_read, i4 9, i32 %add180_9_109364_reload_read, i4 10, i32 %add180_10_109377_reload_read, i4 11, i32 %add180_11_109390_reload_read, i4 12, i32 %add180_12_109403_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:138 %tmp_88 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_1184299248_reload_read, i4 1, i32 %add180_1_119261_reload_read, i4 2, i32 %add180_2_119274_reload_read, i4 3, i32 %add180_3_119287_reload_read, i4 4, i32 %add180_4_119300_reload_read, i4 5, i32 %add180_5_119313_reload_read, i4 6, i32 %add180_6_119326_reload_read, i4 7, i32 %add180_7_119339_reload_read, i4 8, i32 %add180_8_119352_reload_read, i4 9, i32 %add180_9_119365_reload_read, i4 10, i32 %add180_10_119378_reload_read, i4 11, i32 %add180_11_119391_reload_read, i4 12, i32 %add180_12_119404_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:150 %tmp_89 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_1284469249_reload_read, i4 1, i32 %add180_1_129262_reload_read, i4 2, i32 %add180_2_129275_reload_read, i4 3, i32 %add180_3_129288_reload_read, i4 4, i32 %add180_4_129301_reload_read, i4 5, i32 %add180_5_129314_reload_read, i4 6, i32 %add180_6_129327_reload_read, i4 7, i32 %add180_7_129340_reload_read, i4 8, i32 %add180_8_129353_reload_read, i4 9, i32 %add180_9_129366_reload_read, i4 10, i32 %add180_10_129379_reload_read, i4 11, i32 %add180_11_129392_reload_read, i4 12, i32 %add180_12_129414_reload_read, i32 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:175 %store_ln136 = store i4 %add_ln136, i4 %i_7

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="202" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:7 %out = fadd i32 %tmp, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:19 %out_38 = fadd i32 %tmp_s, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_38"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:31 %out_39 = fadd i32 %tmp_79, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_39"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:43 %out_40 = fadd i32 %tmp_80, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_40"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:55 %out_41 = fadd i32 %tmp_81, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_41"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:67 %out_42 = fadd i32 %tmp_82, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_42"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:79 %out_43 = fadd i32 %tmp_83, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_43"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:91 %out_44 = fadd i32 %tmp_84, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_44"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:103 %out_45 = fadd i32 %tmp_85, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_45"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:115 %out_46 = fadd i32 %tmp_86, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_46"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:127 %out_47 = fadd i32 %tmp_87, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_47"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_48 = fadd i32 %tmp_88, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_48"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:151 %out_49 = fadd i32 %tmp_89, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_49"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="215" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:7 %out = fadd i32 %tmp, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:19 %out_38 = fadd i32 %tmp_s, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_38"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:31 %out_39 = fadd i32 %tmp_79, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_39"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:43 %out_40 = fadd i32 %tmp_80, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_40"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:55 %out_41 = fadd i32 %tmp_81, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_41"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:67 %out_42 = fadd i32 %tmp_82, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_42"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:79 %out_43 = fadd i32 %tmp_83, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_43"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:91 %out_44 = fadd i32 %tmp_84, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_44"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:103 %out_45 = fadd i32 %tmp_85, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_45"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:115 %out_46 = fadd i32 %tmp_86, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_46"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:127 %out_47 = fadd i32 %tmp_87, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_47"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_48 = fadd i32 %tmp_88, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_48"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:151 %out_49 = fadd i32 %tmp_89, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_49"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="228" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:7 %out = fadd i32 %tmp, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:19 %out_38 = fadd i32 %tmp_s, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_38"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:31 %out_39 = fadd i32 %tmp_79, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_39"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:43 %out_40 = fadd i32 %tmp_80, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_40"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:55 %out_41 = fadd i32 %tmp_81, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_41"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:67 %out_42 = fadd i32 %tmp_82, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_42"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:79 %out_43 = fadd i32 %tmp_83, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_43"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:91 %out_44 = fadd i32 %tmp_84, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_44"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:103 %out_45 = fadd i32 %tmp_85, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_45"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:115 %out_46 = fadd i32 %tmp_86, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_46"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:127 %out_47 = fadd i32 %tmp_87, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_47"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_48 = fadd i32 %tmp_88, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_48"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:151 %out_49 = fadd i32 %tmp_89, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_49"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="241" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:7 %out = fadd i32 %tmp, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:19 %out_38 = fadd i32 %tmp_s, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_38"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:31 %out_39 = fadd i32 %tmp_79, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_39"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:43 %out_40 = fadd i32 %tmp_80, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_40"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:55 %out_41 = fadd i32 %tmp_81, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_41"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:67 %out_42 = fadd i32 %tmp_82, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_42"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:79 %out_43 = fadd i32 %tmp_83, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_43"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:91 %out_44 = fadd i32 %tmp_84, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_44"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:103 %out_45 = fadd i32 %tmp_85, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_45"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:115 %out_46 = fadd i32 %tmp_86, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_46"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:127 %out_47 = fadd i32 %tmp_87, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_47"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_48 = fadd i32 %tmp_88, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_48"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:151 %out_49 = fadd i32 %tmp_89, i32 %bias_conv4_load_read

]]></Node>
<StgValue><ssdm name="out_49"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="254" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:14 %tmp_143 = fcmp_ogt  i32 %out, i32 0

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:26 %tmp_145 = fcmp_ogt  i32 %out_38, i32 0

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:38 %tmp_147 = fcmp_ogt  i32 %out_39, i32 0

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:50 %tmp_149 = fcmp_ogt  i32 %out_40, i32 0

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:62 %tmp_151 = fcmp_ogt  i32 %out_41, i32 0

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:74 %tmp_153 = fcmp_ogt  i32 %out_42, i32 0

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:86 %tmp_155 = fcmp_ogt  i32 %out_43, i32 0

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:98 %tmp_157 = fcmp_ogt  i32 %out_44, i32 0

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:110 %tmp_159 = fcmp_ogt  i32 %out_45, i32 0

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:122 %tmp_161 = fcmp_ogt  i32 %out_46, i32 0

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:134 %tmp_163 = fcmp_ogt  i32 %out_47, i32 0

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:146 %tmp_165 = fcmp_ogt  i32 %out_48, i32 0

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:158 %tmp_167 = fcmp_ogt  i32 %out_49, i32 0

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0">
<![CDATA[
for.inc228.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:0 %zext_ln136 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:1 %specpipeline_ln137 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln137"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:2 %speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln136"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:3 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_138_6.split:4 %add_ln140 = add i12 %zext_ln136, i12 %phi_mul182_read

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_138_6.split:5 %zext_ln140 = zext i12 %add_ln140

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:8 %bitcast_ln143 = bitcast i32 %out

]]></Node>
<StgValue><ssdm name="bitcast_ln143"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:9 %tmp_142 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:10 %trunc_ln143 = trunc i32 %bitcast_ln143

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:11 %icmp_ln143 = icmp_ne  i8 %tmp_142, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:12 %icmp_ln143_1 = icmp_eq  i23 %trunc_ln143, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_1"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:13 %or_ln143 = or i1 %icmp_ln143_1, i1 %icmp_ln143

]]></Node>
<StgValue><ssdm name="or_ln143"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:14 %tmp_143 = fcmp_ogt  i32 %out, i32 0

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:15 %and_ln143 = and i1 %or_ln143, i1 %tmp_143

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:16 %out_img_0_addr = getelementptr i32 %out_img_0, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_0_addr"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:17 %select_ln143 = select i1 %and_ln143, i32 %out, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:20 %bitcast_ln143_1 = bitcast i32 %out_38

]]></Node>
<StgValue><ssdm name="bitcast_ln143_1"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:21 %tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:22 %trunc_ln143_1 = trunc i32 %bitcast_ln143_1

]]></Node>
<StgValue><ssdm name="trunc_ln143_1"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:23 %icmp_ln143_2 = icmp_ne  i8 %tmp_144, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_2"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:24 %icmp_ln143_3 = icmp_eq  i23 %trunc_ln143_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_3"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:25 %or_ln143_1 = or i1 %icmp_ln143_3, i1 %icmp_ln143_2

]]></Node>
<StgValue><ssdm name="or_ln143_1"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:26 %tmp_145 = fcmp_ogt  i32 %out_38, i32 0

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:27 %and_ln143_1 = and i1 %or_ln143_1, i1 %tmp_145

]]></Node>
<StgValue><ssdm name="and_ln143_1"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:28 %out_img_1_addr = getelementptr i32 %out_img_1, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_1_addr"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:29 %select_ln143_1 = select i1 %and_ln143_1, i32 %out_38, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_1"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:32 %bitcast_ln143_2 = bitcast i32 %out_39

]]></Node>
<StgValue><ssdm name="bitcast_ln143_2"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:33 %tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:34 %trunc_ln143_2 = trunc i32 %bitcast_ln143_2

]]></Node>
<StgValue><ssdm name="trunc_ln143_2"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:35 %icmp_ln143_4 = icmp_ne  i8 %tmp_146, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_4"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:36 %icmp_ln143_5 = icmp_eq  i23 %trunc_ln143_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_5"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:37 %or_ln143_2 = or i1 %icmp_ln143_5, i1 %icmp_ln143_4

]]></Node>
<StgValue><ssdm name="or_ln143_2"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:38 %tmp_147 = fcmp_ogt  i32 %out_39, i32 0

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:39 %and_ln143_2 = and i1 %or_ln143_2, i1 %tmp_147

]]></Node>
<StgValue><ssdm name="and_ln143_2"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:40 %out_img_2_addr = getelementptr i32 %out_img_2, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_2_addr"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:41 %select_ln143_2 = select i1 %and_ln143_2, i32 %out_39, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_2"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:44 %bitcast_ln143_3 = bitcast i32 %out_40

]]></Node>
<StgValue><ssdm name="bitcast_ln143_3"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:45 %tmp_148 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:46 %trunc_ln143_3 = trunc i32 %bitcast_ln143_3

]]></Node>
<StgValue><ssdm name="trunc_ln143_3"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:47 %icmp_ln143_6 = icmp_ne  i8 %tmp_148, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_6"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:48 %icmp_ln143_7 = icmp_eq  i23 %trunc_ln143_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_7"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:49 %or_ln143_3 = or i1 %icmp_ln143_7, i1 %icmp_ln143_6

]]></Node>
<StgValue><ssdm name="or_ln143_3"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:50 %tmp_149 = fcmp_ogt  i32 %out_40, i32 0

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:51 %and_ln143_3 = and i1 %or_ln143_3, i1 %tmp_149

]]></Node>
<StgValue><ssdm name="and_ln143_3"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:52 %out_img_3_addr = getelementptr i32 %out_img_3, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_3_addr"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:53 %select_ln143_3 = select i1 %and_ln143_3, i32 %out_40, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_3"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:56 %bitcast_ln143_4 = bitcast i32 %out_41

]]></Node>
<StgValue><ssdm name="bitcast_ln143_4"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:57 %tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:58 %trunc_ln143_4 = trunc i32 %bitcast_ln143_4

]]></Node>
<StgValue><ssdm name="trunc_ln143_4"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:59 %icmp_ln143_8 = icmp_ne  i8 %tmp_150, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_8"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:60 %icmp_ln143_9 = icmp_eq  i23 %trunc_ln143_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_9"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:61 %or_ln143_4 = or i1 %icmp_ln143_9, i1 %icmp_ln143_8

]]></Node>
<StgValue><ssdm name="or_ln143_4"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:62 %tmp_151 = fcmp_ogt  i32 %out_41, i32 0

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:63 %and_ln143_4 = and i1 %or_ln143_4, i1 %tmp_151

]]></Node>
<StgValue><ssdm name="and_ln143_4"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:64 %out_img_4_addr = getelementptr i32 %out_img_4, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_4_addr"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:65 %select_ln143_4 = select i1 %and_ln143_4, i32 %out_41, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_4"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:68 %bitcast_ln143_5 = bitcast i32 %out_42

]]></Node>
<StgValue><ssdm name="bitcast_ln143_5"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:69 %tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:70 %trunc_ln143_5 = trunc i32 %bitcast_ln143_5

]]></Node>
<StgValue><ssdm name="trunc_ln143_5"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:71 %icmp_ln143_10 = icmp_ne  i8 %tmp_152, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_10"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:72 %icmp_ln143_11 = icmp_eq  i23 %trunc_ln143_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_11"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:73 %or_ln143_5 = or i1 %icmp_ln143_11, i1 %icmp_ln143_10

]]></Node>
<StgValue><ssdm name="or_ln143_5"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:74 %tmp_153 = fcmp_ogt  i32 %out_42, i32 0

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:75 %and_ln143_5 = and i1 %or_ln143_5, i1 %tmp_153

]]></Node>
<StgValue><ssdm name="and_ln143_5"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:76 %out_img_5_addr = getelementptr i32 %out_img_5, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_5_addr"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:77 %select_ln143_5 = select i1 %and_ln143_5, i32 %out_42, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_5"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:80 %bitcast_ln143_6 = bitcast i32 %out_43

]]></Node>
<StgValue><ssdm name="bitcast_ln143_6"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:81 %tmp_154 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:82 %trunc_ln143_6 = trunc i32 %bitcast_ln143_6

]]></Node>
<StgValue><ssdm name="trunc_ln143_6"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:83 %icmp_ln143_12 = icmp_ne  i8 %tmp_154, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_12"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:84 %icmp_ln143_13 = icmp_eq  i23 %trunc_ln143_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_13"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:85 %or_ln143_6 = or i1 %icmp_ln143_13, i1 %icmp_ln143_12

]]></Node>
<StgValue><ssdm name="or_ln143_6"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:86 %tmp_155 = fcmp_ogt  i32 %out_43, i32 0

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:87 %and_ln143_6 = and i1 %or_ln143_6, i1 %tmp_155

]]></Node>
<StgValue><ssdm name="and_ln143_6"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:88 %out_img_6_addr = getelementptr i32 %out_img_6, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_6_addr"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:89 %select_ln143_6 = select i1 %and_ln143_6, i32 %out_43, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_6"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:92 %bitcast_ln143_7 = bitcast i32 %out_44

]]></Node>
<StgValue><ssdm name="bitcast_ln143_7"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:93 %tmp_156 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:94 %trunc_ln143_7 = trunc i32 %bitcast_ln143_7

]]></Node>
<StgValue><ssdm name="trunc_ln143_7"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:95 %icmp_ln143_14 = icmp_ne  i8 %tmp_156, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_14"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:96 %icmp_ln143_15 = icmp_eq  i23 %trunc_ln143_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_15"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:97 %or_ln143_7 = or i1 %icmp_ln143_15, i1 %icmp_ln143_14

]]></Node>
<StgValue><ssdm name="or_ln143_7"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:98 %tmp_157 = fcmp_ogt  i32 %out_44, i32 0

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:99 %and_ln143_7 = and i1 %or_ln143_7, i1 %tmp_157

]]></Node>
<StgValue><ssdm name="and_ln143_7"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:100 %out_img_7_addr = getelementptr i32 %out_img_7, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_7_addr"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:101 %select_ln143_7 = select i1 %and_ln143_7, i32 %out_44, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_7"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:104 %bitcast_ln143_8 = bitcast i32 %out_45

]]></Node>
<StgValue><ssdm name="bitcast_ln143_8"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:105 %tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:106 %trunc_ln143_8 = trunc i32 %bitcast_ln143_8

]]></Node>
<StgValue><ssdm name="trunc_ln143_8"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:107 %icmp_ln143_16 = icmp_ne  i8 %tmp_158, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_16"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:108 %icmp_ln143_17 = icmp_eq  i23 %trunc_ln143_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_17"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:109 %or_ln143_8 = or i1 %icmp_ln143_17, i1 %icmp_ln143_16

]]></Node>
<StgValue><ssdm name="or_ln143_8"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:110 %tmp_159 = fcmp_ogt  i32 %out_45, i32 0

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:111 %and_ln143_8 = and i1 %or_ln143_8, i1 %tmp_159

]]></Node>
<StgValue><ssdm name="and_ln143_8"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:112 %out_img_8_addr = getelementptr i32 %out_img_8, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_8_addr"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:113 %select_ln143_8 = select i1 %and_ln143_8, i32 %out_45, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_8"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:116 %bitcast_ln143_9 = bitcast i32 %out_46

]]></Node>
<StgValue><ssdm name="bitcast_ln143_9"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:117 %tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:118 %trunc_ln143_9 = trunc i32 %bitcast_ln143_9

]]></Node>
<StgValue><ssdm name="trunc_ln143_9"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:119 %icmp_ln143_18 = icmp_ne  i8 %tmp_160, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_18"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:120 %icmp_ln143_19 = icmp_eq  i23 %trunc_ln143_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_19"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:121 %or_ln143_9 = or i1 %icmp_ln143_19, i1 %icmp_ln143_18

]]></Node>
<StgValue><ssdm name="or_ln143_9"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:122 %tmp_161 = fcmp_ogt  i32 %out_46, i32 0

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:123 %and_ln143_9 = and i1 %or_ln143_9, i1 %tmp_161

]]></Node>
<StgValue><ssdm name="and_ln143_9"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:124 %out_img_9_addr = getelementptr i32 %out_img_9, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_9_addr"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:125 %select_ln143_9 = select i1 %and_ln143_9, i32 %out_46, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_9"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:128 %bitcast_ln143_10 = bitcast i32 %out_47

]]></Node>
<StgValue><ssdm name="bitcast_ln143_10"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:129 %tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:130 %trunc_ln143_10 = trunc i32 %bitcast_ln143_10

]]></Node>
<StgValue><ssdm name="trunc_ln143_10"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:131 %icmp_ln143_20 = icmp_ne  i8 %tmp_162, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_20"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:132 %icmp_ln143_21 = icmp_eq  i23 %trunc_ln143_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_21"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:133 %or_ln143_10 = or i1 %icmp_ln143_21, i1 %icmp_ln143_20

]]></Node>
<StgValue><ssdm name="or_ln143_10"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:134 %tmp_163 = fcmp_ogt  i32 %out_47, i32 0

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:135 %and_ln143_10 = and i1 %or_ln143_10, i1 %tmp_163

]]></Node>
<StgValue><ssdm name="and_ln143_10"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:136 %out_img_10_addr = getelementptr i32 %out_img_10, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_10_addr"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:137 %select_ln143_10 = select i1 %and_ln143_10, i32 %out_47, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_10"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:140 %bitcast_ln143_11 = bitcast i32 %out_48

]]></Node>
<StgValue><ssdm name="bitcast_ln143_11"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:141 %tmp_164 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:142 %trunc_ln143_11 = trunc i32 %bitcast_ln143_11

]]></Node>
<StgValue><ssdm name="trunc_ln143_11"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:143 %icmp_ln143_22 = icmp_ne  i8 %tmp_164, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_22"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:144 %icmp_ln143_23 = icmp_eq  i23 %trunc_ln143_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_23"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:145 %or_ln143_11 = or i1 %icmp_ln143_23, i1 %icmp_ln143_22

]]></Node>
<StgValue><ssdm name="or_ln143_11"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:146 %tmp_165 = fcmp_ogt  i32 %out_48, i32 0

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:147 %and_ln143_11 = and i1 %or_ln143_11, i1 %tmp_165

]]></Node>
<StgValue><ssdm name="and_ln143_11"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:148 %out_img_11_addr = getelementptr i32 %out_img_11, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_11_addr"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:149 %select_ln143_11 = select i1 %and_ln143_11, i32 %out_48, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_11"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:152 %bitcast_ln143_12 = bitcast i32 %out_49

]]></Node>
<StgValue><ssdm name="bitcast_ln143_12"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:153 %tmp_166 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:154 %trunc_ln143_12 = trunc i32 %bitcast_ln143_12

]]></Node>
<StgValue><ssdm name="trunc_ln143_12"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:155 %icmp_ln143_24 = icmp_ne  i8 %tmp_166, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_24"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:156 %icmp_ln143_25 = icmp_eq  i23 %trunc_ln143_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_25"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:157 %or_ln143_12 = or i1 %icmp_ln143_25, i1 %icmp_ln143_24

]]></Node>
<StgValue><ssdm name="or_ln143_12"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:158 %tmp_167 = fcmp_ogt  i32 %out_49, i32 0

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:159 %and_ln143_12 = and i1 %or_ln143_12, i1 %tmp_167

]]></Node>
<StgValue><ssdm name="and_ln143_12"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:160 %out_img_12_addr = getelementptr i32 %out_img_12, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="out_img_12_addr"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:161 %select_ln143_12 = select i1 %and_ln143_12, i32 %out_49, i32 0

]]></Node>
<StgValue><ssdm name="select_ln143_12"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:162 %store_ln143 = store i32 %select_ln143, i13 %out_img_0_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:163 %store_ln143 = store i32 %select_ln143_1, i13 %out_img_1_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:164 %store_ln143 = store i32 %select_ln143_2, i13 %out_img_2_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:165 %store_ln143 = store i32 %select_ln143_3, i13 %out_img_3_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:166 %store_ln143 = store i32 %select_ln143_4, i13 %out_img_4_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:167 %store_ln143 = store i32 %select_ln143_5, i13 %out_img_5_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:168 %store_ln143 = store i32 %select_ln143_6, i13 %out_img_6_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:169 %store_ln143 = store i32 %select_ln143_7, i13 %out_img_7_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:170 %store_ln143 = store i32 %select_ln143_8, i13 %out_img_8_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:171 %store_ln143 = store i32 %select_ln143_9, i13 %out_img_9_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:172 %store_ln143 = store i32 %select_ln143_10, i13 %out_img_10_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:173 %store_ln143 = store i32 %select_ln143_11, i13 %out_img_11_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_138_6.split:174 %store_ln143 = store i32 %select_ln143_12, i13 %out_img_12_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:176 %br_ln136 = br void %VITIS_LOOP_138_6

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
