!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
C	FIR/VHDL/FIR.vhd	/^    constant C : TCoef := (-75,133,-387,626,-865,1345,-2234,4234,16);$/;"	c
FIR	FIR/VHDL/FIR.vhd	/^Entity FIR is$/;"	e
TCoef	FIR/VHDL/FIR.vhd	/^    type TCoef is array (0 to 7) of integer;$/;"	t
UPDOWN_COUNTER	counter/vhdl/updown_counter.vhd	/^entity UPDOWN_COUNTER is$/;"	e
clk	counter/verilog/updown_counter.v	/^input clk, reset, up_down;$/;"	p
clk	counter/verilog/updown_counter_tb.v	/^reg clk, reset, up_down;$/;"	r
counter	counter/verilog/updown_counter.v	/^output [3:0] counter;$/;"	p
counter	counter/verilog/updown_counter_tb.v	/^wire [3:0] counter;$/;"	n
counter_up_down	counter/verilog/updown_counter.v	/^reg [3:0] counter_up_down$/;"	r
reset	counter/verilog/updown_counter.v	/^input clk, reset, up_down;$/;"	p
reset	counter/verilog/updown_counter_tb.v	/^reg clk, reset, up_down;$/;"	r
shift_register	shift_register/VHDL/shift_register.vhd	/^entity shift_register is$/;"	e
t_sreg	shift_register/VHDL/shift_register.vhd	/^    type t_sreg is array(0 to 3) of std_logic_vector(1 downto 0);$/;"	t
tb_counter	counter/vhdl/updown_counter_tb.vhd	/^entity tb_counter is$/;"	e
up_down	counter/verilog/updown_counter.v	/^input clk, reset, up_down;$/;"	p
up_down	counter/verilog/updown_counter_tb.v	/^reg clk, reset, up_down;$/;"	r
up_down_counter	counter/verilog/updown_counter.v	/^module up_down_counter (clk, reset, up_down, counter);$/;"	m
updowncounter_testbench	counter/verilog/updown_counter_tb.v	/^module updowncounter_testbench();$/;"	m
