// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.

//----------- Begin Cut here for INSTANTIATION Template ---// INST_TAG
clk_gen your_instance_name (
	.areset(areset)				,//input areset
	.inclk0(inclk0)				,//input inclk0
	.c0(c0)						,//output c0
	.c1(c1)						,//output c1
	.c2(c2)						,//output c2
	.c3(c3)						,//output c3
	.locked(locked)				//output locked
);

// INST_TAG_END ------ End INSTANTIATION Template ---------
