Timing Analyzer report for Sram_CIC
Thu Aug 22 16:48:06 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 13. Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 14. Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'
 15. Slow 1200mV 85C Model Setup: 'Pix_clk'
 16. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 17. Slow 1200mV 85C Model Setup: 'Clk_50'
 18. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 19. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 20. Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 21. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 22. Slow 1200mV 85C Model Hold: 'Clk_50'
 23. Slow 1200mV 85C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 24. Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'
 25. Slow 1200mV 85C Model Hold: 'Pix_clk'
 26. Slow 1200mV 85C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 27. Slow 1200mV 85C Model Recovery: 'Pix_clk'
 28. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 29. Slow 1200mV 85C Model Recovery: 'Clk_50'
 30. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 31. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 32. Slow 1200mV 85C Model Removal: 'Clk_50'
 33. Slow 1200mV 85C Model Removal: 'Pix_clk'
 34. Slow 1200mV 85C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 35. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 44. Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 45. Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 46. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 47. Slow 1200mV 0C Model Setup: 'Pix_clk'
 48. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 49. Slow 1200mV 0C Model Setup: 'Clk_50'
 50. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 51. Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 52. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 53. Slow 1200mV 0C Model Hold: 'Clk_50'
 54. Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 55. Slow 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 56. Slow 1200mV 0C Model Hold: 'Pix_clk'
 57. Slow 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 58. Slow 1200mV 0C Model Recovery: 'Pix_clk'
 59. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 60. Slow 1200mV 0C Model Recovery: 'Clk_50'
 61. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 62. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 63. Slow 1200mV 0C Model Removal: 'Clk_50'
 64. Slow 1200mV 0C Model Removal: 'Pix_clk'
 65. Slow 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 66. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 74. Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 75. Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 76. Fast 1200mV 0C Model Setup: 'Clk_50'
 77. Fast 1200mV 0C Model Setup: 'Pix_clk'
 78. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 79. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 80. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 81. Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 82. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 83. Fast 1200mV 0C Model Hold: 'Clk_50'
 84. Fast 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 85. Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 86. Fast 1200mV 0C Model Hold: 'Pix_clk'
 87. Fast 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 88. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 89. Fast 1200mV 0C Model Recovery: 'Pix_clk'
 90. Fast 1200mV 0C Model Recovery: 'Clk_50'
 91. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 92. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 93. Fast 1200mV 0C Model Removal: 'Clk_50'
 94. Fast 1200mV 0C Model Removal: 'Pix_clk'
 95. Fast 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 96. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Sram_CIC                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CIC_SRAM_controller_UART:inst|clk_25 }                           ;
; Clk_50                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk_50 }                                                         ;
; divisor:inst2|clk_int                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst2|clk_int }                                          ;
; Pix_clk                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Pix_clk }                                                        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int }   ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int_2 } ;
; Sram_CIC_3:inst1|clk_int                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Sram_CIC_3:inst1|clk_int }                                       ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 213.27 MHz ; 213.27 MHz      ; CIC_SRAM_controller_UART:inst|clk_25                           ;                                                               ;
; 235.63 MHz ; 235.63 MHz      ; Sram_CIC_3:inst1|clk_int                                       ;                                                               ;
; 237.3 MHz  ; 237.3 MHz       ; divisor:inst2|clk_int                                          ;                                                               ;
; 294.9 MHz  ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 333.22 MHz ; 333.22 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 359.45 MHz ; 359.45 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 452.49 MHz ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -5.579 ; -278.375      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -3.689 ; -97.962       ;
; divisor:inst2|clk_int                                          ; -3.214 ; -58.451       ;
; Pix_clk                                                        ; -2.391 ; -62.278       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.361 ; -24.236       ;
; Clk_50                                                         ; -1.891 ; -97.674       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.864 ; -31.000       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.051 ; 0.000         ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.386 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.387 ; 0.000         ;
; Clk_50                                                         ; 0.389 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.402 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.402 ; 0.000         ;
; Pix_clk                                                        ; 0.692 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                  ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -1.519 ; -46.884       ;
; Pix_clk                                                        ; -1.453 ; -24.833       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.382 ; -24.438       ;
; Clk_50                                                         ; -0.700 ; -9.693        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.457 ; -5.739        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                  ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.695 ; 0.000         ;
; Clk_50                                                         ; 0.877 ; 0.000         ;
; Pix_clk                                                        ; 1.307 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 1.486 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.620 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -92.950       ;
; Pix_clk                                                        ; -3.000 ; -40.265       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.285 ; -68.105       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -47.545       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.285 ; -42.405       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
+----------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                         ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; -5.579 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 5.331      ;
; -5.579 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 5.331      ;
; -5.579 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 5.331      ;
; -5.579 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 5.331      ;
; -5.579 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 5.331      ;
; -5.342 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 5.090      ;
; -5.342 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 5.090      ;
; -5.342 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 5.090      ;
; -5.342 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 5.090      ;
; -5.342 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 5.090      ;
; -5.342 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 5.090      ;
; -5.342 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 5.090      ;
; -5.342 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[8]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 5.090      ;
; -5.342 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[9]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 5.090      ;
; -5.334 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[19]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 5.085      ;
; -5.334 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[10]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 5.085      ;
; -5.334 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[11]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 5.085      ;
; -5.334 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[12]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 5.085      ;
; -5.334 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[13]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 5.085      ;
; -5.334 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[14]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 5.085      ;
; -5.334 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[15]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 5.085      ;
; -5.334 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[16]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 5.085      ;
; -5.334 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[17]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 5.085      ;
; -5.334 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[18]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 5.085      ;
; -5.298 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 5.031      ;
; -5.298 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 5.031      ;
; -5.298 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 5.031      ;
; -5.298 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 5.031      ;
; -5.298 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 5.031      ;
; -5.289 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 5.022      ;
; -5.289 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 5.022      ;
; -5.289 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 5.022      ;
; -5.289 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 5.022      ;
; -5.289 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 5.022      ;
; -5.288 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.734     ; 5.042      ;
; -5.288 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.734     ; 5.042      ;
; -5.288 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.734     ; 5.042      ;
; -5.288 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.734     ; 5.042      ;
; -5.288 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.734     ; 5.042      ;
; -5.288 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.734     ; 5.042      ;
; -5.288 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.734     ; 5.042      ;
; -5.288 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.734     ; 5.042      ;
; -5.288 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[11]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.734     ; 5.042      ;
; -5.284 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 5.036      ;
; -5.284 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 5.036      ;
; -5.284 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 5.036      ;
; -5.284 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 5.036      ;
; -5.284 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 5.036      ;
; -5.275 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.735     ; 5.028      ;
; -5.275 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.735     ; 5.028      ;
; -5.275 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.735     ; 5.028      ;
; -5.275 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.735     ; 5.028      ;
; -5.275 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.735     ; 5.028      ;
; -5.275 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.735     ; 5.028      ;
; -5.275 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.735     ; 5.028      ;
; -5.275 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.735     ; 5.028      ;
; -5.192 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 4.944      ;
; -5.192 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 4.944      ;
; -5.192 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 4.944      ;
; -5.192 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 4.944      ;
; -5.192 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 4.944      ;
; -5.151 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.734     ; 4.905      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.856      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.856      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.856      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.856      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.856      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.856      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.856      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[8]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.856      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[9]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.856      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 4.860      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 4.860      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 4.860      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 4.860      ;
; -5.127 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 4.860      ;
; -5.119 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[19]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.756     ; 4.851      ;
; -5.119 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[10]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.756     ; 4.851      ;
; -5.119 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[11]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.756     ; 4.851      ;
; -5.119 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[12]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.756     ; 4.851      ;
; -5.119 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[13]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.756     ; 4.851      ;
; -5.119 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[14]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.756     ; 4.851      ;
; -5.119 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[15]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.756     ; 4.851      ;
; -5.119 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[16]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.756     ; 4.851      ;
; -5.119 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[17]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.756     ; 4.851      ;
; -5.119 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[18]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.756     ; 4.851      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 4.851      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 4.851      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 4.851      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 4.851      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.755     ; 4.851      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 4.870      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 4.870      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 4.870      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 4.870      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.736     ; 4.870      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.847      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.847      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.847      ;
; -5.118 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.759     ; 4.847      ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                       ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.689 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.607      ;
; -3.688 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.606      ;
; -3.688 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.606      ;
; -3.687 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.605      ;
; -3.686 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.604      ;
; -3.685 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.603      ;
; -3.685 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.603      ;
; -3.684 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.602      ;
; -3.681 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.599      ;
; -3.680 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.598      ;
; -3.679 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.597      ;
; -3.678 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.596      ;
; -3.677 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.595      ;
; -3.676 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.594      ;
; -3.638 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.555      ;
; -3.637 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.554      ;
; -3.637 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.554      ;
; -3.637 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.554      ;
; -3.636 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.553      ;
; -3.635 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.552      ;
; -3.634 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.551      ;
; -3.634 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.551      ;
; -3.634 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.551      ;
; -3.633 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.550      ;
; -3.627 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 4.115      ;
; -3.626 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 4.114      ;
; -3.626 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 4.114      ;
; -3.625 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 4.113      ;
; -3.619 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 4.107      ;
; -3.618 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 4.106      ;
; -3.617 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.510     ; 4.105      ;
; -3.576 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.511     ; 4.063      ;
; -3.575 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.511     ; 4.062      ;
; -3.575 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.511     ; 4.062      ;
; -3.575 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.511     ; 4.062      ;
; -3.574 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.511     ; 4.061      ;
; -3.572 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.490      ;
; -3.571 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.489      ;
; -3.571 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.489      ;
; -3.570 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.488      ;
; -3.564 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.482      ;
; -3.563 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.481      ;
; -3.562 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.480      ;
; -3.541 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.459      ;
; -3.540 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.458      ;
; -3.540 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.458      ;
; -3.539 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.457      ;
; -3.533 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.451      ;
; -3.532 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.450      ;
; -3.531 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.449      ;
; -3.521 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.438      ;
; -3.520 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.437      ;
; -3.520 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.437      ;
; -3.520 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.437      ;
; -3.519 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.436      ;
; -3.490 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.407      ;
; -3.489 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.406      ;
; -3.489 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.406      ;
; -3.489 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.406      ;
; -3.488 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.405      ;
; -3.457 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.377      ;
; -3.456 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.376      ;
; -3.456 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.376      ;
; -3.455 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.375      ;
; -3.449 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.369      ;
; -3.448 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.368      ;
; -3.447 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.367      ;
; -3.410 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.328      ;
; -3.409 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.327      ;
; -3.409 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.327      ;
; -3.408 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.326      ;
; -3.406 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.325      ;
; -3.405 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.324      ;
; -3.405 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.324      ;
; -3.405 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.324      ;
; -3.404 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.323      ;
; -3.403 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.321      ;
; -3.402 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.320      ;
; -3.402 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.320      ;
; -3.401 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.319      ;
; -3.401 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.319      ;
; -3.401 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.319      ;
; -3.401 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.319      ;
; -3.400 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.318      ;
; -3.400 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.318      ;
; -3.400 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.318      ;
; -3.399 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.317      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.311      ;
; -3.392 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.310      ;
; -3.391 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.309      ;
; -3.390 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.308      ;
; -3.389 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.307      ;
; -3.388 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.306      ;
; -3.380 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.298      ;
; -3.379 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.297      ;
; -3.379 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.297      ;
; -3.378 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.296      ;
; -3.372 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.290      ;
; -3.371 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.289      ;
; -3.370 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.288      ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.214 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 4.131      ;
; -3.209 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 4.126      ;
; -2.948 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.865      ;
; -2.910 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.827      ;
; -2.895 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.812      ;
; -2.814 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.731      ;
; -2.796 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 3.712      ;
; -2.762 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.679      ;
; -2.463 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.979      ;
; -2.420 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.936      ;
; -2.408 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.923      ;
; -2.400 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.915      ;
; -2.384 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.301      ;
; -2.367 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.883      ;
; -2.324 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.840      ;
; -2.312 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.827      ;
; -2.304 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.819      ;
; -2.235 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.751      ;
; -2.215 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.731      ;
; -2.192 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.708      ;
; -2.180 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.695      ;
; -2.172 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.687      ;
; -2.124 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.639      ;
; -2.122 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.637      ;
; -2.119 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.635      ;
; -2.118 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.634      ;
; -2.088 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.604      ;
; -2.075 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.591      ;
; -2.063 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.578      ;
; -2.055 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.570      ;
; -2.045 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.561      ;
; -2.033 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.548      ;
; -2.028 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.543      ;
; -2.026 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.541      ;
; -2.025 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.540      ;
; -2.022 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.939      ;
; -2.008 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.524      ;
; -1.987 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.503      ;
; -1.965 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.481      ;
; -1.953 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.468      ;
; -1.946 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.848      ;
; -1.946 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.848      ;
; -1.946 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.848      ;
; -1.946 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.848      ;
; -1.946 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.848      ;
; -1.946 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.848      ;
; -1.946 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.848      ;
; -1.946 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.461      ;
; -1.896 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.411      ;
; -1.894 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.409      ;
; -1.886 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.805      ;
; -1.870 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.386      ;
; -1.850 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.752      ;
; -1.850 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.752      ;
; -1.850 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.752      ;
; -1.850 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.752      ;
; -1.850 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.752      ;
; -1.850 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.752      ;
; -1.850 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.752      ;
; -1.840 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.356      ;
; -1.779 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.294      ;
; -1.777 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.292      ;
; -1.761 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.678      ;
; -1.761 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.087     ; 2.672      ;
; -1.760 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.482     ; 2.276      ;
; -1.749 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.264      ;
; -1.747 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.262      ;
; -1.727 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.644      ;
; -1.725 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.642      ;
; -1.722 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.639      ;
; -1.718 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.620      ;
; -1.718 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.620      ;
; -1.718 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.620      ;
; -1.718 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.620      ;
; -1.718 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.620      ;
; -1.718 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.620      ;
; -1.718 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.620      ;
; -1.710 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.627      ;
; -1.685 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.475     ; 2.208      ;
; -1.671 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.589      ;
; -1.669 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.184      ;
; -1.667 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.483     ; 2.182      ;
; -1.654 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.571      ;
; -1.606 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.523      ;
; -1.601 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.503      ;
; -1.601 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.503      ;
; -1.601 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.503      ;
; -1.601 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.503      ;
; -1.601 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.503      ;
; -1.601 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.503      ;
; -1.601 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.503      ;
; -1.589 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.475     ; 2.112      ;
; -1.571 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.473      ;
; -1.571 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.473      ;
; -1.571 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.473      ;
; -1.571 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.473      ;
; -1.571 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.473      ;
; -1.571 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.473      ;
; -1.571 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.096     ; 2.473      ;
; -1.569 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.487      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Pix_clk'                                                                                                                                                                     ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.391 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.061     ; 3.348      ;
; -2.300 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.173      ;
; -2.300 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.173      ;
; -2.300 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.173      ;
; -2.300 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.173      ;
; -2.300 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.173      ;
; -2.300 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.173      ;
; -2.300 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.173      ;
; -2.300 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.173      ;
; -2.300 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.173      ;
; -2.300 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.173      ;
; -2.259 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.061     ; 3.216      ;
; -2.256 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.061     ; 3.213      ;
; -2.248 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.121      ;
; -2.248 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.121      ;
; -2.248 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.121      ;
; -2.248 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.121      ;
; -2.248 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.121      ;
; -2.248 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.121      ;
; -2.248 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.121      ;
; -2.248 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.121      ;
; -2.248 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.121      ;
; -2.248 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 3.121      ;
; -2.172 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.075     ; 3.115      ;
; -2.168 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 3.004      ;
; -2.168 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 3.004      ;
; -2.168 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 3.004      ;
; -2.168 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 3.004      ;
; -2.168 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 3.004      ;
; -2.168 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 3.004      ;
; -2.168 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 3.004      ;
; -2.168 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 3.004      ;
; -2.127 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.061     ; 3.084      ;
; -2.124 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.061     ; 3.081      ;
; -2.105 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 2.941      ;
; -2.105 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 2.941      ;
; -2.105 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 2.941      ;
; -2.105 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 2.941      ;
; -2.105 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 2.941      ;
; -2.105 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 2.941      ;
; -2.105 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 2.941      ;
; -2.105 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 2.941      ;
; -2.091 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.963      ;
; -2.091 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.963      ;
; -2.091 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.963      ;
; -2.091 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.963      ;
; -2.091 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.963      ;
; -2.091 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.963      ;
; -2.091 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.963      ;
; -2.091 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.963      ;
; -2.091 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.963      ;
; -2.091 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.963      ;
; -2.050 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.922      ;
; -2.050 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.922      ;
; -2.050 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.922      ;
; -2.050 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.922      ;
; -2.050 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.922      ;
; -2.050 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.922      ;
; -2.050 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.922      ;
; -2.050 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.922      ;
; -2.050 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.922      ;
; -2.050 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.384      ; 2.922      ;
; -2.043 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.075     ; 2.986      ;
; -2.040 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.075     ; 2.983      ;
; -2.031 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.075     ; 2.974      ;
; -1.995 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.061     ; 2.952      ;
; -1.992 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.061     ; 2.949      ;
; -1.992 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.847      ;
; -1.992 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.847      ;
; -1.992 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.847      ;
; -1.992 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.847      ;
; -1.992 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.847      ;
; -1.992 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.847      ;
; -1.992 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.847      ;
; -1.992 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.847      ;
; -1.992 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.847      ;
; -1.992 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.847      ;
; -1.959 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.347      ; 2.794      ;
; -1.959 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.347      ; 2.794      ;
; -1.959 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.347      ; 2.794      ;
; -1.959 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.347      ; 2.794      ;
; -1.959 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.347      ; 2.794      ;
; -1.959 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.347      ; 2.794      ;
; -1.959 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.347      ; 2.794      ;
; -1.959 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.347      ; 2.794      ;
; -1.947 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.802      ;
; -1.947 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.802      ;
; -1.947 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.802      ;
; -1.947 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.802      ;
; -1.947 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.802      ;
; -1.947 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.802      ;
; -1.947 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.802      ;
; -1.947 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.802      ;
; -1.947 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.802      ;
; -1.947 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 2.802      ;
; -1.931 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.075     ; 2.874      ;
; -1.923 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.331      ; 2.742      ;
; -1.918 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.347      ; 2.753      ;
; -1.918 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.347      ; 2.753      ;
; -1.918 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.347      ; 2.753      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.361 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.166      ; 3.525      ;
; -2.361 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.166      ; 3.525      ;
; -2.192 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.165      ; 3.355      ;
; -2.192 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.165      ; 3.355      ;
; -2.192 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.165      ; 3.355      ;
; -2.102 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.162      ; 3.262      ;
; -2.096 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 3.258      ;
; -2.096 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 3.258      ;
; -2.076 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 3.238      ;
; -2.076 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 3.238      ;
; -2.075 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.162      ; 3.235      ;
; -2.001 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.921      ;
; -2.001 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.921      ;
; -1.945 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 3.106      ;
; -1.945 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 3.106      ;
; -1.945 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 3.106      ;
; -1.933 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.165      ; 3.096      ;
; -1.933 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.165      ; 3.096      ;
; -1.918 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 3.079      ;
; -1.918 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 3.079      ;
; -1.918 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 3.079      ;
; -1.901 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.162      ; 3.061      ;
; -1.895 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 3.057      ;
; -1.895 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 3.057      ;
; -1.884 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.804      ;
; -1.884 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.078     ; 2.804      ;
; -1.850 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.769      ;
; -1.850 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.769      ;
; -1.850 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.769      ;
; -1.838 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.997      ;
; -1.828 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.987      ;
; -1.782 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 2.944      ;
; -1.782 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 2.944      ;
; -1.782 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 2.944      ;
; -1.778 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.162      ; 2.938      ;
; -1.772 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 2.934      ;
; -1.772 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 2.934      ;
; -1.744 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.905      ;
; -1.744 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.905      ;
; -1.744 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.905      ;
; -1.714 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.633      ;
; -1.714 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.633      ;
; -1.714 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.633      ;
; -1.713 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.162      ; 2.873      ;
; -1.707 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 2.869      ;
; -1.707 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 2.869      ;
; -1.695 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.613      ;
; -1.684 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.843      ;
; -1.676 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.162      ; 2.836      ;
; -1.674 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.833      ;
; -1.670 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 2.832      ;
; -1.670 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 2.832      ;
; -1.635 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.794      ;
; -1.621 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.782      ;
; -1.621 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.782      ;
; -1.621 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.782      ;
; -1.598 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.515      ;
; -1.569 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.728      ;
; -1.556 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.717      ;
; -1.556 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.717      ;
; -1.556 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.717      ;
; -1.519 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.680      ;
; -1.519 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.680      ;
; -1.519 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.680      ;
; -1.481 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.640      ;
; -1.444 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.361      ;
; -1.415 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.574      ;
; -1.407 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.566      ;
; -1.389 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.166      ; 2.553      ;
; -1.389 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.166      ; 2.553      ;
; -1.349 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.510      ;
; -1.319 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.162      ; 2.479      ;
; -1.317 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.478      ;
; -1.276 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.435      ;
; -1.254 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.415      ;
; -1.254 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.415      ;
; -1.254 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.415      ;
; -1.253 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.412      ;
; -1.243 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.404      ;
; -1.238 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.165      ; 2.401      ;
; -1.238 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.165      ; 2.401      ;
; -1.238 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.165      ; 2.401      ;
; -1.222 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.381      ;
; -1.195 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.354      ;
; -1.122 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.281      ;
; -1.113 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.030      ;
; -1.021 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.180      ;
; -1.004 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.922      ;
; -1.004 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.922      ;
; -1.004 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.922      ;
; -0.933 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.094      ;
; -0.915 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.833      ;
; -0.915 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.833      ;
; -0.915 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.833      ;
; -0.898 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 2.057      ;
; -0.897 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 2.058      ;
; -0.845 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.762      ;
; -0.833 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 1.992      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.957      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.161      ; 1.955      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_50'                                                                                                                                                   ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                    ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.891 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.876      ;
; -1.851 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.833      ;
; -1.803 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 2.789      ;
; -1.788 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.765      ;
; -1.788 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[1]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.765      ;
; -1.788 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[3]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.765      ;
; -1.788 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[2]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.765      ;
; -1.788 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.765      ;
; -1.788 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.765      ;
; -1.788 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.765      ;
; -1.788 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.765      ;
; -1.761 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.743      ;
; -1.729 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.714      ;
; -1.710 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 2.690      ;
; -1.702 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[7]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.684      ;
; -1.689 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.674      ;
; -1.678 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[12]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.660      ;
; -1.677 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[13]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.659      ;
; -1.676 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[14]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.658      ;
; -1.675 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[0]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.657      ;
; -1.675 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[10]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.657      ;
; -1.674 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[2]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.656      ;
; -1.672 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[11]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.654      ;
; -1.670 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[8]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.652      ;
; -1.668 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[9]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.650      ;
; -1.667 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[3]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.649      ;
; -1.666 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[5]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.648      ;
; -1.665 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[1]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.647      ;
; -1.665 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 2.645      ;
; -1.664 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[15]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.646      ;
; -1.649 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.631      ;
; -1.643 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.618      ;
; -1.643 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[1]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.618      ;
; -1.643 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.618      ;
; -1.643 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.618      ;
; -1.643 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.618      ;
; -1.643 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.618      ;
; -1.643 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.618      ;
; -1.643 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.618      ;
; -1.621 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int      ; divisor:inst2|clk_int                ; Clk_50      ; 0.500        ; 2.986      ; 5.327      ;
; -1.601 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 2.587      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.569      ;
; -1.582 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.009     ; 2.561      ;
; -1.575 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[1]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.560      ;
; -1.559 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.541      ;
; -1.551 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 2.537      ;
; -1.549 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 2.535      ;
; -1.549 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.534      ;
; -1.540 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[7]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.525      ;
; -1.527 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.512      ;
; -1.509 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.491      ;
; -1.508 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 2.488      ;
; -1.505 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.004     ; 2.489      ;
; -1.505 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[7]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.487      ;
; -1.501 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.004     ; 2.485      ;
; -1.500 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[7]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.482      ;
; -1.500 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.482      ;
; -1.476 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[12]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.458      ;
; -1.475 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[13]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.457      ;
; -1.474 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[14]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.456      ;
; -1.473 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[0]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.455      ;
; -1.473 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[10]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.455      ;
; -1.472 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[2]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.454      ;
; -1.470 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[11]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.452      ;
; -1.468 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[8]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.450      ;
; -1.466 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[9]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.448      ;
; -1.465 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[3]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.447      ;
; -1.464 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[5]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.446      ;
; -1.463 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[1]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.445      ;
; -1.463 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 2.443      ;
; -1.462 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[15]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.444      ;
; -1.461 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 2.447      ;
; -1.446 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[5]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.431      ;
; -1.446 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[6]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.431      ;
; -1.436 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[1]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.418      ;
; -1.427 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.404      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.009     ; 2.403      ;
; -1.419 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.401      ;
; -1.418 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.009     ; 2.397      ;
; -1.409 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[4]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.004     ; 2.393      ;
; -1.408 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 2.388      ;
; -1.406 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[2]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.004     ; 2.390      ;
; -1.402 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[0]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.004     ; 2.386      ;
; -1.402 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[3]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.004     ; 2.386      ;
; -1.401 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[4]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.007     ; 2.382      ;
; -1.398 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[2]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.007     ; 2.379      ;
; -1.396 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[3]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.007     ; 2.377      ;
; -1.395 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[0]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.007     ; 2.376      ;
; -1.387 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.372      ;
; -1.378 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.360      ;
; -1.368 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 2.348      ;
; -1.360 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[7]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.342      ;
; -1.349 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 2.335      ;
; -1.347 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.002     ; 2.333      ;
; -1.344 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[8]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.326      ;
; -1.343 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.325      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.004     ; 2.321      ;
; -1.336 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[12]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.318      ;
; -1.335 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[13]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.317      ;
; -1.334 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.311      ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.864 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.790      ;
; -1.864 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.790      ;
; -1.782 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 3.079      ;
; -1.782 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 3.079      ;
; -1.772 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 3.069      ;
; -1.772 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 3.069      ;
; -1.740 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.477     ; 2.261      ;
; -1.735 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.282      ;
; -1.734 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.281      ;
; -1.733 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.280      ;
; -1.732 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.279      ;
; -1.730 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.277      ;
; -1.724 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.650      ;
; -1.724 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.650      ;
; -1.686 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.233      ;
; -1.676 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.223      ;
; -1.673 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.220      ;
; -1.672 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.219      ;
; -1.671 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.218      ;
; -1.660 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.300      ; 2.958      ;
; -1.660 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.300      ; 2.958      ;
; -1.659 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.206      ;
; -1.658 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.301      ; 2.957      ;
; -1.658 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.301      ; 2.957      ;
; -1.624 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.550      ;
; -1.624 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 2.550      ;
; -1.589 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 2.112      ;
; -1.579 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 2.876      ;
; -1.579 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 2.876      ;
; -1.554 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.101      ;
; -1.547 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.094      ;
; -1.544 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.091      ;
; -1.543 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.090      ;
; -1.542 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.089      ;
; -1.529 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.076      ;
; -1.529 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.076      ;
; -1.528 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.075      ;
; -1.527 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.074      ;
; -1.525 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.072      ;
; -1.513 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 2.810      ;
; -1.513 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 2.810      ;
; -1.508 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.477     ; 2.029      ;
; -1.483 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 2.030      ;
; -1.416 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 2.713      ;
; -1.416 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 2.713      ;
; -1.393 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.916      ;
; -1.321 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 2.618      ;
; -1.321 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.299      ; 2.618      ;
; -1.301 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.848      ;
; -1.301 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.848      ;
; -1.301 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.848      ;
; -1.282 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.201      ;
; -1.278 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.825      ;
; -1.271 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.794      ;
; -1.270 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.793      ;
; -1.270 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.793      ;
; -1.269 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.792      ;
; -1.265 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.788      ;
; -1.264 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.811      ;
; -1.259 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.782      ;
; -1.259 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.782      ;
; -1.258 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.781      ;
; -1.258 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.781      ;
; -1.258 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.781      ;
; -1.179 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.726      ;
; -1.179 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.726      ;
; -1.179 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.726      ;
; -1.075 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.598      ;
; -1.074 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.597      ;
; -1.074 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.597      ;
; -1.074 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.992      ;
; -1.073 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.596      ;
; -1.070 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.453     ; 1.615      ;
; -1.069 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.592      ;
; -1.068 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.453     ; 1.613      ;
; -1.063 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.586      ;
; -1.063 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.586      ;
; -1.062 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.585      ;
; -1.062 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.585      ;
; -1.062 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.475     ; 1.585      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.453     ; 1.472      ;
; -0.925 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.453     ; 1.470      ;
; -0.906 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.824      ;
; -0.685 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 1.605      ;
; -0.653 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.571      ;
; -0.631 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.549      ;
; -0.605 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.521      ;
; -0.591 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.510      ;
; -0.582 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.096     ; 1.484      ;
; -0.580 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.498      ;
; -0.407 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.325      ;
; -0.370 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.288      ;
; -0.295 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.213      ;
; -0.261 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.179      ;
; -0.260 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.178      ;
; -0.259 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.177      ;
; -0.076 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 0.995      ;
; -0.035 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 0.955      ;
; -0.031 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.949      ;
; 0.106  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.812      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.051 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 0.709      ;
; 0.190 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 0.848      ;
; 0.191 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 0.849      ;
; 0.194 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 0.852      ;
; 0.220 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.453      ; 0.879      ;
; 0.287 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 0.945      ;
; 0.336 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 0.994      ;
; 0.352 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.010      ;
; 0.369 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.451      ; 1.026      ;
; 0.384 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.042      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.674      ;
; 0.430 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.696      ;
; 0.437 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.703      ;
; 0.466 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.731      ;
; 0.516 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 1.172      ;
; 0.555 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.821      ;
; 0.602 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.869      ;
; 0.608 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.874      ;
; 0.619 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.885      ;
; 0.637 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.904      ;
; 0.638 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.905      ;
; 0.651 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.455      ; 1.312      ;
; 0.653 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.918      ;
; 0.655 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.920      ;
; 0.700 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.965      ;
; 0.724 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.990      ;
; 0.747 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.013      ;
; 0.749 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.407      ;
; 0.765 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.453      ; 1.424      ;
; 0.772 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.454      ; 1.432      ;
; 0.786 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.052      ;
; 0.790 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.453      ; 1.449      ;
; 0.796 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.062      ;
; 0.819 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.454      ; 1.479      ;
; 0.826 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.453      ; 1.485      ;
; 0.826 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.093      ;
; 0.826 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.092      ;
; 0.860 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 1.516      ;
; 0.902 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.167      ;
; 0.921 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.186      ;
; 0.935 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.201      ;
; 0.959 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.224      ;
; 0.996 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.654      ;
; 1.039 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.453      ; 1.698      ;
; 1.068 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.453      ; 1.727      ;
; 1.070 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.728      ;
; 1.129 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 1.785      ;
; 1.144 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.453      ; 1.803      ;
; 1.172 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.451      ; 1.829      ;
; 1.174 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 1.830      ;
; 1.199 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.465      ;
; 1.220 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.486      ;
; 1.222 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 1.878      ;
; 1.235 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.501      ;
; 1.245 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.903      ;
; 1.261 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 1.917      ;
; 1.265 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.449      ; 1.920      ;
; 1.274 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.932      ;
; 1.288 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.451      ; 1.945      ;
; 1.304 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.962      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.570      ;
; 1.307 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.572      ;
; 1.343 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.453      ; 2.002      ;
; 1.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 2.008      ;
; 1.398 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 2.054      ;
; 1.477 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.078      ; 1.741      ;
; 1.513 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 2.169      ;
; 1.528 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.451      ; 2.185      ;
; 1.580 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 2.236      ;
; 1.591 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 2.247      ;
; 1.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 2.251      ;
; 1.642 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.451      ; 2.299      ;
; 1.660 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.449      ; 2.315      ;
; 1.688 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.953      ;
; 1.688 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.953      ;
; 1.688 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.953      ;
; 1.730 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.451      ; 2.387      ;
; 1.730 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.451      ; 2.387      ;
; 1.730 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.451      ; 2.387      ;
; 1.742 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.454      ; 2.402      ;
; 1.742 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.454      ; 2.402      ;
; 1.742 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.454      ; 2.402      ;
; 1.744 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.449      ; 2.399      ;
; 1.759 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 2.415      ;
; 1.843 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.450      ; 2.499      ;
; 1.847 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 2.112      ;
; 1.891 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.455      ; 2.552      ;
; 1.891 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.455      ; 2.552      ;
; 1.908 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.449      ; 2.563      ;
; 1.919 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.451      ; 2.576      ;
; 1.967 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.451      ; 2.624      ;
; 1.992 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.449      ; 2.647      ;
; 1.996 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.078      ; 2.260      ;
; 2.006 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.451      ; 2.663      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                ; Launch Clock                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.386 ; CIC_SRAM_controller_UART:inst|count_mem[19]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; CIC_SRAM_controller_UART:inst|count_mem[1]                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.669      ;
; 0.392 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.674      ;
; 0.392 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.674      ;
; 0.402 ; CIC_SRAM_controller_UART:inst|count_mem[3]                      ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller_UART:inst|count_mem[8]                      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller_UART:inst|count_mem[9]                      ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller_UART:inst|count_mem[10]                     ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller_UART:inst|count_mem[11]                     ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[12]                     ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[0]                      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[5]                      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[6]                      ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[7]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[14]                     ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[16]                     ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[17]                     ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[18]                     ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.wait_done                   ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.572 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.484      ; 1.242      ;
; 0.574 ; UART_TX:inst6|o_TX_Active                                       ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.090      ; 0.870      ;
; 0.663 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.945      ;
; 0.682 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.964      ;
; 0.691 ; CIC_SRAM_controller_UART:inst|state.trigger_wait                ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.957      ;
; 0.691 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.973      ;
; 0.696 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.978      ;
; 0.709 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.991      ;
; 0.771 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.237      ; 1.214      ;
; 0.924 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.239      ; 1.369      ;
; 0.986 ; Programador_controlador_block:inst5|controlador:inst|state.done ; CIC_SRAM_controller_UART:inst|state.wait_done          ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.132      ; 1.324      ;
; 1.036 ; CIC_SRAM_controller_UART:inst|state.trigger_wait                ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.302      ;
; 1.082 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.239      ; 1.527      ;
; 1.090 ; CIC_SRAM_controller_UART:inst|state.escritura                   ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.356      ;
; 1.134 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.510      ; 1.830      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.done ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.131      ; 1.486      ;
; 1.158 ; CIC_SRAM_controller_UART:inst|state.escritura                   ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.424      ;
; 1.172 ; CIC_SRAM_controller_UART:inst|state.reset_state                 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.439      ;
; 1.185 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.077      ; 1.448      ;
; 1.229 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.077      ; 1.492      ;
; 1.236 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.501      ;
; 1.354 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.620      ;
; 1.355 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.621      ;
; 1.356 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.622      ;
; 1.427 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.512      ; 2.125      ;
; 1.440 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.306     ; 1.320      ;
; 1.481 ; UART_TX:inst6|o_TX_Active                                       ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.090      ; 1.777      ;
; 1.487 ; CIC_SRAM_controller_UART:inst|count_mem[18]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.510      ; 2.183      ;
; 1.498 ; CIC_SRAM_controller_UART:inst|count_mem[0]                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.510      ; 2.194      ;
; 1.511 ; CIC_SRAM_controller_UART:inst|count_mem[1]                      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.336     ; 1.361      ;
; 1.515 ; CIC_SRAM_controller_UART:inst|state.escritura                   ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 1.779      ;
; 1.517 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.510      ; 2.213      ;
; 1.521 ; CIC_SRAM_controller_UART:inst|count_mem[3]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.786      ;
; 1.556 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.822      ;
; 1.562 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.829      ;
; 1.563 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.830      ;
; 1.563 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.830      ;
; 1.589 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.513      ; 2.288      ;
; 1.592 ; CIC_SRAM_controller_UART:inst|count_mem[5]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.857      ;
; 1.609 ; CIC_SRAM_controller_UART:inst|count_mem[1]                      ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.334     ; 1.461      ;
; 1.624 ; CIC_SRAM_controller_UART:inst|count_mem[16]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.510      ; 2.320      ;
; 1.630 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.896      ;
; 1.635 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.513      ; 2.334      ;
; 1.643 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.510      ; 2.339      ;
; 1.650 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.510      ; 2.346      ;
; 1.662 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.928      ;
; 1.665 ; CIC_SRAM_controller_UART:inst|count_mem[5]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.931      ;
; 1.679 ; CIC_SRAM_controller_UART:inst|state.trigger_interno             ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.083      ; 1.948      ;
; 1.682 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.948      ;
; 1.683 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.949      ;
; 1.696 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.962      ;
; 1.699 ; CIC_SRAM_controller_UART:inst|count_mem[6]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.966      ;
; 1.701 ; CIC_SRAM_controller_UART:inst|count_mem[7]                      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.968      ;
; 1.704 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.970      ;
; 1.715 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.980      ;
; 1.715 ; CIC_SRAM_controller_UART:inst|count_mem[14]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.510      ; 2.411      ;
; 1.716 ; CIC_SRAM_controller_UART:inst|count_mem[9]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.981      ;
; 1.719 ; CIC_SRAM_controller_UART:inst|state.wait_done                   ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.984      ;
; 1.721 ; CIC_SRAM_controller_UART:inst|count_mem[12]                     ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.987      ;
; 1.725 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.091      ; 2.022      ;
; 1.734 ; CIC_SRAM_controller_UART:inst|count_mem[14]                     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 2.000      ;
; 1.736 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 2.002      ;
; 1.760 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.479      ; 2.425      ;
; 1.760 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.479      ; 2.425      ;
; 1.760 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.479      ; 2.425      ;
; 1.791 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 2.059      ;
; 1.792 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 2.060      ;
; 1.792 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 2.060      ;
; 1.793 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 2.061      ;
; 1.794 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.082      ; 2.062      ;
; 1.803 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.484      ; 2.473      ;
; 1.803 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.484      ; 2.473      ;
; 1.804 ; CIC_SRAM_controller_UART:inst|count_mem[7]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 2.069      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.387 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.096      ; 0.669      ;
; 0.392 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.096      ; 0.674      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.445 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.711      ;
; 0.604 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.871      ;
; 0.610 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.875      ;
; 0.626 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.891      ;
; 0.669 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.935      ;
; 0.713 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.979      ;
; 0.720 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.986      ;
; 0.743 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.009      ;
; 0.802 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.477      ; 1.465      ;
; 0.806 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.072      ;
; 0.852 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.118      ;
; 0.980 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 1.641      ;
; 1.045 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.311      ;
; 1.045 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.096      ; 1.327      ;
; 1.055 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 1.716      ;
; 1.099 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.078      ; 1.363      ;
; 1.123 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 1.784      ;
; 1.129 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.395      ;
; 1.134 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 1.795      ;
; 1.135 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.403      ;
; 1.139 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.405      ;
; 1.144 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.410      ;
; 1.218 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 1.879      ;
; 1.232 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 1.893      ;
; 1.253 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 1.914      ;
; 1.255 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.477      ; 1.918      ;
; 1.272 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.164     ; 1.314      ;
; 1.273 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.164     ; 1.315      ;
; 1.396 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 2.057      ;
; 1.396 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.164     ; 1.438      ;
; 1.398 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.164     ; 1.440      ;
; 1.407 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 2.068      ;
; 1.414 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 2.075      ;
; 1.415 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 2.076      ;
; 1.433 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.699      ;
; 1.491 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 2.152      ;
; 1.534 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.421      ;
; 1.537 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.424      ;
; 1.538 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.425      ;
; 1.538 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.425      ;
; 1.539 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.426      ;
; 1.544 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.431      ;
; 1.544 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.431      ;
; 1.544 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.431      ;
; 1.545 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.432      ;
; 1.545 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.432      ;
; 1.546 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.812      ;
; 1.597 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.641      ;
; 1.624 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.668      ;
; 1.636 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.163     ; 1.679      ;
; 1.636 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.163     ; 1.679      ;
; 1.636 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.163     ; 1.679      ;
; 1.687 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 2.348      ;
; 1.688 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.475      ; 2.349      ;
; 1.704 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.970      ;
; 1.787 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.674      ;
; 1.790 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.677      ;
; 1.791 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.678      ;
; 1.791 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.678      ;
; 1.792 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.679      ;
; 1.792 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.163     ; 1.835      ;
; 1.792 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.163     ; 1.835      ;
; 1.792 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.163     ; 1.835      ;
; 1.794 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.681      ;
; 1.797 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.684      ;
; 1.797 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.684      ;
; 1.797 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.684      ;
; 1.798 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.685      ;
; 1.798 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.299     ; 1.685      ;
; 1.799 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.843      ;
; 1.810 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.854      ;
; 1.811 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.855      ;
; 1.812 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.856      ;
; 1.815 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.859      ;
; 1.825 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.869      ;
; 1.832 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.876      ;
; 1.834 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.878      ;
; 1.835 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.879      ;
; 1.836 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.880      ;
; 1.837 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.881      ;
; 1.923 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.967      ;
; 1.924 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.968      ;
; 1.926 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.970      ;
; 1.927 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.971      ;
; 1.927 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.971      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_50'                                                                                                                                                            ;
+-------+----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.389 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.099      ; 0.674      ;
; 0.402 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.553 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.820      ;
; 0.644 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.911      ;
; 0.647 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.914      ;
; 0.665 ; Sram_CIC_3:inst1|clk_int                           ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 3.099      ; 4.212      ;
; 0.675 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.942      ;
; 0.750 ; Sram_CIC_3:inst1|add_count[10]                     ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.312      ;
; 0.760 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.218      ;
; 0.781 ; CIC_SRAM_controller_UART:inst|clk_25               ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 3.102      ; 4.331      ;
; 0.796 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.255      ;
; 0.808 ; Sram_CIC_3:inst1|add_count[18]                     ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.348      ; 1.372      ;
; 0.812 ; CIC_SRAM_controller_UART:inst|count_mem[18]        ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.273      ;
; 0.825 ; Sram_CIC_3:inst1|add_count[13]                     ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.348      ; 1.389      ;
; 0.827 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.288      ;
; 0.827 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.288      ;
; 0.828 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.289      ;
; 0.831 ; Sram_CIC_3:inst1|add_count[12]                     ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.348      ; 1.395      ;
; 0.848 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.333     ; 0.701      ;
; 0.848 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.333     ; 0.701      ;
; 0.854 ; Sram_CIC_3:inst1|add_count[11]                     ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.416      ;
; 0.855 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.314      ;
; 0.858 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; -0.333     ; 0.711      ;
; 0.859 ; Sram_CIC_3:inst1|add_count[7]                      ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.342      ; 1.417      ;
; 0.863 ; CIC_SRAM_controller_UART:inst|count_mem[17]        ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.324      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|count_mem[9]         ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.237      ; 1.318      ;
; 0.867 ; Sram_CIC_3:inst1|add_count[3]                      ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.429      ;
; 0.874 ; CIC_SRAM_controller_UART:inst|count_mem[8]         ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.331      ;
; 0.889 ; CIC_SRAM_controller_UART:inst|count_mem[5]         ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.346      ;
; 0.891 ; CIC_SRAM_controller_UART:inst|count_mem[14]        ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.352      ;
; 0.892 ; Sram_CIC_3:inst1|add_count[2]                      ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.342      ; 1.450      ;
; 0.895 ; CIC_SRAM_controller_UART:inst|count_mem[4]         ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.352      ;
; 0.900 ; CIC_SRAM_controller_UART:inst|count_mem[16]        ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.361      ;
; 0.933 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.345      ; 1.494      ;
; 0.978 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.240      ; 1.434      ;
; 0.980 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.240      ; 1.436      ;
; 0.983 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.442      ;
; 0.983 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.442      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.445      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.445      ;
; 0.988 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.247      ; 1.451      ;
; 0.989 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.247      ; 1.452      ;
; 0.990 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.447      ;
; 0.991 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.448      ;
; 0.992 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.247      ; 1.455      ;
; 1.002 ; Sram_CIC_3:inst1|add_count[16]                     ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.348      ; 1.566      ;
; 1.004 ; Sram_CIC_3:inst1|add_count[17]                     ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.348      ; 1.568      ;
; 1.018 ; CIC_SRAM_controller_UART:inst|count_mem[13]        ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.479      ;
; 1.021 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.240      ; 1.477      ;
; 1.031 ; Sram_CIC_3:inst1|add_count[6]                      ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.593      ;
; 1.044 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.238      ; 1.498      ;
; 1.045 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.246      ; 1.507      ;
; 1.046 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.238      ; 1.500      ;
; 1.056 ; Sram_CIC_3:inst1|data_reg[5]                       ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.618      ;
; 1.057 ; Sram_CIC_3:inst1|data_reg[6]                       ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.619      ;
; 1.061 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.345      ; 1.622      ;
; 1.066 ; Sram_CIC_3:inst1|data_reg[1]                       ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.628      ;
; 1.077 ; Sram_CIC_3:inst1|add_count[4]                      ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.639      ;
; 1.087 ; CIC_SRAM_controller_UART:inst|count_mem[6]         ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.545      ;
; 1.094 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[14]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.015      ;
; 1.094 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[13]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.015      ;
; 1.094 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[12]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.015      ;
; 1.094 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[11]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.015      ;
; 1.094 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[10]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.015      ;
; 1.094 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[9]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.015      ;
; 1.094 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[8]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.015      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[8]                      ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.660      ;
; 1.099 ; Sram_CIC_3:inst1|data_reg[7]                       ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.661      ;
; 1.117 ; Sram_CIC_3:inst1|add_count[15]                     ; sram:inst3|SRAM_ADDR[15]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.341      ; 1.674      ;
; 1.122 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.344      ; 1.682      ;
; 1.122 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.344      ; 1.682      ;
; 1.123 ; Sram_CIC_3:inst1|add_count[14]                     ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.348      ; 1.687      ;
; 1.124 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.344      ; 1.684      ;
; 1.125 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.344      ; 1.685      ;
; 1.129 ; Sram_CIC_3:inst1|add_count[19]                     ; sram:inst3|SRAM_ADDR[19]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.341      ; 1.686      ;
; 1.129 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.590      ;
; 1.130 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.591      ;
; 1.130 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.238      ; 1.584      ;
; 1.136 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.593      ;
; 1.137 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.594      ;
; 1.147 ; Sram_CIC_3:inst1|add_count[5]                      ; sram:inst3|SRAM_ADDR[5]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.709      ;
; 1.151 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.345      ; 1.712      ;
; 1.152 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.345      ; 1.713      ;
; 1.158 ; Sram_CIC_3:inst1|data_reg[2]                       ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.345      ; 1.719      ;
; 1.173 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.634      ;
; 1.173 ; CIC_SRAM_controller_UART:inst|count_mem[0]         ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.240      ; 1.629      ;
; 1.178 ; Sram_CIC_3:inst1|add_count[9]                      ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.342      ; 1.736      ;
; 1.178 ; Sram_CIC_3:inst1|add_count[1]                      ; sram:inst3|SRAM_ADDR[1]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.342      ; 1.736      ;
; 1.179 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[14]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.100      ;
; 1.179 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[13]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.100      ;
; 1.179 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[12]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.100      ;
; 1.179 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[11]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.100      ;
; 1.179 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[10]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.100      ;
; 1.179 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[9]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.100      ;
; 1.179 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[8]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.705      ; 2.100      ;
; 1.190 ; Sram_CIC_3:inst1|data_reg[4]                       ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.345      ; 1.751      ;
; 1.195 ; Sram_CIC_3:inst1|data_reg[0]                       ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.345      ; 1.756      ;
; 1.199 ; Sram_CIC_3:inst1|clk_int                           ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; -0.500       ; 3.099      ; 4.246      ;
; 1.200 ; Sram_CIC_3:inst1|data_reg[3]                       ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.345      ; 1.761      ;
+-------+----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                          ;
+-------+----------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.402 ; Sram_CIC_3:inst1|add_count[0]    ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_CIC_3:inst1|state.idle      ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_CIC_3:inst1|state.fin       ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.656 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[18]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.927      ;
; 0.662 ; Sram_CIC_3:inst1|add_count[17]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.929      ;
; 0.675 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.942      ;
; 0.809 ; Sram_CIC_3:inst1|add_count[8]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.076      ;
; 0.812 ; Sram_CIC_3:inst1|add_count[11]   ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.079      ;
; 0.825 ; Sram_CIC_3:inst1|add_count[19]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.092      ;
; 0.973 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[18]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.243      ;
; 0.980 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.250      ;
; 0.983 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.252      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.255      ;
; 0.987 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[17]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.257      ;
; 0.992 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.260      ;
; 0.994 ; Sram_CIC_3:inst1|add_count[17]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.261      ;
; 1.094 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.363      ;
; 1.099 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.368      ;
; 1.106 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.376      ;
; 1.106 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.376      ;
; 1.110 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.377      ;
; 1.110 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.377      ;
; 1.111 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.381      ;
; 1.111 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.378      ;
; 1.111 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.381      ;
; 1.113 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.382      ;
; 1.115 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.382      ;
; 1.116 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.383      ;
; 1.118 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.385      ;
; 1.119 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.386      ;
; 1.127 ; Sram_CIC_3:inst1|add_count[8]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.394      ;
; 1.139 ; Sram_CIC_3:inst1|add_count[11]   ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.406      ;
; 1.144 ; Sram_CIC_3:inst1|add_count[11]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.411      ;
; 1.188 ; Sram_CIC_3:inst1|add_count[0]    ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.457      ;
; 1.206 ; Sram_CIC_3:inst1|state.escritura ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.504      ; 1.896      ;
; 1.218 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.488      ;
; 1.220 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.487      ;
; 1.221 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.488      ;
; 1.221 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.488      ;
; 1.222 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.489      ;
; 1.222 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.489      ;
; 1.223 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.493      ;
; 1.225 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.492      ;
; 1.226 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.493      ;
; 1.226 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.493      ;
; 1.227 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.494      ;
; 1.227 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.494      ;
; 1.232 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.502      ;
; 1.232 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.502      ;
; 1.233 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.503      ;
; 1.236 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.503      ;
; 1.237 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.507      ;
; 1.237 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.507      ;
; 1.238 ; Sram_CIC_3:inst1|add_count[8]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.508      ;
; 1.238 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.084      ; 1.508      ;
; 1.239 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.506      ;
+-------+----------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 0.709      ;
; 0.467 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.733      ;
; 0.535 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.188      ; 0.929      ;
; 0.578 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.845      ;
; 0.591 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.061      ; 0.868      ;
; 0.612 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.061      ; 0.889      ;
; 0.617 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.061      ; 0.894      ;
; 0.627 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 0.909      ;
; 0.629 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 0.911      ;
; 0.630 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 0.912      ;
; 0.639 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.905      ;
; 0.647 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.914      ;
; 0.655 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 0.937      ;
; 0.661 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.928      ;
; 0.663 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.930      ;
; 0.703 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.969      ;
; 0.714 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.980      ;
; 0.715 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.981      ;
; 0.739 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.005      ;
; 0.750 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.016      ;
; 0.762 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.188      ; 1.156      ;
; 0.779 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.061      ; 1.056      ;
; 0.799 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.081      ;
; 0.812 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.061      ; 1.089      ;
; 0.812 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.061      ; 1.089      ;
; 0.813 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.061      ; 1.090      ;
; 0.817 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.061      ; 1.094      ;
; 0.823 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.088      ;
; 0.833 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.115      ;
; 0.927 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.194      ;
; 0.930 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.197      ;
; 0.945 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.227      ;
; 0.947 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.229      ;
; 0.953 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.220      ;
; 0.956 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.238      ;
; 0.961 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.243      ;
; 0.969 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.236      ;
; 0.982 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.264      ;
; 0.987 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.269      ;
; 0.996 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.262      ;
; 0.998 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.264      ;
; 1.028 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.295      ;
; 1.029 ; UART_TX:inst6|r_TX_Done                                              ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.295      ;
; 1.030 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.297      ;
; 1.044 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.310      ;
; 1.060 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 3.044      ; 4.542      ;
; 1.065 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.331      ;
; 1.066 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.348      ;
; 1.068 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.350      ;
; 1.071 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.353      ;
; 1.073 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.355      ;
; 1.075 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.342      ;
; 1.077 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.344      ;
; 1.078 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.345      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.346      ;
; 1.082 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.349      ;
; 1.082 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.364      ;
; 1.083 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.350      ;
; 1.083 ; UART_TX:inst6|r_TX_Data[3]                                           ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.349      ;
; 1.087 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.369      ;
; 1.107 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.389      ;
; 1.112 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.394      ;
; 1.117 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.384      ;
; 1.131 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.087      ; 1.404      ;
; 1.136 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.403      ;
; 1.143 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.410      ;
; 1.151 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.433      ;
; 1.179 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; -0.299     ; 1.066      ;
; 1.192 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.474      ;
; 1.197 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.479      ;
; 1.233 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.515      ;
; 1.238 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.520      ;
; 1.244 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 3.043      ; 4.725      ;
; 1.287 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.552      ;
; 1.323 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.590      ;
; 1.327 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.482      ; 1.995      ;
; 1.327 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.482      ; 1.995      ;
; 1.327 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.482      ; 1.995      ;
; 1.327 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.482      ; 1.995      ;
; 1.327 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.482      ; 1.995      ;
; 1.327 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.482      ; 1.995      ;
; 1.327 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.482      ; 1.995      ;
; 1.335 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.602      ;
; 1.340 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.606      ;
; 1.341 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.608      ;
; 1.359 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.096      ; 1.641      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Pix_clk'                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.692 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.921      ;
; 0.693 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.922      ;
; 0.695 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.924      ;
; 0.700 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.929      ;
; 0.701 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.930      ;
; 0.713 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.942      ;
; 0.714 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.943      ;
; 0.718 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.947      ;
; 0.721 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.950      ;
; 0.722 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.951      ;
; 0.845 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.074      ;
; 0.861 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.090      ;
; 0.865 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.094      ;
; 0.869 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.098      ;
; 0.876 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.105      ;
; 0.878 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.107      ;
; 0.881 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.110      ;
; 0.890 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.119      ;
; 0.892 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.121      ;
; 0.963 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.261      ;
; 1.003 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.239      ;
; 1.004 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.240      ;
; 1.005 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.241      ;
; 1.011 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.247      ;
; 1.020 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.256      ;
; 1.023 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.259      ;
; 1.028 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.264      ;
; 1.033 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.269      ;
; 1.041 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.277      ;
; 1.046 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.282      ;
; 1.067 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.365      ;
; 1.084 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.382      ;
; 1.089 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.387      ;
; 1.106 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.335      ;
; 1.109 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.115      ; 1.410      ;
; 1.110 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.408      ;
; 1.111 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.152      ; 1.449      ;
; 1.124 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.360      ;
; 1.124 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.422      ;
; 1.125 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.361      ;
; 1.126 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.362      ;
; 1.130 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.366      ;
; 1.131 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.367      ;
; 1.132 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.368      ;
; 1.137 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.373      ;
; 1.144 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.380      ;
; 1.149 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.385      ;
; 1.154 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.390      ;
; 1.154 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.390      ;
; 1.159 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.395      ;
; 1.165 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.401      ;
; 1.167 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.403      ;
; 1.170 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.406      ;
; 1.175 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.411      ;
; 1.175 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.411      ;
; 1.180 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.416      ;
; 1.181 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.417      ;
; 1.188 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.486      ;
; 1.193 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.491      ;
; 1.194 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.492      ;
; 1.196 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.432      ;
; 1.198 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.434      ;
; 1.201 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.437      ;
; 1.201 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.437      ;
; 1.203 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.439      ;
; 1.206 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.442      ;
; 1.210 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.508      ;
; 1.210 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.446      ;
; 1.215 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.513      ;
; 1.215 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.451      ;
; 1.231 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.529      ;
; 1.236 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.534      ;
; 1.245 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.543      ;
; 1.250 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.548      ;
; 1.251 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.487      ;
; 1.252 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.488      ;
; 1.257 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.493      ;
; 1.258 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.494      ;
; 1.263 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.499      ;
; 1.275 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.511      ;
; 1.280 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.516      ;
; 1.280 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.516      ;
; 1.285 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.521      ;
; 1.291 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.527      ;
; 1.296 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.532      ;
; 1.296 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.532      ;
; 1.301 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.537      ;
; 1.301 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.537      ;
; 1.306 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.542      ;
; 1.314 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.612      ;
; 1.315 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.613      ;
; 1.319 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.617      ;
; 1.320 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.618      ;
; 1.321 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.619      ;
; 1.322 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.558      ;
; 1.324 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.560      ;
; 1.327 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.563      ;
; 1.329 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.565      ;
; 1.332 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.568      ;
; 1.336 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.112      ; 1.634      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -1.519 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.243     ; 2.274      ;
; -1.519 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.243     ; 2.274      ;
; -1.518 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.238     ; 2.278      ;
; -1.518 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.238     ; 2.278      ;
; -1.518 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.238     ; 2.278      ;
; -1.518 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.238     ; 2.278      ;
; -1.518 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.238     ; 2.278      ;
; -1.518 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.238     ; 2.278      ;
; -1.518 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.238     ; 2.278      ;
; -1.518 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.238     ; 2.278      ;
; -1.518 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.238     ; 2.278      ;
; -1.518 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.238     ; 2.278      ;
; -1.511 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 2.274      ;
; -1.483 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 2.245      ;
; -1.483 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 2.245      ;
; -1.483 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 2.245      ;
; -1.483 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 2.245      ;
; -1.483 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 2.245      ;
; -1.483 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 2.245      ;
; -1.483 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 2.245      ;
; -1.483 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 2.245      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.241     ; 2.199      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.241     ; 2.199      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.241     ; 2.199      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.241     ; 2.199      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.241     ; 2.199      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.241     ; 2.199      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.241     ; 2.199      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.241     ; 2.199      ;
; -1.442 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.241     ; 2.199      ;
; -1.181 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.239     ; 1.940      ;
; -1.132 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; 0.171      ; 2.301      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Pix_clk'                                                                                                                                                                     ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.453 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.331      ; 2.272      ;
; -1.377 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 2.250      ;
; -1.377 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 2.250      ;
; -1.377 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 2.250      ;
; -1.377 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 2.250      ;
; -1.377 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 2.250      ;
; -1.377 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 2.250      ;
; -1.377 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 2.250      ;
; -1.377 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 2.250      ;
; -1.377 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 2.250      ;
; -1.377 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.385      ; 2.250      ;
; -0.961 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 1.816      ;
; -0.961 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 1.816      ;
; -0.961 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 1.816      ;
; -0.961 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 1.816      ;
; -0.961 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 1.816      ;
; -0.961 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 1.816      ;
; -0.961 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 1.816      ;
; -0.961 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 1.816      ;
; -0.961 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 1.816      ;
; -0.961 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.367      ; 1.816      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.382 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.453     ; 1.927      ;
; -1.382 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.453     ; 1.927      ;
; -1.382 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.453     ; 1.927      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.373 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.920      ;
; -1.272 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.819      ;
; -1.272 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.819      ;
; -1.272 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.451     ; 1.819      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk_50'                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.700 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.680      ;
; -0.694 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.009     ; 1.673      ;
; -0.694 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.009     ; 1.673      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.008     ; 1.487      ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.457 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 1.619      ;
; -0.457 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 1.619      ;
; -0.457 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.164      ; 1.619      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
; -0.364 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.163      ; 1.525      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.452      ; 1.353      ;
; 0.829 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.453      ; 1.488      ;
; 0.829 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.453      ; 1.488      ;
; 0.829 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.453      ; 1.488      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk_50'                                                                                                                                           ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.336      ;
; 1.068 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.526      ;
; 1.068 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.526      ;
; 1.080 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.539      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Pix_clk'                                                                                                                                                                     ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.307 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.637      ; 1.660      ;
; 1.307 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.637      ; 1.660      ;
; 1.307 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.637      ; 1.660      ;
; 1.307 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.637      ; 1.660      ;
; 1.307 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.637      ; 1.660      ;
; 1.307 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.637      ; 1.660      ;
; 1.307 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.637      ; 1.660      ;
; 1.307 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.637      ; 1.660      ;
; 1.307 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.637      ; 1.660      ;
; 1.307 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.637      ; 1.660      ;
; 1.744 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.656      ; 2.116      ;
; 1.744 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.656      ; 2.116      ;
; 1.744 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.656      ; 2.116      ;
; 1.744 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.656      ; 2.116      ;
; 1.744 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.656      ; 2.116      ;
; 1.744 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.656      ; 2.116      ;
; 1.744 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.656      ; 2.116      ;
; 1.744 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.656      ; 2.116      ;
; 1.744 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.656      ; 2.116      ;
; 1.744 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.656      ; 2.116      ;
; 1.805 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.600      ; 2.121      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 1.486 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.460      ; 2.152      ;
; 1.567 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.033      ; 1.806      ;
; 1.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.031      ; 2.055      ;
; 1.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.031      ; 2.055      ;
; 1.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.031      ; 2.055      ;
; 1.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.031      ; 2.055      ;
; 1.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.031      ; 2.055      ;
; 1.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.031      ; 2.055      ;
; 1.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.031      ; 2.055      ;
; 1.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.031      ; 2.055      ;
; 1.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.031      ; 2.055      ;
; 1.863 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.036      ; 2.105      ;
; 1.863 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.036      ; 2.105      ;
; 1.863 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.036      ; 2.105      ;
; 1.863 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.036      ; 2.105      ;
; 1.863 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.036      ; 2.105      ;
; 1.863 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.036      ; 2.105      ;
; 1.863 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.036      ; 2.105      ;
; 1.863 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.036      ; 2.105      ;
; 1.891 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.034      ; 2.131      ;
; 1.891 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.034      ; 2.131      ;
; 1.891 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.034      ; 2.131      ;
; 1.891 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.034      ; 2.131      ;
; 1.891 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.034      ; 2.131      ;
; 1.891 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.034      ; 2.131      ;
; 1.891 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.034      ; 2.131      ;
; 1.891 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.034      ; 2.131      ;
; 1.891 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.034      ; 2.131      ;
; 1.891 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.034      ; 2.131      ;
; 1.892 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.037      ; 2.135      ;
; 1.900 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.029      ; 2.135      ;
; 1.900 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.029      ; 2.135      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.620 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.163     ; 1.663      ;
; 1.620 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.163     ; 1.663      ;
; 1.620 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.163     ; 1.663      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.162     ; 1.795      ;
; 1.764 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.164     ; 1.806      ;
; 1.764 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.164     ; 1.806      ;
; 1.764 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.164     ; 1.806      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 234.3 MHz  ; 234.3 MHz       ; CIC_SRAM_controller_UART:inst|clk_25                           ;                                                               ;
; 257.07 MHz ; 257.07 MHz      ; Sram_CIC_3:inst1|clk_int                                       ;                                                               ;
; 258.8 MHz  ; 258.8 MHz       ; divisor:inst2|clk_int                                          ;                                                               ;
; 327.33 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 364.43 MHz ; 364.43 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 392.0 MHz  ; 392.0 MHz       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 492.61 MHz ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -5.088 ; -254.093      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -3.268 ; -86.197       ;
; divisor:inst2|clk_int                                          ; -2.864 ; -49.950       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.085 ; -20.485       ;
; Pix_clk                                                        ; -2.055 ; -55.187       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.619 ; -26.106       ;
; Clk_50                                                         ; -1.607 ; -82.265       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.043 ; 0.000         ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.338 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.340 ; 0.000         ;
; Clk_50                                                         ; 0.348 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.353 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.354 ; 0.000         ;
; Pix_clk                                                        ; 0.632 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -1.287 ; -39.534       ;
; Pix_clk                                                        ; -1.238 ; -20.858       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.155 ; -20.409       ;
; Clk_50                                                         ; -0.507 ; -6.426        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.305 ; -3.483        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.627 ; 0.000         ;
; Clk_50                                                         ; 0.775 ; 0.000         ;
; Pix_clk                                                        ; 1.208 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 1.375 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.476 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -92.950       ;
; Pix_clk                                                        ; -3.000 ; -40.265       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.285 ; -68.105       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -47.545       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.285 ; -42.405       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
+----------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                         ;
+--------+--------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; -5.088 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.870      ;
; -5.088 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.870      ;
; -5.088 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.870      ;
; -5.088 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.870      ;
; -5.088 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.870      ;
; -4.885 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.710     ; 4.664      ;
; -4.885 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.710     ; 4.664      ;
; -4.885 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.710     ; 4.664      ;
; -4.885 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.710     ; 4.664      ;
; -4.885 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.710     ; 4.664      ;
; -4.885 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.710     ; 4.664      ;
; -4.885 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.710     ; 4.664      ;
; -4.885 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.710     ; 4.664      ;
; -4.885 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.710     ; 4.664      ;
; -4.874 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.708     ; 4.655      ;
; -4.874 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[10]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.708     ; 4.655      ;
; -4.874 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[11]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.708     ; 4.655      ;
; -4.874 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.708     ; 4.655      ;
; -4.874 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[13]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.708     ; 4.655      ;
; -4.874 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.708     ; 4.655      ;
; -4.874 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[15]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.708     ; 4.655      ;
; -4.874 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.708     ; 4.655      ;
; -4.874 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.708     ; 4.655      ;
; -4.874 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.708     ; 4.655      ;
; -4.860 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.627      ;
; -4.860 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.627      ;
; -4.860 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.627      ;
; -4.860 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.627      ;
; -4.860 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.627      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.618      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.618      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.618      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.618      ;
; -4.851 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.618      ;
; -4.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[4]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.704     ; 4.606      ;
; -4.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[5]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.704     ; 4.606      ;
; -4.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[7]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.704     ; 4.606      ;
; -4.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[6]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.704     ; 4.606      ;
; -4.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[0]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.704     ; 4.606      ;
; -4.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[1]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.704     ; 4.606      ;
; -4.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[3]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.704     ; 4.606      ;
; -4.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[2]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.704     ; 4.606      ;
; -4.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[11] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.704     ; 4.606      ;
; -4.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[0]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.705     ; 4.595      ;
; -4.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.705     ; 4.595      ;
; -4.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.705     ; 4.595      ;
; -4.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.705     ; 4.595      ;
; -4.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.705     ; 4.595      ;
; -4.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.705     ; 4.595      ;
; -4.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.705     ; 4.595      ;
; -4.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.705     ; 4.595      ;
; -4.809 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.591      ;
; -4.809 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.591      ;
; -4.809 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.591      ;
; -4.809 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.591      ;
; -4.809 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.591      ;
; -4.760 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.542      ;
; -4.760 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.542      ;
; -4.760 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.542      ;
; -4.760 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.542      ;
; -4.760 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.707     ; 4.542      ;
; -4.715 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.479      ;
; -4.715 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.479      ;
; -4.715 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.479      ;
; -4.715 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.479      ;
; -4.715 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.479      ;
; -4.715 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.479      ;
; -4.715 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.479      ;
; -4.715 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.479      ;
; -4.715 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.479      ;
; -4.713 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[18] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.480      ;
; -4.713 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[19] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.480      ;
; -4.713 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[20] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.480      ;
; -4.713 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[16] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.480      ;
; -4.713 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[17] ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.722     ; 4.480      ;
; -4.706 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.470      ;
; -4.706 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.470      ;
; -4.706 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.470      ;
; -4.706 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.470      ;
; -4.706 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.470      ;
; -4.706 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.470      ;
; -4.706 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.470      ;
; -4.706 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[8]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.470      ;
; -4.706 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[9]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.725     ; 4.470      ;
; -4.704 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.470      ;
; -4.704 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[10]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.470      ;
; -4.704 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[11]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.470      ;
; -4.704 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.470      ;
; -4.704 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[13]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.470      ;
; -4.704 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.470      ;
; -4.704 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[15]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.470      ;
; -4.704 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.470      ;
; -4.704 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.470      ;
; -4.704 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.470      ;
; -4.695 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.461      ;
; -4.695 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[10]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.461      ;
; -4.695 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[11]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.461      ;
; -4.695 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.461      ;
; -4.695 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[13]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.461      ;
; -4.695 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.723     ; 4.461      ;
+--------+--------------------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                        ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.268 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.195      ;
; -3.267 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.194      ;
; -3.267 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.194      ;
; -3.266 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.193      ;
; -3.265 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.192      ;
; -3.264 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.191      ;
; -3.264 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.191      ;
; -3.263 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.190      ;
; -3.257 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.183      ;
; -3.257 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.183      ;
; -3.256 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.182      ;
; -3.254 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.180      ;
; -3.254 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.180      ;
; -3.253 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.179      ;
; -3.226 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.465     ; 3.760      ;
; -3.225 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.465     ; 3.759      ;
; -3.225 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.465     ; 3.759      ;
; -3.224 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.465     ; 3.758      ;
; -3.222 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.148      ;
; -3.221 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.147      ;
; -3.221 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.147      ;
; -3.221 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.147      ;
; -3.220 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.146      ;
; -3.219 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.145      ;
; -3.218 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.144      ;
; -3.218 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.144      ;
; -3.218 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.144      ;
; -3.217 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.143      ;
; -3.215 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.466     ; 3.748      ;
; -3.215 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.466     ; 3.748      ;
; -3.214 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.466     ; 3.747      ;
; -3.180 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.466     ; 3.713      ;
; -3.179 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.466     ; 3.712      ;
; -3.179 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.466     ; 3.712      ;
; -3.179 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.466     ; 3.712      ;
; -3.178 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.466     ; 3.711      ;
; -3.169 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.096      ;
; -3.168 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.095      ;
; -3.168 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.095      ;
; -3.167 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.094      ;
; -3.158 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.084      ;
; -3.158 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.084      ;
; -3.157 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.083      ;
; -3.135 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.063      ;
; -3.134 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.062      ;
; -3.134 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.062      ;
; -3.133 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.061      ;
; -3.124 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.051      ;
; -3.124 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.051      ;
; -3.123 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.050      ;
; -3.123 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.049      ;
; -3.122 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.048      ;
; -3.122 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.048      ;
; -3.122 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.048      ;
; -3.121 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.047      ;
; -3.089 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.016      ;
; -3.088 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.015      ;
; -3.088 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.015      ;
; -3.088 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.015      ;
; -3.087 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.014      ;
; -3.046 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 3.975      ;
; -3.045 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 3.974      ;
; -3.045 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 3.974      ;
; -3.044 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 3.973      ;
; -3.035 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.963      ;
; -3.035 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.963      ;
; -3.034 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.962      ;
; -3.018 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.945      ;
; -3.017 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.944      ;
; -3.016 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.943      ;
; -3.016 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.943      ;
; -3.015 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.943      ;
; -3.014 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.942      ;
; -3.014 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.942      ;
; -3.013 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.941      ;
; -3.006 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.934      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.933      ;
; -3.005 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.933      ;
; -3.004 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.931      ;
; -3.004 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.931      ;
; -3.004 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 3.930      ;
; -3.004 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 3.930      ;
; -3.004 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.932      ;
; -3.003 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.930      ;
; -3.003 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 3.929      ;
; -3.000 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.928      ;
; -2.999 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.927      ;
; -2.999 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.927      ;
; -2.999 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.927      ;
; -2.998 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.926      ;
; -2.995 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.922      ;
; -2.995 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.922      ;
; -2.994 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.921      ;
; -2.988 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.916      ;
; -2.987 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.915      ;
; -2.987 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.915      ;
; -2.986 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.914      ;
; -2.977 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.904      ;
; -2.977 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.904      ;
; -2.976 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.903      ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.864 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.790      ;
; -2.836 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.762      ;
; -2.627 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.553      ;
; -2.602 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.528      ;
; -2.583 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.509      ;
; -2.494 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.074     ; 3.419      ;
; -2.484 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.410      ;
; -2.471 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.397      ;
; -2.143 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.705      ;
; -2.136 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.698      ;
; -2.119 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.045      ;
; -2.082 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.643      ;
; -2.073 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.634      ;
; -2.059 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.621      ;
; -2.052 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.614      ;
; -1.998 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.559      ;
; -1.991 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.552      ;
; -1.947 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.509      ;
; -1.940 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.502      ;
; -1.939 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.501      ;
; -1.886 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.447      ;
; -1.872 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.433      ;
; -1.855 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.417      ;
; -1.845 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.406      ;
; -1.844 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.405      ;
; -1.839 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.401      ;
; -1.832 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.394      ;
; -1.796 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.358      ;
; -1.789 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.351      ;
; -1.779 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.705      ;
; -1.778 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.339      ;
; -1.764 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.325      ;
; -1.761 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.322      ;
; -1.760 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.321      ;
; -1.752 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.314      ;
; -1.743 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.305      ;
; -1.735 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.296      ;
; -1.728 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.289      ;
; -1.722 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.284      ;
; -1.714 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.275      ;
; -1.705 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.266      ;
; -1.696 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.609      ;
; -1.696 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.609      ;
; -1.696 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.609      ;
; -1.696 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.609      ;
; -1.696 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.609      ;
; -1.696 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.609      ;
; -1.696 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.609      ;
; -1.649 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.210      ;
; -1.648 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.209      ;
; -1.635 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.197      ;
; -1.612 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.525      ;
; -1.612 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.525      ;
; -1.612 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.525      ;
; -1.612 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.525      ;
; -1.612 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.525      ;
; -1.612 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.525      ;
; -1.612 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.525      ;
; -1.592 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.154      ;
; -1.579 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.507      ;
; -1.541 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.102      ;
; -1.540 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.101      ;
; -1.525 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.437     ; 2.087      ;
; -1.500 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.413      ;
; -1.500 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.413      ;
; -1.500 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.413      ;
; -1.500 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.413      ;
; -1.500 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.413      ;
; -1.500 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.413      ;
; -1.500 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.413      ;
; -1.498 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.059      ;
; -1.497 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 2.058      ;
; -1.494 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.420      ;
; -1.489 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.409      ;
; -1.467 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.393      ;
; -1.449 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.375      ;
; -1.447 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.373      ;
; -1.446 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.372      ;
; -1.441 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.430     ; 2.010      ;
; -1.431 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 1.992      ;
; -1.430 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.438     ; 1.991      ;
; -1.406 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.333      ;
; -1.400 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.326      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.305      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.305      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.305      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.305      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.305      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.305      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.305      ;
; -1.357 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.283      ;
; -1.357 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.430     ; 1.926      ;
; -1.349 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.262      ;
; -1.349 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.262      ;
; -1.349 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.262      ;
; -1.349 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.262      ;
; -1.349 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.262      ;
; -1.349 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.262      ;
; -1.349 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.086     ; 2.262      ;
; -1.313 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.240      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.085 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.158      ; 3.242      ;
; -2.085 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.158      ; 3.242      ;
; -1.919 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.157      ; 3.075      ;
; -1.919 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.157      ; 3.075      ;
; -1.919 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.157      ; 3.075      ;
; -1.851 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.154      ; 3.004      ;
; -1.830 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.154      ; 2.983      ;
; -1.828 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.983      ;
; -1.828 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.983      ;
; -1.817 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.972      ;
; -1.817 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.972      ;
; -1.744 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.673      ;
; -1.744 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.673      ;
; -1.682 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.836      ;
; -1.682 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.836      ;
; -1.682 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.836      ;
; -1.682 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.154      ; 2.835      ;
; -1.667 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.157      ; 2.823      ;
; -1.667 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.157      ; 2.823      ;
; -1.661 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.815      ;
; -1.661 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.815      ;
; -1.661 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.815      ;
; -1.643 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.798      ;
; -1.643 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.798      ;
; -1.620 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.549      ;
; -1.620 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.549      ;
; -1.614 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.542      ;
; -1.614 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.542      ;
; -1.614 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.542      ;
; -1.600 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.152      ; 2.751      ;
; -1.599 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.152      ; 2.750      ;
; -1.566 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.154      ; 2.719      ;
; -1.537 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.692      ;
; -1.537 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.692      ;
; -1.537 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.692      ;
; -1.527 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.682      ;
; -1.527 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.682      ;
; -1.513 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.667      ;
; -1.513 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.667      ;
; -1.513 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.667      ;
; -1.496 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.154      ; 2.649      ;
; -1.485 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.640      ;
; -1.485 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.640      ;
; -1.462 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.154      ; 2.615      ;
; -1.454 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.382      ;
; -1.454 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.382      ;
; -1.454 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.382      ;
; -1.439 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 2.591      ;
; -1.438 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 2.590      ;
; -1.436 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.591      ;
; -1.436 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 2.591      ;
; -1.425 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.352      ;
; -1.409 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.152      ; 2.560      ;
; -1.397 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.551      ;
; -1.397 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.551      ;
; -1.397 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.551      ;
; -1.347 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 2.272      ;
; -1.330 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.152      ; 2.481      ;
; -1.327 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.481      ;
; -1.327 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.481      ;
; -1.327 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.481      ;
; -1.293 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.447      ;
; -1.293 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.447      ;
; -1.293 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.447      ;
; -1.248 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 2.400      ;
; -1.215 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.158      ; 2.372      ;
; -1.215 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.158      ; 2.372      ;
; -1.193 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.152      ; 2.344      ;
; -1.186 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 2.112      ;
; -1.172 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 2.324      ;
; -1.164 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.318      ;
; -1.120 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.152      ; 2.271      ;
; -1.105 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.154      ; 2.258      ;
; -1.099 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 2.251      ;
; -1.070 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.154      ; 2.223      ;
; -1.070 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.154      ; 2.223      ;
; -1.070 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.154      ; 2.223      ;
; -1.064 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 2.218      ;
; -1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.157      ; 2.205      ;
; -1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.157      ; 2.205      ;
; -1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.157      ; 2.205      ;
; -1.032 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 2.184      ;
; -1.021 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 2.173      ;
; -1.000 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 2.152      ;
; -0.959 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 2.111      ;
; -0.959 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.074     ; 1.884      ;
; -0.852 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 2.004      ;
; -0.826 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.752      ;
; -0.826 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.752      ;
; -0.826 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.752      ;
; -0.792 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.946      ;
; -0.754 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.680      ;
; -0.754 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.680      ;
; -0.754 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.680      ;
; -0.736 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 1.888      ;
; -0.693 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.847      ;
; -0.666 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 1.818      ;
; -0.655 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.581      ;
; -0.636 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.154      ; 1.789      ;
; -0.632 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.153      ; 1.784      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                                                      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.055 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.052     ; 3.022      ;
; -2.047 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.908      ;
; -2.047 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.908      ;
; -2.047 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.908      ;
; -2.047 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.908      ;
; -2.047 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.908      ;
; -2.047 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.908      ;
; -2.047 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.908      ;
; -2.047 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.908      ;
; -2.047 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.908      ;
; -2.047 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.908      ;
; -2.024 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.885      ;
; -2.024 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.885      ;
; -2.024 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.885      ;
; -2.024 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.885      ;
; -2.024 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.885      ;
; -2.024 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.885      ;
; -2.024 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.885      ;
; -2.024 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.885      ;
; -2.024 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.885      ;
; -2.024 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.885      ;
; -1.939 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.052     ; 2.906      ;
; -1.925 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.752      ;
; -1.925 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.752      ;
; -1.925 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.752      ;
; -1.925 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.752      ;
; -1.925 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.752      ;
; -1.925 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.752      ;
; -1.925 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.752      ;
; -1.925 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.752      ;
; -1.910 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.052     ; 2.877      ;
; -1.902 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.729      ;
; -1.902 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.729      ;
; -1.902 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.729      ;
; -1.902 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.729      ;
; -1.902 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.729      ;
; -1.902 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.729      ;
; -1.902 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.729      ;
; -1.902 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.729      ;
; -1.862 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.071     ; 2.810      ;
; -1.857 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.717      ;
; -1.857 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.717      ;
; -1.857 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.717      ;
; -1.857 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.717      ;
; -1.857 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.717      ;
; -1.857 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.717      ;
; -1.857 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.717      ;
; -1.857 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.717      ;
; -1.857 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.717      ;
; -1.857 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.717      ;
; -1.823 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.052     ; 2.790      ;
; -1.821 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.681      ;
; -1.821 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.681      ;
; -1.821 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.681      ;
; -1.821 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.681      ;
; -1.821 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.681      ;
; -1.821 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.681      ;
; -1.821 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.681      ;
; -1.821 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.681      ;
; -1.821 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.681      ;
; -1.821 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.371      ; 2.681      ;
; -1.794 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.052     ; 2.761      ;
; -1.762 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.608      ;
; -1.762 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.608      ;
; -1.762 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.608      ;
; -1.762 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.608      ;
; -1.762 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.608      ;
; -1.762 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.608      ;
; -1.762 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.608      ;
; -1.762 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.608      ;
; -1.762 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.608      ;
; -1.762 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.608      ;
; -1.746 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.071     ; 2.694      ;
; -1.739 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.585      ;
; -1.739 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.585      ;
; -1.739 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.585      ;
; -1.739 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.585      ;
; -1.739 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.585      ;
; -1.739 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.585      ;
; -1.739 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.585      ;
; -1.739 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.585      ;
; -1.739 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.585      ;
; -1.739 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 2.585      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.561      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.561      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.561      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.561      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.561      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.561      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.561      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.561      ;
; -1.734 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.071     ; 2.682      ;
; -1.717 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.071     ; 2.665      ;
; -1.707 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.052     ; 2.674      ;
; -1.699 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.525      ;
; -1.699 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.525      ;
; -1.699 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.525      ;
; -1.699 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.525      ;
; -1.699 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.525      ;
; -1.699 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.337      ; 2.525      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.619 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.545      ;
; -1.619 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.545      ;
; -1.551 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.821      ;
; -1.551 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.821      ;
; -1.542 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.812      ;
; -1.542 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.812      ;
; -1.530 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.431     ; 2.098      ;
; -1.481 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.407      ;
; -1.481 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.407      ;
; -1.465 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.736      ;
; -1.465 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.272      ; 2.736      ;
; -1.453 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 2.036      ;
; -1.452 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 2.035      ;
; -1.451 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 2.034      ;
; -1.450 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.273      ; 2.722      ;
; -1.450 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.273      ; 2.722      ;
; -1.450 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 2.033      ;
; -1.448 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 2.031      ;
; -1.435 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.361      ;
; -1.435 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.361      ;
; -1.416 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.999      ;
; -1.407 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.990      ;
; -1.404 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.987      ;
; -1.402 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.985      ;
; -1.401 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.984      ;
; -1.383 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.966      ;
; -1.378 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.648      ;
; -1.378 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.648      ;
; -1.356 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.926      ;
; -1.354 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.937      ;
; -1.346 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.929      ;
; -1.344 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.927      ;
; -1.343 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.926      ;
; -1.342 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.925      ;
; -1.332 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.915      ;
; -1.331 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.914      ;
; -1.331 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.914      ;
; -1.330 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.913      ;
; -1.328 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.911      ;
; -1.315 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.585      ;
; -1.315 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.585      ;
; -1.293 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.876      ;
; -1.270 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.431     ; 1.838      ;
; -1.233 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.503      ;
; -1.233 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.503      ;
; -1.148 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.718      ;
; -1.103 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.373      ;
; -1.103 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.271      ; 2.373      ;
; -1.103 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.417     ; 1.685      ;
; -1.103 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.417     ; 1.685      ;
; -1.103 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.417     ; 1.685      ;
; -1.077 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.647      ;
; -1.076 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.646      ;
; -1.076 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.646      ;
; -1.076 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.646      ;
; -1.075 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.645      ;
; -1.072 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.655      ;
; -1.071 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.641      ;
; -1.070 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.640      ;
; -1.070 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.640      ;
; -1.069 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.639      ;
; -1.066 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.636      ;
; -1.060 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.643      ;
; -1.038 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.966      ;
; -0.996 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.417     ; 1.578      ;
; -0.996 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.417     ; 1.578      ;
; -0.996 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.417     ; 1.578      ;
; -0.871 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.441      ;
; -0.871 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.441      ;
; -0.871 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.441      ;
; -0.871 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.418     ; 1.452      ;
; -0.870 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.418     ; 1.451      ;
; -0.869 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.439      ;
; -0.866 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.436      ;
; -0.862 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.789      ;
; -0.854 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.424      ;
; -0.853 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.423      ;
; -0.853 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.423      ;
; -0.852 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.422      ;
; -0.852 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.429     ; 1.422      ;
; -0.763 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.418     ; 1.344      ;
; -0.761 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.418     ; 1.342      ;
; -0.715 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.642      ;
; -0.501 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.430      ;
; -0.479 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.406      ;
; -0.465 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.392      ;
; -0.452 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.377      ;
; -0.438 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.366      ;
; -0.430 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.086     ; 1.343      ;
; -0.419 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.346      ;
; -0.255 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.182      ;
; -0.222 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.149      ;
; -0.161 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.088      ;
; -0.135 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.062      ;
; -0.131 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.058      ;
; -0.128 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.055      ;
; 0.019  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.908      ;
; 0.073  ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.853      ;
; 0.076  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.852      ;
; 0.197  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.730      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                                    ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                    ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.607 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 2.618      ;
; -1.568 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.571      ;
; -1.568 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[1]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.571      ;
; -1.568 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[3]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.571      ;
; -1.568 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[2]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.571      ;
; -1.568 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.571      ;
; -1.568 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.571      ;
; -1.568 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.571      ;
; -1.568 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.571      ;
; -1.560 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.020      ; 2.569      ;
; -1.515 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.023      ; 2.527      ;
; -1.486 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.019      ; 2.494      ;
; -1.458 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 2.469      ;
; -1.450 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.017      ; 2.456      ;
; -1.436 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 2.437      ;
; -1.436 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[1]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 2.437      ;
; -1.436 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 2.437      ;
; -1.436 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 2.437      ;
; -1.436 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 2.437      ;
; -1.436 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 2.437      ;
; -1.436 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 2.437      ;
; -1.436 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 2.437      ;
; -1.434 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 2.445      ;
; -1.431 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[7]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.438      ;
; -1.431 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int      ; divisor:inst2|clk_int                ; Clk_50      ; 0.500        ; 2.714      ; 4.847      ;
; -1.413 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[12]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.420      ;
; -1.412 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[13]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.419      ;
; -1.412 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[14]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.419      ;
; -1.411 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[0]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.418      ;
; -1.410 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[2]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.417      ;
; -1.410 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[10]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.417      ;
; -1.408 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[11]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.415      ;
; -1.407 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.017      ; 2.413      ;
; -1.406 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[8]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.413      ;
; -1.404 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[9]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.411      ;
; -1.403 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[3]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.410      ;
; -1.403 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[5]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.410      ;
; -1.402 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[1]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.409      ;
; -1.401 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[15]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.408      ;
; -1.387 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.020      ; 2.396      ;
; -1.357 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 2.362      ;
; -1.341 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 2.346      ;
; -1.335 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[7]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 2.346      ;
; -1.335 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.023      ; 2.347      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.019      ; 2.321      ;
; -1.305 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 2.316      ;
; -1.302 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[7]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.020      ; 2.311      ;
; -1.292 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.023      ; 2.304      ;
; -1.291 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[13]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.023      ; 2.303      ;
; -1.285 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 2.296      ;
; -1.281 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[1]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 2.292      ;
; -1.277 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.017      ; 2.283      ;
; -1.260 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.020      ; 2.269      ;
; -1.258 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.020      ; 2.267      ;
; -1.258 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[7]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.265      ;
; -1.241 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[16]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.021      ; 2.251      ;
; -1.240 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[12]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.247      ;
; -1.239 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[13]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.246      ;
; -1.239 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[14]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.246      ;
; -1.238 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[17]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.021      ; 2.248      ;
; -1.238 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[0]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.245      ;
; -1.237 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[2]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.244      ;
; -1.237 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[10]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.244      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[11]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.242      ;
; -1.234 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.017      ; 2.240      ;
; -1.233 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[8]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.240      ;
; -1.231 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[9]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.238      ;
; -1.230 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[3]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.237      ;
; -1.230 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[5]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.237      ;
; -1.229 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[1]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.236      ;
; -1.228 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[15]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.235      ;
; -1.225 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[15]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.228      ;
; -1.198 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.023      ; 2.210      ;
; -1.184 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.019      ; 2.192      ;
; -1.174 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[4]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.019      ; 2.182      ;
; -1.171 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[2]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.019      ; 2.179      ;
; -1.170 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.017      ; 2.176      ;
; -1.170 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[5]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 2.181      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[3]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.019      ; 2.177      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[6]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 2.180      ;
; -1.168 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[0]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.019      ; 2.176      ;
; -1.164 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[4]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.021      ; 2.174      ;
; -1.163 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[7]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.015      ; 2.167      ;
; -1.162 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[2]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.021      ; 2.172      ;
; -1.157 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.015      ; 2.161      ;
; -1.157 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[3]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.021      ; 2.167      ;
; -1.157 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[0]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.021      ; 2.167      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 2.167      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[1]~reg0 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.020      ; 2.165      ;
; -1.148 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[19]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.017      ; 2.154      ;
; -1.131 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[0]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.134      ;
; -1.131 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[1]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.134      ;
; -1.131 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[3]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.134      ;
; -1.131 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[2]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.134      ;
; -1.131 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[4]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.134      ;
; -1.131 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[5]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.134      ;
; -1.131 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[6]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.134      ;
; -1.131 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[7]     ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.134      ;
; -1.129 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[7]~en   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 2.136      ;
; -1.121 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.021      ; 2.131      ;
+--------+-----------------------------------------------------+----------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.043 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 0.651      ;
; 0.168 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 0.776      ;
; 0.170 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 0.778      ;
; 0.172 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 0.780      ;
; 0.206 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 0.815      ;
; 0.258 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 0.866      ;
; 0.301 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 0.909      ;
; 0.317 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 0.925      ;
; 0.333 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 0.941      ;
; 0.345 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 0.953      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.396 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.639      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.646      ;
; 0.422 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.665      ;
; 0.477 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.416      ; 1.084      ;
; 0.509 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.752      ;
; 0.550 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.794      ;
; 0.555 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.798      ;
; 0.565 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.808      ;
; 0.592 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.836      ;
; 0.593 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.420      ; 1.204      ;
; 0.593 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.837      ;
; 0.604 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.847      ;
; 0.637 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.880      ;
; 0.660 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.903      ;
; 0.665 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 1.274      ;
; 0.684 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.927      ;
; 0.696 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.419      ; 1.306      ;
; 0.697 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 1.306      ;
; 0.730 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.973      ;
; 0.731 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 1.340      ;
; 0.733 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.419      ; 1.343      ;
; 0.734 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.978      ;
; 0.738 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 1.347      ;
; 0.766 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.010      ;
; 0.768 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.012      ;
; 0.796 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.416      ; 1.403      ;
; 0.832 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.075      ;
; 0.854 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.096      ;
; 0.859 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.103      ;
; 0.863 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.105      ;
; 0.882 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.490      ;
; 0.938 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 1.547      ;
; 0.956 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 1.565      ;
; 0.981 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 1.590      ;
; 0.991 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.416      ; 1.598      ;
; 1.053 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.416      ; 1.660      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 1.668      ;
; 1.061 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.415      ; 1.667      ;
; 1.070 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.313      ;
; 1.108 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.415      ; 1.714      ;
; 1.116 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.360      ;
; 1.129 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.415      ; 1.735      ;
; 1.132 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.415      ; 1.738      ;
; 1.138 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.746      ;
; 1.141 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.385      ;
; 1.142 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.750      ;
; 1.154 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.762      ;
; 1.160 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.416      ; 1.767      ;
; 1.191 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.435      ;
; 1.209 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.419      ; 1.819      ;
; 1.209 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.451      ;
; 1.216 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.824      ;
; 1.258 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.415      ; 1.864      ;
; 1.338 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.415      ; 1.944      ;
; 1.359 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.967      ;
; 1.361 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.602      ;
; 1.427 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.415      ; 2.033      ;
; 1.438 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.415      ; 2.044      ;
; 1.443 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.415      ; 2.049      ;
; 1.463 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.414      ; 2.068      ;
; 1.463 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 2.071      ;
; 1.553 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.416      ; 2.160      ;
; 1.553 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.416      ; 2.160      ;
; 1.553 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.416      ; 2.160      ;
; 1.561 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.803      ;
; 1.561 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.803      ;
; 1.561 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.803      ;
; 1.568 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.414      ; 2.173      ;
; 1.572 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.419      ; 2.182      ;
; 1.572 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.419      ; 2.182      ;
; 1.572 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.419      ; 2.182      ;
; 1.612 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.415      ; 2.218      ;
; 1.673 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.415      ; 2.279      ;
; 1.680 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.922      ;
; 1.696 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.420      ; 2.307      ;
; 1.696 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.420      ; 2.307      ;
; 1.718 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.416      ; 2.325      ;
; 1.737 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.414      ; 2.342      ;
; 1.765 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.416      ; 2.372      ;
; 1.789 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.416      ; 2.396      ;
; 1.798 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.414      ; 2.403      ;
; 1.805 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 2.046      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                ; Launch Clock                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.338 ; CIC_SRAM_controller_UART:inst|count_mem[19]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; CIC_SRAM_controller_UART:inst|count_mem[1]                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.597      ;
; 0.351 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.608      ;
; 0.351 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.608      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[12]                     ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[0]                      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[3]                      ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[5]                      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[6]                      ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[7]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[8]                      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[9]                      ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[10]                     ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[11]                     ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[14]                     ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[16]                     ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[17]                     ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[18]                     ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.wait_done                   ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.527 ; UART_TX:inst6|o_TX_Active                                       ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.083      ; 0.801      ;
; 0.534 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.441      ; 1.146      ;
; 0.607 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.864      ;
; 0.626 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.883      ;
; 0.630 ; CIC_SRAM_controller_UART:inst|state.trigger_wait                ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.873      ;
; 0.633 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.890      ;
; 0.635 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.892      ;
; 0.646 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.903      ;
; 0.689 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.229      ; 1.109      ;
; 0.831 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.231      ; 1.253      ;
; 0.901 ; Programador_controlador_block:inst5|controlador:inst|state.done ; CIC_SRAM_controller_UART:inst|state.wait_done          ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.120      ; 1.212      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.trigger_wait                ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.193      ;
; 0.972 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.231      ; 1.394      ;
; 0.998 ; CIC_SRAM_controller_UART:inst|state.escritura                   ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.241      ;
; 1.004 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.467      ; 1.642      ;
; 1.040 ; Programador_controlador_block:inst5|controlador:inst|state.done ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.119      ; 1.350      ;
; 1.052 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 1.293      ;
; 1.060 ; CIC_SRAM_controller_UART:inst|state.escritura                   ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.303      ;
; 1.083 ; CIC_SRAM_controller_UART:inst|state.reset_state                 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.327      ;
; 1.125 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.367      ;
; 1.136 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.376      ;
; 1.220 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.463      ;
; 1.221 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.464      ;
; 1.222 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.465      ;
; 1.270 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.467      ; 1.908      ;
; 1.331 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.281     ; 1.221      ;
; 1.333 ; UART_TX:inst6|o_TX_Active                                       ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.083      ; 1.607      ;
; 1.337 ; CIC_SRAM_controller_UART:inst|count_mem[18]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.466      ; 1.974      ;
; 1.340 ; CIC_SRAM_controller_UART:inst|count_mem[0]                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.467      ; 1.978      ;
; 1.351 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.465      ; 1.987      ;
; 1.385 ; CIC_SRAM_controller_UART:inst|state.escritura                   ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 1.626      ;
; 1.395 ; CIC_SRAM_controller_UART:inst|count_mem[1]                      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.311     ; 1.255      ;
; 1.398 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.641      ;
; 1.400 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.643      ;
; 1.400 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.643      ;
; 1.403 ; CIC_SRAM_controller_UART:inst|count_mem[3]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.645      ;
; 1.417 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.660      ;
; 1.451 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.470      ; 2.092      ;
; 1.458 ; CIC_SRAM_controller_UART:inst|count_mem[16]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.466      ; 2.095      ;
; 1.461 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.465      ; 2.097      ;
; 1.467 ; CIC_SRAM_controller_UART:inst|count_mem[5]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.710      ;
; 1.482 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.725      ;
; 1.483 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.467      ; 2.121      ;
; 1.484 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.470      ; 2.125      ;
; 1.485 ; CIC_SRAM_controller_UART:inst|count_mem[1]                      ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.309     ; 1.347      ;
; 1.502 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.745      ;
; 1.509 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.752      ;
; 1.511 ; CIC_SRAM_controller_UART:inst|state.trigger_interno             ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.074      ; 1.756      ;
; 1.515 ; CIC_SRAM_controller_UART:inst|count_mem[5]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.758      ;
; 1.528 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.771      ;
; 1.536 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.084      ; 1.811      ;
; 1.540 ; CIC_SRAM_controller_UART:inst|state.wait_done                   ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.782      ;
; 1.540 ; CIC_SRAM_controller_UART:inst|count_mem[14]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.465      ; 2.176      ;
; 1.545 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.788      ;
; 1.549 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.792      ;
; 1.550 ; CIC_SRAM_controller_UART:inst|count_mem[7]                      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.794      ;
; 1.556 ; CIC_SRAM_controller_UART:inst|count_mem[6]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.799      ;
; 1.566 ; CIC_SRAM_controller_UART:inst|count_mem[12]                     ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.809      ;
; 1.568 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.810      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|count_mem[14]                     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.813      ;
; 1.577 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.820      ;
; 1.589 ; CIC_SRAM_controller_UART:inst|count_mem[9]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.831      ;
; 1.597 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.437      ; 2.205      ;
; 1.597 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.437      ; 2.205      ;
; 1.597 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.437      ; 2.205      ;
; 1.604 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.848      ;
; 1.605 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.849      ;
; 1.605 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.849      ;
; 1.606 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.850      ;
; 1.607 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.851      ;
; 1.626 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.868      ;
; 1.631 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.875      ;
; 1.632 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.876      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.340 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.086      ; 0.597      ;
; 0.351 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.086      ; 0.608      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.410 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.653      ;
; 0.561 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 0.805      ;
; 0.561 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.803      ;
; 0.571 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.814      ;
; 0.610 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.853      ;
; 0.651 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.894      ;
; 0.657 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.900      ;
; 0.677 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.920      ;
; 0.714 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.431      ; 1.316      ;
; 0.748 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.991      ;
; 0.791 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.034      ;
; 0.892 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.492      ;
; 0.935 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.536      ;
; 0.958 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.201      ;
; 0.971 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.086      ; 1.228      ;
; 0.981 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.222      ;
; 1.004 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.604      ;
; 1.034 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.634      ;
; 1.051 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.294      ;
; 1.054 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.299      ;
; 1.056 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.300      ;
; 1.068 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.311      ;
; 1.081 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.681      ;
; 1.105 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.430      ; 1.706      ;
; 1.136 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.431      ; 1.738      ;
; 1.138 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.738      ;
; 1.153 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.156     ; 1.188      ;
; 1.155 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.156     ; 1.190      ;
; 1.250 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.850      ;
; 1.263 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.863      ;
; 1.264 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.864      ;
; 1.280 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.880      ;
; 1.284 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.156     ; 1.319      ;
; 1.286 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.156     ; 1.321      ;
; 1.327 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 1.927      ;
; 1.337 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.580      ;
; 1.408 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.308      ;
; 1.411 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.311      ;
; 1.412 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.312      ;
; 1.412 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.312      ;
; 1.412 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.312      ;
; 1.424 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.324      ;
; 1.425 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.325      ;
; 1.425 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.325      ;
; 1.425 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.325      ;
; 1.426 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.326      ;
; 1.437 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.680      ;
; 1.474 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.511      ;
; 1.483 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.520      ;
; 1.506 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.155     ; 1.542      ;
; 1.506 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.155     ; 1.542      ;
; 1.506 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.155     ; 1.542      ;
; 1.509 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 2.109      ;
; 1.510 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.429      ; 2.110      ;
; 1.569 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.813      ;
; 1.609 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.509      ;
; 1.609 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.509      ;
; 1.610 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.510      ;
; 1.610 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.510      ;
; 1.611 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.511      ;
; 1.613 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.650      ;
; 1.627 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.664      ;
; 1.627 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.664      ;
; 1.629 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.666      ;
; 1.630 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.530      ;
; 1.631 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.668      ;
; 1.633 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.533      ;
; 1.634 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.534      ;
; 1.635 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.535      ;
; 1.635 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.535      ;
; 1.641 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.678      ;
; 1.641 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.678      ;
; 1.643 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.680      ;
; 1.644 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.681      ;
; 1.645 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.682      ;
; 1.645 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.155     ; 1.681      ;
; 1.645 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.155     ; 1.681      ;
; 1.645 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.155     ; 1.681      ;
; 1.646 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.683      ;
; 1.656 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.271     ; 1.556      ;
; 1.782 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.819      ;
; 1.784 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.821      ;
; 1.785 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.822      ;
; 1.786 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.823      ;
; 1.787 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.824      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                             ;
+-------+----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.348 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.089      ; 0.608      ;
; 0.352 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.500 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.745      ;
; 0.586 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.831      ;
; 0.590 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.835      ;
; 0.609 ; Sram_CIC_3:inst1|clk_int                           ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 2.815      ; 3.838      ;
; 0.612 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.857      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[10]                     ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.210      ;
; 0.660 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.102      ;
; 0.701 ; Sram_CIC_3:inst1|add_count[18]                     ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.353      ; 1.255      ;
; 0.705 ; Sram_CIC_3:inst1|add_count[13]                     ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.353      ; 1.259      ;
; 0.711 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.154      ;
; 0.713 ; Sram_CIC_3:inst1|add_count[12]                     ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.353      ; 1.267      ;
; 0.722 ; Sram_CIC_3:inst1|add_count[7]                      ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.269      ;
; 0.722 ; CIC_SRAM_controller_UART:inst|count_mem[18]        ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.244      ; 1.167      ;
; 0.727 ; Sram_CIC_3:inst1|add_count[11]                     ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.279      ;
; 0.730 ; Sram_CIC_3:inst1|add_count[3]                      ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.282      ;
; 0.736 ; CIC_SRAM_controller_UART:inst|clk_25               ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 2.819      ; 3.969      ;
; 0.743 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.244      ; 1.188      ;
; 0.744 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.244      ; 1.189      ;
; 0.744 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.244      ; 1.189      ;
; 0.750 ; Sram_CIC_3:inst1|add_count[2]                      ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.297      ;
; 0.761 ; CIC_SRAM_controller_UART:inst|count_mem[5]         ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.203      ;
; 0.769 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.305     ; 0.635      ;
; 0.770 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.305     ; 0.636      ;
; 0.771 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.213      ;
; 0.780 ; CIC_SRAM_controller_UART:inst|count_mem[17]        ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.244      ; 1.225      ;
; 0.786 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; -0.305     ; 0.652      ;
; 0.787 ; CIC_SRAM_controller_UART:inst|count_mem[9]         ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.235      ; 1.223      ;
; 0.790 ; CIC_SRAM_controller_UART:inst|count_mem[8]         ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.240      ; 1.231      ;
; 0.800 ; CIC_SRAM_controller_UART:inst|count_mem[4]         ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.242      ;
; 0.803 ; CIC_SRAM_controller_UART:inst|count_mem[14]        ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.247      ;
; 0.816 ; CIC_SRAM_controller_UART:inst|count_mem[16]        ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.244      ; 1.261      ;
; 0.828 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.380      ;
; 0.868 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.239      ; 1.308      ;
; 0.869 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.239      ; 1.309      ;
; 0.873 ; Sram_CIC_3:inst1|add_count[6]                      ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.350      ; 1.424      ;
; 0.881 ; Sram_CIC_3:inst1|add_count[16]                     ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.353      ; 1.435      ;
; 0.884 ; Sram_CIC_3:inst1|add_count[17]                     ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.353      ; 1.438      ;
; 0.884 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.238      ; 1.323      ;
; 0.887 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.238      ; 1.326      ;
; 0.889 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.332      ;
; 0.889 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.332      ;
; 0.890 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.332      ;
; 0.890 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.332      ;
; 0.892 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.338      ;
; 0.893 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.339      ;
; 0.895 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.245      ; 1.341      ;
; 0.905 ; CIC_SRAM_controller_UART:inst|count_mem[13]        ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.243      ; 1.349      ;
; 0.908 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.244      ; 1.353      ;
; 0.923 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.238      ; 1.362      ;
; 0.934 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.486      ;
; 0.939 ; Sram_CIC_3:inst1|data_reg[5]                       ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.491      ;
; 0.939 ; Sram_CIC_3:inst1|data_reg[6]                       ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.491      ;
; 0.948 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.236      ; 1.385      ;
; 0.950 ; Sram_CIC_3:inst1|data_reg[1]                       ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.502      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.236      ; 1.387      ;
; 0.967 ; Sram_CIC_3:inst1|add_count[4]                      ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.519      ;
; 0.968 ; CIC_SRAM_controller_UART:inst|count_mem[6]         ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.240      ; 1.409      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[5]                      ; sram:inst3|SRAM_ADDR[5]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.526      ;
; 0.986 ; Sram_CIC_3:inst1|add_count[8]                      ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.538      ;
; 0.987 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.350      ; 1.538      ;
; 0.987 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.350      ; 1.538      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[14]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.855      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[13]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.855      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[12]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.855      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[11]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.855      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[10]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.855      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[9]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.855      ;
; 0.987 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[8]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.855      ;
; 0.989 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.350      ; 1.540      ;
; 0.990 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.350      ; 1.541      ;
; 0.991 ; Sram_CIC_3:inst1|data_reg[7]                       ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.543      ;
; 0.996 ; Sram_CIC_3:inst1|add_count[15]                     ; sram:inst3|SRAM_ADDR[15]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.543      ;
; 0.999 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.239      ; 1.439      ;
; 1.000 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.239      ; 1.440      ;
; 1.003 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.237      ; 1.441      ;
; 1.005 ; Sram_CIC_3:inst1|add_count[19]                     ; sram:inst3|SRAM_ADDR[19]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.552      ;
; 1.007 ; Sram_CIC_3:inst1|add_count[1]                      ; sram:inst3|SRAM_ADDR[1]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.554      ;
; 1.011 ; Sram_CIC_3:inst1|add_count[9]                      ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.346      ; 1.558      ;
; 1.012 ; Sram_CIC_3:inst1|add_count[14]                     ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.353      ; 1.566      ;
; 1.017 ; CIC_SRAM_controller_UART:inst|count_mem[0]         ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.238      ; 1.456      ;
; 1.021 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.244      ; 1.466      ;
; 1.021 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.244      ; 1.466      ;
; 1.025 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.577      ;
; 1.025 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.351      ; 1.577      ;
; 1.039 ; Sram_CIC_3:inst1|data_reg[2]                       ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.350      ; 1.590      ;
; 1.062 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.244      ; 1.507      ;
; 1.064 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[14]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.932      ;
; 1.064 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[13]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.932      ;
; 1.064 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[12]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.932      ;
; 1.064 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[11]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.932      ;
; 1.064 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[10]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.932      ;
; 1.064 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[9]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.932      ;
; 1.064 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[8]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.667      ; 1.932      ;
; 1.067 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.248      ; 1.516      ;
; 1.068 ; Sram_CIC_3:inst1|data_reg[4]                       ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.350      ; 1.619      ;
; 1.069 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.248      ; 1.518      ;
; 1.070 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.248      ; 1.519      ;
+-------+----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.353 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.385 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.642      ;
; 0.429 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.672      ;
; 0.495 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.167      ; 0.853      ;
; 0.536 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.780      ;
; 0.574 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.831      ;
; 0.574 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.831      ;
; 0.574 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.029      ; 0.804      ;
; 0.577 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.834      ;
; 0.588 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.029      ; 0.818      ;
; 0.589 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.834      ;
; 0.592 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.029      ; 0.822      ;
; 0.599 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.856      ;
; 0.605 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.849      ;
; 0.606 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.850      ;
; 0.642 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.885      ;
; 0.654 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.897      ;
; 0.655 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.898      ;
; 0.667 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.910      ;
; 0.686 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.929      ;
; 0.710 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.167      ; 1.068      ;
; 0.742 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 0.999      ;
; 0.745 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.029      ; 0.975      ;
; 0.760 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.002      ;
; 0.775 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.032      ;
; 0.779 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.029      ; 1.009      ;
; 0.779 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.029      ; 1.009      ;
; 0.780 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.029      ; 1.010      ;
; 0.784 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.029      ; 1.014      ;
; 0.841 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.085      ;
; 0.844 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.088      ;
; 0.860 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.117      ;
; 0.862 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.119      ;
; 0.864 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.121      ;
; 0.866 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.873 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.130      ;
; 0.880 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.124      ;
; 0.887 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.144      ;
; 0.898 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.155      ;
; 0.920 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.163      ;
; 0.922 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.165      ;
; 0.936 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.180      ;
; 0.938 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.182      ;
; 0.942 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.185      ;
; 0.944 ; UART_TX:inst6|r_TX_Done                                              ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.187      ;
; 0.959 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.216      ;
; 0.963 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.220      ;
; 0.964 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.207      ;
; 0.965 ; UART_TX:inst6|r_TX_Data[3]                                           ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.208      ;
; 0.970 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.227      ;
; 0.972 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.229      ;
; 0.974 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.218      ;
; 0.974 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.231      ;
; 0.976 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.220      ;
; 0.979 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.223      ;
; 0.983 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.240      ;
; 1.003 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.247      ;
; 1.006 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.250      ;
; 1.008 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.252      ;
; 1.010 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.267      ;
; 1.010 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.254      ;
; 1.015 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.259      ;
; 1.022 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.272      ;
; 1.022 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.279      ;
; 1.030 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.274      ;
; 1.052 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 2.739      ; 4.195      ;
; 1.061 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.318      ;
; 1.069 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.326      ;
; 1.076 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; -0.272     ; 0.975      ;
; 1.080 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.337      ;
; 1.120 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.377      ;
; 1.132 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.389      ;
; 1.169 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.411      ;
; 1.181 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 2.738      ; 4.323      ;
; 1.204 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.448      ;
; 1.208 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.452      ;
; 1.212 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.455      ;
; 1.216 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.460      ;
; 1.218 ; UART_TX:inst6|r_TX_Data[6]                                           ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.461      ;
; 1.230 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.086      ; 1.487      ;
; 1.238 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.437      ; 1.846      ;
; 1.238 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.437      ; 1.846      ;
; 1.238 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.437      ; 1.846      ;
; 1.238 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.437      ; 1.846      ;
; 1.238 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.437      ; 1.846      ;
; 1.238 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.437      ; 1.846      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                           ;
+-------+----------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.354 ; Sram_CIC_3:inst1|add_count[0]    ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_CIC_3:inst1|state.idle      ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_CIC_3:inst1|state.fin       ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.599 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[18]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; Sram_CIC_3:inst1|add_count[17]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.849      ;
; 0.620 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.863      ;
; 0.750 ; Sram_CIC_3:inst1|add_count[8]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.993      ;
; 0.754 ; Sram_CIC_3:inst1|add_count[11]   ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.997      ;
; 0.766 ; Sram_CIC_3:inst1|add_count[19]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.009      ;
; 0.885 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.130      ;
; 0.886 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; Sram_CIC_3:inst1|add_count[18]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.134      ;
; 0.893 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.136      ;
; 0.894 ; Sram_CIC_3:inst1|add_count[17]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.137      ;
; 0.896 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.141      ;
; 0.899 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.143      ;
; 0.904 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; Sram_CIC_3:inst1|add_count[17]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.148      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.228      ;
; 0.987 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.232      ;
; 0.995 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.240      ;
; 0.996 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.241      ;
; 0.996 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.239      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.243      ;
; 1.003 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.246      ;
; 1.006 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.251      ;
; 1.007 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.252      ;
; 1.009 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.252      ;
; 1.009 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.252      ;
; 1.010 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.253      ;
; 1.014 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.257      ;
; 1.020 ; Sram_CIC_3:inst1|add_count[11]   ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.263      ;
; 1.036 ; Sram_CIC_3:inst1|add_count[8]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.279      ;
; 1.053 ; Sram_CIC_3:inst1|add_count[11]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.296      ;
; 1.067 ; Sram_CIC_3:inst1|add_count[0]    ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.075      ; 1.313      ;
; 1.076 ; Sram_CIC_3:inst1|state.escritura ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.461      ; 1.708      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.341      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.340      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.341      ;
; 1.099 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.342      ;
; 1.099 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.342      ;
; 1.099 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.342      ;
; 1.102 ; Sram_CIC_3:inst1|add_count[8]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.347      ;
; 1.105 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.350      ;
; 1.106 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.351      ;
; 1.106 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.351      ;
; 1.107 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.352      ;
; 1.108 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.351      ;
; 1.108 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.351      ;
; 1.109 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.353      ;
; 1.110 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.353      ;
; 1.110 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.353      ;
; 1.113 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.356      ;
; 1.113 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.356      ;
; 1.116 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.361      ;
; 1.117 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.362      ;
+-------+----------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.632 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.842      ;
; 0.636 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.846      ;
; 0.639 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.849      ;
; 0.640 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.850      ;
; 0.650 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.860      ;
; 0.651 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.861      ;
; 0.654 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.864      ;
; 0.656 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.866      ;
; 0.658 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.868      ;
; 0.781 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.991      ;
; 0.794 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.004      ;
; 0.800 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.010      ;
; 0.806 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.016      ;
; 0.808 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.018      ;
; 0.811 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.021      ;
; 0.812 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.022      ;
; 0.823 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.033      ;
; 0.823 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.033      ;
; 0.874 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.146      ;
; 0.910 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.128      ;
; 0.910 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.128      ;
; 0.915 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.133      ;
; 0.920 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.137      ;
; 0.920 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.137      ;
; 0.931 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.148      ;
; 0.933 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.151      ;
; 0.936 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.154      ;
; 0.937 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.154      ;
; 0.947 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.165      ;
; 0.966 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.238      ;
; 0.973 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.245      ;
; 0.984 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.256      ;
; 1.002 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.141      ; 1.314      ;
; 1.003 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.275      ;
; 1.008 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.218      ;
; 1.009 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.227      ;
; 1.009 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.227      ;
; 1.014 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.232      ;
; 1.017 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.103      ; 1.291      ;
; 1.019 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.236      ;
; 1.020 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.238      ;
; 1.025 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.243      ;
; 1.030 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.247      ;
; 1.030 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.247      ;
; 1.031 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.303      ;
; 1.032 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.250      ;
; 1.036 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.253      ;
; 1.043 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.261      ;
; 1.046 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.264      ;
; 1.047 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.264      ;
; 1.059 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.277      ;
; 1.061 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.279      ;
; 1.065 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.337      ;
; 1.066 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.284      ;
; 1.072 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.290      ;
; 1.076 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.348      ;
; 1.076 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.348      ;
; 1.080 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.297      ;
; 1.080 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.297      ;
; 1.082 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.300      ;
; 1.083 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.355      ;
; 1.088 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.305      ;
; 1.089 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.306      ;
; 1.093 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.310      ;
; 1.094 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.366      ;
; 1.100 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.317      ;
; 1.102 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.374      ;
; 1.103 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.320      ;
; 1.104 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.321      ;
; 1.113 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.385      ;
; 1.115 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.332      ;
; 1.117 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.389      ;
; 1.119 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.337      ;
; 1.124 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.342      ;
; 1.129 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.346      ;
; 1.135 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.353      ;
; 1.140 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.357      ;
; 1.141 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.413      ;
; 1.142 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.360      ;
; 1.146 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.363      ;
; 1.153 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.371      ;
; 1.154 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.371      ;
; 1.157 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.374      ;
; 1.169 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.387      ;
; 1.175 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.447      ;
; 1.175 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.447      ;
; 1.176 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.394      ;
; 1.182 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.400      ;
; 1.186 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.458      ;
; 1.186 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.458      ;
; 1.190 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.407      ;
; 1.190 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.407      ;
; 1.191 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.463      ;
; 1.192 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.410      ;
; 1.193 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.465      ;
; 1.198 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.415      ;
; 1.199 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.416      ;
; 1.203 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.420      ;
; 1.204 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.101      ; 1.476      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -1.287 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 2.050      ;
; -1.287 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 2.050      ;
; -1.284 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 2.052      ;
; -1.284 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 2.052      ;
; -1.284 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 2.052      ;
; -1.284 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 2.052      ;
; -1.284 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 2.052      ;
; -1.284 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 2.052      ;
; -1.284 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 2.052      ;
; -1.284 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 2.052      ;
; -1.284 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 2.052      ;
; -1.284 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 2.052      ;
; -1.279 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.228     ; 2.050      ;
; -1.253 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.228     ; 2.024      ;
; -1.253 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.228     ; 2.024      ;
; -1.253 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.228     ; 2.024      ;
; -1.253 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.228     ; 2.024      ;
; -1.253 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.228     ; 2.024      ;
; -1.253 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.228     ; 2.024      ;
; -1.253 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.228     ; 2.024      ;
; -1.253 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.228     ; 2.024      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 1.978      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 1.978      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 1.978      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 1.978      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 1.978      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 1.978      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 1.978      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 1.978      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 1.978      ;
; -0.981 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 1.749      ;
; -0.928 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; 0.145      ; 2.072      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                                      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.238 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.321      ; 2.048      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.030      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.030      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.030      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.030      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.030      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.030      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.030      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.030      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.030      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.372      ; 2.030      ;
; -0.793 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.639      ;
; -0.793 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.639      ;
; -0.793 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.639      ;
; -0.793 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.639      ;
; -0.793 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.639      ;
; -0.793 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.639      ;
; -0.793 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.639      ;
; -0.793 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.639      ;
; -0.793 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.639      ;
; -0.793 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.357      ; 1.639      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.155 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.418     ; 1.736      ;
; -1.155 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.418     ; 1.736      ;
; -1.155 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.418     ; 1.736      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.416     ; 1.730      ;
; -1.060 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.417     ; 1.642      ;
; -1.060 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.417     ; 1.642      ;
; -1.060 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.417     ; 1.642      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                            ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.507 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.017      ; 1.513      ;
; -0.492 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.015      ; 1.496      ;
; -0.492 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.015      ; 1.496      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.016      ; 1.334      ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.305 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 1.460      ;
; -0.305 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 1.460      ;
; -0.305 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.156      ; 1.460      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
; -0.214 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.155      ; 1.368      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.627 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.417      ; 1.235      ;
; 0.752 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 1.361      ;
; 0.752 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 1.361      ;
; 0.752 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.418      ; 1.361      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                            ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.775 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.217      ;
; 0.957 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.240      ; 1.398      ;
; 0.957 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.240      ; 1.398      ;
; 0.971 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.241      ; 1.413      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.208 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.601      ; 1.510      ;
; 1.208 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.601      ; 1.510      ;
; 1.208 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.601      ; 1.510      ;
; 1.208 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.601      ; 1.510      ;
; 1.208 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.601      ; 1.510      ;
; 1.208 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.601      ; 1.510      ;
; 1.208 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.601      ; 1.510      ;
; 1.208 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.601      ; 1.510      ;
; 1.208 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.601      ; 1.510      ;
; 1.208 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.601      ; 1.510      ;
; 1.622 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.616      ; 1.939      ;
; 1.622 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.616      ; 1.939      ;
; 1.622 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.616      ; 1.939      ;
; 1.622 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.616      ; 1.939      ;
; 1.622 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.616      ; 1.939      ;
; 1.622 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.616      ; 1.939      ;
; 1.622 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.616      ; 1.939      ;
; 1.622 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.616      ; 1.939      ;
; 1.622 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.616      ; 1.939      ;
; 1.622 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.616      ; 1.939      ;
; 1.682 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.563      ; 1.946      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 1.375 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.404      ; 1.970      ;
; 1.447 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.650      ;
; 1.684 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.010      ; 1.885      ;
; 1.684 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.010      ; 1.885      ;
; 1.684 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.010      ; 1.885      ;
; 1.684 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.010      ; 1.885      ;
; 1.684 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.010      ; 1.885      ;
; 1.684 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.010      ; 1.885      ;
; 1.684 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.010      ; 1.885      ;
; 1.684 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.010      ; 1.885      ;
; 1.684 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.010      ; 1.885      ;
; 1.724 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.015      ; 1.930      ;
; 1.724 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.015      ; 1.930      ;
; 1.724 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.015      ; 1.930      ;
; 1.724 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.015      ; 1.930      ;
; 1.724 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.015      ; 1.930      ;
; 1.724 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.015      ; 1.930      ;
; 1.724 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.015      ; 1.930      ;
; 1.724 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.015      ; 1.930      ;
; 1.750 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.016      ; 1.957      ;
; 1.753 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.956      ;
; 1.753 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.956      ;
; 1.753 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.956      ;
; 1.753 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.956      ;
; 1.753 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.956      ;
; 1.753 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.956      ;
; 1.753 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.956      ;
; 1.753 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.956      ;
; 1.753 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.956      ;
; 1.753 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.012      ; 1.956      ;
; 1.761 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.007      ; 1.959      ;
; 1.761 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.007      ; 1.959      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.476 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.155     ; 1.512      ;
; 1.476 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.155     ; 1.512      ;
; 1.476 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.155     ; 1.512      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.602 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.154     ; 1.639      ;
; 1.616 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.156     ; 1.651      ;
; 1.616 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.156     ; 1.651      ;
; 1.616 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.156     ; 1.651      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -2.811 ; -140.048      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.269 ; -31.631       ;
; divisor:inst2|clk_int                                          ; -1.029 ; -10.872       ;
; Clk_50                                                         ; -0.783 ; -14.603       ;
; Pix_clk                                                        ; -0.637 ; -12.845       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.615 ; -4.456        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.421 ; -5.631        ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.014 ; -0.014        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.173  ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.174  ; 0.000         ;
; Clk_50                                                         ; 0.179  ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.181  ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.181  ; 0.000         ;
; Pix_clk                                                        ; 0.316  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -0.261 ; -7.331        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.193 ; -3.201        ;
; Pix_clk                                                        ; -0.142 ; -1.062        ;
; Clk_50                                                         ; 0.170  ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.262  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.311 ; 0.000         ;
; Clk_50                                                         ; 0.352 ; 0.000         ;
; Pix_clk                                                        ; 0.476 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.673 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.769 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -77.492       ;
; Pix_clk                                                        ; -3.000 ; -40.057       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.000 ; -53.000       ;
; divisor:inst2|clk_int                                          ; -1.000 ; -37.000       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.000 ; -33.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.000 ; -24.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.000 ; -20.000       ;
+----------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                          ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; -2.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.559      ;
; -2.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.559      ;
; -2.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.559      ;
; -2.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.559      ;
; -2.811 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.559      ;
; -2.699 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.439      ;
; -2.699 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.439      ;
; -2.699 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.439      ;
; -2.699 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.439      ;
; -2.699 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.439      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.732     ; 2.439      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.732     ; 2.439      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.732     ; 2.439      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.732     ; 2.439      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.732     ; 2.439      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.732     ; 2.439      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.732     ; 2.439      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[8]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.732     ; 2.439      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[9]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.732     ; 2.439      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.434      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.434      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.434      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.434      ;
; -2.694 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.434      ;
; -2.684 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[19]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.730     ; 2.431      ;
; -2.684 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[10]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.730     ; 2.431      ;
; -2.684 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[11]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.730     ; 2.431      ;
; -2.684 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[12]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.730     ; 2.431      ;
; -2.684 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[13]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.730     ; 2.431      ;
; -2.684 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[14]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.730     ; 2.431      ;
; -2.684 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[15]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.730     ; 2.431      ;
; -2.684 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[16]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.730     ; 2.431      ;
; -2.684 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[17]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.730     ; 2.431      ;
; -2.684 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|add_count[18]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.730     ; 2.431      ;
; -2.672 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.420      ;
; -2.672 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.420      ;
; -2.672 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.420      ;
; -2.672 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.420      ;
; -2.672 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.420      ;
; -2.670 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.418      ;
; -2.670 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.418      ;
; -2.670 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.418      ;
; -2.670 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.418      ;
; -2.670 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.418      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.726     ; 2.396      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[5]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.726     ; 2.396      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.726     ; 2.396      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.726     ; 2.396      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.726     ; 2.396      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[1]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.726     ; 2.396      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.726     ; 2.396      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.726     ; 2.396      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|pix_previo[11]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.726     ; 2.396      ;
; -2.641 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[0]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.728     ; 2.390      ;
; -2.641 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[1]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.728     ; 2.390      ;
; -2.641 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[2]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.728     ; 2.390      ;
; -2.641 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[3]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.728     ; 2.390      ;
; -2.641 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[4]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.728     ; 2.390      ;
; -2.641 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[5]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.728     ; 2.390      ;
; -2.641 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[6]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.728     ; 2.390      ;
; -2.641 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|data_reg[7]     ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.728     ; 2.390      ;
; -2.624 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.364      ;
; -2.624 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.364      ;
; -2.624 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.364      ;
; -2.624 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.364      ;
; -2.624 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.364      ;
; -2.616 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.364      ;
; -2.616 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.364      ;
; -2.616 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.364      ;
; -2.616 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.364      ;
; -2.616 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.364      ;
; -2.605 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.727     ; 2.355      ;
; -2.592 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.340      ;
; -2.592 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.340      ;
; -2.592 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.340      ;
; -2.592 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.340      ;
; -2.592 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.729     ; 2.340      ;
; -2.585 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[18]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.325      ;
; -2.585 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[19]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.325      ;
; -2.585 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[20]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.325      ;
; -2.585 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.325      ;
; -2.585 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[17]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.737     ; 2.325      ;
; -2.582 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.319      ;
; -2.582 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.319      ;
; -2.582 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.319      ;
; -2.582 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.319      ;
; -2.582 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.319      ;
; -2.582 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.319      ;
; -2.582 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.319      ;
; -2.582 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[8]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.319      ;
; -2.582 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_3:inst1|add_count[9]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.319      ;
; -2.577 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.314      ;
; -2.577 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.314      ;
; -2.577 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.314      ;
; -2.577 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.314      ;
; -2.577 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.314      ;
; -2.577 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.314      ;
; -2.577 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.314      ;
; -2.577 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[8]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.314      ;
; -2.577 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|add_count[9]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.740     ; 2.314      ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                              ;
+--------+---------------------------------------------+---------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.269 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.214      ;
; -1.268 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.213      ;
; -1.268 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.213      ;
; -1.268 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.213      ;
; -1.267 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.212      ;
; -1.267 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.212      ;
; -1.267 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.212      ;
; -1.266 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.211      ;
; -1.259 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[17]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.203      ;
; -1.258 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.202      ;
; -1.258 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[17]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.202      ;
; -1.257 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[16]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.201      ;
; -1.257 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.201      ;
; -1.256 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[16]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.200      ;
; -1.240 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[11]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.184      ;
; -1.239 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.183      ;
; -1.239 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.183      ;
; -1.239 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[9]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.183      ;
; -1.239 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[11]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.183      ;
; -1.238 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[10]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.182      ;
; -1.238 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.182      ;
; -1.238 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.182      ;
; -1.238 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[9]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.182      ;
; -1.237 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[10]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.181      ;
; -1.222 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.245     ; 1.964      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.245     ; 1.963      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.245     ; 1.963      ;
; -1.220 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.245     ; 1.962      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[17]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.246     ; 1.953      ;
; -1.211 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.246     ; 1.952      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[16]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.246     ; 1.951      ;
; -1.202 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.147      ;
; -1.201 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.146      ;
; -1.201 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.146      ;
; -1.200 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.145      ;
; -1.193 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[11]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.246     ; 1.934      ;
; -1.192 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[17]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.136      ;
; -1.192 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.246     ; 1.933      ;
; -1.192 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.246     ; 1.933      ;
; -1.192 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[9]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.246     ; 1.933      ;
; -1.191 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.135      ;
; -1.191 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|count_mem[10]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.246     ; 1.932      ;
; -1.190 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[16]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.134      ;
; -1.173 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[11]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.117      ;
; -1.172 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.116      ;
; -1.172 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.116      ;
; -1.172 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[9]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.116      ;
; -1.171 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[10]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.115      ;
; -1.170 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.116      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.115      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.115      ;
; -1.168 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.114      ;
; -1.160 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[17]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.105      ;
; -1.159 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.104      ;
; -1.158 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[16]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.103      ;
; -1.153 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.048     ; 2.092      ;
; -1.152 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.048     ; 2.091      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.090      ;
; -1.142 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.089      ;
; -1.142 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.089      ;
; -1.141 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.088      ;
; -1.141 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[11]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.086      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.140 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.085      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[10]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.084      ;
; -1.133 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[17]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.079      ;
; -1.132 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.078      ;
; -1.131 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[16]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.077      ;
; -1.123 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.068      ;
; -1.122 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.067      ;
; -1.122 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.067      ;
; -1.121 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.066      ;
; -1.115 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.061      ;
; -1.114 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.060      ;
; -1.114 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.060      ;
; -1.114 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[11]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.060      ;
; -1.114 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[14]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.060      ;
; -1.113 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.057      ;
; -1.113 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.059      ;
; -1.113 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[17]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.057      ;
; -1.113 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[3]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.059      ;
; -1.113 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[8]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.059      ;
; -1.113 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[9]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.059      ;
; -1.113 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[12]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.059      ;
; -1.113 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[13]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.059      ;
; -1.112 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[5]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.056      ;
; -1.112 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.056      ;
; -1.112 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[10]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.058      ;
; -1.112 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[7]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.056      ;
; -1.112 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[15]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.058      ;
; -1.111 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[16]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.055      ;
; -1.111 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[5]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.055      ;
; -1.110 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[4]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.054      ;
; -1.109 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[4]        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.053      ;
; -1.106 ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|state.UART_mandando ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.251     ; 1.842      ;
; -1.105 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[17]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.050      ;
; -1.104 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[18]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.049      ;
; -1.104 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[17]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.049      ;
; -1.103 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[16]       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.048      ;
+--------+---------------------------------------------+---------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.029 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.974      ;
; -1.024 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.969      ;
; -1.019 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.964      ;
; -1.016 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.961      ;
; -0.972 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.917      ;
; -0.940 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.885      ;
; -0.892 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.837      ;
; -0.858 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.803      ;
; -0.749 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.694      ;
; -0.690 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.444      ;
; -0.671 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.424      ;
; -0.667 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.420      ;
; -0.651 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.405      ;
; -0.638 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.392      ;
; -0.619 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.372      ;
; -0.615 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.368      ;
; -0.600 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.354      ;
; -0.575 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 1.520      ; 2.687      ;
; -0.563 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.317      ;
; -0.545 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.299      ;
; -0.544 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.297      ;
; -0.540 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.293      ;
; -0.536 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.290      ;
; -0.526 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.280      ;
; -0.512 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.266      ;
; -0.507 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.260      ;
; -0.503 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.256      ;
; -0.501 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 1.520      ; 2.613      ;
; -0.496 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.040     ; 1.443      ;
; -0.493 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.246      ;
; -0.489 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.242      ;
; -0.489 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.242      ;
; -0.487 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.240      ;
; -0.487 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.241      ;
; -0.485 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.239      ;
; -0.484 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.429      ;
; -0.477 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.231      ;
; -0.467 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.221      ;
; -0.458 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.211      ;
; -0.454 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.207      ;
; -0.439 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.193      ;
; -0.438 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.191      ;
; -0.436 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.189      ;
; -0.430 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.184      ;
; -0.383 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.136      ;
; -0.381 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.134      ;
; -0.376 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.314      ;
; -0.376 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.314      ;
; -0.376 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.314      ;
; -0.376 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.314      ;
; -0.376 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.314      ;
; -0.376 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.314      ;
; -0.376 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.314      ;
; -0.373 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.046     ; 1.314      ;
; -0.372 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.126      ;
; -0.352 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.106      ;
; -0.347 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.292      ;
; -0.344 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.289      ;
; -0.329 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.274      ;
; -0.325 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.078      ;
; -0.324 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.233     ; 1.078      ;
; -0.324 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.262      ;
; -0.324 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.262      ;
; -0.324 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.262      ;
; -0.324 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.262      ;
; -0.324 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.262      ;
; -0.324 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.262      ;
; -0.324 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.262      ;
; -0.323 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.076      ;
; -0.323 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.076      ;
; -0.323 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.076      ;
; -0.313 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.258      ;
; -0.313 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.259      ;
; -0.303 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.248      ;
; -0.299 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.244      ;
; -0.299 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.244      ;
; -0.287 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.232      ;
; -0.284 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.229     ; 1.042      ;
; -0.277 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.030      ;
; -0.275 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_Cleanup                                  ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.234     ; 1.028      ;
; -0.272 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.216      ;
; -0.268 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.212      ;
; -0.268 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.213      ;
; -0.258 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.196      ;
; -0.258 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.196      ;
; -0.258 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.196      ;
; -0.258 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.196      ;
; -0.258 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.196      ;
; -0.258 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.196      ;
; -0.258 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.196      ;
; -0.232 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.229     ; 0.990      ;
; -0.229 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.174      ;
; -0.225 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.040     ; 1.172      ;
; -0.213 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.158      ;
; -0.212 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.150      ;
; -0.212 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.150      ;
; -0.212 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.150      ;
; -0.212 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.150      ;
; -0.212 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.150      ;
; -0.212 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.049     ; 1.150      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                                              ;
+--------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.783 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int                ; Clk_50      ; 0.500        ; 1.598      ; 2.963      ;
; -0.370 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.385      ;
; -0.368 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.378      ;
; -0.355 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 1.368      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[0]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.346      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[1]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.346      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[3]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.346      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[2]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.346      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[4]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.346      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[5]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.346      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[6]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.346      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[7]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.346      ;
; -0.313 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[12]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.324      ;
; -0.312 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.323      ;
; -0.311 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[14]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.322      ;
; -0.310 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[0]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.321      ;
; -0.309 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[10]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.320      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[2]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.319      ;
; -0.306 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[11]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.317      ;
; -0.303 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[8]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.314      ;
; -0.300 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[9]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.311      ;
; -0.299 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[3]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.310      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.309      ;
; -0.296 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.307      ;
; -0.295 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[15]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.306      ;
; -0.293 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[7]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.304      ;
; -0.288 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.297      ;
; -0.286 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.288      ;
; -0.286 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[1]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.288      ;
; -0.286 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.288      ;
; -0.286 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.288      ;
; -0.286 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.288      ;
; -0.286 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.288      ;
; -0.286 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.288      ;
; -0.286 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[7]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.288      ;
; -0.282 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 1.295      ;
; -0.277 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.282      ;
; -0.276 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[1]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.288      ;
; -0.262 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.271      ;
; -0.259 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.274      ;
; -0.257 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.267      ;
; -0.248 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[15]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.256      ;
; -0.244 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 1.257      ;
; -0.240 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.249      ;
; -0.238 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 1.251      ;
; -0.236 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 1.249      ;
; -0.234 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[7]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.246      ;
; -0.223 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[7]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.232      ;
; -0.220 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[12]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.231      ;
; -0.219 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.230      ;
; -0.218 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[14]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.229      ;
; -0.217 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[0]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.228      ;
; -0.216 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[10]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.227      ;
; -0.215 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[2]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.226      ;
; -0.213 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[11]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.224      ;
; -0.210 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[8]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.221      ;
; -0.207 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[9]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.218      ;
; -0.206 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[3]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.217      ;
; -0.206 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[1]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.215      ;
; -0.205 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.216      ;
; -0.203 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[6]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.215      ;
; -0.203 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.214      ;
; -0.202 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[15]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.213      ;
; -0.201 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.216      ;
; -0.201 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[5]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 1.213      ;
; -0.200 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[7]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.211      ;
; -0.199 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.214      ;
; -0.195 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.210      ;
; -0.193 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.203      ;
; -0.193 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[15]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.198      ;
; -0.183 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.192      ;
; -0.180 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 1.193      ;
; -0.175 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[4]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.186      ;
; -0.174 ; CIC_SRAM_controller_UART:inst|count_mem[12]         ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.183      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[2]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.184      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.500        ; 1.601      ; 2.356      ;
; -0.172 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.181      ;
; -0.172 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 1.185      ;
; -0.171 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[4]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.179      ;
; -0.170 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[3]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.181      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.178      ;
; -0.168 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[0]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.179      ;
; -0.168 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[2]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.176      ;
; -0.167 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[3]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.175      ;
; -0.165 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.175      ;
; -0.165 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[0]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.173      ;
; -0.161 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 1.174      ;
; -0.150 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.155      ;
; -0.150 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[12]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.161      ;
; -0.149 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.154      ;
; -0.149 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.160      ;
; -0.148 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[14]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.159      ;
; -0.147 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 1.152      ;
; -0.147 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[0]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.158      ;
; -0.147 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.156      ;
; -0.146 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[10]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.157      ;
; -0.145 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[2]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.156      ;
; -0.143 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[11]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.154      ;
; -0.140 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[8]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.034      ; 1.151      ;
; -0.140 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[6]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.149      ;
+--------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                                                      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.637 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.030     ; 1.614      ;
; -0.627 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.030     ; 1.604      ;
; -0.569 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.030     ; 1.546      ;
; -0.559 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.030     ; 1.536      ;
; -0.520 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.484      ;
; -0.520 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.560      ; 1.557      ;
; -0.520 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.560      ; 1.557      ;
; -0.520 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.560      ; 1.557      ;
; -0.520 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.560      ; 1.557      ;
; -0.520 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.560      ; 1.557      ;
; -0.520 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.560      ; 1.557      ;
; -0.520 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.560      ; 1.557      ;
; -0.520 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.560      ; 1.557      ;
; -0.520 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.560      ; 1.557      ;
; -0.520 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.560      ; 1.557      ;
; -0.501 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.030     ; 1.478      ;
; -0.499 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.463      ;
; -0.491 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.030     ; 1.468      ;
; -0.474 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.438      ;
; -0.463 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.501      ;
; -0.463 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.501      ;
; -0.463 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.501      ;
; -0.463 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.501      ;
; -0.463 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.501      ;
; -0.463 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.501      ;
; -0.463 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.501      ;
; -0.463 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.501      ;
; -0.463 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.501      ;
; -0.463 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.501      ;
; -0.453 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.417      ;
; -0.452 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.416      ;
; -0.434 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.539      ; 1.450      ;
; -0.434 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.539      ; 1.450      ;
; -0.434 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.539      ; 1.450      ;
; -0.434 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.539      ; 1.450      ;
; -0.434 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.539      ; 1.450      ;
; -0.434 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.539      ; 1.450      ;
; -0.434 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.539      ; 1.450      ;
; -0.434 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.539      ; 1.450      ;
; -0.433 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.030     ; 1.410      ;
; -0.431 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.395      ;
; -0.431 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.395      ;
; -0.427 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.391      ;
; -0.423 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.030     ; 1.400      ;
; -0.406 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.370      ;
; -0.390 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.540      ; 1.407      ;
; -0.390 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.540      ; 1.407      ;
; -0.390 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.540      ; 1.407      ;
; -0.390 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.540      ; 1.407      ;
; -0.390 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.540      ; 1.407      ;
; -0.390 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.540      ; 1.407      ;
; -0.390 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.540      ; 1.407      ;
; -0.390 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.540      ; 1.407      ;
; -0.385 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.349      ;
; -0.384 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.348      ;
; -0.365 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.030     ; 1.342      ;
; -0.363 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.327      ;
; -0.363 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.327      ;
; -0.361 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.526      ; 1.364      ;
; -0.359 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.323      ;
; -0.355 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.030     ; 1.332      ;
; -0.354 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.390      ;
; -0.354 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.390      ;
; -0.354 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.390      ;
; -0.354 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.390      ;
; -0.354 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.390      ;
; -0.354 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.390      ;
; -0.354 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.390      ;
; -0.354 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.390      ;
; -0.354 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.390      ;
; -0.354 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.390      ;
; -0.351 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.315      ;
; -0.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.552      ; 1.379      ;
; -0.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.552      ; 1.379      ;
; -0.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.552      ; 1.379      ;
; -0.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.552      ; 1.379      ;
; -0.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.552      ; 1.379      ;
; -0.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.552      ; 1.379      ;
; -0.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.552      ; 1.379      ;
; -0.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.552      ; 1.379      ;
; -0.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.552      ; 1.379      ;
; -0.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.552      ; 1.379      ;
; -0.347 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.311      ;
; -0.338 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.302      ;
; -0.333 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.297      ;
; -0.333 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.369      ;
; -0.333 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.369      ;
; -0.333 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.369      ;
; -0.333 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.369      ;
; -0.333 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.369      ;
; -0.333 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.369      ;
; -0.333 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.369      ;
; -0.333 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.369      ;
; -0.333 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.369      ;
; -0.333 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.559      ; 1.369      ;
; -0.317 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.281      ;
; -0.316 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.043     ; 1.280      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 1.338      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 1.338      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 1.338      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.615 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.084      ; 1.686      ;
; -0.615 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.084      ; 1.686      ;
; -0.540 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.083      ; 1.610      ;
; -0.540 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.083      ; 1.610      ;
; -0.540 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.083      ; 1.610      ;
; -0.503 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.079      ; 1.569      ;
; -0.495 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.079      ; 1.561      ;
; -0.478 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.546      ;
; -0.478 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.546      ;
; -0.462 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.530      ;
; -0.462 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.530      ;
; -0.423 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.371      ;
; -0.423 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.371      ;
; -0.413 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.079      ; 1.479      ;
; -0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.470      ;
; -0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.470      ;
; -0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.470      ;
; -0.400 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.076      ; 1.463      ;
; -0.400 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.082      ; 1.469      ;
; -0.400 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.082      ; 1.469      ;
; -0.393 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.076      ; 1.456      ;
; -0.393 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.341      ;
; -0.393 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.341      ;
; -0.387 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.454      ;
; -0.387 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.454      ;
; -0.387 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.454      ;
; -0.371 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.439      ;
; -0.371 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.439      ;
; -0.361 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.307      ;
; -0.350 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.079      ; 1.416      ;
; -0.348 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.040     ; 1.295      ;
; -0.348 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.040     ; 1.295      ;
; -0.348 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.040     ; 1.295      ;
; -0.325 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.393      ;
; -0.325 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.393      ;
; -0.325 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.393      ;
; -0.323 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.040     ; 1.270      ;
; -0.323 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.040     ; 1.270      ;
; -0.323 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.040     ; 1.270      ;
; -0.317 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.077      ; 1.381      ;
; -0.315 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.079      ; 1.381      ;
; -0.315 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.383      ;
; -0.315 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.383      ;
; -0.310 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.077      ; 1.374      ;
; -0.306 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.374      ;
; -0.306 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.374      ;
; -0.305 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.044     ; 1.248      ;
; -0.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.079      ; 1.363      ;
; -0.296 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.363      ;
; -0.296 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.363      ;
; -0.296 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.363      ;
; -0.290 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.076      ; 1.353      ;
; -0.286 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.354      ;
; -0.286 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.081      ; 1.354      ;
; -0.266 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.076      ; 1.329      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.307      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.307      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.307      ;
; -0.231 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.298      ;
; -0.231 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.298      ;
; -0.231 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.298      ;
; -0.222 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.166      ;
; -0.217 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.076      ; 1.280      ;
; -0.211 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.278      ;
; -0.211 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.278      ;
; -0.211 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.278      ;
; -0.207 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.077      ; 1.271      ;
; -0.191 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.258      ;
; -0.183 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.084      ; 1.254      ;
; -0.183 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.084      ; 1.254      ;
; -0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.077      ; 1.247      ;
; -0.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.076      ; 1.209      ;
; -0.139 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.206      ;
; -0.134 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.079      ; 1.200      ;
; -0.134 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.077      ; 1.198      ;
; -0.129 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.077      ; 1.193      ;
; -0.112 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.079      ; 1.178      ;
; -0.112 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.079      ; 1.178      ;
; -0.112 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.079      ; 1.178      ;
; -0.108 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.083      ; 1.178      ;
; -0.108 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.083      ; 1.178      ;
; -0.108 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.083      ; 1.178      ;
; -0.105 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.044     ; 1.048      ;
; -0.063 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.077      ; 1.127      ;
; -0.050 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.077      ; 1.114      ;
; -0.042 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.077      ; 1.106      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.920      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.920      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.920      ;
; 0.027  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.040      ;
; 0.040  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.077      ; 1.024      ;
; 0.056  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.889      ;
; 0.056  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.889      ;
; 0.056  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.889      ;
; 0.062  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 1.005      ;
; 0.087  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.078      ; 0.978      ;
; 0.092  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 0.852      ;
; 0.098  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.079      ; 0.968      ;
; 0.103  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.077      ; 0.961      ;
; 0.124  ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.040     ; 0.823      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.421 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.050     ; 1.358      ;
; -0.421 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.050     ; 1.358      ;
; -0.379 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.137      ;
; -0.378 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.136      ;
; -0.377 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.135      ;
; -0.376 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.134      ;
; -0.374 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.132      ;
; -0.358 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.231     ; 1.114      ;
; -0.358 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.050     ; 1.295      ;
; -0.358 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.050     ; 1.295      ;
; -0.351 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.109      ;
; -0.342 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.100      ;
; -0.341 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.099      ;
; -0.339 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.097      ;
; -0.338 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.096      ;
; -0.337 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.095      ;
; -0.318 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.443      ;
; -0.318 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.443      ;
; -0.311 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.436      ;
; -0.311 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.436      ;
; -0.300 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 1.059      ;
; -0.263 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.021      ;
; -0.262 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.020      ;
; -0.261 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.019      ;
; -0.260 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.018      ;
; -0.258 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 1.016      ;
; -0.257 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.139      ; 1.383      ;
; -0.257 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.139      ; 1.383      ;
; -0.256 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.141      ; 1.384      ;
; -0.256 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.141      ; 1.384      ;
; -0.242 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.050     ; 1.179      ;
; -0.242 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.050     ; 1.179      ;
; -0.241 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.231     ; 0.997      ;
; -0.235 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.993      ;
; -0.226 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.984      ;
; -0.225 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.983      ;
; -0.223 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.981      ;
; -0.222 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.980      ;
; -0.221 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.979      ;
; -0.208 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.333      ;
; -0.208 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.333      ;
; -0.184 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.309      ;
; -0.184 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.309      ;
; -0.183 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.942      ;
; -0.180 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 1.127      ;
; -0.178 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.303      ;
; -0.178 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.303      ;
; -0.137 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.896      ;
; -0.136 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.895      ;
; -0.136 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.895      ;
; -0.135 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.894      ;
; -0.135 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.894      ;
; -0.135 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.894      ;
; -0.135 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.894      ;
; -0.135 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.894      ;
; -0.134 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.893      ;
; -0.131 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.256      ;
; -0.131 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.138      ; 1.256      ;
; -0.130 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.889      ;
; -0.122 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.230     ; 0.879      ;
; -0.122 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.230     ; 0.879      ;
; -0.122 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.230     ; 0.879      ;
; -0.111 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.869      ;
; -0.073 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.831      ;
; -0.067 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.013      ;
; -0.054 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.230     ; 0.811      ;
; -0.054 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.230     ; 0.811      ;
; -0.054 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.230     ; 0.811      ;
; -0.022 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.232     ; 0.777      ;
; -0.020 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.779      ;
; -0.020 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.232     ; 0.775      ;
; -0.019 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.778      ;
; -0.019 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.778      ;
; -0.018 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.777      ;
; -0.018 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.777      ;
; -0.018 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.777      ;
; -0.018 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.777      ;
; -0.018 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.777      ;
; -0.017 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.776      ;
; -0.013 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.228     ; 0.772      ;
; 0.069  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.232     ; 0.686      ;
; 0.071  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.232     ; 0.684      ;
; 0.079  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.867      ;
; 0.155  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.038     ; 0.794      ;
; 0.176  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.770      ;
; 0.188  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.758      ;
; 0.196  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.044     ; 0.747      ;
; 0.209  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.049     ; 0.729      ;
; 0.222  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.724      ;
; 0.235  ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.712      ;
; 0.305  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.641      ;
; 0.323  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.623      ;
; 0.364  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.582      ;
; 0.382  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.564      ;
; 0.383  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.563      ;
; 0.383  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.563      ;
; 0.484  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 0.464      ;
; 0.486  ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.459      ;
; 0.492  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.454      ;
; 0.560  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.386      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.014 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.320      ;
; 0.054  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.388      ;
; 0.055  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.389      ;
; 0.055  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.389      ;
; 0.059  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.231      ; 0.394      ;
; 0.099  ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.433      ;
; 0.125  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.459      ;
; 0.135  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.469      ;
; 0.146  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.480      ;
; 0.152  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.486      ;
; 0.182  ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.189  ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.194  ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.319      ;
; 0.198  ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.228      ; 0.530      ;
; 0.214  ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.339      ;
; 0.250  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.234      ; 0.588      ;
; 0.250  ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.375      ;
; 0.264  ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.389      ;
; 0.265  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.390      ;
; 0.267  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.392      ;
; 0.275  ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.400      ;
; 0.275  ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.402      ;
; 0.277  ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.404      ;
; 0.294  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.040      ; 0.418      ;
; 0.296  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.040      ; 0.420      ;
; 0.307  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.231      ; 0.642      ;
; 0.313  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.231      ; 0.648      ;
; 0.323  ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.448      ;
; 0.332  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.233      ; 0.669      ;
; 0.336  ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.461      ;
; 0.337  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.231      ; 0.672      ;
; 0.337  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.233      ; 0.674      ;
; 0.338  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.232      ; 0.674      ;
; 0.341  ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.466      ;
; 0.343  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.468      ;
; 0.354  ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.480      ;
; 0.362  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.228      ; 0.694      ;
; 0.369  ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.496      ;
; 0.372  ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.498      ;
; 0.406  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.740      ;
; 0.408  ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.533      ;
; 0.415  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.040      ; 0.539      ;
; 0.423  ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.549      ;
; 0.430  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.231      ; 0.765      ;
; 0.445  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.231      ; 0.780      ;
; 0.468  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.231      ; 0.803      ;
; 0.469  ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.592      ;
; 0.470  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.231      ; 0.805      ;
; 0.496  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.229      ; 0.829      ;
; 0.499  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.228      ; 0.831      ;
; 0.524  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.649      ;
; 0.529  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.863      ;
; 0.534  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 0.865      ;
; 0.541  ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.667      ;
; 0.544  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.878      ;
; 0.551  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 0.882      ;
; 0.551  ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.677      ;
; 0.555  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.889      ;
; 0.569  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.903      ;
; 0.574  ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.700      ;
; 0.577  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 0.908      ;
; 0.591  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.232      ; 0.927      ;
; 0.595  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.718      ;
; 0.601  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 0.932      ;
; 0.606  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.229      ; 0.939      ;
; 0.631  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 0.962      ;
; 0.639  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 0.970      ;
; 0.678  ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.038      ; 0.800      ;
; 0.683  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 1.014      ;
; 0.710  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.226      ; 1.040      ;
; 0.719  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 1.050      ;
; 0.724  ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 1.058      ;
; 0.733  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 1.064      ;
; 0.754  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.226      ; 1.084      ;
; 0.756  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.229      ; 1.089      ;
; 0.756  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.229      ; 1.089      ;
; 0.756  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.229      ; 1.089      ;
; 0.767  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 1.101      ;
; 0.771  ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.040      ; 0.895      ;
; 0.771  ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.040      ; 0.895      ;
; 0.771  ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.040      ; 0.895      ;
; 0.775  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.233      ; 1.112      ;
; 0.775  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.233      ; 1.112      ;
; 0.775  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.233      ; 1.112      ;
; 0.787  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 1.118      ;
; 0.820  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 1.151      ;
; 0.835  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.958      ;
; 0.842  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.234      ; 1.180      ;
; 0.842  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.234      ; 1.180      ;
; 0.858  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.226      ; 1.188      ;
; 0.891  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.226      ; 1.221      ;
; 0.906  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.038      ; 1.028      ;
; 0.907  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.229      ; 1.240      ;
; 0.908  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 1.239      ;
; 0.909  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.227      ; 1.240      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                ; Launch Clock                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.173 ; CIC_SRAM_controller_UART:inst|count_mem[19]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|count_mem[1]                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.050      ; 0.307      ;
; 0.180 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[12]                     ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[0]                      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[3]                      ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[6]                      ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[8]                      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[9]                      ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[10]                     ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[11]                     ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[14]                     ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[16]                     ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[17]                     ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[18]                     ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|state.wait_done                   ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[5]                      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[7]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.237 ; UART_TX:inst6|o_TX_Active                                       ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.386      ;
; 0.262 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.237      ; 0.583      ;
; 0.301 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.050      ; 0.435      ;
; 0.316 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.050      ; 0.450      ;
; 0.318 ; CIC_SRAM_controller_UART:inst|state.trigger_wait                ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.050      ; 0.452      ;
; 0.321 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.050      ; 0.455      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.050      ; 0.462      ;
; 0.353 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.100      ; 0.557      ;
; 0.426 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.102      ; 0.632      ;
; 0.431 ; Programador_controlador_block:inst5|controlador:inst|state.done ; CIC_SRAM_controller_UART:inst|state.wait_done          ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.075      ; 0.610      ;
; 0.469 ; CIC_SRAM_controller_UART:inst|state.trigger_wait                ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.594      ;
; 0.497 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.102      ; 0.703      ;
; 0.498 ; CIC_SRAM_controller_UART:inst|state.escritura                   ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.623      ;
; 0.499 ; Programador_controlador_block:inst5|controlador:inst|state.done ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 0.676      ;
; 0.529 ; CIC_SRAM_controller_UART:inst|state.escritura                   ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.654      ;
; 0.530 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.039      ; 0.653      ;
; 0.538 ; CIC_SRAM_controller_UART:inst|state.reset_state                 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.665      ;
; 0.552 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.245      ; 0.881      ;
; 0.558 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.683      ;
; 0.569 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.038      ; 0.691      ;
; 0.639 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.765      ;
; 0.641 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.767      ;
; 0.643 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.769      ;
; 0.661 ; CIC_SRAM_controller_UART:inst|count_mem[18]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.246      ; 0.991      ;
; 0.663 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.143     ; 0.604      ;
; 0.668 ; CIC_SRAM_controller_UART:inst|count_mem[0]                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.245      ; 0.997      ;
; 0.688 ; CIC_SRAM_controller_UART:inst|count_mem[3]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.813      ;
; 0.698 ; CIC_SRAM_controller_UART:inst|state.escritura                   ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.039      ; 0.821      ;
; 0.699 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.245      ; 1.028      ;
; 0.700 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.247      ; 1.031      ;
; 0.704 ; UART_TX:inst6|o_TX_Active                                       ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.045      ; 0.853      ;
; 0.705 ; CIC_SRAM_controller_UART:inst|count_mem[1]                      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.157     ; 0.632      ;
; 0.719 ; CIC_SRAM_controller_UART:inst|count_mem[5]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.844      ;
; 0.720 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.845      ;
; 0.737 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.863      ;
; 0.737 ; CIC_SRAM_controller_UART:inst|count_mem[16]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.246      ; 1.067      ;
; 0.739 ; CIC_SRAM_controller_UART:inst|count_mem[1]                      ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.154     ; 0.669      ;
; 0.746 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.872      ;
; 0.748 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.249      ; 1.081      ;
; 0.754 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.880      ;
; 0.756 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.882      ;
; 0.756 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.882      ;
; 0.758 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.046      ; 0.908      ;
; 0.762 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.888      ;
; 0.765 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.245      ; 1.094      ;
; 0.768 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.249      ; 1.101      ;
; 0.770 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.896      ;
; 0.772 ; CIC_SRAM_controller_UART:inst|count_mem[9]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.897      ;
; 0.774 ; CIC_SRAM_controller_UART:inst|count_mem[5]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.899      ;
; 0.774 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.900      ;
; 0.778 ; CIC_SRAM_controller_UART:inst|state.trigger_interno             ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.044      ; 0.906      ;
; 0.778 ; CIC_SRAM_controller_UART:inst|count_mem[7]                      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.904      ;
; 0.778 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.903      ;
; 0.778 ; CIC_SRAM_controller_UART:inst|count_mem[6]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.904      ;
; 0.787 ; CIC_SRAM_controller_UART:inst|count_mem[12]                     ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.913      ;
; 0.787 ; CIC_SRAM_controller_UART:inst|count_mem[14]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.245      ; 1.116      ;
; 0.787 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.912      ;
; 0.789 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.914      ;
; 0.789 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.245      ; 1.118      ;
; 0.792 ; CIC_SRAM_controller_UART:inst|count_mem[14]                     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.918      ;
; 0.794 ; CIC_SRAM_controller_UART:inst|state.wait_done                   ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.918      ;
; 0.807 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.232      ; 1.123      ;
; 0.807 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.232      ; 1.123      ;
; 0.807 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.232      ; 1.123      ;
; 0.821 ; CIC_SRAM_controller_UART:inst|count_mem[7]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.946      ;
; 0.837 ; CIC_SRAM_controller_UART:inst|count_mem[17]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.246      ; 1.167      ;
; 0.838 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.963      ;
; 0.840 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.237      ; 1.161      ;
; 0.840 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.237      ; 1.161      ;
; 0.842 ; CIC_SRAM_controller_UART:inst|count_mem[8]                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.967      ;
; 0.843 ; CIC_SRAM_controller_UART:inst|count_mem[5]                      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.969      ;
; 0.844 ; CIC_SRAM_controller_UART:inst|count_mem[3]                      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.969      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.198 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.323      ;
; 0.263 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.390      ;
; 0.267 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.391      ;
; 0.276 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.401      ;
; 0.307 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.432      ;
; 0.330 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.455      ;
; 0.333 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.458      ;
; 0.346 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.471      ;
; 0.351 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.231      ; 0.666      ;
; 0.360 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.485      ;
; 0.378 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.503      ;
; 0.457 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 0.769      ;
; 0.467 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.600      ;
; 0.477 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.602      ;
; 0.480 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.229      ; 0.793      ;
; 0.493 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.038      ; 0.615      ;
; 0.498 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.624      ;
; 0.505 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.630      ;
; 0.505 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.044      ; 0.633      ;
; 0.515 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.640      ;
; 0.523 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 0.835      ;
; 0.561 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 0.873      ;
; 0.584 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 0.896      ;
; 0.589 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 0.901      ;
; 0.608 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.229      ; 0.921      ;
; 0.611 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.082     ; 0.633      ;
; 0.612 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.231      ; 0.927      ;
; 0.613 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.082     ; 0.635      ;
; 0.626 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.751      ;
; 0.640 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.082     ; 0.662      ;
; 0.642 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.082     ; 0.664      ;
; 0.655 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 0.967      ;
; 0.684 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 0.996      ;
; 0.688 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 1.000      ;
; 0.690 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 1.002      ;
; 0.704 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.650      ;
; 0.705 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.651      ;
; 0.705 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.651      ;
; 0.705 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.651      ;
; 0.706 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.652      ;
; 0.708 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.654      ;
; 0.711 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.657      ;
; 0.712 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.658      ;
; 0.712 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.658      ;
; 0.712 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.658      ;
; 0.713 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 1.025      ;
; 0.715 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.840      ;
; 0.716 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.741      ;
; 0.749 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.774      ;
; 0.771 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.080     ; 0.795      ;
; 0.771 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.080     ; 0.795      ;
; 0.771 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.080     ; 0.795      ;
; 0.789 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.915      ;
; 0.809 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.755      ;
; 0.810 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.756      ;
; 0.810 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.756      ;
; 0.810 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.756      ;
; 0.811 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.757      ;
; 0.813 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 1.125      ;
; 0.813 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.759      ;
; 0.816 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.762      ;
; 0.817 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.763      ;
; 0.817 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.763      ;
; 0.817 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.763      ;
; 0.820 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.228      ; 1.132      ;
; 0.826 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.138     ; 0.772      ;
; 0.831 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.080     ; 0.855      ;
; 0.831 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.080     ; 0.855      ;
; 0.831 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.080     ; 0.855      ;
; 0.875 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.900      ;
; 0.877 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.902      ;
; 0.879 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.904      ;
; 0.880 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.905      ;
; 0.881 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.906      ;
; 0.881 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.906      ;
; 0.882 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.907      ;
; 0.883 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.908      ;
; 0.884 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.909      ;
; 0.886 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.911      ;
; 0.888 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.913      ;
; 0.890 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.915      ;
; 0.892 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.917      ;
; 0.893 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.918      ;
; 0.894 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.141     ; 0.837      ;
; 0.894 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.919      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                             ;
+-------+----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.179 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.228 ; Sram_CIC_3:inst1|clk_int                           ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 1.662      ; 2.109      ;
; 0.251 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.268 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.164      ; 0.546      ;
; 0.284 ; Sram_CIC_3:inst1|add_count[10]                     ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.197      ; 0.595      ;
; 0.292 ; divisor:inst2|cuenta[1]                            ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.572      ;
; 0.294 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.043      ; 0.421      ;
; 0.298 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.580      ;
; 0.299 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.581      ;
; 0.299 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.581      ;
; 0.300 ; CIC_SRAM_controller_UART:inst|count_mem[18]        ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.582      ;
; 0.305 ; divisor:inst2|cuenta[2]                            ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.043      ; 0.432      ;
; 0.309 ; Sram_CIC_3:inst1|add_count[18]                     ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.200      ; 0.623      ;
; 0.314 ; Sram_CIC_3:inst1|add_count[13]                     ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.200      ; 0.628      ;
; 0.316 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.164      ; 0.594      ;
; 0.318 ; CIC_SRAM_controller_UART:inst|count_mem[17]        ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.600      ;
; 0.319 ; Sram_CIC_3:inst1|add_count[12]                     ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.200      ; 0.633      ;
; 0.324 ; Sram_CIC_3:inst1|add_count[11]                     ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.197      ; 0.635      ;
; 0.326 ; CIC_SRAM_controller_UART:inst|clk_25               ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 1.664      ; 2.209      ;
; 0.327 ; Sram_CIC_3:inst1|add_count[3]                      ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.197      ; 0.638      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|count_mem[14]        ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.167      ; 0.609      ;
; 0.331 ; CIC_SRAM_controller_UART:inst|count_mem[5]         ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.163      ; 0.608      ;
; 0.332 ; CIC_SRAM_controller_UART:inst|count_mem[8]         ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.163      ; 0.609      ;
; 0.333 ; CIC_SRAM_controller_UART:inst|count_mem[16]        ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.615      ;
; 0.334 ; CIC_SRAM_controller_UART:inst|count_mem[9]         ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.160      ; 0.608      ;
; 0.334 ; CIC_SRAM_controller_UART:inst|count_mem[4]         ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.163      ; 0.611      ;
; 0.341 ; Sram_CIC_3:inst1|add_count[7]                      ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.194      ; 0.649      ;
; 0.356 ; Sram_CIC_3:inst1|add_count[2]                      ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.194      ; 0.664      ;
; 0.369 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.196      ; 0.679      ;
; 0.377 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.164      ; 0.655      ;
; 0.377 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.164      ; 0.655      ;
; 0.383 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.662      ;
; 0.383 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.662      ;
; 0.383 ; CIC_SRAM_controller_UART:inst|count_mem[13]        ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.167      ; 0.664      ;
; 0.387 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.163      ; 0.664      ;
; 0.389 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.163      ; 0.666      ;
; 0.389 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.152     ; 0.321      ;
; 0.389 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; -0.152     ; 0.321      ;
; 0.390 ; divisor:inst2|cuenta[0]                            ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; -0.152     ; 0.322      ;
; 0.391 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.169      ; 0.674      ;
; 0.392 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.169      ; 0.675      ;
; 0.393 ; Sram_CIC_3:inst1|add_count[17]                     ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.200      ; 0.707      ;
; 0.393 ; Sram_CIC_3:inst1|add_count[16]                     ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.200      ; 0.707      ;
; 0.395 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.169      ; 0.678      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.escritura      ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.167      ; 0.684      ;
; 0.408 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.163      ; 0.685      ;
; 0.409 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.196      ; 0.719      ;
; 0.410 ; Sram_CIC_3:inst1|add_count[6]                      ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.196      ; 0.720      ;
; 0.413 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.692      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.694      ;
; 0.417 ; CIC_SRAM_controller_UART:inst|count_mem[6]         ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.163      ; 0.694      ;
; 0.422 ; Sram_CIC_3:inst1|add_count[4]                      ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.197      ; 0.733      ;
; 0.423 ; Sram_CIC_3:inst1|data_reg[5]                       ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.197      ; 0.734      ;
; 0.424 ; Sram_CIC_3:inst1|data_reg[6]                       ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.197      ; 0.735      ;
; 0.424 ; Sram_CIC_3:inst1|data_reg[7]                       ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.197      ; 0.735      ;
; 0.428 ; Sram_CIC_3:inst1|data_reg[1]                       ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.197      ; 0.739      ;
; 0.429 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.161      ; 0.704      ;
; 0.431 ; CIC_SRAM_controller_UART:inst|state.errase         ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.161      ; 0.706      ;
; 0.432 ; Sram_CIC_3:inst1|add_count[8]                      ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.197      ; 0.743      ;
; 0.435 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[14]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.929      ;
; 0.435 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[13]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.929      ;
; 0.435 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[12]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.929      ;
; 0.435 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[11]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.929      ;
; 0.435 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[10]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.929      ;
; 0.435 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[9]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.929      ;
; 0.435 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|DATA_OUT[8]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.929      ;
; 0.437 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.195      ; 0.746      ;
; 0.438 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.195      ; 0.747      ;
; 0.438 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.195      ; 0.747      ;
; 0.439 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.195      ; 0.748      ;
; 0.442 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.724      ;
; 0.443 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.725      ;
; 0.447 ; Sram_CIC_3:inst1|add_count[14]                     ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.200      ; 0.761      ;
; 0.448 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.162      ; 0.724      ;
; 0.453 ; Sram_CIC_3:inst1|add_count[15]                     ; sram:inst3|SRAM_ADDR[15]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.194      ; 0.761      ;
; 0.454 ; Sram_CIC_3:inst1|add_count[5]                      ; sram:inst3|SRAM_ADDR[5]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.197      ; 0.765      ;
; 0.456 ; Sram_CIC_3:inst1|data_reg[2]                       ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.196      ; 0.766      ;
; 0.462 ; Sram_CIC_3:inst1|add_count[19]                     ; sram:inst3|SRAM_ADDR[19]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.194      ; 0.770      ;
; 0.465 ; Sram_CIC_3:inst1|data_reg[4]                       ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.196      ; 0.775      ;
; 0.465 ; CIC_SRAM_controller_UART:inst|state.trigger_camara ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.747      ;
; 0.470 ; Sram_CIC_3:inst1|data_reg[0]                       ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.196      ; 0.780      ;
; 0.472 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.196      ; 0.782      ;
; 0.472 ; Sram_CIC_3:inst1|state.escritura                   ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.196      ; 0.782      ;
; 0.472 ; Sram_CIC_3:inst1|data_reg[3]                       ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.196      ; 0.782      ;
; 0.473 ; CIC_SRAM_controller_UART:inst|count_mem[0]         ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.163      ; 0.750      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[14]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.970      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[13]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.970      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[12]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.970      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[11]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.970      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[10]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.970      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[9]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.970      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.UART_terminado ; sram:inst3|DATA_OUT[8]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.380      ; 0.970      ;
; 0.480 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.759      ;
; 0.482 ; CIC_SRAM_controller_UART:inst|state.UART_mandando  ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.761      ;
; 0.483 ; Sram_CIC_3:inst1|add_count[0]                      ; sram:inst3|SRAM_ADDR[0]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.197      ; 0.794      ;
; 0.485 ; CIC_SRAM_controller_UART:inst|count_mem[7]         ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.160      ; 0.759      ;
; 0.487 ; Sram_CIC_3:inst1|add_count[9]                      ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.194      ; 0.795      ;
+-------+----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                           ;
+-------+----------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.181 ; Sram_CIC_3:inst1|add_count[0]    ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sram_CIC_3:inst1|state.idle      ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sram_CIC_3:inst1|state.fin       ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[18]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[17]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.306 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.432      ;
; 0.361 ; Sram_CIC_3:inst1|add_count[8]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.487      ;
; 0.362 ; Sram_CIC_3:inst1|add_count[11]   ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.488      ;
; 0.369 ; Sram_CIC_3:inst1|add_count[19]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.495      ;
; 0.448 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[18]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.576      ;
; 0.455 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.583      ;
; 0.457 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.586      ;
; 0.459 ; Sram_CIC_3:inst1|add_count[17]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Sram_CIC_3:inst1|add_count[17]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.510 ; Sram_CIC_3:inst1|add_count[8]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.636      ;
; 0.511 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; Sram_CIC_3:inst1|add_count[16]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.642      ;
; 0.520 ; Sram_CIC_3:inst1|add_count[11]   ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.646      ;
; 0.521 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.649      ;
; 0.521 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.649      ;
; 0.523 ; Sram_CIC_3:inst1|add_count[11]   ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.649      ;
; 0.524 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.652      ;
; 0.524 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.652      ;
; 0.525 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.651      ;
; 0.527 ; Sram_CIC_3:inst1|add_count[15]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; Sram_CIC_3:inst1|add_count[3]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; Sram_CIC_3:inst1|add_count[1]    ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.654      ;
; 0.534 ; Sram_CIC_3:inst1|add_count[0]    ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.661      ;
; 0.545 ; Sram_CIC_3:inst1|state.escritura ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.238      ; 0.867      ;
; 0.571 ; Sram_CIC_3:inst1|add_count[8]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.699      ;
; 0.574 ; Sram_CIC_3:inst1|add_count[8]    ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.702      ;
; 0.576 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.704      ;
; 0.577 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.704      ;
; 0.579 ; Sram_CIC_3:inst1|add_count[6]    ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.707      ;
; 0.579 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.705      ;
; 0.580 ; Sram_CIC_3:inst1|add_count[10]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; Sram_CIC_3:inst1|add_count[4]    ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; Sram_CIC_3:inst1|add_count[12]   ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; Sram_CIC_3:inst1|add_count[2]    ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.582 ; Sram_CIC_3:inst1|add_count[14]   ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.708      ;
; 0.586 ; Sram_CIC_3:inst1|add_count[11]   ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.712      ;
; 0.587 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.715      ;
; 0.587 ; Sram_CIC_3:inst1|add_count[9]    ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.715      ;
; 0.588 ; Sram_CIC_3:inst1|add_count[5]    ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.716      ;
; 0.589 ; Sram_CIC_3:inst1|add_count[11]   ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.715      ;
; 0.590 ; Sram_CIC_3:inst1|add_count[7]    ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 0.718      ;
; 0.590 ; Sram_CIC_3:inst1|add_count[13]   ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.716      ;
+-------+----------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.181 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.193 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.326      ;
; 0.209 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.334      ;
; 0.212 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.102      ; 0.418      ;
; 0.253 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.379      ;
; 0.272 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.001      ; 0.387      ;
; 0.281 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.001      ; 0.396      ;
; 0.282 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.001      ; 0.397      ;
; 0.284 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.410      ;
; 0.284 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.410      ;
; 0.286 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.419      ;
; 0.287 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.420      ;
; 0.296 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.422      ;
; 0.298 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.431      ;
; 0.304 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.431      ;
; 0.319 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.102      ; 0.525      ;
; 0.322 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.447      ;
; 0.329 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.455      ;
; 0.330 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.456      ;
; 0.345 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.471      ;
; 0.345 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.470      ;
; 0.352 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.001      ; 0.467      ;
; 0.358 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.491      ;
; 0.364 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.001      ; 0.479      ;
; 0.364 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.001      ; 0.479      ;
; 0.365 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.001      ; 0.480      ;
; 0.366 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 1.594      ; 2.169      ;
; 0.368 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.040      ; 0.492      ;
; 0.368 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.001      ; 0.483      ;
; 0.378 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.511      ;
; 0.429 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.555      ;
; 0.432 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.558      ;
; 0.435 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.568      ;
; 0.436 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.569      ;
; 0.439 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.565      ;
; 0.444 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.577      ;
; 0.446 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.580      ;
; 0.448 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 1.594      ; 2.252      ;
; 0.451 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.577      ;
; 0.456 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.589      ;
; 0.459 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.592      ;
; 0.466 ; UART_TX:inst6|r_TX_Done                                              ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.591      ;
; 0.472 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.598      ;
; 0.474 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.599      ;
; 0.474 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.600      ;
; 0.477 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.603      ;
; 0.480 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.606      ;
; 0.481 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.607      ;
; 0.486 ; UART_TX:inst6|r_TX_Data[3]                                           ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.612      ;
; 0.489 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.615      ;
; 0.498 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.631      ;
; 0.499 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.632      ;
; 0.501 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.634      ;
; 0.502 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.628      ;
; 0.502 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.635      ;
; 0.504 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.630      ;
; 0.507 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.640      ;
; 0.507 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.633      ;
; 0.508 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.635      ;
; 0.509 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.636      ;
; 0.510 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.643      ;
; 0.510 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.643      ;
; 0.513 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.646      ;
; 0.523 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.046      ; 0.653      ;
; 0.527 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.660      ;
; 0.529 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.655      ;
; 0.540 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; -0.138     ; 0.486      ;
; 0.564 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.697      ;
; 0.567 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.700      ;
; 0.569 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.040      ; 0.693      ;
; 0.573 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.706      ;
; 0.576 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.049      ; 0.709      ;
; 0.588 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.715      ;
; 0.596 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.233      ; 0.913      ;
; 0.596 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.233      ; 0.913      ;
; 0.596 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.233      ; 0.913      ;
; 0.596 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.233      ; 0.913      ;
; 0.596 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.233      ; 0.913      ;
; 0.596 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.233      ; 0.913      ;
; 0.596 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.233      ; 0.913      ;
; 0.612 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.738      ;
; 0.615 ; UART_TX:inst6|r_TX_Data[6]                                           ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.741      ;
; 0.618 ; UART_TX:inst6|r_TX_Data[2]                                           ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.744      ;
; 0.623 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.749      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.316 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.424      ;
; 0.317 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.427      ;
; 0.321 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.429      ;
; 0.327 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.435      ;
; 0.327 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.435      ;
; 0.329 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.437      ;
; 0.331 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.439      ;
; 0.333 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.441      ;
; 0.379 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.487      ;
; 0.387 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.495      ;
; 0.389 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.497      ;
; 0.390 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.498      ;
; 0.396 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.504      ;
; 0.396 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.504      ;
; 0.396 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.504      ;
; 0.397 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.505      ;
; 0.402 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.510      ;
; 0.441 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.584      ;
; 0.462 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.573      ;
; 0.463 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.574      ;
; 0.464 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.575      ;
; 0.469 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.578      ;
; 0.475 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.586      ;
; 0.475 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.584      ;
; 0.476 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.585      ;
; 0.481 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.590      ;
; 0.486 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.597      ;
; 0.489 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.600      ;
; 0.491 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.092      ; 0.667      ;
; 0.493 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.024      ; 0.601      ;
; 0.496 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.639      ;
; 0.499 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.064      ; 0.647      ;
; 0.504 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.647      ;
; 0.507 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.650      ;
; 0.513 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.656      ;
; 0.523 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.666      ;
; 0.525 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.636      ;
; 0.526 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.637      ;
; 0.527 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.638      ;
; 0.529 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.640      ;
; 0.530 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.641      ;
; 0.532 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.641      ;
; 0.534 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.645      ;
; 0.535 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.644      ;
; 0.537 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.648      ;
; 0.537 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.646      ;
; 0.538 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.649      ;
; 0.538 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.647      ;
; 0.540 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.651      ;
; 0.541 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.652      ;
; 0.542 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.653      ;
; 0.543 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.654      ;
; 0.544 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.653      ;
; 0.547 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.656      ;
; 0.552 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.663      ;
; 0.553 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.662      ;
; 0.553 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.662      ;
; 0.553 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.662      ;
; 0.554 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.663      ;
; 0.556 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.665      ;
; 0.556 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.665      ;
; 0.556 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.665      ;
; 0.557 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.666      ;
; 0.559 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.702      ;
; 0.562 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.705      ;
; 0.563 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.706      ;
; 0.570 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.713      ;
; 0.573 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.716      ;
; 0.576 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.719      ;
; 0.579 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.722      ;
; 0.586 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.729      ;
; 0.589 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.732      ;
; 0.592 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.703      ;
; 0.593 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.704      ;
; 0.596 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.707      ;
; 0.598 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.707      ;
; 0.600 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.711      ;
; 0.600 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.709      ;
; 0.601 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.710      ;
; 0.603 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.714      ;
; 0.603 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.712      ;
; 0.604 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.715      ;
; 0.606 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.717      ;
; 0.607 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.718      ;
; 0.609 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.027      ; 0.720      ;
; 0.610 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.719      ;
; 0.613 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.722      ;
; 0.619 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.728      ;
; 0.619 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.728      ;
; 0.619 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.728      ;
; 0.620 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.729      ;
; 0.622 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.731      ;
; 0.622 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.731      ;
; 0.623 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.025      ; 0.732      ;
; 0.625 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.768      ;
; 0.626 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.769      ;
; 0.628 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.771      ;
; 0.629 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.059      ; 0.772      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -0.261 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.105     ; 1.143      ;
; -0.261 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.105     ; 1.143      ;
; -0.260 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.099     ; 1.148      ;
; -0.259 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.102     ; 1.144      ;
; -0.259 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.102     ; 1.144      ;
; -0.259 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.102     ; 1.144      ;
; -0.259 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.102     ; 1.144      ;
; -0.259 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.102     ; 1.144      ;
; -0.259 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.102     ; 1.144      ;
; -0.259 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.102     ; 1.144      ;
; -0.259 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.102     ; 1.144      ;
; -0.259 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.102     ; 1.144      ;
; -0.259 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.102     ; 1.144      ;
; -0.241 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 1.128      ;
; -0.241 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 1.128      ;
; -0.241 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 1.128      ;
; -0.241 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 1.128      ;
; -0.241 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 1.128      ;
; -0.241 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 1.128      ;
; -0.241 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 1.128      ;
; -0.241 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 1.128      ;
; -0.209 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.104     ; 1.092      ;
; -0.209 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.104     ; 1.092      ;
; -0.209 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.104     ; 1.092      ;
; -0.209 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.104     ; 1.092      ;
; -0.209 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.104     ; 1.092      ;
; -0.209 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.104     ; 1.092      ;
; -0.209 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.104     ; 1.092      ;
; -0.209 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.104     ; 1.092      ;
; -0.209 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.104     ; 1.092      ;
; -0.081 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; 0.089      ; 1.157      ;
; -0.069 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.102     ; 0.954      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.193 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.232     ; 0.948      ;
; -0.193 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.232     ; 0.948      ;
; -0.193 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.232     ; 0.948      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.185 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.229     ; 0.943      ;
; -0.134 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.230     ; 0.891      ;
; -0.134 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.230     ; 0.891      ;
; -0.134 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.230     ; 0.891      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                                      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.142 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.527      ; 1.146      ;
; -0.092 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.130      ;
; -0.092 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.130      ;
; -0.092 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.130      ;
; -0.092 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.130      ;
; -0.092 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.130      ;
; -0.092 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.130      ;
; -0.092 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.130      ;
; -0.092 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.130      ;
; -0.092 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.130      ;
; -0.092 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.130      ;
; 0.142  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 0.888      ;
; 0.142  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 0.888      ;
; 0.142  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 0.888      ;
; 0.142  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 0.888      ;
; 0.142  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 0.888      ;
; 0.142  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 0.888      ;
; 0.142  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 0.888      ;
; 0.142  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 0.888      ;
; 0.142  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 0.888      ;
; 0.142  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.553      ; 0.888      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                           ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.170 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.030      ; 0.837      ;
; 0.170 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.030      ; 0.837      ;
; 0.172 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 0.837      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 0.734      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.262 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.082      ; 0.807      ;
; 0.262 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.082      ; 0.807      ;
; 0.262 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.082      ; 0.807      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.080      ; 0.757      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.230      ; 0.645      ;
; 0.361 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.232      ; 0.697      ;
; 0.361 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.232      ; 0.697      ;
; 0.361 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.232      ; 0.697      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                            ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.632      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.166      ; 0.717      ;
; 0.438 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.717      ;
; 0.438 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.717      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.700      ; 0.790      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.700      ; 0.790      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.700      ; 0.790      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.700      ; 0.790      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.700      ; 0.790      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.700      ; 0.790      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.700      ; 0.790      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.700      ; 0.790      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.700      ; 0.790      ;
; 0.476 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.700      ; 0.790      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.003      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.003      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.003      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.003      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.003      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.003      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.003      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.003      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.003      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.003      ;
; 0.725 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.672      ; 1.011      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 0.673 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.240      ; 1.017      ;
; 0.708 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.853      ;
; 0.822 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.965      ;
; 0.822 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.965      ;
; 0.822 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.965      ;
; 0.822 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.965      ;
; 0.822 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.965      ;
; 0.822 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.965      ;
; 0.822 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.965      ;
; 0.822 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.965      ;
; 0.822 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.965      ;
; 0.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 1.001      ;
; 0.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 1.001      ;
; 0.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 1.001      ;
; 0.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 1.001      ;
; 0.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 1.001      ;
; 0.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 1.001      ;
; 0.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 1.001      ;
; 0.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 1.001      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 1.010      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 1.010      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 1.010      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 1.010      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 1.010      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 1.010      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 1.010      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 1.010      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 1.010      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 1.010      ;
; 0.869 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.038      ; 1.011      ;
; 0.869 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.044      ; 1.017      ;
; 0.869 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.038      ; 1.011      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.769 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.080     ; 0.793      ;
; 0.769 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.080     ; 0.793      ;
; 0.769 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.080     ; 0.793      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.822 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.079     ; 0.847      ;
; 0.831 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.082     ; 0.853      ;
; 0.831 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.082     ; 0.853      ;
; 0.831 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.082     ; 0.853      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.599 ns




+--------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                            ;
+-----------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                ; -5.579   ; -0.014 ; -1.519   ; 0.311   ; -3.000              ;
;  CIC_SRAM_controller_UART:inst|clk_25                           ; -3.689   ; 0.173  ; N/A      ; N/A     ; -1.285              ;
;  Clk_50                                                         ; -1.891   ; 0.179  ; -0.700   ; 0.352   ; -3.000              ;
;  Pix_clk                                                        ; -2.391   ; 0.316  ; -1.453   ; 0.476   ; -3.000              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.361   ; -0.014 ; -0.457   ; 0.311   ; -1.285              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.864   ; 0.174  ; -1.382   ; 0.769   ; -1.285              ;
;  Sram_CIC_3:inst1|clk_int                                       ; -5.579   ; 0.181  ; -1.519   ; 0.673   ; -1.285              ;
;  divisor:inst2|clk_int                                          ; -3.214   ; 0.181  ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                 ; -649.976 ; -0.014 ; -111.587 ; 0.0     ; -347.81             ;
;  CIC_SRAM_controller_UART:inst|clk_25                           ; -97.962  ; 0.000  ; N/A      ; N/A     ; -42.405             ;
;  Clk_50                                                         ; -97.674  ; 0.000  ; -9.693   ; 0.000   ; -92.950             ;
;  Pix_clk                                                        ; -62.278  ; 0.000  ; -24.833  ; 0.000   ; -40.265             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -24.236  ; -0.014 ; -5.739   ; 0.000   ; -30.840             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -31.000  ; 0.000  ; -24.438  ; 0.000   ; -25.700             ;
;  Sram_CIC_3:inst1|clk_int                                       ; -278.375 ; 0.000  ; -46.884  ; 0.000   ; -68.105             ;
;  divisor:inst2|clk_int                                          ; -58.451  ; 0.000  ; N/A      ; N/A     ; -47.545             ;
+-----------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Clk_camara     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sca            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Reset_camara   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_errase     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lectura    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trigger_camara ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_SDA        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sda            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Line_valid              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Frame_valid             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2308     ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25                           ; 44       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; 3        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 273      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 11       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Clk_50                                                         ; 37       ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int                                          ; 10       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; divisor:inst2|clk_int                                          ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 344      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 124      ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 29       ; 0        ; 0        ; 0        ;
; Pix_clk                                                        ; Sram_CIC_3:inst1|clk_int                                       ; 0        ; 1793     ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; 916      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2308     ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25                           ; 44       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; 3        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 273      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 11       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Clk_50                                                         ; 37       ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int                                          ; 10       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; divisor:inst2|clk_int                                          ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 344      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 124      ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 29       ; 0        ; 0        ; 0        ;
; Pix_clk                                                        ; Sram_CIC_3:inst1|clk_int                                       ; 0        ; 1793     ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; 916      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 32       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 32       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 228   ; 228  ;
; Unconstrained Output Ports      ; 76    ; 76   ;
; Unconstrained Output Port Paths ; 121   ; 121  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; Target                                                         ; Clock                                                          ; Type ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; Base ; Constrained ;
; Clk_50                                                         ; Clk_50                                                         ; Base ; Constrained ;
; Pix_clk                                                        ; Pix_clk                                                        ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; Constrained ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; Base ; Constrained ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; Base ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Aug 22 16:48:00 2024
Info: Command: quartus_sta Sram_CIC -c Sram_CIC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Sram_CIC_3:inst1|clk_int Sram_CIC_3:inst1|clk_int
    Info (332105): create_clock -period 1.000 -name Pix_clk Pix_clk
    Info (332105): create_clock -period 1.000 -name CIC_SRAM_controller_UART:inst|clk_25 CIC_SRAM_controller_UART:inst|clk_25
    Info (332105): create_clock -period 1.000 -name divisor:inst2|clk_int divisor:inst2|clk_int
    Info (332105): create_clock -period 1.000 -name Clk_50 Clk_50
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int_2 Programador_controlador_block:inst5|controlador:inst|clk_int_2
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int Programador_controlador_block:inst5|controlador:inst|clk_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.579            -278.375 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -3.689             -97.962 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -3.214             -58.451 divisor:inst2|clk_int 
    Info (332119):    -2.391             -62.278 Pix_clk 
    Info (332119):    -2.361             -24.236 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.891             -97.674 Clk_50 
    Info (332119):    -1.864             -31.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.051
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.051               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.386               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.387               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.389               0.000 Clk_50 
    Info (332119):     0.402               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.402               0.000 divisor:inst2|clk_int 
    Info (332119):     0.692               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.519             -46.884 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.453             -24.833 Pix_clk 
    Info (332119):    -1.382             -24.438 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.700              -9.693 Clk_50 
    Info (332119):    -0.457              -5.739 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.695
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.695               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.877               0.000 Clk_50 
    Info (332119):     1.307               0.000 Pix_clk 
    Info (332119):     1.486               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     1.620               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.950 Clk_50 
    Info (332119):    -3.000             -40.265 Pix_clk 
    Info (332119):    -1.285             -68.105 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.285             -47.545 divisor:inst2|clk_int 
    Info (332119):    -1.285             -42.405 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.088            -254.093 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -3.268             -86.197 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -2.864             -49.950 divisor:inst2|clk_int 
    Info (332119):    -2.085             -20.485 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -2.055             -55.187 Pix_clk 
    Info (332119):    -1.619             -26.106 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -1.607             -82.265 Clk_50 
Info (332146): Worst-case hold slack is 0.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.043               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.338               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.340               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.348               0.000 Clk_50 
    Info (332119):     0.353               0.000 divisor:inst2|clk_int 
    Info (332119):     0.354               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.632               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.287             -39.534 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.238             -20.858 Pix_clk 
    Info (332119):    -1.155             -20.409 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.507              -6.426 Clk_50 
    Info (332119):    -0.305              -3.483 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.627
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.627               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.775               0.000 Clk_50 
    Info (332119):     1.208               0.000 Pix_clk 
    Info (332119):     1.375               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     1.476               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.950 Clk_50 
    Info (332119):    -3.000             -40.265 Pix_clk 
    Info (332119):    -1.285             -68.105 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.285             -47.545 divisor:inst2|clk_int 
    Info (332119):    -1.285             -42.405 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.811
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.811            -140.048 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.269             -31.631 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.029             -10.872 divisor:inst2|clk_int 
    Info (332119):    -0.783             -14.603 Clk_50 
    Info (332119):    -0.637             -12.845 Pix_clk 
    Info (332119):    -0.615              -4.456 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.421              -5.631 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is -0.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.014              -0.014 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.173               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.174               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.179               0.000 Clk_50 
    Info (332119):     0.181               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.181               0.000 divisor:inst2|clk_int 
    Info (332119):     0.316               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -0.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.261              -7.331 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -0.193              -3.201 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.142              -1.062 Pix_clk 
    Info (332119):     0.170               0.000 Clk_50 
    Info (332119):     0.262               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.352               0.000 Clk_50 
    Info (332119):     0.476               0.000 Pix_clk 
    Info (332119):     0.673               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.769               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -77.492 Clk_50 
    Info (332119):    -3.000             -40.057 Pix_clk 
    Info (332119):    -1.000             -53.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.000             -37.000 divisor:inst2|clk_int 
    Info (332119):    -1.000             -33.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.000             -24.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.000             -20.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.599 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Thu Aug 22 16:48:06 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


