

================================================================
== Vitis HLS Report for 'RNI_Pipeline_VITIS_LOOP_33_2'
================================================================
* Date:           Wed Apr  3 19:21:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.472 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_2  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.47>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_buffer_data_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_buffer_data"   --->   Operation 5 'read' 'input_buffer_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [src/RNI.cpp:35]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln33 = icmp_eq  i4 %i_2, i4 8" [src/RNI.cpp:33]   --->   Operation 10 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln33 = add i4 %i_2, i4 1" [src/RNI.cpp:33]   --->   Operation 11 'add' 'add_ln33' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc.split, void %VITIS_LOOP_42_3.exitStub" [src/RNI.cpp:33]   --->   Operation 12 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i_2" [src/RNI.cpp:35]   --->   Operation 13 'zext' 'i_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/RNI.cpp:33]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/RNI.cpp:33]   --->   Operation 15 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i4 %i_2" [src/RNI.cpp:35]   --->   Operation 16 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %trunc_ln35" [src/RNI.cpp:35]   --->   Operation 17 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.14ns)   --->   "%lshr_ln35 = lshr i8 %input_buffer_data_read, i8 %zext_ln35" [src/RNI.cpp:35]   --->   Operation 18 'lshr' 'lshr_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i8 %lshr_ln35" [src/RNI.cpp:35]   --->   Operation 19 'trunc' 'trunc_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_list_addr = getelementptr i1 %input_list, i64 0, i64 %i_cast" [src/RNI.cpp:35]   --->   Operation 20 'getelementptr' 'input_list_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%store_ln35 = store i1 %trunc_ln35_1, i3 %input_list_addr" [src/RNI.cpp:35]   --->   Operation 21 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln33 = store i4 %add_ln33, i4 %i" [src/RNI.cpp:33]   --->   Operation 22 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc" [src/RNI.cpp:33]   --->   Operation 23 'br' 'br_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.472ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0.000 ns)
	'load' operation ('i', src/RNI.cpp:35) on local variable 'i' [8]  (0.000 ns)
	'lshr' operation ('lshr_ln35', src/RNI.cpp:35) [19]  (3.150 ns)
	'store' operation ('store_ln35', src/RNI.cpp:35) of variable 'trunc_ln35_1', src/RNI.cpp:35 on array 'input_list' [22]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
