<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p792" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_792{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_792{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_792{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_792{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_792{left:145px;bottom:879px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t6_792{left:145px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t7_792{left:145px;bottom:835px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t8_792{left:145px;bottom:818px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t9_792{left:145px;bottom:801px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ta_792{left:145px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.08px;}
#tb_792{left:145px;bottom:768px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tc_792{left:145px;bottom:739px;}
#td_792{left:182px;bottom:739px;letter-spacing:-0.12px;word-spacing:-0.26px;}
#te_792{left:598px;bottom:739px;letter-spacing:-0.16px;word-spacing:-0.23px;}
#tf_792{left:182px;bottom:722px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tg_792{left:257px;bottom:722px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#th_792{left:145px;bottom:693px;}
#ti_792{left:182px;bottom:693px;letter-spacing:-0.11px;word-spacing:-0.78px;}
#tj_792{left:182px;bottom:676px;letter-spacing:-0.11px;}
#tk_792{left:145px;bottom:647px;}
#tl_792{left:182px;bottom:647px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tm_792{left:182px;bottom:630px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#tn_792{left:145px;bottom:601px;}
#to_792{left:182px;bottom:601px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tp_792{left:145px;bottom:574px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tq_792{left:80px;bottom:531px;letter-spacing:0.13px;}
#tr_792{left:145px;bottom:531px;letter-spacing:0.12px;word-spacing:0.03px;}
#ts_792{left:145px;bottom:504px;letter-spacing:-0.11px;}
#tt_792{left:145px;bottom:475px;}
#tu_792{left:182px;bottom:475px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#tv_792{left:205px;bottom:475px;letter-spacing:-0.15px;}
#tw_792{left:282px;bottom:475px;letter-spacing:-0.12px;word-spacing:-0.39px;}
#tx_792{left:182px;bottom:458px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_792{left:145px;bottom:429px;}
#tz_792{left:182px;bottom:429px;letter-spacing:-0.12px;word-spacing:0.09px;}
#t10_792{left:206px;bottom:429px;letter-spacing:-0.11px;}
#t11_792{left:287px;bottom:429px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t12_792{left:182px;bottom:412px;letter-spacing:-0.1px;}
#t13_792{left:182px;bottom:395px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t14_792{left:145px;bottom:368px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t15_792{left:145px;bottom:351px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t16_792{left:145px;bottom:334px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t17_792{left:145px;bottom:317px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t18_792{left:145px;bottom:300px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t19_792{left:145px;bottom:273px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_792{left:145px;bottom:257px;letter-spacing:-0.01px;}
#t1b_792{left:247px;bottom:257px;letter-spacing:-0.06px;}
#t1c_792{left:293px;bottom:256px;}
#t1d_792{left:145px;bottom:229px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1e_792{left:479px;bottom:229px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1f_792{left:623px;bottom:229px;letter-spacing:-0.12px;word-spacing:-0.01px;}

.s1_792{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_792{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_792{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_792{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s5_792{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s6_792{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts792" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg792Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg792" style="-webkit-user-select: none;"><object width="825" height="990" data="792/792.svg" type="image/svg+xml" id="pdf792" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_792" class="t s1_792">Caches and Write Buffers </span>
<span id="t2_792" class="t s2_792">B6-8 </span><span id="t3_792" class="t s1_792">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_792" class="t s2_792">ARM DDI 0100I </span>
<span id="t5_792" class="t s3_792">Write-through caches can cause the processor to stall if it can generate data stores faster than they can be </span>
<span id="t6_792" class="t s3_792">processed by the write buffer. The result is reduced system performance. </span>
<span id="t7_792" class="t s3_792">Write-back caches only store to main memory when a cache line is re-allocated, even if many stores have </span>
<span id="t8_792" class="t s3_792">occurred to the cache line. Because of this, write-back caches normally generate fewer stores to main </span>
<span id="t9_792" class="t s3_792">memory than write-through caches. This reduces the cache to main memory bandwidth requirement, and </span>
<span id="ta_792" class="t s3_792">helps to alleviate the problem described above for write-through caches. However, write-back caches have </span>
<span id="tb_792" class="t s3_792">a number of drawbacks, including: </span>
<span id="tc_792" class="t s3_792">• </span><span id="td_792" class="t s3_792">longer-lasting discrepancies between cache and main memory contents (see </span><span id="te_792" class="t s4_792">Memory coherency and </span>
<span id="tf_792" class="t s4_792">access issues </span><span id="tg_792" class="t s3_792">on page B2-20) </span>
<span id="th_792" class="t s3_792">• </span><span id="ti_792" class="t s3_792">a longer worst-case sequence of main memory operations before a data load can be completed, which </span>
<span id="tj_792" class="t s3_792">can increase the worst-case interrupt latency of the system </span>
<span id="tk_792" class="t s3_792">• </span><span id="tl_792" class="t s3_792">cache cleaning might be necessary for correctness reasons as part of a cache and memory </span>
<span id="tm_792" class="t s3_792">management policy </span>
<span id="tn_792" class="t s3_792">• </span><span id="to_792" class="t s3_792">increased complexity of implementation. </span>
<span id="tp_792" class="t s3_792">Some write-back caches allow a choice to be made between write-back and write-through behavior. </span>
<span id="tq_792" class="t s5_792">B6.3.3 </span><span id="tr_792" class="t s5_792">Read-allocate or write-allocate caches </span>
<span id="ts_792" class="t s3_792">There are two common techniques to deal with a cache miss on a data store access: </span>
<span id="tt_792" class="t s3_792">• </span><span id="tu_792" class="t s3_792">In a </span><span id="tv_792" class="t s4_792">read-allocate </span><span id="tw_792" class="t s3_792">cache, the data is simply stored to main memory. Cache lines are only allocated to </span>
<span id="tx_792" class="t s3_792">memory locations when data is read/loaded, not when it is written/stored. </span>
<span id="ty_792" class="t s3_792">• </span><span id="tz_792" class="t s3_792">In a </span><span id="t10_792" class="t s4_792">write-allocate </span><span id="t11_792" class="t s3_792">cache, a cache line is allocated to the data, and the current contents of main </span>
<span id="t12_792" class="t s3_792">memory are read into it, then the data is written to the cache line. (It can also be written to main </span>
<span id="t13_792" class="t s3_792">memory, depending on whether the cache is write-through or write-back.) </span>
<span id="t14_792" class="t s3_792">The main advantages and disadvantages of these techniques are performance-related. Compared with a </span>
<span id="t15_792" class="t s3_792">read-allocate cache, a write-allocate cache can generate extra main memory read accesses that would not </span>
<span id="t16_792" class="t s3_792">have otherwise occurred and/or save main memory accesses on subsequent stores because the data is now </span>
<span id="t17_792" class="t s3_792">in the cache. The balance between these depends mainly on the number and type of the load/store accesses </span>
<span id="t18_792" class="t s3_792">to the data concerned, and on whether the cache is write-through or write-back. </span>
<span id="t19_792" class="t s3_792">Prior to ARMv6, write-allocate or read-allocate caches used in an ARM memory system are </span>
<span id="t1a_792" class="t s6_792">IMPLEMENTATION </span><span id="t1b_792" class="t s6_792">DEFINED</span><span id="t1c_792" class="t s3_792">. </span>
<span id="t1d_792" class="t s3_792">VMSAv6 defines the cache allocation policy as described in </span><span id="t1e_792" class="t s4_792">C, B, and TEX Encodings </span><span id="t1f_792" class="t s3_792">on page B4-11. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
