{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579728450170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579728450176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 22 16:27:30 2020 " "Processing started: Wed Jan 22 16:27:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579728450176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728450176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_driver -c VGA_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_driver -c VGA_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728450176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579728450815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/mem_device.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/mem_device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_device-bhv " "Found design unit 1: mem_device-bhv" {  } { { "../mem_device.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462521 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_device " "Found entity 1: mem_device" {  } { { "../mem_device.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728462521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/vga_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/_uni/2019-2020/senior/vga driver/vga_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_LIB " "Found design unit 1: VGA_LIB" {  } { { "../vga_lib.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga_lib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728462526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-bhv " "Found design unit 1: vga-bhv" {  } { { "../vga.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462531 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728462531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/sync_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/sync_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_gen-bhv " "Found design unit 1: sync_gen-bhv" {  } { { "../sync_gen.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/sync_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462535 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_gen " "Found entity 1: sync_gen" {  } { { "../sync_gen.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/sync_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728462535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-bhv " "Found design unit 1: counter-bhv" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462539 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728462539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/color_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/color_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_split-bhv " "Found design unit 1: color_split-bhv" {  } { { "../color_split.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/color_split.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462543 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_split " "Found entity 1: color_split" {  } { { "../color_split.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/color_split.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728462543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-bhv " "Found design unit 1: clk_div-bhv" {  } { { "../clk_div.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/clk_div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462546 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../clk_div.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728462546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/addr_gen.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/addr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_gen-linear " "Found design unit 1: addr_gen-linear" {  } { { "../addr_gen.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/addr_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addr_gen-xy " "Found design unit 2: addr_gen-xy" {  } { { "../addr_gen.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/addr_gen.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462551 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "../addr_gen.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/addr_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728462551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r1p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r1p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r1p-SYN " "Found design unit 1: r1p-SYN" {  } { { "r1p.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/r1p.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462555 ""} { "Info" "ISGN_ENTITY_NAME" "1 r1p " "Found entity 1: r1p" {  } { { "r1p.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Quartus/r1p.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579728462555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728462555 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "i mem_device.vhd(24) " "VHDL error at mem_device.vhd(24): object \"i\" is used but not declared" {  } { { "../mem_device.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device.vhd" 24 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1579728462556 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "i mem_device.vhd(25) " "VHDL error at mem_device.vhd(25): object \"i\" is used but not declared" {  } { { "../mem_device.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device.vhd" 25 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1579728462556 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579728462697 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 22 16:27:42 2020 " "Processing ended: Wed Jan 22 16:27:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579728462697 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579728462697 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579728462697 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728462697 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579728463320 ""}
