Loading db file '/home/grads/b/biren150591/ECEN_654/filter/4_23/synth/netlist_Edit/osu018_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : Filter_IIR
Version: D-2010.03-SP2
Date   : Fri Apr 28 12:04:25 2017
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/grads/b/biren150591/ECEN_654/filter/4_23/synth/netlist_Edit/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  44.1068 mW   (49%)
  Net Switching Power  =  46.6573 mW   (51%)
                         ---------
Total Dynamic Power    =  90.7641 mW  (100%)

Cell Leakage Power     = 820.3018 nW

