Analysis & Synthesis report for UART_COMP_TEST
Wed Apr 20 01:13:43 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |UART_COMP_TEST|UART_TX_MY:uart_tx_unit|state_reg
  9. State Machine - |UART_COMP_TEST|UART_RX_MY:uart_rx_unit|Stan
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |UART_COMP_TEST
 15. Parameter Settings for User Entity Instance: BaudGenerator:baud_gen_unit
 16. Parameter Settings for User Entity Instance: UART_RX_MY:uart_rx_unit
 17. Parameter Settings for User Entity Instance: UART_TX_MY:uart_tx_unit
 18. Parameter Settings for User Entity Instance: Flag_buf:RX_Flag_buf_unit
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 20 01:13:43 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; UART_COMP_TEST                              ;
; Top-level Entity Name              ; UART_COMP_TEST                              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 118                                         ;
;     Total combinational functions  ; 102                                         ;
;     Dedicated logic registers      ; 63                                          ;
; Total registers                    ; 63                                          ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08DAF256C8GES   ;                    ;
; Top-level entity name                                                      ; UART_COMP_TEST     ; UART_COMP_TEST     ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                          ; Library ;
+------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------+---------+
; ../../Top-Level/UART_COMP_TEST.vhd ; yes             ; User VHDL File  ; C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_COMP_TEST.vhd ;         ;
; ../../Components/UART_TX_MY.vhd    ; yes             ; User VHDL File  ; C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd    ;         ;
; ../../Components/UART_RX_MY.vhd    ; yes             ; User VHDL File  ; C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_RX_MY.vhd    ;         ;
; ../../Components/Flag_buf.vhd      ; yes             ; User VHDL File  ; C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/Flag_buf.vhd      ;         ;
; ../../Components/BaudGenerator.vhd ; yes             ; User VHDL File  ; C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/BaudGenerator.vhd ;         ;
+------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 118       ;
;                                             ;           ;
; Total combinational functions               ; 102       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 54        ;
;     -- 3 input functions                    ; 21        ;
;     -- <=2 input functions                  ; 27        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 88        ;
;     -- arithmetic mode                      ; 14        ;
;                                             ;           ;
; Total registers                             ; 63        ;
;     -- Dedicated logic registers            ; 63        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 7         ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 63        ;
; Total fan-out                               ; 569       ;
; Average fan-out                             ; 3.18      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+----------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node       ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                         ; Library Name ;
+----------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------+--------------+
; |UART_COMP_TEST                  ; 102 (0)           ; 63 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 7    ; 0            ; 0          ; |UART_COMP_TEST                             ; work         ;
;    |BaudGenerator:baud_gen_unit| ; 13 (13)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_COMP_TEST|BaudGenerator:baud_gen_unit ; work         ;
;    |Flag_buf:RX_Flag_buf_unit|   ; 1 (1)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_COMP_TEST|Flag_buf:RX_Flag_buf_unit   ; work         ;
;    |UART_RX_MY:uart_rx_unit|     ; 42 (42)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_COMP_TEST|UART_RX_MY:uart_rx_unit     ; work         ;
;    |UART_TX_MY:uart_tx_unit|     ; 46 (46)           ; 21 (21)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART_COMP_TEST|UART_TX_MY:uart_tx_unit     ; work         ;
+----------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_COMP_TEST|UART_TX_MY:uart_tx_unit|state_reg                                                            ;
+---------------------------+----------------+---------------------------+----------------+-----------------+------------------+
; Name                      ; state_reg.stop ; state_reg.bit_parzystosci ; state_reg.dane ; state_reg.start ; state_reg.czekaj ;
+---------------------------+----------------+---------------------------+----------------+-----------------+------------------+
; state_reg.czekaj          ; 0              ; 0                         ; 0              ; 0               ; 0                ;
; state_reg.start           ; 0              ; 0                         ; 0              ; 1               ; 1                ;
; state_reg.dane            ; 0              ; 0                         ; 1              ; 0               ; 1                ;
; state_reg.bit_parzystosci ; 0              ; 1                         ; 0              ; 0               ; 1                ;
; state_reg.stop            ; 1              ; 0                         ; 0              ; 0               ; 1                ;
+---------------------------+----------------+---------------------------+----------------+-----------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |UART_COMP_TEST|UART_RX_MY:uart_rx_unit|Stan                                   ;
+----------------------+-----------+----------------------+-----------+------------+-------------+
; Name                 ; Stan.stop ; Stan.bit_parzystosci ; Stan.dane ; Stan.start ; Stan.czekaj ;
+----------------------+-----------+----------------------+-----------+------------+-------------+
; Stan.czekaj          ; 0         ; 0                    ; 0         ; 0          ; 0           ;
; Stan.start           ; 0         ; 0                    ; 0         ; 1          ; 1           ;
; Stan.dane            ; 0         ; 0                    ; 1         ; 0          ; 1           ;
; Stan.bit_parzystosci ; 0         ; 1                    ; 0         ; 0          ; 1           ;
; Stan.stop            ; 1         ; 0                    ; 0         ; 0          ; 1           ;
+----------------------+-----------+----------------------+-----------+------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                 ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------+------------------------+
; UART_TX_MY:uart_tx_unit|VParzystosc                ; UART_TX_MY:uart_tx_unit|VParzystosc ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                     ;                        ;
+----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 63    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 63    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 31    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; UART_TX_MY:uart_tx_unit|TX_reg         ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |UART_COMP_TEST|UART_TX_MY:uart_tx_unit|Dane_Reg[0] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |UART_COMP_TEST|UART_TX_MY:uart_tx_unit|Dane_Ctr[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |UART_COMP_TEST|UART_RX_MY:uart_rx_unit|Dane_Ctr[0] ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |UART_COMP_TEST|UART_RX_MY:uart_rx_unit|Baud_Ctr[1] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |UART_COMP_TEST|UART_TX_MY:uart_tx_unit|Baud_Ctr[0] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |UART_COMP_TEST|UART_TX_MY:uart_tx_unit|Selector4   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |UART_COMP_TEST|UART_RX_MY:uart_rx_unit|Selector3   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |UART_COMP_TEST ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; Dane_Bity      ; 8     ; Signed Integer                                        ;
; Preskaler      ; 65    ; Signed Integer                                        ;
; Preskaler_Bity ; 8     ; Signed Integer                                        ;
; FlagBuf_W      ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BaudGenerator:baud_gen_unit ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; preskaler_bity ; 8     ; Signed Integer                                  ;
; preskaler      ; 65    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX_MY:uart_rx_unit ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; dane_bity      ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TX_MY:uart_tx_unit ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; dane_bity      ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Flag_buf:RX_Flag_buf_unit ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; flagbuf_w      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ff         ; 63                          ;
;     CLR               ; 32                          ;
;     ENA CLR           ; 23                          ;
;     ENA CLR SCLR      ; 8                           ;
; cycloneiii_lcell_comb ; 104                         ;
;     arith             ; 14                          ;
;         2 data inputs ; 14                          ;
;     normal            ; 90                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 54                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Apr 20 01:13:19 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_COMP_TEST -c UART_COMP_TEST
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/adria/documents/workspace/quartus prime 15.1/uart_comprehensive/top-level/uart_comp_test.vhd
    Info (12022): Found design unit 1: UART_COMP_TEST-str_arch File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_COMP_TEST.vhd Line: 24
    Info (12023): Found entity 1: UART_COMP_TEST File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_COMP_TEST.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/adria/documents/workspace/quartus prime 15.1/uart_comprehensive/components/uart_tx_my.vhd
    Info (12022): Found design unit 1: UART_TX_MY-arch File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd Line: 21
    Info (12023): Found entity 1: UART_TX_MY File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/adria/documents/workspace/quartus prime 15.1/uart_comprehensive/components/uart_rx_my.vhd
    Info (12022): Found design unit 1: UART_RX_MY-arch File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_RX_MY.vhd Line: 23
    Info (12023): Found entity 1: UART_RX_MY File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_RX_MY.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/adria/documents/workspace/quartus prime 15.1/uart_comprehensive/components/flag_buf.vhd
    Info (12022): Found design unit 1: Flag_buf-arch File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/Flag_buf.vhd Line: 21
    Info (12023): Found entity 1: Flag_buf File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/Flag_buf.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/adria/documents/workspace/quartus prime 15.1/uart_comprehensive/components/baudgenerator.vhd
    Info (12022): Found design unit 1: BaudGenerator-arch File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/BaudGenerator.vhd Line: 17
    Info (12023): Found entity 1: BaudGenerator File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/BaudGenerator.vhd Line: 5
Info (12127): Elaborating entity "UART_COMP_TEST" for the top level hierarchy
Info (12129): Elaborating entity "BaudGenerator" using architecture "A:arch" for hierarchy "BaudGenerator:baud_gen_unit" File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_COMP_TEST.vhd Line: 39
Info (12129): Elaborating entity "UART_RX_MY" using architecture "A:arch" for hierarchy "UART_RX_MY:uart_rx_unit" File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_COMP_TEST.vhd Line: 47
Warning (10492): VHDL Process Statement warning at UART_RX_MY.vhd(110): signal "Bit_Par" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_RX_MY.vhd Line: 110
Warning (10492): VHDL Process Statement warning at UART_RX_MY.vhd(130): signal "Bit_Par" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_RX_MY.vhd Line: 130
Info (12129): Elaborating entity "UART_TX_MY" using architecture "A:arch" for hierarchy "UART_TX_MY:uart_tx_unit" File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_COMP_TEST.vhd Line: 61
Warning (10492): VHDL Process Statement warning at UART_TX_MY.vhd(98): signal "Bit_Par" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd Line: 98
Warning (10631): VHDL Process Statement warning at UART_TX_MY.vhd(49): inferring latch(es) for signal or variable "VParzystosc", which holds its previous value in one or more paths through the process File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd Line: 49
Info (10041): Inferred latch for "VParzystosc" at UART_TX_MY.vhd(49) File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd Line: 49
Info (12129): Elaborating entity "Flag_buf" using architecture "A:arch" for hierarchy "Flag_buf:RX_Flag_buf_unit" File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_COMP_TEST.vhd Line: 75
Info (13000): Registers with preset signals will power-up high File: C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd Line: 34
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 125 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 118 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 846 megabytes
    Info: Processing ended: Wed Apr 20 01:13:43 2016
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:49


