
LoRa_stm_v6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085d0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b8c  080086e0  080086e0  000096e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800926c  0800926c  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800926c  0800926c  0000a26c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009274  08009274  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009274  08009274  0000a274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009278  08009278  0000a278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800927c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  200001d8  08009450  0000b1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  08009450  0000b524  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bac8  00000000  00000000  0000b1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002406  00000000  00000000  00016cc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c08  00000000  00000000  000190d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000093f  00000000  00000000  00019cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a55  00000000  00000000  0001a617  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e066  00000000  00000000  0003306c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087311  00000000  00000000  000410d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c83e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000452c  00000000  00000000  000c8428  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000cc954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	080086c8 	.word	0x080086c8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	080086c8 	.word	0x080086c8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000bd4:	b4b0      	push	{r4, r5, r7}
 8000bd6:	b08f      	sub	sp, #60	@ 0x3c
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8000bdc:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8000be2:	2307      	movs	r3, #7
 8000be4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8000be8:	2307      	movs	r3, #7
 8000bea:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 8000bf4:	23ff      	movs	r3, #255	@ 0xff
 8000bf6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8000bfa:	2364      	movs	r3, #100	@ 0x64
 8000bfc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 8000c00:	2308      	movs	r3, #8
 8000c02:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	461d      	mov	r5, r3
 8000c08:	f107 040c 	add.w	r4, r7, #12
 8000c0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c14:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000c18:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	373c      	adds	r7, #60	@ 0x3c
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bcb0      	pop	{r4, r5, r7}
 8000c24:	4770      	bx	lr

08000c26 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b084      	sub	sp, #16
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
 8000c2e:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8000c30:	2101      	movs	r1, #1
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f000 fa1c 	bl	8001070 <LoRa_read>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	73bb      	strb	r3, [r7, #14]
	data = read;
 8000c3c:	7bbb      	ldrb	r3, [r7, #14]
 8000c3e:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d107      	bne.n	8000c56 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8000c46:	7bbb      	ldrb	r3, [r7, #14]
 8000c48:	f023 0307 	bic.w	r3, r3, #7
 8000c4c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2200      	movs	r2, #0
 8000c52:	61da      	str	r2, [r3, #28]
 8000c54:	e049      	b.n	8000cea <LoRa_gotoMode+0xc4>
	}else if (mode == STNBY_MODE){
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d10c      	bne.n	8000c76 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8000c5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c60:	f023 0307 	bic.w	r3, r3, #7
 8000c64:	b25b      	sxtb	r3, r3
 8000c66:	f043 0301 	orr.w	r3, r3, #1
 8000c6a:	b25b      	sxtb	r3, r3
 8000c6c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2201      	movs	r2, #1
 8000c72:	61da      	str	r2, [r3, #28]
 8000c74:	e039      	b.n	8000cea <LoRa_gotoMode+0xc4>
	}else if (mode == TRANSMIT_MODE){
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	2b03      	cmp	r3, #3
 8000c7a:	d10c      	bne.n	8000c96 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8000c7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c80:	f023 0307 	bic.w	r3, r3, #7
 8000c84:	b25b      	sxtb	r3, r3
 8000c86:	f043 0303 	orr.w	r3, r3, #3
 8000c8a:	b25b      	sxtb	r3, r3
 8000c8c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	2203      	movs	r2, #3
 8000c92:	61da      	str	r2, [r3, #28]
 8000c94:	e029      	b.n	8000cea <LoRa_gotoMode+0xc4>
	}else if (mode == RXCONTIN_MODE){
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	2b05      	cmp	r3, #5
 8000c9a:	d10c      	bne.n	8000cb6 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8000c9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ca0:	f023 0307 	bic.w	r3, r3, #7
 8000ca4:	b25b      	sxtb	r3, r3
 8000ca6:	f043 0305 	orr.w	r3, r3, #5
 8000caa:	b25b      	sxtb	r3, r3
 8000cac:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2205      	movs	r2, #5
 8000cb2:	61da      	str	r2, [r3, #28]
 8000cb4:	e019      	b.n	8000cea <LoRa_gotoMode+0xc4>
	}else if (mode == RXSINGLE_MODE){
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	2b06      	cmp	r3, #6
 8000cba:	d10c      	bne.n	8000cd6 <LoRa_gotoMode+0xb0>
		data = (read & 0xF8) | 0x06;
 8000cbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000cc0:	f023 0307 	bic.w	r3, r3, #7
 8000cc4:	b25b      	sxtb	r3, r3
 8000cc6:	f043 0306 	orr.w	r3, r3, #6
 8000cca:	b25b      	sxtb	r3, r3
 8000ccc:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2206      	movs	r2, #6
 8000cd2:	61da      	str	r2, [r3, #28]
 8000cd4:	e009      	b.n	8000cea <LoRa_gotoMode+0xc4>
	}else if (mode == CAD_MODE){  // Add this case
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	2b07      	cmp	r3, #7
 8000cda:	d106      	bne.n	8000cea <LoRa_gotoMode+0xc4>
		data = (read & 0xF8) | 0x07;
 8000cdc:	7bbb      	ldrb	r3, [r7, #14]
 8000cde:	f043 0307 	orr.w	r3, r3, #7
 8000ce2:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = CAD_MODE;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2207      	movs	r2, #7
 8000ce8:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8000cea:	7bfb      	ldrb	r3, [r7, #15]
 8000cec:	461a      	mov	r2, r3
 8000cee:	2101      	movs	r1, #1
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f000 f9d7 	bl	80010a4 <LoRa_write>
	//HAL_Delay(10);
}
 8000cf6:	bf00      	nop
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b084      	sub	sp, #16
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	60f8      	str	r0, [r7, #12]
 8000d06:	60b9      	str	r1, [r7, #8]
 8000d08:	603b      	str	r3, [r7, #0]
 8000d0a:	4613      	mov	r3, r2
 8000d0c:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	6818      	ldr	r0, [r3, #0]
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	889b      	ldrh	r3, [r3, #4]
 8000d16:	2200      	movs	r2, #0
 8000d18:	4619      	mov	r1, r3
 8000d1a:	f001 fd38 	bl	800278e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	6998      	ldr	r0, [r3, #24]
 8000d22:	88fa      	ldrh	r2, [r7, #6]
 8000d24:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d28:	68b9      	ldr	r1, [r7, #8]
 8000d2a:	f002 f9f5 	bl	8003118 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000d2e:	bf00      	nop
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	4618      	mov	r0, r3
 8000d36:	f002 fdf5 	bl	8003924 <HAL_SPI_GetState>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d1f7      	bne.n	8000d30 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	6998      	ldr	r0, [r3, #24]
 8000d44:	8b3a      	ldrh	r2, [r7, #24]
 8000d46:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d4a:	6839      	ldr	r1, [r7, #0]
 8000d4c:	f002 fb28 	bl	80033a0 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000d50:	bf00      	nop
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	699b      	ldr	r3, [r3, #24]
 8000d56:	4618      	mov	r0, r3
 8000d58:	f002 fde4 	bl	8003924 <HAL_SPI_GetState>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b01      	cmp	r3, #1
 8000d60:	d1f7      	bne.n	8000d52 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	6818      	ldr	r0, [r3, #0]
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	889b      	ldrh	r3, [r3, #4]
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f001 fd0e 	bl	800278e <HAL_GPIO_WritePin>
}
 8000d72:	bf00      	nop
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b084      	sub	sp, #16
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	60f8      	str	r0, [r7, #12]
 8000d82:	60b9      	str	r1, [r7, #8]
 8000d84:	603b      	str	r3, [r7, #0]
 8000d86:	4613      	mov	r3, r2
 8000d88:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	6818      	ldr	r0, [r3, #0]
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	889b      	ldrh	r3, [r3, #4]
 8000d92:	2200      	movs	r2, #0
 8000d94:	4619      	mov	r1, r3
 8000d96:	f001 fcfa 	bl	800278e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	6998      	ldr	r0, [r3, #24]
 8000d9e:	88fa      	ldrh	r2, [r7, #6]
 8000da0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000da4:	68b9      	ldr	r1, [r7, #8]
 8000da6:	f002 f9b7 	bl	8003118 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000daa:	bf00      	nop
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f002 fdb7 	bl	8003924 <HAL_SPI_GetState>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d1f7      	bne.n	8000dac <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	6998      	ldr	r0, [r3, #24]
 8000dc0:	8b3a      	ldrh	r2, [r7, #24]
 8000dc2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000dc6:	6839      	ldr	r1, [r7, #0]
 8000dc8:	f002 f9a6 	bl	8003118 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000dcc:	bf00      	nop
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	699b      	ldr	r3, [r3, #24]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f002 fda6 	bl	8003924 <HAL_SPI_GetState>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d1f7      	bne.n	8000dce <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	6818      	ldr	r0, [r3, #0]
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	889b      	ldrh	r3, [r3, #4]
 8000de6:	2201      	movs	r2, #1
 8000de8:	4619      	mov	r1, r3
 8000dea:	f001 fcd0 	bl	800278e <HAL_GPIO_WritePin>
}
 8000dee:	bf00      	nop
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b084      	sub	sp, #16
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
 8000dfe:	460b      	mov	r3, r1
 8000e00:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8000e02:	2126      	movs	r1, #38	@ 0x26
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f000 f933 	bl	8001070 <LoRa_read>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 8000e0e:	78fb      	ldrb	r3, [r7, #3]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d004      	beq.n	8000e1e <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8000e14:	7bbb      	ldrb	r3, [r7, #14]
 8000e16:	f043 0308 	orr.w	r3, r3, #8
 8000e1a:	73fb      	strb	r3, [r7, #15]
 8000e1c:	e003      	b.n	8000e26 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8000e1e:	7bbb      	ldrb	r3, [r7, #14]
 8000e20:	f023 0308 	bic.w	r3, r3, #8
 8000e24:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8000e26:	7bfb      	ldrb	r3, [r7, #15]
 8000e28:	461a      	mov	r2, r3
 8000e2a:	2126      	movs	r1, #38	@ 0x26
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f000 f939 	bl	80010a4 <LoRa_write>
	HAL_Delay(10);
 8000e32:	200a      	movs	r0, #10
 8000e34:	f001 f894 	bl	8001f60 <HAL_Delay>
}
 8000e38:	bf00      	nop
 8000e3a:	3710      	adds	r7, #16
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b096      	sub	sp, #88	@ 0x58
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000e48:	4a17      	ldr	r2, [pc, #92]	@ (8000ea8 <LoRa_setAutoLDO+0x68>)
 8000e4a:	f107 0308 	add.w	r3, r7, #8
 8000e4e:	4611      	mov	r1, r2
 8000e50:	2250      	movs	r2, #80	@ 0x50
 8000e52:	4618      	mov	r0, r3
 8000e54:	f004 f8f9 	bl	800504a <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000e5e:	461a      	mov	r2, r3
 8000e60:	2301      	movs	r3, #1
 8000e62:	4093      	lsls	r3, r2
 8000e64:	4618      	mov	r0, r3
 8000e66:	f7ff facd 	bl	8000404 <__aeabi_i2d>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000e70:	00db      	lsls	r3, r3, #3
 8000e72:	3358      	adds	r3, #88	@ 0x58
 8000e74:	443b      	add	r3, r7
 8000e76:	3b50      	subs	r3, #80	@ 0x50
 8000e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e7c:	f7ff fc56 	bl	800072c <__aeabi_ddiv>
 8000e80:	4602      	mov	r2, r0
 8000e82:	460b      	mov	r3, r1
 8000e84:	4610      	mov	r0, r2
 8000e86:	4619      	mov	r1, r3
 8000e88:	f7ff fdd6 	bl	8000a38 <__aeabi_d2iz>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b10      	cmp	r3, #16
 8000e90:	bfcc      	ite	gt
 8000e92:	2301      	movgt	r3, #1
 8000e94:	2300      	movle	r3, #0
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	4619      	mov	r1, r3
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff ffab 	bl	8000df6 <LoRa_setLowDaraRateOptimization>
}
 8000ea0:	bf00      	nop
 8000ea2:	3758      	adds	r7, #88	@ 0x58
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	080086e0 	.word	0x080086e0

08000eac <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	04db      	lsls	r3, r3, #19
 8000eba:	115b      	asrs	r3, r3, #5
 8000ebc:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	0c1b      	lsrs	r3, r3, #16
 8000ec2:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8000ec4:	7afb      	ldrb	r3, [r7, #11]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	2106      	movs	r1, #6
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f000 f8ea 	bl	80010a4 <LoRa_write>
	HAL_Delay(5);
 8000ed0:	2005      	movs	r0, #5
 8000ed2:	f001 f845 	bl	8001f60 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	0a1b      	lsrs	r3, r3, #8
 8000eda:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8000edc:	7afb      	ldrb	r3, [r7, #11]
 8000ede:	461a      	mov	r2, r3
 8000ee0:	2107      	movs	r1, #7
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f000 f8de 	bl	80010a4 <LoRa_write>
	HAL_Delay(5);
 8000ee8:	2005      	movs	r0, #5
 8000eea:	f001 f839 	bl	8001f60 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8000ef2:	7afb      	ldrb	r3, [r7, #11]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	2108      	movs	r1, #8
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f000 f8d3 	bl	80010a4 <LoRa_write>
	HAL_Delay(5);
 8000efe:	2005      	movs	r0, #5
 8000f00:	f001 f82e 	bl	8001f60 <HAL_Delay>
}
 8000f04:	bf00      	nop
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	2b0c      	cmp	r3, #12
 8000f1a:	dd01      	ble.n	8000f20 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8000f1c:	230c      	movs	r3, #12
 8000f1e:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	2b06      	cmp	r3, #6
 8000f24:	dc01      	bgt.n	8000f2a <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8000f26:	2307      	movs	r3, #7
 8000f28:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8000f2a:	211e      	movs	r1, #30
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f000 f89f 	bl	8001070 <LoRa_read>
 8000f32:	4603      	mov	r3, r0
 8000f34:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8000f36:	200a      	movs	r0, #10
 8000f38:	f001 f812 	bl	8001f60 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	011b      	lsls	r3, r3, #4
 8000f42:	b2da      	uxtb	r2, r3
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
 8000f46:	f003 030f 	and.w	r3, r3, #15
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	4413      	add	r3, r2
 8000f4e:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8000f50:	7bbb      	ldrb	r3, [r7, #14]
 8000f52:	461a      	mov	r2, r3
 8000f54:	211e      	movs	r1, #30
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f000 f8a4 	bl	80010a4 <LoRa_write>
	HAL_Delay(10);
 8000f5c:	200a      	movs	r0, #10
 8000f5e:	f000 ffff 	bl	8001f60 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	f7ff ff6c 	bl	8000e40 <LoRa_setAutoLDO>
}
 8000f68:	bf00      	nop
 8000f6a:	3710      	adds	r7, #16
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8000f7c:	78fb      	ldrb	r3, [r7, #3]
 8000f7e:	461a      	mov	r2, r3
 8000f80:	2109      	movs	r1, #9
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f000 f88e 	bl	80010a4 <LoRa_write>
	HAL_Delay(10);
 8000f88:	200a      	movs	r0, #10
 8000f8a:	f000 ffe9 	bl	8001f60 <HAL_Delay>
}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8000fa8:	78fb      	ldrb	r3, [r7, #3]
 8000faa:	2b2c      	cmp	r3, #44	@ 0x2c
 8000fac:	d801      	bhi.n	8000fb2 <LoRa_setOCP+0x1a>
		current = 45;
 8000fae:	232d      	movs	r3, #45	@ 0x2d
 8000fb0:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8000fb2:	78fb      	ldrb	r3, [r7, #3]
 8000fb4:	2bf0      	cmp	r3, #240	@ 0xf0
 8000fb6:	d901      	bls.n	8000fbc <LoRa_setOCP+0x24>
		current = 240;
 8000fb8:	23f0      	movs	r3, #240	@ 0xf0
 8000fba:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8000fbc:	78fb      	ldrb	r3, [r7, #3]
 8000fbe:	2b78      	cmp	r3, #120	@ 0x78
 8000fc0:	d809      	bhi.n	8000fd6 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8000fc2:	78fb      	ldrb	r3, [r7, #3]
 8000fc4:	3b2d      	subs	r3, #45	@ 0x2d
 8000fc6:	4a12      	ldr	r2, [pc, #72]	@ (8001010 <LoRa_setOCP+0x78>)
 8000fc8:	fb82 1203 	smull	r1, r2, r2, r3
 8000fcc:	1052      	asrs	r2, r2, #1
 8000fce:	17db      	asrs	r3, r3, #31
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	73fb      	strb	r3, [r7, #15]
 8000fd4:	e00b      	b.n	8000fee <LoRa_setOCP+0x56>
	else if(current <= 240)
 8000fd6:	78fb      	ldrb	r3, [r7, #3]
 8000fd8:	2bf0      	cmp	r3, #240	@ 0xf0
 8000fda:	d808      	bhi.n	8000fee <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	331e      	adds	r3, #30
 8000fe0:	4a0b      	ldr	r2, [pc, #44]	@ (8001010 <LoRa_setOCP+0x78>)
 8000fe2:	fb82 1203 	smull	r1, r2, r2, r3
 8000fe6:	1092      	asrs	r2, r2, #2
 8000fe8:	17db      	asrs	r3, r3, #31
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	3320      	adds	r3, #32
 8000ff2:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	210b      	movs	r1, #11
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f000 f852 	bl	80010a4 <LoRa_write>
	HAL_Delay(10);
 8001000:	200a      	movs	r0, #10
 8001002:	f000 ffad 	bl	8001f60 <HAL_Delay>
}
 8001006:	bf00      	nop
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	66666667 	.word	0x66666667

08001014 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 800101c:	211e      	movs	r1, #30
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f000 f826 	bl	8001070 <LoRa_read>
 8001024:	4603      	mov	r3, r0
 8001026:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	f043 0307 	orr.w	r3, r3, #7
 800102e:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8001030:	7bbb      	ldrb	r3, [r7, #14]
 8001032:	461a      	mov	r2, r3
 8001034:	211e      	movs	r1, #30
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f000 f834 	bl	80010a4 <LoRa_write>
	HAL_Delay(10);
 800103c:	200a      	movs	r0, #10
 800103e:	f000 ff8f 	bl	8001f60 <HAL_Delay>
}
 8001042:	bf00      	nop
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <LoRa_setSyncWord>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSyncWord(LoRa* _LoRa, uint8_t syncword){
 800104a:	b580      	push	{r7, lr}
 800104c:	b082      	sub	sp, #8
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
 8001052:	460b      	mov	r3, r1
 8001054:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegSyncWord, syncword);
 8001056:	78fb      	ldrb	r3, [r7, #3]
 8001058:	461a      	mov	r2, r3
 800105a:	2139      	movs	r1, #57	@ 0x39
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f000 f821 	bl	80010a4 <LoRa_write>
	HAL_Delay(10);
 8001062:	200a      	movs	r0, #10
 8001064:	f000 ff7c 	bl	8001f60 <HAL_Delay>
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af02      	add	r7, sp, #8
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 800107c:	78fb      	ldrb	r3, [r7, #3]
 800107e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001082:	b2db      	uxtb	r3, r3
 8001084:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001086:	f107 030f 	add.w	r3, r7, #15
 800108a:	f107 010e 	add.w	r1, r7, #14
 800108e:	2201      	movs	r2, #1
 8001090:	9200      	str	r2, [sp, #0]
 8001092:	2201      	movs	r2, #1
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff fe32 	bl	8000cfe <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 800109a:	7bfb      	ldrb	r3, [r7, #15]
}
 800109c:	4618      	mov	r0, r3
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af02      	add	r7, sp, #8
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	460b      	mov	r3, r1
 80010ae:	70fb      	strb	r3, [r7, #3]
 80010b0:	4613      	mov	r3, r2
 80010b2:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 80010b4:	78fb      	ldrb	r3, [r7, #3]
 80010b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	73bb      	strb	r3, [r7, #14]
	data = value;
 80010be:	78bb      	ldrb	r3, [r7, #2]
 80010c0:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 80010c2:	f107 030f 	add.w	r3, r7, #15
 80010c6:	f107 010e 	add.w	r1, r7, #14
 80010ca:	2201      	movs	r2, #1
 80010cc:	9200      	str	r2, [sp, #0]
 80010ce:	2201      	movs	r2, #1
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff fe52 	bl	8000d7a <LoRa_writeReg>
	//HAL_Delay(5);
}
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80010de:	b480      	push	{r7}
 80010e0:	b083      	sub	sp, #12
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]

	return 1;
 80010e6:	2301      	movs	r3, #1
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bc80      	pop	{r7}
 80010f0:	4770      	bx	lr

080010f2 <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80010fa:	2105      	movs	r1, #5
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f7ff fd92 	bl	8000c26 <LoRa_gotoMode>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <LoRa_enableCRC>:
			LoRa*    LoRa     --> LoRa object handler
			uint8_t enable    --> 1 to enable, 0 to disable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_enableCRC(LoRa* _LoRa, uint8_t enable){
 800110a:	b580      	push	{r7, lr}
 800110c:	b084      	sub	sp, #16
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
 8001112:	460b      	mov	r3, r1
 8001114:	70fb      	strb	r3, [r7, #3]
	uint8_t read = LoRa_read(_LoRa, RegModemConfig2);
 8001116:	211e      	movs	r1, #30
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f7ff ffa9 	bl	8001070 <LoRa_read>
 800111e:	4603      	mov	r3, r0
 8001120:	73fb      	strb	r3, [r7, #15]

	if(enable){
 8001122:	78fb      	ldrb	r3, [r7, #3]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d004      	beq.n	8001132 <LoRa_enableCRC+0x28>
		read |= 0x04;  // Set bit 2 (RxPayloadCrcOn)
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	f043 0304 	orr.w	r3, r3, #4
 800112e:	73fb      	strb	r3, [r7, #15]
 8001130:	e003      	b.n	800113a <LoRa_enableCRC+0x30>
	} else {
		read &= ~0x04; // Clear bit 2
 8001132:	7bfb      	ldrb	r3, [r7, #15]
 8001134:	f023 0304 	bic.w	r3, r3, #4
 8001138:	73fb      	strb	r3, [r7, #15]
	}

	LoRa_write(_LoRa, RegModemConfig2, read);
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	461a      	mov	r2, r3
 800113e:	211e      	movs	r1, #30
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ffaf 	bl	80010a4 <LoRa_write>
}
 8001146:	bf00      	nop
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 800114e:	b580      	push	{r7, lr}
 8001150:	b084      	sub	sp, #16
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f7ff ffc1 	bl	80010de <LoRa_isvalid>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	f000 8096 	beq.w	8001290 <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8001164:	2100      	movs	r1, #0
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff fd5d 	bl	8000c26 <LoRa_gotoMode>
			HAL_Delay(10);
 800116c:	200a      	movs	r0, #10
 800116e:	f000 fef7 	bl	8001f60 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 8001172:	2101      	movs	r1, #1
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff ff7b 	bl	8001070 <LoRa_read>
 800117a:	4603      	mov	r3, r0
 800117c:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 800117e:	200a      	movs	r0, #10
 8001180:	f000 feee 	bl	8001f60 <HAL_Delay>
			data = read | 0x80;
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800118a:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 800118c:	7bbb      	ldrb	r3, [r7, #14]
 800118e:	461a      	mov	r2, r3
 8001190:	2101      	movs	r1, #1
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ff86 	bl	80010a4 <LoRa_write>
			HAL_Delay(100);
 8001198:	2064      	movs	r0, #100	@ 0x64
 800119a:	f000 fee1 	bl	8001f60 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a1b      	ldr	r3, [r3, #32]
 80011a2:	4619      	mov	r1, r3
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f7ff fe81 	bl	8000eac <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80011b0:	4619      	mov	r1, r3
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff fedc 	bl	8000f70 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80011be:	4619      	mov	r1, r3
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f7ff fee9 	bl	8000f98 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 80011c6:	2223      	movs	r2, #35	@ 0x23
 80011c8:	210c      	movs	r1, #12
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff ff6a 	bl	80010a4 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff ff1f 	bl	8001014 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80011dc:	4619      	mov	r1, r3
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f7ff fe94 	bl	8000f0c <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 80011e4:	22ff      	movs	r2, #255	@ 0xff
 80011e6:	211f      	movs	r1, #31
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f7ff ff5b 	bl	80010a4 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80011f8:	011b      	lsls	r3, r3, #4
 80011fa:	b2da      	uxtb	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	b2db      	uxtb	r3, r3
 8001206:	4413      	add	r3, r2
 8001208:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 800120a:	7bbb      	ldrb	r3, [r7, #14]
 800120c:	461a      	mov	r2, r3
 800120e:	211d      	movs	r1, #29
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff ff47 	bl	80010a4 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff fe12 	bl	8000e40 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001220:	0a1b      	lsrs	r3, r3, #8
 8001222:	b29b      	uxth	r3, r3
 8001224:	b2db      	uxtb	r3, r3
 8001226:	461a      	mov	r2, r3
 8001228:	2120      	movs	r1, #32
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ff3a 	bl	80010a4 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001234:	b2db      	uxtb	r3, r3
 8001236:	461a      	mov	r2, r3
 8001238:	2121      	movs	r1, #33	@ 0x21
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff ff32 	bl	80010a4 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 8001240:	2140      	movs	r1, #64	@ 0x40
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ff14 	bl	8001070 <LoRa_read>
 8001248:	4603      	mov	r3, r0
 800124a:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 800124c:	7bfb      	ldrb	r3, [r7, #15]
 800124e:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 8001252:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 8001254:	7bbb      	ldrb	r3, [r7, #14]
 8001256:	461a      	mov	r2, r3
 8001258:	2140      	movs	r1, #64	@ 0x40
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ff22 	bl	80010a4 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001260:	2101      	movs	r1, #1
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff fcdf 	bl	8000c26 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2201      	movs	r2, #1
 800126c:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 800126e:	200a      	movs	r0, #10
 8001270:	f000 fe76 	bl	8001f60 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 8001274:	2142      	movs	r1, #66	@ 0x42
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f7ff fefa 	bl	8001070 <LoRa_read>
 800127c:	4603      	mov	r3, r0
 800127e:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 8001280:	7bfb      	ldrb	r3, [r7, #15]
 8001282:	2b12      	cmp	r3, #18
 8001284:	d101      	bne.n	800128a <LoRa_init+0x13c>
				return LORA_OK;
 8001286:	23c8      	movs	r3, #200	@ 0xc8
 8001288:	e004      	b.n	8001294 <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 800128a:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 800128e:	e001      	b.n	8001294 <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 8001290:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 8001294:	4618      	mov	r0, r3
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b088      	sub	sp, #32
 80012a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a2:	f107 0310 	add.w	r3, r7, #16
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001370 <MX_GPIO_Init+0xd4>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a2e      	ldr	r2, [pc, #184]	@ (8001370 <MX_GPIO_Init+0xd4>)
 80012b6:	f043 0310 	orr.w	r3, r3, #16
 80012ba:	6193      	str	r3, [r2, #24]
 80012bc:	4b2c      	ldr	r3, [pc, #176]	@ (8001370 <MX_GPIO_Init+0xd4>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0310 	and.w	r3, r3, #16
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c8:	4b29      	ldr	r3, [pc, #164]	@ (8001370 <MX_GPIO_Init+0xd4>)
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	4a28      	ldr	r2, [pc, #160]	@ (8001370 <MX_GPIO_Init+0xd4>)
 80012ce:	f043 0320 	orr.w	r3, r3, #32
 80012d2:	6193      	str	r3, [r2, #24]
 80012d4:	4b26      	ldr	r3, [pc, #152]	@ (8001370 <MX_GPIO_Init+0xd4>)
 80012d6:	699b      	ldr	r3, [r3, #24]
 80012d8:	f003 0320 	and.w	r3, r3, #32
 80012dc:	60bb      	str	r3, [r7, #8]
 80012de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e0:	4b23      	ldr	r3, [pc, #140]	@ (8001370 <MX_GPIO_Init+0xd4>)
 80012e2:	699b      	ldr	r3, [r3, #24]
 80012e4:	4a22      	ldr	r2, [pc, #136]	@ (8001370 <MX_GPIO_Init+0xd4>)
 80012e6:	f043 0304 	orr.w	r3, r3, #4
 80012ea:	6193      	str	r3, [r2, #24]
 80012ec:	4b20      	ldr	r3, [pc, #128]	@ (8001370 <MX_GPIO_Init+0xd4>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	f003 0304 	and.w	r3, r3, #4
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001370 <MX_GPIO_Init+0xd4>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	4a1c      	ldr	r2, [pc, #112]	@ (8001370 <MX_GPIO_Init+0xd4>)
 80012fe:	f043 0308 	orr.w	r3, r3, #8
 8001302:	6193      	str	r3, [r2, #24]
 8001304:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <MX_GPIO_Init+0xd4>)
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	f003 0308 	and.w	r3, r3, #8
 800130c:	603b      	str	r3, [r7, #0]
 800130e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RESET_Pin, GPIO_PIN_SET);
 8001310:	2201      	movs	r2, #1
 8001312:	2103      	movs	r1, #3
 8001314:	4817      	ldr	r0, [pc, #92]	@ (8001374 <MX_GPIO_Init+0xd8>)
 8001316:	f001 fa3a 	bl	800278e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Erase_Pin */
  GPIO_InitStruct.Pin = Erase_Pin;
 800131a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800131e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Erase_GPIO_Port, &GPIO_InitStruct);
 8001328:	f107 0310 	add.w	r3, r7, #16
 800132c:	4619      	mov	r1, r3
 800132e:	4812      	ldr	r0, [pc, #72]	@ (8001378 <MX_GPIO_Init+0xdc>)
 8001330:	f001 f892 	bl	8002458 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8001334:	2302      	movs	r3, #2
 8001336:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001338:	4b10      	ldr	r3, [pc, #64]	@ (800137c <MX_GPIO_Init+0xe0>)
 800133a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001340:	f107 0310 	add.w	r3, r7, #16
 8001344:	4619      	mov	r1, r3
 8001346:	480e      	ldr	r0, [pc, #56]	@ (8001380 <MX_GPIO_Init+0xe4>)
 8001348:	f001 f886 	bl	8002458 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RESET_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RESET_Pin;
 800134c:	2303      	movs	r3, #3
 800134e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001350:	2301      	movs	r3, #1
 8001352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2302      	movs	r3, #2
 800135a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800135c:	f107 0310 	add.w	r3, r7, #16
 8001360:	4619      	mov	r1, r3
 8001362:	4804      	ldr	r0, [pc, #16]	@ (8001374 <MX_GPIO_Init+0xd8>)
 8001364:	f001 f878 	bl	8002458 <HAL_GPIO_Init>

}
 8001368:	bf00      	nop
 800136a:	3720      	adds	r7, #32
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40021000 	.word	0x40021000
 8001374:	40010c00 	.word	0x40010c00
 8001378:	40011000 	.word	0x40011000
 800137c:	10110000 	.word	0x10110000
 8001380:	40010800 	.word	0x40010800

08001384 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001384:	b5b0      	push	{r4, r5, r7, lr}
 8001386:	b08e      	sub	sp, #56	@ 0x38
 8001388:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800138a:	f000 fd87 	bl	8001e9c <HAL_Init>

  /* USER CODE BEGIN Init */
  MX_GPIO_Init();
 800138e:	f7ff ff85 	bl	800129c <MX_GPIO_Init>
  MX_SPI1_Init();
 8001392:	f000 fadf 	bl	8001954 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001396:	f000 fc83 	bl	8001ca0 <MX_USART1_UART_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800139a:	f000 f8d7 	bl	800154c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800139e:	f7ff ff7d 	bl	800129c <MX_GPIO_Init>
  MX_SPI1_Init();
 80013a2:	f000 fad7 	bl	8001954 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80013a6:	f000 fc7b 	bl	8001ca0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80013aa:	f000 fca3 	bl	8001cf4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
#ifdef USE_UART
    printu("\r\n\r\n=== SYSTEM START ===\r\n");
 80013ae:	4857      	ldr	r0, [pc, #348]	@ (800150c <main+0x188>)
 80013b0:	f000 f912 	bl	80015d8 <printu>
#endif
    /* ---------- SX127x RESET ---------- */
    hard_reset_radio();
 80013b4:	f000 f99c 	bl	80016f0 <hard_reset_radio>
    HAL_Delay(100);
 80013b8:	2064      	movs	r0, #100	@ 0x64
 80013ba:	f000 fdd1 	bl	8001f60 <HAL_Delay>

    /* ---------- INIT LoRa STRUCT ---------- */
    myLoRa = newLoRa();
 80013be:	4c54      	ldr	r4, [pc, #336]	@ (8001510 <main+0x18c>)
 80013c0:	463b      	mov	r3, r7
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fc06 	bl	8000bd4 <newLoRa>
 80013c8:	4625      	mov	r5, r4
 80013ca:	463c      	mov	r4, r7
 80013cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013d4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80013d8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    myLoRa.CS_port    = NSS_GPIO_Port;
 80013dc:	4b4c      	ldr	r3, [pc, #304]	@ (8001510 <main+0x18c>)
 80013de:	4a4d      	ldr	r2, [pc, #308]	@ (8001514 <main+0x190>)
 80013e0:	601a      	str	r2, [r3, #0]
    myLoRa.CS_pin     = NSS_Pin;
 80013e2:	4b4b      	ldr	r3, [pc, #300]	@ (8001510 <main+0x18c>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	809a      	strh	r2, [r3, #4]
    myLoRa.reset_port = RESET_GPIO_Port;
 80013e8:	4b49      	ldr	r3, [pc, #292]	@ (8001510 <main+0x18c>)
 80013ea:	4a4a      	ldr	r2, [pc, #296]	@ (8001514 <main+0x190>)
 80013ec:	609a      	str	r2, [r3, #8]
    myLoRa.reset_pin  = RESET_Pin;
 80013ee:	4b48      	ldr	r3, [pc, #288]	@ (8001510 <main+0x18c>)
 80013f0:	2202      	movs	r2, #2
 80013f2:	819a      	strh	r2, [r3, #12]
    myLoRa.DIO0_port  = DIO0_GPIO_Port;
 80013f4:	4b46      	ldr	r3, [pc, #280]	@ (8001510 <main+0x18c>)
 80013f6:	4a48      	ldr	r2, [pc, #288]	@ (8001518 <main+0x194>)
 80013f8:	611a      	str	r2, [r3, #16]
    myLoRa.DIO0_pin   = DIO0_Pin;
 80013fa:	4b45      	ldr	r3, [pc, #276]	@ (8001510 <main+0x18c>)
 80013fc:	2202      	movs	r2, #2
 80013fe:	829a      	strh	r2, [r3, #20]
    myLoRa.hSPIx      = &hspi1;
 8001400:	4b43      	ldr	r3, [pc, #268]	@ (8001510 <main+0x18c>)
 8001402:	4a46      	ldr	r2, [pc, #280]	@ (800151c <main+0x198>)
 8001404:	619a      	str	r2, [r3, #24]

    LoRa_status = LoRa_init(&myLoRa);
 8001406:	4842      	ldr	r0, [pc, #264]	@ (8001510 <main+0x18c>)
 8001408:	f7ff fea1 	bl	800114e <LoRa_init>
 800140c:	4603      	mov	r3, r0
 800140e:	461a      	mov	r2, r3
 8001410:	4b43      	ldr	r3, [pc, #268]	@ (8001520 <main+0x19c>)
 8001412:	801a      	strh	r2, [r3, #0]

    if (LoRa_status != LORA_OK)
 8001414:	4b42      	ldr	r3, [pc, #264]	@ (8001520 <main+0x19c>)
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	2bc8      	cmp	r3, #200	@ 0xc8
 800141a:	d021      	beq.n	8001460 <main+0xdc>
    {
#ifdef USE_UART
      printu("LoRa init failed. Retrying...\r\n");
 800141c:	4841      	ldr	r0, [pc, #260]	@ (8001524 <main+0x1a0>)
 800141e:	f000 f8db 	bl	80015d8 <printu>
#endif
      hard_reset_radio();
 8001422:	f000 f965 	bl	80016f0 <hard_reset_radio>
      HAL_Delay(100);
 8001426:	2064      	movs	r0, #100	@ 0x64
 8001428:	f000 fd9a 	bl	8001f60 <HAL_Delay>

      LoRa_status = LoRa_init(&myLoRa);
 800142c:	4838      	ldr	r0, [pc, #224]	@ (8001510 <main+0x18c>)
 800142e:	f7ff fe8e 	bl	800114e <LoRa_init>
 8001432:	4603      	mov	r3, r0
 8001434:	461a      	mov	r2, r3
 8001436:	4b3a      	ldr	r3, [pc, #232]	@ (8001520 <main+0x19c>)
 8001438:	801a      	strh	r2, [r3, #0]
      if (LoRa_status != LORA_OK) {
 800143a:	4b39      	ldr	r3, [pc, #228]	@ (8001520 <main+0x19c>)
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	2bc8      	cmp	r3, #200	@ 0xc8
 8001440:	d00e      	beq.n	8001460 <main+0xdc>
#ifdef USE_UART
          printu("LoRa init failed permanently.\r\n");
 8001442:	4839      	ldr	r0, [pc, #228]	@ (8001528 <main+0x1a4>)
 8001444:	f000 f8c8 	bl	80015d8 <printu>
#endif
          while (1) {
              check_clear_button();
 8001448:	f000 fa1a 	bl	8001880 <check_clear_button>
              HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);  // Blink LED to indicate error
 800144c:	2104      	movs	r1, #4
 800144e:	4837      	ldr	r0, [pc, #220]	@ (800152c <main+0x1a8>)
 8001450:	f001 f9b5 	bl	80027be <HAL_GPIO_TogglePin>
              HAL_Delay(500);
 8001454:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001458:	f000 fd82 	bl	8001f60 <HAL_Delay>
              check_clear_button();
 800145c:	bf00      	nop
 800145e:	e7f3      	b.n	8001448 <main+0xc4>
          }
      }
    }

    // Configure LoRa parameters to match ESP32 master
    LoRa_setSyncWord(&myLoRa, 0x34);
 8001460:	2134      	movs	r1, #52	@ 0x34
 8001462:	482b      	ldr	r0, [pc, #172]	@ (8001510 <main+0x18c>)
 8001464:	f7ff fdf1 	bl	800104a <LoRa_setSyncWord>
    LoRa_setSpreadingFactor(&myLoRa, 7);
 8001468:	2107      	movs	r1, #7
 800146a:	4829      	ldr	r0, [pc, #164]	@ (8001510 <main+0x18c>)
 800146c:	f7ff fd4e 	bl	8000f0c <LoRa_setSpreadingFactor>
    LoRa_enableCRC(&myLoRa, 1);
 8001470:	2101      	movs	r1, #1
 8001472:	4827      	ldr	r0, [pc, #156]	@ (8001510 <main+0x18c>)
 8001474:	f7ff fe49 	bl	800110a <LoRa_enableCRC>

    /* ---------- SAFE FIFO SETUP ---------- */
    LoRa_write(&myLoRa, RegFiFoRxBaseAddr, 0x00);
 8001478:	2200      	movs	r2, #0
 800147a:	210f      	movs	r1, #15
 800147c:	4824      	ldr	r0, [pc, #144]	@ (8001510 <main+0x18c>)
 800147e:	f7ff fe11 	bl	80010a4 <LoRa_write>
    LoRa_write(&myLoRa, RegFiFoTxBaseAddr, 0x80);
 8001482:	2280      	movs	r2, #128	@ 0x80
 8001484:	210e      	movs	r1, #14
 8001486:	4822      	ldr	r0, [pc, #136]	@ (8001510 <main+0x18c>)
 8001488:	f7ff fe0c 	bl	80010a4 <LoRa_write>

    /* ---------- START RX (single start) ---------- */
    LoRa_startReceiving(&myLoRa);
 800148c:	4820      	ldr	r0, [pc, #128]	@ (8001510 <main+0x18c>)
 800148e:	f7ff fe30 	bl	80010f2 <LoRa_startReceiving>

#ifdef USE_UART
    printu(" LoRa initialized\r\n");
 8001492:	4827      	ldr	r0, [pc, #156]	@ (8001530 <main+0x1ac>)
 8001494:	f000 f8a0 	bl	80015d8 <printu>
#endif

    // Verify radio configuration
    uint8_t version = LoRa_read(&myLoRa, RegVersion);
 8001498:	2142      	movs	r1, #66	@ 0x42
 800149a:	481d      	ldr	r0, [pc, #116]	@ (8001510 <main+0x18c>)
 800149c:	f7ff fde8 	bl	8001070 <LoRa_read>
 80014a0:	4603      	mov	r3, r0
 80014a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef USE_UART
    print_dbg("Radio Version: 0x%02X\r\n", version);
 80014a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80014aa:	4619      	mov	r1, r3
 80014ac:	4821      	ldr	r0, [pc, #132]	@ (8001534 <main+0x1b0>)
 80014ae:	f000 f8a7 	bl	8001600 <print_dbg>
#endif

    STM32_GetUID(uid);
 80014b2:	4821      	ldr	r0, [pc, #132]	@ (8001538 <main+0x1b4>)
 80014b4:	f000 f8f2 	bl	800169c <STM32_GetUID>
#ifdef USE_UART
    print_dbg("UID: %08lX-%08lX-%08lX\r\n", uid[0], uid[1], uid[2]);
 80014b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001538 <main+0x1b4>)
 80014ba:	6819      	ldr	r1, [r3, #0]
 80014bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001538 <main+0x1b4>)
 80014be:	685a      	ldr	r2, [r3, #4]
 80014c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001538 <main+0x1b4>)
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	481d      	ldr	r0, [pc, #116]	@ (800153c <main+0x1b8>)
 80014c6:	f000 f89b 	bl	8001600 <print_dbg>
#endif

    uint8_t saved_node_id = flash_read_node_id();
 80014ca:	f000 f965 	bl	8001798 <flash_read_node_id>
 80014ce:	4603      	mov	r3, r0
 80014d0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    if (saved_node_id != 0xFF) {  // 0xFF means invalid/uninitialized
 80014d4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80014d8:	2bff      	cmp	r3, #255	@ 0xff
 80014da:	d00a      	beq.n	80014f2 <main+0x16e>
        nodeId = saved_node_id;
 80014dc:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80014e0:	4a17      	ldr	r2, [pc, #92]	@ (8001540 <main+0x1bc>)
 80014e2:	6013      	str	r3, [r2, #0]
#ifdef USE_UART
        print_node_id(nodeId);
 80014e4:	4b16      	ldr	r3, [pc, #88]	@ (8001540 <main+0x1bc>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	4618      	mov	r0, r3
 80014ec:	f000 f8a6 	bl	800163c <print_node_id>
 80014f0:	e002      	b.n	80014f8 <main+0x174>
#endif
    } else {
#ifdef USE_UART
        printu("No valid Node ID in flash\r\n");
 80014f2:	4814      	ldr	r0, [pc, #80]	@ (8001544 <main+0x1c0>)
 80014f4:	f000 f870 	bl	80015d8 <printu>
#endif
    }

    reset_watchdog();
 80014f8:	f000 f8ee 	bl	80016d8 <reset_watchdog>
    lastResetTime = HAL_GetTick();
 80014fc:	f000 fd26 	bl	8001f4c <HAL_GetTick>
 8001500:	4603      	mov	r3, r0
 8001502:	4a11      	ldr	r2, [pc, #68]	@ (8001548 <main+0x1c4>)
 8001504:	6013      	str	r3, [r2, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001506:	bf00      	nop
 8001508:	e7fd      	b.n	8001506 <main+0x182>
 800150a:	bf00      	nop
 800150c:	08008730 	.word	0x08008730
 8001510:	200001f4 	.word	0x200001f4
 8001514:	40010c00 	.word	0x40010c00
 8001518:	40010800 	.word	0x40010800
 800151c:	200002c8 	.word	0x200002c8
 8001520:	20000220 	.word	0x20000220
 8001524:	0800874c 	.word	0x0800874c
 8001528:	0800876c 	.word	0x0800876c
 800152c:	40011400 	.word	0x40011400
 8001530:	0800878c 	.word	0x0800878c
 8001534:	080087a4 	.word	0x080087a4
 8001538:	20000224 	.word	0x20000224
 800153c:	080087bc 	.word	0x080087bc
 8001540:	20000230 	.word	0x20000230
 8001544:	080087d8 	.word	0x080087d8
 8001548:	200002bc 	.word	0x200002bc

0800154c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b090      	sub	sp, #64	@ 0x40
 8001550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001552:	f107 0318 	add.w	r3, r7, #24
 8001556:	2228      	movs	r2, #40	@ 0x28
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f003 fce8 	bl	8004f30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
 800156c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800156e:	2301      	movs	r3, #1
 8001570:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001572:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001576:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001578:	2300      	movs	r3, #0
 800157a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800157c:	2301      	movs	r3, #1
 800157e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001580:	2302      	movs	r3, #2
 8001582:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001584:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001588:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800158a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800158e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001590:	f107 0318 	add.w	r3, r7, #24
 8001594:	4618      	mov	r0, r3
 8001596:	f001 f92b 	bl	80027f0 <HAL_RCC_OscConfig>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80015a0:	f000 f9d2 	bl	8001948 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015a4:	230f      	movs	r3, #15
 80015a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015a8:	2302      	movs	r3, #2
 80015aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015b6:	2300      	movs	r3, #0
 80015b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	2102      	movs	r1, #2
 80015be:	4618      	mov	r0, r3
 80015c0:	f001 fb98 	bl	8002cf4 <HAL_RCC_ClockConfig>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <SystemClock_Config+0x82>
  {
    Error_Handler();
 80015ca:	f000 f9bd 	bl	8001948 <Error_Handler>
  }
}
 80015ce:	bf00      	nop
 80015d0:	3740      	adds	r7, #64	@ 0x40
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <printu>:

/* USER CODE BEGIN 4 */
#ifdef USE_UART
void printu(const char *msg)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 200);
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7fe fdb5 	bl	8000150 <strlen>
 80015e6:	4603      	mov	r3, r0
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	23c8      	movs	r3, #200	@ 0xc8
 80015ec:	6879      	ldr	r1, [r7, #4]
 80015ee:	4803      	ldr	r0, [pc, #12]	@ (80015fc <printu+0x24>)
 80015f0:	f002 fb01 	bl	8003bf6 <HAL_UART_Transmit>
}
 80015f4:	bf00      	nop
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20000324 	.word	0x20000324

08001600 <print_dbg>:

void print_dbg(const char *format, ...)
{
 8001600:	b40f      	push	{r0, r1, r2, r3}
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 8001608:	f107 0314 	add.w	r3, r7, #20
 800160c:	603b      	str	r3, [r7, #0]
    int len = vsnprintf(dbg_buf, DBG_BUF_SIZE, format, args);
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	693a      	ldr	r2, [r7, #16]
 8001612:	2180      	movs	r1, #128	@ 0x80
 8001614:	4808      	ldr	r0, [pc, #32]	@ (8001638 <print_dbg+0x38>)
 8001616:	f003 fc7d 	bl	8004f14 <vsniprintf>
 800161a:	6078      	str	r0, [r7, #4]
    va_end(args);

    if (len > 0) {
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	dd02      	ble.n	8001628 <print_dbg+0x28>
        printu(dbg_buf);
 8001622:	4805      	ldr	r0, [pc, #20]	@ (8001638 <print_dbg+0x38>)
 8001624:	f7ff ffd8 	bl	80015d8 <printu>
    }
}
 8001628:	bf00      	nop
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001632:	b004      	add	sp, #16
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	20000238 	.word	0x20000238

0800163c <print_node_id>:

void print_node_id(uint8_t nodeId)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	71fb      	strb	r3, [r7, #7]
    char buf[4];   // only 4 bytes on stack
    buf[0] = '0' + (nodeId / 10);
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	4a12      	ldr	r2, [pc, #72]	@ (8001694 <print_node_id+0x58>)
 800164a:	fba2 2303 	umull	r2, r3, r2, r3
 800164e:	08db      	lsrs	r3, r3, #3
 8001650:	b2db      	uxtb	r3, r3
 8001652:	3330      	adds	r3, #48	@ 0x30
 8001654:	b2db      	uxtb	r3, r3
 8001656:	733b      	strb	r3, [r7, #12]
    buf[1] = '0' + (nodeId % 10);
 8001658:	79fa      	ldrb	r2, [r7, #7]
 800165a:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <print_node_id+0x58>)
 800165c:	fba3 1302 	umull	r1, r3, r3, r2
 8001660:	08d9      	lsrs	r1, r3, #3
 8001662:	460b      	mov	r3, r1
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	440b      	add	r3, r1
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	b2db      	uxtb	r3, r3
 800166e:	3330      	adds	r3, #48	@ 0x30
 8001670:	b2db      	uxtb	r3, r3
 8001672:	737b      	strb	r3, [r7, #13]
    buf[2] = '\r';
 8001674:	230d      	movs	r3, #13
 8001676:	73bb      	strb	r3, [r7, #14]
    buf[3] = '\n';
 8001678:	230a      	movs	r3, #10
 800167a:	73fb      	strb	r3, [r7, #15]

    printu("Node ID: ");
 800167c:	4806      	ldr	r0, [pc, #24]	@ (8001698 <print_node_id+0x5c>)
 800167e:	f7ff ffab 	bl	80015d8 <printu>
    printu(buf);
 8001682:	f107 030c 	add.w	r3, r7, #12
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff ffa6 	bl	80015d8 <printu>
}
 800168c:	bf00      	nop
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	cccccccd 	.word	0xcccccccd
 8001698:	080087f4 	.word	0x080087f4

0800169c <STM32_GetUID>:
    RCC->CSR |= RCC_CSR_RMVF;
}
#endif

void STM32_GetUID(uint32_t uid_out[3])
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
    uid_out[0] = *(uint32_t*)0x1FFFF7E8;
 80016a4:	4b09      	ldr	r3, [pc, #36]	@ (80016cc <STM32_GetUID+0x30>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	601a      	str	r2, [r3, #0]
    uid_out[1] = *(uint32_t*)0x1FFFF7EC;
 80016ac:	4a08      	ldr	r2, [pc, #32]	@ (80016d0 <STM32_GetUID+0x34>)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	3304      	adds	r3, #4
 80016b2:	6812      	ldr	r2, [r2, #0]
 80016b4:	601a      	str	r2, [r3, #0]
    uid_out[2] = *(uint32_t*)0x1FFFF7F0;
 80016b6:	4a07      	ldr	r2, [pc, #28]	@ (80016d4 <STM32_GetUID+0x38>)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3308      	adds	r3, #8
 80016bc:	6812      	ldr	r2, [r2, #0]
 80016be:	601a      	str	r2, [r3, #0]
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	1ffff7e8 	.word	0x1ffff7e8
 80016d0:	1ffff7ec 	.word	0x1ffff7ec
 80016d4:	1ffff7f0 	.word	0x1ffff7f0

080016d8 <reset_watchdog>:

void reset_watchdog(void) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
    lastActivityTime = HAL_GetTick();
 80016dc:	f000 fc36 	bl	8001f4c <HAL_GetTick>
 80016e0:	4603      	mov	r3, r0
 80016e2:	4a02      	ldr	r2, [pc, #8]	@ (80016ec <reset_watchdog+0x14>)
 80016e4:	6013      	str	r3, [r2, #0]
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000234 	.word	0x20000234

080016f0 <hard_reset_radio>:
        }
        NVIC_SystemReset();
    }
}

void hard_reset_radio(void) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
#ifdef USE_UART
    printu("Resetting radio...\r\n");
 80016f4:	4812      	ldr	r0, [pc, #72]	@ (8001740 <hard_reset_radio+0x50>)
 80016f6:	f7ff ff6f 	bl	80015d8 <printu>
#endif
    // Hard reset the radio
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_RESET);
 80016fa:	2200      	movs	r2, #0
 80016fc:	2102      	movs	r1, #2
 80016fe:	4811      	ldr	r0, [pc, #68]	@ (8001744 <hard_reset_radio+0x54>)
 8001700:	f001 f845 	bl	800278e <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001704:	200a      	movs	r0, #10
 8001706:	f000 fc2b 	bl	8001f60 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 800170a:	2201      	movs	r2, #1
 800170c:	2102      	movs	r1, #2
 800170e:	480d      	ldr	r0, [pc, #52]	@ (8001744 <hard_reset_radio+0x54>)
 8001710:	f001 f83d 	bl	800278e <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8001714:	2064      	movs	r0, #100	@ 0x64
 8001716:	f000 fc23 	bl	8001f60 <HAL_Delay>

    // Ensure NSS is high
    HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 800171a:	2201      	movs	r2, #1
 800171c:	2101      	movs	r1, #1
 800171e:	4809      	ldr	r0, [pc, #36]	@ (8001744 <hard_reset_radio+0x54>)
 8001720:	f001 f835 	bl	800278e <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001724:	200a      	movs	r0, #10
 8001726:	f000 fc1b 	bl	8001f60 <HAL_Delay>

    radioErrorCount = 0;
 800172a:	4b07      	ldr	r3, [pc, #28]	@ (8001748 <hard_reset_radio+0x58>)
 800172c:	2200      	movs	r2, #0
 800172e:	701a      	strb	r2, [r3, #0]
    lastResetTime = HAL_GetTick();
 8001730:	f000 fc0c 	bl	8001f4c <HAL_GetTick>
 8001734:	4603      	mov	r3, r0
 8001736:	4a05      	ldr	r2, [pc, #20]	@ (800174c <hard_reset_radio+0x5c>)
 8001738:	6013      	str	r3, [r2, #0]
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	08008918 	.word	0x08008918
 8001744:	40010c00 	.word	0x40010c00
 8001748:	200002b8 	.word	0x200002b8
 800174c:	200002bc 	.word	0x200002bc

08001750 <flash_erase_node_page>:
    LoRa_Transmit(PKT_SENSOR_DATA, src_id, nodeId, payloadBuf, msg_id);
}

/* ==================== FLASH STORAGE FOR NODE ID ==================== */

void flash_erase_node_page(void) {
 8001750:	b580      	push	{r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 8001756:	f000 fd0b 	bl	8002170 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase = {0};
 800175a:	f107 0308 	add.w	r3, r7, #8
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
    erase.TypeErase = FLASH_TYPEERASE_PAGES;
 8001768:	2300      	movs	r3, #0
 800176a:	60bb      	str	r3, [r7, #8]
    erase.PageAddress = FLASH_STORAGE_START;
 800176c:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <flash_erase_node_page+0x44>)
 800176e:	613b      	str	r3, [r7, #16]
    erase.NbPages = 1;  // 1KB page for F103
 8001770:	2301      	movs	r3, #1
 8001772:	617b      	str	r3, [r7, #20]

    uint32_t page_error = 0;
 8001774:	2300      	movs	r3, #0
 8001776:	607b      	str	r3, [r7, #4]
    HAL_FLASHEx_Erase(&erase, &page_error);
 8001778:	1d3a      	adds	r2, r7, #4
 800177a:	f107 0308 	add.w	r3, r7, #8
 800177e:	4611      	mov	r1, r2
 8001780:	4618      	mov	r0, r3
 8001782:	f000 fdc1 	bl	8002308 <HAL_FLASHEx_Erase>

    HAL_FLASH_Lock();
 8001786:	f000 fd19 	bl	80021bc <HAL_FLASH_Lock>
}
 800178a:	bf00      	nop
 800178c:	3718      	adds	r7, #24
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	0800fc00 	.word	0x0800fc00

08001798 <flash_read_node_id>:

uint8_t flash_read_node_id(void) {
 8001798:	b590      	push	{r4, r7, lr}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
    stored_data_t* data = (stored_data_t*)FLASH_STORAGE_START;
 800179e:	4b12      	ldr	r3, [pc, #72]	@ (80017e8 <flash_read_node_id+0x50>)
 80017a0:	607b      	str	r3, [r7, #4]

    if (data->magic == FLASH_MAGIC_NUMBER &&
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a11      	ldr	r2, [pc, #68]	@ (80017ec <flash_read_node_id+0x54>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d118      	bne.n	80017de <flash_read_node_id+0x46>
        data->checksum == calculate_checksum(data->counter, data->device_id)) {
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68dc      	ldr	r4, [r3, #12]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	4619      	mov	r1, r3
 80017ba:	4610      	mov	r0, r2
 80017bc:	f000 f818 	bl	80017f0 <calculate_checksum>
 80017c0:	4603      	mov	r3, r0
    if (data->magic == FLASH_MAGIC_NUMBER &&
 80017c2:	429c      	cmp	r4, r3
 80017c4:	d10b      	bne.n	80017de <flash_read_node_id+0x46>

        if (data->counter <= 99 && data->counter != 0) {
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	2b63      	cmp	r3, #99	@ 0x63
 80017cc:	d807      	bhi.n	80017de <flash_read_node_id+0x46>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d003      	beq.n	80017de <flash_read_node_id+0x46>
            return (uint8_t)data->counter;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	e000      	b.n	80017e0 <flash_read_node_id+0x48>
        }
    }
    return 0xFF;  // Invalid or no data
 80017de:	23ff      	movs	r3, #255	@ 0xff
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd90      	pop	{r4, r7, pc}
 80017e8:	0800fc00 	.word	0x0800fc00
 80017ec:	55aa1234 	.word	0x55aa1234

080017f0 <calculate_checksum>:
        print_dbg("Node ID %02d saved\r\n", node_id);
#endif
    }
}

uint32_t calculate_checksum(uint32_t counter, uint32_t device_id) {
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
    return counter ^ device_id ^ 0xDEADBEEF;
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	405a      	eors	r2, r3
 8001800:	4b03      	ldr	r3, [pc, #12]	@ (8001810 <calculate_checksum+0x20>)
 8001802:	4053      	eors	r3, r2
}
 8001804:	4618      	mov	r0, r3
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	bc80      	pop	{r7}
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	deadbeef 	.word	0xdeadbeef

08001814 <flash_clear_storage>:

void flash_clear_storage(void) {
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
#ifdef USE_UART
    printu("\r\n=== CLEARING FLASH STORAGE ===\r\n");
 800181a:	4813      	ldr	r0, [pc, #76]	@ (8001868 <flash_clear_storage+0x54>)
 800181c:	f7ff fedc 	bl	80015d8 <printu>
#endif

    flash_erase_node_page();
 8001820:	f7ff ff96 	bl	8001750 <flash_erase_node_page>

    nodeId = 0;
 8001824:	4b11      	ldr	r3, [pc, #68]	@ (800186c <flash_clear_storage+0x58>)
 8001826:	2200      	movs	r2, #0
 8001828:	601a      	str	r2, [r3, #0]

#ifdef USE_UART
    printu(" Flash storage cleared\r\n");
 800182a:	4811      	ldr	r0, [pc, #68]	@ (8001870 <flash_clear_storage+0x5c>)
 800182c:	f7ff fed4 	bl	80015d8 <printu>
    printu(" Node ID reset to 00\r\n");
 8001830:	4810      	ldr	r0, [pc, #64]	@ (8001874 <flash_clear_storage+0x60>)
 8001832:	f7ff fed1 	bl	80015d8 <printu>
    printu("=== Device will restart registration ===\r\n\r\n");
 8001836:	4810      	ldr	r0, [pc, #64]	@ (8001878 <flash_clear_storage+0x64>)
 8001838:	f7ff fece 	bl	80015d8 <printu>
#endif

    for(int i = 0; i < 5; i++) {
 800183c:	2300      	movs	r3, #0
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	e009      	b.n	8001856 <flash_clear_storage+0x42>
        HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8001842:	2104      	movs	r1, #4
 8001844:	480d      	ldr	r0, [pc, #52]	@ (800187c <flash_clear_storage+0x68>)
 8001846:	f000 ffba 	bl	80027be <HAL_GPIO_TogglePin>
        HAL_Delay(200);
 800184a:	20c8      	movs	r0, #200	@ 0xc8
 800184c:	f000 fb88 	bl	8001f60 <HAL_Delay>
    for(int i = 0; i < 5; i++) {
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3301      	adds	r3, #1
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b04      	cmp	r3, #4
 800185a:	ddf2      	ble.n	8001842 <flash_clear_storage+0x2e>
    }
}
 800185c:	bf00      	nop
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	08008d34 	.word	0x08008d34
 800186c:	20000230 	.word	0x20000230
 8001870:	08008d58 	.word	0x08008d58
 8001874:	08008d74 	.word	0x08008d74
 8001878:	08008d90 	.word	0x08008d90
 800187c:	40011400 	.word	0x40011400

08001880 <check_clear_button>:

void check_clear_button(void) {
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
    static uint32_t press_start_time = 0;
    static uint8_t is_clearing = 0;

    if (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 8001886:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800188a:	482a      	ldr	r0, [pc, #168]	@ (8001934 <check_clear_button+0xb4>)
 800188c:	f000 ff68 	bl	8002760 <HAL_GPIO_ReadPin>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d12f      	bne.n	80018f6 <check_clear_button+0x76>
        if (press_start_time == 0) {
 8001896:	4b28      	ldr	r3, [pc, #160]	@ (8001938 <check_clear_button+0xb8>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d108      	bne.n	80018b0 <check_clear_button+0x30>
            press_start_time = HAL_GetTick();
 800189e:	f000 fb55 	bl	8001f4c <HAL_GetTick>
 80018a2:	4603      	mov	r3, r0
 80018a4:	4a24      	ldr	r2, [pc, #144]	@ (8001938 <check_clear_button+0xb8>)
 80018a6:	6013      	str	r3, [r2, #0]
#ifdef USE_UART
            printu("[Button pressed - hold for 3s to clear]\r\n");
 80018a8:	4824      	ldr	r0, [pc, #144]	@ (800193c <check_clear_button+0xbc>)
 80018aa:	f7ff fe95 	bl	80015d8 <printu>
#endif
            }
        }
        press_start_time = 0;
    }
}
 80018ae:	e03d      	b.n	800192c <check_clear_button+0xac>
        else if (!is_clearing && (HAL_GetTick() - press_start_time) > 3000) {
 80018b0:	4b23      	ldr	r3, [pc, #140]	@ (8001940 <check_clear_button+0xc0>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d139      	bne.n	800192c <check_clear_button+0xac>
 80018b8:	f000 fb48 	bl	8001f4c <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	4b1e      	ldr	r3, [pc, #120]	@ (8001938 <check_clear_button+0xb8>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d92f      	bls.n	800192c <check_clear_button+0xac>
            is_clearing = 1;
 80018cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001940 <check_clear_button+0xc0>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	701a      	strb	r2, [r3, #0]
            flash_clear_storage();
 80018d2:	f7ff ff9f 	bl	8001814 <flash_clear_storage>
            while (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 80018d6:	e002      	b.n	80018de <check_clear_button+0x5e>
                HAL_Delay(10);
 80018d8:	200a      	movs	r0, #10
 80018da:	f000 fb41 	bl	8001f60 <HAL_Delay>
            while (HAL_GPIO_ReadPin(Erase_GPIO_Port, Erase_Pin) == GPIO_PIN_RESET) {
 80018de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018e2:	4814      	ldr	r0, [pc, #80]	@ (8001934 <check_clear_button+0xb4>)
 80018e4:	f000 ff3c 	bl	8002760 <HAL_GPIO_ReadPin>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f4      	beq.n	80018d8 <check_clear_button+0x58>
            is_clearing = 0;
 80018ee:	4b14      	ldr	r3, [pc, #80]	@ (8001940 <check_clear_button+0xc0>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	701a      	strb	r2, [r3, #0]
}
 80018f4:	e01a      	b.n	800192c <check_clear_button+0xac>
        if (press_start_time != 0 && !is_clearing) {
 80018f6:	4b10      	ldr	r3, [pc, #64]	@ (8001938 <check_clear_button+0xb8>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d013      	beq.n	8001926 <check_clear_button+0xa6>
 80018fe:	4b10      	ldr	r3, [pc, #64]	@ (8001940 <check_clear_button+0xc0>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d10f      	bne.n	8001926 <check_clear_button+0xa6>
            uint32_t press_duration = HAL_GetTick() - press_start_time;
 8001906:	f000 fb21 	bl	8001f4c <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	4b0a      	ldr	r3, [pc, #40]	@ (8001938 <check_clear_button+0xb8>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	607b      	str	r3, [r7, #4]
            if (press_duration < 3000) {
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800191a:	4293      	cmp	r3, r2
 800191c:	d803      	bhi.n	8001926 <check_clear_button+0xa6>
                print_dbg("[Button released after %lums]\r\n", press_duration);
 800191e:	6879      	ldr	r1, [r7, #4]
 8001920:	4808      	ldr	r0, [pc, #32]	@ (8001944 <check_clear_button+0xc4>)
 8001922:	f7ff fe6d 	bl	8001600 <print_dbg>
        press_start_time = 0;
 8001926:	4b04      	ldr	r3, [pc, #16]	@ (8001938 <check_clear_button+0xb8>)
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40011000 	.word	0x40011000
 8001938:	200002c0 	.word	0x200002c0
 800193c:	08008dc0 	.word	0x08008dc0
 8001940:	200002c4 	.word	0x200002c4
 8001944:	08008dec 	.word	0x08008dec

08001948 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800194c:	b672      	cpsid	i
}
 800194e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001950:	bf00      	nop
 8001952:	e7fd      	b.n	8001950 <Error_Handler+0x8>

08001954 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001958:	4b17      	ldr	r3, [pc, #92]	@ (80019b8 <MX_SPI1_Init+0x64>)
 800195a:	4a18      	ldr	r2, [pc, #96]	@ (80019bc <MX_SPI1_Init+0x68>)
 800195c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800195e:	4b16      	ldr	r3, [pc, #88]	@ (80019b8 <MX_SPI1_Init+0x64>)
 8001960:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001964:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001966:	4b14      	ldr	r3, [pc, #80]	@ (80019b8 <MX_SPI1_Init+0x64>)
 8001968:	2200      	movs	r2, #0
 800196a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800196c:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <MX_SPI1_Init+0x64>)
 800196e:	2200      	movs	r2, #0
 8001970:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001972:	4b11      	ldr	r3, [pc, #68]	@ (80019b8 <MX_SPI1_Init+0x64>)
 8001974:	2200      	movs	r2, #0
 8001976:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001978:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <MX_SPI1_Init+0x64>)
 800197a:	2200      	movs	r2, #0
 800197c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800197e:	4b0e      	ldr	r3, [pc, #56]	@ (80019b8 <MX_SPI1_Init+0x64>)
 8001980:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001984:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001986:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <MX_SPI1_Init+0x64>)
 8001988:	2210      	movs	r2, #16
 800198a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800198c:	4b0a      	ldr	r3, [pc, #40]	@ (80019b8 <MX_SPI1_Init+0x64>)
 800198e:	2200      	movs	r2, #0
 8001990:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <MX_SPI1_Init+0x64>)
 8001994:	2200      	movs	r2, #0
 8001996:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001998:	4b07      	ldr	r3, [pc, #28]	@ (80019b8 <MX_SPI1_Init+0x64>)
 800199a:	2200      	movs	r2, #0
 800199c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800199e:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <MX_SPI1_Init+0x64>)
 80019a0:	220a      	movs	r2, #10
 80019a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019a4:	4804      	ldr	r0, [pc, #16]	@ (80019b8 <MX_SPI1_Init+0x64>)
 80019a6:	f001 fb33 	bl	8003010 <HAL_SPI_Init>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80019b0:	f7ff ffca 	bl	8001948 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	200002c8 	.word	0x200002c8
 80019bc:	40013000 	.word	0x40013000

080019c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	f107 0310 	add.w	r3, r7, #16
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a1b      	ldr	r2, [pc, #108]	@ (8001a48 <HAL_SPI_MspInit+0x88>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d12f      	bne.n	8001a40 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019e0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a4c <HAL_SPI_MspInit+0x8c>)
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	4a19      	ldr	r2, [pc, #100]	@ (8001a4c <HAL_SPI_MspInit+0x8c>)
 80019e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019ea:	6193      	str	r3, [r2, #24]
 80019ec:	4b17      	ldr	r3, [pc, #92]	@ (8001a4c <HAL_SPI_MspInit+0x8c>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019f4:	60fb      	str	r3, [r7, #12]
 80019f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f8:	4b14      	ldr	r3, [pc, #80]	@ (8001a4c <HAL_SPI_MspInit+0x8c>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	4a13      	ldr	r2, [pc, #76]	@ (8001a4c <HAL_SPI_MspInit+0x8c>)
 80019fe:	f043 0304 	orr.w	r3, r3, #4
 8001a02:	6193      	str	r3, [r2, #24]
 8001a04:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <HAL_SPI_MspInit+0x8c>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	f003 0304 	and.w	r3, r3, #4
 8001a0c:	60bb      	str	r3, [r7, #8]
 8001a0e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a10:	23a0      	movs	r3, #160	@ 0xa0
 8001a12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a14:	2302      	movs	r3, #2
 8001a16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1c:	f107 0310 	add.w	r3, r7, #16
 8001a20:	4619      	mov	r1, r3
 8001a22:	480b      	ldr	r0, [pc, #44]	@ (8001a50 <HAL_SPI_MspInit+0x90>)
 8001a24:	f000 fd18 	bl	8002458 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a28:	2340      	movs	r3, #64	@ 0x40
 8001a2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a34:	f107 0310 	add.w	r3, r7, #16
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4805      	ldr	r0, [pc, #20]	@ (8001a50 <HAL_SPI_MspInit+0x90>)
 8001a3c:	f000 fd0c 	bl	8002458 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a40:	bf00      	nop
 8001a42:	3720      	adds	r7, #32
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40013000 	.word	0x40013000
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	40010800 	.word	0x40010800

08001a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a5a:	4b15      	ldr	r3, [pc, #84]	@ (8001ab0 <HAL_MspInit+0x5c>)
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	4a14      	ldr	r2, [pc, #80]	@ (8001ab0 <HAL_MspInit+0x5c>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	6193      	str	r3, [r2, #24]
 8001a66:	4b12      	ldr	r3, [pc, #72]	@ (8001ab0 <HAL_MspInit+0x5c>)
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a72:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab0 <HAL_MspInit+0x5c>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	4a0e      	ldr	r2, [pc, #56]	@ (8001ab0 <HAL_MspInit+0x5c>)
 8001a78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a7c:	61d3      	str	r3, [r2, #28]
 8001a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab0 <HAL_MspInit+0x5c>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab4 <HAL_MspInit+0x60>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	4a04      	ldr	r2, [pc, #16]	@ (8001ab4 <HAL_MspInit+0x60>)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40010000 	.word	0x40010000

08001ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001abc:	bf00      	nop
 8001abe:	e7fd      	b.n	8001abc <NMI_Handler+0x4>

08001ac0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ac4:	bf00      	nop
 8001ac6:	e7fd      	b.n	8001ac4 <HardFault_Handler+0x4>

08001ac8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001acc:	bf00      	nop
 8001ace:	e7fd      	b.n	8001acc <MemManage_Handler+0x4>

08001ad0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <BusFault_Handler+0x4>

08001ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001adc:	bf00      	nop
 8001ade:	e7fd      	b.n	8001adc <UsageFault_Handler+0x4>

08001ae0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr

08001aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr

08001af8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr

08001b04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b08:	f000 fa0e 	bl	8001f28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b0c:	bf00      	nop
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  return 1;
 8001b14:	2301      	movs	r3, #1
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr

08001b1e <_kill>:

int _kill(int pid, int sig)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b082      	sub	sp, #8
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
 8001b26:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b28:	f003 fa54 	bl	8004fd4 <__errno>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2216      	movs	r2, #22
 8001b30:	601a      	str	r2, [r3, #0]
  return -1;
 8001b32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <_exit>:

void _exit (int status)
{
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b082      	sub	sp, #8
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b46:	f04f 31ff 	mov.w	r1, #4294967295
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f7ff ffe7 	bl	8001b1e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <_exit+0x12>

08001b54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	e00a      	b.n	8001b7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b66:	f3af 8000 	nop.w
 8001b6a:	4601      	mov	r1, r0
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	1c5a      	adds	r2, r3, #1
 8001b70:	60ba      	str	r2, [r7, #8]
 8001b72:	b2ca      	uxtb	r2, r1
 8001b74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	617b      	str	r3, [r7, #20]
 8001b7c:	697a      	ldr	r2, [r7, #20]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	dbf0      	blt.n	8001b66 <_read+0x12>
  }

  return len;
 8001b84:	687b      	ldr	r3, [r7, #4]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b086      	sub	sp, #24
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	60f8      	str	r0, [r7, #12]
 8001b96:	60b9      	str	r1, [r7, #8]
 8001b98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]
 8001b9e:	e009      	b.n	8001bb4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	1c5a      	adds	r2, r3, #1
 8001ba4:	60ba      	str	r2, [r7, #8]
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dbf1      	blt.n	8001ba0 <_write+0x12>
  }
  return len;
 8001bbc:	687b      	ldr	r3, [r7, #4]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_close>:

int _close(int file)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr

08001bdc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bec:	605a      	str	r2, [r3, #4]
  return 0;
 8001bee:	2300      	movs	r3, #0
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr

08001bfa <_isatty>:

int _isatty(int file)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c02:	2301      	movs	r3, #1
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr

08001c0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b085      	sub	sp, #20
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	60f8      	str	r0, [r7, #12]
 8001c16:	60b9      	str	r1, [r7, #8]
 8001c18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
	...

08001c28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c30:	4a14      	ldr	r2, [pc, #80]	@ (8001c84 <_sbrk+0x5c>)
 8001c32:	4b15      	ldr	r3, [pc, #84]	@ (8001c88 <_sbrk+0x60>)
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c3c:	4b13      	ldr	r3, [pc, #76]	@ (8001c8c <_sbrk+0x64>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d102      	bne.n	8001c4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c44:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <_sbrk+0x64>)
 8001c46:	4a12      	ldr	r2, [pc, #72]	@ (8001c90 <_sbrk+0x68>)
 8001c48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c4a:	4b10      	ldr	r3, [pc, #64]	@ (8001c8c <_sbrk+0x64>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d207      	bcs.n	8001c68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c58:	f003 f9bc 	bl	8004fd4 <__errno>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	220c      	movs	r2, #12
 8001c60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c62:	f04f 33ff 	mov.w	r3, #4294967295
 8001c66:	e009      	b.n	8001c7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c68:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <_sbrk+0x64>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c6e:	4b07      	ldr	r3, [pc, #28]	@ (8001c8c <_sbrk+0x64>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	4a05      	ldr	r2, [pc, #20]	@ (8001c8c <_sbrk+0x64>)
 8001c78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3718      	adds	r7, #24
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20005000 	.word	0x20005000
 8001c88:	00000400 	.word	0x00000400
 8001c8c:	20000320 	.word	0x20000320
 8001c90:	20000528 	.word	0x20000528

08001c94 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr

08001ca0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ca4:	4b11      	ldr	r3, [pc, #68]	@ (8001cec <MX_USART1_UART_Init+0x4c>)
 8001ca6:	4a12      	ldr	r2, [pc, #72]	@ (8001cf0 <MX_USART1_UART_Init+0x50>)
 8001ca8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001caa:	4b10      	ldr	r3, [pc, #64]	@ (8001cec <MX_USART1_UART_Init+0x4c>)
 8001cac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cb0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cec <MX_USART1_UART_Init+0x4c>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cec <MX_USART1_UART_Init+0x4c>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001cec <MX_USART1_UART_Init+0x4c>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cc4:	4b09      	ldr	r3, [pc, #36]	@ (8001cec <MX_USART1_UART_Init+0x4c>)
 8001cc6:	220c      	movs	r2, #12
 8001cc8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cca:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <MX_USART1_UART_Init+0x4c>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cd0:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <MX_USART1_UART_Init+0x4c>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cd6:	4805      	ldr	r0, [pc, #20]	@ (8001cec <MX_USART1_UART_Init+0x4c>)
 8001cd8:	f001 ff3d 	bl	8003b56 <HAL_UART_Init>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ce2:	f7ff fe31 	bl	8001948 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000324 	.word	0x20000324
 8001cf0:	40013800 	.word	0x40013800

08001cf4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cf8:	4b11      	ldr	r3, [pc, #68]	@ (8001d40 <MX_USART2_UART_Init+0x4c>)
 8001cfa:	4a12      	ldr	r2, [pc, #72]	@ (8001d44 <MX_USART2_UART_Init+0x50>)
 8001cfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cfe:	4b10      	ldr	r3, [pc, #64]	@ (8001d40 <MX_USART2_UART_Init+0x4c>)
 8001d00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d06:	4b0e      	ldr	r3, [pc, #56]	@ (8001d40 <MX_USART2_UART_Init+0x4c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d40 <MX_USART2_UART_Init+0x4c>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d12:	4b0b      	ldr	r3, [pc, #44]	@ (8001d40 <MX_USART2_UART_Init+0x4c>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d18:	4b09      	ldr	r3, [pc, #36]	@ (8001d40 <MX_USART2_UART_Init+0x4c>)
 8001d1a:	220c      	movs	r2, #12
 8001d1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d1e:	4b08      	ldr	r3, [pc, #32]	@ (8001d40 <MX_USART2_UART_Init+0x4c>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d24:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <MX_USART2_UART_Init+0x4c>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d2a:	4805      	ldr	r0, [pc, #20]	@ (8001d40 <MX_USART2_UART_Init+0x4c>)
 8001d2c:	f001 ff13 	bl	8003b56 <HAL_UART_Init>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d36:	f7ff fe07 	bl	8001948 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	2000036c 	.word	0x2000036c
 8001d44:	40004400 	.word	0x40004400

08001d48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08a      	sub	sp, #40	@ 0x28
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d50:	f107 0318 	add.w	r3, r7, #24
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a37      	ldr	r2, [pc, #220]	@ (8001e40 <HAL_UART_MspInit+0xf8>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d132      	bne.n	8001dce <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d68:	4b36      	ldr	r3, [pc, #216]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	4a35      	ldr	r2, [pc, #212]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001d6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d72:	6193      	str	r3, [r2, #24]
 8001d74:	4b33      	ldr	r3, [pc, #204]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001d76:	699b      	ldr	r3, [r3, #24]
 8001d78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d80:	4b30      	ldr	r3, [pc, #192]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	4a2f      	ldr	r2, [pc, #188]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001d86:	f043 0304 	orr.w	r3, r3, #4
 8001d8a:	6193      	str	r3, [r2, #24]
 8001d8c:	4b2d      	ldr	r3, [pc, #180]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	f003 0304 	and.w	r3, r3, #4
 8001d94:	613b      	str	r3, [r7, #16]
 8001d96:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001da2:	2303      	movs	r3, #3
 8001da4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da6:	f107 0318 	add.w	r3, r7, #24
 8001daa:	4619      	mov	r1, r3
 8001dac:	4826      	ldr	r0, [pc, #152]	@ (8001e48 <HAL_UART_MspInit+0x100>)
 8001dae:	f000 fb53 	bl	8002458 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001db2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001db8:	2300      	movs	r3, #0
 8001dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc0:	f107 0318 	add.w	r3, r7, #24
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4820      	ldr	r0, [pc, #128]	@ (8001e48 <HAL_UART_MspInit+0x100>)
 8001dc8:	f000 fb46 	bl	8002458 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001dcc:	e034      	b.n	8001e38 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a1e      	ldr	r2, [pc, #120]	@ (8001e4c <HAL_UART_MspInit+0x104>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d12f      	bne.n	8001e38 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	4a19      	ldr	r2, [pc, #100]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001dde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001de2:	61d3      	str	r3, [r2, #28]
 8001de4:	4b17      	ldr	r3, [pc, #92]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001de6:	69db      	ldr	r3, [r3, #28]
 8001de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dec:	60fb      	str	r3, [r7, #12]
 8001dee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df0:	4b14      	ldr	r3, [pc, #80]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	4a13      	ldr	r2, [pc, #76]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001df6:	f043 0304 	orr.w	r3, r3, #4
 8001dfa:	6193      	str	r3, [r2, #24]
 8001dfc:	4b11      	ldr	r3, [pc, #68]	@ (8001e44 <HAL_UART_MspInit+0xfc>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e08:	2304      	movs	r3, #4
 8001e0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e10:	2303      	movs	r3, #3
 8001e12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e14:	f107 0318 	add.w	r3, r7, #24
 8001e18:	4619      	mov	r1, r3
 8001e1a:	480b      	ldr	r0, [pc, #44]	@ (8001e48 <HAL_UART_MspInit+0x100>)
 8001e1c:	f000 fb1c 	bl	8002458 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e20:	2308      	movs	r3, #8
 8001e22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e24:	2300      	movs	r3, #0
 8001e26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2c:	f107 0318 	add.w	r3, r7, #24
 8001e30:	4619      	mov	r1, r3
 8001e32:	4805      	ldr	r0, [pc, #20]	@ (8001e48 <HAL_UART_MspInit+0x100>)
 8001e34:	f000 fb10 	bl	8002458 <HAL_GPIO_Init>
}
 8001e38:	bf00      	nop
 8001e3a:	3728      	adds	r7, #40	@ 0x28
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40013800 	.word	0x40013800
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40010800 	.word	0x40010800
 8001e4c:	40004400 	.word	0x40004400

08001e50 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e50:	f7ff ff20 	bl	8001c94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e54:	480b      	ldr	r0, [pc, #44]	@ (8001e84 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e56:	490c      	ldr	r1, [pc, #48]	@ (8001e88 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e58:	4a0c      	ldr	r2, [pc, #48]	@ (8001e8c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e5c:	e002      	b.n	8001e64 <LoopCopyDataInit>

08001e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e62:	3304      	adds	r3, #4

08001e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e68:	d3f9      	bcc.n	8001e5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e6a:	4a09      	ldr	r2, [pc, #36]	@ (8001e90 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e6c:	4c09      	ldr	r4, [pc, #36]	@ (8001e94 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e70:	e001      	b.n	8001e76 <LoopFillZerobss>

08001e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e74:	3204      	adds	r2, #4

08001e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e78:	d3fb      	bcc.n	8001e72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e7a:	f003 f8b1 	bl	8004fe0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e7e:	f7ff fa81 	bl	8001384 <main>
  bx lr
 8001e82:	4770      	bx	lr
  ldr r0, =_sdata
 8001e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e88:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001e8c:	0800927c 	.word	0x0800927c
  ldr r2, =_sbss
 8001e90:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001e94:	20000524 	.word	0x20000524

08001e98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e98:	e7fe      	b.n	8001e98 <ADC1_2_IRQHandler>
	...

08001e9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ea0:	4b08      	ldr	r3, [pc, #32]	@ (8001ec4 <HAL_Init+0x28>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a07      	ldr	r2, [pc, #28]	@ (8001ec4 <HAL_Init+0x28>)
 8001ea6:	f043 0310 	orr.w	r3, r3, #16
 8001eaa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eac:	2003      	movs	r0, #3
 8001eae:	f000 f92b 	bl	8002108 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eb2:	200f      	movs	r0, #15
 8001eb4:	f000 f808 	bl	8001ec8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001eb8:	f7ff fdcc 	bl	8001a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40022000 	.word	0x40022000

08001ec8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ed0:	4b12      	ldr	r3, [pc, #72]	@ (8001f1c <HAL_InitTick+0x54>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	4b12      	ldr	r3, [pc, #72]	@ (8001f20 <HAL_InitTick+0x58>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	4619      	mov	r1, r3
 8001eda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ede:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f000 f935 	bl	8002156 <HAL_SYSTICK_Config>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e00e      	b.n	8001f14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2b0f      	cmp	r3, #15
 8001efa:	d80a      	bhi.n	8001f12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001efc:	2200      	movs	r2, #0
 8001efe:	6879      	ldr	r1, [r7, #4]
 8001f00:	f04f 30ff 	mov.w	r0, #4294967295
 8001f04:	f000 f90b 	bl	800211e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f08:	4a06      	ldr	r2, [pc, #24]	@ (8001f24 <HAL_InitTick+0x5c>)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	e000      	b.n	8001f14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20000000 	.word	0x20000000
 8001f20:	20000008 	.word	0x20000008
 8001f24:	20000004 	.word	0x20000004

08001f28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f2c:	4b05      	ldr	r3, [pc, #20]	@ (8001f44 <HAL_IncTick+0x1c>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	461a      	mov	r2, r3
 8001f32:	4b05      	ldr	r3, [pc, #20]	@ (8001f48 <HAL_IncTick+0x20>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4413      	add	r3, r2
 8001f38:	4a03      	ldr	r2, [pc, #12]	@ (8001f48 <HAL_IncTick+0x20>)
 8001f3a:	6013      	str	r3, [r2, #0]
}
 8001f3c:	bf00      	nop
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bc80      	pop	{r7}
 8001f42:	4770      	bx	lr
 8001f44:	20000008 	.word	0x20000008
 8001f48:	200003b4 	.word	0x200003b4

08001f4c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f50:	4b02      	ldr	r3, [pc, #8]	@ (8001f5c <HAL_GetTick+0x10>)
 8001f52:	681b      	ldr	r3, [r3, #0]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr
 8001f5c:	200003b4 	.word	0x200003b4

08001f60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f68:	f7ff fff0 	bl	8001f4c <HAL_GetTick>
 8001f6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f78:	d005      	beq.n	8001f86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa4 <HAL_Delay+0x44>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	4413      	add	r3, r2
 8001f84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f86:	bf00      	nop
 8001f88:	f7ff ffe0 	bl	8001f4c <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d8f7      	bhi.n	8001f88 <HAL_Delay+0x28>
  {
  }
}
 8001f98:	bf00      	nop
 8001f9a:	bf00      	nop
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	20000008 	.word	0x20000008

08001fa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f003 0307 	and.w	r3, r3, #7
 8001fb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001fec <__NVIC_SetPriorityGrouping+0x44>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fbe:	68ba      	ldr	r2, [r7, #8]
 8001fc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fda:	4a04      	ldr	r2, [pc, #16]	@ (8001fec <__NVIC_SetPriorityGrouping+0x44>)
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	60d3      	str	r3, [r2, #12]
}
 8001fe0:	bf00      	nop
 8001fe2:	3714      	adds	r7, #20
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bc80      	pop	{r7}
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	e000ed00 	.word	0xe000ed00

08001ff0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ff4:	4b04      	ldr	r3, [pc, #16]	@ (8002008 <__NVIC_GetPriorityGrouping+0x18>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	0a1b      	lsrs	r3, r3, #8
 8001ffa:	f003 0307 	and.w	r3, r3, #7
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	6039      	str	r1, [r7, #0]
 8002016:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201c:	2b00      	cmp	r3, #0
 800201e:	db0a      	blt.n	8002036 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	b2da      	uxtb	r2, r3
 8002024:	490c      	ldr	r1, [pc, #48]	@ (8002058 <__NVIC_SetPriority+0x4c>)
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	0112      	lsls	r2, r2, #4
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	440b      	add	r3, r1
 8002030:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002034:	e00a      	b.n	800204c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	b2da      	uxtb	r2, r3
 800203a:	4908      	ldr	r1, [pc, #32]	@ (800205c <__NVIC_SetPriority+0x50>)
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	f003 030f 	and.w	r3, r3, #15
 8002042:	3b04      	subs	r3, #4
 8002044:	0112      	lsls	r2, r2, #4
 8002046:	b2d2      	uxtb	r2, r2
 8002048:	440b      	add	r3, r1
 800204a:	761a      	strb	r2, [r3, #24]
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	e000e100 	.word	0xe000e100
 800205c:	e000ed00 	.word	0xe000ed00

08002060 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002060:	b480      	push	{r7}
 8002062:	b089      	sub	sp, #36	@ 0x24
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f1c3 0307 	rsb	r3, r3, #7
 800207a:	2b04      	cmp	r3, #4
 800207c:	bf28      	it	cs
 800207e:	2304      	movcs	r3, #4
 8002080:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	3304      	adds	r3, #4
 8002086:	2b06      	cmp	r3, #6
 8002088:	d902      	bls.n	8002090 <NVIC_EncodePriority+0x30>
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	3b03      	subs	r3, #3
 800208e:	e000      	b.n	8002092 <NVIC_EncodePriority+0x32>
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002094:	f04f 32ff 	mov.w	r2, #4294967295
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43da      	mvns	r2, r3
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	401a      	ands	r2, r3
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020a8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	fa01 f303 	lsl.w	r3, r1, r3
 80020b2:	43d9      	mvns	r1, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b8:	4313      	orrs	r3, r2
         );
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3724      	adds	r7, #36	@ 0x24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr

080020c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020d4:	d301      	bcc.n	80020da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020d6:	2301      	movs	r3, #1
 80020d8:	e00f      	b.n	80020fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020da:	4a0a      	ldr	r2, [pc, #40]	@ (8002104 <SysTick_Config+0x40>)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	3b01      	subs	r3, #1
 80020e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020e2:	210f      	movs	r1, #15
 80020e4:	f04f 30ff 	mov.w	r0, #4294967295
 80020e8:	f7ff ff90 	bl	800200c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020ec:	4b05      	ldr	r3, [pc, #20]	@ (8002104 <SysTick_Config+0x40>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020f2:	4b04      	ldr	r3, [pc, #16]	@ (8002104 <SysTick_Config+0x40>)
 80020f4:	2207      	movs	r2, #7
 80020f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	e000e010 	.word	0xe000e010

08002108 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f7ff ff49 	bl	8001fa8 <__NVIC_SetPriorityGrouping>
}
 8002116:	bf00      	nop
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800211e:	b580      	push	{r7, lr}
 8002120:	b086      	sub	sp, #24
 8002122:	af00      	add	r7, sp, #0
 8002124:	4603      	mov	r3, r0
 8002126:	60b9      	str	r1, [r7, #8]
 8002128:	607a      	str	r2, [r7, #4]
 800212a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800212c:	2300      	movs	r3, #0
 800212e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002130:	f7ff ff5e 	bl	8001ff0 <__NVIC_GetPriorityGrouping>
 8002134:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	68b9      	ldr	r1, [r7, #8]
 800213a:	6978      	ldr	r0, [r7, #20]
 800213c:	f7ff ff90 	bl	8002060 <NVIC_EncodePriority>
 8002140:	4602      	mov	r2, r0
 8002142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002146:	4611      	mov	r1, r2
 8002148:	4618      	mov	r0, r3
 800214a:	f7ff ff5f 	bl	800200c <__NVIC_SetPriority>
}
 800214e:	bf00      	nop
 8002150:	3718      	adds	r7, #24
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b082      	sub	sp, #8
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f7ff ffb0 	bl	80020c4 <SysTick_Config>
 8002164:	4603      	mov	r3, r0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
	...

08002170 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002176:	2300      	movs	r3, #0
 8002178:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800217a:	4b0d      	ldr	r3, [pc, #52]	@ (80021b0 <HAL_FLASH_Unlock+0x40>)
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00d      	beq.n	80021a2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002186:	4b0a      	ldr	r3, [pc, #40]	@ (80021b0 <HAL_FLASH_Unlock+0x40>)
 8002188:	4a0a      	ldr	r2, [pc, #40]	@ (80021b4 <HAL_FLASH_Unlock+0x44>)
 800218a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800218c:	4b08      	ldr	r3, [pc, #32]	@ (80021b0 <HAL_FLASH_Unlock+0x40>)
 800218e:	4a0a      	ldr	r2, [pc, #40]	@ (80021b8 <HAL_FLASH_Unlock+0x48>)
 8002190:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002192:	4b07      	ldr	r3, [pc, #28]	@ (80021b0 <HAL_FLASH_Unlock+0x40>)
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80021a2:	79fb      	ldrb	r3, [r7, #7]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bc80      	pop	{r7}
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	40022000 	.word	0x40022000
 80021b4:	45670123 	.word	0x45670123
 80021b8:	cdef89ab 	.word	0xcdef89ab

080021bc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80021c0:	4b05      	ldr	r3, [pc, #20]	@ (80021d8 <HAL_FLASH_Lock+0x1c>)
 80021c2:	691b      	ldr	r3, [r3, #16]
 80021c4:	4a04      	ldr	r2, [pc, #16]	@ (80021d8 <HAL_FLASH_Lock+0x1c>)
 80021c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021ca:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bc80      	pop	{r7}
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	40022000 	.word	0x40022000

080021dc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80021e4:	f7ff feb2 	bl	8001f4c <HAL_GetTick>
 80021e8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80021ea:	e010      	b.n	800220e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f2:	d00c      	beq.n	800220e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d007      	beq.n	800220a <FLASH_WaitForLastOperation+0x2e>
 80021fa:	f7ff fea7 	bl	8001f4c <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	429a      	cmp	r2, r3
 8002208:	d201      	bcs.n	800220e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e025      	b.n	800225a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800220e:	4b15      	ldr	r3, [pc, #84]	@ (8002264 <FLASH_WaitForLastOperation+0x88>)
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1e8      	bne.n	80021ec <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800221a:	4b12      	ldr	r3, [pc, #72]	@ (8002264 <FLASH_WaitForLastOperation+0x88>)
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	f003 0320 	and.w	r3, r3, #32
 8002222:	2b00      	cmp	r3, #0
 8002224:	d002      	beq.n	800222c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002226:	4b0f      	ldr	r3, [pc, #60]	@ (8002264 <FLASH_WaitForLastOperation+0x88>)
 8002228:	2220      	movs	r2, #32
 800222a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800222c:	4b0d      	ldr	r3, [pc, #52]	@ (8002264 <FLASH_WaitForLastOperation+0x88>)
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	f003 0310 	and.w	r3, r3, #16
 8002234:	2b00      	cmp	r3, #0
 8002236:	d10b      	bne.n	8002250 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002238:	4b0a      	ldr	r3, [pc, #40]	@ (8002264 <FLASH_WaitForLastOperation+0x88>)
 800223a:	69db      	ldr	r3, [r3, #28]
 800223c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002240:	2b00      	cmp	r3, #0
 8002242:	d105      	bne.n	8002250 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002244:	4b07      	ldr	r3, [pc, #28]	@ (8002264 <FLASH_WaitForLastOperation+0x88>)
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800224c:	2b00      	cmp	r3, #0
 800224e:	d003      	beq.n	8002258 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002250:	f000 f80a 	bl	8002268 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e000      	b.n	800225a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40022000 	.word	0x40022000

08002268 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800226e:	2300      	movs	r3, #0
 8002270:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002272:	4b23      	ldr	r3, [pc, #140]	@ (8002300 <FLASH_SetErrorCode+0x98>)
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	f003 0310 	and.w	r3, r3, #16
 800227a:	2b00      	cmp	r3, #0
 800227c:	d009      	beq.n	8002292 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800227e:	4b21      	ldr	r3, [pc, #132]	@ (8002304 <FLASH_SetErrorCode+0x9c>)
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	f043 0302 	orr.w	r3, r3, #2
 8002286:	4a1f      	ldr	r2, [pc, #124]	@ (8002304 <FLASH_SetErrorCode+0x9c>)
 8002288:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f043 0310 	orr.w	r3, r3, #16
 8002290:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002292:	4b1b      	ldr	r3, [pc, #108]	@ (8002300 <FLASH_SetErrorCode+0x98>)
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	f003 0304 	and.w	r3, r3, #4
 800229a:	2b00      	cmp	r3, #0
 800229c:	d009      	beq.n	80022b2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800229e:	4b19      	ldr	r3, [pc, #100]	@ (8002304 <FLASH_SetErrorCode+0x9c>)
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	f043 0301 	orr.w	r3, r3, #1
 80022a6:	4a17      	ldr	r2, [pc, #92]	@ (8002304 <FLASH_SetErrorCode+0x9c>)
 80022a8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f043 0304 	orr.w	r3, r3, #4
 80022b0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80022b2:	4b13      	ldr	r3, [pc, #76]	@ (8002300 <FLASH_SetErrorCode+0x98>)
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d00b      	beq.n	80022d6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80022be:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <FLASH_SetErrorCode+0x9c>)
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	f043 0304 	orr.w	r3, r3, #4
 80022c6:	4a0f      	ldr	r2, [pc, #60]	@ (8002304 <FLASH_SetErrorCode+0x9c>)
 80022c8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80022ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002300 <FLASH_SetErrorCode+0x98>)
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002300 <FLASH_SetErrorCode+0x98>)
 80022d0:	f023 0301 	bic.w	r3, r3, #1
 80022d4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f240 1201 	movw	r2, #257	@ 0x101
 80022dc:	4293      	cmp	r3, r2
 80022de:	d106      	bne.n	80022ee <FLASH_SetErrorCode+0x86>
 80022e0:	4b07      	ldr	r3, [pc, #28]	@ (8002300 <FLASH_SetErrorCode+0x98>)
 80022e2:	69db      	ldr	r3, [r3, #28]
 80022e4:	4a06      	ldr	r2, [pc, #24]	@ (8002300 <FLASH_SetErrorCode+0x98>)
 80022e6:	f023 0301 	bic.w	r3, r3, #1
 80022ea:	61d3      	str	r3, [r2, #28]
}  
 80022ec:	e002      	b.n	80022f4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80022ee:	4a04      	ldr	r2, [pc, #16]	@ (8002300 <FLASH_SetErrorCode+0x98>)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	60d3      	str	r3, [r2, #12]
}  
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bc80      	pop	{r7}
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	40022000 	.word	0x40022000
 8002304:	200003b8 	.word	0x200003b8

08002308 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002316:	2300      	movs	r3, #0
 8002318:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800231a:	4b2f      	ldr	r3, [pc, #188]	@ (80023d8 <HAL_FLASHEx_Erase+0xd0>)
 800231c:	7e1b      	ldrb	r3, [r3, #24]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d101      	bne.n	8002326 <HAL_FLASHEx_Erase+0x1e>
 8002322:	2302      	movs	r3, #2
 8002324:	e053      	b.n	80023ce <HAL_FLASHEx_Erase+0xc6>
 8002326:	4b2c      	ldr	r3, [pc, #176]	@ (80023d8 <HAL_FLASHEx_Erase+0xd0>)
 8002328:	2201      	movs	r2, #1
 800232a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b02      	cmp	r3, #2
 8002332:	d116      	bne.n	8002362 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002334:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002338:	f7ff ff50 	bl	80021dc <FLASH_WaitForLastOperation>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d141      	bne.n	80023c6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002342:	2001      	movs	r0, #1
 8002344:	f000 f84c 	bl	80023e0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002348:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800234c:	f7ff ff46 	bl	80021dc <FLASH_WaitForLastOperation>
 8002350:	4603      	mov	r3, r0
 8002352:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002354:	4b21      	ldr	r3, [pc, #132]	@ (80023dc <HAL_FLASHEx_Erase+0xd4>)
 8002356:	691b      	ldr	r3, [r3, #16]
 8002358:	4a20      	ldr	r2, [pc, #128]	@ (80023dc <HAL_FLASHEx_Erase+0xd4>)
 800235a:	f023 0304 	bic.w	r3, r3, #4
 800235e:	6113      	str	r3, [r2, #16]
 8002360:	e031      	b.n	80023c6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002362:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002366:	f7ff ff39 	bl	80021dc <FLASH_WaitForLastOperation>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d12a      	bne.n	80023c6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	f04f 32ff 	mov.w	r2, #4294967295
 8002376:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	e019      	b.n	80023b4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002380:	68b8      	ldr	r0, [r7, #8]
 8002382:	f000 f849 	bl	8002418 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002386:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800238a:	f7ff ff27 	bl	80021dc <FLASH_WaitForLastOperation>
 800238e:	4603      	mov	r3, r0
 8002390:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002392:	4b12      	ldr	r3, [pc, #72]	@ (80023dc <HAL_FLASHEx_Erase+0xd4>)
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	4a11      	ldr	r2, [pc, #68]	@ (80023dc <HAL_FLASHEx_Erase+0xd4>)
 8002398:	f023 0302 	bic.w	r3, r3, #2
 800239c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800239e:	7bfb      	ldrb	r3, [r7, #15]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d003      	beq.n	80023ac <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	68ba      	ldr	r2, [r7, #8]
 80023a8:	601a      	str	r2, [r3, #0]
            break;
 80023aa:	e00c      	b.n	80023c6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80023b2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	029a      	lsls	r2, r3, #10
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	4413      	add	r3, r2
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d3dc      	bcc.n	8002380 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80023c6:	4b04      	ldr	r3, [pc, #16]	@ (80023d8 <HAL_FLASHEx_Erase+0xd0>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	761a      	strb	r2, [r3, #24]

  return status;
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	200003b8 	.word	0x200003b8
 80023dc:	40022000 	.word	0x40022000

080023e0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80023e8:	4b09      	ldr	r3, [pc, #36]	@ (8002410 <FLASH_MassErase+0x30>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80023ee:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <FLASH_MassErase+0x34>)
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	4a08      	ldr	r2, [pc, #32]	@ (8002414 <FLASH_MassErase+0x34>)
 80023f4:	f043 0304 	orr.w	r3, r3, #4
 80023f8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80023fa:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <FLASH_MassErase+0x34>)
 80023fc:	691b      	ldr	r3, [r3, #16]
 80023fe:	4a05      	ldr	r2, [pc, #20]	@ (8002414 <FLASH_MassErase+0x34>)
 8002400:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002404:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002406:	bf00      	nop
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr
 8002410:	200003b8 	.word	0x200003b8
 8002414:	40022000 	.word	0x40022000

08002418 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002420:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <FLASH_PageErase+0x38>)
 8002422:	2200      	movs	r2, #0
 8002424:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002426:	4b0b      	ldr	r3, [pc, #44]	@ (8002454 <FLASH_PageErase+0x3c>)
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	4a0a      	ldr	r2, [pc, #40]	@ (8002454 <FLASH_PageErase+0x3c>)
 800242c:	f043 0302 	orr.w	r3, r3, #2
 8002430:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002432:	4a08      	ldr	r2, [pc, #32]	@ (8002454 <FLASH_PageErase+0x3c>)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002438:	4b06      	ldr	r3, [pc, #24]	@ (8002454 <FLASH_PageErase+0x3c>)
 800243a:	691b      	ldr	r3, [r3, #16]
 800243c:	4a05      	ldr	r2, [pc, #20]	@ (8002454 <FLASH_PageErase+0x3c>)
 800243e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002442:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	200003b8 	.word	0x200003b8
 8002454:	40022000 	.word	0x40022000

08002458 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002458:	b480      	push	{r7}
 800245a:	b08b      	sub	sp, #44	@ 0x2c
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002462:	2300      	movs	r3, #0
 8002464:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002466:	2300      	movs	r3, #0
 8002468:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800246a:	e169      	b.n	8002740 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800246c:	2201      	movs	r2, #1
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	fa02 f303 	lsl.w	r3, r2, r3
 8002474:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	69fa      	ldr	r2, [r7, #28]
 800247c:	4013      	ands	r3, r2
 800247e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	429a      	cmp	r2, r3
 8002486:	f040 8158 	bne.w	800273a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	4a9a      	ldr	r2, [pc, #616]	@ (80026f8 <HAL_GPIO_Init+0x2a0>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d05e      	beq.n	8002552 <HAL_GPIO_Init+0xfa>
 8002494:	4a98      	ldr	r2, [pc, #608]	@ (80026f8 <HAL_GPIO_Init+0x2a0>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d875      	bhi.n	8002586 <HAL_GPIO_Init+0x12e>
 800249a:	4a98      	ldr	r2, [pc, #608]	@ (80026fc <HAL_GPIO_Init+0x2a4>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d058      	beq.n	8002552 <HAL_GPIO_Init+0xfa>
 80024a0:	4a96      	ldr	r2, [pc, #600]	@ (80026fc <HAL_GPIO_Init+0x2a4>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d86f      	bhi.n	8002586 <HAL_GPIO_Init+0x12e>
 80024a6:	4a96      	ldr	r2, [pc, #600]	@ (8002700 <HAL_GPIO_Init+0x2a8>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d052      	beq.n	8002552 <HAL_GPIO_Init+0xfa>
 80024ac:	4a94      	ldr	r2, [pc, #592]	@ (8002700 <HAL_GPIO_Init+0x2a8>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d869      	bhi.n	8002586 <HAL_GPIO_Init+0x12e>
 80024b2:	4a94      	ldr	r2, [pc, #592]	@ (8002704 <HAL_GPIO_Init+0x2ac>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d04c      	beq.n	8002552 <HAL_GPIO_Init+0xfa>
 80024b8:	4a92      	ldr	r2, [pc, #584]	@ (8002704 <HAL_GPIO_Init+0x2ac>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d863      	bhi.n	8002586 <HAL_GPIO_Init+0x12e>
 80024be:	4a92      	ldr	r2, [pc, #584]	@ (8002708 <HAL_GPIO_Init+0x2b0>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d046      	beq.n	8002552 <HAL_GPIO_Init+0xfa>
 80024c4:	4a90      	ldr	r2, [pc, #576]	@ (8002708 <HAL_GPIO_Init+0x2b0>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d85d      	bhi.n	8002586 <HAL_GPIO_Init+0x12e>
 80024ca:	2b12      	cmp	r3, #18
 80024cc:	d82a      	bhi.n	8002524 <HAL_GPIO_Init+0xcc>
 80024ce:	2b12      	cmp	r3, #18
 80024d0:	d859      	bhi.n	8002586 <HAL_GPIO_Init+0x12e>
 80024d2:	a201      	add	r2, pc, #4	@ (adr r2, 80024d8 <HAL_GPIO_Init+0x80>)
 80024d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d8:	08002553 	.word	0x08002553
 80024dc:	0800252d 	.word	0x0800252d
 80024e0:	0800253f 	.word	0x0800253f
 80024e4:	08002581 	.word	0x08002581
 80024e8:	08002587 	.word	0x08002587
 80024ec:	08002587 	.word	0x08002587
 80024f0:	08002587 	.word	0x08002587
 80024f4:	08002587 	.word	0x08002587
 80024f8:	08002587 	.word	0x08002587
 80024fc:	08002587 	.word	0x08002587
 8002500:	08002587 	.word	0x08002587
 8002504:	08002587 	.word	0x08002587
 8002508:	08002587 	.word	0x08002587
 800250c:	08002587 	.word	0x08002587
 8002510:	08002587 	.word	0x08002587
 8002514:	08002587 	.word	0x08002587
 8002518:	08002587 	.word	0x08002587
 800251c:	08002535 	.word	0x08002535
 8002520:	08002549 	.word	0x08002549
 8002524:	4a79      	ldr	r2, [pc, #484]	@ (800270c <HAL_GPIO_Init+0x2b4>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d013      	beq.n	8002552 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800252a:	e02c      	b.n	8002586 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	623b      	str	r3, [r7, #32]
          break;
 8002532:	e029      	b.n	8002588 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	3304      	adds	r3, #4
 800253a:	623b      	str	r3, [r7, #32]
          break;
 800253c:	e024      	b.n	8002588 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	3308      	adds	r3, #8
 8002544:	623b      	str	r3, [r7, #32]
          break;
 8002546:	e01f      	b.n	8002588 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	330c      	adds	r3, #12
 800254e:	623b      	str	r3, [r7, #32]
          break;
 8002550:	e01a      	b.n	8002588 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d102      	bne.n	8002560 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800255a:	2304      	movs	r3, #4
 800255c:	623b      	str	r3, [r7, #32]
          break;
 800255e:	e013      	b.n	8002588 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d105      	bne.n	8002574 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002568:	2308      	movs	r3, #8
 800256a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	69fa      	ldr	r2, [r7, #28]
 8002570:	611a      	str	r2, [r3, #16]
          break;
 8002572:	e009      	b.n	8002588 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002574:	2308      	movs	r3, #8
 8002576:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	69fa      	ldr	r2, [r7, #28]
 800257c:	615a      	str	r2, [r3, #20]
          break;
 800257e:	e003      	b.n	8002588 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002580:	2300      	movs	r3, #0
 8002582:	623b      	str	r3, [r7, #32]
          break;
 8002584:	e000      	b.n	8002588 <HAL_GPIO_Init+0x130>
          break;
 8002586:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	2bff      	cmp	r3, #255	@ 0xff
 800258c:	d801      	bhi.n	8002592 <HAL_GPIO_Init+0x13a>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	e001      	b.n	8002596 <HAL_GPIO_Init+0x13e>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	3304      	adds	r3, #4
 8002596:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	2bff      	cmp	r3, #255	@ 0xff
 800259c:	d802      	bhi.n	80025a4 <HAL_GPIO_Init+0x14c>
 800259e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	e002      	b.n	80025aa <HAL_GPIO_Init+0x152>
 80025a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a6:	3b08      	subs	r3, #8
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	210f      	movs	r1, #15
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	fa01 f303 	lsl.w	r3, r1, r3
 80025b8:	43db      	mvns	r3, r3
 80025ba:	401a      	ands	r2, r3
 80025bc:	6a39      	ldr	r1, [r7, #32]
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	fa01 f303 	lsl.w	r3, r1, r3
 80025c4:	431a      	orrs	r2, r3
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 80b1 	beq.w	800273a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025d8:	4b4d      	ldr	r3, [pc, #308]	@ (8002710 <HAL_GPIO_Init+0x2b8>)
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	4a4c      	ldr	r2, [pc, #304]	@ (8002710 <HAL_GPIO_Init+0x2b8>)
 80025de:	f043 0301 	orr.w	r3, r3, #1
 80025e2:	6193      	str	r3, [r2, #24]
 80025e4:	4b4a      	ldr	r3, [pc, #296]	@ (8002710 <HAL_GPIO_Init+0x2b8>)
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	f003 0301 	and.w	r3, r3, #1
 80025ec:	60bb      	str	r3, [r7, #8]
 80025ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025f0:	4a48      	ldr	r2, [pc, #288]	@ (8002714 <HAL_GPIO_Init+0x2bc>)
 80025f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f4:	089b      	lsrs	r3, r3, #2
 80025f6:	3302      	adds	r3, #2
 80025f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002600:	f003 0303 	and.w	r3, r3, #3
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	220f      	movs	r2, #15
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	68fa      	ldr	r2, [r7, #12]
 8002610:	4013      	ands	r3, r2
 8002612:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	4a40      	ldr	r2, [pc, #256]	@ (8002718 <HAL_GPIO_Init+0x2c0>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d013      	beq.n	8002644 <HAL_GPIO_Init+0x1ec>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a3f      	ldr	r2, [pc, #252]	@ (800271c <HAL_GPIO_Init+0x2c4>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d00d      	beq.n	8002640 <HAL_GPIO_Init+0x1e8>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a3e      	ldr	r2, [pc, #248]	@ (8002720 <HAL_GPIO_Init+0x2c8>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d007      	beq.n	800263c <HAL_GPIO_Init+0x1e4>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	4a3d      	ldr	r2, [pc, #244]	@ (8002724 <HAL_GPIO_Init+0x2cc>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d101      	bne.n	8002638 <HAL_GPIO_Init+0x1e0>
 8002634:	2303      	movs	r3, #3
 8002636:	e006      	b.n	8002646 <HAL_GPIO_Init+0x1ee>
 8002638:	2304      	movs	r3, #4
 800263a:	e004      	b.n	8002646 <HAL_GPIO_Init+0x1ee>
 800263c:	2302      	movs	r3, #2
 800263e:	e002      	b.n	8002646 <HAL_GPIO_Init+0x1ee>
 8002640:	2301      	movs	r3, #1
 8002642:	e000      	b.n	8002646 <HAL_GPIO_Init+0x1ee>
 8002644:	2300      	movs	r3, #0
 8002646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002648:	f002 0203 	and.w	r2, r2, #3
 800264c:	0092      	lsls	r2, r2, #2
 800264e:	4093      	lsls	r3, r2
 8002650:	68fa      	ldr	r2, [r7, #12]
 8002652:	4313      	orrs	r3, r2
 8002654:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002656:	492f      	ldr	r1, [pc, #188]	@ (8002714 <HAL_GPIO_Init+0x2bc>)
 8002658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265a:	089b      	lsrs	r3, r3, #2
 800265c:	3302      	adds	r3, #2
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d006      	beq.n	800267e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002670:	4b2d      	ldr	r3, [pc, #180]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 8002672:	689a      	ldr	r2, [r3, #8]
 8002674:	492c      	ldr	r1, [pc, #176]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	4313      	orrs	r3, r2
 800267a:	608b      	str	r3, [r1, #8]
 800267c:	e006      	b.n	800268c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800267e:	4b2a      	ldr	r3, [pc, #168]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	43db      	mvns	r3, r3
 8002686:	4928      	ldr	r1, [pc, #160]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 8002688:	4013      	ands	r3, r2
 800268a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d006      	beq.n	80026a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002698:	4b23      	ldr	r3, [pc, #140]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 800269a:	68da      	ldr	r2, [r3, #12]
 800269c:	4922      	ldr	r1, [pc, #136]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	60cb      	str	r3, [r1, #12]
 80026a4:	e006      	b.n	80026b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026a6:	4b20      	ldr	r3, [pc, #128]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 80026a8:	68da      	ldr	r2, [r3, #12]
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	43db      	mvns	r3, r3
 80026ae:	491e      	ldr	r1, [pc, #120]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 80026b0:	4013      	ands	r3, r2
 80026b2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d006      	beq.n	80026ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026c0:	4b19      	ldr	r3, [pc, #100]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	4918      	ldr	r1, [pc, #96]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	604b      	str	r3, [r1, #4]
 80026cc:	e006      	b.n	80026dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026ce:	4b16      	ldr	r3, [pc, #88]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	43db      	mvns	r3, r3
 80026d6:	4914      	ldr	r1, [pc, #80]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 80026d8:	4013      	ands	r3, r2
 80026da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d021      	beq.n	800272c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	490e      	ldr	r1, [pc, #56]	@ (8002728 <HAL_GPIO_Init+0x2d0>)
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	600b      	str	r3, [r1, #0]
 80026f4:	e021      	b.n	800273a <HAL_GPIO_Init+0x2e2>
 80026f6:	bf00      	nop
 80026f8:	10320000 	.word	0x10320000
 80026fc:	10310000 	.word	0x10310000
 8002700:	10220000 	.word	0x10220000
 8002704:	10210000 	.word	0x10210000
 8002708:	10120000 	.word	0x10120000
 800270c:	10110000 	.word	0x10110000
 8002710:	40021000 	.word	0x40021000
 8002714:	40010000 	.word	0x40010000
 8002718:	40010800 	.word	0x40010800
 800271c:	40010c00 	.word	0x40010c00
 8002720:	40011000 	.word	0x40011000
 8002724:	40011400 	.word	0x40011400
 8002728:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800272c:	4b0b      	ldr	r3, [pc, #44]	@ (800275c <HAL_GPIO_Init+0x304>)
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	43db      	mvns	r3, r3
 8002734:	4909      	ldr	r1, [pc, #36]	@ (800275c <HAL_GPIO_Init+0x304>)
 8002736:	4013      	ands	r3, r2
 8002738:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800273a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273c:	3301      	adds	r3, #1
 800273e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002746:	fa22 f303 	lsr.w	r3, r2, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	f47f ae8e 	bne.w	800246c <HAL_GPIO_Init+0x14>
  }
}
 8002750:	bf00      	nop
 8002752:	bf00      	nop
 8002754:	372c      	adds	r7, #44	@ 0x2c
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr
 800275c:	40010400 	.word	0x40010400

08002760 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	460b      	mov	r3, r1
 800276a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689a      	ldr	r2, [r3, #8]
 8002770:	887b      	ldrh	r3, [r7, #2]
 8002772:	4013      	ands	r3, r2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d002      	beq.n	800277e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
 800277c:	e001      	b.n	8002782 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800277e:	2300      	movs	r3, #0
 8002780:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002782:	7bfb      	ldrb	r3, [r7, #15]
}
 8002784:	4618      	mov	r0, r3
 8002786:	3714      	adds	r7, #20
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr

0800278e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
 8002796:	460b      	mov	r3, r1
 8002798:	807b      	strh	r3, [r7, #2]
 800279a:	4613      	mov	r3, r2
 800279c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800279e:	787b      	ldrb	r3, [r7, #1]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d003      	beq.n	80027ac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027a4:	887a      	ldrh	r2, [r7, #2]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027aa:	e003      	b.n	80027b4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027ac:	887b      	ldrh	r3, [r7, #2]
 80027ae:	041a      	lsls	r2, r3, #16
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	611a      	str	r2, [r3, #16]
}
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr

080027be <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027be:	b480      	push	{r7}
 80027c0:	b085      	sub	sp, #20
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
 80027c6:	460b      	mov	r3, r1
 80027c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80027d0:	887a      	ldrh	r2, [r7, #2]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	4013      	ands	r3, r2
 80027d6:	041a      	lsls	r2, r3, #16
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	43d9      	mvns	r1, r3
 80027dc:	887b      	ldrh	r3, [r7, #2]
 80027de:	400b      	ands	r3, r1
 80027e0:	431a      	orrs	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	611a      	str	r2, [r3, #16]
}
 80027e6:	bf00      	nop
 80027e8:	3714      	adds	r7, #20
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e272      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	2b00      	cmp	r3, #0
 800280c:	f000 8087 	beq.w	800291e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002810:	4b92      	ldr	r3, [pc, #584]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f003 030c 	and.w	r3, r3, #12
 8002818:	2b04      	cmp	r3, #4
 800281a:	d00c      	beq.n	8002836 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800281c:	4b8f      	ldr	r3, [pc, #572]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 030c 	and.w	r3, r3, #12
 8002824:	2b08      	cmp	r3, #8
 8002826:	d112      	bne.n	800284e <HAL_RCC_OscConfig+0x5e>
 8002828:	4b8c      	ldr	r3, [pc, #560]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002834:	d10b      	bne.n	800284e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002836:	4b89      	ldr	r3, [pc, #548]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d06c      	beq.n	800291c <HAL_RCC_OscConfig+0x12c>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d168      	bne.n	800291c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e24c      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002856:	d106      	bne.n	8002866 <HAL_RCC_OscConfig+0x76>
 8002858:	4b80      	ldr	r3, [pc, #512]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a7f      	ldr	r2, [pc, #508]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800285e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	e02e      	b.n	80028c4 <HAL_RCC_OscConfig+0xd4>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10c      	bne.n	8002888 <HAL_RCC_OscConfig+0x98>
 800286e:	4b7b      	ldr	r3, [pc, #492]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a7a      	ldr	r2, [pc, #488]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002874:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002878:	6013      	str	r3, [r2, #0]
 800287a:	4b78      	ldr	r3, [pc, #480]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a77      	ldr	r2, [pc, #476]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002880:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002884:	6013      	str	r3, [r2, #0]
 8002886:	e01d      	b.n	80028c4 <HAL_RCC_OscConfig+0xd4>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002890:	d10c      	bne.n	80028ac <HAL_RCC_OscConfig+0xbc>
 8002892:	4b72      	ldr	r3, [pc, #456]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a71      	ldr	r2, [pc, #452]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002898:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800289c:	6013      	str	r3, [r2, #0]
 800289e:	4b6f      	ldr	r3, [pc, #444]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a6e      	ldr	r2, [pc, #440]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028a8:	6013      	str	r3, [r2, #0]
 80028aa:	e00b      	b.n	80028c4 <HAL_RCC_OscConfig+0xd4>
 80028ac:	4b6b      	ldr	r3, [pc, #428]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a6a      	ldr	r2, [pc, #424]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028b6:	6013      	str	r3, [r2, #0]
 80028b8:	4b68      	ldr	r3, [pc, #416]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a67      	ldr	r2, [pc, #412]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d013      	beq.n	80028f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028cc:	f7ff fb3e 	bl	8001f4c <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d4:	f7ff fb3a 	bl	8001f4c <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b64      	cmp	r3, #100	@ 0x64
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e200      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e6:	4b5d      	ldr	r3, [pc, #372]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0f0      	beq.n	80028d4 <HAL_RCC_OscConfig+0xe4>
 80028f2:	e014      	b.n	800291e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f4:	f7ff fb2a 	bl	8001f4c <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028fc:	f7ff fb26 	bl	8001f4c <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b64      	cmp	r3, #100	@ 0x64
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e1ec      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800290e:	4b53      	ldr	r3, [pc, #332]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f0      	bne.n	80028fc <HAL_RCC_OscConfig+0x10c>
 800291a:	e000      	b.n	800291e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800291c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d063      	beq.n	80029f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800292a:	4b4c      	ldr	r3, [pc, #304]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f003 030c 	and.w	r3, r3, #12
 8002932:	2b00      	cmp	r3, #0
 8002934:	d00b      	beq.n	800294e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002936:	4b49      	ldr	r3, [pc, #292]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f003 030c 	and.w	r3, r3, #12
 800293e:	2b08      	cmp	r3, #8
 8002940:	d11c      	bne.n	800297c <HAL_RCC_OscConfig+0x18c>
 8002942:	4b46      	ldr	r3, [pc, #280]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d116      	bne.n	800297c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800294e:	4b43      	ldr	r3, [pc, #268]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d005      	beq.n	8002966 <HAL_RCC_OscConfig+0x176>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d001      	beq.n	8002966 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e1c0      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002966:	4b3d      	ldr	r3, [pc, #244]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	4939      	ldr	r1, [pc, #228]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002976:	4313      	orrs	r3, r2
 8002978:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800297a:	e03a      	b.n	80029f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d020      	beq.n	80029c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002984:	4b36      	ldr	r3, [pc, #216]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002986:	2201      	movs	r2, #1
 8002988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298a:	f7ff fadf 	bl	8001f4c <HAL_GetTick>
 800298e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002990:	e008      	b.n	80029a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002992:	f7ff fadb 	bl	8001f4c <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d901      	bls.n	80029a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e1a1      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029a4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0f0      	beq.n	8002992 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b0:	4b2a      	ldr	r3, [pc, #168]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	695b      	ldr	r3, [r3, #20]
 80029bc:	00db      	lsls	r3, r3, #3
 80029be:	4927      	ldr	r1, [pc, #156]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	600b      	str	r3, [r1, #0]
 80029c4:	e015      	b.n	80029f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029c6:	4b26      	ldr	r3, [pc, #152]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029cc:	f7ff fabe 	bl	8001f4c <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029d4:	f7ff faba 	bl	8001f4c <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e180      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029e6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1f0      	bne.n	80029d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d03a      	beq.n	8002a74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d019      	beq.n	8002a3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a06:	4b17      	ldr	r3, [pc, #92]	@ (8002a64 <HAL_RCC_OscConfig+0x274>)
 8002a08:	2201      	movs	r2, #1
 8002a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0c:	f7ff fa9e 	bl	8001f4c <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a14:	f7ff fa9a 	bl	8001f4c <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e160      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a26:	4b0d      	ldr	r3, [pc, #52]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0f0      	beq.n	8002a14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a32:	2001      	movs	r0, #1
 8002a34:	f000 face 	bl	8002fd4 <RCC_Delay>
 8002a38:	e01c      	b.n	8002a74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a64 <HAL_RCC_OscConfig+0x274>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a40:	f7ff fa84 	bl	8001f4c <HAL_GetTick>
 8002a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a46:	e00f      	b.n	8002a68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a48:	f7ff fa80 	bl	8001f4c <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d908      	bls.n	8002a68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e146      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
 8002a5a:	bf00      	nop
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	42420000 	.word	0x42420000
 8002a64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a68:	4b92      	ldr	r3, [pc, #584]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1e9      	bne.n	8002a48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f000 80a6 	beq.w	8002bce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a82:	2300      	movs	r3, #0
 8002a84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a86:	4b8b      	ldr	r3, [pc, #556]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10d      	bne.n	8002aae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a92:	4b88      	ldr	r3, [pc, #544]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	4a87      	ldr	r2, [pc, #540]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a9c:	61d3      	str	r3, [r2, #28]
 8002a9e:	4b85      	ldr	r3, [pc, #532]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa6:	60bb      	str	r3, [r7, #8]
 8002aa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aae:	4b82      	ldr	r3, [pc, #520]	@ (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d118      	bne.n	8002aec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aba:	4b7f      	ldr	r3, [pc, #508]	@ (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a7e      	ldr	r2, [pc, #504]	@ (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002ac0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ac4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ac6:	f7ff fa41 	bl	8001f4c <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ace:	f7ff fa3d 	bl	8001f4c <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b64      	cmp	r3, #100	@ 0x64
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e103      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae0:	4b75      	ldr	r3, [pc, #468]	@ (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d106      	bne.n	8002b02 <HAL_RCC_OscConfig+0x312>
 8002af4:	4b6f      	ldr	r3, [pc, #444]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	4a6e      	ldr	r2, [pc, #440]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	6213      	str	r3, [r2, #32]
 8002b00:	e02d      	b.n	8002b5e <HAL_RCC_OscConfig+0x36e>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d10c      	bne.n	8002b24 <HAL_RCC_OscConfig+0x334>
 8002b0a:	4b6a      	ldr	r3, [pc, #424]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b0c:	6a1b      	ldr	r3, [r3, #32]
 8002b0e:	4a69      	ldr	r2, [pc, #420]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b10:	f023 0301 	bic.w	r3, r3, #1
 8002b14:	6213      	str	r3, [r2, #32]
 8002b16:	4b67      	ldr	r3, [pc, #412]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	4a66      	ldr	r2, [pc, #408]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b1c:	f023 0304 	bic.w	r3, r3, #4
 8002b20:	6213      	str	r3, [r2, #32]
 8002b22:	e01c      	b.n	8002b5e <HAL_RCC_OscConfig+0x36e>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	2b05      	cmp	r3, #5
 8002b2a:	d10c      	bne.n	8002b46 <HAL_RCC_OscConfig+0x356>
 8002b2c:	4b61      	ldr	r3, [pc, #388]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
 8002b30:	4a60      	ldr	r2, [pc, #384]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b32:	f043 0304 	orr.w	r3, r3, #4
 8002b36:	6213      	str	r3, [r2, #32]
 8002b38:	4b5e      	ldr	r3, [pc, #376]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	4a5d      	ldr	r2, [pc, #372]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b3e:	f043 0301 	orr.w	r3, r3, #1
 8002b42:	6213      	str	r3, [r2, #32]
 8002b44:	e00b      	b.n	8002b5e <HAL_RCC_OscConfig+0x36e>
 8002b46:	4b5b      	ldr	r3, [pc, #364]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	4a5a      	ldr	r2, [pc, #360]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b4c:	f023 0301 	bic.w	r3, r3, #1
 8002b50:	6213      	str	r3, [r2, #32]
 8002b52:	4b58      	ldr	r3, [pc, #352]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b54:	6a1b      	ldr	r3, [r3, #32]
 8002b56:	4a57      	ldr	r2, [pc, #348]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b58:	f023 0304 	bic.w	r3, r3, #4
 8002b5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d015      	beq.n	8002b92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b66:	f7ff f9f1 	bl	8001f4c <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b6c:	e00a      	b.n	8002b84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b6e:	f7ff f9ed 	bl	8001f4c <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d901      	bls.n	8002b84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e0b1      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b84:	4b4b      	ldr	r3, [pc, #300]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0ee      	beq.n	8002b6e <HAL_RCC_OscConfig+0x37e>
 8002b90:	e014      	b.n	8002bbc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b92:	f7ff f9db 	bl	8001f4c <HAL_GetTick>
 8002b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b98:	e00a      	b.n	8002bb0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b9a:	f7ff f9d7 	bl	8001f4c <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e09b      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb0:	4b40      	ldr	r3, [pc, #256]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1ee      	bne.n	8002b9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002bbc:	7dfb      	ldrb	r3, [r7, #23]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d105      	bne.n	8002bce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bc2:	4b3c      	ldr	r3, [pc, #240]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	4a3b      	ldr	r2, [pc, #236]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bcc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f000 8087 	beq.w	8002ce6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bd8:	4b36      	ldr	r3, [pc, #216]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f003 030c 	and.w	r3, r3, #12
 8002be0:	2b08      	cmp	r3, #8
 8002be2:	d061      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d146      	bne.n	8002c7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bec:	4b33      	ldr	r3, [pc, #204]	@ (8002cbc <HAL_RCC_OscConfig+0x4cc>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf2:	f7ff f9ab 	bl	8001f4c <HAL_GetTick>
 8002bf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bf8:	e008      	b.n	8002c0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfa:	f7ff f9a7 	bl	8001f4c <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d901      	bls.n	8002c0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e06d      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c0c:	4b29      	ldr	r3, [pc, #164]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1f0      	bne.n	8002bfa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
 8002c1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c20:	d108      	bne.n	8002c34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c22:	4b24      	ldr	r3, [pc, #144]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	4921      	ldr	r1, [pc, #132]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c34:	4b1f      	ldr	r3, [pc, #124]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a19      	ldr	r1, [r3, #32]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c44:	430b      	orrs	r3, r1
 8002c46:	491b      	ldr	r1, [pc, #108]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002cbc <HAL_RCC_OscConfig+0x4cc>)
 8002c4e:	2201      	movs	r2, #1
 8002c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c52:	f7ff f97b 	bl	8001f4c <HAL_GetTick>
 8002c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c58:	e008      	b.n	8002c6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c5a:	f7ff f977 	bl	8001f4c <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e03d      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c6c:	4b11      	ldr	r3, [pc, #68]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d0f0      	beq.n	8002c5a <HAL_RCC_OscConfig+0x46a>
 8002c78:	e035      	b.n	8002ce6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c7a:	4b10      	ldr	r3, [pc, #64]	@ (8002cbc <HAL_RCC_OscConfig+0x4cc>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c80:	f7ff f964 	bl	8001f4c <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c88:	f7ff f960 	bl	8001f4c <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e026      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c9a:	4b06      	ldr	r3, [pc, #24]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f0      	bne.n	8002c88 <HAL_RCC_OscConfig+0x498>
 8002ca6:	e01e      	b.n	8002ce6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d107      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e019      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40007000 	.word	0x40007000
 8002cbc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf0 <HAL_RCC_OscConfig+0x500>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d106      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d001      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e000      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40021000 	.word	0x40021000

08002cf4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e0d0      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d08:	4b6a      	ldr	r3, [pc, #424]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d910      	bls.n	8002d38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d16:	4b67      	ldr	r3, [pc, #412]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f023 0207 	bic.w	r2, r3, #7
 8002d1e:	4965      	ldr	r1, [pc, #404]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d26:	4b63      	ldr	r3, [pc, #396]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d001      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e0b8      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d020      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0304 	and.w	r3, r3, #4
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d005      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d50:	4b59      	ldr	r3, [pc, #356]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	4a58      	ldr	r2, [pc, #352]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0308 	and.w	r3, r3, #8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d005      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d68:	4b53      	ldr	r3, [pc, #332]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	4a52      	ldr	r2, [pc, #328]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002d72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d74:	4b50      	ldr	r3, [pc, #320]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	494d      	ldr	r1, [pc, #308]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d040      	beq.n	8002e14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d107      	bne.n	8002daa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9a:	4b47      	ldr	r3, [pc, #284]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d115      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e07f      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d107      	bne.n	8002dc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002db2:	4b41      	ldr	r3, [pc, #260]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d109      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e073      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc2:	4b3d      	ldr	r3, [pc, #244]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e06b      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dd2:	4b39      	ldr	r3, [pc, #228]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f023 0203 	bic.w	r2, r3, #3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	4936      	ldr	r1, [pc, #216]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002de0:	4313      	orrs	r3, r2
 8002de2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002de4:	f7ff f8b2 	bl	8001f4c <HAL_GetTick>
 8002de8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dea:	e00a      	b.n	8002e02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dec:	f7ff f8ae 	bl	8001f4c <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e053      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e02:	4b2d      	ldr	r3, [pc, #180]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 020c 	and.w	r2, r3, #12
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d1eb      	bne.n	8002dec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e14:	4b27      	ldr	r3, [pc, #156]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d210      	bcs.n	8002e44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e22:	4b24      	ldr	r3, [pc, #144]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f023 0207 	bic.w	r2, r3, #7
 8002e2a:	4922      	ldr	r1, [pc, #136]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e32:	4b20      	ldr	r3, [pc, #128]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0307 	and.w	r3, r3, #7
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d001      	beq.n	8002e44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e032      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d008      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e50:	4b19      	ldr	r3, [pc, #100]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	4916      	ldr	r1, [pc, #88]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0308 	and.w	r3, r3, #8
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d009      	beq.n	8002e82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e6e:	4b12      	ldr	r3, [pc, #72]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	490e      	ldr	r1, [pc, #56]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e82:	f000 f821 	bl	8002ec8 <HAL_RCC_GetSysClockFreq>
 8002e86:	4602      	mov	r2, r0
 8002e88:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	091b      	lsrs	r3, r3, #4
 8002e8e:	f003 030f 	and.w	r3, r3, #15
 8002e92:	490a      	ldr	r1, [pc, #40]	@ (8002ebc <HAL_RCC_ClockConfig+0x1c8>)
 8002e94:	5ccb      	ldrb	r3, [r1, r3]
 8002e96:	fa22 f303 	lsr.w	r3, r2, r3
 8002e9a:	4a09      	ldr	r2, [pc, #36]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1cc>)
 8002e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e9e:	4b09      	ldr	r3, [pc, #36]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1d0>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff f810 	bl	8001ec8 <HAL_InitTick>

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40022000 	.word	0x40022000
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	08008e18 	.word	0x08008e18
 8002ec0:	20000000 	.word	0x20000000
 8002ec4:	20000004 	.word	0x20000004

08002ec8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b087      	sub	sp, #28
 8002ecc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60fb      	str	r3, [r7, #12]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60bb      	str	r3, [r7, #8]
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	617b      	str	r3, [r7, #20]
 8002eda:	2300      	movs	r3, #0
 8002edc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f5c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f003 030c 	and.w	r3, r3, #12
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d002      	beq.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x30>
 8002ef2:	2b08      	cmp	r3, #8
 8002ef4:	d003      	beq.n	8002efe <HAL_RCC_GetSysClockFreq+0x36>
 8002ef6:	e027      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ef8:	4b19      	ldr	r3, [pc, #100]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002efa:	613b      	str	r3, [r7, #16]
      break;
 8002efc:	e027      	b.n	8002f4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	0c9b      	lsrs	r3, r3, #18
 8002f02:	f003 030f 	and.w	r3, r3, #15
 8002f06:	4a17      	ldr	r2, [pc, #92]	@ (8002f64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f08:	5cd3      	ldrb	r3, [r2, r3]
 8002f0a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d010      	beq.n	8002f38 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f16:	4b11      	ldr	r3, [pc, #68]	@ (8002f5c <HAL_RCC_GetSysClockFreq+0x94>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	0c5b      	lsrs	r3, r3, #17
 8002f1c:	f003 0301 	and.w	r3, r3, #1
 8002f20:	4a11      	ldr	r2, [pc, #68]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f22:	5cd3      	ldrb	r3, [r2, r3]
 8002f24:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a0d      	ldr	r2, [pc, #52]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f2a:	fb03 f202 	mul.w	r2, r3, r2
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	e004      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a0c      	ldr	r2, [pc, #48]	@ (8002f6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f3c:	fb02 f303 	mul.w	r3, r2, r3
 8002f40:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	613b      	str	r3, [r7, #16]
      break;
 8002f46:	e002      	b.n	8002f4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f48:	4b05      	ldr	r3, [pc, #20]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f4a:	613b      	str	r3, [r7, #16]
      break;
 8002f4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f4e:	693b      	ldr	r3, [r7, #16]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	371c      	adds	r7, #28
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	007a1200 	.word	0x007a1200
 8002f64:	08008e30 	.word	0x08008e30
 8002f68:	08008e40 	.word	0x08008e40
 8002f6c:	003d0900 	.word	0x003d0900

08002f70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f74:	4b02      	ldr	r3, [pc, #8]	@ (8002f80 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f76:	681b      	ldr	r3, [r3, #0]
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr
 8002f80:	20000000 	.word	0x20000000

08002f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f88:	f7ff fff2 	bl	8002f70 <HAL_RCC_GetHCLKFreq>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	4b05      	ldr	r3, [pc, #20]	@ (8002fa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	0a1b      	lsrs	r3, r3, #8
 8002f94:	f003 0307 	and.w	r3, r3, #7
 8002f98:	4903      	ldr	r1, [pc, #12]	@ (8002fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f9a:	5ccb      	ldrb	r3, [r1, r3]
 8002f9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	08008e28 	.word	0x08008e28

08002fac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fb0:	f7ff ffde 	bl	8002f70 <HAL_RCC_GetHCLKFreq>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	4b05      	ldr	r3, [pc, #20]	@ (8002fcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	0adb      	lsrs	r3, r3, #11
 8002fbc:	f003 0307 	and.w	r3, r3, #7
 8002fc0:	4903      	ldr	r1, [pc, #12]	@ (8002fd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fc2:	5ccb      	ldrb	r3, [r1, r3]
 8002fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	08008e28 	.word	0x08008e28

08002fd4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8003008 <RCC_Delay+0x34>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a0a      	ldr	r2, [pc, #40]	@ (800300c <RCC_Delay+0x38>)
 8002fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe6:	0a5b      	lsrs	r3, r3, #9
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	fb02 f303 	mul.w	r3, r2, r3
 8002fee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ff0:	bf00      	nop
  }
  while (Delay --);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	1e5a      	subs	r2, r3, #1
 8002ff6:	60fa      	str	r2, [r7, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1f9      	bne.n	8002ff0 <RCC_Delay+0x1c>
}
 8002ffc:	bf00      	nop
 8002ffe:	bf00      	nop
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr
 8003008:	20000000 	.word	0x20000000
 800300c:	10624dd3 	.word	0x10624dd3

08003010 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e076      	b.n	8003110 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003026:	2b00      	cmp	r3, #0
 8003028:	d108      	bne.n	800303c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003032:	d009      	beq.n	8003048 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	61da      	str	r2, [r3, #28]
 800303a:	e005      	b.n	8003048 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d106      	bne.n	8003068 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7fe fcac 	bl	80019c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2202      	movs	r2, #2
 800306c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800307e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003090:	431a      	orrs	r2, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	691b      	ldr	r3, [r3, #16]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	431a      	orrs	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	695b      	ldr	r3, [r3, #20]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030b8:	431a      	orrs	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030cc:	ea42 0103 	orr.w	r1, r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	0c1a      	lsrs	r2, r3, #16
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f002 0204 	and.w	r2, r2, #4
 80030ee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	69da      	ldr	r2, [r3, #28]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030fe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b088      	sub	sp, #32
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	603b      	str	r3, [r7, #0]
 8003124:	4613      	mov	r3, r2
 8003126:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003128:	f7fe ff10 	bl	8001f4c <HAL_GetTick>
 800312c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800312e:	88fb      	ldrh	r3, [r7, #6]
 8003130:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b01      	cmp	r3, #1
 800313c:	d001      	beq.n	8003142 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800313e:	2302      	movs	r3, #2
 8003140:	e12a      	b.n	8003398 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <HAL_SPI_Transmit+0x36>
 8003148:	88fb      	ldrh	r3, [r7, #6]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e122      	b.n	8003398 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003158:	2b01      	cmp	r3, #1
 800315a:	d101      	bne.n	8003160 <HAL_SPI_Transmit+0x48>
 800315c:	2302      	movs	r3, #2
 800315e:	e11b      	b.n	8003398 <HAL_SPI_Transmit+0x280>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2203      	movs	r2, #3
 800316c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	68ba      	ldr	r2, [r7, #8]
 800317a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	88fa      	ldrh	r2, [r7, #6]
 8003180:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	88fa      	ldrh	r2, [r7, #6]
 8003186:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2200      	movs	r2, #0
 80031a4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031ae:	d10f      	bne.n	80031d0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031be:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031ce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031da:	2b40      	cmp	r3, #64	@ 0x40
 80031dc:	d007      	beq.n	80031ee <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031f6:	d152      	bne.n	800329e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d002      	beq.n	8003206 <HAL_SPI_Transmit+0xee>
 8003200:	8b7b      	ldrh	r3, [r7, #26]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d145      	bne.n	8003292 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320a:	881a      	ldrh	r2, [r3, #0]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003216:	1c9a      	adds	r2, r3, #2
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003220:	b29b      	uxth	r3, r3
 8003222:	3b01      	subs	r3, #1
 8003224:	b29a      	uxth	r2, r3
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800322a:	e032      	b.n	8003292 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b02      	cmp	r3, #2
 8003238:	d112      	bne.n	8003260 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323e:	881a      	ldrh	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800324a:	1c9a      	adds	r2, r3, #2
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003254:	b29b      	uxth	r3, r3
 8003256:	3b01      	subs	r3, #1
 8003258:	b29a      	uxth	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800325e:	e018      	b.n	8003292 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003260:	f7fe fe74 	bl	8001f4c <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	683a      	ldr	r2, [r7, #0]
 800326c:	429a      	cmp	r2, r3
 800326e:	d803      	bhi.n	8003278 <HAL_SPI_Transmit+0x160>
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003276:	d102      	bne.n	800327e <HAL_SPI_Transmit+0x166>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d109      	bne.n	8003292 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2201      	movs	r2, #1
 8003282:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e082      	b.n	8003398 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003296:	b29b      	uxth	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1c7      	bne.n	800322c <HAL_SPI_Transmit+0x114>
 800329c:	e053      	b.n	8003346 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d002      	beq.n	80032ac <HAL_SPI_Transmit+0x194>
 80032a6:	8b7b      	ldrh	r3, [r7, #26]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d147      	bne.n	800333c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	330c      	adds	r3, #12
 80032b6:	7812      	ldrb	r2, [r2, #0]
 80032b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032be:	1c5a      	adds	r2, r3, #1
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	3b01      	subs	r3, #1
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80032d2:	e033      	b.n	800333c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d113      	bne.n	800330a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	330c      	adds	r3, #12
 80032ec:	7812      	ldrb	r2, [r2, #0]
 80032ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f4:	1c5a      	adds	r2, r3, #1
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032fe:	b29b      	uxth	r3, r3
 8003300:	3b01      	subs	r3, #1
 8003302:	b29a      	uxth	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003308:	e018      	b.n	800333c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800330a:	f7fe fe1f 	bl	8001f4c <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	429a      	cmp	r2, r3
 8003318:	d803      	bhi.n	8003322 <HAL_SPI_Transmit+0x20a>
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003320:	d102      	bne.n	8003328 <HAL_SPI_Transmit+0x210>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d109      	bne.n	800333c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e02d      	b.n	8003398 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003340:	b29b      	uxth	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1c6      	bne.n	80032d4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003346:	69fa      	ldr	r2, [r7, #28]
 8003348:	6839      	ldr	r1, [r7, #0]
 800334a:	68f8      	ldr	r0, [r7, #12]
 800334c:	f000 fbd2 	bl	8003af4 <SPI_EndRxTxTransaction>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d002      	beq.n	800335c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2220      	movs	r2, #32
 800335a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10a      	bne.n	800337a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003364:	2300      	movs	r3, #0
 8003366:	617b      	str	r3, [r7, #20]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	617b      	str	r3, [r7, #20]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	617b      	str	r3, [r7, #20]
 8003378:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e000      	b.n	8003398 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003396:	2300      	movs	r3, #0
  }
}
 8003398:	4618      	mov	r0, r3
 800339a:	3720      	adds	r7, #32
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b088      	sub	sp, #32
 80033a4:	af02      	add	r7, sp, #8
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	603b      	str	r3, [r7, #0]
 80033ac:	4613      	mov	r3, r2
 80033ae:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d001      	beq.n	80033c0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80033bc:	2302      	movs	r3, #2
 80033be:	e104      	b.n	80035ca <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033c8:	d112      	bne.n	80033f0 <HAL_SPI_Receive+0x50>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10e      	bne.n	80033f0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2204      	movs	r2, #4
 80033d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80033da:	88fa      	ldrh	r2, [r7, #6]
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	9300      	str	r3, [sp, #0]
 80033e0:	4613      	mov	r3, r2
 80033e2:	68ba      	ldr	r2, [r7, #8]
 80033e4:	68b9      	ldr	r1, [r7, #8]
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	f000 f8f3 	bl	80035d2 <HAL_SPI_TransmitReceive>
 80033ec:	4603      	mov	r3, r0
 80033ee:	e0ec      	b.n	80035ca <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033f0:	f7fe fdac 	bl	8001f4c <HAL_GetTick>
 80033f4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d002      	beq.n	8003402 <HAL_SPI_Receive+0x62>
 80033fc:	88fb      	ldrh	r3, [r7, #6]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d101      	bne.n	8003406 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e0e1      	b.n	80035ca <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800340c:	2b01      	cmp	r3, #1
 800340e:	d101      	bne.n	8003414 <HAL_SPI_Receive+0x74>
 8003410:	2302      	movs	r3, #2
 8003412:	e0da      	b.n	80035ca <HAL_SPI_Receive+0x22a>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2204      	movs	r2, #4
 8003420:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	88fa      	ldrh	r2, [r7, #6]
 8003434:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	88fa      	ldrh	r2, [r7, #6]
 800343a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003462:	d10f      	bne.n	8003484 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003472:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003482:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800348e:	2b40      	cmp	r3, #64	@ 0x40
 8003490:	d007      	beq.n	80034a2 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034a0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d170      	bne.n	800358c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80034aa:	e035      	b.n	8003518 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d115      	bne.n	80034e6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f103 020c 	add.w	r2, r3, #12
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034c6:	7812      	ldrb	r2, [r2, #0]
 80034c8:	b2d2      	uxtb	r2, r2
 80034ca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d0:	1c5a      	adds	r2, r3, #1
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034da:	b29b      	uxth	r3, r3
 80034dc:	3b01      	subs	r3, #1
 80034de:	b29a      	uxth	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034e4:	e018      	b.n	8003518 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034e6:	f7fe fd31 	bl	8001f4c <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	683a      	ldr	r2, [r7, #0]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d803      	bhi.n	80034fe <HAL_SPI_Receive+0x15e>
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034fc:	d102      	bne.n	8003504 <HAL_SPI_Receive+0x164>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d109      	bne.n	8003518 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e058      	b.n	80035ca <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800351c:	b29b      	uxth	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1c4      	bne.n	80034ac <HAL_SPI_Receive+0x10c>
 8003522:	e038      	b.n	8003596 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b01      	cmp	r3, #1
 8003530:	d113      	bne.n	800355a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	68da      	ldr	r2, [r3, #12]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800353c:	b292      	uxth	r2, r2
 800353e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003544:	1c9a      	adds	r2, r3, #2
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800354e:	b29b      	uxth	r3, r3
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003558:	e018      	b.n	800358c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800355a:	f7fe fcf7 	bl	8001f4c <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	683a      	ldr	r2, [r7, #0]
 8003566:	429a      	cmp	r2, r3
 8003568:	d803      	bhi.n	8003572 <HAL_SPI_Receive+0x1d2>
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003570:	d102      	bne.n	8003578 <HAL_SPI_Receive+0x1d8>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d109      	bne.n	800358c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e01e      	b.n	80035ca <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003590:	b29b      	uxth	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1c6      	bne.n	8003524 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	6839      	ldr	r1, [r7, #0]
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f000 fa58 	bl	8003a50 <SPI_EndRxTransaction>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d002      	beq.n	80035ac <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2220      	movs	r2, #32
 80035aa:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e000      	b.n	80035ca <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80035c8:	2300      	movs	r3, #0
  }
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3718      	adds	r7, #24
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b08a      	sub	sp, #40	@ 0x28
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	60f8      	str	r0, [r7, #12]
 80035da:	60b9      	str	r1, [r7, #8]
 80035dc:	607a      	str	r2, [r7, #4]
 80035de:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80035e0:	2301      	movs	r3, #1
 80035e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035e4:	f7fe fcb2 	bl	8001f4c <HAL_GetTick>
 80035e8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80035f0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80035f8:	887b      	ldrh	r3, [r7, #2]
 80035fa:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80035fc:	7ffb      	ldrb	r3, [r7, #31]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d00c      	beq.n	800361c <HAL_SPI_TransmitReceive+0x4a>
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003608:	d106      	bne.n	8003618 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d102      	bne.n	8003618 <HAL_SPI_TransmitReceive+0x46>
 8003612:	7ffb      	ldrb	r3, [r7, #31]
 8003614:	2b04      	cmp	r3, #4
 8003616:	d001      	beq.n	800361c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003618:	2302      	movs	r3, #2
 800361a:	e17f      	b.n	800391c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d005      	beq.n	800362e <HAL_SPI_TransmitReceive+0x5c>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d002      	beq.n	800362e <HAL_SPI_TransmitReceive+0x5c>
 8003628:	887b      	ldrh	r3, [r7, #2]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e174      	b.n	800391c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003638:	2b01      	cmp	r3, #1
 800363a:	d101      	bne.n	8003640 <HAL_SPI_TransmitReceive+0x6e>
 800363c:	2302      	movs	r3, #2
 800363e:	e16d      	b.n	800391c <HAL_SPI_TransmitReceive+0x34a>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800364e:	b2db      	uxtb	r3, r3
 8003650:	2b04      	cmp	r3, #4
 8003652:	d003      	beq.n	800365c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2205      	movs	r2, #5
 8003658:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	887a      	ldrh	r2, [r7, #2]
 800366c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	887a      	ldrh	r2, [r7, #2]
 8003672:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	68ba      	ldr	r2, [r7, #8]
 8003678:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	887a      	ldrh	r2, [r7, #2]
 800367e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	887a      	ldrh	r2, [r7, #2]
 8003684:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2200      	movs	r2, #0
 800368a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800369c:	2b40      	cmp	r3, #64	@ 0x40
 800369e:	d007      	beq.n	80036b0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036b8:	d17e      	bne.n	80037b8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d002      	beq.n	80036c8 <HAL_SPI_TransmitReceive+0xf6>
 80036c2:	8afb      	ldrh	r3, [r7, #22]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d16c      	bne.n	80037a2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036cc:	881a      	ldrh	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d8:	1c9a      	adds	r2, r3, #2
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	3b01      	subs	r3, #1
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036ec:	e059      	b.n	80037a2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d11b      	bne.n	8003734 <HAL_SPI_TransmitReceive+0x162>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003700:	b29b      	uxth	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d016      	beq.n	8003734 <HAL_SPI_TransmitReceive+0x162>
 8003706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003708:	2b01      	cmp	r3, #1
 800370a:	d113      	bne.n	8003734 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003710:	881a      	ldrh	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371c:	1c9a      	adds	r2, r3, #2
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003726:	b29b      	uxth	r3, r3
 8003728:	3b01      	subs	r3, #1
 800372a:	b29a      	uxth	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003730:	2300      	movs	r3, #0
 8003732:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	2b01      	cmp	r3, #1
 8003740:	d119      	bne.n	8003776 <HAL_SPI_TransmitReceive+0x1a4>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003746:	b29b      	uxth	r3, r3
 8003748:	2b00      	cmp	r3, #0
 800374a:	d014      	beq.n	8003776 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68da      	ldr	r2, [r3, #12]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003756:	b292      	uxth	r2, r2
 8003758:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800375e:	1c9a      	adds	r2, r3, #2
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003768:	b29b      	uxth	r3, r3
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003772:	2301      	movs	r3, #1
 8003774:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003776:	f7fe fbe9 	bl	8001f4c <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003782:	429a      	cmp	r2, r3
 8003784:	d80d      	bhi.n	80037a2 <HAL_SPI_TransmitReceive+0x1d0>
 8003786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800378c:	d009      	beq.n	80037a2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2201      	movs	r2, #1
 8003792:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e0bc      	b.n	800391c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1a0      	bne.n	80036ee <HAL_SPI_TransmitReceive+0x11c>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d19b      	bne.n	80036ee <HAL_SPI_TransmitReceive+0x11c>
 80037b6:	e082      	b.n	80038be <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d002      	beq.n	80037c6 <HAL_SPI_TransmitReceive+0x1f4>
 80037c0:	8afb      	ldrh	r3, [r7, #22]
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d171      	bne.n	80038aa <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	330c      	adds	r3, #12
 80037d0:	7812      	ldrb	r2, [r2, #0]
 80037d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d8:	1c5a      	adds	r2, r3, #1
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	3b01      	subs	r3, #1
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037ec:	e05d      	b.n	80038aa <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f003 0302 	and.w	r3, r3, #2
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d11c      	bne.n	8003836 <HAL_SPI_TransmitReceive+0x264>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003800:	b29b      	uxth	r3, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	d017      	beq.n	8003836 <HAL_SPI_TransmitReceive+0x264>
 8003806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003808:	2b01      	cmp	r3, #1
 800380a:	d114      	bne.n	8003836 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	330c      	adds	r3, #12
 8003816:	7812      	ldrb	r2, [r2, #0]
 8003818:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800381e:	1c5a      	adds	r2, r3, #1
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003828:	b29b      	uxth	r3, r3
 800382a:	3b01      	subs	r3, #1
 800382c:	b29a      	uxth	r2, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003832:	2300      	movs	r3, #0
 8003834:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f003 0301 	and.w	r3, r3, #1
 8003840:	2b01      	cmp	r3, #1
 8003842:	d119      	bne.n	8003878 <HAL_SPI_TransmitReceive+0x2a6>
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003848:	b29b      	uxth	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d014      	beq.n	8003878 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	68da      	ldr	r2, [r3, #12]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003858:	b2d2      	uxtb	r2, r2
 800385a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003860:	1c5a      	adds	r2, r3, #1
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800386a:	b29b      	uxth	r3, r3
 800386c:	3b01      	subs	r3, #1
 800386e:	b29a      	uxth	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003874:	2301      	movs	r3, #1
 8003876:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003878:	f7fe fb68 	bl	8001f4c <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	6a3b      	ldr	r3, [r7, #32]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003884:	429a      	cmp	r2, r3
 8003886:	d803      	bhi.n	8003890 <HAL_SPI_TransmitReceive+0x2be>
 8003888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800388a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388e:	d102      	bne.n	8003896 <HAL_SPI_TransmitReceive+0x2c4>
 8003890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003892:	2b00      	cmp	r3, #0
 8003894:	d109      	bne.n	80038aa <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e038      	b.n	800391c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d19c      	bne.n	80037ee <HAL_SPI_TransmitReceive+0x21c>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d197      	bne.n	80037ee <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038be:	6a3a      	ldr	r2, [r7, #32]
 80038c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 f916 	bl	8003af4 <SPI_EndRxTxTransaction>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d008      	beq.n	80038e0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2220      	movs	r2, #32
 80038d2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e01d      	b.n	800391c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d10a      	bne.n	80038fe <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038e8:	2300      	movs	r3, #0
 80038ea:	613b      	str	r3, [r7, #16]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	613b      	str	r3, [r7, #16]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	613b      	str	r3, [r7, #16]
 80038fc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2200      	movs	r2, #0
 800390a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e000      	b.n	800391c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800391a:	2300      	movs	r3, #0
  }
}
 800391c:	4618      	mov	r0, r3
 800391e:	3728      	adds	r7, #40	@ 0x28
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003932:	b2db      	uxtb	r3, r3
}
 8003934:	4618      	mov	r0, r3
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	bc80      	pop	{r7}
 800393c:	4770      	bx	lr
	...

08003940 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b088      	sub	sp, #32
 8003944:	af00      	add	r7, sp, #0
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	603b      	str	r3, [r7, #0]
 800394c:	4613      	mov	r3, r2
 800394e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003950:	f7fe fafc 	bl	8001f4c <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003958:	1a9b      	subs	r3, r3, r2
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	4413      	add	r3, r2
 800395e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003960:	f7fe faf4 	bl	8001f4c <HAL_GetTick>
 8003964:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003966:	4b39      	ldr	r3, [pc, #228]	@ (8003a4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	015b      	lsls	r3, r3, #5
 800396c:	0d1b      	lsrs	r3, r3, #20
 800396e:	69fa      	ldr	r2, [r7, #28]
 8003970:	fb02 f303 	mul.w	r3, r2, r3
 8003974:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003976:	e054      	b.n	8003a22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800397e:	d050      	beq.n	8003a22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003980:	f7fe fae4 	bl	8001f4c <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	69fa      	ldr	r2, [r7, #28]
 800398c:	429a      	cmp	r2, r3
 800398e:	d902      	bls.n	8003996 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d13d      	bne.n	8003a12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	685a      	ldr	r2, [r3, #4]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80039a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039ae:	d111      	bne.n	80039d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039b8:	d004      	beq.n	80039c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039c2:	d107      	bne.n	80039d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039dc:	d10f      	bne.n	80039fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039ec:	601a      	str	r2, [r3, #0]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e017      	b.n	8003a42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	689a      	ldr	r2, [r3, #8]
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	bf0c      	ite	eq
 8003a32:	2301      	moveq	r3, #1
 8003a34:	2300      	movne	r3, #0
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	461a      	mov	r2, r3
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d19b      	bne.n	8003978 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3720      	adds	r7, #32
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	20000000 	.word	0x20000000

08003a50 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b086      	sub	sp, #24
 8003a54:	af02      	add	r7, sp, #8
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a64:	d111      	bne.n	8003a8a <SPI_EndRxTransaction+0x3a>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a6e:	d004      	beq.n	8003a7a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a78:	d107      	bne.n	8003a8a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a88:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a92:	d117      	bne.n	8003ac4 <SPI_EndRxTransaction+0x74>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a9c:	d112      	bne.n	8003ac4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2101      	movs	r1, #1
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f7ff ff49 	bl	8003940 <SPI_WaitFlagStateUntilTimeout>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d01a      	beq.n	8003aea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab8:	f043 0220 	orr.w	r2, r3, #32
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e013      	b.n	8003aec <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	9300      	str	r3, [sp, #0]
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	2200      	movs	r2, #0
 8003acc:	2180      	movs	r1, #128	@ 0x80
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f7ff ff36 	bl	8003940 <SPI_WaitFlagStateUntilTimeout>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d007      	beq.n	8003aea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ade:	f043 0220 	orr.w	r2, r3, #32
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e000      	b.n	8003aec <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3710      	adds	r7, #16
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af02      	add	r7, sp, #8
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	2201      	movs	r2, #1
 8003b08:	2102      	movs	r1, #2
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f7ff ff18 	bl	8003940 <SPI_WaitFlagStateUntilTimeout>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d007      	beq.n	8003b26 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b1a:	f043 0220 	orr.w	r2, r3, #32
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e013      	b.n	8003b4e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	2180      	movs	r1, #128	@ 0x80
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f7ff ff05 	bl	8003940 <SPI_WaitFlagStateUntilTimeout>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d007      	beq.n	8003b4c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b40:	f043 0220 	orr.w	r2, r3, #32
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e000      	b.n	8003b4e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3710      	adds	r7, #16
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b082      	sub	sp, #8
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d101      	bne.n	8003b68 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e042      	b.n	8003bee <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d106      	bne.n	8003b82 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f7fe f8e3 	bl	8001d48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2224      	movs	r2, #36	@ 0x24
 8003b86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68da      	ldr	r2, [r3, #12]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b98:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 f972 	bl	8003e84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	691a      	ldr	r2, [r3, #16]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003bae:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	695a      	ldr	r2, [r3, #20]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003bbe:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68da      	ldr	r2, [r3, #12]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003bce:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2220      	movs	r2, #32
 8003be2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b08a      	sub	sp, #40	@ 0x28
 8003bfa:	af02      	add	r7, sp, #8
 8003bfc:	60f8      	str	r0, [r7, #12]
 8003bfe:	60b9      	str	r1, [r7, #8]
 8003c00:	603b      	str	r3, [r7, #0]
 8003c02:	4613      	mov	r3, r2
 8003c04:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c06:	2300      	movs	r3, #0
 8003c08:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b20      	cmp	r3, #32
 8003c14:	d175      	bne.n	8003d02 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d002      	beq.n	8003c22 <HAL_UART_Transmit+0x2c>
 8003c1c:	88fb      	ldrh	r3, [r7, #6]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e06e      	b.n	8003d04 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2221      	movs	r2, #33	@ 0x21
 8003c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c34:	f7fe f98a 	bl	8001f4c <HAL_GetTick>
 8003c38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	88fa      	ldrh	r2, [r7, #6]
 8003c3e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	88fa      	ldrh	r2, [r7, #6]
 8003c44:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c4e:	d108      	bne.n	8003c62 <HAL_UART_Transmit+0x6c>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d104      	bne.n	8003c62 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	61bb      	str	r3, [r7, #24]
 8003c60:	e003      	b.n	8003c6a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c6a:	e02e      	b.n	8003cca <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	9300      	str	r3, [sp, #0]
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	2200      	movs	r2, #0
 8003c74:	2180      	movs	r1, #128	@ 0x80
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 f848 	bl	8003d0c <UART_WaitOnFlagUntilTimeout>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d005      	beq.n	8003c8e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2220      	movs	r2, #32
 8003c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e03a      	b.n	8003d04 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d10b      	bne.n	8003cac <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	881b      	ldrh	r3, [r3, #0]
 8003c98:	461a      	mov	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ca2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	3302      	adds	r3, #2
 8003ca8:	61bb      	str	r3, [r7, #24]
 8003caa:	e007      	b.n	8003cbc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	781a      	ldrb	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	3301      	adds	r3, #1
 8003cba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1cb      	bne.n	8003c6c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	2140      	movs	r1, #64	@ 0x40
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f000 f814 	bl	8003d0c <UART_WaitOnFlagUntilTimeout>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d005      	beq.n	8003cf6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e006      	b.n	8003d04 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2220      	movs	r2, #32
 8003cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	e000      	b.n	8003d04 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003d02:	2302      	movs	r3, #2
  }
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3720      	adds	r7, #32
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	603b      	str	r3, [r7, #0]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d1c:	e03b      	b.n	8003d96 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d1e:	6a3b      	ldr	r3, [r7, #32]
 8003d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d24:	d037      	beq.n	8003d96 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d26:	f7fe f911 	bl	8001f4c <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	6a3a      	ldr	r2, [r7, #32]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d302      	bcc.n	8003d3c <UART_WaitOnFlagUntilTimeout+0x30>
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d101      	bne.n	8003d40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	e03a      	b.n	8003db6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	f003 0304 	and.w	r3, r3, #4
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d023      	beq.n	8003d96 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	2b80      	cmp	r3, #128	@ 0x80
 8003d52:	d020      	beq.n	8003d96 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	2b40      	cmp	r3, #64	@ 0x40
 8003d58:	d01d      	beq.n	8003d96 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0308 	and.w	r3, r3, #8
 8003d64:	2b08      	cmp	r3, #8
 8003d66:	d116      	bne.n	8003d96 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003d68:	2300      	movs	r3, #0
 8003d6a:	617b      	str	r3, [r7, #20]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	617b      	str	r3, [r7, #20]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	617b      	str	r3, [r7, #20]
 8003d7c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f000 f81d 	bl	8003dbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2208      	movs	r2, #8
 8003d88:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e00f      	b.n	8003db6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	4013      	ands	r3, r2
 8003da0:	68ba      	ldr	r2, [r7, #8]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	bf0c      	ite	eq
 8003da6:	2301      	moveq	r3, #1
 8003da8:	2300      	movne	r3, #0
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	461a      	mov	r2, r3
 8003dae:	79fb      	ldrb	r3, [r7, #7]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d0b4      	beq.n	8003d1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3718      	adds	r7, #24
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}

08003dbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b095      	sub	sp, #84	@ 0x54
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	330c      	adds	r3, #12
 8003dcc:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dd0:	e853 3f00 	ldrex	r3, [r3]
 8003dd4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	330c      	adds	r3, #12
 8003de4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003de6:	643a      	str	r2, [r7, #64]	@ 0x40
 8003de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003dec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003dee:	e841 2300 	strex	r3, r2, [r1]
 8003df2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1e5      	bne.n	8003dc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	3314      	adds	r3, #20
 8003e00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e02:	6a3b      	ldr	r3, [r7, #32]
 8003e04:	e853 3f00 	ldrex	r3, [r3]
 8003e08:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	f023 0301 	bic.w	r3, r3, #1
 8003e10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	3314      	adds	r3, #20
 8003e18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e22:	e841 2300 	strex	r3, r2, [r1]
 8003e26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1e5      	bne.n	8003dfa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d119      	bne.n	8003e6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	330c      	adds	r3, #12
 8003e3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	e853 3f00 	ldrex	r3, [r3]
 8003e44:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	f023 0310 	bic.w	r3, r3, #16
 8003e4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	330c      	adds	r3, #12
 8003e54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e56:	61ba      	str	r2, [r7, #24]
 8003e58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5a:	6979      	ldr	r1, [r7, #20]
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	e841 2300 	strex	r3, r2, [r1]
 8003e62:	613b      	str	r3, [r7, #16]
   return(result);
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1e5      	bne.n	8003e36 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2220      	movs	r2, #32
 8003e6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e78:	bf00      	nop
 8003e7a:	3754      	adds	r7, #84	@ 0x54
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bc80      	pop	{r7}
 8003e80:	4770      	bx	lr
	...

08003e84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68da      	ldr	r2, [r3, #12]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	689a      	ldr	r2, [r3, #8]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	431a      	orrs	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003ebe:	f023 030c 	bic.w	r3, r3, #12
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	6812      	ldr	r2, [r2, #0]
 8003ec6:	68b9      	ldr	r1, [r7, #8]
 8003ec8:	430b      	orrs	r3, r1
 8003eca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	699a      	ldr	r2, [r3, #24]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a2c      	ldr	r2, [pc, #176]	@ (8003f98 <UART_SetConfig+0x114>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d103      	bne.n	8003ef4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003eec:	f7ff f85e 	bl	8002fac <HAL_RCC_GetPCLK2Freq>
 8003ef0:	60f8      	str	r0, [r7, #12]
 8003ef2:	e002      	b.n	8003efa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003ef4:	f7ff f846 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 8003ef8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	4613      	mov	r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	4413      	add	r3, r2
 8003f02:	009a      	lsls	r2, r3, #2
 8003f04:	441a      	add	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f10:	4a22      	ldr	r2, [pc, #136]	@ (8003f9c <UART_SetConfig+0x118>)
 8003f12:	fba2 2303 	umull	r2, r3, r2, r3
 8003f16:	095b      	lsrs	r3, r3, #5
 8003f18:	0119      	lsls	r1, r3, #4
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	4413      	add	r3, r2
 8003f22:	009a      	lsls	r2, r3, #2
 8003f24:	441a      	add	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f30:	4b1a      	ldr	r3, [pc, #104]	@ (8003f9c <UART_SetConfig+0x118>)
 8003f32:	fba3 0302 	umull	r0, r3, r3, r2
 8003f36:	095b      	lsrs	r3, r3, #5
 8003f38:	2064      	movs	r0, #100	@ 0x64
 8003f3a:	fb00 f303 	mul.w	r3, r0, r3
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	3332      	adds	r3, #50	@ 0x32
 8003f44:	4a15      	ldr	r2, [pc, #84]	@ (8003f9c <UART_SetConfig+0x118>)
 8003f46:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4a:	095b      	lsrs	r3, r3, #5
 8003f4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f50:	4419      	add	r1, r3
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	4613      	mov	r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	4413      	add	r3, r2
 8003f5a:	009a      	lsls	r2, r3, #2
 8003f5c:	441a      	add	r2, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f68:	4b0c      	ldr	r3, [pc, #48]	@ (8003f9c <UART_SetConfig+0x118>)
 8003f6a:	fba3 0302 	umull	r0, r3, r3, r2
 8003f6e:	095b      	lsrs	r3, r3, #5
 8003f70:	2064      	movs	r0, #100	@ 0x64
 8003f72:	fb00 f303 	mul.w	r3, r0, r3
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	011b      	lsls	r3, r3, #4
 8003f7a:	3332      	adds	r3, #50	@ 0x32
 8003f7c:	4a07      	ldr	r2, [pc, #28]	@ (8003f9c <UART_SetConfig+0x118>)
 8003f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f82:	095b      	lsrs	r3, r3, #5
 8003f84:	f003 020f 	and.w	r2, r3, #15
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	440a      	add	r2, r1
 8003f8e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003f90:	bf00      	nop
 8003f92:	3710      	adds	r7, #16
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	40013800 	.word	0x40013800
 8003f9c:	51eb851f 	.word	0x51eb851f

08003fa0 <__cvt>:
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fa6:	461d      	mov	r5, r3
 8003fa8:	bfbb      	ittet	lt
 8003faa:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003fae:	461d      	movlt	r5, r3
 8003fb0:	2300      	movge	r3, #0
 8003fb2:	232d      	movlt	r3, #45	@ 0x2d
 8003fb4:	b088      	sub	sp, #32
 8003fb6:	4614      	mov	r4, r2
 8003fb8:	bfb8      	it	lt
 8003fba:	4614      	movlt	r4, r2
 8003fbc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003fbe:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003fc0:	7013      	strb	r3, [r2, #0]
 8003fc2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003fc4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003fc8:	f023 0820 	bic.w	r8, r3, #32
 8003fcc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003fd0:	d005      	beq.n	8003fde <__cvt+0x3e>
 8003fd2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003fd6:	d100      	bne.n	8003fda <__cvt+0x3a>
 8003fd8:	3601      	adds	r6, #1
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e000      	b.n	8003fe0 <__cvt+0x40>
 8003fde:	2303      	movs	r3, #3
 8003fe0:	aa07      	add	r2, sp, #28
 8003fe2:	9204      	str	r2, [sp, #16]
 8003fe4:	aa06      	add	r2, sp, #24
 8003fe6:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003fea:	e9cd 3600 	strd	r3, r6, [sp]
 8003fee:	4622      	mov	r2, r4
 8003ff0:	462b      	mov	r3, r5
 8003ff2:	f001 f8c5 	bl	8005180 <_dtoa_r>
 8003ff6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003ffa:	4607      	mov	r7, r0
 8003ffc:	d119      	bne.n	8004032 <__cvt+0x92>
 8003ffe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004000:	07db      	lsls	r3, r3, #31
 8004002:	d50e      	bpl.n	8004022 <__cvt+0x82>
 8004004:	eb00 0906 	add.w	r9, r0, r6
 8004008:	2200      	movs	r2, #0
 800400a:	2300      	movs	r3, #0
 800400c:	4620      	mov	r0, r4
 800400e:	4629      	mov	r1, r5
 8004010:	f7fc fcca 	bl	80009a8 <__aeabi_dcmpeq>
 8004014:	b108      	cbz	r0, 800401a <__cvt+0x7a>
 8004016:	f8cd 901c 	str.w	r9, [sp, #28]
 800401a:	2230      	movs	r2, #48	@ 0x30
 800401c:	9b07      	ldr	r3, [sp, #28]
 800401e:	454b      	cmp	r3, r9
 8004020:	d31e      	bcc.n	8004060 <__cvt+0xc0>
 8004022:	4638      	mov	r0, r7
 8004024:	9b07      	ldr	r3, [sp, #28]
 8004026:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004028:	1bdb      	subs	r3, r3, r7
 800402a:	6013      	str	r3, [r2, #0]
 800402c:	b008      	add	sp, #32
 800402e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004032:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004036:	eb00 0906 	add.w	r9, r0, r6
 800403a:	d1e5      	bne.n	8004008 <__cvt+0x68>
 800403c:	7803      	ldrb	r3, [r0, #0]
 800403e:	2b30      	cmp	r3, #48	@ 0x30
 8004040:	d10a      	bne.n	8004058 <__cvt+0xb8>
 8004042:	2200      	movs	r2, #0
 8004044:	2300      	movs	r3, #0
 8004046:	4620      	mov	r0, r4
 8004048:	4629      	mov	r1, r5
 800404a:	f7fc fcad 	bl	80009a8 <__aeabi_dcmpeq>
 800404e:	b918      	cbnz	r0, 8004058 <__cvt+0xb8>
 8004050:	f1c6 0601 	rsb	r6, r6, #1
 8004054:	f8ca 6000 	str.w	r6, [sl]
 8004058:	f8da 3000 	ldr.w	r3, [sl]
 800405c:	4499      	add	r9, r3
 800405e:	e7d3      	b.n	8004008 <__cvt+0x68>
 8004060:	1c59      	adds	r1, r3, #1
 8004062:	9107      	str	r1, [sp, #28]
 8004064:	701a      	strb	r2, [r3, #0]
 8004066:	e7d9      	b.n	800401c <__cvt+0x7c>

08004068 <__exponent>:
 8004068:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800406a:	2900      	cmp	r1, #0
 800406c:	bfb6      	itet	lt
 800406e:	232d      	movlt	r3, #45	@ 0x2d
 8004070:	232b      	movge	r3, #43	@ 0x2b
 8004072:	4249      	neglt	r1, r1
 8004074:	2909      	cmp	r1, #9
 8004076:	7002      	strb	r2, [r0, #0]
 8004078:	7043      	strb	r3, [r0, #1]
 800407a:	dd29      	ble.n	80040d0 <__exponent+0x68>
 800407c:	f10d 0307 	add.w	r3, sp, #7
 8004080:	461d      	mov	r5, r3
 8004082:	270a      	movs	r7, #10
 8004084:	fbb1 f6f7 	udiv	r6, r1, r7
 8004088:	461a      	mov	r2, r3
 800408a:	fb07 1416 	mls	r4, r7, r6, r1
 800408e:	3430      	adds	r4, #48	@ 0x30
 8004090:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004094:	460c      	mov	r4, r1
 8004096:	2c63      	cmp	r4, #99	@ 0x63
 8004098:	4631      	mov	r1, r6
 800409a:	f103 33ff 	add.w	r3, r3, #4294967295
 800409e:	dcf1      	bgt.n	8004084 <__exponent+0x1c>
 80040a0:	3130      	adds	r1, #48	@ 0x30
 80040a2:	1e94      	subs	r4, r2, #2
 80040a4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80040a8:	4623      	mov	r3, r4
 80040aa:	1c41      	adds	r1, r0, #1
 80040ac:	42ab      	cmp	r3, r5
 80040ae:	d30a      	bcc.n	80040c6 <__exponent+0x5e>
 80040b0:	f10d 0309 	add.w	r3, sp, #9
 80040b4:	1a9b      	subs	r3, r3, r2
 80040b6:	42ac      	cmp	r4, r5
 80040b8:	bf88      	it	hi
 80040ba:	2300      	movhi	r3, #0
 80040bc:	3302      	adds	r3, #2
 80040be:	4403      	add	r3, r0
 80040c0:	1a18      	subs	r0, r3, r0
 80040c2:	b003      	add	sp, #12
 80040c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040c6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80040ca:	f801 6f01 	strb.w	r6, [r1, #1]!
 80040ce:	e7ed      	b.n	80040ac <__exponent+0x44>
 80040d0:	2330      	movs	r3, #48	@ 0x30
 80040d2:	3130      	adds	r1, #48	@ 0x30
 80040d4:	7083      	strb	r3, [r0, #2]
 80040d6:	70c1      	strb	r1, [r0, #3]
 80040d8:	1d03      	adds	r3, r0, #4
 80040da:	e7f1      	b.n	80040c0 <__exponent+0x58>

080040dc <_printf_float>:
 80040dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040e0:	b091      	sub	sp, #68	@ 0x44
 80040e2:	460c      	mov	r4, r1
 80040e4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80040e8:	4616      	mov	r6, r2
 80040ea:	461f      	mov	r7, r3
 80040ec:	4605      	mov	r5, r0
 80040ee:	f000 ff27 	bl	8004f40 <_localeconv_r>
 80040f2:	6803      	ldr	r3, [r0, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	9308      	str	r3, [sp, #32]
 80040f8:	f7fc f82a 	bl	8000150 <strlen>
 80040fc:	2300      	movs	r3, #0
 80040fe:	930e      	str	r3, [sp, #56]	@ 0x38
 8004100:	f8d8 3000 	ldr.w	r3, [r8]
 8004104:	9009      	str	r0, [sp, #36]	@ 0x24
 8004106:	3307      	adds	r3, #7
 8004108:	f023 0307 	bic.w	r3, r3, #7
 800410c:	f103 0208 	add.w	r2, r3, #8
 8004110:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004114:	f8d4 b000 	ldr.w	fp, [r4]
 8004118:	f8c8 2000 	str.w	r2, [r8]
 800411c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004120:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004124:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004126:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800412a:	f04f 32ff 	mov.w	r2, #4294967295
 800412e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004132:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004136:	4b9c      	ldr	r3, [pc, #624]	@ (80043a8 <_printf_float+0x2cc>)
 8004138:	f7fc fc68 	bl	8000a0c <__aeabi_dcmpun>
 800413c:	bb70      	cbnz	r0, 800419c <_printf_float+0xc0>
 800413e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004142:	f04f 32ff 	mov.w	r2, #4294967295
 8004146:	4b98      	ldr	r3, [pc, #608]	@ (80043a8 <_printf_float+0x2cc>)
 8004148:	f7fc fc42 	bl	80009d0 <__aeabi_dcmple>
 800414c:	bb30      	cbnz	r0, 800419c <_printf_float+0xc0>
 800414e:	2200      	movs	r2, #0
 8004150:	2300      	movs	r3, #0
 8004152:	4640      	mov	r0, r8
 8004154:	4649      	mov	r1, r9
 8004156:	f7fc fc31 	bl	80009bc <__aeabi_dcmplt>
 800415a:	b110      	cbz	r0, 8004162 <_printf_float+0x86>
 800415c:	232d      	movs	r3, #45	@ 0x2d
 800415e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004162:	4a92      	ldr	r2, [pc, #584]	@ (80043ac <_printf_float+0x2d0>)
 8004164:	4b92      	ldr	r3, [pc, #584]	@ (80043b0 <_printf_float+0x2d4>)
 8004166:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800416a:	bf8c      	ite	hi
 800416c:	4690      	movhi	r8, r2
 800416e:	4698      	movls	r8, r3
 8004170:	2303      	movs	r3, #3
 8004172:	f04f 0900 	mov.w	r9, #0
 8004176:	6123      	str	r3, [r4, #16]
 8004178:	f02b 0304 	bic.w	r3, fp, #4
 800417c:	6023      	str	r3, [r4, #0]
 800417e:	4633      	mov	r3, r6
 8004180:	4621      	mov	r1, r4
 8004182:	4628      	mov	r0, r5
 8004184:	9700      	str	r7, [sp, #0]
 8004186:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004188:	f000 f9d4 	bl	8004534 <_printf_common>
 800418c:	3001      	adds	r0, #1
 800418e:	f040 8090 	bne.w	80042b2 <_printf_float+0x1d6>
 8004192:	f04f 30ff 	mov.w	r0, #4294967295
 8004196:	b011      	add	sp, #68	@ 0x44
 8004198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800419c:	4642      	mov	r2, r8
 800419e:	464b      	mov	r3, r9
 80041a0:	4640      	mov	r0, r8
 80041a2:	4649      	mov	r1, r9
 80041a4:	f7fc fc32 	bl	8000a0c <__aeabi_dcmpun>
 80041a8:	b148      	cbz	r0, 80041be <_printf_float+0xe2>
 80041aa:	464b      	mov	r3, r9
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	bfb8      	it	lt
 80041b0:	232d      	movlt	r3, #45	@ 0x2d
 80041b2:	4a80      	ldr	r2, [pc, #512]	@ (80043b4 <_printf_float+0x2d8>)
 80041b4:	bfb8      	it	lt
 80041b6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80041ba:	4b7f      	ldr	r3, [pc, #508]	@ (80043b8 <_printf_float+0x2dc>)
 80041bc:	e7d3      	b.n	8004166 <_printf_float+0x8a>
 80041be:	6863      	ldr	r3, [r4, #4]
 80041c0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80041c4:	1c5a      	adds	r2, r3, #1
 80041c6:	d13f      	bne.n	8004248 <_printf_float+0x16c>
 80041c8:	2306      	movs	r3, #6
 80041ca:	6063      	str	r3, [r4, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80041d2:	6023      	str	r3, [r4, #0]
 80041d4:	9206      	str	r2, [sp, #24]
 80041d6:	aa0e      	add	r2, sp, #56	@ 0x38
 80041d8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80041dc:	aa0d      	add	r2, sp, #52	@ 0x34
 80041de:	9203      	str	r2, [sp, #12]
 80041e0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80041e4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80041e8:	6863      	ldr	r3, [r4, #4]
 80041ea:	4642      	mov	r2, r8
 80041ec:	9300      	str	r3, [sp, #0]
 80041ee:	4628      	mov	r0, r5
 80041f0:	464b      	mov	r3, r9
 80041f2:	910a      	str	r1, [sp, #40]	@ 0x28
 80041f4:	f7ff fed4 	bl	8003fa0 <__cvt>
 80041f8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80041fa:	4680      	mov	r8, r0
 80041fc:	2947      	cmp	r1, #71	@ 0x47
 80041fe:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004200:	d128      	bne.n	8004254 <_printf_float+0x178>
 8004202:	1cc8      	adds	r0, r1, #3
 8004204:	db02      	blt.n	800420c <_printf_float+0x130>
 8004206:	6863      	ldr	r3, [r4, #4]
 8004208:	4299      	cmp	r1, r3
 800420a:	dd40      	ble.n	800428e <_printf_float+0x1b2>
 800420c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004210:	fa5f fa8a 	uxtb.w	sl, sl
 8004214:	4652      	mov	r2, sl
 8004216:	3901      	subs	r1, #1
 8004218:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800421c:	910d      	str	r1, [sp, #52]	@ 0x34
 800421e:	f7ff ff23 	bl	8004068 <__exponent>
 8004222:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004224:	4681      	mov	r9, r0
 8004226:	1813      	adds	r3, r2, r0
 8004228:	2a01      	cmp	r2, #1
 800422a:	6123      	str	r3, [r4, #16]
 800422c:	dc02      	bgt.n	8004234 <_printf_float+0x158>
 800422e:	6822      	ldr	r2, [r4, #0]
 8004230:	07d2      	lsls	r2, r2, #31
 8004232:	d501      	bpl.n	8004238 <_printf_float+0x15c>
 8004234:	3301      	adds	r3, #1
 8004236:	6123      	str	r3, [r4, #16]
 8004238:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800423c:	2b00      	cmp	r3, #0
 800423e:	d09e      	beq.n	800417e <_printf_float+0xa2>
 8004240:	232d      	movs	r3, #45	@ 0x2d
 8004242:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004246:	e79a      	b.n	800417e <_printf_float+0xa2>
 8004248:	2947      	cmp	r1, #71	@ 0x47
 800424a:	d1bf      	bne.n	80041cc <_printf_float+0xf0>
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1bd      	bne.n	80041cc <_printf_float+0xf0>
 8004250:	2301      	movs	r3, #1
 8004252:	e7ba      	b.n	80041ca <_printf_float+0xee>
 8004254:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004258:	d9dc      	bls.n	8004214 <_printf_float+0x138>
 800425a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800425e:	d118      	bne.n	8004292 <_printf_float+0x1b6>
 8004260:	2900      	cmp	r1, #0
 8004262:	6863      	ldr	r3, [r4, #4]
 8004264:	dd0b      	ble.n	800427e <_printf_float+0x1a2>
 8004266:	6121      	str	r1, [r4, #16]
 8004268:	b913      	cbnz	r3, 8004270 <_printf_float+0x194>
 800426a:	6822      	ldr	r2, [r4, #0]
 800426c:	07d0      	lsls	r0, r2, #31
 800426e:	d502      	bpl.n	8004276 <_printf_float+0x19a>
 8004270:	3301      	adds	r3, #1
 8004272:	440b      	add	r3, r1
 8004274:	6123      	str	r3, [r4, #16]
 8004276:	f04f 0900 	mov.w	r9, #0
 800427a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800427c:	e7dc      	b.n	8004238 <_printf_float+0x15c>
 800427e:	b913      	cbnz	r3, 8004286 <_printf_float+0x1aa>
 8004280:	6822      	ldr	r2, [r4, #0]
 8004282:	07d2      	lsls	r2, r2, #31
 8004284:	d501      	bpl.n	800428a <_printf_float+0x1ae>
 8004286:	3302      	adds	r3, #2
 8004288:	e7f4      	b.n	8004274 <_printf_float+0x198>
 800428a:	2301      	movs	r3, #1
 800428c:	e7f2      	b.n	8004274 <_printf_float+0x198>
 800428e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004292:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004294:	4299      	cmp	r1, r3
 8004296:	db05      	blt.n	80042a4 <_printf_float+0x1c8>
 8004298:	6823      	ldr	r3, [r4, #0]
 800429a:	6121      	str	r1, [r4, #16]
 800429c:	07d8      	lsls	r0, r3, #31
 800429e:	d5ea      	bpl.n	8004276 <_printf_float+0x19a>
 80042a0:	1c4b      	adds	r3, r1, #1
 80042a2:	e7e7      	b.n	8004274 <_printf_float+0x198>
 80042a4:	2900      	cmp	r1, #0
 80042a6:	bfcc      	ite	gt
 80042a8:	2201      	movgt	r2, #1
 80042aa:	f1c1 0202 	rsble	r2, r1, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	e7e0      	b.n	8004274 <_printf_float+0x198>
 80042b2:	6823      	ldr	r3, [r4, #0]
 80042b4:	055a      	lsls	r2, r3, #21
 80042b6:	d407      	bmi.n	80042c8 <_printf_float+0x1ec>
 80042b8:	6923      	ldr	r3, [r4, #16]
 80042ba:	4642      	mov	r2, r8
 80042bc:	4631      	mov	r1, r6
 80042be:	4628      	mov	r0, r5
 80042c0:	47b8      	blx	r7
 80042c2:	3001      	adds	r0, #1
 80042c4:	d12b      	bne.n	800431e <_printf_float+0x242>
 80042c6:	e764      	b.n	8004192 <_printf_float+0xb6>
 80042c8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80042cc:	f240 80dc 	bls.w	8004488 <_printf_float+0x3ac>
 80042d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80042d4:	2200      	movs	r2, #0
 80042d6:	2300      	movs	r3, #0
 80042d8:	f7fc fb66 	bl	80009a8 <__aeabi_dcmpeq>
 80042dc:	2800      	cmp	r0, #0
 80042de:	d033      	beq.n	8004348 <_printf_float+0x26c>
 80042e0:	2301      	movs	r3, #1
 80042e2:	4631      	mov	r1, r6
 80042e4:	4628      	mov	r0, r5
 80042e6:	4a35      	ldr	r2, [pc, #212]	@ (80043bc <_printf_float+0x2e0>)
 80042e8:	47b8      	blx	r7
 80042ea:	3001      	adds	r0, #1
 80042ec:	f43f af51 	beq.w	8004192 <_printf_float+0xb6>
 80042f0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80042f4:	4543      	cmp	r3, r8
 80042f6:	db02      	blt.n	80042fe <_printf_float+0x222>
 80042f8:	6823      	ldr	r3, [r4, #0]
 80042fa:	07d8      	lsls	r0, r3, #31
 80042fc:	d50f      	bpl.n	800431e <_printf_float+0x242>
 80042fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004302:	4631      	mov	r1, r6
 8004304:	4628      	mov	r0, r5
 8004306:	47b8      	blx	r7
 8004308:	3001      	adds	r0, #1
 800430a:	f43f af42 	beq.w	8004192 <_printf_float+0xb6>
 800430e:	f04f 0900 	mov.w	r9, #0
 8004312:	f108 38ff 	add.w	r8, r8, #4294967295
 8004316:	f104 0a1a 	add.w	sl, r4, #26
 800431a:	45c8      	cmp	r8, r9
 800431c:	dc09      	bgt.n	8004332 <_printf_float+0x256>
 800431e:	6823      	ldr	r3, [r4, #0]
 8004320:	079b      	lsls	r3, r3, #30
 8004322:	f100 8102 	bmi.w	800452a <_printf_float+0x44e>
 8004326:	68e0      	ldr	r0, [r4, #12]
 8004328:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800432a:	4298      	cmp	r0, r3
 800432c:	bfb8      	it	lt
 800432e:	4618      	movlt	r0, r3
 8004330:	e731      	b.n	8004196 <_printf_float+0xba>
 8004332:	2301      	movs	r3, #1
 8004334:	4652      	mov	r2, sl
 8004336:	4631      	mov	r1, r6
 8004338:	4628      	mov	r0, r5
 800433a:	47b8      	blx	r7
 800433c:	3001      	adds	r0, #1
 800433e:	f43f af28 	beq.w	8004192 <_printf_float+0xb6>
 8004342:	f109 0901 	add.w	r9, r9, #1
 8004346:	e7e8      	b.n	800431a <_printf_float+0x23e>
 8004348:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800434a:	2b00      	cmp	r3, #0
 800434c:	dc38      	bgt.n	80043c0 <_printf_float+0x2e4>
 800434e:	2301      	movs	r3, #1
 8004350:	4631      	mov	r1, r6
 8004352:	4628      	mov	r0, r5
 8004354:	4a19      	ldr	r2, [pc, #100]	@ (80043bc <_printf_float+0x2e0>)
 8004356:	47b8      	blx	r7
 8004358:	3001      	adds	r0, #1
 800435a:	f43f af1a 	beq.w	8004192 <_printf_float+0xb6>
 800435e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004362:	ea59 0303 	orrs.w	r3, r9, r3
 8004366:	d102      	bne.n	800436e <_printf_float+0x292>
 8004368:	6823      	ldr	r3, [r4, #0]
 800436a:	07d9      	lsls	r1, r3, #31
 800436c:	d5d7      	bpl.n	800431e <_printf_float+0x242>
 800436e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004372:	4631      	mov	r1, r6
 8004374:	4628      	mov	r0, r5
 8004376:	47b8      	blx	r7
 8004378:	3001      	adds	r0, #1
 800437a:	f43f af0a 	beq.w	8004192 <_printf_float+0xb6>
 800437e:	f04f 0a00 	mov.w	sl, #0
 8004382:	f104 0b1a 	add.w	fp, r4, #26
 8004386:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004388:	425b      	negs	r3, r3
 800438a:	4553      	cmp	r3, sl
 800438c:	dc01      	bgt.n	8004392 <_printf_float+0x2b6>
 800438e:	464b      	mov	r3, r9
 8004390:	e793      	b.n	80042ba <_printf_float+0x1de>
 8004392:	2301      	movs	r3, #1
 8004394:	465a      	mov	r2, fp
 8004396:	4631      	mov	r1, r6
 8004398:	4628      	mov	r0, r5
 800439a:	47b8      	blx	r7
 800439c:	3001      	adds	r0, #1
 800439e:	f43f aef8 	beq.w	8004192 <_printf_float+0xb6>
 80043a2:	f10a 0a01 	add.w	sl, sl, #1
 80043a6:	e7ee      	b.n	8004386 <_printf_float+0x2aa>
 80043a8:	7fefffff 	.word	0x7fefffff
 80043ac:	08008e46 	.word	0x08008e46
 80043b0:	08008e42 	.word	0x08008e42
 80043b4:	08008e4e 	.word	0x08008e4e
 80043b8:	08008e4a 	.word	0x08008e4a
 80043bc:	08008e52 	.word	0x08008e52
 80043c0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80043c2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80043c6:	4553      	cmp	r3, sl
 80043c8:	bfa8      	it	ge
 80043ca:	4653      	movge	r3, sl
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	4699      	mov	r9, r3
 80043d0:	dc36      	bgt.n	8004440 <_printf_float+0x364>
 80043d2:	f04f 0b00 	mov.w	fp, #0
 80043d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80043da:	f104 021a 	add.w	r2, r4, #26
 80043de:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80043e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80043e2:	eba3 0309 	sub.w	r3, r3, r9
 80043e6:	455b      	cmp	r3, fp
 80043e8:	dc31      	bgt.n	800444e <_printf_float+0x372>
 80043ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80043ec:	459a      	cmp	sl, r3
 80043ee:	dc3a      	bgt.n	8004466 <_printf_float+0x38a>
 80043f0:	6823      	ldr	r3, [r4, #0]
 80043f2:	07da      	lsls	r2, r3, #31
 80043f4:	d437      	bmi.n	8004466 <_printf_float+0x38a>
 80043f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80043f8:	ebaa 0903 	sub.w	r9, sl, r3
 80043fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80043fe:	ebaa 0303 	sub.w	r3, sl, r3
 8004402:	4599      	cmp	r9, r3
 8004404:	bfa8      	it	ge
 8004406:	4699      	movge	r9, r3
 8004408:	f1b9 0f00 	cmp.w	r9, #0
 800440c:	dc33      	bgt.n	8004476 <_printf_float+0x39a>
 800440e:	f04f 0800 	mov.w	r8, #0
 8004412:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004416:	f104 0b1a 	add.w	fp, r4, #26
 800441a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800441c:	ebaa 0303 	sub.w	r3, sl, r3
 8004420:	eba3 0309 	sub.w	r3, r3, r9
 8004424:	4543      	cmp	r3, r8
 8004426:	f77f af7a 	ble.w	800431e <_printf_float+0x242>
 800442a:	2301      	movs	r3, #1
 800442c:	465a      	mov	r2, fp
 800442e:	4631      	mov	r1, r6
 8004430:	4628      	mov	r0, r5
 8004432:	47b8      	blx	r7
 8004434:	3001      	adds	r0, #1
 8004436:	f43f aeac 	beq.w	8004192 <_printf_float+0xb6>
 800443a:	f108 0801 	add.w	r8, r8, #1
 800443e:	e7ec      	b.n	800441a <_printf_float+0x33e>
 8004440:	4642      	mov	r2, r8
 8004442:	4631      	mov	r1, r6
 8004444:	4628      	mov	r0, r5
 8004446:	47b8      	blx	r7
 8004448:	3001      	adds	r0, #1
 800444a:	d1c2      	bne.n	80043d2 <_printf_float+0x2f6>
 800444c:	e6a1      	b.n	8004192 <_printf_float+0xb6>
 800444e:	2301      	movs	r3, #1
 8004450:	4631      	mov	r1, r6
 8004452:	4628      	mov	r0, r5
 8004454:	920a      	str	r2, [sp, #40]	@ 0x28
 8004456:	47b8      	blx	r7
 8004458:	3001      	adds	r0, #1
 800445a:	f43f ae9a 	beq.w	8004192 <_printf_float+0xb6>
 800445e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004460:	f10b 0b01 	add.w	fp, fp, #1
 8004464:	e7bb      	b.n	80043de <_printf_float+0x302>
 8004466:	4631      	mov	r1, r6
 8004468:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800446c:	4628      	mov	r0, r5
 800446e:	47b8      	blx	r7
 8004470:	3001      	adds	r0, #1
 8004472:	d1c0      	bne.n	80043f6 <_printf_float+0x31a>
 8004474:	e68d      	b.n	8004192 <_printf_float+0xb6>
 8004476:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004478:	464b      	mov	r3, r9
 800447a:	4631      	mov	r1, r6
 800447c:	4628      	mov	r0, r5
 800447e:	4442      	add	r2, r8
 8004480:	47b8      	blx	r7
 8004482:	3001      	adds	r0, #1
 8004484:	d1c3      	bne.n	800440e <_printf_float+0x332>
 8004486:	e684      	b.n	8004192 <_printf_float+0xb6>
 8004488:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800448c:	f1ba 0f01 	cmp.w	sl, #1
 8004490:	dc01      	bgt.n	8004496 <_printf_float+0x3ba>
 8004492:	07db      	lsls	r3, r3, #31
 8004494:	d536      	bpl.n	8004504 <_printf_float+0x428>
 8004496:	2301      	movs	r3, #1
 8004498:	4642      	mov	r2, r8
 800449a:	4631      	mov	r1, r6
 800449c:	4628      	mov	r0, r5
 800449e:	47b8      	blx	r7
 80044a0:	3001      	adds	r0, #1
 80044a2:	f43f ae76 	beq.w	8004192 <_printf_float+0xb6>
 80044a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80044aa:	4631      	mov	r1, r6
 80044ac:	4628      	mov	r0, r5
 80044ae:	47b8      	blx	r7
 80044b0:	3001      	adds	r0, #1
 80044b2:	f43f ae6e 	beq.w	8004192 <_printf_float+0xb6>
 80044b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80044ba:	2200      	movs	r2, #0
 80044bc:	2300      	movs	r3, #0
 80044be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80044c2:	f7fc fa71 	bl	80009a8 <__aeabi_dcmpeq>
 80044c6:	b9c0      	cbnz	r0, 80044fa <_printf_float+0x41e>
 80044c8:	4653      	mov	r3, sl
 80044ca:	f108 0201 	add.w	r2, r8, #1
 80044ce:	4631      	mov	r1, r6
 80044d0:	4628      	mov	r0, r5
 80044d2:	47b8      	blx	r7
 80044d4:	3001      	adds	r0, #1
 80044d6:	d10c      	bne.n	80044f2 <_printf_float+0x416>
 80044d8:	e65b      	b.n	8004192 <_printf_float+0xb6>
 80044da:	2301      	movs	r3, #1
 80044dc:	465a      	mov	r2, fp
 80044de:	4631      	mov	r1, r6
 80044e0:	4628      	mov	r0, r5
 80044e2:	47b8      	blx	r7
 80044e4:	3001      	adds	r0, #1
 80044e6:	f43f ae54 	beq.w	8004192 <_printf_float+0xb6>
 80044ea:	f108 0801 	add.w	r8, r8, #1
 80044ee:	45d0      	cmp	r8, sl
 80044f0:	dbf3      	blt.n	80044da <_printf_float+0x3fe>
 80044f2:	464b      	mov	r3, r9
 80044f4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80044f8:	e6e0      	b.n	80042bc <_printf_float+0x1e0>
 80044fa:	f04f 0800 	mov.w	r8, #0
 80044fe:	f104 0b1a 	add.w	fp, r4, #26
 8004502:	e7f4      	b.n	80044ee <_printf_float+0x412>
 8004504:	2301      	movs	r3, #1
 8004506:	4642      	mov	r2, r8
 8004508:	e7e1      	b.n	80044ce <_printf_float+0x3f2>
 800450a:	2301      	movs	r3, #1
 800450c:	464a      	mov	r2, r9
 800450e:	4631      	mov	r1, r6
 8004510:	4628      	mov	r0, r5
 8004512:	47b8      	blx	r7
 8004514:	3001      	adds	r0, #1
 8004516:	f43f ae3c 	beq.w	8004192 <_printf_float+0xb6>
 800451a:	f108 0801 	add.w	r8, r8, #1
 800451e:	68e3      	ldr	r3, [r4, #12]
 8004520:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004522:	1a5b      	subs	r3, r3, r1
 8004524:	4543      	cmp	r3, r8
 8004526:	dcf0      	bgt.n	800450a <_printf_float+0x42e>
 8004528:	e6fd      	b.n	8004326 <_printf_float+0x24a>
 800452a:	f04f 0800 	mov.w	r8, #0
 800452e:	f104 0919 	add.w	r9, r4, #25
 8004532:	e7f4      	b.n	800451e <_printf_float+0x442>

08004534 <_printf_common>:
 8004534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004538:	4616      	mov	r6, r2
 800453a:	4698      	mov	r8, r3
 800453c:	688a      	ldr	r2, [r1, #8]
 800453e:	690b      	ldr	r3, [r1, #16]
 8004540:	4607      	mov	r7, r0
 8004542:	4293      	cmp	r3, r2
 8004544:	bfb8      	it	lt
 8004546:	4613      	movlt	r3, r2
 8004548:	6033      	str	r3, [r6, #0]
 800454a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800454e:	460c      	mov	r4, r1
 8004550:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004554:	b10a      	cbz	r2, 800455a <_printf_common+0x26>
 8004556:	3301      	adds	r3, #1
 8004558:	6033      	str	r3, [r6, #0]
 800455a:	6823      	ldr	r3, [r4, #0]
 800455c:	0699      	lsls	r1, r3, #26
 800455e:	bf42      	ittt	mi
 8004560:	6833      	ldrmi	r3, [r6, #0]
 8004562:	3302      	addmi	r3, #2
 8004564:	6033      	strmi	r3, [r6, #0]
 8004566:	6825      	ldr	r5, [r4, #0]
 8004568:	f015 0506 	ands.w	r5, r5, #6
 800456c:	d106      	bne.n	800457c <_printf_common+0x48>
 800456e:	f104 0a19 	add.w	sl, r4, #25
 8004572:	68e3      	ldr	r3, [r4, #12]
 8004574:	6832      	ldr	r2, [r6, #0]
 8004576:	1a9b      	subs	r3, r3, r2
 8004578:	42ab      	cmp	r3, r5
 800457a:	dc2b      	bgt.n	80045d4 <_printf_common+0xa0>
 800457c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004580:	6822      	ldr	r2, [r4, #0]
 8004582:	3b00      	subs	r3, #0
 8004584:	bf18      	it	ne
 8004586:	2301      	movne	r3, #1
 8004588:	0692      	lsls	r2, r2, #26
 800458a:	d430      	bmi.n	80045ee <_printf_common+0xba>
 800458c:	4641      	mov	r1, r8
 800458e:	4638      	mov	r0, r7
 8004590:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004594:	47c8      	blx	r9
 8004596:	3001      	adds	r0, #1
 8004598:	d023      	beq.n	80045e2 <_printf_common+0xae>
 800459a:	6823      	ldr	r3, [r4, #0]
 800459c:	6922      	ldr	r2, [r4, #16]
 800459e:	f003 0306 	and.w	r3, r3, #6
 80045a2:	2b04      	cmp	r3, #4
 80045a4:	bf14      	ite	ne
 80045a6:	2500      	movne	r5, #0
 80045a8:	6833      	ldreq	r3, [r6, #0]
 80045aa:	f04f 0600 	mov.w	r6, #0
 80045ae:	bf08      	it	eq
 80045b0:	68e5      	ldreq	r5, [r4, #12]
 80045b2:	f104 041a 	add.w	r4, r4, #26
 80045b6:	bf08      	it	eq
 80045b8:	1aed      	subeq	r5, r5, r3
 80045ba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80045be:	bf08      	it	eq
 80045c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045c4:	4293      	cmp	r3, r2
 80045c6:	bfc4      	itt	gt
 80045c8:	1a9b      	subgt	r3, r3, r2
 80045ca:	18ed      	addgt	r5, r5, r3
 80045cc:	42b5      	cmp	r5, r6
 80045ce:	d11a      	bne.n	8004606 <_printf_common+0xd2>
 80045d0:	2000      	movs	r0, #0
 80045d2:	e008      	b.n	80045e6 <_printf_common+0xb2>
 80045d4:	2301      	movs	r3, #1
 80045d6:	4652      	mov	r2, sl
 80045d8:	4641      	mov	r1, r8
 80045da:	4638      	mov	r0, r7
 80045dc:	47c8      	blx	r9
 80045de:	3001      	adds	r0, #1
 80045e0:	d103      	bne.n	80045ea <_printf_common+0xb6>
 80045e2:	f04f 30ff 	mov.w	r0, #4294967295
 80045e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ea:	3501      	adds	r5, #1
 80045ec:	e7c1      	b.n	8004572 <_printf_common+0x3e>
 80045ee:	2030      	movs	r0, #48	@ 0x30
 80045f0:	18e1      	adds	r1, r4, r3
 80045f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80045f6:	1c5a      	adds	r2, r3, #1
 80045f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80045fc:	4422      	add	r2, r4
 80045fe:	3302      	adds	r3, #2
 8004600:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004604:	e7c2      	b.n	800458c <_printf_common+0x58>
 8004606:	2301      	movs	r3, #1
 8004608:	4622      	mov	r2, r4
 800460a:	4641      	mov	r1, r8
 800460c:	4638      	mov	r0, r7
 800460e:	47c8      	blx	r9
 8004610:	3001      	adds	r0, #1
 8004612:	d0e6      	beq.n	80045e2 <_printf_common+0xae>
 8004614:	3601      	adds	r6, #1
 8004616:	e7d9      	b.n	80045cc <_printf_common+0x98>

08004618 <_printf_i>:
 8004618:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800461c:	7e0f      	ldrb	r7, [r1, #24]
 800461e:	4691      	mov	r9, r2
 8004620:	2f78      	cmp	r7, #120	@ 0x78
 8004622:	4680      	mov	r8, r0
 8004624:	460c      	mov	r4, r1
 8004626:	469a      	mov	sl, r3
 8004628:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800462a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800462e:	d807      	bhi.n	8004640 <_printf_i+0x28>
 8004630:	2f62      	cmp	r7, #98	@ 0x62
 8004632:	d80a      	bhi.n	800464a <_printf_i+0x32>
 8004634:	2f00      	cmp	r7, #0
 8004636:	f000 80d1 	beq.w	80047dc <_printf_i+0x1c4>
 800463a:	2f58      	cmp	r7, #88	@ 0x58
 800463c:	f000 80b8 	beq.w	80047b0 <_printf_i+0x198>
 8004640:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004644:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004648:	e03a      	b.n	80046c0 <_printf_i+0xa8>
 800464a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800464e:	2b15      	cmp	r3, #21
 8004650:	d8f6      	bhi.n	8004640 <_printf_i+0x28>
 8004652:	a101      	add	r1, pc, #4	@ (adr r1, 8004658 <_printf_i+0x40>)
 8004654:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004658:	080046b1 	.word	0x080046b1
 800465c:	080046c5 	.word	0x080046c5
 8004660:	08004641 	.word	0x08004641
 8004664:	08004641 	.word	0x08004641
 8004668:	08004641 	.word	0x08004641
 800466c:	08004641 	.word	0x08004641
 8004670:	080046c5 	.word	0x080046c5
 8004674:	08004641 	.word	0x08004641
 8004678:	08004641 	.word	0x08004641
 800467c:	08004641 	.word	0x08004641
 8004680:	08004641 	.word	0x08004641
 8004684:	080047c3 	.word	0x080047c3
 8004688:	080046ef 	.word	0x080046ef
 800468c:	0800477d 	.word	0x0800477d
 8004690:	08004641 	.word	0x08004641
 8004694:	08004641 	.word	0x08004641
 8004698:	080047e5 	.word	0x080047e5
 800469c:	08004641 	.word	0x08004641
 80046a0:	080046ef 	.word	0x080046ef
 80046a4:	08004641 	.word	0x08004641
 80046a8:	08004641 	.word	0x08004641
 80046ac:	08004785 	.word	0x08004785
 80046b0:	6833      	ldr	r3, [r6, #0]
 80046b2:	1d1a      	adds	r2, r3, #4
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	6032      	str	r2, [r6, #0]
 80046b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80046c0:	2301      	movs	r3, #1
 80046c2:	e09c      	b.n	80047fe <_printf_i+0x1e6>
 80046c4:	6833      	ldr	r3, [r6, #0]
 80046c6:	6820      	ldr	r0, [r4, #0]
 80046c8:	1d19      	adds	r1, r3, #4
 80046ca:	6031      	str	r1, [r6, #0]
 80046cc:	0606      	lsls	r6, r0, #24
 80046ce:	d501      	bpl.n	80046d4 <_printf_i+0xbc>
 80046d0:	681d      	ldr	r5, [r3, #0]
 80046d2:	e003      	b.n	80046dc <_printf_i+0xc4>
 80046d4:	0645      	lsls	r5, r0, #25
 80046d6:	d5fb      	bpl.n	80046d0 <_printf_i+0xb8>
 80046d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80046dc:	2d00      	cmp	r5, #0
 80046de:	da03      	bge.n	80046e8 <_printf_i+0xd0>
 80046e0:	232d      	movs	r3, #45	@ 0x2d
 80046e2:	426d      	negs	r5, r5
 80046e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046e8:	230a      	movs	r3, #10
 80046ea:	4858      	ldr	r0, [pc, #352]	@ (800484c <_printf_i+0x234>)
 80046ec:	e011      	b.n	8004712 <_printf_i+0xfa>
 80046ee:	6821      	ldr	r1, [r4, #0]
 80046f0:	6833      	ldr	r3, [r6, #0]
 80046f2:	0608      	lsls	r0, r1, #24
 80046f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80046f8:	d402      	bmi.n	8004700 <_printf_i+0xe8>
 80046fa:	0649      	lsls	r1, r1, #25
 80046fc:	bf48      	it	mi
 80046fe:	b2ad      	uxthmi	r5, r5
 8004700:	2f6f      	cmp	r7, #111	@ 0x6f
 8004702:	6033      	str	r3, [r6, #0]
 8004704:	bf14      	ite	ne
 8004706:	230a      	movne	r3, #10
 8004708:	2308      	moveq	r3, #8
 800470a:	4850      	ldr	r0, [pc, #320]	@ (800484c <_printf_i+0x234>)
 800470c:	2100      	movs	r1, #0
 800470e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004712:	6866      	ldr	r6, [r4, #4]
 8004714:	2e00      	cmp	r6, #0
 8004716:	60a6      	str	r6, [r4, #8]
 8004718:	db05      	blt.n	8004726 <_printf_i+0x10e>
 800471a:	6821      	ldr	r1, [r4, #0]
 800471c:	432e      	orrs	r6, r5
 800471e:	f021 0104 	bic.w	r1, r1, #4
 8004722:	6021      	str	r1, [r4, #0]
 8004724:	d04b      	beq.n	80047be <_printf_i+0x1a6>
 8004726:	4616      	mov	r6, r2
 8004728:	fbb5 f1f3 	udiv	r1, r5, r3
 800472c:	fb03 5711 	mls	r7, r3, r1, r5
 8004730:	5dc7      	ldrb	r7, [r0, r7]
 8004732:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004736:	462f      	mov	r7, r5
 8004738:	42bb      	cmp	r3, r7
 800473a:	460d      	mov	r5, r1
 800473c:	d9f4      	bls.n	8004728 <_printf_i+0x110>
 800473e:	2b08      	cmp	r3, #8
 8004740:	d10b      	bne.n	800475a <_printf_i+0x142>
 8004742:	6823      	ldr	r3, [r4, #0]
 8004744:	07df      	lsls	r7, r3, #31
 8004746:	d508      	bpl.n	800475a <_printf_i+0x142>
 8004748:	6923      	ldr	r3, [r4, #16]
 800474a:	6861      	ldr	r1, [r4, #4]
 800474c:	4299      	cmp	r1, r3
 800474e:	bfde      	ittt	le
 8004750:	2330      	movle	r3, #48	@ 0x30
 8004752:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004756:	f106 36ff 	addle.w	r6, r6, #4294967295
 800475a:	1b92      	subs	r2, r2, r6
 800475c:	6122      	str	r2, [r4, #16]
 800475e:	464b      	mov	r3, r9
 8004760:	4621      	mov	r1, r4
 8004762:	4640      	mov	r0, r8
 8004764:	f8cd a000 	str.w	sl, [sp]
 8004768:	aa03      	add	r2, sp, #12
 800476a:	f7ff fee3 	bl	8004534 <_printf_common>
 800476e:	3001      	adds	r0, #1
 8004770:	d14a      	bne.n	8004808 <_printf_i+0x1f0>
 8004772:	f04f 30ff 	mov.w	r0, #4294967295
 8004776:	b004      	add	sp, #16
 8004778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800477c:	6823      	ldr	r3, [r4, #0]
 800477e:	f043 0320 	orr.w	r3, r3, #32
 8004782:	6023      	str	r3, [r4, #0]
 8004784:	2778      	movs	r7, #120	@ 0x78
 8004786:	4832      	ldr	r0, [pc, #200]	@ (8004850 <_printf_i+0x238>)
 8004788:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800478c:	6823      	ldr	r3, [r4, #0]
 800478e:	6831      	ldr	r1, [r6, #0]
 8004790:	061f      	lsls	r7, r3, #24
 8004792:	f851 5b04 	ldr.w	r5, [r1], #4
 8004796:	d402      	bmi.n	800479e <_printf_i+0x186>
 8004798:	065f      	lsls	r7, r3, #25
 800479a:	bf48      	it	mi
 800479c:	b2ad      	uxthmi	r5, r5
 800479e:	6031      	str	r1, [r6, #0]
 80047a0:	07d9      	lsls	r1, r3, #31
 80047a2:	bf44      	itt	mi
 80047a4:	f043 0320 	orrmi.w	r3, r3, #32
 80047a8:	6023      	strmi	r3, [r4, #0]
 80047aa:	b11d      	cbz	r5, 80047b4 <_printf_i+0x19c>
 80047ac:	2310      	movs	r3, #16
 80047ae:	e7ad      	b.n	800470c <_printf_i+0xf4>
 80047b0:	4826      	ldr	r0, [pc, #152]	@ (800484c <_printf_i+0x234>)
 80047b2:	e7e9      	b.n	8004788 <_printf_i+0x170>
 80047b4:	6823      	ldr	r3, [r4, #0]
 80047b6:	f023 0320 	bic.w	r3, r3, #32
 80047ba:	6023      	str	r3, [r4, #0]
 80047bc:	e7f6      	b.n	80047ac <_printf_i+0x194>
 80047be:	4616      	mov	r6, r2
 80047c0:	e7bd      	b.n	800473e <_printf_i+0x126>
 80047c2:	6833      	ldr	r3, [r6, #0]
 80047c4:	6825      	ldr	r5, [r4, #0]
 80047c6:	1d18      	adds	r0, r3, #4
 80047c8:	6961      	ldr	r1, [r4, #20]
 80047ca:	6030      	str	r0, [r6, #0]
 80047cc:	062e      	lsls	r6, r5, #24
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	d501      	bpl.n	80047d6 <_printf_i+0x1be>
 80047d2:	6019      	str	r1, [r3, #0]
 80047d4:	e002      	b.n	80047dc <_printf_i+0x1c4>
 80047d6:	0668      	lsls	r0, r5, #25
 80047d8:	d5fb      	bpl.n	80047d2 <_printf_i+0x1ba>
 80047da:	8019      	strh	r1, [r3, #0]
 80047dc:	2300      	movs	r3, #0
 80047de:	4616      	mov	r6, r2
 80047e0:	6123      	str	r3, [r4, #16]
 80047e2:	e7bc      	b.n	800475e <_printf_i+0x146>
 80047e4:	6833      	ldr	r3, [r6, #0]
 80047e6:	2100      	movs	r1, #0
 80047e8:	1d1a      	adds	r2, r3, #4
 80047ea:	6032      	str	r2, [r6, #0]
 80047ec:	681e      	ldr	r6, [r3, #0]
 80047ee:	6862      	ldr	r2, [r4, #4]
 80047f0:	4630      	mov	r0, r6
 80047f2:	f000 fc1c 	bl	800502e <memchr>
 80047f6:	b108      	cbz	r0, 80047fc <_printf_i+0x1e4>
 80047f8:	1b80      	subs	r0, r0, r6
 80047fa:	6060      	str	r0, [r4, #4]
 80047fc:	6863      	ldr	r3, [r4, #4]
 80047fe:	6123      	str	r3, [r4, #16]
 8004800:	2300      	movs	r3, #0
 8004802:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004806:	e7aa      	b.n	800475e <_printf_i+0x146>
 8004808:	4632      	mov	r2, r6
 800480a:	4649      	mov	r1, r9
 800480c:	4640      	mov	r0, r8
 800480e:	6923      	ldr	r3, [r4, #16]
 8004810:	47d0      	blx	sl
 8004812:	3001      	adds	r0, #1
 8004814:	d0ad      	beq.n	8004772 <_printf_i+0x15a>
 8004816:	6823      	ldr	r3, [r4, #0]
 8004818:	079b      	lsls	r3, r3, #30
 800481a:	d413      	bmi.n	8004844 <_printf_i+0x22c>
 800481c:	68e0      	ldr	r0, [r4, #12]
 800481e:	9b03      	ldr	r3, [sp, #12]
 8004820:	4298      	cmp	r0, r3
 8004822:	bfb8      	it	lt
 8004824:	4618      	movlt	r0, r3
 8004826:	e7a6      	b.n	8004776 <_printf_i+0x15e>
 8004828:	2301      	movs	r3, #1
 800482a:	4632      	mov	r2, r6
 800482c:	4649      	mov	r1, r9
 800482e:	4640      	mov	r0, r8
 8004830:	47d0      	blx	sl
 8004832:	3001      	adds	r0, #1
 8004834:	d09d      	beq.n	8004772 <_printf_i+0x15a>
 8004836:	3501      	adds	r5, #1
 8004838:	68e3      	ldr	r3, [r4, #12]
 800483a:	9903      	ldr	r1, [sp, #12]
 800483c:	1a5b      	subs	r3, r3, r1
 800483e:	42ab      	cmp	r3, r5
 8004840:	dcf2      	bgt.n	8004828 <_printf_i+0x210>
 8004842:	e7eb      	b.n	800481c <_printf_i+0x204>
 8004844:	2500      	movs	r5, #0
 8004846:	f104 0619 	add.w	r6, r4, #25
 800484a:	e7f5      	b.n	8004838 <_printf_i+0x220>
 800484c:	08008e54 	.word	0x08008e54
 8004850:	08008e65 	.word	0x08008e65

08004854 <_scanf_float>:
 8004854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004858:	b087      	sub	sp, #28
 800485a:	9303      	str	r3, [sp, #12]
 800485c:	688b      	ldr	r3, [r1, #8]
 800485e:	4691      	mov	r9, r2
 8004860:	1e5a      	subs	r2, r3, #1
 8004862:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004866:	bf82      	ittt	hi
 8004868:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800486c:	eb03 0b05 	addhi.w	fp, r3, r5
 8004870:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004874:	460a      	mov	r2, r1
 8004876:	f04f 0500 	mov.w	r5, #0
 800487a:	bf88      	it	hi
 800487c:	608b      	strhi	r3, [r1, #8]
 800487e:	680b      	ldr	r3, [r1, #0]
 8004880:	4680      	mov	r8, r0
 8004882:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004886:	f842 3b1c 	str.w	r3, [r2], #28
 800488a:	460c      	mov	r4, r1
 800488c:	bf98      	it	ls
 800488e:	f04f 0b00 	movls.w	fp, #0
 8004892:	4616      	mov	r6, r2
 8004894:	46aa      	mov	sl, r5
 8004896:	462f      	mov	r7, r5
 8004898:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800489c:	9201      	str	r2, [sp, #4]
 800489e:	9502      	str	r5, [sp, #8]
 80048a0:	68a2      	ldr	r2, [r4, #8]
 80048a2:	b15a      	cbz	r2, 80048bc <_scanf_float+0x68>
 80048a4:	f8d9 3000 	ldr.w	r3, [r9]
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	2b4e      	cmp	r3, #78	@ 0x4e
 80048ac:	d862      	bhi.n	8004974 <_scanf_float+0x120>
 80048ae:	2b40      	cmp	r3, #64	@ 0x40
 80048b0:	d83a      	bhi.n	8004928 <_scanf_float+0xd4>
 80048b2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80048b6:	b2c8      	uxtb	r0, r1
 80048b8:	280e      	cmp	r0, #14
 80048ba:	d938      	bls.n	800492e <_scanf_float+0xda>
 80048bc:	b11f      	cbz	r7, 80048c6 <_scanf_float+0x72>
 80048be:	6823      	ldr	r3, [r4, #0]
 80048c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048c4:	6023      	str	r3, [r4, #0]
 80048c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80048ca:	f1ba 0f01 	cmp.w	sl, #1
 80048ce:	f200 8114 	bhi.w	8004afa <_scanf_float+0x2a6>
 80048d2:	9b01      	ldr	r3, [sp, #4]
 80048d4:	429e      	cmp	r6, r3
 80048d6:	f200 8105 	bhi.w	8004ae4 <_scanf_float+0x290>
 80048da:	2001      	movs	r0, #1
 80048dc:	b007      	add	sp, #28
 80048de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048e2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80048e6:	2a0d      	cmp	r2, #13
 80048e8:	d8e8      	bhi.n	80048bc <_scanf_float+0x68>
 80048ea:	a101      	add	r1, pc, #4	@ (adr r1, 80048f0 <_scanf_float+0x9c>)
 80048ec:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80048f0:	08004a39 	.word	0x08004a39
 80048f4:	080048bd 	.word	0x080048bd
 80048f8:	080048bd 	.word	0x080048bd
 80048fc:	080048bd 	.word	0x080048bd
 8004900:	08004a95 	.word	0x08004a95
 8004904:	08004a6f 	.word	0x08004a6f
 8004908:	080048bd 	.word	0x080048bd
 800490c:	080048bd 	.word	0x080048bd
 8004910:	08004a47 	.word	0x08004a47
 8004914:	080048bd 	.word	0x080048bd
 8004918:	080048bd 	.word	0x080048bd
 800491c:	080048bd 	.word	0x080048bd
 8004920:	080048bd 	.word	0x080048bd
 8004924:	08004a03 	.word	0x08004a03
 8004928:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800492c:	e7db      	b.n	80048e6 <_scanf_float+0x92>
 800492e:	290e      	cmp	r1, #14
 8004930:	d8c4      	bhi.n	80048bc <_scanf_float+0x68>
 8004932:	a001      	add	r0, pc, #4	@ (adr r0, 8004938 <_scanf_float+0xe4>)
 8004934:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004938:	080049f3 	.word	0x080049f3
 800493c:	080048bd 	.word	0x080048bd
 8004940:	080049f3 	.word	0x080049f3
 8004944:	08004a83 	.word	0x08004a83
 8004948:	080048bd 	.word	0x080048bd
 800494c:	08004995 	.word	0x08004995
 8004950:	080049d9 	.word	0x080049d9
 8004954:	080049d9 	.word	0x080049d9
 8004958:	080049d9 	.word	0x080049d9
 800495c:	080049d9 	.word	0x080049d9
 8004960:	080049d9 	.word	0x080049d9
 8004964:	080049d9 	.word	0x080049d9
 8004968:	080049d9 	.word	0x080049d9
 800496c:	080049d9 	.word	0x080049d9
 8004970:	080049d9 	.word	0x080049d9
 8004974:	2b6e      	cmp	r3, #110	@ 0x6e
 8004976:	d809      	bhi.n	800498c <_scanf_float+0x138>
 8004978:	2b60      	cmp	r3, #96	@ 0x60
 800497a:	d8b2      	bhi.n	80048e2 <_scanf_float+0x8e>
 800497c:	2b54      	cmp	r3, #84	@ 0x54
 800497e:	d07b      	beq.n	8004a78 <_scanf_float+0x224>
 8004980:	2b59      	cmp	r3, #89	@ 0x59
 8004982:	d19b      	bne.n	80048bc <_scanf_float+0x68>
 8004984:	2d07      	cmp	r5, #7
 8004986:	d199      	bne.n	80048bc <_scanf_float+0x68>
 8004988:	2508      	movs	r5, #8
 800498a:	e02f      	b.n	80049ec <_scanf_float+0x198>
 800498c:	2b74      	cmp	r3, #116	@ 0x74
 800498e:	d073      	beq.n	8004a78 <_scanf_float+0x224>
 8004990:	2b79      	cmp	r3, #121	@ 0x79
 8004992:	e7f6      	b.n	8004982 <_scanf_float+0x12e>
 8004994:	6821      	ldr	r1, [r4, #0]
 8004996:	05c8      	lsls	r0, r1, #23
 8004998:	d51e      	bpl.n	80049d8 <_scanf_float+0x184>
 800499a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800499e:	6021      	str	r1, [r4, #0]
 80049a0:	3701      	adds	r7, #1
 80049a2:	f1bb 0f00 	cmp.w	fp, #0
 80049a6:	d003      	beq.n	80049b0 <_scanf_float+0x15c>
 80049a8:	3201      	adds	r2, #1
 80049aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80049ae:	60a2      	str	r2, [r4, #8]
 80049b0:	68a3      	ldr	r3, [r4, #8]
 80049b2:	3b01      	subs	r3, #1
 80049b4:	60a3      	str	r3, [r4, #8]
 80049b6:	6923      	ldr	r3, [r4, #16]
 80049b8:	3301      	adds	r3, #1
 80049ba:	6123      	str	r3, [r4, #16]
 80049bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80049c0:	3b01      	subs	r3, #1
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f8c9 3004 	str.w	r3, [r9, #4]
 80049c8:	f340 8083 	ble.w	8004ad2 <_scanf_float+0x27e>
 80049cc:	f8d9 3000 	ldr.w	r3, [r9]
 80049d0:	3301      	adds	r3, #1
 80049d2:	f8c9 3000 	str.w	r3, [r9]
 80049d6:	e763      	b.n	80048a0 <_scanf_float+0x4c>
 80049d8:	eb1a 0105 	adds.w	r1, sl, r5
 80049dc:	f47f af6e 	bne.w	80048bc <_scanf_float+0x68>
 80049e0:	460d      	mov	r5, r1
 80049e2:	468a      	mov	sl, r1
 80049e4:	6822      	ldr	r2, [r4, #0]
 80049e6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80049ea:	6022      	str	r2, [r4, #0]
 80049ec:	f806 3b01 	strb.w	r3, [r6], #1
 80049f0:	e7de      	b.n	80049b0 <_scanf_float+0x15c>
 80049f2:	6822      	ldr	r2, [r4, #0]
 80049f4:	0610      	lsls	r0, r2, #24
 80049f6:	f57f af61 	bpl.w	80048bc <_scanf_float+0x68>
 80049fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80049fe:	6022      	str	r2, [r4, #0]
 8004a00:	e7f4      	b.n	80049ec <_scanf_float+0x198>
 8004a02:	f1ba 0f00 	cmp.w	sl, #0
 8004a06:	d10c      	bne.n	8004a22 <_scanf_float+0x1ce>
 8004a08:	b977      	cbnz	r7, 8004a28 <_scanf_float+0x1d4>
 8004a0a:	6822      	ldr	r2, [r4, #0]
 8004a0c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004a10:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004a14:	d108      	bne.n	8004a28 <_scanf_float+0x1d4>
 8004a16:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004a1a:	f04f 0a01 	mov.w	sl, #1
 8004a1e:	6022      	str	r2, [r4, #0]
 8004a20:	e7e4      	b.n	80049ec <_scanf_float+0x198>
 8004a22:	f1ba 0f02 	cmp.w	sl, #2
 8004a26:	d051      	beq.n	8004acc <_scanf_float+0x278>
 8004a28:	2d01      	cmp	r5, #1
 8004a2a:	d002      	beq.n	8004a32 <_scanf_float+0x1de>
 8004a2c:	2d04      	cmp	r5, #4
 8004a2e:	f47f af45 	bne.w	80048bc <_scanf_float+0x68>
 8004a32:	3501      	adds	r5, #1
 8004a34:	b2ed      	uxtb	r5, r5
 8004a36:	e7d9      	b.n	80049ec <_scanf_float+0x198>
 8004a38:	f1ba 0f01 	cmp.w	sl, #1
 8004a3c:	f47f af3e 	bne.w	80048bc <_scanf_float+0x68>
 8004a40:	f04f 0a02 	mov.w	sl, #2
 8004a44:	e7d2      	b.n	80049ec <_scanf_float+0x198>
 8004a46:	b975      	cbnz	r5, 8004a66 <_scanf_float+0x212>
 8004a48:	2f00      	cmp	r7, #0
 8004a4a:	f47f af38 	bne.w	80048be <_scanf_float+0x6a>
 8004a4e:	6822      	ldr	r2, [r4, #0]
 8004a50:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004a54:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004a58:	f040 80ff 	bne.w	8004c5a <_scanf_float+0x406>
 8004a5c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004a60:	2501      	movs	r5, #1
 8004a62:	6022      	str	r2, [r4, #0]
 8004a64:	e7c2      	b.n	80049ec <_scanf_float+0x198>
 8004a66:	2d03      	cmp	r5, #3
 8004a68:	d0e3      	beq.n	8004a32 <_scanf_float+0x1de>
 8004a6a:	2d05      	cmp	r5, #5
 8004a6c:	e7df      	b.n	8004a2e <_scanf_float+0x1da>
 8004a6e:	2d02      	cmp	r5, #2
 8004a70:	f47f af24 	bne.w	80048bc <_scanf_float+0x68>
 8004a74:	2503      	movs	r5, #3
 8004a76:	e7b9      	b.n	80049ec <_scanf_float+0x198>
 8004a78:	2d06      	cmp	r5, #6
 8004a7a:	f47f af1f 	bne.w	80048bc <_scanf_float+0x68>
 8004a7e:	2507      	movs	r5, #7
 8004a80:	e7b4      	b.n	80049ec <_scanf_float+0x198>
 8004a82:	6822      	ldr	r2, [r4, #0]
 8004a84:	0591      	lsls	r1, r2, #22
 8004a86:	f57f af19 	bpl.w	80048bc <_scanf_float+0x68>
 8004a8a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004a8e:	6022      	str	r2, [r4, #0]
 8004a90:	9702      	str	r7, [sp, #8]
 8004a92:	e7ab      	b.n	80049ec <_scanf_float+0x198>
 8004a94:	6822      	ldr	r2, [r4, #0]
 8004a96:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004a9a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004a9e:	d005      	beq.n	8004aac <_scanf_float+0x258>
 8004aa0:	0550      	lsls	r0, r2, #21
 8004aa2:	f57f af0b 	bpl.w	80048bc <_scanf_float+0x68>
 8004aa6:	2f00      	cmp	r7, #0
 8004aa8:	f000 80d7 	beq.w	8004c5a <_scanf_float+0x406>
 8004aac:	0591      	lsls	r1, r2, #22
 8004aae:	bf58      	it	pl
 8004ab0:	9902      	ldrpl	r1, [sp, #8]
 8004ab2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004ab6:	bf58      	it	pl
 8004ab8:	1a79      	subpl	r1, r7, r1
 8004aba:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004abe:	f04f 0700 	mov.w	r7, #0
 8004ac2:	bf58      	it	pl
 8004ac4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004ac8:	6022      	str	r2, [r4, #0]
 8004aca:	e78f      	b.n	80049ec <_scanf_float+0x198>
 8004acc:	f04f 0a03 	mov.w	sl, #3
 8004ad0:	e78c      	b.n	80049ec <_scanf_float+0x198>
 8004ad2:	4649      	mov	r1, r9
 8004ad4:	4640      	mov	r0, r8
 8004ad6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004ada:	4798      	blx	r3
 8004adc:	2800      	cmp	r0, #0
 8004ade:	f43f aedf 	beq.w	80048a0 <_scanf_float+0x4c>
 8004ae2:	e6eb      	b.n	80048bc <_scanf_float+0x68>
 8004ae4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004ae8:	464a      	mov	r2, r9
 8004aea:	4640      	mov	r0, r8
 8004aec:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004af0:	4798      	blx	r3
 8004af2:	6923      	ldr	r3, [r4, #16]
 8004af4:	3b01      	subs	r3, #1
 8004af6:	6123      	str	r3, [r4, #16]
 8004af8:	e6eb      	b.n	80048d2 <_scanf_float+0x7e>
 8004afa:	1e6b      	subs	r3, r5, #1
 8004afc:	2b06      	cmp	r3, #6
 8004afe:	d824      	bhi.n	8004b4a <_scanf_float+0x2f6>
 8004b00:	2d02      	cmp	r5, #2
 8004b02:	d836      	bhi.n	8004b72 <_scanf_float+0x31e>
 8004b04:	9b01      	ldr	r3, [sp, #4]
 8004b06:	429e      	cmp	r6, r3
 8004b08:	f67f aee7 	bls.w	80048da <_scanf_float+0x86>
 8004b0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b10:	464a      	mov	r2, r9
 8004b12:	4640      	mov	r0, r8
 8004b14:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b18:	4798      	blx	r3
 8004b1a:	6923      	ldr	r3, [r4, #16]
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	6123      	str	r3, [r4, #16]
 8004b20:	e7f0      	b.n	8004b04 <_scanf_float+0x2b0>
 8004b22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b26:	464a      	mov	r2, r9
 8004b28:	4640      	mov	r0, r8
 8004b2a:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004b2e:	4798      	blx	r3
 8004b30:	6923      	ldr	r3, [r4, #16]
 8004b32:	3b01      	subs	r3, #1
 8004b34:	6123      	str	r3, [r4, #16]
 8004b36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b3a:	fa5f fa8a 	uxtb.w	sl, sl
 8004b3e:	f1ba 0f02 	cmp.w	sl, #2
 8004b42:	d1ee      	bne.n	8004b22 <_scanf_float+0x2ce>
 8004b44:	3d03      	subs	r5, #3
 8004b46:	b2ed      	uxtb	r5, r5
 8004b48:	1b76      	subs	r6, r6, r5
 8004b4a:	6823      	ldr	r3, [r4, #0]
 8004b4c:	05da      	lsls	r2, r3, #23
 8004b4e:	d530      	bpl.n	8004bb2 <_scanf_float+0x35e>
 8004b50:	055b      	lsls	r3, r3, #21
 8004b52:	d511      	bpl.n	8004b78 <_scanf_float+0x324>
 8004b54:	9b01      	ldr	r3, [sp, #4]
 8004b56:	429e      	cmp	r6, r3
 8004b58:	f67f aebf 	bls.w	80048da <_scanf_float+0x86>
 8004b5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b60:	464a      	mov	r2, r9
 8004b62:	4640      	mov	r0, r8
 8004b64:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b68:	4798      	blx	r3
 8004b6a:	6923      	ldr	r3, [r4, #16]
 8004b6c:	3b01      	subs	r3, #1
 8004b6e:	6123      	str	r3, [r4, #16]
 8004b70:	e7f0      	b.n	8004b54 <_scanf_float+0x300>
 8004b72:	46aa      	mov	sl, r5
 8004b74:	46b3      	mov	fp, r6
 8004b76:	e7de      	b.n	8004b36 <_scanf_float+0x2e2>
 8004b78:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004b7c:	6923      	ldr	r3, [r4, #16]
 8004b7e:	2965      	cmp	r1, #101	@ 0x65
 8004b80:	f103 33ff 	add.w	r3, r3, #4294967295
 8004b84:	f106 35ff 	add.w	r5, r6, #4294967295
 8004b88:	6123      	str	r3, [r4, #16]
 8004b8a:	d00c      	beq.n	8004ba6 <_scanf_float+0x352>
 8004b8c:	2945      	cmp	r1, #69	@ 0x45
 8004b8e:	d00a      	beq.n	8004ba6 <_scanf_float+0x352>
 8004b90:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004b94:	464a      	mov	r2, r9
 8004b96:	4640      	mov	r0, r8
 8004b98:	4798      	blx	r3
 8004b9a:	6923      	ldr	r3, [r4, #16]
 8004b9c:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	1eb5      	subs	r5, r6, #2
 8004ba4:	6123      	str	r3, [r4, #16]
 8004ba6:	464a      	mov	r2, r9
 8004ba8:	4640      	mov	r0, r8
 8004baa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bae:	4798      	blx	r3
 8004bb0:	462e      	mov	r6, r5
 8004bb2:	6822      	ldr	r2, [r4, #0]
 8004bb4:	f012 0210 	ands.w	r2, r2, #16
 8004bb8:	d001      	beq.n	8004bbe <_scanf_float+0x36a>
 8004bba:	2000      	movs	r0, #0
 8004bbc:	e68e      	b.n	80048dc <_scanf_float+0x88>
 8004bbe:	7032      	strb	r2, [r6, #0]
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004bc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bca:	d125      	bne.n	8004c18 <_scanf_float+0x3c4>
 8004bcc:	9b02      	ldr	r3, [sp, #8]
 8004bce:	429f      	cmp	r7, r3
 8004bd0:	d00a      	beq.n	8004be8 <_scanf_float+0x394>
 8004bd2:	1bda      	subs	r2, r3, r7
 8004bd4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004bd8:	429e      	cmp	r6, r3
 8004bda:	bf28      	it	cs
 8004bdc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004be0:	4630      	mov	r0, r6
 8004be2:	491f      	ldr	r1, [pc, #124]	@ (8004c60 <_scanf_float+0x40c>)
 8004be4:	f000 f902 	bl	8004dec <siprintf>
 8004be8:	2200      	movs	r2, #0
 8004bea:	4640      	mov	r0, r8
 8004bec:	9901      	ldr	r1, [sp, #4]
 8004bee:	f002 fc33 	bl	8007458 <_strtod_r>
 8004bf2:	9b03      	ldr	r3, [sp, #12]
 8004bf4:	6825      	ldr	r5, [r4, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f015 0f02 	tst.w	r5, #2
 8004bfc:	4606      	mov	r6, r0
 8004bfe:	460f      	mov	r7, r1
 8004c00:	f103 0204 	add.w	r2, r3, #4
 8004c04:	d015      	beq.n	8004c32 <_scanf_float+0x3de>
 8004c06:	9903      	ldr	r1, [sp, #12]
 8004c08:	600a      	str	r2, [r1, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	e9c3 6700 	strd	r6, r7, [r3]
 8004c10:	68e3      	ldr	r3, [r4, #12]
 8004c12:	3301      	adds	r3, #1
 8004c14:	60e3      	str	r3, [r4, #12]
 8004c16:	e7d0      	b.n	8004bba <_scanf_float+0x366>
 8004c18:	9b04      	ldr	r3, [sp, #16]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d0e4      	beq.n	8004be8 <_scanf_float+0x394>
 8004c1e:	9905      	ldr	r1, [sp, #20]
 8004c20:	230a      	movs	r3, #10
 8004c22:	4640      	mov	r0, r8
 8004c24:	3101      	adds	r1, #1
 8004c26:	f002 fc97 	bl	8007558 <_strtol_r>
 8004c2a:	9b04      	ldr	r3, [sp, #16]
 8004c2c:	9e05      	ldr	r6, [sp, #20]
 8004c2e:	1ac2      	subs	r2, r0, r3
 8004c30:	e7d0      	b.n	8004bd4 <_scanf_float+0x380>
 8004c32:	076d      	lsls	r5, r5, #29
 8004c34:	d4e7      	bmi.n	8004c06 <_scanf_float+0x3b2>
 8004c36:	9d03      	ldr	r5, [sp, #12]
 8004c38:	602a      	str	r2, [r5, #0]
 8004c3a:	681d      	ldr	r5, [r3, #0]
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	460b      	mov	r3, r1
 8004c40:	f7fb fee4 	bl	8000a0c <__aeabi_dcmpun>
 8004c44:	b120      	cbz	r0, 8004c50 <_scanf_float+0x3fc>
 8004c46:	4807      	ldr	r0, [pc, #28]	@ (8004c64 <_scanf_float+0x410>)
 8004c48:	f000 fa0e 	bl	8005068 <nanf>
 8004c4c:	6028      	str	r0, [r5, #0]
 8004c4e:	e7df      	b.n	8004c10 <_scanf_float+0x3bc>
 8004c50:	4630      	mov	r0, r6
 8004c52:	4639      	mov	r1, r7
 8004c54:	f7fb ff38 	bl	8000ac8 <__aeabi_d2f>
 8004c58:	e7f8      	b.n	8004c4c <_scanf_float+0x3f8>
 8004c5a:	2700      	movs	r7, #0
 8004c5c:	e633      	b.n	80048c6 <_scanf_float+0x72>
 8004c5e:	bf00      	nop
 8004c60:	08008e76 	.word	0x08008e76
 8004c64:	08008fb7 	.word	0x08008fb7

08004c68 <std>:
 8004c68:	2300      	movs	r3, #0
 8004c6a:	b510      	push	{r4, lr}
 8004c6c:	4604      	mov	r4, r0
 8004c6e:	e9c0 3300 	strd	r3, r3, [r0]
 8004c72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c76:	6083      	str	r3, [r0, #8]
 8004c78:	8181      	strh	r1, [r0, #12]
 8004c7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004c7c:	81c2      	strh	r2, [r0, #14]
 8004c7e:	6183      	str	r3, [r0, #24]
 8004c80:	4619      	mov	r1, r3
 8004c82:	2208      	movs	r2, #8
 8004c84:	305c      	adds	r0, #92	@ 0x5c
 8004c86:	f000 f953 	bl	8004f30 <memset>
 8004c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc0 <std+0x58>)
 8004c8c:	6224      	str	r4, [r4, #32]
 8004c8e:	6263      	str	r3, [r4, #36]	@ 0x24
 8004c90:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc4 <std+0x5c>)
 8004c92:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004c94:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc8 <std+0x60>)
 8004c96:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004c98:	4b0c      	ldr	r3, [pc, #48]	@ (8004ccc <std+0x64>)
 8004c9a:	6323      	str	r3, [r4, #48]	@ 0x30
 8004c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8004cd0 <std+0x68>)
 8004c9e:	429c      	cmp	r4, r3
 8004ca0:	d006      	beq.n	8004cb0 <std+0x48>
 8004ca2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004ca6:	4294      	cmp	r4, r2
 8004ca8:	d002      	beq.n	8004cb0 <std+0x48>
 8004caa:	33d0      	adds	r3, #208	@ 0xd0
 8004cac:	429c      	cmp	r4, r3
 8004cae:	d105      	bne.n	8004cbc <std+0x54>
 8004cb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cb8:	f000 b9b6 	b.w	8005028 <__retarget_lock_init_recursive>
 8004cbc:	bd10      	pop	{r4, pc}
 8004cbe:	bf00      	nop
 8004cc0:	08004e31 	.word	0x08004e31
 8004cc4:	08004e53 	.word	0x08004e53
 8004cc8:	08004e8b 	.word	0x08004e8b
 8004ccc:	08004eaf 	.word	0x08004eaf
 8004cd0:	200003d8 	.word	0x200003d8

08004cd4 <stdio_exit_handler>:
 8004cd4:	4a02      	ldr	r2, [pc, #8]	@ (8004ce0 <stdio_exit_handler+0xc>)
 8004cd6:	4903      	ldr	r1, [pc, #12]	@ (8004ce4 <stdio_exit_handler+0x10>)
 8004cd8:	4803      	ldr	r0, [pc, #12]	@ (8004ce8 <stdio_exit_handler+0x14>)
 8004cda:	f000 b869 	b.w	8004db0 <_fwalk_sglue>
 8004cde:	bf00      	nop
 8004ce0:	2000000c 	.word	0x2000000c
 8004ce4:	0800790d 	.word	0x0800790d
 8004ce8:	2000001c 	.word	0x2000001c

08004cec <cleanup_stdio>:
 8004cec:	6841      	ldr	r1, [r0, #4]
 8004cee:	4b0c      	ldr	r3, [pc, #48]	@ (8004d20 <cleanup_stdio+0x34>)
 8004cf0:	b510      	push	{r4, lr}
 8004cf2:	4299      	cmp	r1, r3
 8004cf4:	4604      	mov	r4, r0
 8004cf6:	d001      	beq.n	8004cfc <cleanup_stdio+0x10>
 8004cf8:	f002 fe08 	bl	800790c <_fflush_r>
 8004cfc:	68a1      	ldr	r1, [r4, #8]
 8004cfe:	4b09      	ldr	r3, [pc, #36]	@ (8004d24 <cleanup_stdio+0x38>)
 8004d00:	4299      	cmp	r1, r3
 8004d02:	d002      	beq.n	8004d0a <cleanup_stdio+0x1e>
 8004d04:	4620      	mov	r0, r4
 8004d06:	f002 fe01 	bl	800790c <_fflush_r>
 8004d0a:	68e1      	ldr	r1, [r4, #12]
 8004d0c:	4b06      	ldr	r3, [pc, #24]	@ (8004d28 <cleanup_stdio+0x3c>)
 8004d0e:	4299      	cmp	r1, r3
 8004d10:	d004      	beq.n	8004d1c <cleanup_stdio+0x30>
 8004d12:	4620      	mov	r0, r4
 8004d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d18:	f002 bdf8 	b.w	800790c <_fflush_r>
 8004d1c:	bd10      	pop	{r4, pc}
 8004d1e:	bf00      	nop
 8004d20:	200003d8 	.word	0x200003d8
 8004d24:	20000440 	.word	0x20000440
 8004d28:	200004a8 	.word	0x200004a8

08004d2c <global_stdio_init.part.0>:
 8004d2c:	b510      	push	{r4, lr}
 8004d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004d5c <global_stdio_init.part.0+0x30>)
 8004d30:	4c0b      	ldr	r4, [pc, #44]	@ (8004d60 <global_stdio_init.part.0+0x34>)
 8004d32:	4a0c      	ldr	r2, [pc, #48]	@ (8004d64 <global_stdio_init.part.0+0x38>)
 8004d34:	4620      	mov	r0, r4
 8004d36:	601a      	str	r2, [r3, #0]
 8004d38:	2104      	movs	r1, #4
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f7ff ff94 	bl	8004c68 <std>
 8004d40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004d44:	2201      	movs	r2, #1
 8004d46:	2109      	movs	r1, #9
 8004d48:	f7ff ff8e 	bl	8004c68 <std>
 8004d4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004d50:	2202      	movs	r2, #2
 8004d52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d56:	2112      	movs	r1, #18
 8004d58:	f7ff bf86 	b.w	8004c68 <std>
 8004d5c:	20000510 	.word	0x20000510
 8004d60:	200003d8 	.word	0x200003d8
 8004d64:	08004cd5 	.word	0x08004cd5

08004d68 <__sfp_lock_acquire>:
 8004d68:	4801      	ldr	r0, [pc, #4]	@ (8004d70 <__sfp_lock_acquire+0x8>)
 8004d6a:	f000 b95e 	b.w	800502a <__retarget_lock_acquire_recursive>
 8004d6e:	bf00      	nop
 8004d70:	20000519 	.word	0x20000519

08004d74 <__sfp_lock_release>:
 8004d74:	4801      	ldr	r0, [pc, #4]	@ (8004d7c <__sfp_lock_release+0x8>)
 8004d76:	f000 b959 	b.w	800502c <__retarget_lock_release_recursive>
 8004d7a:	bf00      	nop
 8004d7c:	20000519 	.word	0x20000519

08004d80 <__sinit>:
 8004d80:	b510      	push	{r4, lr}
 8004d82:	4604      	mov	r4, r0
 8004d84:	f7ff fff0 	bl	8004d68 <__sfp_lock_acquire>
 8004d88:	6a23      	ldr	r3, [r4, #32]
 8004d8a:	b11b      	cbz	r3, 8004d94 <__sinit+0x14>
 8004d8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d90:	f7ff bff0 	b.w	8004d74 <__sfp_lock_release>
 8004d94:	4b04      	ldr	r3, [pc, #16]	@ (8004da8 <__sinit+0x28>)
 8004d96:	6223      	str	r3, [r4, #32]
 8004d98:	4b04      	ldr	r3, [pc, #16]	@ (8004dac <__sinit+0x2c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1f5      	bne.n	8004d8c <__sinit+0xc>
 8004da0:	f7ff ffc4 	bl	8004d2c <global_stdio_init.part.0>
 8004da4:	e7f2      	b.n	8004d8c <__sinit+0xc>
 8004da6:	bf00      	nop
 8004da8:	08004ced 	.word	0x08004ced
 8004dac:	20000510 	.word	0x20000510

08004db0 <_fwalk_sglue>:
 8004db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004db4:	4607      	mov	r7, r0
 8004db6:	4688      	mov	r8, r1
 8004db8:	4614      	mov	r4, r2
 8004dba:	2600      	movs	r6, #0
 8004dbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004dc0:	f1b9 0901 	subs.w	r9, r9, #1
 8004dc4:	d505      	bpl.n	8004dd2 <_fwalk_sglue+0x22>
 8004dc6:	6824      	ldr	r4, [r4, #0]
 8004dc8:	2c00      	cmp	r4, #0
 8004dca:	d1f7      	bne.n	8004dbc <_fwalk_sglue+0xc>
 8004dcc:	4630      	mov	r0, r6
 8004dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004dd2:	89ab      	ldrh	r3, [r5, #12]
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d907      	bls.n	8004de8 <_fwalk_sglue+0x38>
 8004dd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ddc:	3301      	adds	r3, #1
 8004dde:	d003      	beq.n	8004de8 <_fwalk_sglue+0x38>
 8004de0:	4629      	mov	r1, r5
 8004de2:	4638      	mov	r0, r7
 8004de4:	47c0      	blx	r8
 8004de6:	4306      	orrs	r6, r0
 8004de8:	3568      	adds	r5, #104	@ 0x68
 8004dea:	e7e9      	b.n	8004dc0 <_fwalk_sglue+0x10>

08004dec <siprintf>:
 8004dec:	b40e      	push	{r1, r2, r3}
 8004dee:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004df2:	b510      	push	{r4, lr}
 8004df4:	2400      	movs	r4, #0
 8004df6:	b09d      	sub	sp, #116	@ 0x74
 8004df8:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004dfa:	9002      	str	r0, [sp, #8]
 8004dfc:	9006      	str	r0, [sp, #24]
 8004dfe:	9107      	str	r1, [sp, #28]
 8004e00:	9104      	str	r1, [sp, #16]
 8004e02:	4809      	ldr	r0, [pc, #36]	@ (8004e28 <siprintf+0x3c>)
 8004e04:	4909      	ldr	r1, [pc, #36]	@ (8004e2c <siprintf+0x40>)
 8004e06:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e0a:	9105      	str	r1, [sp, #20]
 8004e0c:	6800      	ldr	r0, [r0, #0]
 8004e0e:	a902      	add	r1, sp, #8
 8004e10:	9301      	str	r3, [sp, #4]
 8004e12:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004e14:	f002 fbfe 	bl	8007614 <_svfiprintf_r>
 8004e18:	9b02      	ldr	r3, [sp, #8]
 8004e1a:	701c      	strb	r4, [r3, #0]
 8004e1c:	b01d      	add	sp, #116	@ 0x74
 8004e1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e22:	b003      	add	sp, #12
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	20000018 	.word	0x20000018
 8004e2c:	ffff0208 	.word	0xffff0208

08004e30 <__sread>:
 8004e30:	b510      	push	{r4, lr}
 8004e32:	460c      	mov	r4, r1
 8004e34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e38:	f000 f8a8 	bl	8004f8c <_read_r>
 8004e3c:	2800      	cmp	r0, #0
 8004e3e:	bfab      	itete	ge
 8004e40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004e42:	89a3      	ldrhlt	r3, [r4, #12]
 8004e44:	181b      	addge	r3, r3, r0
 8004e46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004e4a:	bfac      	ite	ge
 8004e4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004e4e:	81a3      	strhlt	r3, [r4, #12]
 8004e50:	bd10      	pop	{r4, pc}

08004e52 <__swrite>:
 8004e52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e56:	461f      	mov	r7, r3
 8004e58:	898b      	ldrh	r3, [r1, #12]
 8004e5a:	4605      	mov	r5, r0
 8004e5c:	05db      	lsls	r3, r3, #23
 8004e5e:	460c      	mov	r4, r1
 8004e60:	4616      	mov	r6, r2
 8004e62:	d505      	bpl.n	8004e70 <__swrite+0x1e>
 8004e64:	2302      	movs	r3, #2
 8004e66:	2200      	movs	r2, #0
 8004e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e6c:	f000 f87c 	bl	8004f68 <_lseek_r>
 8004e70:	89a3      	ldrh	r3, [r4, #12]
 8004e72:	4632      	mov	r2, r6
 8004e74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e78:	81a3      	strh	r3, [r4, #12]
 8004e7a:	4628      	mov	r0, r5
 8004e7c:	463b      	mov	r3, r7
 8004e7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e86:	f000 b893 	b.w	8004fb0 <_write_r>

08004e8a <__sseek>:
 8004e8a:	b510      	push	{r4, lr}
 8004e8c:	460c      	mov	r4, r1
 8004e8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e92:	f000 f869 	bl	8004f68 <_lseek_r>
 8004e96:	1c43      	adds	r3, r0, #1
 8004e98:	89a3      	ldrh	r3, [r4, #12]
 8004e9a:	bf15      	itete	ne
 8004e9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004e9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004ea2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004ea6:	81a3      	strheq	r3, [r4, #12]
 8004ea8:	bf18      	it	ne
 8004eaa:	81a3      	strhne	r3, [r4, #12]
 8004eac:	bd10      	pop	{r4, pc}

08004eae <__sclose>:
 8004eae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eb2:	f000 b849 	b.w	8004f48 <_close_r>

08004eb6 <_vsniprintf_r>:
 8004eb6:	b530      	push	{r4, r5, lr}
 8004eb8:	4614      	mov	r4, r2
 8004eba:	2c00      	cmp	r4, #0
 8004ebc:	4605      	mov	r5, r0
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	b09b      	sub	sp, #108	@ 0x6c
 8004ec2:	da05      	bge.n	8004ed0 <_vsniprintf_r+0x1a>
 8004ec4:	238b      	movs	r3, #139	@ 0x8b
 8004ec6:	6003      	str	r3, [r0, #0]
 8004ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ecc:	b01b      	add	sp, #108	@ 0x6c
 8004ece:	bd30      	pop	{r4, r5, pc}
 8004ed0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004ed4:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004ed8:	f04f 0300 	mov.w	r3, #0
 8004edc:	9319      	str	r3, [sp, #100]	@ 0x64
 8004ede:	bf0c      	ite	eq
 8004ee0:	4623      	moveq	r3, r4
 8004ee2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004ee6:	9302      	str	r3, [sp, #8]
 8004ee8:	9305      	str	r3, [sp, #20]
 8004eea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004eee:	9100      	str	r1, [sp, #0]
 8004ef0:	9104      	str	r1, [sp, #16]
 8004ef2:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004ef6:	4669      	mov	r1, sp
 8004ef8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8004efa:	f002 fb8b 	bl	8007614 <_svfiprintf_r>
 8004efe:	1c43      	adds	r3, r0, #1
 8004f00:	bfbc      	itt	lt
 8004f02:	238b      	movlt	r3, #139	@ 0x8b
 8004f04:	602b      	strlt	r3, [r5, #0]
 8004f06:	2c00      	cmp	r4, #0
 8004f08:	d0e0      	beq.n	8004ecc <_vsniprintf_r+0x16>
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	9b00      	ldr	r3, [sp, #0]
 8004f0e:	701a      	strb	r2, [r3, #0]
 8004f10:	e7dc      	b.n	8004ecc <_vsniprintf_r+0x16>
	...

08004f14 <vsniprintf>:
 8004f14:	b507      	push	{r0, r1, r2, lr}
 8004f16:	9300      	str	r3, [sp, #0]
 8004f18:	4613      	mov	r3, r2
 8004f1a:	460a      	mov	r2, r1
 8004f1c:	4601      	mov	r1, r0
 8004f1e:	4803      	ldr	r0, [pc, #12]	@ (8004f2c <vsniprintf+0x18>)
 8004f20:	6800      	ldr	r0, [r0, #0]
 8004f22:	f7ff ffc8 	bl	8004eb6 <_vsniprintf_r>
 8004f26:	b003      	add	sp, #12
 8004f28:	f85d fb04 	ldr.w	pc, [sp], #4
 8004f2c:	20000018 	.word	0x20000018

08004f30 <memset>:
 8004f30:	4603      	mov	r3, r0
 8004f32:	4402      	add	r2, r0
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d100      	bne.n	8004f3a <memset+0xa>
 8004f38:	4770      	bx	lr
 8004f3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f3e:	e7f9      	b.n	8004f34 <memset+0x4>

08004f40 <_localeconv_r>:
 8004f40:	4800      	ldr	r0, [pc, #0]	@ (8004f44 <_localeconv_r+0x4>)
 8004f42:	4770      	bx	lr
 8004f44:	20000158 	.word	0x20000158

08004f48 <_close_r>:
 8004f48:	b538      	push	{r3, r4, r5, lr}
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	4d05      	ldr	r5, [pc, #20]	@ (8004f64 <_close_r+0x1c>)
 8004f4e:	4604      	mov	r4, r0
 8004f50:	4608      	mov	r0, r1
 8004f52:	602b      	str	r3, [r5, #0]
 8004f54:	f7fc fe37 	bl	8001bc6 <_close>
 8004f58:	1c43      	adds	r3, r0, #1
 8004f5a:	d102      	bne.n	8004f62 <_close_r+0x1a>
 8004f5c:	682b      	ldr	r3, [r5, #0]
 8004f5e:	b103      	cbz	r3, 8004f62 <_close_r+0x1a>
 8004f60:	6023      	str	r3, [r4, #0]
 8004f62:	bd38      	pop	{r3, r4, r5, pc}
 8004f64:	20000514 	.word	0x20000514

08004f68 <_lseek_r>:
 8004f68:	b538      	push	{r3, r4, r5, lr}
 8004f6a:	4604      	mov	r4, r0
 8004f6c:	4608      	mov	r0, r1
 8004f6e:	4611      	mov	r1, r2
 8004f70:	2200      	movs	r2, #0
 8004f72:	4d05      	ldr	r5, [pc, #20]	@ (8004f88 <_lseek_r+0x20>)
 8004f74:	602a      	str	r2, [r5, #0]
 8004f76:	461a      	mov	r2, r3
 8004f78:	f7fc fe49 	bl	8001c0e <_lseek>
 8004f7c:	1c43      	adds	r3, r0, #1
 8004f7e:	d102      	bne.n	8004f86 <_lseek_r+0x1e>
 8004f80:	682b      	ldr	r3, [r5, #0]
 8004f82:	b103      	cbz	r3, 8004f86 <_lseek_r+0x1e>
 8004f84:	6023      	str	r3, [r4, #0]
 8004f86:	bd38      	pop	{r3, r4, r5, pc}
 8004f88:	20000514 	.word	0x20000514

08004f8c <_read_r>:
 8004f8c:	b538      	push	{r3, r4, r5, lr}
 8004f8e:	4604      	mov	r4, r0
 8004f90:	4608      	mov	r0, r1
 8004f92:	4611      	mov	r1, r2
 8004f94:	2200      	movs	r2, #0
 8004f96:	4d05      	ldr	r5, [pc, #20]	@ (8004fac <_read_r+0x20>)
 8004f98:	602a      	str	r2, [r5, #0]
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	f7fc fdda 	bl	8001b54 <_read>
 8004fa0:	1c43      	adds	r3, r0, #1
 8004fa2:	d102      	bne.n	8004faa <_read_r+0x1e>
 8004fa4:	682b      	ldr	r3, [r5, #0]
 8004fa6:	b103      	cbz	r3, 8004faa <_read_r+0x1e>
 8004fa8:	6023      	str	r3, [r4, #0]
 8004faa:	bd38      	pop	{r3, r4, r5, pc}
 8004fac:	20000514 	.word	0x20000514

08004fb0 <_write_r>:
 8004fb0:	b538      	push	{r3, r4, r5, lr}
 8004fb2:	4604      	mov	r4, r0
 8004fb4:	4608      	mov	r0, r1
 8004fb6:	4611      	mov	r1, r2
 8004fb8:	2200      	movs	r2, #0
 8004fba:	4d05      	ldr	r5, [pc, #20]	@ (8004fd0 <_write_r+0x20>)
 8004fbc:	602a      	str	r2, [r5, #0]
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	f7fc fde5 	bl	8001b8e <_write>
 8004fc4:	1c43      	adds	r3, r0, #1
 8004fc6:	d102      	bne.n	8004fce <_write_r+0x1e>
 8004fc8:	682b      	ldr	r3, [r5, #0]
 8004fca:	b103      	cbz	r3, 8004fce <_write_r+0x1e>
 8004fcc:	6023      	str	r3, [r4, #0]
 8004fce:	bd38      	pop	{r3, r4, r5, pc}
 8004fd0:	20000514 	.word	0x20000514

08004fd4 <__errno>:
 8004fd4:	4b01      	ldr	r3, [pc, #4]	@ (8004fdc <__errno+0x8>)
 8004fd6:	6818      	ldr	r0, [r3, #0]
 8004fd8:	4770      	bx	lr
 8004fda:	bf00      	nop
 8004fdc:	20000018 	.word	0x20000018

08004fe0 <__libc_init_array>:
 8004fe0:	b570      	push	{r4, r5, r6, lr}
 8004fe2:	2600      	movs	r6, #0
 8004fe4:	4d0c      	ldr	r5, [pc, #48]	@ (8005018 <__libc_init_array+0x38>)
 8004fe6:	4c0d      	ldr	r4, [pc, #52]	@ (800501c <__libc_init_array+0x3c>)
 8004fe8:	1b64      	subs	r4, r4, r5
 8004fea:	10a4      	asrs	r4, r4, #2
 8004fec:	42a6      	cmp	r6, r4
 8004fee:	d109      	bne.n	8005004 <__libc_init_array+0x24>
 8004ff0:	f003 fb6a 	bl	80086c8 <_init>
 8004ff4:	2600      	movs	r6, #0
 8004ff6:	4d0a      	ldr	r5, [pc, #40]	@ (8005020 <__libc_init_array+0x40>)
 8004ff8:	4c0a      	ldr	r4, [pc, #40]	@ (8005024 <__libc_init_array+0x44>)
 8004ffa:	1b64      	subs	r4, r4, r5
 8004ffc:	10a4      	asrs	r4, r4, #2
 8004ffe:	42a6      	cmp	r6, r4
 8005000:	d105      	bne.n	800500e <__libc_init_array+0x2e>
 8005002:	bd70      	pop	{r4, r5, r6, pc}
 8005004:	f855 3b04 	ldr.w	r3, [r5], #4
 8005008:	4798      	blx	r3
 800500a:	3601      	adds	r6, #1
 800500c:	e7ee      	b.n	8004fec <__libc_init_array+0xc>
 800500e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005012:	4798      	blx	r3
 8005014:	3601      	adds	r6, #1
 8005016:	e7f2      	b.n	8004ffe <__libc_init_array+0x1e>
 8005018:	08009274 	.word	0x08009274
 800501c:	08009274 	.word	0x08009274
 8005020:	08009274 	.word	0x08009274
 8005024:	08009278 	.word	0x08009278

08005028 <__retarget_lock_init_recursive>:
 8005028:	4770      	bx	lr

0800502a <__retarget_lock_acquire_recursive>:
 800502a:	4770      	bx	lr

0800502c <__retarget_lock_release_recursive>:
 800502c:	4770      	bx	lr

0800502e <memchr>:
 800502e:	4603      	mov	r3, r0
 8005030:	b510      	push	{r4, lr}
 8005032:	b2c9      	uxtb	r1, r1
 8005034:	4402      	add	r2, r0
 8005036:	4293      	cmp	r3, r2
 8005038:	4618      	mov	r0, r3
 800503a:	d101      	bne.n	8005040 <memchr+0x12>
 800503c:	2000      	movs	r0, #0
 800503e:	e003      	b.n	8005048 <memchr+0x1a>
 8005040:	7804      	ldrb	r4, [r0, #0]
 8005042:	3301      	adds	r3, #1
 8005044:	428c      	cmp	r4, r1
 8005046:	d1f6      	bne.n	8005036 <memchr+0x8>
 8005048:	bd10      	pop	{r4, pc}

0800504a <memcpy>:
 800504a:	440a      	add	r2, r1
 800504c:	4291      	cmp	r1, r2
 800504e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005052:	d100      	bne.n	8005056 <memcpy+0xc>
 8005054:	4770      	bx	lr
 8005056:	b510      	push	{r4, lr}
 8005058:	f811 4b01 	ldrb.w	r4, [r1], #1
 800505c:	4291      	cmp	r1, r2
 800505e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005062:	d1f9      	bne.n	8005058 <memcpy+0xe>
 8005064:	bd10      	pop	{r4, pc}
	...

08005068 <nanf>:
 8005068:	4800      	ldr	r0, [pc, #0]	@ (800506c <nanf+0x4>)
 800506a:	4770      	bx	lr
 800506c:	7fc00000 	.word	0x7fc00000

08005070 <quorem>:
 8005070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005074:	6903      	ldr	r3, [r0, #16]
 8005076:	690c      	ldr	r4, [r1, #16]
 8005078:	4607      	mov	r7, r0
 800507a:	42a3      	cmp	r3, r4
 800507c:	db7e      	blt.n	800517c <quorem+0x10c>
 800507e:	3c01      	subs	r4, #1
 8005080:	00a3      	lsls	r3, r4, #2
 8005082:	f100 0514 	add.w	r5, r0, #20
 8005086:	f101 0814 	add.w	r8, r1, #20
 800508a:	9300      	str	r3, [sp, #0]
 800508c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005090:	9301      	str	r3, [sp, #4]
 8005092:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005096:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800509a:	3301      	adds	r3, #1
 800509c:	429a      	cmp	r2, r3
 800509e:	fbb2 f6f3 	udiv	r6, r2, r3
 80050a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80050a6:	d32e      	bcc.n	8005106 <quorem+0x96>
 80050a8:	f04f 0a00 	mov.w	sl, #0
 80050ac:	46c4      	mov	ip, r8
 80050ae:	46ae      	mov	lr, r5
 80050b0:	46d3      	mov	fp, sl
 80050b2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80050b6:	b298      	uxth	r0, r3
 80050b8:	fb06 a000 	mla	r0, r6, r0, sl
 80050bc:	0c1b      	lsrs	r3, r3, #16
 80050be:	0c02      	lsrs	r2, r0, #16
 80050c0:	fb06 2303 	mla	r3, r6, r3, r2
 80050c4:	f8de 2000 	ldr.w	r2, [lr]
 80050c8:	b280      	uxth	r0, r0
 80050ca:	b292      	uxth	r2, r2
 80050cc:	1a12      	subs	r2, r2, r0
 80050ce:	445a      	add	r2, fp
 80050d0:	f8de 0000 	ldr.w	r0, [lr]
 80050d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80050d8:	b29b      	uxth	r3, r3
 80050da:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80050de:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80050e2:	b292      	uxth	r2, r2
 80050e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80050e8:	45e1      	cmp	r9, ip
 80050ea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80050ee:	f84e 2b04 	str.w	r2, [lr], #4
 80050f2:	d2de      	bcs.n	80050b2 <quorem+0x42>
 80050f4:	9b00      	ldr	r3, [sp, #0]
 80050f6:	58eb      	ldr	r3, [r5, r3]
 80050f8:	b92b      	cbnz	r3, 8005106 <quorem+0x96>
 80050fa:	9b01      	ldr	r3, [sp, #4]
 80050fc:	3b04      	subs	r3, #4
 80050fe:	429d      	cmp	r5, r3
 8005100:	461a      	mov	r2, r3
 8005102:	d32f      	bcc.n	8005164 <quorem+0xf4>
 8005104:	613c      	str	r4, [r7, #16]
 8005106:	4638      	mov	r0, r7
 8005108:	f001 f9c8 	bl	800649c <__mcmp>
 800510c:	2800      	cmp	r0, #0
 800510e:	db25      	blt.n	800515c <quorem+0xec>
 8005110:	4629      	mov	r1, r5
 8005112:	2000      	movs	r0, #0
 8005114:	f858 2b04 	ldr.w	r2, [r8], #4
 8005118:	f8d1 c000 	ldr.w	ip, [r1]
 800511c:	fa1f fe82 	uxth.w	lr, r2
 8005120:	fa1f f38c 	uxth.w	r3, ip
 8005124:	eba3 030e 	sub.w	r3, r3, lr
 8005128:	4403      	add	r3, r0
 800512a:	0c12      	lsrs	r2, r2, #16
 800512c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005130:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005134:	b29b      	uxth	r3, r3
 8005136:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800513a:	45c1      	cmp	r9, r8
 800513c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005140:	f841 3b04 	str.w	r3, [r1], #4
 8005144:	d2e6      	bcs.n	8005114 <quorem+0xa4>
 8005146:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800514a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800514e:	b922      	cbnz	r2, 800515a <quorem+0xea>
 8005150:	3b04      	subs	r3, #4
 8005152:	429d      	cmp	r5, r3
 8005154:	461a      	mov	r2, r3
 8005156:	d30b      	bcc.n	8005170 <quorem+0x100>
 8005158:	613c      	str	r4, [r7, #16]
 800515a:	3601      	adds	r6, #1
 800515c:	4630      	mov	r0, r6
 800515e:	b003      	add	sp, #12
 8005160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005164:	6812      	ldr	r2, [r2, #0]
 8005166:	3b04      	subs	r3, #4
 8005168:	2a00      	cmp	r2, #0
 800516a:	d1cb      	bne.n	8005104 <quorem+0x94>
 800516c:	3c01      	subs	r4, #1
 800516e:	e7c6      	b.n	80050fe <quorem+0x8e>
 8005170:	6812      	ldr	r2, [r2, #0]
 8005172:	3b04      	subs	r3, #4
 8005174:	2a00      	cmp	r2, #0
 8005176:	d1ef      	bne.n	8005158 <quorem+0xe8>
 8005178:	3c01      	subs	r4, #1
 800517a:	e7ea      	b.n	8005152 <quorem+0xe2>
 800517c:	2000      	movs	r0, #0
 800517e:	e7ee      	b.n	800515e <quorem+0xee>

08005180 <_dtoa_r>:
 8005180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005184:	4614      	mov	r4, r2
 8005186:	461d      	mov	r5, r3
 8005188:	69c7      	ldr	r7, [r0, #28]
 800518a:	b097      	sub	sp, #92	@ 0x5c
 800518c:	4681      	mov	r9, r0
 800518e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005192:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005194:	b97f      	cbnz	r7, 80051b6 <_dtoa_r+0x36>
 8005196:	2010      	movs	r0, #16
 8005198:	f000 fe0e 	bl	8005db8 <malloc>
 800519c:	4602      	mov	r2, r0
 800519e:	f8c9 001c 	str.w	r0, [r9, #28]
 80051a2:	b920      	cbnz	r0, 80051ae <_dtoa_r+0x2e>
 80051a4:	21ef      	movs	r1, #239	@ 0xef
 80051a6:	4bac      	ldr	r3, [pc, #688]	@ (8005458 <_dtoa_r+0x2d8>)
 80051a8:	48ac      	ldr	r0, [pc, #688]	@ (800545c <_dtoa_r+0x2dc>)
 80051aa:	f002 fc19 	bl	80079e0 <__assert_func>
 80051ae:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80051b2:	6007      	str	r7, [r0, #0]
 80051b4:	60c7      	str	r7, [r0, #12]
 80051b6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80051ba:	6819      	ldr	r1, [r3, #0]
 80051bc:	b159      	cbz	r1, 80051d6 <_dtoa_r+0x56>
 80051be:	685a      	ldr	r2, [r3, #4]
 80051c0:	2301      	movs	r3, #1
 80051c2:	4093      	lsls	r3, r2
 80051c4:	604a      	str	r2, [r1, #4]
 80051c6:	608b      	str	r3, [r1, #8]
 80051c8:	4648      	mov	r0, r9
 80051ca:	f000 feeb 	bl	8005fa4 <_Bfree>
 80051ce:	2200      	movs	r2, #0
 80051d0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80051d4:	601a      	str	r2, [r3, #0]
 80051d6:	1e2b      	subs	r3, r5, #0
 80051d8:	bfaf      	iteee	ge
 80051da:	2300      	movge	r3, #0
 80051dc:	2201      	movlt	r2, #1
 80051de:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80051e2:	9307      	strlt	r3, [sp, #28]
 80051e4:	bfa8      	it	ge
 80051e6:	6033      	strge	r3, [r6, #0]
 80051e8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80051ec:	4b9c      	ldr	r3, [pc, #624]	@ (8005460 <_dtoa_r+0x2e0>)
 80051ee:	bfb8      	it	lt
 80051f0:	6032      	strlt	r2, [r6, #0]
 80051f2:	ea33 0308 	bics.w	r3, r3, r8
 80051f6:	d112      	bne.n	800521e <_dtoa_r+0x9e>
 80051f8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80051fc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80051fe:	6013      	str	r3, [r2, #0]
 8005200:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005204:	4323      	orrs	r3, r4
 8005206:	f000 855e 	beq.w	8005cc6 <_dtoa_r+0xb46>
 800520a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800520c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005464 <_dtoa_r+0x2e4>
 8005210:	2b00      	cmp	r3, #0
 8005212:	f000 8560 	beq.w	8005cd6 <_dtoa_r+0xb56>
 8005216:	f10a 0303 	add.w	r3, sl, #3
 800521a:	f000 bd5a 	b.w	8005cd2 <_dtoa_r+0xb52>
 800521e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005222:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005226:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800522a:	2200      	movs	r2, #0
 800522c:	2300      	movs	r3, #0
 800522e:	f7fb fbbb 	bl	80009a8 <__aeabi_dcmpeq>
 8005232:	4607      	mov	r7, r0
 8005234:	b158      	cbz	r0, 800524e <_dtoa_r+0xce>
 8005236:	2301      	movs	r3, #1
 8005238:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800523a:	6013      	str	r3, [r2, #0]
 800523c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800523e:	b113      	cbz	r3, 8005246 <_dtoa_r+0xc6>
 8005240:	4b89      	ldr	r3, [pc, #548]	@ (8005468 <_dtoa_r+0x2e8>)
 8005242:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005244:	6013      	str	r3, [r2, #0]
 8005246:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800546c <_dtoa_r+0x2ec>
 800524a:	f000 bd44 	b.w	8005cd6 <_dtoa_r+0xb56>
 800524e:	ab14      	add	r3, sp, #80	@ 0x50
 8005250:	9301      	str	r3, [sp, #4]
 8005252:	ab15      	add	r3, sp, #84	@ 0x54
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	4648      	mov	r0, r9
 8005258:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800525c:	f001 fa36 	bl	80066cc <__d2b>
 8005260:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005264:	9003      	str	r0, [sp, #12]
 8005266:	2e00      	cmp	r6, #0
 8005268:	d078      	beq.n	800535c <_dtoa_r+0x1dc>
 800526a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800526e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005270:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005278:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800527c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005280:	9712      	str	r7, [sp, #72]	@ 0x48
 8005282:	4619      	mov	r1, r3
 8005284:	2200      	movs	r2, #0
 8005286:	4b7a      	ldr	r3, [pc, #488]	@ (8005470 <_dtoa_r+0x2f0>)
 8005288:	f7fa ff6e 	bl	8000168 <__aeabi_dsub>
 800528c:	a36c      	add	r3, pc, #432	@ (adr r3, 8005440 <_dtoa_r+0x2c0>)
 800528e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005292:	f7fb f921 	bl	80004d8 <__aeabi_dmul>
 8005296:	a36c      	add	r3, pc, #432	@ (adr r3, 8005448 <_dtoa_r+0x2c8>)
 8005298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529c:	f7fa ff66 	bl	800016c <__adddf3>
 80052a0:	4604      	mov	r4, r0
 80052a2:	4630      	mov	r0, r6
 80052a4:	460d      	mov	r5, r1
 80052a6:	f7fb f8ad 	bl	8000404 <__aeabi_i2d>
 80052aa:	a369      	add	r3, pc, #420	@ (adr r3, 8005450 <_dtoa_r+0x2d0>)
 80052ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b0:	f7fb f912 	bl	80004d8 <__aeabi_dmul>
 80052b4:	4602      	mov	r2, r0
 80052b6:	460b      	mov	r3, r1
 80052b8:	4620      	mov	r0, r4
 80052ba:	4629      	mov	r1, r5
 80052bc:	f7fa ff56 	bl	800016c <__adddf3>
 80052c0:	4604      	mov	r4, r0
 80052c2:	460d      	mov	r5, r1
 80052c4:	f7fb fbb8 	bl	8000a38 <__aeabi_d2iz>
 80052c8:	2200      	movs	r2, #0
 80052ca:	4607      	mov	r7, r0
 80052cc:	2300      	movs	r3, #0
 80052ce:	4620      	mov	r0, r4
 80052d0:	4629      	mov	r1, r5
 80052d2:	f7fb fb73 	bl	80009bc <__aeabi_dcmplt>
 80052d6:	b140      	cbz	r0, 80052ea <_dtoa_r+0x16a>
 80052d8:	4638      	mov	r0, r7
 80052da:	f7fb f893 	bl	8000404 <__aeabi_i2d>
 80052de:	4622      	mov	r2, r4
 80052e0:	462b      	mov	r3, r5
 80052e2:	f7fb fb61 	bl	80009a8 <__aeabi_dcmpeq>
 80052e6:	b900      	cbnz	r0, 80052ea <_dtoa_r+0x16a>
 80052e8:	3f01      	subs	r7, #1
 80052ea:	2f16      	cmp	r7, #22
 80052ec:	d854      	bhi.n	8005398 <_dtoa_r+0x218>
 80052ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80052f2:	4b60      	ldr	r3, [pc, #384]	@ (8005474 <_dtoa_r+0x2f4>)
 80052f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80052f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052fc:	f7fb fb5e 	bl	80009bc <__aeabi_dcmplt>
 8005300:	2800      	cmp	r0, #0
 8005302:	d04b      	beq.n	800539c <_dtoa_r+0x21c>
 8005304:	2300      	movs	r3, #0
 8005306:	3f01      	subs	r7, #1
 8005308:	930f      	str	r3, [sp, #60]	@ 0x3c
 800530a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800530c:	1b9b      	subs	r3, r3, r6
 800530e:	1e5a      	subs	r2, r3, #1
 8005310:	bf49      	itett	mi
 8005312:	f1c3 0301 	rsbmi	r3, r3, #1
 8005316:	2300      	movpl	r3, #0
 8005318:	9304      	strmi	r3, [sp, #16]
 800531a:	2300      	movmi	r3, #0
 800531c:	9209      	str	r2, [sp, #36]	@ 0x24
 800531e:	bf54      	ite	pl
 8005320:	9304      	strpl	r3, [sp, #16]
 8005322:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005324:	2f00      	cmp	r7, #0
 8005326:	db3b      	blt.n	80053a0 <_dtoa_r+0x220>
 8005328:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800532a:	970e      	str	r7, [sp, #56]	@ 0x38
 800532c:	443b      	add	r3, r7
 800532e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005330:	2300      	movs	r3, #0
 8005332:	930a      	str	r3, [sp, #40]	@ 0x28
 8005334:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005336:	2b09      	cmp	r3, #9
 8005338:	d865      	bhi.n	8005406 <_dtoa_r+0x286>
 800533a:	2b05      	cmp	r3, #5
 800533c:	bfc4      	itt	gt
 800533e:	3b04      	subgt	r3, #4
 8005340:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005342:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005344:	bfc8      	it	gt
 8005346:	2400      	movgt	r4, #0
 8005348:	f1a3 0302 	sub.w	r3, r3, #2
 800534c:	bfd8      	it	le
 800534e:	2401      	movle	r4, #1
 8005350:	2b03      	cmp	r3, #3
 8005352:	d864      	bhi.n	800541e <_dtoa_r+0x29e>
 8005354:	e8df f003 	tbb	[pc, r3]
 8005358:	2c385553 	.word	0x2c385553
 800535c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005360:	441e      	add	r6, r3
 8005362:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005366:	2b20      	cmp	r3, #32
 8005368:	bfc1      	itttt	gt
 800536a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800536e:	fa08 f803 	lslgt.w	r8, r8, r3
 8005372:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005376:	fa24 f303 	lsrgt.w	r3, r4, r3
 800537a:	bfd6      	itet	le
 800537c:	f1c3 0320 	rsble	r3, r3, #32
 8005380:	ea48 0003 	orrgt.w	r0, r8, r3
 8005384:	fa04 f003 	lslle.w	r0, r4, r3
 8005388:	f7fb f82c 	bl	80003e4 <__aeabi_ui2d>
 800538c:	2201      	movs	r2, #1
 800538e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005392:	3e01      	subs	r6, #1
 8005394:	9212      	str	r2, [sp, #72]	@ 0x48
 8005396:	e774      	b.n	8005282 <_dtoa_r+0x102>
 8005398:	2301      	movs	r3, #1
 800539a:	e7b5      	b.n	8005308 <_dtoa_r+0x188>
 800539c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800539e:	e7b4      	b.n	800530a <_dtoa_r+0x18a>
 80053a0:	9b04      	ldr	r3, [sp, #16]
 80053a2:	1bdb      	subs	r3, r3, r7
 80053a4:	9304      	str	r3, [sp, #16]
 80053a6:	427b      	negs	r3, r7
 80053a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80053aa:	2300      	movs	r3, #0
 80053ac:	930e      	str	r3, [sp, #56]	@ 0x38
 80053ae:	e7c1      	b.n	8005334 <_dtoa_r+0x1b4>
 80053b0:	2301      	movs	r3, #1
 80053b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80053b6:	eb07 0b03 	add.w	fp, r7, r3
 80053ba:	f10b 0301 	add.w	r3, fp, #1
 80053be:	2b01      	cmp	r3, #1
 80053c0:	9308      	str	r3, [sp, #32]
 80053c2:	bfb8      	it	lt
 80053c4:	2301      	movlt	r3, #1
 80053c6:	e006      	b.n	80053d6 <_dtoa_r+0x256>
 80053c8:	2301      	movs	r3, #1
 80053ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	dd28      	ble.n	8005424 <_dtoa_r+0x2a4>
 80053d2:	469b      	mov	fp, r3
 80053d4:	9308      	str	r3, [sp, #32]
 80053d6:	2100      	movs	r1, #0
 80053d8:	2204      	movs	r2, #4
 80053da:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80053de:	f102 0514 	add.w	r5, r2, #20
 80053e2:	429d      	cmp	r5, r3
 80053e4:	d926      	bls.n	8005434 <_dtoa_r+0x2b4>
 80053e6:	6041      	str	r1, [r0, #4]
 80053e8:	4648      	mov	r0, r9
 80053ea:	f000 fd9b 	bl	8005f24 <_Balloc>
 80053ee:	4682      	mov	sl, r0
 80053f0:	2800      	cmp	r0, #0
 80053f2:	d143      	bne.n	800547c <_dtoa_r+0x2fc>
 80053f4:	4602      	mov	r2, r0
 80053f6:	f240 11af 	movw	r1, #431	@ 0x1af
 80053fa:	4b1f      	ldr	r3, [pc, #124]	@ (8005478 <_dtoa_r+0x2f8>)
 80053fc:	e6d4      	b.n	80051a8 <_dtoa_r+0x28>
 80053fe:	2300      	movs	r3, #0
 8005400:	e7e3      	b.n	80053ca <_dtoa_r+0x24a>
 8005402:	2300      	movs	r3, #0
 8005404:	e7d5      	b.n	80053b2 <_dtoa_r+0x232>
 8005406:	2401      	movs	r4, #1
 8005408:	2300      	movs	r3, #0
 800540a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800540c:	9320      	str	r3, [sp, #128]	@ 0x80
 800540e:	f04f 3bff 	mov.w	fp, #4294967295
 8005412:	2200      	movs	r2, #0
 8005414:	2312      	movs	r3, #18
 8005416:	f8cd b020 	str.w	fp, [sp, #32]
 800541a:	9221      	str	r2, [sp, #132]	@ 0x84
 800541c:	e7db      	b.n	80053d6 <_dtoa_r+0x256>
 800541e:	2301      	movs	r3, #1
 8005420:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005422:	e7f4      	b.n	800540e <_dtoa_r+0x28e>
 8005424:	f04f 0b01 	mov.w	fp, #1
 8005428:	465b      	mov	r3, fp
 800542a:	f8cd b020 	str.w	fp, [sp, #32]
 800542e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005432:	e7d0      	b.n	80053d6 <_dtoa_r+0x256>
 8005434:	3101      	adds	r1, #1
 8005436:	0052      	lsls	r2, r2, #1
 8005438:	e7d1      	b.n	80053de <_dtoa_r+0x25e>
 800543a:	bf00      	nop
 800543c:	f3af 8000 	nop.w
 8005440:	636f4361 	.word	0x636f4361
 8005444:	3fd287a7 	.word	0x3fd287a7
 8005448:	8b60c8b3 	.word	0x8b60c8b3
 800544c:	3fc68a28 	.word	0x3fc68a28
 8005450:	509f79fb 	.word	0x509f79fb
 8005454:	3fd34413 	.word	0x3fd34413
 8005458:	08008e88 	.word	0x08008e88
 800545c:	08008e9f 	.word	0x08008e9f
 8005460:	7ff00000 	.word	0x7ff00000
 8005464:	08008e84 	.word	0x08008e84
 8005468:	08008e53 	.word	0x08008e53
 800546c:	08008e52 	.word	0x08008e52
 8005470:	3ff80000 	.word	0x3ff80000
 8005474:	08009050 	.word	0x08009050
 8005478:	08008ef7 	.word	0x08008ef7
 800547c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005480:	6018      	str	r0, [r3, #0]
 8005482:	9b08      	ldr	r3, [sp, #32]
 8005484:	2b0e      	cmp	r3, #14
 8005486:	f200 80a1 	bhi.w	80055cc <_dtoa_r+0x44c>
 800548a:	2c00      	cmp	r4, #0
 800548c:	f000 809e 	beq.w	80055cc <_dtoa_r+0x44c>
 8005490:	2f00      	cmp	r7, #0
 8005492:	dd33      	ble.n	80054fc <_dtoa_r+0x37c>
 8005494:	4b9c      	ldr	r3, [pc, #624]	@ (8005708 <_dtoa_r+0x588>)
 8005496:	f007 020f 	and.w	r2, r7, #15
 800549a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800549e:	05f8      	lsls	r0, r7, #23
 80054a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80054a4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80054a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80054ac:	d516      	bpl.n	80054dc <_dtoa_r+0x35c>
 80054ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80054b2:	4b96      	ldr	r3, [pc, #600]	@ (800570c <_dtoa_r+0x58c>)
 80054b4:	2603      	movs	r6, #3
 80054b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80054ba:	f7fb f937 	bl	800072c <__aeabi_ddiv>
 80054be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80054c2:	f004 040f 	and.w	r4, r4, #15
 80054c6:	4d91      	ldr	r5, [pc, #580]	@ (800570c <_dtoa_r+0x58c>)
 80054c8:	b954      	cbnz	r4, 80054e0 <_dtoa_r+0x360>
 80054ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80054ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054d2:	f7fb f92b 	bl	800072c <__aeabi_ddiv>
 80054d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80054da:	e028      	b.n	800552e <_dtoa_r+0x3ae>
 80054dc:	2602      	movs	r6, #2
 80054de:	e7f2      	b.n	80054c6 <_dtoa_r+0x346>
 80054e0:	07e1      	lsls	r1, r4, #31
 80054e2:	d508      	bpl.n	80054f6 <_dtoa_r+0x376>
 80054e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80054e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80054ec:	f7fa fff4 	bl	80004d8 <__aeabi_dmul>
 80054f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80054f4:	3601      	adds	r6, #1
 80054f6:	1064      	asrs	r4, r4, #1
 80054f8:	3508      	adds	r5, #8
 80054fa:	e7e5      	b.n	80054c8 <_dtoa_r+0x348>
 80054fc:	f000 80af 	beq.w	800565e <_dtoa_r+0x4de>
 8005500:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005504:	427c      	negs	r4, r7
 8005506:	4b80      	ldr	r3, [pc, #512]	@ (8005708 <_dtoa_r+0x588>)
 8005508:	f004 020f 	and.w	r2, r4, #15
 800550c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005514:	f7fa ffe0 	bl	80004d8 <__aeabi_dmul>
 8005518:	2602      	movs	r6, #2
 800551a:	2300      	movs	r3, #0
 800551c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005520:	4d7a      	ldr	r5, [pc, #488]	@ (800570c <_dtoa_r+0x58c>)
 8005522:	1124      	asrs	r4, r4, #4
 8005524:	2c00      	cmp	r4, #0
 8005526:	f040 808f 	bne.w	8005648 <_dtoa_r+0x4c8>
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1d3      	bne.n	80054d6 <_dtoa_r+0x356>
 800552e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005532:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005534:	2b00      	cmp	r3, #0
 8005536:	f000 8094 	beq.w	8005662 <_dtoa_r+0x4e2>
 800553a:	2200      	movs	r2, #0
 800553c:	4620      	mov	r0, r4
 800553e:	4629      	mov	r1, r5
 8005540:	4b73      	ldr	r3, [pc, #460]	@ (8005710 <_dtoa_r+0x590>)
 8005542:	f7fb fa3b 	bl	80009bc <__aeabi_dcmplt>
 8005546:	2800      	cmp	r0, #0
 8005548:	f000 808b 	beq.w	8005662 <_dtoa_r+0x4e2>
 800554c:	9b08      	ldr	r3, [sp, #32]
 800554e:	2b00      	cmp	r3, #0
 8005550:	f000 8087 	beq.w	8005662 <_dtoa_r+0x4e2>
 8005554:	f1bb 0f00 	cmp.w	fp, #0
 8005558:	dd34      	ble.n	80055c4 <_dtoa_r+0x444>
 800555a:	4620      	mov	r0, r4
 800555c:	2200      	movs	r2, #0
 800555e:	4629      	mov	r1, r5
 8005560:	4b6c      	ldr	r3, [pc, #432]	@ (8005714 <_dtoa_r+0x594>)
 8005562:	f7fa ffb9 	bl	80004d8 <__aeabi_dmul>
 8005566:	465c      	mov	r4, fp
 8005568:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800556c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005570:	3601      	adds	r6, #1
 8005572:	4630      	mov	r0, r6
 8005574:	f7fa ff46 	bl	8000404 <__aeabi_i2d>
 8005578:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800557c:	f7fa ffac 	bl	80004d8 <__aeabi_dmul>
 8005580:	2200      	movs	r2, #0
 8005582:	4b65      	ldr	r3, [pc, #404]	@ (8005718 <_dtoa_r+0x598>)
 8005584:	f7fa fdf2 	bl	800016c <__adddf3>
 8005588:	4605      	mov	r5, r0
 800558a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800558e:	2c00      	cmp	r4, #0
 8005590:	d16a      	bne.n	8005668 <_dtoa_r+0x4e8>
 8005592:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005596:	2200      	movs	r2, #0
 8005598:	4b60      	ldr	r3, [pc, #384]	@ (800571c <_dtoa_r+0x59c>)
 800559a:	f7fa fde5 	bl	8000168 <__aeabi_dsub>
 800559e:	4602      	mov	r2, r0
 80055a0:	460b      	mov	r3, r1
 80055a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80055a6:	462a      	mov	r2, r5
 80055a8:	4633      	mov	r3, r6
 80055aa:	f7fb fa25 	bl	80009f8 <__aeabi_dcmpgt>
 80055ae:	2800      	cmp	r0, #0
 80055b0:	f040 8298 	bne.w	8005ae4 <_dtoa_r+0x964>
 80055b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055b8:	462a      	mov	r2, r5
 80055ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80055be:	f7fb f9fd 	bl	80009bc <__aeabi_dcmplt>
 80055c2:	bb38      	cbnz	r0, 8005614 <_dtoa_r+0x494>
 80055c4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80055c8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80055cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	f2c0 8157 	blt.w	8005882 <_dtoa_r+0x702>
 80055d4:	2f0e      	cmp	r7, #14
 80055d6:	f300 8154 	bgt.w	8005882 <_dtoa_r+0x702>
 80055da:	4b4b      	ldr	r3, [pc, #300]	@ (8005708 <_dtoa_r+0x588>)
 80055dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80055e0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80055e4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80055e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f280 80e5 	bge.w	80057ba <_dtoa_r+0x63a>
 80055f0:	9b08      	ldr	r3, [sp, #32]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f300 80e1 	bgt.w	80057ba <_dtoa_r+0x63a>
 80055f8:	d10c      	bne.n	8005614 <_dtoa_r+0x494>
 80055fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055fe:	2200      	movs	r2, #0
 8005600:	4b46      	ldr	r3, [pc, #280]	@ (800571c <_dtoa_r+0x59c>)
 8005602:	f7fa ff69 	bl	80004d8 <__aeabi_dmul>
 8005606:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800560a:	f7fb f9eb 	bl	80009e4 <__aeabi_dcmpge>
 800560e:	2800      	cmp	r0, #0
 8005610:	f000 8266 	beq.w	8005ae0 <_dtoa_r+0x960>
 8005614:	2400      	movs	r4, #0
 8005616:	4625      	mov	r5, r4
 8005618:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800561a:	4656      	mov	r6, sl
 800561c:	ea6f 0803 	mvn.w	r8, r3
 8005620:	2700      	movs	r7, #0
 8005622:	4621      	mov	r1, r4
 8005624:	4648      	mov	r0, r9
 8005626:	f000 fcbd 	bl	8005fa4 <_Bfree>
 800562a:	2d00      	cmp	r5, #0
 800562c:	f000 80bd 	beq.w	80057aa <_dtoa_r+0x62a>
 8005630:	b12f      	cbz	r7, 800563e <_dtoa_r+0x4be>
 8005632:	42af      	cmp	r7, r5
 8005634:	d003      	beq.n	800563e <_dtoa_r+0x4be>
 8005636:	4639      	mov	r1, r7
 8005638:	4648      	mov	r0, r9
 800563a:	f000 fcb3 	bl	8005fa4 <_Bfree>
 800563e:	4629      	mov	r1, r5
 8005640:	4648      	mov	r0, r9
 8005642:	f000 fcaf 	bl	8005fa4 <_Bfree>
 8005646:	e0b0      	b.n	80057aa <_dtoa_r+0x62a>
 8005648:	07e2      	lsls	r2, r4, #31
 800564a:	d505      	bpl.n	8005658 <_dtoa_r+0x4d8>
 800564c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005650:	f7fa ff42 	bl	80004d8 <__aeabi_dmul>
 8005654:	2301      	movs	r3, #1
 8005656:	3601      	adds	r6, #1
 8005658:	1064      	asrs	r4, r4, #1
 800565a:	3508      	adds	r5, #8
 800565c:	e762      	b.n	8005524 <_dtoa_r+0x3a4>
 800565e:	2602      	movs	r6, #2
 8005660:	e765      	b.n	800552e <_dtoa_r+0x3ae>
 8005662:	46b8      	mov	r8, r7
 8005664:	9c08      	ldr	r4, [sp, #32]
 8005666:	e784      	b.n	8005572 <_dtoa_r+0x3f2>
 8005668:	4b27      	ldr	r3, [pc, #156]	@ (8005708 <_dtoa_r+0x588>)
 800566a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800566c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005670:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005674:	4454      	add	r4, sl
 8005676:	2900      	cmp	r1, #0
 8005678:	d054      	beq.n	8005724 <_dtoa_r+0x5a4>
 800567a:	2000      	movs	r0, #0
 800567c:	4928      	ldr	r1, [pc, #160]	@ (8005720 <_dtoa_r+0x5a0>)
 800567e:	f7fb f855 	bl	800072c <__aeabi_ddiv>
 8005682:	4633      	mov	r3, r6
 8005684:	462a      	mov	r2, r5
 8005686:	f7fa fd6f 	bl	8000168 <__aeabi_dsub>
 800568a:	4656      	mov	r6, sl
 800568c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005690:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005694:	f7fb f9d0 	bl	8000a38 <__aeabi_d2iz>
 8005698:	4605      	mov	r5, r0
 800569a:	f7fa feb3 	bl	8000404 <__aeabi_i2d>
 800569e:	4602      	mov	r2, r0
 80056a0:	460b      	mov	r3, r1
 80056a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056a6:	f7fa fd5f 	bl	8000168 <__aeabi_dsub>
 80056aa:	4602      	mov	r2, r0
 80056ac:	460b      	mov	r3, r1
 80056ae:	3530      	adds	r5, #48	@ 0x30
 80056b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80056b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80056b8:	f806 5b01 	strb.w	r5, [r6], #1
 80056bc:	f7fb f97e 	bl	80009bc <__aeabi_dcmplt>
 80056c0:	2800      	cmp	r0, #0
 80056c2:	d172      	bne.n	80057aa <_dtoa_r+0x62a>
 80056c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80056c8:	2000      	movs	r0, #0
 80056ca:	4911      	ldr	r1, [pc, #68]	@ (8005710 <_dtoa_r+0x590>)
 80056cc:	f7fa fd4c 	bl	8000168 <__aeabi_dsub>
 80056d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80056d4:	f7fb f972 	bl	80009bc <__aeabi_dcmplt>
 80056d8:	2800      	cmp	r0, #0
 80056da:	f040 80b4 	bne.w	8005846 <_dtoa_r+0x6c6>
 80056de:	42a6      	cmp	r6, r4
 80056e0:	f43f af70 	beq.w	80055c4 <_dtoa_r+0x444>
 80056e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80056e8:	2200      	movs	r2, #0
 80056ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005714 <_dtoa_r+0x594>)
 80056ec:	f7fa fef4 	bl	80004d8 <__aeabi_dmul>
 80056f0:	2200      	movs	r2, #0
 80056f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80056f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056fa:	4b06      	ldr	r3, [pc, #24]	@ (8005714 <_dtoa_r+0x594>)
 80056fc:	f7fa feec 	bl	80004d8 <__aeabi_dmul>
 8005700:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005704:	e7c4      	b.n	8005690 <_dtoa_r+0x510>
 8005706:	bf00      	nop
 8005708:	08009050 	.word	0x08009050
 800570c:	08009028 	.word	0x08009028
 8005710:	3ff00000 	.word	0x3ff00000
 8005714:	40240000 	.word	0x40240000
 8005718:	401c0000 	.word	0x401c0000
 800571c:	40140000 	.word	0x40140000
 8005720:	3fe00000 	.word	0x3fe00000
 8005724:	4631      	mov	r1, r6
 8005726:	4628      	mov	r0, r5
 8005728:	f7fa fed6 	bl	80004d8 <__aeabi_dmul>
 800572c:	4656      	mov	r6, sl
 800572e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005732:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005734:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005738:	f7fb f97e 	bl	8000a38 <__aeabi_d2iz>
 800573c:	4605      	mov	r5, r0
 800573e:	f7fa fe61 	bl	8000404 <__aeabi_i2d>
 8005742:	4602      	mov	r2, r0
 8005744:	460b      	mov	r3, r1
 8005746:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800574a:	f7fa fd0d 	bl	8000168 <__aeabi_dsub>
 800574e:	4602      	mov	r2, r0
 8005750:	460b      	mov	r3, r1
 8005752:	3530      	adds	r5, #48	@ 0x30
 8005754:	f806 5b01 	strb.w	r5, [r6], #1
 8005758:	42a6      	cmp	r6, r4
 800575a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800575e:	f04f 0200 	mov.w	r2, #0
 8005762:	d124      	bne.n	80057ae <_dtoa_r+0x62e>
 8005764:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005768:	4bae      	ldr	r3, [pc, #696]	@ (8005a24 <_dtoa_r+0x8a4>)
 800576a:	f7fa fcff 	bl	800016c <__adddf3>
 800576e:	4602      	mov	r2, r0
 8005770:	460b      	mov	r3, r1
 8005772:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005776:	f7fb f93f 	bl	80009f8 <__aeabi_dcmpgt>
 800577a:	2800      	cmp	r0, #0
 800577c:	d163      	bne.n	8005846 <_dtoa_r+0x6c6>
 800577e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005782:	2000      	movs	r0, #0
 8005784:	49a7      	ldr	r1, [pc, #668]	@ (8005a24 <_dtoa_r+0x8a4>)
 8005786:	f7fa fcef 	bl	8000168 <__aeabi_dsub>
 800578a:	4602      	mov	r2, r0
 800578c:	460b      	mov	r3, r1
 800578e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005792:	f7fb f913 	bl	80009bc <__aeabi_dcmplt>
 8005796:	2800      	cmp	r0, #0
 8005798:	f43f af14 	beq.w	80055c4 <_dtoa_r+0x444>
 800579c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800579e:	1e73      	subs	r3, r6, #1
 80057a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80057a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80057a6:	2b30      	cmp	r3, #48	@ 0x30
 80057a8:	d0f8      	beq.n	800579c <_dtoa_r+0x61c>
 80057aa:	4647      	mov	r7, r8
 80057ac:	e03b      	b.n	8005826 <_dtoa_r+0x6a6>
 80057ae:	4b9e      	ldr	r3, [pc, #632]	@ (8005a28 <_dtoa_r+0x8a8>)
 80057b0:	f7fa fe92 	bl	80004d8 <__aeabi_dmul>
 80057b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80057b8:	e7bc      	b.n	8005734 <_dtoa_r+0x5b4>
 80057ba:	4656      	mov	r6, sl
 80057bc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80057c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057c4:	4620      	mov	r0, r4
 80057c6:	4629      	mov	r1, r5
 80057c8:	f7fa ffb0 	bl	800072c <__aeabi_ddiv>
 80057cc:	f7fb f934 	bl	8000a38 <__aeabi_d2iz>
 80057d0:	4680      	mov	r8, r0
 80057d2:	f7fa fe17 	bl	8000404 <__aeabi_i2d>
 80057d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057da:	f7fa fe7d 	bl	80004d8 <__aeabi_dmul>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	4620      	mov	r0, r4
 80057e4:	4629      	mov	r1, r5
 80057e6:	f7fa fcbf 	bl	8000168 <__aeabi_dsub>
 80057ea:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80057ee:	9d08      	ldr	r5, [sp, #32]
 80057f0:	f806 4b01 	strb.w	r4, [r6], #1
 80057f4:	eba6 040a 	sub.w	r4, r6, sl
 80057f8:	42a5      	cmp	r5, r4
 80057fa:	4602      	mov	r2, r0
 80057fc:	460b      	mov	r3, r1
 80057fe:	d133      	bne.n	8005868 <_dtoa_r+0x6e8>
 8005800:	f7fa fcb4 	bl	800016c <__adddf3>
 8005804:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005808:	4604      	mov	r4, r0
 800580a:	460d      	mov	r5, r1
 800580c:	f7fb f8f4 	bl	80009f8 <__aeabi_dcmpgt>
 8005810:	b9c0      	cbnz	r0, 8005844 <_dtoa_r+0x6c4>
 8005812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005816:	4620      	mov	r0, r4
 8005818:	4629      	mov	r1, r5
 800581a:	f7fb f8c5 	bl	80009a8 <__aeabi_dcmpeq>
 800581e:	b110      	cbz	r0, 8005826 <_dtoa_r+0x6a6>
 8005820:	f018 0f01 	tst.w	r8, #1
 8005824:	d10e      	bne.n	8005844 <_dtoa_r+0x6c4>
 8005826:	4648      	mov	r0, r9
 8005828:	9903      	ldr	r1, [sp, #12]
 800582a:	f000 fbbb 	bl	8005fa4 <_Bfree>
 800582e:	2300      	movs	r3, #0
 8005830:	7033      	strb	r3, [r6, #0]
 8005832:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005834:	3701      	adds	r7, #1
 8005836:	601f      	str	r7, [r3, #0]
 8005838:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800583a:	2b00      	cmp	r3, #0
 800583c:	f000 824b 	beq.w	8005cd6 <_dtoa_r+0xb56>
 8005840:	601e      	str	r6, [r3, #0]
 8005842:	e248      	b.n	8005cd6 <_dtoa_r+0xb56>
 8005844:	46b8      	mov	r8, r7
 8005846:	4633      	mov	r3, r6
 8005848:	461e      	mov	r6, r3
 800584a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800584e:	2a39      	cmp	r2, #57	@ 0x39
 8005850:	d106      	bne.n	8005860 <_dtoa_r+0x6e0>
 8005852:	459a      	cmp	sl, r3
 8005854:	d1f8      	bne.n	8005848 <_dtoa_r+0x6c8>
 8005856:	2230      	movs	r2, #48	@ 0x30
 8005858:	f108 0801 	add.w	r8, r8, #1
 800585c:	f88a 2000 	strb.w	r2, [sl]
 8005860:	781a      	ldrb	r2, [r3, #0]
 8005862:	3201      	adds	r2, #1
 8005864:	701a      	strb	r2, [r3, #0]
 8005866:	e7a0      	b.n	80057aa <_dtoa_r+0x62a>
 8005868:	2200      	movs	r2, #0
 800586a:	4b6f      	ldr	r3, [pc, #444]	@ (8005a28 <_dtoa_r+0x8a8>)
 800586c:	f7fa fe34 	bl	80004d8 <__aeabi_dmul>
 8005870:	2200      	movs	r2, #0
 8005872:	2300      	movs	r3, #0
 8005874:	4604      	mov	r4, r0
 8005876:	460d      	mov	r5, r1
 8005878:	f7fb f896 	bl	80009a8 <__aeabi_dcmpeq>
 800587c:	2800      	cmp	r0, #0
 800587e:	d09f      	beq.n	80057c0 <_dtoa_r+0x640>
 8005880:	e7d1      	b.n	8005826 <_dtoa_r+0x6a6>
 8005882:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005884:	2a00      	cmp	r2, #0
 8005886:	f000 80ea 	beq.w	8005a5e <_dtoa_r+0x8de>
 800588a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800588c:	2a01      	cmp	r2, #1
 800588e:	f300 80cd 	bgt.w	8005a2c <_dtoa_r+0x8ac>
 8005892:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005894:	2a00      	cmp	r2, #0
 8005896:	f000 80c1 	beq.w	8005a1c <_dtoa_r+0x89c>
 800589a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800589e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80058a0:	9e04      	ldr	r6, [sp, #16]
 80058a2:	9a04      	ldr	r2, [sp, #16]
 80058a4:	2101      	movs	r1, #1
 80058a6:	441a      	add	r2, r3
 80058a8:	9204      	str	r2, [sp, #16]
 80058aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058ac:	4648      	mov	r0, r9
 80058ae:	441a      	add	r2, r3
 80058b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80058b2:	f000 fc75 	bl	80061a0 <__i2b>
 80058b6:	4605      	mov	r5, r0
 80058b8:	b166      	cbz	r6, 80058d4 <_dtoa_r+0x754>
 80058ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058bc:	2b00      	cmp	r3, #0
 80058be:	dd09      	ble.n	80058d4 <_dtoa_r+0x754>
 80058c0:	42b3      	cmp	r3, r6
 80058c2:	bfa8      	it	ge
 80058c4:	4633      	movge	r3, r6
 80058c6:	9a04      	ldr	r2, [sp, #16]
 80058c8:	1af6      	subs	r6, r6, r3
 80058ca:	1ad2      	subs	r2, r2, r3
 80058cc:	9204      	str	r2, [sp, #16]
 80058ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80058d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058d6:	b30b      	cbz	r3, 800591c <_dtoa_r+0x79c>
 80058d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f000 80c6 	beq.w	8005a6c <_dtoa_r+0x8ec>
 80058e0:	2c00      	cmp	r4, #0
 80058e2:	f000 80c0 	beq.w	8005a66 <_dtoa_r+0x8e6>
 80058e6:	4629      	mov	r1, r5
 80058e8:	4622      	mov	r2, r4
 80058ea:	4648      	mov	r0, r9
 80058ec:	f000 fd10 	bl	8006310 <__pow5mult>
 80058f0:	9a03      	ldr	r2, [sp, #12]
 80058f2:	4601      	mov	r1, r0
 80058f4:	4605      	mov	r5, r0
 80058f6:	4648      	mov	r0, r9
 80058f8:	f000 fc68 	bl	80061cc <__multiply>
 80058fc:	9903      	ldr	r1, [sp, #12]
 80058fe:	4680      	mov	r8, r0
 8005900:	4648      	mov	r0, r9
 8005902:	f000 fb4f 	bl	8005fa4 <_Bfree>
 8005906:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005908:	1b1b      	subs	r3, r3, r4
 800590a:	930a      	str	r3, [sp, #40]	@ 0x28
 800590c:	f000 80b1 	beq.w	8005a72 <_dtoa_r+0x8f2>
 8005910:	4641      	mov	r1, r8
 8005912:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005914:	4648      	mov	r0, r9
 8005916:	f000 fcfb 	bl	8006310 <__pow5mult>
 800591a:	9003      	str	r0, [sp, #12]
 800591c:	2101      	movs	r1, #1
 800591e:	4648      	mov	r0, r9
 8005920:	f000 fc3e 	bl	80061a0 <__i2b>
 8005924:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005926:	4604      	mov	r4, r0
 8005928:	2b00      	cmp	r3, #0
 800592a:	f000 81d8 	beq.w	8005cde <_dtoa_r+0xb5e>
 800592e:	461a      	mov	r2, r3
 8005930:	4601      	mov	r1, r0
 8005932:	4648      	mov	r0, r9
 8005934:	f000 fcec 	bl	8006310 <__pow5mult>
 8005938:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800593a:	4604      	mov	r4, r0
 800593c:	2b01      	cmp	r3, #1
 800593e:	f300 809f 	bgt.w	8005a80 <_dtoa_r+0x900>
 8005942:	9b06      	ldr	r3, [sp, #24]
 8005944:	2b00      	cmp	r3, #0
 8005946:	f040 8097 	bne.w	8005a78 <_dtoa_r+0x8f8>
 800594a:	9b07      	ldr	r3, [sp, #28]
 800594c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005950:	2b00      	cmp	r3, #0
 8005952:	f040 8093 	bne.w	8005a7c <_dtoa_r+0x8fc>
 8005956:	9b07      	ldr	r3, [sp, #28]
 8005958:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800595c:	0d1b      	lsrs	r3, r3, #20
 800595e:	051b      	lsls	r3, r3, #20
 8005960:	b133      	cbz	r3, 8005970 <_dtoa_r+0x7f0>
 8005962:	9b04      	ldr	r3, [sp, #16]
 8005964:	3301      	adds	r3, #1
 8005966:	9304      	str	r3, [sp, #16]
 8005968:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800596a:	3301      	adds	r3, #1
 800596c:	9309      	str	r3, [sp, #36]	@ 0x24
 800596e:	2301      	movs	r3, #1
 8005970:	930a      	str	r3, [sp, #40]	@ 0x28
 8005972:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005974:	2b00      	cmp	r3, #0
 8005976:	f000 81b8 	beq.w	8005cea <_dtoa_r+0xb6a>
 800597a:	6923      	ldr	r3, [r4, #16]
 800597c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005980:	6918      	ldr	r0, [r3, #16]
 8005982:	f000 fbc1 	bl	8006108 <__hi0bits>
 8005986:	f1c0 0020 	rsb	r0, r0, #32
 800598a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800598c:	4418      	add	r0, r3
 800598e:	f010 001f 	ands.w	r0, r0, #31
 8005992:	f000 8082 	beq.w	8005a9a <_dtoa_r+0x91a>
 8005996:	f1c0 0320 	rsb	r3, r0, #32
 800599a:	2b04      	cmp	r3, #4
 800599c:	dd73      	ble.n	8005a86 <_dtoa_r+0x906>
 800599e:	9b04      	ldr	r3, [sp, #16]
 80059a0:	f1c0 001c 	rsb	r0, r0, #28
 80059a4:	4403      	add	r3, r0
 80059a6:	9304      	str	r3, [sp, #16]
 80059a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059aa:	4406      	add	r6, r0
 80059ac:	4403      	add	r3, r0
 80059ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80059b0:	9b04      	ldr	r3, [sp, #16]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	dd05      	ble.n	80059c2 <_dtoa_r+0x842>
 80059b6:	461a      	mov	r2, r3
 80059b8:	4648      	mov	r0, r9
 80059ba:	9903      	ldr	r1, [sp, #12]
 80059bc:	f000 fd02 	bl	80063c4 <__lshift>
 80059c0:	9003      	str	r0, [sp, #12]
 80059c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	dd05      	ble.n	80059d4 <_dtoa_r+0x854>
 80059c8:	4621      	mov	r1, r4
 80059ca:	461a      	mov	r2, r3
 80059cc:	4648      	mov	r0, r9
 80059ce:	f000 fcf9 	bl	80063c4 <__lshift>
 80059d2:	4604      	mov	r4, r0
 80059d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d061      	beq.n	8005a9e <_dtoa_r+0x91e>
 80059da:	4621      	mov	r1, r4
 80059dc:	9803      	ldr	r0, [sp, #12]
 80059de:	f000 fd5d 	bl	800649c <__mcmp>
 80059e2:	2800      	cmp	r0, #0
 80059e4:	da5b      	bge.n	8005a9e <_dtoa_r+0x91e>
 80059e6:	2300      	movs	r3, #0
 80059e8:	220a      	movs	r2, #10
 80059ea:	4648      	mov	r0, r9
 80059ec:	9903      	ldr	r1, [sp, #12]
 80059ee:	f000 fafb 	bl	8005fe8 <__multadd>
 80059f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059f4:	f107 38ff 	add.w	r8, r7, #4294967295
 80059f8:	9003      	str	r0, [sp, #12]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	f000 8177 	beq.w	8005cee <_dtoa_r+0xb6e>
 8005a00:	4629      	mov	r1, r5
 8005a02:	2300      	movs	r3, #0
 8005a04:	220a      	movs	r2, #10
 8005a06:	4648      	mov	r0, r9
 8005a08:	f000 faee 	bl	8005fe8 <__multadd>
 8005a0c:	f1bb 0f00 	cmp.w	fp, #0
 8005a10:	4605      	mov	r5, r0
 8005a12:	dc6f      	bgt.n	8005af4 <_dtoa_r+0x974>
 8005a14:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	dc49      	bgt.n	8005aae <_dtoa_r+0x92e>
 8005a1a:	e06b      	b.n	8005af4 <_dtoa_r+0x974>
 8005a1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005a1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005a22:	e73c      	b.n	800589e <_dtoa_r+0x71e>
 8005a24:	3fe00000 	.word	0x3fe00000
 8005a28:	40240000 	.word	0x40240000
 8005a2c:	9b08      	ldr	r3, [sp, #32]
 8005a2e:	1e5c      	subs	r4, r3, #1
 8005a30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a32:	42a3      	cmp	r3, r4
 8005a34:	db09      	blt.n	8005a4a <_dtoa_r+0x8ca>
 8005a36:	1b1c      	subs	r4, r3, r4
 8005a38:	9b08      	ldr	r3, [sp, #32]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f6bf af30 	bge.w	80058a0 <_dtoa_r+0x720>
 8005a40:	9b04      	ldr	r3, [sp, #16]
 8005a42:	9a08      	ldr	r2, [sp, #32]
 8005a44:	1a9e      	subs	r6, r3, r2
 8005a46:	2300      	movs	r3, #0
 8005a48:	e72b      	b.n	80058a2 <_dtoa_r+0x722>
 8005a4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a4e:	1ae3      	subs	r3, r4, r3
 8005a50:	441a      	add	r2, r3
 8005a52:	940a      	str	r4, [sp, #40]	@ 0x28
 8005a54:	9e04      	ldr	r6, [sp, #16]
 8005a56:	2400      	movs	r4, #0
 8005a58:	9b08      	ldr	r3, [sp, #32]
 8005a5a:	920e      	str	r2, [sp, #56]	@ 0x38
 8005a5c:	e721      	b.n	80058a2 <_dtoa_r+0x722>
 8005a5e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005a60:	9e04      	ldr	r6, [sp, #16]
 8005a62:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005a64:	e728      	b.n	80058b8 <_dtoa_r+0x738>
 8005a66:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005a6a:	e751      	b.n	8005910 <_dtoa_r+0x790>
 8005a6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005a6e:	9903      	ldr	r1, [sp, #12]
 8005a70:	e750      	b.n	8005914 <_dtoa_r+0x794>
 8005a72:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a76:	e751      	b.n	800591c <_dtoa_r+0x79c>
 8005a78:	2300      	movs	r3, #0
 8005a7a:	e779      	b.n	8005970 <_dtoa_r+0x7f0>
 8005a7c:	9b06      	ldr	r3, [sp, #24]
 8005a7e:	e777      	b.n	8005970 <_dtoa_r+0x7f0>
 8005a80:	2300      	movs	r3, #0
 8005a82:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a84:	e779      	b.n	800597a <_dtoa_r+0x7fa>
 8005a86:	d093      	beq.n	80059b0 <_dtoa_r+0x830>
 8005a88:	9a04      	ldr	r2, [sp, #16]
 8005a8a:	331c      	adds	r3, #28
 8005a8c:	441a      	add	r2, r3
 8005a8e:	9204      	str	r2, [sp, #16]
 8005a90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a92:	441e      	add	r6, r3
 8005a94:	441a      	add	r2, r3
 8005a96:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a98:	e78a      	b.n	80059b0 <_dtoa_r+0x830>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	e7f4      	b.n	8005a88 <_dtoa_r+0x908>
 8005a9e:	9b08      	ldr	r3, [sp, #32]
 8005aa0:	46b8      	mov	r8, r7
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	dc20      	bgt.n	8005ae8 <_dtoa_r+0x968>
 8005aa6:	469b      	mov	fp, r3
 8005aa8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005aaa:	2b02      	cmp	r3, #2
 8005aac:	dd1e      	ble.n	8005aec <_dtoa_r+0x96c>
 8005aae:	f1bb 0f00 	cmp.w	fp, #0
 8005ab2:	f47f adb1 	bne.w	8005618 <_dtoa_r+0x498>
 8005ab6:	4621      	mov	r1, r4
 8005ab8:	465b      	mov	r3, fp
 8005aba:	2205      	movs	r2, #5
 8005abc:	4648      	mov	r0, r9
 8005abe:	f000 fa93 	bl	8005fe8 <__multadd>
 8005ac2:	4601      	mov	r1, r0
 8005ac4:	4604      	mov	r4, r0
 8005ac6:	9803      	ldr	r0, [sp, #12]
 8005ac8:	f000 fce8 	bl	800649c <__mcmp>
 8005acc:	2800      	cmp	r0, #0
 8005ace:	f77f ada3 	ble.w	8005618 <_dtoa_r+0x498>
 8005ad2:	4656      	mov	r6, sl
 8005ad4:	2331      	movs	r3, #49	@ 0x31
 8005ad6:	f108 0801 	add.w	r8, r8, #1
 8005ada:	f806 3b01 	strb.w	r3, [r6], #1
 8005ade:	e59f      	b.n	8005620 <_dtoa_r+0x4a0>
 8005ae0:	46b8      	mov	r8, r7
 8005ae2:	9c08      	ldr	r4, [sp, #32]
 8005ae4:	4625      	mov	r5, r4
 8005ae6:	e7f4      	b.n	8005ad2 <_dtoa_r+0x952>
 8005ae8:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005aec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	f000 8101 	beq.w	8005cf6 <_dtoa_r+0xb76>
 8005af4:	2e00      	cmp	r6, #0
 8005af6:	dd05      	ble.n	8005b04 <_dtoa_r+0x984>
 8005af8:	4629      	mov	r1, r5
 8005afa:	4632      	mov	r2, r6
 8005afc:	4648      	mov	r0, r9
 8005afe:	f000 fc61 	bl	80063c4 <__lshift>
 8005b02:	4605      	mov	r5, r0
 8005b04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d05c      	beq.n	8005bc4 <_dtoa_r+0xa44>
 8005b0a:	4648      	mov	r0, r9
 8005b0c:	6869      	ldr	r1, [r5, #4]
 8005b0e:	f000 fa09 	bl	8005f24 <_Balloc>
 8005b12:	4606      	mov	r6, r0
 8005b14:	b928      	cbnz	r0, 8005b22 <_dtoa_r+0x9a2>
 8005b16:	4602      	mov	r2, r0
 8005b18:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005b1c:	4b80      	ldr	r3, [pc, #512]	@ (8005d20 <_dtoa_r+0xba0>)
 8005b1e:	f7ff bb43 	b.w	80051a8 <_dtoa_r+0x28>
 8005b22:	692a      	ldr	r2, [r5, #16]
 8005b24:	f105 010c 	add.w	r1, r5, #12
 8005b28:	3202      	adds	r2, #2
 8005b2a:	0092      	lsls	r2, r2, #2
 8005b2c:	300c      	adds	r0, #12
 8005b2e:	f7ff fa8c 	bl	800504a <memcpy>
 8005b32:	2201      	movs	r2, #1
 8005b34:	4631      	mov	r1, r6
 8005b36:	4648      	mov	r0, r9
 8005b38:	f000 fc44 	bl	80063c4 <__lshift>
 8005b3c:	462f      	mov	r7, r5
 8005b3e:	4605      	mov	r5, r0
 8005b40:	f10a 0301 	add.w	r3, sl, #1
 8005b44:	9304      	str	r3, [sp, #16]
 8005b46:	eb0a 030b 	add.w	r3, sl, fp
 8005b4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b4c:	9b06      	ldr	r3, [sp, #24]
 8005b4e:	f003 0301 	and.w	r3, r3, #1
 8005b52:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b54:	9b04      	ldr	r3, [sp, #16]
 8005b56:	4621      	mov	r1, r4
 8005b58:	9803      	ldr	r0, [sp, #12]
 8005b5a:	f103 3bff 	add.w	fp, r3, #4294967295
 8005b5e:	f7ff fa87 	bl	8005070 <quorem>
 8005b62:	4603      	mov	r3, r0
 8005b64:	4639      	mov	r1, r7
 8005b66:	3330      	adds	r3, #48	@ 0x30
 8005b68:	9006      	str	r0, [sp, #24]
 8005b6a:	9803      	ldr	r0, [sp, #12]
 8005b6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b6e:	f000 fc95 	bl	800649c <__mcmp>
 8005b72:	462a      	mov	r2, r5
 8005b74:	9008      	str	r0, [sp, #32]
 8005b76:	4621      	mov	r1, r4
 8005b78:	4648      	mov	r0, r9
 8005b7a:	f000 fcab 	bl	80064d4 <__mdiff>
 8005b7e:	68c2      	ldr	r2, [r0, #12]
 8005b80:	4606      	mov	r6, r0
 8005b82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b84:	bb02      	cbnz	r2, 8005bc8 <_dtoa_r+0xa48>
 8005b86:	4601      	mov	r1, r0
 8005b88:	9803      	ldr	r0, [sp, #12]
 8005b8a:	f000 fc87 	bl	800649c <__mcmp>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b92:	4631      	mov	r1, r6
 8005b94:	4648      	mov	r0, r9
 8005b96:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005b9a:	f000 fa03 	bl	8005fa4 <_Bfree>
 8005b9e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ba0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ba2:	9e04      	ldr	r6, [sp, #16]
 8005ba4:	ea42 0103 	orr.w	r1, r2, r3
 8005ba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005baa:	4319      	orrs	r1, r3
 8005bac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bae:	d10d      	bne.n	8005bcc <_dtoa_r+0xa4c>
 8005bb0:	2b39      	cmp	r3, #57	@ 0x39
 8005bb2:	d027      	beq.n	8005c04 <_dtoa_r+0xa84>
 8005bb4:	9a08      	ldr	r2, [sp, #32]
 8005bb6:	2a00      	cmp	r2, #0
 8005bb8:	dd01      	ble.n	8005bbe <_dtoa_r+0xa3e>
 8005bba:	9b06      	ldr	r3, [sp, #24]
 8005bbc:	3331      	adds	r3, #49	@ 0x31
 8005bbe:	f88b 3000 	strb.w	r3, [fp]
 8005bc2:	e52e      	b.n	8005622 <_dtoa_r+0x4a2>
 8005bc4:	4628      	mov	r0, r5
 8005bc6:	e7b9      	b.n	8005b3c <_dtoa_r+0x9bc>
 8005bc8:	2201      	movs	r2, #1
 8005bca:	e7e2      	b.n	8005b92 <_dtoa_r+0xa12>
 8005bcc:	9908      	ldr	r1, [sp, #32]
 8005bce:	2900      	cmp	r1, #0
 8005bd0:	db04      	blt.n	8005bdc <_dtoa_r+0xa5c>
 8005bd2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8005bd4:	4301      	orrs	r1, r0
 8005bd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005bd8:	4301      	orrs	r1, r0
 8005bda:	d120      	bne.n	8005c1e <_dtoa_r+0xa9e>
 8005bdc:	2a00      	cmp	r2, #0
 8005bde:	ddee      	ble.n	8005bbe <_dtoa_r+0xa3e>
 8005be0:	2201      	movs	r2, #1
 8005be2:	9903      	ldr	r1, [sp, #12]
 8005be4:	4648      	mov	r0, r9
 8005be6:	9304      	str	r3, [sp, #16]
 8005be8:	f000 fbec 	bl	80063c4 <__lshift>
 8005bec:	4621      	mov	r1, r4
 8005bee:	9003      	str	r0, [sp, #12]
 8005bf0:	f000 fc54 	bl	800649c <__mcmp>
 8005bf4:	2800      	cmp	r0, #0
 8005bf6:	9b04      	ldr	r3, [sp, #16]
 8005bf8:	dc02      	bgt.n	8005c00 <_dtoa_r+0xa80>
 8005bfa:	d1e0      	bne.n	8005bbe <_dtoa_r+0xa3e>
 8005bfc:	07da      	lsls	r2, r3, #31
 8005bfe:	d5de      	bpl.n	8005bbe <_dtoa_r+0xa3e>
 8005c00:	2b39      	cmp	r3, #57	@ 0x39
 8005c02:	d1da      	bne.n	8005bba <_dtoa_r+0xa3a>
 8005c04:	2339      	movs	r3, #57	@ 0x39
 8005c06:	f88b 3000 	strb.w	r3, [fp]
 8005c0a:	4633      	mov	r3, r6
 8005c0c:	461e      	mov	r6, r3
 8005c0e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005c12:	3b01      	subs	r3, #1
 8005c14:	2a39      	cmp	r2, #57	@ 0x39
 8005c16:	d04e      	beq.n	8005cb6 <_dtoa_r+0xb36>
 8005c18:	3201      	adds	r2, #1
 8005c1a:	701a      	strb	r2, [r3, #0]
 8005c1c:	e501      	b.n	8005622 <_dtoa_r+0x4a2>
 8005c1e:	2a00      	cmp	r2, #0
 8005c20:	dd03      	ble.n	8005c2a <_dtoa_r+0xaaa>
 8005c22:	2b39      	cmp	r3, #57	@ 0x39
 8005c24:	d0ee      	beq.n	8005c04 <_dtoa_r+0xa84>
 8005c26:	3301      	adds	r3, #1
 8005c28:	e7c9      	b.n	8005bbe <_dtoa_r+0xa3e>
 8005c2a:	9a04      	ldr	r2, [sp, #16]
 8005c2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005c32:	428a      	cmp	r2, r1
 8005c34:	d028      	beq.n	8005c88 <_dtoa_r+0xb08>
 8005c36:	2300      	movs	r3, #0
 8005c38:	220a      	movs	r2, #10
 8005c3a:	9903      	ldr	r1, [sp, #12]
 8005c3c:	4648      	mov	r0, r9
 8005c3e:	f000 f9d3 	bl	8005fe8 <__multadd>
 8005c42:	42af      	cmp	r7, r5
 8005c44:	9003      	str	r0, [sp, #12]
 8005c46:	f04f 0300 	mov.w	r3, #0
 8005c4a:	f04f 020a 	mov.w	r2, #10
 8005c4e:	4639      	mov	r1, r7
 8005c50:	4648      	mov	r0, r9
 8005c52:	d107      	bne.n	8005c64 <_dtoa_r+0xae4>
 8005c54:	f000 f9c8 	bl	8005fe8 <__multadd>
 8005c58:	4607      	mov	r7, r0
 8005c5a:	4605      	mov	r5, r0
 8005c5c:	9b04      	ldr	r3, [sp, #16]
 8005c5e:	3301      	adds	r3, #1
 8005c60:	9304      	str	r3, [sp, #16]
 8005c62:	e777      	b.n	8005b54 <_dtoa_r+0x9d4>
 8005c64:	f000 f9c0 	bl	8005fe8 <__multadd>
 8005c68:	4629      	mov	r1, r5
 8005c6a:	4607      	mov	r7, r0
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	220a      	movs	r2, #10
 8005c70:	4648      	mov	r0, r9
 8005c72:	f000 f9b9 	bl	8005fe8 <__multadd>
 8005c76:	4605      	mov	r5, r0
 8005c78:	e7f0      	b.n	8005c5c <_dtoa_r+0xadc>
 8005c7a:	f1bb 0f00 	cmp.w	fp, #0
 8005c7e:	bfcc      	ite	gt
 8005c80:	465e      	movgt	r6, fp
 8005c82:	2601      	movle	r6, #1
 8005c84:	2700      	movs	r7, #0
 8005c86:	4456      	add	r6, sl
 8005c88:	2201      	movs	r2, #1
 8005c8a:	9903      	ldr	r1, [sp, #12]
 8005c8c:	4648      	mov	r0, r9
 8005c8e:	9304      	str	r3, [sp, #16]
 8005c90:	f000 fb98 	bl	80063c4 <__lshift>
 8005c94:	4621      	mov	r1, r4
 8005c96:	9003      	str	r0, [sp, #12]
 8005c98:	f000 fc00 	bl	800649c <__mcmp>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	dcb4      	bgt.n	8005c0a <_dtoa_r+0xa8a>
 8005ca0:	d102      	bne.n	8005ca8 <_dtoa_r+0xb28>
 8005ca2:	9b04      	ldr	r3, [sp, #16]
 8005ca4:	07db      	lsls	r3, r3, #31
 8005ca6:	d4b0      	bmi.n	8005c0a <_dtoa_r+0xa8a>
 8005ca8:	4633      	mov	r3, r6
 8005caa:	461e      	mov	r6, r3
 8005cac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cb0:	2a30      	cmp	r2, #48	@ 0x30
 8005cb2:	d0fa      	beq.n	8005caa <_dtoa_r+0xb2a>
 8005cb4:	e4b5      	b.n	8005622 <_dtoa_r+0x4a2>
 8005cb6:	459a      	cmp	sl, r3
 8005cb8:	d1a8      	bne.n	8005c0c <_dtoa_r+0xa8c>
 8005cba:	2331      	movs	r3, #49	@ 0x31
 8005cbc:	f108 0801 	add.w	r8, r8, #1
 8005cc0:	f88a 3000 	strb.w	r3, [sl]
 8005cc4:	e4ad      	b.n	8005622 <_dtoa_r+0x4a2>
 8005cc6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005cc8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005d24 <_dtoa_r+0xba4>
 8005ccc:	b11b      	cbz	r3, 8005cd6 <_dtoa_r+0xb56>
 8005cce:	f10a 0308 	add.w	r3, sl, #8
 8005cd2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005cd4:	6013      	str	r3, [r2, #0]
 8005cd6:	4650      	mov	r0, sl
 8005cd8:	b017      	add	sp, #92	@ 0x5c
 8005cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cde:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	f77f ae2e 	ble.w	8005942 <_dtoa_r+0x7c2>
 8005ce6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ce8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cea:	2001      	movs	r0, #1
 8005cec:	e64d      	b.n	800598a <_dtoa_r+0x80a>
 8005cee:	f1bb 0f00 	cmp.w	fp, #0
 8005cf2:	f77f aed9 	ble.w	8005aa8 <_dtoa_r+0x928>
 8005cf6:	4656      	mov	r6, sl
 8005cf8:	4621      	mov	r1, r4
 8005cfa:	9803      	ldr	r0, [sp, #12]
 8005cfc:	f7ff f9b8 	bl	8005070 <quorem>
 8005d00:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005d04:	f806 3b01 	strb.w	r3, [r6], #1
 8005d08:	eba6 020a 	sub.w	r2, r6, sl
 8005d0c:	4593      	cmp	fp, r2
 8005d0e:	ddb4      	ble.n	8005c7a <_dtoa_r+0xafa>
 8005d10:	2300      	movs	r3, #0
 8005d12:	220a      	movs	r2, #10
 8005d14:	4648      	mov	r0, r9
 8005d16:	9903      	ldr	r1, [sp, #12]
 8005d18:	f000 f966 	bl	8005fe8 <__multadd>
 8005d1c:	9003      	str	r0, [sp, #12]
 8005d1e:	e7eb      	b.n	8005cf8 <_dtoa_r+0xb78>
 8005d20:	08008ef7 	.word	0x08008ef7
 8005d24:	08008e7b 	.word	0x08008e7b

08005d28 <_free_r>:
 8005d28:	b538      	push	{r3, r4, r5, lr}
 8005d2a:	4605      	mov	r5, r0
 8005d2c:	2900      	cmp	r1, #0
 8005d2e:	d040      	beq.n	8005db2 <_free_r+0x8a>
 8005d30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d34:	1f0c      	subs	r4, r1, #4
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	bfb8      	it	lt
 8005d3a:	18e4      	addlt	r4, r4, r3
 8005d3c:	f000 f8e6 	bl	8005f0c <__malloc_lock>
 8005d40:	4a1c      	ldr	r2, [pc, #112]	@ (8005db4 <_free_r+0x8c>)
 8005d42:	6813      	ldr	r3, [r2, #0]
 8005d44:	b933      	cbnz	r3, 8005d54 <_free_r+0x2c>
 8005d46:	6063      	str	r3, [r4, #4]
 8005d48:	6014      	str	r4, [r2, #0]
 8005d4a:	4628      	mov	r0, r5
 8005d4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d50:	f000 b8e2 	b.w	8005f18 <__malloc_unlock>
 8005d54:	42a3      	cmp	r3, r4
 8005d56:	d908      	bls.n	8005d6a <_free_r+0x42>
 8005d58:	6820      	ldr	r0, [r4, #0]
 8005d5a:	1821      	adds	r1, r4, r0
 8005d5c:	428b      	cmp	r3, r1
 8005d5e:	bf01      	itttt	eq
 8005d60:	6819      	ldreq	r1, [r3, #0]
 8005d62:	685b      	ldreq	r3, [r3, #4]
 8005d64:	1809      	addeq	r1, r1, r0
 8005d66:	6021      	streq	r1, [r4, #0]
 8005d68:	e7ed      	b.n	8005d46 <_free_r+0x1e>
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	b10b      	cbz	r3, 8005d74 <_free_r+0x4c>
 8005d70:	42a3      	cmp	r3, r4
 8005d72:	d9fa      	bls.n	8005d6a <_free_r+0x42>
 8005d74:	6811      	ldr	r1, [r2, #0]
 8005d76:	1850      	adds	r0, r2, r1
 8005d78:	42a0      	cmp	r0, r4
 8005d7a:	d10b      	bne.n	8005d94 <_free_r+0x6c>
 8005d7c:	6820      	ldr	r0, [r4, #0]
 8005d7e:	4401      	add	r1, r0
 8005d80:	1850      	adds	r0, r2, r1
 8005d82:	4283      	cmp	r3, r0
 8005d84:	6011      	str	r1, [r2, #0]
 8005d86:	d1e0      	bne.n	8005d4a <_free_r+0x22>
 8005d88:	6818      	ldr	r0, [r3, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	4408      	add	r0, r1
 8005d8e:	6010      	str	r0, [r2, #0]
 8005d90:	6053      	str	r3, [r2, #4]
 8005d92:	e7da      	b.n	8005d4a <_free_r+0x22>
 8005d94:	d902      	bls.n	8005d9c <_free_r+0x74>
 8005d96:	230c      	movs	r3, #12
 8005d98:	602b      	str	r3, [r5, #0]
 8005d9a:	e7d6      	b.n	8005d4a <_free_r+0x22>
 8005d9c:	6820      	ldr	r0, [r4, #0]
 8005d9e:	1821      	adds	r1, r4, r0
 8005da0:	428b      	cmp	r3, r1
 8005da2:	bf01      	itttt	eq
 8005da4:	6819      	ldreq	r1, [r3, #0]
 8005da6:	685b      	ldreq	r3, [r3, #4]
 8005da8:	1809      	addeq	r1, r1, r0
 8005daa:	6021      	streq	r1, [r4, #0]
 8005dac:	6063      	str	r3, [r4, #4]
 8005dae:	6054      	str	r4, [r2, #4]
 8005db0:	e7cb      	b.n	8005d4a <_free_r+0x22>
 8005db2:	bd38      	pop	{r3, r4, r5, pc}
 8005db4:	20000520 	.word	0x20000520

08005db8 <malloc>:
 8005db8:	4b02      	ldr	r3, [pc, #8]	@ (8005dc4 <malloc+0xc>)
 8005dba:	4601      	mov	r1, r0
 8005dbc:	6818      	ldr	r0, [r3, #0]
 8005dbe:	f000 b825 	b.w	8005e0c <_malloc_r>
 8005dc2:	bf00      	nop
 8005dc4:	20000018 	.word	0x20000018

08005dc8 <sbrk_aligned>:
 8005dc8:	b570      	push	{r4, r5, r6, lr}
 8005dca:	4e0f      	ldr	r6, [pc, #60]	@ (8005e08 <sbrk_aligned+0x40>)
 8005dcc:	460c      	mov	r4, r1
 8005dce:	6831      	ldr	r1, [r6, #0]
 8005dd0:	4605      	mov	r5, r0
 8005dd2:	b911      	cbnz	r1, 8005dda <sbrk_aligned+0x12>
 8005dd4:	f001 fdee 	bl	80079b4 <_sbrk_r>
 8005dd8:	6030      	str	r0, [r6, #0]
 8005dda:	4621      	mov	r1, r4
 8005ddc:	4628      	mov	r0, r5
 8005dde:	f001 fde9 	bl	80079b4 <_sbrk_r>
 8005de2:	1c43      	adds	r3, r0, #1
 8005de4:	d103      	bne.n	8005dee <sbrk_aligned+0x26>
 8005de6:	f04f 34ff 	mov.w	r4, #4294967295
 8005dea:	4620      	mov	r0, r4
 8005dec:	bd70      	pop	{r4, r5, r6, pc}
 8005dee:	1cc4      	adds	r4, r0, #3
 8005df0:	f024 0403 	bic.w	r4, r4, #3
 8005df4:	42a0      	cmp	r0, r4
 8005df6:	d0f8      	beq.n	8005dea <sbrk_aligned+0x22>
 8005df8:	1a21      	subs	r1, r4, r0
 8005dfa:	4628      	mov	r0, r5
 8005dfc:	f001 fdda 	bl	80079b4 <_sbrk_r>
 8005e00:	3001      	adds	r0, #1
 8005e02:	d1f2      	bne.n	8005dea <sbrk_aligned+0x22>
 8005e04:	e7ef      	b.n	8005de6 <sbrk_aligned+0x1e>
 8005e06:	bf00      	nop
 8005e08:	2000051c 	.word	0x2000051c

08005e0c <_malloc_r>:
 8005e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e10:	1ccd      	adds	r5, r1, #3
 8005e12:	f025 0503 	bic.w	r5, r5, #3
 8005e16:	3508      	adds	r5, #8
 8005e18:	2d0c      	cmp	r5, #12
 8005e1a:	bf38      	it	cc
 8005e1c:	250c      	movcc	r5, #12
 8005e1e:	2d00      	cmp	r5, #0
 8005e20:	4606      	mov	r6, r0
 8005e22:	db01      	blt.n	8005e28 <_malloc_r+0x1c>
 8005e24:	42a9      	cmp	r1, r5
 8005e26:	d904      	bls.n	8005e32 <_malloc_r+0x26>
 8005e28:	230c      	movs	r3, #12
 8005e2a:	6033      	str	r3, [r6, #0]
 8005e2c:	2000      	movs	r0, #0
 8005e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f08 <_malloc_r+0xfc>
 8005e36:	f000 f869 	bl	8005f0c <__malloc_lock>
 8005e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8005e3e:	461c      	mov	r4, r3
 8005e40:	bb44      	cbnz	r4, 8005e94 <_malloc_r+0x88>
 8005e42:	4629      	mov	r1, r5
 8005e44:	4630      	mov	r0, r6
 8005e46:	f7ff ffbf 	bl	8005dc8 <sbrk_aligned>
 8005e4a:	1c43      	adds	r3, r0, #1
 8005e4c:	4604      	mov	r4, r0
 8005e4e:	d158      	bne.n	8005f02 <_malloc_r+0xf6>
 8005e50:	f8d8 4000 	ldr.w	r4, [r8]
 8005e54:	4627      	mov	r7, r4
 8005e56:	2f00      	cmp	r7, #0
 8005e58:	d143      	bne.n	8005ee2 <_malloc_r+0xd6>
 8005e5a:	2c00      	cmp	r4, #0
 8005e5c:	d04b      	beq.n	8005ef6 <_malloc_r+0xea>
 8005e5e:	6823      	ldr	r3, [r4, #0]
 8005e60:	4639      	mov	r1, r7
 8005e62:	4630      	mov	r0, r6
 8005e64:	eb04 0903 	add.w	r9, r4, r3
 8005e68:	f001 fda4 	bl	80079b4 <_sbrk_r>
 8005e6c:	4581      	cmp	r9, r0
 8005e6e:	d142      	bne.n	8005ef6 <_malloc_r+0xea>
 8005e70:	6821      	ldr	r1, [r4, #0]
 8005e72:	4630      	mov	r0, r6
 8005e74:	1a6d      	subs	r5, r5, r1
 8005e76:	4629      	mov	r1, r5
 8005e78:	f7ff ffa6 	bl	8005dc8 <sbrk_aligned>
 8005e7c:	3001      	adds	r0, #1
 8005e7e:	d03a      	beq.n	8005ef6 <_malloc_r+0xea>
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	442b      	add	r3, r5
 8005e84:	6023      	str	r3, [r4, #0]
 8005e86:	f8d8 3000 	ldr.w	r3, [r8]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	bb62      	cbnz	r2, 8005ee8 <_malloc_r+0xdc>
 8005e8e:	f8c8 7000 	str.w	r7, [r8]
 8005e92:	e00f      	b.n	8005eb4 <_malloc_r+0xa8>
 8005e94:	6822      	ldr	r2, [r4, #0]
 8005e96:	1b52      	subs	r2, r2, r5
 8005e98:	d420      	bmi.n	8005edc <_malloc_r+0xd0>
 8005e9a:	2a0b      	cmp	r2, #11
 8005e9c:	d917      	bls.n	8005ece <_malloc_r+0xc2>
 8005e9e:	1961      	adds	r1, r4, r5
 8005ea0:	42a3      	cmp	r3, r4
 8005ea2:	6025      	str	r5, [r4, #0]
 8005ea4:	bf18      	it	ne
 8005ea6:	6059      	strne	r1, [r3, #4]
 8005ea8:	6863      	ldr	r3, [r4, #4]
 8005eaa:	bf08      	it	eq
 8005eac:	f8c8 1000 	streq.w	r1, [r8]
 8005eb0:	5162      	str	r2, [r4, r5]
 8005eb2:	604b      	str	r3, [r1, #4]
 8005eb4:	4630      	mov	r0, r6
 8005eb6:	f000 f82f 	bl	8005f18 <__malloc_unlock>
 8005eba:	f104 000b 	add.w	r0, r4, #11
 8005ebe:	1d23      	adds	r3, r4, #4
 8005ec0:	f020 0007 	bic.w	r0, r0, #7
 8005ec4:	1ac2      	subs	r2, r0, r3
 8005ec6:	bf1c      	itt	ne
 8005ec8:	1a1b      	subne	r3, r3, r0
 8005eca:	50a3      	strne	r3, [r4, r2]
 8005ecc:	e7af      	b.n	8005e2e <_malloc_r+0x22>
 8005ece:	6862      	ldr	r2, [r4, #4]
 8005ed0:	42a3      	cmp	r3, r4
 8005ed2:	bf0c      	ite	eq
 8005ed4:	f8c8 2000 	streq.w	r2, [r8]
 8005ed8:	605a      	strne	r2, [r3, #4]
 8005eda:	e7eb      	b.n	8005eb4 <_malloc_r+0xa8>
 8005edc:	4623      	mov	r3, r4
 8005ede:	6864      	ldr	r4, [r4, #4]
 8005ee0:	e7ae      	b.n	8005e40 <_malloc_r+0x34>
 8005ee2:	463c      	mov	r4, r7
 8005ee4:	687f      	ldr	r7, [r7, #4]
 8005ee6:	e7b6      	b.n	8005e56 <_malloc_r+0x4a>
 8005ee8:	461a      	mov	r2, r3
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	42a3      	cmp	r3, r4
 8005eee:	d1fb      	bne.n	8005ee8 <_malloc_r+0xdc>
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	6053      	str	r3, [r2, #4]
 8005ef4:	e7de      	b.n	8005eb4 <_malloc_r+0xa8>
 8005ef6:	230c      	movs	r3, #12
 8005ef8:	4630      	mov	r0, r6
 8005efa:	6033      	str	r3, [r6, #0]
 8005efc:	f000 f80c 	bl	8005f18 <__malloc_unlock>
 8005f00:	e794      	b.n	8005e2c <_malloc_r+0x20>
 8005f02:	6005      	str	r5, [r0, #0]
 8005f04:	e7d6      	b.n	8005eb4 <_malloc_r+0xa8>
 8005f06:	bf00      	nop
 8005f08:	20000520 	.word	0x20000520

08005f0c <__malloc_lock>:
 8005f0c:	4801      	ldr	r0, [pc, #4]	@ (8005f14 <__malloc_lock+0x8>)
 8005f0e:	f7ff b88c 	b.w	800502a <__retarget_lock_acquire_recursive>
 8005f12:	bf00      	nop
 8005f14:	20000518 	.word	0x20000518

08005f18 <__malloc_unlock>:
 8005f18:	4801      	ldr	r0, [pc, #4]	@ (8005f20 <__malloc_unlock+0x8>)
 8005f1a:	f7ff b887 	b.w	800502c <__retarget_lock_release_recursive>
 8005f1e:	bf00      	nop
 8005f20:	20000518 	.word	0x20000518

08005f24 <_Balloc>:
 8005f24:	b570      	push	{r4, r5, r6, lr}
 8005f26:	69c6      	ldr	r6, [r0, #28]
 8005f28:	4604      	mov	r4, r0
 8005f2a:	460d      	mov	r5, r1
 8005f2c:	b976      	cbnz	r6, 8005f4c <_Balloc+0x28>
 8005f2e:	2010      	movs	r0, #16
 8005f30:	f7ff ff42 	bl	8005db8 <malloc>
 8005f34:	4602      	mov	r2, r0
 8005f36:	61e0      	str	r0, [r4, #28]
 8005f38:	b920      	cbnz	r0, 8005f44 <_Balloc+0x20>
 8005f3a:	216b      	movs	r1, #107	@ 0x6b
 8005f3c:	4b17      	ldr	r3, [pc, #92]	@ (8005f9c <_Balloc+0x78>)
 8005f3e:	4818      	ldr	r0, [pc, #96]	@ (8005fa0 <_Balloc+0x7c>)
 8005f40:	f001 fd4e 	bl	80079e0 <__assert_func>
 8005f44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f48:	6006      	str	r6, [r0, #0]
 8005f4a:	60c6      	str	r6, [r0, #12]
 8005f4c:	69e6      	ldr	r6, [r4, #28]
 8005f4e:	68f3      	ldr	r3, [r6, #12]
 8005f50:	b183      	cbz	r3, 8005f74 <_Balloc+0x50>
 8005f52:	69e3      	ldr	r3, [r4, #28]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005f5a:	b9b8      	cbnz	r0, 8005f8c <_Balloc+0x68>
 8005f5c:	2101      	movs	r1, #1
 8005f5e:	fa01 f605 	lsl.w	r6, r1, r5
 8005f62:	1d72      	adds	r2, r6, #5
 8005f64:	4620      	mov	r0, r4
 8005f66:	0092      	lsls	r2, r2, #2
 8005f68:	f001 fd58 	bl	8007a1c <_calloc_r>
 8005f6c:	b160      	cbz	r0, 8005f88 <_Balloc+0x64>
 8005f6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005f72:	e00e      	b.n	8005f92 <_Balloc+0x6e>
 8005f74:	2221      	movs	r2, #33	@ 0x21
 8005f76:	2104      	movs	r1, #4
 8005f78:	4620      	mov	r0, r4
 8005f7a:	f001 fd4f 	bl	8007a1c <_calloc_r>
 8005f7e:	69e3      	ldr	r3, [r4, #28]
 8005f80:	60f0      	str	r0, [r6, #12]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1e4      	bne.n	8005f52 <_Balloc+0x2e>
 8005f88:	2000      	movs	r0, #0
 8005f8a:	bd70      	pop	{r4, r5, r6, pc}
 8005f8c:	6802      	ldr	r2, [r0, #0]
 8005f8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005f92:	2300      	movs	r3, #0
 8005f94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f98:	e7f7      	b.n	8005f8a <_Balloc+0x66>
 8005f9a:	bf00      	nop
 8005f9c:	08008e88 	.word	0x08008e88
 8005fa0:	08008f08 	.word	0x08008f08

08005fa4 <_Bfree>:
 8005fa4:	b570      	push	{r4, r5, r6, lr}
 8005fa6:	69c6      	ldr	r6, [r0, #28]
 8005fa8:	4605      	mov	r5, r0
 8005faa:	460c      	mov	r4, r1
 8005fac:	b976      	cbnz	r6, 8005fcc <_Bfree+0x28>
 8005fae:	2010      	movs	r0, #16
 8005fb0:	f7ff ff02 	bl	8005db8 <malloc>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	61e8      	str	r0, [r5, #28]
 8005fb8:	b920      	cbnz	r0, 8005fc4 <_Bfree+0x20>
 8005fba:	218f      	movs	r1, #143	@ 0x8f
 8005fbc:	4b08      	ldr	r3, [pc, #32]	@ (8005fe0 <_Bfree+0x3c>)
 8005fbe:	4809      	ldr	r0, [pc, #36]	@ (8005fe4 <_Bfree+0x40>)
 8005fc0:	f001 fd0e 	bl	80079e0 <__assert_func>
 8005fc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005fc8:	6006      	str	r6, [r0, #0]
 8005fca:	60c6      	str	r6, [r0, #12]
 8005fcc:	b13c      	cbz	r4, 8005fde <_Bfree+0x3a>
 8005fce:	69eb      	ldr	r3, [r5, #28]
 8005fd0:	6862      	ldr	r2, [r4, #4]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005fd8:	6021      	str	r1, [r4, #0]
 8005fda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005fde:	bd70      	pop	{r4, r5, r6, pc}
 8005fe0:	08008e88 	.word	0x08008e88
 8005fe4:	08008f08 	.word	0x08008f08

08005fe8 <__multadd>:
 8005fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fec:	4607      	mov	r7, r0
 8005fee:	460c      	mov	r4, r1
 8005ff0:	461e      	mov	r6, r3
 8005ff2:	2000      	movs	r0, #0
 8005ff4:	690d      	ldr	r5, [r1, #16]
 8005ff6:	f101 0c14 	add.w	ip, r1, #20
 8005ffa:	f8dc 3000 	ldr.w	r3, [ip]
 8005ffe:	3001      	adds	r0, #1
 8006000:	b299      	uxth	r1, r3
 8006002:	fb02 6101 	mla	r1, r2, r1, r6
 8006006:	0c1e      	lsrs	r6, r3, #16
 8006008:	0c0b      	lsrs	r3, r1, #16
 800600a:	fb02 3306 	mla	r3, r2, r6, r3
 800600e:	b289      	uxth	r1, r1
 8006010:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006014:	4285      	cmp	r5, r0
 8006016:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800601a:	f84c 1b04 	str.w	r1, [ip], #4
 800601e:	dcec      	bgt.n	8005ffa <__multadd+0x12>
 8006020:	b30e      	cbz	r6, 8006066 <__multadd+0x7e>
 8006022:	68a3      	ldr	r3, [r4, #8]
 8006024:	42ab      	cmp	r3, r5
 8006026:	dc19      	bgt.n	800605c <__multadd+0x74>
 8006028:	6861      	ldr	r1, [r4, #4]
 800602a:	4638      	mov	r0, r7
 800602c:	3101      	adds	r1, #1
 800602e:	f7ff ff79 	bl	8005f24 <_Balloc>
 8006032:	4680      	mov	r8, r0
 8006034:	b928      	cbnz	r0, 8006042 <__multadd+0x5a>
 8006036:	4602      	mov	r2, r0
 8006038:	21ba      	movs	r1, #186	@ 0xba
 800603a:	4b0c      	ldr	r3, [pc, #48]	@ (800606c <__multadd+0x84>)
 800603c:	480c      	ldr	r0, [pc, #48]	@ (8006070 <__multadd+0x88>)
 800603e:	f001 fccf 	bl	80079e0 <__assert_func>
 8006042:	6922      	ldr	r2, [r4, #16]
 8006044:	f104 010c 	add.w	r1, r4, #12
 8006048:	3202      	adds	r2, #2
 800604a:	0092      	lsls	r2, r2, #2
 800604c:	300c      	adds	r0, #12
 800604e:	f7fe fffc 	bl	800504a <memcpy>
 8006052:	4621      	mov	r1, r4
 8006054:	4638      	mov	r0, r7
 8006056:	f7ff ffa5 	bl	8005fa4 <_Bfree>
 800605a:	4644      	mov	r4, r8
 800605c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006060:	3501      	adds	r5, #1
 8006062:	615e      	str	r6, [r3, #20]
 8006064:	6125      	str	r5, [r4, #16]
 8006066:	4620      	mov	r0, r4
 8006068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800606c:	08008ef7 	.word	0x08008ef7
 8006070:	08008f08 	.word	0x08008f08

08006074 <__s2b>:
 8006074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006078:	4615      	mov	r5, r2
 800607a:	2209      	movs	r2, #9
 800607c:	461f      	mov	r7, r3
 800607e:	3308      	adds	r3, #8
 8006080:	460c      	mov	r4, r1
 8006082:	fb93 f3f2 	sdiv	r3, r3, r2
 8006086:	4606      	mov	r6, r0
 8006088:	2201      	movs	r2, #1
 800608a:	2100      	movs	r1, #0
 800608c:	429a      	cmp	r2, r3
 800608e:	db09      	blt.n	80060a4 <__s2b+0x30>
 8006090:	4630      	mov	r0, r6
 8006092:	f7ff ff47 	bl	8005f24 <_Balloc>
 8006096:	b940      	cbnz	r0, 80060aa <__s2b+0x36>
 8006098:	4602      	mov	r2, r0
 800609a:	21d3      	movs	r1, #211	@ 0xd3
 800609c:	4b18      	ldr	r3, [pc, #96]	@ (8006100 <__s2b+0x8c>)
 800609e:	4819      	ldr	r0, [pc, #100]	@ (8006104 <__s2b+0x90>)
 80060a0:	f001 fc9e 	bl	80079e0 <__assert_func>
 80060a4:	0052      	lsls	r2, r2, #1
 80060a6:	3101      	adds	r1, #1
 80060a8:	e7f0      	b.n	800608c <__s2b+0x18>
 80060aa:	9b08      	ldr	r3, [sp, #32]
 80060ac:	2d09      	cmp	r5, #9
 80060ae:	6143      	str	r3, [r0, #20]
 80060b0:	f04f 0301 	mov.w	r3, #1
 80060b4:	6103      	str	r3, [r0, #16]
 80060b6:	dd16      	ble.n	80060e6 <__s2b+0x72>
 80060b8:	f104 0909 	add.w	r9, r4, #9
 80060bc:	46c8      	mov	r8, r9
 80060be:	442c      	add	r4, r5
 80060c0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80060c4:	4601      	mov	r1, r0
 80060c6:	220a      	movs	r2, #10
 80060c8:	4630      	mov	r0, r6
 80060ca:	3b30      	subs	r3, #48	@ 0x30
 80060cc:	f7ff ff8c 	bl	8005fe8 <__multadd>
 80060d0:	45a0      	cmp	r8, r4
 80060d2:	d1f5      	bne.n	80060c0 <__s2b+0x4c>
 80060d4:	f1a5 0408 	sub.w	r4, r5, #8
 80060d8:	444c      	add	r4, r9
 80060da:	1b2d      	subs	r5, r5, r4
 80060dc:	1963      	adds	r3, r4, r5
 80060de:	42bb      	cmp	r3, r7
 80060e0:	db04      	blt.n	80060ec <__s2b+0x78>
 80060e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060e6:	2509      	movs	r5, #9
 80060e8:	340a      	adds	r4, #10
 80060ea:	e7f6      	b.n	80060da <__s2b+0x66>
 80060ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 80060f0:	4601      	mov	r1, r0
 80060f2:	220a      	movs	r2, #10
 80060f4:	4630      	mov	r0, r6
 80060f6:	3b30      	subs	r3, #48	@ 0x30
 80060f8:	f7ff ff76 	bl	8005fe8 <__multadd>
 80060fc:	e7ee      	b.n	80060dc <__s2b+0x68>
 80060fe:	bf00      	nop
 8006100:	08008ef7 	.word	0x08008ef7
 8006104:	08008f08 	.word	0x08008f08

08006108 <__hi0bits>:
 8006108:	4603      	mov	r3, r0
 800610a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800610e:	bf3a      	itte	cc
 8006110:	0403      	lslcc	r3, r0, #16
 8006112:	2010      	movcc	r0, #16
 8006114:	2000      	movcs	r0, #0
 8006116:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800611a:	bf3c      	itt	cc
 800611c:	021b      	lslcc	r3, r3, #8
 800611e:	3008      	addcc	r0, #8
 8006120:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006124:	bf3c      	itt	cc
 8006126:	011b      	lslcc	r3, r3, #4
 8006128:	3004      	addcc	r0, #4
 800612a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800612e:	bf3c      	itt	cc
 8006130:	009b      	lslcc	r3, r3, #2
 8006132:	3002      	addcc	r0, #2
 8006134:	2b00      	cmp	r3, #0
 8006136:	db05      	blt.n	8006144 <__hi0bits+0x3c>
 8006138:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800613c:	f100 0001 	add.w	r0, r0, #1
 8006140:	bf08      	it	eq
 8006142:	2020      	moveq	r0, #32
 8006144:	4770      	bx	lr

08006146 <__lo0bits>:
 8006146:	6803      	ldr	r3, [r0, #0]
 8006148:	4602      	mov	r2, r0
 800614a:	f013 0007 	ands.w	r0, r3, #7
 800614e:	d00b      	beq.n	8006168 <__lo0bits+0x22>
 8006150:	07d9      	lsls	r1, r3, #31
 8006152:	d421      	bmi.n	8006198 <__lo0bits+0x52>
 8006154:	0798      	lsls	r0, r3, #30
 8006156:	bf49      	itett	mi
 8006158:	085b      	lsrmi	r3, r3, #1
 800615a:	089b      	lsrpl	r3, r3, #2
 800615c:	2001      	movmi	r0, #1
 800615e:	6013      	strmi	r3, [r2, #0]
 8006160:	bf5c      	itt	pl
 8006162:	2002      	movpl	r0, #2
 8006164:	6013      	strpl	r3, [r2, #0]
 8006166:	4770      	bx	lr
 8006168:	b299      	uxth	r1, r3
 800616a:	b909      	cbnz	r1, 8006170 <__lo0bits+0x2a>
 800616c:	2010      	movs	r0, #16
 800616e:	0c1b      	lsrs	r3, r3, #16
 8006170:	b2d9      	uxtb	r1, r3
 8006172:	b909      	cbnz	r1, 8006178 <__lo0bits+0x32>
 8006174:	3008      	adds	r0, #8
 8006176:	0a1b      	lsrs	r3, r3, #8
 8006178:	0719      	lsls	r1, r3, #28
 800617a:	bf04      	itt	eq
 800617c:	091b      	lsreq	r3, r3, #4
 800617e:	3004      	addeq	r0, #4
 8006180:	0799      	lsls	r1, r3, #30
 8006182:	bf04      	itt	eq
 8006184:	089b      	lsreq	r3, r3, #2
 8006186:	3002      	addeq	r0, #2
 8006188:	07d9      	lsls	r1, r3, #31
 800618a:	d403      	bmi.n	8006194 <__lo0bits+0x4e>
 800618c:	085b      	lsrs	r3, r3, #1
 800618e:	f100 0001 	add.w	r0, r0, #1
 8006192:	d003      	beq.n	800619c <__lo0bits+0x56>
 8006194:	6013      	str	r3, [r2, #0]
 8006196:	4770      	bx	lr
 8006198:	2000      	movs	r0, #0
 800619a:	4770      	bx	lr
 800619c:	2020      	movs	r0, #32
 800619e:	4770      	bx	lr

080061a0 <__i2b>:
 80061a0:	b510      	push	{r4, lr}
 80061a2:	460c      	mov	r4, r1
 80061a4:	2101      	movs	r1, #1
 80061a6:	f7ff febd 	bl	8005f24 <_Balloc>
 80061aa:	4602      	mov	r2, r0
 80061ac:	b928      	cbnz	r0, 80061ba <__i2b+0x1a>
 80061ae:	f240 1145 	movw	r1, #325	@ 0x145
 80061b2:	4b04      	ldr	r3, [pc, #16]	@ (80061c4 <__i2b+0x24>)
 80061b4:	4804      	ldr	r0, [pc, #16]	@ (80061c8 <__i2b+0x28>)
 80061b6:	f001 fc13 	bl	80079e0 <__assert_func>
 80061ba:	2301      	movs	r3, #1
 80061bc:	6144      	str	r4, [r0, #20]
 80061be:	6103      	str	r3, [r0, #16]
 80061c0:	bd10      	pop	{r4, pc}
 80061c2:	bf00      	nop
 80061c4:	08008ef7 	.word	0x08008ef7
 80061c8:	08008f08 	.word	0x08008f08

080061cc <__multiply>:
 80061cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061d0:	4617      	mov	r7, r2
 80061d2:	690a      	ldr	r2, [r1, #16]
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	4689      	mov	r9, r1
 80061d8:	429a      	cmp	r2, r3
 80061da:	bfa2      	ittt	ge
 80061dc:	463b      	movge	r3, r7
 80061de:	460f      	movge	r7, r1
 80061e0:	4699      	movge	r9, r3
 80061e2:	693d      	ldr	r5, [r7, #16]
 80061e4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	6879      	ldr	r1, [r7, #4]
 80061ec:	eb05 060a 	add.w	r6, r5, sl
 80061f0:	42b3      	cmp	r3, r6
 80061f2:	b085      	sub	sp, #20
 80061f4:	bfb8      	it	lt
 80061f6:	3101      	addlt	r1, #1
 80061f8:	f7ff fe94 	bl	8005f24 <_Balloc>
 80061fc:	b930      	cbnz	r0, 800620c <__multiply+0x40>
 80061fe:	4602      	mov	r2, r0
 8006200:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006204:	4b40      	ldr	r3, [pc, #256]	@ (8006308 <__multiply+0x13c>)
 8006206:	4841      	ldr	r0, [pc, #260]	@ (800630c <__multiply+0x140>)
 8006208:	f001 fbea 	bl	80079e0 <__assert_func>
 800620c:	f100 0414 	add.w	r4, r0, #20
 8006210:	4623      	mov	r3, r4
 8006212:	2200      	movs	r2, #0
 8006214:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006218:	4573      	cmp	r3, lr
 800621a:	d320      	bcc.n	800625e <__multiply+0x92>
 800621c:	f107 0814 	add.w	r8, r7, #20
 8006220:	f109 0114 	add.w	r1, r9, #20
 8006224:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006228:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800622c:	9302      	str	r3, [sp, #8]
 800622e:	1beb      	subs	r3, r5, r7
 8006230:	3b15      	subs	r3, #21
 8006232:	f023 0303 	bic.w	r3, r3, #3
 8006236:	3304      	adds	r3, #4
 8006238:	3715      	adds	r7, #21
 800623a:	42bd      	cmp	r5, r7
 800623c:	bf38      	it	cc
 800623e:	2304      	movcc	r3, #4
 8006240:	9301      	str	r3, [sp, #4]
 8006242:	9b02      	ldr	r3, [sp, #8]
 8006244:	9103      	str	r1, [sp, #12]
 8006246:	428b      	cmp	r3, r1
 8006248:	d80c      	bhi.n	8006264 <__multiply+0x98>
 800624a:	2e00      	cmp	r6, #0
 800624c:	dd03      	ble.n	8006256 <__multiply+0x8a>
 800624e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006252:	2b00      	cmp	r3, #0
 8006254:	d055      	beq.n	8006302 <__multiply+0x136>
 8006256:	6106      	str	r6, [r0, #16]
 8006258:	b005      	add	sp, #20
 800625a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800625e:	f843 2b04 	str.w	r2, [r3], #4
 8006262:	e7d9      	b.n	8006218 <__multiply+0x4c>
 8006264:	f8b1 a000 	ldrh.w	sl, [r1]
 8006268:	f1ba 0f00 	cmp.w	sl, #0
 800626c:	d01f      	beq.n	80062ae <__multiply+0xe2>
 800626e:	46c4      	mov	ip, r8
 8006270:	46a1      	mov	r9, r4
 8006272:	2700      	movs	r7, #0
 8006274:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006278:	f8d9 3000 	ldr.w	r3, [r9]
 800627c:	fa1f fb82 	uxth.w	fp, r2
 8006280:	b29b      	uxth	r3, r3
 8006282:	fb0a 330b 	mla	r3, sl, fp, r3
 8006286:	443b      	add	r3, r7
 8006288:	f8d9 7000 	ldr.w	r7, [r9]
 800628c:	0c12      	lsrs	r2, r2, #16
 800628e:	0c3f      	lsrs	r7, r7, #16
 8006290:	fb0a 7202 	mla	r2, sl, r2, r7
 8006294:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006298:	b29b      	uxth	r3, r3
 800629a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800629e:	4565      	cmp	r5, ip
 80062a0:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80062a4:	f849 3b04 	str.w	r3, [r9], #4
 80062a8:	d8e4      	bhi.n	8006274 <__multiply+0xa8>
 80062aa:	9b01      	ldr	r3, [sp, #4]
 80062ac:	50e7      	str	r7, [r4, r3]
 80062ae:	9b03      	ldr	r3, [sp, #12]
 80062b0:	3104      	adds	r1, #4
 80062b2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80062b6:	f1b9 0f00 	cmp.w	r9, #0
 80062ba:	d020      	beq.n	80062fe <__multiply+0x132>
 80062bc:	4647      	mov	r7, r8
 80062be:	46a4      	mov	ip, r4
 80062c0:	f04f 0a00 	mov.w	sl, #0
 80062c4:	6823      	ldr	r3, [r4, #0]
 80062c6:	f8b7 b000 	ldrh.w	fp, [r7]
 80062ca:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80062ce:	b29b      	uxth	r3, r3
 80062d0:	fb09 220b 	mla	r2, r9, fp, r2
 80062d4:	4452      	add	r2, sl
 80062d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062da:	f84c 3b04 	str.w	r3, [ip], #4
 80062de:	f857 3b04 	ldr.w	r3, [r7], #4
 80062e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80062e6:	f8bc 3000 	ldrh.w	r3, [ip]
 80062ea:	42bd      	cmp	r5, r7
 80062ec:	fb09 330a 	mla	r3, r9, sl, r3
 80062f0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80062f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80062f8:	d8e5      	bhi.n	80062c6 <__multiply+0xfa>
 80062fa:	9a01      	ldr	r2, [sp, #4]
 80062fc:	50a3      	str	r3, [r4, r2]
 80062fe:	3404      	adds	r4, #4
 8006300:	e79f      	b.n	8006242 <__multiply+0x76>
 8006302:	3e01      	subs	r6, #1
 8006304:	e7a1      	b.n	800624a <__multiply+0x7e>
 8006306:	bf00      	nop
 8006308:	08008ef7 	.word	0x08008ef7
 800630c:	08008f08 	.word	0x08008f08

08006310 <__pow5mult>:
 8006310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006314:	4615      	mov	r5, r2
 8006316:	f012 0203 	ands.w	r2, r2, #3
 800631a:	4607      	mov	r7, r0
 800631c:	460e      	mov	r6, r1
 800631e:	d007      	beq.n	8006330 <__pow5mult+0x20>
 8006320:	4c25      	ldr	r4, [pc, #148]	@ (80063b8 <__pow5mult+0xa8>)
 8006322:	3a01      	subs	r2, #1
 8006324:	2300      	movs	r3, #0
 8006326:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800632a:	f7ff fe5d 	bl	8005fe8 <__multadd>
 800632e:	4606      	mov	r6, r0
 8006330:	10ad      	asrs	r5, r5, #2
 8006332:	d03d      	beq.n	80063b0 <__pow5mult+0xa0>
 8006334:	69fc      	ldr	r4, [r7, #28]
 8006336:	b97c      	cbnz	r4, 8006358 <__pow5mult+0x48>
 8006338:	2010      	movs	r0, #16
 800633a:	f7ff fd3d 	bl	8005db8 <malloc>
 800633e:	4602      	mov	r2, r0
 8006340:	61f8      	str	r0, [r7, #28]
 8006342:	b928      	cbnz	r0, 8006350 <__pow5mult+0x40>
 8006344:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006348:	4b1c      	ldr	r3, [pc, #112]	@ (80063bc <__pow5mult+0xac>)
 800634a:	481d      	ldr	r0, [pc, #116]	@ (80063c0 <__pow5mult+0xb0>)
 800634c:	f001 fb48 	bl	80079e0 <__assert_func>
 8006350:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006354:	6004      	str	r4, [r0, #0]
 8006356:	60c4      	str	r4, [r0, #12]
 8006358:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800635c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006360:	b94c      	cbnz	r4, 8006376 <__pow5mult+0x66>
 8006362:	f240 2171 	movw	r1, #625	@ 0x271
 8006366:	4638      	mov	r0, r7
 8006368:	f7ff ff1a 	bl	80061a0 <__i2b>
 800636c:	2300      	movs	r3, #0
 800636e:	4604      	mov	r4, r0
 8006370:	f8c8 0008 	str.w	r0, [r8, #8]
 8006374:	6003      	str	r3, [r0, #0]
 8006376:	f04f 0900 	mov.w	r9, #0
 800637a:	07eb      	lsls	r3, r5, #31
 800637c:	d50a      	bpl.n	8006394 <__pow5mult+0x84>
 800637e:	4631      	mov	r1, r6
 8006380:	4622      	mov	r2, r4
 8006382:	4638      	mov	r0, r7
 8006384:	f7ff ff22 	bl	80061cc <__multiply>
 8006388:	4680      	mov	r8, r0
 800638a:	4631      	mov	r1, r6
 800638c:	4638      	mov	r0, r7
 800638e:	f7ff fe09 	bl	8005fa4 <_Bfree>
 8006392:	4646      	mov	r6, r8
 8006394:	106d      	asrs	r5, r5, #1
 8006396:	d00b      	beq.n	80063b0 <__pow5mult+0xa0>
 8006398:	6820      	ldr	r0, [r4, #0]
 800639a:	b938      	cbnz	r0, 80063ac <__pow5mult+0x9c>
 800639c:	4622      	mov	r2, r4
 800639e:	4621      	mov	r1, r4
 80063a0:	4638      	mov	r0, r7
 80063a2:	f7ff ff13 	bl	80061cc <__multiply>
 80063a6:	6020      	str	r0, [r4, #0]
 80063a8:	f8c0 9000 	str.w	r9, [r0]
 80063ac:	4604      	mov	r4, r0
 80063ae:	e7e4      	b.n	800637a <__pow5mult+0x6a>
 80063b0:	4630      	mov	r0, r6
 80063b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063b6:	bf00      	nop
 80063b8:	08009018 	.word	0x08009018
 80063bc:	08008e88 	.word	0x08008e88
 80063c0:	08008f08 	.word	0x08008f08

080063c4 <__lshift>:
 80063c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063c8:	460c      	mov	r4, r1
 80063ca:	4607      	mov	r7, r0
 80063cc:	4691      	mov	r9, r2
 80063ce:	6923      	ldr	r3, [r4, #16]
 80063d0:	6849      	ldr	r1, [r1, #4]
 80063d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80063d6:	68a3      	ldr	r3, [r4, #8]
 80063d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80063dc:	f108 0601 	add.w	r6, r8, #1
 80063e0:	42b3      	cmp	r3, r6
 80063e2:	db0b      	blt.n	80063fc <__lshift+0x38>
 80063e4:	4638      	mov	r0, r7
 80063e6:	f7ff fd9d 	bl	8005f24 <_Balloc>
 80063ea:	4605      	mov	r5, r0
 80063ec:	b948      	cbnz	r0, 8006402 <__lshift+0x3e>
 80063ee:	4602      	mov	r2, r0
 80063f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80063f4:	4b27      	ldr	r3, [pc, #156]	@ (8006494 <__lshift+0xd0>)
 80063f6:	4828      	ldr	r0, [pc, #160]	@ (8006498 <__lshift+0xd4>)
 80063f8:	f001 faf2 	bl	80079e0 <__assert_func>
 80063fc:	3101      	adds	r1, #1
 80063fe:	005b      	lsls	r3, r3, #1
 8006400:	e7ee      	b.n	80063e0 <__lshift+0x1c>
 8006402:	2300      	movs	r3, #0
 8006404:	f100 0114 	add.w	r1, r0, #20
 8006408:	f100 0210 	add.w	r2, r0, #16
 800640c:	4618      	mov	r0, r3
 800640e:	4553      	cmp	r3, sl
 8006410:	db33      	blt.n	800647a <__lshift+0xb6>
 8006412:	6920      	ldr	r0, [r4, #16]
 8006414:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006418:	f104 0314 	add.w	r3, r4, #20
 800641c:	f019 091f 	ands.w	r9, r9, #31
 8006420:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006424:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006428:	d02b      	beq.n	8006482 <__lshift+0xbe>
 800642a:	468a      	mov	sl, r1
 800642c:	2200      	movs	r2, #0
 800642e:	f1c9 0e20 	rsb	lr, r9, #32
 8006432:	6818      	ldr	r0, [r3, #0]
 8006434:	fa00 f009 	lsl.w	r0, r0, r9
 8006438:	4310      	orrs	r0, r2
 800643a:	f84a 0b04 	str.w	r0, [sl], #4
 800643e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006442:	459c      	cmp	ip, r3
 8006444:	fa22 f20e 	lsr.w	r2, r2, lr
 8006448:	d8f3      	bhi.n	8006432 <__lshift+0x6e>
 800644a:	ebac 0304 	sub.w	r3, ip, r4
 800644e:	3b15      	subs	r3, #21
 8006450:	f023 0303 	bic.w	r3, r3, #3
 8006454:	3304      	adds	r3, #4
 8006456:	f104 0015 	add.w	r0, r4, #21
 800645a:	4560      	cmp	r0, ip
 800645c:	bf88      	it	hi
 800645e:	2304      	movhi	r3, #4
 8006460:	50ca      	str	r2, [r1, r3]
 8006462:	b10a      	cbz	r2, 8006468 <__lshift+0xa4>
 8006464:	f108 0602 	add.w	r6, r8, #2
 8006468:	3e01      	subs	r6, #1
 800646a:	4638      	mov	r0, r7
 800646c:	4621      	mov	r1, r4
 800646e:	612e      	str	r6, [r5, #16]
 8006470:	f7ff fd98 	bl	8005fa4 <_Bfree>
 8006474:	4628      	mov	r0, r5
 8006476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800647a:	f842 0f04 	str.w	r0, [r2, #4]!
 800647e:	3301      	adds	r3, #1
 8006480:	e7c5      	b.n	800640e <__lshift+0x4a>
 8006482:	3904      	subs	r1, #4
 8006484:	f853 2b04 	ldr.w	r2, [r3], #4
 8006488:	459c      	cmp	ip, r3
 800648a:	f841 2f04 	str.w	r2, [r1, #4]!
 800648e:	d8f9      	bhi.n	8006484 <__lshift+0xc0>
 8006490:	e7ea      	b.n	8006468 <__lshift+0xa4>
 8006492:	bf00      	nop
 8006494:	08008ef7 	.word	0x08008ef7
 8006498:	08008f08 	.word	0x08008f08

0800649c <__mcmp>:
 800649c:	4603      	mov	r3, r0
 800649e:	690a      	ldr	r2, [r1, #16]
 80064a0:	6900      	ldr	r0, [r0, #16]
 80064a2:	b530      	push	{r4, r5, lr}
 80064a4:	1a80      	subs	r0, r0, r2
 80064a6:	d10e      	bne.n	80064c6 <__mcmp+0x2a>
 80064a8:	3314      	adds	r3, #20
 80064aa:	3114      	adds	r1, #20
 80064ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80064b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80064b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80064b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80064bc:	4295      	cmp	r5, r2
 80064be:	d003      	beq.n	80064c8 <__mcmp+0x2c>
 80064c0:	d205      	bcs.n	80064ce <__mcmp+0x32>
 80064c2:	f04f 30ff 	mov.w	r0, #4294967295
 80064c6:	bd30      	pop	{r4, r5, pc}
 80064c8:	42a3      	cmp	r3, r4
 80064ca:	d3f3      	bcc.n	80064b4 <__mcmp+0x18>
 80064cc:	e7fb      	b.n	80064c6 <__mcmp+0x2a>
 80064ce:	2001      	movs	r0, #1
 80064d0:	e7f9      	b.n	80064c6 <__mcmp+0x2a>
	...

080064d4 <__mdiff>:
 80064d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064d8:	4689      	mov	r9, r1
 80064da:	4606      	mov	r6, r0
 80064dc:	4611      	mov	r1, r2
 80064de:	4648      	mov	r0, r9
 80064e0:	4614      	mov	r4, r2
 80064e2:	f7ff ffdb 	bl	800649c <__mcmp>
 80064e6:	1e05      	subs	r5, r0, #0
 80064e8:	d112      	bne.n	8006510 <__mdiff+0x3c>
 80064ea:	4629      	mov	r1, r5
 80064ec:	4630      	mov	r0, r6
 80064ee:	f7ff fd19 	bl	8005f24 <_Balloc>
 80064f2:	4602      	mov	r2, r0
 80064f4:	b928      	cbnz	r0, 8006502 <__mdiff+0x2e>
 80064f6:	f240 2137 	movw	r1, #567	@ 0x237
 80064fa:	4b3e      	ldr	r3, [pc, #248]	@ (80065f4 <__mdiff+0x120>)
 80064fc:	483e      	ldr	r0, [pc, #248]	@ (80065f8 <__mdiff+0x124>)
 80064fe:	f001 fa6f 	bl	80079e0 <__assert_func>
 8006502:	2301      	movs	r3, #1
 8006504:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006508:	4610      	mov	r0, r2
 800650a:	b003      	add	sp, #12
 800650c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006510:	bfbc      	itt	lt
 8006512:	464b      	movlt	r3, r9
 8006514:	46a1      	movlt	r9, r4
 8006516:	4630      	mov	r0, r6
 8006518:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800651c:	bfba      	itte	lt
 800651e:	461c      	movlt	r4, r3
 8006520:	2501      	movlt	r5, #1
 8006522:	2500      	movge	r5, #0
 8006524:	f7ff fcfe 	bl	8005f24 <_Balloc>
 8006528:	4602      	mov	r2, r0
 800652a:	b918      	cbnz	r0, 8006534 <__mdiff+0x60>
 800652c:	f240 2145 	movw	r1, #581	@ 0x245
 8006530:	4b30      	ldr	r3, [pc, #192]	@ (80065f4 <__mdiff+0x120>)
 8006532:	e7e3      	b.n	80064fc <__mdiff+0x28>
 8006534:	f100 0b14 	add.w	fp, r0, #20
 8006538:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800653c:	f109 0310 	add.w	r3, r9, #16
 8006540:	60c5      	str	r5, [r0, #12]
 8006542:	f04f 0c00 	mov.w	ip, #0
 8006546:	f109 0514 	add.w	r5, r9, #20
 800654a:	46d9      	mov	r9, fp
 800654c:	6926      	ldr	r6, [r4, #16]
 800654e:	f104 0e14 	add.w	lr, r4, #20
 8006552:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006556:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800655a:	9301      	str	r3, [sp, #4]
 800655c:	9b01      	ldr	r3, [sp, #4]
 800655e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006562:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006566:	b281      	uxth	r1, r0
 8006568:	9301      	str	r3, [sp, #4]
 800656a:	fa1f f38a 	uxth.w	r3, sl
 800656e:	1a5b      	subs	r3, r3, r1
 8006570:	0c00      	lsrs	r0, r0, #16
 8006572:	4463      	add	r3, ip
 8006574:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006578:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800657c:	b29b      	uxth	r3, r3
 800657e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006582:	4576      	cmp	r6, lr
 8006584:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006588:	f849 3b04 	str.w	r3, [r9], #4
 800658c:	d8e6      	bhi.n	800655c <__mdiff+0x88>
 800658e:	1b33      	subs	r3, r6, r4
 8006590:	3b15      	subs	r3, #21
 8006592:	f023 0303 	bic.w	r3, r3, #3
 8006596:	3415      	adds	r4, #21
 8006598:	3304      	adds	r3, #4
 800659a:	42a6      	cmp	r6, r4
 800659c:	bf38      	it	cc
 800659e:	2304      	movcc	r3, #4
 80065a0:	441d      	add	r5, r3
 80065a2:	445b      	add	r3, fp
 80065a4:	461e      	mov	r6, r3
 80065a6:	462c      	mov	r4, r5
 80065a8:	4544      	cmp	r4, r8
 80065aa:	d30e      	bcc.n	80065ca <__mdiff+0xf6>
 80065ac:	f108 0103 	add.w	r1, r8, #3
 80065b0:	1b49      	subs	r1, r1, r5
 80065b2:	f021 0103 	bic.w	r1, r1, #3
 80065b6:	3d03      	subs	r5, #3
 80065b8:	45a8      	cmp	r8, r5
 80065ba:	bf38      	it	cc
 80065bc:	2100      	movcc	r1, #0
 80065be:	440b      	add	r3, r1
 80065c0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80065c4:	b199      	cbz	r1, 80065ee <__mdiff+0x11a>
 80065c6:	6117      	str	r7, [r2, #16]
 80065c8:	e79e      	b.n	8006508 <__mdiff+0x34>
 80065ca:	46e6      	mov	lr, ip
 80065cc:	f854 1b04 	ldr.w	r1, [r4], #4
 80065d0:	fa1f fc81 	uxth.w	ip, r1
 80065d4:	44f4      	add	ip, lr
 80065d6:	0c08      	lsrs	r0, r1, #16
 80065d8:	4471      	add	r1, lr
 80065da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80065de:	b289      	uxth	r1, r1
 80065e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80065e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80065e8:	f846 1b04 	str.w	r1, [r6], #4
 80065ec:	e7dc      	b.n	80065a8 <__mdiff+0xd4>
 80065ee:	3f01      	subs	r7, #1
 80065f0:	e7e6      	b.n	80065c0 <__mdiff+0xec>
 80065f2:	bf00      	nop
 80065f4:	08008ef7 	.word	0x08008ef7
 80065f8:	08008f08 	.word	0x08008f08

080065fc <__ulp>:
 80065fc:	4b0e      	ldr	r3, [pc, #56]	@ (8006638 <__ulp+0x3c>)
 80065fe:	400b      	ands	r3, r1
 8006600:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006604:	2b00      	cmp	r3, #0
 8006606:	dc08      	bgt.n	800661a <__ulp+0x1e>
 8006608:	425b      	negs	r3, r3
 800660a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800660e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006612:	da04      	bge.n	800661e <__ulp+0x22>
 8006614:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006618:	4113      	asrs	r3, r2
 800661a:	2200      	movs	r2, #0
 800661c:	e008      	b.n	8006630 <__ulp+0x34>
 800661e:	f1a2 0314 	sub.w	r3, r2, #20
 8006622:	2b1e      	cmp	r3, #30
 8006624:	bfd6      	itet	le
 8006626:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800662a:	2201      	movgt	r2, #1
 800662c:	40da      	lsrle	r2, r3
 800662e:	2300      	movs	r3, #0
 8006630:	4619      	mov	r1, r3
 8006632:	4610      	mov	r0, r2
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	7ff00000 	.word	0x7ff00000

0800663c <__b2d>:
 800663c:	6902      	ldr	r2, [r0, #16]
 800663e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006640:	f100 0614 	add.w	r6, r0, #20
 8006644:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006648:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800664c:	4f1e      	ldr	r7, [pc, #120]	@ (80066c8 <__b2d+0x8c>)
 800664e:	4620      	mov	r0, r4
 8006650:	f7ff fd5a 	bl	8006108 <__hi0bits>
 8006654:	4603      	mov	r3, r0
 8006656:	f1c0 0020 	rsb	r0, r0, #32
 800665a:	2b0a      	cmp	r3, #10
 800665c:	f1a2 0504 	sub.w	r5, r2, #4
 8006660:	6008      	str	r0, [r1, #0]
 8006662:	dc12      	bgt.n	800668a <__b2d+0x4e>
 8006664:	42ae      	cmp	r6, r5
 8006666:	bf2c      	ite	cs
 8006668:	2200      	movcs	r2, #0
 800666a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800666e:	f1c3 0c0b 	rsb	ip, r3, #11
 8006672:	3315      	adds	r3, #21
 8006674:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006678:	fa04 f303 	lsl.w	r3, r4, r3
 800667c:	fa22 f20c 	lsr.w	r2, r2, ip
 8006680:	ea4e 0107 	orr.w	r1, lr, r7
 8006684:	431a      	orrs	r2, r3
 8006686:	4610      	mov	r0, r2
 8006688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800668a:	42ae      	cmp	r6, r5
 800668c:	bf36      	itet	cc
 800668e:	f1a2 0508 	subcc.w	r5, r2, #8
 8006692:	2200      	movcs	r2, #0
 8006694:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006698:	3b0b      	subs	r3, #11
 800669a:	d012      	beq.n	80066c2 <__b2d+0x86>
 800669c:	f1c3 0720 	rsb	r7, r3, #32
 80066a0:	fa22 f107 	lsr.w	r1, r2, r7
 80066a4:	409c      	lsls	r4, r3
 80066a6:	430c      	orrs	r4, r1
 80066a8:	42b5      	cmp	r5, r6
 80066aa:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80066ae:	bf94      	ite	ls
 80066b0:	2400      	movls	r4, #0
 80066b2:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80066b6:	409a      	lsls	r2, r3
 80066b8:	40fc      	lsrs	r4, r7
 80066ba:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80066be:	4322      	orrs	r2, r4
 80066c0:	e7e1      	b.n	8006686 <__b2d+0x4a>
 80066c2:	ea44 0107 	orr.w	r1, r4, r7
 80066c6:	e7de      	b.n	8006686 <__b2d+0x4a>
 80066c8:	3ff00000 	.word	0x3ff00000

080066cc <__d2b>:
 80066cc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80066d0:	2101      	movs	r1, #1
 80066d2:	4690      	mov	r8, r2
 80066d4:	4699      	mov	r9, r3
 80066d6:	9e08      	ldr	r6, [sp, #32]
 80066d8:	f7ff fc24 	bl	8005f24 <_Balloc>
 80066dc:	4604      	mov	r4, r0
 80066de:	b930      	cbnz	r0, 80066ee <__d2b+0x22>
 80066e0:	4602      	mov	r2, r0
 80066e2:	f240 310f 	movw	r1, #783	@ 0x30f
 80066e6:	4b23      	ldr	r3, [pc, #140]	@ (8006774 <__d2b+0xa8>)
 80066e8:	4823      	ldr	r0, [pc, #140]	@ (8006778 <__d2b+0xac>)
 80066ea:	f001 f979 	bl	80079e0 <__assert_func>
 80066ee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80066f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80066f6:	b10d      	cbz	r5, 80066fc <__d2b+0x30>
 80066f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80066fc:	9301      	str	r3, [sp, #4]
 80066fe:	f1b8 0300 	subs.w	r3, r8, #0
 8006702:	d024      	beq.n	800674e <__d2b+0x82>
 8006704:	4668      	mov	r0, sp
 8006706:	9300      	str	r3, [sp, #0]
 8006708:	f7ff fd1d 	bl	8006146 <__lo0bits>
 800670c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006710:	b1d8      	cbz	r0, 800674a <__d2b+0x7e>
 8006712:	f1c0 0320 	rsb	r3, r0, #32
 8006716:	fa02 f303 	lsl.w	r3, r2, r3
 800671a:	430b      	orrs	r3, r1
 800671c:	40c2      	lsrs	r2, r0
 800671e:	6163      	str	r3, [r4, #20]
 8006720:	9201      	str	r2, [sp, #4]
 8006722:	9b01      	ldr	r3, [sp, #4]
 8006724:	2b00      	cmp	r3, #0
 8006726:	bf0c      	ite	eq
 8006728:	2201      	moveq	r2, #1
 800672a:	2202      	movne	r2, #2
 800672c:	61a3      	str	r3, [r4, #24]
 800672e:	6122      	str	r2, [r4, #16]
 8006730:	b1ad      	cbz	r5, 800675e <__d2b+0x92>
 8006732:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006736:	4405      	add	r5, r0
 8006738:	6035      	str	r5, [r6, #0]
 800673a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800673e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006740:	6018      	str	r0, [r3, #0]
 8006742:	4620      	mov	r0, r4
 8006744:	b002      	add	sp, #8
 8006746:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800674a:	6161      	str	r1, [r4, #20]
 800674c:	e7e9      	b.n	8006722 <__d2b+0x56>
 800674e:	a801      	add	r0, sp, #4
 8006750:	f7ff fcf9 	bl	8006146 <__lo0bits>
 8006754:	9b01      	ldr	r3, [sp, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	6163      	str	r3, [r4, #20]
 800675a:	3020      	adds	r0, #32
 800675c:	e7e7      	b.n	800672e <__d2b+0x62>
 800675e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006762:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006766:	6030      	str	r0, [r6, #0]
 8006768:	6918      	ldr	r0, [r3, #16]
 800676a:	f7ff fccd 	bl	8006108 <__hi0bits>
 800676e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006772:	e7e4      	b.n	800673e <__d2b+0x72>
 8006774:	08008ef7 	.word	0x08008ef7
 8006778:	08008f08 	.word	0x08008f08

0800677c <__ratio>:
 800677c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006780:	b085      	sub	sp, #20
 8006782:	e9cd 1000 	strd	r1, r0, [sp]
 8006786:	a902      	add	r1, sp, #8
 8006788:	f7ff ff58 	bl	800663c <__b2d>
 800678c:	468b      	mov	fp, r1
 800678e:	4606      	mov	r6, r0
 8006790:	460f      	mov	r7, r1
 8006792:	9800      	ldr	r0, [sp, #0]
 8006794:	a903      	add	r1, sp, #12
 8006796:	f7ff ff51 	bl	800663c <__b2d>
 800679a:	460d      	mov	r5, r1
 800679c:	9b01      	ldr	r3, [sp, #4]
 800679e:	4689      	mov	r9, r1
 80067a0:	6919      	ldr	r1, [r3, #16]
 80067a2:	9b00      	ldr	r3, [sp, #0]
 80067a4:	4604      	mov	r4, r0
 80067a6:	691b      	ldr	r3, [r3, #16]
 80067a8:	4630      	mov	r0, r6
 80067aa:	1ac9      	subs	r1, r1, r3
 80067ac:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80067b0:	1a9b      	subs	r3, r3, r2
 80067b2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	bfcd      	iteet	gt
 80067ba:	463a      	movgt	r2, r7
 80067bc:	462a      	movle	r2, r5
 80067be:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80067c2:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80067c6:	bfd8      	it	le
 80067c8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80067cc:	464b      	mov	r3, r9
 80067ce:	4622      	mov	r2, r4
 80067d0:	4659      	mov	r1, fp
 80067d2:	f7f9 ffab 	bl	800072c <__aeabi_ddiv>
 80067d6:	b005      	add	sp, #20
 80067d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080067dc <__copybits>:
 80067dc:	3901      	subs	r1, #1
 80067de:	b570      	push	{r4, r5, r6, lr}
 80067e0:	1149      	asrs	r1, r1, #5
 80067e2:	6914      	ldr	r4, [r2, #16]
 80067e4:	3101      	adds	r1, #1
 80067e6:	f102 0314 	add.w	r3, r2, #20
 80067ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80067ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80067f2:	1f05      	subs	r5, r0, #4
 80067f4:	42a3      	cmp	r3, r4
 80067f6:	d30c      	bcc.n	8006812 <__copybits+0x36>
 80067f8:	1aa3      	subs	r3, r4, r2
 80067fa:	3b11      	subs	r3, #17
 80067fc:	f023 0303 	bic.w	r3, r3, #3
 8006800:	3211      	adds	r2, #17
 8006802:	42a2      	cmp	r2, r4
 8006804:	bf88      	it	hi
 8006806:	2300      	movhi	r3, #0
 8006808:	4418      	add	r0, r3
 800680a:	2300      	movs	r3, #0
 800680c:	4288      	cmp	r0, r1
 800680e:	d305      	bcc.n	800681c <__copybits+0x40>
 8006810:	bd70      	pop	{r4, r5, r6, pc}
 8006812:	f853 6b04 	ldr.w	r6, [r3], #4
 8006816:	f845 6f04 	str.w	r6, [r5, #4]!
 800681a:	e7eb      	b.n	80067f4 <__copybits+0x18>
 800681c:	f840 3b04 	str.w	r3, [r0], #4
 8006820:	e7f4      	b.n	800680c <__copybits+0x30>

08006822 <__any_on>:
 8006822:	f100 0214 	add.w	r2, r0, #20
 8006826:	6900      	ldr	r0, [r0, #16]
 8006828:	114b      	asrs	r3, r1, #5
 800682a:	4298      	cmp	r0, r3
 800682c:	b510      	push	{r4, lr}
 800682e:	db11      	blt.n	8006854 <__any_on+0x32>
 8006830:	dd0a      	ble.n	8006848 <__any_on+0x26>
 8006832:	f011 011f 	ands.w	r1, r1, #31
 8006836:	d007      	beq.n	8006848 <__any_on+0x26>
 8006838:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800683c:	fa24 f001 	lsr.w	r0, r4, r1
 8006840:	fa00 f101 	lsl.w	r1, r0, r1
 8006844:	428c      	cmp	r4, r1
 8006846:	d10b      	bne.n	8006860 <__any_on+0x3e>
 8006848:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800684c:	4293      	cmp	r3, r2
 800684e:	d803      	bhi.n	8006858 <__any_on+0x36>
 8006850:	2000      	movs	r0, #0
 8006852:	bd10      	pop	{r4, pc}
 8006854:	4603      	mov	r3, r0
 8006856:	e7f7      	b.n	8006848 <__any_on+0x26>
 8006858:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800685c:	2900      	cmp	r1, #0
 800685e:	d0f5      	beq.n	800684c <__any_on+0x2a>
 8006860:	2001      	movs	r0, #1
 8006862:	e7f6      	b.n	8006852 <__any_on+0x30>

08006864 <sulp>:
 8006864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006868:	460f      	mov	r7, r1
 800686a:	4690      	mov	r8, r2
 800686c:	f7ff fec6 	bl	80065fc <__ulp>
 8006870:	4604      	mov	r4, r0
 8006872:	460d      	mov	r5, r1
 8006874:	f1b8 0f00 	cmp.w	r8, #0
 8006878:	d011      	beq.n	800689e <sulp+0x3a>
 800687a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800687e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006882:	2b00      	cmp	r3, #0
 8006884:	dd0b      	ble.n	800689e <sulp+0x3a>
 8006886:	2400      	movs	r4, #0
 8006888:	051b      	lsls	r3, r3, #20
 800688a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800688e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006892:	4622      	mov	r2, r4
 8006894:	462b      	mov	r3, r5
 8006896:	f7f9 fe1f 	bl	80004d8 <__aeabi_dmul>
 800689a:	4604      	mov	r4, r0
 800689c:	460d      	mov	r5, r1
 800689e:	4620      	mov	r0, r4
 80068a0:	4629      	mov	r1, r5
 80068a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080068a8 <_strtod_l>:
 80068a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068ac:	b09f      	sub	sp, #124	@ 0x7c
 80068ae:	9217      	str	r2, [sp, #92]	@ 0x5c
 80068b0:	2200      	movs	r2, #0
 80068b2:	460c      	mov	r4, r1
 80068b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80068b6:	f04f 0a00 	mov.w	sl, #0
 80068ba:	f04f 0b00 	mov.w	fp, #0
 80068be:	460a      	mov	r2, r1
 80068c0:	9005      	str	r0, [sp, #20]
 80068c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80068c4:	7811      	ldrb	r1, [r2, #0]
 80068c6:	292b      	cmp	r1, #43	@ 0x2b
 80068c8:	d048      	beq.n	800695c <_strtod_l+0xb4>
 80068ca:	d836      	bhi.n	800693a <_strtod_l+0x92>
 80068cc:	290d      	cmp	r1, #13
 80068ce:	d830      	bhi.n	8006932 <_strtod_l+0x8a>
 80068d0:	2908      	cmp	r1, #8
 80068d2:	d830      	bhi.n	8006936 <_strtod_l+0x8e>
 80068d4:	2900      	cmp	r1, #0
 80068d6:	d039      	beq.n	800694c <_strtod_l+0xa4>
 80068d8:	2200      	movs	r2, #0
 80068da:	920e      	str	r2, [sp, #56]	@ 0x38
 80068dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80068de:	782a      	ldrb	r2, [r5, #0]
 80068e0:	2a30      	cmp	r2, #48	@ 0x30
 80068e2:	f040 80b0 	bne.w	8006a46 <_strtod_l+0x19e>
 80068e6:	786a      	ldrb	r2, [r5, #1]
 80068e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80068ec:	2a58      	cmp	r2, #88	@ 0x58
 80068ee:	d16c      	bne.n	80069ca <_strtod_l+0x122>
 80068f0:	9302      	str	r3, [sp, #8]
 80068f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068f4:	4a8f      	ldr	r2, [pc, #572]	@ (8006b34 <_strtod_l+0x28c>)
 80068f6:	9301      	str	r3, [sp, #4]
 80068f8:	ab1a      	add	r3, sp, #104	@ 0x68
 80068fa:	9300      	str	r3, [sp, #0]
 80068fc:	9805      	ldr	r0, [sp, #20]
 80068fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006900:	a919      	add	r1, sp, #100	@ 0x64
 8006902:	f001 f907 	bl	8007b14 <__gethex>
 8006906:	f010 060f 	ands.w	r6, r0, #15
 800690a:	4604      	mov	r4, r0
 800690c:	d005      	beq.n	800691a <_strtod_l+0x72>
 800690e:	2e06      	cmp	r6, #6
 8006910:	d126      	bne.n	8006960 <_strtod_l+0xb8>
 8006912:	2300      	movs	r3, #0
 8006914:	3501      	adds	r5, #1
 8006916:	9519      	str	r5, [sp, #100]	@ 0x64
 8006918:	930e      	str	r3, [sp, #56]	@ 0x38
 800691a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800691c:	2b00      	cmp	r3, #0
 800691e:	f040 8582 	bne.w	8007426 <_strtod_l+0xb7e>
 8006922:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006924:	b1bb      	cbz	r3, 8006956 <_strtod_l+0xae>
 8006926:	4650      	mov	r0, sl
 8006928:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800692c:	b01f      	add	sp, #124	@ 0x7c
 800692e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006932:	2920      	cmp	r1, #32
 8006934:	d1d0      	bne.n	80068d8 <_strtod_l+0x30>
 8006936:	3201      	adds	r2, #1
 8006938:	e7c3      	b.n	80068c2 <_strtod_l+0x1a>
 800693a:	292d      	cmp	r1, #45	@ 0x2d
 800693c:	d1cc      	bne.n	80068d8 <_strtod_l+0x30>
 800693e:	2101      	movs	r1, #1
 8006940:	910e      	str	r1, [sp, #56]	@ 0x38
 8006942:	1c51      	adds	r1, r2, #1
 8006944:	9119      	str	r1, [sp, #100]	@ 0x64
 8006946:	7852      	ldrb	r2, [r2, #1]
 8006948:	2a00      	cmp	r2, #0
 800694a:	d1c7      	bne.n	80068dc <_strtod_l+0x34>
 800694c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800694e:	9419      	str	r4, [sp, #100]	@ 0x64
 8006950:	2b00      	cmp	r3, #0
 8006952:	f040 8566 	bne.w	8007422 <_strtod_l+0xb7a>
 8006956:	4650      	mov	r0, sl
 8006958:	4659      	mov	r1, fp
 800695a:	e7e7      	b.n	800692c <_strtod_l+0x84>
 800695c:	2100      	movs	r1, #0
 800695e:	e7ef      	b.n	8006940 <_strtod_l+0x98>
 8006960:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006962:	b13a      	cbz	r2, 8006974 <_strtod_l+0xcc>
 8006964:	2135      	movs	r1, #53	@ 0x35
 8006966:	a81c      	add	r0, sp, #112	@ 0x70
 8006968:	f7ff ff38 	bl	80067dc <__copybits>
 800696c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800696e:	9805      	ldr	r0, [sp, #20]
 8006970:	f7ff fb18 	bl	8005fa4 <_Bfree>
 8006974:	3e01      	subs	r6, #1
 8006976:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006978:	2e04      	cmp	r6, #4
 800697a:	d806      	bhi.n	800698a <_strtod_l+0xe2>
 800697c:	e8df f006 	tbb	[pc, r6]
 8006980:	201d0314 	.word	0x201d0314
 8006984:	14          	.byte	0x14
 8006985:	00          	.byte	0x00
 8006986:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800698a:	05e1      	lsls	r1, r4, #23
 800698c:	bf48      	it	mi
 800698e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006992:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006996:	0d1b      	lsrs	r3, r3, #20
 8006998:	051b      	lsls	r3, r3, #20
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1bd      	bne.n	800691a <_strtod_l+0x72>
 800699e:	f7fe fb19 	bl	8004fd4 <__errno>
 80069a2:	2322      	movs	r3, #34	@ 0x22
 80069a4:	6003      	str	r3, [r0, #0]
 80069a6:	e7b8      	b.n	800691a <_strtod_l+0x72>
 80069a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80069ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80069b0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80069b4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80069b8:	e7e7      	b.n	800698a <_strtod_l+0xe2>
 80069ba:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006b38 <_strtod_l+0x290>
 80069be:	e7e4      	b.n	800698a <_strtod_l+0xe2>
 80069c0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80069c4:	f04f 3aff 	mov.w	sl, #4294967295
 80069c8:	e7df      	b.n	800698a <_strtod_l+0xe2>
 80069ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069cc:	1c5a      	adds	r2, r3, #1
 80069ce:	9219      	str	r2, [sp, #100]	@ 0x64
 80069d0:	785b      	ldrb	r3, [r3, #1]
 80069d2:	2b30      	cmp	r3, #48	@ 0x30
 80069d4:	d0f9      	beq.n	80069ca <_strtod_l+0x122>
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d09f      	beq.n	800691a <_strtod_l+0x72>
 80069da:	2301      	movs	r3, #1
 80069dc:	2700      	movs	r7, #0
 80069de:	220a      	movs	r2, #10
 80069e0:	46b9      	mov	r9, r7
 80069e2:	9308      	str	r3, [sp, #32]
 80069e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069e6:	970b      	str	r7, [sp, #44]	@ 0x2c
 80069e8:	930c      	str	r3, [sp, #48]	@ 0x30
 80069ea:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80069ec:	7805      	ldrb	r5, [r0, #0]
 80069ee:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80069f2:	b2d9      	uxtb	r1, r3
 80069f4:	2909      	cmp	r1, #9
 80069f6:	d928      	bls.n	8006a4a <_strtod_l+0x1a2>
 80069f8:	2201      	movs	r2, #1
 80069fa:	4950      	ldr	r1, [pc, #320]	@ (8006b3c <_strtod_l+0x294>)
 80069fc:	f000 ffc8 	bl	8007990 <strncmp>
 8006a00:	2800      	cmp	r0, #0
 8006a02:	d032      	beq.n	8006a6a <_strtod_l+0x1c2>
 8006a04:	2000      	movs	r0, #0
 8006a06:	462a      	mov	r2, r5
 8006a08:	4603      	mov	r3, r0
 8006a0a:	464d      	mov	r5, r9
 8006a0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006a0e:	2a65      	cmp	r2, #101	@ 0x65
 8006a10:	d001      	beq.n	8006a16 <_strtod_l+0x16e>
 8006a12:	2a45      	cmp	r2, #69	@ 0x45
 8006a14:	d114      	bne.n	8006a40 <_strtod_l+0x198>
 8006a16:	b91d      	cbnz	r5, 8006a20 <_strtod_l+0x178>
 8006a18:	9a08      	ldr	r2, [sp, #32]
 8006a1a:	4302      	orrs	r2, r0
 8006a1c:	d096      	beq.n	800694c <_strtod_l+0xa4>
 8006a1e:	2500      	movs	r5, #0
 8006a20:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006a22:	1c62      	adds	r2, r4, #1
 8006a24:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a26:	7862      	ldrb	r2, [r4, #1]
 8006a28:	2a2b      	cmp	r2, #43	@ 0x2b
 8006a2a:	d07a      	beq.n	8006b22 <_strtod_l+0x27a>
 8006a2c:	2a2d      	cmp	r2, #45	@ 0x2d
 8006a2e:	d07e      	beq.n	8006b2e <_strtod_l+0x286>
 8006a30:	f04f 0c00 	mov.w	ip, #0
 8006a34:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006a38:	2909      	cmp	r1, #9
 8006a3a:	f240 8085 	bls.w	8006b48 <_strtod_l+0x2a0>
 8006a3e:	9419      	str	r4, [sp, #100]	@ 0x64
 8006a40:	f04f 0800 	mov.w	r8, #0
 8006a44:	e0a5      	b.n	8006b92 <_strtod_l+0x2ea>
 8006a46:	2300      	movs	r3, #0
 8006a48:	e7c8      	b.n	80069dc <_strtod_l+0x134>
 8006a4a:	f1b9 0f08 	cmp.w	r9, #8
 8006a4e:	bfd8      	it	le
 8006a50:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006a52:	f100 0001 	add.w	r0, r0, #1
 8006a56:	bfd6      	itet	le
 8006a58:	fb02 3301 	mlale	r3, r2, r1, r3
 8006a5c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006a60:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006a62:	f109 0901 	add.w	r9, r9, #1
 8006a66:	9019      	str	r0, [sp, #100]	@ 0x64
 8006a68:	e7bf      	b.n	80069ea <_strtod_l+0x142>
 8006a6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a6c:	1c5a      	adds	r2, r3, #1
 8006a6e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a70:	785a      	ldrb	r2, [r3, #1]
 8006a72:	f1b9 0f00 	cmp.w	r9, #0
 8006a76:	d03b      	beq.n	8006af0 <_strtod_l+0x248>
 8006a78:	464d      	mov	r5, r9
 8006a7a:	900a      	str	r0, [sp, #40]	@ 0x28
 8006a7c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006a80:	2b09      	cmp	r3, #9
 8006a82:	d912      	bls.n	8006aaa <_strtod_l+0x202>
 8006a84:	2301      	movs	r3, #1
 8006a86:	e7c2      	b.n	8006a0e <_strtod_l+0x166>
 8006a88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a8a:	3001      	adds	r0, #1
 8006a8c:	1c5a      	adds	r2, r3, #1
 8006a8e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a90:	785a      	ldrb	r2, [r3, #1]
 8006a92:	2a30      	cmp	r2, #48	@ 0x30
 8006a94:	d0f8      	beq.n	8006a88 <_strtod_l+0x1e0>
 8006a96:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006a9a:	2b08      	cmp	r3, #8
 8006a9c:	f200 84c8 	bhi.w	8007430 <_strtod_l+0xb88>
 8006aa0:	900a      	str	r0, [sp, #40]	@ 0x28
 8006aa2:	2000      	movs	r0, #0
 8006aa4:	4605      	mov	r5, r0
 8006aa6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006aa8:	930c      	str	r3, [sp, #48]	@ 0x30
 8006aaa:	3a30      	subs	r2, #48	@ 0x30
 8006aac:	f100 0301 	add.w	r3, r0, #1
 8006ab0:	d018      	beq.n	8006ae4 <_strtod_l+0x23c>
 8006ab2:	462e      	mov	r6, r5
 8006ab4:	f04f 0e0a 	mov.w	lr, #10
 8006ab8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006aba:	4419      	add	r1, r3
 8006abc:	910a      	str	r1, [sp, #40]	@ 0x28
 8006abe:	1c71      	adds	r1, r6, #1
 8006ac0:	eba1 0c05 	sub.w	ip, r1, r5
 8006ac4:	4563      	cmp	r3, ip
 8006ac6:	dc15      	bgt.n	8006af4 <_strtod_l+0x24c>
 8006ac8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006acc:	182b      	adds	r3, r5, r0
 8006ace:	2b08      	cmp	r3, #8
 8006ad0:	f105 0501 	add.w	r5, r5, #1
 8006ad4:	4405      	add	r5, r0
 8006ad6:	dc1a      	bgt.n	8006b0e <_strtod_l+0x266>
 8006ad8:	230a      	movs	r3, #10
 8006ada:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006adc:	fb03 2301 	mla	r3, r3, r1, r2
 8006ae0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	1c51      	adds	r1, r2, #1
 8006aea:	9119      	str	r1, [sp, #100]	@ 0x64
 8006aec:	7852      	ldrb	r2, [r2, #1]
 8006aee:	e7c5      	b.n	8006a7c <_strtod_l+0x1d4>
 8006af0:	4648      	mov	r0, r9
 8006af2:	e7ce      	b.n	8006a92 <_strtod_l+0x1ea>
 8006af4:	2e08      	cmp	r6, #8
 8006af6:	dc05      	bgt.n	8006b04 <_strtod_l+0x25c>
 8006af8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006afa:	fb0e f606 	mul.w	r6, lr, r6
 8006afe:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006b00:	460e      	mov	r6, r1
 8006b02:	e7dc      	b.n	8006abe <_strtod_l+0x216>
 8006b04:	2910      	cmp	r1, #16
 8006b06:	bfd8      	it	le
 8006b08:	fb0e f707 	mulle.w	r7, lr, r7
 8006b0c:	e7f8      	b.n	8006b00 <_strtod_l+0x258>
 8006b0e:	2b0f      	cmp	r3, #15
 8006b10:	bfdc      	itt	le
 8006b12:	230a      	movle	r3, #10
 8006b14:	fb03 2707 	mlale	r7, r3, r7, r2
 8006b18:	e7e3      	b.n	8006ae2 <_strtod_l+0x23a>
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b1e:	2301      	movs	r3, #1
 8006b20:	e77a      	b.n	8006a18 <_strtod_l+0x170>
 8006b22:	f04f 0c00 	mov.w	ip, #0
 8006b26:	1ca2      	adds	r2, r4, #2
 8006b28:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b2a:	78a2      	ldrb	r2, [r4, #2]
 8006b2c:	e782      	b.n	8006a34 <_strtod_l+0x18c>
 8006b2e:	f04f 0c01 	mov.w	ip, #1
 8006b32:	e7f8      	b.n	8006b26 <_strtod_l+0x27e>
 8006b34:	0800912c 	.word	0x0800912c
 8006b38:	7ff00000 	.word	0x7ff00000
 8006b3c:	08008f61 	.word	0x08008f61
 8006b40:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b42:	1c51      	adds	r1, r2, #1
 8006b44:	9119      	str	r1, [sp, #100]	@ 0x64
 8006b46:	7852      	ldrb	r2, [r2, #1]
 8006b48:	2a30      	cmp	r2, #48	@ 0x30
 8006b4a:	d0f9      	beq.n	8006b40 <_strtod_l+0x298>
 8006b4c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006b50:	2908      	cmp	r1, #8
 8006b52:	f63f af75 	bhi.w	8006a40 <_strtod_l+0x198>
 8006b56:	f04f 080a 	mov.w	r8, #10
 8006b5a:	3a30      	subs	r2, #48	@ 0x30
 8006b5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b60:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006b62:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b64:	1c56      	adds	r6, r2, #1
 8006b66:	9619      	str	r6, [sp, #100]	@ 0x64
 8006b68:	7852      	ldrb	r2, [r2, #1]
 8006b6a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006b6e:	f1be 0f09 	cmp.w	lr, #9
 8006b72:	d939      	bls.n	8006be8 <_strtod_l+0x340>
 8006b74:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006b76:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006b7a:	1a76      	subs	r6, r6, r1
 8006b7c:	2e08      	cmp	r6, #8
 8006b7e:	dc03      	bgt.n	8006b88 <_strtod_l+0x2e0>
 8006b80:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b82:	4588      	cmp	r8, r1
 8006b84:	bfa8      	it	ge
 8006b86:	4688      	movge	r8, r1
 8006b88:	f1bc 0f00 	cmp.w	ip, #0
 8006b8c:	d001      	beq.n	8006b92 <_strtod_l+0x2ea>
 8006b8e:	f1c8 0800 	rsb	r8, r8, #0
 8006b92:	2d00      	cmp	r5, #0
 8006b94:	d14e      	bne.n	8006c34 <_strtod_l+0x38c>
 8006b96:	9908      	ldr	r1, [sp, #32]
 8006b98:	4308      	orrs	r0, r1
 8006b9a:	f47f aebe 	bne.w	800691a <_strtod_l+0x72>
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	f47f aed4 	bne.w	800694c <_strtod_l+0xa4>
 8006ba4:	2a69      	cmp	r2, #105	@ 0x69
 8006ba6:	d028      	beq.n	8006bfa <_strtod_l+0x352>
 8006ba8:	dc25      	bgt.n	8006bf6 <_strtod_l+0x34e>
 8006baa:	2a49      	cmp	r2, #73	@ 0x49
 8006bac:	d025      	beq.n	8006bfa <_strtod_l+0x352>
 8006bae:	2a4e      	cmp	r2, #78	@ 0x4e
 8006bb0:	f47f aecc 	bne.w	800694c <_strtod_l+0xa4>
 8006bb4:	4999      	ldr	r1, [pc, #612]	@ (8006e1c <_strtod_l+0x574>)
 8006bb6:	a819      	add	r0, sp, #100	@ 0x64
 8006bb8:	f001 f9ce 	bl	8007f58 <__match>
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	f43f aec5 	beq.w	800694c <_strtod_l+0xa4>
 8006bc2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	2b28      	cmp	r3, #40	@ 0x28
 8006bc8:	d12e      	bne.n	8006c28 <_strtod_l+0x380>
 8006bca:	4995      	ldr	r1, [pc, #596]	@ (8006e20 <_strtod_l+0x578>)
 8006bcc:	aa1c      	add	r2, sp, #112	@ 0x70
 8006bce:	a819      	add	r0, sp, #100	@ 0x64
 8006bd0:	f001 f9d6 	bl	8007f80 <__hexnan>
 8006bd4:	2805      	cmp	r0, #5
 8006bd6:	d127      	bne.n	8006c28 <_strtod_l+0x380>
 8006bd8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006bda:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006bde:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006be2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006be6:	e698      	b.n	800691a <_strtod_l+0x72>
 8006be8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006bea:	fb08 2101 	mla	r1, r8, r1, r2
 8006bee:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006bf2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bf4:	e7b5      	b.n	8006b62 <_strtod_l+0x2ba>
 8006bf6:	2a6e      	cmp	r2, #110	@ 0x6e
 8006bf8:	e7da      	b.n	8006bb0 <_strtod_l+0x308>
 8006bfa:	498a      	ldr	r1, [pc, #552]	@ (8006e24 <_strtod_l+0x57c>)
 8006bfc:	a819      	add	r0, sp, #100	@ 0x64
 8006bfe:	f001 f9ab 	bl	8007f58 <__match>
 8006c02:	2800      	cmp	r0, #0
 8006c04:	f43f aea2 	beq.w	800694c <_strtod_l+0xa4>
 8006c08:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c0a:	4987      	ldr	r1, [pc, #540]	@ (8006e28 <_strtod_l+0x580>)
 8006c0c:	3b01      	subs	r3, #1
 8006c0e:	a819      	add	r0, sp, #100	@ 0x64
 8006c10:	9319      	str	r3, [sp, #100]	@ 0x64
 8006c12:	f001 f9a1 	bl	8007f58 <__match>
 8006c16:	b910      	cbnz	r0, 8006c1e <_strtod_l+0x376>
 8006c18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	9319      	str	r3, [sp, #100]	@ 0x64
 8006c1e:	f04f 0a00 	mov.w	sl, #0
 8006c22:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8006e2c <_strtod_l+0x584>
 8006c26:	e678      	b.n	800691a <_strtod_l+0x72>
 8006c28:	4881      	ldr	r0, [pc, #516]	@ (8006e30 <_strtod_l+0x588>)
 8006c2a:	f000 fed3 	bl	80079d4 <nan>
 8006c2e:	4682      	mov	sl, r0
 8006c30:	468b      	mov	fp, r1
 8006c32:	e672      	b.n	800691a <_strtod_l+0x72>
 8006c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c36:	f1b9 0f00 	cmp.w	r9, #0
 8006c3a:	bf08      	it	eq
 8006c3c:	46a9      	moveq	r9, r5
 8006c3e:	eba8 0303 	sub.w	r3, r8, r3
 8006c42:	2d10      	cmp	r5, #16
 8006c44:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006c46:	462c      	mov	r4, r5
 8006c48:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c4a:	bfa8      	it	ge
 8006c4c:	2410      	movge	r4, #16
 8006c4e:	f7f9 fbc9 	bl	80003e4 <__aeabi_ui2d>
 8006c52:	2d09      	cmp	r5, #9
 8006c54:	4682      	mov	sl, r0
 8006c56:	468b      	mov	fp, r1
 8006c58:	dc11      	bgt.n	8006c7e <_strtod_l+0x3d6>
 8006c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f43f ae5c 	beq.w	800691a <_strtod_l+0x72>
 8006c62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c64:	dd76      	ble.n	8006d54 <_strtod_l+0x4ac>
 8006c66:	2b16      	cmp	r3, #22
 8006c68:	dc5d      	bgt.n	8006d26 <_strtod_l+0x47e>
 8006c6a:	4972      	ldr	r1, [pc, #456]	@ (8006e34 <_strtod_l+0x58c>)
 8006c6c:	4652      	mov	r2, sl
 8006c6e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006c72:	465b      	mov	r3, fp
 8006c74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c78:	f7f9 fc2e 	bl	80004d8 <__aeabi_dmul>
 8006c7c:	e7d7      	b.n	8006c2e <_strtod_l+0x386>
 8006c7e:	4b6d      	ldr	r3, [pc, #436]	@ (8006e34 <_strtod_l+0x58c>)
 8006c80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c84:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006c88:	f7f9 fc26 	bl	80004d8 <__aeabi_dmul>
 8006c8c:	4682      	mov	sl, r0
 8006c8e:	4638      	mov	r0, r7
 8006c90:	468b      	mov	fp, r1
 8006c92:	f7f9 fba7 	bl	80003e4 <__aeabi_ui2d>
 8006c96:	4602      	mov	r2, r0
 8006c98:	460b      	mov	r3, r1
 8006c9a:	4650      	mov	r0, sl
 8006c9c:	4659      	mov	r1, fp
 8006c9e:	f7f9 fa65 	bl	800016c <__adddf3>
 8006ca2:	2d0f      	cmp	r5, #15
 8006ca4:	4682      	mov	sl, r0
 8006ca6:	468b      	mov	fp, r1
 8006ca8:	ddd7      	ble.n	8006c5a <_strtod_l+0x3b2>
 8006caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cac:	1b2c      	subs	r4, r5, r4
 8006cae:	441c      	add	r4, r3
 8006cb0:	2c00      	cmp	r4, #0
 8006cb2:	f340 8093 	ble.w	8006ddc <_strtod_l+0x534>
 8006cb6:	f014 030f 	ands.w	r3, r4, #15
 8006cba:	d00a      	beq.n	8006cd2 <_strtod_l+0x42a>
 8006cbc:	495d      	ldr	r1, [pc, #372]	@ (8006e34 <_strtod_l+0x58c>)
 8006cbe:	4652      	mov	r2, sl
 8006cc0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006cc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006cc8:	465b      	mov	r3, fp
 8006cca:	f7f9 fc05 	bl	80004d8 <__aeabi_dmul>
 8006cce:	4682      	mov	sl, r0
 8006cd0:	468b      	mov	fp, r1
 8006cd2:	f034 040f 	bics.w	r4, r4, #15
 8006cd6:	d073      	beq.n	8006dc0 <_strtod_l+0x518>
 8006cd8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006cdc:	dd49      	ble.n	8006d72 <_strtod_l+0x4ca>
 8006cde:	2400      	movs	r4, #0
 8006ce0:	46a0      	mov	r8, r4
 8006ce2:	46a1      	mov	r9, r4
 8006ce4:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006ce6:	2322      	movs	r3, #34	@ 0x22
 8006ce8:	f04f 0a00 	mov.w	sl, #0
 8006cec:	9a05      	ldr	r2, [sp, #20]
 8006cee:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8006e2c <_strtod_l+0x584>
 8006cf2:	6013      	str	r3, [r2, #0]
 8006cf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	f43f ae0f 	beq.w	800691a <_strtod_l+0x72>
 8006cfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006cfe:	9805      	ldr	r0, [sp, #20]
 8006d00:	f7ff f950 	bl	8005fa4 <_Bfree>
 8006d04:	4649      	mov	r1, r9
 8006d06:	9805      	ldr	r0, [sp, #20]
 8006d08:	f7ff f94c 	bl	8005fa4 <_Bfree>
 8006d0c:	4641      	mov	r1, r8
 8006d0e:	9805      	ldr	r0, [sp, #20]
 8006d10:	f7ff f948 	bl	8005fa4 <_Bfree>
 8006d14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d16:	9805      	ldr	r0, [sp, #20]
 8006d18:	f7ff f944 	bl	8005fa4 <_Bfree>
 8006d1c:	4621      	mov	r1, r4
 8006d1e:	9805      	ldr	r0, [sp, #20]
 8006d20:	f7ff f940 	bl	8005fa4 <_Bfree>
 8006d24:	e5f9      	b.n	800691a <_strtod_l+0x72>
 8006d26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d28:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	dbbc      	blt.n	8006caa <_strtod_l+0x402>
 8006d30:	4c40      	ldr	r4, [pc, #256]	@ (8006e34 <_strtod_l+0x58c>)
 8006d32:	f1c5 050f 	rsb	r5, r5, #15
 8006d36:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006d3a:	4652      	mov	r2, sl
 8006d3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d40:	465b      	mov	r3, fp
 8006d42:	f7f9 fbc9 	bl	80004d8 <__aeabi_dmul>
 8006d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d48:	1b5d      	subs	r5, r3, r5
 8006d4a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006d4e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006d52:	e791      	b.n	8006c78 <_strtod_l+0x3d0>
 8006d54:	3316      	adds	r3, #22
 8006d56:	dba8      	blt.n	8006caa <_strtod_l+0x402>
 8006d58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d5a:	4650      	mov	r0, sl
 8006d5c:	eba3 0808 	sub.w	r8, r3, r8
 8006d60:	4b34      	ldr	r3, [pc, #208]	@ (8006e34 <_strtod_l+0x58c>)
 8006d62:	4659      	mov	r1, fp
 8006d64:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006d68:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006d6c:	f7f9 fcde 	bl	800072c <__aeabi_ddiv>
 8006d70:	e75d      	b.n	8006c2e <_strtod_l+0x386>
 8006d72:	2300      	movs	r3, #0
 8006d74:	4650      	mov	r0, sl
 8006d76:	4659      	mov	r1, fp
 8006d78:	461e      	mov	r6, r3
 8006d7a:	4f2f      	ldr	r7, [pc, #188]	@ (8006e38 <_strtod_l+0x590>)
 8006d7c:	1124      	asrs	r4, r4, #4
 8006d7e:	2c01      	cmp	r4, #1
 8006d80:	dc21      	bgt.n	8006dc6 <_strtod_l+0x51e>
 8006d82:	b10b      	cbz	r3, 8006d88 <_strtod_l+0x4e0>
 8006d84:	4682      	mov	sl, r0
 8006d86:	468b      	mov	fp, r1
 8006d88:	492b      	ldr	r1, [pc, #172]	@ (8006e38 <_strtod_l+0x590>)
 8006d8a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006d8e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006d92:	4652      	mov	r2, sl
 8006d94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d98:	465b      	mov	r3, fp
 8006d9a:	f7f9 fb9d 	bl	80004d8 <__aeabi_dmul>
 8006d9e:	4b23      	ldr	r3, [pc, #140]	@ (8006e2c <_strtod_l+0x584>)
 8006da0:	460a      	mov	r2, r1
 8006da2:	400b      	ands	r3, r1
 8006da4:	4925      	ldr	r1, [pc, #148]	@ (8006e3c <_strtod_l+0x594>)
 8006da6:	4682      	mov	sl, r0
 8006da8:	428b      	cmp	r3, r1
 8006daa:	d898      	bhi.n	8006cde <_strtod_l+0x436>
 8006dac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006db0:	428b      	cmp	r3, r1
 8006db2:	bf86      	itte	hi
 8006db4:	f04f 3aff 	movhi.w	sl, #4294967295
 8006db8:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8006e40 <_strtod_l+0x598>
 8006dbc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	9308      	str	r3, [sp, #32]
 8006dc4:	e076      	b.n	8006eb4 <_strtod_l+0x60c>
 8006dc6:	07e2      	lsls	r2, r4, #31
 8006dc8:	d504      	bpl.n	8006dd4 <_strtod_l+0x52c>
 8006dca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dce:	f7f9 fb83 	bl	80004d8 <__aeabi_dmul>
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	3601      	adds	r6, #1
 8006dd6:	1064      	asrs	r4, r4, #1
 8006dd8:	3708      	adds	r7, #8
 8006dda:	e7d0      	b.n	8006d7e <_strtod_l+0x4d6>
 8006ddc:	d0f0      	beq.n	8006dc0 <_strtod_l+0x518>
 8006dde:	4264      	negs	r4, r4
 8006de0:	f014 020f 	ands.w	r2, r4, #15
 8006de4:	d00a      	beq.n	8006dfc <_strtod_l+0x554>
 8006de6:	4b13      	ldr	r3, [pc, #76]	@ (8006e34 <_strtod_l+0x58c>)
 8006de8:	4650      	mov	r0, sl
 8006dea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dee:	4659      	mov	r1, fp
 8006df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df4:	f7f9 fc9a 	bl	800072c <__aeabi_ddiv>
 8006df8:	4682      	mov	sl, r0
 8006dfa:	468b      	mov	fp, r1
 8006dfc:	1124      	asrs	r4, r4, #4
 8006dfe:	d0df      	beq.n	8006dc0 <_strtod_l+0x518>
 8006e00:	2c1f      	cmp	r4, #31
 8006e02:	dd1f      	ble.n	8006e44 <_strtod_l+0x59c>
 8006e04:	2400      	movs	r4, #0
 8006e06:	46a0      	mov	r8, r4
 8006e08:	46a1      	mov	r9, r4
 8006e0a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e0c:	2322      	movs	r3, #34	@ 0x22
 8006e0e:	9a05      	ldr	r2, [sp, #20]
 8006e10:	f04f 0a00 	mov.w	sl, #0
 8006e14:	f04f 0b00 	mov.w	fp, #0
 8006e18:	6013      	str	r3, [r2, #0]
 8006e1a:	e76b      	b.n	8006cf4 <_strtod_l+0x44c>
 8006e1c:	08008e4f 	.word	0x08008e4f
 8006e20:	08009118 	.word	0x08009118
 8006e24:	08008e47 	.word	0x08008e47
 8006e28:	08008e7e 	.word	0x08008e7e
 8006e2c:	7ff00000 	.word	0x7ff00000
 8006e30:	08008fb7 	.word	0x08008fb7
 8006e34:	08009050 	.word	0x08009050
 8006e38:	08009028 	.word	0x08009028
 8006e3c:	7ca00000 	.word	0x7ca00000
 8006e40:	7fefffff 	.word	0x7fefffff
 8006e44:	f014 0310 	ands.w	r3, r4, #16
 8006e48:	bf18      	it	ne
 8006e4a:	236a      	movne	r3, #106	@ 0x6a
 8006e4c:	4650      	mov	r0, sl
 8006e4e:	9308      	str	r3, [sp, #32]
 8006e50:	4659      	mov	r1, fp
 8006e52:	2300      	movs	r3, #0
 8006e54:	4e77      	ldr	r6, [pc, #476]	@ (8007034 <_strtod_l+0x78c>)
 8006e56:	07e7      	lsls	r7, r4, #31
 8006e58:	d504      	bpl.n	8006e64 <_strtod_l+0x5bc>
 8006e5a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e5e:	f7f9 fb3b 	bl	80004d8 <__aeabi_dmul>
 8006e62:	2301      	movs	r3, #1
 8006e64:	1064      	asrs	r4, r4, #1
 8006e66:	f106 0608 	add.w	r6, r6, #8
 8006e6a:	d1f4      	bne.n	8006e56 <_strtod_l+0x5ae>
 8006e6c:	b10b      	cbz	r3, 8006e72 <_strtod_l+0x5ca>
 8006e6e:	4682      	mov	sl, r0
 8006e70:	468b      	mov	fp, r1
 8006e72:	9b08      	ldr	r3, [sp, #32]
 8006e74:	b1b3      	cbz	r3, 8006ea4 <_strtod_l+0x5fc>
 8006e76:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006e7a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	4659      	mov	r1, fp
 8006e82:	dd0f      	ble.n	8006ea4 <_strtod_l+0x5fc>
 8006e84:	2b1f      	cmp	r3, #31
 8006e86:	dd58      	ble.n	8006f3a <_strtod_l+0x692>
 8006e88:	2b34      	cmp	r3, #52	@ 0x34
 8006e8a:	bfd8      	it	le
 8006e8c:	f04f 33ff 	movle.w	r3, #4294967295
 8006e90:	f04f 0a00 	mov.w	sl, #0
 8006e94:	bfcf      	iteee	gt
 8006e96:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006e9a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006e9e:	4093      	lslle	r3, r2
 8006ea0:	ea03 0b01 	andle.w	fp, r3, r1
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	4650      	mov	r0, sl
 8006eaa:	4659      	mov	r1, fp
 8006eac:	f7f9 fd7c 	bl	80009a8 <__aeabi_dcmpeq>
 8006eb0:	2800      	cmp	r0, #0
 8006eb2:	d1a7      	bne.n	8006e04 <_strtod_l+0x55c>
 8006eb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006eb6:	464a      	mov	r2, r9
 8006eb8:	9300      	str	r3, [sp, #0]
 8006eba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006ebc:	462b      	mov	r3, r5
 8006ebe:	9805      	ldr	r0, [sp, #20]
 8006ec0:	f7ff f8d8 	bl	8006074 <__s2b>
 8006ec4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006ec6:	2800      	cmp	r0, #0
 8006ec8:	f43f af09 	beq.w	8006cde <_strtod_l+0x436>
 8006ecc:	2400      	movs	r4, #0
 8006ece:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ed0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ed2:	2a00      	cmp	r2, #0
 8006ed4:	eba3 0308 	sub.w	r3, r3, r8
 8006ed8:	bfa8      	it	ge
 8006eda:	2300      	movge	r3, #0
 8006edc:	46a0      	mov	r8, r4
 8006ede:	9312      	str	r3, [sp, #72]	@ 0x48
 8006ee0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006ee4:	9316      	str	r3, [sp, #88]	@ 0x58
 8006ee6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ee8:	9805      	ldr	r0, [sp, #20]
 8006eea:	6859      	ldr	r1, [r3, #4]
 8006eec:	f7ff f81a 	bl	8005f24 <_Balloc>
 8006ef0:	4681      	mov	r9, r0
 8006ef2:	2800      	cmp	r0, #0
 8006ef4:	f43f aef7 	beq.w	8006ce6 <_strtod_l+0x43e>
 8006ef8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006efa:	300c      	adds	r0, #12
 8006efc:	691a      	ldr	r2, [r3, #16]
 8006efe:	f103 010c 	add.w	r1, r3, #12
 8006f02:	3202      	adds	r2, #2
 8006f04:	0092      	lsls	r2, r2, #2
 8006f06:	f7fe f8a0 	bl	800504a <memcpy>
 8006f0a:	ab1c      	add	r3, sp, #112	@ 0x70
 8006f0c:	9301      	str	r3, [sp, #4]
 8006f0e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006f10:	9300      	str	r3, [sp, #0]
 8006f12:	4652      	mov	r2, sl
 8006f14:	465b      	mov	r3, fp
 8006f16:	9805      	ldr	r0, [sp, #20]
 8006f18:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006f1c:	f7ff fbd6 	bl	80066cc <__d2b>
 8006f20:	901a      	str	r0, [sp, #104]	@ 0x68
 8006f22:	2800      	cmp	r0, #0
 8006f24:	f43f aedf 	beq.w	8006ce6 <_strtod_l+0x43e>
 8006f28:	2101      	movs	r1, #1
 8006f2a:	9805      	ldr	r0, [sp, #20]
 8006f2c:	f7ff f938 	bl	80061a0 <__i2b>
 8006f30:	4680      	mov	r8, r0
 8006f32:	b948      	cbnz	r0, 8006f48 <_strtod_l+0x6a0>
 8006f34:	f04f 0800 	mov.w	r8, #0
 8006f38:	e6d5      	b.n	8006ce6 <_strtod_l+0x43e>
 8006f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8006f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f42:	ea03 0a0a 	and.w	sl, r3, sl
 8006f46:	e7ad      	b.n	8006ea4 <_strtod_l+0x5fc>
 8006f48:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006f4a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006f4c:	2d00      	cmp	r5, #0
 8006f4e:	bfab      	itete	ge
 8006f50:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006f52:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006f54:	18ef      	addge	r7, r5, r3
 8006f56:	1b5e      	sublt	r6, r3, r5
 8006f58:	9b08      	ldr	r3, [sp, #32]
 8006f5a:	bfa8      	it	ge
 8006f5c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006f5e:	eba5 0503 	sub.w	r5, r5, r3
 8006f62:	4415      	add	r5, r2
 8006f64:	4b34      	ldr	r3, [pc, #208]	@ (8007038 <_strtod_l+0x790>)
 8006f66:	f105 35ff 	add.w	r5, r5, #4294967295
 8006f6a:	bfb8      	it	lt
 8006f6c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006f6e:	429d      	cmp	r5, r3
 8006f70:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006f74:	da50      	bge.n	8007018 <_strtod_l+0x770>
 8006f76:	1b5b      	subs	r3, r3, r5
 8006f78:	2b1f      	cmp	r3, #31
 8006f7a:	f04f 0101 	mov.w	r1, #1
 8006f7e:	eba2 0203 	sub.w	r2, r2, r3
 8006f82:	dc3d      	bgt.n	8007000 <_strtod_l+0x758>
 8006f84:	fa01 f303 	lsl.w	r3, r1, r3
 8006f88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	9310      	str	r3, [sp, #64]	@ 0x40
 8006f8e:	18bd      	adds	r5, r7, r2
 8006f90:	9b08      	ldr	r3, [sp, #32]
 8006f92:	42af      	cmp	r7, r5
 8006f94:	4416      	add	r6, r2
 8006f96:	441e      	add	r6, r3
 8006f98:	463b      	mov	r3, r7
 8006f9a:	bfa8      	it	ge
 8006f9c:	462b      	movge	r3, r5
 8006f9e:	42b3      	cmp	r3, r6
 8006fa0:	bfa8      	it	ge
 8006fa2:	4633      	movge	r3, r6
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	bfc2      	ittt	gt
 8006fa8:	1aed      	subgt	r5, r5, r3
 8006faa:	1af6      	subgt	r6, r6, r3
 8006fac:	1aff      	subgt	r7, r7, r3
 8006fae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	dd16      	ble.n	8006fe2 <_strtod_l+0x73a>
 8006fb4:	4641      	mov	r1, r8
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	9805      	ldr	r0, [sp, #20]
 8006fba:	f7ff f9a9 	bl	8006310 <__pow5mult>
 8006fbe:	4680      	mov	r8, r0
 8006fc0:	2800      	cmp	r0, #0
 8006fc2:	d0b7      	beq.n	8006f34 <_strtod_l+0x68c>
 8006fc4:	4601      	mov	r1, r0
 8006fc6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006fc8:	9805      	ldr	r0, [sp, #20]
 8006fca:	f7ff f8ff 	bl	80061cc <__multiply>
 8006fce:	900a      	str	r0, [sp, #40]	@ 0x28
 8006fd0:	2800      	cmp	r0, #0
 8006fd2:	f43f ae88 	beq.w	8006ce6 <_strtod_l+0x43e>
 8006fd6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006fd8:	9805      	ldr	r0, [sp, #20]
 8006fda:	f7fe ffe3 	bl	8005fa4 <_Bfree>
 8006fde:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fe0:	931a      	str	r3, [sp, #104]	@ 0x68
 8006fe2:	2d00      	cmp	r5, #0
 8006fe4:	dc1d      	bgt.n	8007022 <_strtod_l+0x77a>
 8006fe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	dd27      	ble.n	800703c <_strtod_l+0x794>
 8006fec:	4649      	mov	r1, r9
 8006fee:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006ff0:	9805      	ldr	r0, [sp, #20]
 8006ff2:	f7ff f98d 	bl	8006310 <__pow5mult>
 8006ff6:	4681      	mov	r9, r0
 8006ff8:	bb00      	cbnz	r0, 800703c <_strtod_l+0x794>
 8006ffa:	f04f 0900 	mov.w	r9, #0
 8006ffe:	e672      	b.n	8006ce6 <_strtod_l+0x43e>
 8007000:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007004:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007008:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800700c:	35e2      	adds	r5, #226	@ 0xe2
 800700e:	fa01 f305 	lsl.w	r3, r1, r5
 8007012:	9310      	str	r3, [sp, #64]	@ 0x40
 8007014:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007016:	e7ba      	b.n	8006f8e <_strtod_l+0x6e6>
 8007018:	2300      	movs	r3, #0
 800701a:	9310      	str	r3, [sp, #64]	@ 0x40
 800701c:	2301      	movs	r3, #1
 800701e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007020:	e7b5      	b.n	8006f8e <_strtod_l+0x6e6>
 8007022:	462a      	mov	r2, r5
 8007024:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007026:	9805      	ldr	r0, [sp, #20]
 8007028:	f7ff f9cc 	bl	80063c4 <__lshift>
 800702c:	901a      	str	r0, [sp, #104]	@ 0x68
 800702e:	2800      	cmp	r0, #0
 8007030:	d1d9      	bne.n	8006fe6 <_strtod_l+0x73e>
 8007032:	e658      	b.n	8006ce6 <_strtod_l+0x43e>
 8007034:	08009140 	.word	0x08009140
 8007038:	fffffc02 	.word	0xfffffc02
 800703c:	2e00      	cmp	r6, #0
 800703e:	dd07      	ble.n	8007050 <_strtod_l+0x7a8>
 8007040:	4649      	mov	r1, r9
 8007042:	4632      	mov	r2, r6
 8007044:	9805      	ldr	r0, [sp, #20]
 8007046:	f7ff f9bd 	bl	80063c4 <__lshift>
 800704a:	4681      	mov	r9, r0
 800704c:	2800      	cmp	r0, #0
 800704e:	d0d4      	beq.n	8006ffa <_strtod_l+0x752>
 8007050:	2f00      	cmp	r7, #0
 8007052:	dd08      	ble.n	8007066 <_strtod_l+0x7be>
 8007054:	4641      	mov	r1, r8
 8007056:	463a      	mov	r2, r7
 8007058:	9805      	ldr	r0, [sp, #20]
 800705a:	f7ff f9b3 	bl	80063c4 <__lshift>
 800705e:	4680      	mov	r8, r0
 8007060:	2800      	cmp	r0, #0
 8007062:	f43f ae40 	beq.w	8006ce6 <_strtod_l+0x43e>
 8007066:	464a      	mov	r2, r9
 8007068:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800706a:	9805      	ldr	r0, [sp, #20]
 800706c:	f7ff fa32 	bl	80064d4 <__mdiff>
 8007070:	4604      	mov	r4, r0
 8007072:	2800      	cmp	r0, #0
 8007074:	f43f ae37 	beq.w	8006ce6 <_strtod_l+0x43e>
 8007078:	68c3      	ldr	r3, [r0, #12]
 800707a:	4641      	mov	r1, r8
 800707c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800707e:	2300      	movs	r3, #0
 8007080:	60c3      	str	r3, [r0, #12]
 8007082:	f7ff fa0b 	bl	800649c <__mcmp>
 8007086:	2800      	cmp	r0, #0
 8007088:	da3d      	bge.n	8007106 <_strtod_l+0x85e>
 800708a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800708c:	ea53 030a 	orrs.w	r3, r3, sl
 8007090:	d163      	bne.n	800715a <_strtod_l+0x8b2>
 8007092:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007096:	2b00      	cmp	r3, #0
 8007098:	d15f      	bne.n	800715a <_strtod_l+0x8b2>
 800709a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800709e:	0d1b      	lsrs	r3, r3, #20
 80070a0:	051b      	lsls	r3, r3, #20
 80070a2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80070a6:	d958      	bls.n	800715a <_strtod_l+0x8b2>
 80070a8:	6963      	ldr	r3, [r4, #20]
 80070aa:	b913      	cbnz	r3, 80070b2 <_strtod_l+0x80a>
 80070ac:	6923      	ldr	r3, [r4, #16]
 80070ae:	2b01      	cmp	r3, #1
 80070b0:	dd53      	ble.n	800715a <_strtod_l+0x8b2>
 80070b2:	4621      	mov	r1, r4
 80070b4:	2201      	movs	r2, #1
 80070b6:	9805      	ldr	r0, [sp, #20]
 80070b8:	f7ff f984 	bl	80063c4 <__lshift>
 80070bc:	4641      	mov	r1, r8
 80070be:	4604      	mov	r4, r0
 80070c0:	f7ff f9ec 	bl	800649c <__mcmp>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	dd48      	ble.n	800715a <_strtod_l+0x8b2>
 80070c8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80070cc:	9a08      	ldr	r2, [sp, #32]
 80070ce:	0d1b      	lsrs	r3, r3, #20
 80070d0:	051b      	lsls	r3, r3, #20
 80070d2:	2a00      	cmp	r2, #0
 80070d4:	d062      	beq.n	800719c <_strtod_l+0x8f4>
 80070d6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80070da:	d85f      	bhi.n	800719c <_strtod_l+0x8f4>
 80070dc:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80070e0:	f67f ae94 	bls.w	8006e0c <_strtod_l+0x564>
 80070e4:	4650      	mov	r0, sl
 80070e6:	4659      	mov	r1, fp
 80070e8:	4ba3      	ldr	r3, [pc, #652]	@ (8007378 <_strtod_l+0xad0>)
 80070ea:	2200      	movs	r2, #0
 80070ec:	f7f9 f9f4 	bl	80004d8 <__aeabi_dmul>
 80070f0:	4ba2      	ldr	r3, [pc, #648]	@ (800737c <_strtod_l+0xad4>)
 80070f2:	4682      	mov	sl, r0
 80070f4:	400b      	ands	r3, r1
 80070f6:	468b      	mov	fp, r1
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f47f adff 	bne.w	8006cfc <_strtod_l+0x454>
 80070fe:	2322      	movs	r3, #34	@ 0x22
 8007100:	9a05      	ldr	r2, [sp, #20]
 8007102:	6013      	str	r3, [r2, #0]
 8007104:	e5fa      	b.n	8006cfc <_strtod_l+0x454>
 8007106:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800710a:	d165      	bne.n	80071d8 <_strtod_l+0x930>
 800710c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800710e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007112:	b35a      	cbz	r2, 800716c <_strtod_l+0x8c4>
 8007114:	4a9a      	ldr	r2, [pc, #616]	@ (8007380 <_strtod_l+0xad8>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d12b      	bne.n	8007172 <_strtod_l+0x8ca>
 800711a:	9b08      	ldr	r3, [sp, #32]
 800711c:	4651      	mov	r1, sl
 800711e:	b303      	cbz	r3, 8007162 <_strtod_l+0x8ba>
 8007120:	465a      	mov	r2, fp
 8007122:	4b96      	ldr	r3, [pc, #600]	@ (800737c <_strtod_l+0xad4>)
 8007124:	4013      	ands	r3, r2
 8007126:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800712a:	f04f 32ff 	mov.w	r2, #4294967295
 800712e:	d81b      	bhi.n	8007168 <_strtod_l+0x8c0>
 8007130:	0d1b      	lsrs	r3, r3, #20
 8007132:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007136:	fa02 f303 	lsl.w	r3, r2, r3
 800713a:	4299      	cmp	r1, r3
 800713c:	d119      	bne.n	8007172 <_strtod_l+0x8ca>
 800713e:	4b91      	ldr	r3, [pc, #580]	@ (8007384 <_strtod_l+0xadc>)
 8007140:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007142:	429a      	cmp	r2, r3
 8007144:	d102      	bne.n	800714c <_strtod_l+0x8a4>
 8007146:	3101      	adds	r1, #1
 8007148:	f43f adcd 	beq.w	8006ce6 <_strtod_l+0x43e>
 800714c:	f04f 0a00 	mov.w	sl, #0
 8007150:	4b8a      	ldr	r3, [pc, #552]	@ (800737c <_strtod_l+0xad4>)
 8007152:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007154:	401a      	ands	r2, r3
 8007156:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800715a:	9b08      	ldr	r3, [sp, #32]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1c1      	bne.n	80070e4 <_strtod_l+0x83c>
 8007160:	e5cc      	b.n	8006cfc <_strtod_l+0x454>
 8007162:	f04f 33ff 	mov.w	r3, #4294967295
 8007166:	e7e8      	b.n	800713a <_strtod_l+0x892>
 8007168:	4613      	mov	r3, r2
 800716a:	e7e6      	b.n	800713a <_strtod_l+0x892>
 800716c:	ea53 030a 	orrs.w	r3, r3, sl
 8007170:	d0aa      	beq.n	80070c8 <_strtod_l+0x820>
 8007172:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007174:	b1db      	cbz	r3, 80071ae <_strtod_l+0x906>
 8007176:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007178:	4213      	tst	r3, r2
 800717a:	d0ee      	beq.n	800715a <_strtod_l+0x8b2>
 800717c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800717e:	4650      	mov	r0, sl
 8007180:	4659      	mov	r1, fp
 8007182:	9a08      	ldr	r2, [sp, #32]
 8007184:	b1bb      	cbz	r3, 80071b6 <_strtod_l+0x90e>
 8007186:	f7ff fb6d 	bl	8006864 <sulp>
 800718a:	4602      	mov	r2, r0
 800718c:	460b      	mov	r3, r1
 800718e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007192:	f7f8 ffeb 	bl	800016c <__adddf3>
 8007196:	4682      	mov	sl, r0
 8007198:	468b      	mov	fp, r1
 800719a:	e7de      	b.n	800715a <_strtod_l+0x8b2>
 800719c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80071a0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80071a4:	f04f 3aff 	mov.w	sl, #4294967295
 80071a8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80071ac:	e7d5      	b.n	800715a <_strtod_l+0x8b2>
 80071ae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80071b0:	ea13 0f0a 	tst.w	r3, sl
 80071b4:	e7e1      	b.n	800717a <_strtod_l+0x8d2>
 80071b6:	f7ff fb55 	bl	8006864 <sulp>
 80071ba:	4602      	mov	r2, r0
 80071bc:	460b      	mov	r3, r1
 80071be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80071c2:	f7f8 ffd1 	bl	8000168 <__aeabi_dsub>
 80071c6:	2200      	movs	r2, #0
 80071c8:	2300      	movs	r3, #0
 80071ca:	4682      	mov	sl, r0
 80071cc:	468b      	mov	fp, r1
 80071ce:	f7f9 fbeb 	bl	80009a8 <__aeabi_dcmpeq>
 80071d2:	2800      	cmp	r0, #0
 80071d4:	d0c1      	beq.n	800715a <_strtod_l+0x8b2>
 80071d6:	e619      	b.n	8006e0c <_strtod_l+0x564>
 80071d8:	4641      	mov	r1, r8
 80071da:	4620      	mov	r0, r4
 80071dc:	f7ff face 	bl	800677c <__ratio>
 80071e0:	2200      	movs	r2, #0
 80071e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80071e6:	4606      	mov	r6, r0
 80071e8:	460f      	mov	r7, r1
 80071ea:	f7f9 fbf1 	bl	80009d0 <__aeabi_dcmple>
 80071ee:	2800      	cmp	r0, #0
 80071f0:	d06d      	beq.n	80072ce <_strtod_l+0xa26>
 80071f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d178      	bne.n	80072ea <_strtod_l+0xa42>
 80071f8:	f1ba 0f00 	cmp.w	sl, #0
 80071fc:	d156      	bne.n	80072ac <_strtod_l+0xa04>
 80071fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007200:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007204:	2b00      	cmp	r3, #0
 8007206:	d158      	bne.n	80072ba <_strtod_l+0xa12>
 8007208:	2200      	movs	r2, #0
 800720a:	4630      	mov	r0, r6
 800720c:	4639      	mov	r1, r7
 800720e:	4b5e      	ldr	r3, [pc, #376]	@ (8007388 <_strtod_l+0xae0>)
 8007210:	f7f9 fbd4 	bl	80009bc <__aeabi_dcmplt>
 8007214:	2800      	cmp	r0, #0
 8007216:	d157      	bne.n	80072c8 <_strtod_l+0xa20>
 8007218:	4630      	mov	r0, r6
 800721a:	4639      	mov	r1, r7
 800721c:	2200      	movs	r2, #0
 800721e:	4b5b      	ldr	r3, [pc, #364]	@ (800738c <_strtod_l+0xae4>)
 8007220:	f7f9 f95a 	bl	80004d8 <__aeabi_dmul>
 8007224:	4606      	mov	r6, r0
 8007226:	460f      	mov	r7, r1
 8007228:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800722c:	9606      	str	r6, [sp, #24]
 800722e:	9307      	str	r3, [sp, #28]
 8007230:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007234:	4d51      	ldr	r5, [pc, #324]	@ (800737c <_strtod_l+0xad4>)
 8007236:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800723a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800723c:	401d      	ands	r5, r3
 800723e:	4b54      	ldr	r3, [pc, #336]	@ (8007390 <_strtod_l+0xae8>)
 8007240:	429d      	cmp	r5, r3
 8007242:	f040 80ab 	bne.w	800739c <_strtod_l+0xaf4>
 8007246:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007248:	4650      	mov	r0, sl
 800724a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800724e:	4659      	mov	r1, fp
 8007250:	f7ff f9d4 	bl	80065fc <__ulp>
 8007254:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007258:	f7f9 f93e 	bl	80004d8 <__aeabi_dmul>
 800725c:	4652      	mov	r2, sl
 800725e:	465b      	mov	r3, fp
 8007260:	f7f8 ff84 	bl	800016c <__adddf3>
 8007264:	460b      	mov	r3, r1
 8007266:	4945      	ldr	r1, [pc, #276]	@ (800737c <_strtod_l+0xad4>)
 8007268:	4a4a      	ldr	r2, [pc, #296]	@ (8007394 <_strtod_l+0xaec>)
 800726a:	4019      	ands	r1, r3
 800726c:	4291      	cmp	r1, r2
 800726e:	4682      	mov	sl, r0
 8007270:	d942      	bls.n	80072f8 <_strtod_l+0xa50>
 8007272:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007274:	4b43      	ldr	r3, [pc, #268]	@ (8007384 <_strtod_l+0xadc>)
 8007276:	429a      	cmp	r2, r3
 8007278:	d103      	bne.n	8007282 <_strtod_l+0x9da>
 800727a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800727c:	3301      	adds	r3, #1
 800727e:	f43f ad32 	beq.w	8006ce6 <_strtod_l+0x43e>
 8007282:	f04f 3aff 	mov.w	sl, #4294967295
 8007286:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8007384 <_strtod_l+0xadc>
 800728a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800728c:	9805      	ldr	r0, [sp, #20]
 800728e:	f7fe fe89 	bl	8005fa4 <_Bfree>
 8007292:	4649      	mov	r1, r9
 8007294:	9805      	ldr	r0, [sp, #20]
 8007296:	f7fe fe85 	bl	8005fa4 <_Bfree>
 800729a:	4641      	mov	r1, r8
 800729c:	9805      	ldr	r0, [sp, #20]
 800729e:	f7fe fe81 	bl	8005fa4 <_Bfree>
 80072a2:	4621      	mov	r1, r4
 80072a4:	9805      	ldr	r0, [sp, #20]
 80072a6:	f7fe fe7d 	bl	8005fa4 <_Bfree>
 80072aa:	e61c      	b.n	8006ee6 <_strtod_l+0x63e>
 80072ac:	f1ba 0f01 	cmp.w	sl, #1
 80072b0:	d103      	bne.n	80072ba <_strtod_l+0xa12>
 80072b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f43f ada9 	beq.w	8006e0c <_strtod_l+0x564>
 80072ba:	2200      	movs	r2, #0
 80072bc:	4b36      	ldr	r3, [pc, #216]	@ (8007398 <_strtod_l+0xaf0>)
 80072be:	2600      	movs	r6, #0
 80072c0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80072c4:	4f30      	ldr	r7, [pc, #192]	@ (8007388 <_strtod_l+0xae0>)
 80072c6:	e7b3      	b.n	8007230 <_strtod_l+0x988>
 80072c8:	2600      	movs	r6, #0
 80072ca:	4f30      	ldr	r7, [pc, #192]	@ (800738c <_strtod_l+0xae4>)
 80072cc:	e7ac      	b.n	8007228 <_strtod_l+0x980>
 80072ce:	4630      	mov	r0, r6
 80072d0:	4639      	mov	r1, r7
 80072d2:	4b2e      	ldr	r3, [pc, #184]	@ (800738c <_strtod_l+0xae4>)
 80072d4:	2200      	movs	r2, #0
 80072d6:	f7f9 f8ff 	bl	80004d8 <__aeabi_dmul>
 80072da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072dc:	4606      	mov	r6, r0
 80072de:	460f      	mov	r7, r1
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d0a1      	beq.n	8007228 <_strtod_l+0x980>
 80072e4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80072e8:	e7a2      	b.n	8007230 <_strtod_l+0x988>
 80072ea:	2200      	movs	r2, #0
 80072ec:	4b26      	ldr	r3, [pc, #152]	@ (8007388 <_strtod_l+0xae0>)
 80072ee:	4616      	mov	r6, r2
 80072f0:	461f      	mov	r7, r3
 80072f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80072f6:	e79b      	b.n	8007230 <_strtod_l+0x988>
 80072f8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80072fc:	9b08      	ldr	r3, [sp, #32]
 80072fe:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1c1      	bne.n	800728a <_strtod_l+0x9e2>
 8007306:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800730a:	0d1b      	lsrs	r3, r3, #20
 800730c:	051b      	lsls	r3, r3, #20
 800730e:	429d      	cmp	r5, r3
 8007310:	d1bb      	bne.n	800728a <_strtod_l+0x9e2>
 8007312:	4630      	mov	r0, r6
 8007314:	4639      	mov	r1, r7
 8007316:	f7f9 fc27 	bl	8000b68 <__aeabi_d2lz>
 800731a:	f7f9 f8af 	bl	800047c <__aeabi_l2d>
 800731e:	4602      	mov	r2, r0
 8007320:	460b      	mov	r3, r1
 8007322:	4630      	mov	r0, r6
 8007324:	4639      	mov	r1, r7
 8007326:	f7f8 ff1f 	bl	8000168 <__aeabi_dsub>
 800732a:	460b      	mov	r3, r1
 800732c:	4602      	mov	r2, r0
 800732e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007332:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007336:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007338:	ea46 060a 	orr.w	r6, r6, sl
 800733c:	431e      	orrs	r6, r3
 800733e:	d06a      	beq.n	8007416 <_strtod_l+0xb6e>
 8007340:	a309      	add	r3, pc, #36	@ (adr r3, 8007368 <_strtod_l+0xac0>)
 8007342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007346:	f7f9 fb39 	bl	80009bc <__aeabi_dcmplt>
 800734a:	2800      	cmp	r0, #0
 800734c:	f47f acd6 	bne.w	8006cfc <_strtod_l+0x454>
 8007350:	a307      	add	r3, pc, #28	@ (adr r3, 8007370 <_strtod_l+0xac8>)
 8007352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007356:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800735a:	f7f9 fb4d 	bl	80009f8 <__aeabi_dcmpgt>
 800735e:	2800      	cmp	r0, #0
 8007360:	d093      	beq.n	800728a <_strtod_l+0x9e2>
 8007362:	e4cb      	b.n	8006cfc <_strtod_l+0x454>
 8007364:	f3af 8000 	nop.w
 8007368:	94a03595 	.word	0x94a03595
 800736c:	3fdfffff 	.word	0x3fdfffff
 8007370:	35afe535 	.word	0x35afe535
 8007374:	3fe00000 	.word	0x3fe00000
 8007378:	39500000 	.word	0x39500000
 800737c:	7ff00000 	.word	0x7ff00000
 8007380:	000fffff 	.word	0x000fffff
 8007384:	7fefffff 	.word	0x7fefffff
 8007388:	3ff00000 	.word	0x3ff00000
 800738c:	3fe00000 	.word	0x3fe00000
 8007390:	7fe00000 	.word	0x7fe00000
 8007394:	7c9fffff 	.word	0x7c9fffff
 8007398:	bff00000 	.word	0xbff00000
 800739c:	9b08      	ldr	r3, [sp, #32]
 800739e:	b323      	cbz	r3, 80073ea <_strtod_l+0xb42>
 80073a0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80073a4:	d821      	bhi.n	80073ea <_strtod_l+0xb42>
 80073a6:	a328      	add	r3, pc, #160	@ (adr r3, 8007448 <_strtod_l+0xba0>)
 80073a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ac:	4630      	mov	r0, r6
 80073ae:	4639      	mov	r1, r7
 80073b0:	f7f9 fb0e 	bl	80009d0 <__aeabi_dcmple>
 80073b4:	b1a0      	cbz	r0, 80073e0 <_strtod_l+0xb38>
 80073b6:	4639      	mov	r1, r7
 80073b8:	4630      	mov	r0, r6
 80073ba:	f7f9 fb65 	bl	8000a88 <__aeabi_d2uiz>
 80073be:	2801      	cmp	r0, #1
 80073c0:	bf38      	it	cc
 80073c2:	2001      	movcc	r0, #1
 80073c4:	f7f9 f80e 	bl	80003e4 <__aeabi_ui2d>
 80073c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073ca:	4606      	mov	r6, r0
 80073cc:	460f      	mov	r7, r1
 80073ce:	b9fb      	cbnz	r3, 8007410 <_strtod_l+0xb68>
 80073d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80073d4:	9014      	str	r0, [sp, #80]	@ 0x50
 80073d6:	9315      	str	r3, [sp, #84]	@ 0x54
 80073d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80073dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80073e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80073e2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80073e6:	1b5b      	subs	r3, r3, r5
 80073e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80073ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073ee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80073f2:	f7ff f903 	bl	80065fc <__ulp>
 80073f6:	4602      	mov	r2, r0
 80073f8:	460b      	mov	r3, r1
 80073fa:	4650      	mov	r0, sl
 80073fc:	4659      	mov	r1, fp
 80073fe:	f7f9 f86b 	bl	80004d8 <__aeabi_dmul>
 8007402:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007406:	f7f8 feb1 	bl	800016c <__adddf3>
 800740a:	4682      	mov	sl, r0
 800740c:	468b      	mov	fp, r1
 800740e:	e775      	b.n	80072fc <_strtod_l+0xa54>
 8007410:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007414:	e7e0      	b.n	80073d8 <_strtod_l+0xb30>
 8007416:	a30e      	add	r3, pc, #56	@ (adr r3, 8007450 <_strtod_l+0xba8>)
 8007418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741c:	f7f9 face 	bl	80009bc <__aeabi_dcmplt>
 8007420:	e79d      	b.n	800735e <_strtod_l+0xab6>
 8007422:	2300      	movs	r3, #0
 8007424:	930e      	str	r3, [sp, #56]	@ 0x38
 8007426:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007428:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800742a:	6013      	str	r3, [r2, #0]
 800742c:	f7ff ba79 	b.w	8006922 <_strtod_l+0x7a>
 8007430:	2a65      	cmp	r2, #101	@ 0x65
 8007432:	f43f ab72 	beq.w	8006b1a <_strtod_l+0x272>
 8007436:	2a45      	cmp	r2, #69	@ 0x45
 8007438:	f43f ab6f 	beq.w	8006b1a <_strtod_l+0x272>
 800743c:	2301      	movs	r3, #1
 800743e:	f7ff bbaa 	b.w	8006b96 <_strtod_l+0x2ee>
 8007442:	bf00      	nop
 8007444:	f3af 8000 	nop.w
 8007448:	ffc00000 	.word	0xffc00000
 800744c:	41dfffff 	.word	0x41dfffff
 8007450:	94a03595 	.word	0x94a03595
 8007454:	3fcfffff 	.word	0x3fcfffff

08007458 <_strtod_r>:
 8007458:	4b01      	ldr	r3, [pc, #4]	@ (8007460 <_strtod_r+0x8>)
 800745a:	f7ff ba25 	b.w	80068a8 <_strtod_l>
 800745e:	bf00      	nop
 8007460:	20000068 	.word	0x20000068

08007464 <_strtol_l.isra.0>:
 8007464:	2b24      	cmp	r3, #36	@ 0x24
 8007466:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800746a:	4686      	mov	lr, r0
 800746c:	4690      	mov	r8, r2
 800746e:	d801      	bhi.n	8007474 <_strtol_l.isra.0+0x10>
 8007470:	2b01      	cmp	r3, #1
 8007472:	d106      	bne.n	8007482 <_strtol_l.isra.0+0x1e>
 8007474:	f7fd fdae 	bl	8004fd4 <__errno>
 8007478:	2316      	movs	r3, #22
 800747a:	6003      	str	r3, [r0, #0]
 800747c:	2000      	movs	r0, #0
 800747e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007482:	460d      	mov	r5, r1
 8007484:	4833      	ldr	r0, [pc, #204]	@ (8007554 <_strtol_l.isra.0+0xf0>)
 8007486:	462a      	mov	r2, r5
 8007488:	f815 4b01 	ldrb.w	r4, [r5], #1
 800748c:	5d06      	ldrb	r6, [r0, r4]
 800748e:	f016 0608 	ands.w	r6, r6, #8
 8007492:	d1f8      	bne.n	8007486 <_strtol_l.isra.0+0x22>
 8007494:	2c2d      	cmp	r4, #45	@ 0x2d
 8007496:	d110      	bne.n	80074ba <_strtol_l.isra.0+0x56>
 8007498:	2601      	movs	r6, #1
 800749a:	782c      	ldrb	r4, [r5, #0]
 800749c:	1c95      	adds	r5, r2, #2
 800749e:	f033 0210 	bics.w	r2, r3, #16
 80074a2:	d115      	bne.n	80074d0 <_strtol_l.isra.0+0x6c>
 80074a4:	2c30      	cmp	r4, #48	@ 0x30
 80074a6:	d10d      	bne.n	80074c4 <_strtol_l.isra.0+0x60>
 80074a8:	782a      	ldrb	r2, [r5, #0]
 80074aa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80074ae:	2a58      	cmp	r2, #88	@ 0x58
 80074b0:	d108      	bne.n	80074c4 <_strtol_l.isra.0+0x60>
 80074b2:	786c      	ldrb	r4, [r5, #1]
 80074b4:	3502      	adds	r5, #2
 80074b6:	2310      	movs	r3, #16
 80074b8:	e00a      	b.n	80074d0 <_strtol_l.isra.0+0x6c>
 80074ba:	2c2b      	cmp	r4, #43	@ 0x2b
 80074bc:	bf04      	itt	eq
 80074be:	782c      	ldrbeq	r4, [r5, #0]
 80074c0:	1c95      	addeq	r5, r2, #2
 80074c2:	e7ec      	b.n	800749e <_strtol_l.isra.0+0x3a>
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d1f6      	bne.n	80074b6 <_strtol_l.isra.0+0x52>
 80074c8:	2c30      	cmp	r4, #48	@ 0x30
 80074ca:	bf14      	ite	ne
 80074cc:	230a      	movne	r3, #10
 80074ce:	2308      	moveq	r3, #8
 80074d0:	2200      	movs	r2, #0
 80074d2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80074d6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80074da:	fbbc f9f3 	udiv	r9, ip, r3
 80074de:	4610      	mov	r0, r2
 80074e0:	fb03 ca19 	mls	sl, r3, r9, ip
 80074e4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80074e8:	2f09      	cmp	r7, #9
 80074ea:	d80f      	bhi.n	800750c <_strtol_l.isra.0+0xa8>
 80074ec:	463c      	mov	r4, r7
 80074ee:	42a3      	cmp	r3, r4
 80074f0:	dd1b      	ble.n	800752a <_strtol_l.isra.0+0xc6>
 80074f2:	1c57      	adds	r7, r2, #1
 80074f4:	d007      	beq.n	8007506 <_strtol_l.isra.0+0xa2>
 80074f6:	4581      	cmp	r9, r0
 80074f8:	d314      	bcc.n	8007524 <_strtol_l.isra.0+0xc0>
 80074fa:	d101      	bne.n	8007500 <_strtol_l.isra.0+0x9c>
 80074fc:	45a2      	cmp	sl, r4
 80074fe:	db11      	blt.n	8007524 <_strtol_l.isra.0+0xc0>
 8007500:	2201      	movs	r2, #1
 8007502:	fb00 4003 	mla	r0, r0, r3, r4
 8007506:	f815 4b01 	ldrb.w	r4, [r5], #1
 800750a:	e7eb      	b.n	80074e4 <_strtol_l.isra.0+0x80>
 800750c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007510:	2f19      	cmp	r7, #25
 8007512:	d801      	bhi.n	8007518 <_strtol_l.isra.0+0xb4>
 8007514:	3c37      	subs	r4, #55	@ 0x37
 8007516:	e7ea      	b.n	80074ee <_strtol_l.isra.0+0x8a>
 8007518:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800751c:	2f19      	cmp	r7, #25
 800751e:	d804      	bhi.n	800752a <_strtol_l.isra.0+0xc6>
 8007520:	3c57      	subs	r4, #87	@ 0x57
 8007522:	e7e4      	b.n	80074ee <_strtol_l.isra.0+0x8a>
 8007524:	f04f 32ff 	mov.w	r2, #4294967295
 8007528:	e7ed      	b.n	8007506 <_strtol_l.isra.0+0xa2>
 800752a:	1c53      	adds	r3, r2, #1
 800752c:	d108      	bne.n	8007540 <_strtol_l.isra.0+0xdc>
 800752e:	2322      	movs	r3, #34	@ 0x22
 8007530:	4660      	mov	r0, ip
 8007532:	f8ce 3000 	str.w	r3, [lr]
 8007536:	f1b8 0f00 	cmp.w	r8, #0
 800753a:	d0a0      	beq.n	800747e <_strtol_l.isra.0+0x1a>
 800753c:	1e69      	subs	r1, r5, #1
 800753e:	e006      	b.n	800754e <_strtol_l.isra.0+0xea>
 8007540:	b106      	cbz	r6, 8007544 <_strtol_l.isra.0+0xe0>
 8007542:	4240      	negs	r0, r0
 8007544:	f1b8 0f00 	cmp.w	r8, #0
 8007548:	d099      	beq.n	800747e <_strtol_l.isra.0+0x1a>
 800754a:	2a00      	cmp	r2, #0
 800754c:	d1f6      	bne.n	800753c <_strtol_l.isra.0+0xd8>
 800754e:	f8c8 1000 	str.w	r1, [r8]
 8007552:	e794      	b.n	800747e <_strtol_l.isra.0+0x1a>
 8007554:	08009169 	.word	0x08009169

08007558 <_strtol_r>:
 8007558:	f7ff bf84 	b.w	8007464 <_strtol_l.isra.0>

0800755c <__ssputs_r>:
 800755c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007560:	461f      	mov	r7, r3
 8007562:	688e      	ldr	r6, [r1, #8]
 8007564:	4682      	mov	sl, r0
 8007566:	42be      	cmp	r6, r7
 8007568:	460c      	mov	r4, r1
 800756a:	4690      	mov	r8, r2
 800756c:	680b      	ldr	r3, [r1, #0]
 800756e:	d82d      	bhi.n	80075cc <__ssputs_r+0x70>
 8007570:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007574:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007578:	d026      	beq.n	80075c8 <__ssputs_r+0x6c>
 800757a:	6965      	ldr	r5, [r4, #20]
 800757c:	6909      	ldr	r1, [r1, #16]
 800757e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007582:	eba3 0901 	sub.w	r9, r3, r1
 8007586:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800758a:	1c7b      	adds	r3, r7, #1
 800758c:	444b      	add	r3, r9
 800758e:	106d      	asrs	r5, r5, #1
 8007590:	429d      	cmp	r5, r3
 8007592:	bf38      	it	cc
 8007594:	461d      	movcc	r5, r3
 8007596:	0553      	lsls	r3, r2, #21
 8007598:	d527      	bpl.n	80075ea <__ssputs_r+0x8e>
 800759a:	4629      	mov	r1, r5
 800759c:	f7fe fc36 	bl	8005e0c <_malloc_r>
 80075a0:	4606      	mov	r6, r0
 80075a2:	b360      	cbz	r0, 80075fe <__ssputs_r+0xa2>
 80075a4:	464a      	mov	r2, r9
 80075a6:	6921      	ldr	r1, [r4, #16]
 80075a8:	f7fd fd4f 	bl	800504a <memcpy>
 80075ac:	89a3      	ldrh	r3, [r4, #12]
 80075ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80075b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075b6:	81a3      	strh	r3, [r4, #12]
 80075b8:	6126      	str	r6, [r4, #16]
 80075ba:	444e      	add	r6, r9
 80075bc:	6026      	str	r6, [r4, #0]
 80075be:	463e      	mov	r6, r7
 80075c0:	6165      	str	r5, [r4, #20]
 80075c2:	eba5 0509 	sub.w	r5, r5, r9
 80075c6:	60a5      	str	r5, [r4, #8]
 80075c8:	42be      	cmp	r6, r7
 80075ca:	d900      	bls.n	80075ce <__ssputs_r+0x72>
 80075cc:	463e      	mov	r6, r7
 80075ce:	4632      	mov	r2, r6
 80075d0:	4641      	mov	r1, r8
 80075d2:	6820      	ldr	r0, [r4, #0]
 80075d4:	f000 f9c2 	bl	800795c <memmove>
 80075d8:	2000      	movs	r0, #0
 80075da:	68a3      	ldr	r3, [r4, #8]
 80075dc:	1b9b      	subs	r3, r3, r6
 80075de:	60a3      	str	r3, [r4, #8]
 80075e0:	6823      	ldr	r3, [r4, #0]
 80075e2:	4433      	add	r3, r6
 80075e4:	6023      	str	r3, [r4, #0]
 80075e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ea:	462a      	mov	r2, r5
 80075ec:	f000 fd75 	bl	80080da <_realloc_r>
 80075f0:	4606      	mov	r6, r0
 80075f2:	2800      	cmp	r0, #0
 80075f4:	d1e0      	bne.n	80075b8 <__ssputs_r+0x5c>
 80075f6:	4650      	mov	r0, sl
 80075f8:	6921      	ldr	r1, [r4, #16]
 80075fa:	f7fe fb95 	bl	8005d28 <_free_r>
 80075fe:	230c      	movs	r3, #12
 8007600:	f8ca 3000 	str.w	r3, [sl]
 8007604:	89a3      	ldrh	r3, [r4, #12]
 8007606:	f04f 30ff 	mov.w	r0, #4294967295
 800760a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800760e:	81a3      	strh	r3, [r4, #12]
 8007610:	e7e9      	b.n	80075e6 <__ssputs_r+0x8a>
	...

08007614 <_svfiprintf_r>:
 8007614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007618:	4698      	mov	r8, r3
 800761a:	898b      	ldrh	r3, [r1, #12]
 800761c:	4607      	mov	r7, r0
 800761e:	061b      	lsls	r3, r3, #24
 8007620:	460d      	mov	r5, r1
 8007622:	4614      	mov	r4, r2
 8007624:	b09d      	sub	sp, #116	@ 0x74
 8007626:	d510      	bpl.n	800764a <_svfiprintf_r+0x36>
 8007628:	690b      	ldr	r3, [r1, #16]
 800762a:	b973      	cbnz	r3, 800764a <_svfiprintf_r+0x36>
 800762c:	2140      	movs	r1, #64	@ 0x40
 800762e:	f7fe fbed 	bl	8005e0c <_malloc_r>
 8007632:	6028      	str	r0, [r5, #0]
 8007634:	6128      	str	r0, [r5, #16]
 8007636:	b930      	cbnz	r0, 8007646 <_svfiprintf_r+0x32>
 8007638:	230c      	movs	r3, #12
 800763a:	603b      	str	r3, [r7, #0]
 800763c:	f04f 30ff 	mov.w	r0, #4294967295
 8007640:	b01d      	add	sp, #116	@ 0x74
 8007642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007646:	2340      	movs	r3, #64	@ 0x40
 8007648:	616b      	str	r3, [r5, #20]
 800764a:	2300      	movs	r3, #0
 800764c:	9309      	str	r3, [sp, #36]	@ 0x24
 800764e:	2320      	movs	r3, #32
 8007650:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007654:	2330      	movs	r3, #48	@ 0x30
 8007656:	f04f 0901 	mov.w	r9, #1
 800765a:	f8cd 800c 	str.w	r8, [sp, #12]
 800765e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80077f8 <_svfiprintf_r+0x1e4>
 8007662:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007666:	4623      	mov	r3, r4
 8007668:	469a      	mov	sl, r3
 800766a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800766e:	b10a      	cbz	r2, 8007674 <_svfiprintf_r+0x60>
 8007670:	2a25      	cmp	r2, #37	@ 0x25
 8007672:	d1f9      	bne.n	8007668 <_svfiprintf_r+0x54>
 8007674:	ebba 0b04 	subs.w	fp, sl, r4
 8007678:	d00b      	beq.n	8007692 <_svfiprintf_r+0x7e>
 800767a:	465b      	mov	r3, fp
 800767c:	4622      	mov	r2, r4
 800767e:	4629      	mov	r1, r5
 8007680:	4638      	mov	r0, r7
 8007682:	f7ff ff6b 	bl	800755c <__ssputs_r>
 8007686:	3001      	adds	r0, #1
 8007688:	f000 80a7 	beq.w	80077da <_svfiprintf_r+0x1c6>
 800768c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800768e:	445a      	add	r2, fp
 8007690:	9209      	str	r2, [sp, #36]	@ 0x24
 8007692:	f89a 3000 	ldrb.w	r3, [sl]
 8007696:	2b00      	cmp	r3, #0
 8007698:	f000 809f 	beq.w	80077da <_svfiprintf_r+0x1c6>
 800769c:	2300      	movs	r3, #0
 800769e:	f04f 32ff 	mov.w	r2, #4294967295
 80076a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076a6:	f10a 0a01 	add.w	sl, sl, #1
 80076aa:	9304      	str	r3, [sp, #16]
 80076ac:	9307      	str	r3, [sp, #28]
 80076ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80076b4:	4654      	mov	r4, sl
 80076b6:	2205      	movs	r2, #5
 80076b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076bc:	484e      	ldr	r0, [pc, #312]	@ (80077f8 <_svfiprintf_r+0x1e4>)
 80076be:	f7fd fcb6 	bl	800502e <memchr>
 80076c2:	9a04      	ldr	r2, [sp, #16]
 80076c4:	b9d8      	cbnz	r0, 80076fe <_svfiprintf_r+0xea>
 80076c6:	06d0      	lsls	r0, r2, #27
 80076c8:	bf44      	itt	mi
 80076ca:	2320      	movmi	r3, #32
 80076cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076d0:	0711      	lsls	r1, r2, #28
 80076d2:	bf44      	itt	mi
 80076d4:	232b      	movmi	r3, #43	@ 0x2b
 80076d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076da:	f89a 3000 	ldrb.w	r3, [sl]
 80076de:	2b2a      	cmp	r3, #42	@ 0x2a
 80076e0:	d015      	beq.n	800770e <_svfiprintf_r+0xfa>
 80076e2:	4654      	mov	r4, sl
 80076e4:	2000      	movs	r0, #0
 80076e6:	f04f 0c0a 	mov.w	ip, #10
 80076ea:	9a07      	ldr	r2, [sp, #28]
 80076ec:	4621      	mov	r1, r4
 80076ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076f2:	3b30      	subs	r3, #48	@ 0x30
 80076f4:	2b09      	cmp	r3, #9
 80076f6:	d94b      	bls.n	8007790 <_svfiprintf_r+0x17c>
 80076f8:	b1b0      	cbz	r0, 8007728 <_svfiprintf_r+0x114>
 80076fa:	9207      	str	r2, [sp, #28]
 80076fc:	e014      	b.n	8007728 <_svfiprintf_r+0x114>
 80076fe:	eba0 0308 	sub.w	r3, r0, r8
 8007702:	fa09 f303 	lsl.w	r3, r9, r3
 8007706:	4313      	orrs	r3, r2
 8007708:	46a2      	mov	sl, r4
 800770a:	9304      	str	r3, [sp, #16]
 800770c:	e7d2      	b.n	80076b4 <_svfiprintf_r+0xa0>
 800770e:	9b03      	ldr	r3, [sp, #12]
 8007710:	1d19      	adds	r1, r3, #4
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	9103      	str	r1, [sp, #12]
 8007716:	2b00      	cmp	r3, #0
 8007718:	bfbb      	ittet	lt
 800771a:	425b      	neglt	r3, r3
 800771c:	f042 0202 	orrlt.w	r2, r2, #2
 8007720:	9307      	strge	r3, [sp, #28]
 8007722:	9307      	strlt	r3, [sp, #28]
 8007724:	bfb8      	it	lt
 8007726:	9204      	strlt	r2, [sp, #16]
 8007728:	7823      	ldrb	r3, [r4, #0]
 800772a:	2b2e      	cmp	r3, #46	@ 0x2e
 800772c:	d10a      	bne.n	8007744 <_svfiprintf_r+0x130>
 800772e:	7863      	ldrb	r3, [r4, #1]
 8007730:	2b2a      	cmp	r3, #42	@ 0x2a
 8007732:	d132      	bne.n	800779a <_svfiprintf_r+0x186>
 8007734:	9b03      	ldr	r3, [sp, #12]
 8007736:	3402      	adds	r4, #2
 8007738:	1d1a      	adds	r2, r3, #4
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	9203      	str	r2, [sp, #12]
 800773e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007742:	9305      	str	r3, [sp, #20]
 8007744:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80077fc <_svfiprintf_r+0x1e8>
 8007748:	2203      	movs	r2, #3
 800774a:	4650      	mov	r0, sl
 800774c:	7821      	ldrb	r1, [r4, #0]
 800774e:	f7fd fc6e 	bl	800502e <memchr>
 8007752:	b138      	cbz	r0, 8007764 <_svfiprintf_r+0x150>
 8007754:	2240      	movs	r2, #64	@ 0x40
 8007756:	9b04      	ldr	r3, [sp, #16]
 8007758:	eba0 000a 	sub.w	r0, r0, sl
 800775c:	4082      	lsls	r2, r0
 800775e:	4313      	orrs	r3, r2
 8007760:	3401      	adds	r4, #1
 8007762:	9304      	str	r3, [sp, #16]
 8007764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007768:	2206      	movs	r2, #6
 800776a:	4825      	ldr	r0, [pc, #148]	@ (8007800 <_svfiprintf_r+0x1ec>)
 800776c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007770:	f7fd fc5d 	bl	800502e <memchr>
 8007774:	2800      	cmp	r0, #0
 8007776:	d036      	beq.n	80077e6 <_svfiprintf_r+0x1d2>
 8007778:	4b22      	ldr	r3, [pc, #136]	@ (8007804 <_svfiprintf_r+0x1f0>)
 800777a:	bb1b      	cbnz	r3, 80077c4 <_svfiprintf_r+0x1b0>
 800777c:	9b03      	ldr	r3, [sp, #12]
 800777e:	3307      	adds	r3, #7
 8007780:	f023 0307 	bic.w	r3, r3, #7
 8007784:	3308      	adds	r3, #8
 8007786:	9303      	str	r3, [sp, #12]
 8007788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800778a:	4433      	add	r3, r6
 800778c:	9309      	str	r3, [sp, #36]	@ 0x24
 800778e:	e76a      	b.n	8007666 <_svfiprintf_r+0x52>
 8007790:	460c      	mov	r4, r1
 8007792:	2001      	movs	r0, #1
 8007794:	fb0c 3202 	mla	r2, ip, r2, r3
 8007798:	e7a8      	b.n	80076ec <_svfiprintf_r+0xd8>
 800779a:	2300      	movs	r3, #0
 800779c:	f04f 0c0a 	mov.w	ip, #10
 80077a0:	4619      	mov	r1, r3
 80077a2:	3401      	adds	r4, #1
 80077a4:	9305      	str	r3, [sp, #20]
 80077a6:	4620      	mov	r0, r4
 80077a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077ac:	3a30      	subs	r2, #48	@ 0x30
 80077ae:	2a09      	cmp	r2, #9
 80077b0:	d903      	bls.n	80077ba <_svfiprintf_r+0x1a6>
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d0c6      	beq.n	8007744 <_svfiprintf_r+0x130>
 80077b6:	9105      	str	r1, [sp, #20]
 80077b8:	e7c4      	b.n	8007744 <_svfiprintf_r+0x130>
 80077ba:	4604      	mov	r4, r0
 80077bc:	2301      	movs	r3, #1
 80077be:	fb0c 2101 	mla	r1, ip, r1, r2
 80077c2:	e7f0      	b.n	80077a6 <_svfiprintf_r+0x192>
 80077c4:	ab03      	add	r3, sp, #12
 80077c6:	9300      	str	r3, [sp, #0]
 80077c8:	462a      	mov	r2, r5
 80077ca:	4638      	mov	r0, r7
 80077cc:	4b0e      	ldr	r3, [pc, #56]	@ (8007808 <_svfiprintf_r+0x1f4>)
 80077ce:	a904      	add	r1, sp, #16
 80077d0:	f7fc fc84 	bl	80040dc <_printf_float>
 80077d4:	1c42      	adds	r2, r0, #1
 80077d6:	4606      	mov	r6, r0
 80077d8:	d1d6      	bne.n	8007788 <_svfiprintf_r+0x174>
 80077da:	89ab      	ldrh	r3, [r5, #12]
 80077dc:	065b      	lsls	r3, r3, #25
 80077de:	f53f af2d 	bmi.w	800763c <_svfiprintf_r+0x28>
 80077e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077e4:	e72c      	b.n	8007640 <_svfiprintf_r+0x2c>
 80077e6:	ab03      	add	r3, sp, #12
 80077e8:	9300      	str	r3, [sp, #0]
 80077ea:	462a      	mov	r2, r5
 80077ec:	4638      	mov	r0, r7
 80077ee:	4b06      	ldr	r3, [pc, #24]	@ (8007808 <_svfiprintf_r+0x1f4>)
 80077f0:	a904      	add	r1, sp, #16
 80077f2:	f7fc ff11 	bl	8004618 <_printf_i>
 80077f6:	e7ed      	b.n	80077d4 <_svfiprintf_r+0x1c0>
 80077f8:	08008f63 	.word	0x08008f63
 80077fc:	08008f69 	.word	0x08008f69
 8007800:	08008f6d 	.word	0x08008f6d
 8007804:	080040dd 	.word	0x080040dd
 8007808:	0800755d 	.word	0x0800755d

0800780c <__sflush_r>:
 800780c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007812:	0716      	lsls	r6, r2, #28
 8007814:	4605      	mov	r5, r0
 8007816:	460c      	mov	r4, r1
 8007818:	d454      	bmi.n	80078c4 <__sflush_r+0xb8>
 800781a:	684b      	ldr	r3, [r1, #4]
 800781c:	2b00      	cmp	r3, #0
 800781e:	dc02      	bgt.n	8007826 <__sflush_r+0x1a>
 8007820:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007822:	2b00      	cmp	r3, #0
 8007824:	dd48      	ble.n	80078b8 <__sflush_r+0xac>
 8007826:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007828:	2e00      	cmp	r6, #0
 800782a:	d045      	beq.n	80078b8 <__sflush_r+0xac>
 800782c:	2300      	movs	r3, #0
 800782e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007832:	682f      	ldr	r7, [r5, #0]
 8007834:	6a21      	ldr	r1, [r4, #32]
 8007836:	602b      	str	r3, [r5, #0]
 8007838:	d030      	beq.n	800789c <__sflush_r+0x90>
 800783a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800783c:	89a3      	ldrh	r3, [r4, #12]
 800783e:	0759      	lsls	r1, r3, #29
 8007840:	d505      	bpl.n	800784e <__sflush_r+0x42>
 8007842:	6863      	ldr	r3, [r4, #4]
 8007844:	1ad2      	subs	r2, r2, r3
 8007846:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007848:	b10b      	cbz	r3, 800784e <__sflush_r+0x42>
 800784a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800784c:	1ad2      	subs	r2, r2, r3
 800784e:	2300      	movs	r3, #0
 8007850:	4628      	mov	r0, r5
 8007852:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007854:	6a21      	ldr	r1, [r4, #32]
 8007856:	47b0      	blx	r6
 8007858:	1c43      	adds	r3, r0, #1
 800785a:	89a3      	ldrh	r3, [r4, #12]
 800785c:	d106      	bne.n	800786c <__sflush_r+0x60>
 800785e:	6829      	ldr	r1, [r5, #0]
 8007860:	291d      	cmp	r1, #29
 8007862:	d82b      	bhi.n	80078bc <__sflush_r+0xb0>
 8007864:	4a28      	ldr	r2, [pc, #160]	@ (8007908 <__sflush_r+0xfc>)
 8007866:	40ca      	lsrs	r2, r1
 8007868:	07d6      	lsls	r6, r2, #31
 800786a:	d527      	bpl.n	80078bc <__sflush_r+0xb0>
 800786c:	2200      	movs	r2, #0
 800786e:	6062      	str	r2, [r4, #4]
 8007870:	6922      	ldr	r2, [r4, #16]
 8007872:	04d9      	lsls	r1, r3, #19
 8007874:	6022      	str	r2, [r4, #0]
 8007876:	d504      	bpl.n	8007882 <__sflush_r+0x76>
 8007878:	1c42      	adds	r2, r0, #1
 800787a:	d101      	bne.n	8007880 <__sflush_r+0x74>
 800787c:	682b      	ldr	r3, [r5, #0]
 800787e:	b903      	cbnz	r3, 8007882 <__sflush_r+0x76>
 8007880:	6560      	str	r0, [r4, #84]	@ 0x54
 8007882:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007884:	602f      	str	r7, [r5, #0]
 8007886:	b1b9      	cbz	r1, 80078b8 <__sflush_r+0xac>
 8007888:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800788c:	4299      	cmp	r1, r3
 800788e:	d002      	beq.n	8007896 <__sflush_r+0x8a>
 8007890:	4628      	mov	r0, r5
 8007892:	f7fe fa49 	bl	8005d28 <_free_r>
 8007896:	2300      	movs	r3, #0
 8007898:	6363      	str	r3, [r4, #52]	@ 0x34
 800789a:	e00d      	b.n	80078b8 <__sflush_r+0xac>
 800789c:	2301      	movs	r3, #1
 800789e:	4628      	mov	r0, r5
 80078a0:	47b0      	blx	r6
 80078a2:	4602      	mov	r2, r0
 80078a4:	1c50      	adds	r0, r2, #1
 80078a6:	d1c9      	bne.n	800783c <__sflush_r+0x30>
 80078a8:	682b      	ldr	r3, [r5, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d0c6      	beq.n	800783c <__sflush_r+0x30>
 80078ae:	2b1d      	cmp	r3, #29
 80078b0:	d001      	beq.n	80078b6 <__sflush_r+0xaa>
 80078b2:	2b16      	cmp	r3, #22
 80078b4:	d11d      	bne.n	80078f2 <__sflush_r+0xe6>
 80078b6:	602f      	str	r7, [r5, #0]
 80078b8:	2000      	movs	r0, #0
 80078ba:	e021      	b.n	8007900 <__sflush_r+0xf4>
 80078bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078c0:	b21b      	sxth	r3, r3
 80078c2:	e01a      	b.n	80078fa <__sflush_r+0xee>
 80078c4:	690f      	ldr	r7, [r1, #16]
 80078c6:	2f00      	cmp	r7, #0
 80078c8:	d0f6      	beq.n	80078b8 <__sflush_r+0xac>
 80078ca:	0793      	lsls	r3, r2, #30
 80078cc:	bf18      	it	ne
 80078ce:	2300      	movne	r3, #0
 80078d0:	680e      	ldr	r6, [r1, #0]
 80078d2:	bf08      	it	eq
 80078d4:	694b      	ldreq	r3, [r1, #20]
 80078d6:	1bf6      	subs	r6, r6, r7
 80078d8:	600f      	str	r7, [r1, #0]
 80078da:	608b      	str	r3, [r1, #8]
 80078dc:	2e00      	cmp	r6, #0
 80078de:	ddeb      	ble.n	80078b8 <__sflush_r+0xac>
 80078e0:	4633      	mov	r3, r6
 80078e2:	463a      	mov	r2, r7
 80078e4:	4628      	mov	r0, r5
 80078e6:	6a21      	ldr	r1, [r4, #32]
 80078e8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80078ec:	47e0      	blx	ip
 80078ee:	2800      	cmp	r0, #0
 80078f0:	dc07      	bgt.n	8007902 <__sflush_r+0xf6>
 80078f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078fa:	f04f 30ff 	mov.w	r0, #4294967295
 80078fe:	81a3      	strh	r3, [r4, #12]
 8007900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007902:	4407      	add	r7, r0
 8007904:	1a36      	subs	r6, r6, r0
 8007906:	e7e9      	b.n	80078dc <__sflush_r+0xd0>
 8007908:	20400001 	.word	0x20400001

0800790c <_fflush_r>:
 800790c:	b538      	push	{r3, r4, r5, lr}
 800790e:	690b      	ldr	r3, [r1, #16]
 8007910:	4605      	mov	r5, r0
 8007912:	460c      	mov	r4, r1
 8007914:	b913      	cbnz	r3, 800791c <_fflush_r+0x10>
 8007916:	2500      	movs	r5, #0
 8007918:	4628      	mov	r0, r5
 800791a:	bd38      	pop	{r3, r4, r5, pc}
 800791c:	b118      	cbz	r0, 8007926 <_fflush_r+0x1a>
 800791e:	6a03      	ldr	r3, [r0, #32]
 8007920:	b90b      	cbnz	r3, 8007926 <_fflush_r+0x1a>
 8007922:	f7fd fa2d 	bl	8004d80 <__sinit>
 8007926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d0f3      	beq.n	8007916 <_fflush_r+0xa>
 800792e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007930:	07d0      	lsls	r0, r2, #31
 8007932:	d404      	bmi.n	800793e <_fflush_r+0x32>
 8007934:	0599      	lsls	r1, r3, #22
 8007936:	d402      	bmi.n	800793e <_fflush_r+0x32>
 8007938:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800793a:	f7fd fb76 	bl	800502a <__retarget_lock_acquire_recursive>
 800793e:	4628      	mov	r0, r5
 8007940:	4621      	mov	r1, r4
 8007942:	f7ff ff63 	bl	800780c <__sflush_r>
 8007946:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007948:	4605      	mov	r5, r0
 800794a:	07da      	lsls	r2, r3, #31
 800794c:	d4e4      	bmi.n	8007918 <_fflush_r+0xc>
 800794e:	89a3      	ldrh	r3, [r4, #12]
 8007950:	059b      	lsls	r3, r3, #22
 8007952:	d4e1      	bmi.n	8007918 <_fflush_r+0xc>
 8007954:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007956:	f7fd fb69 	bl	800502c <__retarget_lock_release_recursive>
 800795a:	e7dd      	b.n	8007918 <_fflush_r+0xc>

0800795c <memmove>:
 800795c:	4288      	cmp	r0, r1
 800795e:	b510      	push	{r4, lr}
 8007960:	eb01 0402 	add.w	r4, r1, r2
 8007964:	d902      	bls.n	800796c <memmove+0x10>
 8007966:	4284      	cmp	r4, r0
 8007968:	4623      	mov	r3, r4
 800796a:	d807      	bhi.n	800797c <memmove+0x20>
 800796c:	1e43      	subs	r3, r0, #1
 800796e:	42a1      	cmp	r1, r4
 8007970:	d008      	beq.n	8007984 <memmove+0x28>
 8007972:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007976:	f803 2f01 	strb.w	r2, [r3, #1]!
 800797a:	e7f8      	b.n	800796e <memmove+0x12>
 800797c:	4601      	mov	r1, r0
 800797e:	4402      	add	r2, r0
 8007980:	428a      	cmp	r2, r1
 8007982:	d100      	bne.n	8007986 <memmove+0x2a>
 8007984:	bd10      	pop	{r4, pc}
 8007986:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800798a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800798e:	e7f7      	b.n	8007980 <memmove+0x24>

08007990 <strncmp>:
 8007990:	b510      	push	{r4, lr}
 8007992:	b16a      	cbz	r2, 80079b0 <strncmp+0x20>
 8007994:	3901      	subs	r1, #1
 8007996:	1884      	adds	r4, r0, r2
 8007998:	f810 2b01 	ldrb.w	r2, [r0], #1
 800799c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d103      	bne.n	80079ac <strncmp+0x1c>
 80079a4:	42a0      	cmp	r0, r4
 80079a6:	d001      	beq.n	80079ac <strncmp+0x1c>
 80079a8:	2a00      	cmp	r2, #0
 80079aa:	d1f5      	bne.n	8007998 <strncmp+0x8>
 80079ac:	1ad0      	subs	r0, r2, r3
 80079ae:	bd10      	pop	{r4, pc}
 80079b0:	4610      	mov	r0, r2
 80079b2:	e7fc      	b.n	80079ae <strncmp+0x1e>

080079b4 <_sbrk_r>:
 80079b4:	b538      	push	{r3, r4, r5, lr}
 80079b6:	2300      	movs	r3, #0
 80079b8:	4d05      	ldr	r5, [pc, #20]	@ (80079d0 <_sbrk_r+0x1c>)
 80079ba:	4604      	mov	r4, r0
 80079bc:	4608      	mov	r0, r1
 80079be:	602b      	str	r3, [r5, #0]
 80079c0:	f7fa f932 	bl	8001c28 <_sbrk>
 80079c4:	1c43      	adds	r3, r0, #1
 80079c6:	d102      	bne.n	80079ce <_sbrk_r+0x1a>
 80079c8:	682b      	ldr	r3, [r5, #0]
 80079ca:	b103      	cbz	r3, 80079ce <_sbrk_r+0x1a>
 80079cc:	6023      	str	r3, [r4, #0]
 80079ce:	bd38      	pop	{r3, r4, r5, pc}
 80079d0:	20000514 	.word	0x20000514

080079d4 <nan>:
 80079d4:	2000      	movs	r0, #0
 80079d6:	4901      	ldr	r1, [pc, #4]	@ (80079dc <nan+0x8>)
 80079d8:	4770      	bx	lr
 80079da:	bf00      	nop
 80079dc:	7ff80000 	.word	0x7ff80000

080079e0 <__assert_func>:
 80079e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079e2:	4614      	mov	r4, r2
 80079e4:	461a      	mov	r2, r3
 80079e6:	4b09      	ldr	r3, [pc, #36]	@ (8007a0c <__assert_func+0x2c>)
 80079e8:	4605      	mov	r5, r0
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68d8      	ldr	r0, [r3, #12]
 80079ee:	b14c      	cbz	r4, 8007a04 <__assert_func+0x24>
 80079f0:	4b07      	ldr	r3, [pc, #28]	@ (8007a10 <__assert_func+0x30>)
 80079f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80079f6:	9100      	str	r1, [sp, #0]
 80079f8:	462b      	mov	r3, r5
 80079fa:	4906      	ldr	r1, [pc, #24]	@ (8007a14 <__assert_func+0x34>)
 80079fc:	f000 fba8 	bl	8008150 <fiprintf>
 8007a00:	f000 fbb8 	bl	8008174 <abort>
 8007a04:	4b04      	ldr	r3, [pc, #16]	@ (8007a18 <__assert_func+0x38>)
 8007a06:	461c      	mov	r4, r3
 8007a08:	e7f3      	b.n	80079f2 <__assert_func+0x12>
 8007a0a:	bf00      	nop
 8007a0c:	20000018 	.word	0x20000018
 8007a10:	08008f7c 	.word	0x08008f7c
 8007a14:	08008f89 	.word	0x08008f89
 8007a18:	08008fb7 	.word	0x08008fb7

08007a1c <_calloc_r>:
 8007a1c:	b570      	push	{r4, r5, r6, lr}
 8007a1e:	fba1 5402 	umull	r5, r4, r1, r2
 8007a22:	b934      	cbnz	r4, 8007a32 <_calloc_r+0x16>
 8007a24:	4629      	mov	r1, r5
 8007a26:	f7fe f9f1 	bl	8005e0c <_malloc_r>
 8007a2a:	4606      	mov	r6, r0
 8007a2c:	b928      	cbnz	r0, 8007a3a <_calloc_r+0x1e>
 8007a2e:	4630      	mov	r0, r6
 8007a30:	bd70      	pop	{r4, r5, r6, pc}
 8007a32:	220c      	movs	r2, #12
 8007a34:	2600      	movs	r6, #0
 8007a36:	6002      	str	r2, [r0, #0]
 8007a38:	e7f9      	b.n	8007a2e <_calloc_r+0x12>
 8007a3a:	462a      	mov	r2, r5
 8007a3c:	4621      	mov	r1, r4
 8007a3e:	f7fd fa77 	bl	8004f30 <memset>
 8007a42:	e7f4      	b.n	8007a2e <_calloc_r+0x12>

08007a44 <rshift>:
 8007a44:	6903      	ldr	r3, [r0, #16]
 8007a46:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a4a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007a4e:	f100 0414 	add.w	r4, r0, #20
 8007a52:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007a56:	dd46      	ble.n	8007ae6 <rshift+0xa2>
 8007a58:	f011 011f 	ands.w	r1, r1, #31
 8007a5c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007a60:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007a64:	d10c      	bne.n	8007a80 <rshift+0x3c>
 8007a66:	4629      	mov	r1, r5
 8007a68:	f100 0710 	add.w	r7, r0, #16
 8007a6c:	42b1      	cmp	r1, r6
 8007a6e:	d335      	bcc.n	8007adc <rshift+0x98>
 8007a70:	1a9b      	subs	r3, r3, r2
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	1eea      	subs	r2, r5, #3
 8007a76:	4296      	cmp	r6, r2
 8007a78:	bf38      	it	cc
 8007a7a:	2300      	movcc	r3, #0
 8007a7c:	4423      	add	r3, r4
 8007a7e:	e015      	b.n	8007aac <rshift+0x68>
 8007a80:	46a1      	mov	r9, r4
 8007a82:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007a86:	f1c1 0820 	rsb	r8, r1, #32
 8007a8a:	40cf      	lsrs	r7, r1
 8007a8c:	f105 0e04 	add.w	lr, r5, #4
 8007a90:	4576      	cmp	r6, lr
 8007a92:	46f4      	mov	ip, lr
 8007a94:	d816      	bhi.n	8007ac4 <rshift+0x80>
 8007a96:	1a9a      	subs	r2, r3, r2
 8007a98:	0092      	lsls	r2, r2, #2
 8007a9a:	3a04      	subs	r2, #4
 8007a9c:	3501      	adds	r5, #1
 8007a9e:	42ae      	cmp	r6, r5
 8007aa0:	bf38      	it	cc
 8007aa2:	2200      	movcc	r2, #0
 8007aa4:	18a3      	adds	r3, r4, r2
 8007aa6:	50a7      	str	r7, [r4, r2]
 8007aa8:	b107      	cbz	r7, 8007aac <rshift+0x68>
 8007aaa:	3304      	adds	r3, #4
 8007aac:	42a3      	cmp	r3, r4
 8007aae:	eba3 0204 	sub.w	r2, r3, r4
 8007ab2:	bf08      	it	eq
 8007ab4:	2300      	moveq	r3, #0
 8007ab6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007aba:	6102      	str	r2, [r0, #16]
 8007abc:	bf08      	it	eq
 8007abe:	6143      	streq	r3, [r0, #20]
 8007ac0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ac4:	f8dc c000 	ldr.w	ip, [ip]
 8007ac8:	fa0c fc08 	lsl.w	ip, ip, r8
 8007acc:	ea4c 0707 	orr.w	r7, ip, r7
 8007ad0:	f849 7b04 	str.w	r7, [r9], #4
 8007ad4:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007ad8:	40cf      	lsrs	r7, r1
 8007ada:	e7d9      	b.n	8007a90 <rshift+0x4c>
 8007adc:	f851 cb04 	ldr.w	ip, [r1], #4
 8007ae0:	f847 cf04 	str.w	ip, [r7, #4]!
 8007ae4:	e7c2      	b.n	8007a6c <rshift+0x28>
 8007ae6:	4623      	mov	r3, r4
 8007ae8:	e7e0      	b.n	8007aac <rshift+0x68>

08007aea <__hexdig_fun>:
 8007aea:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007aee:	2b09      	cmp	r3, #9
 8007af0:	d802      	bhi.n	8007af8 <__hexdig_fun+0xe>
 8007af2:	3820      	subs	r0, #32
 8007af4:	b2c0      	uxtb	r0, r0
 8007af6:	4770      	bx	lr
 8007af8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007afc:	2b05      	cmp	r3, #5
 8007afe:	d801      	bhi.n	8007b04 <__hexdig_fun+0x1a>
 8007b00:	3847      	subs	r0, #71	@ 0x47
 8007b02:	e7f7      	b.n	8007af4 <__hexdig_fun+0xa>
 8007b04:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007b08:	2b05      	cmp	r3, #5
 8007b0a:	d801      	bhi.n	8007b10 <__hexdig_fun+0x26>
 8007b0c:	3827      	subs	r0, #39	@ 0x27
 8007b0e:	e7f1      	b.n	8007af4 <__hexdig_fun+0xa>
 8007b10:	2000      	movs	r0, #0
 8007b12:	4770      	bx	lr

08007b14 <__gethex>:
 8007b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b18:	468a      	mov	sl, r1
 8007b1a:	4690      	mov	r8, r2
 8007b1c:	b085      	sub	sp, #20
 8007b1e:	9302      	str	r3, [sp, #8]
 8007b20:	680b      	ldr	r3, [r1, #0]
 8007b22:	9001      	str	r0, [sp, #4]
 8007b24:	1c9c      	adds	r4, r3, #2
 8007b26:	46a1      	mov	r9, r4
 8007b28:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007b2c:	2830      	cmp	r0, #48	@ 0x30
 8007b2e:	d0fa      	beq.n	8007b26 <__gethex+0x12>
 8007b30:	eba9 0303 	sub.w	r3, r9, r3
 8007b34:	f1a3 0b02 	sub.w	fp, r3, #2
 8007b38:	f7ff ffd7 	bl	8007aea <__hexdig_fun>
 8007b3c:	4605      	mov	r5, r0
 8007b3e:	2800      	cmp	r0, #0
 8007b40:	d168      	bne.n	8007c14 <__gethex+0x100>
 8007b42:	2201      	movs	r2, #1
 8007b44:	4648      	mov	r0, r9
 8007b46:	499f      	ldr	r1, [pc, #636]	@ (8007dc4 <__gethex+0x2b0>)
 8007b48:	f7ff ff22 	bl	8007990 <strncmp>
 8007b4c:	4607      	mov	r7, r0
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	d167      	bne.n	8007c22 <__gethex+0x10e>
 8007b52:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007b56:	4626      	mov	r6, r4
 8007b58:	f7ff ffc7 	bl	8007aea <__hexdig_fun>
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	d062      	beq.n	8007c26 <__gethex+0x112>
 8007b60:	4623      	mov	r3, r4
 8007b62:	7818      	ldrb	r0, [r3, #0]
 8007b64:	4699      	mov	r9, r3
 8007b66:	2830      	cmp	r0, #48	@ 0x30
 8007b68:	f103 0301 	add.w	r3, r3, #1
 8007b6c:	d0f9      	beq.n	8007b62 <__gethex+0x4e>
 8007b6e:	f7ff ffbc 	bl	8007aea <__hexdig_fun>
 8007b72:	fab0 f580 	clz	r5, r0
 8007b76:	f04f 0b01 	mov.w	fp, #1
 8007b7a:	096d      	lsrs	r5, r5, #5
 8007b7c:	464a      	mov	r2, r9
 8007b7e:	4616      	mov	r6, r2
 8007b80:	7830      	ldrb	r0, [r6, #0]
 8007b82:	3201      	adds	r2, #1
 8007b84:	f7ff ffb1 	bl	8007aea <__hexdig_fun>
 8007b88:	2800      	cmp	r0, #0
 8007b8a:	d1f8      	bne.n	8007b7e <__gethex+0x6a>
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	4630      	mov	r0, r6
 8007b90:	498c      	ldr	r1, [pc, #560]	@ (8007dc4 <__gethex+0x2b0>)
 8007b92:	f7ff fefd 	bl	8007990 <strncmp>
 8007b96:	2800      	cmp	r0, #0
 8007b98:	d13f      	bne.n	8007c1a <__gethex+0x106>
 8007b9a:	b944      	cbnz	r4, 8007bae <__gethex+0x9a>
 8007b9c:	1c74      	adds	r4, r6, #1
 8007b9e:	4622      	mov	r2, r4
 8007ba0:	4616      	mov	r6, r2
 8007ba2:	7830      	ldrb	r0, [r6, #0]
 8007ba4:	3201      	adds	r2, #1
 8007ba6:	f7ff ffa0 	bl	8007aea <__hexdig_fun>
 8007baa:	2800      	cmp	r0, #0
 8007bac:	d1f8      	bne.n	8007ba0 <__gethex+0x8c>
 8007bae:	1ba4      	subs	r4, r4, r6
 8007bb0:	00a7      	lsls	r7, r4, #2
 8007bb2:	7833      	ldrb	r3, [r6, #0]
 8007bb4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007bb8:	2b50      	cmp	r3, #80	@ 0x50
 8007bba:	d13e      	bne.n	8007c3a <__gethex+0x126>
 8007bbc:	7873      	ldrb	r3, [r6, #1]
 8007bbe:	2b2b      	cmp	r3, #43	@ 0x2b
 8007bc0:	d033      	beq.n	8007c2a <__gethex+0x116>
 8007bc2:	2b2d      	cmp	r3, #45	@ 0x2d
 8007bc4:	d034      	beq.n	8007c30 <__gethex+0x11c>
 8007bc6:	2400      	movs	r4, #0
 8007bc8:	1c71      	adds	r1, r6, #1
 8007bca:	7808      	ldrb	r0, [r1, #0]
 8007bcc:	f7ff ff8d 	bl	8007aea <__hexdig_fun>
 8007bd0:	1e43      	subs	r3, r0, #1
 8007bd2:	b2db      	uxtb	r3, r3
 8007bd4:	2b18      	cmp	r3, #24
 8007bd6:	d830      	bhi.n	8007c3a <__gethex+0x126>
 8007bd8:	f1a0 0210 	sub.w	r2, r0, #16
 8007bdc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007be0:	f7ff ff83 	bl	8007aea <__hexdig_fun>
 8007be4:	f100 3cff 	add.w	ip, r0, #4294967295
 8007be8:	fa5f fc8c 	uxtb.w	ip, ip
 8007bec:	f1bc 0f18 	cmp.w	ip, #24
 8007bf0:	f04f 030a 	mov.w	r3, #10
 8007bf4:	d91e      	bls.n	8007c34 <__gethex+0x120>
 8007bf6:	b104      	cbz	r4, 8007bfa <__gethex+0xe6>
 8007bf8:	4252      	negs	r2, r2
 8007bfa:	4417      	add	r7, r2
 8007bfc:	f8ca 1000 	str.w	r1, [sl]
 8007c00:	b1ed      	cbz	r5, 8007c3e <__gethex+0x12a>
 8007c02:	f1bb 0f00 	cmp.w	fp, #0
 8007c06:	bf0c      	ite	eq
 8007c08:	2506      	moveq	r5, #6
 8007c0a:	2500      	movne	r5, #0
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	b005      	add	sp, #20
 8007c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c14:	2500      	movs	r5, #0
 8007c16:	462c      	mov	r4, r5
 8007c18:	e7b0      	b.n	8007b7c <__gethex+0x68>
 8007c1a:	2c00      	cmp	r4, #0
 8007c1c:	d1c7      	bne.n	8007bae <__gethex+0x9a>
 8007c1e:	4627      	mov	r7, r4
 8007c20:	e7c7      	b.n	8007bb2 <__gethex+0x9e>
 8007c22:	464e      	mov	r6, r9
 8007c24:	462f      	mov	r7, r5
 8007c26:	2501      	movs	r5, #1
 8007c28:	e7c3      	b.n	8007bb2 <__gethex+0x9e>
 8007c2a:	2400      	movs	r4, #0
 8007c2c:	1cb1      	adds	r1, r6, #2
 8007c2e:	e7cc      	b.n	8007bca <__gethex+0xb6>
 8007c30:	2401      	movs	r4, #1
 8007c32:	e7fb      	b.n	8007c2c <__gethex+0x118>
 8007c34:	fb03 0002 	mla	r0, r3, r2, r0
 8007c38:	e7ce      	b.n	8007bd8 <__gethex+0xc4>
 8007c3a:	4631      	mov	r1, r6
 8007c3c:	e7de      	b.n	8007bfc <__gethex+0xe8>
 8007c3e:	4629      	mov	r1, r5
 8007c40:	eba6 0309 	sub.w	r3, r6, r9
 8007c44:	3b01      	subs	r3, #1
 8007c46:	2b07      	cmp	r3, #7
 8007c48:	dc0a      	bgt.n	8007c60 <__gethex+0x14c>
 8007c4a:	9801      	ldr	r0, [sp, #4]
 8007c4c:	f7fe f96a 	bl	8005f24 <_Balloc>
 8007c50:	4604      	mov	r4, r0
 8007c52:	b940      	cbnz	r0, 8007c66 <__gethex+0x152>
 8007c54:	4602      	mov	r2, r0
 8007c56:	21e4      	movs	r1, #228	@ 0xe4
 8007c58:	4b5b      	ldr	r3, [pc, #364]	@ (8007dc8 <__gethex+0x2b4>)
 8007c5a:	485c      	ldr	r0, [pc, #368]	@ (8007dcc <__gethex+0x2b8>)
 8007c5c:	f7ff fec0 	bl	80079e0 <__assert_func>
 8007c60:	3101      	adds	r1, #1
 8007c62:	105b      	asrs	r3, r3, #1
 8007c64:	e7ef      	b.n	8007c46 <__gethex+0x132>
 8007c66:	2300      	movs	r3, #0
 8007c68:	f100 0a14 	add.w	sl, r0, #20
 8007c6c:	4655      	mov	r5, sl
 8007c6e:	469b      	mov	fp, r3
 8007c70:	45b1      	cmp	r9, r6
 8007c72:	d337      	bcc.n	8007ce4 <__gethex+0x1d0>
 8007c74:	f845 bb04 	str.w	fp, [r5], #4
 8007c78:	eba5 050a 	sub.w	r5, r5, sl
 8007c7c:	10ad      	asrs	r5, r5, #2
 8007c7e:	6125      	str	r5, [r4, #16]
 8007c80:	4658      	mov	r0, fp
 8007c82:	f7fe fa41 	bl	8006108 <__hi0bits>
 8007c86:	016d      	lsls	r5, r5, #5
 8007c88:	f8d8 6000 	ldr.w	r6, [r8]
 8007c8c:	1a2d      	subs	r5, r5, r0
 8007c8e:	42b5      	cmp	r5, r6
 8007c90:	dd54      	ble.n	8007d3c <__gethex+0x228>
 8007c92:	1bad      	subs	r5, r5, r6
 8007c94:	4629      	mov	r1, r5
 8007c96:	4620      	mov	r0, r4
 8007c98:	f7fe fdc3 	bl	8006822 <__any_on>
 8007c9c:	4681      	mov	r9, r0
 8007c9e:	b178      	cbz	r0, 8007cc0 <__gethex+0x1ac>
 8007ca0:	f04f 0901 	mov.w	r9, #1
 8007ca4:	1e6b      	subs	r3, r5, #1
 8007ca6:	1159      	asrs	r1, r3, #5
 8007ca8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007cac:	f003 021f 	and.w	r2, r3, #31
 8007cb0:	fa09 f202 	lsl.w	r2, r9, r2
 8007cb4:	420a      	tst	r2, r1
 8007cb6:	d003      	beq.n	8007cc0 <__gethex+0x1ac>
 8007cb8:	454b      	cmp	r3, r9
 8007cba:	dc36      	bgt.n	8007d2a <__gethex+0x216>
 8007cbc:	f04f 0902 	mov.w	r9, #2
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	f7ff febe 	bl	8007a44 <rshift>
 8007cc8:	442f      	add	r7, r5
 8007cca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007cce:	42bb      	cmp	r3, r7
 8007cd0:	da42      	bge.n	8007d58 <__gethex+0x244>
 8007cd2:	4621      	mov	r1, r4
 8007cd4:	9801      	ldr	r0, [sp, #4]
 8007cd6:	f7fe f965 	bl	8005fa4 <_Bfree>
 8007cda:	2300      	movs	r3, #0
 8007cdc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007cde:	25a3      	movs	r5, #163	@ 0xa3
 8007ce0:	6013      	str	r3, [r2, #0]
 8007ce2:	e793      	b.n	8007c0c <__gethex+0xf8>
 8007ce4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007ce8:	2a2e      	cmp	r2, #46	@ 0x2e
 8007cea:	d012      	beq.n	8007d12 <__gethex+0x1fe>
 8007cec:	2b20      	cmp	r3, #32
 8007cee:	d104      	bne.n	8007cfa <__gethex+0x1e6>
 8007cf0:	f845 bb04 	str.w	fp, [r5], #4
 8007cf4:	f04f 0b00 	mov.w	fp, #0
 8007cf8:	465b      	mov	r3, fp
 8007cfa:	7830      	ldrb	r0, [r6, #0]
 8007cfc:	9303      	str	r3, [sp, #12]
 8007cfe:	f7ff fef4 	bl	8007aea <__hexdig_fun>
 8007d02:	9b03      	ldr	r3, [sp, #12]
 8007d04:	f000 000f 	and.w	r0, r0, #15
 8007d08:	4098      	lsls	r0, r3
 8007d0a:	ea4b 0b00 	orr.w	fp, fp, r0
 8007d0e:	3304      	adds	r3, #4
 8007d10:	e7ae      	b.n	8007c70 <__gethex+0x15c>
 8007d12:	45b1      	cmp	r9, r6
 8007d14:	d8ea      	bhi.n	8007cec <__gethex+0x1d8>
 8007d16:	2201      	movs	r2, #1
 8007d18:	4630      	mov	r0, r6
 8007d1a:	492a      	ldr	r1, [pc, #168]	@ (8007dc4 <__gethex+0x2b0>)
 8007d1c:	9303      	str	r3, [sp, #12]
 8007d1e:	f7ff fe37 	bl	8007990 <strncmp>
 8007d22:	9b03      	ldr	r3, [sp, #12]
 8007d24:	2800      	cmp	r0, #0
 8007d26:	d1e1      	bne.n	8007cec <__gethex+0x1d8>
 8007d28:	e7a2      	b.n	8007c70 <__gethex+0x15c>
 8007d2a:	4620      	mov	r0, r4
 8007d2c:	1ea9      	subs	r1, r5, #2
 8007d2e:	f7fe fd78 	bl	8006822 <__any_on>
 8007d32:	2800      	cmp	r0, #0
 8007d34:	d0c2      	beq.n	8007cbc <__gethex+0x1a8>
 8007d36:	f04f 0903 	mov.w	r9, #3
 8007d3a:	e7c1      	b.n	8007cc0 <__gethex+0x1ac>
 8007d3c:	da09      	bge.n	8007d52 <__gethex+0x23e>
 8007d3e:	1b75      	subs	r5, r6, r5
 8007d40:	4621      	mov	r1, r4
 8007d42:	462a      	mov	r2, r5
 8007d44:	9801      	ldr	r0, [sp, #4]
 8007d46:	f7fe fb3d 	bl	80063c4 <__lshift>
 8007d4a:	4604      	mov	r4, r0
 8007d4c:	1b7f      	subs	r7, r7, r5
 8007d4e:	f100 0a14 	add.w	sl, r0, #20
 8007d52:	f04f 0900 	mov.w	r9, #0
 8007d56:	e7b8      	b.n	8007cca <__gethex+0x1b6>
 8007d58:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007d5c:	42bd      	cmp	r5, r7
 8007d5e:	dd6f      	ble.n	8007e40 <__gethex+0x32c>
 8007d60:	1bed      	subs	r5, r5, r7
 8007d62:	42ae      	cmp	r6, r5
 8007d64:	dc34      	bgt.n	8007dd0 <__gethex+0x2bc>
 8007d66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	d022      	beq.n	8007db4 <__gethex+0x2a0>
 8007d6e:	2b03      	cmp	r3, #3
 8007d70:	d024      	beq.n	8007dbc <__gethex+0x2a8>
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d115      	bne.n	8007da2 <__gethex+0x28e>
 8007d76:	42ae      	cmp	r6, r5
 8007d78:	d113      	bne.n	8007da2 <__gethex+0x28e>
 8007d7a:	2e01      	cmp	r6, #1
 8007d7c:	d10b      	bne.n	8007d96 <__gethex+0x282>
 8007d7e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007d82:	9a02      	ldr	r2, [sp, #8]
 8007d84:	2562      	movs	r5, #98	@ 0x62
 8007d86:	6013      	str	r3, [r2, #0]
 8007d88:	2301      	movs	r3, #1
 8007d8a:	6123      	str	r3, [r4, #16]
 8007d8c:	f8ca 3000 	str.w	r3, [sl]
 8007d90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d92:	601c      	str	r4, [r3, #0]
 8007d94:	e73a      	b.n	8007c0c <__gethex+0xf8>
 8007d96:	4620      	mov	r0, r4
 8007d98:	1e71      	subs	r1, r6, #1
 8007d9a:	f7fe fd42 	bl	8006822 <__any_on>
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	d1ed      	bne.n	8007d7e <__gethex+0x26a>
 8007da2:	4621      	mov	r1, r4
 8007da4:	9801      	ldr	r0, [sp, #4]
 8007da6:	f7fe f8fd 	bl	8005fa4 <_Bfree>
 8007daa:	2300      	movs	r3, #0
 8007dac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007dae:	2550      	movs	r5, #80	@ 0x50
 8007db0:	6013      	str	r3, [r2, #0]
 8007db2:	e72b      	b.n	8007c0c <__gethex+0xf8>
 8007db4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d1f3      	bne.n	8007da2 <__gethex+0x28e>
 8007dba:	e7e0      	b.n	8007d7e <__gethex+0x26a>
 8007dbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d1dd      	bne.n	8007d7e <__gethex+0x26a>
 8007dc2:	e7ee      	b.n	8007da2 <__gethex+0x28e>
 8007dc4:	08008f61 	.word	0x08008f61
 8007dc8:	08008ef7 	.word	0x08008ef7
 8007dcc:	08008fb8 	.word	0x08008fb8
 8007dd0:	1e6f      	subs	r7, r5, #1
 8007dd2:	f1b9 0f00 	cmp.w	r9, #0
 8007dd6:	d130      	bne.n	8007e3a <__gethex+0x326>
 8007dd8:	b127      	cbz	r7, 8007de4 <__gethex+0x2d0>
 8007dda:	4639      	mov	r1, r7
 8007ddc:	4620      	mov	r0, r4
 8007dde:	f7fe fd20 	bl	8006822 <__any_on>
 8007de2:	4681      	mov	r9, r0
 8007de4:	2301      	movs	r3, #1
 8007de6:	4629      	mov	r1, r5
 8007de8:	1b76      	subs	r6, r6, r5
 8007dea:	2502      	movs	r5, #2
 8007dec:	117a      	asrs	r2, r7, #5
 8007dee:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007df2:	f007 071f 	and.w	r7, r7, #31
 8007df6:	40bb      	lsls	r3, r7
 8007df8:	4213      	tst	r3, r2
 8007dfa:	4620      	mov	r0, r4
 8007dfc:	bf18      	it	ne
 8007dfe:	f049 0902 	orrne.w	r9, r9, #2
 8007e02:	f7ff fe1f 	bl	8007a44 <rshift>
 8007e06:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007e0a:	f1b9 0f00 	cmp.w	r9, #0
 8007e0e:	d047      	beq.n	8007ea0 <__gethex+0x38c>
 8007e10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	d015      	beq.n	8007e44 <__gethex+0x330>
 8007e18:	2b03      	cmp	r3, #3
 8007e1a:	d017      	beq.n	8007e4c <__gethex+0x338>
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d109      	bne.n	8007e34 <__gethex+0x320>
 8007e20:	f019 0f02 	tst.w	r9, #2
 8007e24:	d006      	beq.n	8007e34 <__gethex+0x320>
 8007e26:	f8da 3000 	ldr.w	r3, [sl]
 8007e2a:	ea49 0903 	orr.w	r9, r9, r3
 8007e2e:	f019 0f01 	tst.w	r9, #1
 8007e32:	d10e      	bne.n	8007e52 <__gethex+0x33e>
 8007e34:	f045 0510 	orr.w	r5, r5, #16
 8007e38:	e032      	b.n	8007ea0 <__gethex+0x38c>
 8007e3a:	f04f 0901 	mov.w	r9, #1
 8007e3e:	e7d1      	b.n	8007de4 <__gethex+0x2d0>
 8007e40:	2501      	movs	r5, #1
 8007e42:	e7e2      	b.n	8007e0a <__gethex+0x2f6>
 8007e44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e46:	f1c3 0301 	rsb	r3, r3, #1
 8007e4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007e4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d0f0      	beq.n	8007e34 <__gethex+0x320>
 8007e52:	f04f 0c00 	mov.w	ip, #0
 8007e56:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007e5a:	f104 0314 	add.w	r3, r4, #20
 8007e5e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007e62:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007e66:	4618      	mov	r0, r3
 8007e68:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e6c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007e70:	d01b      	beq.n	8007eaa <__gethex+0x396>
 8007e72:	3201      	adds	r2, #1
 8007e74:	6002      	str	r2, [r0, #0]
 8007e76:	2d02      	cmp	r5, #2
 8007e78:	f104 0314 	add.w	r3, r4, #20
 8007e7c:	d13c      	bne.n	8007ef8 <__gethex+0x3e4>
 8007e7e:	f8d8 2000 	ldr.w	r2, [r8]
 8007e82:	3a01      	subs	r2, #1
 8007e84:	42b2      	cmp	r2, r6
 8007e86:	d109      	bne.n	8007e9c <__gethex+0x388>
 8007e88:	2201      	movs	r2, #1
 8007e8a:	1171      	asrs	r1, r6, #5
 8007e8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007e90:	f006 061f 	and.w	r6, r6, #31
 8007e94:	fa02 f606 	lsl.w	r6, r2, r6
 8007e98:	421e      	tst	r6, r3
 8007e9a:	d13a      	bne.n	8007f12 <__gethex+0x3fe>
 8007e9c:	f045 0520 	orr.w	r5, r5, #32
 8007ea0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ea2:	601c      	str	r4, [r3, #0]
 8007ea4:	9b02      	ldr	r3, [sp, #8]
 8007ea6:	601f      	str	r7, [r3, #0]
 8007ea8:	e6b0      	b.n	8007c0c <__gethex+0xf8>
 8007eaa:	4299      	cmp	r1, r3
 8007eac:	f843 cc04 	str.w	ip, [r3, #-4]
 8007eb0:	d8d9      	bhi.n	8007e66 <__gethex+0x352>
 8007eb2:	68a3      	ldr	r3, [r4, #8]
 8007eb4:	459b      	cmp	fp, r3
 8007eb6:	db17      	blt.n	8007ee8 <__gethex+0x3d4>
 8007eb8:	6861      	ldr	r1, [r4, #4]
 8007eba:	9801      	ldr	r0, [sp, #4]
 8007ebc:	3101      	adds	r1, #1
 8007ebe:	f7fe f831 	bl	8005f24 <_Balloc>
 8007ec2:	4681      	mov	r9, r0
 8007ec4:	b918      	cbnz	r0, 8007ece <__gethex+0x3ba>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	2184      	movs	r1, #132	@ 0x84
 8007eca:	4b19      	ldr	r3, [pc, #100]	@ (8007f30 <__gethex+0x41c>)
 8007ecc:	e6c5      	b.n	8007c5a <__gethex+0x146>
 8007ece:	6922      	ldr	r2, [r4, #16]
 8007ed0:	f104 010c 	add.w	r1, r4, #12
 8007ed4:	3202      	adds	r2, #2
 8007ed6:	0092      	lsls	r2, r2, #2
 8007ed8:	300c      	adds	r0, #12
 8007eda:	f7fd f8b6 	bl	800504a <memcpy>
 8007ede:	4621      	mov	r1, r4
 8007ee0:	9801      	ldr	r0, [sp, #4]
 8007ee2:	f7fe f85f 	bl	8005fa4 <_Bfree>
 8007ee6:	464c      	mov	r4, r9
 8007ee8:	6923      	ldr	r3, [r4, #16]
 8007eea:	1c5a      	adds	r2, r3, #1
 8007eec:	6122      	str	r2, [r4, #16]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007ef4:	615a      	str	r2, [r3, #20]
 8007ef6:	e7be      	b.n	8007e76 <__gethex+0x362>
 8007ef8:	6922      	ldr	r2, [r4, #16]
 8007efa:	455a      	cmp	r2, fp
 8007efc:	dd0b      	ble.n	8007f16 <__gethex+0x402>
 8007efe:	2101      	movs	r1, #1
 8007f00:	4620      	mov	r0, r4
 8007f02:	f7ff fd9f 	bl	8007a44 <rshift>
 8007f06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f0a:	3701      	adds	r7, #1
 8007f0c:	42bb      	cmp	r3, r7
 8007f0e:	f6ff aee0 	blt.w	8007cd2 <__gethex+0x1be>
 8007f12:	2501      	movs	r5, #1
 8007f14:	e7c2      	b.n	8007e9c <__gethex+0x388>
 8007f16:	f016 061f 	ands.w	r6, r6, #31
 8007f1a:	d0fa      	beq.n	8007f12 <__gethex+0x3fe>
 8007f1c:	4453      	add	r3, sl
 8007f1e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007f22:	f7fe f8f1 	bl	8006108 <__hi0bits>
 8007f26:	f1c6 0620 	rsb	r6, r6, #32
 8007f2a:	42b0      	cmp	r0, r6
 8007f2c:	dbe7      	blt.n	8007efe <__gethex+0x3ea>
 8007f2e:	e7f0      	b.n	8007f12 <__gethex+0x3fe>
 8007f30:	08008ef7 	.word	0x08008ef7

08007f34 <L_shift>:
 8007f34:	f1c2 0208 	rsb	r2, r2, #8
 8007f38:	0092      	lsls	r2, r2, #2
 8007f3a:	b570      	push	{r4, r5, r6, lr}
 8007f3c:	f1c2 0620 	rsb	r6, r2, #32
 8007f40:	6843      	ldr	r3, [r0, #4]
 8007f42:	6804      	ldr	r4, [r0, #0]
 8007f44:	fa03 f506 	lsl.w	r5, r3, r6
 8007f48:	432c      	orrs	r4, r5
 8007f4a:	40d3      	lsrs	r3, r2
 8007f4c:	6004      	str	r4, [r0, #0]
 8007f4e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007f52:	4288      	cmp	r0, r1
 8007f54:	d3f4      	bcc.n	8007f40 <L_shift+0xc>
 8007f56:	bd70      	pop	{r4, r5, r6, pc}

08007f58 <__match>:
 8007f58:	b530      	push	{r4, r5, lr}
 8007f5a:	6803      	ldr	r3, [r0, #0]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f62:	b914      	cbnz	r4, 8007f6a <__match+0x12>
 8007f64:	6003      	str	r3, [r0, #0]
 8007f66:	2001      	movs	r0, #1
 8007f68:	bd30      	pop	{r4, r5, pc}
 8007f6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f6e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007f72:	2d19      	cmp	r5, #25
 8007f74:	bf98      	it	ls
 8007f76:	3220      	addls	r2, #32
 8007f78:	42a2      	cmp	r2, r4
 8007f7a:	d0f0      	beq.n	8007f5e <__match+0x6>
 8007f7c:	2000      	movs	r0, #0
 8007f7e:	e7f3      	b.n	8007f68 <__match+0x10>

08007f80 <__hexnan>:
 8007f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f84:	2500      	movs	r5, #0
 8007f86:	680b      	ldr	r3, [r1, #0]
 8007f88:	4682      	mov	sl, r0
 8007f8a:	115e      	asrs	r6, r3, #5
 8007f8c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007f90:	f013 031f 	ands.w	r3, r3, #31
 8007f94:	bf18      	it	ne
 8007f96:	3604      	addne	r6, #4
 8007f98:	1f37      	subs	r7, r6, #4
 8007f9a:	4690      	mov	r8, r2
 8007f9c:	46b9      	mov	r9, r7
 8007f9e:	463c      	mov	r4, r7
 8007fa0:	46ab      	mov	fp, r5
 8007fa2:	b087      	sub	sp, #28
 8007fa4:	6801      	ldr	r1, [r0, #0]
 8007fa6:	9301      	str	r3, [sp, #4]
 8007fa8:	f846 5c04 	str.w	r5, [r6, #-4]
 8007fac:	9502      	str	r5, [sp, #8]
 8007fae:	784a      	ldrb	r2, [r1, #1]
 8007fb0:	1c4b      	adds	r3, r1, #1
 8007fb2:	9303      	str	r3, [sp, #12]
 8007fb4:	b342      	cbz	r2, 8008008 <__hexnan+0x88>
 8007fb6:	4610      	mov	r0, r2
 8007fb8:	9105      	str	r1, [sp, #20]
 8007fba:	9204      	str	r2, [sp, #16]
 8007fbc:	f7ff fd95 	bl	8007aea <__hexdig_fun>
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	d151      	bne.n	8008068 <__hexnan+0xe8>
 8007fc4:	9a04      	ldr	r2, [sp, #16]
 8007fc6:	9905      	ldr	r1, [sp, #20]
 8007fc8:	2a20      	cmp	r2, #32
 8007fca:	d818      	bhi.n	8007ffe <__hexnan+0x7e>
 8007fcc:	9b02      	ldr	r3, [sp, #8]
 8007fce:	459b      	cmp	fp, r3
 8007fd0:	dd13      	ble.n	8007ffa <__hexnan+0x7a>
 8007fd2:	454c      	cmp	r4, r9
 8007fd4:	d206      	bcs.n	8007fe4 <__hexnan+0x64>
 8007fd6:	2d07      	cmp	r5, #7
 8007fd8:	dc04      	bgt.n	8007fe4 <__hexnan+0x64>
 8007fda:	462a      	mov	r2, r5
 8007fdc:	4649      	mov	r1, r9
 8007fde:	4620      	mov	r0, r4
 8007fe0:	f7ff ffa8 	bl	8007f34 <L_shift>
 8007fe4:	4544      	cmp	r4, r8
 8007fe6:	d952      	bls.n	800808e <__hexnan+0x10e>
 8007fe8:	2300      	movs	r3, #0
 8007fea:	f1a4 0904 	sub.w	r9, r4, #4
 8007fee:	f844 3c04 	str.w	r3, [r4, #-4]
 8007ff2:	461d      	mov	r5, r3
 8007ff4:	464c      	mov	r4, r9
 8007ff6:	f8cd b008 	str.w	fp, [sp, #8]
 8007ffa:	9903      	ldr	r1, [sp, #12]
 8007ffc:	e7d7      	b.n	8007fae <__hexnan+0x2e>
 8007ffe:	2a29      	cmp	r2, #41	@ 0x29
 8008000:	d157      	bne.n	80080b2 <__hexnan+0x132>
 8008002:	3102      	adds	r1, #2
 8008004:	f8ca 1000 	str.w	r1, [sl]
 8008008:	f1bb 0f00 	cmp.w	fp, #0
 800800c:	d051      	beq.n	80080b2 <__hexnan+0x132>
 800800e:	454c      	cmp	r4, r9
 8008010:	d206      	bcs.n	8008020 <__hexnan+0xa0>
 8008012:	2d07      	cmp	r5, #7
 8008014:	dc04      	bgt.n	8008020 <__hexnan+0xa0>
 8008016:	462a      	mov	r2, r5
 8008018:	4649      	mov	r1, r9
 800801a:	4620      	mov	r0, r4
 800801c:	f7ff ff8a 	bl	8007f34 <L_shift>
 8008020:	4544      	cmp	r4, r8
 8008022:	d936      	bls.n	8008092 <__hexnan+0x112>
 8008024:	4623      	mov	r3, r4
 8008026:	f1a8 0204 	sub.w	r2, r8, #4
 800802a:	f853 1b04 	ldr.w	r1, [r3], #4
 800802e:	429f      	cmp	r7, r3
 8008030:	f842 1f04 	str.w	r1, [r2, #4]!
 8008034:	d2f9      	bcs.n	800802a <__hexnan+0xaa>
 8008036:	1b3b      	subs	r3, r7, r4
 8008038:	f023 0303 	bic.w	r3, r3, #3
 800803c:	3304      	adds	r3, #4
 800803e:	3401      	adds	r4, #1
 8008040:	3e03      	subs	r6, #3
 8008042:	42b4      	cmp	r4, r6
 8008044:	bf88      	it	hi
 8008046:	2304      	movhi	r3, #4
 8008048:	2200      	movs	r2, #0
 800804a:	4443      	add	r3, r8
 800804c:	f843 2b04 	str.w	r2, [r3], #4
 8008050:	429f      	cmp	r7, r3
 8008052:	d2fb      	bcs.n	800804c <__hexnan+0xcc>
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	b91b      	cbnz	r3, 8008060 <__hexnan+0xe0>
 8008058:	4547      	cmp	r7, r8
 800805a:	d128      	bne.n	80080ae <__hexnan+0x12e>
 800805c:	2301      	movs	r3, #1
 800805e:	603b      	str	r3, [r7, #0]
 8008060:	2005      	movs	r0, #5
 8008062:	b007      	add	sp, #28
 8008064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008068:	3501      	adds	r5, #1
 800806a:	2d08      	cmp	r5, #8
 800806c:	f10b 0b01 	add.w	fp, fp, #1
 8008070:	dd06      	ble.n	8008080 <__hexnan+0x100>
 8008072:	4544      	cmp	r4, r8
 8008074:	d9c1      	bls.n	8007ffa <__hexnan+0x7a>
 8008076:	2300      	movs	r3, #0
 8008078:	2501      	movs	r5, #1
 800807a:	f844 3c04 	str.w	r3, [r4, #-4]
 800807e:	3c04      	subs	r4, #4
 8008080:	6822      	ldr	r2, [r4, #0]
 8008082:	f000 000f 	and.w	r0, r0, #15
 8008086:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800808a:	6020      	str	r0, [r4, #0]
 800808c:	e7b5      	b.n	8007ffa <__hexnan+0x7a>
 800808e:	2508      	movs	r5, #8
 8008090:	e7b3      	b.n	8007ffa <__hexnan+0x7a>
 8008092:	9b01      	ldr	r3, [sp, #4]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d0dd      	beq.n	8008054 <__hexnan+0xd4>
 8008098:	f04f 32ff 	mov.w	r2, #4294967295
 800809c:	f1c3 0320 	rsb	r3, r3, #32
 80080a0:	40da      	lsrs	r2, r3
 80080a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80080a6:	4013      	ands	r3, r2
 80080a8:	f846 3c04 	str.w	r3, [r6, #-4]
 80080ac:	e7d2      	b.n	8008054 <__hexnan+0xd4>
 80080ae:	3f04      	subs	r7, #4
 80080b0:	e7d0      	b.n	8008054 <__hexnan+0xd4>
 80080b2:	2004      	movs	r0, #4
 80080b4:	e7d5      	b.n	8008062 <__hexnan+0xe2>

080080b6 <__ascii_mbtowc>:
 80080b6:	b082      	sub	sp, #8
 80080b8:	b901      	cbnz	r1, 80080bc <__ascii_mbtowc+0x6>
 80080ba:	a901      	add	r1, sp, #4
 80080bc:	b142      	cbz	r2, 80080d0 <__ascii_mbtowc+0x1a>
 80080be:	b14b      	cbz	r3, 80080d4 <__ascii_mbtowc+0x1e>
 80080c0:	7813      	ldrb	r3, [r2, #0]
 80080c2:	600b      	str	r3, [r1, #0]
 80080c4:	7812      	ldrb	r2, [r2, #0]
 80080c6:	1e10      	subs	r0, r2, #0
 80080c8:	bf18      	it	ne
 80080ca:	2001      	movne	r0, #1
 80080cc:	b002      	add	sp, #8
 80080ce:	4770      	bx	lr
 80080d0:	4610      	mov	r0, r2
 80080d2:	e7fb      	b.n	80080cc <__ascii_mbtowc+0x16>
 80080d4:	f06f 0001 	mvn.w	r0, #1
 80080d8:	e7f8      	b.n	80080cc <__ascii_mbtowc+0x16>

080080da <_realloc_r>:
 80080da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080de:	4607      	mov	r7, r0
 80080e0:	4614      	mov	r4, r2
 80080e2:	460d      	mov	r5, r1
 80080e4:	b921      	cbnz	r1, 80080f0 <_realloc_r+0x16>
 80080e6:	4611      	mov	r1, r2
 80080e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080ec:	f7fd be8e 	b.w	8005e0c <_malloc_r>
 80080f0:	b92a      	cbnz	r2, 80080fe <_realloc_r+0x24>
 80080f2:	f7fd fe19 	bl	8005d28 <_free_r>
 80080f6:	4625      	mov	r5, r4
 80080f8:	4628      	mov	r0, r5
 80080fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080fe:	f000 f840 	bl	8008182 <_malloc_usable_size_r>
 8008102:	4284      	cmp	r4, r0
 8008104:	4606      	mov	r6, r0
 8008106:	d802      	bhi.n	800810e <_realloc_r+0x34>
 8008108:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800810c:	d8f4      	bhi.n	80080f8 <_realloc_r+0x1e>
 800810e:	4621      	mov	r1, r4
 8008110:	4638      	mov	r0, r7
 8008112:	f7fd fe7b 	bl	8005e0c <_malloc_r>
 8008116:	4680      	mov	r8, r0
 8008118:	b908      	cbnz	r0, 800811e <_realloc_r+0x44>
 800811a:	4645      	mov	r5, r8
 800811c:	e7ec      	b.n	80080f8 <_realloc_r+0x1e>
 800811e:	42b4      	cmp	r4, r6
 8008120:	4622      	mov	r2, r4
 8008122:	4629      	mov	r1, r5
 8008124:	bf28      	it	cs
 8008126:	4632      	movcs	r2, r6
 8008128:	f7fc ff8f 	bl	800504a <memcpy>
 800812c:	4629      	mov	r1, r5
 800812e:	4638      	mov	r0, r7
 8008130:	f7fd fdfa 	bl	8005d28 <_free_r>
 8008134:	e7f1      	b.n	800811a <_realloc_r+0x40>

08008136 <__ascii_wctomb>:
 8008136:	4603      	mov	r3, r0
 8008138:	4608      	mov	r0, r1
 800813a:	b141      	cbz	r1, 800814e <__ascii_wctomb+0x18>
 800813c:	2aff      	cmp	r2, #255	@ 0xff
 800813e:	d904      	bls.n	800814a <__ascii_wctomb+0x14>
 8008140:	228a      	movs	r2, #138	@ 0x8a
 8008142:	f04f 30ff 	mov.w	r0, #4294967295
 8008146:	601a      	str	r2, [r3, #0]
 8008148:	4770      	bx	lr
 800814a:	2001      	movs	r0, #1
 800814c:	700a      	strb	r2, [r1, #0]
 800814e:	4770      	bx	lr

08008150 <fiprintf>:
 8008150:	b40e      	push	{r1, r2, r3}
 8008152:	b503      	push	{r0, r1, lr}
 8008154:	4601      	mov	r1, r0
 8008156:	ab03      	add	r3, sp, #12
 8008158:	4805      	ldr	r0, [pc, #20]	@ (8008170 <fiprintf+0x20>)
 800815a:	f853 2b04 	ldr.w	r2, [r3], #4
 800815e:	6800      	ldr	r0, [r0, #0]
 8008160:	9301      	str	r3, [sp, #4]
 8008162:	f000 f83d 	bl	80081e0 <_vfiprintf_r>
 8008166:	b002      	add	sp, #8
 8008168:	f85d eb04 	ldr.w	lr, [sp], #4
 800816c:	b003      	add	sp, #12
 800816e:	4770      	bx	lr
 8008170:	20000018 	.word	0x20000018

08008174 <abort>:
 8008174:	2006      	movs	r0, #6
 8008176:	b508      	push	{r3, lr}
 8008178:	f000 fa06 	bl	8008588 <raise>
 800817c:	2001      	movs	r0, #1
 800817e:	f7f9 fcde 	bl	8001b3e <_exit>

08008182 <_malloc_usable_size_r>:
 8008182:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008186:	1f18      	subs	r0, r3, #4
 8008188:	2b00      	cmp	r3, #0
 800818a:	bfbc      	itt	lt
 800818c:	580b      	ldrlt	r3, [r1, r0]
 800818e:	18c0      	addlt	r0, r0, r3
 8008190:	4770      	bx	lr

08008192 <__sfputc_r>:
 8008192:	6893      	ldr	r3, [r2, #8]
 8008194:	b410      	push	{r4}
 8008196:	3b01      	subs	r3, #1
 8008198:	2b00      	cmp	r3, #0
 800819a:	6093      	str	r3, [r2, #8]
 800819c:	da07      	bge.n	80081ae <__sfputc_r+0x1c>
 800819e:	6994      	ldr	r4, [r2, #24]
 80081a0:	42a3      	cmp	r3, r4
 80081a2:	db01      	blt.n	80081a8 <__sfputc_r+0x16>
 80081a4:	290a      	cmp	r1, #10
 80081a6:	d102      	bne.n	80081ae <__sfputc_r+0x1c>
 80081a8:	bc10      	pop	{r4}
 80081aa:	f000 b931 	b.w	8008410 <__swbuf_r>
 80081ae:	6813      	ldr	r3, [r2, #0]
 80081b0:	1c58      	adds	r0, r3, #1
 80081b2:	6010      	str	r0, [r2, #0]
 80081b4:	7019      	strb	r1, [r3, #0]
 80081b6:	4608      	mov	r0, r1
 80081b8:	bc10      	pop	{r4}
 80081ba:	4770      	bx	lr

080081bc <__sfputs_r>:
 80081bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081be:	4606      	mov	r6, r0
 80081c0:	460f      	mov	r7, r1
 80081c2:	4614      	mov	r4, r2
 80081c4:	18d5      	adds	r5, r2, r3
 80081c6:	42ac      	cmp	r4, r5
 80081c8:	d101      	bne.n	80081ce <__sfputs_r+0x12>
 80081ca:	2000      	movs	r0, #0
 80081cc:	e007      	b.n	80081de <__sfputs_r+0x22>
 80081ce:	463a      	mov	r2, r7
 80081d0:	4630      	mov	r0, r6
 80081d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081d6:	f7ff ffdc 	bl	8008192 <__sfputc_r>
 80081da:	1c43      	adds	r3, r0, #1
 80081dc:	d1f3      	bne.n	80081c6 <__sfputs_r+0xa>
 80081de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080081e0 <_vfiprintf_r>:
 80081e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e4:	460d      	mov	r5, r1
 80081e6:	4614      	mov	r4, r2
 80081e8:	4698      	mov	r8, r3
 80081ea:	4606      	mov	r6, r0
 80081ec:	b09d      	sub	sp, #116	@ 0x74
 80081ee:	b118      	cbz	r0, 80081f8 <_vfiprintf_r+0x18>
 80081f0:	6a03      	ldr	r3, [r0, #32]
 80081f2:	b90b      	cbnz	r3, 80081f8 <_vfiprintf_r+0x18>
 80081f4:	f7fc fdc4 	bl	8004d80 <__sinit>
 80081f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081fa:	07d9      	lsls	r1, r3, #31
 80081fc:	d405      	bmi.n	800820a <_vfiprintf_r+0x2a>
 80081fe:	89ab      	ldrh	r3, [r5, #12]
 8008200:	059a      	lsls	r2, r3, #22
 8008202:	d402      	bmi.n	800820a <_vfiprintf_r+0x2a>
 8008204:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008206:	f7fc ff10 	bl	800502a <__retarget_lock_acquire_recursive>
 800820a:	89ab      	ldrh	r3, [r5, #12]
 800820c:	071b      	lsls	r3, r3, #28
 800820e:	d501      	bpl.n	8008214 <_vfiprintf_r+0x34>
 8008210:	692b      	ldr	r3, [r5, #16]
 8008212:	b99b      	cbnz	r3, 800823c <_vfiprintf_r+0x5c>
 8008214:	4629      	mov	r1, r5
 8008216:	4630      	mov	r0, r6
 8008218:	f000 f938 	bl	800848c <__swsetup_r>
 800821c:	b170      	cbz	r0, 800823c <_vfiprintf_r+0x5c>
 800821e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008220:	07dc      	lsls	r4, r3, #31
 8008222:	d504      	bpl.n	800822e <_vfiprintf_r+0x4e>
 8008224:	f04f 30ff 	mov.w	r0, #4294967295
 8008228:	b01d      	add	sp, #116	@ 0x74
 800822a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800822e:	89ab      	ldrh	r3, [r5, #12]
 8008230:	0598      	lsls	r0, r3, #22
 8008232:	d4f7      	bmi.n	8008224 <_vfiprintf_r+0x44>
 8008234:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008236:	f7fc fef9 	bl	800502c <__retarget_lock_release_recursive>
 800823a:	e7f3      	b.n	8008224 <_vfiprintf_r+0x44>
 800823c:	2300      	movs	r3, #0
 800823e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008240:	2320      	movs	r3, #32
 8008242:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008246:	2330      	movs	r3, #48	@ 0x30
 8008248:	f04f 0901 	mov.w	r9, #1
 800824c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008250:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80083fc <_vfiprintf_r+0x21c>
 8008254:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008258:	4623      	mov	r3, r4
 800825a:	469a      	mov	sl, r3
 800825c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008260:	b10a      	cbz	r2, 8008266 <_vfiprintf_r+0x86>
 8008262:	2a25      	cmp	r2, #37	@ 0x25
 8008264:	d1f9      	bne.n	800825a <_vfiprintf_r+0x7a>
 8008266:	ebba 0b04 	subs.w	fp, sl, r4
 800826a:	d00b      	beq.n	8008284 <_vfiprintf_r+0xa4>
 800826c:	465b      	mov	r3, fp
 800826e:	4622      	mov	r2, r4
 8008270:	4629      	mov	r1, r5
 8008272:	4630      	mov	r0, r6
 8008274:	f7ff ffa2 	bl	80081bc <__sfputs_r>
 8008278:	3001      	adds	r0, #1
 800827a:	f000 80a7 	beq.w	80083cc <_vfiprintf_r+0x1ec>
 800827e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008280:	445a      	add	r2, fp
 8008282:	9209      	str	r2, [sp, #36]	@ 0x24
 8008284:	f89a 3000 	ldrb.w	r3, [sl]
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 809f 	beq.w	80083cc <_vfiprintf_r+0x1ec>
 800828e:	2300      	movs	r3, #0
 8008290:	f04f 32ff 	mov.w	r2, #4294967295
 8008294:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008298:	f10a 0a01 	add.w	sl, sl, #1
 800829c:	9304      	str	r3, [sp, #16]
 800829e:	9307      	str	r3, [sp, #28]
 80082a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80082a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80082a6:	4654      	mov	r4, sl
 80082a8:	2205      	movs	r2, #5
 80082aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082ae:	4853      	ldr	r0, [pc, #332]	@ (80083fc <_vfiprintf_r+0x21c>)
 80082b0:	f7fc febd 	bl	800502e <memchr>
 80082b4:	9a04      	ldr	r2, [sp, #16]
 80082b6:	b9d8      	cbnz	r0, 80082f0 <_vfiprintf_r+0x110>
 80082b8:	06d1      	lsls	r1, r2, #27
 80082ba:	bf44      	itt	mi
 80082bc:	2320      	movmi	r3, #32
 80082be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082c2:	0713      	lsls	r3, r2, #28
 80082c4:	bf44      	itt	mi
 80082c6:	232b      	movmi	r3, #43	@ 0x2b
 80082c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80082cc:	f89a 3000 	ldrb.w	r3, [sl]
 80082d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80082d2:	d015      	beq.n	8008300 <_vfiprintf_r+0x120>
 80082d4:	4654      	mov	r4, sl
 80082d6:	2000      	movs	r0, #0
 80082d8:	f04f 0c0a 	mov.w	ip, #10
 80082dc:	9a07      	ldr	r2, [sp, #28]
 80082de:	4621      	mov	r1, r4
 80082e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082e4:	3b30      	subs	r3, #48	@ 0x30
 80082e6:	2b09      	cmp	r3, #9
 80082e8:	d94b      	bls.n	8008382 <_vfiprintf_r+0x1a2>
 80082ea:	b1b0      	cbz	r0, 800831a <_vfiprintf_r+0x13a>
 80082ec:	9207      	str	r2, [sp, #28]
 80082ee:	e014      	b.n	800831a <_vfiprintf_r+0x13a>
 80082f0:	eba0 0308 	sub.w	r3, r0, r8
 80082f4:	fa09 f303 	lsl.w	r3, r9, r3
 80082f8:	4313      	orrs	r3, r2
 80082fa:	46a2      	mov	sl, r4
 80082fc:	9304      	str	r3, [sp, #16]
 80082fe:	e7d2      	b.n	80082a6 <_vfiprintf_r+0xc6>
 8008300:	9b03      	ldr	r3, [sp, #12]
 8008302:	1d19      	adds	r1, r3, #4
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	9103      	str	r1, [sp, #12]
 8008308:	2b00      	cmp	r3, #0
 800830a:	bfbb      	ittet	lt
 800830c:	425b      	neglt	r3, r3
 800830e:	f042 0202 	orrlt.w	r2, r2, #2
 8008312:	9307      	strge	r3, [sp, #28]
 8008314:	9307      	strlt	r3, [sp, #28]
 8008316:	bfb8      	it	lt
 8008318:	9204      	strlt	r2, [sp, #16]
 800831a:	7823      	ldrb	r3, [r4, #0]
 800831c:	2b2e      	cmp	r3, #46	@ 0x2e
 800831e:	d10a      	bne.n	8008336 <_vfiprintf_r+0x156>
 8008320:	7863      	ldrb	r3, [r4, #1]
 8008322:	2b2a      	cmp	r3, #42	@ 0x2a
 8008324:	d132      	bne.n	800838c <_vfiprintf_r+0x1ac>
 8008326:	9b03      	ldr	r3, [sp, #12]
 8008328:	3402      	adds	r4, #2
 800832a:	1d1a      	adds	r2, r3, #4
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	9203      	str	r2, [sp, #12]
 8008330:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008334:	9305      	str	r3, [sp, #20]
 8008336:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008400 <_vfiprintf_r+0x220>
 800833a:	2203      	movs	r2, #3
 800833c:	4650      	mov	r0, sl
 800833e:	7821      	ldrb	r1, [r4, #0]
 8008340:	f7fc fe75 	bl	800502e <memchr>
 8008344:	b138      	cbz	r0, 8008356 <_vfiprintf_r+0x176>
 8008346:	2240      	movs	r2, #64	@ 0x40
 8008348:	9b04      	ldr	r3, [sp, #16]
 800834a:	eba0 000a 	sub.w	r0, r0, sl
 800834e:	4082      	lsls	r2, r0
 8008350:	4313      	orrs	r3, r2
 8008352:	3401      	adds	r4, #1
 8008354:	9304      	str	r3, [sp, #16]
 8008356:	f814 1b01 	ldrb.w	r1, [r4], #1
 800835a:	2206      	movs	r2, #6
 800835c:	4829      	ldr	r0, [pc, #164]	@ (8008404 <_vfiprintf_r+0x224>)
 800835e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008362:	f7fc fe64 	bl	800502e <memchr>
 8008366:	2800      	cmp	r0, #0
 8008368:	d03f      	beq.n	80083ea <_vfiprintf_r+0x20a>
 800836a:	4b27      	ldr	r3, [pc, #156]	@ (8008408 <_vfiprintf_r+0x228>)
 800836c:	bb1b      	cbnz	r3, 80083b6 <_vfiprintf_r+0x1d6>
 800836e:	9b03      	ldr	r3, [sp, #12]
 8008370:	3307      	adds	r3, #7
 8008372:	f023 0307 	bic.w	r3, r3, #7
 8008376:	3308      	adds	r3, #8
 8008378:	9303      	str	r3, [sp, #12]
 800837a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800837c:	443b      	add	r3, r7
 800837e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008380:	e76a      	b.n	8008258 <_vfiprintf_r+0x78>
 8008382:	460c      	mov	r4, r1
 8008384:	2001      	movs	r0, #1
 8008386:	fb0c 3202 	mla	r2, ip, r2, r3
 800838a:	e7a8      	b.n	80082de <_vfiprintf_r+0xfe>
 800838c:	2300      	movs	r3, #0
 800838e:	f04f 0c0a 	mov.w	ip, #10
 8008392:	4619      	mov	r1, r3
 8008394:	3401      	adds	r4, #1
 8008396:	9305      	str	r3, [sp, #20]
 8008398:	4620      	mov	r0, r4
 800839a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800839e:	3a30      	subs	r2, #48	@ 0x30
 80083a0:	2a09      	cmp	r2, #9
 80083a2:	d903      	bls.n	80083ac <_vfiprintf_r+0x1cc>
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d0c6      	beq.n	8008336 <_vfiprintf_r+0x156>
 80083a8:	9105      	str	r1, [sp, #20]
 80083aa:	e7c4      	b.n	8008336 <_vfiprintf_r+0x156>
 80083ac:	4604      	mov	r4, r0
 80083ae:	2301      	movs	r3, #1
 80083b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80083b4:	e7f0      	b.n	8008398 <_vfiprintf_r+0x1b8>
 80083b6:	ab03      	add	r3, sp, #12
 80083b8:	9300      	str	r3, [sp, #0]
 80083ba:	462a      	mov	r2, r5
 80083bc:	4630      	mov	r0, r6
 80083be:	4b13      	ldr	r3, [pc, #76]	@ (800840c <_vfiprintf_r+0x22c>)
 80083c0:	a904      	add	r1, sp, #16
 80083c2:	f7fb fe8b 	bl	80040dc <_printf_float>
 80083c6:	4607      	mov	r7, r0
 80083c8:	1c78      	adds	r0, r7, #1
 80083ca:	d1d6      	bne.n	800837a <_vfiprintf_r+0x19a>
 80083cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083ce:	07d9      	lsls	r1, r3, #31
 80083d0:	d405      	bmi.n	80083de <_vfiprintf_r+0x1fe>
 80083d2:	89ab      	ldrh	r3, [r5, #12]
 80083d4:	059a      	lsls	r2, r3, #22
 80083d6:	d402      	bmi.n	80083de <_vfiprintf_r+0x1fe>
 80083d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083da:	f7fc fe27 	bl	800502c <__retarget_lock_release_recursive>
 80083de:	89ab      	ldrh	r3, [r5, #12]
 80083e0:	065b      	lsls	r3, r3, #25
 80083e2:	f53f af1f 	bmi.w	8008224 <_vfiprintf_r+0x44>
 80083e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083e8:	e71e      	b.n	8008228 <_vfiprintf_r+0x48>
 80083ea:	ab03      	add	r3, sp, #12
 80083ec:	9300      	str	r3, [sp, #0]
 80083ee:	462a      	mov	r2, r5
 80083f0:	4630      	mov	r0, r6
 80083f2:	4b06      	ldr	r3, [pc, #24]	@ (800840c <_vfiprintf_r+0x22c>)
 80083f4:	a904      	add	r1, sp, #16
 80083f6:	f7fc f90f 	bl	8004618 <_printf_i>
 80083fa:	e7e4      	b.n	80083c6 <_vfiprintf_r+0x1e6>
 80083fc:	08008f63 	.word	0x08008f63
 8008400:	08008f69 	.word	0x08008f69
 8008404:	08008f6d 	.word	0x08008f6d
 8008408:	080040dd 	.word	0x080040dd
 800840c:	080081bd 	.word	0x080081bd

08008410 <__swbuf_r>:
 8008410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008412:	460e      	mov	r6, r1
 8008414:	4614      	mov	r4, r2
 8008416:	4605      	mov	r5, r0
 8008418:	b118      	cbz	r0, 8008422 <__swbuf_r+0x12>
 800841a:	6a03      	ldr	r3, [r0, #32]
 800841c:	b90b      	cbnz	r3, 8008422 <__swbuf_r+0x12>
 800841e:	f7fc fcaf 	bl	8004d80 <__sinit>
 8008422:	69a3      	ldr	r3, [r4, #24]
 8008424:	60a3      	str	r3, [r4, #8]
 8008426:	89a3      	ldrh	r3, [r4, #12]
 8008428:	071a      	lsls	r2, r3, #28
 800842a:	d501      	bpl.n	8008430 <__swbuf_r+0x20>
 800842c:	6923      	ldr	r3, [r4, #16]
 800842e:	b943      	cbnz	r3, 8008442 <__swbuf_r+0x32>
 8008430:	4621      	mov	r1, r4
 8008432:	4628      	mov	r0, r5
 8008434:	f000 f82a 	bl	800848c <__swsetup_r>
 8008438:	b118      	cbz	r0, 8008442 <__swbuf_r+0x32>
 800843a:	f04f 37ff 	mov.w	r7, #4294967295
 800843e:	4638      	mov	r0, r7
 8008440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008442:	6823      	ldr	r3, [r4, #0]
 8008444:	6922      	ldr	r2, [r4, #16]
 8008446:	b2f6      	uxtb	r6, r6
 8008448:	1a98      	subs	r0, r3, r2
 800844a:	6963      	ldr	r3, [r4, #20]
 800844c:	4637      	mov	r7, r6
 800844e:	4283      	cmp	r3, r0
 8008450:	dc05      	bgt.n	800845e <__swbuf_r+0x4e>
 8008452:	4621      	mov	r1, r4
 8008454:	4628      	mov	r0, r5
 8008456:	f7ff fa59 	bl	800790c <_fflush_r>
 800845a:	2800      	cmp	r0, #0
 800845c:	d1ed      	bne.n	800843a <__swbuf_r+0x2a>
 800845e:	68a3      	ldr	r3, [r4, #8]
 8008460:	3b01      	subs	r3, #1
 8008462:	60a3      	str	r3, [r4, #8]
 8008464:	6823      	ldr	r3, [r4, #0]
 8008466:	1c5a      	adds	r2, r3, #1
 8008468:	6022      	str	r2, [r4, #0]
 800846a:	701e      	strb	r6, [r3, #0]
 800846c:	6962      	ldr	r2, [r4, #20]
 800846e:	1c43      	adds	r3, r0, #1
 8008470:	429a      	cmp	r2, r3
 8008472:	d004      	beq.n	800847e <__swbuf_r+0x6e>
 8008474:	89a3      	ldrh	r3, [r4, #12]
 8008476:	07db      	lsls	r3, r3, #31
 8008478:	d5e1      	bpl.n	800843e <__swbuf_r+0x2e>
 800847a:	2e0a      	cmp	r6, #10
 800847c:	d1df      	bne.n	800843e <__swbuf_r+0x2e>
 800847e:	4621      	mov	r1, r4
 8008480:	4628      	mov	r0, r5
 8008482:	f7ff fa43 	bl	800790c <_fflush_r>
 8008486:	2800      	cmp	r0, #0
 8008488:	d0d9      	beq.n	800843e <__swbuf_r+0x2e>
 800848a:	e7d6      	b.n	800843a <__swbuf_r+0x2a>

0800848c <__swsetup_r>:
 800848c:	b538      	push	{r3, r4, r5, lr}
 800848e:	4b29      	ldr	r3, [pc, #164]	@ (8008534 <__swsetup_r+0xa8>)
 8008490:	4605      	mov	r5, r0
 8008492:	6818      	ldr	r0, [r3, #0]
 8008494:	460c      	mov	r4, r1
 8008496:	b118      	cbz	r0, 80084a0 <__swsetup_r+0x14>
 8008498:	6a03      	ldr	r3, [r0, #32]
 800849a:	b90b      	cbnz	r3, 80084a0 <__swsetup_r+0x14>
 800849c:	f7fc fc70 	bl	8004d80 <__sinit>
 80084a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084a4:	0719      	lsls	r1, r3, #28
 80084a6:	d422      	bmi.n	80084ee <__swsetup_r+0x62>
 80084a8:	06da      	lsls	r2, r3, #27
 80084aa:	d407      	bmi.n	80084bc <__swsetup_r+0x30>
 80084ac:	2209      	movs	r2, #9
 80084ae:	602a      	str	r2, [r5, #0]
 80084b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084b4:	f04f 30ff 	mov.w	r0, #4294967295
 80084b8:	81a3      	strh	r3, [r4, #12]
 80084ba:	e033      	b.n	8008524 <__swsetup_r+0x98>
 80084bc:	0758      	lsls	r0, r3, #29
 80084be:	d512      	bpl.n	80084e6 <__swsetup_r+0x5a>
 80084c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084c2:	b141      	cbz	r1, 80084d6 <__swsetup_r+0x4a>
 80084c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084c8:	4299      	cmp	r1, r3
 80084ca:	d002      	beq.n	80084d2 <__swsetup_r+0x46>
 80084cc:	4628      	mov	r0, r5
 80084ce:	f7fd fc2b 	bl	8005d28 <_free_r>
 80084d2:	2300      	movs	r3, #0
 80084d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80084d6:	89a3      	ldrh	r3, [r4, #12]
 80084d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80084dc:	81a3      	strh	r3, [r4, #12]
 80084de:	2300      	movs	r3, #0
 80084e0:	6063      	str	r3, [r4, #4]
 80084e2:	6923      	ldr	r3, [r4, #16]
 80084e4:	6023      	str	r3, [r4, #0]
 80084e6:	89a3      	ldrh	r3, [r4, #12]
 80084e8:	f043 0308 	orr.w	r3, r3, #8
 80084ec:	81a3      	strh	r3, [r4, #12]
 80084ee:	6923      	ldr	r3, [r4, #16]
 80084f0:	b94b      	cbnz	r3, 8008506 <__swsetup_r+0x7a>
 80084f2:	89a3      	ldrh	r3, [r4, #12]
 80084f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80084f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084fc:	d003      	beq.n	8008506 <__swsetup_r+0x7a>
 80084fe:	4621      	mov	r1, r4
 8008500:	4628      	mov	r0, r5
 8008502:	f000 f882 	bl	800860a <__smakebuf_r>
 8008506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800850a:	f013 0201 	ands.w	r2, r3, #1
 800850e:	d00a      	beq.n	8008526 <__swsetup_r+0x9a>
 8008510:	2200      	movs	r2, #0
 8008512:	60a2      	str	r2, [r4, #8]
 8008514:	6962      	ldr	r2, [r4, #20]
 8008516:	4252      	negs	r2, r2
 8008518:	61a2      	str	r2, [r4, #24]
 800851a:	6922      	ldr	r2, [r4, #16]
 800851c:	b942      	cbnz	r2, 8008530 <__swsetup_r+0xa4>
 800851e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008522:	d1c5      	bne.n	80084b0 <__swsetup_r+0x24>
 8008524:	bd38      	pop	{r3, r4, r5, pc}
 8008526:	0799      	lsls	r1, r3, #30
 8008528:	bf58      	it	pl
 800852a:	6962      	ldrpl	r2, [r4, #20]
 800852c:	60a2      	str	r2, [r4, #8]
 800852e:	e7f4      	b.n	800851a <__swsetup_r+0x8e>
 8008530:	2000      	movs	r0, #0
 8008532:	e7f7      	b.n	8008524 <__swsetup_r+0x98>
 8008534:	20000018 	.word	0x20000018

08008538 <_raise_r>:
 8008538:	291f      	cmp	r1, #31
 800853a:	b538      	push	{r3, r4, r5, lr}
 800853c:	4605      	mov	r5, r0
 800853e:	460c      	mov	r4, r1
 8008540:	d904      	bls.n	800854c <_raise_r+0x14>
 8008542:	2316      	movs	r3, #22
 8008544:	6003      	str	r3, [r0, #0]
 8008546:	f04f 30ff 	mov.w	r0, #4294967295
 800854a:	bd38      	pop	{r3, r4, r5, pc}
 800854c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800854e:	b112      	cbz	r2, 8008556 <_raise_r+0x1e>
 8008550:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008554:	b94b      	cbnz	r3, 800856a <_raise_r+0x32>
 8008556:	4628      	mov	r0, r5
 8008558:	f000 f830 	bl	80085bc <_getpid_r>
 800855c:	4622      	mov	r2, r4
 800855e:	4601      	mov	r1, r0
 8008560:	4628      	mov	r0, r5
 8008562:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008566:	f000 b817 	b.w	8008598 <_kill_r>
 800856a:	2b01      	cmp	r3, #1
 800856c:	d00a      	beq.n	8008584 <_raise_r+0x4c>
 800856e:	1c59      	adds	r1, r3, #1
 8008570:	d103      	bne.n	800857a <_raise_r+0x42>
 8008572:	2316      	movs	r3, #22
 8008574:	6003      	str	r3, [r0, #0]
 8008576:	2001      	movs	r0, #1
 8008578:	e7e7      	b.n	800854a <_raise_r+0x12>
 800857a:	2100      	movs	r1, #0
 800857c:	4620      	mov	r0, r4
 800857e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008582:	4798      	blx	r3
 8008584:	2000      	movs	r0, #0
 8008586:	e7e0      	b.n	800854a <_raise_r+0x12>

08008588 <raise>:
 8008588:	4b02      	ldr	r3, [pc, #8]	@ (8008594 <raise+0xc>)
 800858a:	4601      	mov	r1, r0
 800858c:	6818      	ldr	r0, [r3, #0]
 800858e:	f7ff bfd3 	b.w	8008538 <_raise_r>
 8008592:	bf00      	nop
 8008594:	20000018 	.word	0x20000018

08008598 <_kill_r>:
 8008598:	b538      	push	{r3, r4, r5, lr}
 800859a:	2300      	movs	r3, #0
 800859c:	4d06      	ldr	r5, [pc, #24]	@ (80085b8 <_kill_r+0x20>)
 800859e:	4604      	mov	r4, r0
 80085a0:	4608      	mov	r0, r1
 80085a2:	4611      	mov	r1, r2
 80085a4:	602b      	str	r3, [r5, #0]
 80085a6:	f7f9 faba 	bl	8001b1e <_kill>
 80085aa:	1c43      	adds	r3, r0, #1
 80085ac:	d102      	bne.n	80085b4 <_kill_r+0x1c>
 80085ae:	682b      	ldr	r3, [r5, #0]
 80085b0:	b103      	cbz	r3, 80085b4 <_kill_r+0x1c>
 80085b2:	6023      	str	r3, [r4, #0]
 80085b4:	bd38      	pop	{r3, r4, r5, pc}
 80085b6:	bf00      	nop
 80085b8:	20000514 	.word	0x20000514

080085bc <_getpid_r>:
 80085bc:	f7f9 baa8 	b.w	8001b10 <_getpid>

080085c0 <__swhatbuf_r>:
 80085c0:	b570      	push	{r4, r5, r6, lr}
 80085c2:	460c      	mov	r4, r1
 80085c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085c8:	4615      	mov	r5, r2
 80085ca:	2900      	cmp	r1, #0
 80085cc:	461e      	mov	r6, r3
 80085ce:	b096      	sub	sp, #88	@ 0x58
 80085d0:	da0c      	bge.n	80085ec <__swhatbuf_r+0x2c>
 80085d2:	89a3      	ldrh	r3, [r4, #12]
 80085d4:	2100      	movs	r1, #0
 80085d6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80085da:	bf14      	ite	ne
 80085dc:	2340      	movne	r3, #64	@ 0x40
 80085de:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80085e2:	2000      	movs	r0, #0
 80085e4:	6031      	str	r1, [r6, #0]
 80085e6:	602b      	str	r3, [r5, #0]
 80085e8:	b016      	add	sp, #88	@ 0x58
 80085ea:	bd70      	pop	{r4, r5, r6, pc}
 80085ec:	466a      	mov	r2, sp
 80085ee:	f000 f849 	bl	8008684 <_fstat_r>
 80085f2:	2800      	cmp	r0, #0
 80085f4:	dbed      	blt.n	80085d2 <__swhatbuf_r+0x12>
 80085f6:	9901      	ldr	r1, [sp, #4]
 80085f8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80085fc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008600:	4259      	negs	r1, r3
 8008602:	4159      	adcs	r1, r3
 8008604:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008608:	e7eb      	b.n	80085e2 <__swhatbuf_r+0x22>

0800860a <__smakebuf_r>:
 800860a:	898b      	ldrh	r3, [r1, #12]
 800860c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800860e:	079d      	lsls	r5, r3, #30
 8008610:	4606      	mov	r6, r0
 8008612:	460c      	mov	r4, r1
 8008614:	d507      	bpl.n	8008626 <__smakebuf_r+0x1c>
 8008616:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800861a:	6023      	str	r3, [r4, #0]
 800861c:	6123      	str	r3, [r4, #16]
 800861e:	2301      	movs	r3, #1
 8008620:	6163      	str	r3, [r4, #20]
 8008622:	b003      	add	sp, #12
 8008624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008626:	466a      	mov	r2, sp
 8008628:	ab01      	add	r3, sp, #4
 800862a:	f7ff ffc9 	bl	80085c0 <__swhatbuf_r>
 800862e:	9f00      	ldr	r7, [sp, #0]
 8008630:	4605      	mov	r5, r0
 8008632:	4639      	mov	r1, r7
 8008634:	4630      	mov	r0, r6
 8008636:	f7fd fbe9 	bl	8005e0c <_malloc_r>
 800863a:	b948      	cbnz	r0, 8008650 <__smakebuf_r+0x46>
 800863c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008640:	059a      	lsls	r2, r3, #22
 8008642:	d4ee      	bmi.n	8008622 <__smakebuf_r+0x18>
 8008644:	f023 0303 	bic.w	r3, r3, #3
 8008648:	f043 0302 	orr.w	r3, r3, #2
 800864c:	81a3      	strh	r3, [r4, #12]
 800864e:	e7e2      	b.n	8008616 <__smakebuf_r+0xc>
 8008650:	89a3      	ldrh	r3, [r4, #12]
 8008652:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008656:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800865a:	81a3      	strh	r3, [r4, #12]
 800865c:	9b01      	ldr	r3, [sp, #4]
 800865e:	6020      	str	r0, [r4, #0]
 8008660:	b15b      	cbz	r3, 800867a <__smakebuf_r+0x70>
 8008662:	4630      	mov	r0, r6
 8008664:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008668:	f000 f81e 	bl	80086a8 <_isatty_r>
 800866c:	b128      	cbz	r0, 800867a <__smakebuf_r+0x70>
 800866e:	89a3      	ldrh	r3, [r4, #12]
 8008670:	f023 0303 	bic.w	r3, r3, #3
 8008674:	f043 0301 	orr.w	r3, r3, #1
 8008678:	81a3      	strh	r3, [r4, #12]
 800867a:	89a3      	ldrh	r3, [r4, #12]
 800867c:	431d      	orrs	r5, r3
 800867e:	81a5      	strh	r5, [r4, #12]
 8008680:	e7cf      	b.n	8008622 <__smakebuf_r+0x18>
	...

08008684 <_fstat_r>:
 8008684:	b538      	push	{r3, r4, r5, lr}
 8008686:	2300      	movs	r3, #0
 8008688:	4d06      	ldr	r5, [pc, #24]	@ (80086a4 <_fstat_r+0x20>)
 800868a:	4604      	mov	r4, r0
 800868c:	4608      	mov	r0, r1
 800868e:	4611      	mov	r1, r2
 8008690:	602b      	str	r3, [r5, #0]
 8008692:	f7f9 faa3 	bl	8001bdc <_fstat>
 8008696:	1c43      	adds	r3, r0, #1
 8008698:	d102      	bne.n	80086a0 <_fstat_r+0x1c>
 800869a:	682b      	ldr	r3, [r5, #0]
 800869c:	b103      	cbz	r3, 80086a0 <_fstat_r+0x1c>
 800869e:	6023      	str	r3, [r4, #0]
 80086a0:	bd38      	pop	{r3, r4, r5, pc}
 80086a2:	bf00      	nop
 80086a4:	20000514 	.word	0x20000514

080086a8 <_isatty_r>:
 80086a8:	b538      	push	{r3, r4, r5, lr}
 80086aa:	2300      	movs	r3, #0
 80086ac:	4d05      	ldr	r5, [pc, #20]	@ (80086c4 <_isatty_r+0x1c>)
 80086ae:	4604      	mov	r4, r0
 80086b0:	4608      	mov	r0, r1
 80086b2:	602b      	str	r3, [r5, #0]
 80086b4:	f7f9 faa1 	bl	8001bfa <_isatty>
 80086b8:	1c43      	adds	r3, r0, #1
 80086ba:	d102      	bne.n	80086c2 <_isatty_r+0x1a>
 80086bc:	682b      	ldr	r3, [r5, #0]
 80086be:	b103      	cbz	r3, 80086c2 <_isatty_r+0x1a>
 80086c0:	6023      	str	r3, [r4, #0]
 80086c2:	bd38      	pop	{r3, r4, r5, pc}
 80086c4:	20000514 	.word	0x20000514

080086c8 <_init>:
 80086c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ca:	bf00      	nop
 80086cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ce:	bc08      	pop	{r3}
 80086d0:	469e      	mov	lr, r3
 80086d2:	4770      	bx	lr

080086d4 <_fini>:
 80086d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086d6:	bf00      	nop
 80086d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086da:	bc08      	pop	{r3}
 80086dc:	469e      	mov	lr, r3
 80086de:	4770      	bx	lr
