vendor_name = ModelSim
source_file = 1, D:/NASTAVA/LPRS1/2022-23/labs/lab2/lab2-resenje/MyFirstDigitalSystemVHDL/MyFirstDigitalSystem_tb.vhd
source_file = 1, D:/NASTAVA/LPRS1/2022-23/labs/lab2/lab2-resenje/MyFirstDigitalSystemVHDL/MyFirstDigitalSystem.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/NASTAVA/LPRS1/2022-23/labs/lab2/lab2-resenje/MyFirstDigitalSystemVHDL/db/MyFirstDigitalSystem.cbx.xml
design_name = hard_block
design_name = MyFirstDigitalSystem
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, MyFirstDigitalSystem, 1
instance = comp, \oY~output\, oY~output, MyFirstDigitalSystem, 1
instance = comp, \iA~input\, iA~input, MyFirstDigitalSystem, 1
instance = comp, \iB~input\, iB~input, MyFirstDigitalSystem, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, MyFirstDigitalSystem, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, MyFirstDigitalSystem, 1
