Total Cycles:                              123541 (0.247082 msec)
Execution Cycles:                          110915 ( 89.78%)
Stall Cycles:                               12626 ( 10.22%)
Nops:                                           7 (  0.01%)
Executed operations:                       110913

Executed branches:                           3951 (  3.56% ops)( 3.56% insts)
Not taken branches:                          1249 (  1.13% ops)( 1.13% insts)(31.61% br)
Taken branches:                              2702 (  2.44% ops)( 2.44% insts)(68.39% br)
  Taken uncond branches:                      996 (  0.90% ops)( 0.90% insts)(25.21% br)
  Taken cond branches:                       1706 (  1.54% ops)( 1.54% insts)(43.18% br)
Size of Loaded Code:                         6912 Bytes

Instruction Memory Operations:
  Accesses:                                114048
    Hits (Hit Rate):                       113977 ( 99.94%)
    Misses (Miss Rate):                        71 (  0.06%)
Instruction Memory Stall Cycles
  Total (in cycles):                         3253 (100.00%)
    Due to Misses:                           3195 ( 98.22%)
    Due to Bus Conflicts:                      58 (  1.78%)

Data Memory Operations:                     Cache          
  Accesses:                                 47497 (100.00%)
    Hits (Hit Rate):                        47328 ( 99.64%)
    Misses (Miss Rate):                       169 (  0.36%)
  Write Backs (% of Misses):                   41 ( 24.26%)
Data Memory Stall Cycles
  Total (in cycles):                         6671 (100.00%)
    Due to Misses:                           6084 ( 91.20%)
    Due to Bus Conflicts:                     587 (  8.80%)

Percentage Bus Bandwidth Consumed:           8.61%


Avg. IPC (no stalls):   1.00
Avg. IPC (with stalls): 0.90

  cycle counter =       110915
  total ops     =       110913
   width[ 0] =            1
   width[ 1] =       110903
   width[ 2] =            3
   width[ 4] =            1

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
         267     0.22           22     0.02          108     0.09          135     0.12 exit
      123274          5976          3060  (others not profiled)

Simulation time  =     0.0115 s
Simulation speed =     9.6195 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


