#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 16 07:39:36 2025
# Process ID: 16204
# Current directory: C:/Users/gaherere/Desktop/derniereChance/netlist
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: C:/Users/gaherere/Desktop/derniereChance/netlist/vivado.log
# Journal file: C:/Users/gaherere/Desktop/derniereChance/netlist\vivado.jou
# Running On: LIVM0001000201, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 6, Host memory: 44034 MB
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 999.645 ; gain = 116.988
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'subsystem_c_addsub_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'subsystem_c_addsub_v12_0_i0' to 'subsystem_c_addsub_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000000000000' to '0' has been ignored for IP 'subsystem_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'subsystem_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'subsystem_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-4832] The IP name 'subsystem_c_addsub_v12_0_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'subsystem_c_addsub_v12_0_i1' to 'subsystem_c_addsub_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000000000000' to '0' has been ignored for IP 'subsystem_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'subsystem_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'subsystem_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-4832] The IP name 'subsystem_mult_gen_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'subsystem_mult_gen_v12_0_i0' to 'subsystem_mult_gen_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'SclrCePriority' from 'SCLR_Overrides_CE' to 'CE_Overrides_SCLR' has been ignored for IP 'subsystem_mult_gen_v12_0_i0'
IP Repository Located at : C:/Xilinx/Vivado/2022.2/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Adding File c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/sources_1/ip/subsystem_c_addsub_v12_0_i0/subsystem_c_addsub_v12_0_i0.xci
Adding File c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/sources_1/ip/subsystem_c_addsub_v12_0_i1/subsystem_c_addsub_v12_0_i1.xci
Adding File c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/sources_1/ip/subsystem_mult_gen_v12_0_i0/subsystem_mult_gen_v12_0_i0.xci
Adding File C:/Users/gaherere/Desktop/derniereChance/netlist/sysgen/subsystem.xdc
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog'.)
0
Wrote  : <C:\Users\gaherere\Desktop\derniereChance\netlist\ip_catalog\subsystem.srcs\sources_1\bd\Subsystem_bd\Subsystem_bd.bd> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /Subsystem_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /Subsystem_1/*'
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /Subsystem_1/*'
Wrote  : <C:\Users\gaherere\Desktop\derniereChance\netlist\ip_catalog\subsystem.srcs\sources_1\bd\Subsystem_bd\Subsystem_bd.bd> 
INFO: Setting More Options property of synthesis to -mode out_of_context.
INFO: To enable analysis of IP Catalog flow results the top module is set to subsystem_stub.
INFO: SG_Analyzer -- Running synth_1 ...
INFO: [BD 41-1662] The design 'Subsystem_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/synth/Subsystem_bd.vhd
VHDL Output written to : C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/sim/Subsystem_bd.vhd
VHDL Output written to : C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/hdl/Subsystem_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Subsystem_1 .
Exporting to file C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/hw_handoff/Subsystem_bd.hwh
Generated Hardware Definition File C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/synth/Subsystem_bd.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Subsystem_bd_Subsystem_1_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Dec 16 07:40:53 2025] Launched Subsystem_bd_Subsystem_1_0_synth_1...
Run output will be captured here: C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/Subsystem_bd_Subsystem_1_0_synth_1/runme.log
[Tue Dec 16 07:40:53 2025] Launched synth_1...
Run output will be captured here: C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.266 ; gain = 2.348
[Tue Dec 16 07:40:53 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log Subsystem_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Subsystem_bd_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Subsystem_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1001.855 ; gain = 117.469
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top Subsystem_bd_wrapper -part xc7k160tfbg676-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg676-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18992
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1849.461 ; gain = 409.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Subsystem_bd_wrapper' [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/sources_1/imports/hdl/Subsystem_bd_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'Subsystem_bd' declared at 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/synth/Subsystem_bd.vhd:14' bound to instance 'Subsystem_bd_i' of component 'Subsystem_bd' [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/sources_1/imports/hdl/Subsystem_bd_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Subsystem_bd' [c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/synth/Subsystem_bd.vhd:34]
INFO: [Synth 8-3491] module 'Subsystem_bd_Subsystem_1_0' declared at 'C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1/.Xil/Vivado-18056-LIVM0001000201/realtime/Subsystem_bd_Subsystem_1_0_stub.vhdl:5' bound to instance 'Subsystem_1' of component 'Subsystem_bd_Subsystem_1_0' [c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/synth/Subsystem_bd.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Subsystem_bd_Subsystem_1_0' [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1/.Xil/Vivado-18056-LIVM0001000201/realtime/Subsystem_bd_Subsystem_1_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_bd' (0#1) [c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/synth/Subsystem_bd.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Subsystem_bd_wrapper' (0#1) [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/sources_1/imports/hdl/Subsystem_bd_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1944.324 ; gain = 503.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1962.254 ; gain = 521.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1962.254 ; gain = 521.805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1962.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/ip/Subsystem_bd_Subsystem_1_0/Subsystem_bd_Subsystem_1_0/Subsystem_bd_Subsystem_1_0_in_context.xdc] for cell 'Subsystem_bd_i/Subsystem_1'
Finished Parsing XDC File [c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.gen/sources_1/bd/Subsystem_bd/ip/Subsystem_bd_Subsystem_1_0/Subsystem_bd_Subsystem_1_0/Subsystem_bd_Subsystem_1_0_in_context.xdc] for cell 'Subsystem_bd_i/Subsystem_1'
Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/constrs_1/imports/sysgen/subsystem_clock.xdc]
Finished Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/constrs_1/imports/sysgen/subsystem_clock.xdc]
Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/constrs_1/imports/sysgen/subsystem.xdc]
Finished Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.srcs/constrs_1/imports/sysgen/subsystem.xdc]
Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1992.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1992.273 ; gain = 0.020
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Subsystem_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Subsystem_bd_i/Subsystem_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |Subsystem_bd_Subsystem_1_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |Subsystem_bd_Subsystem_1_0_bbox |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1992.273 ; gain = 551.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 1992.273 ; gain = 521.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1992.273 ; gain = 551.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1992.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1992.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6063c300
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1992.273 ; gain = 960.590
INFO: [Common 17-1381] The checkpoint 'C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/synth_1/Subsystem_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Subsystem_bd_wrapper_utilization_synth.rpt -pb Subsystem_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 16 07:44:53 2025...
[Tue Dec 16 07:44:54 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:04:01 . Memory (MB): peak = 1311.266 ; gain = 0.000
Command: ::opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1672.371 ; gain = 23.684

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bed96f0a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2227.602 ; gain = 555.230

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17006127c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.342 . Memory (MB): peak = 2573.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17006127c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.365 . Memory (MB): peak = 2573.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b04b8bb0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.428 . Memory (MB): peak = 2573.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b04b8bb0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 2573.898 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b04b8bb0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.512 . Memory (MB): peak = 2573.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b04b8bb0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.521 . Memory (MB): peak = 2573.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2573.898 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1312279e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 2573.898 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2573.898 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.898 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2573.898 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2573.898 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2573.898 ; gain = 925.211
INFO: SG_Analyzer -- Running impl_1 ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Dec 16 07:45:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/impl_1/runme.log
[Tue Dec 16 07:45:33 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log Subsystem_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Subsystem_bd_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Subsystem_bd_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/impl_1/Subsystem_bd_wrapper.dcp
INFO: [Device 21-403] Loading part xc7k160tfbg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1434.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2150.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 9b9199af
----- Checksum: PlaceDB: 00000000 ShapeSum: 9b9199af RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2150.047 ; gain = 1265.590
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.703 ; gain = 25.898

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2186.703 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 2510.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 2510.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 2510.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.394 . Memory (MB): peak = 2510.125 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 2510.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.410 . Memory (MB): peak = 2510.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2510.125 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 2510.125 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2510.125 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2510.125 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2510.125 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1312279e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2510.125 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.125 ; gain = 352.277
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/impl_1/Subsystem_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Subsystem_bd_wrapper_drc_opted.rpt -pb Subsystem_bd_wrapper_drc_opted.pb -rpx Subsystem_bd_wrapper_drc_opted.rpx
Command: report_drc -file Subsystem_bd_wrapper_drc_opted.rpt -pb Subsystem_bd_wrapper_drc_opted.pb -rpx Subsystem_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/impl_1/Subsystem_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.125 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2510.125 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9b9199af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2510.125 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0bf622d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.466 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27580d66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27580d66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2510.125 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 27580d66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a770346a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f533a584

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f533a584

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 9cde0b3d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 31 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2510.125 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 14293b1a0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.125 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 17a5c73bd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.125 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17a5c73bd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e1dc6f07

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1340f748c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 144e5a3d6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10fc0c690

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 183edbf65

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17a068f96

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ac3333f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.125 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ac3333f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.125 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16c421e5b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=23.754 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d4cd66bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2517.996 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1612f9283

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2517.996 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16c421e5b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.996 ; gain = 7.871

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=23.754. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1862828e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.996 ; gain = 7.871

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.996 ; gain = 7.871
Phase 4.1 Post Commit Optimization | Checksum: 1862828e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.996 ; gain = 7.871

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1862828e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.996 ; gain = 7.871

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1862828e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.996 ; gain = 7.871
Phase 4.3 Placer Reporting | Checksum: 1862828e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.996 ; gain = 7.871

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2517.996 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.996 ; gain = 7.871
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15a74ce39

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.996 ; gain = 7.871
Ending Placer Task | Checksum: 9feb57a0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.996 ; gain = 7.871
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2517.996 ; gain = 7.871
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2523.922 ; gain = 5.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/impl_1/Subsystem_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Subsystem_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 2523.922 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Subsystem_bd_wrapper_utilization_placed.rpt -pb Subsystem_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Subsystem_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2523.922 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2524.461 ; gain = 0.539
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.344 . Memory (MB): peak = 2551.230 ; gain = 26.770
INFO: [Common 17-1381] The checkpoint 'C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/impl_1/Subsystem_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2d0597d7 ConstDB: 0 ShapeSum: 72e5bfc9 RouteDB: 0
WARNING: [Route 35-198] Port "gateway_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "gateway_in1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "gateway_in1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "gateway_in1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: 5812886d NumContArr: 7706133e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: cf189bab

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2718.227 ; gain = 166.820

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cf189bab

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2718.227 ; gain = 166.820

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cf189bab

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2718.227 ; gain = 166.820
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b9260588

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2723.238 ; gain = 171.832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.201 | TNS=0.000  | WHS=0.107  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1334
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1334
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f0c9863a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2726.277 ; gain = 174.871

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f0c9863a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2726.277 ; gain = 174.871
Phase 3 Initial Routing | Checksum: 1ab7c90e3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2726.277 ; gain = 174.871

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.556 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a102db8d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871
Phase 4 Rip-up And Reroute | Checksum: a102db8d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: a102db8d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a102db8d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871
Phase 5 Delay and Skew Optimization | Checksum: a102db8d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 8908b477

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.556 | TNS=0.000  | WHS=0.135  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 8908b477

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871
Phase 6 Post Hold Fix | Checksum: 8908b477

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0745789 %
  Global Horizontal Routing Utilization  = 0.109548 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 95dce294

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 95dce294

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13c01e5bc

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=21.556 | TNS=0.000  | WHS=0.135  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13c01e5bc

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2726.277 ; gain = 174.871

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2726.277 ; gain = 175.047
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.387 . Memory (MB): peak = 2743.293 ; gain = 17.016
INFO: [Common 17-1381] The checkpoint 'C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/impl_1/Subsystem_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Subsystem_bd_wrapper_drc_routed.rpt -pb Subsystem_bd_wrapper_drc_routed.pb -rpx Subsystem_bd_wrapper_drc_routed.rpx
Command: report_drc -file Subsystem_bd_wrapper_drc_routed.rpt -pb Subsystem_bd_wrapper_drc_routed.pb -rpx Subsystem_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/impl_1/Subsystem_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Subsystem_bd_wrapper_methodology_drc_routed.rpt -pb Subsystem_bd_wrapper_methodology_drc_routed.pb -rpx Subsystem_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Subsystem_bd_wrapper_methodology_drc_routed.rpt -pb Subsystem_bd_wrapper_methodology_drc_routed.pb -rpx Subsystem_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/gaherere/Desktop/derniereChance/netlist/ip_catalog/subsystem.runs/impl_1/Subsystem_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Subsystem_bd_wrapper_power_routed.rpt -pb Subsystem_bd_wrapper_power_summary_routed.pb -rpx Subsystem_bd_wrapper_power_routed.rpx
Command: report_power -file Subsystem_bd_wrapper_power_routed.rpt -pb Subsystem_bd_wrapper_power_summary_routed.pb -rpx Subsystem_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Subsystem_bd_wrapper_route_status.rpt -pb Subsystem_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Subsystem_bd_wrapper_timing_summary_routed.rpt -pb Subsystem_bd_wrapper_timing_summary_routed.pb -rpx Subsystem_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Subsystem_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Subsystem_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Subsystem_bd_wrapper_bus_skew_routed.rpt -pb Subsystem_bd_wrapper_bus_skew_routed.pb -rpx Subsystem_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec 16 07:48:02 2025...
[Tue Dec 16 07:48:04 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:31 . Memory (MB): peak = 2573.898 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2573.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.453 . Memory (MB): peak = 2681.043 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 2681.043 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2681.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: SG_Analyzer -- Timing paths data will be collected from the post-implementation design ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Common 17-673] Cannot get value of property 'ULTRA_RAMS' because this property is not valid in conjunction with other property setting on this object.
INFO: Setting More Options property of synthesis to empty string.
INFO: For IP Catalog flow the top module is reverted back to Subsystem_bd_wrapper after collecting results for analysis.
INFO: SG_Analyzer -- Collected Vivado timing paths and resource utilization information ...
INFO: [Common 17-206] Exiting Vivado at Tue Dec 16 07:48:19 2025...
