Processing program.
spec contains 2 APs (['q0', 'q1'])
simplified !((!request & !changeRoom) | (!request & changeRoom) | (redrequest & request & !changeRoom & ((cnt - 1) >= 0) & ((cnt - 1) <= 10)) | (request & !redrequest & !changeRoom & ((cnt + 1) >= 0) & ((cnt + 1) <= 10))) (len 210) to (request & (((((((1 <= cnt) & !(((!(0 <= cnt) | ((0 <= cnt) & !(cnt <= 10))) & !((cnt - 1) <= 10)) | ((cnt - 1) <= 10))) | (!(1 <= cnt) & !(!(0 <= cnt) | ((0 <= cnt) & !(cnt <= 10))))) & !changeRoom) | ((cnt <= 10) & (0 <= cnt) & changeRoom)) & redrequest) | (((((!(0 <= (cnt + 1)) & !(!(0 <= cnt) | ((0 <= cnt) & !(cnt <= 10)))) | ((0 <= (cnt + 1)) & !(((!(0 <= cnt) | ((0 <= cnt) & !(cnt <= 10))) & !((cnt + 1) <= 10)) | ((cnt + 1) <= 10)))) & !changeRoom) | ((cnt <= 10) & (0 <= cnt) & changeRoom)) & !redrequest))) (len 518)
(request & (((((((1 <= cnt) & !(((!(0 <= cnt) | ((0 <= cnt) & !(cnt <= 10))) & !((cnt - 1) <= 10)) | ((cnt - 1) <= 10))) | (!(1 <= cnt) & !(!(0 <= cnt) | ((0 <= cnt) & !(cnt <= 10))))) & !changeRoom) | ((cnt <= 10) & (0 <= cnt) & changeRoom)) & redrequest) | (((((!(0 <= (cnt + 1)) & !(!(0 <= cnt) | ((0 <= cnt) & !(cnt <= 10)))) | ((0 <= (cnt + 1)) & !(((!(0 <= cnt) | ((0 <= cnt) & !(cnt <= 10))) & !((cnt + 1) <= 10)) | ((cnt + 1) <= 10)))) & !changeRoom) | ((cnt <= 10) & (0 <= cnt) & changeRoom)) & !redrequest)))
Starting abstract synthesis loop.
adding (cnt_prev < cnt), roomA, (cnt <= 0), (cnt_prev > cnt), ((cnt + 1) <= 10) to predicate abstraction
constructing LTL abstraction
ltl abstraction took: 0.0014307498931884766
running LTL synthesis
massaging abstract counterstrategy
checking for compatibility of counterstrategy with program
Unrealizable.
digraph MooreMachine {
	graph [nodesep=0.5 overlap=scalexy ranksep=0.8 splines=true]
	node [shape=circle]
	edge [fontname=mono]
	init [label="" shape=point]
	st_3 [label="(!pred_roomA & !pred__cnt_LTEQ_0_ & !pred__cntprev_LT_cnt_ & !q0 & !pred__cntprev_GT_cnt_ & q1 & pred___cnt_PLUS_1__LTEQ_10_)"]
	st_1 [label="(!pred__cnt_LTEQ_0_ & !q1 & !pred__cntprev_GT_cnt_ & !request & changeRoom & q0 & pred__cntprev_LT_cnt_ & pred___cnt_PLUS_1__LTEQ_10_ & pred_roomA)"]
	st_2 [label="(!pred_roomA & !pred__cnt_LTEQ_0_ & !q1 & !pred__cntprev_LT_cnt_ & !pred__cntprev_GT_cnt_ & !changeRoom & !request & q0 & pred___cnt_PLUS_1__LTEQ_10_)"]
	st_0 [label="(!q1 & !pred__cntprev_LT_cnt_ & !pred__cntprev_GT_cnt_ & !changeRoom & !redrequest & request & q0 & pred___cnt_PLUS_1__LTEQ_10_ & pred__cnt_LTEQ_0_ & pred_roomA)"]
	init -> st_0 [style=solid]
	st_0 -> st_1 [label=TRUE]
	st_1 -> st_2 [label=TRUE]
	st_2 -> st_3 [label=TRUE]
	st_3 -> st_3 [label=TRUE]
}
Synthesis took:  1827.3558616638184 ms
