<module name="OCMC_RAM1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="OCMC_ECC_PID" acronym="OCMC_ECC_PID" offset="0x0" width="32" description="">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="TI internal data" range="" rwaccess="R"/>
  </register>
  <register id="OCMC_SYSCONFIG_PM" acronym="OCMC_SYSCONFIG_PM" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state." range="" rwaccess="RW">
      <bitenum value="0" id="IP_0" token="IDLEMODE_0" description="Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, that is, regardless of the IP module's internal requirements. Backup mode, for debug only."/>
      <bitenum value="1" id="1" token="IDLEMODE_1" description="No-idle mode: local target never enters idle state. Backup mode, for debug only"/>
      <bitenum value="2" id="IP_IP_2" token="IDLEMODE_2" description="Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate IRQ-request-related wakeup events."/>
      <bitenum value="3" id="IP_IP_3" token="IDLEMODE_3" description="Smart-idle wakeup-capable mode: local target&#8217;s idle state eventually follows (acknowledges) the system&#8217;s idle requests, depending on the IP module&#8217;s internal requirements. IP module may generate IRQ-request-related wakeup events when in idle state."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="OCMC_SYSCONFIG_RST" acronym="OCMC_SYSCONFIG_RST" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SW_RST" width="1" begin="0" end="0" resetval="0x0" description="Software reset of the OCM controller configuration and history logic (does not reset L4 interface)" range="" rwaccess="RW">
      <bitenum value="0" id="NORMAL_OP" token="SW_RST_0" description="Normal operation (OCM controller is not reset)"/>
      <bitenum value="1" id="RESET" token="SW_RST_1" description="Reset the OCM controller (except its registers). This bit must be set back to 0x0 to resume the normal operation of the OCM Controller."/>
    </bitfield>
  </register>
  <register id="OCMC_MEM_SIZE_READ" acronym="OCMC_MEM_SIZE_READ" offset="0xC" width="32" description="This register provides the status of the OCM Controller configuration.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VBUF_ADDR_MSB" width="5" begin="16" end="12" resetval="0x-" description="This bit field returns the MSB bit of the valid VBUF address range. The default value of 23 means that the valid VBUF address range is from 0x8000 0000 to 0x80FF FFFF" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MEM_CBUF_ENABLE" width="1" begin="9" end="9" resetval="0x-" description="Indicates whether CBUF is supported or not." range="" rwaccess="R">
      <bitenum value="0" id="CBUF_ECC_OFF" token="MEM_CBUF_ENABLE_0" description="CBUF not supported"/>
      <bitenum value="1" id="CBUF_ECC_ON" token="MEM_CBUF_ENABLE_1" description="CBUF supported"/>
    </bitfield>
    <bitfield id="MEM_ECC_ENABLE" width="1" begin="8" end="8" resetval="0x-" description="Indicates whether ECC is supported or not." range="" rwaccess="R">
      <bitenum value="0" id="ECC_OFF" token="MEM_ECC_ENABLE_0" description="ECC not supported"/>
      <bitenum value="1" id="ECC_ON" token="MEM_ECC_ENABLE_1" description="ECC supported"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MEM_SIZE_128K_CNT" width="5" begin="4" end="0" resetval="0x-" description="This bit field indicates how many 128KiB memory blocks are present in the SRAM. Access beyond the memory size reported in the MEM_SIZE_128K_CNT bit field results in an address error interrupt. 0x1: One 128KiB memory block 0x2: Two 128KiB memory blocks ... 0x14: 20 memory blocks of 128KiB" range="" rwaccess="R"/>
  </register>
  <register id="INTR0_STATUS_RAW_SET" acronym="INTR0_STATUS_RAW_SET" offset="0x40" width="32" description="This register contains the raw interrupt status. Read indicates RAW interrupt status (0=inactive, 1=active). Writing 1 will SET the corresponding raw status bit (soft interrupt set). Writing 0 has no effect.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_SHORT_FRAME_DETECT_FOUND" width="1" begin="14" end="14" resetval="0x0" description="CBUF detected short frame." range="" rwaccess="RW"/>
    <bitfield id="CBUF_UNDERFLOW_ERR_FOUND" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_OVERFLOW_WRAP_ERR_FOUND" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_OVERFLOW_MID_ERR_FOUND" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_READ_SEQUENCE_ERR_FOUND" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VBUF_READ_START_ERR_FOUND" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_READ_OUT_OF_RANGE_ERR_FOUND" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_WRITE_SEQUENCE_ERR_FOUND" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VBUF_WRITE_START_ERR_FOUND" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_WR_OUT_OF_RANGE_ERR_FOUND" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VIRTUAL_ADDR_ERR_FOUND" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OUT_OF_RANGE_ERR_FOUND" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDR_ERR_FOUND" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DED_ERR_FOUND" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SEC_ERR_FOUND" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="INTR0_STATUS_ENABLED_CLEAR" acronym="INTR0_STATUS_ENABLED_CLEAR" offset="0x44" width="32" description="Read indicates ENABLED interrupt status (0=inactive, 1=active). Writing 1 will CLEAR the corresponding enabled status bit. Writing 0 has no effect.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_SHORT_FRAME_DETECT_FOUND" width="1" begin="14" end="14" resetval="0x0" description="CBUF detected short frame" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_UNDERFLOW_ERR_FOUND" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_OVERFLOW_WRAP_ERR_FOUND" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_OVERFLOW_MID_ERR_FOUND" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_READ_SEQUENCE_ERR_FOUND" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VBUF_READ_START_ERR_FOUND" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_READ_OUT_OF_RANGE_ERR_FOUND" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_WRITE_SEQUENCE_ERR_FOUND" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VBUF_WRITE_START_ERR_FOUND" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_WR_OUT_OF_RANGE_ERR_FOUND" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VIRTUAL_ADDR_ERR_FOUND" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="OUT_OF_RANGE_ERR_FOUND" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="ADDR_ERR_FOUND" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="DED_ERR_FOUND" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="SEC_ERR_FOUND" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="INTR0_ENABLE_SET" acronym="INTR0_ENABLE_SET" offset="0x48" width="32" description="Read indicates interrupt enable (0=disabled, 1=enabled) Writing 1 will set the corresponding interrupt enable bit. Writing 0 has no effect. Interrupt_enable_set">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_SHORT_FRAME_DETECT_FOUND" width="1" begin="14" end="14" resetval="0x0" description="CBUF detected short frame" range="" rwaccess="RW"/>
    <bitfield id="CBUF_UNDERFLOW_ERR_FOUND" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_OVERFLOW_WRAP_ERR_FOUND" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_OVERFLOW_MID_ERR_FOUND" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_READ_SEQUENCE_ERR_FOUND" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VBUF_READ_START_ERR_FOUND" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_READ_OUT_OF_RANGE_ERR_FOUND" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_WRITE_SEQUENCE_ERR_FOUND" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VBUF_WRITE_START_ERR_FOUND" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_WR_OUT_OF_RANGE_ERR_FOUND" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VIRTUAL_ADDR_ERR_FOUND" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OUT_OF_RANGE_ERR_FOUND" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDR_ERR_FOUND" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DED_ERR_FOUND" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SEC_ERR_FOUND" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="INTR0_ENABLE_CLEAR" acronym="INTR0_ENABLE_CLEAR" offset="0x4C" width="32" description="Read indicates interrupt enable (0=disabled, 1=enabled) Writing 1 will clear interrupt enabled. Writing 0 has no effect. Interrupt_enable_clear">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_SHORT_FRAME_DETECT_FOUND" width="1" begin="14" end="14" resetval="0x0" description="CBUF detected short frame" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_UNDERFLOW_ERR_FOUND" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_OVERFLOW_WRAP_ERR_FOUND" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_OVERFLOW_MID_ERR_FOUND" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_READ_SEQUENCE_ERR_FOUND" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VBUF_READ_START_ERR_FOUND" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_READ_OUT_OF_RANGE_ERR_FOUND" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_WRITE_SEQUENCE_ERR_FOUND" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VBUF_WRITE_START_ERR_FOUND" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_WR_OUT_OF_RANGE_ERR_FOUND" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VIRTUAL_ADDR_ERR_FOUND" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="OUT_OF_RANGE_ERR_FOUND" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="ADDR_ERR_FOUND" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="DED_ERR_FOUND" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="SEC_ERR_FOUND" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="OCMC_INTR0_EOI" acronym="OCMC_INTR0_EOI" offset="0x50" width="32" description="This register contains the EOI vector.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EOI_VECTOR" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="INTR1_STATUS_RAW_SET" acronym="INTR1_STATUS_RAW_SET" offset="0x60" width="32" description="This register contains the raw interrupt status. Read indicates RAW interrupt status (0=inactive, 1=active). Writing 1 will SET the corresponding raw status bit (soft interrupt set). Writing 0 has no effect.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_SHORT_FRAME_DETECT_FOUND" width="1" begin="14" end="14" resetval="0x0" description="CBUF detected short frame" range="" rwaccess="RW"/>
    <bitfield id="CBUF_UNDERFLOW_ERR_FOUND" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_OVERFLOW_WRAP_ERR_FOUND" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_OVERFLOW_MID_ERR_FOUND" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_READ_SEQUENCE_ERR_FOUND" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VBUF_READ_START_ERR_FOUND" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_READ_OUT_OF_RANGE_ERR_FOUND" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_WRITE_SEQUENCE_ERR_FOUND" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VBUF_WRITE_START_ERR_FOUND" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_WR_OUT_OF_RANGE_ERR_FOUND" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VIRTUAL_ADDR_ERR_FOUND" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OUT_OF_RANGE_ERR_FOUND" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDR_ERR_FOUND" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DED_ERR_FOUND" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SEC_ERR_FOUND" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="INTR1_STATUS_ENABLED_CLEAR" acronym="INTR1_STATUS_ENABLED_CLEAR" offset="0x64" width="32" description="Read indicates ENABLED interrupt status (0=inactive, 1=active). Writing 1 will CLEAR the corresponding enabled status bit. Writing 0 has no effect.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_SHORT_FRAME_DETECT_FOUND" width="1" begin="14" end="14" resetval="0x0" description="CBUF detected short frame" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_UNDERFLOW_ERR_FOUND" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_OVERFLOW_WRAP_ERR_FOUND" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_OVERFLOW_MID_ERR_FOUND" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_READ_SEQUENCE_ERR_FOUND" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VBUF_READ_START_ERR_FOUND" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_READ_OUT_OF_RANGE_ERR_FOUND" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_WRITE_SEQUENCE_ERR_FOUND" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VBUF_WRITE_START_ERR_FOUND" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_WR_OUT_OF_RANGE_ERR_FOUND" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VIRTUAL_ADDR_ERR_FOUND" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="OUT_OF_RANGE_ERR_FOUND" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="ADDR_ERR_FOUND" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="DED_ERR_FOUND" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="SEC_ERR_FOUND" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="INTR1_ENABLE_SET" acronym="INTR1_ENABLE_SET" offset="0x68" width="32" description="Read indicates interrupt enable (0=disabled, 1=enabled) Writing 1 will set the corresponding interrupt enable bit. Writing 0 has no effect. Interrupt_enable_set">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_SHORT_FRAME_DETECT_FOUND" width="1" begin="14" end="14" resetval="0x0" description="CBUF detected short frame" range="" rwaccess="RW"/>
    <bitfield id="CBUF_UNDERFLOW_ERR_FOUND" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_OVERFLOW_WRAP_ERR_FOUND" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_OVERFLOW_MID_ERR_FOUND" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_READ_SEQUENCE_ERR_FOUND" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VBUF_READ_START_ERR_FOUND" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_READ_OUT_OF_RANGE_ERR_FOUND" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_WRITE_SEQUENCE_ERR_FOUND" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VBUF_WRITE_START_ERR_FOUND" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_WR_OUT_OF_RANGE_ERR_FOUND" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CBUF_VIRTUAL_ADDR_ERR_FOUND" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OUT_OF_RANGE_ERR_FOUND" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDR_ERR_FOUND" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DED_ERR_FOUND" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SEC_ERR_FOUND" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="INTR1_ENABLE_CLEAR" acronym="INTR1_ENABLE_CLEAR" offset="0x6C" width="32" description="Read indicates interrupt enable (0=disabled, 1=enabled) Writing 1 will clear interrupt enabled. Writing 0 has no effect. Interrupt_enable_clear">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_SHORT_FRAME_DETECT_FOUND" width="1" begin="14" end="14" resetval="0x0" description="CBUF detected short frame" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_UNDERFLOW_ERR_FOUND" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_OVERFLOW_WRAP_ERR_FOUND" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_OVERFLOW_MID_ERR_FOUND" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_READ_SEQUENCE_ERR_FOUND" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VBUF_READ_START_ERR_FOUND" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_READ_OUT_OF_RANGE_ERR_FOUND" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_WRITE_SEQUENCE_ERR_FOUND" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VBUF_WRITE_START_ERR_FOUND" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_WR_OUT_OF_RANGE_ERR_FOUND" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_VIRTUAL_ADDR_ERR_FOUND" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="OUT_OF_RANGE_ERR_FOUND" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="ADDR_ERR_FOUND" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="DED_ERR_FOUND" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
    <bitfield id="SEC_ERR_FOUND" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="OCMC_INTR1_EOI" acronym="OCMC_INTR1_EOI" offset="0x70" width="32" description="This register contains the EOI vector.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EOI_VECTOR" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CFG_OCMC_ECC" acronym="CFG_OCMC_ECC" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CFG_ECC_OPT_NON_ECC_READ" width="1" begin="5" end="5" resetval="0x0" description="Optimize read latency for non-ECC read. Returns the data one cycle faster if the read access is from a non-ECC enabled space. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CFG_ECC_ERR_SRESP_EN" width="1" begin="4" end="4" resetval="0x0" description="ECC non-correctable error SRESP enable. Enables ERR return on L3 OCP SRESP when a non-correctable data (DED) or address error is detected. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CFG_ECC_SEC_AUTO_CORRECT" width="1" begin="3" end="3" resetval="0x0" description="SEC error auto correction mode. Enables the OCM Controller to automatically update the wrong data word with the corrected word. 0x0: Disable 0x1: Enable (If the OCM Controller is performing a read-modify operation for a sub-128b write to an ECC enabled memory, the error found during the read phase will be corrected always regardless of the value of this bit)" range="" rwaccess="RW"/>
    <bitfield id="CFG_OCMC_MODE" width="3" begin="2" end="0" resetval="0x0" description="OCM Controller memory access modes. 0x0: Non-ECC mode (data access) 0x1: Non-ECC mode (code access) 0x2: Full ECC enabled mode 0x3: Block ECC enabled mode 0x4-0x7: Reserved (internally defaults to 0x0 mode)" range="" rwaccess="RW"/>
  </register>
  <register id="CFG_OCMC_ECC_MEM_BLK" acronym="CFG_OCMC_ECC_MEM_BLK" offset="0x84" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CFG_ECC_ENABLED_128K_BLK" width="20" begin="19" end="0" resetval="0x0" description="ECC memory block enable bits. The active level of each bit is 0x1. Bit [0] -&amp;amp;gt; Address offset range 0x0 to 0x1FFFF Bit [1] -&amp;amp;gt; Address offset range 0x20000 to 0x3FFFF ... Bit [19] -&amp;amp;gt; Address offset range 0x260000 to 0x27FFFF" range="" rwaccess="RW"/>
  </register>
  <register id="CFG_OCMC_ECC_ERROR" acronym="CFG_OCMC_ECC_ERROR" offset="0x88" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CFG_DISCARD_DUP_ADDR" width="1" begin="24" end="24" resetval="0x0" description="Do not save duplicate error address. This bit applies to the SEC, DED and ADDRERR FIFOs. 0x0: Save the duplicated addresses 0x1: Save only the unique addresses" range="" rwaccess="RW"/>
    <bitfield id="CFG_ADDR_ERR_CNT_MAX" width="4" begin="23" end="20" resetval="0x1" description="Number of ADDR errors to trigger an interrupt (The value configured must be &amp;amp;gt; 0 to generate an interrupt)." range="" rwaccess="RW"/>
    <bitfield id="CFG_DED_CNT_MAX" width="4" begin="19" end="16" resetval="0x1" description="Number of DED errors to trigger an interrupt (The value configured must be &amp;amp;gt; 0 to generate an interrupt)." range="" rwaccess="RW"/>
    <bitfield id="CFG_SEC_CNT_MAX" width="16" begin="15" end="0" resetval="0x1" description="Number of SEC error to trigger an interrupt (The value configured must be &amp;amp;gt; 0 to generate an interrupt)." range="" rwaccess="RW"/>
  </register>
  <register id="CFG_OCMC_ECC_CLEAR_HIST" acronym="CFG_OCMC_ECC_CLEAR_HIST" offset="0x8C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLEAR_SEC_BIT_DISTR" width="1" begin="3" end="3" resetval="0x0" description="Clear stored single error correction (SEC) bit distribution history. Returns 0 on read. 0x0: Reserved (not used) 0x1: Cleares the following registers:" range="" rwaccess="RW"/>
    <bitfield id="CLEAR_ADDR_ERR_CNT" width="1" begin="2" end="2" resetval="0x0" description="Clear stored address error history. Returns 0 on read. 0x0: Reserved (not used) 0x1: Clears the" range="" rwaccess="RW"/>
    <bitfield id="CLEAR_DED_ERR_CNT" width="1" begin="1" end="1" resetval="0x0" description="Clear stored double error detection (DED) history. Returns 0 on read. 0x0: Reserved (not used) 0x1: Clears the" range="" rwaccess="RW"/>
    <bitfield id="CLEAR_SEC_ERR_CNT" width="1" begin="0" end="0" resetval="0x0" description="Clear stored single error correction history. Returns 0 on read. 0x0: Reserved (not used) 0x1: Clears the" range="" rwaccess="RW"/>
  </register>
  <register id="STATUS_ERROR_CNT" acronym="STATUS_ERROR_CNT" offset="0x90" width="32" description="OCM Controller error status">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR_ERROR_CNT" width="4" begin="23" end="20" resetval="0x0" description="Counter for the address errors found. This bit field is reset when 0x1 is written to the" range="" rwaccess="R"/>
    <bitfield id="DED_ERROR_CNT" width="4" begin="19" end="16" resetval="0x0" description="Counter for the double error detections. This bit field is reset when 0x1 is written to the" range="" rwaccess="R"/>
    <bitfield id="SEC_ERROR_CNT" width="16" begin="15" end="0" resetval="0x0" description="Counter for the single errors occured. This bit field is reset when 0x1 is written to the" range="" rwaccess="R"/>
  </register>
  <register id="STATUS_SEC_ERROR_TRACE" acronym="STATUS_SEC_ERROR_TRACE" offset="0x94" width="32" description="SEC error 128-bit memory address">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="18" end="18" resetval="0x0" description="SEC FIFO valid addres indication." range="" rwaccess="R">
      <bitenum value="0" id="ADDRESS_TRACE_FIFO_EMPTY" token="VALID_0" description="The SEC FIFO is empty"/>
      <bitenum value="1" id="VALID_ADDRESS_READ" token="VALID_1" description="There is a valid address in the SEC FIFO"/>
    </bitfield>
    <bitfield id="ADDRESS_128BIT" width="18" begin="17" end="0" resetval="0x0" description="SEC error 128-bit memory address (Read from the SEC error address trace fifo)" range="" rwaccess="R"/>
  </register>
  <register id="STATUS_DED_ERROR_TRACE" acronym="STATUS_DED_ERROR_TRACE" offset="0x98" width="32" description="DED error 128-bit memory address">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="18" end="18" resetval="0x0" description="DED FIFO valid addres indication. 0x0: The DED FIFO is empty 0x1: There is a valid address in the DED FIFO" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_128BIT" width="18" begin="17" end="0" resetval="0x0" description="DED error 128-bit memory address (Read from the DED error address trace fifo)" range="" rwaccess="R"/>
  </register>
  <register id="STATUS_ADDR_TRANSLATION_ERROR_TRACE" acronym="STATUS_ADDR_TRANSLATION_ERROR_TRACE" offset="0x9C" width="32" description="ADDR error 128-bit memory address">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="18" end="18" resetval="0x0" description="ADDRERR FIFO valid addres indication. 0x0: The ADDRERR FIFO is empty 0x1: There is a valid address in the ADDRERR FIFO" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_128BIT" width="18" begin="17" end="0" resetval="0x0" description="ADDR error 128-bit memory address (Read from the ADDR error address trace fifo)" range="" rwaccess="R"/>
  </register>
  <register id="STATUS_SEC_ERROR_DISTR_0" acronym="STATUS_SEC_ERROR_DISTR_0" offset="0xA0" width="32" description="SEC data error bit distribution status [31:0]">
    <bitfield id="SEC_BIT_ERROR_FOUND" width="32" begin="31" end="0" resetval="0x0" description="1 in a bit position means that an SEC error was found at that bit position and corrected" range="" rwaccess="R"/>
  </register>
  <register id="STATUS_SEC_ERROR_DISTR_1" acronym="STATUS_SEC_ERROR_DISTR_1" offset="0xA4" width="32" description="SEC data error bit distribution status [63:32]">
    <bitfield id="SEC_BIT_ERROR_FOUND" width="32" begin="31" end="0" resetval="0x0" description="1 in a bit position means that an SEC error was found at that bit position and corrected" range="" rwaccess="R"/>
  </register>
  <register id="STATUS_SEC_ERROR_DISTR_2" acronym="STATUS_SEC_ERROR_DISTR_2" offset="0xA8" width="32" description="SEC data error bit distribution status [95:64]">
    <bitfield id="SEC_BIT_ERROR_FOUND" width="32" begin="31" end="0" resetval="0x0" description="1 in a bit position means that an SEC error was found at that bit position and corrected" range="" rwaccess="R"/>
  </register>
  <register id="STATUS_SEC_ERROR_DISTR_3" acronym="STATUS_SEC_ERROR_DISTR_3" offset="0xAC" width="32" description="SEC data error bit distribution status [127:96]">
    <bitfield id="SEC_BIT_ERROR_FOUND" width="32" begin="31" end="0" resetval="0x0" description="1 in a bit position means that an SEC error was found at that bit position and corrected" range="" rwaccess="R"/>
  </register>
  <register id="STATUS_SEC_ERROR_DISTR_4" acronym="STATUS_SEC_ERROR_DISTR_4" offset="0xB0" width="32" description="SEC ecc code error bit distribution status [7:0]">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEC_ECC_CODE_ERROR_FOUND" width="8" begin="7" end="0" resetval="0x0" description="ECC Code (excluding the parity bit) error distribution [7:0]. For each bit: 0x0: SEC error not found 0x1: SEC error found In the corresponding bit location" range="" rwaccess="R"/>
  </register>
  <register id="CFG_OCMC_CBUF_EN" acronym="CFG_OCMC_CBUF_EN" offset="0x200" width="32" description="CBUF mode enable register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_EN_11" width="1" begin="27" end="27" resetval="0x0" description="CBUF 11 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CBUF_EN_10" width="1" begin="26" end="26" resetval="0x0" description="CBUF 10 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CBUF_EN_9" width="1" begin="25" end="25" resetval="0x0" description="CBUF 9 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CBUF_EN_8" width="1" begin="24" end="24" resetval="0x0" description="CBUF 8 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CBUF_EN_7" width="1" begin="23" end="23" resetval="0x0" description="CBUF 7 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CBUF_EN_6" width="1" begin="22" end="22" resetval="0x0" description="CBUF 6 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CBUF_EN_5" width="1" begin="21" end="21" resetval="0x0" description="CBUF 5 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CBUF_EN_4" width="1" begin="20" end="20" resetval="0x0" description="CBUF 4 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CBUF_EN_3" width="1" begin="19" end="19" resetval="0x0" description="CBUF 3 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CBUF_EN_2" width="1" begin="18" end="18" resetval="0x0" description="CBUF 2 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CBUF_EN_1" width="1" begin="17" end="17" resetval="0x0" description="CBUF 1 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="CBUF_EN_0" width="1" begin="16" end="16" resetval="0x0" description="CBUF 0 enable. 0x0: Disable 0x1: Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NEW_FRAME_SEL" width="1" begin="2" end="2" resetval="0x0" description="CBUF New Frame Event Definition Select. 0x0: New frame event flag is set when a VBUF access is made to the base address of the VBUF 0x1: New frame event flag is set when a VBUF access is made to the base CBUF slice address range of the VBUF" range="" rwaccess="RW"/>
    <bitfield id="CBUF_DEBUG_EN" width="1" begin="1" end="1" resetval="0x0" description="CBUF Debug Enable Mode. 0x0: Default Normal mode. All CBUF accesses with MReqDebug=1 are rejected. 0x1: Debug mode. MReqDebug Interconnect qualifier is ignored." range="" rwaccess="RW"/>
    <bitfield id="CBUF_MODE_EN" width="1" begin="0" end="0" resetval="0x0" description="CBUF Mode Enable. 0x0: Disable all CBUF address translation 0x1: Enable CBUF address translation" range="" rwaccess="RW"/>
  </register>
  <register id="CFG_OCMC_CBUF_RESET" acronym="CFG_OCMC_CBUF_RESET" offset="0x204" width="32" description="Writing 1 to bit n will set a reset bit to clear the corresponding CBUF_n address translation logic. Sliding CBUF frame tracking will be cleared so that the CBUF now points to the base of the virtual frame buffer. Normally, a reset is not required since the CBUF logic will clear itself when a VBUF access is to the base of the virtual frame.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_RESET_11" width="1" begin="11" end="11" resetval="0x0" description="cbuf_reset_11" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_RESET_10" width="1" begin="10" end="10" resetval="0x0" description="cbuf_reset_10" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_RESET_9" width="1" begin="9" end="9" resetval="0x0" description="cbuf_reset_9" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_RESET_8" width="1" begin="8" end="8" resetval="0x0" description="cbuf_reset_8" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_RESET_7" width="1" begin="7" end="7" resetval="0x0" description="cbuf_reset_7" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_RESET_6" width="1" begin="6" end="6" resetval="0x0" description="cbuf_reset_6" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_RESET_5" width="1" begin="5" end="5" resetval="0x0" description="cbuf_reset_5" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_RESET_4" width="1" begin="4" end="4" resetval="0x0" description="cbuf_reset_4" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_RESET_3" width="1" begin="3" end="3" resetval="0x0" description="cbuf_reset_3" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_RESET_2" width="1" begin="2" end="2" resetval="0x0" description="cbuf_reset_2" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_RESET_1" width="1" begin="1" end="1" resetval="0x0" description="cbuf_reset_1" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CBUF_RESET_0" width="1" begin="0" end="0" resetval="0x0" description="cbuf_reset_0" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="CFG_OCMC_CBUF_ERR_HANDLER" acronym="CFG_OCMC_CBUF_ERR_HANDLER" offset="0x208" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UNDERFLOW_LAST_CBUF_SLICE_DISABLE" width="1" begin="8" end="8" resetval="0x0" description="0x0: Check underflow even when read is from the last CBUF slice 0x1: Disable underflow check when read is from the last CBUF slice" range="" rwaccess="RW"/>
    <bitfield id="OVERFLOW_CHECK_REENABLE_SEL" width="2" begin="7" end="6" resetval="0x0" description="Overflow check re-enable selection. 0x0: Overflow check is disabled until next wtire to or read from virtual frame start address is detected 0x1: Overflow check is disabled until next write to virtual frame start address is detected 0x2: Overflow check is disabled until next read from virtual frame start address is detected 0x3: Overflow check is re-enabled immediately" range="" rwaccess="RW"/>
    <bitfield id="OVERFLOW_WRITE_HANDLER_SEL" width="2" begin="5" end="4" resetval="0x0" description="Overflow write handler selection. 0x0: Writes disabled only on CBUF_overflow_wrap cases until next write to virtual frame start address is detected 0x1: Writes disabled on all overflow cases until next write to virtual frame start address is detected 0x2: Writes serviced with CBUF pointer updated even on overflow condition 0x3: Reserved" range="" rwaccess="RW"/>
    <bitfield id="UNDERFLOW_ERR_CHECK_EN" width="1" begin="3" end="3" resetval="0x0" description="Underflow chek enable." range="" rwaccess="RW">
      <bitenum value="0" id="UNDERFLOW_CHECK_ENABLE" token="UNDERFLOW_ERR_CHECK_EN_0" description="Underflow check enabled"/>
      <bitenum value="1" id="UNDERFLOW_CHECK_DISABLE" token="UNDERFLOW_ERR_CHECK_EN_1" description="Underflow check disabled"/>
    </bitfield>
    <bitfield id="OVERFLOW_ERR_CHECK_EN" width="1" begin="2" end="2" resetval="0x0" description="Overflow chek enable." range="" rwaccess="RW">
      <bitenum value="0" id="OVERFLOW_CHECK_ENABLE" token="OVERFLOW_ERR_CHECK_EN_0" description="Overflow check enabled"/>
      <bitenum value="1" id="OVERFLOW_CHECK_DISABLE" token="OVERFLOW_ERR_CHECK_EN_1" description="Overflow check disabled"/>
    </bitfield>
    <bitfield id="SHORT_FRAME_PREV_EOF_SEL" width="1" begin="1" end="1" resetval="0x0" description="0x0: previous frame EOF history is set if the last write address is equal to the VBUF frame end address 0x1: previous frame EOF history is set if the last write address is in the Last CBUF slice" range="" rwaccess="RW"/>
    <bitfield id="SHORT_FRAME_DETECT_CHECK_EN" width="1" begin="0" end="0" resetval="0x0" description="Short frame detection enable." range="" rwaccess="RW">
      <bitenum value="0" id="SHORT_FRAME_DETECT_ENABLE" token="SHORT_FRAME_DETECT_CHECK_EN_0" description="Detection enabled"/>
      <bitenum value="1" id="SHORT_FRAME_DETECT_DISABLE" token="SHORT_FRAME_DETECT_CHECK_EN_1" description="Detection disabled"/>
    </bitfield>
  </register>
  <register id="STATUS_CBUF_WR_OUT_OF_RANGE_ERR" acronym="STATUS_CBUF_WR_OUT_OF_RANGE_ERR" offset="0x20C" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_ERR" width="12" begin="11" end="0" resetval="0x0" description="Indicates that the CBUF write address is out of the CBUF range. Each bit indicates the error of this type for CBUF[n], where n = 0 to 11. Writing 0x1 to bit [n] clears the status of CBUF[n]. Reading 0x1 from bit [n] means that the status is set." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="STATUS_CBUF_WR_VBUF_START_ERR" acronym="STATUS_CBUF_WR_VBUF_START_ERR" offset="0x210" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_ERR" width="12" begin="11" end="0" resetval="0x0" description="CBUF write is not to the base address at vbuf access start. Each bit indicates the error of this type for CBUF[n], where n = 0 to 11. Writing 0x1 to bit [n] clears the status of CBUF[n]. Reading 0x1 from bit [n] means that the status is set." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="STATUS_CBUF_WR_ADDR_SEQ_ERROR" acronym="STATUS_CBUF_WR_ADDR_SEQ_ERROR" offset="0x214" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_ERR" width="12" begin="11" end="0" resetval="0x0" description="CBUF address is not incrementing in raster scan order. Each bit indicates the error of this type for CBUF[n], where n = 0 to 11. Writing 0x1 to bit [n] clears the status of CBUF[n]. Reading 0x1 from bit [n] means that the status is set." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="STATUS_CBUF_RD_OUT_OF_RANGE_ERROR" acronym="STATUS_CBUF_RD_OUT_OF_RANGE_ERROR" offset="0x218" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_ERR" width="12" begin="11" end="0" resetval="0x0" description="Indicates that the CBUF read address is out of the CBUF range. Each bit indicates the error of this type for CBUF[n], where n = 0 to 11. Writing 0x1 to bit [n] clears the status of CBUF[n]. Reading 0x1 from bit [n] means that the status is set." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="STATUS_CBUF_VBUF_RD_START_ERROR" acronym="STATUS_CBUF_VBUF_RD_START_ERROR" offset="0x21C" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_ERR" width="12" begin="11" end="0" resetval="0x0" description="CBUF read is not from the base address at VBUF access start. Each bit indicates the error of this type for CBUF[n], where n = 0 to 11. Writing 0x1 to bit [n] clears the status of CBUF[n]. Reading 0x1 from bit [n] means that the status is set." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="STATUS_CBUF_RD_ADDR_SEQ_ERROR" acronym="STATUS_CBUF_RD_ADDR_SEQ_ERROR" offset="0x220" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_ERR" width="12" begin="11" end="0" resetval="0x0" description="CBUF read address is not incrementing in raster scan order. Each bit indicates the error of this type for CBUF[n], where n = 0 to 11. Writing 0x1 to bit [n] clears the status of CBUF[n]. Reading 0x1 from bit [n] means that the status is set." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="STATUS_CBUF_OVERFLOW_MID" acronym="STATUS_CBUF_OVERFLOW_MID" offset="0x224" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_ERR" width="12" begin="11" end="0" resetval="0x0" description="CBUF overflow condition detected in the middle of a frame. Each bit indicates the error of this type for CBUF[n], where n = 0 to 11. Writing 0x1 to bit [n] clears the status of CBUF[n]. Reading 0x1 from bit [n] means that the status is set." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="STATUS_CBUF_OVERFLOW_WRAP" acronym="STATUS_CBUF_OVERFLOW_WRAP" offset="0x228" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_ERR" width="12" begin="11" end="0" resetval="0x0" description="CBUF overflow condition detected during buffer switching. Each bit indicates the error of this type for CBUF[n], where n = 0 to 11. Writing 0x1 to bit [n] clears the status of CBUF[n]. Reading 0x1 from bit [n] means that the status is set." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="STATUS_CBUF_UNDERFLOW" acronym="STATUS_CBUF_UNDERFLOW" offset="0x22C" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_ERR" width="12" begin="11" end="0" resetval="0x0" description="CBUF underflow condition detected. Each bit indicates the error of this type for CBUF[n], where n = 0 to 11. Writing 0x1 to bit [n] clears the status of CBUF[n]. Reading 0x1 from bit [n] means that the status is set." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="STATUS_CBUF_SHORT_FRAME_DETECT" acronym="STATUS_CBUF_SHORT_FRAME_DETECT" offset="0x230" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CBUF_ERR" width="12" begin="11" end="0" resetval="0x0" description="CBUF short frame detected. Each bit indicates the error of this type for CBUF[n], where n = 0 to 11. Writing 0x1 to bit [n] clears the status of CBUF[n]. Reading 0x1 from bit [n] means that the status is set." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_0" acronym="CBUF_i_VBUF_START_ADDR_0" offset="0x240" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_1" acronym="CBUF_i_VBUF_START_ADDR_1" offset="0x256" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_2" acronym="CBUF_i_VBUF_START_ADDR_2" offset="0x26C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_3" acronym="CBUF_i_VBUF_START_ADDR_3" offset="0x282" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_4" acronym="CBUF_i_VBUF_START_ADDR_4" offset="0x298" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_5" acronym="CBUF_i_VBUF_START_ADDR_5" offset="0x2AE" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_6" acronym="CBUF_i_VBUF_START_ADDR_6" offset="0x2C4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_7" acronym="CBUF_i_VBUF_START_ADDR_7" offset="0x2DA" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_8" acronym="CBUF_i_VBUF_START_ADDR_8" offset="0x2F0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_9" acronym="CBUF_i_VBUF_START_ADDR_9" offset="0x306" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_10" acronym="CBUF_i_VBUF_START_ADDR_10" offset="0x31C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_START_ADDR_11" acronym="CBUF_i_VBUF_START_ADDR_11" offset="0x332" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame start address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_0" acronym="CBUF_i_VBUF_END_ADDR_0" offset="0x244" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_1" acronym="CBUF_i_VBUF_END_ADDR_1" offset="0x25A" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_2" acronym="CBUF_i_VBUF_END_ADDR_2" offset="0x270" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_3" acronym="CBUF_i_VBUF_END_ADDR_3" offset="0x286" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_4" acronym="CBUF_i_VBUF_END_ADDR_4" offset="0x29C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_5" acronym="CBUF_i_VBUF_END_ADDR_5" offset="0x2B2" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_6" acronym="CBUF_i_VBUF_END_ADDR_6" offset="0x2C8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_7" acronym="CBUF_i_VBUF_END_ADDR_7" offset="0x2DE" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_8" acronym="CBUF_i_VBUF_END_ADDR_8" offset="0x2F4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_9" acronym="CBUF_i_VBUF_END_ADDR_9" offset="0x30A" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_10" acronym="CBUF_i_VBUF_END_ADDR_10" offset="0x320" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_VBUF_END_ADDR_11" acronym="CBUF_i_VBUF_END_ADDR_11" offset="0x336" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x80" description="The virtual address range is determined by theOCMC_MEM_SIZE_READ[16:12] VBUF_ADDR_MSB bit field. For default value of 23, the valid VBUF address is 0x80xx_xxxx. Writing to this field above the MSB bit returned by VBUF_ADDR_MSB will be ignored and reading will return all zeroes except for bit[31] = 1." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="23" end="4" resetval="0x0" description="Virtual frame end address for this CBUF - bits [23:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_0" acronym="CBUF_i_OCMC_START_ADDR_0" offset="0x248" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_1" acronym="CBUF_i_OCMC_START_ADDR_1" offset="0x25E" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_2" acronym="CBUF_i_OCMC_START_ADDR_2" offset="0x274" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_3" acronym="CBUF_i_OCMC_START_ADDR_3" offset="0x28A" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_4" acronym="CBUF_i_OCMC_START_ADDR_4" offset="0x2A0" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_5" acronym="CBUF_i_OCMC_START_ADDR_5" offset="0x2B6" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_6" acronym="CBUF_i_OCMC_START_ADDR_6" offset="0x2CC" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_7" acronym="CBUF_i_OCMC_START_ADDR_7" offset="0x2E2" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_8" acronym="CBUF_i_OCMC_START_ADDR_8" offset="0x2F8" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_9" acronym="CBUF_i_OCMC_START_ADDR_9" offset="0x30E" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_10" acronym="CBUF_i_OCMC_START_ADDR_10" offset="0x324" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_START_ADDR_11" acronym="CBUF_i_OCMC_START_ADDR_11" offset="0x33A" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="18" begin="21" end="4" resetval="0x0" description="SRAM start address for this CBUF - bits [21:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_0" acronym="CBUF_i_OCMC_BUF_SIZE_0" offset="0x24C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_1" acronym="CBUF_i_OCMC_BUF_SIZE_1" offset="0x262" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_2" acronym="CBUF_i_OCMC_BUF_SIZE_2" offset="0x278" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_3" acronym="CBUF_i_OCMC_BUF_SIZE_3" offset="0x28E" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_4" acronym="CBUF_i_OCMC_BUF_SIZE_4" offset="0x2A4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_5" acronym="CBUF_i_OCMC_BUF_SIZE_5" offset="0x2BA" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_6" acronym="CBUF_i_OCMC_BUF_SIZE_6" offset="0x2D0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_7" acronym="CBUF_i_OCMC_BUF_SIZE_7" offset="0x2E6" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_8" acronym="CBUF_i_OCMC_BUF_SIZE_8" offset="0x2FC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_9" acronym="CBUF_i_OCMC_BUF_SIZE_9" offset="0x312" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_10" acronym="CBUF_i_OCMC_BUF_SIZE_10" offset="0x328" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_i_OCMC_BUF_SIZE_11" acronym="CBUF_i_OCMC_BUF_SIZE_11" offset="0x33E" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_SIZE" width="16" begin="19" end="4" resetval="0x0" description="SRAM size allocated for this CBUF - bits [19:4]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_0" acronym="CBUF_k_LAST_WR_ADDR_0" offset="0x300" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_1" acronym="CBUF_k_LAST_WR_ADDR_1" offset="0x308" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_2" acronym="CBUF_k_LAST_WR_ADDR_2" offset="0x310" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_3" acronym="CBUF_k_LAST_WR_ADDR_3" offset="0x318" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_4" acronym="CBUF_k_LAST_WR_ADDR_4" offset="0x320" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_5" acronym="CBUF_k_LAST_WR_ADDR_5" offset="0x328" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_6" acronym="CBUF_k_LAST_WR_ADDR_6" offset="0x330" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_7" acronym="CBUF_k_LAST_WR_ADDR_7" offset="0x338" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_8" acronym="CBUF_k_LAST_WR_ADDR_8" offset="0x340" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_9" acronym="CBUF_k_LAST_WR_ADDR_9" offset="0x348" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_10" acronym="CBUF_k_LAST_WR_ADDR_10" offset="0x350" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_WR_ADDR_11" acronym="CBUF_k_LAST_WR_ADDR_11" offset="0x358" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual write address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_0" acronym="CBUF_k_LAST_RD_ADDR_0" offset="0x304" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_1" acronym="CBUF_k_LAST_RD_ADDR_1" offset="0x30C" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_2" acronym="CBUF_k_LAST_RD_ADDR_2" offset="0x314" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_3" acronym="CBUF_k_LAST_RD_ADDR_3" offset="0x31C" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_4" acronym="CBUF_k_LAST_RD_ADDR_4" offset="0x324" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_5" acronym="CBUF_k_LAST_RD_ADDR_5" offset="0x32C" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_6" acronym="CBUF_k_LAST_RD_ADDR_6" offset="0x334" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_7" acronym="CBUF_k_LAST_RD_ADDR_7" offset="0x33C" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_8" acronym="CBUF_k_LAST_RD_ADDR_8" offset="0x344" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_9" acronym="CBUF_k_LAST_RD_ADDR_9" offset="0x34C" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_10" acronym="CBUF_k_LAST_RD_ADDR_10" offset="0x354" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="CBUF_k_LAST_RD_ADDR_11" acronym="CBUF_k_LAST_RD_ADDR_11" offset="0x35C" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last virtual read address accessing CBUF" range="" rwaccess="R"/>
  </register>
  <register id="LAST_ILLEGAL_OCMC_ADDR" acronym="LAST_ILLEGAL_OCMC_ADDR" offset="0x360" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0" description="Last Illegal OCMC Address. This register returns the OCMC L3_MAIN address of the last access that was invalidated due to an OUT_OF_RANGE_ERR_FOUND (non-VBUF address) error or any one of the CBUF related access errors (including any write access disabled during overflow error handling)." range="" rwaccess="R"/>
  </register>
</module>
