module pipeline_register 
#(
	parameter WIDTH = 32
)
(
	input logic clk,
	input logic reset,
	input logic [WIDTH-1:0] in_a,
	output logic [WIDTH-1:0] out_a
);

always_ff @(posedge clk or posedge reset) begin
	if (reset) begin
		out_a <= 0;
		out_b <= 0;
	end else begin
		out_a <= in_a;
		out_b <= in_b;
	end
end

endmodule
