/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [31:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [10:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [22:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire [12:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  reg [15:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_4z & celloutsig_1_3z[5]);
  assign celloutsig_0_5z = ~(in_data[30] & in_data[14]);
  assign celloutsig_0_19z = ~((celloutsig_0_18z | celloutsig_0_0z) & _00_);
  assign celloutsig_0_0z = ~((in_data[43] | in_data[95]) & (in_data[82] | in_data[15]));
  assign celloutsig_1_4z = ~((in_data[139] | celloutsig_1_2z[5]) & (celloutsig_1_3z[6] | celloutsig_1_2z[13]));
  assign celloutsig_1_12z = ~((in_data[118] | celloutsig_1_7z) & (celloutsig_1_5z | celloutsig_1_11z));
  assign celloutsig_1_14z = ~((celloutsig_1_6z[2] | in_data[155]) & (celloutsig_1_9z | celloutsig_1_1z[6]));
  assign celloutsig_1_18z = ~((celloutsig_1_17z[8] | celloutsig_1_17z[9]) & (celloutsig_1_4z | celloutsig_1_9z));
  assign celloutsig_0_22z = ~((celloutsig_0_4z | celloutsig_0_19z) & (celloutsig_0_0z | celloutsig_0_3z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[0] | celloutsig_0_0z) & (in_data[65] | celloutsig_0_0z));
  assign celloutsig_0_26z = ~((celloutsig_0_0z | celloutsig_0_19z) & (celloutsig_0_16z[9] | celloutsig_0_11z));
  assign celloutsig_0_8z = celloutsig_0_5z | ~(celloutsig_0_0z);
  assign celloutsig_0_18z = celloutsig_0_12z | celloutsig_0_4z;
  assign celloutsig_0_38z = celloutsig_0_33z[0] ^ celloutsig_0_17z;
  assign celloutsig_1_7z = celloutsig_1_1z[1] ^ celloutsig_1_1z[4];
  assign celloutsig_0_12z = celloutsig_0_8z ^ celloutsig_0_4z;
  assign celloutsig_0_27z = ~(in_data[79] ^ celloutsig_0_22z);
  reg [5:0] _19_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 6'h00;
    else _19_ <= celloutsig_0_9z[11:6];
  assign { _01_[5:4], _00_, _01_[2:0] } = _19_;
  assign celloutsig_0_33z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_10z } & celloutsig_0_16z[16:14];
  assign celloutsig_0_45z = { celloutsig_0_38z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_41z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_21z } & celloutsig_0_16z[30:20];
  assign celloutsig_0_20z = { celloutsig_0_16z[17], celloutsig_0_1z } == { in_data[72:70], celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_4z = in_data[57:54] >= in_data[8:5];
  assign celloutsig_0_10z = { celloutsig_0_9z[14], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z } <= { in_data[61:42], celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_7z[14:3], celloutsig_0_5z, celloutsig_0_5z } <= celloutsig_0_16z[23:10];
  assign celloutsig_0_11z = { in_data[31:27], celloutsig_0_5z, celloutsig_0_4z } && in_data[89:83];
  assign celloutsig_0_21z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_11z } && { in_data[91], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_3z = ! in_data[58:55];
  assign celloutsig_0_46z = ! { celloutsig_0_7z[14:13], celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_1_8z = ! { celloutsig_1_6z[7:2], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_1z = { in_data[166:160], celloutsig_1_0z } % { 1'h1, in_data[166:160] };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[154:147] };
  assign celloutsig_1_6z = { celloutsig_1_3z[6:2], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z } % { 1'h1, celloutsig_1_2z[9:3] };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_13z } % { 1'h1, celloutsig_1_15z[2:1] };
  assign celloutsig_0_28z = { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_27z } % { 1'h1, celloutsig_0_9z[11:10], celloutsig_0_26z };
  assign celloutsig_0_41z = in_data[14:8] != { _01_[5:4], _00_, _01_[2:0], celloutsig_0_0z };
  assign celloutsig_0_1z = - { in_data[55:52], celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[132:130], celloutsig_1_8z } !== in_data[103:100];
  assign celloutsig_1_0z = in_data[166] & in_data[138];
  assign celloutsig_1_9z = | { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z[13:11], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = | in_data[137:113];
  assign celloutsig_1_13z = | { celloutsig_1_11z, celloutsig_1_6z[6:1] };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z } >>> { in_data[88:69], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_1z[3:2], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_0z } - celloutsig_1_2z[10:4];
  assign celloutsig_1_17z = { celloutsig_1_2z[10:0], celloutsig_1_4z, celloutsig_1_10z } - { celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } ^ in_data[22:8];
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 16'h0000;
    else if (!clkin_data[128]) celloutsig_1_2z = { in_data[130:118], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 32'd0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_16z = { celloutsig_0_9z[1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[98:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
