set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {freq_ms_djd.vo freq_ms_djd_v.sdo}}
	{{"Fast Model"} {freq_ms_djd_fast.vo freq_ms_djd_v_fast.sdo}}
}
