<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_blk_mem_gen_2_1_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_3_1_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_3_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_8_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_0_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_1_2_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_1_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_4_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_7_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_6_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_5_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_30_0_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_30_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_9_1_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_9_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_6_2_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_6_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_7_2_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_7_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_2_0_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_3_0_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_4_0_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_5_0_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_1_0_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_6_0_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_6_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_7_0_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_7_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_12_1_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_12_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_15_1_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_15_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_4_2_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_4_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_5_2_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_5_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_2_3_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_2_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_3_3_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_3_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_2_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_1_3_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_1_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_11_1_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_11_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_10_1_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_10_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_13_1_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_13_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_14_1_synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/design_1_blk_mem_gen_14_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_3_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_8_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_4_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_7_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_6_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_5_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_30_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_9_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_6_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_7_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_2_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_3_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_4_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_5_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_6_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_7_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_12_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_15_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_4_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_5_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_2_3_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_3_3_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_3_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_11_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_10_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_13_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_14_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_blk_mem_gen_2_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_3_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_8_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_4_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_7_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_6_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_5_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_30_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_9_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_6_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_7_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_2_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_3_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_4_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_5_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_6_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_7_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_12_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_15_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_4_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_5_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_2_3_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_3_3_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_1_3_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_11_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_10_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_13_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_14_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

