#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x173c100 .scope module, "project_test" "project_test" 2 2;
 .timescale -9 -12;
P_0x171a188 .param/l "WORD_SIZE" 2 6, +C4<010000>;
v0x1782c60_0 .var "bt", 3 0;
v0x1782ce0_0 .var "clk", 0 0;
v0x177d180_0 .net "dig", 3 0, v0x1772c40_0; 1 drivers
v0x1782ec0_0 .var/i "i", 31 0;
v0x1782f40_0 .net "led", 3 0, L_0x1787520; 1 drivers
v0x1782fc0_0 .net "reset", 0 0, C4<z>; 0 drivers
v0x1783040_0 .net "rx", 0 0, C4<z>; 0 drivers
v0x1783110_0 .net "seg", 7 0, v0x1772d90_0; 1 drivers
v0x1783230_0 .net "tx", 0 0, C4<z>; 0 drivers
S_0x174c430 .scope module, "project1" "project" 2 12, 3 1, S_0x173c100;
 .timescale -9 -12;
P_0x170b778 .param/l "WORD_SIZE" 3 2, +C4<010000>;
L_0x1787520 .functor NOT 4, L_0x1787430, C4<0000>, C4<0000>, C4<0000>;
v0x1781cb0_0 .net *"_s19", 3 0, L_0x1787430; 1 drivers
v0x1781d30_0 .net *"_s22", 11 0, C4<000000000000>; 1 drivers
v0x1781db0_0 .net *"_s3", 14 0, C4<000000000000000>; 1 drivers
v0x1781e30_0 .net "baud", 0 0, v0x1774250_0; 1 drivers
v0x1781eb0_0 .net "baud_tx", 0 0, v0x1774320_0; 1 drivers
v0x1781f30_0 .net "bt", 3 0, v0x1782c60_0; 1 drivers
v0x1781fb0_0 .net "clk", 0 0, v0x1782ce0_0; 1 drivers
v0x1782030_0 .net "cpu_to_memory", 15 0, L_0x1786890; 1 drivers
v0x1782100_0 .alias "dig", 3 0, v0x177d180_0;
v0x1782180_0 .net "in", 3 0, L_0x1787110; 1 drivers
v0x1782200_0 .net "in1", 15 0, L_0x1787620; 1 drivers
v0x1782280_0 .alias "led", 3 0, v0x1782f40_0;
v0x1782300_0 .net "memory_addr", 15 0, v0x1777270_0; 1 drivers
v0x1782410_0 .net "memory_to_cpu", 15 0, L_0x1786cd0; 1 drivers
v0x17825a0_0 .net "memory_write", 15 0, L_0x1786b40; 1 drivers
v0x1775010_127 .array/port v0x1775010, 127;
v0x1782620_0 .net "out1", 15 0, v0x1775010_127; 1 drivers
v0x1775010_126 .array/port v0x1775010, 126;
v0x1782490_0 .net "out2", 15 0, v0x1775010_126; 1 drivers
v0x1782730_0 .net "received_data", 7 0, v0x1773c80_0; 1 drivers
v0x17826a0_0 .net "reset", 0 0, L_0x17869c0; 1 drivers
v0x1782850_0 .alias "reset_bt", 0 0, v0x1782fc0_0;
v0x17827b0_0 .alias "rx", 0 0, v0x1783040_0;
v0x1782980_0 .alias "seg", 7 0, v0x1783110_0;
v0x17828d0_0 .net "slow_clk", 16 0, v0x17734f0_0; 1 drivers
v0x1782ac0_0 .alias "tx", 0 0, v0x1783230_0;
v0x1782a00_0 .net "uart_new_data", 0 0, v0x1773d30_0; 1 drivers
L_0x1786b40 .concat [ 1 15 0 0], v0x1780800_0, C4<000000000000000>;
L_0x1786e90 .part L_0x1786b40, 0, 1;
L_0x17869c0 .part v0x17731a0_0, 4, 1;
L_0x1787110 .part v0x17731a0_0, 0, 4;
L_0x17871b0 .concat [ 4 1 0 0], v0x1782c60_0, C4<z>;
L_0x17872a0 .part v0x17734f0_0, 16, 1;
L_0x1787390 .part v0x17734f0_0, 12, 1;
L_0x1787430 .part v0x1775010_126, 0, 4;
L_0x1787620 .concat [ 4 12 0 0], L_0x1787110, C4<000000000000>;
S_0x1776870 .scope module, "cpu" "CPU" 3 19, 4 1, S_0x174c430;
 .timescale -9 -12;
P_0x1776968 .param/l "ALU_OP_SIZE" 4 2, +C4<011>;
P_0x1776990 .param/l "REG_ADDR_SIZE" 4 2, +C4<011>;
P_0x17769b8 .param/l "WORD_SIZE" 4 2, +C4<010000>;
v0x1780dc0_0 .net "ALU_in2_mux", 1 0, v0x1780130_0; 1 drivers
v0x1780f70_0 .net "ALU_out_write", 0 0, v0x1780220_0; 1 drivers
v0x1781040_0 .net "IR_write", 0 0, v0x17802a0_0; 1 drivers
v0x1781110_0 .net "PC_mux", 1 0, v0x1780350_0; 1 drivers
v0x1781190_0 .net "PC_write", 0 0, v0x1780450_0; 1 drivers
v0x1781260_0 .alias "clk", 0 0, v0x1781fb0_0;
v0x17812e0_0 .net "data_in_mux", 1 0, v0x1780590_0; 1 drivers
v0x1781360_0 .net "mem_out_mux", 0 0, v0x1780660_0; 1 drivers
v0x1781480_0 .alias "memory_addr", 15 0, v0x1782300_0;
v0x1781500_0 .net "memory_addr_mux", 1 0, v0x1780730_0; 1 drivers
v0x1781580_0 .alias "memory_in", 15 0, v0x1782410_0;
v0x1781600_0 .alias "memory_out", 15 0, v0x1782030_0;
v0x1781680_0 .net "memory_write", 0 0, v0x1780800_0; 1 drivers
v0x1781700_0 .net "opcode", 4 0, L_0x1784530; 1 drivers
v0x1781800_0 .net "reg_buff1_write", 0 0, v0x1780960_0; 1 drivers
v0x1781880_0 .net "reg_buff2_write", 0 0, v0x1780aa0_0; 1 drivers
v0x1781780_0 .net "reg_write", 0 0, v0x1780b70_0; 1 drivers
v0x1781990_0 .alias "reset", 0 0, v0x17826a0_0;
v0x1781ab0_0 .net "status_reg", 15 0, v0x177e150_0; 1 drivers
v0x1781b80_0 .net "status_reg_write", 0 0, v0x1780e50_0; 1 drivers
S_0x177dff0 .scope module, "control_unit" "control_unit" 4 21, 5 1, S_0x1776870;
 .timescale -9 -12;
P_0x177e3c8 .param/l "ALU_OP_SIZE" 6 26, +C4<011>;
P_0x177e3f0 .param/l "REG_ADDR_SIZE" 6 26, +C4<011>;
P_0x177e418 .param/l "WORD_SIZE" 6 26, +C4<010000>;
P_0x177e440 .param/l "b" 6 16, C4<10000>;
P_0x177e468 .param/l "beq" 6 17, C4<10001>;
P_0x177e490 .param/l "bhe" 6 19, C4<10011>;
P_0x177e4b8 .param/l "bl" 6 23, C4<10111>;
P_0x177e4e0 .param/l "bleq" 6 21, C4<10101>;
P_0x177e508 .param/l "blne" 6 22, C4<10110>;
P_0x177e530 .param/l "bne" 6 18, C4<10010>;
P_0x177e558 .param/l "br" 6 7, C4<11011>;
P_0x177e580 .param/l "bst" 6 20, C4<10100>;
P_0x177e5a8 .param/l "cmp" 6 4, C4<11000>;
P_0x177e5d0 .param/l "cmpi" 6 10, C4<11100>;
P_0x177e5f8 .param/l "decode" 5 17, +C4<01>;
P_0x177e620 .param/l "execute" 5 17, +C4<010>;
P_0x177e648 .param/l "fetch" 5 17, +C4<0>;
P_0x177e670 .param/l "load" 6 11, C4<11101>;
P_0x177e698 .param/l "load_i" 6 13, C4<11111>;
P_0x177e6c0 .param/l "load_r" 6 5, C4<11001>;
P_0x177e6e8 .param/l "memory_access" 5 17, +C4<011>;
P_0x177e710 .param/l "reset_st" 5 17, +C4<0101>;
P_0x177e738 .param/l "store" 6 12, C4<11110>;
P_0x177e760 .param/l "store_r" 6 6, C4<11010>;
P_0x177e788 .param/l "write_back" 5 17, +C4<0100>;
v0x1780130_0 .var "ALU_in2_mux", 1 0;
v0x1780220_0 .var "ALU_out_write", 0 0;
v0x17802a0_0 .var "IR_write", 0 0;
v0x1780350_0 .var "PC_mux", 1 0;
v0x1780450_0 .var "PC_write", 0 0;
v0x17804d0_0 .alias "clk", 0 0, v0x1781fb0_0;
v0x1780590_0 .var "data_in_mux", 1 0;
v0x1780660_0 .var "mem_out_mux", 0 0;
v0x1780730_0 .var "memory_addr_mux", 1 0;
v0x1780800_0 .var "memory_write", 0 0;
v0x17808e0_0 .alias "opcode", 4 0, v0x1781700_0;
v0x1780960_0 .var "reg_buff1_write", 0 0;
v0x1780aa0_0 .var "reg_buff2_write", 0 0;
v0x1780b70_0 .var "reg_write", 0 0;
v0x1780cc0_0 .alias "reset", 0 0, v0x17826a0_0;
v0x1780d40_0 .var "stage", 2 0;
v0x1780bf0_0 .alias "status_reg", 15 0, v0x1781ab0_0;
v0x1780e50_0 .var "status_reg_write", 0 0;
E_0x177ede0 .event posedge, v0x1773dd0_0, v0x17735b0_0;
E_0x177ee30 .event edge, v0x1780d40_0, v0x1779f00_0;
S_0x1780040 .scope task, "disable_write_signals" "disable_write_signals" 5 110, 5 110, S_0x177dff0;
 .timescale -9 -12;
TD_project_test.project1.cpu.control_unit.disable_write_signals ;
    %set/v v0x1780800_0, 0, 1;
    %set/v v0x17802a0_0, 0, 1;
    %set/v v0x1780450_0, 0, 1;
    %set/v v0x1780b70_0, 0, 1;
    %set/v v0x1780220_0, 0, 1;
    %set/v v0x1780e50_0, 0, 1;
    %set/v v0x1780aa0_0, 0, 1;
    %set/v v0x1780960_0, 0, 1;
    %end;
S_0x177ff50 .scope task, "zero_muxes" "zero_muxes" 5 115, 5 115, S_0x177dff0;
 .timescale -9 -12;
TD_project_test.project1.cpu.control_unit.zero_muxes ;
    %set/v v0x1780590_0, 0, 2;
    %set/v v0x1780730_0, 0, 2;
    %set/v v0x1780350_0, 0, 2;
    %set/v v0x1780660_0, 0, 1;
    %set/v v0x1780130_0, 0, 2;
    %end;
S_0x177fd00 .scope function, "alu_op" "alu_op" 5 128, 5 128, S_0x177dff0;
 .timescale -9 -12;
v0x177fdf0_0 .var "alu_op", 0 0;
v0x177feb0_0 .var "op", 4 0;
TD_project_test.project1.cpu.control_unit.alu_op ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.0, 4;
    %load/x1p 8, v0x177feb0_0, 1;
    %jmp T_2.1;
T_2.0 ;
    %mov 8, 2, 1;
T_2.1 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x177fdf0_0, 8, 1;
    %end;
S_0x177fa10 .scope function, "cancel_branch" "cancel_branch" 5 138, 5 138, S_0x177dff0;
 .timescale -9 -12;
v0x177fb00_0 .var "cancel_branch", 0 0;
v0x177fbc0_0 .var "cond", 1 0;
v0x177fc60_0 .var "op", 4 0;
TD_project_test.project1.cpu.control_unit.cancel_branch ;
    %load/v 8, v0x177fc60_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 17, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x177fbc0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x177fc60_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 18, 6;
    %mov 9, 4, 1;
    %load/v 10, v0x177fbc0_0, 1; Only need 1 of 2 bits
; Save base=10 wid=1 in lookaside.
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177fc60_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 21, 6;
    %mov 9, 4, 1;
    %load/v 10, v0x177fbc0_0, 1; Only need 1 of 2 bits
; Save base=10 wid=1 in lookaside.
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177fc60_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 22, 6;
    %mov 9, 4, 1;
    %load/v 10, v0x177fbc0_0, 1; Only need 1 of 2 bits
; Save base=10 wid=1 in lookaside.
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177fc60_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 19, 6;
    %mov 9, 4, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 10, v0x177fbc0_0, 1;
    %jmp T_3.3;
T_3.2 ;
    %mov 10, 2, 1;
T_3.3 ;
; Save base=10 wid=1 in lookaside.
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177fc60_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 20, 6;
    %mov 9, 4, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.4, 4;
    %load/x1p 10, v0x177fbc0_0, 1;
    %jmp T_3.5;
T_3.4 ;
    %mov 10, 2, 1;
T_3.5 ;
; Save base=10 wid=1 in lookaside.
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x177fb00_0, 8, 1;
    %end;
S_0x177f7c0 .scope function, "cmp_op" "cmp_op" 5 146, 5 146, S_0x177dff0;
 .timescale -9 -12;
v0x177f8b0_0 .var "cmp_op", 0 0;
v0x177f970_0 .var "op", 4 0;
TD_project_test.project1.cpu.control_unit.cmp_op ;
    %load/v 8, v0x177f970_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 24, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x177f970_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 28, 6;
    %or 8, 4, 1;
    %set/v v0x177f8b0_0, 8, 1;
    %end;
S_0x177f570 .scope function, "load_op" "load_op" 5 151, 5 151, S_0x177dff0;
 .timescale -9 -12;
v0x177f660_0 .var "load_op", 0 0;
v0x177f720_0 .var "op", 4 0;
TD_project_test.project1.cpu.control_unit.load_op ;
    %load/v 8, v0x177f720_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 29, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x177f720_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 25, 6;
    %or 8, 4, 1;
    %set/v v0x177f660_0, 8, 1;
    %end;
S_0x177f320 .scope function, "store_op" "store_op" 5 156, 5 156, S_0x177dff0;
 .timescale -9 -12;
v0x177f410_0 .var "op", 4 0;
v0x177f4d0_0 .var "store_op", 0 0;
TD_project_test.project1.cpu.control_unit.store_op ;
    %load/v 8, v0x177f410_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 30, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x177f410_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %or 8, 4, 1;
    %set/v v0x177f4d0_0, 8, 1;
    %end;
S_0x177f0d0 .scope function, "type" "type" 5 119, 5 119, S_0x177dff0;
 .timescale -9 -12;
v0x177f1c0_0 .var "op", 4 0;
v0x177f280_0 .var "type", 2 0;
TD_project_test.project1.cpu.control_unit.type ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 8, v0x177f1c0_0, 2;
    %jmp T_7.7;
T_7.6 ;
    %mov 8, 2, 2;
T_7.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.8, 4;
    %movi 8, 1, 3;
    %set/v v0x177f280_0, 8, 3;
    %jmp T_7.9;
T_7.8 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.10, 4;
    %load/x1p 8, v0x177f1c0_0, 3;
    %jmp T_7.11;
T_7.10 ;
    %mov 8, 2, 3;
T_7.11 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.12, 4;
    %load/x1p 9, v0x177f1c0_0, 2;
    %jmp T_7.13;
T_7.12 ;
    %mov 9, 2, 2;
T_7.13 ;
; Save base=9 wid=2 in lookaside.
    %cmpi/u 9, 1, 2;
    %or 8, 4, 1;
    %jmp/0xz  T_7.14, 8;
    %movi 8, 2, 3;
    %set/v v0x177f280_0, 8, 3;
    %jmp T_7.15;
T_7.14 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.16, 4;
    %load/x1p 8, v0x177f1c0_0, 3;
    %jmp T_7.17;
T_7.16 ;
    %mov 8, 2, 3;
T_7.17 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_7.18, 4;
    %movi 8, 3, 3;
    %set/v v0x177f280_0, 8, 3;
    %jmp T_7.19;
T_7.18 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.20, 4;
    %load/x1p 8, v0x177f1c0_0, 2;
    %jmp T_7.21;
T_7.20 ;
    %mov 8, 2, 2;
T_7.21 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_7.22, 4;
    %movi 8, 4, 3;
    %set/v v0x177f280_0, 8, 3;
    %jmp T_7.23;
T_7.22 ;
    %set/v v0x177f280_0, 0, 3;
T_7.23 ;
T_7.19 ;
T_7.15 ;
T_7.9 ;
    %end;
S_0x177ee80 .scope function, "write_reg_file" "write_reg_file" 5 133, 5 133, S_0x177dff0;
 .timescale -9 -12;
v0x177ef70_0 .var "op", 4 0;
v0x177f030_0 .var "write_reg_file", 0 0;
TD_project_test.project1.cpu.control_unit.write_reg_file ;
    %load/v 8, v0x177ef70_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 31, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x177ef70_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 23, 6;
    %or 8, 4, 1;
    %load/v 9, v0x177ef70_0, 5;
    %set/v v0x177feb0_0, 9, 5;
    %fork TD_project_test.project1.cpu.control_unit.alu_op, S_0x177fd00;
    %join;
    %load/v  9, v0x177fdf0_0, 1;
    %or 8, 9, 1;
    %set/v v0x177f030_0, 8, 1;
    %end;
S_0x1776b30 .scope module, "datapath" "datapath" 4 25, 7 1, S_0x1776870;
 .timescale -9 -12;
P_0x1776c28 .param/l "ALU_OP_SIZE" 7 7, +C4<011>;
P_0x1776c50 .param/l "REG_ADDR_SIZE" 7 7, +C4<011>;
P_0x1776c78 .param/l "WORD_SIZE" 7 7, +C4<010000>;
RS_0x7fd0e282ab98 .resolv tri, L_0x17833f0, L_0x1783530, L_0x17836c0, L_0x1783920;
v0x177c3d0_0 .net8 "ALU_flags", 15 0, RS_0x7fd0e282ab98; 4 drivers
v0x177c450_0 .net "ALU_in2", 15 0, v0x177a9f0_0; 1 drivers
v0x177c4d0_0 .alias "ALU_in2_mux", 1 0, v0x1780dc0_0;
v0x177c550_0 .net "ALU_op", 2 0, L_0x1784d70; 1 drivers
v0x177c650_0 .net "ALU_out", 15 0, v0x177b500_0; 1 drivers
v0x177c6d0_0 .var "ALU_out_buff", 15 0;
v0x177c7e0_0 .alias "ALU_out_write", 0 0, v0x1780f70_0;
v0x177c860_0 .alias "IR_write", 0 0, v0x1781040_0;
v0x177c930_0 .var "PC", 15 0;
v0x177ca00_0 .net "PC_in_wire", 15 0, v0x1777880_0; 1 drivers
v0x177cae0_0 .alias "PC_mux", 1 0, v0x1781110_0;
v0x177cb60_0 .alias "PC_write", 0 0, v0x1781190_0;
v0x177cc50_0 .net *"_s13", 7 0, C4<00000000>; 1 drivers
v0x177ccd0_0 .net *"_s17", 31 0, L_0x17864b0; 1 drivers
v0x177cdd0_0 .net *"_s20", 15 0, C4<0000000000000000>; 1 drivers
v0x177ce50_0 .net *"_s21", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x177cd50_0 .net *"_s23", 31 0, L_0x17866b0; 1 drivers
v0x177cf60_0 .net *"_s3", 7 0, C4<00000000>; 1 drivers
v0x177d080_0 .net *"_s30", 4 0, C4<00000>; 1 drivers
v0x177d100_0 .net *"_s37", 7 0, C4<00000000>; 1 drivers
v0x177cfe0_0 .net *"_s8", 10 0, C4<00000000000>; 1 drivers
v0x177d230_0 .alias "clk", 0 0, v0x1781fb0_0;
v0x177d370_0 .net "data_in", 15 0, v0x177c260_0; 1 drivers
v0x177d3f0_0 .alias "data_in_mux", 1 0, v0x17812e0_0;
v0x177d2b0_0 .net "imm1", 10 0, L_0x1784280; 1 drivers
v0x177d540_0 .net "imm2", 7 0, L_0x1784320; 1 drivers
v0x177d470_0 .net "imm3", 4 0, L_0x1784450; 1 drivers
v0x177d6a0_0 .var "inst_reg", 15 0;
v0x177d5c0_0 .alias "mem_out_mux", 0 0, v0x1781360_0;
v0x177d810_0 .alias "memory_addr", 15 0, v0x1782300_0;
v0x177d720_0 .alias "memory_addr_mux", 1 0, v0x1781500_0;
v0x177d990_0 .alias "memory_in", 15 0, v0x1782410_0;
v0x177d890_0 .alias "memory_out", 15 0, v0x1782030_0;
v0x177d910_0 .alias "opcode", 4 0, v0x1781700_0;
v0x177db30_0 .net "reg_addr1", 2 0, L_0x1785e70; 1 drivers
v0x177dc00_0 .net "reg_addr2", 2 0, v0x177a1e0_0; 1 drivers
v0x177da60_0 .net "reg_addr_in", 2 0, L_0x17863c0; 1 drivers
v0x177ddb0_0 .net "reg_buff1", 15 0, v0x177ba30_0; 1 drivers
v0x177dd10_0 .alias "reg_buff1_write", 0 0, v0x1781800_0;
v0x177df70_0 .net "reg_buff2", 15 0, v0x177baf0_0; 1 drivers
v0x177de30_0 .alias "reg_buff2_write", 0 0, v0x1781880_0;
v0x177deb0_0 .alias "reg_write", 0 0, v0x1781780_0;
v0x177e150_0 .var "status_reg", 15 0;
v0x177e1d0_0 .alias "status_reg_write", 0 0, v0x1781b80_0;
L_0x17832b0 .concat [ 8 8 0 0], L_0x1784320, C4<00000000>;
L_0x1783d10 .concat [ 5 11 0 0], L_0x1784450, C4<00000000000>;
L_0x1783e50 .concat [ 8 8 0 0], L_0x1784320, C4<00000000>;
L_0x17864b0 .concat [ 16 16 0 0], v0x177c930_0, C4<0000000000000000>;
L_0x17866b0 .arith/sum 32, L_0x17864b0, C4<00000000000000000000000000000001>;
L_0x1786750 .part L_0x17866b0, 0, 16;
L_0x17867f0 .concat [ 11 5 0 0], L_0x1784280, C4<00000>;
L_0x17865e0 .concat [ 8 8 0 0], L_0x1784320, C4<00000000>;
L_0x1786890 .functor MUXZ 16, v0x177baf0_0, v0x177ba30_0, v0x1780660_0, C4<>;
S_0x177bdd0 .scope module, "reg_file_mux" "mux2" 7 41, 8 1, S_0x1776b30;
 .timescale -9 -12;
P_0x177bab8 .param/l "WORD_SIZE" 8 3, +C4<010000>;
v0x177bf80_0 .net "in0", 15 0, v0x177c6d0_0; 1 drivers
v0x177c050_0 .alias "in1", 15 0, v0x1782410_0;
v0x177c100_0 .net "in2", 15 0, L_0x17832b0; 1 drivers
v0x177c180_0 .net "in3", 15 0, v0x177c930_0; 1 drivers
v0x177c260_0 .var "out", 15 0;
v0x177c310_0 .alias "select", 1 0, v0x17812e0_0;
E_0x177bf20/0 .event edge, v0x177c310_0, v0x17771c0_0, v0x1774d20_0, v0x177c100_0;
E_0x177bf20/1 .event edge, v0x1776fc0_0;
E_0x177bf20 .event/or E_0x177bf20/0, E_0x177bf20/1;
S_0x177b580 .scope module, "registers" "register_file" 7 42, 9 1, S_0x1776b30;
 .timescale -9 -12;
P_0x177b428 .param/l "REG_NUM" 9 4, +C4<01000>;
P_0x177b450 .param/l "WORD_SIZE" 9 4, +C4<010000>;
v0x177b6f0_0 .alias "addr1", 2 0, v0x177db30_0;
v0x177b7a0_0 .alias "addr2", 2 0, v0x177dc00_0;
v0x177b850_0 .alias "addr_in", 2 0, v0x177da60_0;
v0x177b900_0 .alias "clk", 0 0, v0x1781fb0_0;
v0x177b9b0_0 .alias "data_in", 15 0, v0x177d370_0;
v0x177ba30_0 .var "reg_buff1", 15 0;
v0x177baf0_0 .var "reg_buff2", 15 0;
v0x177bb70 .array "reg_file", 0 7, 15 0;
v0x177bbf0_0 .alias "write", 0 0, v0x1781780_0;
v0x177bc70_0 .alias "write_buff1", 0 0, v0x1781800_0;
v0x177bd50_0 .alias "write_buff2", 0 0, v0x1781880_0;
S_0x177ab70 .scope module, "alu" "ALU" 7 46, 10 1, S_0x1776b30;
 .timescale -9 -12;
P_0x1778bc8 .param/l "OP_SIZE" 10 3, +C4<011>;
P_0x1778bf0 .param/l "WORD_SIZE" 10 3, +C4<010000>;
v0x177ad60_0 .net *"_s10", 0 0, L_0x17837f0; 1 drivers
v0x177ae20_0 .net *"_s14", 16 0, L_0x17839c0; 1 drivers
v0x177aec0_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x177af60_0 .net *"_s18", 16 0, C4<00000000000000000>; 1 drivers
v0x177b010_0 .net/s *"_s2", 12 0, C4<0000000000000>; 1 drivers
v0x177b0b0_0 .net *"_s20", 0 0, L_0x1783b30; 1 drivers
v0x177b190_0 .net *"_s6", 0 0, L_0x17835d0; 1 drivers
v0x177b230_0 .alias "flags", 15 0, v0x177c3d0_0;
v0x177b2d0_0 .alias "in_a", 15 0, v0x177ddb0_0;
v0x177b3a0_0 .alias "in_b", 15 0, v0x177c450_0;
v0x177b480_0 .alias "op", 2 0, v0x177c550_0;
v0x177b500_0 .var "out", 15 0;
E_0x177a9c0 .event edge, v0x177a9f0_0, v0x1777080_0, v0x1779e80_0;
L_0x17833f0 .part/pv C4<0000000000000>, 3, 13, 16;
L_0x1783530 .part/pv L_0x17835d0, 0, 1, 16;
L_0x17835d0 .cmp/eq 16, v0x177ba30_0, v0x177a9f0_0;
L_0x17836c0 .part/pv L_0x17837f0, 1, 1, 16;
L_0x17837f0 .cmp/ge 16, v0x177ba30_0, v0x177a9f0_0;
L_0x1783920 .part/pv L_0x1783b30, 2, 1, 16;
L_0x17839c0 .concat [ 16 1 0 0], v0x177b500_0, C4<0>;
L_0x1783b30 .cmp/eq 17, L_0x17839c0, C4<00000000000000000>;
S_0x177a5a0 .scope module, "ALU_mux" "mux2" 7 49, 8 1, S_0x1776b30;
 .timescale -9 -12;
P_0x17788b8 .param/l "WORD_SIZE" 8 3, +C4<010000>;
v0x177a740_0 .alias "in0", 15 0, v0x177df70_0;
v0x177a800_0 .net "in1", 15 0, L_0x1783d10; 1 drivers
v0x177a8a0_0 .net "in2", 15 0, L_0x1783e50; 1 drivers
v0x177a940_0 .net "in3", 15 0, C4<0000000000000000>; 1 drivers
v0x177a9f0_0 .var "out", 15 0;
v0x177aa90_0 .alias "select", 1 0, v0x1780dc0_0;
E_0x1778760/0 .event edge, v0x177aa90_0, v0x177a740_0, v0x177a800_0, v0x177a8a0_0;
E_0x1778760/1 .event edge, v0x177a940_0;
E_0x1778760 .event/or E_0x1778760/0, E_0x1778760/1;
S_0x17779e0 .scope module, "ir_decode" "ir_decode" 7 55, 11 1, S_0x1776b30;
 .timescale -9 -12;
P_0x1777ad8 .param/l "ALU_OP_SIZE" 6 26, +C4<011>;
P_0x1777b00 .param/l "REG_ADDR_SIZE" 6 26, +C4<011>;
P_0x1777b28 .param/l "WORD_SIZE" 6 26, +C4<010000>;
P_0x1777b50 .param/l "b" 6 16, C4<10000>;
P_0x1777b78 .param/l "beq" 6 17, C4<10001>;
P_0x1777ba0 .param/l "bhe" 6 19, C4<10011>;
P_0x1777bc8 .param/l "bl" 6 23, C4<10111>;
P_0x1777bf0 .param/l "bleq" 6 21, C4<10101>;
P_0x1777c18 .param/l "blne" 6 22, C4<10110>;
P_0x1777c40 .param/l "bne" 6 18, C4<10010>;
P_0x1777c68 .param/l "br" 6 7, C4<11011>;
P_0x1777c90 .param/l "bst" 6 20, C4<10100>;
P_0x1777cb8 .param/l "cmp" 6 4, C4<11000>;
P_0x1777ce0 .param/l "cmpi" 6 10, C4<11100>;
P_0x1777d08 .param/l "load" 6 11, C4<11101>;
P_0x1777d30 .param/l "load_i" 6 13, C4<11111>;
P_0x1777d58 .param/l "load_r" 6 5, C4<11001>;
P_0x1777d80 .param/l "lr" 11 27, C4<111>;
P_0x1777da8 .param/l "store" 6 12, C4<11110>;
P_0x1777dd0 .param/l "store_r" 6 6, C4<11010>;
L_0x1784b20 .functor OR 1, L_0x1784810, L_0x1784a30, C4<0>, C4<0>;
L_0x177d640 .functor OR 1, L_0x1785200, L_0x1785540, C4<0>, C4<0>;
L_0x1780880 .functor OR 1, L_0x177d640, L_0x1785940, C4<0>, C4<0>;
L_0x1785d70 .functor OR 1, L_0x1780880, L_0x17858a0, C4<0>, C4<0>;
v0x17784e0_0 .net *"_s14", 5 0, L_0x1784770; 1 drivers
v0x17785a0_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x1778640_0 .net *"_s18", 5 0, C4<011001>; 1 drivers
v0x17786e0_0 .net *"_s20", 0 0, L_0x1784810; 1 drivers
v0x1778790_0 .net *"_s22", 5 0, L_0x1784950; 1 drivers
v0x1778830_0 .net *"_s25", 0 0, C4<0>; 1 drivers
v0x1778910_0 .net *"_s26", 5 0, C4<011010>; 1 drivers
v0x17789b0_0 .net *"_s28", 0 0, L_0x1784a30; 1 drivers
v0x1778aa0_0 .net *"_s30", 0 0, L_0x1784b20; 1 drivers
v0x1778b40_0 .net *"_s32", 2 0, C4<000>; 1 drivers
v0x1778c40_0 .net *"_s35", 2 0, L_0x1784c60; 1 drivers
v0x1778ce0_0 .net *"_s38", 5 0, L_0x1784f00; 1 drivers
v0x1778df0_0 .net *"_s41", 0 0, C4<0>; 1 drivers
v0x1778e90_0 .net *"_s42", 5 0, C4<011011>; 1 drivers
v0x1778fb0_0 .net *"_s44", 0 0, L_0x1785200; 1 drivers
v0x1779050_0 .net *"_s46", 5 0, L_0x1785340; 1 drivers
v0x1778f10_0 .net *"_s49", 0 0, C4<0>; 1 drivers
v0x17791a0_0 .net *"_s50", 5 0, C4<011110>; 1 drivers
v0x17792c0_0 .net *"_s52", 0 0, L_0x1785540; 1 drivers
v0x1779340_0 .net *"_s54", 0 0, L_0x177d640; 1 drivers
v0x1779220_0 .net *"_s56", 5 0, L_0x1785720; 1 drivers
v0x1779470_0 .net *"_s59", 0 0, C4<0>; 1 drivers
v0x17793c0_0 .net *"_s60", 5 0, C4<011000>; 1 drivers
v0x17795b0_0 .net *"_s62", 0 0, L_0x1785940; 1 drivers
v0x1779510_0 .net *"_s64", 0 0, L_0x1780880; 1 drivers
v0x1779700_0 .net *"_s66", 5 0, L_0x1785ad0; 1 drivers
v0x1779650_0 .net *"_s69", 0 0, C4<0>; 1 drivers
v0x1779860_0 .net *"_s70", 5 0, C4<011100>; 1 drivers
v0x17797a0_0 .net *"_s72", 0 0, L_0x17858a0; 1 drivers
v0x17799d0_0 .net *"_s74", 0 0, L_0x1785d70; 1 drivers
v0x17798e0_0 .net *"_s78", 5 0, L_0x1786020; 1 drivers
v0x1779b50_0 .net *"_s81", 0 0, C4<0>; 1 drivers
v0x1779a50_0 .net *"_s82", 5 0, C4<010111>; 1 drivers
v0x1779ce0_0 .net *"_s84", 0 0, L_0x1785c20; 1 drivers
v0x1779bd0_0 .net *"_s86", 2 0, C4<111>; 1 drivers
v0x1779e80_0 .alias "alu_op", 2 0, v0x177c550_0;
v0x1779d60_0 .alias "imm1", 10 0, v0x177d2b0_0;
v0x1779e00_0 .alias "imm2", 7 0, v0x177d540_0;
v0x177a040_0 .alias "imm3", 4 0, v0x177d470_0;
v0x177a0c0_0 .net "instruction_reg", 15 0, v0x177d6a0_0; 1 drivers
v0x1779f00_0 .alias "opcode", 4 0, v0x1781700_0;
v0x1779fa0_0 .net "ra", 2 0, L_0x1783fc0; 1 drivers
v0x177a2a0_0 .net "rb", 2 0, L_0x17840b0; 1 drivers
v0x177a320_0 .net "rc", 2 0, L_0x1784150; 1 drivers
v0x177a140_0 .alias "reg_addr1", 2 0, v0x177db30_0;
v0x177a1e0_0 .var "reg_addr2", 2 0;
v0x177a520_0 .alias "reg_addr_in", 2 0, v0x177da60_0;
E_0x1778480 .event edge, v0x1779f00_0, v0x1779fa0_0, v0x177a2a0_0, v0x177a320_0;
L_0x1783fc0 .part v0x177d6a0_0, 0, 3;
L_0x17840b0 .part v0x177d6a0_0, 3, 3;
L_0x1784150 .part v0x177d6a0_0, 6, 3;
L_0x1784280 .part v0x177d6a0_0, 0, 11;
L_0x1784320 .part v0x177d6a0_0, 3, 8;
L_0x1784450 .part v0x177d6a0_0, 6, 5;
L_0x1784530 .part v0x177d6a0_0, 11, 5;
L_0x1784770 .concat [ 5 1 0 0], L_0x1784530, C4<0>;
L_0x1784810 .cmp/eq 6, L_0x1784770, C4<011001>;
L_0x1784950 .concat [ 5 1 0 0], L_0x1784530, C4<0>;
L_0x1784a30 .cmp/eq 6, L_0x1784950, C4<011010>;
L_0x1784c60 .part L_0x1784530, 0, 3;
L_0x1784d70 .functor MUXZ 3, L_0x1784c60, C4<000>, L_0x1784b20, C4<>;
L_0x1784f00 .concat [ 5 1 0 0], L_0x1784530, C4<0>;
L_0x1785200 .cmp/eq 6, L_0x1784f00, C4<011011>;
L_0x1785340 .concat [ 5 1 0 0], L_0x1784530, C4<0>;
L_0x1785540 .cmp/eq 6, L_0x1785340, C4<011110>;
L_0x1785720 .concat [ 5 1 0 0], L_0x1784530, C4<0>;
L_0x1785940 .cmp/eq 6, L_0x1785720, C4<011000>;
L_0x1785ad0 .concat [ 5 1 0 0], L_0x1784530, C4<0>;
L_0x17858a0 .cmp/eq 6, L_0x1785ad0, C4<011100>;
L_0x1785e70 .functor MUXZ 3, L_0x17840b0, L_0x1783fc0, L_0x1785d70, C4<>;
L_0x1786020 .concat [ 5 1 0 0], L_0x1784530, C4<0>;
L_0x1785c20 .cmp/eq 6, L_0x1786020, C4<010111>;
L_0x17863c0 .functor MUXZ 3, L_0x1783fc0, C4<111>, L_0x1785c20, C4<>;
S_0x17773e0 .scope module, "PC_mux2" "mux2" 7 61, 8 1, S_0x1776b30;
 .timescale -9 -12;
P_0x17774d8 .param/l "WORD_SIZE" 8 3, +C4<010000>;
v0x17775c0_0 .net "in0", 15 0, L_0x1786750; 1 drivers
v0x1777680_0 .net "in1", 15 0, L_0x17867f0; 1 drivers
v0x1777720_0 .alias "in2", 15 0, v0x177ddb0_0;
v0x17777d0_0 .net "in3", 15 0, C4<0000000000000000>; 1 drivers
v0x1777880_0 .var "out", 15 0;
v0x1777900_0 .alias "select", 1 0, v0x1781110_0;
E_0x1777240/0 .event edge, v0x1777900_0, v0x17775c0_0, v0x1777680_0, v0x1777080_0;
E_0x1777240/1 .event edge, v0x17777d0_0;
E_0x1777240 .event/or E_0x1777240/0, E_0x1777240/1;
S_0x1776dd0 .scope module, "Memory_mux2" "mux2" 7 65, 8 1, S_0x1776b30;
 .timescale -9 -12;
P_0x1776ec8 .param/l "WORD_SIZE" 8 3, +C4<010000>;
v0x1776fc0_0 .alias "in0", 15 0, v0x177c180_0;
v0x1777080_0 .alias "in1", 15 0, v0x177ddb0_0;
v0x1777120_0 .net "in2", 15 0, L_0x17865e0; 1 drivers
v0x17771c0_0 .alias "in3", 15 0, v0x177bf80_0;
v0x1777270_0 .var "out", 15 0;
v0x1777320_0 .alias "select", 1 0, v0x1781500_0;
E_0x1776f60/0 .event edge, v0x1777320_0, v0x1776fc0_0, v0x1777080_0, v0x1777120_0;
E_0x1776f60/1 .event edge, v0x17771c0_0;
E_0x1776f60 .event/or E_0x1776f60/0, E_0x1776f60/1;
S_0x1774580 .scope module, "mem" "memory" 3 21, 12 1, S_0x174c430;
 .timescale -9 -12;
P_0x1774678 .param/l "MEMORY_SIZE" 12 3, +C4<010000000>;
P_0x17746a0 .param/l "WORD_SIZE" 12 3, +C4<010000>;
P_0x17746c8 .param/l "bt_addr" 12 4, +C4<01111101>;
P_0x17746f0 .param/l "in_uart_addr" 12 5, +C4<01111010>;
P_0x1774718 .param/l "led_addr" 12 4, +C4<01111110>;
P_0x1774740 .param/l "sev_seg_addr" 12 4, +C4<01111111>;
P_0x1774768 .param/l "uart_new_data_addr" 12 5, +C4<01111001>;
L_0x1786cd0 .functor BUFZ 16, L_0x1786c30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1774a70_0 .net *"_s0", 15 0, L_0x1786c30; 1 drivers
v0x1774b30_0 .alias "addr", 15 0, v0x1782300_0;
v0x1774bd0_0 .alias "clk", 0 0, v0x1781fb0_0;
v0x1774ca0_0 .alias "data_in", 15 0, v0x1782030_0;
v0x1774d20_0 .alias "data_out", 15 0, v0x1782410_0;
v0x1774dc0_0 .var/i "i", 31 0;
v0x1774ea0_0 .alias "in1", 15 0, v0x1782200_0;
v0x1774f40_0 .alias "in_uart", 7 0, v0x1782730_0;
v0x1775010 .array "memory_data", 0 127, 15 0;
v0x1776420_0 .alias "out1", 15 0, v0x1782620_0;
v0x1776530_0 .alias "out2", 15 0, v0x1782490_0;
v0x17765b0_0 .alias "uart_new_data", 0 0, v0x1782a00_0;
v0x17766d0_0 .var "uart_new_data_prev", 0 0;
v0x1776750_0 .net "write", 0 0, L_0x1786e90; 1 drivers
L_0x1786c30 .array/port v0x1775010, v0x1777270_0;
S_0x1774040 .scope module, "baud_gen" "baud_generator" 3 24, 13 1, S_0x174c430;
 .timescale -9 -12;
P_0x1774138 .param/l "max" 13 4, +C4<011011>;
P_0x1774160 .param/l "max_tx" 13 5, +C4<0110110010>;
v0x1774250_0 .var "baud", 0 0;
v0x1774320_0 .var "baud_tx", 0 0;
v0x17743a0_0 .alias "clk", 0 0, v0x1781fb0_0;
v0x1774450_0 .var "count", 4 0;
v0x1774500_0 .var "count_tx", 8 0;
E_0x1773d00 .event posedge, v0x17735b0_0;
S_0x17736f0 .scope module, "uart_rx" "uart" 3 25, 14 1, S_0x174c430;
 .timescale -9 -12;
P_0x17737e8 .param/l "reading" 14 6, +C4<010>;
P_0x1773810 .param/l "stop" 14 6, +C4<011>;
P_0x1773838 .param/l "wait_stop_bit" 14 6, +C4<01>;
P_0x1773860 .param/l "waiting" 14 6, +C4<0>;
v0x1773a80_0 .var "bit", 2 0;
v0x1773b40_0 .alias "clk", 0 0, v0x1781e30_0;
v0x1773be0_0 .var "counter", 3 0;
v0x1773c80_0 .var "data", 7 0;
v0x1773d30_0 .var "ready", 0 0;
v0x1773dd0_0 .alias "reset", 0 0, v0x17826a0_0;
v0x1773eb0_0 .alias "rx", 0 0, v0x1783040_0;
v0x1773f50_0 .var "state", 1 0;
E_0x1773a30 .event posedge, v0x1773b40_0;
S_0x17732f0 .scope module, "counter_clk" "counter" 3 29, 15 1, S_0x174c430;
 .timescale -9 -12;
P_0x17733e8 .param/l "SIZE" 15 2, +C4<010001>;
v0x17734f0_0 .var "count", 16 0;
v0x17735b0_0 .alias "in", 0 0, v0x1781fb0_0;
v0x1773650_0 .net "reset", 0 0, C4<0>; 1 drivers
E_0x17734a0 .event posedge, v0x1773650_0, v0x17735b0_0;
S_0x1772e70 .scope module, "deb" "debouncer" 3 32, 16 1, S_0x174c430;
 .timescale -9 -12;
v0x1772fa0_0 .net "clk", 0 0, L_0x17872a0; 1 drivers
v0x1773060_0 .var "count", 6 0;
v0x1773100_0 .net "in", 4 0, L_0x17871b0; 1 drivers
v0x17731a0_0 .var "out", 4 0;
v0x1773250_0 .var "prev", 4 0;
E_0x1772cc0 .event posedge, v0x1772fa0_0;
S_0x1741390 .scope module, "sseg" "seven_seg" 3 35, 17 1, S_0x174c430;
 .timescale -9 -12;
v0x16ebf20_0 .net "clk", 0 0, L_0x1787390; 1 drivers
v0x1772b00_0 .var "curr_dig", 3 0;
v0x1772ba0_0 .alias "data", 15 0, v0x1782620_0;
v0x1772c40_0 .var "dig", 3 0;
v0x1772cf0_0 .var "dig_select", 1 0;
v0x1772d90_0 .var "seg", 7 0;
E_0x174da80 .event posedge, v0x16ebf20_0;
    .scope S_0x177dff0;
T_9 ;
    %wait E_0x177ee30;
    %fork TD_project_test.project1.cpu.control_unit.disable_write_signals, S_0x1780040;
    %join;
    %fork TD_project_test.project1.cpu.control_unit.zero_muxes, S_0x177ff50;
    %join;
    %load/v 8, v0x1780d40_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.0 ;
    %set/v v0x1780730_0, 0, 2;
    %set/v v0x17802a0_0, 1, 1;
    %set/v v0x1780350_0, 0, 2;
    %set/v v0x1780450_0, 1, 1;
    %jmp T_9.6;
T_9.1 ;
    %load/v 8, v0x17808e0_0, 5;
    %set/v v0x177feb0_0, 8, 5;
    %fork TD_project_test.project1.cpu.control_unit.alu_op, S_0x177fd00;
    %join;
    %load/v  8, v0x177fdf0_0, 1;
    %load/v 13, v0x17808e0_0, 5;
    %set/v v0x177f1c0_0, 13, 5;
    %fork TD_project_test.project1.cpu.control_unit.type, S_0x177f0d0;
    %join;
    %load/v  13, v0x177f280_0, 3;
    %mov 9, 13, 3;
    %mov 12, 0, 1;
    %cmpi/u 9, 2, 4;
    %or 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 30, 6;
    %or 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %or 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 25, 6;
    %or 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %set/v v0x177f970_0, 9, 5;
    %fork TD_project_test.project1.cpu.control_unit.cmp_op, S_0x177f7c0;
    %join;
    %load/v  9, v0x177f8b0_0, 1;
    %or 8, 9, 1;
    %set/v v0x1780960_0, 8, 1;
    %load/v 12, v0x17808e0_0, 5;
    %set/v v0x177f1c0_0, 12, 5;
    %fork TD_project_test.project1.cpu.control_unit.type, S_0x177f0d0;
    %join;
    %load/v  12, v0x177f280_0, 3;
    %mov 8, 12, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 1, 4;
    %mov 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 24, 6;
    %or 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %or 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 24, 6;
    %or 8, 4, 1;
    %set/v v0x1780aa0_0, 8, 1;
    %jmp T_9.6;
T_9.2 ;
    %load/v 12, v0x17808e0_0, 5;
    %set/v v0x177f1c0_0, 12, 5;
    %fork TD_project_test.project1.cpu.control_unit.type, S_0x177f0d0;
    %join;
    %load/v  12, v0x177f280_0, 3;
    %mov 8, 12, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 1, 4;
    %mov 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 24, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_9.7, 8;
    %set/v v0x1780130_0, 0, 2;
    %jmp T_9.8;
T_9.7 ;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 28, 6;
    %jmp/0xz  T_9.9, 4;
    %movi 8, 2, 2;
    %set/v v0x1780130_0, 8, 2;
    %jmp T_9.10;
T_9.9 ;
    %movi 8, 1, 2;
    %set/v v0x1780130_0, 8, 2;
T_9.10 ;
T_9.8 ;
    %set/v v0x1780220_0, 1, 1;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 25, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.11, 8;
    %set/v v0x1780e50_0, 1, 1;
T_9.11 ;
    %jmp T_9.6;
T_9.3 ;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 29, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 25, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_9.13, 8;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 29, 6;
    %jmp/0xz  T_9.15, 4;
    %movi 8, 2, 2;
    %set/v v0x1780730_0, 8, 2;
    %jmp T_9.16;
T_9.15 ;
    %set/v v0x1780730_0, 1, 2;
T_9.16 ;
    %movi 8, 1, 2;
    %set/v v0x1780590_0, 8, 2;
    %set/v v0x1780b70_0, 1, 1;
T_9.13 ;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 30, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_9.17, 8;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 30, 6;
    %jmp/0xz  T_9.19, 4;
    %movi 8, 2, 2;
    %set/v v0x1780730_0, 8, 2;
    %jmp T_9.20;
T_9.19 ;
    %set/v v0x1780730_0, 1, 2;
T_9.20 ;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 30, 6;
    %mov 8, 4, 1;
    %set/v v0x1780660_0, 8, 1;
    %set/v v0x1780800_0, 1, 1;
T_9.17 ;
    %jmp T_9.6;
T_9.4 ;
    %load/v 8, v0x17808e0_0, 5;
    %set/v v0x177ef70_0, 8, 5;
    %fork TD_project_test.project1.cpu.control_unit.write_reg_file, S_0x177ee80;
    %join;
    %load/v  8, v0x177f030_0, 1;
    %jmp/0xz  T_9.21, 8;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 31, 6;
    %jmp/0xz  T_9.23, 4;
    %movi 8, 2, 2;
    %set/v v0x1780590_0, 8, 2;
    %jmp T_9.24;
T_9.23 ;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 23, 6;
    %jmp/0xz  T_9.25, 4;
    %set/v v0x1780590_0, 1, 2;
    %jmp T_9.26;
T_9.25 ;
    %load/v 8, v0x17808e0_0, 5;
    %set/v v0x177feb0_0, 8, 5;
    %fork TD_project_test.project1.cpu.control_unit.alu_op, S_0x177fd00;
    %join;
    %load/v  8, v0x177fdf0_0, 1;
    %jmp/0xz  T_9.27, 8;
    %set/v v0x1780590_0, 0, 2;
T_9.27 ;
T_9.26 ;
T_9.24 ;
    %set/v v0x1780b70_0, 1, 1;
T_9.21 ;
    %load/v 13, v0x17808e0_0, 5;
    %set/v v0x177f1c0_0, 13, 5;
    %fork TD_project_test.project1.cpu.control_unit.type, S_0x177f0d0;
    %join;
    %load/v  13, v0x177f280_0, 3;
    %mov 8, 13, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 4, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 27, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_9.29, 8;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 27, 6;
    %jmp/0xz  T_9.31, 4;
    %movi 8, 2, 2;
    %set/v v0x1780350_0, 8, 2;
    %jmp T_9.32;
T_9.31 ;
    %movi 8, 1, 2;
    %set/v v0x1780350_0, 8, 2;
T_9.32 ;
    %set/v v0x1780450_0, 1, 1;
T_9.29 ;
    %jmp T_9.6;
T_9.5 ;
    %set/v v0x1780350_0, 1, 2;
    %set/v v0x1780450_0, 1, 1;
    %jmp T_9.6;
T_9.6 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x177dff0;
T_10 ;
    %wait E_0x177ede0;
    %load/v 8, v0x1780cc0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %movi 8, 5, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1780d40_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.2 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 8;
    %jmp T_10.8;
T_10.3 ;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 31, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 27, 6;
    %or 8, 4, 1;
    %load/v 14, v0x17808e0_0, 5;
    %set/v v0x177f1c0_0, 14, 5;
    %fork TD_project_test.project1.cpu.control_unit.type, S_0x177f0d0;
    %join;
    %load/v  14, v0x177f280_0, 3;
    %mov 9, 14, 3;
    %mov 12, 0, 2;
    %cmpi/u 9, 4, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x17808e0_0, 5;
    %set/v v0x177fc60_0, 10, 5;
    %load/v 10, v0x1780bf0_0, 2; Only need 2 of 16 bits
; Save base=10 wid=2 in lookaside.
    %set/v v0x177fbc0_0, 10, 2;
    %fork TD_project_test.project1.cpu.control_unit.cancel_branch, S_0x177fa10;
    %join;
    %load/v  10, v0x177fb00_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.9, 8;
    %movi 8, 4, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 8;
    %jmp T_10.10;
T_10.9 ;
    %load/v 8, v0x17808e0_0, 5;
    %set/v v0x177fc60_0, 8, 5;
    %load/v 8, v0x1780bf0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x177fbc0_0, 8, 2;
    %fork TD_project_test.project1.cpu.control_unit.cancel_branch, S_0x177fa10;
    %join;
    %load/v  8, v0x177fb00_0, 1;
    %jmp/0xz  T_10.11, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 0;
    %jmp T_10.12;
T_10.11 ;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 29, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 30, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_10.13, 8;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 8;
    %jmp T_10.14;
T_10.13 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 8;
T_10.14 ;
T_10.12 ;
T_10.10 ;
    %jmp T_10.8;
T_10.4 ;
    %load/v 8, v0x17808e0_0, 5;
    %set/v v0x177f970_0, 8, 5;
    %fork TD_project_test.project1.cpu.control_unit.cmp_op, S_0x177f7c0;
    %join;
    %load/v  8, v0x177f8b0_0, 1;
    %jmp/0xz  T_10.15, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 0;
    %jmp T_10.16;
T_10.15 ;
    %load/v 8, v0x17808e0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 25, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x17808e0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_10.17, 8;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 8;
    %jmp T_10.18;
T_10.17 ;
    %movi 8, 4, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 8;
T_10.18 ;
T_10.16 ;
    %jmp T_10.8;
T_10.5 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 0;
    %jmp T_10.8;
T_10.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 0;
    %jmp T_10.8;
T_10.7 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1780d40_0, 0, 0;
    %jmp T_10.8;
T_10.8 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x177dff0;
T_11 ;
    %set/v v0x1780d40_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x177bdd0;
T_12 ;
    %wait E_0x177bf20;
    %load/v 8, v0x177c310_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_12.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/v 8, v0x177bf80_0, 16;
    %set/v v0x177c260_0, 8, 16;
    %jmp T_12.4;
T_12.1 ;
    %load/v 8, v0x177c050_0, 16;
    %set/v v0x177c260_0, 8, 16;
    %jmp T_12.4;
T_12.2 ;
    %load/v 8, v0x177c100_0, 16;
    %set/v v0x177c260_0, 8, 16;
    %jmp T_12.4;
T_12.3 ;
    %load/v 8, v0x177c180_0, 16;
    %set/v v0x177c260_0, 8, 16;
    %jmp T_12.4;
T_12.4 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x177b580;
T_13 ;
    %wait E_0x1773d00;
    %load/v 8, v0x177bc70_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/getv 3, v0x177b6f0_0;
    %load/av 8, v0x177bb70, 16;
    %set/v v0x177ba30_0, 8, 16;
T_13.0 ;
    %load/v 8, v0x177bd50_0, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/getv 3, v0x177b7a0_0;
    %load/av 8, v0x177bb70, 16;
    %set/v v0x177baf0_0, 8, 16;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x177b580;
T_14 ;
    %wait E_0x1773d00;
    %load/v 8, v0x177bbf0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x177b9b0_0, 16;
    %ix/getv 3, v0x177b850_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x177bb70, 8, 16;
t_0 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x177ab70;
T_15 ;
    %wait E_0x177a9c0;
    %load/v 8, v0x177b480_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_15.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_15.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_15.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_15.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_15.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_15.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_15.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.0 ;
    %load/v 8, v0x177b2d0_0, 16;
    %load/v 24, v0x177b3a0_0, 16;
    %add 8, 24, 16;
    %set/v v0x177b500_0, 8, 16;
    %jmp T_15.8;
T_15.1 ;
    %load/v 8, v0x177b2d0_0, 16;
    %load/v 24, v0x177b3a0_0, 16;
    %sub 8, 24, 16;
    %set/v v0x177b500_0, 8, 16;
    %jmp T_15.8;
T_15.2 ;
    %load/v 8, v0x177b2d0_0, 16;
    %inv 8, 16;
    %set/v v0x177b500_0, 8, 16;
    %jmp T_15.8;
T_15.3 ;
    %load/v 8, v0x177b2d0_0, 16;
    %load/v 24, v0x177b3a0_0, 16;
    %and 8, 24, 16;
    %set/v v0x177b500_0, 8, 16;
    %jmp T_15.8;
T_15.4 ;
    %load/v 8, v0x177b2d0_0, 16;
    %load/v 24, v0x177b3a0_0, 16;
    %or 8, 24, 16;
    %set/v v0x177b500_0, 8, 16;
    %jmp T_15.8;
T_15.5 ;
    %load/v 8, v0x177b2d0_0, 16;
    %load/v 24, v0x177b3a0_0, 16;
    %xor 8, 24, 16;
    %set/v v0x177b500_0, 8, 16;
    %jmp T_15.8;
T_15.6 ;
    %load/v 8, v0x177b2d0_0, 16;
    %load/v 24, v0x177b3a0_0, 16;
    %mul 8, 24, 16;
    %set/v v0x177b500_0, 8, 16;
    %jmp T_15.8;
T_15.7 ;
    %load/v 8, v0x177b2d0_0, 16;
    %load/v 24, v0x177b3a0_0, 16;
    %ix/get 0, 24, 16;
    %shiftr/i0  8, 16;
    %set/v v0x177b500_0, 8, 16;
    %jmp T_15.8;
T_15.8 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x177a5a0;
T_16 ;
    %wait E_0x1778760;
    %load/v 8, v0x177aa90_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_16.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_16.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/v 8, v0x177a740_0, 16;
    %set/v v0x177a9f0_0, 8, 16;
    %jmp T_16.4;
T_16.1 ;
    %load/v 8, v0x177a800_0, 16;
    %set/v v0x177a9f0_0, 8, 16;
    %jmp T_16.4;
T_16.2 ;
    %load/v 8, v0x177a8a0_0, 16;
    %set/v v0x177a9f0_0, 8, 16;
    %jmp T_16.4;
T_16.3 ;
    %load/v 8, v0x177a940_0, 16;
    %set/v v0x177a9f0_0, 8, 16;
    %jmp T_16.4;
T_16.4 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x17779e0;
T_17 ;
    %wait E_0x1778480;
    %load/v 8, v0x1779f00_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 26, 6;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x1779fa0_0, 3;
    %set/v v0x177a1e0_0, 8, 3;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x1779f00_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 24, 6;
    %jmp/0xz  T_17.2, 4;
    %load/v 8, v0x177a2a0_0, 3;
    %set/v v0x177a1e0_0, 8, 3;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x177a320_0, 3;
    %set/v v0x177a1e0_0, 8, 3;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x17773e0;
T_18 ;
    %wait E_0x1777240;
    %load/v 8, v0x1777900_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_18.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_18.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_18.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/v 8, v0x17775c0_0, 16;
    %set/v v0x1777880_0, 8, 16;
    %jmp T_18.4;
T_18.1 ;
    %load/v 8, v0x1777680_0, 16;
    %set/v v0x1777880_0, 8, 16;
    %jmp T_18.4;
T_18.2 ;
    %load/v 8, v0x1777720_0, 16;
    %set/v v0x1777880_0, 8, 16;
    %jmp T_18.4;
T_18.3 ;
    %load/v 8, v0x17777d0_0, 16;
    %set/v v0x1777880_0, 8, 16;
    %jmp T_18.4;
T_18.4 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1776dd0;
T_19 ;
    %wait E_0x1776f60;
    %load/v 8, v0x1777320_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_19.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/v 8, v0x1776fc0_0, 16;
    %set/v v0x1777270_0, 8, 16;
    %jmp T_19.4;
T_19.1 ;
    %load/v 8, v0x1777080_0, 16;
    %set/v v0x1777270_0, 8, 16;
    %jmp T_19.4;
T_19.2 ;
    %load/v 8, v0x1777120_0, 16;
    %set/v v0x1777270_0, 8, 16;
    %jmp T_19.4;
T_19.3 ;
    %load/v 8, v0x17771c0_0, 16;
    %set/v v0x1777270_0, 8, 16;
    %jmp T_19.4;
T_19.4 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1776b30;
T_20 ;
    %wait E_0x1773d00;
    %load/v 8, v0x177c7e0_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x177c650_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x177c6d0_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1776b30;
T_21 ;
    %wait E_0x1773d00;
    %load/v 8, v0x177e1d0_0, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x177c3d0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x177e150_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1776b30;
T_22 ;
    %wait E_0x1773d00;
    %load/v 8, v0x177c860_0, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x177d990_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x177d6a0_0, 0, 8;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1776b30;
T_23 ;
    %wait E_0x1773d00;
    %load/v 8, v0x177cb60_0, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x177ca00_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x177c930_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1776b30;
T_24 ;
    %set/v v0x177c930_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x1774580;
T_25 ;
    %wait E_0x1773d00;
    %load/v 8, v0x1776750_0, 1;
    %movi 9, 32, 16;
    %load/v 25, v0x1774b30_0, 16;
    %cmp/u 9, 25, 16;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x1774ca0_0, 16;
    %ix/getv 3, v0x1774b30_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1775010, 0, 8;
t_1 ;
T_25.0 ;
    %load/v 8, v0x1774ea0_0, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 125, 0;
   %set/av v0x1775010, 8, 16;
    %load/v 8, v0x17766d0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x17765b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.2, 8;
    %movi 8, 1, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 121, 0;
   %set/av v0x1775010, 8, 16;
    %jmp T_25.3;
T_25.2 ;
    %load/v 8, v0x1774b30_0, 16;
    %mov 24, 0, 1;
    %cmpi/u 8, 122, 17;
    %jmp/0xz  T_25.4, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 121, 0;
   %set/av v0x1775010, 0, 16;
T_25.4 ;
T_25.3 ;
    %ix/load 3, 121, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1775010, 16;
    %cmpi/u 8, 0, 16;
    %inv 4, 1;
    %jmp/0xz  T_25.6, 4;
    %load/v 8, v0x1774f40_0, 8;
    %mov 16, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 122, 0;
   %set/av v0x1775010, 8, 16;
T_25.6 ;
    %load/v 8, v0x17765b0_0, 1;
    %set/v v0x17766d0_0, 8, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1774580;
T_26 ;
    %set/v v0x1774dc0_0, 0, 32;
T_26.0 ;
    %load/v 8, v0x1774dc0_0, 32;
   %cmpi/s 8, 128, 32;
    %jmp/0xz T_26.1, 5;
    %ix/getv/s 3, v0x1774dc0_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1775010, 0, 16;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1774dc0_0, 32;
    %set/v v0x1774dc0_0, 8, 32;
    %jmp T_26.0;
T_26.1 ;
    %vpi_call 12 38 "$readmemb", "instructions.txt", v0x1775010;
    %end;
    .thread T_26;
    .scope S_0x1774040;
T_27 ;
    %set/v v0x1774450_0, 0, 5;
    %end;
    .thread T_27;
    .scope S_0x1774040;
T_28 ;
    %set/v v0x1774500_0, 0, 9;
    %end;
    .thread T_28;
    .scope S_0x1774040;
T_29 ;
    %wait E_0x1773d00;
    %load/v 8, v0x1774450_0, 5;
    %mov 13, 0, 2;
    %cmpi/u 8, 27, 7;
    %jmp/0xz  T_29.0, 4;
    %set/v v0x1774450_0, 0, 5;
    %set/v v0x1774250_0, 1, 1;
    %jmp T_29.1;
T_29.0 ;
    %set/v v0x1774250_0, 0, 1;
    %load/v 8, v0x1774450_0, 5;
    %mov 13, 0, 27;
    %addi 8, 1, 32;
    %set/v v0x1774450_0, 8, 5;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1774040;
T_30 ;
    %wait E_0x1773d00;
    %load/v 8, v0x1774500_0, 9;
    %mov 17, 0, 2;
    %cmpi/u 8, 434, 11;
    %jmp/0xz  T_30.0, 4;
    %set/v v0x1774500_0, 0, 9;
    %set/v v0x1774320_0, 1, 1;
    %jmp T_30.1;
T_30.0 ;
    %set/v v0x1774320_0, 0, 1;
    %load/v 8, v0x1774500_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %set/v v0x1774500_0, 8, 9;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x17736f0;
T_31 ;
    %wait E_0x1773a30;
    %load/v 8, v0x1773be0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x1773be0_0, 8, 4;
    %load/v 8, v0x1773dd0_0, 1;
    %jmp/0xz  T_31.0, 8;
    %set/v v0x1773f50_0, 0, 2;
    %set/v v0x1773c80_0, 0, 8;
    %set/v v0x1773a80_0, 0, 3;
    %set/v v0x1773d30_0, 0, 1;
    %set/v v0x1773be0_0, 0, 4;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v0x1773f50_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_31.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_31.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_31.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_31.5, 6;
    %jmp T_31.6;
T_31.2 ;
    %load/v 8, v0x1773eb0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_31.7, 4;
    %set/v v0x1773a80_0, 0, 3;
    %movi 8, 1, 2;
    %set/v v0x1773f50_0, 8, 2;
    %jmp T_31.8;
T_31.7 ;
    %set/v v0x1773be0_0, 0, 4;
T_31.8 ;
    %jmp T_31.6;
T_31.3 ;
    %load/v 8, v0x1773be0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_31.9, 4;
    %movi 8, 2, 3;
    %set/v v0x1773f50_0, 8, 2;
T_31.9 ;
    %jmp T_31.6;
T_31.4 ;
    %set/v v0x1773d30_0, 0, 1;
    %load/v 8, v0x1773be0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_31.11, 4;
    %load/v 8, v0x1773eb0_0, 1;
    %ix/getv 0, v0x1773a80_0;
    %jmp/1 t_3, 4;
    %set/x0 v0x1773c80_0, 8, 1;
t_3 ;
    %jmp T_31.12;
T_31.11 ;
    %movi 8, 4, 5;
    %load/v 13, v0x1773be0_0, 4;
    %mov 17, 0, 1;
    %cmp/u 8, 13, 5;
    %mov 8, 5, 1;
    %load/v 9, v0x1773be0_0, 4;
    %mov 13, 0, 2;
   %cmpi/u 9, 10, 6;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.13, 8;
    %load/v 8, v0x1773eb0_0, 1;
    %ix/getv 1, v0x1773a80_0;
    %jmp/1 T_31.15, 4;
    %load/x1p 9, v0x1773c80_0, 1;
    %jmp T_31.16;
T_31.15 ;
    %mov 9, 2, 1;
T_31.16 ;
; Save base=9 wid=1 in lookaside.
    %cmp/u 8, 9, 1;
    %inv 4, 1;
    %jmp/0xz  T_31.17, 4;
    %set/v v0x1773f50_0, 0, 2;
T_31.17 ;
    %jmp T_31.14;
T_31.13 ;
    %load/v 8, v0x1773be0_0, 4;
    %mov 12, 0, 2;
    %cmpi/u 8, 10, 6;
    %jmp/0xz  T_31.19, 4;
    %load/v 8, v0x1773a80_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 7, 5;
    %jmp/0xz  T_31.21, 4;
    %movi 8, 3, 3;
    %set/v v0x1773f50_0, 8, 2;
    %jmp T_31.22;
T_31.21 ;
    %load/v 8, v0x1773a80_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x1773a80_0, 8, 3;
T_31.22 ;
T_31.19 ;
T_31.14 ;
T_31.12 ;
    %jmp T_31.6;
T_31.5 ;
    %load/v 8, v0x1773eb0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x1773be0_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 4, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.23, 8;
    %set/v v0x1773d30_0, 1, 1;
    %set/v v0x1773f50_0, 0, 2;
T_31.23 ;
    %jmp T_31.6;
T_31.6 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x17732f0;
T_32 ;
    %wait E_0x17734a0;
    %load/v 8, v0x1773650_0, 1;
    %jmp/0xz  T_32.0, 8;
    %set/v v0x17734f0_0, 0, 17;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0x17734f0_0, 17;
    %mov 25, 0, 15;
    %addi 8, 1, 32;
    %set/v v0x17734f0_0, 8, 17;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x17732f0;
T_33 ;
    %set/v v0x17734f0_0, 0, 17;
    %end;
    .thread T_33;
    .scope S_0x1772e70;
T_34 ;
    %wait E_0x1772cc0;
    %load/v 8, v0x1773100_0, 5;
    %load/v 13, v0x1773250_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_34.0, 4;
    %load/v 8, v0x1773060_0, 7;
    %cmpi/u 8, 15, 7;
    %jmp/0xz  T_34.2, 4;
    %set/v v0x1773060_0, 0, 7;
    %load/v 8, v0x1773100_0, 5;
    %inv 8, 5;
    %set/v v0x17731a0_0, 8, 5;
    %jmp T_34.3;
T_34.2 ;
    %load/v 8, v0x1773060_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %set/v v0x1773060_0, 8, 7;
T_34.3 ;
    %jmp T_34.1;
T_34.0 ;
    %set/v v0x1773060_0, 0, 7;
T_34.1 ;
    %load/v 8, v0x1773100_0, 5;
    %set/v v0x1773250_0, 8, 5;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1741390;
T_35 ;
    %set/v v0x1772cf0_0, 0, 2;
    %end;
    .thread T_35;
    .scope S_0x1741390;
T_36 ;
    %wait E_0x174da80;
    %load/v 8, v0x1772cf0_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %set/v v0x1772cf0_0, 8, 2;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1741390;
T_37 ;
    %wait E_0x174da80;
    %load/v 8, v0x1772cf0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_37.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_37.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_37.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %movi 8, 14, 4;
    %set/v v0x1772c40_0, 8, 4;
    %jmp T_37.4;
T_37.1 ;
    %movi 8, 13, 4;
    %set/v v0x1772c40_0, 8, 4;
    %jmp T_37.4;
T_37.2 ;
    %movi 8, 11, 4;
    %set/v v0x1772c40_0, 8, 4;
    %jmp T_37.4;
T_37.3 ;
    %movi 8, 7, 4;
    %set/v v0x1772c40_0, 8, 4;
    %jmp T_37.4;
T_37.4 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1741390;
T_38 ;
    %wait E_0x174da80;
    %load/v 8, v0x1772cf0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_38.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_38.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_38.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_38.3, 6;
    %jmp T_38.4;
T_38.0 ;
    %load/v 8, v0x1772ba0_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x1772b00_0, 8, 4;
    %jmp T_38.4;
T_38.1 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_38.5, 4;
    %load/x1p 8, v0x1772ba0_0, 4;
    %jmp T_38.6;
T_38.5 ;
    %mov 8, 2, 4;
T_38.6 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1772b00_0, 8, 4;
    %jmp T_38.4;
T_38.2 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_38.7, 4;
    %load/x1p 8, v0x1772ba0_0, 4;
    %jmp T_38.8;
T_38.7 ;
    %mov 8, 2, 4;
T_38.8 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1772b00_0, 8, 4;
    %jmp T_38.4;
T_38.3 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_38.9, 4;
    %load/x1p 8, v0x1772ba0_0, 4;
    %jmp T_38.10;
T_38.9 ;
    %mov 8, 2, 4;
T_38.10 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1772b00_0, 8, 4;
    %jmp T_38.4;
T_38.4 ;
    %load/v 8, v0x1772b00_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_38.11, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_38.12, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_38.13, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_38.14, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_38.15, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_38.16, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_38.17, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_38.18, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_38.19, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_38.20, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_38.21, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_38.22, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_38.23, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_38.24, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_38.25, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_38.26, 6;
    %jmp T_38.27;
T_38.11 ;
    %movi 8, 192, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.12 ;
    %movi 8, 249, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.13 ;
    %movi 8, 164, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.14 ;
    %movi 8, 176, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.15 ;
    %movi 8, 153, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.16 ;
    %movi 8, 146, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.17 ;
    %movi 8, 130, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.18 ;
    %movi 8, 248, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.19 ;
    %movi 8, 128, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.20 ;
    %movi 8, 144, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.21 ;
    %movi 8, 136, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.22 ;
    %movi 8, 131, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.23 ;
    %movi 8, 198, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.24 ;
    %movi 8, 161, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.25 ;
    %movi 8, 134, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.26 ;
    %movi 8, 142, 8;
    %set/v v0x1772d90_0, 8, 8;
    %jmp T_38.27;
T_38.27 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x173c100;
T_39 ;
    %vpi_call 2 15 "$dumpfile", "cpu_project.vcd";
    %vpi_call 2 16 "$dumpvars";
    %set/v v0x1782ec0_0, 0, 32;
T_39.0 ;
    %load/v 8, v0x1782ec0_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_39.1, 5;
    %vpi_call 2 19 "$dumpvars", 1'sb0, &A<v0x177bb70, v0x1782ec0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1782ec0_0, 32;
    %set/v v0x1782ec0_0, 8, 32;
    %jmp T_39.0;
T_39.1 ;
    %movi 8, 6, 16;
    %force/v v0x1782200_0, 8, 16;
    %set/v v0x1782ce0_0, 0, 1;
    %delay 150000000, 0;
    %vpi_call 2 25 "$finish";
    %end;
    .thread T_39;
    .scope S_0x173c100;
T_40 ;
    %delay 20000, 0;
    %load/v 24, v0x1782ce0_0, 1;
    %inv 24, 1;
    %set/v v0x1782ce0_0, 24, 1;
    %jmp T_40;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "project_test.v";
    "..//project.v";
    "..//CPU.v";
    "..//control_unit.v";
    "..//parameters.v";
    "..//datapath.v";
    "../aux//mux2.v";
    "..//register_file.v";
    "..//ALU.v";
    "..//ir_decode.v";
    "..//memory.v";
    "../aux//baud_generator.v";
    "../aux//uart.v";
    "../aux//counter.v";
    "../aux//debouncer.v";
    "../aux//seven_seg.v";
