# ğŸ§  Toy Processor Enhancement (ArM)

This project focuses on the modification and enhancement of a synchronous "toy" processor designed using the **Lustre** programming language. The objective was to extend the processorâ€™s instruction set and improve its control logic, particularly for conditional execution and branching mechanisms.

---

## ğŸ“Œ Architecture Overview

The processor follows a classical **Hardware/Software Co-design** approach, structured into two main parts:

### ğŸ”¹ Operative Part (PO)
The data path handles the storage and manipulation of data. It includes:
* **Registers**: Accumulator (`ACC`), Program Counter (`PC`), and Instruction Registers (`RI1`, `RI2`).
* **ALU (UAL)**: Responsible for arithmetic and logic operations.
* **Status Flags**: Registers for `Z`, `N`, `V`, and `C` to store the results of calculations.
* **Multiplexers**: Used for operand selection and address routing (`SelBusOp`, `SelBusAd`).



### ğŸ”¹ Control Part (PC)
**Finite State Machine (FSM)** responsible for managing the processor's lifecycle:
* **Sequencing**: Controlling the instruction fetch, decode, and execute cycles.
* **Signal Generation**: Producing command signals for the PO based on decoded instructions and status flags.

---

## ğŸ› ï¸ Key Enhancements

### ğŸ”¸ SUB Instruction
Added support for the subtraction instruction:
* **Command**: `SUB [Address]`
* **Operation**: `ACC = ACC - Mem[Address]`
* **Implementation**: Modified the `procPC.lus` automaton and `procPO.lus` data path to utilize the ALU's subtraction capability.

### ğŸ”¸ Flag Memorization
Four flip-flops were integrated to store status flags resulting from `ADD` or `SUB` operations:
* **Flags**: `Z` (Zero), `N` (Negative), `V` (Overflow), and `C` (Carry).
* **Logic**: Flags are updated only during calculation instructions and remain stable during other cycles, such as PC increments.

### ğŸ”¸ Conditional Branching â€“ BHI
Introduced a new conditional branch instruction:
* **Command**: `BHI label` (*Branch if Higher*)
* **Condition**: Branches if `C AND NOT Z` is true.
* **Logic**: This enables strictly greater-than comparisons in unsigned binary arithmetic.

---

## âš™ï¸ Automaton & Control Logic

The Control Part utilizes an **11-state FSM** (States 0 through 10) to manage sequencing:
* **State 0**: Initialization and PC reset.
* **States Iâ€“II**: Instruction fetch from memory and decoding into registers.
* **States IIIâ€“VIII**: Execution of specific operations (LOAD, STORE, ADD, SUB, JUMP, and BHI).



---

## ğŸš€ Testing & Validation

Validation was performed using the **Luciole simulator**The following test program was used to verify arithmetic and branching:

1. `LOAD #3` â†’ Set Accumulator to 3.
2. `STORE [8]` â†’ Save value to memory address 8.
3. `LOAD #5` â†’ Load 5 into Accumulator.
4. `Etiq2: SUB [8]` â†’ Subtract 3 from current Accumulator.
5. `BHI Etiq2` â†’ Loop if result is strictly greater than 0.

Simulation results confirmed correct flag capture (e.g., `FlagC` activation) and accurate branching behavior.

---

## ğŸ“‚ Project Structure

* `procPO.lus`: Implementation of the Operative Part (Registers, Mux, Flags).
* `procPC.lus`: Implementation of the Control Part (FSM and Automaton logic).
* `UALproc.lus`: ALU component defining arithmetic operations).

---

## ğŸ‘¥ Authors

* **Utku GEMICIOGLU**
* **Arhan UNAY**

---

### ğŸ“ Academic Context

Developed as part of the **INFO3 â€“ Architecture MatÃ©rielle (ArM)** course  
Polytech Grenoble â€“ April 2025

