

================================================================
== Vitis HLS Report for 'bicg_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Wed Apr  5 23:56:22 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.601 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      902|      902|  4.510 us|  4.510 us|  902|  902|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |      900|      900|        30|         30|          1|    30|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 30, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 30, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 33 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_load_29_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_29"   --->   Operation 38 'read' 'p_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_load_28_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_28"   --->   Operation 39 'read' 'p_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_load_27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_27"   --->   Operation 40 'read' 'p_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_load_26_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_26"   --->   Operation 41 'read' 'p_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_load_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_25"   --->   Operation 42 'read' 'p_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_load_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_24"   --->   Operation 43 'read' 'p_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_load_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_23"   --->   Operation 44 'read' 'p_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_load_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_22"   --->   Operation 45 'read' 'p_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_load_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_21"   --->   Operation 46 'read' 'p_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_load_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_20"   --->   Operation 47 'read' 'p_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_load_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_19"   --->   Operation 48 'read' 'p_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_load_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_18"   --->   Operation 49 'read' 'p_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_load_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_17"   --->   Operation 50 'read' 'p_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_load_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_16"   --->   Operation 51 'read' 'p_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_load_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_15"   --->   Operation 52 'read' 'p_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_load_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_14"   --->   Operation 53 'read' 'p_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_load_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_13"   --->   Operation 54 'read' 'p_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_load_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_12"   --->   Operation 55 'read' 'p_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_load_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_11"   --->   Operation 56 'read' 'p_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_10"   --->   Operation 57 'read' 'p_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_9"   --->   Operation 58 'read' 'p_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_8"   --->   Operation 59 'read' 'p_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_7"   --->   Operation 60 'read' 'p_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_6"   --->   Operation 61 'read' 'p_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_5"   --->   Operation 62 'read' 'p_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_4"   --->   Operation 63 'read' 'p_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_3"   --->   Operation 64 'read' 'p_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_2"   --->   Operation 65 'read' 'p_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_1"   --->   Operation 66 'read' 'p_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load"   --->   Operation 67 'read' 'p_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_12_2"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9]   --->   Operation 70 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i32 %s, i64 0, i64 29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 71 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr i32 %s, i64 0, i64 28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 72 'getelementptr' 's_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr i32 %s, i64 0, i64 27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 73 'getelementptr' 's_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr i32 %s, i64 0, i64 26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 74 'getelementptr' 's_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%s_addr_4 = getelementptr i32 %s, i64 0, i64 25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 75 'getelementptr' 's_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%s_addr_5 = getelementptr i32 %s, i64 0, i64 24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 76 'getelementptr' 's_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%s_addr_6 = getelementptr i32 %s, i64 0, i64 23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 77 'getelementptr' 's_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%s_addr_7 = getelementptr i32 %s, i64 0, i64 22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 78 'getelementptr' 's_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%s_addr_8 = getelementptr i32 %s, i64 0, i64 21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 79 'getelementptr' 's_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%s_addr_9 = getelementptr i32 %s, i64 0, i64 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 80 'getelementptr' 's_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%s_addr_10 = getelementptr i32 %s, i64 0, i64 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 81 'getelementptr' 's_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%s_addr_11 = getelementptr i32 %s, i64 0, i64 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 82 'getelementptr' 's_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%s_addr_12 = getelementptr i32 %s, i64 0, i64 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 83 'getelementptr' 's_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%s_addr_13 = getelementptr i32 %s, i64 0, i64 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 84 'getelementptr' 's_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%s_addr_14 = getelementptr i32 %s, i64 0, i64 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 85 'getelementptr' 's_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%s_addr_15 = getelementptr i32 %s, i64 0, i64 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 86 'getelementptr' 's_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%s_addr_16 = getelementptr i32 %s, i64 0, i64 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 87 'getelementptr' 's_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%s_addr_17 = getelementptr i32 %s, i64 0, i64 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 88 'getelementptr' 's_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%s_addr_18 = getelementptr i32 %s, i64 0, i64 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 89 'getelementptr' 's_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%s_addr_19 = getelementptr i32 %s, i64 0, i64 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 90 'getelementptr' 's_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%s_addr_20 = getelementptr i32 %s, i64 0, i64 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 91 'getelementptr' 's_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%s_addr_21 = getelementptr i32 %s, i64 0, i64 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 92 'getelementptr' 's_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%s_addr_22 = getelementptr i32 %s, i64 0, i64 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 93 'getelementptr' 's_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%s_addr_23 = getelementptr i32 %s, i64 0, i64 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 94 'getelementptr' 's_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%s_addr_24 = getelementptr i32 %s, i64 0, i64 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 95 'getelementptr' 's_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%s_addr_25 = getelementptr i32 %s, i64 0, i64 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 96 'getelementptr' 's_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%s_addr_26 = getelementptr i32 %s, i64 0, i64 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 97 'getelementptr' 's_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%s_addr_27 = getelementptr i32 %s, i64 0, i64 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 98 'getelementptr' 's_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%s_addr_28 = getelementptr i32 %s, i64 0, i64 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 99 'getelementptr' 's_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%s_addr_29 = getelementptr i32 %s, i64 0, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 100 'getelementptr' 's_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.75ns)   --->   "%icmp_ln9 = icmp_eq  i5 %i_1, i5 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9]   --->   Operation 102 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 103 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln9 = add i5 %i_1, i5 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9]   --->   Operation 104 'add' 'add_ln9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %VITIS_LOOP_12_2.split, void %for.end22.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9]   --->   Operation 105 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9]   --->   Operation 106 'zext' 'i_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 107 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 108 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %tmp_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 109 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.78ns)   --->   "%sub_ln14 = sub i10 %tmp, i10 %zext_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 110 'sub' 'sub_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.78ns)   --->   "%add_ln14_2 = add i10 %sub_ln14, i10 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 111 'add' 'add_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i10 %add_ln14_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 112 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln14_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 113 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.78ns)   --->   "%add_ln14_3 = add i10 %sub_ln14, i10 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 114 'add' 'add_ln14_3' <Predicate = (!icmp_ln9)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i10 %add_ln14_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 115 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln14_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 116 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%q_addr = getelementptr i32 %q, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:11]   --->   Operation 117 'getelementptr' 'q_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (0.67ns)   --->   "%tmp_q = load i5 %q_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:11]   --->   Operation 118 'load' 'tmp_q' <Predicate = (!icmp_ln9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9]   --->   Operation 119 'getelementptr' 'r_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (0.67ns)   --->   "%r_load = load i5 %r_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9]   --->   Operation 120 'load' 'r_load' <Predicate = (!icmp_ln9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 121 [2/2] (0.67ns)   --->   "%s_load = load i5 %s_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 121 'load' 's_load' <Predicate = (!icmp_ln9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 122 [2/2] (0.67ns)   --->   "%s_load_1 = load i5 %s_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 122 'load' 's_load_1' <Predicate = (!icmp_ln9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%A_load_4 = load i10 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 123 'load' 'A_load_4' <Predicate = (!icmp_ln9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%A_load_5 = load i10 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 124 'load' 'A_load_5' <Predicate = (!icmp_ln9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_1 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln9 = store i5 %add_ln9, i5 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9]   --->   Operation 125 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.42>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 480 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 126 [1/1] (0.78ns)   --->   "%add_ln14_10 = add i10 %sub_ln14, i10 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 126 'add' 'add_ln14_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln14_13 = zext i10 %add_ln14_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 127 'zext' 'zext_ln14_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln14_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 128 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln14_11 = add i10 %sub_ln14, i10 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 129 'add' 'add_ln14_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln14_14 = zext i10 %add_ln14_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 130 'zext' 'zext_ln14_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln14_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 131 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/2] (0.67ns)   --->   "%tmp_q = load i5 %q_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:11]   --->   Operation 132 'load' 'tmp_q' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 133 [1/2] (0.67ns)   --->   "%r_load = load i5 %r_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9]   --->   Operation 133 'load' 'r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 134 [1/2] (0.67ns)   --->   "%s_load = load i5 %s_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 134 'load' 's_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 135 [1/2] (0.67ns)   --->   "%s_load_1 = load i5 %s_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 135 'load' 's_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 136 [2/2] (0.67ns)   --->   "%s_load_2 = load i5 %s_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 136 'load' 's_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 137 [2/2] (0.67ns)   --->   "%s_load_3 = load i5 %s_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 137 'load' 's_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%A_load_4 = load i10 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 138 'load' 'A_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%A_load_5 = load i10 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 139 'load' 'A_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 140 [2/2] (1.23ns)   --->   "%A_load_12 = load i10 %A_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 140 'load' 'A_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 141 [2/2] (1.23ns)   --->   "%A_load_13 = load i10 %A_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 141 'load' 'A_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 3 <SV = 2> <Delay = 3.42>
ST_3 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln14_14 = add i10 %sub_ln14, i10 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 142 'add' 'add_ln14_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln14_17 = zext i10 %add_ln14_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 143 'zext' 'zext_ln14_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln14_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 144 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.78ns)   --->   "%add_ln14_15 = add i10 %sub_ln14, i10 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 145 'add' 'add_ln14_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln14_18 = zext i10 %add_ln14_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 146 'zext' 'zext_ln14_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln14_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 147 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/2] (0.67ns)   --->   "%s_load_2 = load i5 %s_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 148 'load' 's_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 149 [1/2] (0.67ns)   --->   "%s_load_3 = load i5 %s_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 149 'load' 's_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 150 [2/2] (0.67ns)   --->   "%s_load_4 = load i5 %s_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 150 'load' 's_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 151 [1/1] (3.42ns)   --->   "%mul_ln15_4 = mul i32 %A_load_4, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 151 'mul' 'mul_ln15_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (3.42ns)   --->   "%mul_ln16_4 = mul i32 %p_load_4_read, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 152 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [2/2] (0.67ns)   --->   "%s_load_5 = load i5 %s_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 153 'load' 's_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 154 [1/1] (3.42ns)   --->   "%mul_ln16_5 = mul i32 %p_load_5_read, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 154 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/2] (1.23ns)   --->   "%A_load_12 = load i10 %A_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 155 'load' 'A_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 156 [1/2] (1.23ns)   --->   "%A_load_13 = load i10 %A_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 156 'load' 'A_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 157 [2/2] (1.23ns)   --->   "%A_load_16 = load i10 %A_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 157 'load' 'A_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 158 [2/2] (1.23ns)   --->   "%A_load_17 = load i10 %A_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 158 'load' 'A_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 159 [1/1] (0.78ns)   --->   "%add_ln14_18 = add i10 %sub_ln14, i10 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 159 'add' 'add_ln14_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln14_21 = zext i10 %add_ln14_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 160 'zext' 'zext_ln14_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 %zext_ln14_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 161 'getelementptr' 'A_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.78ns)   --->   "%add_ln14_19 = add i10 %sub_ln14, i10 21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 162 'add' 'add_ln14_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln14_22 = zext i10 %add_ln14_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 163 'zext' 'zext_ln14_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 %zext_ln14_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 164 'getelementptr' 'A_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/2] (0.67ns)   --->   "%s_load_4 = load i5 %s_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 165 'load' 's_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 166 [1/1] (1.01ns)   --->   "%add_ln15_4 = add i32 %s_load_4, i32 %mul_ln15_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 166 'add' 'add_ln15_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/2] (0.67ns)   --->   "%s_load_5 = load i5 %s_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 167 'load' 's_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 168 [1/1] (3.42ns)   --->   "%mul_ln15_5 = mul i32 %A_load_5, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 168 'mul' 'mul_ln15_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [2/2] (0.67ns)   --->   "%s_load_6 = load i5 %s_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 169 'load' 's_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 170 [2/2] (0.67ns)   --->   "%s_load_7 = load i5 %s_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 170 'load' 's_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 171 [1/1] (3.42ns)   --->   "%mul_ln16_12 = mul i32 %p_load_12_read, i32 %A_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 171 'mul' 'mul_ln16_12' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (3.42ns)   --->   "%mul_ln16_13 = mul i32 %p_load_13_read, i32 %A_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 172 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/2] (1.23ns)   --->   "%A_load_16 = load i10 %A_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 173 'load' 'A_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 174 [1/2] (1.23ns)   --->   "%A_load_17 = load i10 %A_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 174 'load' 'A_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 175 [2/2] (1.23ns)   --->   "%A_load_20 = load i10 %A_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 175 'load' 'A_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 176 [2/2] (1.23ns)   --->   "%A_load_21 = load i10 %A_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 176 'load' 'A_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 177 [1/1] (1.01ns)   --->   "%add_ln16_3 = add i32 %mul_ln16_4, i32 %mul_ln16_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 177 'add' 'add_ln16_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.42>
ST_5 : Operation 178 [1/1] (0.78ns)   --->   "%add_ln14_20 = add i10 %sub_ln14, i10 22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 178 'add' 'add_ln14_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln14_23 = zext i10 %add_ln14_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 179 'zext' 'zext_ln14_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 %zext_ln14_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 180 'getelementptr' 'A_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.78ns)   --->   "%add_ln14_21 = add i10 %sub_ln14, i10 23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 181 'add' 'add_ln14_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln14_24 = zext i10 %add_ln14_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 182 'zext' 'zext_ln14_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 %zext_ln14_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 183 'getelementptr' 'A_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (1.01ns)   --->   "%add_ln15_5 = add i32 %s_load_5, i32 %mul_ln15_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 184 'add' 'add_ln15_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/2] (0.67ns)   --->   "%s_load_6 = load i5 %s_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 185 'load' 's_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 186 [1/2] (0.67ns)   --->   "%s_load_7 = load i5 %s_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 186 'load' 's_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 187 [2/2] (0.67ns)   --->   "%s_load_8 = load i5 %s_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 187 'load' 's_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 188 [2/2] (0.67ns)   --->   "%s_load_9 = load i5 %s_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 188 'load' 's_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 189 [1/1] (3.42ns)   --->   "%mul_ln15_12 = mul i32 %A_load_12, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 189 'mul' 'mul_ln15_12' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (3.42ns)   --->   "%mul_ln16_16 = mul i32 %p_load_16_read, i32 %A_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 190 'mul' 'mul_ln16_16' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (3.42ns)   --->   "%mul_ln16_17 = mul i32 %p_load_17_read, i32 %A_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 191 'mul' 'mul_ln16_17' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/2] (1.23ns)   --->   "%A_load_20 = load i10 %A_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 192 'load' 'A_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 193 [1/2] (1.23ns)   --->   "%A_load_21 = load i10 %A_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 193 'load' 'A_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 194 [2/2] (1.23ns)   --->   "%A_load_22 = load i10 %A_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 194 'load' 'A_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 195 [2/2] (1.23ns)   --->   "%A_load_23 = load i10 %A_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 195 'load' 'A_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 196 [1/1] (1.01ns)   --->   "%add_ln16_10 = add i32 %mul_ln16_12, i32 %mul_ln16_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 196 'add' 'add_ln16_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.42>
ST_6 : Operation 197 [1/1] (0.78ns)   --->   "%add_ln14_22 = add i10 %sub_ln14, i10 24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 197 'add' 'add_ln14_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln14_25 = zext i10 %add_ln14_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 198 'zext' 'zext_ln14_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 %zext_ln14_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 199 'getelementptr' 'A_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.78ns)   --->   "%add_ln14_23 = add i10 %sub_ln14, i10 25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 200 'add' 'add_ln14_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln14_26 = zext i10 %add_ln14_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 201 'zext' 'zext_ln14_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 %zext_ln14_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 202 'getelementptr' 'A_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/2] (0.67ns)   --->   "%s_load_8 = load i5 %s_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 203 'load' 's_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 204 [1/2] (0.67ns)   --->   "%s_load_9 = load i5 %s_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 204 'load' 's_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 205 [2/2] (0.67ns)   --->   "%s_load_10 = load i5 %s_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 205 'load' 's_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 206 [2/2] (0.67ns)   --->   "%s_load_11 = load i5 %s_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 206 'load' 's_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 207 [1/1] (3.42ns)   --->   "%mul_ln15_13 = mul i32 %A_load_13, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 207 'mul' 'mul_ln15_13' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (3.42ns)   --->   "%mul_ln16_20 = mul i32 %p_load_20_read, i32 %A_load_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 208 'mul' 'mul_ln16_20' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (3.42ns)   --->   "%mul_ln16_21 = mul i32 %p_load_21_read, i32 %A_load_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 209 'mul' 'mul_ln16_21' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/2] (1.23ns)   --->   "%A_load_22 = load i10 %A_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 210 'load' 'A_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 211 [1/2] (1.23ns)   --->   "%A_load_23 = load i10 %A_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 211 'load' 'A_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 212 [2/2] (1.23ns)   --->   "%A_load_24 = load i10 %A_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 212 'load' 'A_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 213 [2/2] (1.23ns)   --->   "%A_load_25 = load i10 %A_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 213 'load' 'A_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 214 [1/1] (1.01ns)   --->   "%add_ln16_15 = add i32 %mul_ln16_16, i32 %mul_ln16_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 214 'add' 'add_ln16_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.42>
ST_7 : Operation 215 [1/1] (0.78ns)   --->   "%add_ln14_26 = add i10 %sub_ln14, i10 28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 215 'add' 'add_ln14_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln14_29 = zext i10 %add_ln14_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 216 'zext' 'zext_ln14_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 %zext_ln14_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 217 'getelementptr' 'A_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.78ns)   --->   "%add_ln14_27 = add i10 %sub_ln14, i10 29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 218 'add' 'add_ln14_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln14_30 = zext i10 %add_ln14_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 219 'zext' 'zext_ln14_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 %zext_ln14_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 220 'getelementptr' 'A_addr_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/2] (0.67ns)   --->   "%s_load_10 = load i5 %s_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 221 'load' 's_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 222 [1/2] (0.67ns)   --->   "%s_load_11 = load i5 %s_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 222 'load' 's_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 223 [2/2] (0.67ns)   --->   "%s_load_12 = load i5 %s_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 223 'load' 's_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 224 [2/2] (0.67ns)   --->   "%s_load_13 = load i5 %s_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 224 'load' 's_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 225 [1/1] (3.42ns)   --->   "%mul_ln15_16 = mul i32 %A_load_16, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 225 'mul' 'mul_ln15_16' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (3.42ns)   --->   "%mul_ln16_22 = mul i32 %p_load_22_read, i32 %A_load_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 226 'mul' 'mul_ln16_22' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (3.42ns)   --->   "%mul_ln16_23 = mul i32 %p_load_23_read, i32 %A_load_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 227 'mul' 'mul_ln16_23' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/2] (1.23ns)   --->   "%A_load_24 = load i10 %A_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 228 'load' 'A_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 229 [1/2] (1.23ns)   --->   "%A_load_25 = load i10 %A_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 229 'load' 'A_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 230 [2/2] (1.23ns)   --->   "%A_load_28 = load i10 %A_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 230 'load' 'A_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 231 [2/2] (1.23ns)   --->   "%A_load_29 = load i10 %A_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 231 'load' 'A_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 232 [1/1] (1.01ns)   --->   "%add_ln16_18 = add i32 %mul_ln16_20, i32 %mul_ln16_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 232 'add' 'add_ln16_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.42>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i10 %sub_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 233 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln14_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 234 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln14 = or i10 %sub_ln14, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 235 'or' 'or_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i10 %or_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 236 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln14_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 237 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [2/2] (1.23ns)   --->   "%A_load = load i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 238 'load' 'A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 239 [2/2] (1.23ns)   --->   "%A_load_1 = load i10 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 239 'load' 'A_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 240 [1/2] (0.67ns)   --->   "%s_load_12 = load i5 %s_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 240 'load' 's_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 241 [1/1] (1.01ns)   --->   "%add_ln15_12 = add i32 %s_load_12, i32 %mul_ln15_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 241 'add' 'add_ln15_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/2] (0.67ns)   --->   "%s_load_13 = load i5 %s_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 242 'load' 's_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 243 [1/1] (1.01ns)   --->   "%add_ln15_13 = add i32 %s_load_13, i32 %mul_ln15_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 243 'add' 'add_ln15_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [2/2] (0.67ns)   --->   "%s_load_14 = load i5 %s_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 244 'load' 's_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 245 [2/2] (0.67ns)   --->   "%s_load_15 = load i5 %s_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 245 'load' 's_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 246 [1/1] (3.42ns)   --->   "%mul_ln15_17 = mul i32 %A_load_17, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 246 'mul' 'mul_ln15_17' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (3.42ns)   --->   "%mul_ln16_24 = mul i32 %p_load_24_read, i32 %A_load_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 247 'mul' 'mul_ln16_24' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (3.42ns)   --->   "%mul_ln16_25 = mul i32 %p_load_25_read, i32 %A_load_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 248 'mul' 'mul_ln16_25' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/2] (1.23ns)   --->   "%A_load_28 = load i10 %A_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 249 'load' 'A_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 250 [1/2] (1.23ns)   --->   "%A_load_29 = load i10 %A_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 250 'load' 'A_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 251 [1/1] (1.01ns)   --->   "%add_ln16_21 = add i32 %mul_ln16_22, i32 %mul_ln16_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 251 'add' 'add_ln16_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.42>
ST_9 : Operation 252 [1/1] (0.78ns)   --->   "%add_ln14 = add i10 %sub_ln14, i10 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 252 'add' 'add_ln14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i10 %add_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 253 'zext' 'zext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln14_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 254 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.78ns)   --->   "%add_ln14_1 = add i10 %sub_ln14, i10 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 255 'add' 'add_ln14_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i10 %add_ln14_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 256 'zext' 'zext_ln14_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln14_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 257 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/2] (1.23ns)   --->   "%A_load = load i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 258 'load' 'A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 259 [1/2] (1.23ns)   --->   "%A_load_1 = load i10 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 259 'load' 'A_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 260 [2/2] (1.23ns)   --->   "%A_load_2 = load i10 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 260 'load' 'A_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 261 [2/2] (1.23ns)   --->   "%A_load_3 = load i10 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 261 'load' 'A_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 262 [1/2] (0.67ns)   --->   "%s_load_14 = load i5 %s_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 262 'load' 's_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 263 [1/2] (0.67ns)   --->   "%s_load_15 = load i5 %s_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 263 'load' 's_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 264 [2/2] (0.67ns)   --->   "%s_load_16 = load i5 %s_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 264 'load' 's_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 265 [2/2] (0.67ns)   --->   "%s_load_17 = load i5 %s_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 265 'load' 's_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 266 [1/1] (3.42ns)   --->   "%mul_ln15_20 = mul i32 %A_load_20, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 266 'mul' 'mul_ln15_20' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (3.42ns)   --->   "%mul_ln16_28 = mul i32 %p_load_28_read, i32 %A_load_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 267 'mul' 'mul_ln16_28' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [1/1] (3.42ns)   --->   "%mul_ln16_29 = mul i32 %p_load_29_read, i32 %A_load_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 268 'mul' 'mul_ln16_29' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (1.01ns)   --->   "%add_ln16_22 = add i32 %mul_ln16_24, i32 %mul_ln16_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 269 'add' 'add_ln16_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.42>
ST_10 : Operation 270 [1/1] (0.78ns)   --->   "%add_ln14_4 = add i10 %sub_ln14, i10 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 270 'add' 'add_ln14_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i10 %add_ln14_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 271 'zext' 'zext_ln14_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln14_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 272 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.78ns)   --->   "%add_ln14_5 = add i10 %sub_ln14, i10 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 273 'add' 'add_ln14_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i10 %add_ln14_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 274 'zext' 'zext_ln14_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln14_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 275 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (3.42ns)   --->   "%mul_ln15 = mul i32 %A_load, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 276 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (3.42ns)   --->   "%mul_ln16 = mul i32 %p_load_read, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 277 'mul' 'mul_ln16' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (3.42ns)   --->   "%mul_ln15_1 = mul i32 %A_load_1, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 278 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/2] (1.23ns)   --->   "%A_load_2 = load i10 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 279 'load' 'A_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 280 [1/2] (1.23ns)   --->   "%A_load_3 = load i10 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 280 'load' 'A_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 281 [2/2] (1.23ns)   --->   "%A_load_6 = load i10 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 281 'load' 'A_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 282 [2/2] (1.23ns)   --->   "%A_load_7 = load i10 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 282 'load' 'A_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 283 [1/2] (0.67ns)   --->   "%s_load_16 = load i5 %s_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 283 'load' 's_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 284 [1/1] (1.01ns)   --->   "%add_ln15_16 = add i32 %s_load_16, i32 %mul_ln15_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 284 'add' 'add_ln15_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/2] (0.67ns)   --->   "%s_load_17 = load i5 %s_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 285 'load' 's_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 286 [1/1] (1.01ns)   --->   "%add_ln15_17 = add i32 %s_load_17, i32 %mul_ln15_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 286 'add' 'add_ln15_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [2/2] (0.67ns)   --->   "%s_load_18 = load i5 %s_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 287 'load' 's_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 288 [2/2] (0.67ns)   --->   "%s_load_19 = load i5 %s_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 288 'load' 's_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 289 [1/1] (1.01ns)   --->   "%add_ln16_25 = add i32 %mul_ln16_28, i32 %mul_ln16_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 289 'add' 'add_ln16_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.42>
ST_11 : Operation 290 [1/1] (0.78ns)   --->   "%add_ln14_6 = add i10 %sub_ln14, i10 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 290 'add' 'add_ln14_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i10 %add_ln14_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 291 'zext' 'zext_ln14_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln14_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 292 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.78ns)   --->   "%add_ln14_7 = add i10 %sub_ln14, i10 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 293 'add' 'add_ln14_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i10 %add_ln14_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 294 'zext' 'zext_ln14_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln14_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 295 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (1.01ns)   --->   "%add_ln15 = add i32 %s_load, i32 %mul_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 296 'add' 'add_ln15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (1.01ns)   --->   "%add_ln15_1 = add i32 %s_load_1, i32 %mul_ln15_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 297 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (3.42ns)   --->   "%mul_ln16_1 = mul i32 %p_load_1_read, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 298 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (3.42ns)   --->   "%mul_ln15_2 = mul i32 %A_load_2, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 299 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (3.42ns)   --->   "%mul_ln16_2 = mul i32 %p_load_2_read, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 300 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/2] (1.23ns)   --->   "%A_load_6 = load i10 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 301 'load' 'A_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 302 [1/2] (1.23ns)   --->   "%A_load_7 = load i10 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 302 'load' 'A_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 303 [2/2] (1.23ns)   --->   "%A_load_8 = load i10 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 303 'load' 'A_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 304 [2/2] (1.23ns)   --->   "%A_load_9 = load i10 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 304 'load' 'A_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 305 [1/2] (0.67ns)   --->   "%s_load_18 = load i5 %s_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 305 'load' 's_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 306 [1/2] (0.67ns)   --->   "%s_load_19 = load i5 %s_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 306 'load' 's_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 307 [2/2] (0.67ns)   --->   "%s_load_20 = load i5 %s_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 307 'load' 's_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 308 [2/2] (0.67ns)   --->   "%s_load_21 = load i5 %s_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 308 'load' 's_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 309 [1/1] (0.78ns)   --->   "%add_ln14_8 = add i10 %sub_ln14, i10 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 309 'add' 'add_ln14_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i10 %add_ln14_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 310 'zext' 'zext_ln14_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln14_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 311 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.78ns)   --->   "%add_ln14_9 = add i10 %sub_ln14, i10 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 312 'add' 'add_ln14_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln14_12 = zext i10 %add_ln14_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 313 'zext' 'zext_ln14_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln14_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 314 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (1.01ns)   --->   "%add_ln15_2 = add i32 %s_load_2, i32 %mul_ln15_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 315 'add' 'add_ln15_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (3.42ns)   --->   "%mul_ln15_3 = mul i32 %A_load_3, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 316 'mul' 'mul_ln15_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (3.42ns)   --->   "%mul_ln16_3 = mul i32 %p_load_3_read, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 317 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (3.42ns)   --->   "%mul_ln15_6 = mul i32 %A_load_6, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 318 'mul' 'mul_ln15_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/2] (1.23ns)   --->   "%A_load_8 = load i10 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 319 'load' 'A_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 320 [1/2] (1.23ns)   --->   "%A_load_9 = load i10 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 320 'load' 'A_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 321 [2/2] (1.23ns)   --->   "%A_load_10 = load i10 %A_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 321 'load' 'A_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 322 [2/2] (1.23ns)   --->   "%A_load_11 = load i10 %A_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 322 'load' 'A_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 323 [1/2] (0.67ns)   --->   "%s_load_20 = load i5 %s_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 323 'load' 's_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 324 [1/1] (1.01ns)   --->   "%add_ln15_20 = add i32 %s_load_20, i32 %mul_ln15_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 324 'add' 'add_ln15_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/2] (0.67ns)   --->   "%s_load_21 = load i5 %s_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 325 'load' 's_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 326 [2/2] (0.67ns)   --->   "%s_load_22 = load i5 %s_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 326 'load' 's_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 327 [2/2] (0.67ns)   --->   "%s_load_23 = load i5 %s_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 327 'load' 's_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 328 [1/1] (1.01ns)   --->   "%add_ln16 = add i32 %mul_ln16, i32 %mul_ln16_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 328 'add' 'add_ln16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.42>
ST_13 : Operation 329 [1/1] (0.78ns)   --->   "%add_ln14_12 = add i10 %sub_ln14, i10 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 329 'add' 'add_ln14_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln14_15 = zext i10 %add_ln14_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 330 'zext' 'zext_ln14_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln14_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 331 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.78ns)   --->   "%add_ln14_13 = add i10 %sub_ln14, i10 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 332 'add' 'add_ln14_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln14_16 = zext i10 %add_ln14_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 333 'zext' 'zext_ln14_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln14_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 334 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (1.01ns)   --->   "%add_ln15_3 = add i32 %s_load_3, i32 %mul_ln15_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 335 'add' 'add_ln15_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [1/1] (1.01ns)   --->   "%add_ln15_6 = add i32 %s_load_6, i32 %mul_ln15_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 336 'add' 'add_ln15_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (3.42ns)   --->   "%mul_ln16_6 = mul i32 %p_load_6_read, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 337 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/1] (3.42ns)   --->   "%mul_ln15_7 = mul i32 %A_load_7, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 338 'mul' 'mul_ln15_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [1/1] (3.42ns)   --->   "%mul_ln16_7 = mul i32 %p_load_7_read, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 339 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [1/2] (1.23ns)   --->   "%A_load_10 = load i10 %A_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 340 'load' 'A_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 341 [1/2] (1.23ns)   --->   "%A_load_11 = load i10 %A_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 341 'load' 'A_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 342 [2/2] (1.23ns)   --->   "%A_load_14 = load i10 %A_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 342 'load' 'A_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 343 [2/2] (1.23ns)   --->   "%A_load_15 = load i10 %A_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 343 'load' 'A_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 344 [1/2] (0.67ns)   --->   "%s_load_22 = load i5 %s_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 344 'load' 's_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 345 [1/2] (0.67ns)   --->   "%s_load_23 = load i5 %s_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 345 'load' 's_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 346 [2/2] (0.67ns)   --->   "%s_load_24 = load i5 %s_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 346 'load' 's_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 347 [2/2] (0.67ns)   --->   "%s_load_25 = load i5 %s_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 347 'load' 's_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_1 = add i32 %add_ln16, i32 %tmp_q" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 348 'add' 'add_ln16_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_2 = add i32 %mul_ln16_2, i32 %mul_ln16_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 349 'add' 'add_ln16_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 350 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln16_4 = add i32 %add_ln16_3, i32 %add_ln16_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 350 'add' 'add_ln16_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 351 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln16_5 = add i32 %add_ln16_4, i32 %add_ln16_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 351 'add' 'add_ln16_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.42>
ST_14 : Operation 352 [1/1] (0.78ns)   --->   "%add_ln14_16 = add i10 %sub_ln14, i10 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 352 'add' 'add_ln14_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln14_19 = zext i10 %add_ln14_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 353 'zext' 'zext_ln14_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln14_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 354 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.78ns)   --->   "%add_ln14_17 = add i10 %sub_ln14, i10 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 355 'add' 'add_ln14_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln14_20 = zext i10 %add_ln14_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 356 'zext' 'zext_ln14_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln14_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 357 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (1.01ns)   --->   "%add_ln15_7 = add i32 %s_load_7, i32 %mul_ln15_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 358 'add' 'add_ln15_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 359 [1/1] (3.42ns)   --->   "%mul_ln15_8 = mul i32 %A_load_8, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 359 'mul' 'mul_ln15_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (3.42ns)   --->   "%mul_ln16_8 = mul i32 %p_load_8_read, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 360 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (3.42ns)   --->   "%mul_ln15_9 = mul i32 %A_load_9, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 361 'mul' 'mul_ln15_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/2] (1.23ns)   --->   "%A_load_14 = load i10 %A_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 362 'load' 'A_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 363 [1/2] (1.23ns)   --->   "%A_load_15 = load i10 %A_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 363 'load' 'A_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 364 [2/2] (1.23ns)   --->   "%A_load_18 = load i10 %A_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 364 'load' 'A_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 365 [2/2] (1.23ns)   --->   "%A_load_19 = load i10 %A_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 365 'load' 'A_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 366 [1/2] (0.67ns)   --->   "%s_load_24 = load i5 %s_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 366 'load' 's_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 367 [1/2] (0.67ns)   --->   "%s_load_25 = load i5 %s_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 367 'load' 's_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 368 [2/2] (0.67ns)   --->   "%s_load_26 = load i5 %s_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 368 'load' 's_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 369 [2/2] (0.67ns)   --->   "%s_load_27 = load i5 %s_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 369 'load' 's_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 370 [1/1] (1.01ns)   --->   "%add_ln16_6 = add i32 %mul_ln16_6, i32 %mul_ln16_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 370 'add' 'add_ln16_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.42>
ST_15 : Operation 371 [1/1] (0.78ns)   --->   "%add_ln14_24 = add i10 %sub_ln14, i10 26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 371 'add' 'add_ln14_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln14_27 = zext i10 %add_ln14_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 372 'zext' 'zext_ln14_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 373 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 %zext_ln14_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 373 'getelementptr' 'A_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 374 [1/1] (0.78ns)   --->   "%add_ln14_25 = add i10 %sub_ln14, i10 27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 374 'add' 'add_ln14_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln14_28 = zext i10 %add_ln14_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 375 'zext' 'zext_ln14_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 %zext_ln14_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 376 'getelementptr' 'A_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (1.01ns)   --->   "%add_ln15_8 = add i32 %s_load_8, i32 %mul_ln15_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 377 'add' 'add_ln15_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 378 [1/1] (1.01ns)   --->   "%add_ln15_9 = add i32 %s_load_9, i32 %mul_ln15_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 378 'add' 'add_ln15_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 379 [1/1] (3.42ns)   --->   "%mul_ln16_9 = mul i32 %p_load_9_read, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 379 'mul' 'mul_ln16_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 380 [1/1] (3.42ns)   --->   "%mul_ln15_10 = mul i32 %A_load_10, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 380 'mul' 'mul_ln15_10' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 381 [1/1] (3.42ns)   --->   "%mul_ln16_10 = mul i32 %p_load_10_read, i32 %A_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 381 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 382 [1/2] (1.23ns)   --->   "%A_load_18 = load i10 %A_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 382 'load' 'A_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 383 [1/2] (1.23ns)   --->   "%A_load_19 = load i10 %A_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 383 'load' 'A_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 384 [2/2] (1.23ns)   --->   "%A_load_26 = load i10 %A_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 384 'load' 'A_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 385 [1/2] (0.67ns)   --->   "%s_load_26 = load i5 %s_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 385 'load' 's_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 386 [2/2] (1.23ns)   --->   "%A_load_27 = load i10 %A_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 386 'load' 'A_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 387 [1/2] (0.67ns)   --->   "%s_load_27 = load i5 %s_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 387 'load' 's_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 388 [2/2] (0.67ns)   --->   "%s_load_28 = load i5 %s_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 388 'load' 's_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 389 [2/2] (0.67ns)   --->   "%s_load_29 = load i5 %s_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 389 'load' 's_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 16 <SV = 15> <Delay = 3.42>
ST_16 : Operation 390 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15, i5 %s_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 390 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 391 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_1, i5 %s_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 391 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 392 [1/1] (1.01ns)   --->   "%add_ln15_10 = add i32 %s_load_10, i32 %mul_ln15_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 392 'add' 'add_ln15_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 393 [1/1] (3.42ns)   --->   "%mul_ln15_11 = mul i32 %A_load_11, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 393 'mul' 'mul_ln15_11' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 394 [1/1] (3.42ns)   --->   "%mul_ln16_11 = mul i32 %p_load_11_read, i32 %A_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 394 'mul' 'mul_ln16_11' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 395 [1/1] (3.42ns)   --->   "%mul_ln15_14 = mul i32 %A_load_14, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 395 'mul' 'mul_ln15_14' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 396 [1/2] (1.23ns)   --->   "%A_load_26 = load i10 %A_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 396 'load' 'A_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 397 [1/2] (1.23ns)   --->   "%A_load_27 = load i10 %A_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14]   --->   Operation 397 'load' 'A_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 398 [1/2] (0.67ns)   --->   "%s_load_28 = load i5 %s_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 398 'load' 's_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 399 [1/2] (0.67ns)   --->   "%s_load_29 = load i5 %s_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 399 'load' 's_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 400 [1/1] (1.01ns)   --->   "%add_ln16_7 = add i32 %mul_ln16_8, i32 %mul_ln16_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 400 'add' 'add_ln16_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.42>
ST_17 : Operation 401 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_2, i5 %s_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 401 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_17 : Operation 402 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_3, i5 %s_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 402 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_17 : Operation 403 [1/1] (1.01ns)   --->   "%add_ln15_11 = add i32 %s_load_11, i32 %mul_ln15_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 403 'add' 'add_ln15_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 404 [1/1] (1.01ns)   --->   "%add_ln15_14 = add i32 %s_load_14, i32 %mul_ln15_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 404 'add' 'add_ln15_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 405 [1/1] (3.42ns)   --->   "%mul_ln16_14 = mul i32 %p_load_14_read, i32 %A_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 405 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 406 [1/1] (3.42ns)   --->   "%mul_ln15_15 = mul i32 %A_load_15, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 406 'mul' 'mul_ln15_15' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (3.42ns)   --->   "%mul_ln16_15 = mul i32 %p_load_15_read, i32 %A_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 407 'mul' 'mul_ln16_15' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_8 = add i32 %add_ln16_7, i32 %add_ln16_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 408 'add' 'add_ln16_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_9 = add i32 %mul_ln16_10, i32 %mul_ln16_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 409 'add' 'add_ln16_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 410 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln16_11 = add i32 %add_ln16_10, i32 %add_ln16_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 410 'add' 'add_ln16_11' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 411 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln16_12 = add i32 %add_ln16_11, i32 %add_ln16_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 411 'add' 'add_ln16_12' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.42>
ST_18 : Operation 412 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_4, i5 %s_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 412 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_18 : Operation 413 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_5, i5 %s_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 413 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_18 : Operation 414 [1/1] (1.01ns)   --->   "%add_ln15_15 = add i32 %s_load_15, i32 %mul_ln15_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 414 'add' 'add_ln15_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 415 [1/1] (3.42ns)   --->   "%mul_ln15_18 = mul i32 %A_load_18, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 415 'mul' 'mul_ln15_18' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 416 [1/1] (3.42ns)   --->   "%mul_ln16_18 = mul i32 %p_load_18_read, i32 %A_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 416 'mul' 'mul_ln16_18' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 417 [1/1] (3.42ns)   --->   "%mul_ln15_19 = mul i32 %A_load_19, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 417 'mul' 'mul_ln15_19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_14 = add i32 %mul_ln16_14, i32 %mul_ln16_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 418 'add' 'add_ln16_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 419 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln16_16 = add i32 %add_ln16_15, i32 %add_ln16_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 419 'add' 'add_ln16_16' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.42>
ST_19 : Operation 420 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_6, i5 %s_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 420 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_19 : Operation 421 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_7, i5 %s_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 421 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_19 : Operation 422 [1/1] (1.01ns)   --->   "%add_ln15_18 = add i32 %s_load_18, i32 %mul_ln15_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 422 'add' 'add_ln15_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 423 [1/1] (1.01ns)   --->   "%add_ln15_19 = add i32 %s_load_19, i32 %mul_ln15_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 423 'add' 'add_ln15_19' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 424 [1/1] (3.42ns)   --->   "%mul_ln16_19 = mul i32 %p_load_19_read, i32 %A_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 424 'mul' 'mul_ln16_19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 425 [1/1] (3.42ns)   --->   "%mul_ln15_21 = mul i32 %A_load_21, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 425 'mul' 'mul_ln15_21' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 426 [1/1] (3.42ns)   --->   "%mul_ln15_22 = mul i32 %A_load_22, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 426 'mul' 'mul_ln15_22' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.42>
ST_20 : Operation 427 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_8, i5 %s_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 427 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_20 : Operation 428 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_9, i5 %s_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 428 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_20 : Operation 429 [1/1] (1.01ns)   --->   "%add_ln15_21 = add i32 %s_load_21, i32 %mul_ln15_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 429 'add' 'add_ln15_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 430 [1/1] (1.01ns)   --->   "%add_ln15_22 = add i32 %s_load_22, i32 %mul_ln15_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 430 'add' 'add_ln15_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 431 [1/1] (3.42ns)   --->   "%mul_ln15_23 = mul i32 %A_load_23, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 431 'mul' 'mul_ln15_23' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 432 [1/1] (3.42ns)   --->   "%mul_ln15_24 = mul i32 %A_load_24, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 432 'mul' 'mul_ln15_24' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 433 [1/1] (3.42ns)   --->   "%mul_ln15_25 = mul i32 %A_load_25, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 433 'mul' 'mul_ln15_25' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_17 = add i32 %mul_ln16_18, i32 %mul_ln16_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 434 'add' 'add_ln16_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 435 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln16_19 = add i32 %add_ln16_18, i32 %add_ln16_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 435 'add' 'add_ln16_19' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.42>
ST_21 : Operation 436 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_10, i5 %s_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 436 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_21 : Operation 437 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_11, i5 %s_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 437 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_21 : Operation 438 [1/1] (1.01ns)   --->   "%add_ln15_23 = add i32 %s_load_23, i32 %mul_ln15_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 438 'add' 'add_ln15_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 439 [1/1] (1.01ns)   --->   "%add_ln15_24 = add i32 %s_load_24, i32 %mul_ln15_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 439 'add' 'add_ln15_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 440 [1/1] (1.01ns)   --->   "%add_ln15_25 = add i32 %s_load_25, i32 %mul_ln15_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 440 'add' 'add_ln15_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 441 [1/1] (3.42ns)   --->   "%mul_ln15_26 = mul i32 %A_load_26, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 441 'mul' 'mul_ln15_26' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 442 [1/1] (3.42ns)   --->   "%mul_ln16_26 = mul i32 %p_load_26_read, i32 %A_load_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 442 'mul' 'mul_ln16_26' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 443 [1/1] (3.42ns)   --->   "%mul_ln15_27 = mul i32 %A_load_27, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 443 'mul' 'mul_ln15_27' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.42>
ST_22 : Operation 444 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_12, i5 %s_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 444 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_22 : Operation 445 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_13, i5 %s_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 445 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_22 : Operation 446 [1/1] (1.01ns)   --->   "%add_ln15_26 = add i32 %s_load_26, i32 %mul_ln15_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 446 'add' 'add_ln15_26' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 447 [1/1] (1.01ns)   --->   "%add_ln15_27 = add i32 %s_load_27, i32 %mul_ln15_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 447 'add' 'add_ln15_27' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 448 [1/1] (3.42ns)   --->   "%mul_ln16_27 = mul i32 %p_load_27_read, i32 %A_load_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 448 'mul' 'mul_ln16_27' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 449 [1/1] (3.42ns)   --->   "%mul_ln15_28 = mul i32 %A_load_28, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 449 'mul' 'mul_ln15_28' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 450 [1/1] (3.42ns)   --->   "%mul_ln15_29 = mul i32 %A_load_29, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 450 'mul' 'mul_ln15_29' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.60>
ST_23 : Operation 451 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_14, i5 %s_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 451 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_23 : Operation 452 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_15, i5 %s_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 452 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_23 : Operation 453 [1/1] (1.01ns)   --->   "%add_ln15_28 = add i32 %s_load_28, i32 %mul_ln15_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 453 'add' 'add_ln15_28' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 454 [1/1] (1.01ns)   --->   "%add_ln15_29 = add i32 %s_load_29, i32 %mul_ln15_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 454 'add' 'add_ln15_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_13 = add i32 %add_ln16_12, i32 %add_ln16_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 455 'add' 'add_ln16_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_20 = add i32 %add_ln16_19, i32 %add_ln16_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 456 'add' 'add_ln16_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_23 = add i32 %add_ln16_22, i32 %add_ln16_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 457 'add' 'add_ln16_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_24 = add i32 %mul_ln16_26, i32 %mul_ln16_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 458 'add' 'add_ln16_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 459 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln16_26 = add i32 %add_ln16_25, i32 %add_ln16_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 459 'add' 'add_ln16_26' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 460 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln16_27 = add i32 %add_ln16_26, i32 %add_ln16_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 460 'add' 'add_ln16_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 461 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln16_28 = add i32 %add_ln16_27, i32 %add_ln16_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 461 'add' 'add_ln16_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 462 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln16_29 = add i32 %add_ln16_28, i32 %add_ln16_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16]   --->   Operation 462 'add' 'add_ln16_29' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 463 [1/1] (0.67ns)   --->   "%store_ln18 = store i32 %add_ln16_29, i5 %q_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:18]   --->   Operation 463 'store' 'store_ln18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 24 <SV = 23> <Delay = 0.67>
ST_24 : Operation 464 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_16, i5 %s_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 464 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_24 : Operation 465 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_17, i5 %s_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 465 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 25 <SV = 24> <Delay = 0.67>
ST_25 : Operation 466 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_18, i5 %s_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 466 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_25 : Operation 467 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_19, i5 %s_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 467 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 26 <SV = 25> <Delay = 0.67>
ST_26 : Operation 468 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_20, i5 %s_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 468 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_26 : Operation 469 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_21, i5 %s_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 469 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 27 <SV = 26> <Delay = 0.67>
ST_27 : Operation 470 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_22, i5 %s_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 470 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_27 : Operation 471 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_23, i5 %s_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 471 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 28 <SV = 27> <Delay = 0.67>
ST_28 : Operation 472 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_24, i5 %s_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 472 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_28 : Operation 473 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_25, i5 %s_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 473 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 29 <SV = 28> <Delay = 0.67>
ST_29 : Operation 474 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_26, i5 %s_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 474 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_29 : Operation 475 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_27, i5 %s_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 475 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 30 <SV = 29> <Delay = 0.67>
ST_30 : Operation 476 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:5]   --->   Operation 476 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 477 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_28, i5 %s_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 477 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_30 : Operation 478 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15_29, i5 %s_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15]   --->   Operation 478 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_30 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln9 = br void %VITIS_LOOP_12_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9]   --->   Operation 479 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.81ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9) on local variable 'i' [73]  (0 ns)
	'sub' operation ('sub_ln14', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14) [114]  (0.787 ns)
	'add' operation ('add_ln14_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14) [126]  (0.787 ns)
	'getelementptr' operation ('A_addr_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14) [128]  (0 ns)
	'load' operation ('A_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14) on array 'A' [233]  (1.24 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'add' operation ('add_ln14_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14) [150]  (0.787 ns)
	'getelementptr' operation ('A_addr_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14) [152]  (0 ns)
	'load' operation ('A_load_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14) on array 'A' [281]  (1.24 ns)

 <State 3>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [235]  (3.42 ns)

 <State 4>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [241]  (3.42 ns)

 <State 5>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [283]  (3.42 ns)

 <State 6>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_13', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [289]  (3.42 ns)

 <State 7>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_16', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [307]  (3.42 ns)

 <State 8>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_17', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [313]  (3.42 ns)

 <State 9>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_20', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [331]  (3.42 ns)

 <State 10>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [211]  (3.42 ns)

 <State 11>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16) [220]  (3.42 ns)

 <State 12>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [229]  (3.42 ns)

 <State 13>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16) [250]  (3.42 ns)

 <State 14>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [259]  (3.42 ns)

 <State 15>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_9', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16) [268]  (3.42 ns)

 <State 16>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_11', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [277]  (3.42 ns)

 <State 17>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16) [298]  (3.42 ns)

 <State 18>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [319]  (3.42 ns)

 <State 19>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_19', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16) [328]  (3.42 ns)

 <State 20>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_23', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [349]  (3.42 ns)

 <State 21>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln15_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) [367]  (3.42 ns)

 <State 22>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_27', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16) [376]  (3.42 ns)

 <State 23>: 3.6ns
The critical path consists of the following:
	'add' operation ('add_ln16_24', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16) [413]  (0 ns)
	'add' operation ('add_ln16_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16) [415]  (0.731 ns)
	'add' operation ('add_ln16_27', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16) [416]  (0.731 ns)
	'add' operation ('add_ln16_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16) [417]  (0.731 ns)
	'add' operation ('add_ln16_29', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16) [418]  (0.731 ns)
	'store' operation ('store_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:18) of variable 'add_ln16_29', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16 on array 'q' [419]  (0.677 ns)

 <State 24>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) of variable 'add_ln15_16', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15 on array 's' [309]  (0.677 ns)

 <State 25>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) of variable 'add_ln15_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15 on array 's' [321]  (0.677 ns)

 <State 26>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) of variable 'add_ln15_20', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15 on array 's' [333]  (0.677 ns)

 <State 27>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) of variable 'add_ln15_22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15 on array 's' [345]  (0.677 ns)

 <State 28>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) of variable 'add_ln15_24', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15 on array 's' [357]  (0.677 ns)

 <State 29>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) of variable 'add_ln15_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15 on array 's' [369]  (0.677 ns)

 <State 30>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) of variable 'add_ln15_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15 on array 's' [381]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
