// Seed: 2964951908
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd15,
    parameter id_4 = 32'd13
) (
    output supply1 id_0,
    input tri0 id_1,
    output wand id_2,
    input tri1 _id_3,
    input supply1 _id_4,
    output tri id_5
);
  logic [id_4 : id_3  ==?  1] id_7 = -1 - id_1;
  wire id_8;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
