digraph "CFG for '_Z13integrateBinsiiiPiiS_' function" {
	label="CFG for '_Z13integrateBinsiiiPiiS_' function";

	Node0x5a293c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%6:\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 2, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = mul i32 %12, %11\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add nsw i32 %13, %14\l  %17 = icmp slt i32 %16, %0\l  %18 = icmp sle i32 %15, %2\l  %19 = select i1 %17, i1 %18, i1 false\l  %20 = icmp sgt i32 %1, 0\l  %21 = select i1 %19, i1 %20, i1 false\l  br i1 %21, label %22, label %51\l|{<s0>T|<s1>F}}"];
	Node0x5a293c0:s0 -> Node0x5a2bdd0;
	Node0x5a293c0:s1 -> Node0x5a2be60;
	Node0x5a2bdd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%22:\l22:                                               \l  %23 = mul nsw i32 %16, %4\l  %24 = sext i32 %23 to i64\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %24\l  %26 = zext i32 %15 to i64\l  %27 = getelementptr inbounds i32, i32 addrspace(1)* %25, i64 %26\l  %28 = sext i32 %16 to i64\l  %29 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %28\l  %30 = icmp eq i32 %15, 0\l  %31 = getelementptr inbounds [16 x i32], [16 x i32] addrspace(3)*\l... @_ZZ13integrateBinsiiiPiiS_E6pixels, i32 0, i32 %14\l  %32 = sext i32 %0 to i64\l  %33 = mul nsw i32 %4, %0\l  %34 = sext i32 %33 to i64\l  br label %35\l}"];
	Node0x5a2bdd0 -> Node0x5a2c440;
	Node0x5a2c440 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  %36 = phi i32 [ 0, %22 ], [ %49, %42 ]\l  %37 = phi i32 [ 0, %22 ], [ %46, %42 ]\l  %38 = phi i32 addrspace(1)* [ %27, %22 ], [ %48, %42 ]\l  %39 = phi i32 addrspace(1)* [ %29, %22 ], [ %47, %42 ]\l  br i1 %30, label %40, label %42\l|{<s0>T|<s1>F}}"];
	Node0x5a2c440:s0 -> Node0x5a2cce0;
	Node0x5a2c440:s1 -> Node0x5a2c840;
	Node0x5a2cce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%40:\l40:                                               \l  %41 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !7\l  store i32 %41, i32 addrspace(3)* %31, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x5a2cce0 -> Node0x5a2c840;
	Node0x5a2c840 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %43 = load i32, i32 addrspace(3)* %31, align 4, !tbaa !7\l  %44 = icmp eq i32 %43, %15\l  %45 = zext i1 %44 to i32\l  %46 = add nuw nsw i32 %37, %45\l  store i32 %46, i32 addrspace(1)* %38, align 4, !tbaa !7\l  %47 = getelementptr inbounds i32, i32 addrspace(1)* %39, i64 %32\l  %48 = getelementptr inbounds i32, i32 addrspace(1)* %38, i64 %34\l  %49 = add nuw nsw i32 %36, 1\l  %50 = icmp eq i32 %49, %1\l  br i1 %50, label %51, label %35, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5a2c840:s0 -> Node0x5a2be60;
	Node0x5a2c840:s1 -> Node0x5a2c440;
	Node0x5a2be60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%51:\l51:                                               \l  ret void\l}"];
}
