
Spectre (R) Circuit Simulator
Version 23.1.0.063 64bit -- 10 Jun 2023
Copyright (C) 1989-2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: avantis1   Host: hpc3-19-04   HostID: F00A8C3A   PID: 3424301
Memory  available: 513.6812 GB  physical: 540.3690 GB
Linux   : Rocky Linux release 8.8 (Green Obsidian)
CPU Type: AMD EPYC 7601 32-Core Processor
        Socket: Processors [Frequency]
        0:       0 [2673.1],  1 [2674.1],  2 [2667.3],  3 [2686.0],  4 [2627.6]
                 5 [2672.0],  6 [2672.8],  7 [2676.9]
        1:       8 [2663.0],  9 [2658.4], 10 [2653.8], 11 [2617.6], 12 [2630.2]
                13 [2622.4], 14 [2608.3], 15 [2649.9]
        2:      16 [2694.4], 17 [2694.2], 18 [2694.2], 19 [2694.5], 20 [2650.3]
                21 [2200.0], 22 [2200.0], 23 [2200.0]
        3:      24 [2200.0], 25 [2200.0], 26 [2692.9], 27 [2693.8], 28 [2684.5]
                29 [2689.9], 30 [2689.4], 31 [2686.3]
        4:      32 [2626.6], 33 [2658.9], 34 [2665.8], 35 [2617.4], 36 [2611.6]
                37 [2647.3], 38 [2651.7], 39 [2647.2]
        5:      40 [2610.6], 41 [2679.2], 42 [2655.5], 43 [2662.8], 44 [2664.3]
                45 [2663.2], 46 [2618.4], 47 [2663.7]
        6:      48 [2693.7], 49 [2694.3], 50 [2693.6], 51 [2694.1], 52 [2200.0]
                53 [2200.0], 54 [2689.8], 55 [2691.2]
        7:      56 [2691.7], 57 [2691.2], 58 [2694.4], 59 [2692.1], 60 [2690.8]
                61 [2693.0], 62 [2200.0], 63 [2200.0]
        
System load averages (1min, 5min, 15min) : 83.9 %, 84.1 %, 83.6 %
HPC is enabled
Affinity is set by user to processors: 20 21 22 23 24 25 

Simulating `input.scs' on hpc3-19-04 at 3:44:01 PM, Sun Apr 21, 2024 (process id: 3424301).
Current working directory: /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage/maestro_Spectre_Liberal/results/maestro/ExplorerRun.0/1/CAPSTONE_AVI_TB_INV_101_stage_RO_1/netlist
Command line:
    /data/opt/apps/cadence/SPECTRE231/tools.lnx86/bin/spectre -64  \
        input.scs +escchars +log ../psf/spectre.out -format psfxl -raw  \
        ../psf ++aps -mt +lqtimeout 900 -maxw 5 -maxn 5 -env ade  \
        +adespetkn=0001089D13A302B663E41FB550AF0DF415A679A322D5069144BF588C12F604E07EF416DC01A319B562BB63D362CF248645A37DF3468C1D9F7ECA71D169D54F9271D579D15D9175FF34986CD60ABF07E240F137D349A54DFE19A915BE4BAD17B258F7629843A543E640A279D136C874D334981FF48E49E26252BD0000368F  \
        +dcopt -ahdllibdir  \
        /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage/maestro_Spectre_Liberal/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB  \
        +logstatus

Simulation Id: PU78NpJRiLJlMMEM
Licensing Information:
[15:44:01.013177] Configured Lic search path (22.01-s002): 5280@license.eecs.uci.edu

Licensing Information:
[15:44:01.112787] Periodic Lic check successful

Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage/maestro_Spectre_Liberal/results/maestro/ExplorerRun.0/1/CAPSTONE_AVI_TB_INV_101_stage_RO_1/netlist/input.scs
Reading file:  /data/opt/apps/cadence/SPECTRE231/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /data/homezvol2/avantis1/16nm.sp
Time for NDB Parsing: CPU = 80.527 ms, elapsed = 169.156 ms.
Time accumulated: CPU = 162.774 ms, elapsed = 169.159 ms.
Peak resident memory used = 158 Mbytes.

Time for Elaboration: CPU = 17.42 ms, elapsed = 17.7159 ms.
Time accumulated: CPU = 180.285 ms, elapsed = 186.964 ms.
Peak resident memory used = 165 Mbytes.


Notice from spectre during hierarchy flattening.
    The value 'psf' specified for the 'checklimitdest' option will no longer be supported in future releases. Use 'spectre -h' to see other recommended values for the 'checklimitdest' option.


Time for EDB Visiting: CPU = 3.973 ms, elapsed = 3.99303 ms.
Time accumulated: CPU = 184.366 ms, elapsed = 191.064 ms.
Peak resident memory used = 168 Mbytes.


Notice from spectre during initial setup.
    Multithreading is disabled due to the size of the design being too small.


Global user options:
         psfversion = 1.4.0
            vabstol = 1e-06
            iabstol = 1e-12
               temp = 27
           homotopy = 5
               gmin = 1e-12
             rforce = 0.1
           maxnotes = 5
           maxwarns = 5
             digits = 5
               cols = 80
     dc_pivot_check = yes
             pivrel = 0.001
           sensfile = ../psf/sens.output
     checklimitdest = psf
               save = allpub
             reltol = 0.001
               tnom = 27
             scalem = 1
              scale = 1

Scoped user options:

Circuit inventory:
              nodes 103
              bsim4 202   
            vsource 2     

Analysis and control statement inventory:
                 dc 1     
               info 8     
               tran 1     

Output statements:
             .probe 0     
           .measure 0     
               save 0     


Notice from spectre during initial setup.
    1 vsources are shorted because their absolute value is less than or equal to 'vabsshort'.
    Fast APS enabled.

Time for parsing: CPU = 6.551 ms, elapsed = 7.36189 ms.
Time accumulated: CPU = 190.989 ms, elapsed = 198.498 ms.
Peak resident memory used = 171 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
   -   (Fast APS) Multi-threading. The recommended number of threads is 1, consider adding +mt=1 on command line.
~~~~~~~~~~~~~~~~~~~~~~

******************
DC Analysis `dcOp'
******************

Opening the PSF file ../psf/dcOp.dc ...
Important parameter values:
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    gmindc = 1 pS
    rabsshort = 1 mOhm

Maximum value achieved for any signal of each quantity: 
V: V(VDD) = 700 mV
I: I(V1:p) = 177.9 uA
Convergence achieved in 5 iterations.
DC simulation time: CPU = 10.62 ms, elapsed = 11.292 ms.
Total time required for dc analysis `dcOp': CPU = 10.661 ms, elapsed = 11.3299 ms, util. = 94.1%.
Time accumulated: CPU = 208.389 ms, elapsed = 216.782 ms.
Peak resident memory used = 174 Mbytes.

dcOpInfo: writing operating point information to rawfile.

Opening the PSF file ../psf/dcOpInfo.info ...

***********************************************
Transient Analysis `tran': time = (0 s -> 1 us)
***********************************************

Notice from spectre during IC analysis, during transient analysis `tran'.
    There are 1 IC nodes defined.

Trying Fast DC 0 for initial conditions.

Notice from spectre during IC analysis, during transient analysis `tran'.
    Initial condition computed for node Vout101 is in error by 3.38683 uV.
        Decrease `rforce' to reduce error in computed initial conditions.  However, setting rforce too small may result in convergence difficulties or in the matrix becoming singular.

DC simulation time: CPU = 40.68 ms, elapsed = 40.884 ms.

Notice from spectre during transient analysis `tran'.
    Output compression for transient analysis is enabled.


Opening the PSFXL file ../psf/tran.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 1 us
    step = 1 ns
    maxstep = 20 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 10e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = liberal
    method = trapgear2
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm
    compression = wildcardonly


Notice from spectre during transient analysis `tran'.
    Multithreading is disabled due to the size of the design being too small.


Output and IC/nodeset summary:
                 save   1       (current)
                 save   102     (voltage)
                 ic     1       
                 save   2       (unitless)

    tran: time = 25 ns        (2.5 %), step = 3.287 ps     (329 u%)
    tran: time = 74.26 ns    (7.43 %), step = 3.952 ps     (395 u%)
    tran: time = 75 ns        (7.5 %), step = 3.355 ps     (336 u%)
    tran: time = 124.1 ns    (12.4 %), step = 3.989 ps     (399 u%)
    tran: time = 125 ns      (12.5 %), step = 3.323 ps     (332 u%)
    tran: time = 174.3 ns    (17.4 %), step = 3.522 ps     (352 u%)
    tran: time = 175 ns      (17.5 %), step = 3.319 ps     (332 u%)
    tran: time = 224.5 ns    (22.4 %), step = 3.355 ps     (336 u%)
    tran: time = 225 ns      (22.5 %), step = 3.944 ps     (394 u%)
    tran: time = 274.4 ns    (27.4 %), step = 3.393 ps     (339 u%)
    tran: time = 275 ns      (27.5 %), step = 4.031 ps     (403 u%)
    tran: time = 324.4 ns    (32.4 %), step = 3.288 ps     (329 u%)
    tran: time = 325 ns      (32.5 %), step = 3.942 ps     (394 u%)
    tran: time = 374.6 ns    (37.5 %), step = 3.857 ps     (386 u%)
    tran: time = 375 ns      (37.5 %), step = 3.941 ps     (394 u%)
    tran: time = 424.4 ns    (42.4 %), step = 3.248 ps     (325 u%)
    tran: time = 425 ns      (42.5 %), step = 3.978 ps     (398 u%)
    tran: time = 474.3 ns    (47.4 %), step = 3.176 ps     (318 u%)
    tran: time = 475 ns      (47.5 %), step = 3.981 ps     (398 u%)
    tran: time = 524.5 ns    (52.5 %), step = 3.327 ps     (333 u%)
    tran: time = 525 ns      (52.5 %), step = 3.872 ps     (387 u%)
    tran: time = 574.4 ns    (57.4 %), step = 3.161 ps     (316 u%)
    tran: time = 575 ns      (57.5 %), step = 3.302 ps     (330 u%)
    tran: time = 624.2 ns    (62.4 %), step = 3.287 ps     (329 u%)
    tran: time = 625 ns      (62.5 %), step = 3.352 ps     (335 u%)
    tran: time = 674.3 ns    (67.4 %), step = 3.63 ps      (363 u%)
    tran: time = 675 ns      (67.5 %), step = 3.327 ps     (333 u%)
    tran: time = 724.5 ns    (72.4 %), step = 3.708 ps     (371 u%)
    tran: time = 725 ns      (72.5 %), step = 3.319 ps     (332 u%)
    tran: time = 773.9 ns    (77.4 %), step = 3.074 ps     (307 u%)
    tran: time = 775 ns      (77.5 %), step = 3.393 ps     (339 u%)
    tran: time = 824.2 ns    (82.4 %), step = 3.522 ps     (352 u%)
    tran: time = 825 ns      (82.5 %), step = 4.035 ps     (404 u%)
    tran: time = 874.5 ns    (87.5 %), step = 3.686 ps     (369 u%)
    tran: time = 875 ns      (87.5 %), step = 3.935 ps     (394 u%)
    tran: time = 924.4 ns    (92.4 %), step = 3.738 ps     (374 u%)
    tran: time = 925 ns      (92.5 %), step = 3.951 ps     (395 u%)
    tran: time = 974.3 ns    (97.4 %), step = 3.63 ps      (363 u%)
    tran: time = 975 ns      (97.5 %), step = 3.959 ps     (396 u%)
Number of accepted tran steps =             283369

Maximum value achieved for any signal of each quantity: 
V: V(I52.Vout11) = 728.7 mV
I: I(V1:p) = 35.39 uA
If your circuit contains signals of the same quantity that are vastly different in size (such as high voltage circuitry combined with low voltage control circuitry), you should consider specifying global option `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (99.9 %)      1 (99.9 %)      2 (99.9 %)      3 (99.9 %)
         4 (99.9 %)      5 (99.9 %)      6 (99.9 %)      7 (99.9 %)
         8 (99.9 %)      9 (99.9 %)     10 (99.9 %)     11 (99.9 %)
        12 (99.9 %)     13 (99.9 %)     14 (99.9 %)     15 (99.9 %)
        16 (99.9 %)     17 (99.9 %)     18 (99.9 %)     19 (99.9 %)
        20 (73.7 %)     21 (2.5 %)      22 (20.1 %)     23 (1.7 %)
        24 (8.0 %)      25 (1.4 %)      26 (80.7 %)     27 (100.0 %)
        28 (92.6 %)     29 (95.4 %)     30 (88.3 %)     31 (88.4 %)
        32 (99.9 %)     33 (99.9 %)     34 (99.9 %)     35 (99.9 %)
        36 (99.9 %)     37 (99.9 %)     38 (99.9 %)     39 (99.9 %)
        40 (99.9 %)     41 (99.9 %)     42 (99.9 %)     43 (99.9 %)
        44 (99.9 %)     45 (99.9 %)     46 (99.9 %)     47 (99.9 %)
        48 (99.9 %)     49 (99.9 %)     50 (99.9 %)     51 (99.9 %)
        54 (88.6 %)     55 (88.4 %)     56 (98.1 %)     57 (90.1 %)
        58 (91.5 %)     59 (91.4 %)     60 (94.8 %)     61 (96.3 %)
        Total: 5390.4%
Initial condition solution time: CPU = 40.708 ms, elapsed = 40.9119 ms.
Intrinsic tran analysis time:    CPU = 202.918 s, elapsed = 204.034 s.
Total time required for tran analysis `tran': CPU = 202.961 s (3m  23.0s), elapsed = 204.078 s (3m  24.1s), util. = 99.5%.
Time accumulated: CPU = 203.355 s (3m  23.4s), elapsed = 204.485 s (3m  24.5s).
Peak resident memory used = 251 Mbytes.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[15:47:26.029289] Cdslmd servers:5280@license.eecs.uci.edu
[15:47:26.029321] Feature usage summary:
[15:47:26.029328] Virtuoso_Multi_mode_Simulation


Aggregate audit (3:47:26 PM, Sun Apr 21, 2024):
Time used: CPU = 203 s (3m  23.4s), elapsed = 205 s (3m  24.5s), util. = 99.4%.
Time spent in licensing: elapsed = 22.5 ms.
Peak memory used = 251 Mbytes.
Simulation started at: 3:44:01 PM, Sun Apr 21, 2024, ended at: 3:47:26 PM, Sun Apr 21, 2024, with elapsed time (wall clock): 205 s (3m  24.5s).
spectre completes with 0 errors, 0 warnings, and 9 notices.


********* LOG ENDS **************
**                             **
