# CSC3050 project-3:
- 1. Implement a RV32I 5 stage pipeline CPU via C++
- 2. Implement a 3-stage cache for this CPU 
