// Seed: 1261325003
module module_0;
  assign id_1 = 1;
  wire id_2;
  assign id_1 = id_1 & (1'b0) & 1 & 1 & 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13#(1, id_14),
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_25;
  assign id_2 = 1 >>> 1;
  assign id_6 = id_15 == 1 & 1 << 1 && id_19;
  assign id_3 = 1'b0;
  id_26(
      .id_0(1), .id_1(id_18), .id_2(1 == 1), .id_3(id_5), .id_4(id_23 - id_9 + id_7), .id_5(id_4)
  ); module_0();
  assign id_15 = 1;
endmodule
