[11:20:41.869] <TB3>     INFO: *** Welcome to pxar ***
[11:20:41.869] <TB3>     INFO: *** Today: 2016/06/13
[11:20:41.876] <TB3>     INFO: *** Version: b2a7-dirty
[11:20:41.876] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C15.dat
[11:20:41.877] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:20:41.877] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//defaultMaskFile.dat
[11:20:41.877] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters_C15.dat
[11:20:41.955] <TB3>     INFO:         clk: 4
[11:20:41.955] <TB3>     INFO:         ctr: 4
[11:20:41.955] <TB3>     INFO:         sda: 19
[11:20:41.955] <TB3>     INFO:         tin: 9
[11:20:41.955] <TB3>     INFO:         level: 15
[11:20:41.955] <TB3>     INFO:         triggerdelay: 0
[11:20:41.955] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:20:41.955] <TB3>     INFO: Log level: DEBUG
[11:20:41.967] <TB3>     INFO: Found DTB DTB_WRE7QJ
[11:20:41.977] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[11:20:41.980] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[11:20:41.982] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[11:20:43.547] <TB3>     INFO: DUT info: 
[11:20:43.547] <TB3>     INFO: The DUT currently contains the following objects:
[11:20:43.547] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:20:43.547] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[11:20:43.547] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[11:20:43.547] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:20:43.547] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.547] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:43.548] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:20:43.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:20:43.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:20:43.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:20:43.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:20:43.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:20:43.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:20:43.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:20:43.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:20:43.558] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28495872
[11:20:43.558] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x17c6f20
[11:20:43.558] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x173d770
[11:20:43.558] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7ec9d94010
[11:20:43.558] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f7ecffff510
[11:20:43.558] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28561408 fPxarMemory = 0x7f7ec9d94010
[11:20:43.559] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365.8mA
[11:20:43.560] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[11:20:43.560] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.8 C
[11:20:43.560] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:20:43.961] <TB3>     INFO: enter 'restricted' command line mode
[11:20:43.961] <TB3>     INFO: enter test to run
[11:20:43.961] <TB3>     INFO:   test: FPIXTest no parameter change
[11:20:43.961] <TB3>     INFO:   running: fpixtest
[11:20:43.961] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:20:43.965] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:20:43.965] <TB3>     INFO: ######################################################################
[11:20:43.965] <TB3>     INFO: PixTestFPIXTest::doTest()
[11:20:43.965] <TB3>     INFO: ######################################################################
[11:20:43.969] <TB3>     INFO: ######################################################################
[11:20:43.969] <TB3>     INFO: PixTestPretest::doTest()
[11:20:43.969] <TB3>     INFO: ######################################################################
[11:20:43.972] <TB3>     INFO:    ----------------------------------------------------------------------
[11:20:43.972] <TB3>     INFO:    PixTestPretest::programROC() 
[11:20:43.972] <TB3>     INFO:    ----------------------------------------------------------------------
[11:21:01.988] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:21:01.988] <TB3>     INFO: IA differences per ROC:  19.3 19.3 16.9 16.1 17.7 14.5 19.3 18.5 20.1 18.5 16.9 18.5 16.1 18.5 17.7 19.3
[11:21:02.053] <TB3>     INFO:    ----------------------------------------------------------------------
[11:21:02.053] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:21:02.053] <TB3>     INFO:    ----------------------------------------------------------------------
[11:21:02.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[11:21:02.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[11:21:02.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[11:21:02.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 24.6187 mA
[11:21:02.566] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[11:21:02.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[11:21:02.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 23.8187 mA
[11:21:02.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  80 Ia 24.6187 mA
[11:21:02.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[11:21:03.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.8187 mA
[11:21:03.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  79 Ia 23.8187 mA
[11:21:03.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  80 Ia 24.6187 mA
[11:21:03.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  77 Ia 23.8187 mA
[11:21:03.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[11:21:03.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[11:21:03.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.6187 mA
[11:21:03.777] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  77 Ia 23.8187 mA
[11:21:03.878] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 23.8187 mA
[11:21:03.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[11:21:04.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  80 Ia 24.6187 mA
[11:21:04.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  77 Ia 23.0188 mA
[11:21:04.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  83 Ia 25.4188 mA
[11:21:04.385] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  76 Ia 23.0188 mA
[11:21:04.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  82 Ia 24.6187 mA
[11:21:04.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  79 Ia 23.8187 mA
[11:21:04.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.4188 mA
[11:21:04.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 25.4188 mA
[11:21:04.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 23.8187 mA
[11:21:04.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  88 Ia 23.8187 mA
[11:21:05.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  89 Ia 23.8187 mA
[11:21:05.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  90 Ia 23.8187 mA
[11:21:05.294] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  91 Ia 24.6187 mA
[11:21:05.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  88 Ia 23.8187 mA
[11:21:05.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  89 Ia 23.8187 mA
[11:21:05.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  90 Ia 24.6187 mA
[11:21:05.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  87 Ia 23.8187 mA
[11:21:05.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  88 Ia 23.8187 mA
[11:21:05.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 20.6188 mA
[11:21:05.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  98 Ia 24.6187 mA
[11:21:06.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  95 Ia 23.8187 mA
[11:21:06.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  96 Ia 23.8187 mA
[11:21:06.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  97 Ia 24.6187 mA
[11:21:06.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  94 Ia 23.8187 mA
[11:21:06.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  95 Ia 23.8187 mA
[11:21:06.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  96 Ia 24.6187 mA
[11:21:06.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  93 Ia 23.8187 mA
[11:21:06.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  94 Ia 23.8187 mA
[11:21:06.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  95 Ia 23.8187 mA
[11:21:07.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  96 Ia 23.8187 mA
[11:21:07.112] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[11:21:07.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 25.4188 mA
[11:21:07.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 23.8187 mA
[11:21:07.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  83 Ia 23.8187 mA
[11:21:07.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  84 Ia 23.8187 mA
[11:21:07.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 24.6187 mA
[11:21:07.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 23.8187 mA
[11:21:07.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 23.8187 mA
[11:21:07.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  84 Ia 23.8187 mA
[11:21:08.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 24.6187 mA
[11:21:08.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 23.8187 mA
[11:21:08.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 23.8187 mA
[11:21:08.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 19.8187 mA
[11:21:08.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana 103 Ia 24.6187 mA
[11:21:08.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana 100 Ia 23.8187 mA
[11:21:08.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana 101 Ia 23.8187 mA
[11:21:08.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana 102 Ia 23.8187 mA
[11:21:08.824] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana 103 Ia 23.8187 mA
[11:21:08.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana 104 Ia 23.8187 mA
[11:21:09.026] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana 105 Ia 23.8187 mA
[11:21:09.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana 106 Ia 23.8187 mA
[11:21:09.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana 107 Ia 24.6187 mA
[11:21:09.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana 104 Ia 23.8187 mA
[11:21:09.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana 105 Ia 24.6187 mA
[11:21:09.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[11:21:09.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[11:21:09.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 23.8187 mA
[11:21:09.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  81 Ia 24.6187 mA
[11:21:09.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[11:21:10.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[11:21:10.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  80 Ia 23.8187 mA
[11:21:10.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  81 Ia 23.8187 mA
[11:21:10.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  82 Ia 24.6187 mA
[11:21:10.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  79 Ia 23.8187 mA
[11:21:10.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  80 Ia 24.6187 mA
[11:21:10.642] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.0188 mA
[11:21:10.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[11:21:10.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6187 mA
[11:21:10.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 23.8187 mA
[11:21:11.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[11:21:11.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 24.6187 mA
[11:21:11.249] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  80 Ia 23.8187 mA
[11:21:11.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  81 Ia 23.8187 mA
[11:21:11.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  82 Ia 23.8187 mA
[11:21:11.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 24.6187 mA
[11:21:11.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  80 Ia 23.8187 mA
[11:21:11.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  81 Ia 23.8187 mA
[11:21:11.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  82 Ia 24.6187 mA
[11:21:11.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.6187 mA
[11:21:12.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 23.8187 mA
[11:21:12.159] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  76 Ia 23.8187 mA
[11:21:12.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  77 Ia 23.8187 mA
[11:21:12.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 24.6187 mA
[11:21:12.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  75 Ia 23.8187 mA
[11:21:12.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  76 Ia 23.8187 mA
[11:21:12.663] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  77 Ia 23.8187 mA
[11:21:12.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  78 Ia 24.6187 mA
[11:21:12.865] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 23.8187 mA
[11:21:12.966] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  76 Ia 23.8187 mA
[11:21:13.067] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  77 Ia 24.6187 mA
[11:21:13.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[11:21:13.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[11:21:13.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 24.6187 mA
[11:21:13.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 23.0188 mA
[11:21:13.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 24.6187 mA
[11:21:13.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  80 Ia 23.8187 mA
[11:21:13.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  81 Ia 24.6187 mA
[11:21:13.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  78 Ia 23.8187 mA
[11:21:13.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  79 Ia 23.8187 mA
[11:21:14.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  80 Ia 23.8187 mA
[11:21:14.181] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  81 Ia 24.6187 mA
[11:21:14.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  78 Ia 23.8187 mA
[11:21:14.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.4188 mA
[11:21:14.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  94 Ia 24.6187 mA
[11:21:14.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  91 Ia 23.8187 mA
[11:21:14.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  92 Ia 23.8187 mA
[11:21:14.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  93 Ia 24.6187 mA
[11:21:14.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  90 Ia 23.8187 mA
[11:21:14.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  91 Ia 23.8187 mA
[11:21:15.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  92 Ia 24.6187 mA
[11:21:15.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  89 Ia 23.8187 mA
[11:21:15.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  90 Ia 23.8187 mA
[11:21:15.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  91 Ia 23.8187 mA
[11:21:15.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  92 Ia 23.8187 mA
[11:21:15.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[11:21:15.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[11:21:15.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[11:21:15.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 24.6187 mA
[11:21:15.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 23.8187 mA
[11:21:16.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 23.8187 mA
[11:21:16.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  81 Ia 24.6187 mA
[11:21:16.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  78 Ia 23.0188 mA
[11:21:16.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  84 Ia 24.6187 mA
[11:21:16.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  81 Ia 24.6187 mA
[11:21:16.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  78 Ia 23.8187 mA
[11:21:16.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  79 Ia 23.8187 mA
[11:21:16.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 20.6188 mA
[11:21:16.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  98 Ia 23.8187 mA
[11:21:17.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  99 Ia 24.6187 mA
[11:21:17.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  96 Ia 23.8187 mA
[11:21:17.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  97 Ia 23.8187 mA
[11:21:17.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  98 Ia 24.6187 mA
[11:21:17.412] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  95 Ia 23.8187 mA
[11:21:17.512] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  96 Ia 23.8187 mA
[11:21:17.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  97 Ia 24.6187 mA
[11:21:17.713] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  94 Ia 23.8187 mA
[11:21:17.814] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  95 Ia 23.8187 mA
[11:21:17.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  96 Ia 23.8187 mA
[11:21:18.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[11:21:18.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[11:21:18.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 23.8187 mA
[11:21:18.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  81 Ia 23.8187 mA
[11:21:18.421] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  82 Ia 24.6187 mA
[11:21:18.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[11:21:18.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  80 Ia 23.8187 mA
[11:21:18.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  81 Ia 24.6187 mA
[11:21:18.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.0188 mA
[11:21:18.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  84 Ia 24.6187 mA
[11:21:19.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  81 Ia 23.8187 mA
[11:21:19.127] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  82 Ia 24.6187 mA
[11:21:19.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.4188 mA
[11:21:19.330] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  94 Ia 24.6187 mA
[11:21:19.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  91 Ia 24.6187 mA
[11:21:19.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  88 Ia 23.8187 mA
[11:21:19.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  89 Ia 23.8187 mA
[11:21:19.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  90 Ia 24.6187 mA
[11:21:19.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  87 Ia 23.8187 mA
[11:21:19.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  88 Ia 23.8187 mA
[11:21:20.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  89 Ia 23.8187 mA
[11:21:20.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  90 Ia 24.6187 mA
[11:21:20.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  87 Ia 24.6187 mA
[11:21:20.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  84 Ia 23.8187 mA
[11:21:20.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[11:21:20.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[11:21:20.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 23.8187 mA
[11:21:20.743] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  81 Ia 24.6187 mA
[11:21:20.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[11:21:20.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 23.8187 mA
[11:21:21.045] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  80 Ia 24.6187 mA
[11:21:21.146] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  77 Ia 23.8187 mA
[11:21:21.247] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 23.8187 mA
[11:21:21.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  79 Ia 23.8187 mA
[11:21:21.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  80 Ia 24.6187 mA
[11:21:21.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 23.8187 mA
[11:21:21.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  77
[11:21:21.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  79
[11:21:21.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  88
[11:21:21.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  96
[11:21:21.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[11:21:21.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana 105
[11:21:21.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[11:21:21.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[11:21:21.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[11:21:21.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[11:21:21.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  92
[11:21:21.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  79
[11:21:21.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  96
[11:21:21.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  82
[11:21:21.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  84
[11:21:21.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[11:21:23.406] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[11:21:23.406] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  20.1  20.1  20.1  19.3  20.1  20.1  19.3  20.1  19.3  20.1  20.1  19.3  19.3
[11:21:23.437] <TB3>     INFO:    ----------------------------------------------------------------------
[11:21:23.437] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[11:21:23.437] <TB3>     INFO:    ----------------------------------------------------------------------
[11:21:23.574] <TB3>     INFO: Expecting 231680 events.
[11:21:31.899] <TB3>     INFO: 231680 events read in total (7608ms).
[11:21:32.053] <TB3>     INFO: Test took 8613ms.
[11:21:32.256] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 76 and Delta(CalDel) = 59
[11:21:32.260] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 90 and Delta(CalDel) = 63
[11:21:32.263] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 80 and Delta(CalDel) = 63
[11:21:32.267] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 105 and Delta(CalDel) = 62
[11:21:32.271] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 108 and Delta(CalDel) = 59
[11:21:32.275] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 87 and Delta(CalDel) = 60
[11:21:32.278] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 81 and Delta(CalDel) = 63
[11:21:32.284] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 112 and Delta(CalDel) = 60
[11:21:32.292] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 111 and Delta(CalDel) = 59
[11:21:32.295] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 76 and Delta(CalDel) = 60
[11:21:32.299] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 60
[11:21:32.308] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 103 and Delta(CalDel) = 59
[11:21:32.317] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 77 and Delta(CalDel) = 60
[11:21:32.323] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 61
[11:21:32.327] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 87 and Delta(CalDel) = 61
[11:21:32.331] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 76 and Delta(CalDel) = 61
[11:21:32.389] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:21:32.425] <TB3>     INFO:    ----------------------------------------------------------------------
[11:21:32.425] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:21:32.425] <TB3>     INFO:    ----------------------------------------------------------------------
[11:21:32.561] <TB3>     INFO: Expecting 231680 events.
[11:21:40.817] <TB3>     INFO: 231680 events read in total (7541ms).
[11:21:40.822] <TB3>     INFO: Test took 8392ms.
[11:21:40.844] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[11:21:41.161] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[11:21:41.165] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[11:21:41.168] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[11:21:41.172] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[11:21:41.176] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[11:21:41.180] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[11:21:41.184] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[11:21:41.188] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[11:21:41.192] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[11:21:41.196] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[11:21:41.200] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[11:21:41.207] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[11:21:41.211] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[11:21:41.215] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[11:21:41.219] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[11:21:41.254] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:21:41.254] <TB3>     INFO: CalDel:      144   153   140   144   131   124   141   125   123   127   124   128   135   141   143   153
[11:21:41.254] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[11:21:41.258] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C0.dat
[11:21:41.259] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C1.dat
[11:21:41.259] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C2.dat
[11:21:41.259] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C3.dat
[11:21:41.259] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C4.dat
[11:21:41.259] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C5.dat
[11:21:41.259] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C6.dat
[11:21:41.260] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C7.dat
[11:21:41.260] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C8.dat
[11:21:41.260] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C9.dat
[11:21:41.260] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C10.dat
[11:21:41.260] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C11.dat
[11:21:41.260] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C12.dat
[11:21:41.260] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C13.dat
[11:21:41.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C14.dat
[11:21:41.261] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C15.dat
[11:21:41.261] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:21:41.261] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:21:41.261] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[11:21:41.261] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:21:41.349] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:21:41.349] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:21:41.349] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:21:41.349] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:21:41.352] <TB3>     INFO: ######################################################################
[11:21:41.352] <TB3>     INFO: PixTestTiming::doTest()
[11:21:41.352] <TB3>     INFO: ######################################################################
[11:21:41.352] <TB3>     INFO:    ----------------------------------------------------------------------
[11:21:41.352] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[11:21:41.352] <TB3>     INFO:    ----------------------------------------------------------------------
[11:21:41.352] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:21:43.249] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:21:45.523] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:21:47.804] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:21:50.076] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:21:52.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:21:54.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:21:56.904] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:21:59.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:22:01.457] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:22:03.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:22:06.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:22:08.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:22:10.576] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:22:12.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:22:15.152] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:22:17.428] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:22:18.958] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:22:20.483] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:22:22.021] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:22:23.541] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:22:25.062] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:22:26.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:22:28.112] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:22:29.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:22:31.155] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:22:32.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:22:34.202] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:22:35.723] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:22:37.251] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:22:38.774] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:22:40.297] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:22:41.821] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:22:43.342] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:22:44.862] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:22:46.382] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:22:47.902] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:22:49.423] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:22:50.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:22:52.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:22:53.985] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:22:56.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:22:58.536] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:23:00.809] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:23:03.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:23:05.357] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:23:07.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:23:09.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:23:12.181] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:23:14.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:23:16.733] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:23:19.012] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:23:21.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:23:23.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:23:25.835] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:23:28.108] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:23:30.381] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:23:32.660] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:23:34.936] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:23:37.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:23:39.479] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:23:41.756] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:23:44.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:23:46.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:23:48.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:23:50.887] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:23:53.160] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:23:55.438] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:23:57.711] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:23:59.988] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:24:02.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:24:04.574] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:24:06.847] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:24:08.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:24:09.890] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:24:11.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:24:12.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:24:14.448] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:24:15.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:24:17.486] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:24:19.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:24:20.528] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:24:22.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:24:23.571] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:24:25.093] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:24:26.613] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:24:28.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:24:29.663] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:24:31.197] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:24:34.603] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:24:38.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:24:41.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:24:44.809] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:24:48.212] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:24:51.613] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:24:55.019] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:24:58.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:24:59.942] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:25:01.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:25:02.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:25:04.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:25:06.032] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:25:07.553] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:25:09.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:25:10.594] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:25:12.869] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:25:15.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:25:17.415] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:25:19.689] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:25:21.962] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:25:24.236] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:25:26.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:25:28.783] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:25:31.056] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:25:33.330] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:25:35.603] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:25:37.877] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:25:40.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:25:42.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:25:44.701] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:25:46.974] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:25:49.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:25:51.520] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:25:53.793] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:25:56.066] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:25:58.339] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:26:00.612] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:26:02.888] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:26:05.548] <TB3>     INFO: TBM Phase Settings: 204
[11:26:05.548] <TB3>     INFO: 400MHz Phase: 3
[11:26:05.548] <TB3>     INFO: 160MHz Phase: 6
[11:26:05.548] <TB3>     INFO: Functional Phase Area: 4
[11:26:05.553] <TB3>     INFO: Test took 264201 ms.
[11:26:05.553] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[11:26:05.553] <TB3>     INFO:    ----------------------------------------------------------------------
[11:26:05.553] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[11:26:05.553] <TB3>     INFO:    ----------------------------------------------------------------------
[11:26:05.553] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[11:26:06.696] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[11:26:08.216] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[11:26:09.736] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[11:26:11.259] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[11:26:12.779] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[11:26:14.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[11:26:15.821] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[11:26:17.344] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[11:26:18.864] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[11:26:20.384] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[11:26:22.657] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[11:26:24.932] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[11:26:27.205] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[11:26:29.478] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[11:26:30.000] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[11:26:32.520] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[11:26:34.040] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[11:26:35.562] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[11:26:37.840] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[11:26:40.114] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[11:26:42.388] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[11:26:43.912] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[11:26:45.448] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[11:26:46.980] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[11:26:48.511] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[11:26:50.033] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[11:26:52.306] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[11:26:54.579] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[11:26:56.853] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[11:26:58.372] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[11:26:59.895] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[11:27:01.417] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[11:27:02.937] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[11:27:04.457] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[11:27:06.731] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[11:27:09.005] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[11:27:11.281] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[11:27:12.800] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[11:27:14.320] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[11:27:15.843] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[11:27:17.365] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[11:27:18.884] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[11:27:21.157] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[11:27:23.430] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[11:27:25.705] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[11:27:27.225] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[11:27:28.747] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[11:27:30.267] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[11:27:31.787] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[11:27:33.308] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[11:27:34.827] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[11:27:36.350] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[11:27:37.871] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[11:27:39.391] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[11:27:40.911] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[11:27:42.431] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[11:27:43.952] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[11:27:45.472] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[11:27:46.992] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[11:27:48.512] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[11:27:50.032] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[11:27:51.552] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[11:27:53.074] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[11:27:54.976] <TB3>     INFO: ROC Delay Settings: 219
[11:27:54.976] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[11:27:54.976] <TB3>     INFO: ROC Port 0 Delay: 3
[11:27:54.976] <TB3>     INFO: ROC Port 1 Delay: 3
[11:27:54.976] <TB3>     INFO: Functional ROC Area: 3
[11:27:54.979] <TB3>     INFO: Test took 109426 ms.
[11:27:54.979] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[11:27:54.979] <TB3>     INFO:    ----------------------------------------------------------------------
[11:27:54.979] <TB3>     INFO:    PixTestTiming::TimingTest()
[11:27:54.979] <TB3>     INFO:    ----------------------------------------------------------------------
[11:27:56.125] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 a101 80c0 4068 4068 4068 4069 4069 4069 4068 4069 e062 c000 
[11:27:56.125] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 a102 8000 4068 4068 4068 4069 4068 4068 4068 4069 e022 c000 
[11:27:56.125] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 a103 8040 4068 4069 4069 4068 4068 4069 4068 4069 e022 c000 
[11:27:56.125] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[11:28:10.529] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:10.530] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[11:28:24.751] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:24.751] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[11:28:38.930] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:38.930] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[11:28:53.045] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:53.045] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[11:29:07.194] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:07.194] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[11:29:21.402] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:21.402] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[11:29:35.698] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:35.698] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[11:29:49.839] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:49.839] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[11:30:04.499] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:04.499] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[11:30:19.440] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:19.823] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:19.836] <TB3>     INFO: Decoding statistics:
[11:30:19.836] <TB3>     INFO:   General information:
[11:30:19.836] <TB3>     INFO: 	 16bit words read:         240000000
[11:30:19.836] <TB3>     INFO: 	 valid events total:       20000000
[11:30:19.836] <TB3>     INFO: 	 empty events:             20000000
[11:30:19.836] <TB3>     INFO: 	 valid events with pixels: 0
[11:30:19.836] <TB3>     INFO: 	 valid pixel hits:         0
[11:30:19.836] <TB3>     INFO:   Event errors: 	           0
[11:30:19.836] <TB3>     INFO: 	 start marker:             0
[11:30:19.836] <TB3>     INFO: 	 stop marker:              0
[11:30:19.836] <TB3>     INFO: 	 overflow:                 0
[11:30:19.836] <TB3>     INFO: 	 invalid 5bit words:       0
[11:30:19.836] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[11:30:19.836] <TB3>     INFO:   TBM errors: 		           0
[11:30:19.836] <TB3>     INFO: 	 flawed TBM headers:       0
[11:30:19.836] <TB3>     INFO: 	 flawed TBM trailers:      0
[11:30:19.836] <TB3>     INFO: 	 event ID mismatches:      0
[11:30:19.836] <TB3>     INFO:   ROC errors: 		           0
[11:30:19.836] <TB3>     INFO: 	 missing ROC header(s):    0
[11:30:19.836] <TB3>     INFO: 	 misplaced readback start: 0
[11:30:19.836] <TB3>     INFO:   Pixel decoding errors:	   0
[11:30:19.836] <TB3>     INFO: 	 pixel data incomplete:    0
[11:30:19.836] <TB3>     INFO: 	 pixel address:            0
[11:30:19.836] <TB3>     INFO: 	 pulse height fill bit:    0
[11:30:19.836] <TB3>     INFO: 	 buffer corruption:        0
[11:30:19.836] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:19.836] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[11:30:19.836] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:19.836] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:19.836] <TB3>     INFO:    Read back bit status: 1
[11:30:19.836] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:19.836] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:19.836] <TB3>     INFO:    Timings are good!
[11:30:19.836] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:19.836] <TB3>     INFO: Test took 144857 ms.
[11:30:19.836] <TB3>     INFO: PixTestTiming::TimingTest() done.
[11:30:19.837] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:30:19.837] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:30:19.837] <TB3>     INFO: PixTestTiming::doTest took 518488 ms.
[11:30:19.837] <TB3>     INFO: PixTestTiming::doTest() done
[11:30:19.837] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[11:30:19.837] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[11:30:19.837] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[11:30:19.837] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[11:30:19.837] <TB3>     INFO: Write out ROCDelayScan3_V0
[11:30:19.838] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[11:30:19.838] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[11:30:20.190] <TB3>     INFO: ######################################################################
[11:30:20.190] <TB3>     INFO: PixTestAlive::doTest()
[11:30:20.190] <TB3>     INFO: ######################################################################
[11:30:20.193] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:20.194] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:30:20.194] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:20.195] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:30:20.546] <TB3>     INFO: Expecting 41600 events.
[11:30:24.632] <TB3>     INFO: 41600 events read in total (3371ms).
[11:30:24.633] <TB3>     INFO: Test took 4438ms.
[11:30:24.641] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:24.641] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[11:30:24.641] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:30:25.011] <TB3>     INFO: PixTestAlive::aliveTest() done
[11:30:25.011] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    2    0    0    0    0
[11:30:25.011] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    2    0    0    0    0
[11:30:25.014] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:25.014] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:30:25.014] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:25.016] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:30:25.372] <TB3>     INFO: Expecting 41600 events.
[11:30:28.392] <TB3>     INFO: 41600 events read in total (2305ms).
[11:30:28.392] <TB3>     INFO: Test took 3376ms.
[11:30:28.393] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:28.393] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[11:30:28.393] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[11:30:28.393] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[11:30:28.799] <TB3>     INFO: PixTestAlive::maskTest() done
[11:30:28.799] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:30:28.802] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:28.802] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:30:28.802] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:28.804] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:30:29.153] <TB3>     INFO: Expecting 41600 events.
[11:30:33.254] <TB3>     INFO: 41600 events read in total (3386ms).
[11:30:33.255] <TB3>     INFO: Test took 4451ms.
[11:30:33.265] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:33.265] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[11:30:33.265] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[11:30:33.638] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[11:30:33.639] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:30:33.639] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[11:30:33.639] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[11:30:33.651] <TB3>     INFO: ######################################################################
[11:30:33.651] <TB3>     INFO: PixTestTrim::doTest()
[11:30:33.651] <TB3>     INFO: ######################################################################
[11:30:33.654] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:33.654] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:30:33.654] <TB3>     INFO:    ----------------------------------------------------------------------
[11:30:33.730] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[11:30:33.730] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:30:33.854] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:30:33.854] <TB3>     INFO:     run 1 of 1
[11:30:33.854] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:30:34.198] <TB3>     INFO: Expecting 5025280 events.
[11:31:19.146] <TB3>     INFO: 1377160 events read in total (44233ms).
[11:32:03.147] <TB3>     INFO: 2736824 events read in total (88234ms).
[11:32:49.222] <TB3>     INFO: 4107648 events read in total (134310ms).
[11:33:19.746] <TB3>     INFO: 5025280 events read in total (164833ms).
[11:33:19.793] <TB3>     INFO: Test took 165938ms.
[11:33:19.860] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:33:20.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:33:21.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:33:22.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:33:24.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:33:26.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:33:27.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:33:29.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:33:30.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:33:32.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:33:33.641] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:33:34.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:33:36.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:33:37.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:33:39.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:33:40.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:33:41.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:33:43.285] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 208523264
[11:33:43.289] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2069 minThrLimit = 96.1996 minThrNLimit = 118.277 -> result = 96.2069 -> 96
[11:33:43.290] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.803 minThrLimit = 101.796 minThrNLimit = 123.807 -> result = 101.803 -> 101
[11:33:43.290] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.78 minThrLimit = 91.7529 minThrNLimit = 115.633 -> result = 91.78 -> 91
[11:33:43.290] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8719 minThrLimit = 89.8663 minThrNLimit = 111.812 -> result = 89.8719 -> 89
[11:33:43.291] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9034 minThrLimit = 96.8911 minThrNLimit = 122.572 -> result = 96.9034 -> 96
[11:33:43.291] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.162 minThrLimit = 97.1328 minThrNLimit = 122.124 -> result = 97.162 -> 97
[11:33:43.292] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0889 minThrLimit = 89.0878 minThrNLimit = 120.142 -> result = 89.0889 -> 89
[11:33:43.292] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.324 minThrLimit = 101.316 minThrNLimit = 134.79 -> result = 101.324 -> 101
[11:33:43.292] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.621 minThrLimit = 102.563 minThrNLimit = 135.211 -> result = 102.621 -> 102
[11:33:43.293] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.922 minThrLimit = 87.7531 minThrNLimit = 113.284 -> result = 87.922 -> 87
[11:33:43.293] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9067 minThrLimit = 94.8873 minThrNLimit = 120.992 -> result = 94.9067 -> 94
[11:33:43.294] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2564 minThrLimit = 99.2442 minThrNLimit = 127.664 -> result = 99.2564 -> 99
[11:33:43.294] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5537 minThrLimit = 87.5275 minThrNLimit = 110.339 -> result = 87.5537 -> 87
[11:33:43.294] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.293 minThrLimit = 104.239 minThrNLimit = 133.485 -> result = 104.293 -> 104
[11:33:43.295] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9815 minThrLimit = 90.9785 minThrNLimit = 116.119 -> result = 90.9815 -> 90
[11:33:43.295] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9793 minThrLimit = 82.961 minThrNLimit = 107.722 -> result = 82.9793 -> 82
[11:33:43.295] <TB3>     INFO: ROC 0 VthrComp = 96
[11:33:43.300] <TB3>     INFO: ROC 1 VthrComp = 101
[11:33:43.300] <TB3>     INFO: ROC 2 VthrComp = 91
[11:33:43.301] <TB3>     INFO: ROC 3 VthrComp = 89
[11:33:43.301] <TB3>     INFO: ROC 4 VthrComp = 96
[11:33:43.301] <TB3>     INFO: ROC 5 VthrComp = 97
[11:33:43.301] <TB3>     INFO: ROC 6 VthrComp = 89
[11:33:43.301] <TB3>     INFO: ROC 7 VthrComp = 101
[11:33:43.302] <TB3>     INFO: ROC 8 VthrComp = 102
[11:33:43.302] <TB3>     INFO: ROC 9 VthrComp = 87
[11:33:43.302] <TB3>     INFO: ROC 10 VthrComp = 94
[11:33:43.302] <TB3>     INFO: ROC 11 VthrComp = 99
[11:33:43.303] <TB3>     INFO: ROC 12 VthrComp = 87
[11:33:43.303] <TB3>     INFO: ROC 13 VthrComp = 104
[11:33:43.303] <TB3>     INFO: ROC 14 VthrComp = 90
[11:33:43.303] <TB3>     INFO: ROC 15 VthrComp = 82
[11:33:43.303] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:33:43.303] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:33:43.325] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:33:43.325] <TB3>     INFO:     run 1 of 1
[11:33:43.325] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:33:43.680] <TB3>     INFO: Expecting 5025280 events.
[11:34:22.349] <TB3>     INFO: 882920 events read in total (37952ms).
[11:34:58.062] <TB3>     INFO: 1765048 events read in total (73665ms).
[11:35:33.862] <TB3>     INFO: 2646440 events read in total (109465ms).
[11:36:09.087] <TB3>     INFO: 3519016 events read in total (144690ms).
[11:36:44.993] <TB3>     INFO: 4387208 events read in total (180596ms).
[11:37:11.756] <TB3>     INFO: 5025280 events read in total (207359ms).
[11:37:11.834] <TB3>     INFO: Test took 208510ms.
[11:37:12.023] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:37:12.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:37:13.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:37:15.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:37:17.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:37:18.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:37:20.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:37:21.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:37:23.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:37:25.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:37:26.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:37:28.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:37:30.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:37:31.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:37:33.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:37:34.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:37:36.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:37:37.997] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294883328
[11:37:37.001] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.3067 for pixel 7/1 mean/min/max = 44.0921/32.2142/55.97
[11:37:37.001] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.6144 for pixel 49/4 mean/min/max = 45.0263/32.4069/57.6458
[11:37:37.002] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.0836 for pixel 6/10 mean/min/max = 45.7495/32.9319/58.5672
[11:37:37.002] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.2567 for pixel 4/22 mean/min/max = 46.3878/33.483/59.2925
[11:37:37.003] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.1446 for pixel 1/79 mean/min/max = 43.9943/32.643/55.3455
[11:37:37.003] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.7694 for pixel 19/0 mean/min/max = 43.2641/31.7561/54.7721
[11:37:37.003] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.6086 for pixel 13/0 mean/min/max = 44.4313/32.9858/55.8767
[11:37:37.004] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.6752 for pixel 11/7 mean/min/max = 43.2979/31.654/54.9418
[11:37:38.004] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.448 for pixel 5/7 mean/min/max = 44.013/32.3156/55.7105
[11:37:38.005] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.3263 for pixel 25/1 mean/min/max = 43.7689/32.7687/54.7691
[11:37:38.005] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.8389 for pixel 23/77 mean/min/max = 45.0366/33.0637/57.0095
[11:37:38.006] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.0948 for pixel 2/3 mean/min/max = 44.1274/31.6101/56.6447
[11:37:38.006] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.3218 for pixel 29/8 mean/min/max = 43.2382/32.0887/54.3877
[11:37:38.006] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.4792 for pixel 1/1 mean/min/max = 45.7489/33.9558/57.542
[11:37:38.007] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.1562 for pixel 13/72 mean/min/max = 45.8928/33.5673/58.2183
[11:37:38.007] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.8232 for pixel 0/13 mean/min/max = 43.9973/32.8931/55.1016
[11:37:38.008] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:37:38.140] <TB3>     INFO: Expecting 411648 events.
[11:37:45.840] <TB3>     INFO: 411648 events read in total (6985ms).
[11:37:45.847] <TB3>     INFO: Expecting 411648 events.
[11:37:53.603] <TB3>     INFO: 411648 events read in total (7085ms).
[11:37:53.611] <TB3>     INFO: Expecting 411648 events.
[11:38:01.339] <TB3>     INFO: 411648 events read in total (7059ms).
[11:38:01.352] <TB3>     INFO: Expecting 411648 events.
[11:38:09.579] <TB3>     INFO: 411648 events read in total (7565ms).
[11:38:09.593] <TB3>     INFO: Expecting 411648 events.
[11:38:17.508] <TB3>     INFO: 411648 events read in total (7248ms).
[11:38:17.524] <TB3>     INFO: Expecting 411648 events.
[11:38:25.255] <TB3>     INFO: 411648 events read in total (7070ms).
[11:38:25.276] <TB3>     INFO: Expecting 411648 events.
[11:38:33.075] <TB3>     INFO: 411648 events read in total (7149ms).
[11:38:33.097] <TB3>     INFO: Expecting 411648 events.
[11:38:40.875] <TB3>     INFO: 411648 events read in total (7128ms).
[11:38:40.900] <TB3>     INFO: Expecting 411648 events.
[11:38:48.946] <TB3>     INFO: 411648 events read in total (7406ms).
[11:38:48.974] <TB3>     INFO: Expecting 411648 events.
[11:38:57.306] <TB3>     INFO: 411648 events read in total (7696ms).
[11:38:57.340] <TB3>     INFO: Expecting 411648 events.
[11:39:05.450] <TB3>     INFO: 411648 events read in total (7477ms).
[11:39:05.482] <TB3>     INFO: Expecting 411648 events.
[11:39:13.462] <TB3>     INFO: 411648 events read in total (7339ms).
[11:39:13.503] <TB3>     INFO: Expecting 411648 events.
[11:39:21.493] <TB3>     INFO: 411648 events read in total (7359ms).
[11:39:21.530] <TB3>     INFO: Expecting 411648 events.
[11:39:29.595] <TB3>     INFO: 411648 events read in total (7433ms).
[11:39:29.635] <TB3>     INFO: Expecting 411648 events.
[11:39:37.523] <TB3>     INFO: 411648 events read in total (7254ms).
[11:39:37.565] <TB3>     INFO: Expecting 411648 events.
[11:39:45.419] <TB3>     INFO: 411648 events read in total (7223ms).
[11:39:45.464] <TB3>     INFO: Test took 127456ms.
[11:39:45.972] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2222 < 35 for itrim+1 = 94; old thr = 34.9559 ... break
[11:39:46.006] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0195 < 35 for itrim+1 = 96; old thr = 34.7074 ... break
[11:39:46.041] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9824 < 35 for itrim+1 = 100; old thr = 34.7972 ... break
[11:39:46.077] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.19 < 35 for itrim = 108; old thr = 34.22 ... break
[11:39:46.112] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0279 < 35 for itrim = 99; old thr = 34.7002 ... break
[11:39:46.160] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4414 < 35 for itrim+1 = 109; old thr = 34.7487 ... break
[11:39:46.207] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0964 < 35 for itrim = 102; old thr = 33.8214 ... break
[11:39:46.260] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4809 < 35 for itrim+1 = 116; old thr = 34.8369 ... break
[11:39:46.311] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1653 < 35 for itrim = 112; old thr = 34.5356 ... break
[11:39:46.351] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2374 < 35 for itrim = 92; old thr = 34.7344 ... break
[11:39:46.396] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0026 < 35 for itrim = 105; old thr = 34.667 ... break
[11:39:46.442] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2253 < 35 for itrim+1 = 108; old thr = 34.8119 ... break
[11:39:46.484] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0091 < 35 for itrim+1 = 95; old thr = 34.7834 ... break
[11:39:46.521] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0838 < 35 for itrim = 111; old thr = 33.4128 ... break
[11:39:46.561] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9153 < 35 for itrim+1 = 112; old thr = 34.4414 ... break
[11:39:46.598] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4578 < 35 for itrim = 96; old thr = 34.5187 ... break
[11:39:46.674] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:39:46.689] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:39:46.689] <TB3>     INFO:     run 1 of 1
[11:39:46.689] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:39:47.040] <TB3>     INFO: Expecting 5025280 events.
[11:40:23.122] <TB3>     INFO: 869392 events read in total (35367ms).
[11:40:58.603] <TB3>     INFO: 1738240 events read in total (70848ms).
[11:41:34.799] <TB3>     INFO: 2606800 events read in total (107044ms).
[11:42:10.990] <TB3>     INFO: 3466264 events read in total (143235ms).
[11:42:47.432] <TB3>     INFO: 4322264 events read in total (179677ms).
[11:43:17.049] <TB3>     INFO: 5025280 events read in total (209294ms).
[11:43:17.134] <TB3>     INFO: Test took 210445ms.
[11:43:17.339] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:43:17.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:43:19.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:43:20.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:43:22.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:43:24.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:43:25.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:43:27.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:43:29.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:43:30.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:43:32.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:43:34.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:43:36.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:43:38.613] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:43:41.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:43:42.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:43:44.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:43:45.874] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257699840
[11:43:45.876] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.658219 .. 48.849177
[11:43:45.952] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 58 (-1/-1) hits flags = 528 (plus default)
[11:43:45.963] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:43:45.963] <TB3>     INFO:     run 1 of 1
[11:43:45.963] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:43:46.321] <TB3>     INFO: Expecting 1896960 events.
[11:44:29.560] <TB3>     INFO: 1165952 events read in total (42521ms).
[11:44:56.448] <TB3>     INFO: 1896960 events read in total (69409ms).
[11:44:56.467] <TB3>     INFO: Test took 70504ms.
[11:44:56.514] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:44:56.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:44:57.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:44:58.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:44:59.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:45:00.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:45:01.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:45:02.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:45:03.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:45:05.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:45:06.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:45:07.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:45:08.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:45:09.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:45:10.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:45:11.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:45:12.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:45:13.565] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236347392
[11:45:13.650] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.910527 .. 43.557035
[11:45:13.726] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 53 (-1/-1) hits flags = 528 (plus default)
[11:45:13.737] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:45:13.737] <TB3>     INFO:     run 1 of 1
[11:45:13.737] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:45:14.081] <TB3>     INFO: Expecting 1597440 events.
[11:45:58.845] <TB3>     INFO: 1182576 events read in total (44049ms).
[11:46:13.737] <TB3>     INFO: 1597440 events read in total (58941ms).
[11:46:13.755] <TB3>     INFO: Test took 60019ms.
[11:46:13.791] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:46:13.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:46:14.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:46:15.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:46:16.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:46:18.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:46:19.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:46:20.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:46:21.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:46:22.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:46:23.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:46:25.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:46:26.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:46:27.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:46:28.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:46:29.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:46:30.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:46:32.231] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288157696
[11:46:32.336] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.931792 .. 40.759320
[11:46:32.439] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[11:46:32.460] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:46:32.472] <TB3>     INFO:     run 1 of 1
[11:46:32.472] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:46:33.064] <TB3>     INFO: Expecting 1364480 events.
[11:47:22.502] <TB3>     INFO: 1193696 events read in total (48722ms).
[11:47:28.934] <TB3>     INFO: 1364480 events read in total (55154ms).
[11:47:28.944] <TB3>     INFO: Test took 56471ms.
[11:47:28.972] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:47:29.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:47:30.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:47:30.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:47:31.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:47:32.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:47:33.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:47:34.875] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:47:35.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:47:36.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:47:37.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:47:38.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:47:39.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:47:40.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:47:41.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:47:42.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:47:43.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:47:44.555] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326950912
[11:47:44.650] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.894024 .. 39.547844
[11:47:44.730] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 49 (-1/-1) hits flags = 528 (plus default)
[11:47:44.741] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:47:44.741] <TB3>     INFO:     run 1 of 1
[11:47:44.741] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:47:45.099] <TB3>     INFO: Expecting 1264640 events.
[11:48:29.421] <TB3>     INFO: 1190680 events read in total (43608ms).
[11:48:32.761] <TB3>     INFO: 1264640 events read in total (46948ms).
[11:48:32.774] <TB3>     INFO: Test took 48033ms.
[11:48:32.803] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:48:32.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:48:33.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:48:34.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:48:35.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:48:36.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:48:37.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:48:38.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:48:39.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:48:40.309] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:48:41.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:48:42.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:48:43.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:48:44.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:48:44.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:48:45.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:48:46.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:48:47.755] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 330440704
[11:48:47.850] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:48:47.850] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:48:47.860] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:48:47.863] <TB3>     INFO:     run 1 of 1
[11:48:47.864] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:48:48.229] <TB3>     INFO: Expecting 1364480 events.
[11:49:31.460] <TB3>     INFO: 1075440 events read in total (42516ms).
[11:49:42.872] <TB3>     INFO: 1364480 events read in total (53929ms).
[11:49:42.888] <TB3>     INFO: Test took 55023ms.
[11:49:42.931] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:43.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:49:44.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:49:44.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:49:45.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:49:46.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:49:47.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:49:48.894] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:49:49.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:49:50.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:49:51.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:49:52.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:49:53.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:49:54.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:49:55.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:49:56.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:49:57.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:49:58.646] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354725888
[11:49:58.681] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C0.dat
[11:49:58.682] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C1.dat
[11:49:58.683] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C2.dat
[11:49:58.683] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C3.dat
[11:49:58.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C4.dat
[11:49:58.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C5.dat
[11:49:58.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C6.dat
[11:49:58.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C7.dat
[11:49:58.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C8.dat
[11:49:58.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C9.dat
[11:49:58.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C10.dat
[11:49:58.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C11.dat
[11:49:58.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C12.dat
[11:49:58.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C13.dat
[11:49:58.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C14.dat
[11:49:58.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C15.dat
[11:49:58.685] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C0.dat
[11:49:58.692] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C1.dat
[11:49:58.700] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C2.dat
[11:49:58.707] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C3.dat
[11:49:58.714] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C4.dat
[11:49:58.721] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C5.dat
[11:49:58.728] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C6.dat
[11:49:58.735] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C7.dat
[11:49:58.743] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C8.dat
[11:49:58.750] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C9.dat
[11:49:58.757] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C10.dat
[11:49:58.764] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C11.dat
[11:49:58.771] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C12.dat
[11:49:58.778] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C13.dat
[11:49:58.785] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C14.dat
[11:49:58.792] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C15.dat
[11:49:58.799] <TB3>     INFO: PixTestTrim::trimTest() done
[11:49:58.799] <TB3>     INFO: vtrim:      94  96 100 108  99 109 102 116 112  92 105 108  95 111 112  96 
[11:49:58.799] <TB3>     INFO: vthrcomp:   96 101  91  89  96  97  89 101 102  87  94  99  87 104  90  82 
[11:49:58.799] <TB3>     INFO: vcal mean:  34.93  35.03  35.02  35.01  35.00  34.97  34.95  34.97  34.97  35.01  35.01  34.95  35.00  35.00  35.00  34.98 
[11:49:58.799] <TB3>     INFO: vcal RMS:    0.84   0.83   0.83   0.82   0.78   0.82   0.78   0.79   0.79   0.77   0.78   1.10   0.79   0.79   0.79   0.75 
[11:49:58.799] <TB3>     INFO: bits mean:   9.98   9.44   9.35   8.92   9.74  10.44   9.69  10.24   9.97   9.80   9.44   9.50  10.36   8.95   9.20   9.64 
[11:49:58.799] <TB3>     INFO: bits RMS:    2.57   2.75   2.64   2.73   2.66   2.44   2.51   2.53   2.55   2.58   2.59   2.86   2.37   2.65   2.59   2.64 
[11:49:58.814] <TB3>     INFO:    ----------------------------------------------------------------------
[11:49:58.814] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:49:58.814] <TB3>     INFO:    ----------------------------------------------------------------------
[11:49:58.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:49:58.822] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:49:58.836] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:49:58.836] <TB3>     INFO:     run 1 of 1
[11:49:58.837] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:49:59.182] <TB3>     INFO: Expecting 4160000 events.
[11:50:47.096] <TB3>     INFO: 1121035 events read in total (47200ms).
[11:51:33.645] <TB3>     INFO: 2230750 events read in total (93749ms).
[11:52:20.010] <TB3>     INFO: 3328230 events read in total (140115ms).
[11:52:54.360] <TB3>     INFO: 4160000 events read in total (174464ms).
[11:52:54.435] <TB3>     INFO: Test took 175599ms.
[11:52:54.576] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:52:54.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:52:56.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:52:58.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:53:00.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:53:02.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:53:04.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:53:06.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:53:08.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:53:10.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:53:12.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:53:14.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:53:16.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:53:18.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:53:20.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:53:22.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:53:24.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:53:26.129] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326492160
[11:53:26.130] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:53:26.203] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:53:26.203] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[11:53:26.216] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:53:26.216] <TB3>     INFO:     run 1 of 1
[11:53:26.217] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:53:26.563] <TB3>     INFO: Expecting 3411200 events.
[11:54:15.676] <TB3>     INFO: 1191825 events read in total (48399ms).
[11:55:04.085] <TB3>     INFO: 2362280 events read in total (96808ms).
[11:55:47.127] <TB3>     INFO: 3411200 events read in total (139851ms).
[11:55:47.186] <TB3>     INFO: Test took 140970ms.
[11:55:47.285] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:55:47.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:55:49.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:55:50.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:55:52.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:55:54.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:55:56.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:55:57.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:55:59.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:56:01.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:56:02.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:56:04.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:56:07.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:56:09.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:56:12.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:56:15.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:56:18.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:56:20.558] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348037120
[11:56:20.559] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:56:20.634] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:56:20.634] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[11:56:20.645] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:56:20.645] <TB3>     INFO:     run 1 of 1
[11:56:20.645] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:56:21.013] <TB3>     INFO: Expecting 3182400 events.
[11:57:18.215] <TB3>     INFO: 1241580 events read in total (56479ms).
[11:58:07.328] <TB3>     INFO: 2456100 events read in total (105592ms).
[11:58:38.951] <TB3>     INFO: 3182400 events read in total (137215ms).
[11:58:38.991] <TB3>     INFO: Test took 138347ms.
[11:58:39.094] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:58:39.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:58:41.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:58:42.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:58:44.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:58:46.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:58:47.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:58:49.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:58:51.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:58:52.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:58:54.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:58:56.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:58:57.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:58:59.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:59:01.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:59:02.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:59:04.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:59:06.014] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348192768
[11:59:06.016] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:59:06.090] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:59:06.090] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[11:59:06.100] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:59:06.100] <TB3>     INFO:     run 1 of 1
[11:59:06.100] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:59:06.443] <TB3>     INFO: Expecting 3182400 events.
[12:00:01.791] <TB3>     INFO: 1241300 events read in total (54633ms).
[12:00:50.691] <TB3>     INFO: 2455425 events read in total (103533ms).
[12:01:19.529] <TB3>     INFO: 3182400 events read in total (132371ms).
[12:01:19.572] <TB3>     INFO: Test took 133473ms.
[12:01:19.654] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:01:19.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:01:21.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:01:23.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:01:24.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:01:26.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:01:27.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:01:29.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:01:31.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:01:32.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:01:34.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:01:36.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:01:37.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:01:39.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:01:41.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:01:42.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:01:44.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:01:45.002] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 369897472
[12:01:45.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:01:46.079] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:01:46.079] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[12:01:46.092] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:01:46.092] <TB3>     INFO:     run 1 of 1
[12:01:46.092] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:01:46.436] <TB3>     INFO: Expecting 3203200 events.
[12:02:39.105] <TB3>     INFO: 1235755 events read in total (51954ms).
[12:03:29.395] <TB3>     INFO: 2445130 events read in total (102244ms).
[12:04:00.871] <TB3>     INFO: 3203200 events read in total (133720ms).
[12:04:00.907] <TB3>     INFO: Test took 134815ms.
[12:04:00.991] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:01.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:04:02.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:04:04.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:04:06.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:04:07.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:04:09.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:04:11.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:04:13.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:04:14.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:04:16.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:04:18.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:04:19.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:04:21.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:04:23.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:04:24.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:04:26.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:04:28.427] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 369995776
[12:04:28.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.76352, thr difference RMS: 1.52907
[12:04:28.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.3242, thr difference RMS: 1.45599
[12:04:28.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.10253, thr difference RMS: 1.4757
[12:04:28.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.28755, thr difference RMS: 1.47972
[12:04:28.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.68505, thr difference RMS: 1.36663
[12:04:28.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.3977, thr difference RMS: 1.49791
[12:04:28.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.03652, thr difference RMS: 1.27547
[12:04:28.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.31631, thr difference RMS: 1.44708
[12:04:28.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.87855, thr difference RMS: 1.50797
[12:04:28.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.78979, thr difference RMS: 1.26069
[12:04:28.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.42081, thr difference RMS: 1.55098
[12:04:28.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.63056, thr difference RMS: 1.4994
[12:04:28.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.6029, thr difference RMS: 1.25479
[12:04:28.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.28401, thr difference RMS: 1.45589
[12:04:28.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.61087, thr difference RMS: 1.2662
[12:04:28.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.08232, thr difference RMS: 1.19881
[12:04:28.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.78845, thr difference RMS: 1.51118
[12:04:28.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.3596, thr difference RMS: 1.47418
[12:04:28.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.18808, thr difference RMS: 1.46102
[12:04:28.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.26538, thr difference RMS: 1.47451
[12:04:28.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.63953, thr difference RMS: 1.34483
[12:04:28.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.41816, thr difference RMS: 1.48905
[12:04:28.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.03314, thr difference RMS: 1.27239
[12:04:28.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.28181, thr difference RMS: 1.44696
[12:04:28.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.83532, thr difference RMS: 1.54019
[12:04:28.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.76009, thr difference RMS: 1.26577
[12:04:28.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.499, thr difference RMS: 1.4354
[12:04:28.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.5355, thr difference RMS: 1.48343
[12:04:28.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.61171, thr difference RMS: 1.23371
[12:04:28.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.28766, thr difference RMS: 1.44306
[12:04:28.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.56619, thr difference RMS: 1.27178
[12:04:28.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.02209, thr difference RMS: 1.19224
[12:04:28.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.94235, thr difference RMS: 1.5002
[12:04:28.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.4412, thr difference RMS: 1.45992
[12:04:28.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.3773, thr difference RMS: 1.45047
[12:04:28.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.31346, thr difference RMS: 1.4485
[12:04:28.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.7393, thr difference RMS: 1.31244
[12:04:28.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.49113, thr difference RMS: 1.4768
[12:04:28.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.11158, thr difference RMS: 1.27118
[12:04:28.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.27878, thr difference RMS: 1.44259
[12:04:28.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.93931, thr difference RMS: 1.51199
[12:04:28.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.72299, thr difference RMS: 1.26199
[12:04:28.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.59725, thr difference RMS: 1.40461
[12:04:28.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.45465, thr difference RMS: 1.48511
[12:04:28.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.6989, thr difference RMS: 1.24893
[12:04:28.438] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.29473, thr difference RMS: 1.43444
[12:04:28.438] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.61158, thr difference RMS: 1.27914
[12:04:28.438] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.09109, thr difference RMS: 1.16914
[12:04:28.439] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.89727, thr difference RMS: 1.49834
[12:04:28.439] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.5835, thr difference RMS: 1.48194
[12:04:28.439] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.55647, thr difference RMS: 1.42488
[12:04:28.439] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.40736, thr difference RMS: 1.43194
[12:04:28.440] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.86676, thr difference RMS: 1.31811
[12:04:28.440] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.52333, thr difference RMS: 1.4799
[12:04:28.440] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.17978, thr difference RMS: 1.29074
[12:04:28.440] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.28931, thr difference RMS: 1.42813
[12:04:28.440] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.92774, thr difference RMS: 1.53668
[12:04:28.441] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.70275, thr difference RMS: 1.26648
[12:04:28.441] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.75517, thr difference RMS: 1.36151
[12:04:28.441] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.40269, thr difference RMS: 1.46602
[12:04:28.441] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.79724, thr difference RMS: 1.25041
[12:04:28.442] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.33359, thr difference RMS: 1.46206
[12:04:28.442] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.61504, thr difference RMS: 1.2952
[12:04:28.442] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.17796, thr difference RMS: 1.16979
[12:04:28.558] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[12:04:28.566] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2034 seconds
[12:04:28.566] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:04:29.284] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:04:29.285] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:04:29.296] <TB3>     INFO: ######################################################################
[12:04:29.296] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[12:04:29.296] <TB3>     INFO: ######################################################################
[12:04:29.297] <TB3>     INFO:    ----------------------------------------------------------------------
[12:04:29.297] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:04:29.297] <TB3>     INFO:    ----------------------------------------------------------------------
[12:04:29.297] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:04:29.317] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:04:29.317] <TB3>     INFO:     run 1 of 1
[12:04:29.318] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:04:29.709] <TB3>     INFO: Expecting 59072000 events.
[12:05:03.083] <TB3>     INFO: 1070000 events read in total (32659ms).
[12:05:33.868] <TB3>     INFO: 2138800 events read in total (63444ms).
[12:06:07.360] <TB3>     INFO: 3206400 events read in total (96936ms).
[12:06:37.821] <TB3>     INFO: 4274000 events read in total (127397ms).
[12:07:08.565] <TB3>     INFO: 5344800 events read in total (158141ms).
[12:07:40.411] <TB3>     INFO: 6413000 events read in total (189987ms).
[12:08:10.146] <TB3>     INFO: 7480800 events read in total (219722ms).
[12:08:40.954] <TB3>     INFO: 8548400 events read in total (250530ms).
[12:09:10.527] <TB3>     INFO: 9619400 events read in total (280103ms).
[12:09:39.382] <TB3>     INFO: 10687600 events read in total (308958ms).
[12:10:10.494] <TB3>     INFO: 11754600 events read in total (340070ms).
[12:10:39.776] <TB3>     INFO: 12822000 events read in total (369352ms).
[12:11:08.673] <TB3>     INFO: 13892800 events read in total (398249ms).
[12:11:38.991] <TB3>     INFO: 14961400 events read in total (428567ms).
[12:12:07.807] <TB3>     INFO: 16028400 events read in total (457383ms).
[12:12:36.409] <TB3>     INFO: 17095000 events read in total (485985ms).
[12:13:05.835] <TB3>     INFO: 18164000 events read in total (515411ms).
[12:13:35.134] <TB3>     INFO: 19234400 events read in total (544710ms).
[12:14:04.624] <TB3>     INFO: 20302200 events read in total (574200ms).
[12:14:34.517] <TB3>     INFO: 21369200 events read in total (604093ms).
[12:15:06.154] <TB3>     INFO: 22437200 events read in total (635730ms).
[12:15:35.866] <TB3>     INFO: 23507800 events read in total (665442ms).
[12:16:05.166] <TB3>     INFO: 24575600 events read in total (694742ms).
[12:16:34.290] <TB3>     INFO: 25643000 events read in total (723866ms).
[12:17:03.302] <TB3>     INFO: 26710200 events read in total (752878ms).
[12:17:34.576] <TB3>     INFO: 27780200 events read in total (784152ms).
[12:18:04.140] <TB3>     INFO: 28848400 events read in total (813716ms).
[12:18:33.290] <TB3>     INFO: 29915600 events read in total (842866ms).
[12:19:05.999] <TB3>     INFO: 30983000 events read in total (875575ms).
[12:19:36.444] <TB3>     INFO: 32050600 events read in total (906020ms).
[12:20:07.697] <TB3>     INFO: 33120000 events read in total (937273ms).
[12:20:36.807] <TB3>     INFO: 34188000 events read in total (966383ms).
[12:21:05.385] <TB3>     INFO: 35255600 events read in total (994961ms).
[12:21:34.119] <TB3>     INFO: 36322800 events read in total (1023695ms).
[12:22:02.000] <TB3>     INFO: 37391600 events read in total (1052576ms).
[12:22:31.721] <TB3>     INFO: 38460800 events read in total (1081297ms).
[12:23:00.373] <TB3>     INFO: 39527800 events read in total (1109949ms).
[12:23:29.210] <TB3>     INFO: 40594800 events read in total (1138786ms).
[12:23:57.839] <TB3>     INFO: 41662200 events read in total (1167415ms).
[12:24:26.464] <TB3>     INFO: 42730000 events read in total (1196040ms).
[12:24:55.047] <TB3>     INFO: 43798600 events read in total (1224623ms).
[12:25:23.680] <TB3>     INFO: 44866200 events read in total (1253256ms).
[12:25:53.599] <TB3>     INFO: 45932800 events read in total (1283175ms).
[12:26:24.992] <TB3>     INFO: 46999600 events read in total (1314568ms).
[12:26:54.622] <TB3>     INFO: 48066000 events read in total (1344198ms).
[12:27:23.605] <TB3>     INFO: 49133200 events read in total (1373181ms).
[12:27:52.280] <TB3>     INFO: 50200600 events read in total (1401856ms).
[12:28:21.045] <TB3>     INFO: 51269000 events read in total (1430621ms).
[12:28:49.807] <TB3>     INFO: 52335600 events read in total (1459383ms).
[12:29:18.590] <TB3>     INFO: 53401800 events read in total (1488166ms).
[12:29:47.291] <TB3>     INFO: 54468600 events read in total (1516867ms).
[12:30:15.924] <TB3>     INFO: 55535000 events read in total (1545500ms).
[12:30:44.692] <TB3>     INFO: 56601800 events read in total (1574268ms).
[12:31:13.728] <TB3>     INFO: 57670400 events read in total (1603304ms).
[12:31:42.564] <TB3>     INFO: 58738400 events read in total (1632140ms).
[12:31:52.083] <TB3>     INFO: 59072000 events read in total (1641659ms).
[12:31:52.105] <TB3>     INFO: Test took 1642787ms.
[12:31:52.165] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:31:52.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:31:52.317] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:53.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:31:53.578] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:54.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:31:54.844] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:56.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:31:56.135] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:57.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:31:57.326] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:58.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:31:58.526] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:31:59.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:31:59.702] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:32:00.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:32:00.852] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:32:02.032] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:32:02.032] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:32:03.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:32:03.185] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:32:04.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:32:04.348] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:32:05.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:32:05.503] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:32:06.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:32:06.662] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:32:07.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:32:07.821] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:32:08.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:32:08.982] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:32:10.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:32:10.144] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:32:11.317] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 488964096
[12:32:11.351] <TB3>     INFO: PixTestScurves::scurves() done 
[12:32:11.351] <TB3>     INFO: Vcal mean:  35.00  35.06  34.94  34.74  34.87  34.89  34.97  34.93  35.08  35.09  35.09  35.07  35.08  35.18  35.05  35.05 
[12:32:11.351] <TB3>     INFO: Vcal RMS:    0.69   0.70   0.69   0.69   0.65   0.68   0.64   0.66   0.65   0.64   0.63   1.02   0.65   0.65   0.65   0.61 
[12:32:11.352] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[12:32:11.424] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[12:32:11.424] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[12:32:11.424] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[12:32:11.424] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[12:32:11.424] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[12:32:11.425] <TB3>     INFO: ######################################################################
[12:32:11.425] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[12:32:11.425] <TB3>     INFO: ######################################################################
[12:32:11.429] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:32:11.778] <TB3>     INFO: Expecting 41600 events.
[12:32:15.859] <TB3>     INFO: 41600 events read in total (3352ms).
[12:32:15.860] <TB3>     INFO: Test took 4431ms.
[12:32:15.868] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:32:15.868] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[12:32:15.868] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:32:15.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 17, 65] has eff 0/10
[12:32:15.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 17, 65]
[12:32:15.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 17, 66] has eff 0/10
[12:32:15.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 17, 66]
[12:32:15.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[12:32:15.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[12:32:15.877] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[12:32:15.877] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[12:32:16.217] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:32:16.569] <TB3>     INFO: Expecting 41600 events.
[12:32:20.723] <TB3>     INFO: 41600 events read in total (3439ms).
[12:32:20.723] <TB3>     INFO: Test took 4505ms.
[12:32:20.731] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:32:20.731] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[12:32:20.731] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[12:32:20.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.164
[12:32:20.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[12:32:20.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.981
[12:32:20.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[12:32:20.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.32
[12:32:20.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 170
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.314
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.356
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,5] phvalue 186
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.056
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 184
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.988
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.998
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 193
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.46
[12:32:20.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 181
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.854
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.162
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.829
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.738
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.694
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 183
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.212
[12:32:20.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[12:32:20.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.874
[12:32:20.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[12:32:20.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[12:32:20.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[12:32:20.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[12:32:20.828] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:32:21.172] <TB3>     INFO: Expecting 41600 events.
[12:32:25.294] <TB3>     INFO: 41600 events read in total (3408ms).
[12:32:25.295] <TB3>     INFO: Test took 4467ms.
[12:32:25.303] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:32:25.303] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[12:32:25.303] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[12:32:25.307] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[12:32:25.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 64minph_roc = 15
[12:32:25.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0512
[12:32:25.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 82
[12:32:25.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5076
[12:32:25.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 70
[12:32:25.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.974
[12:32:25.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 69
[12:32:25.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.3158
[12:32:25.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 84
[12:32:25.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.0575
[12:32:25.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 89
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9268
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 78
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.6047
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,32] phvalue 89
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.3815
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 94
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.7167
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 80
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8056
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 89
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.33
[12:32:25.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 78
[12:32:25.310] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8186
[12:32:25.310] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,50] phvalue 69
[12:32:25.310] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6154
[12:32:25.310] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,30] phvalue 82
[12:32:25.310] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8523
[12:32:25.310] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 75
[12:32:25.310] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0774
[12:32:25.310] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 70
[12:32:25.310] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5053
[12:32:25.310] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,6] phvalue 70
[12:32:25.313] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 0 0
[12:32:25.721] <TB3>     INFO: Expecting 2560 events.
[12:32:26.678] <TB3>     INFO: 2560 events read in total (242ms).
[12:32:26.678] <TB3>     INFO: Test took 1365ms.
[12:32:26.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:26.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 1 1
[12:32:27.186] <TB3>     INFO: Expecting 2560 events.
[12:32:28.142] <TB3>     INFO: 2560 events read in total (241ms).
[12:32:28.143] <TB3>     INFO: Test took 1464ms.
[12:32:28.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:28.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 2 2
[12:32:28.650] <TB3>     INFO: Expecting 2560 events.
[12:32:29.606] <TB3>     INFO: 2560 events read in total (241ms).
[12:32:29.606] <TB3>     INFO: Test took 1463ms.
[12:32:29.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:29.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[12:32:30.114] <TB3>     INFO: Expecting 2560 events.
[12:32:31.070] <TB3>     INFO: 2560 events read in total (241ms).
[12:32:31.070] <TB3>     INFO: Test took 1464ms.
[12:32:31.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:31.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 4 4
[12:32:31.578] <TB3>     INFO: Expecting 2560 events.
[12:32:32.536] <TB3>     INFO: 2560 events read in total (243ms).
[12:32:32.536] <TB3>     INFO: Test took 1464ms.
[12:32:32.536] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:32.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 5 5
[12:32:33.044] <TB3>     INFO: Expecting 2560 events.
[12:32:33.004] <TB3>     INFO: 2560 events read in total (245ms).
[12:32:34.004] <TB3>     INFO: Test took 1467ms.
[12:32:34.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:34.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 32, 6 6
[12:32:34.511] <TB3>     INFO: Expecting 2560 events.
[12:32:35.471] <TB3>     INFO: 2560 events read in total (245ms).
[12:32:35.472] <TB3>     INFO: Test took 1467ms.
[12:32:35.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:35.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 7 7
[12:32:35.979] <TB3>     INFO: Expecting 2560 events.
[12:32:36.936] <TB3>     INFO: 2560 events read in total (242ms).
[12:32:36.937] <TB3>     INFO: Test took 1465ms.
[12:32:36.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:36.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 8 8
[12:32:37.445] <TB3>     INFO: Expecting 2560 events.
[12:32:38.403] <TB3>     INFO: 2560 events read in total (244ms).
[12:32:38.403] <TB3>     INFO: Test took 1466ms.
[12:32:38.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:38.404] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[12:32:38.911] <TB3>     INFO: Expecting 2560 events.
[12:32:39.870] <TB3>     INFO: 2560 events read in total (244ms).
[12:32:39.871] <TB3>     INFO: Test took 1467ms.
[12:32:39.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:39.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 10 10
[12:32:40.378] <TB3>     INFO: Expecting 2560 events.
[12:32:41.337] <TB3>     INFO: 2560 events read in total (243ms).
[12:32:41.337] <TB3>     INFO: Test took 1466ms.
[12:32:41.338] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:41.338] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 50, 11 11
[12:32:41.845] <TB3>     INFO: Expecting 2560 events.
[12:32:42.804] <TB3>     INFO: 2560 events read in total (243ms).
[12:32:42.804] <TB3>     INFO: Test took 1466ms.
[12:32:42.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:42.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 30, 12 12
[12:32:43.312] <TB3>     INFO: Expecting 2560 events.
[12:32:44.269] <TB3>     INFO: 2560 events read in total (242ms).
[12:32:44.270] <TB3>     INFO: Test took 1466ms.
[12:32:44.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:44.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 13 13
[12:32:44.785] <TB3>     INFO: Expecting 2560 events.
[12:32:45.743] <TB3>     INFO: 2560 events read in total (243ms).
[12:32:45.743] <TB3>     INFO: Test took 1473ms.
[12:32:45.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:45.745] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 14 14
[12:32:46.251] <TB3>     INFO: Expecting 2560 events.
[12:32:47.207] <TB3>     INFO: 2560 events read in total (241ms).
[12:32:47.207] <TB3>     INFO: Test took 1461ms.
[12:32:47.207] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:47.208] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 6, 15 15
[12:32:47.715] <TB3>     INFO: Expecting 2560 events.
[12:32:48.672] <TB3>     INFO: 2560 events read in total (242ms).
[12:32:48.672] <TB3>     INFO: Test took 1464ms.
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC12
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[12:32:48.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[12:32:48.679] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:32:49.182] <TB3>     INFO: Expecting 655360 events.
[12:33:00.003] <TB3>     INFO: 655360 events read in total (11106ms).
[12:33:01.014] <TB3>     INFO: Expecting 655360 events.
[12:33:12.793] <TB3>     INFO: 655360 events read in total (11211ms).
[12:33:12.812] <TB3>     INFO: Expecting 655360 events.
[12:33:24.526] <TB3>     INFO: 655360 events read in total (11159ms).
[12:33:24.546] <TB3>     INFO: Expecting 655360 events.
[12:33:36.290] <TB3>     INFO: 655360 events read in total (11181ms).
[12:33:36.315] <TB3>     INFO: Expecting 655360 events.
[12:33:49.384] <TB3>     INFO: 655360 events read in total (12517ms).
[12:33:49.429] <TB3>     INFO: Expecting 655360 events.
[12:34:01.818] <TB3>     INFO: 655360 events read in total (11859ms).
[12:34:01.852] <TB3>     INFO: Expecting 655360 events.
[12:34:13.944] <TB3>     INFO: 655360 events read in total (11546ms).
[12:34:13.981] <TB3>     INFO: Expecting 655360 events.
[12:34:25.849] <TB3>     INFO: 655360 events read in total (11322ms).
[12:34:25.890] <TB3>     INFO: Expecting 655360 events.
[12:34:37.675] <TB3>     INFO: 655360 events read in total (11248ms).
[12:34:37.726] <TB3>     INFO: Expecting 655360 events.
[12:34:50.530] <TB3>     INFO: 655360 events read in total (12276ms).
[12:34:50.582] <TB3>     INFO: Expecting 655360 events.
[12:35:02.312] <TB3>     INFO: 655360 events read in total (11203ms).
[12:35:02.368] <TB3>     INFO: Expecting 655360 events.
[12:35:14.091] <TB3>     INFO: 655360 events read in total (11197ms).
[12:35:14.152] <TB3>     INFO: Expecting 655360 events.
[12:35:25.811] <TB3>     INFO: 655360 events read in total (11132ms).
[12:35:25.877] <TB3>     INFO: Expecting 655360 events.
[12:35:37.587] <TB3>     INFO: 655360 events read in total (11184ms).
[12:35:37.656] <TB3>     INFO: Expecting 655360 events.
[12:35:49.322] <TB3>     INFO: 655360 events read in total (11140ms).
[12:35:49.395] <TB3>     INFO: Expecting 655360 events.
[12:36:01.096] <TB3>     INFO: 655360 events read in total (11174ms).
[12:36:01.172] <TB3>     INFO: Test took 192493ms.
[12:36:01.266] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:36:01.573] <TB3>     INFO: Expecting 655360 events.
[12:36:13.387] <TB3>     INFO: 655360 events read in total (11099ms).
[12:36:13.398] <TB3>     INFO: Expecting 655360 events.
[12:36:25.050] <TB3>     INFO: 655360 events read in total (11081ms).
[12:36:25.065] <TB3>     INFO: Expecting 655360 events.
[12:36:36.679] <TB3>     INFO: 655360 events read in total (11045ms).
[12:36:36.700] <TB3>     INFO: Expecting 655360 events.
[12:36:48.370] <TB3>     INFO: 655360 events read in total (11116ms).
[12:36:48.394] <TB3>     INFO: Expecting 655360 events.
[12:37:00.019] <TB3>     INFO: 655360 events read in total (11066ms).
[12:37:00.047] <TB3>     INFO: Expecting 655360 events.
[12:37:11.689] <TB3>     INFO: 655360 events read in total (11087ms).
[12:37:11.724] <TB3>     INFO: Expecting 655360 events.
[12:37:23.387] <TB3>     INFO: 655360 events read in total (11118ms).
[12:37:23.425] <TB3>     INFO: Expecting 655360 events.
[12:37:35.015] <TB3>     INFO: 655360 events read in total (11047ms).
[12:37:35.056] <TB3>     INFO: Expecting 655360 events.
[12:37:46.726] <TB3>     INFO: 655360 events read in total (11132ms).
[12:37:46.772] <TB3>     INFO: Expecting 655360 events.
[12:37:58.435] <TB3>     INFO: 655360 events read in total (11135ms).
[12:37:58.488] <TB3>     INFO: Expecting 655360 events.
[12:38:10.151] <TB3>     INFO: 655360 events read in total (11135ms).
[12:38:10.206] <TB3>     INFO: Expecting 655360 events.
[12:38:21.906] <TB3>     INFO: 655360 events read in total (11174ms).
[12:38:21.967] <TB3>     INFO: Expecting 655360 events.
[12:38:33.651] <TB3>     INFO: 655360 events read in total (11158ms).
[12:38:33.717] <TB3>     INFO: Expecting 655360 events.
[12:38:45.354] <TB3>     INFO: 655360 events read in total (11111ms).
[12:38:45.423] <TB3>     INFO: Expecting 655360 events.
[12:38:58.150] <TB3>     INFO: 655360 events read in total (12200ms).
[12:38:58.228] <TB3>     INFO: Expecting 655360 events.
[12:39:10.866] <TB3>     INFO: 655360 events read in total (12111ms).
[12:39:10.949] <TB3>     INFO: Test took 189683ms.
[12:39:11.126] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.126] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:39:11.126] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.126] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:39:11.126] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.127] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:39:11.127] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.127] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:39:11.127] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.128] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:39:11.128] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.128] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:39:11.128] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.129] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:39:11.129] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.129] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:39:11.129] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.129] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:39:11.129] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:39:11.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:39:11.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:39:11.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:39:11.131] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:39:11.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:39:11.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:39:11.132] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:39:11.133] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.140] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.148] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.155] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.162] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.169] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.177] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.184] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.191] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.198] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.205] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.212] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.219] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:39:11.226] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.233] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.240] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.247] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:39:11.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:39:11.288] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C0.dat
[12:39:11.288] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C1.dat
[12:39:11.288] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C2.dat
[12:39:11.288] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C3.dat
[12:39:11.288] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C4.dat
[12:39:11.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C5.dat
[12:39:11.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C6.dat
[12:39:11.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C7.dat
[12:39:11.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C8.dat
[12:39:11.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C9.dat
[12:39:11.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C10.dat
[12:39:11.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C11.dat
[12:39:11.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C12.dat
[12:39:11.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C13.dat
[12:39:11.290] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C14.dat
[12:39:11.290] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C15.dat
[12:39:11.637] <TB3>     INFO: Expecting 41600 events.
[12:39:15.508] <TB3>     INFO: 41600 events read in total (3157ms).
[12:39:15.509] <TB3>     INFO: Test took 4217ms.
[12:39:16.166] <TB3>     INFO: Expecting 41600 events.
[12:39:20.039] <TB3>     INFO: 41600 events read in total (3158ms).
[12:39:20.039] <TB3>     INFO: Test took 4222ms.
[12:39:20.691] <TB3>     INFO: Expecting 41600 events.
[12:39:24.535] <TB3>     INFO: 41600 events read in total (3129ms).
[12:39:24.535] <TB3>     INFO: Test took 4188ms.
[12:39:24.845] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:24.979] <TB3>     INFO: Expecting 2560 events.
[12:39:25.938] <TB3>     INFO: 2560 events read in total (244ms).
[12:39:25.938] <TB3>     INFO: Test took 1093ms.
[12:39:25.940] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:26.447] <TB3>     INFO: Expecting 2560 events.
[12:39:27.404] <TB3>     INFO: 2560 events read in total (242ms).
[12:39:27.404] <TB3>     INFO: Test took 1464ms.
[12:39:27.406] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:27.913] <TB3>     INFO: Expecting 2560 events.
[12:39:28.872] <TB3>     INFO: 2560 events read in total (244ms).
[12:39:28.872] <TB3>     INFO: Test took 1466ms.
[12:39:28.874] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:29.380] <TB3>     INFO: Expecting 2560 events.
[12:39:30.340] <TB3>     INFO: 2560 events read in total (245ms).
[12:39:30.340] <TB3>     INFO: Test took 1466ms.
[12:39:30.342] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:30.847] <TB3>     INFO: Expecting 2560 events.
[12:39:31.810] <TB3>     INFO: 2560 events read in total (244ms).
[12:39:31.811] <TB3>     INFO: Test took 1469ms.
[12:39:31.813] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:32.320] <TB3>     INFO: Expecting 2560 events.
[12:39:33.278] <TB3>     INFO: 2560 events read in total (243ms).
[12:39:33.278] <TB3>     INFO: Test took 1465ms.
[12:39:33.281] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:33.787] <TB3>     INFO: Expecting 2560 events.
[12:39:34.749] <TB3>     INFO: 2560 events read in total (248ms).
[12:39:34.749] <TB3>     INFO: Test took 1468ms.
[12:39:34.751] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:35.258] <TB3>     INFO: Expecting 2560 events.
[12:39:36.219] <TB3>     INFO: 2560 events read in total (247ms).
[12:39:36.220] <TB3>     INFO: Test took 1469ms.
[12:39:36.222] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:36.727] <TB3>     INFO: Expecting 2560 events.
[12:39:37.690] <TB3>     INFO: 2560 events read in total (248ms).
[12:39:37.690] <TB3>     INFO: Test took 1468ms.
[12:39:37.692] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:38.199] <TB3>     INFO: Expecting 2560 events.
[12:39:39.162] <TB3>     INFO: 2560 events read in total (248ms).
[12:39:39.162] <TB3>     INFO: Test took 1471ms.
[12:39:39.164] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:39.671] <TB3>     INFO: Expecting 2560 events.
[12:39:40.629] <TB3>     INFO: 2560 events read in total (243ms).
[12:39:40.630] <TB3>     INFO: Test took 1466ms.
[12:39:40.634] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:41.140] <TB3>     INFO: Expecting 2560 events.
[12:39:42.099] <TB3>     INFO: 2560 events read in total (244ms).
[12:39:42.099] <TB3>     INFO: Test took 1465ms.
[12:39:42.103] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:42.609] <TB3>     INFO: Expecting 2560 events.
[12:39:43.566] <TB3>     INFO: 2560 events read in total (242ms).
[12:39:43.567] <TB3>     INFO: Test took 1464ms.
[12:39:43.569] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:44.080] <TB3>     INFO: Expecting 2560 events.
[12:39:45.037] <TB3>     INFO: 2560 events read in total (242ms).
[12:39:45.037] <TB3>     INFO: Test took 1468ms.
[12:39:45.039] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:45.548] <TB3>     INFO: Expecting 2560 events.
[12:39:46.505] <TB3>     INFO: 2560 events read in total (242ms).
[12:39:46.505] <TB3>     INFO: Test took 1466ms.
[12:39:46.508] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:47.014] <TB3>     INFO: Expecting 2560 events.
[12:39:47.973] <TB3>     INFO: 2560 events read in total (244ms).
[12:39:47.973] <TB3>     INFO: Test took 1465ms.
[12:39:47.976] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:48.482] <TB3>     INFO: Expecting 2560 events.
[12:39:49.441] <TB3>     INFO: 2560 events read in total (244ms).
[12:39:49.441] <TB3>     INFO: Test took 1466ms.
[12:39:49.444] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:49.952] <TB3>     INFO: Expecting 2560 events.
[12:39:50.910] <TB3>     INFO: 2560 events read in total (243ms).
[12:39:50.911] <TB3>     INFO: Test took 1468ms.
[12:39:50.913] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:51.419] <TB3>     INFO: Expecting 2560 events.
[12:39:52.379] <TB3>     INFO: 2560 events read in total (245ms).
[12:39:52.379] <TB3>     INFO: Test took 1466ms.
[12:39:52.381] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:52.888] <TB3>     INFO: Expecting 2560 events.
[12:39:53.849] <TB3>     INFO: 2560 events read in total (246ms).
[12:39:53.850] <TB3>     INFO: Test took 1469ms.
[12:39:53.853] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:54.358] <TB3>     INFO: Expecting 2560 events.
[12:39:55.320] <TB3>     INFO: 2560 events read in total (247ms).
[12:39:55.321] <TB3>     INFO: Test took 1468ms.
[12:39:55.323] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:55.829] <TB3>     INFO: Expecting 2560 events.
[12:39:56.791] <TB3>     INFO: 2560 events read in total (247ms).
[12:39:56.791] <TB3>     INFO: Test took 1468ms.
[12:39:56.794] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:57.300] <TB3>     INFO: Expecting 2560 events.
[12:39:58.257] <TB3>     INFO: 2560 events read in total (243ms).
[12:39:58.257] <TB3>     INFO: Test took 1464ms.
[12:39:58.259] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:58.766] <TB3>     INFO: Expecting 2560 events.
[12:39:59.726] <TB3>     INFO: 2560 events read in total (245ms).
[12:39:59.727] <TB3>     INFO: Test took 1468ms.
[12:39:59.729] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:00.235] <TB3>     INFO: Expecting 2560 events.
[12:40:01.195] <TB3>     INFO: 2560 events read in total (245ms).
[12:40:01.196] <TB3>     INFO: Test took 1467ms.
[12:40:01.199] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:01.707] <TB3>     INFO: Expecting 2560 events.
[12:40:02.667] <TB3>     INFO: 2560 events read in total (245ms).
[12:40:02.667] <TB3>     INFO: Test took 1469ms.
[12:40:02.670] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:03.176] <TB3>     INFO: Expecting 2560 events.
[12:40:04.135] <TB3>     INFO: 2560 events read in total (244ms).
[12:40:04.135] <TB3>     INFO: Test took 1466ms.
[12:40:04.137] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:04.644] <TB3>     INFO: Expecting 2560 events.
[12:40:05.603] <TB3>     INFO: 2560 events read in total (244ms).
[12:40:05.603] <TB3>     INFO: Test took 1466ms.
[12:40:05.605] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:06.112] <TB3>     INFO: Expecting 2560 events.
[12:40:07.070] <TB3>     INFO: 2560 events read in total (243ms).
[12:40:07.070] <TB3>     INFO: Test took 1465ms.
[12:40:07.073] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:07.579] <TB3>     INFO: Expecting 2560 events.
[12:40:08.538] <TB3>     INFO: 2560 events read in total (244ms).
[12:40:08.538] <TB3>     INFO: Test took 1465ms.
[12:40:08.542] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:09.048] <TB3>     INFO: Expecting 2560 events.
[12:40:10.006] <TB3>     INFO: 2560 events read in total (243ms).
[12:40:10.006] <TB3>     INFO: Test took 1464ms.
[12:40:10.008] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:10.515] <TB3>     INFO: Expecting 2560 events.
[12:40:11.475] <TB3>     INFO: 2560 events read in total (245ms).
[12:40:11.476] <TB3>     INFO: Test took 1468ms.
[12:40:12.509] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 481 seconds
[12:40:12.509] <TB3>     INFO: PH scale (per ROC):    76  84  68  72  79  80  82  84  78  79  76  83  75  79  80  83
[12:40:12.510] <TB3>     INFO: PH offset (per ROC):  171 174 181 171 159 170 158 156 170 161 172 175 170 175 176 174
[12:40:12.681] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:40:12.685] <TB3>     INFO: ######################################################################
[12:40:12.685] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:40:12.685] <TB3>     INFO: ######################################################################
[12:40:12.685] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:40:12.697] <TB3>     INFO: scanning low vcal = 10
[12:40:13.043] <TB3>     INFO: Expecting 41600 events.
[12:40:16.764] <TB3>     INFO: 41600 events read in total (3006ms).
[12:40:16.765] <TB3>     INFO: Test took 4068ms.
[12:40:16.766] <TB3>     INFO: scanning low vcal = 20
[12:40:17.273] <TB3>     INFO: Expecting 41600 events.
[12:40:21.012] <TB3>     INFO: 41600 events read in total (3024ms).
[12:40:21.013] <TB3>     INFO: Test took 4247ms.
[12:40:21.016] <TB3>     INFO: scanning low vcal = 30
[12:40:21.521] <TB3>     INFO: Expecting 41600 events.
[12:40:25.262] <TB3>     INFO: 41600 events read in total (3025ms).
[12:40:25.264] <TB3>     INFO: Test took 4248ms.
[12:40:25.266] <TB3>     INFO: scanning low vcal = 40
[12:40:25.768] <TB3>     INFO: Expecting 41600 events.
[12:40:30.015] <TB3>     INFO: 41600 events read in total (3532ms).
[12:40:30.017] <TB3>     INFO: Test took 4751ms.
[12:40:30.020] <TB3>     INFO: scanning low vcal = 50
[12:40:30.441] <TB3>     INFO: Expecting 41600 events.
[12:40:34.719] <TB3>     INFO: 41600 events read in total (3564ms).
[12:40:34.719] <TB3>     INFO: Test took 4698ms.
[12:40:34.723] <TB3>     INFO: scanning low vcal = 60
[12:40:35.145] <TB3>     INFO: Expecting 41600 events.
[12:40:39.411] <TB3>     INFO: 41600 events read in total (3551ms).
[12:40:39.412] <TB3>     INFO: Test took 4689ms.
[12:40:39.415] <TB3>     INFO: scanning low vcal = 70
[12:40:39.842] <TB3>     INFO: Expecting 41600 events.
[12:40:44.107] <TB3>     INFO: 41600 events read in total (3550ms).
[12:40:44.108] <TB3>     INFO: Test took 4693ms.
[12:40:44.111] <TB3>     INFO: scanning low vcal = 80
[12:40:44.537] <TB3>     INFO: Expecting 41600 events.
[12:40:48.821] <TB3>     INFO: 41600 events read in total (3569ms).
[12:40:48.821] <TB3>     INFO: Test took 4710ms.
[12:40:48.824] <TB3>     INFO: scanning low vcal = 90
[12:40:49.244] <TB3>     INFO: Expecting 41600 events.
[12:40:53.512] <TB3>     INFO: 41600 events read in total (3553ms).
[12:40:53.513] <TB3>     INFO: Test took 4689ms.
[12:40:53.518] <TB3>     INFO: scanning low vcal = 100
[12:40:53.936] <TB3>     INFO: Expecting 41600 events.
[12:40:58.348] <TB3>     INFO: 41600 events read in total (3697ms).
[12:40:58.348] <TB3>     INFO: Test took 4830ms.
[12:40:58.351] <TB3>     INFO: scanning low vcal = 110
[12:40:58.772] <TB3>     INFO: Expecting 41600 events.
[12:41:03.044] <TB3>     INFO: 41600 events read in total (3555ms).
[12:41:03.044] <TB3>     INFO: Test took 4693ms.
[12:41:03.047] <TB3>     INFO: scanning low vcal = 120
[12:41:03.471] <TB3>     INFO: Expecting 41600 events.
[12:41:07.734] <TB3>     INFO: 41600 events read in total (3548ms).
[12:41:07.735] <TB3>     INFO: Test took 4688ms.
[12:41:07.738] <TB3>     INFO: scanning low vcal = 130
[12:41:08.161] <TB3>     INFO: Expecting 41600 events.
[12:41:12.431] <TB3>     INFO: 41600 events read in total (3555ms).
[12:41:12.433] <TB3>     INFO: Test took 4695ms.
[12:41:12.436] <TB3>     INFO: scanning low vcal = 140
[12:41:12.858] <TB3>     INFO: Expecting 41600 events.
[12:41:17.118] <TB3>     INFO: 41600 events read in total (3545ms).
[12:41:17.119] <TB3>     INFO: Test took 4683ms.
[12:41:17.123] <TB3>     INFO: scanning low vcal = 150
[12:41:17.549] <TB3>     INFO: Expecting 41600 events.
[12:41:21.823] <TB3>     INFO: 41600 events read in total (3559ms).
[12:41:21.823] <TB3>     INFO: Test took 4700ms.
[12:41:21.827] <TB3>     INFO: scanning low vcal = 160
[12:41:22.250] <TB3>     INFO: Expecting 41600 events.
[12:41:26.508] <TB3>     INFO: 41600 events read in total (3543ms).
[12:41:26.508] <TB3>     INFO: Test took 4681ms.
[12:41:26.512] <TB3>     INFO: scanning low vcal = 170
[12:41:26.933] <TB3>     INFO: Expecting 41600 events.
[12:41:31.204] <TB3>     INFO: 41600 events read in total (3556ms).
[12:41:31.205] <TB3>     INFO: Test took 4693ms.
[12:41:31.210] <TB3>     INFO: scanning low vcal = 180
[12:41:31.629] <TB3>     INFO: Expecting 41600 events.
[12:41:35.898] <TB3>     INFO: 41600 events read in total (3554ms).
[12:41:35.898] <TB3>     INFO: Test took 4688ms.
[12:41:35.902] <TB3>     INFO: scanning low vcal = 190
[12:41:36.325] <TB3>     INFO: Expecting 41600 events.
[12:41:40.580] <TB3>     INFO: 41600 events read in total (3540ms).
[12:41:40.580] <TB3>     INFO: Test took 4678ms.
[12:41:40.584] <TB3>     INFO: scanning low vcal = 200
[12:41:41.005] <TB3>     INFO: Expecting 41600 events.
[12:41:45.294] <TB3>     INFO: 41600 events read in total (3574ms).
[12:41:45.295] <TB3>     INFO: Test took 4711ms.
[12:41:45.299] <TB3>     INFO: scanning low vcal = 210
[12:41:45.720] <TB3>     INFO: Expecting 41600 events.
[12:41:49.983] <TB3>     INFO: 41600 events read in total (3548ms).
[12:41:49.984] <TB3>     INFO: Test took 4685ms.
[12:41:49.987] <TB3>     INFO: scanning low vcal = 220
[12:41:50.410] <TB3>     INFO: Expecting 41600 events.
[12:41:54.674] <TB3>     INFO: 41600 events read in total (3549ms).
[12:41:54.675] <TB3>     INFO: Test took 4688ms.
[12:41:54.678] <TB3>     INFO: scanning low vcal = 230
[12:41:55.101] <TB3>     INFO: Expecting 41600 events.
[12:41:59.368] <TB3>     INFO: 41600 events read in total (3552ms).
[12:41:59.368] <TB3>     INFO: Test took 4690ms.
[12:41:59.371] <TB3>     INFO: scanning low vcal = 240
[12:41:59.798] <TB3>     INFO: Expecting 41600 events.
[12:42:04.068] <TB3>     INFO: 41600 events read in total (3555ms).
[12:42:04.069] <TB3>     INFO: Test took 4698ms.
[12:42:04.072] <TB3>     INFO: scanning low vcal = 250
[12:42:04.495] <TB3>     INFO: Expecting 41600 events.
[12:42:08.778] <TB3>     INFO: 41600 events read in total (3568ms).
[12:42:08.779] <TB3>     INFO: Test took 4707ms.
[12:42:08.783] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:42:09.204] <TB3>     INFO: Expecting 41600 events.
[12:42:13.473] <TB3>     INFO: 41600 events read in total (3554ms).
[12:42:13.473] <TB3>     INFO: Test took 4690ms.
[12:42:13.477] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:42:13.898] <TB3>     INFO: Expecting 41600 events.
[12:42:18.153] <TB3>     INFO: 41600 events read in total (3540ms).
[12:42:18.153] <TB3>     INFO: Test took 4676ms.
[12:42:18.157] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:42:18.578] <TB3>     INFO: Expecting 41600 events.
[12:42:22.804] <TB3>     INFO: 41600 events read in total (3511ms).
[12:42:22.805] <TB3>     INFO: Test took 4648ms.
[12:42:22.808] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:42:23.235] <TB3>     INFO: Expecting 41600 events.
[12:42:27.467] <TB3>     INFO: 41600 events read in total (3517ms).
[12:42:27.468] <TB3>     INFO: Test took 4660ms.
[12:42:27.472] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:42:27.896] <TB3>     INFO: Expecting 41600 events.
[12:42:32.115] <TB3>     INFO: 41600 events read in total (3504ms).
[12:42:32.115] <TB3>     INFO: Test took 4643ms.
[12:42:32.656] <TB3>     INFO: PixTestGainPedestal::measure() done 
[12:42:32.661] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:42:32.661] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:42:32.661] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:42:32.661] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:42:32.661] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:42:32.661] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:42:32.662] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:42:32.662] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:42:32.662] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:42:32.662] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:42:32.662] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:42:32.663] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:42:32.663] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:42:32.663] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:42:32.663] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:42:32.663] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:43:11.182] <TB3>     INFO: PixTestGainPedestal::fit() done
[12:43:11.182] <TB3>     INFO: non-linearity mean:  0.958 0.958 0.949 0.960 0.954 0.962 0.954 0.959 0.948 0.956 0.949 0.956 0.957 0.961 0.960 0.952
[12:43:11.182] <TB3>     INFO: non-linearity RMS:   0.006 0.007 0.007 0.007 0.006 0.005 0.006 0.005 0.007 0.006 0.006 0.006 0.006 0.006 0.005 0.007
[12:43:11.182] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:43:11.206] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:43:11.229] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:43:11.252] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:43:11.275] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:43:11.298] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:43:11.321] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:43:11.345] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:43:11.368] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:43:11.392] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:43:11.415] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:43:11.438] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:43:11.462] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:43:11.485] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:43:11.509] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:43:11.532] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-42_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:43:11.555] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[12:43:11.555] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:43:11.563] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:43:11.563] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:43:11.570] <TB3>     INFO: ######################################################################
[12:43:11.571] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:43:11.571] <TB3>     INFO: ######################################################################
[12:43:11.573] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:43:11.587] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:43:11.587] <TB3>     INFO:     run 1 of 1
[12:43:11.587] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:43:11.931] <TB3>     INFO: Expecting 3120000 events.
[12:44:01.781] <TB3>     INFO: 1269680 events read in total (49136ms).
[12:44:51.491] <TB3>     INFO: 2534995 events read in total (98846ms).
[12:45:14.516] <TB3>     INFO: 3120000 events read in total (121872ms).
[12:45:14.569] <TB3>     INFO: Test took 122983ms.
[12:45:14.657] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:45:14.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:45:16.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:45:17.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:45:19.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:45:20.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:45:22.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:45:23.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:45:25.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:45:26.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:45:28.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:45:29.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:45:31.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:45:32.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:45:34.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:45:35.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:45:36.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:45:38.357] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389902336
[12:45:38.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:45:38.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3975, RMS = 1.61151
[12:45:38.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[12:45:38.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:45:38.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2956, RMS = 1.4254
[12:45:38.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[12:45:38.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:45:38.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7051, RMS = 2.08025
[12:45:38.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[12:45:38.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:45:38.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5809, RMS = 2.17905
[12:45:38.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[12:45:38.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:45:38.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1466, RMS = 1.24975
[12:45:38.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:45:38.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:45:38.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5193, RMS = 2.05362
[12:45:38.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:45:38.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:45:38.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4971, RMS = 1.45616
[12:45:38.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:45:38.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:45:38.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.4691, RMS = 1.98538
[12:45:38.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[12:45:38.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:45:38.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0661, RMS = 1.38301
[12:45:38.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[12:45:38.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:45:38.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2967, RMS = 1.16795
[12:45:38.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:45:38.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:45:38.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6423, RMS = 1.7756
[12:45:38.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[12:45:38.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:45:38.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.91, RMS = 1.29183
[12:45:38.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[12:45:38.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:45:38.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9353, RMS = 1.03907
[12:45:38.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:45:38.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:45:38.396] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4714, RMS = 1.83387
[12:45:38.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:45:38.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:45:38.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5466, RMS = 1.95101
[12:45:38.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[12:45:38.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:45:38.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6002, RMS = 2.11749
[12:45:38.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[12:45:38.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:45:38.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.2827, RMS = 1.97001
[12:45:38.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[12:45:38.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:45:38.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.7504, RMS = 2.3381
[12:45:38.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[12:45:38.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:45:38.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2408, RMS = 1.46322
[12:45:38.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:45:38.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:45:38.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2028, RMS = 1.68753
[12:45:38.401] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:45:38.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:45:38.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9973, RMS = 1.30911
[12:45:38.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:45:38.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:45:38.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9941, RMS = 1.54671
[12:45:38.402] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:45:38.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:45:38.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6121, RMS = 2.12423
[12:45:38.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[12:45:38.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:45:38.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9059, RMS = 1.70272
[12:45:38.403] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[12:45:38.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:45:38.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5996, RMS = 1.50669
[12:45:38.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:45:38.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:45:38.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7736, RMS = 1.88905
[12:45:38.405] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:45:38.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:45:38.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.9089, RMS = 1.71295
[12:45:38.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[12:45:38.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:45:38.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5344, RMS = 1.81139
[12:45:38.406] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[12:45:38.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:45:38.407] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4824, RMS = 1.4856
[12:45:38.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:45:38.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:45:38.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0027, RMS = 1.49582
[12:45:38.408] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:45:38.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:45:38.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7419, RMS = 1.40416
[12:45:38.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[12:45:38.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:45:38.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0284, RMS = 1.83099
[12:45:38.409] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:45:38.414] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[12:45:38.414] <TB3>     INFO: number of dead bumps (per ROC):     2    9    0    0    0    0    0    0    0    0    0    1    0    0    4    4
[12:45:38.414] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:45:38.511] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:45:38.511] <TB3>     INFO: enter test to run
[12:45:38.511] <TB3>     INFO:   test:  no parameter change
[12:45:38.511] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.1mA
[12:45:38.513] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459.8mA
[12:45:38.513] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[12:45:38.513] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:45:39.022] <TB3>    QUIET: Connection to board 24 closed.
[12:45:39.023] <TB3>     INFO: pXar: this is the end, my friend
[12:45:39.023] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
