From 813593f1eed408ca17428c2999d2eafcfc5d7984 Mon Sep 17 00:00:00 2001
From: Fancy Fang <chen.fang@freescale.com>
Date: Thu, 5 Mar 2015 15:48:30 +0800
Subject: [PATCH 0146/1221] MLK-10373-7 ARM: clk-imx7d: change lcdif pixel
 clock source

Change the lcdif pixel clock source to get the required
clock frequency 33Mhz for Seiko wvga panel. Now the
'IMX7D_PLL_SYS_PFD5_CLK' clock is used to be the pixel
clock source, since the more appropriate clock source
'IMX7D_PLL_VIDEO_MAIN_CLK' will cause bus hang.

Signed-off-by: Fancy Fang <chen.fang@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/mach-imx/clk-imx7d.c |    3 +++
 1 files changed, 3 insertions(+), 0 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx7d.c b/arch/arm/mach-imx/clk-imx7d.c
index 95239e0..8f6def9 100644
--- a/arch/arm/mach-imx/clk-imx7d.c
+++ b/arch/arm/mach-imx/clk-imx7d.c
@@ -898,6 +898,9 @@ static void __init imx7d_clocks_init(struct device_node *ccm_node)
 	/* set parent of EPDC pixel clock */
 	imx_clk_set_parent(clks[IMX7D_EPDC_PIXEL_ROOT_SRC], clks[IMX7D_PLL_SYS_MAIN_CLK]);
 
+	/* set lcdif pixel root clock source to get the required 33Mhz clock */
+	imx_clk_set_parent(clks[IMX7D_LCDIF_PIXEL_ROOT_SRC], clks[IMX7D_PLL_SYS_PFD5_CLK]);
+
 	for (i = 0; i < IMX7D_END_CLK; i++) {
 		if (likely(i != IMX7D_LCDIF_PIXEL_ROOT_CLK))
 			clk_prepare_enable(clks[i]);
-- 
1.7.5.4

