# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Project_1.gen/sources_1/bd/embsys/ipshared/ec67/hdl" --include "../../../../Project_1.gen/sources_1/bd/embsys/ipshared/d0f7" \
"../../../../Project_1.ip_user_files/bd/embsys/ipshared/f811/hdl/nexys4io_v3_0_S00_AXI.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ipshared/f811/hdl/nexys4io_v3_0.v" \
"../../../../Project_1.gen/sources_1/bd/embsys/ipshared/f811/src/rgbpwm.v" \
"../../../../Project_1.gen/sources_1/bd/embsys/ipshared/f811/src/debounce.v" \
"../../../../Project_1.gen/sources_1/bd/embsys/ipshared/f811/src/sevensegment.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_nexys4io_0_0/sim/embsys_nexys4io_0_0.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_lmb_bram_0/sim/embsys_lmb_bram_0.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_xbar_0/sim/embsys_xbar_0.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_microblaze_0_xlconcat_0/sim/embsys_microblaze_0_xlconcat_0.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_clk_wiz.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.v" \
"../../../../Project_1.gen/sources_1/bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_pmod_bridge_0_0/sim/PmodENC_pmod_bridge_0_0.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_0_0/sim/PmodENC_xlslice_0_0.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_0_1/sim/PmodENC_xlslice_0_1.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_0_2/sim/PmodENC_xlslice_0_2.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_t_0_0/sim/PmodENC_xlslice_t_0_0.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlconcat_0_0/sim/PmodENC_xlconcat_0_0.v" \
"../../../../Project_1.gen/sources_1/bd/embsys/ipshared/8898/src/PmodENC.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_0/sim/embsys_PmodENC_0_0.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v" \
"../../../../Project_1.gen/sources_1/bd/embsys/ipshared/35e8/hdl/PmodOLEDrgb_v1_0.v" \
"../../../../Project_1.ip_user_files/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/sim/embsys_PmodOLEDrgb_0_0.v" \
"../../../../Project_1.ip_user_files/bd/embsys/sim/embsys.v" \

sv xil_defaultlib  --include "../../../../Project_1.gen/sources_1/bd/embsys/ipshared/ec67/hdl" --include "../../../../Project_1.gen/sources_1/bd/embsys/ipshared/d0f7" \
"../../../../Project_1.srcs/sources_1/new/PWDET.sv" \
"../../../../hardware/nexysA7fpga.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
