	component SP is
		port (
			source_clk : in  std_logic                    := 'X'; -- clk
			source     : out std_logic_vector(0 downto 0)         -- source
		);
	end component SP;

