Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 21 23:51:30 2020
| Host         : DESKTOP-39FN3EH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.955        0.000                      0                  326        0.118        0.000                      0                  326        4.500        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.955        0.000                      0                  326        0.118        0.000                      0                  326        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.925ns (38.411%)  route 3.087ns (61.589%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.619     5.170    btn_db1/CLK
    SLICE_X2Y64          FDRE                                         r  btn_db1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  btn_db1/counter_reg[9]/Q
                         net (fo=2, routed)           1.048     6.737    btn_db1/counter_reg[9]
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.124     6.861 r  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=4, routed)           0.702     7.562    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.686 f  btn_db1/FSM_onehot_P[3]_i_3/O
                         net (fo=17, routed)          0.775     8.461    btn_db1/prev_btn_level_reg[1]
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.585 r  btn_db1/user_addr[0]_i_5/O
                         net (fo=1, routed)           0.562     9.147    btn_db1/user_addr[0]_i_5_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.742 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.742    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.859 r  btn_db1/user_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    btn_db1/user_addr_reg[4]_i_1_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.182 r  btn_db1/user_addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.182    btn_db1_n_13
    SLICE_X8Y62          FDRE                                         r  user_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.433    14.804    clk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  user_addr_reg[9]/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.109    15.137    user_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.917ns (38.312%)  route 3.087ns (61.688%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.619     5.170    btn_db1/CLK
    SLICE_X2Y64          FDRE                                         r  btn_db1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  btn_db1/counter_reg[9]/Q
                         net (fo=2, routed)           1.048     6.737    btn_db1/counter_reg[9]
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.124     6.861 r  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=4, routed)           0.702     7.562    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.686 f  btn_db1/FSM_onehot_P[3]_i_3/O
                         net (fo=17, routed)          0.775     8.461    btn_db1/prev_btn_level_reg[1]
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.585 r  btn_db1/user_addr[0]_i_5/O
                         net (fo=1, routed)           0.562     9.147    btn_db1/user_addr[0]_i_5_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.742 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.742    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.859 r  btn_db1/user_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    btn_db1/user_addr_reg[4]_i_1_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.174 r  btn_db1/user_addr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.174    btn_db1_n_11
    SLICE_X8Y62          FDRE                                         r  user_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.433    14.804    clk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  user_addr_reg[11]/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.109    15.137    user_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.841ns (37.361%)  route 3.087ns (62.639%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.619     5.170    btn_db1/CLK
    SLICE_X2Y64          FDRE                                         r  btn_db1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  btn_db1/counter_reg[9]/Q
                         net (fo=2, routed)           1.048     6.737    btn_db1/counter_reg[9]
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.124     6.861 r  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=4, routed)           0.702     7.562    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.686 f  btn_db1/FSM_onehot_P[3]_i_3/O
                         net (fo=17, routed)          0.775     8.461    btn_db1/prev_btn_level_reg[1]
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.585 r  btn_db1/user_addr[0]_i_5/O
                         net (fo=1, routed)           0.562     9.147    btn_db1/user_addr[0]_i_5_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.742 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.742    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.859 r  btn_db1/user_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    btn_db1/user_addr_reg[4]_i_1_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.098 r  btn_db1/user_addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.098    btn_db1_n_12
    SLICE_X8Y62          FDRE                                         r  user_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.433    14.804    clk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  user_addr_reg[10]/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.109    15.137    user_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 1.821ns (37.106%)  route 3.087ns (62.894%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.619     5.170    btn_db1/CLK
    SLICE_X2Y64          FDRE                                         r  btn_db1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  btn_db1/counter_reg[9]/Q
                         net (fo=2, routed)           1.048     6.737    btn_db1/counter_reg[9]
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.124     6.861 r  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=4, routed)           0.702     7.562    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.686 f  btn_db1/FSM_onehot_P[3]_i_3/O
                         net (fo=17, routed)          0.775     8.461    btn_db1/prev_btn_level_reg[1]
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.585 r  btn_db1/user_addr[0]_i_5/O
                         net (fo=1, routed)           0.562     9.147    btn_db1/user_addr[0]_i_5_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.742 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.742    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.859 r  btn_db1/user_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    btn_db1/user_addr_reg[4]_i_1_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.078 r  btn_db1/user_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.078    btn_db1_n_14
    SLICE_X8Y62          FDRE                                         r  user_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.433    14.804    clk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  user_addr_reg[8]/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.109    15.137    user_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.808ns (36.939%)  route 3.087ns (63.061%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.619     5.170    btn_db1/CLK
    SLICE_X2Y64          FDRE                                         r  btn_db1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  btn_db1/counter_reg[9]/Q
                         net (fo=2, routed)           1.048     6.737    btn_db1/counter_reg[9]
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.124     6.861 r  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=4, routed)           0.702     7.562    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.686 f  btn_db1/FSM_onehot_P[3]_i_3/O
                         net (fo=17, routed)          0.775     8.461    btn_db1/prev_btn_level_reg[1]
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.585 r  btn_db1/user_addr[0]_i_5/O
                         net (fo=1, routed)           0.562     9.147    btn_db1/user_addr[0]_i_5_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.742 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.742    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.065 r  btn_db1/user_addr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.065    btn_db1_n_9
    SLICE_X8Y61          FDRE                                         r  user_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.434    14.805    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  user_addr_reg[5]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y61          FDRE (Setup_fdre_C_D)        0.109    15.138    user_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.800ns (36.835%)  route 3.087ns (63.165%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.619     5.170    btn_db1/CLK
    SLICE_X2Y64          FDRE                                         r  btn_db1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  btn_db1/counter_reg[9]/Q
                         net (fo=2, routed)           1.048     6.737    btn_db1/counter_reg[9]
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.124     6.861 r  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=4, routed)           0.702     7.562    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.686 f  btn_db1/FSM_onehot_P[3]_i_3/O
                         net (fo=17, routed)          0.775     8.461    btn_db1/prev_btn_level_reg[1]
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.585 r  btn_db1/user_addr[0]_i_5/O
                         net (fo=1, routed)           0.562     9.147    btn_db1/user_addr[0]_i_5_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.742 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.742    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.057 r  btn_db1/user_addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.057    btn_db1_n_7
    SLICE_X8Y61          FDRE                                         r  user_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.434    14.805    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  user_addr_reg[7]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y61          FDRE (Setup_fdre_C_D)        0.109    15.138    user_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.724ns (35.837%)  route 3.087ns (64.163%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.619     5.170    btn_db1/CLK
    SLICE_X2Y64          FDRE                                         r  btn_db1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  btn_db1/counter_reg[9]/Q
                         net (fo=2, routed)           1.048     6.737    btn_db1/counter_reg[9]
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.124     6.861 r  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=4, routed)           0.702     7.562    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.686 f  btn_db1/FSM_onehot_P[3]_i_3/O
                         net (fo=17, routed)          0.775     8.461    btn_db1/prev_btn_level_reg[1]
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.585 r  btn_db1/user_addr[0]_i_5/O
                         net (fo=1, routed)           0.562     9.147    btn_db1/user_addr[0]_i_5_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.742 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.742    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.981 r  btn_db1/user_addr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.981    btn_db1_n_8
    SLICE_X8Y61          FDRE                                         r  user_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.434    14.805    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  user_addr_reg[6]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y61          FDRE (Setup_fdre_C_D)        0.109    15.138    user_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.704ns (35.570%)  route 3.087ns (64.430%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.619     5.170    btn_db1/CLK
    SLICE_X2Y64          FDRE                                         r  btn_db1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  btn_db1/counter_reg[9]/Q
                         net (fo=2, routed)           1.048     6.737    btn_db1/counter_reg[9]
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.124     6.861 r  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=4, routed)           0.702     7.562    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.686 f  btn_db1/FSM_onehot_P[3]_i_3/O
                         net (fo=17, routed)          0.775     8.461    btn_db1/prev_btn_level_reg[1]
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.585 r  btn_db1/user_addr[0]_i_5/O
                         net (fo=1, routed)           0.562     9.147    btn_db1/user_addr[0]_i_5_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.742 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.742    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.961 r  btn_db1/user_addr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.961    btn_db1_n_10
    SLICE_X8Y61          FDRE                                         r  user_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.434    14.805    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  user_addr_reg[4]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y61          FDRE (Setup_fdre_C_D)        0.109    15.138    user_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.552ns (33.458%)  route 3.087ns (66.542%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.619     5.170    btn_db1/CLK
    SLICE_X2Y64          FDRE                                         r  btn_db1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  btn_db1/counter_reg[9]/Q
                         net (fo=2, routed)           1.048     6.737    btn_db1/counter_reg[9]
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.124     6.861 r  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=4, routed)           0.702     7.562    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.686 f  btn_db1/FSM_onehot_P[3]_i_3/O
                         net (fo=17, routed)          0.775     8.461    btn_db1/prev_btn_level_reg[1]
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.585 r  btn_db1/user_addr[0]_i_5/O
                         net (fo=1, routed)           0.562     9.147    btn_db1/user_addr[0]_i_5_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     9.809 r  btn_db1/user_addr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.809    btn_db1_n_3
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[3]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.109    15.139    user_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.521ns (33.011%)  route 3.087ns (66.989%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.619     5.170    btn_db1/CLK
    SLICE_X2Y64          FDRE                                         r  btn_db1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  btn_db1/counter_reg[9]/Q
                         net (fo=2, routed)           1.048     6.737    btn_db1/counter_reg[9]
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.124     6.861 r  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=4, routed)           0.702     7.562    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.686 f  btn_db1/FSM_onehot_P[3]_i_3/O
                         net (fo=17, routed)          0.775     8.461    btn_db1/prev_btn_level_reg[1]
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.585 r  btn_db1/user_addr[0]_i_5/O
                         net (fo=1, routed)           0.562     9.147    btn_db1/user_addr[0]_i_5_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.631     9.778 r  btn_db1/user_addr_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.778    btn_db1_n_5
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[1]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.109    15.139    user_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  5.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 user_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.979%)  route 0.193ns (54.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  user_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  user_addr_reg[6]/Q
                         net (fo=10, routed)          0.193     1.830    ram0/RAM_reg_3
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.869     2.027    ram0/CLK
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.712    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 user_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.509%)  route 0.204ns (55.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.559     1.472    clk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  user_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  user_addr_reg[8]/Q
                         net (fo=7, routed)           0.204     1.841    ram0/RAM_reg_1
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.869     2.027    ram0/CLK
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.712    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lcd0/text_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_e_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.589     1.502    lcd0/CLK
    SLICE_X3Y60          FDRE                                         r  lcd0/text_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  lcd0/text_count_reg[17]/Q
                         net (fo=2, routed)           0.112     1.756    lcd0/p_0_in
    SLICE_X1Y60          FDRE                                         r  lcd0/text_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.860     2.018    lcd0/CLK
    SLICE_X1Y60          FDRE                                         r  lcd0/text_e_reg/C
                         clock pessimism             -0.499     1.518    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.070     1.588    lcd0/text_e_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 user_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.457%)  route 0.252ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  user_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  user_addr_reg[7]/Q
                         net (fo=10, routed)          0.252     1.889    ram0/RAM_reg_2
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.869     2.027    ram0/CLK
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.712    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 user_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.329%)  route 0.253ns (60.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  user_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  user_addr_reg[5]/Q
                         net (fo=10, routed)          0.253     1.890    ram0/RAM_reg_4
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.869     2.027    ram0/CLK
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.712    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.905%)  route 0.114ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.589     1.502    lcd0/CLK
    SLICE_X2Y60          FDRE                                         r  lcd0/icode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  lcd0/icode_reg[2]/Q
                         net (fo=1, routed)           0.114     1.781    lcd0/icode_reg_n_0_[2]
    SLICE_X2Y58          FDRE                                         r  lcd0/init_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.860     2.019    lcd0/CLK
    SLICE_X2Y58          FDRE                                         r  lcd0/init_d_reg[2]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.076     1.595    lcd0/init_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.905%)  route 0.114ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.589     1.502    lcd0/CLK
    SLICE_X2Y61          FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.114     1.781    lcd0/tcode[1]
    SLICE_X2Y59          FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.860     2.019    lcd0/CLK
    SLICE_X2Y59          FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.076     1.595    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.589     1.502    lcd0/CLK
    SLICE_X2Y61          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.115     1.782    lcd0/tcode[2]
    SLICE_X2Y59          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.860     2.019    lcd0/CLK
    SLICE_X2Y59          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.063     1.582    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.589     1.502    lcd0/CLK
    SLICE_X2Y60          FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.116     1.783    lcd0/icode_reg_n_0_[0]
    SLICE_X2Y58          FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.860     2.019    lcd0/CLK
    SLICE_X2Y58          FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.059     1.578    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 user_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.799%)  route 0.282ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  user_addr_reg[3]/Q
                         net (fo=10, routed)          0.282     1.919    ram0/RAM_reg_6
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.869     2.027    ram0/CLK
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.712    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X9Y63     FSM_onehot_P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y62     FSM_onehot_P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y62     FSM_onehot_P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y63     FSM_onehot_P_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y63     btn_db0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y67     btn_db0/counter_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y67     btn_db0/counter_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y67     btn_db0/counter_reg[19]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y63     FSM_onehot_P_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y63     FSM_onehot_P_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y63     btn_db0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67     btn_db0/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67     btn_db0/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67     btn_db0/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y63     btn_db0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y63     btn_db0/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y63     btn_db0/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y64     btn_db0/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y68     btn_db0/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y68     btn_db0/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y65     btn_db1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y65     btn_db1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y65     btn_db1/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66     btn_db1/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66     btn_db1/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66     btn_db1/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y67     btn_db1/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y67     btn_db1/counter_reg[21]/C



