# learn-verilog
samples while learning Verilog
