<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_pmc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_pmc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__pmc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa0a1dcdc898d1f50f5df247c177b21fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#aa0a1dcdc898d1f50f5df247c177b21fe">REG_PMC_SCER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0600U)</td></tr>
<tr class="memdesc:aa0a1dcdc898d1f50f5df247c177b21fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) System Clock Enable Register  <a href="#aa0a1dcdc898d1f50f5df247c177b21fe">More...</a><br /></td></tr>
<tr class="separator:aa0a1dcdc898d1f50f5df247c177b21fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42bf5f0dc7e1028a1af789741d00611b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a42bf5f0dc7e1028a1af789741d00611b">REG_PMC_SCDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0604U)</td></tr>
<tr class="memdesc:a42bf5f0dc7e1028a1af789741d00611b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) System Clock Disable Register  <a href="#a42bf5f0dc7e1028a1af789741d00611b">More...</a><br /></td></tr>
<tr class="separator:a42bf5f0dc7e1028a1af789741d00611b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1f253a89f0e5e66543006b0e5a1a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a3a1f253a89f0e5e66543006b0e5a1a14">REG_PMC_SCSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0608U)</td></tr>
<tr class="memdesc:a3a1f253a89f0e5e66543006b0e5a1a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) System Clock Status Register  <a href="#a3a1f253a89f0e5e66543006b0e5a1a14">More...</a><br /></td></tr>
<tr class="separator:a3a1f253a89f0e5e66543006b0e5a1a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95627a3ddab1b9119ee06de9d43de30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#ae95627a3ddab1b9119ee06de9d43de30">REG_PMC_PCER0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0610U)</td></tr>
<tr class="memdesc:ae95627a3ddab1b9119ee06de9d43de30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Peripheral Clock Enable Register 0  <a href="#ae95627a3ddab1b9119ee06de9d43de30">More...</a><br /></td></tr>
<tr class="separator:ae95627a3ddab1b9119ee06de9d43de30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd7ce1ddef2b80d60a2dc5c6b82fd3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#aadd7ce1ddef2b80d60a2dc5c6b82fd3f">REG_PMC_PCDR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0614U)</td></tr>
<tr class="memdesc:aadd7ce1ddef2b80d60a2dc5c6b82fd3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Peripheral Clock Disable Register 0  <a href="#aadd7ce1ddef2b80d60a2dc5c6b82fd3f">More...</a><br /></td></tr>
<tr class="separator:aadd7ce1ddef2b80d60a2dc5c6b82fd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefa1dd622267e9e7dc7f35eeec437c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#acefa1dd622267e9e7dc7f35eeec437c3">REG_PMC_PCSR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0618U)</td></tr>
<tr class="memdesc:acefa1dd622267e9e7dc7f35eeec437c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Peripheral Clock Status Register 0  <a href="#acefa1dd622267e9e7dc7f35eeec437c3">More...</a><br /></td></tr>
<tr class="separator:acefa1dd622267e9e7dc7f35eeec437c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd32dc5030cfb35e61cccee53285e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a4dd32dc5030cfb35e61cccee53285e28">REG_CKGR_UCKR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E061CU)</td></tr>
<tr class="memdesc:a4dd32dc5030cfb35e61cccee53285e28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) UTMI Clock Register  <a href="#a4dd32dc5030cfb35e61cccee53285e28">More...</a><br /></td></tr>
<tr class="separator:a4dd32dc5030cfb35e61cccee53285e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af765ff5c34ef36a0ec2aabafae9c4489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#af765ff5c34ef36a0ec2aabafae9c4489">REG_CKGR_MOR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0620U)</td></tr>
<tr class="memdesc:af765ff5c34ef36a0ec2aabafae9c4489"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Main Oscillator Register  <a href="#af765ff5c34ef36a0ec2aabafae9c4489">More...</a><br /></td></tr>
<tr class="separator:af765ff5c34ef36a0ec2aabafae9c4489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9be303910927366f50ed3b211fd848d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#ac9be303910927366f50ed3b211fd848d">REG_CKGR_MCFR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0624U)</td></tr>
<tr class="memdesc:ac9be303910927366f50ed3b211fd848d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Main Clock Frequency Register  <a href="#ac9be303910927366f50ed3b211fd848d">More...</a><br /></td></tr>
<tr class="separator:ac9be303910927366f50ed3b211fd848d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c479062fe6dbb5b7b4702cccc5a128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a13c479062fe6dbb5b7b4702cccc5a128">REG_CKGR_PLLAR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0628U)</td></tr>
<tr class="memdesc:a13c479062fe6dbb5b7b4702cccc5a128"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) PLLA Register  <a href="#a13c479062fe6dbb5b7b4702cccc5a128">More...</a><br /></td></tr>
<tr class="separator:a13c479062fe6dbb5b7b4702cccc5a128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05efed319a2a84bea5a0a57bfea2e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#af05efed319a2a84bea5a0a57bfea2e69">REG_PMC_MCKR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0630U)</td></tr>
<tr class="memdesc:af05efed319a2a84bea5a0a57bfea2e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Master Clock Register  <a href="#af05efed319a2a84bea5a0a57bfea2e69">More...</a><br /></td></tr>
<tr class="separator:af05efed319a2a84bea5a0a57bfea2e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dccb339abf256077de56ff94df2290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a1dccb339abf256077de56ff94df2290d">REG_PMC_USB</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0638U)</td></tr>
<tr class="memdesc:a1dccb339abf256077de56ff94df2290d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) USB Clock Register  <a href="#a1dccb339abf256077de56ff94df2290d">More...</a><br /></td></tr>
<tr class="separator:a1dccb339abf256077de56ff94df2290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d51b710f6bf094ef1395dd490d17965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a0d51b710f6bf094ef1395dd490d17965">REG_PMC_PCK</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0640U)</td></tr>
<tr class="memdesc:a0d51b710f6bf094ef1395dd490d17965"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Programmable Clock 0 Register  <a href="#a0d51b710f6bf094ef1395dd490d17965">More...</a><br /></td></tr>
<tr class="separator:a0d51b710f6bf094ef1395dd490d17965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d870c6758de876e261b07465c340bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a1d870c6758de876e261b07465c340bac">REG_PMC_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0660U)</td></tr>
<tr class="memdesc:a1d870c6758de876e261b07465c340bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Interrupt Enable Register  <a href="#a1d870c6758de876e261b07465c340bac">More...</a><br /></td></tr>
<tr class="separator:a1d870c6758de876e261b07465c340bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa523bcba8136bd726bd850fe5e04e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#afa523bcba8136bd726bd850fe5e04e3b">REG_PMC_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0664U)</td></tr>
<tr class="memdesc:afa523bcba8136bd726bd850fe5e04e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Interrupt Disable Register  <a href="#afa523bcba8136bd726bd850fe5e04e3b">More...</a><br /></td></tr>
<tr class="separator:afa523bcba8136bd726bd850fe5e04e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f151dd4ccf7e866a61f963e6bd5bef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a9f151dd4ccf7e866a61f963e6bd5bef8">REG_PMC_SR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0668U)</td></tr>
<tr class="memdesc:a9f151dd4ccf7e866a61f963e6bd5bef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Status Register  <a href="#a9f151dd4ccf7e866a61f963e6bd5bef8">More...</a><br /></td></tr>
<tr class="separator:a9f151dd4ccf7e866a61f963e6bd5bef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66bd047d35846ebd6c6589c7dda432d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#ad66bd047d35846ebd6c6589c7dda432d">REG_PMC_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E066CU)</td></tr>
<tr class="memdesc:ad66bd047d35846ebd6c6589c7dda432d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Interrupt Mask Register  <a href="#ad66bd047d35846ebd6c6589c7dda432d">More...</a><br /></td></tr>
<tr class="separator:ad66bd047d35846ebd6c6589c7dda432d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806151fd73cfc3937c6c1d52dfc2f2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a806151fd73cfc3937c6c1d52dfc2f2ad">REG_PMC_FSMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0670U)</td></tr>
<tr class="memdesc:a806151fd73cfc3937c6c1d52dfc2f2ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Fast Startup Mode Register  <a href="#a806151fd73cfc3937c6c1d52dfc2f2ad">More...</a><br /></td></tr>
<tr class="separator:a806151fd73cfc3937c6c1d52dfc2f2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d33c7fbd19f6d0a1efe34d5b369455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#ac2d33c7fbd19f6d0a1efe34d5b369455">REG_PMC_FSPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0674U)</td></tr>
<tr class="memdesc:ac2d33c7fbd19f6d0a1efe34d5b369455"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Fast Startup Polarity Register  <a href="#ac2d33c7fbd19f6d0a1efe34d5b369455">More...</a><br /></td></tr>
<tr class="separator:ac2d33c7fbd19f6d0a1efe34d5b369455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b08ce83985c654c8f80effc9cf91ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a5b08ce83985c654c8f80effc9cf91ac0">REG_PMC_FOCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0678U)</td></tr>
<tr class="memdesc:a5b08ce83985c654c8f80effc9cf91ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Fault Output Clear Register  <a href="#a5b08ce83985c654c8f80effc9cf91ac0">More...</a><br /></td></tr>
<tr class="separator:a5b08ce83985c654c8f80effc9cf91ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b43473efe2ea5612bd0d1fc429b9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a20b43473efe2ea5612bd0d1fc429b9b1">REG_PMC_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E06E4U)</td></tr>
<tr class="memdesc:a20b43473efe2ea5612bd0d1fc429b9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Write Protect Mode Register  <a href="#a20b43473efe2ea5612bd0d1fc429b9b1">More...</a><br /></td></tr>
<tr class="separator:a20b43473efe2ea5612bd0d1fc429b9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c636f1957cde234e5aee236ebcd886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a35c636f1957cde234e5aee236ebcd886">REG_PMC_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E06E8U)</td></tr>
<tr class="memdesc:a35c636f1957cde234e5aee236ebcd886"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Write Protect Status Register  <a href="#a35c636f1957cde234e5aee236ebcd886">More...</a><br /></td></tr>
<tr class="separator:a35c636f1957cde234e5aee236ebcd886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98c5b97092d01187115dc18b40a70c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#ac98c5b97092d01187115dc18b40a70c2">REG_PMC_PCER1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0700U)</td></tr>
<tr class="memdesc:ac98c5b97092d01187115dc18b40a70c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Peripheral Clock Enable Register 1  <a href="#ac98c5b97092d01187115dc18b40a70c2">More...</a><br /></td></tr>
<tr class="separator:ac98c5b97092d01187115dc18b40a70c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58739937e87c258794fd373837cae280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a58739937e87c258794fd373837cae280">REG_PMC_PCDR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0704U)</td></tr>
<tr class="memdesc:a58739937e87c258794fd373837cae280"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Peripheral Clock Disable Register 1  <a href="#a58739937e87c258794fd373837cae280">More...</a><br /></td></tr>
<tr class="separator:a58739937e87c258794fd373837cae280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80acde9e2f560ad695c25e11843639a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#a80acde9e2f560ad695c25e11843639a7">REG_PMC_PCSR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0708U)</td></tr>
<tr class="memdesc:a80acde9e2f560ad695c25e11843639a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Peripheral Clock Status Register 1  <a href="#a80acde9e2f560ad695c25e11843639a7">More...</a><br /></td></tr>
<tr class="separator:a80acde9e2f560ad695c25e11843639a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5ee038a754f1ea86efd7230575d5a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pmc_8h.html#abd5ee038a754f1ea86efd7230575d5a7">REG_PMC_PCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E070CU)</td></tr>
<tr class="memdesc:abd5ee038a754f1ea86efd7230575d5a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC) Peripheral Control Register  <a href="#abd5ee038a754f1ea86efd7230575d5a7">More...</a><br /></td></tr>
<tr class="separator:abd5ee038a754f1ea86efd7230575d5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ac9be303910927366f50ed3b211fd848d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9be303910927366f50ed3b211fd848d">&#9670;&nbsp;</a></span>REG_CKGR_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CKGR_MCFR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0624U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Main Clock Frequency Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00074">74</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="af765ff5c34ef36a0ec2aabafae9c4489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af765ff5c34ef36a0ec2aabafae9c4489">&#9670;&nbsp;</a></span>REG_CKGR_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CKGR_MOR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Main Oscillator Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00073">73</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a13c479062fe6dbb5b7b4702cccc5a128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c479062fe6dbb5b7b4702cccc5a128">&#9670;&nbsp;</a></span>REG_CKGR_PLLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CKGR_PLLAR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0628U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) PLLA Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00075">75</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a4dd32dc5030cfb35e61cccee53285e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dd32dc5030cfb35e61cccee53285e28">&#9670;&nbsp;</a></span>REG_CKGR_UCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CKGR_UCKR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E061CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) UTMI Clock Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00072">72</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a5b08ce83985c654c8f80effc9cf91ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b08ce83985c654c8f80effc9cf91ac0">&#9670;&nbsp;</a></span>REG_PMC_FOCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_FOCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0678U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Fault Output Clear Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00085">85</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a806151fd73cfc3937c6c1d52dfc2f2ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806151fd73cfc3937c6c1d52dfc2f2ad">&#9670;&nbsp;</a></span>REG_PMC_FSMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_FSMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0670U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Fast Startup Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00083">83</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="ac2d33c7fbd19f6d0a1efe34d5b369455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d33c7fbd19f6d0a1efe34d5b369455">&#9670;&nbsp;</a></span>REG_PMC_FSPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_FSPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0674U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Fast Startup Polarity Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00084">84</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="afa523bcba8136bd726bd850fe5e04e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa523bcba8136bd726bd850fe5e04e3b">&#9670;&nbsp;</a></span>REG_PMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0664U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00080">80</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a1d870c6758de876e261b07465c340bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d870c6758de876e261b07465c340bac">&#9670;&nbsp;</a></span>REG_PMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0660U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00079">79</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="ad66bd047d35846ebd6c6589c7dda432d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66bd047d35846ebd6c6589c7dda432d">&#9670;&nbsp;</a></span>REG_PMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E066CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00082">82</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="af05efed319a2a84bea5a0a57bfea2e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af05efed319a2a84bea5a0a57bfea2e69">&#9670;&nbsp;</a></span>REG_PMC_MCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_MCKR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0630U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Master Clock Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00076">76</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="aadd7ce1ddef2b80d60a2dc5c6b82fd3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd7ce1ddef2b80d60a2dc5c6b82fd3f">&#9670;&nbsp;</a></span>REG_PMC_PCDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCDR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0614U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Peripheral Clock Disable Register 0 </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00070">70</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a58739937e87c258794fd373837cae280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58739937e87c258794fd373837cae280">&#9670;&nbsp;</a></span>REG_PMC_PCDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCDR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0704U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Peripheral Clock Disable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00089">89</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="ae95627a3ddab1b9119ee06de9d43de30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95627a3ddab1b9119ee06de9d43de30">&#9670;&nbsp;</a></span>REG_PMC_PCER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCER0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0610U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Peripheral Clock Enable Register 0 </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00069">69</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="ac98c5b97092d01187115dc18b40a70c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac98c5b97092d01187115dc18b40a70c2">&#9670;&nbsp;</a></span>REG_PMC_PCER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCER1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0700U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Peripheral Clock Enable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00088">88</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a0d51b710f6bf094ef1395dd490d17965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d51b710f6bf094ef1395dd490d17965">&#9670;&nbsp;</a></span>REG_PMC_PCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCK&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0640U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Programmable Clock 0 Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00078">78</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="abd5ee038a754f1ea86efd7230575d5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd5ee038a754f1ea86efd7230575d5a7">&#9670;&nbsp;</a></span>REG_PMC_PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E070CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Peripheral Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00091">91</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="acefa1dd622267e9e7dc7f35eeec437c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefa1dd622267e9e7dc7f35eeec437c3">&#9670;&nbsp;</a></span>REG_PMC_PCSR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCSR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0618U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Peripheral Clock Status Register 0 </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00071">71</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a80acde9e2f560ad695c25e11843639a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80acde9e2f560ad695c25e11843639a7">&#9670;&nbsp;</a></span>REG_PMC_PCSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_PCSR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0708U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Peripheral Clock Status Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00090">90</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a42bf5f0dc7e1028a1af789741d00611b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42bf5f0dc7e1028a1af789741d00611b">&#9670;&nbsp;</a></span>REG_PMC_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SCDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0604U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) System Clock Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00067">67</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="aa0a1dcdc898d1f50f5df247c177b21fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a1dcdc898d1f50f5df247c177b21fe">&#9670;&nbsp;</a></span>REG_PMC_SCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SCER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E0600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) System Clock Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00066">66</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a3a1f253a89f0e5e66543006b0e5a1a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a1f253a89f0e5e66543006b0e5a1a14">&#9670;&nbsp;</a></span>REG_PMC_SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SCSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0608U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) System Clock Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00068">68</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a9f151dd4ccf7e866a61f963e6bd5bef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f151dd4ccf7e866a61f963e6bd5bef8">&#9670;&nbsp;</a></span>REG_PMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_SR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E0668U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00081">81</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a1dccb339abf256077de56ff94df2290d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dccb339abf256077de56ff94df2290d">&#9670;&nbsp;</a></span>REG_PMC_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_USB&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E0638U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) USB Clock Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00077">77</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a20b43473efe2ea5612bd0d1fc429b9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b43473efe2ea5612bd0d1fc429b9b1">&#9670;&nbsp;</a></span>REG_PMC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E06E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00086">86</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
<a id="a35c636f1957cde234e5aee236ebcd886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c636f1957cde234e5aee236ebcd886">&#9670;&nbsp;</a></span>REG_PMC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PMC_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E06E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pmc_8h_source.html#l00087">87</a> of file <a class="el" href="instance__pmc_8h_source.html">instance_pmc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
