<stg><name>top_kernel_Pipeline_load_loop</name>


<trans_list>

<trans id="198" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v = alloca i32 1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:1 %sext_ln102_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln102

]]></Node>
<StgValue><ssdm name="sext_ln102_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:2 %sext_ln102_cast = sext i58 %sext_ln102_read

]]></Node>
<StgValue><ssdm name="sext_ln102_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_8, i32 16, i32 16, i32 256, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:4 %store_ln102 = store i13 0, i13 %v

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %VITIS_LOOP_105_1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_105_1:0 %v_2 = load i13 %v

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
VITIS_LOOP_105_1:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_105_1:2 %icmp_ln102 = icmp_eq  i13 %v_2, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_105_1:3 %add_ln102 = add i13 %v_2, i13 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_105_1:4 %br_ln102 = br i1 %icmp_ln102, void %VITIS_LOOP_105_1.split, void %for.body28.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="13">
<![CDATA[
VITIS_LOOP_105_1.split:5 %trunc_ln113 = trunc i13 %v_2

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:6 %trunc_ln113_1 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %v_2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln113_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:7 %zext_ln113 = zext i8 %trunc_ln113_1

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_105_1.split:8 %mul_ln113 = mul i17 %zext_ln113, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:9 %tmp_cast = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln113, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1126.0.0.01481.15_15.exit:0 %store_ln102 = store i13 %add_ln102, i13 %v

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1126.0.0.01481.15_15.exit:1 %br_ln102 = br void %VITIS_LOOP_105_1

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="36" st_id="4" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="37" st_id="5" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="38" st_id="6" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="39" st_id="7" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="40" st_id="8" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="41" st_id="9" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="42" st_id="10" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="43" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:0 %gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln102_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="44" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_105_1.split:4 %chunk = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="chunk"/></StgValue>
</operation>

<operation id="45" st_id="11" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>

<operation id="46" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="512">
<![CDATA[
VITIS_LOOP_105_1.split:62 %trunc_ln113_17 = trunc i512 %chunk

]]></Node>
<StgValue><ssdm name="trunc_ln113_17"/></StgValue>
</operation>

<operation id="47" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:63 %trunc_ln113_2 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln113_2"/></StgValue>
</operation>

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:64 %trunc_ln113_3 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 64, i32 87

]]></Node>
<StgValue><ssdm name="trunc_ln113_3"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:65 %trunc_ln113_4 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 96, i32 119

]]></Node>
<StgValue><ssdm name="trunc_ln113_4"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:66 %trunc_ln113_5 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 128, i32 151

]]></Node>
<StgValue><ssdm name="trunc_ln113_5"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:67 %trunc_ln113_6 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 160, i32 183

]]></Node>
<StgValue><ssdm name="trunc_ln113_6"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:68 %trunc_ln113_7 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 192, i32 215

]]></Node>
<StgValue><ssdm name="trunc_ln113_7"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:69 %trunc_ln113_8 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 224, i32 247

]]></Node>
<StgValue><ssdm name="trunc_ln113_8"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:70 %trunc_ln113_9 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 256, i32 279

]]></Node>
<StgValue><ssdm name="trunc_ln113_9"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:71 %trunc_ln113_s = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 288, i32 311

]]></Node>
<StgValue><ssdm name="trunc_ln113_s"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:72 %trunc_ln113_10 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 320, i32 343

]]></Node>
<StgValue><ssdm name="trunc_ln113_10"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:73 %trunc_ln113_11 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 352, i32 375

]]></Node>
<StgValue><ssdm name="trunc_ln113_11"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:74 %trunc_ln113_12 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 384, i32 407

]]></Node>
<StgValue><ssdm name="trunc_ln113_12"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:75 %trunc_ln113_13 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 416, i32 439

]]></Node>
<StgValue><ssdm name="trunc_ln113_13"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:76 %trunc_ln113_14 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 448, i32 471

]]></Node>
<StgValue><ssdm name="trunc_ln113_14"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_105_1.split:77 %trunc_ln113_15 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %chunk, i32 480, i32 503

]]></Node>
<StgValue><ssdm name="trunc_ln113_15"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0">
<![CDATA[
for.body28.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_105_1.split:1 %specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln103"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:2 %speclooptripcount_ln102 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln102"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_105_1.split:3 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_1.split:10 %urem_ln113 = urem i8 %trunc_ln113_1, i8 3

]]></Node>
<StgValue><ssdm name="urem_ln113"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2">
<![CDATA[
VITIS_LOOP_105_1.split:11 %trunc_ln113_16 = trunc i2 %urem_ln113

]]></Node>
<StgValue><ssdm name="trunc_ln113_16"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
VITIS_LOOP_105_1.split:12 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %tmp_cast, i4 %trunc_ln113

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_105_1.split:13 %zext_ln113_1 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:14 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_180 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_180"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:15 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_181 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_88, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_181"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:16 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_182 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_87, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_182"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:17 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_183 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_86, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_183"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:18 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_184 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_85, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_184"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:19 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_185 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_84, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_185"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:20 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_186 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_83, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_186"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:21 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_187 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_82, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_187"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:22 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_188 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_81, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_188"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:23 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_189 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_189"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_190 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_79, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_190"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:25 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_191 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_191"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:26 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_192 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_192"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:27 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_193 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_76, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_193"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:28 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_194 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_75, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_194"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:29 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_195 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_74, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_195"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:30 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_196 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_73, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_196"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:31 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_197 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_72, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_197"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:32 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_198 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_71, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_198"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:33 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_199 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_70, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_199"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:34 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_200 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_69, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_200"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:35 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_201 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_68, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_201"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:36 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_202 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_67, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_202"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:37 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_203 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_66, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_203"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:38 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_204 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_65, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_204"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:39 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_205 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_64, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_205"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:40 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_206 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_63, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_206"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:41 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_207 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_62, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_207"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:42 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_208 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_61, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_208"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:43 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_209 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_60, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_209"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:44 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_210 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_59, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_210"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:45 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_211 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_58, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_211"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:46 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_212 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_57, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_212"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:47 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_213 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_56, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_213"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:48 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_214 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_55, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_214"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:49 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_215 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_54, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_215"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:50 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_216 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_53, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_216"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:51 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_217 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_52, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_217"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:52 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_218 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_51, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_218"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:53 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_219 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_50, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_219"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:54 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_220 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_49, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_220"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:55 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_221 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_48, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_221"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:56 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_222 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_47, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_222"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:57 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_223 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_46, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_223"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:58 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_224 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_45, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_224"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:59 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_addr"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:60 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_addr"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_105_1.split:61 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_addr = getelementptr i24 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_addr"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
VITIS_LOOP_105_1.split:78 %switch_ln113 = switch i2 %trunc_ln113_16, void %arrayidx1126.0.0.01481.15_15.case.2, i2 0, void %arrayidx1126.0.0.01481.15_15.case.0, i2 1, void %arrayidx1126.0.0.01481.15_15.case.1

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:0 %store_ln113 = store i24 %trunc_ln113_17, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_181

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:1 %store_ln113 = store i24 %trunc_ln113_2, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_199

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:2 %store_ln113 = store i24 %trunc_ln113_3, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_202

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:3 %store_ln113 = store i24 %trunc_ln113_4, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_205

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:4 %store_ln113 = store i24 %trunc_ln113_5, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_208

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:5 %store_ln113 = store i24 %trunc_ln113_6, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_211

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:6 %store_ln113 = store i24 %trunc_ln113_7, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_214

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:7 %store_ln113 = store i24 %trunc_ln113_8, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_217

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:8 %store_ln113 = store i24 %trunc_ln113_9, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_220

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:9 %store_ln113 = store i24 %trunc_ln113_s, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_223

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:10 %store_ln113 = store i24 %trunc_ln113_10, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_184

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:11 %store_ln113 = store i24 %trunc_ln113_11, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_187

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:12 %store_ln113 = store i24 %trunc_ln113_12, i11 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:13 %store_ln113 = store i24 %trunc_ln113_13, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_190

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:14 %store_ln113 = store i24 %trunc_ln113_14, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_193

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:15 %store_ln113 = store i24 %trunc_ln113_15, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_196

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.1:16 %br_ln113 = br void %arrayidx1126.0.0.01481.15_15.exit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:0 %store_ln113 = store i24 %trunc_ln113_17, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_180

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:1 %store_ln113 = store i24 %trunc_ln113_2, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_198

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:2 %store_ln113 = store i24 %trunc_ln113_3, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_201

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:3 %store_ln113 = store i24 %trunc_ln113_4, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_204

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:4 %store_ln113 = store i24 %trunc_ln113_5, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_207

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:5 %store_ln113 = store i24 %trunc_ln113_6, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_210

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:6 %store_ln113 = store i24 %trunc_ln113_7, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_213

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:7 %store_ln113 = store i24 %trunc_ln113_8, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_216

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:8 %store_ln113 = store i24 %trunc_ln113_9, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_219

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:9 %store_ln113 = store i24 %trunc_ln113_s, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_222

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:10 %store_ln113 = store i24 %trunc_ln113_10, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_183

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:11 %store_ln113 = store i24 %trunc_ln113_11, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_186

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:12 %store_ln113 = store i24 %trunc_ln113_12, i11 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:13 %store_ln113 = store i24 %trunc_ln113_13, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_189

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:14 %store_ln113 = store i24 %trunc_ln113_14, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_192

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:15 %store_ln113 = store i24 %trunc_ln113_15, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_195

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.0:16 %br_ln113 = br void %arrayidx1126.0.0.01481.15_15.exit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:0 %store_ln113 = store i24 %trunc_ln113_17, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_182

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:1 %store_ln113 = store i24 %trunc_ln113_2, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_200

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:2 %store_ln113 = store i24 %trunc_ln113_3, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_203

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:3 %store_ln113 = store i24 %trunc_ln113_4, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_206

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:4 %store_ln113 = store i24 %trunc_ln113_5, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_209

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:5 %store_ln113 = store i24 %trunc_ln113_6, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_212

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:6 %store_ln113 = store i24 %trunc_ln113_7, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_215

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:7 %store_ln113 = store i24 %trunc_ln113_8, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_218

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:8 %store_ln113 = store i24 %trunc_ln113_9, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_221

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:9 %store_ln113 = store i24 %trunc_ln113_s, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_224

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:10 %store_ln113 = store i24 %trunc_ln113_10, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_185

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:11 %store_ln113 = store i24 %trunc_ln113_11, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_188

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:12 %store_ln113 = store i24 %trunc_ln113_12, i11 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:13 %store_ln113 = store i24 %trunc_ln113_13, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_191

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:14 %store_ln113 = store i24 %trunc_ln113_14, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_194

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:15 %store_ln113 = store i24 %trunc_ln113_15, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_197

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113_16" val="!0"/>
<literal name="trunc_ln113_16" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1126.0.0.01481.15_15.case.2:16 %br_ln113 = br void %arrayidx1126.0.0.01481.15_15.exit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
