#ifndef __SRAM_REG_OFFSET_FIELD_H__
#define __SRAM_REG_OFFSET_FIELD_H__ 
#define SRAM_RDWRAP_DIS_LEN 1
#define SRAM_RDWRAP_DIS_OFFSET 12
#define SRAM_MBIST_EN_LEN 1
#define SRAM_MBIST_EN_OFFSET 11
#define SRAM_EXDEC_EN_LEN 1
#define SRAM_EXDEC_EN_OFFSET 10
#define SRAM_EXINC_EN_LEN 1
#define SRAM_EXINC_EN_OFFSET 9
#define SRAM_BASE_ADDR_EN_LEN 1
#define SRAM_BASE_ADDR_EN_OFFSET 8
#define SRAM_DECERR_REPORT_LEN 1
#define SRAM_DECERR_REPORT_OFFSET 6
#define SRAM_CNT_EN_LEN 1
#define SRAM_CNT_EN_OFFSET 5
#define SRAM_EXCL_ENDIAN_LEN 1
#define SRAM_EXCL_ENDIAN_OFFSET 4
#define SRAM_MULTI_ECC_REPORT_LEN 1
#define SRAM_MULTI_ECC_REPORT_OFFSET 3
#define SRAM_ECC_EN_LEN 1
#define SRAM_ECC_EN_OFFSET 2
#define SRAM_LOW_POWER_LEN 1
#define SRAM_LOW_POWER_OFFSET 1
#define SRAM_INIT_LEN 1
#define SRAM_INIT_OFFSET 0
#define SRAM_BUSCFG_WRCFT_LEN 1
#define SRAM_BUSCFG_WRCFT_OFFSET 15
#define SRAM_BUSCFG_WRERR_LEN 1
#define SRAM_BUSCFG_WRERR_OFFSET 14
#define SRAM_BUSCFG_RDERR_LEN 1
#define SRAM_BUSCFG_RDERR_OFFSET 13
#define SRAM_MULTI_ECC_LEN 1
#define SRAM_MULTI_ECC_OFFSET 12
#define SRAM_SINGLE_ECC_LEN 1
#define SRAM_SINGLE_ECC_OFFSET 11
#define SRAM_NS_ERROR_LEN 1
#define SRAM_NS_ERROR_OFFSET 10
#define SRAM_SLAVE_ERROR_LEN 1
#define SRAM_SLAVE_ERROR_OFFSET 9
#define SRAM_DECODE_ERROR_LEN 1
#define SRAM_DECODE_ERROR_OFFSET 8
#define SRAM_RESP_EMPTY_LEN 1
#define SRAM_RESP_EMPTY_OFFSET 5
#define SRAM_PIPE_EMPTY_LEN 1
#define SRAM_PIPE_EMPTY_OFFSET 4
#define SRAM_WDATFIFO_EMPTY_LEN 1
#define SRAM_WDATFIFO_EMPTY_OFFSET 3
#define SRAM_RDFIFO_EMPTY_LEN 1
#define SRAM_RDFIFO_EMPTY_OFFSET 2
#define SRAM_WRFIFO_EMPTY_LEN 1
#define SRAM_WRFIFO_EMPTY_OFFSET 1
#define SRAM_INIT_OVER_LEN 1
#define SRAM_INIT_OVER_OFFSET 0
#define SRAM_REG_SEC_EN_LEN 1
#define SRAM_REG_SEC_EN_OFFSET 0
#define SRAM_REG_SEC_ADDR_LEN 14
#define SRAM_REG_SEC_ADDR_OFFSET 0
#define SRAM_REG_SEC_SIZE_LEN 5
#define SRAM_REG_SEC_SIZE_OFFSET 0
#define SRAM_REG_BASE_ADDR_LEN 12
#define SRAM_REG_BASE_ADDR_OFFSET 0
#define SRAM_BUSERR_INTMSK_LEN 1
#define SRAM_BUSERR_INTMSK_OFFSET 8
#define SRAM_CNT3_INTMSK_LEN 1
#define SRAM_CNT3_INTMSK_OFFSET 7
#define SRAM_CNT2_INTMSK_LEN 1
#define SRAM_CNT2_INTMSK_OFFSET 6
#define SRAM_CNT1_INTMSK_LEN 1
#define SRAM_CNT1_INTMSK_OFFSET 5
#define SRAM_CNT0_INTMSK_LEN 1
#define SRAM_CNT0_INTMSK_OFFSET 4
#define SRAM_ECC_INTMSK_LEN 1
#define SRAM_ECC_INTMSK_OFFSET 3
#define SRAM_NSERR_INTMSK_LEN 1
#define SRAM_NSERR_INTMSK_OFFSET 2
#define SRAM_SLVERR_INTMSK_LEN 1
#define SRAM_SLVERR_INTMSK_OFFSET 1
#define SRAM_DECERR_INTMSK_LEN 1
#define SRAM_DECERR_INTMSK_OFFSET 0
#define SRAM_BUSERR_RAWINT_LEN 1
#define SRAM_BUSERR_RAWINT_OFFSET 8
#define SRAM_CNT3_RAWINT_LEN 1
#define SRAM_CNT3_RAWINT_OFFSET 7
#define SRAM_CNT2_RAWINT_LEN 1
#define SRAM_CNT2_RAWINT_OFFSET 6
#define SRAM_CNT1_RAWINT_LEN 1
#define SRAM_CNT1_RAWINT_OFFSET 5
#define SRAM_CNT0_RAWINT_LEN 1
#define SRAM_CNT0_RAWINT_OFFSET 4
#define SRAM_ECC_RAWINT_LEN 1
#define SRAM_ECC_RAWINT_OFFSET 3
#define SRAM_NSERR_RAWINT_LEN 1
#define SRAM_NSERR_RAWINT_OFFSET 2
#define SRAM_SLVERR_RAWINT_LEN 1
#define SRAM_SLVERR_RAWINT_OFFSET 1
#define SRAM_DECERR_RAWINT_LEN 1
#define SRAM_DECERR_RAWINT_OFFSET 0
#define SRAM_BUSERR_INTST_LEN 1
#define SRAM_BUSERR_INTST_OFFSET 8
#define SRAM_CNT3_INTST_LEN 1
#define SRAM_CNT3_INTST_OFFSET 7
#define SRAM_CNT2_INTST_LEN 1
#define SRAM_CNT2_INTST_OFFSET 6
#define SRAM_CNT1_INTST_LEN 1
#define SRAM_CNT1_INTST_OFFSET 5
#define SRAM_CNT0_INTST_LEN 1
#define SRAM_CNT0_INTST_OFFSET 4
#define SRAM_ECC_INTST_LEN 1
#define SRAM_ECC_INTST_OFFSET 3
#define SRAM_NSERR_INTST_LEN 1
#define SRAM_NSERR_INTST_OFFSET 2
#define SRAM_SLVERR_INTST_LEN 1
#define SRAM_SLVERR_INTST_OFFSET 1
#define SRAM_DECERR_INTST_LEN 1
#define SRAM_DECERR_INTST_OFFSET 0
#define SRAM_BUSERR_INTCLR_LEN 1
#define SRAM_BUSERR_INTCLR_OFFSET 8
#define SRAM_CNT3_INTCLR_LEN 1
#define SRAM_CNT3_INTCLR_OFFSET 7
#define SRAM_CNT2_INTCLR_LEN 1
#define SRAM_CNT2_INTCLR_OFFSET 6
#define SRAM_CNT1_INTCLR_LEN 1
#define SRAM_CNT1_INTCLR_OFFSET 5
#define SRAM_CNT0_INTCLR_LEN 1
#define SRAM_CNT0_INTCLR_OFFSET 4
#define SRAM_ECC_INTCLR_LEN 1
#define SRAM_ECC_INTCLR_OFFSET 3
#define SRAM_NSERR_INTCLR_LEN 1
#define SRAM_NSERR_INTCLR_OFFSET 2
#define SRAM_SLVERR_INTCLR_LEN 1
#define SRAM_SLVERR_INTCLR_OFFSET 1
#define SRAM_DECERR_INTCLR_LEN 1
#define SRAM_DECERR_INTCLR_OFFSET 0
#define SRAM_BIT2_EN_LEN 1
#define SRAM_BIT2_EN_OFFSET 15
#define SRAM_BIT2_SEL_LEN 7
#define SRAM_BIT2_SEL_OFFSET 8
#define SRAM_BIT1_EN_LEN 1
#define SRAM_BIT1_EN_OFFSET 7
#define SRAM_BIT1_SEL_LEN 7
#define SRAM_BIT1_SEL_OFFSET 0
#define SRAM_ERRINFO_EN_LEN 1
#define SRAM_ERRINFO_EN_OFFSET 31
#define SRAM_ERRINFO_PROT_LEN 3
#define SRAM_ERRINFO_PROT_OFFSET 28
#define SRAM_ERRINFO_LOCK_LEN 1
#define SRAM_ERRINFO_LOCK_OFFSET 27
#define SRAM_ERRINFO_BURST_LEN 2
#define SRAM_ERRINFO_BURST_OFFSET 25
#define SRAM_ERRINFO_SIZE_LEN 3
#define SRAM_ERRINFO_SIZE_OFFSET 22
#define SRAM_ERRINFO_LEN_LEN 6
#define SRAM_ERRINFO_LEN_OFFSET 16
#define SRAM_ERRINFO_ID_LEN 16
#define SRAM_ERRINFO_ID_OFFSET 0
#define SRAM_ECC_ADDR_LEN 32
#define SRAM_ECC_ADDR_OFFSET 0
#define SRAM_ECCINFO_MULTI_LEN 1
#define SRAM_ECCINFO_MULTI_OFFSET 25
#define SRAM_ECCINFO_SINGLE_LEN 1
#define SRAM_ECCINFO_SINGLE_OFFSET 24
#define SRAM_ECCINFO_ADDR_LEN 17
#define SRAM_ECCINFO_ADDR_OFFSET 4
#define SRAM_ECCINFO_VEC_LEN 2
#define SRAM_ECCINFO_VEC_OFFSET 0
#define SRAM_CLR_CNT3_LEN 1
#define SRAM_CLR_CNT3_OFFSET 8
#define SRAM_CLR_CNT2_LEN 1
#define SRAM_CLR_CNT2_OFFSET 7
#define SRAM_CLR_CNT1_LEN 1
#define SRAM_CLR_CNT1_OFFSET 6
#define SRAM_CLR_CNT0_LEN 1
#define SRAM_CLR_CNT0_OFFSET 5
#define SRAM_CLR_ECC_INFO_LEN 1
#define SRAM_CLR_ECC_INFO_OFFSET 4
#define SRAM_CLR_ERR_INFO_LEN 1
#define SRAM_CLR_ERR_INFO_OFFSET 3
#define SRAM_CLR_ECC2_CNT_LEN 1
#define SRAM_CLR_ECC2_CNT_OFFSET 2
#define SRAM_CLR_ECC1_CNT_LEN 1
#define SRAM_CLR_ECC1_CNT_OFFSET 1
#define SRAM_CLR_STATE_LEN 1
#define SRAM_CLR_STATE_OFFSET 0
#define SRAM_MULTI_ECC_CNT_LEN 16
#define SRAM_MULTI_ECC_CNT_OFFSET 16
#define SRAM_SINGLE_ECC_CNT_LEN 16
#define SRAM_SINGLE_ECC_CNT_OFFSET 0
#define SRAM_CNT3_TYPE_LEN 4
#define SRAM_CNT3_TYPE_OFFSET 12
#define SRAM_CNT2_TYPE_LEN 4
#define SRAM_CNT2_TYPE_OFFSET 8
#define SRAM_CNT1_TYPE_LEN 4
#define SRAM_CNT1_TYPE_OFFSET 4
#define SRAM_CNT0_TYPE_LEN 4
#define SRAM_CNT0_TYPE_OFFSET 0
#define SRAM_DFX_CNT0_LEN 32
#define SRAM_DFX_CNT0_OFFSET 0
#define SRAM_DFX_CNT1_LEN 32
#define SRAM_DFX_CNT1_OFFSET 0
#define SRAM_DFX_CNT2_LEN 32
#define SRAM_DFX_CNT2_OFFSET 0
#define SRAM_DFX_CNT3_LEN 32
#define SRAM_DFX_CNT3_OFFSET 0
#define SRAM_MAIN_VERSION_LEN 4
#define SRAM_MAIN_VERSION_OFFSET 16
#define SRAM_SUB_VERSION_LEN 4
#define SRAM_SUB_VERSION_OFFSET 12
#define SRAM_HISILICON_VERSION_LEN 12
#define SRAM_HISILICON_VERSION_OFFSET 0
#endif
