{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652053456139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652053456139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 19:44:16 2022 " "Processing started: Sun May  8 19:44:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652053456139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652053456139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2_key -c ps2_key " "Command: quartus_map --read_settings_files=on --write_settings_files=off ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652053456139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652053456264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652053456264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652053461436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652053461436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_key.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_key " "Found entity 1: ps2_key" {  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652053461437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652053461437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2scan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2scan " "Found entity 1: ps2scan" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652053461438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652053461438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/speed_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652053461438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652053461438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.v 1 1 " "Found 1 design units, including 1 entities, in source file digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 digits " "Found entity 1: digits" {  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652053461438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652053461438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_key " "Elaborating entity \"ps2_key\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652053461479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2scan ps2scan:ps2scan " "Elaborating entity \"ps2scan\" for hierarchy \"ps2scan:ps2scan\"" {  } { { "ps2_key.v" "ps2scan" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652053461480 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "passed ps2scan.v(14) " "Verilog HDL or VHDL warning at ps2scan.v(14): object \"passed\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652053461481 "|ps2_key|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "failed ps2scan.v(15) " "Verilog HDL or VHDL warning at ps2scan.v(15): object \"failed\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652053461481 "|ps2_key|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2scan.v(194) " "Verilog HDL assignment warning at ps2scan.v(194): truncated value with size 32 to match size of target (8)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652053461482 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "ps2_key.v" "speed_select" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652053461492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "ps2_key.v" "my_uart_tx" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652053461493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digits digits:digits " "Elaborating entity \"digits\" for hierarchy \"digits:digits\"" {  } { { "ps2_key.v" "digits" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652053461493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 digits.v(94) " "Verilog HDL assignment warning at digits.v(94): truncated value with size 32 to match size of target (16)" {  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652053461494 "|ps2_key|digits:digits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 digits.v(99) " "Verilog HDL assignment warning at digits.v(99): truncated value with size 32 to match size of target (2)" {  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652053461494 "|ps2_key|digits:digits"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|bps_start " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652053461628 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1652053461628 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652053461893 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652053461893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] VCC " "Pin \"dig\[2\]\" is stuck at VCC" {  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652053461952 "|ps2_key|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652053461952 "|ps2_key|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652053461952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652053462027 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652053462527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652053462593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652053462593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "252 " "Implemented 252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652053462623 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652053462623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652053462623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652053462623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652053462627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 19:44:22 2022 " "Processing ended: Sun May  8 19:44:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652053462627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652053462627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652053462627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652053462627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652053463785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652053463785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 19:44:23 2022 " "Processing started: Sun May  8 19:44:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652053463785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652053463785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652053463786 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652053463812 ""}
{ "Info" "0" "" "Project  = ps2_key" {  } {  } 0 0 "Project  = ps2_key" 0 0 "Fitter" 0 0 1652053463812 ""}
{ "Info" "0" "" "Revision = ps2_key" {  } {  } 0 0 "Revision = ps2_key" 0 0 "Fitter" 0 0 1652053463813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652053463856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652053463857 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ps2_key EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ps2_key\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652053463860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652053463911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652053463911 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652053463995 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652053463999 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652053464032 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652053464032 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652053464032 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652053464032 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652053464034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652053464034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652053464034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652053464034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652053464034 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652053464034 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652053464035 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ps2_key.sdc " "Synopsys Design Constraints File file not found: 'ps2_key.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652053464401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652053464401 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652053464404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652053464405 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652053464405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652053464435 ""}  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652053464435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2scan:ps2scan\|newkey  " "Automatically promoted node ps2scan:ps2scan\|newkey " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652053464435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|newkey~0 " "Destination node ps2scan:ps2scan\|newkey~0" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652053464435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652053464435 ""}  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652053464435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2scan:ps2scan\|WideNor0  " "Automatically promoted node ps2scan:ps2scan\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652053464435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|newkey~0 " "Destination node ps2scan:ps2scan\|newkey~0" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652053464435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|newcode2 " "Destination node ps2scan:ps2scan\|newcode2" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652053464435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652053464435 ""}  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652053464435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digits:digits\|dig_counter\[15\]  " "Automatically promoted node digits:digits\|dig_counter\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652053464435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digits:digits\|dig_counter\[15\]~43 " "Destination node digits:digits\|dig_counter\[15\]~43" {  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652053464435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652053464435 ""}  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652053464435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652053464435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|ps2_byte_r\[0\]~2 " "Destination node ps2scan:ps2scan\|ps2_byte_r\[0\]~2" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652053464435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652053464435 ""}  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652053464435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652053464580 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652053464581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652053464581 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652053464582 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652053464582 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652053464583 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652053464583 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652053464584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652053464597 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652053464598 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652053464598 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652053464611 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652053464613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652053464924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652053464982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652053464992 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652053465419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652053465419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652053465586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652053466055 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652053466055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652053466549 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652053466549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652053466550 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652053466636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652053466641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652053466767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652053466768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652053466917 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652053467222 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[1\] 3.3-V LVTTL 89 " "Pin switch\[1\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { switch[1] } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[1\]" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652053467427 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[3\] 3.3-V LVTTL 91 " "Pin switch\[3\] uses I/O standard 3.3-V LVTTL at 91" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { switch[3] } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[3\]" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652053467427 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[2\] 3.3-V LVTTL 90 " "Pin switch\[2\] uses I/O standard 3.3-V LVTTL at 90" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { switch[2] } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[2\]" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652053467427 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[0\] 3.3-V LVTTL 88 " "Pin switch\[0\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { switch[0] } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[0\]" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652053467427 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2k_clk 3.3-V LVTTL 119 " "Pin ps2k_clk uses I/O standard 3.3-V LVTTL at 119" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ps2k_clk } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2k_clk" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652053467427 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652053467427 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL 25 " "Pin rst_n uses I/O standard 3.3-V LVTTL at 25" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { rst_n } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652053467427 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2k_data 3.3-V LVTTL 120 " "Pin ps2k_data uses I/O standard 3.3-V LVTTL at 120" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ps2k_data } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2k_data" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652053467427 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1652053467427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.fit.smsg " "Generated suppressed messages file /home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652053467457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1134 " "Peak virtual memory: 1134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652053467651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 19:44:27 2022 " "Processing ended: Sun May  8 19:44:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652053467651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652053467651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652053467651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652053467651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652053468809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652053468809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 19:44:28 2022 " "Processing started: Sun May  8 19:44:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652053468809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652053468809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652053468809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652053468945 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652053469160 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652053469171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652053469661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 19:44:29 2022 " "Processing ended: Sun May  8 19:44:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652053469661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652053469661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652053469661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652053469661 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652053470282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652053470766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652053470766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 19:44:30 2022 " "Processing started: Sun May  8 19:44:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652053470766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652053470766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ps2_key -c ps2_key " "Command: quartus_sta ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652053470767 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652053470795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652053470848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652053470848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053470901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053470901 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ps2_key.sdc " "Synopsys Design Constraints File file not found: 'ps2_key.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652053471037 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053471037 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2scan:ps2scan\|newkey ps2scan:ps2scan\|newkey " "create_clock -period 1.000 -name ps2scan:ps2scan\|newkey ps2scan:ps2scan\|newkey" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652053471038 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2scan:ps2scan\|num\[0\] ps2scan:ps2scan\|num\[0\] " "create_clock -period 1.000 -name ps2scan:ps2scan\|num\[0\] ps2scan:ps2scan\|num\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652053471038 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2k_clk ps2k_clk " "create_clock -period 1.000 -name ps2k_clk ps2k_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652053471038 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652053471038 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digits:digits\|dig_counter\[15\] digits:digits\|dig_counter\[15\] " "create_clock -period 1.000 -name digits:digits\|dig_counter\[15\] digits:digits\|dig_counter\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652053471038 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652053471038 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652053471040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652053471040 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652053471041 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652053471043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652053471057 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652053471057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.484 " "Worst-case setup slack is -5.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.484             -96.963 clk  " "   -5.484             -96.963 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.337             -50.461 ps2scan:ps2scan\|newkey  " "   -4.337             -50.461 ps2scan:ps2scan\|newkey " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.826             -47.761 ps2k_clk  " "   -3.826             -47.761 ps2k_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.086             -19.621 ps2scan:ps2scan\|num\[0\]  " "   -2.086             -19.621 ps2scan:ps2scan\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 digits:digits\|dig_counter\[15\]  " "   -0.003              -0.003 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053471057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.496 " "Worst-case hold slack is -0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.496              -2.056 ps2scan:ps2scan\|num\[0\]  " "   -0.496              -2.056 ps2scan:ps2scan\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 digits:digits\|dig_counter\[15\]  " "    0.453               0.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 ps2k_clk  " "    0.485               0.000 ps2k_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 ps2scan:ps2scan\|newkey  " "    0.507               0.000 ps2scan:ps2scan\|newkey " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053471059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652053471060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652053471061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.350 clk  " "   -3.000             -77.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.305 ps2k_clk  " "   -3.000             -25.305 ps2k_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -57.993 ps2scan:ps2scan\|newkey  " "   -1.487             -57.993 ps2scan:ps2scan\|newkey " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2scan:ps2scan\|num\[0\]  " "   -1.487             -16.357 ps2scan:ps2scan\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 digits:digits\|dig_counter\[15\]  " "   -1.487              -2.974 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053471062 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1652053471088 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652053471096 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652053471096 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652053471099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652053471116 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652053471282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652053471322 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652053471327 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652053471327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.115 " "Worst-case setup slack is -5.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.115             -86.665 clk  " "   -5.115             -86.665 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.006             -46.035 ps2scan:ps2scan\|newkey  " "   -4.006             -46.035 ps2scan:ps2scan\|newkey " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.661             -44.750 ps2k_clk  " "   -3.661             -44.750 ps2k_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836             -17.223 ps2scan:ps2scan\|num\[0\]  " "   -1.836             -17.223 ps2scan:ps2scan\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 digits:digits\|dig_counter\[15\]  " "    0.092               0.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053471328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.510 " "Worst-case hold slack is -0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510              -2.582 ps2scan:ps2scan\|num\[0\]  " "   -0.510              -2.582 ps2scan:ps2scan\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 digits:digits\|dig_counter\[15\]  " "    0.403               0.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 ps2k_clk  " "    0.432               0.000 ps2k_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 ps2scan:ps2scan\|newkey  " "    0.476               0.000 ps2scan:ps2scan\|newkey " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053471331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652053471333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652053471335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.350 clk  " "   -3.000             -77.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.305 ps2k_clk  " "   -3.000             -25.305 ps2k_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -57.993 ps2scan:ps2scan\|newkey  " "   -1.487             -57.993 ps2scan:ps2scan\|newkey " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.023 ps2scan:ps2scan\|num\[0\]  " "   -1.487             -17.023 ps2scan:ps2scan\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 digits:digits\|dig_counter\[15\]  " "   -1.487              -2.974 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053471336 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1652053471385 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652053471396 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652053471396 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652053471402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652053471485 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652053471486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652053471486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.913 " "Worst-case setup slack is -1.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.913             -17.167 clk  " "   -1.913             -17.167 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533             -16.633 ps2scan:ps2scan\|newkey  " "   -1.533             -16.633 ps2scan:ps2scan\|newkey " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094             -11.629 ps2k_clk  " "   -1.094             -11.629 ps2k_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.603              -6.010 ps2scan:ps2scan\|num\[0\]  " "   -0.603              -6.010 ps2scan:ps2scan\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 digits:digits\|dig_counter\[15\]  " "    0.564               0.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053471489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 digits:digits\|dig_counter\[15\]  " "    0.187               0.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 ps2scan:ps2scan\|num\[0\]  " "    0.187               0.000 ps2scan:ps2scan\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 ps2scan:ps2scan\|newkey  " "    0.197               0.000 ps2scan:ps2scan\|newkey " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 ps2k_clk  " "    0.199               0.000 ps2k_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053471493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652053471496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652053471499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -67.820 clk  " "   -3.000             -67.820 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.846 ps2k_clk  " "   -3.000             -24.846 ps2k_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -39.000 ps2scan:ps2scan\|newkey  " "   -1.000             -39.000 ps2scan:ps2scan\|newkey " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 ps2scan:ps2scan\|num\[0\]  " "   -1.000             -11.000 ps2scan:ps2scan\|num\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 digits:digits\|dig_counter\[15\]  " "   -1.000              -2.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652053471501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652053471501 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1652053471597 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652053471610 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652053471610 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652053471898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652053471899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652053471942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 19:44:31 2022 " "Processing ended: Sun May  8 19:44:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652053471942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652053471942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652053471942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652053471942 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652053473118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652053473119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 19:44:33 2022 " "Processing started: Sun May  8 19:44:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652053473119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652053473119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652053473119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652053473291 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_key_8_1200mv_85c_slow.vo /home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/ simulation " "Generated file ps2_key_8_1200mv_85c_slow.vo in folder \"/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652053473393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_key_8_1200mv_0c_slow.vo /home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/ simulation " "Generated file ps2_key_8_1200mv_0c_slow.vo in folder \"/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652053473445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_key_min_1200mv_0c_fast.vo /home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/ simulation " "Generated file ps2_key_min_1200mv_0c_fast.vo in folder \"/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652053473476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_key.vo /home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/ simulation " "Generated file ps2_key.vo in folder \"/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652053473507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_key_8_1200mv_85c_v_slow.sdo /home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/ simulation " "Generated file ps2_key_8_1200mv_85c_v_slow.sdo in folder \"/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652053473531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_key_8_1200mv_0c_v_slow.sdo /home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/ simulation " "Generated file ps2_key_8_1200mv_0c_v_slow.sdo in folder \"/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652053473556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_key_min_1200mv_0c_v_fast.sdo /home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/ simulation " "Generated file ps2_key_min_1200mv_0c_v_fast.sdo in folder \"/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652053473581 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_key_v.sdo /home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/ simulation " "Generated file ps2_key_v.sdo in folder \"/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652053473606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652053473620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 19:44:33 2022 " "Processing ended: Sun May  8 19:44:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652053473620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652053473620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652053473620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652053473620 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652053474298 ""}
