|internal_stage_fixed
samp00[0] => samp00[0].IN1
samp00[1] => samp00[1].IN1
samp00[2] => samp00[2].IN1
samp00[3] => samp00[3].IN1
samp00[4] => samp00[4].IN1
samp00[5] => samp00[5].IN1
samp00[6] => samp00[6].IN1
samp00[7] => samp00[7].IN1
samp00[8] => samp00[8].IN1
samp00[9] => samp00[9].IN1
samp00[10] => samp00[10].IN1
samp00[11] => samp00[11].IN1
samp00[12] => samp00[12].IN1
samp00[13] => samp00[13].IN1
samp00[14] => samp00[14].IN1
samp00[15] => samp00[15].IN1
samp00[16] => samp00[16].IN1
samp00[17] => samp00[17].IN1
samp00[18] => samp00[18].IN1
samp00[19] => samp00[19].IN1
samp00[20] => samp00[20].IN1
samp00[21] => samp00[21].IN1
samp00[22] => samp00[22].IN1
samp00[23] => samp00[23].IN1
samp00[24] => samp00[24].IN1
samp00[25] => samp00[25].IN1
samp00[26] => samp00[26].IN1
samp00[27] => samp00[27].IN1
samp00[28] => samp00[28].IN1
samp00[29] => samp00[29].IN1
samp00[30] => samp00[30].IN1
samp00[31] => samp00[31].IN1
samp00[32] => samp00[32].IN1
samp00[33] => samp00[33].IN1
samp00[34] => samp00[34].IN1
samp00[35] => samp00[35].IN1
samp00[36] => samp00[36].IN1
samp00[37] => samp00[37].IN1
samp00[38] => samp00[38].IN1
samp00[39] => samp00[39].IN1
samp00[40] => samp00[40].IN1
samp00[41] => samp00[41].IN1
samp00[42] => samp00[42].IN1
samp00[43] => samp00[43].IN1
samp00[44] => samp00[44].IN1
samp00[45] => samp00[45].IN1
samp00[46] => samp00[46].IN1
samp00[47] => samp00[47].IN1
samp00[48] => samp00[48].IN1
samp00[49] => samp00[49].IN1
samp00[50] => samp00[50].IN1
samp00[51] => samp00[51].IN1
samp00[52] => samp00[52].IN1
samp00[53] => samp00[53].IN1
samp00[54] => samp00[54].IN1
samp00[55] => samp00[55].IN1
samp00[56] => samp00[56].IN1
samp00[57] => samp00[57].IN1
samp00[58] => samp00[58].IN1
samp00[59] => samp00[59].IN1
samp00[60] => samp00[60].IN1
samp00[61] => samp00[61].IN1
samp00[62] => samp00[62].IN1
samp00[63] => samp00[63].IN1
samp00[64] => samp00[64].IN1
samp00[65] => samp00[65].IN1
samp00[66] => samp00[66].IN1
samp00[67] => samp00[67].IN1
samp00[68] => samp00[68].IN1
samp00[69] => samp00[69].IN1
samp00[70] => samp00[70].IN1
samp00[71] => samp00[71].IN1
samp00[72] => samp00[72].IN1
samp00[73] => samp00[73].IN1
samp00[74] => samp00[74].IN1
samp00[75] => samp00[75].IN1
samp00[76] => samp00[76].IN1
samp00[77] => samp00[77].IN1
samp00[78] => samp00[78].IN1
samp00[79] => samp00[79].IN1
samp00[80] => samp00[80].IN1
samp00[81] => samp00[81].IN1
samp00[82] => samp00[82].IN1
samp00[83] => samp00[83].IN1
samp00[84] => samp00[84].IN1
samp00[85] => samp00[85].IN1
samp00[86] => samp00[86].IN1
samp00[87] => samp00[87].IN1
samp00[88] => samp00[88].IN1
samp00[89] => samp00[89].IN1
samp00[90] => samp00[90].IN1
samp00[91] => samp00[91].IN1
samp00[92] => samp00[92].IN1
samp00[93] => samp00[93].IN1
samp00[94] => samp00[94].IN1
samp00[95] => samp00[95].IN1
samp00[96] => samp00[96].IN1
samp00[97] => samp00[97].IN1
samp00[98] => samp00[98].IN1
samp00[99] => samp00[99].IN1
samp00[100] => samp00[100].IN1
samp00[101] => samp00[101].IN1
samp00[102] => samp00[102].IN1
samp00[103] => samp00[103].IN1
samp00[104] => samp00[104].IN1
samp00[105] => samp00[105].IN1
samp00[106] => samp00[106].IN1
samp00[107] => samp00[107].IN1
samp00[108] => samp00[108].IN1
samp00[109] => samp00[109].IN1
samp00[110] => samp00[110].IN1
samp00[111] => samp00[111].IN1
samp00[112] => samp00[112].IN1
samp00[113] => samp00[113].IN1
samp00[114] => samp00[114].IN1
samp00[115] => samp00[115].IN1
samp00[116] => samp00[116].IN1
samp00[117] => samp00[117].IN1
samp00[118] => samp00[118].IN1
samp00[119] => samp00[119].IN1
samp00[120] => samp00[120].IN1
samp00[121] => samp00[121].IN1
samp00[122] => samp00[122].IN1
samp00[123] => samp00[123].IN1
samp00[124] => samp00[124].IN1
samp00[125] => samp00[125].IN1
samp00[126] => samp00[126].IN1
samp00[127] => samp00[127].IN1
samp10[0] => samp10[0].IN1
samp10[1] => samp10[1].IN1
samp10[2] => samp10[2].IN1
samp10[3] => samp10[3].IN1
samp10[4] => samp10[4].IN1
samp10[5] => samp10[5].IN1
samp10[6] => samp10[6].IN1
samp10[7] => samp10[7].IN1
samp10[8] => samp10[8].IN1
samp10[9] => samp10[9].IN1
samp10[10] => samp10[10].IN1
samp10[11] => samp10[11].IN1
samp10[12] => samp10[12].IN1
samp10[13] => samp10[13].IN1
samp10[14] => samp10[14].IN1
samp10[15] => samp10[15].IN1
samp10[16] => samp10[16].IN1
samp10[17] => samp10[17].IN1
samp10[18] => samp10[18].IN1
samp10[19] => samp10[19].IN1
samp10[20] => samp10[20].IN1
samp10[21] => samp10[21].IN1
samp10[22] => samp10[22].IN1
samp10[23] => samp10[23].IN1
samp10[24] => samp10[24].IN1
samp10[25] => samp10[25].IN1
samp10[26] => samp10[26].IN1
samp10[27] => samp10[27].IN1
samp10[28] => samp10[28].IN1
samp10[29] => samp10[29].IN1
samp10[30] => samp10[30].IN1
samp10[31] => samp10[31].IN1
samp10[32] => samp10[32].IN1
samp10[33] => samp10[33].IN1
samp10[34] => samp10[34].IN1
samp10[35] => samp10[35].IN1
samp10[36] => samp10[36].IN1
samp10[37] => samp10[37].IN1
samp10[38] => samp10[38].IN1
samp10[39] => samp10[39].IN1
samp10[40] => samp10[40].IN1
samp10[41] => samp10[41].IN1
samp10[42] => samp10[42].IN1
samp10[43] => samp10[43].IN1
samp10[44] => samp10[44].IN1
samp10[45] => samp10[45].IN1
samp10[46] => samp10[46].IN1
samp10[47] => samp10[47].IN1
samp10[48] => samp10[48].IN1
samp10[49] => samp10[49].IN1
samp10[50] => samp10[50].IN1
samp10[51] => samp10[51].IN1
samp10[52] => samp10[52].IN1
samp10[53] => samp10[53].IN1
samp10[54] => samp10[54].IN1
samp10[55] => samp10[55].IN1
samp10[56] => samp10[56].IN1
samp10[57] => samp10[57].IN1
samp10[58] => samp10[58].IN1
samp10[59] => samp10[59].IN1
samp10[60] => samp10[60].IN1
samp10[61] => samp10[61].IN1
samp10[62] => samp10[62].IN1
samp10[63] => samp10[63].IN1
samp10[64] => samp10[64].IN1
samp10[65] => samp10[65].IN1
samp10[66] => samp10[66].IN1
samp10[67] => samp10[67].IN1
samp10[68] => samp10[68].IN1
samp10[69] => samp10[69].IN1
samp10[70] => samp10[70].IN1
samp10[71] => samp10[71].IN1
samp10[72] => samp10[72].IN1
samp10[73] => samp10[73].IN1
samp10[74] => samp10[74].IN1
samp10[75] => samp10[75].IN1
samp10[76] => samp10[76].IN1
samp10[77] => samp10[77].IN1
samp10[78] => samp10[78].IN1
samp10[79] => samp10[79].IN1
samp10[80] => samp10[80].IN1
samp10[81] => samp10[81].IN1
samp10[82] => samp10[82].IN1
samp10[83] => samp10[83].IN1
samp10[84] => samp10[84].IN1
samp10[85] => samp10[85].IN1
samp10[86] => samp10[86].IN1
samp10[87] => samp10[87].IN1
samp10[88] => samp10[88].IN1
samp10[89] => samp10[89].IN1
samp10[90] => samp10[90].IN1
samp10[91] => samp10[91].IN1
samp10[92] => samp10[92].IN1
samp10[93] => samp10[93].IN1
samp10[94] => samp10[94].IN1
samp10[95] => samp10[95].IN1
samp10[96] => samp10[96].IN1
samp10[97] => samp10[97].IN1
samp10[98] => samp10[98].IN1
samp10[99] => samp10[99].IN1
samp10[100] => samp10[100].IN1
samp10[101] => samp10[101].IN1
samp10[102] => samp10[102].IN1
samp10[103] => samp10[103].IN1
samp10[104] => samp10[104].IN1
samp10[105] => samp10[105].IN1
samp10[106] => samp10[106].IN1
samp10[107] => samp10[107].IN1
samp10[108] => samp10[108].IN1
samp10[109] => samp10[109].IN1
samp10[110] => samp10[110].IN1
samp10[111] => samp10[111].IN1
samp10[112] => samp10[112].IN1
samp10[113] => samp10[113].IN1
samp10[114] => samp10[114].IN1
samp10[115] => samp10[115].IN1
samp10[116] => samp10[116].IN1
samp10[117] => samp10[117].IN1
samp10[118] => samp10[118].IN1
samp10[119] => samp10[119].IN1
samp10[120] => samp10[120].IN1
samp10[121] => samp10[121].IN1
samp10[122] => samp10[122].IN1
samp10[123] => samp10[123].IN1
samp10[124] => samp10[124].IN1
samp10[125] => samp10[125].IN1
samp10[126] => samp10[126].IN1
samp10[127] => samp10[127].IN1
sVal00 => sVal00.IN1
sVal10 => sVal10.IN1
nIdx00[0] => nIdx00[0].IN1
nIdx00[1] => nIdx00[1].IN1
nIdx00[2] => nIdx00[2].IN1
nIdx00[3] => nIdx00[3].IN1
nIdx00[4] => nIdx00[4].IN1
nIdx01[0] => nIdx01[0].IN1
nIdx01[1] => nIdx01[1].IN1
nIdx01[2] => nIdx01[2].IN1
nIdx01[3] => nIdx01[3].IN1
nIdx01[4] => nIdx01[4].IN1
nVal00 => nVal00.IN1
nVal01 => nVal01.IN1
rec01 <= rec01.DB_MAX_OUTPUT_PORT_TYPE
rec00 <= internal_branch_stage_fixed:b00.port3
rec10 <= rec10.DB_MAX_OUTPUT_PORT_TYPE
samp02[0] <= internal_branch_stage_fixed:b01.port9
samp02[1] <= internal_branch_stage_fixed:b01.port9
samp02[2] <= internal_branch_stage_fixed:b01.port9
samp02[3] <= internal_branch_stage_fixed:b01.port9
samp02[4] <= internal_branch_stage_fixed:b01.port9
samp02[5] <= internal_branch_stage_fixed:b01.port9
samp02[6] <= internal_branch_stage_fixed:b01.port9
samp02[7] <= internal_branch_stage_fixed:b01.port9
samp02[8] <= internal_branch_stage_fixed:b01.port9
samp02[9] <= internal_branch_stage_fixed:b01.port9
samp02[10] <= internal_branch_stage_fixed:b01.port9
samp02[11] <= internal_branch_stage_fixed:b01.port9
samp02[12] <= internal_branch_stage_fixed:b01.port9
samp02[13] <= internal_branch_stage_fixed:b01.port9
samp02[14] <= internal_branch_stage_fixed:b01.port9
samp02[15] <= internal_branch_stage_fixed:b01.port9
samp02[16] <= internal_branch_stage_fixed:b01.port9
samp02[17] <= internal_branch_stage_fixed:b01.port9
samp02[18] <= internal_branch_stage_fixed:b01.port9
samp02[19] <= internal_branch_stage_fixed:b01.port9
samp02[20] <= internal_branch_stage_fixed:b01.port9
samp02[21] <= internal_branch_stage_fixed:b01.port9
samp02[22] <= internal_branch_stage_fixed:b01.port9
samp02[23] <= internal_branch_stage_fixed:b01.port9
samp02[24] <= internal_branch_stage_fixed:b01.port9
samp02[25] <= internal_branch_stage_fixed:b01.port9
samp02[26] <= internal_branch_stage_fixed:b01.port9
samp02[27] <= internal_branch_stage_fixed:b01.port9
samp02[28] <= internal_branch_stage_fixed:b01.port9
samp02[29] <= internal_branch_stage_fixed:b01.port9
samp02[30] <= internal_branch_stage_fixed:b01.port9
samp02[31] <= internal_branch_stage_fixed:b01.port9
samp02[32] <= internal_branch_stage_fixed:b01.port9
samp02[33] <= internal_branch_stage_fixed:b01.port9
samp02[34] <= internal_branch_stage_fixed:b01.port9
samp02[35] <= internal_branch_stage_fixed:b01.port9
samp02[36] <= internal_branch_stage_fixed:b01.port9
samp02[37] <= internal_branch_stage_fixed:b01.port9
samp02[38] <= internal_branch_stage_fixed:b01.port9
samp02[39] <= internal_branch_stage_fixed:b01.port9
samp02[40] <= internal_branch_stage_fixed:b01.port9
samp02[41] <= internal_branch_stage_fixed:b01.port9
samp02[42] <= internal_branch_stage_fixed:b01.port9
samp02[43] <= internal_branch_stage_fixed:b01.port9
samp02[44] <= internal_branch_stage_fixed:b01.port9
samp02[45] <= internal_branch_stage_fixed:b01.port9
samp02[46] <= internal_branch_stage_fixed:b01.port9
samp02[47] <= internal_branch_stage_fixed:b01.port9
samp02[48] <= internal_branch_stage_fixed:b01.port9
samp02[49] <= internal_branch_stage_fixed:b01.port9
samp02[50] <= internal_branch_stage_fixed:b01.port9
samp02[51] <= internal_branch_stage_fixed:b01.port9
samp02[52] <= internal_branch_stage_fixed:b01.port9
samp02[53] <= internal_branch_stage_fixed:b01.port9
samp02[54] <= internal_branch_stage_fixed:b01.port9
samp02[55] <= internal_branch_stage_fixed:b01.port9
samp02[56] <= internal_branch_stage_fixed:b01.port9
samp02[57] <= internal_branch_stage_fixed:b01.port9
samp02[58] <= internal_branch_stage_fixed:b01.port9
samp02[59] <= internal_branch_stage_fixed:b01.port9
samp02[60] <= internal_branch_stage_fixed:b01.port9
samp02[61] <= internal_branch_stage_fixed:b01.port9
samp02[62] <= internal_branch_stage_fixed:b01.port9
samp02[63] <= internal_branch_stage_fixed:b01.port9
samp02[64] <= internal_branch_stage_fixed:b01.port9
samp02[65] <= internal_branch_stage_fixed:b01.port9
samp02[66] <= internal_branch_stage_fixed:b01.port9
samp02[67] <= internal_branch_stage_fixed:b01.port9
samp02[68] <= internal_branch_stage_fixed:b01.port9
samp02[69] <= internal_branch_stage_fixed:b01.port9
samp02[70] <= internal_branch_stage_fixed:b01.port9
samp02[71] <= internal_branch_stage_fixed:b01.port9
samp02[72] <= internal_branch_stage_fixed:b01.port9
samp02[73] <= internal_branch_stage_fixed:b01.port9
samp02[74] <= internal_branch_stage_fixed:b01.port9
samp02[75] <= internal_branch_stage_fixed:b01.port9
samp02[76] <= internal_branch_stage_fixed:b01.port9
samp02[77] <= internal_branch_stage_fixed:b01.port9
samp02[78] <= internal_branch_stage_fixed:b01.port9
samp02[79] <= internal_branch_stage_fixed:b01.port9
samp02[80] <= internal_branch_stage_fixed:b01.port9
samp02[81] <= internal_branch_stage_fixed:b01.port9
samp02[82] <= internal_branch_stage_fixed:b01.port9
samp02[83] <= internal_branch_stage_fixed:b01.port9
samp02[84] <= internal_branch_stage_fixed:b01.port9
samp02[85] <= internal_branch_stage_fixed:b01.port9
samp02[86] <= internal_branch_stage_fixed:b01.port9
samp02[87] <= internal_branch_stage_fixed:b01.port9
samp02[88] <= internal_branch_stage_fixed:b01.port9
samp02[89] <= internal_branch_stage_fixed:b01.port9
samp02[90] <= internal_branch_stage_fixed:b01.port9
samp02[91] <= internal_branch_stage_fixed:b01.port9
samp02[92] <= internal_branch_stage_fixed:b01.port9
samp02[93] <= internal_branch_stage_fixed:b01.port9
samp02[94] <= internal_branch_stage_fixed:b01.port9
samp02[95] <= internal_branch_stage_fixed:b01.port9
samp02[96] <= internal_branch_stage_fixed:b01.port9
samp02[97] <= internal_branch_stage_fixed:b01.port9
samp02[98] <= internal_branch_stage_fixed:b01.port9
samp02[99] <= internal_branch_stage_fixed:b01.port9
samp02[100] <= internal_branch_stage_fixed:b01.port9
samp02[101] <= internal_branch_stage_fixed:b01.port9
samp02[102] <= internal_branch_stage_fixed:b01.port9
samp02[103] <= internal_branch_stage_fixed:b01.port9
samp02[104] <= internal_branch_stage_fixed:b01.port9
samp02[105] <= internal_branch_stage_fixed:b01.port9
samp02[106] <= internal_branch_stage_fixed:b01.port9
samp02[107] <= internal_branch_stage_fixed:b01.port9
samp02[108] <= internal_branch_stage_fixed:b01.port9
samp02[109] <= internal_branch_stage_fixed:b01.port9
samp02[110] <= internal_branch_stage_fixed:b01.port9
samp02[111] <= internal_branch_stage_fixed:b01.port9
samp02[112] <= internal_branch_stage_fixed:b01.port9
samp02[113] <= internal_branch_stage_fixed:b01.port9
samp02[114] <= internal_branch_stage_fixed:b01.port9
samp02[115] <= internal_branch_stage_fixed:b01.port9
samp02[116] <= internal_branch_stage_fixed:b01.port9
samp02[117] <= internal_branch_stage_fixed:b01.port9
samp02[118] <= internal_branch_stage_fixed:b01.port9
samp02[119] <= internal_branch_stage_fixed:b01.port9
samp02[120] <= internal_branch_stage_fixed:b01.port9
samp02[121] <= internal_branch_stage_fixed:b01.port9
samp02[122] <= internal_branch_stage_fixed:b01.port9
samp02[123] <= internal_branch_stage_fixed:b01.port9
samp02[124] <= internal_branch_stage_fixed:b01.port9
samp02[125] <= internal_branch_stage_fixed:b01.port9
samp02[126] <= internal_branch_stage_fixed:b01.port9
samp02[127] <= internal_branch_stage_fixed:b01.port9
samp12[0] <= internal_branch_stage_fixed:b11.port9
samp12[1] <= internal_branch_stage_fixed:b11.port9
samp12[2] <= internal_branch_stage_fixed:b11.port9
samp12[3] <= internal_branch_stage_fixed:b11.port9
samp12[4] <= internal_branch_stage_fixed:b11.port9
samp12[5] <= internal_branch_stage_fixed:b11.port9
samp12[6] <= internal_branch_stage_fixed:b11.port9
samp12[7] <= internal_branch_stage_fixed:b11.port9
samp12[8] <= internal_branch_stage_fixed:b11.port9
samp12[9] <= internal_branch_stage_fixed:b11.port9
samp12[10] <= internal_branch_stage_fixed:b11.port9
samp12[11] <= internal_branch_stage_fixed:b11.port9
samp12[12] <= internal_branch_stage_fixed:b11.port9
samp12[13] <= internal_branch_stage_fixed:b11.port9
samp12[14] <= internal_branch_stage_fixed:b11.port9
samp12[15] <= internal_branch_stage_fixed:b11.port9
samp12[16] <= internal_branch_stage_fixed:b11.port9
samp12[17] <= internal_branch_stage_fixed:b11.port9
samp12[18] <= internal_branch_stage_fixed:b11.port9
samp12[19] <= internal_branch_stage_fixed:b11.port9
samp12[20] <= internal_branch_stage_fixed:b11.port9
samp12[21] <= internal_branch_stage_fixed:b11.port9
samp12[22] <= internal_branch_stage_fixed:b11.port9
samp12[23] <= internal_branch_stage_fixed:b11.port9
samp12[24] <= internal_branch_stage_fixed:b11.port9
samp12[25] <= internal_branch_stage_fixed:b11.port9
samp12[26] <= internal_branch_stage_fixed:b11.port9
samp12[27] <= internal_branch_stage_fixed:b11.port9
samp12[28] <= internal_branch_stage_fixed:b11.port9
samp12[29] <= internal_branch_stage_fixed:b11.port9
samp12[30] <= internal_branch_stage_fixed:b11.port9
samp12[31] <= internal_branch_stage_fixed:b11.port9
samp12[32] <= internal_branch_stage_fixed:b11.port9
samp12[33] <= internal_branch_stage_fixed:b11.port9
samp12[34] <= internal_branch_stage_fixed:b11.port9
samp12[35] <= internal_branch_stage_fixed:b11.port9
samp12[36] <= internal_branch_stage_fixed:b11.port9
samp12[37] <= internal_branch_stage_fixed:b11.port9
samp12[38] <= internal_branch_stage_fixed:b11.port9
samp12[39] <= internal_branch_stage_fixed:b11.port9
samp12[40] <= internal_branch_stage_fixed:b11.port9
samp12[41] <= internal_branch_stage_fixed:b11.port9
samp12[42] <= internal_branch_stage_fixed:b11.port9
samp12[43] <= internal_branch_stage_fixed:b11.port9
samp12[44] <= internal_branch_stage_fixed:b11.port9
samp12[45] <= internal_branch_stage_fixed:b11.port9
samp12[46] <= internal_branch_stage_fixed:b11.port9
samp12[47] <= internal_branch_stage_fixed:b11.port9
samp12[48] <= internal_branch_stage_fixed:b11.port9
samp12[49] <= internal_branch_stage_fixed:b11.port9
samp12[50] <= internal_branch_stage_fixed:b11.port9
samp12[51] <= internal_branch_stage_fixed:b11.port9
samp12[52] <= internal_branch_stage_fixed:b11.port9
samp12[53] <= internal_branch_stage_fixed:b11.port9
samp12[54] <= internal_branch_stage_fixed:b11.port9
samp12[55] <= internal_branch_stage_fixed:b11.port9
samp12[56] <= internal_branch_stage_fixed:b11.port9
samp12[57] <= internal_branch_stage_fixed:b11.port9
samp12[58] <= internal_branch_stage_fixed:b11.port9
samp12[59] <= internal_branch_stage_fixed:b11.port9
samp12[60] <= internal_branch_stage_fixed:b11.port9
samp12[61] <= internal_branch_stage_fixed:b11.port9
samp12[62] <= internal_branch_stage_fixed:b11.port9
samp12[63] <= internal_branch_stage_fixed:b11.port9
samp12[64] <= internal_branch_stage_fixed:b11.port9
samp12[65] <= internal_branch_stage_fixed:b11.port9
samp12[66] <= internal_branch_stage_fixed:b11.port9
samp12[67] <= internal_branch_stage_fixed:b11.port9
samp12[68] <= internal_branch_stage_fixed:b11.port9
samp12[69] <= internal_branch_stage_fixed:b11.port9
samp12[70] <= internal_branch_stage_fixed:b11.port9
samp12[71] <= internal_branch_stage_fixed:b11.port9
samp12[72] <= internal_branch_stage_fixed:b11.port9
samp12[73] <= internal_branch_stage_fixed:b11.port9
samp12[74] <= internal_branch_stage_fixed:b11.port9
samp12[75] <= internal_branch_stage_fixed:b11.port9
samp12[76] <= internal_branch_stage_fixed:b11.port9
samp12[77] <= internal_branch_stage_fixed:b11.port9
samp12[78] <= internal_branch_stage_fixed:b11.port9
samp12[79] <= internal_branch_stage_fixed:b11.port9
samp12[80] <= internal_branch_stage_fixed:b11.port9
samp12[81] <= internal_branch_stage_fixed:b11.port9
samp12[82] <= internal_branch_stage_fixed:b11.port9
samp12[83] <= internal_branch_stage_fixed:b11.port9
samp12[84] <= internal_branch_stage_fixed:b11.port9
samp12[85] <= internal_branch_stage_fixed:b11.port9
samp12[86] <= internal_branch_stage_fixed:b11.port9
samp12[87] <= internal_branch_stage_fixed:b11.port9
samp12[88] <= internal_branch_stage_fixed:b11.port9
samp12[89] <= internal_branch_stage_fixed:b11.port9
samp12[90] <= internal_branch_stage_fixed:b11.port9
samp12[91] <= internal_branch_stage_fixed:b11.port9
samp12[92] <= internal_branch_stage_fixed:b11.port9
samp12[93] <= internal_branch_stage_fixed:b11.port9
samp12[94] <= internal_branch_stage_fixed:b11.port9
samp12[95] <= internal_branch_stage_fixed:b11.port9
samp12[96] <= internal_branch_stage_fixed:b11.port9
samp12[97] <= internal_branch_stage_fixed:b11.port9
samp12[98] <= internal_branch_stage_fixed:b11.port9
samp12[99] <= internal_branch_stage_fixed:b11.port9
samp12[100] <= internal_branch_stage_fixed:b11.port9
samp12[101] <= internal_branch_stage_fixed:b11.port9
samp12[102] <= internal_branch_stage_fixed:b11.port9
samp12[103] <= internal_branch_stage_fixed:b11.port9
samp12[104] <= internal_branch_stage_fixed:b11.port9
samp12[105] <= internal_branch_stage_fixed:b11.port9
samp12[106] <= internal_branch_stage_fixed:b11.port9
samp12[107] <= internal_branch_stage_fixed:b11.port9
samp12[108] <= internal_branch_stage_fixed:b11.port9
samp12[109] <= internal_branch_stage_fixed:b11.port9
samp12[110] <= internal_branch_stage_fixed:b11.port9
samp12[111] <= internal_branch_stage_fixed:b11.port9
samp12[112] <= internal_branch_stage_fixed:b11.port9
samp12[113] <= internal_branch_stage_fixed:b11.port9
samp12[114] <= internal_branch_stage_fixed:b11.port9
samp12[115] <= internal_branch_stage_fixed:b11.port9
samp12[116] <= internal_branch_stage_fixed:b11.port9
samp12[117] <= internal_branch_stage_fixed:b11.port9
samp12[118] <= internal_branch_stage_fixed:b11.port9
samp12[119] <= internal_branch_stage_fixed:b11.port9
samp12[120] <= internal_branch_stage_fixed:b11.port9
samp12[121] <= internal_branch_stage_fixed:b11.port9
samp12[122] <= internal_branch_stage_fixed:b11.port9
samp12[123] <= internal_branch_stage_fixed:b11.port9
samp12[124] <= internal_branch_stage_fixed:b11.port9
samp12[125] <= internal_branch_stage_fixed:b11.port9
samp12[126] <= internal_branch_stage_fixed:b11.port9
samp12[127] <= internal_branch_stage_fixed:b11.port9
sVal02 <= internal_branch_stage_fixed:b01.port5
sVal12 <= internal_branch_stage_fixed:b11.port5
nIdx20[0] <= internal_branch_stage_fixed:b10.port11
nIdx20[1] <= internal_branch_stage_fixed:b10.port11
nIdx20[2] <= internal_branch_stage_fixed:b10.port11
nIdx20[3] <= internal_branch_stage_fixed:b10.port11
nIdx20[4] <= internal_branch_stage_fixed:b10.port11
nIdx21[0] <= internal_branch_stage_fixed:b11.port11
nIdx21[1] <= internal_branch_stage_fixed:b11.port11
nIdx21[2] <= internal_branch_stage_fixed:b11.port11
nIdx21[3] <= internal_branch_stage_fixed:b11.port11
nIdx21[4] <= internal_branch_stage_fixed:b11.port11
nVal20 <= internal_branch_stage_fixed:b10.port4
nVal21 <= internal_branch_stage_fixed:b11.port4
rec20 => rec20.IN1
rec21 => rec21.IN1
rec02 => rec02.IN1
rec12 => rec12.IN1
memBus00[0] => memBus00[0].IN1
memBus00[1] => memBus00[1].IN1
memBus00[2] => memBus00[2].IN1
memBus00[3] => memBus00[3].IN1
memBus00[4] => memBus00[4].IN1
memBus00[5] => memBus00[5].IN1
memBus00[6] => memBus00[6].IN1
memBus00[7] => memBus00[7].IN1
memBus00[8] => memBus00[8].IN1
memBus00[9] => memBus00[9].IN1
memBus00[10] => memBus00[10].IN1
memBus00[11] => memBus00[11].IN1
memBus00[12] => memBus00[12].IN1
memBus00[13] => memBus00[13].IN1
memBus00[14] => memBus00[14].IN1
memBus00[15] => memBus00[15].IN1
memBus00[16] => memBus00[16].IN1
memBus00[17] => memBus00[17].IN1
memBus00[18] => memBus00[18].IN1
memBus00[19] => memBus00[19].IN1
memBus00[20] => memBus00[20].IN1
memBus00[21] => memBus00[21].IN1
memBus00[22] => memBus00[22].IN1
memBus00[23] => memBus00[23].IN1
memBus00[24] => memBus00[24].IN1
memBus00[25] => memBus00[25].IN1
memBus00[26] => memBus00[26].IN1
memBus00[27] => memBus00[27].IN1
memBus00[28] => memBus00[28].IN1
memBus00[29] => memBus00[29].IN1
memBus00[30] => memBus00[30].IN1
memBus00[31] => memBus00[31].IN1
memBus00[32] => memBus00[32].IN1
memBus00[33] => memBus00[33].IN1
memBus00[34] => memBus00[34].IN1
memBus00[35] => memBus00[35].IN1
memBus00[36] => memBus00[36].IN1
memBus00[37] => memBus00[37].IN1
memBus00[38] => memBus00[38].IN1
memBus00[39] => memBus00[39].IN1
memBus00[40] => memBus00[40].IN1
memBus00[41] => memBus00[41].IN1
memBus00[42] => memBus00[42].IN1
memBus00[43] => memBus00[43].IN1
memBus00[44] => memBus00[44].IN1
memBus00[45] => memBus00[45].IN1
memBus00[46] => memBus00[46].IN1
memBus00[47] => memBus00[47].IN1
memBus00[48] => memBus00[48].IN1
memBus00[49] => memBus00[49].IN1
memBus00[50] => memBus00[50].IN1
memBus00[51] => memBus00[51].IN1
memBus00[52] => memBus00[52].IN1
memBus00[53] => memBus00[53].IN1
memBus00[54] => memBus00[54].IN1
memBus00[55] => memBus00[55].IN1
memBus00[56] => memBus00[56].IN1
memBus00[57] => memBus00[57].IN1
memBus00[58] => memBus00[58].IN1
memBus00[59] => memBus00[59].IN1
memBus00[60] => memBus00[60].IN1
memBus00[61] => memBus00[61].IN1
memBus00[62] => memBus00[62].IN1
memBus00[63] => memBus00[63].IN1
memBus01[0] => memBus01[0].IN1
memBus01[1] => memBus01[1].IN1
memBus01[2] => memBus01[2].IN1
memBus01[3] => memBus01[3].IN1
memBus01[4] => memBus01[4].IN1
memBus01[5] => memBus01[5].IN1
memBus01[6] => memBus01[6].IN1
memBus01[7] => memBus01[7].IN1
memBus01[8] => memBus01[8].IN1
memBus01[9] => memBus01[9].IN1
memBus01[10] => memBus01[10].IN1
memBus01[11] => memBus01[11].IN1
memBus01[12] => memBus01[12].IN1
memBus01[13] => memBus01[13].IN1
memBus01[14] => memBus01[14].IN1
memBus01[15] => memBus01[15].IN1
memBus01[16] => memBus01[16].IN1
memBus01[17] => memBus01[17].IN1
memBus01[18] => memBus01[18].IN1
memBus01[19] => memBus01[19].IN1
memBus01[20] => memBus01[20].IN1
memBus01[21] => memBus01[21].IN1
memBus01[22] => memBus01[22].IN1
memBus01[23] => memBus01[23].IN1
memBus01[24] => memBus01[24].IN1
memBus01[25] => memBus01[25].IN1
memBus01[26] => memBus01[26].IN1
memBus01[27] => memBus01[27].IN1
memBus01[28] => memBus01[28].IN1
memBus01[29] => memBus01[29].IN1
memBus01[30] => memBus01[30].IN1
memBus01[31] => memBus01[31].IN1
memBus01[32] => memBus01[32].IN1
memBus01[33] => memBus01[33].IN1
memBus01[34] => memBus01[34].IN1
memBus01[35] => memBus01[35].IN1
memBus01[36] => memBus01[36].IN1
memBus01[37] => memBus01[37].IN1
memBus01[38] => memBus01[38].IN1
memBus01[39] => memBus01[39].IN1
memBus01[40] => memBus01[40].IN1
memBus01[41] => memBus01[41].IN1
memBus01[42] => memBus01[42].IN1
memBus01[43] => memBus01[43].IN1
memBus01[44] => memBus01[44].IN1
memBus01[45] => memBus01[45].IN1
memBus01[46] => memBus01[46].IN1
memBus01[47] => memBus01[47].IN1
memBus01[48] => memBus01[48].IN1
memBus01[49] => memBus01[49].IN1
memBus01[50] => memBus01[50].IN1
memBus01[51] => memBus01[51].IN1
memBus01[52] => memBus01[52].IN1
memBus01[53] => memBus01[53].IN1
memBus01[54] => memBus01[54].IN1
memBus01[55] => memBus01[55].IN1
memBus01[56] => memBus01[56].IN1
memBus01[57] => memBus01[57].IN1
memBus01[58] => memBus01[58].IN1
memBus01[59] => memBus01[59].IN1
memBus01[60] => memBus01[60].IN1
memBus01[61] => memBus01[61].IN1
memBus01[62] => memBus01[62].IN1
memBus01[63] => memBus01[63].IN1
memBus10[0] => memBus10[0].IN1
memBus10[1] => memBus10[1].IN1
memBus10[2] => memBus10[2].IN1
memBus10[3] => memBus10[3].IN1
memBus10[4] => memBus10[4].IN1
memBus10[5] => memBus10[5].IN1
memBus10[6] => memBus10[6].IN1
memBus10[7] => memBus10[7].IN1
memBus10[8] => memBus10[8].IN1
memBus10[9] => memBus10[9].IN1
memBus10[10] => memBus10[10].IN1
memBus10[11] => memBus10[11].IN1
memBus10[12] => memBus10[12].IN1
memBus10[13] => memBus10[13].IN1
memBus10[14] => memBus10[14].IN1
memBus10[15] => memBus10[15].IN1
memBus10[16] => memBus10[16].IN1
memBus10[17] => memBus10[17].IN1
memBus10[18] => memBus10[18].IN1
memBus10[19] => memBus10[19].IN1
memBus10[20] => memBus10[20].IN1
memBus10[21] => memBus10[21].IN1
memBus10[22] => memBus10[22].IN1
memBus10[23] => memBus10[23].IN1
memBus10[24] => memBus10[24].IN1
memBus10[25] => memBus10[25].IN1
memBus10[26] => memBus10[26].IN1
memBus10[27] => memBus10[27].IN1
memBus10[28] => memBus10[28].IN1
memBus10[29] => memBus10[29].IN1
memBus10[30] => memBus10[30].IN1
memBus10[31] => memBus10[31].IN1
memBus10[32] => memBus10[32].IN1
memBus10[33] => memBus10[33].IN1
memBus10[34] => memBus10[34].IN1
memBus10[35] => memBus10[35].IN1
memBus10[36] => memBus10[36].IN1
memBus10[37] => memBus10[37].IN1
memBus10[38] => memBus10[38].IN1
memBus10[39] => memBus10[39].IN1
memBus10[40] => memBus10[40].IN1
memBus10[41] => memBus10[41].IN1
memBus10[42] => memBus10[42].IN1
memBus10[43] => memBus10[43].IN1
memBus10[44] => memBus10[44].IN1
memBus10[45] => memBus10[45].IN1
memBus10[46] => memBus10[46].IN1
memBus10[47] => memBus10[47].IN1
memBus10[48] => memBus10[48].IN1
memBus10[49] => memBus10[49].IN1
memBus10[50] => memBus10[50].IN1
memBus10[51] => memBus10[51].IN1
memBus10[52] => memBus10[52].IN1
memBus10[53] => memBus10[53].IN1
memBus10[54] => memBus10[54].IN1
memBus10[55] => memBus10[55].IN1
memBus10[56] => memBus10[56].IN1
memBus10[57] => memBus10[57].IN1
memBus10[58] => memBus10[58].IN1
memBus10[59] => memBus10[59].IN1
memBus10[60] => memBus10[60].IN1
memBus10[61] => memBus10[61].IN1
memBus10[62] => memBus10[62].IN1
memBus10[63] => memBus10[63].IN1
memBus11[0] => memBus11[0].IN1
memBus11[1] => memBus11[1].IN1
memBus11[2] => memBus11[2].IN1
memBus11[3] => memBus11[3].IN1
memBus11[4] => memBus11[4].IN1
memBus11[5] => memBus11[5].IN1
memBus11[6] => memBus11[6].IN1
memBus11[7] => memBus11[7].IN1
memBus11[8] => memBus11[8].IN1
memBus11[9] => memBus11[9].IN1
memBus11[10] => memBus11[10].IN1
memBus11[11] => memBus11[11].IN1
memBus11[12] => memBus11[12].IN1
memBus11[13] => memBus11[13].IN1
memBus11[14] => memBus11[14].IN1
memBus11[15] => memBus11[15].IN1
memBus11[16] => memBus11[16].IN1
memBus11[17] => memBus11[17].IN1
memBus11[18] => memBus11[18].IN1
memBus11[19] => memBus11[19].IN1
memBus11[20] => memBus11[20].IN1
memBus11[21] => memBus11[21].IN1
memBus11[22] => memBus11[22].IN1
memBus11[23] => memBus11[23].IN1
memBus11[24] => memBus11[24].IN1
memBus11[25] => memBus11[25].IN1
memBus11[26] => memBus11[26].IN1
memBus11[27] => memBus11[27].IN1
memBus11[28] => memBus11[28].IN1
memBus11[29] => memBus11[29].IN1
memBus11[30] => memBus11[30].IN1
memBus11[31] => memBus11[31].IN1
memBus11[32] => memBus11[32].IN1
memBus11[33] => memBus11[33].IN1
memBus11[34] => memBus11[34].IN1
memBus11[35] => memBus11[35].IN1
memBus11[36] => memBus11[36].IN1
memBus11[37] => memBus11[37].IN1
memBus11[38] => memBus11[38].IN1
memBus11[39] => memBus11[39].IN1
memBus11[40] => memBus11[40].IN1
memBus11[41] => memBus11[41].IN1
memBus11[42] => memBus11[42].IN1
memBus11[43] => memBus11[43].IN1
memBus11[44] => memBus11[44].IN1
memBus11[45] => memBus11[45].IN1
memBus11[46] => memBus11[46].IN1
memBus11[47] => memBus11[47].IN1
memBus11[48] => memBus11[48].IN1
memBus11[49] => memBus11[49].IN1
memBus11[50] => memBus11[50].IN1
memBus11[51] => memBus11[51].IN1
memBus11[52] => memBus11[52].IN1
memBus11[53] => memBus11[53].IN1
memBus11[54] => memBus11[54].IN1
memBus11[55] => memBus11[55].IN1
memBus11[56] => memBus11[56].IN1
memBus11[57] => memBus11[57].IN1
memBus11[58] => memBus11[58].IN1
memBus11[59] => memBus11[59].IN1
memBus11[60] => memBus11[60].IN1
memBus11[61] => memBus11[61].IN1
memBus11[62] => memBus11[62].IN1
memBus11[63] => memBus11[63].IN1
memRec00[0] <= internal_branch_stage_fixed:b00.port13
memRec00[1] <= internal_branch_stage_fixed:b00.port13
memRec00[2] <= internal_branch_stage_fixed:b00.port13
memRec00[3] <= internal_branch_stage_fixed:b00.port13
memRec00[4] <= internal_branch_stage_fixed:b00.port13
memRec01[0] <= internal_branch_stage_fixed:b01.port13
memRec01[1] <= internal_branch_stage_fixed:b01.port13
memRec01[2] <= internal_branch_stage_fixed:b01.port13
memRec01[3] <= internal_branch_stage_fixed:b01.port13
memRec01[4] <= internal_branch_stage_fixed:b01.port13
memRec10[0] <= internal_branch_stage_fixed:b10.port13
memRec10[1] <= internal_branch_stage_fixed:b10.port13
memRec10[2] <= internal_branch_stage_fixed:b10.port13
memRec10[3] <= internal_branch_stage_fixed:b10.port13
memRec10[4] <= internal_branch_stage_fixed:b10.port13
memRec11[0] <= internal_branch_stage_fixed:b11.port13
memRec11[1] <= internal_branch_stage_fixed:b11.port13
memRec11[2] <= internal_branch_stage_fixed:b11.port13
memRec11[3] <= internal_branch_stage_fixed:b11.port13
memRec11[4] <= internal_branch_stage_fixed:b11.port13
enable => ~NO_FANOUT~
memRdy => memRdy.IN4
clk => clk.IN4
rst => rst.IN4


|internal_stage_fixed|internal_branch_stage_fixed:b00
memRdy => memRdy.IN1
validIdx => validIdx.IN1
validSamp => validSamp.IN1
received <= internal_stage_fixed_FSM:FSM.port5
validBottom <= validBottom.DB_MAX_OUTPUT_PORT_TYPE
validRight <= validRight.DB_MAX_OUTPUT_PORT_TYPE
bottomRec => bottomRec.IN1
rightRec => rightRec.IN1
samplesIn[0] => samplesIn[0].IN1
samplesIn[1] => samplesIn[1].IN1
samplesIn[2] => samplesIn[2].IN1
samplesIn[3] => samplesIn[3].IN1
samplesIn[4] => samplesIn[4].IN1
samplesIn[5] => samplesIn[5].IN1
samplesIn[6] => samplesIn[6].IN1
samplesIn[7] => samplesIn[7].IN1
samplesIn[8] => samplesIn[8].IN1
samplesIn[9] => samplesIn[9].IN1
samplesIn[10] => samplesIn[10].IN1
samplesIn[11] => samplesIn[11].IN1
samplesIn[12] => samplesIn[12].IN1
samplesIn[13] => samplesIn[13].IN1
samplesIn[14] => samplesIn[14].IN1
samplesIn[15] => samplesIn[15].IN1
samplesIn[16] => samplesIn[16].IN1
samplesIn[17] => samplesIn[17].IN1
samplesIn[18] => samplesIn[18].IN1
samplesIn[19] => samplesIn[19].IN1
samplesIn[20] => samplesIn[20].IN1
samplesIn[21] => samplesIn[21].IN1
samplesIn[22] => samplesIn[22].IN1
samplesIn[23] => samplesIn[23].IN1
samplesIn[24] => samplesIn[24].IN1
samplesIn[25] => samplesIn[25].IN1
samplesIn[26] => samplesIn[26].IN1
samplesIn[27] => samplesIn[27].IN1
samplesIn[28] => samplesIn[28].IN1
samplesIn[29] => samplesIn[29].IN1
samplesIn[30] => samplesIn[30].IN1
samplesIn[31] => samplesIn[31].IN1
samplesIn[32] => samplesIn[32].IN1
samplesIn[33] => samplesIn[33].IN1
samplesIn[34] => samplesIn[34].IN1
samplesIn[35] => samplesIn[35].IN1
samplesIn[36] => samplesIn[36].IN1
samplesIn[37] => samplesIn[37].IN1
samplesIn[38] => samplesIn[38].IN1
samplesIn[39] => samplesIn[39].IN1
samplesIn[40] => samplesIn[40].IN1
samplesIn[41] => samplesIn[41].IN1
samplesIn[42] => samplesIn[42].IN1
samplesIn[43] => samplesIn[43].IN1
samplesIn[44] => samplesIn[44].IN1
samplesIn[45] => samplesIn[45].IN1
samplesIn[46] => samplesIn[46].IN1
samplesIn[47] => samplesIn[47].IN1
samplesIn[48] => samplesIn[48].IN1
samplesIn[49] => samplesIn[49].IN1
samplesIn[50] => samplesIn[50].IN1
samplesIn[51] => samplesIn[51].IN1
samplesIn[52] => samplesIn[52].IN1
samplesIn[53] => samplesIn[53].IN1
samplesIn[54] => samplesIn[54].IN1
samplesIn[55] => samplesIn[55].IN1
samplesIn[56] => samplesIn[56].IN1
samplesIn[57] => samplesIn[57].IN1
samplesIn[58] => samplesIn[58].IN1
samplesIn[59] => samplesIn[59].IN1
samplesIn[60] => samplesIn[60].IN1
samplesIn[61] => samplesIn[61].IN1
samplesIn[62] => samplesIn[62].IN1
samplesIn[63] => samplesIn[63].IN1
samplesIn[64] => samplesIn[64].IN1
samplesIn[65] => samplesIn[65].IN1
samplesIn[66] => samplesIn[66].IN1
samplesIn[67] => samplesIn[67].IN1
samplesIn[68] => samplesIn[68].IN1
samplesIn[69] => samplesIn[69].IN1
samplesIn[70] => samplesIn[70].IN1
samplesIn[71] => samplesIn[71].IN1
samplesIn[72] => samplesIn[72].IN1
samplesIn[73] => samplesIn[73].IN1
samplesIn[74] => samplesIn[74].IN1
samplesIn[75] => samplesIn[75].IN1
samplesIn[76] => samplesIn[76].IN1
samplesIn[77] => samplesIn[77].IN1
samplesIn[78] => samplesIn[78].IN1
samplesIn[79] => samplesIn[79].IN1
samplesIn[80] => samplesIn[80].IN1
samplesIn[81] => samplesIn[81].IN1
samplesIn[82] => samplesIn[82].IN1
samplesIn[83] => samplesIn[83].IN1
samplesIn[84] => samplesIn[84].IN1
samplesIn[85] => samplesIn[85].IN1
samplesIn[86] => samplesIn[86].IN1
samplesIn[87] => samplesIn[87].IN1
samplesIn[88] => samplesIn[88].IN1
samplesIn[89] => samplesIn[89].IN1
samplesIn[90] => samplesIn[90].IN1
samplesIn[91] => samplesIn[91].IN1
samplesIn[92] => samplesIn[92].IN1
samplesIn[93] => samplesIn[93].IN1
samplesIn[94] => samplesIn[94].IN1
samplesIn[95] => samplesIn[95].IN1
samplesIn[96] => samplesIn[96].IN1
samplesIn[97] => samplesIn[97].IN1
samplesIn[98] => samplesIn[98].IN1
samplesIn[99] => samplesIn[99].IN1
samplesIn[100] => samplesIn[100].IN1
samplesIn[101] => samplesIn[101].IN1
samplesIn[102] => samplesIn[102].IN1
samplesIn[103] => samplesIn[103].IN1
samplesIn[104] => samplesIn[104].IN1
samplesIn[105] => samplesIn[105].IN1
samplesIn[106] => samplesIn[106].IN1
samplesIn[107] => samplesIn[107].IN1
samplesIn[108] => samplesIn[108].IN1
samplesIn[109] => samplesIn[109].IN1
samplesIn[110] => samplesIn[110].IN1
samplesIn[111] => samplesIn[111].IN1
samplesIn[112] => samplesIn[112].IN1
samplesIn[113] => samplesIn[113].IN1
samplesIn[114] => samplesIn[114].IN1
samplesIn[115] => samplesIn[115].IN1
samplesIn[116] => samplesIn[116].IN1
samplesIn[117] => samplesIn[117].IN1
samplesIn[118] => samplesIn[118].IN1
samplesIn[119] => samplesIn[119].IN1
samplesIn[120] => samplesIn[120].IN1
samplesIn[121] => samplesIn[121].IN1
samplesIn[122] => samplesIn[122].IN1
samplesIn[123] => samplesIn[123].IN1
samplesIn[124] => samplesIn[124].IN1
samplesIn[125] => samplesIn[125].IN1
samplesIn[126] => samplesIn[126].IN1
samplesIn[127] => samplesIn[127].IN1
samplesOut[0] <= register:sampReg.port0
samplesOut[1] <= register:sampReg.port0
samplesOut[2] <= register:sampReg.port0
samplesOut[3] <= register:sampReg.port0
samplesOut[4] <= register:sampReg.port0
samplesOut[5] <= register:sampReg.port0
samplesOut[6] <= register:sampReg.port0
samplesOut[7] <= register:sampReg.port0
samplesOut[8] <= register:sampReg.port0
samplesOut[9] <= register:sampReg.port0
samplesOut[10] <= register:sampReg.port0
samplesOut[11] <= register:sampReg.port0
samplesOut[12] <= register:sampReg.port0
samplesOut[13] <= register:sampReg.port0
samplesOut[14] <= register:sampReg.port0
samplesOut[15] <= register:sampReg.port0
samplesOut[16] <= register:sampReg.port0
samplesOut[17] <= register:sampReg.port0
samplesOut[18] <= register:sampReg.port0
samplesOut[19] <= register:sampReg.port0
samplesOut[20] <= register:sampReg.port0
samplesOut[21] <= register:sampReg.port0
samplesOut[22] <= register:sampReg.port0
samplesOut[23] <= register:sampReg.port0
samplesOut[24] <= register:sampReg.port0
samplesOut[25] <= register:sampReg.port0
samplesOut[26] <= register:sampReg.port0
samplesOut[27] <= register:sampReg.port0
samplesOut[28] <= register:sampReg.port0
samplesOut[29] <= register:sampReg.port0
samplesOut[30] <= register:sampReg.port0
samplesOut[31] <= register:sampReg.port0
samplesOut[32] <= register:sampReg.port0
samplesOut[33] <= register:sampReg.port0
samplesOut[34] <= register:sampReg.port0
samplesOut[35] <= register:sampReg.port0
samplesOut[36] <= register:sampReg.port0
samplesOut[37] <= register:sampReg.port0
samplesOut[38] <= register:sampReg.port0
samplesOut[39] <= register:sampReg.port0
samplesOut[40] <= register:sampReg.port0
samplesOut[41] <= register:sampReg.port0
samplesOut[42] <= register:sampReg.port0
samplesOut[43] <= register:sampReg.port0
samplesOut[44] <= register:sampReg.port0
samplesOut[45] <= register:sampReg.port0
samplesOut[46] <= register:sampReg.port0
samplesOut[47] <= register:sampReg.port0
samplesOut[48] <= register:sampReg.port0
samplesOut[49] <= register:sampReg.port0
samplesOut[50] <= register:sampReg.port0
samplesOut[51] <= register:sampReg.port0
samplesOut[52] <= register:sampReg.port0
samplesOut[53] <= register:sampReg.port0
samplesOut[54] <= register:sampReg.port0
samplesOut[55] <= register:sampReg.port0
samplesOut[56] <= register:sampReg.port0
samplesOut[57] <= register:sampReg.port0
samplesOut[58] <= register:sampReg.port0
samplesOut[59] <= register:sampReg.port0
samplesOut[60] <= register:sampReg.port0
samplesOut[61] <= register:sampReg.port0
samplesOut[62] <= register:sampReg.port0
samplesOut[63] <= register:sampReg.port0
samplesOut[64] <= register:sampReg.port0
samplesOut[65] <= register:sampReg.port0
samplesOut[66] <= register:sampReg.port0
samplesOut[67] <= register:sampReg.port0
samplesOut[68] <= register:sampReg.port0
samplesOut[69] <= register:sampReg.port0
samplesOut[70] <= register:sampReg.port0
samplesOut[71] <= register:sampReg.port0
samplesOut[72] <= register:sampReg.port0
samplesOut[73] <= register:sampReg.port0
samplesOut[74] <= register:sampReg.port0
samplesOut[75] <= register:sampReg.port0
samplesOut[76] <= register:sampReg.port0
samplesOut[77] <= register:sampReg.port0
samplesOut[78] <= register:sampReg.port0
samplesOut[79] <= register:sampReg.port0
samplesOut[80] <= register:sampReg.port0
samplesOut[81] <= register:sampReg.port0
samplesOut[82] <= register:sampReg.port0
samplesOut[83] <= register:sampReg.port0
samplesOut[84] <= register:sampReg.port0
samplesOut[85] <= register:sampReg.port0
samplesOut[86] <= register:sampReg.port0
samplesOut[87] <= register:sampReg.port0
samplesOut[88] <= register:sampReg.port0
samplesOut[89] <= register:sampReg.port0
samplesOut[90] <= register:sampReg.port0
samplesOut[91] <= register:sampReg.port0
samplesOut[92] <= register:sampReg.port0
samplesOut[93] <= register:sampReg.port0
samplesOut[94] <= register:sampReg.port0
samplesOut[95] <= register:sampReg.port0
samplesOut[96] <= register:sampReg.port0
samplesOut[97] <= register:sampReg.port0
samplesOut[98] <= register:sampReg.port0
samplesOut[99] <= register:sampReg.port0
samplesOut[100] <= register:sampReg.port0
samplesOut[101] <= register:sampReg.port0
samplesOut[102] <= register:sampReg.port0
samplesOut[103] <= register:sampReg.port0
samplesOut[104] <= register:sampReg.port0
samplesOut[105] <= register:sampReg.port0
samplesOut[106] <= register:sampReg.port0
samplesOut[107] <= register:sampReg.port0
samplesOut[108] <= register:sampReg.port0
samplesOut[109] <= register:sampReg.port0
samplesOut[110] <= register:sampReg.port0
samplesOut[111] <= register:sampReg.port0
samplesOut[112] <= register:sampReg.port0
samplesOut[113] <= register:sampReg.port0
samplesOut[114] <= register:sampReg.port0
samplesOut[115] <= register:sampReg.port0
samplesOut[116] <= register:sampReg.port0
samplesOut[117] <= register:sampReg.port0
samplesOut[118] <= register:sampReg.port0
samplesOut[119] <= register:sampReg.port0
samplesOut[120] <= register:sampReg.port0
samplesOut[121] <= register:sampReg.port0
samplesOut[122] <= register:sampReg.port0
samplesOut[123] <= register:sampReg.port0
samplesOut[124] <= register:sampReg.port0
samplesOut[125] <= register:sampReg.port0
samplesOut[126] <= register:sampReg.port0
samplesOut[127] <= register:sampReg.port0
nodeIdxIn[0] => nodeIdxIn[0].IN1
nodeIdxIn[1] => nodeIdxIn[1].IN1
nodeIdxIn[2] => nodeIdxIn[2].IN1
nodeIdxIn[3] => nodeIdxIn[3].IN1
nodeIdxIn[4] => nodeIdxIn[4].IN1
nodeIdxOut[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
nodeIdxOut[1] <= register:idxReg.port0
nodeIdxOut[2] <= register:idxReg.port0
nodeIdxOut[3] <= register:idxReg.port0
nodeIdxOut[4] <= register:idxReg.port0
memBusIn[0] => memBusIn[0].IN1
memBusIn[1] => memBusIn[1].IN1
memBusIn[2] => memBusIn[2].IN1
memBusIn[3] => memBusIn[3].IN1
memBusIn[4] => memBusIn[4].IN1
memBusIn[5] => memBusIn[5].IN1
memBusIn[6] => memBusIn[6].IN1
memBusIn[7] => memBusIn[7].IN1
memBusIn[8] => memBusIn[8].IN1
memBusIn[9] => memBusIn[9].IN1
memBusIn[10] => memBusIn[10].IN1
memBusIn[11] => memBusIn[11].IN1
memBusIn[12] => memBusIn[12].IN1
memBusIn[13] => memBusIn[13].IN1
memBusIn[14] => memBusIn[14].IN1
memBusIn[15] => memBusIn[15].IN1
memBusIn[16] => memBusIn[16].IN1
memBusIn[17] => memBusIn[17].IN1
memBusIn[18] => memBusIn[18].IN1
memBusIn[19] => memBusIn[19].IN1
memBusIn[20] => memBusIn[20].IN1
memBusIn[21] => memBusIn[21].IN1
memBusIn[22] => memBusIn[22].IN1
memBusIn[23] => memBusIn[23].IN1
memBusIn[24] => memBusIn[24].IN1
memBusIn[25] => memBusIn[25].IN1
memBusIn[26] => memBusIn[26].IN1
memBusIn[27] => memBusIn[27].IN1
memBusIn[28] => memBusIn[28].IN1
memBusIn[29] => memBusIn[29].IN1
memBusIn[30] => memBusIn[30].IN1
memBusIn[31] => memBusIn[31].IN1
memBusIn[32] => memBusIn[32].IN1
memBusIn[33] => memBusIn[33].IN1
memBusIn[34] => memBusIn[34].IN1
memBusIn[35] => memBusIn[35].IN1
memBusIn[36] => memBusIn[36].IN1
memBusIn[37] => memBusIn[37].IN1
memBusIn[38] => memBusIn[38].IN1
memBusIn[39] => memBusIn[39].IN1
memBusIn[40] => memBusIn[40].IN1
memBusIn[41] => memBusIn[41].IN1
memBusIn[42] => memBusIn[42].IN1
memBusIn[43] => memBusIn[43].IN1
memBusIn[44] => memBusIn[44].IN1
memBusIn[45] => memBusIn[45].IN1
memBusIn[46] => memBusIn[46].IN1
memBusIn[47] => memBusIn[47].IN1
memBusIn[48] => memBusIn[48].IN1
memBusIn[49] => memBusIn[49].IN1
memBusIn[50] => memBusIn[50].IN1
memBusIn[51] => memBusIn[51].IN1
memBusIn[52] => memBusIn[52].IN1
memBusIn[53] => memBusIn[53].IN1
memBusIn[54] => memBusIn[54].IN1
memBusIn[55] => memBusIn[55].IN1
memBusIn[56] => memBusIn[56].IN1
memBusIn[57] => memBusIn[57].IN1
memBusIn[58] => memBusIn[58].IN1
memBusIn[59] => memBusIn[59].IN1
memBusIn[60] => memBusIn[60].IN1
memBusIn[61] => memBusIn[61].IN1
memBusIn[62] => memBusIn[62].IN1
memBusIn[63] => memBusIn[63].IN1
memReqOut[0] <= nodeIdxIn[0].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[1] <= nodeIdxIn[1].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[2] <= nodeIdxIn[2].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[3] <= nodeIdxIn[3].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[4] <= nodeIdxIn[4].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN7
rst => rst.IN5


|internal_stage_fixed|internal_branch_stage_fixed:b00|internal_stage_fixed_FSM:FSM
memRdy => ns.IN0
memRdy => ns.OUTPUTSELECT
memRdy => ns.OUTPUTSELECT
validIdx => received.IN0
validSamp => received.IN1
can_invalid => ns.IN1
validOutput <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
received <= received.DB_MAX_OUTPUT_PORT_TYPE
loadInputs <= loadInputs.DB_MAX_OUTPUT_PORT_TYPE
loadFlags <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
clearFlags <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
clk => cs~1.DATAIN
rst => cs~3.DATAIN


|internal_stage_fixed|internal_branch_stage_fixed:b00|register:botRecReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
reset => out[0]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b00|register:rgtRecReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
reset => out[0]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b00|register:sampReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[64] <= out[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[65] <= out[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[66] <= out[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[67] <= out[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[68] <= out[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[69] <= out[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[70] <= out[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[71] <= out[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[72] <= out[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[73] <= out[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[74] <= out[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[75] <= out[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[76] <= out[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[77] <= out[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[78] <= out[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[79] <= out[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[80] <= out[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[81] <= out[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[82] <= out[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[83] <= out[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[84] <= out[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[85] <= out[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[86] <= out[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[87] <= out[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[88] <= out[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[89] <= out[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[90] <= out[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[91] <= out[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[92] <= out[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[93] <= out[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[94] <= out[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[95] <= out[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[96] <= out[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[97] <= out[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[98] <= out[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[99] <= out[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[100] <= out[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[101] <= out[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[102] <= out[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[103] <= out[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[104] <= out[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[105] <= out[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[106] <= out[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[107] <= out[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[108] <= out[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[109] <= out[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[110] <= out[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[111] <= out[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[112] <= out[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[113] <= out[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[114] <= out[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[115] <= out[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[116] <= out[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[117] <= out[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[118] <= out[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[119] <= out[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[120] <= out[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[121] <= out[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[122] <= out[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[123] <= out[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[124] <= out[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[125] <= out[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[126] <= out[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[127] <= out[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
in[32] => out[32]~reg0.DATAIN
in[33] => out[33]~reg0.DATAIN
in[34] => out[34]~reg0.DATAIN
in[35] => out[35]~reg0.DATAIN
in[36] => out[36]~reg0.DATAIN
in[37] => out[37]~reg0.DATAIN
in[38] => out[38]~reg0.DATAIN
in[39] => out[39]~reg0.DATAIN
in[40] => out[40]~reg0.DATAIN
in[41] => out[41]~reg0.DATAIN
in[42] => out[42]~reg0.DATAIN
in[43] => out[43]~reg0.DATAIN
in[44] => out[44]~reg0.DATAIN
in[45] => out[45]~reg0.DATAIN
in[46] => out[46]~reg0.DATAIN
in[47] => out[47]~reg0.DATAIN
in[48] => out[48]~reg0.DATAIN
in[49] => out[49]~reg0.DATAIN
in[50] => out[50]~reg0.DATAIN
in[51] => out[51]~reg0.DATAIN
in[52] => out[52]~reg0.DATAIN
in[53] => out[53]~reg0.DATAIN
in[54] => out[54]~reg0.DATAIN
in[55] => out[55]~reg0.DATAIN
in[56] => out[56]~reg0.DATAIN
in[57] => out[57]~reg0.DATAIN
in[58] => out[58]~reg0.DATAIN
in[59] => out[59]~reg0.DATAIN
in[60] => out[60]~reg0.DATAIN
in[61] => out[61]~reg0.DATAIN
in[62] => out[62]~reg0.DATAIN
in[63] => out[63]~reg0.DATAIN
in[64] => out[64]~reg0.DATAIN
in[65] => out[65]~reg0.DATAIN
in[66] => out[66]~reg0.DATAIN
in[67] => out[67]~reg0.DATAIN
in[68] => out[68]~reg0.DATAIN
in[69] => out[69]~reg0.DATAIN
in[70] => out[70]~reg0.DATAIN
in[71] => out[71]~reg0.DATAIN
in[72] => out[72]~reg0.DATAIN
in[73] => out[73]~reg0.DATAIN
in[74] => out[74]~reg0.DATAIN
in[75] => out[75]~reg0.DATAIN
in[76] => out[76]~reg0.DATAIN
in[77] => out[77]~reg0.DATAIN
in[78] => out[78]~reg0.DATAIN
in[79] => out[79]~reg0.DATAIN
in[80] => out[80]~reg0.DATAIN
in[81] => out[81]~reg0.DATAIN
in[82] => out[82]~reg0.DATAIN
in[83] => out[83]~reg0.DATAIN
in[84] => out[84]~reg0.DATAIN
in[85] => out[85]~reg0.DATAIN
in[86] => out[86]~reg0.DATAIN
in[87] => out[87]~reg0.DATAIN
in[88] => out[88]~reg0.DATAIN
in[89] => out[89]~reg0.DATAIN
in[90] => out[90]~reg0.DATAIN
in[91] => out[91]~reg0.DATAIN
in[92] => out[92]~reg0.DATAIN
in[93] => out[93]~reg0.DATAIN
in[94] => out[94]~reg0.DATAIN
in[95] => out[95]~reg0.DATAIN
in[96] => out[96]~reg0.DATAIN
in[97] => out[97]~reg0.DATAIN
in[98] => out[98]~reg0.DATAIN
in[99] => out[99]~reg0.DATAIN
in[100] => out[100]~reg0.DATAIN
in[101] => out[101]~reg0.DATAIN
in[102] => out[102]~reg0.DATAIN
in[103] => out[103]~reg0.DATAIN
in[104] => out[104]~reg0.DATAIN
in[105] => out[105]~reg0.DATAIN
in[106] => out[106]~reg0.DATAIN
in[107] => out[107]~reg0.DATAIN
in[108] => out[108]~reg0.DATAIN
in[109] => out[109]~reg0.DATAIN
in[110] => out[110]~reg0.DATAIN
in[111] => out[111]~reg0.DATAIN
in[112] => out[112]~reg0.DATAIN
in[113] => out[113]~reg0.DATAIN
in[114] => out[114]~reg0.DATAIN
in[115] => out[115]~reg0.DATAIN
in[116] => out[116]~reg0.DATAIN
in[117] => out[117]~reg0.DATAIN
in[118] => out[118]~reg0.DATAIN
in[119] => out[119]~reg0.DATAIN
in[120] => out[120]~reg0.DATAIN
in[121] => out[121]~reg0.DATAIN
in[122] => out[122]~reg0.DATAIN
in[123] => out[123]~reg0.DATAIN
in[124] => out[124]~reg0.DATAIN
in[125] => out[125]~reg0.DATAIN
in[126] => out[126]~reg0.DATAIN
in[127] => out[127]~reg0.DATAIN
load => out[127]~reg0.ENA
load => out[126]~reg0.ENA
load => out[125]~reg0.ENA
load => out[124]~reg0.ENA
load => out[123]~reg0.ENA
load => out[122]~reg0.ENA
load => out[121]~reg0.ENA
load => out[120]~reg0.ENA
load => out[119]~reg0.ENA
load => out[118]~reg0.ENA
load => out[117]~reg0.ENA
load => out[116]~reg0.ENA
load => out[115]~reg0.ENA
load => out[114]~reg0.ENA
load => out[113]~reg0.ENA
load => out[112]~reg0.ENA
load => out[111]~reg0.ENA
load => out[110]~reg0.ENA
load => out[109]~reg0.ENA
load => out[108]~reg0.ENA
load => out[107]~reg0.ENA
load => out[106]~reg0.ENA
load => out[105]~reg0.ENA
load => out[104]~reg0.ENA
load => out[103]~reg0.ENA
load => out[102]~reg0.ENA
load => out[101]~reg0.ENA
load => out[100]~reg0.ENA
load => out[99]~reg0.ENA
load => out[98]~reg0.ENA
load => out[97]~reg0.ENA
load => out[96]~reg0.ENA
load => out[95]~reg0.ENA
load => out[94]~reg0.ENA
load => out[93]~reg0.ENA
load => out[92]~reg0.ENA
load => out[91]~reg0.ENA
load => out[90]~reg0.ENA
load => out[89]~reg0.ENA
load => out[88]~reg0.ENA
load => out[87]~reg0.ENA
load => out[86]~reg0.ENA
load => out[85]~reg0.ENA
load => out[84]~reg0.ENA
load => out[83]~reg0.ENA
load => out[82]~reg0.ENA
load => out[81]~reg0.ENA
load => out[80]~reg0.ENA
load => out[79]~reg0.ENA
load => out[78]~reg0.ENA
load => out[77]~reg0.ENA
load => out[76]~reg0.ENA
load => out[75]~reg0.ENA
load => out[74]~reg0.ENA
load => out[73]~reg0.ENA
load => out[72]~reg0.ENA
load => out[71]~reg0.ENA
load => out[70]~reg0.ENA
load => out[69]~reg0.ENA
load => out[68]~reg0.ENA
load => out[67]~reg0.ENA
load => out[66]~reg0.ENA
load => out[65]~reg0.ENA
load => out[64]~reg0.ENA
load => out[63]~reg0.ENA
load => out[62]~reg0.ENA
load => out[61]~reg0.ENA
load => out[60]~reg0.ENA
load => out[59]~reg0.ENA
load => out[58]~reg0.ENA
load => out[57]~reg0.ENA
load => out[56]~reg0.ENA
load => out[55]~reg0.ENA
load => out[54]~reg0.ENA
load => out[53]~reg0.ENA
load => out[52]~reg0.ENA
load => out[51]~reg0.ENA
load => out[50]~reg0.ENA
load => out[49]~reg0.ENA
load => out[48]~reg0.ENA
load => out[47]~reg0.ENA
load => out[46]~reg0.ENA
load => out[45]~reg0.ENA
load => out[44]~reg0.ENA
load => out[43]~reg0.ENA
load => out[42]~reg0.ENA
load => out[41]~reg0.ENA
load => out[40]~reg0.ENA
load => out[39]~reg0.ENA
load => out[38]~reg0.ENA
load => out[37]~reg0.ENA
load => out[36]~reg0.ENA
load => out[35]~reg0.ENA
load => out[34]~reg0.ENA
load => out[33]~reg0.ENA
load => out[32]~reg0.ENA
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => out[32]~reg0.CLK
clock => out[33]~reg0.CLK
clock => out[34]~reg0.CLK
clock => out[35]~reg0.CLK
clock => out[36]~reg0.CLK
clock => out[37]~reg0.CLK
clock => out[38]~reg0.CLK
clock => out[39]~reg0.CLK
clock => out[40]~reg0.CLK
clock => out[41]~reg0.CLK
clock => out[42]~reg0.CLK
clock => out[43]~reg0.CLK
clock => out[44]~reg0.CLK
clock => out[45]~reg0.CLK
clock => out[46]~reg0.CLK
clock => out[47]~reg0.CLK
clock => out[48]~reg0.CLK
clock => out[49]~reg0.CLK
clock => out[50]~reg0.CLK
clock => out[51]~reg0.CLK
clock => out[52]~reg0.CLK
clock => out[53]~reg0.CLK
clock => out[54]~reg0.CLK
clock => out[55]~reg0.CLK
clock => out[56]~reg0.CLK
clock => out[57]~reg0.CLK
clock => out[58]~reg0.CLK
clock => out[59]~reg0.CLK
clock => out[60]~reg0.CLK
clock => out[61]~reg0.CLK
clock => out[62]~reg0.CLK
clock => out[63]~reg0.CLK
clock => out[64]~reg0.CLK
clock => out[65]~reg0.CLK
clock => out[66]~reg0.CLK
clock => out[67]~reg0.CLK
clock => out[68]~reg0.CLK
clock => out[69]~reg0.CLK
clock => out[70]~reg0.CLK
clock => out[71]~reg0.CLK
clock => out[72]~reg0.CLK
clock => out[73]~reg0.CLK
clock => out[74]~reg0.CLK
clock => out[75]~reg0.CLK
clock => out[76]~reg0.CLK
clock => out[77]~reg0.CLK
clock => out[78]~reg0.CLK
clock => out[79]~reg0.CLK
clock => out[80]~reg0.CLK
clock => out[81]~reg0.CLK
clock => out[82]~reg0.CLK
clock => out[83]~reg0.CLK
clock => out[84]~reg0.CLK
clock => out[85]~reg0.CLK
clock => out[86]~reg0.CLK
clock => out[87]~reg0.CLK
clock => out[88]~reg0.CLK
clock => out[89]~reg0.CLK
clock => out[90]~reg0.CLK
clock => out[91]~reg0.CLK
clock => out[92]~reg0.CLK
clock => out[93]~reg0.CLK
clock => out[94]~reg0.CLK
clock => out[95]~reg0.CLK
clock => out[96]~reg0.CLK
clock => out[97]~reg0.CLK
clock => out[98]~reg0.CLK
clock => out[99]~reg0.CLK
clock => out[100]~reg0.CLK
clock => out[101]~reg0.CLK
clock => out[102]~reg0.CLK
clock => out[103]~reg0.CLK
clock => out[104]~reg0.CLK
clock => out[105]~reg0.CLK
clock => out[106]~reg0.CLK
clock => out[107]~reg0.CLK
clock => out[108]~reg0.CLK
clock => out[109]~reg0.CLK
clock => out[110]~reg0.CLK
clock => out[111]~reg0.CLK
clock => out[112]~reg0.CLK
clock => out[113]~reg0.CLK
clock => out[114]~reg0.CLK
clock => out[115]~reg0.CLK
clock => out[116]~reg0.CLK
clock => out[117]~reg0.CLK
clock => out[118]~reg0.CLK
clock => out[119]~reg0.CLK
clock => out[120]~reg0.CLK
clock => out[121]~reg0.CLK
clock => out[122]~reg0.CLK
clock => out[123]~reg0.CLK
clock => out[124]~reg0.CLK
clock => out[125]~reg0.CLK
clock => out[126]~reg0.CLK
clock => out[127]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR
reset => out[32]~reg0.ACLR
reset => out[33]~reg0.ACLR
reset => out[34]~reg0.ACLR
reset => out[35]~reg0.ACLR
reset => out[36]~reg0.ACLR
reset => out[37]~reg0.ACLR
reset => out[38]~reg0.ACLR
reset => out[39]~reg0.ACLR
reset => out[40]~reg0.ACLR
reset => out[41]~reg0.ACLR
reset => out[42]~reg0.ACLR
reset => out[43]~reg0.ACLR
reset => out[44]~reg0.ACLR
reset => out[45]~reg0.ACLR
reset => out[46]~reg0.ACLR
reset => out[47]~reg0.ACLR
reset => out[48]~reg0.ACLR
reset => out[49]~reg0.ACLR
reset => out[50]~reg0.ACLR
reset => out[51]~reg0.ACLR
reset => out[52]~reg0.ACLR
reset => out[53]~reg0.ACLR
reset => out[54]~reg0.ACLR
reset => out[55]~reg0.ACLR
reset => out[56]~reg0.ACLR
reset => out[57]~reg0.ACLR
reset => out[58]~reg0.ACLR
reset => out[59]~reg0.ACLR
reset => out[60]~reg0.ACLR
reset => out[61]~reg0.ACLR
reset => out[62]~reg0.ACLR
reset => out[63]~reg0.ACLR
reset => out[64]~reg0.ACLR
reset => out[65]~reg0.ACLR
reset => out[66]~reg0.ACLR
reset => out[67]~reg0.ACLR
reset => out[68]~reg0.ACLR
reset => out[69]~reg0.ACLR
reset => out[70]~reg0.ACLR
reset => out[71]~reg0.ACLR
reset => out[72]~reg0.ACLR
reset => out[73]~reg0.ACLR
reset => out[74]~reg0.ACLR
reset => out[75]~reg0.ACLR
reset => out[76]~reg0.ACLR
reset => out[77]~reg0.ACLR
reset => out[78]~reg0.ACLR
reset => out[79]~reg0.ACLR
reset => out[80]~reg0.ACLR
reset => out[81]~reg0.ACLR
reset => out[82]~reg0.ACLR
reset => out[83]~reg0.ACLR
reset => out[84]~reg0.ACLR
reset => out[85]~reg0.ACLR
reset => out[86]~reg0.ACLR
reset => out[87]~reg0.ACLR
reset => out[88]~reg0.ACLR
reset => out[89]~reg0.ACLR
reset => out[90]~reg0.ACLR
reset => out[91]~reg0.ACLR
reset => out[92]~reg0.ACLR
reset => out[93]~reg0.ACLR
reset => out[94]~reg0.ACLR
reset => out[95]~reg0.ACLR
reset => out[96]~reg0.ACLR
reset => out[97]~reg0.ACLR
reset => out[98]~reg0.ACLR
reset => out[99]~reg0.ACLR
reset => out[100]~reg0.ACLR
reset => out[101]~reg0.ACLR
reset => out[102]~reg0.ACLR
reset => out[103]~reg0.ACLR
reset => out[104]~reg0.ACLR
reset => out[105]~reg0.ACLR
reset => out[106]~reg0.ACLR
reset => out[107]~reg0.ACLR
reset => out[108]~reg0.ACLR
reset => out[109]~reg0.ACLR
reset => out[110]~reg0.ACLR
reset => out[111]~reg0.ACLR
reset => out[112]~reg0.ACLR
reset => out[113]~reg0.ACLR
reset => out[114]~reg0.ACLR
reset => out[115]~reg0.ACLR
reset => out[116]~reg0.ACLR
reset => out[117]~reg0.ACLR
reset => out[118]~reg0.ACLR
reset => out[119]~reg0.ACLR
reset => out[120]~reg0.ACLR
reset => out[121]~reg0.ACLR
reset => out[122]~reg0.ACLR
reset => out[123]~reg0.ACLR
reset => out[124]~reg0.ACLR
reset => out[125]~reg0.ACLR
reset => out[126]~reg0.ACLR
reset => out[127]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b00|register:idxReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b00|register:sampIdxReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b00|register:threshReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b01
memRdy => memRdy.IN1
validIdx => validIdx.IN1
validSamp => validSamp.IN1
received <= internal_stage_fixed_FSM:FSM.port5
validBottom <= validBottom.DB_MAX_OUTPUT_PORT_TYPE
validRight <= validRight.DB_MAX_OUTPUT_PORT_TYPE
bottomRec => bottomRec.IN1
rightRec => rightRec.IN1
samplesIn[0] => samplesIn[0].IN1
samplesIn[1] => samplesIn[1].IN1
samplesIn[2] => samplesIn[2].IN1
samplesIn[3] => samplesIn[3].IN1
samplesIn[4] => samplesIn[4].IN1
samplesIn[5] => samplesIn[5].IN1
samplesIn[6] => samplesIn[6].IN1
samplesIn[7] => samplesIn[7].IN1
samplesIn[8] => samplesIn[8].IN1
samplesIn[9] => samplesIn[9].IN1
samplesIn[10] => samplesIn[10].IN1
samplesIn[11] => samplesIn[11].IN1
samplesIn[12] => samplesIn[12].IN1
samplesIn[13] => samplesIn[13].IN1
samplesIn[14] => samplesIn[14].IN1
samplesIn[15] => samplesIn[15].IN1
samplesIn[16] => samplesIn[16].IN1
samplesIn[17] => samplesIn[17].IN1
samplesIn[18] => samplesIn[18].IN1
samplesIn[19] => samplesIn[19].IN1
samplesIn[20] => samplesIn[20].IN1
samplesIn[21] => samplesIn[21].IN1
samplesIn[22] => samplesIn[22].IN1
samplesIn[23] => samplesIn[23].IN1
samplesIn[24] => samplesIn[24].IN1
samplesIn[25] => samplesIn[25].IN1
samplesIn[26] => samplesIn[26].IN1
samplesIn[27] => samplesIn[27].IN1
samplesIn[28] => samplesIn[28].IN1
samplesIn[29] => samplesIn[29].IN1
samplesIn[30] => samplesIn[30].IN1
samplesIn[31] => samplesIn[31].IN1
samplesIn[32] => samplesIn[32].IN1
samplesIn[33] => samplesIn[33].IN1
samplesIn[34] => samplesIn[34].IN1
samplesIn[35] => samplesIn[35].IN1
samplesIn[36] => samplesIn[36].IN1
samplesIn[37] => samplesIn[37].IN1
samplesIn[38] => samplesIn[38].IN1
samplesIn[39] => samplesIn[39].IN1
samplesIn[40] => samplesIn[40].IN1
samplesIn[41] => samplesIn[41].IN1
samplesIn[42] => samplesIn[42].IN1
samplesIn[43] => samplesIn[43].IN1
samplesIn[44] => samplesIn[44].IN1
samplesIn[45] => samplesIn[45].IN1
samplesIn[46] => samplesIn[46].IN1
samplesIn[47] => samplesIn[47].IN1
samplesIn[48] => samplesIn[48].IN1
samplesIn[49] => samplesIn[49].IN1
samplesIn[50] => samplesIn[50].IN1
samplesIn[51] => samplesIn[51].IN1
samplesIn[52] => samplesIn[52].IN1
samplesIn[53] => samplesIn[53].IN1
samplesIn[54] => samplesIn[54].IN1
samplesIn[55] => samplesIn[55].IN1
samplesIn[56] => samplesIn[56].IN1
samplesIn[57] => samplesIn[57].IN1
samplesIn[58] => samplesIn[58].IN1
samplesIn[59] => samplesIn[59].IN1
samplesIn[60] => samplesIn[60].IN1
samplesIn[61] => samplesIn[61].IN1
samplesIn[62] => samplesIn[62].IN1
samplesIn[63] => samplesIn[63].IN1
samplesIn[64] => samplesIn[64].IN1
samplesIn[65] => samplesIn[65].IN1
samplesIn[66] => samplesIn[66].IN1
samplesIn[67] => samplesIn[67].IN1
samplesIn[68] => samplesIn[68].IN1
samplesIn[69] => samplesIn[69].IN1
samplesIn[70] => samplesIn[70].IN1
samplesIn[71] => samplesIn[71].IN1
samplesIn[72] => samplesIn[72].IN1
samplesIn[73] => samplesIn[73].IN1
samplesIn[74] => samplesIn[74].IN1
samplesIn[75] => samplesIn[75].IN1
samplesIn[76] => samplesIn[76].IN1
samplesIn[77] => samplesIn[77].IN1
samplesIn[78] => samplesIn[78].IN1
samplesIn[79] => samplesIn[79].IN1
samplesIn[80] => samplesIn[80].IN1
samplesIn[81] => samplesIn[81].IN1
samplesIn[82] => samplesIn[82].IN1
samplesIn[83] => samplesIn[83].IN1
samplesIn[84] => samplesIn[84].IN1
samplesIn[85] => samplesIn[85].IN1
samplesIn[86] => samplesIn[86].IN1
samplesIn[87] => samplesIn[87].IN1
samplesIn[88] => samplesIn[88].IN1
samplesIn[89] => samplesIn[89].IN1
samplesIn[90] => samplesIn[90].IN1
samplesIn[91] => samplesIn[91].IN1
samplesIn[92] => samplesIn[92].IN1
samplesIn[93] => samplesIn[93].IN1
samplesIn[94] => samplesIn[94].IN1
samplesIn[95] => samplesIn[95].IN1
samplesIn[96] => samplesIn[96].IN1
samplesIn[97] => samplesIn[97].IN1
samplesIn[98] => samplesIn[98].IN1
samplesIn[99] => samplesIn[99].IN1
samplesIn[100] => samplesIn[100].IN1
samplesIn[101] => samplesIn[101].IN1
samplesIn[102] => samplesIn[102].IN1
samplesIn[103] => samplesIn[103].IN1
samplesIn[104] => samplesIn[104].IN1
samplesIn[105] => samplesIn[105].IN1
samplesIn[106] => samplesIn[106].IN1
samplesIn[107] => samplesIn[107].IN1
samplesIn[108] => samplesIn[108].IN1
samplesIn[109] => samplesIn[109].IN1
samplesIn[110] => samplesIn[110].IN1
samplesIn[111] => samplesIn[111].IN1
samplesIn[112] => samplesIn[112].IN1
samplesIn[113] => samplesIn[113].IN1
samplesIn[114] => samplesIn[114].IN1
samplesIn[115] => samplesIn[115].IN1
samplesIn[116] => samplesIn[116].IN1
samplesIn[117] => samplesIn[117].IN1
samplesIn[118] => samplesIn[118].IN1
samplesIn[119] => samplesIn[119].IN1
samplesIn[120] => samplesIn[120].IN1
samplesIn[121] => samplesIn[121].IN1
samplesIn[122] => samplesIn[122].IN1
samplesIn[123] => samplesIn[123].IN1
samplesIn[124] => samplesIn[124].IN1
samplesIn[125] => samplesIn[125].IN1
samplesIn[126] => samplesIn[126].IN1
samplesIn[127] => samplesIn[127].IN1
samplesOut[0] <= register:sampReg.port0
samplesOut[1] <= register:sampReg.port0
samplesOut[2] <= register:sampReg.port0
samplesOut[3] <= register:sampReg.port0
samplesOut[4] <= register:sampReg.port0
samplesOut[5] <= register:sampReg.port0
samplesOut[6] <= register:sampReg.port0
samplesOut[7] <= register:sampReg.port0
samplesOut[8] <= register:sampReg.port0
samplesOut[9] <= register:sampReg.port0
samplesOut[10] <= register:sampReg.port0
samplesOut[11] <= register:sampReg.port0
samplesOut[12] <= register:sampReg.port0
samplesOut[13] <= register:sampReg.port0
samplesOut[14] <= register:sampReg.port0
samplesOut[15] <= register:sampReg.port0
samplesOut[16] <= register:sampReg.port0
samplesOut[17] <= register:sampReg.port0
samplesOut[18] <= register:sampReg.port0
samplesOut[19] <= register:sampReg.port0
samplesOut[20] <= register:sampReg.port0
samplesOut[21] <= register:sampReg.port0
samplesOut[22] <= register:sampReg.port0
samplesOut[23] <= register:sampReg.port0
samplesOut[24] <= register:sampReg.port0
samplesOut[25] <= register:sampReg.port0
samplesOut[26] <= register:sampReg.port0
samplesOut[27] <= register:sampReg.port0
samplesOut[28] <= register:sampReg.port0
samplesOut[29] <= register:sampReg.port0
samplesOut[30] <= register:sampReg.port0
samplesOut[31] <= register:sampReg.port0
samplesOut[32] <= register:sampReg.port0
samplesOut[33] <= register:sampReg.port0
samplesOut[34] <= register:sampReg.port0
samplesOut[35] <= register:sampReg.port0
samplesOut[36] <= register:sampReg.port0
samplesOut[37] <= register:sampReg.port0
samplesOut[38] <= register:sampReg.port0
samplesOut[39] <= register:sampReg.port0
samplesOut[40] <= register:sampReg.port0
samplesOut[41] <= register:sampReg.port0
samplesOut[42] <= register:sampReg.port0
samplesOut[43] <= register:sampReg.port0
samplesOut[44] <= register:sampReg.port0
samplesOut[45] <= register:sampReg.port0
samplesOut[46] <= register:sampReg.port0
samplesOut[47] <= register:sampReg.port0
samplesOut[48] <= register:sampReg.port0
samplesOut[49] <= register:sampReg.port0
samplesOut[50] <= register:sampReg.port0
samplesOut[51] <= register:sampReg.port0
samplesOut[52] <= register:sampReg.port0
samplesOut[53] <= register:sampReg.port0
samplesOut[54] <= register:sampReg.port0
samplesOut[55] <= register:sampReg.port0
samplesOut[56] <= register:sampReg.port0
samplesOut[57] <= register:sampReg.port0
samplesOut[58] <= register:sampReg.port0
samplesOut[59] <= register:sampReg.port0
samplesOut[60] <= register:sampReg.port0
samplesOut[61] <= register:sampReg.port0
samplesOut[62] <= register:sampReg.port0
samplesOut[63] <= register:sampReg.port0
samplesOut[64] <= register:sampReg.port0
samplesOut[65] <= register:sampReg.port0
samplesOut[66] <= register:sampReg.port0
samplesOut[67] <= register:sampReg.port0
samplesOut[68] <= register:sampReg.port0
samplesOut[69] <= register:sampReg.port0
samplesOut[70] <= register:sampReg.port0
samplesOut[71] <= register:sampReg.port0
samplesOut[72] <= register:sampReg.port0
samplesOut[73] <= register:sampReg.port0
samplesOut[74] <= register:sampReg.port0
samplesOut[75] <= register:sampReg.port0
samplesOut[76] <= register:sampReg.port0
samplesOut[77] <= register:sampReg.port0
samplesOut[78] <= register:sampReg.port0
samplesOut[79] <= register:sampReg.port0
samplesOut[80] <= register:sampReg.port0
samplesOut[81] <= register:sampReg.port0
samplesOut[82] <= register:sampReg.port0
samplesOut[83] <= register:sampReg.port0
samplesOut[84] <= register:sampReg.port0
samplesOut[85] <= register:sampReg.port0
samplesOut[86] <= register:sampReg.port0
samplesOut[87] <= register:sampReg.port0
samplesOut[88] <= register:sampReg.port0
samplesOut[89] <= register:sampReg.port0
samplesOut[90] <= register:sampReg.port0
samplesOut[91] <= register:sampReg.port0
samplesOut[92] <= register:sampReg.port0
samplesOut[93] <= register:sampReg.port0
samplesOut[94] <= register:sampReg.port0
samplesOut[95] <= register:sampReg.port0
samplesOut[96] <= register:sampReg.port0
samplesOut[97] <= register:sampReg.port0
samplesOut[98] <= register:sampReg.port0
samplesOut[99] <= register:sampReg.port0
samplesOut[100] <= register:sampReg.port0
samplesOut[101] <= register:sampReg.port0
samplesOut[102] <= register:sampReg.port0
samplesOut[103] <= register:sampReg.port0
samplesOut[104] <= register:sampReg.port0
samplesOut[105] <= register:sampReg.port0
samplesOut[106] <= register:sampReg.port0
samplesOut[107] <= register:sampReg.port0
samplesOut[108] <= register:sampReg.port0
samplesOut[109] <= register:sampReg.port0
samplesOut[110] <= register:sampReg.port0
samplesOut[111] <= register:sampReg.port0
samplesOut[112] <= register:sampReg.port0
samplesOut[113] <= register:sampReg.port0
samplesOut[114] <= register:sampReg.port0
samplesOut[115] <= register:sampReg.port0
samplesOut[116] <= register:sampReg.port0
samplesOut[117] <= register:sampReg.port0
samplesOut[118] <= register:sampReg.port0
samplesOut[119] <= register:sampReg.port0
samplesOut[120] <= register:sampReg.port0
samplesOut[121] <= register:sampReg.port0
samplesOut[122] <= register:sampReg.port0
samplesOut[123] <= register:sampReg.port0
samplesOut[124] <= register:sampReg.port0
samplesOut[125] <= register:sampReg.port0
samplesOut[126] <= register:sampReg.port0
samplesOut[127] <= register:sampReg.port0
nodeIdxIn[0] => nodeIdxIn[0].IN1
nodeIdxIn[1] => nodeIdxIn[1].IN1
nodeIdxIn[2] => nodeIdxIn[2].IN1
nodeIdxIn[3] => nodeIdxIn[3].IN1
nodeIdxIn[4] => nodeIdxIn[4].IN1
nodeIdxOut[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
nodeIdxOut[1] <= register:idxReg.port0
nodeIdxOut[2] <= register:idxReg.port0
nodeIdxOut[3] <= register:idxReg.port0
nodeIdxOut[4] <= register:idxReg.port0
memBusIn[0] => memBusIn[0].IN1
memBusIn[1] => memBusIn[1].IN1
memBusIn[2] => memBusIn[2].IN1
memBusIn[3] => memBusIn[3].IN1
memBusIn[4] => memBusIn[4].IN1
memBusIn[5] => memBusIn[5].IN1
memBusIn[6] => memBusIn[6].IN1
memBusIn[7] => memBusIn[7].IN1
memBusIn[8] => memBusIn[8].IN1
memBusIn[9] => memBusIn[9].IN1
memBusIn[10] => memBusIn[10].IN1
memBusIn[11] => memBusIn[11].IN1
memBusIn[12] => memBusIn[12].IN1
memBusIn[13] => memBusIn[13].IN1
memBusIn[14] => memBusIn[14].IN1
memBusIn[15] => memBusIn[15].IN1
memBusIn[16] => memBusIn[16].IN1
memBusIn[17] => memBusIn[17].IN1
memBusIn[18] => memBusIn[18].IN1
memBusIn[19] => memBusIn[19].IN1
memBusIn[20] => memBusIn[20].IN1
memBusIn[21] => memBusIn[21].IN1
memBusIn[22] => memBusIn[22].IN1
memBusIn[23] => memBusIn[23].IN1
memBusIn[24] => memBusIn[24].IN1
memBusIn[25] => memBusIn[25].IN1
memBusIn[26] => memBusIn[26].IN1
memBusIn[27] => memBusIn[27].IN1
memBusIn[28] => memBusIn[28].IN1
memBusIn[29] => memBusIn[29].IN1
memBusIn[30] => memBusIn[30].IN1
memBusIn[31] => memBusIn[31].IN1
memBusIn[32] => memBusIn[32].IN1
memBusIn[33] => memBusIn[33].IN1
memBusIn[34] => memBusIn[34].IN1
memBusIn[35] => memBusIn[35].IN1
memBusIn[36] => memBusIn[36].IN1
memBusIn[37] => memBusIn[37].IN1
memBusIn[38] => memBusIn[38].IN1
memBusIn[39] => memBusIn[39].IN1
memBusIn[40] => memBusIn[40].IN1
memBusIn[41] => memBusIn[41].IN1
memBusIn[42] => memBusIn[42].IN1
memBusIn[43] => memBusIn[43].IN1
memBusIn[44] => memBusIn[44].IN1
memBusIn[45] => memBusIn[45].IN1
memBusIn[46] => memBusIn[46].IN1
memBusIn[47] => memBusIn[47].IN1
memBusIn[48] => memBusIn[48].IN1
memBusIn[49] => memBusIn[49].IN1
memBusIn[50] => memBusIn[50].IN1
memBusIn[51] => memBusIn[51].IN1
memBusIn[52] => memBusIn[52].IN1
memBusIn[53] => memBusIn[53].IN1
memBusIn[54] => memBusIn[54].IN1
memBusIn[55] => memBusIn[55].IN1
memBusIn[56] => memBusIn[56].IN1
memBusIn[57] => memBusIn[57].IN1
memBusIn[58] => memBusIn[58].IN1
memBusIn[59] => memBusIn[59].IN1
memBusIn[60] => memBusIn[60].IN1
memBusIn[61] => memBusIn[61].IN1
memBusIn[62] => memBusIn[62].IN1
memBusIn[63] => memBusIn[63].IN1
memReqOut[0] <= nodeIdxIn[0].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[1] <= nodeIdxIn[1].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[2] <= nodeIdxIn[2].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[3] <= nodeIdxIn[3].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[4] <= nodeIdxIn[4].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN7
rst => rst.IN5


|internal_stage_fixed|internal_branch_stage_fixed:b01|internal_stage_fixed_FSM:FSM
memRdy => ns.IN0
memRdy => ns.OUTPUTSELECT
memRdy => ns.OUTPUTSELECT
validIdx => received.IN0
validSamp => received.IN1
can_invalid => ns.IN1
validOutput <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
received <= received.DB_MAX_OUTPUT_PORT_TYPE
loadInputs <= loadInputs.DB_MAX_OUTPUT_PORT_TYPE
loadFlags <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
clearFlags <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
clk => cs~1.DATAIN
rst => cs~3.DATAIN


|internal_stage_fixed|internal_branch_stage_fixed:b01|register:botRecReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
reset => out[0]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b01|register:rgtRecReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
reset => out[0]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b01|register:sampReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[64] <= out[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[65] <= out[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[66] <= out[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[67] <= out[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[68] <= out[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[69] <= out[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[70] <= out[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[71] <= out[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[72] <= out[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[73] <= out[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[74] <= out[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[75] <= out[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[76] <= out[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[77] <= out[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[78] <= out[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[79] <= out[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[80] <= out[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[81] <= out[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[82] <= out[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[83] <= out[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[84] <= out[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[85] <= out[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[86] <= out[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[87] <= out[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[88] <= out[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[89] <= out[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[90] <= out[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[91] <= out[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[92] <= out[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[93] <= out[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[94] <= out[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[95] <= out[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[96] <= out[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[97] <= out[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[98] <= out[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[99] <= out[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[100] <= out[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[101] <= out[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[102] <= out[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[103] <= out[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[104] <= out[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[105] <= out[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[106] <= out[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[107] <= out[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[108] <= out[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[109] <= out[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[110] <= out[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[111] <= out[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[112] <= out[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[113] <= out[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[114] <= out[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[115] <= out[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[116] <= out[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[117] <= out[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[118] <= out[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[119] <= out[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[120] <= out[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[121] <= out[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[122] <= out[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[123] <= out[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[124] <= out[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[125] <= out[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[126] <= out[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[127] <= out[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
in[32] => out[32]~reg0.DATAIN
in[33] => out[33]~reg0.DATAIN
in[34] => out[34]~reg0.DATAIN
in[35] => out[35]~reg0.DATAIN
in[36] => out[36]~reg0.DATAIN
in[37] => out[37]~reg0.DATAIN
in[38] => out[38]~reg0.DATAIN
in[39] => out[39]~reg0.DATAIN
in[40] => out[40]~reg0.DATAIN
in[41] => out[41]~reg0.DATAIN
in[42] => out[42]~reg0.DATAIN
in[43] => out[43]~reg0.DATAIN
in[44] => out[44]~reg0.DATAIN
in[45] => out[45]~reg0.DATAIN
in[46] => out[46]~reg0.DATAIN
in[47] => out[47]~reg0.DATAIN
in[48] => out[48]~reg0.DATAIN
in[49] => out[49]~reg0.DATAIN
in[50] => out[50]~reg0.DATAIN
in[51] => out[51]~reg0.DATAIN
in[52] => out[52]~reg0.DATAIN
in[53] => out[53]~reg0.DATAIN
in[54] => out[54]~reg0.DATAIN
in[55] => out[55]~reg0.DATAIN
in[56] => out[56]~reg0.DATAIN
in[57] => out[57]~reg0.DATAIN
in[58] => out[58]~reg0.DATAIN
in[59] => out[59]~reg0.DATAIN
in[60] => out[60]~reg0.DATAIN
in[61] => out[61]~reg0.DATAIN
in[62] => out[62]~reg0.DATAIN
in[63] => out[63]~reg0.DATAIN
in[64] => out[64]~reg0.DATAIN
in[65] => out[65]~reg0.DATAIN
in[66] => out[66]~reg0.DATAIN
in[67] => out[67]~reg0.DATAIN
in[68] => out[68]~reg0.DATAIN
in[69] => out[69]~reg0.DATAIN
in[70] => out[70]~reg0.DATAIN
in[71] => out[71]~reg0.DATAIN
in[72] => out[72]~reg0.DATAIN
in[73] => out[73]~reg0.DATAIN
in[74] => out[74]~reg0.DATAIN
in[75] => out[75]~reg0.DATAIN
in[76] => out[76]~reg0.DATAIN
in[77] => out[77]~reg0.DATAIN
in[78] => out[78]~reg0.DATAIN
in[79] => out[79]~reg0.DATAIN
in[80] => out[80]~reg0.DATAIN
in[81] => out[81]~reg0.DATAIN
in[82] => out[82]~reg0.DATAIN
in[83] => out[83]~reg0.DATAIN
in[84] => out[84]~reg0.DATAIN
in[85] => out[85]~reg0.DATAIN
in[86] => out[86]~reg0.DATAIN
in[87] => out[87]~reg0.DATAIN
in[88] => out[88]~reg0.DATAIN
in[89] => out[89]~reg0.DATAIN
in[90] => out[90]~reg0.DATAIN
in[91] => out[91]~reg0.DATAIN
in[92] => out[92]~reg0.DATAIN
in[93] => out[93]~reg0.DATAIN
in[94] => out[94]~reg0.DATAIN
in[95] => out[95]~reg0.DATAIN
in[96] => out[96]~reg0.DATAIN
in[97] => out[97]~reg0.DATAIN
in[98] => out[98]~reg0.DATAIN
in[99] => out[99]~reg0.DATAIN
in[100] => out[100]~reg0.DATAIN
in[101] => out[101]~reg0.DATAIN
in[102] => out[102]~reg0.DATAIN
in[103] => out[103]~reg0.DATAIN
in[104] => out[104]~reg0.DATAIN
in[105] => out[105]~reg0.DATAIN
in[106] => out[106]~reg0.DATAIN
in[107] => out[107]~reg0.DATAIN
in[108] => out[108]~reg0.DATAIN
in[109] => out[109]~reg0.DATAIN
in[110] => out[110]~reg0.DATAIN
in[111] => out[111]~reg0.DATAIN
in[112] => out[112]~reg0.DATAIN
in[113] => out[113]~reg0.DATAIN
in[114] => out[114]~reg0.DATAIN
in[115] => out[115]~reg0.DATAIN
in[116] => out[116]~reg0.DATAIN
in[117] => out[117]~reg0.DATAIN
in[118] => out[118]~reg0.DATAIN
in[119] => out[119]~reg0.DATAIN
in[120] => out[120]~reg0.DATAIN
in[121] => out[121]~reg0.DATAIN
in[122] => out[122]~reg0.DATAIN
in[123] => out[123]~reg0.DATAIN
in[124] => out[124]~reg0.DATAIN
in[125] => out[125]~reg0.DATAIN
in[126] => out[126]~reg0.DATAIN
in[127] => out[127]~reg0.DATAIN
load => out[127]~reg0.ENA
load => out[126]~reg0.ENA
load => out[125]~reg0.ENA
load => out[124]~reg0.ENA
load => out[123]~reg0.ENA
load => out[122]~reg0.ENA
load => out[121]~reg0.ENA
load => out[120]~reg0.ENA
load => out[119]~reg0.ENA
load => out[118]~reg0.ENA
load => out[117]~reg0.ENA
load => out[116]~reg0.ENA
load => out[115]~reg0.ENA
load => out[114]~reg0.ENA
load => out[113]~reg0.ENA
load => out[112]~reg0.ENA
load => out[111]~reg0.ENA
load => out[110]~reg0.ENA
load => out[109]~reg0.ENA
load => out[108]~reg0.ENA
load => out[107]~reg0.ENA
load => out[106]~reg0.ENA
load => out[105]~reg0.ENA
load => out[104]~reg0.ENA
load => out[103]~reg0.ENA
load => out[102]~reg0.ENA
load => out[101]~reg0.ENA
load => out[100]~reg0.ENA
load => out[99]~reg0.ENA
load => out[98]~reg0.ENA
load => out[97]~reg0.ENA
load => out[96]~reg0.ENA
load => out[95]~reg0.ENA
load => out[94]~reg0.ENA
load => out[93]~reg0.ENA
load => out[92]~reg0.ENA
load => out[91]~reg0.ENA
load => out[90]~reg0.ENA
load => out[89]~reg0.ENA
load => out[88]~reg0.ENA
load => out[87]~reg0.ENA
load => out[86]~reg0.ENA
load => out[85]~reg0.ENA
load => out[84]~reg0.ENA
load => out[83]~reg0.ENA
load => out[82]~reg0.ENA
load => out[81]~reg0.ENA
load => out[80]~reg0.ENA
load => out[79]~reg0.ENA
load => out[78]~reg0.ENA
load => out[77]~reg0.ENA
load => out[76]~reg0.ENA
load => out[75]~reg0.ENA
load => out[74]~reg0.ENA
load => out[73]~reg0.ENA
load => out[72]~reg0.ENA
load => out[71]~reg0.ENA
load => out[70]~reg0.ENA
load => out[69]~reg0.ENA
load => out[68]~reg0.ENA
load => out[67]~reg0.ENA
load => out[66]~reg0.ENA
load => out[65]~reg0.ENA
load => out[64]~reg0.ENA
load => out[63]~reg0.ENA
load => out[62]~reg0.ENA
load => out[61]~reg0.ENA
load => out[60]~reg0.ENA
load => out[59]~reg0.ENA
load => out[58]~reg0.ENA
load => out[57]~reg0.ENA
load => out[56]~reg0.ENA
load => out[55]~reg0.ENA
load => out[54]~reg0.ENA
load => out[53]~reg0.ENA
load => out[52]~reg0.ENA
load => out[51]~reg0.ENA
load => out[50]~reg0.ENA
load => out[49]~reg0.ENA
load => out[48]~reg0.ENA
load => out[47]~reg0.ENA
load => out[46]~reg0.ENA
load => out[45]~reg0.ENA
load => out[44]~reg0.ENA
load => out[43]~reg0.ENA
load => out[42]~reg0.ENA
load => out[41]~reg0.ENA
load => out[40]~reg0.ENA
load => out[39]~reg0.ENA
load => out[38]~reg0.ENA
load => out[37]~reg0.ENA
load => out[36]~reg0.ENA
load => out[35]~reg0.ENA
load => out[34]~reg0.ENA
load => out[33]~reg0.ENA
load => out[32]~reg0.ENA
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => out[32]~reg0.CLK
clock => out[33]~reg0.CLK
clock => out[34]~reg0.CLK
clock => out[35]~reg0.CLK
clock => out[36]~reg0.CLK
clock => out[37]~reg0.CLK
clock => out[38]~reg0.CLK
clock => out[39]~reg0.CLK
clock => out[40]~reg0.CLK
clock => out[41]~reg0.CLK
clock => out[42]~reg0.CLK
clock => out[43]~reg0.CLK
clock => out[44]~reg0.CLK
clock => out[45]~reg0.CLK
clock => out[46]~reg0.CLK
clock => out[47]~reg0.CLK
clock => out[48]~reg0.CLK
clock => out[49]~reg0.CLK
clock => out[50]~reg0.CLK
clock => out[51]~reg0.CLK
clock => out[52]~reg0.CLK
clock => out[53]~reg0.CLK
clock => out[54]~reg0.CLK
clock => out[55]~reg0.CLK
clock => out[56]~reg0.CLK
clock => out[57]~reg0.CLK
clock => out[58]~reg0.CLK
clock => out[59]~reg0.CLK
clock => out[60]~reg0.CLK
clock => out[61]~reg0.CLK
clock => out[62]~reg0.CLK
clock => out[63]~reg0.CLK
clock => out[64]~reg0.CLK
clock => out[65]~reg0.CLK
clock => out[66]~reg0.CLK
clock => out[67]~reg0.CLK
clock => out[68]~reg0.CLK
clock => out[69]~reg0.CLK
clock => out[70]~reg0.CLK
clock => out[71]~reg0.CLK
clock => out[72]~reg0.CLK
clock => out[73]~reg0.CLK
clock => out[74]~reg0.CLK
clock => out[75]~reg0.CLK
clock => out[76]~reg0.CLK
clock => out[77]~reg0.CLK
clock => out[78]~reg0.CLK
clock => out[79]~reg0.CLK
clock => out[80]~reg0.CLK
clock => out[81]~reg0.CLK
clock => out[82]~reg0.CLK
clock => out[83]~reg0.CLK
clock => out[84]~reg0.CLK
clock => out[85]~reg0.CLK
clock => out[86]~reg0.CLK
clock => out[87]~reg0.CLK
clock => out[88]~reg0.CLK
clock => out[89]~reg0.CLK
clock => out[90]~reg0.CLK
clock => out[91]~reg0.CLK
clock => out[92]~reg0.CLK
clock => out[93]~reg0.CLK
clock => out[94]~reg0.CLK
clock => out[95]~reg0.CLK
clock => out[96]~reg0.CLK
clock => out[97]~reg0.CLK
clock => out[98]~reg0.CLK
clock => out[99]~reg0.CLK
clock => out[100]~reg0.CLK
clock => out[101]~reg0.CLK
clock => out[102]~reg0.CLK
clock => out[103]~reg0.CLK
clock => out[104]~reg0.CLK
clock => out[105]~reg0.CLK
clock => out[106]~reg0.CLK
clock => out[107]~reg0.CLK
clock => out[108]~reg0.CLK
clock => out[109]~reg0.CLK
clock => out[110]~reg0.CLK
clock => out[111]~reg0.CLK
clock => out[112]~reg0.CLK
clock => out[113]~reg0.CLK
clock => out[114]~reg0.CLK
clock => out[115]~reg0.CLK
clock => out[116]~reg0.CLK
clock => out[117]~reg0.CLK
clock => out[118]~reg0.CLK
clock => out[119]~reg0.CLK
clock => out[120]~reg0.CLK
clock => out[121]~reg0.CLK
clock => out[122]~reg0.CLK
clock => out[123]~reg0.CLK
clock => out[124]~reg0.CLK
clock => out[125]~reg0.CLK
clock => out[126]~reg0.CLK
clock => out[127]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR
reset => out[32]~reg0.ACLR
reset => out[33]~reg0.ACLR
reset => out[34]~reg0.ACLR
reset => out[35]~reg0.ACLR
reset => out[36]~reg0.ACLR
reset => out[37]~reg0.ACLR
reset => out[38]~reg0.ACLR
reset => out[39]~reg0.ACLR
reset => out[40]~reg0.ACLR
reset => out[41]~reg0.ACLR
reset => out[42]~reg0.ACLR
reset => out[43]~reg0.ACLR
reset => out[44]~reg0.ACLR
reset => out[45]~reg0.ACLR
reset => out[46]~reg0.ACLR
reset => out[47]~reg0.ACLR
reset => out[48]~reg0.ACLR
reset => out[49]~reg0.ACLR
reset => out[50]~reg0.ACLR
reset => out[51]~reg0.ACLR
reset => out[52]~reg0.ACLR
reset => out[53]~reg0.ACLR
reset => out[54]~reg0.ACLR
reset => out[55]~reg0.ACLR
reset => out[56]~reg0.ACLR
reset => out[57]~reg0.ACLR
reset => out[58]~reg0.ACLR
reset => out[59]~reg0.ACLR
reset => out[60]~reg0.ACLR
reset => out[61]~reg0.ACLR
reset => out[62]~reg0.ACLR
reset => out[63]~reg0.ACLR
reset => out[64]~reg0.ACLR
reset => out[65]~reg0.ACLR
reset => out[66]~reg0.ACLR
reset => out[67]~reg0.ACLR
reset => out[68]~reg0.ACLR
reset => out[69]~reg0.ACLR
reset => out[70]~reg0.ACLR
reset => out[71]~reg0.ACLR
reset => out[72]~reg0.ACLR
reset => out[73]~reg0.ACLR
reset => out[74]~reg0.ACLR
reset => out[75]~reg0.ACLR
reset => out[76]~reg0.ACLR
reset => out[77]~reg0.ACLR
reset => out[78]~reg0.ACLR
reset => out[79]~reg0.ACLR
reset => out[80]~reg0.ACLR
reset => out[81]~reg0.ACLR
reset => out[82]~reg0.ACLR
reset => out[83]~reg0.ACLR
reset => out[84]~reg0.ACLR
reset => out[85]~reg0.ACLR
reset => out[86]~reg0.ACLR
reset => out[87]~reg0.ACLR
reset => out[88]~reg0.ACLR
reset => out[89]~reg0.ACLR
reset => out[90]~reg0.ACLR
reset => out[91]~reg0.ACLR
reset => out[92]~reg0.ACLR
reset => out[93]~reg0.ACLR
reset => out[94]~reg0.ACLR
reset => out[95]~reg0.ACLR
reset => out[96]~reg0.ACLR
reset => out[97]~reg0.ACLR
reset => out[98]~reg0.ACLR
reset => out[99]~reg0.ACLR
reset => out[100]~reg0.ACLR
reset => out[101]~reg0.ACLR
reset => out[102]~reg0.ACLR
reset => out[103]~reg0.ACLR
reset => out[104]~reg0.ACLR
reset => out[105]~reg0.ACLR
reset => out[106]~reg0.ACLR
reset => out[107]~reg0.ACLR
reset => out[108]~reg0.ACLR
reset => out[109]~reg0.ACLR
reset => out[110]~reg0.ACLR
reset => out[111]~reg0.ACLR
reset => out[112]~reg0.ACLR
reset => out[113]~reg0.ACLR
reset => out[114]~reg0.ACLR
reset => out[115]~reg0.ACLR
reset => out[116]~reg0.ACLR
reset => out[117]~reg0.ACLR
reset => out[118]~reg0.ACLR
reset => out[119]~reg0.ACLR
reset => out[120]~reg0.ACLR
reset => out[121]~reg0.ACLR
reset => out[122]~reg0.ACLR
reset => out[123]~reg0.ACLR
reset => out[124]~reg0.ACLR
reset => out[125]~reg0.ACLR
reset => out[126]~reg0.ACLR
reset => out[127]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b01|register:idxReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b01|register:sampIdxReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b01|register:threshReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b10
memRdy => memRdy.IN1
validIdx => validIdx.IN1
validSamp => validSamp.IN1
received <= internal_stage_fixed_FSM:FSM.port5
validBottom <= validBottom.DB_MAX_OUTPUT_PORT_TYPE
validRight <= validRight.DB_MAX_OUTPUT_PORT_TYPE
bottomRec => bottomRec.IN1
rightRec => rightRec.IN1
samplesIn[0] => samplesIn[0].IN1
samplesIn[1] => samplesIn[1].IN1
samplesIn[2] => samplesIn[2].IN1
samplesIn[3] => samplesIn[3].IN1
samplesIn[4] => samplesIn[4].IN1
samplesIn[5] => samplesIn[5].IN1
samplesIn[6] => samplesIn[6].IN1
samplesIn[7] => samplesIn[7].IN1
samplesIn[8] => samplesIn[8].IN1
samplesIn[9] => samplesIn[9].IN1
samplesIn[10] => samplesIn[10].IN1
samplesIn[11] => samplesIn[11].IN1
samplesIn[12] => samplesIn[12].IN1
samplesIn[13] => samplesIn[13].IN1
samplesIn[14] => samplesIn[14].IN1
samplesIn[15] => samplesIn[15].IN1
samplesIn[16] => samplesIn[16].IN1
samplesIn[17] => samplesIn[17].IN1
samplesIn[18] => samplesIn[18].IN1
samplesIn[19] => samplesIn[19].IN1
samplesIn[20] => samplesIn[20].IN1
samplesIn[21] => samplesIn[21].IN1
samplesIn[22] => samplesIn[22].IN1
samplesIn[23] => samplesIn[23].IN1
samplesIn[24] => samplesIn[24].IN1
samplesIn[25] => samplesIn[25].IN1
samplesIn[26] => samplesIn[26].IN1
samplesIn[27] => samplesIn[27].IN1
samplesIn[28] => samplesIn[28].IN1
samplesIn[29] => samplesIn[29].IN1
samplesIn[30] => samplesIn[30].IN1
samplesIn[31] => samplesIn[31].IN1
samplesIn[32] => samplesIn[32].IN1
samplesIn[33] => samplesIn[33].IN1
samplesIn[34] => samplesIn[34].IN1
samplesIn[35] => samplesIn[35].IN1
samplesIn[36] => samplesIn[36].IN1
samplesIn[37] => samplesIn[37].IN1
samplesIn[38] => samplesIn[38].IN1
samplesIn[39] => samplesIn[39].IN1
samplesIn[40] => samplesIn[40].IN1
samplesIn[41] => samplesIn[41].IN1
samplesIn[42] => samplesIn[42].IN1
samplesIn[43] => samplesIn[43].IN1
samplesIn[44] => samplesIn[44].IN1
samplesIn[45] => samplesIn[45].IN1
samplesIn[46] => samplesIn[46].IN1
samplesIn[47] => samplesIn[47].IN1
samplesIn[48] => samplesIn[48].IN1
samplesIn[49] => samplesIn[49].IN1
samplesIn[50] => samplesIn[50].IN1
samplesIn[51] => samplesIn[51].IN1
samplesIn[52] => samplesIn[52].IN1
samplesIn[53] => samplesIn[53].IN1
samplesIn[54] => samplesIn[54].IN1
samplesIn[55] => samplesIn[55].IN1
samplesIn[56] => samplesIn[56].IN1
samplesIn[57] => samplesIn[57].IN1
samplesIn[58] => samplesIn[58].IN1
samplesIn[59] => samplesIn[59].IN1
samplesIn[60] => samplesIn[60].IN1
samplesIn[61] => samplesIn[61].IN1
samplesIn[62] => samplesIn[62].IN1
samplesIn[63] => samplesIn[63].IN1
samplesIn[64] => samplesIn[64].IN1
samplesIn[65] => samplesIn[65].IN1
samplesIn[66] => samplesIn[66].IN1
samplesIn[67] => samplesIn[67].IN1
samplesIn[68] => samplesIn[68].IN1
samplesIn[69] => samplesIn[69].IN1
samplesIn[70] => samplesIn[70].IN1
samplesIn[71] => samplesIn[71].IN1
samplesIn[72] => samplesIn[72].IN1
samplesIn[73] => samplesIn[73].IN1
samplesIn[74] => samplesIn[74].IN1
samplesIn[75] => samplesIn[75].IN1
samplesIn[76] => samplesIn[76].IN1
samplesIn[77] => samplesIn[77].IN1
samplesIn[78] => samplesIn[78].IN1
samplesIn[79] => samplesIn[79].IN1
samplesIn[80] => samplesIn[80].IN1
samplesIn[81] => samplesIn[81].IN1
samplesIn[82] => samplesIn[82].IN1
samplesIn[83] => samplesIn[83].IN1
samplesIn[84] => samplesIn[84].IN1
samplesIn[85] => samplesIn[85].IN1
samplesIn[86] => samplesIn[86].IN1
samplesIn[87] => samplesIn[87].IN1
samplesIn[88] => samplesIn[88].IN1
samplesIn[89] => samplesIn[89].IN1
samplesIn[90] => samplesIn[90].IN1
samplesIn[91] => samplesIn[91].IN1
samplesIn[92] => samplesIn[92].IN1
samplesIn[93] => samplesIn[93].IN1
samplesIn[94] => samplesIn[94].IN1
samplesIn[95] => samplesIn[95].IN1
samplesIn[96] => samplesIn[96].IN1
samplesIn[97] => samplesIn[97].IN1
samplesIn[98] => samplesIn[98].IN1
samplesIn[99] => samplesIn[99].IN1
samplesIn[100] => samplesIn[100].IN1
samplesIn[101] => samplesIn[101].IN1
samplesIn[102] => samplesIn[102].IN1
samplesIn[103] => samplesIn[103].IN1
samplesIn[104] => samplesIn[104].IN1
samplesIn[105] => samplesIn[105].IN1
samplesIn[106] => samplesIn[106].IN1
samplesIn[107] => samplesIn[107].IN1
samplesIn[108] => samplesIn[108].IN1
samplesIn[109] => samplesIn[109].IN1
samplesIn[110] => samplesIn[110].IN1
samplesIn[111] => samplesIn[111].IN1
samplesIn[112] => samplesIn[112].IN1
samplesIn[113] => samplesIn[113].IN1
samplesIn[114] => samplesIn[114].IN1
samplesIn[115] => samplesIn[115].IN1
samplesIn[116] => samplesIn[116].IN1
samplesIn[117] => samplesIn[117].IN1
samplesIn[118] => samplesIn[118].IN1
samplesIn[119] => samplesIn[119].IN1
samplesIn[120] => samplesIn[120].IN1
samplesIn[121] => samplesIn[121].IN1
samplesIn[122] => samplesIn[122].IN1
samplesIn[123] => samplesIn[123].IN1
samplesIn[124] => samplesIn[124].IN1
samplesIn[125] => samplesIn[125].IN1
samplesIn[126] => samplesIn[126].IN1
samplesIn[127] => samplesIn[127].IN1
samplesOut[0] <= register:sampReg.port0
samplesOut[1] <= register:sampReg.port0
samplesOut[2] <= register:sampReg.port0
samplesOut[3] <= register:sampReg.port0
samplesOut[4] <= register:sampReg.port0
samplesOut[5] <= register:sampReg.port0
samplesOut[6] <= register:sampReg.port0
samplesOut[7] <= register:sampReg.port0
samplesOut[8] <= register:sampReg.port0
samplesOut[9] <= register:sampReg.port0
samplesOut[10] <= register:sampReg.port0
samplesOut[11] <= register:sampReg.port0
samplesOut[12] <= register:sampReg.port0
samplesOut[13] <= register:sampReg.port0
samplesOut[14] <= register:sampReg.port0
samplesOut[15] <= register:sampReg.port0
samplesOut[16] <= register:sampReg.port0
samplesOut[17] <= register:sampReg.port0
samplesOut[18] <= register:sampReg.port0
samplesOut[19] <= register:sampReg.port0
samplesOut[20] <= register:sampReg.port0
samplesOut[21] <= register:sampReg.port0
samplesOut[22] <= register:sampReg.port0
samplesOut[23] <= register:sampReg.port0
samplesOut[24] <= register:sampReg.port0
samplesOut[25] <= register:sampReg.port0
samplesOut[26] <= register:sampReg.port0
samplesOut[27] <= register:sampReg.port0
samplesOut[28] <= register:sampReg.port0
samplesOut[29] <= register:sampReg.port0
samplesOut[30] <= register:sampReg.port0
samplesOut[31] <= register:sampReg.port0
samplesOut[32] <= register:sampReg.port0
samplesOut[33] <= register:sampReg.port0
samplesOut[34] <= register:sampReg.port0
samplesOut[35] <= register:sampReg.port0
samplesOut[36] <= register:sampReg.port0
samplesOut[37] <= register:sampReg.port0
samplesOut[38] <= register:sampReg.port0
samplesOut[39] <= register:sampReg.port0
samplesOut[40] <= register:sampReg.port0
samplesOut[41] <= register:sampReg.port0
samplesOut[42] <= register:sampReg.port0
samplesOut[43] <= register:sampReg.port0
samplesOut[44] <= register:sampReg.port0
samplesOut[45] <= register:sampReg.port0
samplesOut[46] <= register:sampReg.port0
samplesOut[47] <= register:sampReg.port0
samplesOut[48] <= register:sampReg.port0
samplesOut[49] <= register:sampReg.port0
samplesOut[50] <= register:sampReg.port0
samplesOut[51] <= register:sampReg.port0
samplesOut[52] <= register:sampReg.port0
samplesOut[53] <= register:sampReg.port0
samplesOut[54] <= register:sampReg.port0
samplesOut[55] <= register:sampReg.port0
samplesOut[56] <= register:sampReg.port0
samplesOut[57] <= register:sampReg.port0
samplesOut[58] <= register:sampReg.port0
samplesOut[59] <= register:sampReg.port0
samplesOut[60] <= register:sampReg.port0
samplesOut[61] <= register:sampReg.port0
samplesOut[62] <= register:sampReg.port0
samplesOut[63] <= register:sampReg.port0
samplesOut[64] <= register:sampReg.port0
samplesOut[65] <= register:sampReg.port0
samplesOut[66] <= register:sampReg.port0
samplesOut[67] <= register:sampReg.port0
samplesOut[68] <= register:sampReg.port0
samplesOut[69] <= register:sampReg.port0
samplesOut[70] <= register:sampReg.port0
samplesOut[71] <= register:sampReg.port0
samplesOut[72] <= register:sampReg.port0
samplesOut[73] <= register:sampReg.port0
samplesOut[74] <= register:sampReg.port0
samplesOut[75] <= register:sampReg.port0
samplesOut[76] <= register:sampReg.port0
samplesOut[77] <= register:sampReg.port0
samplesOut[78] <= register:sampReg.port0
samplesOut[79] <= register:sampReg.port0
samplesOut[80] <= register:sampReg.port0
samplesOut[81] <= register:sampReg.port0
samplesOut[82] <= register:sampReg.port0
samplesOut[83] <= register:sampReg.port0
samplesOut[84] <= register:sampReg.port0
samplesOut[85] <= register:sampReg.port0
samplesOut[86] <= register:sampReg.port0
samplesOut[87] <= register:sampReg.port0
samplesOut[88] <= register:sampReg.port0
samplesOut[89] <= register:sampReg.port0
samplesOut[90] <= register:sampReg.port0
samplesOut[91] <= register:sampReg.port0
samplesOut[92] <= register:sampReg.port0
samplesOut[93] <= register:sampReg.port0
samplesOut[94] <= register:sampReg.port0
samplesOut[95] <= register:sampReg.port0
samplesOut[96] <= register:sampReg.port0
samplesOut[97] <= register:sampReg.port0
samplesOut[98] <= register:sampReg.port0
samplesOut[99] <= register:sampReg.port0
samplesOut[100] <= register:sampReg.port0
samplesOut[101] <= register:sampReg.port0
samplesOut[102] <= register:sampReg.port0
samplesOut[103] <= register:sampReg.port0
samplesOut[104] <= register:sampReg.port0
samplesOut[105] <= register:sampReg.port0
samplesOut[106] <= register:sampReg.port0
samplesOut[107] <= register:sampReg.port0
samplesOut[108] <= register:sampReg.port0
samplesOut[109] <= register:sampReg.port0
samplesOut[110] <= register:sampReg.port0
samplesOut[111] <= register:sampReg.port0
samplesOut[112] <= register:sampReg.port0
samplesOut[113] <= register:sampReg.port0
samplesOut[114] <= register:sampReg.port0
samplesOut[115] <= register:sampReg.port0
samplesOut[116] <= register:sampReg.port0
samplesOut[117] <= register:sampReg.port0
samplesOut[118] <= register:sampReg.port0
samplesOut[119] <= register:sampReg.port0
samplesOut[120] <= register:sampReg.port0
samplesOut[121] <= register:sampReg.port0
samplesOut[122] <= register:sampReg.port0
samplesOut[123] <= register:sampReg.port0
samplesOut[124] <= register:sampReg.port0
samplesOut[125] <= register:sampReg.port0
samplesOut[126] <= register:sampReg.port0
samplesOut[127] <= register:sampReg.port0
nodeIdxIn[0] => nodeIdxIn[0].IN1
nodeIdxIn[1] => nodeIdxIn[1].IN1
nodeIdxIn[2] => nodeIdxIn[2].IN1
nodeIdxIn[3] => nodeIdxIn[3].IN1
nodeIdxIn[4] => nodeIdxIn[4].IN1
nodeIdxOut[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
nodeIdxOut[1] <= register:idxReg.port0
nodeIdxOut[2] <= register:idxReg.port0
nodeIdxOut[3] <= register:idxReg.port0
nodeIdxOut[4] <= register:idxReg.port0
memBusIn[0] => memBusIn[0].IN1
memBusIn[1] => memBusIn[1].IN1
memBusIn[2] => memBusIn[2].IN1
memBusIn[3] => memBusIn[3].IN1
memBusIn[4] => memBusIn[4].IN1
memBusIn[5] => memBusIn[5].IN1
memBusIn[6] => memBusIn[6].IN1
memBusIn[7] => memBusIn[7].IN1
memBusIn[8] => memBusIn[8].IN1
memBusIn[9] => memBusIn[9].IN1
memBusIn[10] => memBusIn[10].IN1
memBusIn[11] => memBusIn[11].IN1
memBusIn[12] => memBusIn[12].IN1
memBusIn[13] => memBusIn[13].IN1
memBusIn[14] => memBusIn[14].IN1
memBusIn[15] => memBusIn[15].IN1
memBusIn[16] => memBusIn[16].IN1
memBusIn[17] => memBusIn[17].IN1
memBusIn[18] => memBusIn[18].IN1
memBusIn[19] => memBusIn[19].IN1
memBusIn[20] => memBusIn[20].IN1
memBusIn[21] => memBusIn[21].IN1
memBusIn[22] => memBusIn[22].IN1
memBusIn[23] => memBusIn[23].IN1
memBusIn[24] => memBusIn[24].IN1
memBusIn[25] => memBusIn[25].IN1
memBusIn[26] => memBusIn[26].IN1
memBusIn[27] => memBusIn[27].IN1
memBusIn[28] => memBusIn[28].IN1
memBusIn[29] => memBusIn[29].IN1
memBusIn[30] => memBusIn[30].IN1
memBusIn[31] => memBusIn[31].IN1
memBusIn[32] => memBusIn[32].IN1
memBusIn[33] => memBusIn[33].IN1
memBusIn[34] => memBusIn[34].IN1
memBusIn[35] => memBusIn[35].IN1
memBusIn[36] => memBusIn[36].IN1
memBusIn[37] => memBusIn[37].IN1
memBusIn[38] => memBusIn[38].IN1
memBusIn[39] => memBusIn[39].IN1
memBusIn[40] => memBusIn[40].IN1
memBusIn[41] => memBusIn[41].IN1
memBusIn[42] => memBusIn[42].IN1
memBusIn[43] => memBusIn[43].IN1
memBusIn[44] => memBusIn[44].IN1
memBusIn[45] => memBusIn[45].IN1
memBusIn[46] => memBusIn[46].IN1
memBusIn[47] => memBusIn[47].IN1
memBusIn[48] => memBusIn[48].IN1
memBusIn[49] => memBusIn[49].IN1
memBusIn[50] => memBusIn[50].IN1
memBusIn[51] => memBusIn[51].IN1
memBusIn[52] => memBusIn[52].IN1
memBusIn[53] => memBusIn[53].IN1
memBusIn[54] => memBusIn[54].IN1
memBusIn[55] => memBusIn[55].IN1
memBusIn[56] => memBusIn[56].IN1
memBusIn[57] => memBusIn[57].IN1
memBusIn[58] => memBusIn[58].IN1
memBusIn[59] => memBusIn[59].IN1
memBusIn[60] => memBusIn[60].IN1
memBusIn[61] => memBusIn[61].IN1
memBusIn[62] => memBusIn[62].IN1
memBusIn[63] => memBusIn[63].IN1
memReqOut[0] <= nodeIdxIn[0].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[1] <= nodeIdxIn[1].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[2] <= nodeIdxIn[2].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[3] <= nodeIdxIn[3].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[4] <= nodeIdxIn[4].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN7
rst => rst.IN5


|internal_stage_fixed|internal_branch_stage_fixed:b10|internal_stage_fixed_FSM:FSM
memRdy => ns.IN0
memRdy => ns.OUTPUTSELECT
memRdy => ns.OUTPUTSELECT
validIdx => received.IN0
validSamp => received.IN1
can_invalid => ns.IN1
validOutput <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
received <= received.DB_MAX_OUTPUT_PORT_TYPE
loadInputs <= loadInputs.DB_MAX_OUTPUT_PORT_TYPE
loadFlags <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
clearFlags <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
clk => cs~1.DATAIN
rst => cs~3.DATAIN


|internal_stage_fixed|internal_branch_stage_fixed:b10|register:botRecReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
reset => out[0]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b10|register:rgtRecReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
reset => out[0]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b10|register:sampReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[64] <= out[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[65] <= out[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[66] <= out[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[67] <= out[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[68] <= out[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[69] <= out[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[70] <= out[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[71] <= out[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[72] <= out[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[73] <= out[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[74] <= out[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[75] <= out[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[76] <= out[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[77] <= out[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[78] <= out[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[79] <= out[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[80] <= out[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[81] <= out[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[82] <= out[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[83] <= out[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[84] <= out[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[85] <= out[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[86] <= out[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[87] <= out[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[88] <= out[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[89] <= out[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[90] <= out[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[91] <= out[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[92] <= out[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[93] <= out[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[94] <= out[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[95] <= out[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[96] <= out[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[97] <= out[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[98] <= out[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[99] <= out[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[100] <= out[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[101] <= out[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[102] <= out[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[103] <= out[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[104] <= out[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[105] <= out[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[106] <= out[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[107] <= out[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[108] <= out[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[109] <= out[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[110] <= out[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[111] <= out[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[112] <= out[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[113] <= out[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[114] <= out[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[115] <= out[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[116] <= out[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[117] <= out[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[118] <= out[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[119] <= out[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[120] <= out[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[121] <= out[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[122] <= out[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[123] <= out[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[124] <= out[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[125] <= out[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[126] <= out[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[127] <= out[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
in[32] => out[32]~reg0.DATAIN
in[33] => out[33]~reg0.DATAIN
in[34] => out[34]~reg0.DATAIN
in[35] => out[35]~reg0.DATAIN
in[36] => out[36]~reg0.DATAIN
in[37] => out[37]~reg0.DATAIN
in[38] => out[38]~reg0.DATAIN
in[39] => out[39]~reg0.DATAIN
in[40] => out[40]~reg0.DATAIN
in[41] => out[41]~reg0.DATAIN
in[42] => out[42]~reg0.DATAIN
in[43] => out[43]~reg0.DATAIN
in[44] => out[44]~reg0.DATAIN
in[45] => out[45]~reg0.DATAIN
in[46] => out[46]~reg0.DATAIN
in[47] => out[47]~reg0.DATAIN
in[48] => out[48]~reg0.DATAIN
in[49] => out[49]~reg0.DATAIN
in[50] => out[50]~reg0.DATAIN
in[51] => out[51]~reg0.DATAIN
in[52] => out[52]~reg0.DATAIN
in[53] => out[53]~reg0.DATAIN
in[54] => out[54]~reg0.DATAIN
in[55] => out[55]~reg0.DATAIN
in[56] => out[56]~reg0.DATAIN
in[57] => out[57]~reg0.DATAIN
in[58] => out[58]~reg0.DATAIN
in[59] => out[59]~reg0.DATAIN
in[60] => out[60]~reg0.DATAIN
in[61] => out[61]~reg0.DATAIN
in[62] => out[62]~reg0.DATAIN
in[63] => out[63]~reg0.DATAIN
in[64] => out[64]~reg0.DATAIN
in[65] => out[65]~reg0.DATAIN
in[66] => out[66]~reg0.DATAIN
in[67] => out[67]~reg0.DATAIN
in[68] => out[68]~reg0.DATAIN
in[69] => out[69]~reg0.DATAIN
in[70] => out[70]~reg0.DATAIN
in[71] => out[71]~reg0.DATAIN
in[72] => out[72]~reg0.DATAIN
in[73] => out[73]~reg0.DATAIN
in[74] => out[74]~reg0.DATAIN
in[75] => out[75]~reg0.DATAIN
in[76] => out[76]~reg0.DATAIN
in[77] => out[77]~reg0.DATAIN
in[78] => out[78]~reg0.DATAIN
in[79] => out[79]~reg0.DATAIN
in[80] => out[80]~reg0.DATAIN
in[81] => out[81]~reg0.DATAIN
in[82] => out[82]~reg0.DATAIN
in[83] => out[83]~reg0.DATAIN
in[84] => out[84]~reg0.DATAIN
in[85] => out[85]~reg0.DATAIN
in[86] => out[86]~reg0.DATAIN
in[87] => out[87]~reg0.DATAIN
in[88] => out[88]~reg0.DATAIN
in[89] => out[89]~reg0.DATAIN
in[90] => out[90]~reg0.DATAIN
in[91] => out[91]~reg0.DATAIN
in[92] => out[92]~reg0.DATAIN
in[93] => out[93]~reg0.DATAIN
in[94] => out[94]~reg0.DATAIN
in[95] => out[95]~reg0.DATAIN
in[96] => out[96]~reg0.DATAIN
in[97] => out[97]~reg0.DATAIN
in[98] => out[98]~reg0.DATAIN
in[99] => out[99]~reg0.DATAIN
in[100] => out[100]~reg0.DATAIN
in[101] => out[101]~reg0.DATAIN
in[102] => out[102]~reg0.DATAIN
in[103] => out[103]~reg0.DATAIN
in[104] => out[104]~reg0.DATAIN
in[105] => out[105]~reg0.DATAIN
in[106] => out[106]~reg0.DATAIN
in[107] => out[107]~reg0.DATAIN
in[108] => out[108]~reg0.DATAIN
in[109] => out[109]~reg0.DATAIN
in[110] => out[110]~reg0.DATAIN
in[111] => out[111]~reg0.DATAIN
in[112] => out[112]~reg0.DATAIN
in[113] => out[113]~reg0.DATAIN
in[114] => out[114]~reg0.DATAIN
in[115] => out[115]~reg0.DATAIN
in[116] => out[116]~reg0.DATAIN
in[117] => out[117]~reg0.DATAIN
in[118] => out[118]~reg0.DATAIN
in[119] => out[119]~reg0.DATAIN
in[120] => out[120]~reg0.DATAIN
in[121] => out[121]~reg0.DATAIN
in[122] => out[122]~reg0.DATAIN
in[123] => out[123]~reg0.DATAIN
in[124] => out[124]~reg0.DATAIN
in[125] => out[125]~reg0.DATAIN
in[126] => out[126]~reg0.DATAIN
in[127] => out[127]~reg0.DATAIN
load => out[127]~reg0.ENA
load => out[126]~reg0.ENA
load => out[125]~reg0.ENA
load => out[124]~reg0.ENA
load => out[123]~reg0.ENA
load => out[122]~reg0.ENA
load => out[121]~reg0.ENA
load => out[120]~reg0.ENA
load => out[119]~reg0.ENA
load => out[118]~reg0.ENA
load => out[117]~reg0.ENA
load => out[116]~reg0.ENA
load => out[115]~reg0.ENA
load => out[114]~reg0.ENA
load => out[113]~reg0.ENA
load => out[112]~reg0.ENA
load => out[111]~reg0.ENA
load => out[110]~reg0.ENA
load => out[109]~reg0.ENA
load => out[108]~reg0.ENA
load => out[107]~reg0.ENA
load => out[106]~reg0.ENA
load => out[105]~reg0.ENA
load => out[104]~reg0.ENA
load => out[103]~reg0.ENA
load => out[102]~reg0.ENA
load => out[101]~reg0.ENA
load => out[100]~reg0.ENA
load => out[99]~reg0.ENA
load => out[98]~reg0.ENA
load => out[97]~reg0.ENA
load => out[96]~reg0.ENA
load => out[95]~reg0.ENA
load => out[94]~reg0.ENA
load => out[93]~reg0.ENA
load => out[92]~reg0.ENA
load => out[91]~reg0.ENA
load => out[90]~reg0.ENA
load => out[89]~reg0.ENA
load => out[88]~reg0.ENA
load => out[87]~reg0.ENA
load => out[86]~reg0.ENA
load => out[85]~reg0.ENA
load => out[84]~reg0.ENA
load => out[83]~reg0.ENA
load => out[82]~reg0.ENA
load => out[81]~reg0.ENA
load => out[80]~reg0.ENA
load => out[79]~reg0.ENA
load => out[78]~reg0.ENA
load => out[77]~reg0.ENA
load => out[76]~reg0.ENA
load => out[75]~reg0.ENA
load => out[74]~reg0.ENA
load => out[73]~reg0.ENA
load => out[72]~reg0.ENA
load => out[71]~reg0.ENA
load => out[70]~reg0.ENA
load => out[69]~reg0.ENA
load => out[68]~reg0.ENA
load => out[67]~reg0.ENA
load => out[66]~reg0.ENA
load => out[65]~reg0.ENA
load => out[64]~reg0.ENA
load => out[63]~reg0.ENA
load => out[62]~reg0.ENA
load => out[61]~reg0.ENA
load => out[60]~reg0.ENA
load => out[59]~reg0.ENA
load => out[58]~reg0.ENA
load => out[57]~reg0.ENA
load => out[56]~reg0.ENA
load => out[55]~reg0.ENA
load => out[54]~reg0.ENA
load => out[53]~reg0.ENA
load => out[52]~reg0.ENA
load => out[51]~reg0.ENA
load => out[50]~reg0.ENA
load => out[49]~reg0.ENA
load => out[48]~reg0.ENA
load => out[47]~reg0.ENA
load => out[46]~reg0.ENA
load => out[45]~reg0.ENA
load => out[44]~reg0.ENA
load => out[43]~reg0.ENA
load => out[42]~reg0.ENA
load => out[41]~reg0.ENA
load => out[40]~reg0.ENA
load => out[39]~reg0.ENA
load => out[38]~reg0.ENA
load => out[37]~reg0.ENA
load => out[36]~reg0.ENA
load => out[35]~reg0.ENA
load => out[34]~reg0.ENA
load => out[33]~reg0.ENA
load => out[32]~reg0.ENA
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => out[32]~reg0.CLK
clock => out[33]~reg0.CLK
clock => out[34]~reg0.CLK
clock => out[35]~reg0.CLK
clock => out[36]~reg0.CLK
clock => out[37]~reg0.CLK
clock => out[38]~reg0.CLK
clock => out[39]~reg0.CLK
clock => out[40]~reg0.CLK
clock => out[41]~reg0.CLK
clock => out[42]~reg0.CLK
clock => out[43]~reg0.CLK
clock => out[44]~reg0.CLK
clock => out[45]~reg0.CLK
clock => out[46]~reg0.CLK
clock => out[47]~reg0.CLK
clock => out[48]~reg0.CLK
clock => out[49]~reg0.CLK
clock => out[50]~reg0.CLK
clock => out[51]~reg0.CLK
clock => out[52]~reg0.CLK
clock => out[53]~reg0.CLK
clock => out[54]~reg0.CLK
clock => out[55]~reg0.CLK
clock => out[56]~reg0.CLK
clock => out[57]~reg0.CLK
clock => out[58]~reg0.CLK
clock => out[59]~reg0.CLK
clock => out[60]~reg0.CLK
clock => out[61]~reg0.CLK
clock => out[62]~reg0.CLK
clock => out[63]~reg0.CLK
clock => out[64]~reg0.CLK
clock => out[65]~reg0.CLK
clock => out[66]~reg0.CLK
clock => out[67]~reg0.CLK
clock => out[68]~reg0.CLK
clock => out[69]~reg0.CLK
clock => out[70]~reg0.CLK
clock => out[71]~reg0.CLK
clock => out[72]~reg0.CLK
clock => out[73]~reg0.CLK
clock => out[74]~reg0.CLK
clock => out[75]~reg0.CLK
clock => out[76]~reg0.CLK
clock => out[77]~reg0.CLK
clock => out[78]~reg0.CLK
clock => out[79]~reg0.CLK
clock => out[80]~reg0.CLK
clock => out[81]~reg0.CLK
clock => out[82]~reg0.CLK
clock => out[83]~reg0.CLK
clock => out[84]~reg0.CLK
clock => out[85]~reg0.CLK
clock => out[86]~reg0.CLK
clock => out[87]~reg0.CLK
clock => out[88]~reg0.CLK
clock => out[89]~reg0.CLK
clock => out[90]~reg0.CLK
clock => out[91]~reg0.CLK
clock => out[92]~reg0.CLK
clock => out[93]~reg0.CLK
clock => out[94]~reg0.CLK
clock => out[95]~reg0.CLK
clock => out[96]~reg0.CLK
clock => out[97]~reg0.CLK
clock => out[98]~reg0.CLK
clock => out[99]~reg0.CLK
clock => out[100]~reg0.CLK
clock => out[101]~reg0.CLK
clock => out[102]~reg0.CLK
clock => out[103]~reg0.CLK
clock => out[104]~reg0.CLK
clock => out[105]~reg0.CLK
clock => out[106]~reg0.CLK
clock => out[107]~reg0.CLK
clock => out[108]~reg0.CLK
clock => out[109]~reg0.CLK
clock => out[110]~reg0.CLK
clock => out[111]~reg0.CLK
clock => out[112]~reg0.CLK
clock => out[113]~reg0.CLK
clock => out[114]~reg0.CLK
clock => out[115]~reg0.CLK
clock => out[116]~reg0.CLK
clock => out[117]~reg0.CLK
clock => out[118]~reg0.CLK
clock => out[119]~reg0.CLK
clock => out[120]~reg0.CLK
clock => out[121]~reg0.CLK
clock => out[122]~reg0.CLK
clock => out[123]~reg0.CLK
clock => out[124]~reg0.CLK
clock => out[125]~reg0.CLK
clock => out[126]~reg0.CLK
clock => out[127]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR
reset => out[32]~reg0.ACLR
reset => out[33]~reg0.ACLR
reset => out[34]~reg0.ACLR
reset => out[35]~reg0.ACLR
reset => out[36]~reg0.ACLR
reset => out[37]~reg0.ACLR
reset => out[38]~reg0.ACLR
reset => out[39]~reg0.ACLR
reset => out[40]~reg0.ACLR
reset => out[41]~reg0.ACLR
reset => out[42]~reg0.ACLR
reset => out[43]~reg0.ACLR
reset => out[44]~reg0.ACLR
reset => out[45]~reg0.ACLR
reset => out[46]~reg0.ACLR
reset => out[47]~reg0.ACLR
reset => out[48]~reg0.ACLR
reset => out[49]~reg0.ACLR
reset => out[50]~reg0.ACLR
reset => out[51]~reg0.ACLR
reset => out[52]~reg0.ACLR
reset => out[53]~reg0.ACLR
reset => out[54]~reg0.ACLR
reset => out[55]~reg0.ACLR
reset => out[56]~reg0.ACLR
reset => out[57]~reg0.ACLR
reset => out[58]~reg0.ACLR
reset => out[59]~reg0.ACLR
reset => out[60]~reg0.ACLR
reset => out[61]~reg0.ACLR
reset => out[62]~reg0.ACLR
reset => out[63]~reg0.ACLR
reset => out[64]~reg0.ACLR
reset => out[65]~reg0.ACLR
reset => out[66]~reg0.ACLR
reset => out[67]~reg0.ACLR
reset => out[68]~reg0.ACLR
reset => out[69]~reg0.ACLR
reset => out[70]~reg0.ACLR
reset => out[71]~reg0.ACLR
reset => out[72]~reg0.ACLR
reset => out[73]~reg0.ACLR
reset => out[74]~reg0.ACLR
reset => out[75]~reg0.ACLR
reset => out[76]~reg0.ACLR
reset => out[77]~reg0.ACLR
reset => out[78]~reg0.ACLR
reset => out[79]~reg0.ACLR
reset => out[80]~reg0.ACLR
reset => out[81]~reg0.ACLR
reset => out[82]~reg0.ACLR
reset => out[83]~reg0.ACLR
reset => out[84]~reg0.ACLR
reset => out[85]~reg0.ACLR
reset => out[86]~reg0.ACLR
reset => out[87]~reg0.ACLR
reset => out[88]~reg0.ACLR
reset => out[89]~reg0.ACLR
reset => out[90]~reg0.ACLR
reset => out[91]~reg0.ACLR
reset => out[92]~reg0.ACLR
reset => out[93]~reg0.ACLR
reset => out[94]~reg0.ACLR
reset => out[95]~reg0.ACLR
reset => out[96]~reg0.ACLR
reset => out[97]~reg0.ACLR
reset => out[98]~reg0.ACLR
reset => out[99]~reg0.ACLR
reset => out[100]~reg0.ACLR
reset => out[101]~reg0.ACLR
reset => out[102]~reg0.ACLR
reset => out[103]~reg0.ACLR
reset => out[104]~reg0.ACLR
reset => out[105]~reg0.ACLR
reset => out[106]~reg0.ACLR
reset => out[107]~reg0.ACLR
reset => out[108]~reg0.ACLR
reset => out[109]~reg0.ACLR
reset => out[110]~reg0.ACLR
reset => out[111]~reg0.ACLR
reset => out[112]~reg0.ACLR
reset => out[113]~reg0.ACLR
reset => out[114]~reg0.ACLR
reset => out[115]~reg0.ACLR
reset => out[116]~reg0.ACLR
reset => out[117]~reg0.ACLR
reset => out[118]~reg0.ACLR
reset => out[119]~reg0.ACLR
reset => out[120]~reg0.ACLR
reset => out[121]~reg0.ACLR
reset => out[122]~reg0.ACLR
reset => out[123]~reg0.ACLR
reset => out[124]~reg0.ACLR
reset => out[125]~reg0.ACLR
reset => out[126]~reg0.ACLR
reset => out[127]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b10|register:idxReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b10|register:sampIdxReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b10|register:threshReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b11
memRdy => memRdy.IN1
validIdx => validIdx.IN1
validSamp => validSamp.IN1
received <= internal_stage_fixed_FSM:FSM.port5
validBottom <= validBottom.DB_MAX_OUTPUT_PORT_TYPE
validRight <= validRight.DB_MAX_OUTPUT_PORT_TYPE
bottomRec => bottomRec.IN1
rightRec => rightRec.IN1
samplesIn[0] => samplesIn[0].IN1
samplesIn[1] => samplesIn[1].IN1
samplesIn[2] => samplesIn[2].IN1
samplesIn[3] => samplesIn[3].IN1
samplesIn[4] => samplesIn[4].IN1
samplesIn[5] => samplesIn[5].IN1
samplesIn[6] => samplesIn[6].IN1
samplesIn[7] => samplesIn[7].IN1
samplesIn[8] => samplesIn[8].IN1
samplesIn[9] => samplesIn[9].IN1
samplesIn[10] => samplesIn[10].IN1
samplesIn[11] => samplesIn[11].IN1
samplesIn[12] => samplesIn[12].IN1
samplesIn[13] => samplesIn[13].IN1
samplesIn[14] => samplesIn[14].IN1
samplesIn[15] => samplesIn[15].IN1
samplesIn[16] => samplesIn[16].IN1
samplesIn[17] => samplesIn[17].IN1
samplesIn[18] => samplesIn[18].IN1
samplesIn[19] => samplesIn[19].IN1
samplesIn[20] => samplesIn[20].IN1
samplesIn[21] => samplesIn[21].IN1
samplesIn[22] => samplesIn[22].IN1
samplesIn[23] => samplesIn[23].IN1
samplesIn[24] => samplesIn[24].IN1
samplesIn[25] => samplesIn[25].IN1
samplesIn[26] => samplesIn[26].IN1
samplesIn[27] => samplesIn[27].IN1
samplesIn[28] => samplesIn[28].IN1
samplesIn[29] => samplesIn[29].IN1
samplesIn[30] => samplesIn[30].IN1
samplesIn[31] => samplesIn[31].IN1
samplesIn[32] => samplesIn[32].IN1
samplesIn[33] => samplesIn[33].IN1
samplesIn[34] => samplesIn[34].IN1
samplesIn[35] => samplesIn[35].IN1
samplesIn[36] => samplesIn[36].IN1
samplesIn[37] => samplesIn[37].IN1
samplesIn[38] => samplesIn[38].IN1
samplesIn[39] => samplesIn[39].IN1
samplesIn[40] => samplesIn[40].IN1
samplesIn[41] => samplesIn[41].IN1
samplesIn[42] => samplesIn[42].IN1
samplesIn[43] => samplesIn[43].IN1
samplesIn[44] => samplesIn[44].IN1
samplesIn[45] => samplesIn[45].IN1
samplesIn[46] => samplesIn[46].IN1
samplesIn[47] => samplesIn[47].IN1
samplesIn[48] => samplesIn[48].IN1
samplesIn[49] => samplesIn[49].IN1
samplesIn[50] => samplesIn[50].IN1
samplesIn[51] => samplesIn[51].IN1
samplesIn[52] => samplesIn[52].IN1
samplesIn[53] => samplesIn[53].IN1
samplesIn[54] => samplesIn[54].IN1
samplesIn[55] => samplesIn[55].IN1
samplesIn[56] => samplesIn[56].IN1
samplesIn[57] => samplesIn[57].IN1
samplesIn[58] => samplesIn[58].IN1
samplesIn[59] => samplesIn[59].IN1
samplesIn[60] => samplesIn[60].IN1
samplesIn[61] => samplesIn[61].IN1
samplesIn[62] => samplesIn[62].IN1
samplesIn[63] => samplesIn[63].IN1
samplesIn[64] => samplesIn[64].IN1
samplesIn[65] => samplesIn[65].IN1
samplesIn[66] => samplesIn[66].IN1
samplesIn[67] => samplesIn[67].IN1
samplesIn[68] => samplesIn[68].IN1
samplesIn[69] => samplesIn[69].IN1
samplesIn[70] => samplesIn[70].IN1
samplesIn[71] => samplesIn[71].IN1
samplesIn[72] => samplesIn[72].IN1
samplesIn[73] => samplesIn[73].IN1
samplesIn[74] => samplesIn[74].IN1
samplesIn[75] => samplesIn[75].IN1
samplesIn[76] => samplesIn[76].IN1
samplesIn[77] => samplesIn[77].IN1
samplesIn[78] => samplesIn[78].IN1
samplesIn[79] => samplesIn[79].IN1
samplesIn[80] => samplesIn[80].IN1
samplesIn[81] => samplesIn[81].IN1
samplesIn[82] => samplesIn[82].IN1
samplesIn[83] => samplesIn[83].IN1
samplesIn[84] => samplesIn[84].IN1
samplesIn[85] => samplesIn[85].IN1
samplesIn[86] => samplesIn[86].IN1
samplesIn[87] => samplesIn[87].IN1
samplesIn[88] => samplesIn[88].IN1
samplesIn[89] => samplesIn[89].IN1
samplesIn[90] => samplesIn[90].IN1
samplesIn[91] => samplesIn[91].IN1
samplesIn[92] => samplesIn[92].IN1
samplesIn[93] => samplesIn[93].IN1
samplesIn[94] => samplesIn[94].IN1
samplesIn[95] => samplesIn[95].IN1
samplesIn[96] => samplesIn[96].IN1
samplesIn[97] => samplesIn[97].IN1
samplesIn[98] => samplesIn[98].IN1
samplesIn[99] => samplesIn[99].IN1
samplesIn[100] => samplesIn[100].IN1
samplesIn[101] => samplesIn[101].IN1
samplesIn[102] => samplesIn[102].IN1
samplesIn[103] => samplesIn[103].IN1
samplesIn[104] => samplesIn[104].IN1
samplesIn[105] => samplesIn[105].IN1
samplesIn[106] => samplesIn[106].IN1
samplesIn[107] => samplesIn[107].IN1
samplesIn[108] => samplesIn[108].IN1
samplesIn[109] => samplesIn[109].IN1
samplesIn[110] => samplesIn[110].IN1
samplesIn[111] => samplesIn[111].IN1
samplesIn[112] => samplesIn[112].IN1
samplesIn[113] => samplesIn[113].IN1
samplesIn[114] => samplesIn[114].IN1
samplesIn[115] => samplesIn[115].IN1
samplesIn[116] => samplesIn[116].IN1
samplesIn[117] => samplesIn[117].IN1
samplesIn[118] => samplesIn[118].IN1
samplesIn[119] => samplesIn[119].IN1
samplesIn[120] => samplesIn[120].IN1
samplesIn[121] => samplesIn[121].IN1
samplesIn[122] => samplesIn[122].IN1
samplesIn[123] => samplesIn[123].IN1
samplesIn[124] => samplesIn[124].IN1
samplesIn[125] => samplesIn[125].IN1
samplesIn[126] => samplesIn[126].IN1
samplesIn[127] => samplesIn[127].IN1
samplesOut[0] <= register:sampReg.port0
samplesOut[1] <= register:sampReg.port0
samplesOut[2] <= register:sampReg.port0
samplesOut[3] <= register:sampReg.port0
samplesOut[4] <= register:sampReg.port0
samplesOut[5] <= register:sampReg.port0
samplesOut[6] <= register:sampReg.port0
samplesOut[7] <= register:sampReg.port0
samplesOut[8] <= register:sampReg.port0
samplesOut[9] <= register:sampReg.port0
samplesOut[10] <= register:sampReg.port0
samplesOut[11] <= register:sampReg.port0
samplesOut[12] <= register:sampReg.port0
samplesOut[13] <= register:sampReg.port0
samplesOut[14] <= register:sampReg.port0
samplesOut[15] <= register:sampReg.port0
samplesOut[16] <= register:sampReg.port0
samplesOut[17] <= register:sampReg.port0
samplesOut[18] <= register:sampReg.port0
samplesOut[19] <= register:sampReg.port0
samplesOut[20] <= register:sampReg.port0
samplesOut[21] <= register:sampReg.port0
samplesOut[22] <= register:sampReg.port0
samplesOut[23] <= register:sampReg.port0
samplesOut[24] <= register:sampReg.port0
samplesOut[25] <= register:sampReg.port0
samplesOut[26] <= register:sampReg.port0
samplesOut[27] <= register:sampReg.port0
samplesOut[28] <= register:sampReg.port0
samplesOut[29] <= register:sampReg.port0
samplesOut[30] <= register:sampReg.port0
samplesOut[31] <= register:sampReg.port0
samplesOut[32] <= register:sampReg.port0
samplesOut[33] <= register:sampReg.port0
samplesOut[34] <= register:sampReg.port0
samplesOut[35] <= register:sampReg.port0
samplesOut[36] <= register:sampReg.port0
samplesOut[37] <= register:sampReg.port0
samplesOut[38] <= register:sampReg.port0
samplesOut[39] <= register:sampReg.port0
samplesOut[40] <= register:sampReg.port0
samplesOut[41] <= register:sampReg.port0
samplesOut[42] <= register:sampReg.port0
samplesOut[43] <= register:sampReg.port0
samplesOut[44] <= register:sampReg.port0
samplesOut[45] <= register:sampReg.port0
samplesOut[46] <= register:sampReg.port0
samplesOut[47] <= register:sampReg.port0
samplesOut[48] <= register:sampReg.port0
samplesOut[49] <= register:sampReg.port0
samplesOut[50] <= register:sampReg.port0
samplesOut[51] <= register:sampReg.port0
samplesOut[52] <= register:sampReg.port0
samplesOut[53] <= register:sampReg.port0
samplesOut[54] <= register:sampReg.port0
samplesOut[55] <= register:sampReg.port0
samplesOut[56] <= register:sampReg.port0
samplesOut[57] <= register:sampReg.port0
samplesOut[58] <= register:sampReg.port0
samplesOut[59] <= register:sampReg.port0
samplesOut[60] <= register:sampReg.port0
samplesOut[61] <= register:sampReg.port0
samplesOut[62] <= register:sampReg.port0
samplesOut[63] <= register:sampReg.port0
samplesOut[64] <= register:sampReg.port0
samplesOut[65] <= register:sampReg.port0
samplesOut[66] <= register:sampReg.port0
samplesOut[67] <= register:sampReg.port0
samplesOut[68] <= register:sampReg.port0
samplesOut[69] <= register:sampReg.port0
samplesOut[70] <= register:sampReg.port0
samplesOut[71] <= register:sampReg.port0
samplesOut[72] <= register:sampReg.port0
samplesOut[73] <= register:sampReg.port0
samplesOut[74] <= register:sampReg.port0
samplesOut[75] <= register:sampReg.port0
samplesOut[76] <= register:sampReg.port0
samplesOut[77] <= register:sampReg.port0
samplesOut[78] <= register:sampReg.port0
samplesOut[79] <= register:sampReg.port0
samplesOut[80] <= register:sampReg.port0
samplesOut[81] <= register:sampReg.port0
samplesOut[82] <= register:sampReg.port0
samplesOut[83] <= register:sampReg.port0
samplesOut[84] <= register:sampReg.port0
samplesOut[85] <= register:sampReg.port0
samplesOut[86] <= register:sampReg.port0
samplesOut[87] <= register:sampReg.port0
samplesOut[88] <= register:sampReg.port0
samplesOut[89] <= register:sampReg.port0
samplesOut[90] <= register:sampReg.port0
samplesOut[91] <= register:sampReg.port0
samplesOut[92] <= register:sampReg.port0
samplesOut[93] <= register:sampReg.port0
samplesOut[94] <= register:sampReg.port0
samplesOut[95] <= register:sampReg.port0
samplesOut[96] <= register:sampReg.port0
samplesOut[97] <= register:sampReg.port0
samplesOut[98] <= register:sampReg.port0
samplesOut[99] <= register:sampReg.port0
samplesOut[100] <= register:sampReg.port0
samplesOut[101] <= register:sampReg.port0
samplesOut[102] <= register:sampReg.port0
samplesOut[103] <= register:sampReg.port0
samplesOut[104] <= register:sampReg.port0
samplesOut[105] <= register:sampReg.port0
samplesOut[106] <= register:sampReg.port0
samplesOut[107] <= register:sampReg.port0
samplesOut[108] <= register:sampReg.port0
samplesOut[109] <= register:sampReg.port0
samplesOut[110] <= register:sampReg.port0
samplesOut[111] <= register:sampReg.port0
samplesOut[112] <= register:sampReg.port0
samplesOut[113] <= register:sampReg.port0
samplesOut[114] <= register:sampReg.port0
samplesOut[115] <= register:sampReg.port0
samplesOut[116] <= register:sampReg.port0
samplesOut[117] <= register:sampReg.port0
samplesOut[118] <= register:sampReg.port0
samplesOut[119] <= register:sampReg.port0
samplesOut[120] <= register:sampReg.port0
samplesOut[121] <= register:sampReg.port0
samplesOut[122] <= register:sampReg.port0
samplesOut[123] <= register:sampReg.port0
samplesOut[124] <= register:sampReg.port0
samplesOut[125] <= register:sampReg.port0
samplesOut[126] <= register:sampReg.port0
samplesOut[127] <= register:sampReg.port0
nodeIdxIn[0] => nodeIdxIn[0].IN1
nodeIdxIn[1] => nodeIdxIn[1].IN1
nodeIdxIn[2] => nodeIdxIn[2].IN1
nodeIdxIn[3] => nodeIdxIn[3].IN1
nodeIdxIn[4] => nodeIdxIn[4].IN1
nodeIdxOut[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
nodeIdxOut[1] <= register:idxReg.port0
nodeIdxOut[2] <= register:idxReg.port0
nodeIdxOut[3] <= register:idxReg.port0
nodeIdxOut[4] <= register:idxReg.port0
memBusIn[0] => memBusIn[0].IN1
memBusIn[1] => memBusIn[1].IN1
memBusIn[2] => memBusIn[2].IN1
memBusIn[3] => memBusIn[3].IN1
memBusIn[4] => memBusIn[4].IN1
memBusIn[5] => memBusIn[5].IN1
memBusIn[6] => memBusIn[6].IN1
memBusIn[7] => memBusIn[7].IN1
memBusIn[8] => memBusIn[8].IN1
memBusIn[9] => memBusIn[9].IN1
memBusIn[10] => memBusIn[10].IN1
memBusIn[11] => memBusIn[11].IN1
memBusIn[12] => memBusIn[12].IN1
memBusIn[13] => memBusIn[13].IN1
memBusIn[14] => memBusIn[14].IN1
memBusIn[15] => memBusIn[15].IN1
memBusIn[16] => memBusIn[16].IN1
memBusIn[17] => memBusIn[17].IN1
memBusIn[18] => memBusIn[18].IN1
memBusIn[19] => memBusIn[19].IN1
memBusIn[20] => memBusIn[20].IN1
memBusIn[21] => memBusIn[21].IN1
memBusIn[22] => memBusIn[22].IN1
memBusIn[23] => memBusIn[23].IN1
memBusIn[24] => memBusIn[24].IN1
memBusIn[25] => memBusIn[25].IN1
memBusIn[26] => memBusIn[26].IN1
memBusIn[27] => memBusIn[27].IN1
memBusIn[28] => memBusIn[28].IN1
memBusIn[29] => memBusIn[29].IN1
memBusIn[30] => memBusIn[30].IN1
memBusIn[31] => memBusIn[31].IN1
memBusIn[32] => memBusIn[32].IN1
memBusIn[33] => memBusIn[33].IN1
memBusIn[34] => memBusIn[34].IN1
memBusIn[35] => memBusIn[35].IN1
memBusIn[36] => memBusIn[36].IN1
memBusIn[37] => memBusIn[37].IN1
memBusIn[38] => memBusIn[38].IN1
memBusIn[39] => memBusIn[39].IN1
memBusIn[40] => memBusIn[40].IN1
memBusIn[41] => memBusIn[41].IN1
memBusIn[42] => memBusIn[42].IN1
memBusIn[43] => memBusIn[43].IN1
memBusIn[44] => memBusIn[44].IN1
memBusIn[45] => memBusIn[45].IN1
memBusIn[46] => memBusIn[46].IN1
memBusIn[47] => memBusIn[47].IN1
memBusIn[48] => memBusIn[48].IN1
memBusIn[49] => memBusIn[49].IN1
memBusIn[50] => memBusIn[50].IN1
memBusIn[51] => memBusIn[51].IN1
memBusIn[52] => memBusIn[52].IN1
memBusIn[53] => memBusIn[53].IN1
memBusIn[54] => memBusIn[54].IN1
memBusIn[55] => memBusIn[55].IN1
memBusIn[56] => memBusIn[56].IN1
memBusIn[57] => memBusIn[57].IN1
memBusIn[58] => memBusIn[58].IN1
memBusIn[59] => memBusIn[59].IN1
memBusIn[60] => memBusIn[60].IN1
memBusIn[61] => memBusIn[61].IN1
memBusIn[62] => memBusIn[62].IN1
memBusIn[63] => memBusIn[63].IN1
memReqOut[0] <= nodeIdxIn[0].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[1] <= nodeIdxIn[1].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[2] <= nodeIdxIn[2].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[3] <= nodeIdxIn[3].DB_MAX_OUTPUT_PORT_TYPE
memReqOut[4] <= nodeIdxIn[4].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN7
rst => rst.IN5


|internal_stage_fixed|internal_branch_stage_fixed:b11|internal_stage_fixed_FSM:FSM
memRdy => ns.IN0
memRdy => ns.OUTPUTSELECT
memRdy => ns.OUTPUTSELECT
validIdx => received.IN0
validSamp => received.IN1
can_invalid => ns.IN1
validOutput <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
received <= received.DB_MAX_OUTPUT_PORT_TYPE
loadInputs <= loadInputs.DB_MAX_OUTPUT_PORT_TYPE
loadFlags <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
clearFlags <= validOutput.DB_MAX_OUTPUT_PORT_TYPE
clk => cs~1.DATAIN
rst => cs~3.DATAIN


|internal_stage_fixed|internal_branch_stage_fixed:b11|register:botRecReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
reset => out[0]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b11|register:rgtRecReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
reset => out[0]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b11|register:sampReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[64] <= out[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[65] <= out[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[66] <= out[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[67] <= out[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[68] <= out[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[69] <= out[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[70] <= out[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[71] <= out[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[72] <= out[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[73] <= out[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[74] <= out[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[75] <= out[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[76] <= out[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[77] <= out[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[78] <= out[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[79] <= out[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[80] <= out[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[81] <= out[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[82] <= out[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[83] <= out[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[84] <= out[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[85] <= out[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[86] <= out[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[87] <= out[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[88] <= out[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[89] <= out[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[90] <= out[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[91] <= out[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[92] <= out[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[93] <= out[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[94] <= out[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[95] <= out[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[96] <= out[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[97] <= out[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[98] <= out[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[99] <= out[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[100] <= out[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[101] <= out[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[102] <= out[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[103] <= out[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[104] <= out[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[105] <= out[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[106] <= out[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[107] <= out[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[108] <= out[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[109] <= out[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[110] <= out[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[111] <= out[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[112] <= out[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[113] <= out[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[114] <= out[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[115] <= out[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[116] <= out[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[117] <= out[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[118] <= out[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[119] <= out[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[120] <= out[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[121] <= out[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[122] <= out[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[123] <= out[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[124] <= out[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[125] <= out[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[126] <= out[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[127] <= out[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
in[32] => out[32]~reg0.DATAIN
in[33] => out[33]~reg0.DATAIN
in[34] => out[34]~reg0.DATAIN
in[35] => out[35]~reg0.DATAIN
in[36] => out[36]~reg0.DATAIN
in[37] => out[37]~reg0.DATAIN
in[38] => out[38]~reg0.DATAIN
in[39] => out[39]~reg0.DATAIN
in[40] => out[40]~reg0.DATAIN
in[41] => out[41]~reg0.DATAIN
in[42] => out[42]~reg0.DATAIN
in[43] => out[43]~reg0.DATAIN
in[44] => out[44]~reg0.DATAIN
in[45] => out[45]~reg0.DATAIN
in[46] => out[46]~reg0.DATAIN
in[47] => out[47]~reg0.DATAIN
in[48] => out[48]~reg0.DATAIN
in[49] => out[49]~reg0.DATAIN
in[50] => out[50]~reg0.DATAIN
in[51] => out[51]~reg0.DATAIN
in[52] => out[52]~reg0.DATAIN
in[53] => out[53]~reg0.DATAIN
in[54] => out[54]~reg0.DATAIN
in[55] => out[55]~reg0.DATAIN
in[56] => out[56]~reg0.DATAIN
in[57] => out[57]~reg0.DATAIN
in[58] => out[58]~reg0.DATAIN
in[59] => out[59]~reg0.DATAIN
in[60] => out[60]~reg0.DATAIN
in[61] => out[61]~reg0.DATAIN
in[62] => out[62]~reg0.DATAIN
in[63] => out[63]~reg0.DATAIN
in[64] => out[64]~reg0.DATAIN
in[65] => out[65]~reg0.DATAIN
in[66] => out[66]~reg0.DATAIN
in[67] => out[67]~reg0.DATAIN
in[68] => out[68]~reg0.DATAIN
in[69] => out[69]~reg0.DATAIN
in[70] => out[70]~reg0.DATAIN
in[71] => out[71]~reg0.DATAIN
in[72] => out[72]~reg0.DATAIN
in[73] => out[73]~reg0.DATAIN
in[74] => out[74]~reg0.DATAIN
in[75] => out[75]~reg0.DATAIN
in[76] => out[76]~reg0.DATAIN
in[77] => out[77]~reg0.DATAIN
in[78] => out[78]~reg0.DATAIN
in[79] => out[79]~reg0.DATAIN
in[80] => out[80]~reg0.DATAIN
in[81] => out[81]~reg0.DATAIN
in[82] => out[82]~reg0.DATAIN
in[83] => out[83]~reg0.DATAIN
in[84] => out[84]~reg0.DATAIN
in[85] => out[85]~reg0.DATAIN
in[86] => out[86]~reg0.DATAIN
in[87] => out[87]~reg0.DATAIN
in[88] => out[88]~reg0.DATAIN
in[89] => out[89]~reg0.DATAIN
in[90] => out[90]~reg0.DATAIN
in[91] => out[91]~reg0.DATAIN
in[92] => out[92]~reg0.DATAIN
in[93] => out[93]~reg0.DATAIN
in[94] => out[94]~reg0.DATAIN
in[95] => out[95]~reg0.DATAIN
in[96] => out[96]~reg0.DATAIN
in[97] => out[97]~reg0.DATAIN
in[98] => out[98]~reg0.DATAIN
in[99] => out[99]~reg0.DATAIN
in[100] => out[100]~reg0.DATAIN
in[101] => out[101]~reg0.DATAIN
in[102] => out[102]~reg0.DATAIN
in[103] => out[103]~reg0.DATAIN
in[104] => out[104]~reg0.DATAIN
in[105] => out[105]~reg0.DATAIN
in[106] => out[106]~reg0.DATAIN
in[107] => out[107]~reg0.DATAIN
in[108] => out[108]~reg0.DATAIN
in[109] => out[109]~reg0.DATAIN
in[110] => out[110]~reg0.DATAIN
in[111] => out[111]~reg0.DATAIN
in[112] => out[112]~reg0.DATAIN
in[113] => out[113]~reg0.DATAIN
in[114] => out[114]~reg0.DATAIN
in[115] => out[115]~reg0.DATAIN
in[116] => out[116]~reg0.DATAIN
in[117] => out[117]~reg0.DATAIN
in[118] => out[118]~reg0.DATAIN
in[119] => out[119]~reg0.DATAIN
in[120] => out[120]~reg0.DATAIN
in[121] => out[121]~reg0.DATAIN
in[122] => out[122]~reg0.DATAIN
in[123] => out[123]~reg0.DATAIN
in[124] => out[124]~reg0.DATAIN
in[125] => out[125]~reg0.DATAIN
in[126] => out[126]~reg0.DATAIN
in[127] => out[127]~reg0.DATAIN
load => out[127]~reg0.ENA
load => out[126]~reg0.ENA
load => out[125]~reg0.ENA
load => out[124]~reg0.ENA
load => out[123]~reg0.ENA
load => out[122]~reg0.ENA
load => out[121]~reg0.ENA
load => out[120]~reg0.ENA
load => out[119]~reg0.ENA
load => out[118]~reg0.ENA
load => out[117]~reg0.ENA
load => out[116]~reg0.ENA
load => out[115]~reg0.ENA
load => out[114]~reg0.ENA
load => out[113]~reg0.ENA
load => out[112]~reg0.ENA
load => out[111]~reg0.ENA
load => out[110]~reg0.ENA
load => out[109]~reg0.ENA
load => out[108]~reg0.ENA
load => out[107]~reg0.ENA
load => out[106]~reg0.ENA
load => out[105]~reg0.ENA
load => out[104]~reg0.ENA
load => out[103]~reg0.ENA
load => out[102]~reg0.ENA
load => out[101]~reg0.ENA
load => out[100]~reg0.ENA
load => out[99]~reg0.ENA
load => out[98]~reg0.ENA
load => out[97]~reg0.ENA
load => out[96]~reg0.ENA
load => out[95]~reg0.ENA
load => out[94]~reg0.ENA
load => out[93]~reg0.ENA
load => out[92]~reg0.ENA
load => out[91]~reg0.ENA
load => out[90]~reg0.ENA
load => out[89]~reg0.ENA
load => out[88]~reg0.ENA
load => out[87]~reg0.ENA
load => out[86]~reg0.ENA
load => out[85]~reg0.ENA
load => out[84]~reg0.ENA
load => out[83]~reg0.ENA
load => out[82]~reg0.ENA
load => out[81]~reg0.ENA
load => out[80]~reg0.ENA
load => out[79]~reg0.ENA
load => out[78]~reg0.ENA
load => out[77]~reg0.ENA
load => out[76]~reg0.ENA
load => out[75]~reg0.ENA
load => out[74]~reg0.ENA
load => out[73]~reg0.ENA
load => out[72]~reg0.ENA
load => out[71]~reg0.ENA
load => out[70]~reg0.ENA
load => out[69]~reg0.ENA
load => out[68]~reg0.ENA
load => out[67]~reg0.ENA
load => out[66]~reg0.ENA
load => out[65]~reg0.ENA
load => out[64]~reg0.ENA
load => out[63]~reg0.ENA
load => out[62]~reg0.ENA
load => out[61]~reg0.ENA
load => out[60]~reg0.ENA
load => out[59]~reg0.ENA
load => out[58]~reg0.ENA
load => out[57]~reg0.ENA
load => out[56]~reg0.ENA
load => out[55]~reg0.ENA
load => out[54]~reg0.ENA
load => out[53]~reg0.ENA
load => out[52]~reg0.ENA
load => out[51]~reg0.ENA
load => out[50]~reg0.ENA
load => out[49]~reg0.ENA
load => out[48]~reg0.ENA
load => out[47]~reg0.ENA
load => out[46]~reg0.ENA
load => out[45]~reg0.ENA
load => out[44]~reg0.ENA
load => out[43]~reg0.ENA
load => out[42]~reg0.ENA
load => out[41]~reg0.ENA
load => out[40]~reg0.ENA
load => out[39]~reg0.ENA
load => out[38]~reg0.ENA
load => out[37]~reg0.ENA
load => out[36]~reg0.ENA
load => out[35]~reg0.ENA
load => out[34]~reg0.ENA
load => out[33]~reg0.ENA
load => out[32]~reg0.ENA
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => out[32]~reg0.CLK
clock => out[33]~reg0.CLK
clock => out[34]~reg0.CLK
clock => out[35]~reg0.CLK
clock => out[36]~reg0.CLK
clock => out[37]~reg0.CLK
clock => out[38]~reg0.CLK
clock => out[39]~reg0.CLK
clock => out[40]~reg0.CLK
clock => out[41]~reg0.CLK
clock => out[42]~reg0.CLK
clock => out[43]~reg0.CLK
clock => out[44]~reg0.CLK
clock => out[45]~reg0.CLK
clock => out[46]~reg0.CLK
clock => out[47]~reg0.CLK
clock => out[48]~reg0.CLK
clock => out[49]~reg0.CLK
clock => out[50]~reg0.CLK
clock => out[51]~reg0.CLK
clock => out[52]~reg0.CLK
clock => out[53]~reg0.CLK
clock => out[54]~reg0.CLK
clock => out[55]~reg0.CLK
clock => out[56]~reg0.CLK
clock => out[57]~reg0.CLK
clock => out[58]~reg0.CLK
clock => out[59]~reg0.CLK
clock => out[60]~reg0.CLK
clock => out[61]~reg0.CLK
clock => out[62]~reg0.CLK
clock => out[63]~reg0.CLK
clock => out[64]~reg0.CLK
clock => out[65]~reg0.CLK
clock => out[66]~reg0.CLK
clock => out[67]~reg0.CLK
clock => out[68]~reg0.CLK
clock => out[69]~reg0.CLK
clock => out[70]~reg0.CLK
clock => out[71]~reg0.CLK
clock => out[72]~reg0.CLK
clock => out[73]~reg0.CLK
clock => out[74]~reg0.CLK
clock => out[75]~reg0.CLK
clock => out[76]~reg0.CLK
clock => out[77]~reg0.CLK
clock => out[78]~reg0.CLK
clock => out[79]~reg0.CLK
clock => out[80]~reg0.CLK
clock => out[81]~reg0.CLK
clock => out[82]~reg0.CLK
clock => out[83]~reg0.CLK
clock => out[84]~reg0.CLK
clock => out[85]~reg0.CLK
clock => out[86]~reg0.CLK
clock => out[87]~reg0.CLK
clock => out[88]~reg0.CLK
clock => out[89]~reg0.CLK
clock => out[90]~reg0.CLK
clock => out[91]~reg0.CLK
clock => out[92]~reg0.CLK
clock => out[93]~reg0.CLK
clock => out[94]~reg0.CLK
clock => out[95]~reg0.CLK
clock => out[96]~reg0.CLK
clock => out[97]~reg0.CLK
clock => out[98]~reg0.CLK
clock => out[99]~reg0.CLK
clock => out[100]~reg0.CLK
clock => out[101]~reg0.CLK
clock => out[102]~reg0.CLK
clock => out[103]~reg0.CLK
clock => out[104]~reg0.CLK
clock => out[105]~reg0.CLK
clock => out[106]~reg0.CLK
clock => out[107]~reg0.CLK
clock => out[108]~reg0.CLK
clock => out[109]~reg0.CLK
clock => out[110]~reg0.CLK
clock => out[111]~reg0.CLK
clock => out[112]~reg0.CLK
clock => out[113]~reg0.CLK
clock => out[114]~reg0.CLK
clock => out[115]~reg0.CLK
clock => out[116]~reg0.CLK
clock => out[117]~reg0.CLK
clock => out[118]~reg0.CLK
clock => out[119]~reg0.CLK
clock => out[120]~reg0.CLK
clock => out[121]~reg0.CLK
clock => out[122]~reg0.CLK
clock => out[123]~reg0.CLK
clock => out[124]~reg0.CLK
clock => out[125]~reg0.CLK
clock => out[126]~reg0.CLK
clock => out[127]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR
reset => out[32]~reg0.ACLR
reset => out[33]~reg0.ACLR
reset => out[34]~reg0.ACLR
reset => out[35]~reg0.ACLR
reset => out[36]~reg0.ACLR
reset => out[37]~reg0.ACLR
reset => out[38]~reg0.ACLR
reset => out[39]~reg0.ACLR
reset => out[40]~reg0.ACLR
reset => out[41]~reg0.ACLR
reset => out[42]~reg0.ACLR
reset => out[43]~reg0.ACLR
reset => out[44]~reg0.ACLR
reset => out[45]~reg0.ACLR
reset => out[46]~reg0.ACLR
reset => out[47]~reg0.ACLR
reset => out[48]~reg0.ACLR
reset => out[49]~reg0.ACLR
reset => out[50]~reg0.ACLR
reset => out[51]~reg0.ACLR
reset => out[52]~reg0.ACLR
reset => out[53]~reg0.ACLR
reset => out[54]~reg0.ACLR
reset => out[55]~reg0.ACLR
reset => out[56]~reg0.ACLR
reset => out[57]~reg0.ACLR
reset => out[58]~reg0.ACLR
reset => out[59]~reg0.ACLR
reset => out[60]~reg0.ACLR
reset => out[61]~reg0.ACLR
reset => out[62]~reg0.ACLR
reset => out[63]~reg0.ACLR
reset => out[64]~reg0.ACLR
reset => out[65]~reg0.ACLR
reset => out[66]~reg0.ACLR
reset => out[67]~reg0.ACLR
reset => out[68]~reg0.ACLR
reset => out[69]~reg0.ACLR
reset => out[70]~reg0.ACLR
reset => out[71]~reg0.ACLR
reset => out[72]~reg0.ACLR
reset => out[73]~reg0.ACLR
reset => out[74]~reg0.ACLR
reset => out[75]~reg0.ACLR
reset => out[76]~reg0.ACLR
reset => out[77]~reg0.ACLR
reset => out[78]~reg0.ACLR
reset => out[79]~reg0.ACLR
reset => out[80]~reg0.ACLR
reset => out[81]~reg0.ACLR
reset => out[82]~reg0.ACLR
reset => out[83]~reg0.ACLR
reset => out[84]~reg0.ACLR
reset => out[85]~reg0.ACLR
reset => out[86]~reg0.ACLR
reset => out[87]~reg0.ACLR
reset => out[88]~reg0.ACLR
reset => out[89]~reg0.ACLR
reset => out[90]~reg0.ACLR
reset => out[91]~reg0.ACLR
reset => out[92]~reg0.ACLR
reset => out[93]~reg0.ACLR
reset => out[94]~reg0.ACLR
reset => out[95]~reg0.ACLR
reset => out[96]~reg0.ACLR
reset => out[97]~reg0.ACLR
reset => out[98]~reg0.ACLR
reset => out[99]~reg0.ACLR
reset => out[100]~reg0.ACLR
reset => out[101]~reg0.ACLR
reset => out[102]~reg0.ACLR
reset => out[103]~reg0.ACLR
reset => out[104]~reg0.ACLR
reset => out[105]~reg0.ACLR
reset => out[106]~reg0.ACLR
reset => out[107]~reg0.ACLR
reset => out[108]~reg0.ACLR
reset => out[109]~reg0.ACLR
reset => out[110]~reg0.ACLR
reset => out[111]~reg0.ACLR
reset => out[112]~reg0.ACLR
reset => out[113]~reg0.ACLR
reset => out[114]~reg0.ACLR
reset => out[115]~reg0.ACLR
reset => out[116]~reg0.ACLR
reset => out[117]~reg0.ACLR
reset => out[118]~reg0.ACLR
reset => out[119]~reg0.ACLR
reset => out[120]~reg0.ACLR
reset => out[121]~reg0.ACLR
reset => out[122]~reg0.ACLR
reset => out[123]~reg0.ACLR
reset => out[124]~reg0.ACLR
reset => out[125]~reg0.ACLR
reset => out[126]~reg0.ACLR
reset => out[127]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b11|register:idxReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b11|register:sampIdxReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR


|internal_stage_fixed|internal_branch_stage_fixed:b11|register:threshReg
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
load => out[31]~reg0.ENA
load => out[30]~reg0.ENA
load => out[29]~reg0.ENA
load => out[28]~reg0.ENA
load => out[27]~reg0.ENA
load => out[26]~reg0.ENA
load => out[25]~reg0.ENA
load => out[24]~reg0.ENA
load => out[23]~reg0.ENA
load => out[22]~reg0.ENA
load => out[21]~reg0.ENA
load => out[20]~reg0.ENA
load => out[19]~reg0.ENA
load => out[18]~reg0.ENA
load => out[17]~reg0.ENA
load => out[16]~reg0.ENA
load => out[15]~reg0.ENA
load => out[14]~reg0.ENA
load => out[13]~reg0.ENA
load => out[12]~reg0.ENA
load => out[11]~reg0.ENA
load => out[10]~reg0.ENA
load => out[9]~reg0.ENA
load => out[8]~reg0.ENA
load => out[7]~reg0.ENA
load => out[6]~reg0.ENA
load => out[5]~reg0.ENA
load => out[4]~reg0.ENA
load => out[3]~reg0.ENA
load => out[2]~reg0.ENA
load => out[1]~reg0.ENA
load => out[0]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR


