Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : self_attention_top_K_MACRO_COLUMN16_K_MACRO_ROW128_V_MACRO_COLUMN256_V_MACRO_ROW8
Version: O-2018.06-SP5-5
Date   : Mon Jun 30 11:42:48 2025
****************************************


Library(s) Used:

    tcbn28hpcplusbwp30p140hvtssg0p81v125c (File: /yuhome/cunsuan/yangjiaqi/Digital_code/m3d_self_attention_500MHz_deisgn_space/lib/tcbn28hpcplusbwp30p140hvtssg0p81v125c.db)


Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp30p140hvtssg0p81v125c
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
self_attention_top_K_MACRO_COLUMN16_K_MACRO_ROW128_V_MACRO_COLUMN256_V_MACRO_ROW8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW8_MACRO_DATA_WIDTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN16_MACRO_ROW128_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH4_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW7_log2_MACRO_COLUMN4_PARALLEL_ROW8_MACRO_DATA_WIDTH4_MACROS_ADDR_WIDTH11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN256_MACRO_ROW8_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH8_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW3_log2_MACRO_COLUMN8_PARALLEL_ROW8_MACRO_DATA_WIDTH4_MACROS_ADDR_WIDTH11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block2_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_DATA_WIDTH4_ROUND2048_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW8_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW128_MACRO_COLUMN16_MACROS_ADDR_WIDTH11_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW8_Q_BUF_ADDR_WIDTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW8_MACRO_COLUMN256_MACROS_ADDR_WIDTH11_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW8_Q_BUF_ADDR_WIDTH8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block1_FP_WIDTH16_MANT_WIDTH7_EXP_WIDTH8_PARALLEL_ROW8_K_MACRO_ROW128_FP_EXP_WIDTH8_V_BANK_COLUMN1024_V_MACRO_COLUMN256_PARALLEL_COL4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL4_BANK_COL1024 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
write_controller_INPUT_WIDTH128_INPUT_NUM1_OUTPUT_NUM8_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH32_BANK_NUM9_MACROS_ADDR_WIDTH11_MACRO_COLUMN16_MACRO_ROW128 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH4_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH11_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_ROW128_MACRO_COLUMN16_COL_BLOCK_SIZE8_Q_BUF_ADDR_WIDTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW128_Q_BUF_ADDR_WIDTH4_MACRO_DATA_WIDTH4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE8_log2_COL_BLOCK_SIZE3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH36_DEPTH16_log2_DEPTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH16_log2_DEPTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH11_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE8_MACRO_COLUMN16_MACRO_ROW128 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH32_BANK_NUM9_MACROS_ADDR_WIDTH11_MACRO_COLUMN256_MACRO_ROW8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH4_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH11_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_ROW8_MACRO_COLUMN256_COL_BLOCK_SIZE8_Q_BUF_ADDR_WIDTH8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW8_Q_BUF_ADDR_WIDTH8_MACRO_DATA_WIDTH4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE8_log2_COL_BLOCK_SIZE3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH36_DEPTH256_log2_DEPTH8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH11_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE8_MACRO_COLUMN256_MACRO_ROW8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Accumulation_top_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE8_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH8_DATA_WIDTH64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH8_DATA_WIDTH64_FFD_EN0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c


Global Operating Voltage = 0.81 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
self_attention_top_K_MACRO_COLUMN16_K_MACRO_ROW128_V_MACRO_COLUMN256_V_MACRO_ROW8  230.545  367.487 7.01e+06  605.040 100.0
  write_controller_inst (write_controller_INPUT_WIDTH128_INPUT_NUM1_OUTPUT_NUM8_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH3)    0.000    2.588 5.27e+04    2.641   0.4
    FIFO_7__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_0)    0.000    0.322 6.56e+03    0.329   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_0)    0.000    0.317 6.43e+03    0.324   0.1
    FIFO_6__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_1)    0.000    0.322 6.56e+03    0.329   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_1)    0.000    0.317 6.43e+03    0.324   0.1
    FIFO_5__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_2)    0.000    0.322 6.56e+03    0.329   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_2)    0.000    0.317 6.43e+03    0.324   0.1
    FIFO_4__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_3)    0.000    0.322 6.56e+03    0.329   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_3)    0.000    0.317 6.43e+03    0.324   0.1
    FIFO_3__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_4)    0.000    0.322 6.56e+03    0.329   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_4)    0.000    0.317 6.43e+03    0.324   0.1
    FIFO_2__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_5)    0.000    0.322 6.56e+03    0.329   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_5)    0.000    0.317 6.43e+03    0.324   0.1
    FIFO_1__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_6)    0.000    0.322 6.56e+03    0.329   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_6)    0.000    0.317 6.43e+03    0.324   0.1
    FIFO_0__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH128_7)    0.000    0.322 6.56e+03    0.329   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH128_FFD_EN0_7)    0.000    0.317 6.43e+03    0.324   0.1
  softmax_block3_inst (softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW8)    0.000    0.402 7.69e+03    0.409   0.1
    fp_mul_single_cycle_inst (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_11)    0.000 2.09e-02 1.53e+03 2.25e-02   0.0
  softmax_block2_inst (softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL4_BANK_COL1024)  114.834    0.302 9.74e+03  115.145  19.0
    reciprocal_inst (reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 3.32e-03    0.223 6.61e+03    0.233   0.0
      xn_cal_inst (Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 8.50e-04    0.110 4.42e+03    0.115   0.0
        fp_mul_single_cycle_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0) 1.86e-04 2.11e-02 1.23e+03 2.26e-02   0.0
        fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 3.16e-05 2.11e-02 1.51e+03 2.26e-02   0.0
        fp_mul_single_cycle_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1) 6.32e-04 2.21e-02 1.20e+03 2.40e-02   0.0
      add_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 9.87e-04 2.39e-02  572.907 2.54e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2) 6.53e-04 1.46e-02  272.145 1.55e-02   0.0
    u_fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22) 1.12e-02 4.13e-02 2.53e+03 5.50e-02   0.0
  softmax_block1_inst (softmax_block1_FP_WIDTH16_MANT_WIDTH7_EXP_WIDTH8_PARALLEL_ROW8_K_MACRO_ROW128_FP_EXP_WIDTH8_V_BANK_COLUMN1024_V_MACRO_COLUMN256_PARALLEL_COL4)  114.955   21.162 4.50e+05  136.567  22.6
    pij_exp_3__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_0) 3.98e-03    0.121 6.53e+03    0.131   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3) 3.46e-04 2.18e-02 1.05e+03 2.32e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_4) 7.21e-04 2.24e-02 1.50e+03 2.46e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 1.85e-03 2.46e-02 2.69e+03 2.92e-02   0.0
    pij_exp_2__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_1) 3.95e-03    0.121 6.44e+03    0.132   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_5) 3.49e-04 2.18e-02 1.05e+03 2.32e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_6) 7.16e-04 2.24e-02 1.50e+03 2.46e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 1.83e-03 2.45e-02 2.60e+03 2.90e-02   0.0
    pij_exp_1__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_2) 4.07e-03    0.122 6.72e+03    0.132   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_7) 3.50e-04 2.18e-02 1.05e+03 2.32e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_8) 7.20e-04 2.24e-02 1.50e+03 2.46e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 1.93e-03 2.47e-02 2.85e+03 2.95e-02   0.0
    pij_exp_0__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_3) 3.97e-03    0.121 6.70e+03    0.132   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_9) 3.58e-04 2.19e-02 1.04e+03 2.33e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_10) 7.25e-04 2.24e-02 1.50e+03 2.47e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 1.82e-03 2.44e-02 2.79e+03 2.90e-02   0.0
    SUB_3__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23) 8.66e-03 3.73e-02 2.89e+03 4.88e-02   0.0
    SUB_2__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24) 8.35e-03 3.72e-02 2.91e+03 4.85e-02   0.0
    SUB_1__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25) 8.01e-03 3.68e-02 2.67e+03 4.74e-02   0.0
    SUB_0__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26) 8.00e-03 3.67e-02 2.64e+03 4.73e-02   0.0
    sync_fifo_inst (sync_fifo_ADDR_WIDTH8_DATA_WIDTH64) 9.33e-03   20.288 4.08e+05   20.705   3.4
      fifo_ram (sync_fifo_ram_ADDR_WIDTH8_DATA_WIDTH64_FFD_EN0) 8.68e-03   20.261 4.07e+05   20.677   3.4
  V_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW8_MACRO_COLUMN256_MACROS_ADDR_WIDTH11_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW8_Q_BUF_ADDR_WIDTH8) 6.08e-04    0.474 2.64e+04    0.501   0.1
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 7.59e-05 5.61e-02 3.30e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 7.59e-05 2.19e-02 2.67e+03 2.47e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 7.59e-05 5.61e-02 3.23e+03 5.95e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 7.59e-05 2.19e-02 2.58e+03 2.46e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 7.59e-05 5.61e-02 3.19e+03 5.93e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 7.59e-05 2.19e-02 2.55e+03 2.46e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 7.59e-05 5.61e-02 3.23e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 7.59e-05 2.19e-02 2.59e+03 2.46e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 7.59e-05 5.61e-02 3.23e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 7.59e-05 2.19e-02 2.59e+03 2.46e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 7.59e-05 5.61e-02 3.23e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 7.59e-05 2.19e-02 2.59e+03 2.46e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 7.59e-05 5.61e-02 3.25e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 7.59e-05 2.19e-02 2.61e+03 2.46e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW8_log2_MACRO_ROW3_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 7.59e-05 5.61e-02 3.18e+03 5.93e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 7.59e-05 2.19e-02 2.54e+03 2.46e-02   0.0
  K_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW128_MACRO_COLUMN16_MACROS_ADDR_WIDTH11_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW8_Q_BUF_ADDR_WIDTH4) 2.13e-03    0.431 2.59e+04    0.459   0.1
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 1.51e-04 5.14e-02 3.15e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 8.60e-05 2.20e-02 2.61e+03 2.47e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 1.53e-04 5.14e-02 3.20e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 8.77e-05 2.20e-02 2.65e+03 2.47e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 1.53e-04 5.14e-02 3.19e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16) 8.74e-05 2.20e-02 2.65e+03 2.47e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 1.53e-04 5.14e-02 3.19e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17) 8.79e-05 2.20e-02 2.65e+03 2.47e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 1.53e-04 5.14e-02 3.18e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18) 8.76e-05 2.20e-02 2.64e+03 2.47e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 1.53e-04 5.14e-02 3.17e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19) 8.77e-05 2.20e-02 2.63e+03 2.47e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 1.54e-04 5.14e-02 3.26e+03 5.48e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20) 8.90e-05 2.20e-02 2.72e+03 2.48e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW128_log2_MACRO_ROW7_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 1.52e-04 5.14e-02 3.12e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21) 8.71e-05 2.20e-02 2.58e+03 2.46e-02   0.0
  GEMV_shared_block2_inst (GEMV_shared_block2_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_DATA_WIDTH4_ROUND2048_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW8_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9) 2.86e-03    1.553 3.99e+04    1.596   0.3
    bf16_combination_block_7__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 2.38e-04 6.39e-02 1.88e+03 6.60e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_0) 7.57e-07 1.07e-06  191.806 1.94e-04   0.0
    bf16_combination_block_6__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 2.39e-04 6.46e-02 1.94e+03 6.68e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_1) 1.11e-06 1.42e-06  226.803 2.29e-04   0.0
    bf16_combination_block_5__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 2.40e-04 6.36e-02 1.88e+03 6.57e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_2) 8.51e-07 1.20e-06  214.594 2.17e-04   0.0
    bf16_combination_block_4__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 2.40e-04 6.46e-02 1.87e+03 6.67e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_3) 9.02e-07 9.67e-07  181.313 1.83e-04   0.0
    bf16_combination_block_3__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 2.39e-04 6.36e-02 1.85e+03 6.57e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_4) 9.85e-07 1.01e-06  182.635 1.85e-04   0.0
    bf16_combination_block_2__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 2.38e-04 6.46e-02 1.94e+03 6.68e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_5) 1.04e-06 1.29e-06  230.018 2.32e-04   0.0
    bf16_combination_block_1__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 2.38e-04 6.32e-02 1.86e+03 6.53e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_6) 1.05e-06 1.21e-06  202.135 2.04e-04   0.0
    bf16_combination_block_0__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 2.39e-04 6.46e-02 1.93e+03 6.68e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_7) 1.06e-06 1.25e-06  215.997 2.18e-04   0.0
    u_Accumulation_top (Accumulation_top_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE8_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048) 9.54e-04    1.041 2.47e+04    1.066   0.2
      bit_serial_accumulation_7__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_0) 8.04e-05 4.99e-02 1.63e+03 5.16e-02   0.0
      bit_serial_accumulation_6__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_1) 8.04e-05 4.99e-02 1.63e+03 5.16e-02   0.0
      bit_serial_accumulation_5__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_2) 8.04e-05 4.99e-02 1.63e+03 5.16e-02   0.0
      bit_serial_accumulation_4__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_3) 8.04e-05 4.99e-02 1.63e+03 5.16e-02   0.0
      bit_serial_accumulation_3__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_4) 8.04e-05 4.99e-02 1.63e+03 5.16e-02   0.0
      bit_serial_accumulation_2__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_5) 8.04e-05 4.99e-02 1.63e+03 5.16e-02   0.0
      bit_serial_accumulation_1__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_6) 8.04e-05 4.99e-02 1.63e+03 5.16e-02   0.0
      bit_serial_accumulation_0__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND2048_7) 8.04e-05 4.99e-02 1.63e+03 5.16e-02   0.0
      adder_tree_7__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_0) 3.82e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_6__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_1) 3.82e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_5__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_2) 3.82e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_4__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_3) 3.82e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_3__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_4) 3.82e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_2__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_5) 3.82e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_1__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_6) 3.82e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_0__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_7) 3.82e-05 8.02e-02 1.46e+03 8.17e-02   0.0
  V_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN256_MACRO_ROW8_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH8_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW3_log2_MACRO_COLUMN8_PARALLEL_ROW8_MACRO_DATA_WIDTH4_MACROS_ADDR_WIDTH11)    0.166  176.382 3.31e+06  179.859  29.7
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH11_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE8_MACRO_COLUMN256_MACRO_ROW8)    0.000 1.41e-03   26.397 1.43e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8) 2.12e-03    2.550 4.79e+04    2.600   0.4
    u_q_buf_mantissa (center_buf_DATA_WIDTH36_DEPTH256_log2_DEPTH8) 1.20e-02   11.472 2.14e+05   11.698   1.9
    q_cache_control_inst (q_cache_control_MACRO_ROW8_Q_BUF_ADDR_WIDTH8_MACRO_DATA_WIDTH4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE8_log2_COL_BLOCK_SIZE3) 9.93e-05 8.71e-02 1.09e+03 8.83e-02   0.0
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_0) 1.89e-02   20.315 3.81e+05   20.715   3.4
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_1) 1.88e-02   20.315 3.81e+05   20.715   3.4
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_2) 1.93e-02   20.315 3.81e+05   20.716   3.4
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_3) 1.92e-02   20.315 3.81e+05   20.715   3.4
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_4) 1.90e-02   20.315 3.81e+05   20.715   3.4
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_5) 1.83e-02   20.315 3.81e+05   20.715   3.4
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_6) 1.88e-02   20.315 3.81e+05   20.715   3.4
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_7) 1.91e-02   20.315 3.81e+05   20.715   3.4
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH4_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH11_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_ROW8_MACRO_COLUMN256_COL_BLOCK_SIZE8_Q_BUF_ADDR_WIDTH8)    0.000 5.23e-03  218.503 5.45e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH32_BANK_NUM9_MACROS_ADDR_WIDTH11_MACRO_COLUMN256_MACRO_ROW8) 7.32e-05 1.55e-02  322.587 1.59e-02   0.0
  K_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN16_MACRO_ROW128_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH4_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW7_log2_MACRO_COLUMN4_PARALLEL_ROW8_MACRO_DATA_WIDTH4_MACROS_ADDR_WIDTH11)    0.555  163.304 3.07e+06  166.930  27.6
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH11_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE8_MACRO_COLUMN16_MACRO_ROW128) 2.44e-06 1.42e-03   25.638 1.44e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH16_log2_DEPTH4) 9.25e-04    0.168 3.68e+03    0.172   0.0
    u_q_buf_mantissa (center_buf_DATA_WIDTH36_DEPTH16_log2_DEPTH4) 5.17e-03    0.750 1.60e+04    0.771   0.1
    q_cache_control_inst (q_cache_control_MACRO_ROW128_Q_BUF_ADDR_WIDTH4_MACRO_DATA_WIDTH4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE8_log2_COL_BLOCK_SIZE3) 3.24e-04 7.76e-02  903.046 7.88e-02   0.0
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_8) 6.61e-02   20.315 3.81e+05   20.763   3.4
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_9) 6.57e-02   20.316 3.81e+05   20.763   3.4
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_10) 6.60e-02   20.315 3.81e+05   20.763   3.4
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_11) 6.74e-02   20.316 3.81e+05   20.764   3.4
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_12) 6.57e-02   20.315 3.81e+05   20.762   3.4
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_13) 6.56e-02   20.316 3.81e+05   20.763   3.4
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_14) 6.61e-02   20.316 3.81e+05   20.763   3.4
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH2048_log2_DEPTH11_15) 8.69e-02   20.317 3.81e+05   20.785   3.4
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH4_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH11_BANK_DATA_WIDTH32_BANK_NUM9_MACRO_ROW128_MACRO_COLUMN16_COL_BLOCK_SIZE8_Q_BUF_ADDR_WIDTH4) 2.46e-05 5.27e-03  218.943 5.52e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH32_BANK_NUM9_MACROS_ADDR_WIDTH11_MACRO_COLUMN16_MACRO_ROW128) 5.10e-04 1.58e-02  320.225 1.66e-02   0.0
  GEMV_shared_block1_inst (GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW8_MACRO_DATA_WIDTH4) 1.78e-02    0.187 6.32e+03    0.211   0.0
    data_wr_exp_pre_align_7__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_0) 9.70e-04 1.44e-02  433.881 1.58e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0) 1.21e-05 1.55e-03   24.093 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 9.10e-04 1.19e-03  232.195 2.34e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_0) 9.10e-04 1.19e-03  232.195 2.34e-03   0.0
    data_wr_exp_pre_align_6__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_1) 9.51e-04 1.44e-02  434.561 1.58e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1) 1.21e-05 1.55e-03   24.093 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 8.92e-04 1.17e-03  232.899 2.30e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_1) 8.92e-04 1.17e-03  232.899 2.30e-03   0.0
    data_wr_exp_pre_align_5__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_2) 9.88e-04 1.45e-02  436.140 1.59e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2) 1.21e-05 1.55e-03   24.093 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 9.28e-04 1.22e-03  234.502 2.38e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_2) 9.28e-04 1.22e-03  234.502 2.38e-03   0.0
    data_wr_exp_pre_align_4__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_3) 9.80e-04 1.45e-02  435.302 1.59e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3) 1.22e-05 1.55e-03   24.093 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 9.20e-04 1.21e-03  233.656 2.36e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_3) 9.20e-04 1.21e-03  233.656 2.36e-03   0.0
    data_wr_exp_pre_align_3__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_4) 9.64e-04 1.44e-02  435.147 1.58e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4) 1.21e-05 1.55e-03   24.093 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 9.05e-04 1.19e-03  233.484 2.33e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_4) 9.05e-04 1.19e-03  233.484 2.33e-03   0.0
    data_wr_exp_pre_align_2__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_5) 9.77e-04 1.45e-02  435.495 1.59e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5) 1.21e-05 1.55e-03   24.093 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 9.17e-04 1.20e-03  233.923 2.36e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_5) 9.17e-04 1.20e-03  233.923 2.36e-03   0.0
    data_wr_exp_pre_align_1__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_6) 9.66e-04 1.45e-02  434.134 1.59e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6) 1.21e-05 1.55e-03   24.093 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 9.06e-04 1.19e-03  232.568 2.33e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_6) 9.06e-04 1.19e-03  232.568 2.33e-03   0.0
    data_wr_exp_pre_align_0__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_7) 1.02e-02 8.60e-02 3.25e+03 9.94e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7) 5.53e-03 6.78e-02 2.20e+03 7.55e-02   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 4.57e-03 6.47e-03  876.897 1.19e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_7) 2.47e-03 2.40e-03  348.314 5.22e-03   0.0
1
