

================================================================
== Vivado HLS Report for 'AXIvideo2xfMat84'
================================================================
* Date:           Wed Mar  4 23:28:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    3|  309603|    3|  309603|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_wait_for_start  |    0|       0|         1|          1|          1|        0|    yes   |
        |- loop_height          |    0|  309600|  5 ~ 645 |          -|          -| 0 ~ 480 |    no    |
        | + loop_width          |    0|     640|         2|          1|          1| 0 ~ 640 |    yes   |
        | + loop_wait_for_eol   |    0|       0|         1|          1|          1|        0|    yes   |
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    111|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    356|    -|
|Register         |        -|      -|     143|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     143|    467|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_313_p2                               |     +    |      0|  0|  15|           9|           1|
    |j_fu_328_p2                               |     +    |      0|  0|  14|          10|           1|
    |AXI_video_strm_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter0          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_568                          |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op65_read_state5             |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln127_fu_308_p2                      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln129_fu_323_p2                      |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_pp1_stage0_01001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |or_ln132_fu_337_p2                        |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 111|          63|          43|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_0_data_out       |   9|          2|    8|         16|
    |AXI_video_strm_V_data_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_dest_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_last_V_0_data_out       |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_user_V_0_data_out       |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_0_state          |  15|          3|    2|          6|
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_axi_data_V_1_i_phi_fu_194_p4  |   9|          2|    8|         16|
    |ap_phi_mux_eol_0_i_phi_fu_206_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_183_p4             |   9|          2|    1|          2|
    |axi_data_V_0_i_reg_159                   |   9|          2|    8|         16|
    |axi_data_V_1_i_reg_191                   |   9|          2|    8|         16|
    |axi_data_V_3_i_reg_263                   |   9|          2|    8|         16|
    |axi_last_V_0_i_reg_149                   |   9|          2|    1|          2|
    |axi_last_V_2_i_reg_225                   |  15|          3|    1|          3|
    |axi_last_V_3_i_reg_251                   |   9|          2|    1|          2|
    |eol_0_i_reg_202                          |   9|          2|    1|          2|
    |eol_2_i_reg_275                          |   9|          2|    1|          2|
    |eol_reg_180                              |   9|          2|    1|          2|
    |i_0_i_reg_169                            |   9|          2|    9|         18|
    |img_cols_blk_n                           |   9|          2|    1|          2|
    |img_cols_out_blk_n                       |   9|          2|    1|          2|
    |img_data_V_blk_n                         |   9|          2|    1|          2|
    |img_rows_blk_n                           |   9|          2|    1|          2|
    |img_rows_out_blk_n                       |   9|          2|    1|          2|
    |j_0_i_reg_214                            |   9|          2|   10|         20|
    |p_Val2_s_reg_238                         |  15|          3|    8|         24|
    |p_pyrLA0_TDATA_blk_n                     |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 356|         76|   94|        213|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_0_payload_A  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_0_payload_B  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   8|   0|    8|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |axi_data_V_0_i_reg_159               |   8|   0|    8|          0|
    |axi_data_V_1_i_reg_191               |   8|   0|    8|          0|
    |axi_data_V_3_i_reg_263               |   8|   0|    8|          0|
    |axi_last_V_0_i_reg_149               |   1|   0|    1|          0|
    |axi_last_V_2_i_reg_225               |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_251               |   1|   0|    1|          0|
    |eol_0_i_reg_202                      |   1|   0|    1|          0|
    |eol_2_i_reg_275                      |   1|   0|    1|          0|
    |eol_reg_180                          |   1|   0|    1|          0|
    |i_0_i_reg_169                        |   9|   0|    9|          0|
    |i_reg_382                            |   9|   0|    9|          0|
    |icmp_ln129_reg_387                   |   1|   0|    1|          0|
    |img_cols_read_reg_353                |  11|   0|   11|          0|
    |img_rows_read_reg_348                |  10|   0|   10|          0|
    |j_0_i_reg_214                        |  10|   0|   10|          0|
    |p_Val2_s_reg_238                     |   8|   0|    8|          0|
    |sof_1_i_fu_92                        |   1|   0|    1|          0|
    |tmp_data_V_reg_358                   |   8|   0|    8|          0|
    |tmp_last_V_reg_366                   |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 143|   0|  143|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     AXIvideo2xfMat84    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     AXIvideo2xfMat84    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     AXIvideo2xfMat84    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     AXIvideo2xfMat84    | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |     AXIvideo2xfMat84    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     AXIvideo2xfMat84    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     AXIvideo2xfMat84    | return value |
|p_pyrLA0_TDATA       |  in |    8|    axis    | AXI_video_strm_V_data_V |    pointer   |
|p_pyrLA0_TVALID      |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|p_pyrLA0_TREADY      | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|p_pyrLA0_TDEST       |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|p_pyrLA0_TKEEP       |  in |    1|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|p_pyrLA0_TSTRB       |  in |    1|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|p_pyrLA0_TUSER       |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|p_pyrLA0_TLAST       |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|p_pyrLA0_TID         |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_rows_dout        |  in |   10|   ap_fifo  |         img_rows        |    pointer   |
|img_rows_empty_n     |  in |    1|   ap_fifo  |         img_rows        |    pointer   |
|img_rows_read        | out |    1|   ap_fifo  |         img_rows        |    pointer   |
|img_cols_dout        |  in |   11|   ap_fifo  |         img_cols        |    pointer   |
|img_cols_empty_n     |  in |    1|   ap_fifo  |         img_cols        |    pointer   |
|img_cols_read        | out |    1|   ap_fifo  |         img_cols        |    pointer   |
|img_data_V_din       | out |    8|   ap_fifo  |        img_data_V       |    pointer   |
|img_data_V_full_n    |  in |    1|   ap_fifo  |        img_data_V       |    pointer   |
|img_data_V_write     | out |    1|   ap_fifo  |        img_data_V       |    pointer   |
|img_rows_out_din     | out |   10|   ap_fifo  |       img_rows_out      |    pointer   |
|img_rows_out_full_n  |  in |    1|   ap_fifo  |       img_rows_out      |    pointer   |
|img_rows_out_write   | out |    1|   ap_fifo  |       img_rows_out      |    pointer   |
|img_cols_out_din     | out |   11|   ap_fifo  |       img_cols_out      |    pointer   |
|img_cols_out_full_n  |  in |    1|   ap_fifo  |       img_cols_out      |    pointer   |
|img_cols_out_write   | out |    1|   ap_fifo  |       img_cols_out      |    pointer   |
+---------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 9 8 
9 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %img_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%img_rows_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %img_rows)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:48->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150]   --->   Operation 20 'read' 'img_rows_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%img_cols_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %img_cols)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:48->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150]   --->   Operation 21 'read' 'img_cols_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %img_rows_out, i10 %img_rows_read)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:48->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150]   --->   Operation 23 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %img_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i11P(i11* %img_cols_out, i11 %img_cols_read)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:48->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150]   --->   Operation 25 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br label %loop_wait_for_start" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:119]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str12) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:121]   --->   Operation 28 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str12)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:121]   --->   Operation 29 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:122]   --->   Operation 30 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:123]   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 32 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 33 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 3" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 34 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 4" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 35 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str12, i32 %tmp_i)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:126]   --->   Operation 36 'specregionend' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_user_V, label %.preheader.preheader, label %loop_wait_for_start" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:121]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sof_1_i = alloca i1"   --->   Operation 38 'alloca' 'sof_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "store i1 true, i1* %sof_1_i" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 39 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.74>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%axi_last_V_0_i = phi i1 [ %axi_last_V_3_i, %loop_height_end ], [ %tmp_last_V, %.preheader.preheader ]"   --->   Operation 41 'phi' 'axi_last_V_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%axi_data_V_0_i = phi i8 [ %axi_data_V_3_i, %loop_height_end ], [ %tmp_data_V, %.preheader.preheader ]"   --->   Operation 42 'phi' 'axi_data_V_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ %i, %loop_height_end ], [ 0, %.preheader.preheader ]"   --->   Operation 43 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i9 %i_0_i to i10" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 44 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.77ns)   --->   "%icmp_ln127 = icmp slt i10 %zext_ln127, %img_rows_read" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 45 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 480, i64 0)"   --->   Operation 46 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.82ns)   --->   "%i = add i9 %i_0_i, 1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 47 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %loop_height_begin, label %.exit" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 49 'specloopname' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 50 'specregionbegin' 'tmp_9_i' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.76ns)   --->   "br label %0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 51 'br' <Predicate = (icmp_ln127)> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 52 'ret' <Predicate = (!icmp_ln127)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.85>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%eol = phi i1 [ %axi_last_V_0_i, %loop_height_begin ], [ %axi_last_V_2_i, %loop_width_end ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 53 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%axi_data_V_1_i = phi i8 [ %axi_data_V_0_i, %loop_height_begin ], [ %p_Val2_s, %loop_width_end ]"   --->   Operation 54 'phi' 'axi_data_V_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%eol_0_i = phi i1 [ false, %loop_height_begin ], [ %axi_last_V_2_i, %loop_width_end ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 55 'phi' 'eol_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%j_0_i = phi i10 [ 0, %loop_height_begin ], [ %j, %loop_width_end ]"   --->   Operation 56 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i10 %j_0_i to i11" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:134]   --->   Operation 57 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.88ns)   --->   "%icmp_ln129 = icmp slt i11 %zext_ln134, %img_cols_read" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 58 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 640, i64 0)"   --->   Operation 59 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.73ns)   --->   "%j = add i10 %j_0_i, 1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 60 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %loop_width_begin, label %.preheader.i.preheader" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sof_1_i_load = load i1* %sof_1_i" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:132]   --->   Operation 62 'load' 'sof_1_i_load' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.97ns)   --->   "%or_ln132 = or i1 %sof_1_i_load, %eol_0_i" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:132]   --->   Operation 63 'or' 'or_ln132' <Predicate = (icmp_ln129)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.76ns)   --->   "br i1 %or_ln132, label %loop_width_end, label %1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:132]   --->   Operation 64 'br' <Predicate = (icmp_ln129)> <Delay = 1.76>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_98 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 65 'read' 'empty_98' <Predicate = (icmp_ln129 & !or_ln132)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_98, 0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 66 'extractvalue' 'tmp_data_V_5' <Predicate = (icmp_ln129 & !or_ln132)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_last_V_5 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_98, 4" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 67 'extractvalue' 'tmp_last_V_5' <Predicate = (icmp_ln129 & !or_ln132)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.76ns)   --->   "br label %loop_width_end"   --->   Operation 68 'br' <Predicate = (icmp_ln129 & !or_ln132)> <Delay = 1.76>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%axi_last_V_2_i = phi i1 [ %tmp_last_V_5, %1 ], [ %eol, %loop_width_begin ]"   --->   Operation 69 'phi' 'axi_last_V_2_i' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i8 [ %tmp_data_V_5, %1 ], [ %axi_data_V_1_i, %loop_width_begin ]"   --->   Operation 70 'phi' 'p_Val2_s' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.76ns)   --->   "store i1 false, i1* %sof_1_i" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 71 'store' <Predicate = (icmp_ln129)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 72 'specloopname' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_10_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 73 'specregionbegin' 'tmp_10_i' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:131]   --->   Operation 74 'specpipeline' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_V, i8 %p_Val2_s)" [D:/Data/fpga/xfopencv-master/include\common/xf_structs.h:650->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:51->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150]   --->   Operation 75 'write' <Predicate = (icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_10_i)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:152]   --->   Operation 76 'specregionend' 'empty_99' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br label %0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 77 'br' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.76>
ST_7 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader.i" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%axi_last_V_3_i = phi i1 [ %tmp_last_V_6, %loop_wait_for_eol ], [ %eol, %.preheader.i.preheader ]"   --->   Operation 79 'phi' 'axi_last_V_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%axi_data_V_3_i = phi i8 [ %tmp_data_V_6, %loop_wait_for_eol ], [ %axi_data_V_1_i, %.preheader.i.preheader ]"   --->   Operation 80 'phi' 'axi_data_V_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%eol_2_i = phi i1 [ %tmp_last_V_6, %loop_wait_for_eol ], [ %eol_0_i, %.preheader.i.preheader ]"   --->   Operation 81 'phi' 'eol_2_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %eol_2_i, label %loop_height_end, label %loop_wait_for_eol" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str13) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 83 'specloopname' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str13)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 84 'specregionbegin' 'tmp_11_i' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:154]   --->   Operation 85 'specpipeline' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:155]   --->   Operation 86 'speclooptripcount' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty_100 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 87 'read' 'empty_100' <Predicate = (!eol_2_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_100, 0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 88 'extractvalue' 'tmp_data_V_6' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_last_V_6 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_100, 4" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 89 'extractvalue' 'tmp_last_V_6' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str13, i32 %tmp_11_i)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:160]   --->   Operation 90 'specregionend' 'empty_101' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader.i" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:160]   --->   Operation 91 'br' <Predicate = (!eol_2_i)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_9_i)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:161]   --->   Operation 92 'specregionend' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
img_rows_read           (read             ) [ 0011111111]
img_cols_read           (read             ) [ 0011111111]
specinterface_ln0       (specinterface    ) [ 0000000000]
write_ln48              (write            ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
write_ln48              (write            ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
br_ln119                (br               ) [ 0000000000]
specloopname_ln121      (specloopname     ) [ 0000000000]
tmp_i                   (specregionbegin  ) [ 0000000000]
specpipeline_ln122      (specpipeline     ) [ 0000000000]
speclooptripcount_ln123 (speclooptripcount) [ 0000000000]
empty                   (read             ) [ 0000000000]
tmp_data_V              (extractvalue     ) [ 0001111111]
tmp_user_V              (extractvalue     ) [ 0010000000]
tmp_last_V              (extractvalue     ) [ 0001111111]
empty_97                (specregionend    ) [ 0000000000]
br_ln121                (br               ) [ 0000000000]
sof_1_i                 (alloca           ) [ 0001111111]
store_ln127             (store            ) [ 0000000000]
br_ln127                (br               ) [ 0001111111]
axi_last_V_0_i          (phi              ) [ 0000111000]
axi_data_V_0_i          (phi              ) [ 0000111000]
i_0_i                   (phi              ) [ 0000100000]
zext_ln127              (zext             ) [ 0000000000]
icmp_ln127              (icmp             ) [ 0000111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000]
i                       (add              ) [ 0001111111]
br_ln127                (br               ) [ 0000000000]
specloopname_ln127      (specloopname     ) [ 0000000000]
tmp_9_i                 (specregionbegin  ) [ 0000011111]
br_ln129                (br               ) [ 0000111111]
ret_ln0                 (ret              ) [ 0000000000]
eol                     (phi              ) [ 0000010110]
axi_data_V_1_i          (phi              ) [ 0000010110]
eol_0_i                 (phi              ) [ 0000010110]
j_0_i                   (phi              ) [ 0000010000]
zext_ln134              (zext             ) [ 0000000000]
icmp_ln129              (icmp             ) [ 0000111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000]
j                       (add              ) [ 0000111111]
br_ln129                (br               ) [ 0000000000]
sof_1_i_load            (load             ) [ 0000000000]
or_ln132                (or               ) [ 0000111111]
br_ln132                (br               ) [ 0000000000]
empty_98                (read             ) [ 0000000000]
tmp_data_V_5            (extractvalue     ) [ 0000000000]
tmp_last_V_5            (extractvalue     ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
axi_last_V_2_i          (phi              ) [ 0000111111]
p_Val2_s                (phi              ) [ 0000111111]
store_ln129             (store            ) [ 0000000000]
specloopname_ln129      (specloopname     ) [ 0000000000]
tmp_10_i                (specregionbegin  ) [ 0000000000]
specpipeline_ln131      (specpipeline     ) [ 0000000000]
write_ln650             (write            ) [ 0000000000]
empty_99                (specregionend    ) [ 0000000000]
br_ln129                (br               ) [ 0000111111]
br_ln153                (br               ) [ 0000111111]
axi_last_V_3_i          (phi              ) [ 0001100011]
axi_data_V_3_i          (phi              ) [ 0001100011]
eol_2_i                 (phi              ) [ 0000000010]
br_ln153                (br               ) [ 0000000000]
specloopname_ln153      (specloopname     ) [ 0000000000]
tmp_11_i                (specregionbegin  ) [ 0000000000]
specpipeline_ln154      (specpipeline     ) [ 0000000000]
speclooptripcount_ln155 (speclooptripcount) [ 0000000000]
empty_100               (read             ) [ 0000000000]
tmp_data_V_6            (extractvalue     ) [ 0000111111]
tmp_last_V_6            (extractvalue     ) [ 0000111111]
empty_101               (specregionend    ) [ 0000000000]
br_ln160                (br               ) [ 0000111111]
empty_102               (specregionend    ) [ 0000000000]
br_ln127                (br               ) [ 0001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_rows">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_cols">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_rows_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_cols_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="sof_1_i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1_i/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="img_rows_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="10" slack="0"/>
<pin id="99" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_rows_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="img_cols_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="11" slack="0"/>
<pin id="105" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_cols_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln48_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln48_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="11" slack="0"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="1" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="1" slack="0"/>
<pin id="132" dir="0" index="7" bw="1" slack="0"/>
<pin id="133" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_98/5 empty_100/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln650_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="1"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln650/6 "/>
</bind>
</comp>

<comp id="149" class="1005" name="axi_last_V_0_i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_0_i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="axi_last_V_0_i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="2"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_0_i/4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="axi_data_V_0_i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="1"/>
<pin id="161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_0_i (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="axi_data_V_0_i_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="8" slack="2"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_0_i/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_0_i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="1"/>
<pin id="171" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_0_i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/4 "/>
</bind>
</comp>

<comp id="180" class="1005" name="eol_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="2"/>
<pin id="182" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="eol_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="axi_data_V_1_i_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2"/>
<pin id="193" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="axi_data_V_1_i_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1_i/5 "/>
</bind>
</comp>

<comp id="202" class="1005" name="eol_0_i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_0_i (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="eol_0_i_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_0_i/5 "/>
</bind>
</comp>

<comp id="214" class="1005" name="j_0_i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_0_i_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/5 "/>
</bind>
</comp>

<comp id="225" class="1005" name="axi_last_V_2_i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2_i (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="axi_last_V_2_i_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2_i/5 "/>
</bind>
</comp>

<comp id="238" class="1005" name="p_Val2_s_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Val2_s_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="251" class="1005" name="axi_last_V_3_i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="axi_last_V_3_i_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="2"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3_i/8 "/>
</bind>
</comp>

<comp id="263" class="1005" name="axi_data_V_3_i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="1"/>
<pin id="265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="axi_data_V_3_i_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="8" slack="2"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3_i/8 "/>
</bind>
</comp>

<comp id="275" class="1005" name="eol_2_i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2_i (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="eol_2_i_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="2"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2_i/8 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="14" slack="0"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_5/5 tmp_data_V_6/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="14" slack="0"/>
<pin id="292" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_5/5 tmp_last_V_6/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_user_V_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="0"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln127_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln127_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln127_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="0" index="1" bw="10" slack="3"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln134_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln129_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="4"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="j_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sof_1_i_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="2"/>
<pin id="336" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_i_load/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="or_ln132_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln132/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln129_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="2"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/5 "/>
</bind>
</comp>

<comp id="348" class="1005" name="img_rows_read_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="3"/>
<pin id="350" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="img_rows_read "/>
</bind>
</comp>

<comp id="353" class="1005" name="img_cols_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="4"/>
<pin id="355" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="img_cols_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_data_V_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="2"/>
<pin id="360" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_last_V_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="2"/>
<pin id="368" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="371" class="1005" name="sof_1_i_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1_i "/>
</bind>
</comp>

<comp id="378" class="1005" name="icmp_ln127_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln127 "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="387" class="1005" name="icmp_ln129_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="391" class="1005" name="j_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="396" class="1005" name="or_ln132_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln132 "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_data_V_6_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_6 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_last_V_6_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="96" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="102" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="147"><net_src comp="88" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="152" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="168"><net_src comp="162" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="189"><net_src comp="149" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="200"><net_src comp="159" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="205"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="80" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="236"><net_src comp="183" pin="4"/><net_sink comp="230" pin=2"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="249"><net_src comp="194" pin="4"/><net_sink comp="243" pin=2"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="261"><net_src comp="180" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="273"><net_src comp="191" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="284"><net_src comp="202" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="124" pin="8"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="293"><net_src comp="124" pin="8"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="298"><net_src comp="124" pin="8"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="173" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="173" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="218" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="218" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="84" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="341"><net_src comp="334" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="206" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="78" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="96" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="356"><net_src comp="102" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="361"><net_src comp="285" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="369"><net_src comp="290" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="374"><net_src comp="92" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="381"><net_src comp="308" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="313" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="390"><net_src comp="323" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="328" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="399"><net_src comp="337" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="285" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="408"><net_src comp="290" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="278" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {}
	Port: AXI_video_strm_V_keep_V | {}
	Port: AXI_video_strm_V_strb_V | {}
	Port: AXI_video_strm_V_user_V | {}
	Port: AXI_video_strm_V_last_V | {}
	Port: AXI_video_strm_V_id_V | {}
	Port: AXI_video_strm_V_dest_V | {}
	Port: img_data_V | {6 }
	Port: img_rows_out | {1 }
	Port: img_cols_out | {1 }
 - Input state : 
	Port: AXIvideo2xfMat84 : AXI_video_strm_V_data_V | {2 5 8 }
	Port: AXIvideo2xfMat84 : AXI_video_strm_V_keep_V | {2 5 8 }
	Port: AXIvideo2xfMat84 : AXI_video_strm_V_strb_V | {2 5 8 }
	Port: AXIvideo2xfMat84 : AXI_video_strm_V_user_V | {2 5 8 }
	Port: AXIvideo2xfMat84 : AXI_video_strm_V_last_V | {2 5 8 }
	Port: AXIvideo2xfMat84 : AXI_video_strm_V_id_V | {2 5 8 }
	Port: AXIvideo2xfMat84 : AXI_video_strm_V_dest_V | {2 5 8 }
	Port: AXIvideo2xfMat84 : img_rows | {1 }
	Port: AXIvideo2xfMat84 : img_cols | {1 }
  - Chain level:
	State 1
	State 2
		empty_97 : 1
		br_ln121 : 1
	State 3
		store_ln127 : 1
	State 4
		zext_ln127 : 1
		icmp_ln127 : 2
		i : 1
		br_ln127 : 3
	State 5
		zext_ln134 : 1
		icmp_ln129 : 2
		j : 1
		br_ln129 : 3
		or_ln132 : 1
		br_ln132 : 1
		axi_last_V_2_i : 2
		p_Val2_s : 2
	State 6
		empty_99 : 1
	State 7
	State 8
		br_ln153 : 1
		empty_101 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |          i_fu_313         |    0    |    15   |
|          |          j_fu_328         |    0    |    14   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln127_fu_308     |    0    |    13   |
|          |     icmp_ln129_fu_323     |    0    |    13   |
|----------|---------------------------|---------|---------|
|    or    |      or_ln132_fu_337      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |  img_rows_read_read_fu_96 |    0    |    0    |
|   read   | img_cols_read_read_fu_102 |    0    |    0    |
|          |      grp_read_fu_124      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  write_ln48_write_fu_108  |    0    |    0    |
|   write  |  write_ln48_write_fu_116  |    0    |    0    |
|          |  write_ln650_write_fu_142 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_285        |    0    |    0    |
|extractvalue|         grp_fu_290        |    0    |    0    |
|          |     tmp_user_V_fu_295     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln127_fu_304     |    0    |    0    |
|          |     zext_ln134_fu_319     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    57   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|axi_data_V_0_i_reg_159|    8   |
|axi_data_V_1_i_reg_191|    8   |
|axi_data_V_3_i_reg_263|    8   |
|axi_last_V_0_i_reg_149|    1   |
|axi_last_V_2_i_reg_225|    1   |
|axi_last_V_3_i_reg_251|    1   |
|    eol_0_i_reg_202   |    1   |
|    eol_2_i_reg_275   |    1   |
|      eol_reg_180     |    1   |
|     i_0_i_reg_169    |    9   |
|       i_reg_382      |    9   |
|  icmp_ln127_reg_378  |    1   |
|  icmp_ln129_reg_387  |    1   |
| img_cols_read_reg_353|   11   |
| img_rows_read_reg_348|   10   |
|     j_0_i_reg_214    |   10   |
|       j_reg_391      |   10   |
|   or_ln132_reg_396   |    1   |
|   p_Val2_s_reg_238   |    8   |
|    sof_1_i_reg_371   |    1   |
| tmp_data_V_6_reg_400 |    8   |
|  tmp_data_V_reg_358  |    8   |
| tmp_last_V_6_reg_405 |    1   |
|  tmp_last_V_reg_366  |    1   |
+----------------------+--------+
|         Total        |   119  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| eol_0_i_reg_202 |  p0  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |    2   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   119  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   119  |   66   |
+-----------+--------+--------+--------+
