{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543943089208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543943089224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 11:04:48 2018 " "Processing started: Tue Dec 04 11:04:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543943089224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943089224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Circuit -c Final_Circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Circuit -c Final_Circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943089224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543943090695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543943090695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_circuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Circuit " "Found entity 1: Final_Circuit" {  } { { "Final_Circuit.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943098274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943098274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lanelights.v 1 1 " "Found 1 design units, including 1 entities, in source file lanelights.v" { { "Info" "ISGN_ENTITY_NAME" "1 LaneLights " "Found entity 1: LaneLights" {  } { { "LaneLights.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LaneLights.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943098399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943098399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadcapacities.v 1 1 " "Found 1 design units, including 1 entities, in source file loadcapacities.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadCapacities " "Found entity 1: LoadCapacities" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943098478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943098478 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/ChooseCapacity.v " "Can't analyze file -- file output_files/ChooseCapacity.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543943098478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Circuit " "Elaborating entity \"Final_Circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543943098775 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Counter inst9 " "Block or symbol \"Counter\" of instance \"inst9\" overlaps another block or symbol" {  } { { "Final_Circuit.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 720 1312 1496 864 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1543943098806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegs.bdf 1 1 " "Using design file sevensegs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegs " "Found entity 1: sevensegs" {  } { { "sevensegs.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/sevensegs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943098884 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943098884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegs sevensegs:inst20 " "Elaborating entity \"sevensegs\" for hierarchy \"sevensegs:inst20\"" {  } { { "Final_Circuit.bdf" "inst20" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 200 1496 1664 328 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943098884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943098978 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943098978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder sevensegs:inst20\|seven_seg_decoder:inst " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"sevensegs:inst20\|seven_seg_decoder:inst\"" {  } { { "sevensegs.bdf" "inst" { Schematic "U:/CprE 281/Final Project/Final_Circuit/sevensegs.bdf" { { 96 464 616 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943098978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadCapacities LoadCapacities:inst27 " "Elaborating entity \"LoadCapacities\" for hierarchy \"LoadCapacities:inst27\"" {  } { { "Final_Circuit.bdf" "inst27" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 184 672 872 328 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943099009 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543943099025 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543943099025 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cap1 LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"Cap1\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543943099025 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cap2 LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"Cap2\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543943099025 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cap3 LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"Cap3\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543943099025 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cap4 LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"Cap4\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543943099025 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] LoadCapacities.v(73) " "Inferred latch for \"Out\[0\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099025 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] LoadCapacities.v(73) " "Inferred latch for \"Out\[1\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099025 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] LoadCapacities.v(73) " "Inferred latch for \"Out\[2\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099025 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] LoadCapacities.v(73) " "Inferred latch for \"Out\[3\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] LoadCapacities.v(73) " "Inferred latch for \"Out\[4\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] LoadCapacities.v(73) " "Inferred latch for \"Out\[5\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] LoadCapacities.v(73) " "Inferred latch for \"Out\[6\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] LoadCapacities.v(73) " "Inferred latch for \"Out\[7\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] LoadCapacities.v(73) " "Inferred latch for \"Out\[8\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap4\[0\] LoadCapacities.v(73) " "Inferred latch for \"Cap4\[0\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap4\[1\] LoadCapacities.v(73) " "Inferred latch for \"Cap4\[1\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap4\[2\] LoadCapacities.v(73) " "Inferred latch for \"Cap4\[2\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap4\[3\] LoadCapacities.v(73) " "Inferred latch for \"Cap4\[3\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap3\[0\] LoadCapacities.v(62) " "Inferred latch for \"Cap3\[0\]\" at LoadCapacities.v(62)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap3\[1\] LoadCapacities.v(62) " "Inferred latch for \"Cap3\[1\]\" at LoadCapacities.v(62)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap3\[2\] LoadCapacities.v(62) " "Inferred latch for \"Cap3\[2\]\" at LoadCapacities.v(62)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap3\[3\] LoadCapacities.v(62) " "Inferred latch for \"Cap3\[3\]\" at LoadCapacities.v(62)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap2\[0\] LoadCapacities.v(51) " "Inferred latch for \"Cap2\[0\]\" at LoadCapacities.v(51)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap2\[1\] LoadCapacities.v(51) " "Inferred latch for \"Cap2\[1\]\" at LoadCapacities.v(51)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap2\[2\] LoadCapacities.v(51) " "Inferred latch for \"Cap2\[2\]\" at LoadCapacities.v(51)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap2\[3\] LoadCapacities.v(51) " "Inferred latch for \"Cap2\[3\]\" at LoadCapacities.v(51)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap1\[0\] LoadCapacities.v(40) " "Inferred latch for \"Cap1\[0\]\" at LoadCapacities.v(40)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap1\[1\] LoadCapacities.v(40) " "Inferred latch for \"Cap1\[1\]\" at LoadCapacities.v(40)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap1\[2\] LoadCapacities.v(40) " "Inferred latch for \"Cap1\[2\]\" at LoadCapacities.v(40)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap1\[3\] LoadCapacities.v(40) " "Inferred latch for \"Cap1\[3\]\" at LoadCapacities.v(40)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099040 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WSGN_SEARCH_FILE" "statedecider.v 1 1 " "Using design file statedecider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StateDecider " "Found entity 1: StateDecider" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943099243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943099243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateDecider StateDecider:inst14 " "Elaborating entity \"StateDecider\" for hierarchy \"StateDecider:inst14\"" {  } { { "Final_Circuit.bdf" "inst14" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 200 368 568 280 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943099243 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "statedecider.v(10) " "Verilog HDL Case Statement warning at statedecider.v(10): incomplete case statement has no default case item" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543943099275 "|Final_Circuit|StateDecider:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GF statedecider.v(8) " "Verilog HDL Always Construct warning at statedecider.v(8): inferring latch(es) for variable \"GF\", which holds its previous value in one or more paths through the always construct" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543943099275 "|Final_Circuit|StateDecider:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "StateAE statedecider.v(8) " "Verilog HDL Always Construct warning at statedecider.v(8): inferring latch(es) for variable \"StateAE\", which holds its previous value in one or more paths through the always construct" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543943099275 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAE\[0\] statedecider.v(8) " "Inferred latch for \"StateAE\[0\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099275 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAE\[1\] statedecider.v(8) " "Inferred latch for \"StateAE\[1\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099275 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAE\[2\] statedecider.v(8) " "Inferred latch for \"StateAE\[2\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099275 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAE\[3\] statedecider.v(8) " "Inferred latch for \"StateAE\[3\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099337 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAE\[4\] statedecider.v(8) " "Inferred latch for \"StateAE\[4\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099337 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GF\[0\] statedecider.v(8) " "Inferred latch for \"GF\[0\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099337 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GF\[1\] statedecider.v(8) " "Inferred latch for \"GF\[1\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943099337 "|Final_Circuit|StateDecider:inst14"}
{ "Warning" "WSGN_SEARCH_FILE" "statemachine.bdf 1 1 " "Using design file statemachine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "statemachine.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/statemachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943099431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943099431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:inst " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:inst\"" {  } { { "Final_Circuit.bdf" "inst" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 200 136 272 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943099431 ""}
{ "Warning" "WSGN_SEARCH_FILE" "osl.v 1 1 " "Using design file osl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OSL " "Found entity 1: OSL" {  } { { "osl.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/osl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943099540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943099540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OSL StateMachine:inst\|OSL:inst4 " "Elaborating entity \"OSL\" for hierarchy \"StateMachine:inst\|OSL:inst4\"" {  } { { "statemachine.bdf" "inst4" { Schematic "U:/CprE 281/Final Project/Final_Circuit/statemachine.bdf" { { 240 808 944 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943099540 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nsl.v 1 1 " "Using design file nsl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NSL " "Found entity 1: NSL" {  } { { "nsl.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/nsl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943099665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943099665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NSL StateMachine:inst\|NSL:inst " "Elaborating entity \"NSL\" for hierarchy \"StateMachine:inst\|NSL:inst\"" {  } { { "statemachine.bdf" "inst" { Schematic "U:/CprE 281/Final Project/Final_Circuit/statemachine.bdf" { { 176 264 400 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943099681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LaneLights LaneLights:inst13 " "Elaborating entity \"LaneLights\" for hierarchy \"LaneLights:inst13\"" {  } { { "Final_Circuit.bdf" "inst13" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 624 1088 1168 824 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943099728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ab.v 1 1 " "Using design file ab.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AB " "Found entity 1: AB" {  } { { "ab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/ab.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943100056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943100056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AB AB:inst6 " "Elaborating entity \"AB\" for hierarchy \"AB:inst6\"" {  } { { "Final_Circuit.bdf" "inst6" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 504 880 1072 680 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943100056 ""}
{ "Warning" "WSGN_SEARCH_FILE" "modeab.v 1 1 " "Using design file modeab.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ModeAB " "Found entity 1: ModeAB" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943100150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943100150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModeAB ModeAB:inst4 " "Elaborating entity \"ModeAB\" for hierarchy \"ModeAB:inst4\"" {  } { { "Final_Circuit.bdf" "inst4" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 520 648 832 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943100150 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "modeab.v(9) " "Verilog HDL Case Statement warning at modeab.v(9): incomplete case statement has no default case item" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543943100181 "|Final_Circuit|ModeAB:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aslane modeab.v(9) " "Verilog HDL Always Construct warning at modeab.v(9): inferring latch(es) for variable \"aslane\", which holds its previous value in one or more paths through the always construct" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543943100181 "|Final_Circuit|ModeAB:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aslane\[0\] modeab.v(9) " "Inferred latch for \"aslane\[0\]\" at modeab.v(9)" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943100181 "|Final_Circuit|ModeAB:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aslane\[1\] modeab.v(9) " "Inferred latch for \"aslane\[1\]\" at modeab.v(9)" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943100181 "|Final_Circuit|ModeAB:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aslane\[2\] modeab.v(9) " "Inferred latch for \"aslane\[2\]\" at modeab.v(9)" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943100181 "|Final_Circuit|ModeAB:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aslane\[3\] modeab.v(9) " "Inferred latch for \"aslane\[3\]\" at modeab.v(9)" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943100181 "|Final_Circuit|ModeAB:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "priority.v 1 1 " "Using design file priority.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority " "Found entity 1: Priority" {  } { { "priority.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/priority.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943100447 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943100447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority Priority:inst2 " "Elaborating entity \"Priority\" for hierarchy \"Priority:inst2\"" {  } { { "Final_Circuit.bdf" "inst2" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 536 376 568 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943100447 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "counter.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943100619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943100619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst7 " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst7\"" {  } { { "Final_Circuit.bdf" "inst7" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 320 1240 1424 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943100619 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.bdf 1 1 " "Using design file regfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943100744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943100744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst18 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst18\"" {  } { { "Final_Circuit.bdf" "inst18" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 40 1248 1424 136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943100759 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1.v 1 1 " "Using design file mux4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943101025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943101025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 regfile:inst18\|mux4to1:inst20 " "Elaborating entity \"mux4to1\" for hierarchy \"regfile:inst18\|mux4to1:inst20\"" {  } { { "regfile.bdf" "inst20" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 688 632 776 816 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943101025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.v 1 1 " "Using design file mux2to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943101244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943101244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 regfile:inst18\|mux2to1:inst8 " "Elaborating entity \"mux2to1\" for hierarchy \"regfile:inst18\|mux2to1:inst8\"" {  } { { "regfile.bdf" "inst8" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 336 432 544 448 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943101244 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.v 1 1 " "Using design file decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543943101338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543943101338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfile:inst18\|decoder:inst " "Elaborating entity \"decoder\" for hierarchy \"regfile:inst18\|decoder:inst\"" {  } { { "regfile.bdf" "inst" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 432 208 328 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943101338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadCapacities:inst27\|Out\[3\] " "LATCH primitive \"LoadCapacities:inst27\|Out\[3\]\" is permanently enabled" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943102934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadCapacities:inst27\|Out\[2\] " "LATCH primitive \"LoadCapacities:inst27\|Out\[2\]\" is permanently enabled" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943102934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadCapacities:inst27\|Out\[1\] " "LATCH primitive \"LoadCapacities:inst27\|Out\[1\]\" is permanently enabled" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943102934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadCapacities:inst27\|Out\[0\] " "LATCH primitive \"LoadCapacities:inst27\|Out\[0\]\" is permanently enabled" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943102934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|StateAE\[1\] " "LATCH primitive \"StateDecider:inst14\|StateAE\[1\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943103028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|StateAE\[2\] " "LATCH primitive \"StateDecider:inst14\|StateAE\[2\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943103028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|StateAE\[3\] " "LATCH primitive \"StateDecider:inst14\|StateAE\[3\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943103028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|StateAE\[4\] " "LATCH primitive \"StateDecider:inst14\|StateAE\[4\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943103028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|GF\[0\] " "LATCH primitive \"StateDecider:inst14\|GF\[0\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943103028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|GF\[1\] " "LATCH primitive \"StateDecider:inst14\|GF\[1\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943103028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ModeAB:inst4\|aslane\[0\] " "Latch ModeAB:inst4\|aslane\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lanes\[1\] " "Ports D and ENA on the latch are fed by the same signal Lanes\[1\]" {  } { { "Final_Circuit.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 560 112 280 576 "Lanes\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543943103700 ""}  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543943103700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ModeAB:inst4\|aslane\[1\] " "Latch ModeAB:inst4\|aslane\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lanes\[1\] " "Ports D and ENA on the latch are fed by the same signal Lanes\[1\]" {  } { { "Final_Circuit.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 560 112 280 576 "Lanes\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543943103700 ""}  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543943103700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ModeAB:inst4\|aslane\[2\] " "Latch ModeAB:inst4\|aslane\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lanes\[3\] " "Ports D and ENA on the latch are fed by the same signal Lanes\[3\]" {  } { { "Final_Circuit.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 560 112 280 576 "Lanes\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543943103715 ""}  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543943103715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ModeAB:inst4\|aslane\[3\] " "Latch ModeAB:inst4\|aslane\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lanes\[3\] " "Ports D and ENA on the latch are fed by the same signal Lanes\[3\]" {  } { { "Final_Circuit.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 560 112 280 576 "Lanes\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543943103715 ""}  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543943103715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ModeAB:inst4\|aslane\[0\] " "LATCH primitive \"ModeAB:inst4\|aslane\[0\]\" is permanently enabled" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943103872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ModeAB:inst4\|aslane\[1\] " "LATCH primitive \"ModeAB:inst4\|aslane\[1\]\" is permanently enabled" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943103872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ModeAB:inst4\|aslane\[2\] " "LATCH primitive \"ModeAB:inst4\|aslane\[2\]\" is permanently enabled" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943103872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ModeAB:inst4\|aslane\[3\] " "LATCH primitive \"ModeAB:inst4\|aslane\[3\]\" is permanently enabled" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543943103872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543943104059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543943106414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543943106414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "434 " "Implemented 434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543943107351 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543943107351 ""} { "Info" "ICUT_CUT_TM_LCELLS" "344 " "Implemented 344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543943107351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543943107351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543943107617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 11:05:07 2018 " "Processing ended: Tue Dec 04 11:05:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543943107617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543943107617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543943107617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543943107617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543943109618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543943109618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 11:05:09 2018 " "Processing started: Tue Dec 04 11:05:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543943109618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543943109618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final_Circuit -c Final_Circuit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Final_Circuit -c Final_Circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543943109618 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543943109712 ""}
{ "Info" "0" "" "Project  = Final_Circuit" {  } {  } 0 0 "Project  = Final_Circuit" 0 0 "Fitter" 0 0 1543943109712 ""}
{ "Info" "0" "" "Revision = Final_Circuit" {  } {  } 0 0 "Revision = Final_Circuit" 0 0 "Fitter" 0 0 1543943109712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543943110024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543943110024 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final_Circuit EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Final_Circuit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543943110118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543943110165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543943110165 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543943110810 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543943110998 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543943110998 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543943110998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543943110998 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543943110998 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543943111013 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543943112641 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final_Circuit.sdc " "Synopsys Design Constraints File file not found: 'Final_Circuit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543943112641 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543943112641 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543943112656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543943112656 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543943112656 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LoadCapacities:inst27\|Out\[8\]~1  " "Automatically promoted node LoadCapacities:inst27\|Out\[8\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543943112672 ""}  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543943112672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateDecider:inst14\|Mux1~0  " "Automatically promoted node StateDecider:inst14\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst6 " "Destination node regfile:inst18\|inst6" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 344 568 632 424 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst18 " "Destination node regfile:inst18\|inst18" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 344 856 920 424 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst28 " "Destination node regfile:inst18\|inst28" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 344 1184 1248 424 "inst28" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst38 " "Destination node regfile:inst18\|inst38" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 344 1520 1584 424 "inst38" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543943112672 ""}  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543943112672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateDecider:inst14\|Mux3~0  " "Automatically promoted node StateDecider:inst14\|Mux3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst4 " "Destination node regfile:inst18\|inst4" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 72 568 632 152 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst16 " "Destination node regfile:inst18\|inst16" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 72 856 920 152 "inst16" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst30 " "Destination node regfile:inst18\|inst30" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 72 1184 1248 152 "inst30" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst40 " "Destination node regfile:inst18\|inst40" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 72 1520 1584 152 "inst40" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543943112672 ""}  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543943112672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateDecider:inst14\|Mux4~0  " "Automatically promoted node StateDecider:inst14\|Mux4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst7 " "Destination node regfile:inst18\|inst7" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { -64 568 632 16 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst15 " "Destination node regfile:inst18\|inst15" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { -64 856 920 16 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst31 " "Destination node regfile:inst18\|inst31" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { -64 1184 1248 16 "inst31" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile:inst18\|inst41 " "Destination node regfile:inst18\|inst41" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { -64 1520 1584 16 "inst41" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543943112672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543943112672 ""}  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543943112672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543943113169 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543943113169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543943113169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543943113169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543943113169 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543943113169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543943113184 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543943113184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543943113184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543943113184 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543943113184 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543943113278 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543943113387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543943115294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543943115434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543943115466 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543943119176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543943119176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543943119613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "U:/CprE 281/Final Project/Final_Circuit/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543943122239 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543943122239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543943123746 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543943123746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543943123762 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543943124092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543943124092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543943124345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543943124345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543943124580 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543943124923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CprE 281/Final Project/Final_Circuit/output_files/Final_Circuit.fit.smsg " "Generated suppressed messages file U:/CprE 281/Final Project/Final_Circuit/output_files/Final_Circuit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543943125548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1645 " "Peak virtual memory: 1645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543943129425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 11:05:29 2018 " "Processing ended: Tue Dec 04 11:05:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543943129425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543943129425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543943129425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543943129425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543943132973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543943133004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 11:05:32 2018 " "Processing started: Tue Dec 04 11:05:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543943133004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543943133004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final_Circuit -c Final_Circuit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Final_Circuit -c Final_Circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543943133004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543943133698 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543943135760 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543943135901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543943137170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 11:05:37 2018 " "Processing ended: Tue Dec 04 11:05:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543943137170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543943137170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543943137170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543943137170 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543943138130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543943138755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543943138755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 11:05:38 2018 " "Processing started: Tue Dec 04 11:05:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543943138755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543943138755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Final_Circuit -c Final_Circuit " "Command: quartus_sta Final_Circuit -c Final_Circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543943138755 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543943138848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543943139336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543943139336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943139382 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943139382 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543943139742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final_Circuit.sdc " "Synopsys Design Constraints File file not found: 'Final_Circuit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543943140117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943140117 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock3 Clock3 " "create_clock -period 1.000 -name Clock3 Clock3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543943140117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Ins\[3\] Ins\[3\] " "create_clock -period 1.000 -name Ins\[3\] Ins\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543943140117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StateMachine:inst\|inst1 StateMachine:inst\|inst1 " "create_clock -period 1.000 -name StateMachine:inst\|inst1 StateMachine:inst\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543943140117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock2 Clock2 " "create_clock -period 1.000 -name Clock2 Clock2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543943140117 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543943140117 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543943140133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543943140133 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543943140133 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543943140351 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543943140570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543943140570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.891 " "Worst-case setup slack is -5.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943140648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943140648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.891            -194.173 Clock3  " "   -5.891            -194.173 Clock3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943140648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.445             -44.857 Clock2  " "   -3.445             -44.857 Clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943140648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.436              -6.659 Ins\[3\]  " "   -2.436              -6.659 Ins\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943140648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943140648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943140758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943140758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 Clock3  " "    0.440               0.000 Clock3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943140758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 Ins\[3\]  " "    0.440               0.000 Ins\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943140758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 Clock2  " "    0.489               0.000 Clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943140758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943140758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543943140961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543943141057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943141166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943141166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -63.395 Clock3  " "   -3.000             -63.395 Clock3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943141166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.560 Clock2  " "   -3.000             -23.560 Clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943141166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 Ins\[3\]  " "   -3.000              -6.855 Ins\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943141166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 StateMachine:inst\|inst1  " "    0.382               0.000 StateMachine:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943141166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943141166 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543943141933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543943141948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543943142511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543943142824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543943142934 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543943142934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.268 " "Worst-case setup slack is -5.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.268            -172.627 Clock3  " "   -5.268            -172.627 Clock3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.121             -40.309 Clock2  " "   -3.121             -40.309 Clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.198              -5.876 Ins\[3\]  " "   -2.198              -5.876 Ins\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943143028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 Clock3  " "    0.387               0.000 Clock3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 Ins\[3\]  " "    0.387               0.000 Ins\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 Clock2  " "    0.391               0.000 Clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943143137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543943143353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543943143452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -63.395 Clock3  " "   -3.000             -63.395 Clock3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.560 Clock2  " "   -3.000             -23.560 Clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 Ins\[3\]  " "   -3.000              -6.855 Ins\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 StateMachine:inst\|inst1  " "    0.390               0.000 StateMachine:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943143563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943143563 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543943144310 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543943144541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543943144557 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543943144557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.401 " "Worst-case setup slack is -2.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.401             -74.308 Clock3  " "   -2.401             -74.308 Clock3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317             -15.564 Clock2  " "   -1.317             -15.564 Clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721              -1.840 Ins\[3\]  " "   -0.721              -1.840 Ins\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943144650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 Clock3  " "    0.197               0.000 Clock3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Ins\[3\]  " "    0.201               0.000 Ins\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 Clock2  " "    0.218               0.000 Clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943144744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543943144822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543943144901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.857 Clock3  " "   -3.000             -55.857 Clock3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.520 Clock2  " "   -3.000             -21.520 Clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.378 Ins\[3\]  " "   -3.000              -6.378 Ins\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 StateMachine:inst\|inst1  " "    0.370               0.000 StateMachine:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543943144979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543943144979 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543943146981 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543943146981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543943147796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 11:05:47 2018 " "Processing ended: Tue Dec 04 11:05:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543943147796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543943147796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543943147796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543943147796 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543943150484 ""}
