//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Sep 21 19:35:14 2012 (1348274114)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_35
.address_size 64

	.file	1 "/tmp/tmpxft_00007df4_00000000-9_stencil.w2c.cpp3.i"
	.file	2 "/opt/cuda/5.0/bin/../include/cuda_device_runtime_api.h"
	.file	3 "/home/rengan/openacc/uh_libopenacc/benchmarks/stencil/stencil.w2c.cu"

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 66 3
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 71 3
	ret;
}

.visible .entry __accrg_cpu_stencil_1_1(
	.param .u32 __accrg_cpu_stencil_1_1_param_0,
	.param .u32 __accrg_cpu_stencil_1_1_param_1,
	.param .u32 __accrg_cpu_stencil_1_1_param_2,
	.param .f32 __accrg_cpu_stencil_1_1_param_3,
	.param .u64 __accrg_cpu_stencil_1_1_param_4,
	.param .f32 __accrg_cpu_stencil_1_1_param_5,
	.param .u64 __accrg_cpu_stencil_1_1_param_6
)
{
	.reg .pred 	%p<12>;
	.reg .s32 	%r<54>;
	.reg .f32 	%f<18>;
	.reg .s64 	%rd<17>;


	ld.param.u32 	%r16, [__accrg_cpu_stencil_1_1_param_0];
	ld.param.u32 	%r17, [__accrg_cpu_stencil_1_1_param_1];
	ld.param.u32 	%r18, [__accrg_cpu_stencil_1_1_param_2];
	ld.param.f32 	%f1, [__accrg_cpu_stencil_1_1_param_3];
	ld.param.u64 	%rd3, [__accrg_cpu_stencil_1_1_param_4];
	ld.param.f32 	%f2, [__accrg_cpu_stencil_1_1_param_5];
	ld.param.u64 	%rd2, [__accrg_cpu_stencil_1_1_param_6];
	cvta.to.global.u64 	%rd1, %rd3;
	.loc 3 31 1
	mov.u32 	%r19, %nctaid.y;
	mov.u32 	%r1, %ntid.y;
	mul.lo.s32 	%r2, %r19, %r1;
	.loc 3 32 1
	mov.u32 	%r20, %nctaid.x;
	mov.u32 	%r3, %ntid.x;
	mul.lo.s32 	%r4, %r20, %r3;
	.loc 3 33 1
	add.s32 	%r21, %r16, -1;
	.loc 3 30 1
	mov.u32 	%r51, %tid.z;
	.loc 3 33 1
	setp.ge.s32 	%p1, %r51, %r21;
	@%p1 bra 	BB2_11;

	.loc 3 35 1
	mov.u32 	%r22, %ctaid.y;
	.loc 3 36 1
	mov.u32 	%r23, %tid.y;
	mad.lo.s32 	%r6, %r1, %r22, %r23;
	.loc 3 39 1
	mov.u32 	%r24, %ctaid.x;
	.loc 3 40 1
	mov.u32 	%r25, %tid.x;
	mad.lo.s32 	%r7, %r3, %r24, %r25;
	.loc 3 41 1
	add.s32 	%r8, %r18, -1;
	cvta.to.global.u64 	%rd14, %rd2;

BB2_2:
	.loc 3 37 1
	add.s32 	%r26, %r17, -1;
	setp.ge.s32 	%p2, %r6, %r26;
	@%p2 bra 	BB2_10;

	.loc 3 45 1
	add.s32 	%r10, %r51, -1;
	mov.u32 	%r52, %r6;

BB2_4:
	.loc 3 41 1
	mov.u32 	%r11, %r52;
	setp.ge.s32 	%p3, %r7, %r8;
	@%p3 bra 	BB2_9;

	mov.u32 	%r53, %r7;

BB2_6:
	.loc 3 43 1
	mov.u32 	%r12, %r53;
	setp.eq.s32 	%p4, %r51, 0;
	setp.eq.s32 	%p5, %r11, 0;
	or.pred  	%p6, %p4, %p5;
	setp.eq.s32 	%p7, %r12, 0;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	BB2_8;

	.loc 3 45 1
	mad.lo.s32 	%r27, %r12, %r17, %r11;
	mad.lo.s32 	%r28, %r27, %r16, %r10;
	mul.wide.s32 	%rd4, %r28, 4;
	add.s64 	%rd5, %rd4, %rd1;
	add.s32 	%r29, %r27, -1;
	mad.lo.s32 	%r30, %r29, %r16, %r51;
	mul.wide.s32 	%rd6, %r30, 4;
	add.s64 	%rd7, %rd1, %rd6;
	add.s32 	%r31, %r27, 1;
	mad.lo.s32 	%r32, %r31, %r16, %r51;
	mul.wide.s32 	%rd8, %r32, 4;
	add.s64 	%rd9, %rd1, %rd8;
	add.s32 	%r33, %r12, -1;
	mad.lo.s32 	%r34, %r33, %r17, %r11;
	mad.lo.s32 	%r35, %r34, %r16, %r51;
	mul.wide.s32 	%rd10, %r35, 4;
	add.s64 	%rd11, %rd1, %rd10;
	add.s32 	%r36, %r12, 1;
	mad.lo.s32 	%r37, %r36, %r17, %r11;
	mad.lo.s32 	%r38, %r37, %r16, %r51;
	mul.wide.s32 	%rd12, %r38, 4;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.f32 	%f3, [%rd13];
	ld.global.f32 	%f4, [%rd11];
	add.rn.f32 	%f5, %f4, %f3;
	ld.global.f32 	%f6, [%rd9];
	add.rn.f32 	%f7, %f6, %f5;
	ld.global.f32 	%f8, [%rd7];
	add.rn.f32 	%f9, %f8, %f7;
	ld.global.f32 	%f10, [%rd5+8];
	add.rn.f32 	%f11, %f10, %f9;
	ld.global.f32 	%f12, [%rd5];
	add.rn.f32 	%f13, %f12, %f11;
	mul.rn.f32 	%f14, %f13, %f1;
	mad.lo.s32 	%r45, %r27, %r16, %r51;
	ld.global.f32 	%f15, [%rd5+4];
	mul.rn.f32 	%f16, %f15, %f2;
	sub.rn.f32 	%f17, %f14, %f16;
	mul.wide.s32 	%rd15, %r45, 4;
	add.s64 	%rd16, %rd14, %rd15;
	st.global.f32 	[%rd16], %f17;

BB2_8:
	.loc 3 47 1
	add.s32 	%r13, %r12, %r4;
	.loc 3 41 1
	setp.lt.s32 	%p9, %r13, %r8;
	mov.u32 	%r53, %r13;
	@%p9 bra 	BB2_6;

BB2_9:
	.loc 3 49 1
	add.s32 	%r14, %r11, %r2;
	.loc 3 37 1
	setp.lt.s32 	%p10, %r14, %r26;
	mov.u32 	%r52, %r14;
	@%p10 bra 	BB2_4;

BB2_10:
	.loc 3 51 1
	mov.u32 	%r49, %ntid.z;
	add.s32 	%r51, %r49, %r51;
	.loc 3 33 1
	setp.lt.s32 	%p11, %r51, %r21;
	@%p11 bra 	BB2_2;

BB2_11:
	.loc 3 53 2
	ret;
}


