<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>rlRfDevCfg_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">rlRfDevCfg_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>API RF device Config SBC M_API_AR_RF_DEV_CONF_SBC.  
 <a href="structrl_rf_dev_cfg__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="rl__sensor_8h_source.html">control/mmwavelink/include/rl_sensor.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aace6fb8be5fce2ccab8317c76517b041"><td class="memItemLeft" align="right" valign="top"><a id="aace6fb8be5fce2ccab8317c76517b041"></a>
rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_rf_dev_cfg__t.html#aace6fb8be5fce2ccab8317c76517b041">aeDirection</a></td></tr>
<tr class="memdesc:aace6fb8be5fce2ccab8317c76517b041"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Definition <br />
 b1:0 Global Async event direction <br />
 00 - radarSS to MSS 01 - radarSS to HOST<br />
 10 - radarSS to DSS 11 - RESERVED <br />
 The ASYNC_EVENT_DIR controls the direction for following ASYNC_EVENTS <br />
 [1.] CPU_FAULT [2.] ESM_FAULT [3.] ANALOG_FAULT <br />
 All other ASYNC_EVENTs are sent to the subsystem which issues the API <br />
 b3:2 Monitoring Async Event direction 00 - radarSS to MSS 01 - radarSS to HOST<br />
 10 - radarSS to DSS 11 - RESERVED <br />
 b31:4 Reserved. <br /></td></tr>
<tr class="separator:aace6fb8be5fce2ccab8317c76517b041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1dd702641641f5d30dd3f91f1cac8c"><td class="memItemLeft" align="right" valign="top"><a id="ace1dd702641641f5d30dd3f91f1cac8c"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_rf_dev_cfg__t.html#ace1dd702641641f5d30dd3f91f1cac8c">aeControl</a></td></tr>
<tr class="memdesc:ace1dd702641641f5d30dd3f91f1cac8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Definition <br />
 b0: FRAME_START_ASYNC_EVENT_DIS <br />
 0 Frame Start async event enable <br />
 1 Frame Start async event disable <br />
 b1: FRAME_STOP_ASYNC_EVENT_DIS <br />
 0 Frame Stop async event enable <br />
 1 Frame Stop async event disable <br />
 b7:2 Reserved. <br /></td></tr>
<tr class="separator:ace1dd702641641f5d30dd3f91f1cac8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61471f6ced981d4ba7cb9a3c7d3c0a28"><td class="memItemLeft" align="right" valign="top">rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_rf_dev_cfg__t.html#a61471f6ced981d4ba7cb9a3c7d3c0a28">bssAnaControl</a></td></tr>
<tr class="memdesc:a61471f6ced981d4ba7cb9a3c7d3c0a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Definition <br />
 b0 INTER_BURST_POWER_SAVE_DIS <br />
 0 Inter burst power save enable (default) <br />
 1 Inter burst power save disable <br />
 Default value: 0 This allows to disable inter burst power save feature for individual bursts in a advance frame config API to reduce inter-burst idle time requirement. The power save is done always in inter sub-frame and frame boundaries irrespective of this control bit configuration. <br />
 The inter burst power save needs 55us burst idle time, please refer Table <a class="el" href="group___sensor.html#interBurstTime">interBurstTime</a> for more details on inter burst time. <br />
 b7:1 Reserved <br />
.  <a href="#a61471f6ced981d4ba7cb9a3c7d3c0a28">More...</a><br /></td></tr>
<tr class="separator:a61471f6ced981d4ba7cb9a3c7d3c0a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcdb8b642345f2ea8b76a818ff51049a"><td class="memItemLeft" align="right" valign="top"><a id="abcdb8b642345f2ea8b76a818ff51049a"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_rf_dev_cfg__t.html#abcdb8b642345f2ea8b76a818ff51049a">reserved1</a></td></tr>
<tr class="memdesc:abcdb8b642345f2ea8b76a818ff51049a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:abcdb8b642345f2ea8b76a818ff51049a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6fa403332e1718382ebc82174a6da9"><td class="memItemLeft" align="right" valign="top">rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_rf_dev_cfg__t.html#adc6fa403332e1718382ebc82174a6da9">bssDigCtrl</a></td></tr>
<tr class="memdesc:adc6fa403332e1718382ebc82174a6da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Definition <br />
 b0: Watchdog enable/disable <br />
 0 Keep watchdog disabled <br />
 1 Enable watch dog <br />
 b7:1: Reserved <br />
.  <a href="#adc6fa403332e1718382ebc82174a6da9">More...</a><br /></td></tr>
<tr class="separator:adc6fa403332e1718382ebc82174a6da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631cbbdcfb1a7cbeb9614898b2d1717c"><td class="memItemLeft" align="right" valign="top">rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_rf_dev_cfg__t.html#a631cbbdcfb1a7cbeb9614898b2d1717c">aeCrcConfig</a></td></tr>
<tr class="memdesc:a631cbbdcfb1a7cbeb9614898b2d1717c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC Config for Asynchornous event message <br />
 Value Description <br />
 0 16 bit CRC for radarSS async events <br />
 1 32 bit CRC for radarSS async events <br />
 2 64 bit CRC for radarSS async events <br />
.  <a href="#a631cbbdcfb1a7cbeb9614898b2d1717c">More...</a><br /></td></tr>
<tr class="separator:a631cbbdcfb1a7cbeb9614898b2d1717c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fce371c1fcdbd5786386a1bd06ae4dd"><td class="memItemLeft" align="right" valign="top"><a id="a3fce371c1fcdbd5786386a1bd06ae4dd"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_rf_dev_cfg__t.html#a3fce371c1fcdbd5786386a1bd06ae4dd">reserved2</a></td></tr>
<tr class="memdesc:a3fce371c1fcdbd5786386a1bd06ae4dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:a3fce371c1fcdbd5786386a1bd06ae4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be79196d4c27deb6eee90c08c67848c"><td class="memItemLeft" align="right" valign="top"><a id="a9be79196d4c27deb6eee90c08c67848c"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_rf_dev_cfg__t.html#a9be79196d4c27deb6eee90c08c67848c">reserved3</a></td></tr>
<tr class="memdesc:a9be79196d4c27deb6eee90c08c67848c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:a9be79196d4c27deb6eee90c08c67848c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>API RF device Config SBC M_API_AR_RF_DEV_CONF_SBC. </p>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l01850">1850</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a631cbbdcfb1a7cbeb9614898b2d1717c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631cbbdcfb1a7cbeb9614898b2d1717c">&#9670;&nbsp;</a></span>aeCrcConfig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt8_t rlRfDevCfg_t::aeCrcConfig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC Config for Asynchornous event message <br />
 Value Description <br />
 0 16 bit CRC for radarSS async events <br />
 1 32 bit CRC for radarSS async events <br />
 2 64 bit CRC for radarSS async events <br />
. </p>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l01917">1917</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="a61471f6ced981d4ba7cb9a3c7d3c0a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61471f6ced981d4ba7cb9a3c7d3c0a28">&#9670;&nbsp;</a></span>bssAnaControl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt8_t rlRfDevCfg_t::bssAnaControl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Definition <br />
 b0 INTER_BURST_POWER_SAVE_DIS <br />
 0 Inter burst power save enable (default) <br />
 1 Inter burst power save disable <br />
 Default value: 0 This allows to disable inter burst power save feature for individual bursts in a advance frame config API to reduce inter-burst idle time requirement. The power save is done always in inter sub-frame and frame boundaries irrespective of this control bit configuration. <br />
 The inter burst power save needs 55us burst idle time, please refer Table <a class="el" href="group___sensor.html#interBurstTime">interBurstTime</a> for more details on inter burst time. <br />
 b7:1 Reserved <br />
. </p>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l01892">1892</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="adc6fa403332e1718382ebc82174a6da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc6fa403332e1718382ebc82174a6da9">&#9670;&nbsp;</a></span>bssDigCtrl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt8_t rlRfDevCfg_t::bssDigCtrl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Definition <br />
 b0: Watchdog enable/disable <br />
 0 Keep watchdog disabled <br />
 1 Enable watch dog <br />
 b7:1: Reserved <br />
. </p>
<dl class="section note"><dt>Note</dt><dd>:The Windowed WDT can be enabled only in SW triggered framing Mode or in <br />
 cascade mode where frames of all the devices synchronized with same clock <br />
 source, if frames are triggered from Hw trigger pulse generated from <br />
 unsynchronized clock then WDT can not be enabled. <br />
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l01908">1908</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>control/mmwavelink/include/<a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
