Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2353
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000024706083422643133
power__switching__total,0.000003445196625762037
power__leakage__total,0.0000017523308315503527
power__total,0.00002990361099364236
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2502867983709475
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25030611625212235
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13772400276711994
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.456607098388744
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.137724
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.302437
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2502590427945469
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2502777778086173
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6724401226174752
timing__setup__ws__corner:nom_slow_1p08V_125C,15.052818084734222
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.672440
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.679785
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2502716993373856
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25029071190721996
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3285047327143544
timing__setup__ws__corner:nom_typ_1p20V_25C,15.31007008949175
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.328505
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.082296
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2502590427945469
clock__skew__worst_setup,0.2502777778086173
timing__hold__ws,0.13772400276711994
timing__setup__ws,15.052818084734222
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.137724
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.679785
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,55
design__instance__area__stdcell,733.018
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0253276
design__instance__utilization__stdcell,0.0253276
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,6
design__instance__area__class:buffer,43.5456
design__instance__count__class:inverter,13
design__instance__area__class:inverter,72.576
design__instance__count__class:sequential_cell,6
design__instance__area__class:sequential_cell,293.933
design__instance__count__class:multi_input_combinational_cell,20
design__instance__area__class:multi_input_combinational_cell,146.966
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,924.624
design__violations,0
design__instance__count__class:timing_repair_buffer,7
design__instance__area__class:timing_repair_buffer,105.235
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,6
global_route__vias,179
global_route__wirelength,1071
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,74
route__net__special,2
route__drc_errors__iter:0,3
route__wirelength__iter:0,847
route__drc_errors__iter:1,0
route__wirelength__iter:1,842
route__drc_errors,0
route__wirelength,842
route__vias,201
route__vias__singlecut,201
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,100.57
design__instance__count__class:fill_cell,2298
design__instance__area__class:fill_cell,28208.5
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,23
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,23
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,23
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,23
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19995
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000533648
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000595028
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000525899
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000595028
design_powergrid__voltage__worst,0.0000595028
design_powergrid__voltage__worst__net:VPWR,1.19995
design_powergrid__drop__worst,0.0000595028
design_powergrid__drop__worst__net:VPWR,0.0000533648
design_powergrid__voltage__worst__net:VGND,0.0000595028
design_powergrid__drop__worst__net:VGND,0.0000595028
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000531999999999999988631489700185994706771452911198139190673828125
ir__drop__worst,0.000053399999999999996948274461061600959510542452335357666015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
