-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                al3515@EEWS104A-014                                 
-- Generated date:              Fri May 06 14:21:28 +0100 2016                      

Solution Settings: MemoryTester.v1
  Current state: schedule
  Project: MemoryTester
  
  Design Input Files Specified
    $PROJECT_HOME/src/MemoryTester.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /MemoryTester/core                       7    9602       9601            1  0          
    Design Total:                            7    9602       9601            1  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /MemoryTester/core       
    
  I/O Data Ranges
    Port          Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------- ---- -------- --------- --------- ------- -------- --------
    clk           IN   Unsigned         1                                     
    rst           IN   Unsigned         1                                     
    bit_out:rsc.z OUT  Unsigned         1                                     
    enabled:rsc.z OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /MemoryTester/bit_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable              Indices Phys Memory Address     
      --------------------- ------- -----------------------
      /MemoryTester/bit_out     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /MemoryTester/enabled:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable              Indices Phys Memory Address     
      --------------------- ------- -----------------------
      /MemoryTester/enabled     0:0 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process            Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ------------------ ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /MemoryTester/core core:rlp           Infinite       1         9602  192.04 us                       
    /MemoryTester/core   main             Infinite       1         9601  192.02 us                       
    /MemoryTester/core    if:for              4800       2         9600  192.00 us                       
    
  Loop Execution Profile
    Process            Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------------ ---------------- ------------ -------------------------- ----------------- --------
    /MemoryTester/core core:rlp                   1                        0.01             9601           
    /MemoryTester/core   main                     1                        0.01             9601           
    /MemoryTester/core    if:for               9600                       99.98             9600           
    
  End of Report
