

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Fri Feb  4 01:23:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|        ?|  0.145 us|         ?|   11|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 3            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_33_1   |        2|        ?|     2 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_38_2  |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_42_3   |        7|        ?|         8|          1|          1|  1 ~ ?|       yes|
        |- Loop 6            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 4, depth = 11
  * Pipeline-4: initiation interval (II) = 1, depth = 8
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-3 : II = 4, D = 11, States = { 38 39 40 41 42 43 44 45 46 47 48 }
  Pipeline-4 : II = 1, D = 8, States = { 50 51 52 53 54 55 56 57 }
  Pipeline-5 : II = 1, D = 3, States = { 59 60 61 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 23 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 36 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 58 37 
37 --> 49 38 50 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 49 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 38 
49 --> 37 
50 --> 58 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 50 
58 --> 66 59 
59 --> 62 60 
60 --> 61 
61 --> 59 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%ydimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydimension"   --->   Operation 67 'read' 'ydimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%xdimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdimension"   --->   Operation 68 'read' 'xdimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 69 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 70 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 71 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 72 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%x_t = alloca i32 1" [forward_fcc/fwprop.cpp:24]   --->   Operation 73 'alloca' 'x_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%y_t = alloca i32 1" [forward_fcc/fwprop.cpp:25]   --->   Operation 74 'alloca' 'y_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%b_t = alloca i32 1" [forward_fcc/fwprop.cpp:26]   --->   Operation 75 'alloca' 'b_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%w_t = alloca i32 1" [forward_fcc/fwprop.cpp:27]   --->   Operation 76 'alloca' 'w_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %xdimension_read" [forward_fcc/fwprop.cpp:29]   --->   Operation 77 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.47ns)   --->   "%icmp_ln29 = icmp_eq  i32 %xdimension_read, i32 0" [forward_fcc/fwprop.cpp:29]   --->   Operation 78 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 79 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_16, i32 0, i32 200, void @empty_9, void @empty_15, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_5, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdimension"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydimension"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_8, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %xdimension_read" [forward_fcc/fwprop.cpp:29]   --->   Operation 97 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %loop-memcpy-expansion28.preheader, void %loop-memcpy-residual-header31" [forward_fcc/fwprop.cpp:29]   --->   Operation 98 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_read, i32 2, i32 31"   --->   Operation 99 'partselect' 'p_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 100 'sext' 'p_cast_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast"   --->   Operation 101 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 102 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 102 'readreq' 'empty' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 103 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 104 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 105 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 106 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 107 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 108 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion28"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.46>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%loop_index29 = phi i62 %empty_22, void %loop-memcpy-expansion28.split, i62 0, void %loop-memcpy-expansion28.preheader"   --->   Operation 110 'phi' 'loop_index29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (3.46ns)   --->   "%empty_22 = add i62 %loop_index29, i62 1"   --->   Operation 111 'add' 'empty_22' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 112 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (2.79ns)   --->   "%exitcond4612 = icmp_eq  i62 %loop_index29, i62 %sext_ln29" [forward_fcc/fwprop.cpp:29]   --->   Operation 113 'icmp' 'exitcond4612' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 114 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %exitcond4612, void %loop-memcpy-expansion28.split, void %loop-memcpy-residual-header31.loopexit" [forward_fcc/fwprop.cpp:29]   --->   Operation 115 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%empty_25 = trunc i62 %loop_index29"   --->   Operation 116 'trunc' 'empty_25' <Predicate = (!exitcond4612)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 117 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 117 'read' 'gmem_addr_read' <Predicate = (!exitcond4612)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%empty_24 = bitcast i32 %gmem_addr_read"   --->   Operation 118 'bitcast' 'empty_24' <Predicate = (!exitcond4612)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%loop_index29_cast_cast = zext i7 %empty_25"   --->   Operation 119 'zext' 'loop_index29_cast_cast' <Predicate = (!exitcond4612)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%x_t_addr = getelementptr i32 %x_t, i32 0, i32 %loop_index29_cast_cast"   --->   Operation 120 'getelementptr' 'x_t_addr' <Predicate = (!exitcond4612)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_24, i7 %x_t_addr"   --->   Operation 121 'store' 'store_ln0' <Predicate = (!exitcond4612)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion28"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!exitcond4612)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.47>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header31"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp_ne  i32 %ydimension_read, i32 0" [forward_fcc/fwprop.cpp:30]   --->   Operation 124 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i32 %ydimension_read" [forward_fcc/fwprop.cpp:30]   --->   Operation 125 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %loop-memcpy-residual-header25, void %loop-memcpy-expansion22.preheader" [forward_fcc/fwprop.cpp:30]   --->   Operation 126 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31"   --->   Operation 127 'partselect' 'p_cast1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i30 %p_cast1"   --->   Operation 128 'sext' 'p_cast1_cast' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast"   --->   Operation 129 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 130 [7/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 130 'readreq' 'empty_46' <Predicate = (icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 131 [6/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 131 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 132 [5/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 132 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 133 [4/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 133 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 134 [3/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 134 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 135 [2/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 135 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 136 [1/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 136 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion22"   --->   Operation 137 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 20 <SV = 17> <Delay = 3.46>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%loop_index23 = phi i62 %empty_26, void %loop-memcpy-expansion22.split, i62 0, void %loop-memcpy-expansion22.preheader"   --->   Operation 138 'phi' 'loop_index23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (3.46ns)   --->   "%empty_26 = add i62 %loop_index23, i62 1"   --->   Operation 139 'add' 'empty_26' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (2.79ns)   --->   "%exitcond4511 = icmp_eq  i62 %loop_index23, i62 %sext_ln30" [forward_fcc/fwprop.cpp:30]   --->   Operation 141 'icmp' 'exitcond4511' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 142 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %exitcond4511, void %loop-memcpy-expansion22.split, void %loop-memcpy-residual-header25.loopexit" [forward_fcc/fwprop.cpp:30]   --->   Operation 143 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%empty_29 = trunc i62 %loop_index23"   --->   Operation 144 'trunc' 'empty_29' <Predicate = (!exitcond4511)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 145 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 145 'read' 'gmem_addr_1_read' <Predicate = (!exitcond4511)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%empty_28 = bitcast i32 %gmem_addr_1_read"   --->   Operation 146 'bitcast' 'empty_28' <Predicate = (!exitcond4511)> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%loop_index23_cast_cast = zext i7 %empty_29"   --->   Operation 147 'zext' 'loop_index23_cast_cast' <Predicate = (!exitcond4511)> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%b_t_addr = getelementptr i32 %b_t, i32 0, i32 %loop_index23_cast_cast"   --->   Operation 148 'getelementptr' 'b_t_addr' <Predicate = (!exitcond4511)> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_28, i7 %b_t_addr"   --->   Operation 149 'store' 'store_ln0' <Predicate = (!exitcond4511)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion22"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!exitcond4511)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 6.91>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header25"   --->   Operation 151 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_23 : Operation 152 [2/2] (6.91ns)   --->   "%mul_ln31 = mul i32 %ydimension_read, i32 %xdimension_read" [forward_fcc/fwprop.cpp:31]   --->   Operation 152 'mul' 'mul_ln31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 6.91>
ST_24 : Operation 153 [1/2] (6.91ns)   --->   "%mul_ln31 = mul i32 %ydimension_read, i32 %xdimension_read" [forward_fcc/fwprop.cpp:31]   --->   Operation 153 'mul' 'mul_ln31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 2.47>
ST_25 : Operation 154 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i32 %mul_ln31, i32 0" [forward_fcc/fwprop.cpp:31]   --->   Operation 154 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 155 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %loop-memcpy-expansion16.preheader, void %loop-memcpy-residual-header19" [forward_fcc/fwprop.cpp:31]   --->   Operation 156 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31"   --->   Operation 157 'partselect' 'p_cast2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i30 %p_cast2"   --->   Operation 158 'sext' 'p_cast2_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %p_cast2_cast"   --->   Operation 159 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 160 [7/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 160 'readreq' 'empty_45' <Predicate = (!icmp_ln31)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 161 [6/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 161 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 162 [5/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 162 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 163 [4/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 163 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 164 [3/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 164 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 165 [2/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 165 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 7.30>
ST_32 : Operation 166 [1/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 166 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 167 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion16"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 33 <SV = 28> <Delay = 3.46>
ST_33 : Operation 168 [1/1] (0.00ns)   --->   "%loop_index17 = phi i62 %empty_30, void %loop-memcpy-expansion16.split, i62 0, void %loop-memcpy-expansion16.preheader"   --->   Operation 168 'phi' 'loop_index17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 169 [1/1] (3.46ns)   --->   "%empty_30 = add i62 %loop_index17, i62 1"   --->   Operation 169 'add' 'empty_30' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 170 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 171 [1/1] (2.79ns)   --->   "%exitcond4410 = icmp_eq  i62 %loop_index17, i62 %sext_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 171 'icmp' 'exitcond4410' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 172 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 172 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %exitcond4410, void %loop-memcpy-expansion16.split, void %loop-memcpy-residual-header19.loopexit" [forward_fcc/fwprop.cpp:31]   --->   Operation 173 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 174 [1/1] (0.00ns)   --->   "%empty_33 = trunc i62 %loop_index17"   --->   Operation 174 'trunc' 'empty_33' <Predicate = (!exitcond4410)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 7.30>
ST_34 : Operation 175 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2"   --->   Operation 175 'read' 'gmem_addr_2_read' <Predicate = (!exitcond4410)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 30> <Delay = 3.25>
ST_35 : Operation 176 [1/1] (0.00ns)   --->   "%empty_32 = bitcast i32 %gmem_addr_2_read"   --->   Operation 176 'bitcast' 'empty_32' <Predicate = (!exitcond4410)> <Delay = 0.00>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%loop_index17_cast_cast = zext i7 %empty_33"   --->   Operation 177 'zext' 'loop_index17_cast_cast' <Predicate = (!exitcond4410)> <Delay = 0.00>
ST_35 : Operation 178 [1/1] (0.00ns)   --->   "%w_t_addr = getelementptr i32 %w_t, i32 0, i32 %loop_index17_cast_cast"   --->   Operation 178 'getelementptr' 'w_t_addr' <Predicate = (!exitcond4410)> <Delay = 0.00>
ST_35 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_32, i7 %w_t_addr"   --->   Operation 179 'store' 'store_ln0' <Predicate = (!exitcond4410)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion16"   --->   Operation 180 'br' 'br_ln0' <Predicate = (!exitcond4410)> <Delay = 0.00>

State 36 <SV = 29> <Delay = 2.47>
ST_36 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header19"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 182 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_sgt  i32 %ydimension_read, i32 0" [forward_fcc/fwprop.cpp:33]   --->   Operation 182 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %._crit_edge, void %.lr.ph12" [forward_fcc/fwprop.cpp:33]   --->   Operation 183 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 184 [1/1] (2.47ns)   --->   "%cmp83 = icmp_sgt  i32 %xdimension_read, i32 0"   --->   Operation 184 'icmp' 'cmp83' <Predicate = (icmp_ln33)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %ydimension_read" [forward_fcc/fwprop.cpp:33]   --->   Operation 185 'trunc' 'trunc_ln33' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_36 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln33 = br void" [forward_fcc/fwprop.cpp:33]   --->   Operation 186 'br' 'br_ln33' <Predicate = (icmp_ln33)> <Delay = 1.58>

State 37 <SV = 30> <Delay = 5.72>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln33, void %._crit_edge7, i31 0, void %.lr.ph12" [forward_fcc/fwprop.cpp:33]   --->   Operation 187 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (2.52ns)   --->   "%add_ln33 = add i31 %i, i31 1" [forward_fcc/fwprop.cpp:33]   --->   Operation 188 'add' 'add_ln33' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 189 [1/1] (2.47ns)   --->   "%icmp_ln33_1 = icmp_eq  i31 %i, i31 %trunc_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 189 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 190 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_1, void %.split8, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 191 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i31 %i" [forward_fcc/fwprop.cpp:33]   --->   Operation 192 'trunc' 'trunc_ln33_1' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [forward_fcc/fwprop.cpp:33]   --->   Operation 193 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %trunc_ln33_1" [forward_fcc/fwprop.cpp:35]   --->   Operation 194 'zext' 'zext_ln35' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "%y_t_addr = getelementptr i32 %y_t, i32 0, i32 %zext_ln35" [forward_fcc/fwprop.cpp:35]   --->   Operation 195 'getelementptr' 'y_t_addr' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr" [forward_fcc/fwprop.cpp:35]   --->   Operation 196 'store' 'store_ln35' <Predicate = (!icmp_ln33_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 197 [1/1] (3.74ns)   --->   "%empty_35 = mul i7 %trunc_ln33_1, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 197 'mul' 'empty_35' <Predicate = (!icmp_ln33_1)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 198 'br' 'br_ln38' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 199 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph6"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!icmp_ln33_1 & cmp83)> <Delay = 1.58>
ST_37 : Operation 200 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 200 'br' 'br_ln0' <Predicate = (icmp_ln33_1)> <Delay = 1.58>

State 38 <SV = 31> <Delay = 5.12>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln38, void %.split6, i31 0, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 201 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [forward_fcc/fwprop.cpp:38]   --->   Operation 202 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_eq  i32 %j_cast, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 203 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split6, void %._crit_edge7.loopexit" [forward_fcc/fwprop.cpp:38]   --->   Operation 204 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "%empty_37 = trunc i31 %j" [forward_fcc/fwprop.cpp:38]   --->   Operation 205 'trunc' 'empty_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 206 [1/1] (1.87ns)   --->   "%add_ln39 = add i7 %empty_37, i7 %empty_35" [forward_fcc/fwprop.cpp:39]   --->   Operation 206 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i7 %add_ln39" [forward_fcc/fwprop.cpp:39]   --->   Operation 207 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 208 [1/1] (0.00ns)   --->   "%w_t_addr_1 = getelementptr i32 %w_t, i32 0, i32 %zext_ln39" [forward_fcc/fwprop.cpp:39]   --->   Operation 208 'getelementptr' 'w_t_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 209 [2/2] (3.25ns)   --->   "%w_t_load = load i7 %w_t_addr_1" [forward_fcc/fwprop.cpp:39]   --->   Operation 209 'load' 'w_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i7 %empty_37" [forward_fcc/fwprop.cpp:39]   --->   Operation 210 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 211 [1/1] (0.00ns)   --->   "%x_t_addr_1 = getelementptr i32 %x_t, i32 0, i32 %zext_ln39_1" [forward_fcc/fwprop.cpp:39]   --->   Operation 211 'getelementptr' 'x_t_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 212 [2/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [forward_fcc/fwprop.cpp:39]   --->   Operation 212 'load' 'x_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 39 <SV = 32> <Delay = 3.25>
ST_39 : Operation 213 [1/2] (3.25ns)   --->   "%w_t_load = load i7 %w_t_addr_1" [forward_fcc/fwprop.cpp:39]   --->   Operation 213 'load' 'w_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 214 [1/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [forward_fcc/fwprop.cpp:39]   --->   Operation 214 'load' 'x_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 40 <SV = 33> <Delay = 5.70>
ST_40 : Operation 215 [4/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:39]   --->   Operation 215 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 5.70>
ST_41 : Operation 216 [1/1] (2.52ns)   --->   "%add_ln38 = add i31 %j, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 216 'add' 'add_ln38' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 217 [3/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:39]   --->   Operation 217 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 5.70>
ST_42 : Operation 218 [2/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:39]   --->   Operation 218 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 7.25>
ST_43 : Operation 219 [1/1] (0.00ns)   --->   "%add1714 = phi i32 %add1, void %.split6, i32 0, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:39]   --->   Operation 219 'phi' 'add1714' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 221 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 221 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 222 [1/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:39]   --->   Operation 222 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 7.25>
ST_44 : Operation 223 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714, i32 %mul" [forward_fcc/fwprop.cpp:39]   --->   Operation 223 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 14.5>
ST_45 : Operation 224 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714, i32 %mul" [forward_fcc/fwprop.cpp:39]   --->   Operation 224 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 14.5>
ST_46 : Operation 225 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714, i32 %mul" [forward_fcc/fwprop.cpp:39]   --->   Operation 225 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 14.5>
ST_47 : Operation 226 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714, i32 %mul" [forward_fcc/fwprop.cpp:39]   --->   Operation 226 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 14.5>
ST_48 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 227 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 228 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714, i32 %mul" [forward_fcc/fwprop.cpp:39]   --->   Operation 228 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6"   --->   Operation 229 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 49 <SV = 37> <Delay = 3.25>
ST_49 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln39 = store i32 %add1714, i7 %y_t_addr" [forward_fcc/fwprop.cpp:39]   --->   Operation 230 'store' 'store_ln39' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7" [forward_fcc/fwprop.cpp:33]   --->   Operation 231 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_49 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 232 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 50 <SV = 31> <Delay = 3.25>
ST_50 : Operation 233 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln42, void %.split, i31 0, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:42]   --->   Operation 233 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 234 [1/1] (2.52ns)   --->   "%add_ln42 = add i31 %i_1, i31 1" [forward_fcc/fwprop.cpp:42]   --->   Operation 234 'add' 'add_ln42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 235 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 236 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_eq  i31 %i_1, i31 %trunc_ln33" [forward_fcc/fwprop.cpp:42]   --->   Operation 236 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 237 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 237 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split, void %._crit_edge.loopexit" [forward_fcc/fwprop.cpp:42]   --->   Operation 238 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %i_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 239 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_50 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i7 %trunc_ln43" [forward_fcc/fwprop.cpp:43]   --->   Operation 240 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_50 : Operation 241 [1/1] (0.00ns)   --->   "%b_t_addr_1 = getelementptr i32 %b_t, i32 0, i32 %zext_ln43" [forward_fcc/fwprop.cpp:43]   --->   Operation 241 'getelementptr' 'b_t_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_50 : Operation 242 [2/2] (3.25ns)   --->   "%b_t_load = load i7 %b_t_addr_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 242 'load' 'b_t_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 243 [1/1] (0.00ns)   --->   "%y_t_addr_1 = getelementptr i32 %y_t, i32 0, i32 %zext_ln43" [forward_fcc/fwprop.cpp:43]   --->   Operation 243 'getelementptr' 'y_t_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_50 : Operation 244 [2/2] (3.25ns)   --->   "%y_t_load = load i7 %y_t_addr_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 244 'load' 'y_t_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 51 <SV = 32> <Delay = 3.25>
ST_51 : Operation 245 [1/2] (3.25ns)   --->   "%b_t_load = load i7 %b_t_addr_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 245 'load' 'b_t_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_51 : Operation 246 [1/2] (3.25ns)   --->   "%y_t_load = load i7 %y_t_addr_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 246 'load' 'y_t_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 52 <SV = 33> <Delay = 7.25>
ST_52 : Operation 247 [5/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:43]   --->   Operation 247 'fadd' 'add' <Predicate = (!icmp_ln42)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 34> <Delay = 7.25>
ST_53 : Operation 248 [4/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:43]   --->   Operation 248 'fadd' 'add' <Predicate = (!icmp_ln42)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 35> <Delay = 7.25>
ST_54 : Operation 249 [3/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:43]   --->   Operation 249 'fadd' 'add' <Predicate = (!icmp_ln42)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 36> <Delay = 7.25>
ST_55 : Operation 250 [2/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:43]   --->   Operation 250 'fadd' 'add' <Predicate = (!icmp_ln42)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 37> <Delay = 7.25>
ST_56 : Operation 251 [1/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:43]   --->   Operation 251 'fadd' 'add' <Predicate = (!icmp_ln42)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 38> <Delay = 3.25>
ST_57 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [forward_fcc/fwprop.cpp:42]   --->   Operation 252 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_57 : Operation 253 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %add, i7 %y_t_addr_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 253 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_57 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 254 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 58 <SV = 32> <Delay = 7.30>
ST_58 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 255 'br' 'br_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_58 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln30, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [forward_fcc/fwprop.cpp:46]   --->   Operation 256 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 257 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %y_read, i32 2, i32 31"   --->   Operation 257 'partselect' 'p_cast4' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_58 : Operation 258 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i30 %p_cast4"   --->   Operation 258 'sext' 'p_cast4_cast' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_58 : Operation 259 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %p_cast4_cast"   --->   Operation 259 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_58 : Operation 260 [1/1] (7.30ns)   --->   "%empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydimension_read"   --->   Operation 260 'writereq' 'empty_39' <Predicate = (icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 261 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 261 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 1.58>

State 59 <SV = 33> <Delay = 3.46>
ST_59 : Operation 262 [1/1] (0.00ns)   --->   "%loop_index = phi i62 %empty_40, void %loop-memcpy-expansion.split, i62 0, void %loop-memcpy-expansion.preheader"   --->   Operation 262 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 263 [1/1] (3.46ns)   --->   "%empty_40 = add i62 %loop_index, i62 1"   --->   Operation 263 'add' 'empty_40' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 264 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 264 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 265 [1/1] (2.79ns)   --->   "%exitcond4 = icmp_eq  i62 %loop_index, i62 %sext_ln30" [forward_fcc/fwprop.cpp:30]   --->   Operation 265 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 266 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 266 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %exitcond4, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [forward_fcc/fwprop.cpp:30]   --->   Operation 267 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 268 [1/1] (0.00ns)   --->   "%empty_42 = trunc i62 %loop_index"   --->   Operation 268 'trunc' 'empty_42' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_59 : Operation 269 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_42"   --->   Operation 269 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_59 : Operation 270 [1/1] (0.00ns)   --->   "%y_t_addr_2 = getelementptr i32 %y_t, i32 0, i32 %loop_index_cast_cast"   --->   Operation 270 'getelementptr' 'y_t_addr_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_59 : Operation 271 [2/2] (3.25ns)   --->   "%y_t_load_1 = load i7 %y_t_addr_2"   --->   Operation 271 'load' 'y_t_load_1' <Predicate = (!exitcond4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 60 <SV = 34> <Delay = 3.25>
ST_60 : Operation 272 [1/2] (3.25ns)   --->   "%y_t_load_1 = load i7 %y_t_addr_2"   --->   Operation 272 'load' 'y_t_load_1' <Predicate = (!exitcond4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 61 <SV = 35> <Delay = 7.30>
ST_61 : Operation 273 [1/1] (0.00ns)   --->   "%empty_43 = bitcast i32 %y_t_load_1"   --->   Operation 273 'bitcast' 'empty_43' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_61 : Operation 274 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_3, i32 %empty_43, i4 15"   --->   Operation 274 'write' 'write_ln0' <Predicate = (!exitcond4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 275 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>

State 62 <SV = 34> <Delay = 7.30>
ST_62 : Operation 276 [5/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 276 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 35> <Delay = 7.30>
ST_63 : Operation 277 [4/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 277 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 36> <Delay = 7.30>
ST_64 : Operation 278 [3/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 278 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 37> <Delay = 7.30>
ST_65 : Operation 279 [2/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 279 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 38> <Delay = 7.30>
ST_66 : Operation 280 [1/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 280 'writeresp' 'empty_44' <Predicate = (icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln48 = br void %loop-memcpy-residual-header" [forward_fcc/fwprop.cpp:48]   --->   Operation 281 'br' 'br_ln48' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_66 : Operation 282 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [forward_fcc/fwprop.cpp:48]   --->   Operation 282 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'xdimension' [27]  (1 ns)
	'icmp' operation ('icmp_ln29', forward_fcc/fwprop.cpp:29) [38]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [43]  (0 ns)
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 9>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index29') with incoming values : ('empty_22') [47]  (0 ns)
	'add' operation ('empty_22') [48]  (3.47 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [54]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_24' on array 'x_t', forward_fcc/fwprop.cpp:24 [59]  (3.25 ns)

 <State 12>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln30', forward_fcc/fwprop.cpp:30) [65]  (2.47 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [70]  (0 ns)
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 20>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index23') with incoming values : ('empty_26') [74]  (0 ns)
	'add' operation ('empty_26') [75]  (3.47 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [81]  (7.3 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_28' on array 'b_t', forward_fcc/fwprop.cpp:26 [86]  (3.25 ns)

 <State 23>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln31', forward_fcc/fwprop.cpp:31) [91]  (6.91 ns)

 <State 24>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln31', forward_fcc/fwprop.cpp:31) [91]  (6.91 ns)

 <State 25>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln31', forward_fcc/fwprop.cpp:31) [93]  (2.47 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2') [98]  (0 ns)
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 33>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index17') with incoming values : ('empty_30') [102]  (0 ns)
	'add' operation ('empty_30') [103]  (3.47 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [109]  (7.3 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_32' on array 'w_t', forward_fcc/fwprop.cpp:27 [114]  (3.25 ns)

 <State 36>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln33', forward_fcc/fwprop.cpp:33) [119]  (2.47 ns)

 <State 37>: 5.72ns
The critical path consists of the following:
	'phi' operation ('i', forward_fcc/fwprop.cpp:33) with incoming values : ('add_ln33', forward_fcc/fwprop.cpp:33) [126]  (0 ns)
	'mul' operation ('empty_35', forward_fcc/fwprop.cpp:33) [137]  (3.74 ns)
	blocking operation 1.98 ns on control path)

 <State 38>: 5.12ns
The critical path consists of the following:
	'phi' operation ('j', forward_fcc/fwprop.cpp:38) with incoming values : ('add_ln38', forward_fcc/fwprop.cpp:38) [142]  (0 ns)
	'add' operation ('add_ln39', forward_fcc/fwprop.cpp:39) [153]  (1.87 ns)
	'getelementptr' operation ('w_t_addr_1', forward_fcc/fwprop.cpp:39) [155]  (0 ns)
	'load' operation ('w_t_load', forward_fcc/fwprop.cpp:39) on array 'w_t', forward_fcc/fwprop.cpp:27 [156]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load', forward_fcc/fwprop.cpp:39) on array 'w_t', forward_fcc/fwprop.cpp:27 [156]  (3.25 ns)

 <State 40>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:39) [160]  (5.7 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:39) [160]  (5.7 ns)

 <State 42>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:39) [160]  (5.7 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add1714', forward_fcc/fwprop.cpp:39) with incoming values : ('add1', forward_fcc/fwprop.cpp:39) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)

 <State 45>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)
	'phi' operation ('add1714', forward_fcc/fwprop.cpp:39) with incoming values : ('add1', forward_fcc/fwprop.cpp:39) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)

 <State 46>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)
	'phi' operation ('add1714', forward_fcc/fwprop.cpp:39) with incoming values : ('add1', forward_fcc/fwprop.cpp:39) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)

 <State 47>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)
	'phi' operation ('add1714', forward_fcc/fwprop.cpp:39) with incoming values : ('add1', forward_fcc/fwprop.cpp:39) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)

 <State 48>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)
	'phi' operation ('add1714', forward_fcc/fwprop.cpp:39) with incoming values : ('add1', forward_fcc/fwprop.cpp:39) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:39) [161]  (7.26 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln39', forward_fcc/fwprop.cpp:39) of variable 'add1714', forward_fcc/fwprop.cpp:39 on array 'y_t', forward_fcc/fwprop.cpp:25 [164]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', forward_fcc/fwprop.cpp:42) with incoming values : ('add_ln42', forward_fcc/fwprop.cpp:42) [171]  (0 ns)
	'getelementptr' operation ('b_t_addr_1', forward_fcc/fwprop.cpp:43) [181]  (0 ns)
	'load' operation ('b_t_load', forward_fcc/fwprop.cpp:43) on array 'b_t', forward_fcc/fwprop.cpp:26 [182]  (3.25 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'load' operation ('b_t_load', forward_fcc/fwprop.cpp:43) on array 'b_t', forward_fcc/fwprop.cpp:26 [182]  (3.25 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:43) [185]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:43) [185]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:43) [185]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:43) [185]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:43) [185]  (7.26 ns)

 <State 57>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln43', forward_fcc/fwprop.cpp:43) of variable 'add', forward_fcc/fwprop.cpp:43 on array 'y_t', forward_fcc/fwprop.cpp:25 [186]  (3.25 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3') [195]  (0 ns)
	bus request on port 'gmem' [196]  (7.3 ns)

 <State 59>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_40') [199]  (0 ns)
	'add' operation ('empty_40') [200]  (3.47 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'load' operation ('y_t_load_1') on array 'y_t', forward_fcc/fwprop.cpp:25 [209]  (3.25 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [211]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:48) [214]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:48) [214]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:48) [214]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:48) [214]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:48) [214]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
