<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: RTC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">RTC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xc.html">Stm32f401xc</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f405xx.html">Stm32f405xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f407xx.html">Stm32f407xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410cx.html">Stm32f410cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410rx.html">Stm32f410rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410tx.html">Stm32f410tx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f411xe.html">Stm32f411xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412cx.html">Stm32f412cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412rx.html">Stm32f412rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412vx.html">Stm32f412vx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412zx.html">Stm32f412zx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f413xx.html">Stm32f413xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f415xx.html">Stm32f415xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f417xx.html">Stm32f417xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f423xx.html">Stm32f423xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f427xx.html">Stm32f427xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f429xx.html">Stm32f429xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f437xx.html">Stm32f437xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f439xx.html">Stm32f439xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f469xx.html">Stm32f469xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f479xx.html">Stm32f479xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Real-Time Clock.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for RTC_TypeDef:</div>
<div class="dyncontent">
<div class="center"><img src="struct_r_t_c___type_def__coll__graph.png" border="0" usemap="#a_r_t_c___type_def_coll__map" loading="lazy" alt="Collaboration graph"/></div>
<map name="a_r_t_c___type_def_coll__map" id="a_r_t_c___type_def_coll__map">
<area shape="rect" title="Real&#45;Time Clock." alt="" coords="5,5,113,288"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-attribs" class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a63d179b7a36a715dce7203858d3be132" id="r_a63d179b7a36a715dce7203858d3be132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63d179b7a36a715dce7203858d3be132">TR</a></td></tr>
<tr class="memitem:a3df0d8dfcd1ec958659ffe21eb64fa94" id="r_a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a" id="r_ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75" id="r_ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="memitem:ac9b4c6c5b29f3461ce3f875eea69f35b" id="r_ac9b4c6c5b29f3461ce3f875eea69f35b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a></td></tr>
<tr class="memitem:ac5b3c8be61045a304d3076d4714d29f2" id="r_ac5b3c8be61045a304d3076d4714d29f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5b3c8be61045a304d3076d4714d29f2">WUTR</a></td></tr>
<tr class="memitem:ab97f3e9584dda705dc10a5f4c5f6e636" id="r_ab97f3e9584dda705dc10a5f4c5f6e636"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab97f3e9584dda705dc10a5f4c5f6e636">CALIBR</a></td></tr>
<tr class="memitem:ac005b1a5bc52634d5a34578cc9d2c3f6" id="r_ac005b1a5bc52634d5a34578cc9d2c3f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a></td></tr>
<tr class="memitem:a4e513deb9f58a138ad9f317cc5a3555d" id="r_a4e513deb9f58a138ad9f317cc5a3555d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a></td></tr>
<tr class="memitem:a6204786b050eb135fabb15784698e86e" id="r_a6204786b050eb135fabb15784698e86e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6204786b050eb135fabb15784698e86e">WPR</a></td></tr>
<tr class="memitem:a8a868e5e76b52ced04c536be3dee08ec" id="r_a8a868e5e76b52ced04c536be3dee08ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a868e5e76b52ced04c536be3dee08ec">SSR</a></td></tr>
<tr class="memitem:a2372c05a6c5508e0a9adada793f68b4f" id="r_a2372c05a6c5508e0a9adada793f68b4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a></td></tr>
<tr class="memitem:a042059c8b4168681d6aecf30211dd7b8" id="r_a042059c8b4168681d6aecf30211dd7b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a042059c8b4168681d6aecf30211dd7b8">TSTR</a></td></tr>
<tr class="memitem:abeb6fb580a8fd128182aa9ba2738ac2c" id="r_abeb6fb580a8fd128182aa9ba2738ac2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a></td></tr>
<tr class="memitem:a1d6c2bc4c067d6a64ef30d16a5925796" id="r_a1d6c2bc4c067d6a64ef30d16a5925796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a></td></tr>
<tr class="memitem:a2ce7c3842792c506635bb87a21588b58" id="r_a2ce7c3842792c506635bb87a21588b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ce7c3842792c506635bb87a21588b58">CALR</a></td></tr>
<tr class="memitem:a14d03244a7fda1d94b51ae9ed144ca12" id="r_a14d03244a7fda1d94b51ae9ed144ca12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14d03244a7fda1d94b51ae9ed144ca12">TAFCR</a></td></tr>
<tr class="memitem:a61282fa74cede526af85fd9d20513646" id="r_a61282fa74cede526af85fd9d20513646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61282fa74cede526af85fd9d20513646">ALRMASSR</a></td></tr>
<tr class="memitem:a4ef7499da5d5beb1cfc81f7be057a7b2" id="r_a4ef7499da5d5beb1cfc81f7be057a7b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a></td></tr>
<tr class="memitem:a6be3d40baea405ecaf6b38462357dac0" id="r_a6be3d40baea405ecaf6b38462357dac0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6be3d40baea405ecaf6b38462357dac0">RESERVED7</a></td></tr>
<tr class="memitem:a4808ec597e5a5fefd8a83a9127dd1aec" id="r_a4808ec597e5a5fefd8a83a9127dd1aec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a></td></tr>
<tr class="memitem:af85290529fb82acef7c9fcea3718346c" id="r_af85290529fb82acef7c9fcea3718346c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af85290529fb82acef7c9fcea3718346c">BKP1R</a></td></tr>
<tr class="memitem:aaa251a80daa57ad0bd7db75cb3b9cdec" id="r_aaa251a80daa57ad0bd7db75cb3b9cdec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a></td></tr>
<tr class="memitem:a0b1eeda834c3cfd4d2c67f242f7b2a1c" id="r_a0b1eeda834c3cfd4d2c67f242f7b2a1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a></td></tr>
<tr class="memitem:ab13e106cc2eca92d1f4022df3bfdbcd7" id="r_ab13e106cc2eca92d1f4022df3bfdbcd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a></td></tr>
<tr class="memitem:ab6bed862c0d0476ff4f89f7b9bf3e130" id="r_ab6bed862c0d0476ff4f89f7b9bf3e130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</a></td></tr>
<tr class="memitem:a1d854d2d7f0452f4c90035952b92d2ba" id="r_a1d854d2d7f0452f4c90035952b92d2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d854d2d7f0452f4c90035952b92d2ba">BKP6R</a></td></tr>
<tr class="memitem:a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf" id="r_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</a></td></tr>
<tr class="memitem:ac1085f6aae54b353c30871fe90c59851" id="r_ac1085f6aae54b353c30871fe90c59851"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac1085f6aae54b353c30871fe90c59851">BKP8R</a></td></tr>
<tr class="memitem:a6c33564df6eaf97400e0457dde9b14ef" id="r_a6c33564df6eaf97400e0457dde9b14ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c33564df6eaf97400e0457dde9b14ef">BKP9R</a></td></tr>
<tr class="memitem:aade2881a3e408bfd106b27f78bbbcfc9" id="r_aade2881a3e408bfd106b27f78bbbcfc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aade2881a3e408bfd106b27f78bbbcfc9">BKP10R</a></td></tr>
<tr class="memitem:ac66d5e2d3459cff89794c47dbc8f7228" id="r_ac66d5e2d3459cff89794c47dbc8f7228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac66d5e2d3459cff89794c47dbc8f7228">BKP11R</a></td></tr>
<tr class="memitem:a6f7eee5ae8a32c07f9c8fe14281bdaf3" id="r_a6f7eee5ae8a32c07f9c8fe14281bdaf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</a></td></tr>
<tr class="memitem:a6ed4c3a0d4588a75078e9f8e376b4d06" id="r_a6ed4c3a0d4588a75078e9f8e376b4d06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</a></td></tr>
<tr class="memitem:ac60f13e6619724747e61cfbff55b9fab" id="r_ac60f13e6619724747e61cfbff55b9fab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac60f13e6619724747e61cfbff55b9fab">BKP14R</a></td></tr>
<tr class="memitem:afafaddc3a983eb71332b7526d82191ad" id="r_afafaddc3a983eb71332b7526d82191ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afafaddc3a983eb71332b7526d82191ad">BKP15R</a></td></tr>
<tr class="memitem:ad2f2eb2fb4b93e21515b10e920e719b6" id="r_ad2f2eb2fb4b93e21515b10e920e719b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad2f2eb2fb4b93e21515b10e920e719b6">BKP16R</a></td></tr>
<tr class="memitem:a2842aa523df62f3508316eb3b2e08f4e" id="r_a2842aa523df62f3508316eb3b2e08f4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2842aa523df62f3508316eb3b2e08f4e">BKP17R</a></td></tr>
<tr class="memitem:a640ccb2ccfb6316b88c070362dc29339" id="r_a640ccb2ccfb6316b88c070362dc29339"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a640ccb2ccfb6316b88c070362dc29339">BKP18R</a></td></tr>
<tr class="memitem:a4ec1dd54d976989b7c9e59fb14d974fb" id="r_a4ec1dd54d976989b7c9e59fb14d974fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ec1dd54d976989b7c9e59fb14d974fb">BKP19R</a></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Real-Time Clock. </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00375">375</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>
</div><a name="doc-variable-members" id="doc-variable-members"></a><h2 id="header-doc-variable-members" class="groupheader">Field Documentation</h2>
<a id="ac005b1a5bc52634d5a34578cc9d2c3f6" name="ac005b1a5bc52634d5a34578cc9d2c3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac005b1a5bc52634d5a34578cc9d2c3f6">&#9670;&#160;</a></span>ALRMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00384">384</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a61282fa74cede526af85fd9d20513646" name="a61282fa74cede526af85fd9d20513646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61282fa74cede526af85fd9d20513646">&#9670;&#160;</a></span>ALRMASSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A sub second register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00394">394</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a4e513deb9f58a138ad9f317cc5a3555d" name="a4e513deb9f58a138ad9f317cc5a3555d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e513deb9f58a138ad9f317cc5a3555d">&#9670;&#160;</a></span>ALRMBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00385">385</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a4ef7499da5d5beb1cfc81f7be057a7b2" name="a4ef7499da5d5beb1cfc81f7be057a7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ef7499da5d5beb1cfc81f7be057a7b2">&#9670;&#160;</a></span>ALRMBSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B sub second register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00395">395</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a4808ec597e5a5fefd8a83a9127dd1aec" name="a4808ec597e5a5fefd8a83a9127dd1aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4808ec597e5a5fefd8a83a9127dd1aec">&#9670;&#160;</a></span>BKP0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 1, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00397">397</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="aade2881a3e408bfd106b27f78bbbcfc9" name="aade2881a3e408bfd106b27f78bbbcfc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade2881a3e408bfd106b27f78bbbcfc9">&#9670;&#160;</a></span>BKP10R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 10, Address offset: 0x78 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00407">407</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ac66d5e2d3459cff89794c47dbc8f7228" name="ac66d5e2d3459cff89794c47dbc8f7228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac66d5e2d3459cff89794c47dbc8f7228">&#9670;&#160;</a></span>BKP11R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 11, Address offset: 0x7C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00408">408</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a6f7eee5ae8a32c07f9c8fe14281bdaf3" name="a6f7eee5ae8a32c07f9c8fe14281bdaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f7eee5ae8a32c07f9c8fe14281bdaf3">&#9670;&#160;</a></span>BKP12R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 12, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00409">409</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a6ed4c3a0d4588a75078e9f8e376b4d06" name="a6ed4c3a0d4588a75078e9f8e376b4d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed4c3a0d4588a75078e9f8e376b4d06">&#9670;&#160;</a></span>BKP13R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 13, Address offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00410">410</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ac60f13e6619724747e61cfbff55b9fab" name="ac60f13e6619724747e61cfbff55b9fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60f13e6619724747e61cfbff55b9fab">&#9670;&#160;</a></span>BKP14R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 14, Address offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00411">411</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="afafaddc3a983eb71332b7526d82191ad" name="afafaddc3a983eb71332b7526d82191ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afafaddc3a983eb71332b7526d82191ad">&#9670;&#160;</a></span>BKP15R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 15, Address offset: 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00412">412</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ad2f2eb2fb4b93e21515b10e920e719b6" name="ad2f2eb2fb4b93e21515b10e920e719b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f2eb2fb4b93e21515b10e920e719b6">&#9670;&#160;</a></span>BKP16R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP16R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 16, Address offset: 0x90 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00413">413</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a2842aa523df62f3508316eb3b2e08f4e" name="a2842aa523df62f3508316eb3b2e08f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2842aa523df62f3508316eb3b2e08f4e">&#9670;&#160;</a></span>BKP17R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP17R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 17, Address offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00414">414</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a640ccb2ccfb6316b88c070362dc29339" name="a640ccb2ccfb6316b88c070362dc29339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640ccb2ccfb6316b88c070362dc29339">&#9670;&#160;</a></span>BKP18R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP18R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 18, Address offset: 0x98 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00415">415</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a4ec1dd54d976989b7c9e59fb14d974fb" name="a4ec1dd54d976989b7c9e59fb14d974fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec1dd54d976989b7c9e59fb14d974fb">&#9670;&#160;</a></span>BKP19R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP19R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 19, Address offset: 0x9C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00416">416</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="af85290529fb82acef7c9fcea3718346c" name="af85290529fb82acef7c9fcea3718346c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85290529fb82acef7c9fcea3718346c">&#9670;&#160;</a></span>BKP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 1, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00398">398</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="aaa251a80daa57ad0bd7db75cb3b9cdec" name="aaa251a80daa57ad0bd7db75cb3b9cdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa251a80daa57ad0bd7db75cb3b9cdec">&#9670;&#160;</a></span>BKP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 2, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00399">399</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a0b1eeda834c3cfd4d2c67f242f7b2a1c" name="a0b1eeda834c3cfd4d2c67f242f7b2a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1eeda834c3cfd4d2c67f242f7b2a1c">&#9670;&#160;</a></span>BKP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 3, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00400">400</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ab13e106cc2eca92d1f4022df3bfdbcd7" name="ab13e106cc2eca92d1f4022df3bfdbcd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13e106cc2eca92d1f4022df3bfdbcd7">&#9670;&#160;</a></span>BKP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 4, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00401">401</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ab6bed862c0d0476ff4f89f7b9bf3e130" name="ab6bed862c0d0476ff4f89f7b9bf3e130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6bed862c0d0476ff4f89f7b9bf3e130">&#9670;&#160;</a></span>BKP5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 5, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00402">402</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a1d854d2d7f0452f4c90035952b92d2ba" name="a1d854d2d7f0452f4c90035952b92d2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d854d2d7f0452f4c90035952b92d2ba">&#9670;&#160;</a></span>BKP6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 6, Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00403">403</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf" name="a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">&#9670;&#160;</a></span>BKP7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 7, Address offset: 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00404">404</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ac1085f6aae54b353c30871fe90c59851" name="ac1085f6aae54b353c30871fe90c59851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1085f6aae54b353c30871fe90c59851">&#9670;&#160;</a></span>BKP8R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 8, Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00405">405</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a6c33564df6eaf97400e0457dde9b14ef" name="a6c33564df6eaf97400e0457dde9b14ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c33564df6eaf97400e0457dde9b14ef">&#9670;&#160;</a></span>BKP9R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 9, Address offset: 0x74 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00406">406</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ab97f3e9584dda705dc10a5f4c5f6e636" name="ab97f3e9584dda705dc10a5f4c5f6e636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab97f3e9584dda705dc10a5f4c5f6e636">&#9670;&#160;</a></span>CALIBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALIBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC calibration register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00383">383</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a2ce7c3842792c506635bb87a21588b58" name="a2ce7c3842792c506635bb87a21588b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce7c3842792c506635bb87a21588b58">&#9670;&#160;</a></span>CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC calibration register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00392">392</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC control register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00379">379</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC date register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00378">378</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC initialization and status register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00380">380</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ac9b4c6c5b29f3461ce3f875eea69f35b" name="ac9b4c6c5b29f3461ce3f875eea69f35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b4c6c5b29f3461ce3f875eea69f35b">&#9670;&#160;</a></span>PRER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC prescaler register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00381">381</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a6be3d40baea405ecaf6b38462357dac0" name="a6be3d40baea405ecaf6b38462357dac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be3d40baea405ecaf6b38462357dac0">&#9670;&#160;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00396">396</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a2372c05a6c5508e0a9adada793f68b4f" name="a2372c05a6c5508e0a9adada793f68b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2372c05a6c5508e0a9adada793f68b4f">&#9670;&#160;</a></span>SHIFTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC shift control register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00388">388</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a8a868e5e76b52ced04c536be3dee08ec" name="a8a868e5e76b52ced04c536be3dee08ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a868e5e76b52ced04c536be3dee08ec">&#9670;&#160;</a></span>SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC sub second register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00387">387</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a14d03244a7fda1d94b51ae9ed144ca12" name="a14d03244a7fda1d94b51ae9ed144ca12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d03244a7fda1d94b51ae9ed144ca12">&#9670;&#160;</a></span>TAFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC tamper and alternate function configuration register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00393">393</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a63d179b7a36a715dce7203858d3be132" name="a63d179b7a36a715dce7203858d3be132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d179b7a36a715dce7203858d3be132">&#9670;&#160;</a></span>TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00377">377</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="abeb6fb580a8fd128182aa9ba2738ac2c" name="abeb6fb580a8fd128182aa9ba2738ac2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb6fb580a8fd128182aa9ba2738ac2c">&#9670;&#160;</a></span>TSDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp date register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00390">390</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a1d6c2bc4c067d6a64ef30d16a5925796" name="a1d6c2bc4c067d6a64ef30d16a5925796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6c2bc4c067d6a64ef30d16a5925796">&#9670;&#160;</a></span>TSSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time-stamp sub second register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00391">391</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a042059c8b4168681d6aecf30211dd7b8" name="a042059c8b4168681d6aecf30211dd7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042059c8b4168681d6aecf30211dd7b8">&#9670;&#160;</a></span>TSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp time register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00389">389</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a6204786b050eb135fabb15784698e86e" name="a6204786b050eb135fabb15784698e86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6204786b050eb135fabb15784698e86e">&#9670;&#160;</a></span>WPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC write protection register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00386">386</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ac5b3c8be61045a304d3076d4714d29f2" name="ac5b3c8be61045a304d3076d4714d29f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b3c8be61045a304d3076d4714d29f2">&#9670;&#160;</a></span>WUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC wakeup timer register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00382">382</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f401xe_8h_source.html">stm32f401xe.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f405xx_8h_source.html">stm32f405xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410cx_8h_source.html">stm32f410cx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410rx_8h_source.html">stm32f410rx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410tx_8h_source.html">stm32f410tx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f411xe_8h_source.html">stm32f411xe.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412cx_8h_source.html">stm32f412cx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412vx_8h_source.html">stm32f412vx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412zx_8h_source.html">stm32f412zx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f413xx_8h_source.html">stm32f413xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f417xx_8h_source.html">stm32f417xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f423xx_8h_source.html">stm32f423xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f437xx_8h_source.html">stm32f437xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f446xx_8h_source.html">stm32f446xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f479xx_8h_source.html">stm32f479xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
