{
  "module_name": "rcar_du_regs.h",
  "hash_id": "1ece08f906a2b14e6d4eb1d735911ec3bc4ba7f9173fe180c382fde6c13a685a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/renesas/rcar-du/rcar_du_regs.h",
  "human_readable_source": " \n \n\n#ifndef __RCAR_DU_REGS_H__\n#define __RCAR_DU_REGS_H__\n\n#define DU0_REG_OFFSET\t\t0x00000\n#define DU1_REG_OFFSET\t\t0x30000\n#define DU2_REG_OFFSET\t\t0x40000\n#define DU3_REG_OFFSET\t\t0x70000\n\n \n\n#define DSYSR\t\t\t0x00000\t \n#define DSYSR_ILTS\t\t(1 << 29)\n#define DSYSR_DSEC\t\t(1 << 20)\n#define DSYSR_IUPD\t\t(1 << 16)\n#define DSYSR_DRES\t\t(1 << 9)\n#define DSYSR_DEN\t\t(1 << 8)\n#define DSYSR_TVM_MASTER\t(0 << 6)\n#define DSYSR_TVM_SWITCH\t(1 << 6)\n#define DSYSR_TVM_TVSYNC\t(2 << 6)\n#define DSYSR_TVM_MASK\t\t(3 << 6)\n#define DSYSR_SCM_INT_NONE\t(0 << 4)\n#define DSYSR_SCM_INT_SYNC\t(2 << 4)\n#define DSYSR_SCM_INT_VIDEO\t(3 << 4)\n#define DSYSR_SCM_MASK\t\t(3 << 4)\n\n#define DSMR\t\t\t0x00004\n#define DSMR_VSPM\t\t(1 << 28)\n#define DSMR_ODPM\t\t(1 << 27)\n#define DSMR_DIPM_DISP\t\t(0 << 25)\n#define DSMR_DIPM_CSYNC\t\t(1 << 25)\n#define DSMR_DIPM_DE\t\t(3 << 25)\n#define DSMR_DIPM_MASK\t\t(3 << 25)\n#define DSMR_CSPM\t\t(1 << 24)\n#define DSMR_DIL\t\t(1 << 19)\n#define DSMR_VSL\t\t(1 << 18)\n#define DSMR_HSL\t\t(1 << 17)\n#define DSMR_DDIS\t\t(1 << 16)\n#define DSMR_CDEL\t\t(1 << 15)\n#define DSMR_CDEM_CDE\t\t(0 << 13)\n#define DSMR_CDEM_LOW\t\t(2 << 13)\n#define DSMR_CDEM_HIGH\t\t(3 << 13)\n#define DSMR_CDEM_MASK\t\t(3 << 13)\n#define DSMR_CDED\t\t(1 << 12)\n#define DSMR_ODEV\t\t(1 << 8)\n#define DSMR_CSY_VH_OR\t\t(0 << 6)\n#define DSMR_CSY_333\t\t(2 << 6)\n#define DSMR_CSY_222\t\t(3 << 6)\n#define DSMR_CSY_MASK\t\t(3 << 6)\n\n#define DSSR\t\t\t0x00008\n#define DSSR_VC1FB_DSA0\t\t(0 << 30)\n#define DSSR_VC1FB_DSA1\t\t(1 << 30)\n#define DSSR_VC1FB_DSA2\t\t(2 << 30)\n#define DSSR_VC1FB_INIT\t\t(3 << 30)\n#define DSSR_VC1FB_MASK\t\t(3 << 30)\n#define DSSR_VC0FB_DSA0\t\t(0 << 28)\n#define DSSR_VC0FB_DSA1\t\t(1 << 28)\n#define DSSR_VC0FB_DSA2\t\t(2 << 28)\n#define DSSR_VC0FB_INIT\t\t(3 << 28)\n#define DSSR_VC0FB_MASK\t\t(3 << 28)\n#define DSSR_DFB(n)\t\t(1 << ((n)+15))\n#define DSSR_TVR\t\t(1 << 15)\n#define DSSR_FRM\t\t(1 << 14)\n#define DSSR_VBK\t\t(1 << 11)\n#define DSSR_RINT\t\t(1 << 9)\n#define DSSR_HBK\t\t(1 << 8)\n#define DSSR_ADC(n)\t\t(1 << ((n)-1))\n\n#define DSRCR\t\t\t0x0000c\n#define DSRCR_TVCL\t\t(1 << 15)\n#define DSRCR_FRCL\t\t(1 << 14)\n#define DSRCR_VBCL\t\t(1 << 11)\n#define DSRCR_RICL\t\t(1 << 9)\n#define DSRCR_HBCL\t\t(1 << 8)\n#define DSRCR_ADCL(n)\t\t(1 << ((n)-1))\n#define DSRCR_MASK\t\t0x0000cbff\n\n#define DIER\t\t\t0x00010\n#define DIER_TVE\t\t(1 << 15)\n#define DIER_FRE\t\t(1 << 14)\n#define DIER_VBE\t\t(1 << 11)\n#define DIER_RIE\t\t(1 << 9)\n#define DIER_HBE\t\t(1 << 8)\n#define DIER_ADCE(n)\t\t(1 << ((n)-1))\n\n#define CPCR\t\t\t0x00014\n#define CPCR_CP4CE\t\t(1 << 19)\n#define CPCR_CP3CE\t\t(1 << 18)\n#define CPCR_CP2CE\t\t(1 << 17)\n#define CPCR_CP1CE\t\t(1 << 16)\n\n#define DPPR\t\t\t0x00018\n#define DPPR_DPE(n)\t\t(1 << ((n)*4-1))\n#define DPPR_DPS(n, p)\t\t(((p)-1) << DPPR_DPS_SHIFT(n))\n#define DPPR_DPS_SHIFT(n)\t(((n)-1)*4)\n#define DPPR_BPP16\t\t(DPPR_DPE(8) | DPPR_DPS(8, 1))\t \n#define DPPR_BPP32_P1\t\t(DPPR_DPE(7) | DPPR_DPS(7, 1))\n#define DPPR_BPP32_P2\t\t(DPPR_DPE(8) | DPPR_DPS(8, 2))\n#define DPPR_BPP32\t\t(DPPR_BPP32_P1 | DPPR_BPP32_P2)\t \n\n#define DEFR\t\t\t0x00020\n#define DEFR_CODE\t\t(0x7773 << 16)\n#define DEFR_EXSL\t\t(1 << 12)\n#define DEFR_EXVL\t\t(1 << 11)\n#define DEFR_EXUP\t\t(1 << 5)\n#define DEFR_VCUP\t\t(1 << 4)\n#define DEFR_DEFE\t\t(1 << 0)\n\n#define DAPCR\t\t\t0x00024\n#define DAPCR_CODE\t\t(0x7773 << 16)\n#define DAPCR_AP2E\t\t(1 << 4)\n#define DAPCR_AP1E\t\t(1 << 0)\n\n#define DCPCR\t\t\t0x00028\n#define DCPCR_CODE\t\t(0x7773 << 16)\n#define DCPCR_CA2B\t\t(1 << 13)\n#define DCPCR_CD2F\t\t(1 << 12)\n#define DCPCR_DC2E\t\t(1 << 8)\n#define DCPCR_CAB\t\t(1 << 5)\n#define DCPCR_CDF\t\t(1 << 4)\n#define DCPCR_DCE\t\t(1 << 0)\n\n#define DEFR2\t\t\t0x00034\n#define DEFR2_CODE\t\t(0x7775 << 16)\n#define DEFR2_DEFE2G\t\t(1 << 0)\n\n#define DEFR3\t\t\t0x00038\n#define DEFR3_CODE\t\t(0x7776 << 16)\n#define DEFR3_EVDA\t\t(1 << 14)\n#define DEFR3_EVDM_1\t\t(1 << 12)\n#define DEFR3_EVDM_2\t\t(2 << 12)\n#define DEFR3_EVDM_3\t\t(3 << 12)\n#define DEFR3_VMSM2_EMA\t\t(1 << 6)\n#define DEFR3_VMSM1_ENA\t\t(1 << 4)\n#define DEFR3_DEFE3\t\t(1 << 0)\n\n#define DEFR4\t\t\t0x0003c\n#define DEFR4_CODE\t\t(0x7777 << 16)\n#define DEFR4_LRUO\t\t(1 << 5)\n#define DEFR4_SPCE\t\t(1 << 4)\n\n#define DVCSR\t\t\t0x000d0\n#define DVCSR_VCnFB2_DSA0(n)\t(0 << ((n)*2+16))\n#define DVCSR_VCnFB2_DSA1(n)\t(1 << ((n)*2+16))\n#define DVCSR_VCnFB2_DSA2(n)\t(2 << ((n)*2+16))\n#define DVCSR_VCnFB2_INIT(n)\t(3 << ((n)*2+16))\n#define DVCSR_VCnFB2_MASK(n)\t(3 << ((n)*2+16))\n#define DVCSR_VCnFB_DSA0(n)\t(0 << ((n)*2))\n#define DVCSR_VCnFB_DSA1(n)\t(1 << ((n)*2))\n#define DVCSR_VCnFB_DSA2(n)\t(2 << ((n)*2))\n#define DVCSR_VCnFB_INIT(n)\t(3 << ((n)*2))\n#define DVCSR_VCnFB_MASK(n)\t(3 << ((n)*2))\n\n#define DEFR5\t\t\t0x000e0\n#define DEFR5_CODE\t\t(0x66 << 24)\n#define DEFR5_YCRGB2_DIS\t(0 << 14)\n#define DEFR5_YCRGB2_PRI1\t(1 << 14)\n#define DEFR5_YCRGB2_PRI2\t(2 << 14)\n#define DEFR5_YCRGB2_PRI3\t(3 << 14)\n#define DEFR5_YCRGB2_MASK\t(3 << 14)\n#define DEFR5_YCRGB1_DIS\t(0 << 12)\n#define DEFR5_YCRGB1_PRI1\t(1 << 12)\n#define DEFR5_YCRGB1_PRI2\t(2 << 12)\n#define DEFR5_YCRGB1_PRI3\t(3 << 12)\n#define DEFR5_YCRGB1_MASK\t(3 << 12)\n#define DEFR5_DEFE5\t\t(1 << 0)\n\n#define DDLTR\t\t\t0x000e4\n#define DDLTR_CODE\t\t(0x7766 << 16)\n#define DDLTR_DLAR2\t\t(1 << 6)\n#define DDLTR_DLAY2\t\t(1 << 5)\n#define DDLTR_DLAY1\t\t(1 << 1)\n\n#define DEFR6\t\t\t0x000e8\n#define DEFR6_CODE\t\t(0x7778 << 16)\n#define DEFR6_ODPM12_DSMR\t(0 << 10)\n#define DEFR6_ODPM12_DISP\t(2 << 10)\n#define DEFR6_ODPM12_CDE\t(3 << 10)\n#define DEFR6_ODPM12_MASK\t(3 << 10)\n#define DEFR6_ODPM02_DSMR\t(0 << 8)\n#define DEFR6_ODPM02_DISP\t(2 << 8)\n#define DEFR6_ODPM02_CDE\t(3 << 8)\n#define DEFR6_ODPM02_MASK\t(3 << 8)\n#define DEFR6_TCNE1\t\t(1 << 6)\n#define DEFR6_TCNE0\t\t(1 << 4)\n#define DEFR6_MLOS1\t\t(1 << 2)\n#define DEFR6_DEFAULT\t\t(DEFR6_CODE | DEFR6_TCNE1)\n\n#define DEFR7\t\t\t0x000ec\n#define DEFR7_CODE\t\t(0x7779 << 16)\n#define DEFR7_CMME1\t\tBIT(6)\n#define DEFR7_CMME0\t\tBIT(4)\n\n \n\n#define DD1SSR\t\t\t0x20008\n#define DD1SSR_TVR\t\t(1 << 15)\n#define DD1SSR_FRM\t\t(1 << 14)\n#define DD1SSR_BUF\t\t(1 << 12)\n#define DD1SSR_VBK\t\t(1 << 11)\n#define DD1SSR_RINT\t\t(1 << 9)\n#define DD1SSR_HBK\t\t(1 << 8)\n#define DD1SSR_ADC(n)\t\t(1 << ((n)-1))\n\n#define DD1SRCR\t\t\t0x2000c\n#define DD1SRCR_TVR\t\t(1 << 15)\n#define DD1SRCR_FRM\t\t(1 << 14)\n#define DD1SRCR_BUF\t\t(1 << 12)\n#define DD1SRCR_VBK\t\t(1 << 11)\n#define DD1SRCR_RINT\t\t(1 << 9)\n#define DD1SRCR_HBK\t\t(1 << 8)\n#define DD1SRCR_ADC(n)\t\t(1 << ((n)-1))\n\n#define DD1IER\t\t\t0x20010\n#define DD1IER_TVR\t\t(1 << 15)\n#define DD1IER_FRM\t\t(1 << 14)\n#define DD1IER_BUF\t\t(1 << 12)\n#define DD1IER_VBK\t\t(1 << 11)\n#define DD1IER_RINT\t\t(1 << 9)\n#define DD1IER_HBK\t\t(1 << 8)\n#define DD1IER_ADC(n)\t\t(1 << ((n)-1))\n\n#define DEFR8\t\t\t0x20020\n#define DEFR8_CODE\t\t(0x7790 << 16)\n#define DEFR8_VSCS\t\t(1 << 6)\n#define DEFR8_DRGBS_DU(n)\t((n) << 4)\n#define DEFR8_DRGBS_MASK\t(3 << 4)\n#define DEFR8_DEFE8\t\t(1 << 0)\n\n#define DOFLR\t\t\t0x20024\n#define DOFLR_CODE\t\t(0x7790 << 16)\n#define DOFLR_HSYCFL1\t\t(1 << 13)\n#define DOFLR_VSYCFL1\t\t(1 << 12)\n#define DOFLR_ODDFL1\t\t(1 << 11)\n#define DOFLR_DISPFL1\t\t(1 << 10)\n#define DOFLR_CDEFL1\t\t(1 << 9)\n#define DOFLR_RGBFL1\t\t(1 << 8)\n#define DOFLR_HSYCFL0\t\t(1 << 5)\n#define DOFLR_VSYCFL0\t\t(1 << 4)\n#define DOFLR_ODDFL0\t\t(1 << 3)\n#define DOFLR_DISPFL0\t\t(1 << 2)\n#define DOFLR_CDEFL0\t\t(1 << 1)\n#define DOFLR_RGBFL0\t\t(1 << 0)\n\n#define DIDSR\t\t\t0x20028\n#define DIDSR_CODE\t\t(0x7790 << 16)\n#define DIDSR_LDCS_DCLKIN(n)\t(0 << (8 + (n) * 2))\n#define DIDSR_LDCS_DSI(n)\t(2 << (8 + (n) * 2))\t \n#define DIDSR_LDCS_LVDS0(n)\t(2 << (8 + (n) * 2))\n#define DIDSR_LDCS_LVDS1(n)\t(3 << (8 + (n) * 2))\n#define DIDSR_LDCS_MASK(n)\t(3 << (8 + (n) * 2))\n#define DIDSR_PDCS_CLK(n, clk)\t(clk << ((n) * 2))\n#define DIDSR_PDCS_MASK(n)\t(3 << ((n) * 2))\n\n#define DEFR10\t\t\t0x20038\n#define DEFR10_CODE\t\t(0x7795 << 16)\n#define DEFR10_VSPF1_RGB\t(0 << 14)\n#define DEFR10_VSPF1_YC\t\t(1 << 14)\n#define DEFR10_DOCF1_RGB\t(0 << 12)\n#define DEFR10_DOCF1_YC\t\t(1 << 12)\n#define DEFR10_YCDF0_YCBCR444\t(0 << 11)\n#define DEFR10_YCDF0_YCBCR422\t(1 << 11)\n#define DEFR10_VSPF0_RGB\t(0 << 10)\n#define DEFR10_VSPF0_YC\t\t(1 << 10)\n#define DEFR10_DOCF0_RGB\t(0 << 8)\n#define DEFR10_DOCF0_YC\t\t(1 << 8)\n#define DEFR10_TSEL_H3_TCON1\t(0 << 1)  \n#define DEFR10_DEFE10\t\t(1 << 0)\n\n#define DPLLCR\t\t\t0x20044\n#define DPLLCR_CODE\t\t(0x95 << 24)\n#define DPLLCR_PLCS1\t\t(1 << 23)\n#define DPLLCR_PLCS0\t\t(1 << 21)\n#define DPLLCR_CLKE\t\t(1 << 18)\n#define DPLLCR_FDPLL(n)\t\t((n) << 12)\n#define DPLLCR_N(n)\t\t((n) << 5)\n#define DPLLCR_M(n)\t\t((n) << 3)\n#define DPLLCR_STBY\t\t(1 << 2)\n#define DPLLCR_INCS_DOTCLKIN0\t(0 << 0)\n#define DPLLCR_INCS_DOTCLKIN1\t(1 << 1)\n\n#define DPLLC2R\t\t\t0x20048\n#define DPLLC2R_CODE\t\t(0x95 << 24)\n#define DPLLC2R_SELC\t\t(1 << 12)\n#define DPLLC2R_M(n)\t\t((n) << 8)\n#define DPLLC2R_FDPLL(n)\t((n) << 0)\n\n \n\n#define HDSR\t\t\t0x00040\n#define HDER\t\t\t0x00044\n#define VDSR\t\t\t0x00048\n#define VDER\t\t\t0x0004c\n#define HCR\t\t\t0x00050\n#define HSWR\t\t\t0x00054\n#define VCR\t\t\t0x00058\n#define VSPR\t\t\t0x0005c\n#define EQWR\t\t\t0x00060\n#define SPWR\t\t\t0x00064\n#define CLAMPSR\t\t\t0x00070\n#define CLAMPWR\t\t\t0x00074\n#define DESR\t\t\t0x00078\n#define DEWR\t\t\t0x0007c\n\n \n\n#define CP1TR\t\t\t0x00080\n#define CP2TR\t\t\t0x00084\n#define CP3TR\t\t\t0x00088\n#define CP4TR\t\t\t0x0008c\n\n#define DOOR\t\t\t0x00090\n#define DOOR_RGB(r, g, b)\t(((r) << 18) | ((g) << 10) | ((b) << 2))\n#define CDER\t\t\t0x00094\n#define CDER_RGB(r, g, b)\t(((r) << 18) | ((g) << 10) | ((b) << 2))\n#define BPOR\t\t\t0x00098\n#define BPOR_RGB(r, g, b)\t(((r) << 18) | ((g) << 10) | ((b) << 2))\n\n#define RINTOFSR\t\t0x0009c\n\n#define DSHPR\t\t\t0x000c8\n#define DSHPR_CODE\t\t(0x7776 << 16)\n#define DSHPR_PRIH\t\t(0xa << 4)\n#define DSHPR_PRIL_BPP16\t(0x8 << 0)\n#define DSHPR_PRIL_BPP32\t(0x9 << 0)\n\n \n\n#define PLANE_OFF\t\t0x00100\n\n#define PnMR\t\t\t0x00100  \n#define PnMR_VISL_VIN0\t\t(0 << 26)\t \n#define PnMR_VISL_VIN1\t\t(1 << 26)\t \n#define PnMR_VISL_VIN2\t\t(2 << 26)\t \n#define PnMR_VISL_VIN3\t\t(3 << 26)\t \n#define PnMR_YCDF_YUYV\t\t(1 << 20)\t \n#define PnMR_TC_R\t\t(0 << 17)\t \n#define PnMR_TC_CP\t\t(1 << 17)\t \n#define PnMR_WAE\t\t(1 << 16)\t \n#define PnMR_SPIM_TP\t\t(0 << 12)\t \n#define PnMR_SPIM_ALP\t\t(1 << 12)\t \n#define PnMR_SPIM_EOR\t\t(2 << 12)\t \n#define PnMR_SPIM_TP_OFF\t(1 << 14)\t \n#define PnMR_CPSL_CP1\t\t(0 << 8)\t \n#define PnMR_CPSL_CP2\t\t(1 << 8)\t \n#define PnMR_CPSL_CP3\t\t(2 << 8)\t \n#define PnMR_CPSL_CP4\t\t(3 << 8)\t \n#define PnMR_DC\t\t\t(1 << 7)\t \n#define PnMR_BM_MD\t\t(0 << 4)\t \n#define PnMR_BM_AR\t\t(1 << 4)\t \n#define PnMR_BM_AD\t\t(2 << 4)\t \n#define PnMR_BM_VC\t\t(3 << 4)\t \n#define PnMR_DDDF_8BPP\t\t(0 << 0)\t \n#define PnMR_DDDF_16BPP\t\t(1 << 0)\t \n#define PnMR_DDDF_ARGB\t\t(2 << 0)\t \n#define PnMR_DDDF_YC\t\t(3 << 0)\t \n#define PnMR_DDDF_MASK\t\t(3 << 0)\n\n#define PnMWR\t\t\t0x00104\n\n#define PnALPHAR\t\t0x00108\n#define PnALPHAR_ABIT_1\t\t(0 << 12)\n#define PnALPHAR_ABIT_0\t\t(1 << 12)\n#define PnALPHAR_ABIT_X\t\t(2 << 12)\n\n#define PnDSXR\t\t\t0x00110\n#define PnDSYR\t\t\t0x00114\n#define PnDPXR\t\t\t0x00118\n#define PnDPYR\t\t\t0x0011c\n\n#define PnDSA0R\t\t\t0x00120\n#define PnDSA1R\t\t\t0x00124\n#define PnDSA2R\t\t\t0x00128\n#define PnDSA_MASK\t\t0xfffffff0\n\n#define PnSPXR\t\t\t0x00130\n#define PnSPYR\t\t\t0x00134\n#define PnWASPR\t\t\t0x00138\n#define PnWAMWR\t\t\t0x0013c\n\n#define PnBTR\t\t\t0x00140\n\n#define PnTC1R\t\t\t0x00144\n#define PnTC2R\t\t\t0x00148\n#define PnTC3R\t\t\t0x0014c\n#define PnTC3R_CODE\t\t(0x66 << 24)\n\n#define PnMLR\t\t\t0x00150\n\n#define PnSWAPR\t\t\t0x00180\n#define PnSWAPR_DIGN\t\t(1 << 4)\n#define PnSWAPR_SPQW\t\t(1 << 3)\n#define PnSWAPR_SPLW\t\t(1 << 2)\n#define PnSWAPR_SPWD\t\t(1 << 1)\n#define PnSWAPR_SPBY\t\t(1 << 0)\n\n#define PnDDCR\t\t\t0x00184\n#define PnDDCR_CODE\t\t(0x7775 << 16)\n#define PnDDCR_LRGB1\t\t(1 << 11)\n#define PnDDCR_LRGB0\t\t(1 << 10)\n\n#define PnDDCR2\t\t\t0x00188\n#define PnDDCR2_CODE\t\t(0x7776 << 16)\n#define PnDDCR2_NV21\t\t(1 << 5)\n#define PnDDCR2_Y420\t\t(1 << 4)\n#define PnDDCR2_DIVU\t\t(1 << 1)\n#define PnDDCR2_DIVY\t\t(1 << 0)\n\n#define PnDDCR4\t\t\t0x00190\n#define PnDDCR4_CODE\t\t(0x7766 << 16)\n#define PnDDCR4_VSPS\t\t(1 << 13)\n#define PnDDCR4_SDFS_RGB\t(0 << 4)\n#define PnDDCR4_SDFS_YC\t\t(5 << 4)\n#define PnDDCR4_SDFS_MASK\t(7 << 4)\n#define PnDDCR4_EDF_NONE\t(0 << 0)\n#define PnDDCR4_EDF_ARGB8888\t(1 << 0)\n#define PnDDCR4_EDF_RGB888\t(2 << 0)\n#define PnDDCR4_EDF_RGB666\t(3 << 0)\n#define PnDDCR4_EDF_MASK\t(7 << 0)\n\n#define APnMR\t\t\t0x0a100\n#define APnMR_WAE\t\t(1 << 16)\t \n#define APnMR_DC\t\t(1 << 7)\t \n#define APnMR_BM_MD\t\t(0 << 4)\t \n#define APnMR_BM_AD\t\t(2 << 4)\t \n\n#define APnMWR\t\t\t0x0a104\n\n#define APnDSXR\t\t\t0x0a110\n#define APnDSYR\t\t\t0x0a114\n#define APnDPXR\t\t\t0x0a118\n#define APnDPYR\t\t\t0x0a11c\n\n#define APnDSA0R\t\t0x0a120\n#define APnDSA1R\t\t0x0a124\n#define APnDSA2R\t\t0x0a128\n\n#define APnSPXR\t\t\t0x0a130\n#define APnSPYR\t\t\t0x0a134\n#define APnWASPR\t\t0x0a138\n#define APnWAMWR\t\t0x0a13c\n\n#define APnBTR\t\t\t0x0a140\n\n#define APnMLR\t\t\t0x0a150\n#define APnSWAPR\t\t0x0a180\n\n \n\n#define DCMR\t\t\t0x0c100\n#define DCMWR\t\t\t0x0c104\n#define DCSAR\t\t\t0x0c120\n#define DCMLR\t\t\t0x0c150\n\n \n\n#define CP1_000R\t\t0x01000\n#define CP1_255R\t\t0x013fc\n#define CP2_000R\t\t0x02000\n#define CP2_255R\t\t0x023fc\n#define CP3_000R\t\t0x03000\n#define CP3_255R\t\t0x033fc\n#define CP4_000R\t\t0x04000\n#define CP4_255R\t\t0x043fc\n\n \n\n#define ESCR02\t\t\t0x10000\n#define ESCR13\t\t\t0x01000\n#define ESCR_DCLKOINV\t\t(1 << 25)\n#define ESCR_DCLKSEL_DCLKIN\t(0 << 20)\n#define ESCR_DCLKSEL_CLKS\t(1 << 20)\n#define ESCR_DCLKSEL_MASK\t(1 << 20)\n#define ESCR_DCLKDIS\t\t(1 << 16)\n#define ESCR_SYNCSEL_OFF\t(0 << 8)\n#define ESCR_SYNCSEL_EXVSYNC\t(2 << 8)\n#define ESCR_SYNCSEL_EXHSYNC\t(3 << 8)\n#define ESCR_FRQSEL_MASK\t(0x3f << 0)\n\n#define OTAR02\t\t\t0x10004\n#define OTAR13\t\t\t0x01004\n\n \n\n#define DORCR\t\t\t0x11000\n#define DORCR_PG1T\t\t(1 << 30)\n#define DORCR_DK1S\t\t(1 << 28)\n#define DORCR_PG1D_DS0\t\t(0 << 24)\n#define DORCR_PG1D_DS1\t\t(1 << 24)\n#define DORCR_PG1D_FIX0\t\t(2 << 24)\n#define DORCR_PG1D_DOOR\t\t(3 << 24)\n#define DORCR_PG1D_MASK\t\t(3 << 24)\n#define DORCR_DR0D\t\t(1 << 21)\n#define DORCR_PG0D_DS0\t\t(0 << 16)\n#define DORCR_PG0D_DS1\t\t(1 << 16)\n#define DORCR_PG0D_FIX0\t\t(2 << 16)\n#define DORCR_PG0D_DOOR\t\t(3 << 16)\n#define DORCR_PG0D_MASK\t\t(3 << 16)\n#define DORCR_RGPV\t\t(1 << 4)\n#define DORCR_DPRS\t\t(1 << 0)\n\n#define DPTSR\t\t\t0x11004\n#define DPTSR_PnDK(n)\t\t(1 << ((n) + 16))\n#define DPTSR_PnTS(n)\t\t(1 << (n))\n\n#define DAPTSR\t\t\t0x11008\n#define DAPTSR_APnDK(n)\t\t(1 << ((n) + 16))\n#define DAPTSR_APnTS(n)\t\t(1 << (n))\n\n#define DS1PR\t\t\t0x11020\n#define DS2PR\t\t\t0x11024\n\n \n\n#define YNCR\t\t\t0x11080\n#define YNOR\t\t\t0x11084\n#define CRNOR\t\t\t0x11088\n#define CBNOR\t\t\t0x1108c\n#define RCRCR\t\t\t0x11090\n#define GCRCR\t\t\t0x11094\n#define GCBCR\t\t\t0x11098\n#define BCBCR\t\t\t0x1109c\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}