*******************************************************************

  Device    [devARAM16X1S]

  Author    [guoxi]

  Abstract  [RAM16X1S]

  Revision History:

********************************************************************************/
gate
device devARAM16X1S : device CLMS
{

    parameter
    (
        config bit     CP_INITA[31:0] = 32'hffff_ffff,
        config string  CP_MODEA       = "LUT5",          //"LUT5" "ROM" "WMUX" "RAM" "ARITH" "PRIENC" "MUX4" "XOR" "COMP" "RAM"
        config string  CP_MASK_LUTA    := "TRUE",         //1'b0: Disable; 1'b1: Enable 
        config string  CP_Y0MUX_SEL := "FX",              //"FX":F0 "CYX":CYA "MF":QP0
        config string  CP_LRS_EN    = "FALSE",           //1'b0: "Disable"; 1'b1: "Enable"
        config string  CP_LRS_POL   = "FALSE",           //1'b0: "RS"; 1'b1: "Invert RS" - CLMS Global
        config string  CP_CLK_POL   = "FALSE",           //1'b0: "CLK"; 1'b1: "Invert CLK" - CLMS Global    
        config string  CP_WCK_SEL   := "LOCAL"            //"LOCAL": local CLK; "CHAIN": adjcent WCLK
    );
    port
    (         
        // These are the ports of FGA.
        input    A0,
        input    A1,
        input    A2,
        input    A3,
        input    A4,
       
        input    AD,
        output   Y0,

        // These are the ports of RAM.
        // Here are the ports of RAM write adress( WA[3:0] ), and shared with ROM. 
        input    M1,
        input    M3,
        input    M0,
        input    M2,

        // Here are the ports of CLMS for controlling.
        input    RS,
        input    CE,
        input    CLK 
    );

}// end of device devARAM16X1S

/*******************************************************************************

  Device    [devARAM16X1S]

  Author    [guoxi]

  Abstract  [The structure netlist of devARAM16X1S is described in the similar fashion 
             as in HDL. In unit instantiation statement, the formal pin may be 
             connected to net which is declared explicitly. 
             
             In Valence, the connection can also be made from formal pin to other 
             pin or port, in which case Valence compiler shall create the net to 
             fulfil the connection. The built-in naming convention is kicked in 
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of devARAM16X1S
{
    // Wires for input ports
    wire ntA0;
    wire ntA1;
    wire ntA2;
    wire ntA3;
    wire ntA4;
    wire ntAD;    
    wire ntM1;
    wire ntM3;
    wire ntM2;
    wire ntM0;
    
    wire ntRS;
    wire ntCE;
    wire ntCLK;

    // Wires connecting to output ports
    wire ntY0;
    
    // Internal wires
    wire ntL5A;
    wire ntCLK_W;
    wire ntRS_P;
    wire ntCLKCO;
    wire ntWE;

    //
    // Connection to ports
    //
    ntA0      <= A0;
    ntA1      <= A1;
    ntA2      <= A2;
    ntA3      <= A3;
    ntA4      <= A4;
    ntAD      <= AD;
 
    ntM1      <= M1;
    ntM3      <= M3;
    ntM0      <= M0;
    ntM2      <= M2;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;


    Y0        <= ntY0;

    //
    // Instances. FGA section
    //

    device FYS FYA
        parameter map
        (
            CP_INIT   => CP_INITA,
            CP_MODE   => CP_MODEA,
            CP_MASK   => CP_MASK_LUTA               
         )
         port map
         (
            A0   => ntA0,
            A1   => ntA1,
            A2   => ntA2,
            A3   => ntA3,
            A4   => ntA4,
            AD   => ntAD,
            L5   => ntL5A,
            WA   => { ntCE, ntM3, ntM2, ntM1, ntM0 },
            WCK  => ntCLK_W,
            WE   => ntWE            
         );
    
    device YMUX  Y0MUX
        parameter map
        (
            CP_OUT_SEL => CP_Y0MUX_SEL
        )
        port map
        (
            Y    => ntY0,
            FX   => ntL5A
        );
    
    device LRS_POLMUX  LRSPOLMUX
        parameter map
        (
            CP_LRS_EN  => CP_LRS_EN,
            CP_LRS_POL => CP_LRS_POL
        )
        port map
        (
            Y  => ntRS_P,
            IN => ntRS
        );

    device CLK_POLMUX  CLKPOLMUX
        parameter map
        (
            CP_CLK_POL => CP_CLK_POL
        )
        port map
        (
            Y  => ntCLKCO,
            IN => ntCLK
        );

    device RAM_RS U0_NOT
        port map
        (
            IN  => ntRS_P,
            OUT => ntWE
        );  
        
    device MUX2_P WCKMUX
        parameter map
        (
            SEL => CP_WCK_SEL
        )
        port map
        (
            DOUT => ntCLK_W, 
            DI0  => ntCLKCO
        );

}; // end of structure netlist of devARAM16X1S

