--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise H:/EECS140/Lab8/lab8/lab8.ise -intstyle ise
-e 3 -s 4 -xml toplevel toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
Toplevel_ucf.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.26 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.827|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
carry_in       |segments<0>    |   13.720|
carry_in       |segments<1>    |   13.188|
carry_in       |segments<2>    |   13.707|
carry_in       |segments<3>    |   14.037|
carry_in       |segments<4>    |   14.048|
carry_in       |segments<5>    |   13.081|
carry_in       |segments<6>    |   13.357|
control<0>     |segments<0>    |   12.640|
control<0>     |segments<1>    |   13.139|
control<0>     |segments<2>    |   13.451|
control<0>     |segments<3>    |   12.679|
control<0>     |segments<4>    |   12.570|
control<0>     |segments<5>    |   12.110|
control<0>     |segments<6>    |   12.253|
control<1>     |segments<0>    |   11.305|
control<1>     |segments<1>    |   11.784|
control<1>     |segments<2>    |   12.096|
control<1>     |segments<3>    |   11.622|
control<1>     |segments<4>    |   11.633|
control<1>     |segments<5>    |   10.755|
control<1>     |segments<6>    |   10.942|
switches<0>    |segments<0>    |   14.411|
switches<0>    |segments<1>    |   13.879|
switches<0>    |segments<2>    |   14.398|
switches<0>    |segments<3>    |   14.728|
switches<0>    |segments<4>    |   14.739|
switches<0>    |segments<5>    |   13.772|
switches<0>    |segments<6>    |   14.048|
switches<1>    |segments<0>    |   13.017|
switches<1>    |segments<1>    |   12.485|
switches<1>    |segments<2>    |   13.004|
switches<1>    |segments<3>    |   13.334|
switches<1>    |segments<4>    |   13.345|
switches<1>    |segments<5>    |   12.378|
switches<1>    |segments<6>    |   12.654|
switches<2>    |segments<0>    |   11.514|
switches<2>    |segments<1>    |   10.982|
switches<2>    |segments<2>    |   11.501|
switches<2>    |segments<3>    |   11.831|
switches<2>    |segments<4>    |   11.842|
switches<2>    |segments<5>    |   10.875|
switches<2>    |segments<6>    |   11.151|
switches<3>    |segments<0>    |   12.921|
switches<3>    |segments<1>    |   12.389|
switches<3>    |segments<2>    |   12.908|
switches<3>    |segments<3>    |   13.238|
switches<3>    |segments<4>    |   13.249|
switches<3>    |segments<5>    |   12.282|
switches<3>    |segments<6>    |   12.558|
switches<4>    |segments<0>    |   14.125|
switches<4>    |segments<1>    |   13.593|
switches<4>    |segments<2>    |   14.112|
switches<4>    |segments<3>    |   14.442|
switches<4>    |segments<4>    |   14.453|
switches<4>    |segments<5>    |   13.486|
switches<4>    |segments<6>    |   13.762|
switches<5>    |segments<0>    |   14.005|
switches<5>    |segments<1>    |   13.473|
switches<5>    |segments<2>    |   13.992|
switches<5>    |segments<3>    |   14.322|
switches<5>    |segments<4>    |   14.333|
switches<5>    |segments<5>    |   13.366|
switches<5>    |segments<6>    |   13.642|
switches<6>    |segments<0>    |   12.490|
switches<6>    |segments<1>    |   11.958|
switches<6>    |segments<2>    |   12.477|
switches<6>    |segments<3>    |   12.807|
switches<6>    |segments<4>    |   12.818|
switches<6>    |segments<5>    |   11.851|
switches<6>    |segments<6>    |   12.127|
switches<7>    |segments<0>    |   12.287|
switches<7>    |segments<1>    |   11.755|
switches<7>    |segments<2>    |   12.274|
switches<7>    |segments<3>    |   12.604|
switches<7>    |segments<4>    |   12.615|
switches<7>    |segments<5>    |   11.648|
switches<7>    |segments<6>    |   11.924|
---------------+---------------+---------+


Analysis completed Thu Apr 04 10:25:48 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 135 MB



