v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 49100 50200 1 0 0 vcc-2.sym
C 47500 49000 1 0 0 gnd-1.sym
C 47800 47400 1 0 0 ADS7822-1.sym
{
T 48100 50600 5 10 0 0 0 0 1
device=ADS7822
T 48100 50200 5 10 1 1 0 0 1
refdes=U23
T 47800 47400 5 10 0 0 0 0 1
footprint=DIP8
T 47800 47400 5 10 0 0 0 0 1
net=Vcc:1,8
T 47800 47400 5 10 0 0 0 0 1
net=GND:3,4
T 47800 47400 5 10 0 0 0 0 1
net=nCK:7
T 47800 47400 5 10 0 0 0 0 1
net=DOUT0:6
}
C 46200 49500 1 0 0 input-2.sym
{
T 46200 49700 5 10 0 2 0 0 1
net=INPUT:1
T 46800 50200 5 10 0 0 0 0 1
device=none
T 47400 49600 5 10 1 1 0 7 1
value=INPUT
}
C 46400 47700 1 0 0 input-2.sym
{
T 46400 47900 5 10 0 0 0 0 1
net=nCK:1
T 47000 48400 5 10 0 0 0 0 1
device=none
T 47400 47800 5 10 1 1 0 7 1
value=nCK
}
N 47800 49600 47600 49600 4
N 47800 49300 47600 49300 4
C 47800 48500 1 90 0 vcc-2.sym
C 56000 47600 1 0 0 vcc-2.sym
C 56300 46400 1 90 0 resistor-1.sym
{
T 55900 46700 5 10 0 0 90 0 1
device=RESISTOR
T 56000 46600 5 10 1 1 90 0 1
refdes=R20
T 56300 46400 5 10 0 0 0 0 1
footprint=R025
T 56300 46400 5 10 0 0 0 0 1
Vcc:1=R025
T 56300 46400 5 10 0 0 0 0 1
net=DOUT0:2
T 56600 46600 5 10 1 1 90 0 1
value=1K
}
N 56200 47600 56200 47300 4
C 53900 50100 1 0 0 vcc-2.sym
C 52300 48900 1 0 0 gnd-1.sym
C 52600 47300 1 0 0 ADS7822-1.sym
{
T 52900 50500 5 10 0 0 0 0 1
device=ADS7822
T 52900 50100 5 10 1 1 0 0 1
refdes=U25
T 52600 47300 5 10 0 0 0 0 1
footprint=DIP8
T 52600 47300 5 10 0 0 0 0 1
net=Vcc:1,8
T 52600 47300 5 10 0 0 0 0 1
net=GND:3,4
T 52600 47300 5 10 0 0 0 0 1
net=nCK:7
T 52600 47300 5 10 0 0 0 0 1
net=DOUT0:6
}
C 51000 49400 1 0 0 input-2.sym
{
T 51000 49600 5 10 0 2 0 0 1
net=INPUT:1
T 51600 50100 5 10 0 0 0 0 1
device=none
T 52200 49500 5 10 1 1 0 7 1
value=INPUT
}
C 51200 47600 1 0 0 input-2.sym
{
T 51200 47800 5 10 0 0 0 0 1
net=nCK:1
T 51800 48300 5 10 0 0 0 0 1
device=none
T 52200 47700 5 10 1 1 0 7 1
value=nCK
}
N 52600 49500 52400 49500 4
N 52600 49200 52400 49200 4
C 52600 48400 1 90 0 vcc-2.sym
C 49200 44800 1 0 0 vcc-2.sym
C 47600 43600 1 0 0 gnd-1.sym
C 47800 42000 1 0 0 ADS7822-1.sym
{
T 48100 45200 5 10 0 0 0 0 1
device=ADS7822
T 48100 44800 5 10 1 1 0 0 1
refdes=U26
T 47800 42000 5 10 0 0 0 0 1
footprint=DIP8
T 47800 42000 5 10 0 0 0 0 1
net=Vcc:1,8
T 47800 42000 5 10 0 0 0 0 1
net=GND:3,4
T 47800 42000 5 10 0 0 0 0 1
net=nCK:7
T 47800 42000 5 10 0 0 0 0 1
net=DOUT0:6
}
C 46300 44100 1 0 0 input-2.sym
{
T 46300 44300 5 10 0 2 0 0 1
net=INPUT:1
T 46900 44800 5 10 0 0 0 0 1
device=none
T 47500 44200 5 10 1 1 0 7 1
value=INPUT
}
C 46500 42300 1 0 0 input-2.sym
{
T 46500 42500 5 10 0 0 0 0 1
net=nCK:1
T 47100 43000 5 10 0 0 0 0 1
device=none
T 47500 42400 5 10 1 1 0 7 1
value=nCK
}
N 47800 44200 47700 44200 4
N 47800 43900 47700 43900 4
C 47900 43100 1 90 0 vcc-2.sym
C 54500 45000 1 0 0 vcc-2.sym
C 52900 43800 1 0 0 gnd-1.sym
C 53200 42200 1 0 0 ADS7822-1.sym
{
T 53500 45400 5 10 0 0 0 0 1
device=ADS7822
T 53500 45000 5 10 1 1 0 0 1
refdes=U27
T 53200 42200 5 10 0 0 0 0 1
footprint=DIP8
T 53200 42200 5 10 0 0 0 0 1
net=Vcc:1,8
T 53200 42200 5 10 0 0 0 0 1
net=GND:3,4
T 53200 42200 5 10 0 0 0 0 1
net=nCK:7
T 53200 42200 5 10 0 0 0 0 1
net=DOUT0:6
}
C 51600 44300 1 0 0 input-2.sym
{
T 51600 44500 5 10 0 2 0 0 1
net=INPUT:1
T 52200 45000 5 10 0 0 0 0 1
device=none
T 52800 44400 5 10 1 1 0 7 1
value=INPUT
}
C 51800 42500 1 0 0 input-2.sym
{
T 51800 42700 5 10 0 0 0 0 1
net=nCK:1
T 52400 43200 5 10 0 0 0 0 1
device=none
T 52800 42600 5 10 1 1 0 7 1
value=nCK
}
N 53200 44400 53000 44400 4
N 53200 44100 53000 44100 4
C 53200 43300 1 90 0 vcc-2.sym
C 50200 48100 1 0 0 in-1.sym
{
T 50200 48400 5 10 0 0 0 0 1
device=INPUT
T 50200 48400 5 10 1 1 0 0 1
refdes=nCSL
}
C 50700 43000 1 0 0 in-1.sym
{
T 50700 43300 5 10 0 0 0 0 1
device=INPUT
T 50700 43300 5 10 1 1 0 0 1
refdes=nCSL
}
C 45300 42800 1 0 0 in-1.sym
{
T 45300 43100 5 10 0 0 0 0 1
device=INPUT
T 45300 43100 5 10 1 1 0 0 1
refdes=nCSL
}
C 56100 46000 1 0 0 out-1.sym
{
T 56100 46300 5 10 0 0 0 0 1
device=OUTPUT
T 56100 45700 5 10 1 1 0 0 1
refdes=DOUT0
}
C 45300 48200 1 0 0 in-1.sym
{
T 45300 48500 5 10 0 0 0 0 1
device=INPUT
T 45300 48500 5 10 1 1 0 0 1
refdes=nCSL
}
N 47200 48100 47800 48100 4
C 45300 47800 1 0 0 in-1.sym
{
T 45300 48100 5 10 0 0 0 0 1
device=INPUT
T 45300 47600 5 10 1 1 0 0 1
refdes=SEL00
}
N 52100 48000 52600 48000 4
C 50200 47700 1 0 0 in-1.sym
{
T 50200 48000 5 10 0 0 0 0 1
device=INPUT
T 50200 47500 5 10 1 1 0 0 1
refdes=SEL01
}
C 50700 42600 1 0 0 in-1.sym
{
T 50700 42900 5 10 0 0 0 0 1
device=INPUT
T 50700 42400 5 10 1 1 0 0 1
refdes=SEL03
}
C 45300 42400 1 0 0 in-1.sym
{
T 45300 42700 5 10 0 0 0 0 1
device=INPUT
T 45300 42200 5 10 1 1 0 0 1
refdes=SEL02
}
N 52600 42900 53200 42900 4
N 47200 42700 47800 42700 4
N 56200 46400 56200 46100 4
N 49900 46100 56200 46100 4
N 49900 43000 49900 48400 4
N 47800 42400 47900 42400 4
N 47800 43300 47900 43300 4
N 49300 44800 49400 44800 4
C 45900 47600 1 0 0 7432-1.sym
{
T 46500 48500 5 10 0 0 0 0 1
device=7432
T 46200 48500 5 10 1 1 0 0 1
refdes=U22
T 46500 49900 5 10 0 0 0 0 1
footprint=DIP14
T 45900 47600 5 10 0 0 0 0 1
net=nCSL:1
T 45900 47600 5 10 0 0 0 0 1
net=SEL00:2
T 45900 47600 5 10 0 0 0 0 1
slot=1
}
C 50800 47500 1 0 0 7432-1.sym
{
T 51400 48400 5 10 0 0 0 0 1
device=7432
T 51100 48400 5 10 1 1 0 0 1
refdes=U22
T 51400 49800 5 10 0 0 0 0 1
footprint=DIP14
T 50800 47500 5 10 0 0 0 0 1
net=nCSL:4
T 50800 47500 5 10 0 0 0 0 1
net=SEL01:5
T 50800 47500 5 10 0 0 0 0 1
slot=2
}
C 51300 42400 1 0 0 7432-1.sym
{
T 51900 43300 5 10 0 0 0 0 1
device=7432
T 51600 43300 5 10 1 1 0 0 1
refdes=U22
T 51900 44700 5 10 0 0 0 0 1
footprint=DIP14
T 51300 42400 5 10 0 0 0 0 1
net=nCSL:12
T 51300 42400 5 10 0 0 0 0 1
net=SEL03:13
T 51300 42400 5 10 0 0 0 0 1
slot=4
}
C 45900 42200 1 0 0 7432-1.sym
{
T 46500 43100 5 10 0 0 0 0 1
device=7432
T 46200 43100 5 10 1 1 0 0 1
refdes=U22
T 46500 44500 5 10 0 0 0 0 1
footprint=DIP14
T 45900 42200 5 10 0 0 0 0 1
net=SEL02:10
T 45900 42200 5 10 0 0 0 0 1
net=nCSL:9
T 45900 42200 5 10 0 0 0 0 1
slot=3
}
N 54700 48300 54700 46100 4
N 55300 43200 55300 46100 4
C 41500 44600 1 0 0 7474-1.sym
{
T 43300 46400 5 10 0 0 0 0 1
device=7474
T 42800 46600 5 10 1 1 0 6 1
refdes=U20
T 43300 47400 5 10 0 0 0 0 1
footprint=DIP14
T 41500 44600 5 10 0 0 0 0 1
net=CS:2
T 41500 44600 5 10 0 0 0 0 1
net=Vcc:1,4
T 41500 44600 5 10 0 0 0 0 1
slot=1
}
C 40900 46100 1 0 0 in-1.sym
{
T 40900 46400 5 10 0 0 0 0 1
device=INPUT
T 40900 46400 5 10 1 1 0 0 1
refdes=CS
}
C 45200 46300 1 0 0 out-1.sym
{
T 45200 46600 5 10 0 0 0 0 1
device=OUTPUT
T 45200 46600 5 10 1 1 0 0 1
refdes=nCSL
}
C 43900 45900 1 0 0 7402-1.sym
{
T 44500 46800 5 10 0 0 0 0 1
device=7402
T 44200 46800 5 10 1 1 0 0 1
refdes=U21
T 44500 48200 5 10 0 0 0 0 1
footprint=DIP14
T 43900 45900 5 10 0 0 0 0 1
net=nCSL:1
T 43900 45900 5 10 0 0 0 0 1
net=CS:3
T 43900 45900 5 10 0 0 0 0 1
slot=1
}
N 43100 46200 43900 46200 4
N 41500 46200 41500 47500 4
N 41500 47500 43900 47500 4
N 43900 47500 43900 46600 4
C 42100 46800 1 0 0 vcc-2.sym
C 42500 44600 1 180 0 vcc-2.sym
C 41200 40700 1 0 0 74164-1.sym
{
T 41500 43550 5 10 0 0 0 0 1
device=74164
T 42900 43400 5 10 1 1 0 6 1
refdes=U24
T 41500 43750 5 10 0 0 0 0 1
footprint=DIP14
T 41200 40700 5 10 0 0 0 0 1
net=FRAME40:1
T 41200 40700 5 10 0 0 0 0 1
net=Vcc:2,9
T 41200 40700 5 10 0 0 0 0 1
net=nCK:8
}
C 42600 40400 1 0 0 in-1.sym
{
T 42600 40700 5 10 0 0 0 0 1
device=INPUT
T 42600 40200 5 10 1 1 0 0 1
refdes=STOP
}
C 40400 40800 1 0 0 in-1.sym
{
T 40400 41100 5 10 0 0 0 0 1
device=INPUT
T 40500 40400 5 10 1 1 0 0 1
refdes=nCK
}
C 40600 42900 1 0 0 in-1.sym
{
T 40600 43200 5 10 0 0 0 0 1
device=INPUT
T 40600 43200 5 10 1 1 0 0 1
refdes=FRAME40
}
C 40500 42100 1 0 0 vcc-1.sym
N 41500 45200 41100 45200 4
N 41100 43700 41100 45200 4
N 41100 43700 44600 43700 4
N 44600 43700 44600 40700 4
N 41000 40900 41200 40900 4
N 41200 42700 41200 41200 4
N 41200 41200 40700 41200 4
N 40700 41200 40700 42100 4
N 43300 40900 43200 40900 4
N 43300 40500 43200 40500 4
C 43300 40200 1 0 0 7432-1.sym
{
T 43900 41100 5 10 0 0 0 0 1
device=7432
T 43600 41100 5 10 1 1 0 0 1
refdes=U28
T 43900 42500 5 10 0 0 0 0 1
footprint=DIP14
T 43300 40200 5 10 0 0 0 0 1
net=STOP:2
T 43300 40200 5 10 0 0 0 0 1
slot=1
}
