\doxysection{stm32f4xx\+\_\+ll\+\_\+pwr.\+h}
\hypertarget{stm32f4xx__ll__pwr_8h_source}{}\label{stm32f4xx__ll__pwr_8h_source}\index{swont\_ide/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_pwr.h@{swont\_ide/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_pwr.h}}
\mbox{\hyperlink{stm32f4xx__ll__pwr_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_PWR\_H}}
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_PWR\_H}}
\DoxyCodeLine{00023\ }
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00025\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00027\ }
\DoxyCodeLine{00028\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00030\ }
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#if\ defined(PWR)}}
\DoxyCodeLine{00036\ }
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00044\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00046\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CR\_CSBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_CSBF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_SBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_SBF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_PVDO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_PVDO\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_VOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_VOSRDY\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP)}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_EWUP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#elif\ defined(PWR\_CSR\_EWUP1)}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_EWUP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP2)}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_EWUP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP2\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP3)}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ LL\_PWR\_CSR\_EWUP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP3\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_VOS\_0)}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE3\ \ \ \ \ \ \ \ \ (PWR\_CR\_VOS\_0)}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE2\ \ \ \ \ \ \ \ \ (PWR\_CR\_VOS\_1)}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE1\ \ \ \ \ \ \ \ \ (PWR\_CR\_VOS\_0\ |\ PWR\_CR\_VOS\_1)\ }\textcolor{comment}{/*\ The\ SCALE1\ is\ not\ available\ for\ STM32F401xx\ devices\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE1\ \ \ \ \ \ \ \ \ (PWR\_CR\_VOS)}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_VOLTAGE\_SCALE2\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_VOS\_0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_MAINREGU\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_LPREGU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_LPDS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRUDS)\ \&\&\ defined(PWR\_CR\_LPUDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_MAINREGU\_UNDERDRIVE\ \ (PWR\_CR\_MRUDS\ |\ PWR\_CR\_FPDS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_LPREGU\_UNDERDRIVE\ \ \ \ (PWR\_CR\_LPDS\ |\ PWR\_CR\_LPUDS\ |\ PWR\_CR\_FPDS)\ \ \ }}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRUDS\ \&\&\ PWR\_CR\_LPUDS\ \&\&\ PWR\_CR\_FPDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRLVDS)\ \&\&\ defined(PWR\_CR\_LPLVDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_MAINREGU\_DEEPSLEEP\ \ (PWR\_CR\_MRLVDS\ |\ PWR\_CR\_FPDS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STOP\_LPREGU\_DEEPSLEEP\ \ \ \ (PWR\_CR\_LPDS\ |\ PWR\_CR\_LPLVDS\ |\ PWR\_CR\_FPDS)\ \ \ }}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRLVDS\ \&\&\ PWR\_CR\_LPLVDS\ \&\&\ PWR\_CR\_FPDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#define\ LL\_PWR\_MODE\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PDDS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_DSMODE\_MAIN\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#define\ LL\_PWR\_REGU\_DSMODE\_LOW\_POWER\ \ \ (PWR\_CR\_LPDS)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV0)\ \ \ \ \ \ }}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV1)\ \ \ \ \ \ }}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV2)\ \ \ \ \ \ }}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV3)\ \ \ \ \ \ }}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV4)\ \ \ \ \ \ }}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV5)\ \ \ \ \ \ }}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV6)\ \ \ \ \ \ }}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ LL\_PWR\_PVDLEVEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR\_PLS\_LEV7)\ \ \ \ \ \ }}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP)}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CSR\_EWUP)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP1)}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CSR\_EWUP1)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP2)}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CSR\_EWUP2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_EWUP3)}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WAKEUP\_PIN3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CSR\_EWUP3)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_EWUP3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00164\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ LL\_PWR\_WriteReg(\_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(PWR-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00180\ }
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ LL\_PWR\_ReadReg(\_\_REG\_\_)\ READ\_REG(PWR-\/>\_\_REG\_\_)}}
\DoxyCodeLine{00195\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_FISSR)}}
\DoxyCodeLine{00210\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableFLASHInterfaceSTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00211\ \{}
\DoxyCodeLine{00212\ \ \ SET\_BIT(PWR-\/>CR,\ PWR\_CR\_FISSR);}
\DoxyCodeLine{00213\ \}}
\DoxyCodeLine{00214\ }
\DoxyCodeLine{00220\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableFLASHInterfaceSTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00221\ \{}
\DoxyCodeLine{00222\ \ \ CLEAR\_BIT(PWR-\/>CR,\ PWR\_CR\_FISSR);}
\DoxyCodeLine{00223\ \}}
\DoxyCodeLine{00224\ }
\DoxyCodeLine{00230\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledFLASHInterfaceSTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00231\ \{}
\DoxyCodeLine{00232\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ PWR\_CR\_FISSR)\ ==\ (PWR\_CR\_FISSR));}
\DoxyCodeLine{00233\ \}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_FISSR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00235\ }
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_FMSSR)}}
\DoxyCodeLine{00243\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableFLASHMemorySTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00244\ \{}
\DoxyCodeLine{00245\ \ \ SET\_BIT(PWR-\/>CR,\ PWR\_CR\_FMSSR);}
\DoxyCodeLine{00246\ \}}
\DoxyCodeLine{00247\ }
\DoxyCodeLine{00253\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableFLASHMemorySTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00254\ \{}
\DoxyCodeLine{00255\ \ \ CLEAR\_BIT(PWR-\/>CR,\ PWR\_CR\_FMSSR);}
\DoxyCodeLine{00256\ \}}
\DoxyCodeLine{00257\ }
\DoxyCodeLine{00263\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledFLASHMemorySTOP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00264\ \{}
\DoxyCodeLine{00265\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ PWR\_CR\_FMSSR)\ ==\ (PWR\_CR\_FMSSR));}
\DoxyCodeLine{00266\ \}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_FMSSR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_UDEN)}}
\DoxyCodeLine{00282\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableUnderDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00283\ \{}
\DoxyCodeLine{00284\ \ \ SET\_BIT(PWR-\/>CR,\ PWR\_CR\_UDEN);}
\DoxyCodeLine{00285\ \}}
\DoxyCodeLine{00286\ }
\DoxyCodeLine{00292\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableUnderDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00293\ \{}
\DoxyCodeLine{00294\ \ \ CLEAR\_BIT(PWR-\/>CR,\ PWR\_CR\_UDEN);}
\DoxyCodeLine{00295\ \}}
\DoxyCodeLine{00296\ }
\DoxyCodeLine{00302\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledUnderDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00303\ \{}
\DoxyCodeLine{00304\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ PWR\_CR\_UDEN)\ ==\ (PWR\_CR\_UDEN));}
\DoxyCodeLine{00305\ \}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_UDEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00307\ }
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_ODSWEN)}}
\DoxyCodeLine{00314\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableOverDriveSwitching(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00315\ \{}
\DoxyCodeLine{00316\ \ \ SET\_BIT(PWR-\/>CR,\ PWR\_CR\_ODSWEN);}
\DoxyCodeLine{00317\ \}}
\DoxyCodeLine{00318\ }
\DoxyCodeLine{00324\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableOverDriveSwitching(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00325\ \{}
\DoxyCodeLine{00326\ \ \ CLEAR\_BIT(PWR-\/>CR,\ PWR\_CR\_ODSWEN);}
\DoxyCodeLine{00327\ \}}
\DoxyCodeLine{00328\ }
\DoxyCodeLine{00334\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledOverDriveSwitching(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00335\ \{}
\DoxyCodeLine{00336\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ PWR\_CR\_ODSWEN)\ ==\ (PWR\_CR\_ODSWEN));}
\DoxyCodeLine{00337\ \}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_ODSWEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_ODEN)}}
\DoxyCodeLine{00345\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableOverDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00346\ \{}
\DoxyCodeLine{00347\ \ \ SET\_BIT(PWR-\/>CR,\ PWR\_CR\_ODEN);}
\DoxyCodeLine{00348\ \}}
\DoxyCodeLine{00349\ }
\DoxyCodeLine{00355\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableOverDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00356\ \{}
\DoxyCodeLine{00357\ \ \ CLEAR\_BIT(PWR-\/>CR,\ PWR\_CR\_ODEN);}
\DoxyCodeLine{00358\ \}}
\DoxyCodeLine{00359\ }
\DoxyCodeLine{00365\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledOverDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00366\ \{}
\DoxyCodeLine{00367\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ PWR\_CR\_ODEN)\ ==\ (PWR\_CR\_ODEN));}
\DoxyCodeLine{00368\ \}}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_ODEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRUDS)}}
\DoxyCodeLine{00376\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableMainRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00377\ \{}
\DoxyCodeLine{00378\ \ \ SET\_BIT(PWR-\/>CR,\ PWR\_CR\_MRUDS);}
\DoxyCodeLine{00379\ \}}
\DoxyCodeLine{00380\ }
\DoxyCodeLine{00386\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableMainRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00387\ \{}
\DoxyCodeLine{00388\ \ \ CLEAR\_BIT(PWR-\/>CR,\ PWR\_CR\_MRUDS);}
\DoxyCodeLine{00389\ \}}
\DoxyCodeLine{00390\ }
\DoxyCodeLine{00396\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledMainRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00397\ \{}
\DoxyCodeLine{00398\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ PWR\_CR\_MRUDS)\ ==\ (PWR\_CR\_MRUDS));}
\DoxyCodeLine{00399\ \}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRUDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00401\ }
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_LPUDS)}}
\DoxyCodeLine{00408\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableLowPowerRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00409\ \{}
\DoxyCodeLine{00410\ \ \ SET\_BIT(PWR-\/>CR,\ PWR\_CR\_LPUDS);}
\DoxyCodeLine{00411\ \}}
\DoxyCodeLine{00412\ }
\DoxyCodeLine{00418\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableLowPowerRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00419\ \{}
\DoxyCodeLine{00420\ \ \ CLEAR\_BIT(PWR-\/>CR,\ PWR\_CR\_LPUDS);}
\DoxyCodeLine{00421\ \}}
\DoxyCodeLine{00422\ }
\DoxyCodeLine{00428\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledLowPowerRegulatorDeepSleepUDMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00429\ \{}
\DoxyCodeLine{00430\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ PWR\_CR\_LPUDS)\ ==\ (PWR\_CR\_LPUDS));}
\DoxyCodeLine{00431\ \}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_LPUDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00433\ }
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRLVDS)}}
\DoxyCodeLine{00440\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableMainRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00441\ \{}
\DoxyCodeLine{00442\ \ \ SET\_BIT(PWR-\/>CR,\ PWR\_CR\_MRLVDS);}
\DoxyCodeLine{00443\ \}}
\DoxyCodeLine{00444\ }
\DoxyCodeLine{00450\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableMainRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00451\ \{}
\DoxyCodeLine{00452\ \ \ CLEAR\_BIT(PWR-\/>CR,\ PWR\_CR\_MRLVDS);}
\DoxyCodeLine{00453\ \}}
\DoxyCodeLine{00454\ }
\DoxyCodeLine{00460\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledMainRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00461\ \{}
\DoxyCodeLine{00462\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ PWR\_CR\_MRLVDS)\ ==\ (PWR\_CR\_MRLVDS));}
\DoxyCodeLine{00463\ \}}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRLVDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00465\ }
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_LPLVDS)}}
\DoxyCodeLine{00472\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableLowPowerRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00473\ \{}
\DoxyCodeLine{00474\ \ \ SET\_BIT(PWR-\/>CR,\ PWR\_CR\_LPLVDS);}
\DoxyCodeLine{00475\ \}}
\DoxyCodeLine{00476\ }
\DoxyCodeLine{00482\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableLowPowerRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00483\ \{}
\DoxyCodeLine{00484\ \ \ CLEAR\_BIT(PWR-\/>CR,\ PWR\_CR\_LPLVDS);}
\DoxyCodeLine{00485\ \}}
\DoxyCodeLine{00486\ }
\DoxyCodeLine{00492\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledLowPowerRegulatorLowVoltageMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00493\ \{}
\DoxyCodeLine{00494\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ PWR\_CR\_LPLVDS)\ ==\ (PWR\_CR\_LPLVDS));}
\DoxyCodeLine{00495\ \}}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_LPLVDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00507\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetRegulVoltageScaling(uint32\_t\ VoltageScaling)}
\DoxyCodeLine{00508\ \{}
\DoxyCodeLine{00509\ \ \ MODIFY\_REG(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\_CR\_VOS}},\ VoltageScaling);}
\DoxyCodeLine{00510\ \}}
\DoxyCodeLine{00511\ }
\DoxyCodeLine{00521\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetRegulVoltageScaling(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00522\ \{}
\DoxyCodeLine{00523\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\_CR\_VOS}}));}
\DoxyCodeLine{00524\ \}}
\DoxyCodeLine{00530\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableFlashPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00531\ \{}
\DoxyCodeLine{00532\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}});}
\DoxyCodeLine{00533\ \}}
\DoxyCodeLine{00534\ }
\DoxyCodeLine{00540\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableFlashPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00541\ \{}
\DoxyCodeLine{00542\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}});}
\DoxyCodeLine{00543\ \}}
\DoxyCodeLine{00544\ }
\DoxyCodeLine{00550\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledFlashPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00551\ \{}
\DoxyCodeLine{00552\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}}));}
\DoxyCodeLine{00553\ \}}
\DoxyCodeLine{00554\ }
\DoxyCodeLine{00560\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableBkUpAccess(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00561\ \{}
\DoxyCodeLine{00562\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}});}
\DoxyCodeLine{00563\ \}}
\DoxyCodeLine{00564\ }
\DoxyCodeLine{00570\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableBkUpAccess(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00571\ \{}
\DoxyCodeLine{00572\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}});}
\DoxyCodeLine{00573\ \}}
\DoxyCodeLine{00574\ }
\DoxyCodeLine{00580\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledBkUpAccess(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00581\ \{}
\DoxyCodeLine{00582\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}}));}
\DoxyCodeLine{00583\ \}}
\DoxyCodeLine{00591\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableBkUpRegulator(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00592\ \{}
\DoxyCodeLine{00593\ \ \ SET\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\_CSR\_BRE}});}
\DoxyCodeLine{00594\ \}}
\DoxyCodeLine{00595\ }
\DoxyCodeLine{00603\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableBkUpRegulator(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00604\ \{}
\DoxyCodeLine{00605\ \ \ CLEAR\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\_CSR\_BRE}});}
\DoxyCodeLine{00606\ \}}
\DoxyCodeLine{00607\ }
\DoxyCodeLine{00613\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledBkUpRegulator(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00614\ \{}
\DoxyCodeLine{00615\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\_CSR\_BRE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\_CSR\_BRE}}));}
\DoxyCodeLine{00616\ \}}
\DoxyCodeLine{00617\ }
\DoxyCodeLine{00626\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetRegulModeDS(uint32\_t\ RegulMode)}
\DoxyCodeLine{00627\ \{}
\DoxyCodeLine{00628\ \ \ MODIFY\_REG(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}},\ RegulMode);}
\DoxyCodeLine{00629\ \}}
\DoxyCodeLine{00630\ }
\DoxyCodeLine{00638\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetRegulModeDS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00639\ \{}
\DoxyCodeLine{00640\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}));}
\DoxyCodeLine{00641\ \}}
\DoxyCodeLine{00642\ }
\DoxyCodeLine{00665\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetPowerMode(uint32\_t\ PDMode)}
\DoxyCodeLine{00666\ \{}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRUDS)\ \&\&\ defined(PWR\_CR\_LPUDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00668\ \ \ MODIFY\_REG(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}}\ |\ PWR\_CR\_LPUDS\ |\ PWR\_CR\_MRUDS),\ PDMode);}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#elif\ defined(PWR\_CR\_MRLVDS)\ \&\&\ defined(PWR\_CR\_LPLVDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00670\ \ \ MODIFY\_REG(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}}\ |\ PWR\_CR\_LPLVDS\ |\ PWR\_CR\_MRLVDS),\ PDMode);}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00672\ \ \ MODIFY\_REG(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}|\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}),\ PDMode);}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRUDS\ \&\&\ PWR\_CR\_LPUDS\ \&\&\ PWR\_CR\_FPDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00674\ \}}
\DoxyCodeLine{00675\ }
\DoxyCodeLine{00697\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetPowerMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00698\ \{}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_MRUDS)\ \&\&\ defined(PWR\_CR\_LPUDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00700\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}}\ |\ PWR\_CR\_LPUDS\ |\ PWR\_CR\_MRUDS)));}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\#elif\ defined(PWR\_CR\_MRLVDS)\ \&\&\ defined(PWR\_CR\_LPLVDS)\ \&\&\ defined(PWR\_CR\_FPDS)}}
\DoxyCodeLine{00702\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\_CR\_FPDS}}\ |\ PWR\_CR\_LPLVDS\ |\ PWR\_CR\_MRLVDS)));}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00704\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}|\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}})));}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_MRUDS\ \&\&\ PWR\_CR\_LPUDS\ \&\&\ PWR\_CR\_FPDS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00706\ \}}
\DoxyCodeLine{00707\ }
\DoxyCodeLine{00722\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_SetPVDLevel(uint32\_t\ PVDLevel)}
\DoxyCodeLine{00723\ \{}
\DoxyCodeLine{00724\ \ \ MODIFY\_REG(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\_CR\_PLS}},\ PVDLevel);}
\DoxyCodeLine{00725\ \}}
\DoxyCodeLine{00726\ }
\DoxyCodeLine{00740\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_GetPVDLevel(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00741\ \{}
\DoxyCodeLine{00742\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\_CR\_PLS}}));}
\DoxyCodeLine{00743\ \}}
\DoxyCodeLine{00744\ }
\DoxyCodeLine{00750\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnablePVD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00751\ \{}
\DoxyCodeLine{00752\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\_CR\_PVDE}});}
\DoxyCodeLine{00753\ \}}
\DoxyCodeLine{00754\ }
\DoxyCodeLine{00760\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisablePVD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00761\ \{}
\DoxyCodeLine{00762\ \ \ CLEAR\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\_CR\_PVDE}});}
\DoxyCodeLine{00763\ \}}
\DoxyCodeLine{00764\ }
\DoxyCodeLine{00770\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledPVD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00771\ \{}
\DoxyCodeLine{00772\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\_CR\_PVDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\_CR\_PVDE}}));}
\DoxyCodeLine{00773\ \}}
\DoxyCodeLine{00774\ }
\DoxyCodeLine{00789\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_EnableWakeUpPin(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{00790\ \{}
\DoxyCodeLine{00791\ \ \ SET\_BIT(PWR-\/>CSR,\ WakeUpPin);}
\DoxyCodeLine{00792\ \}}
\DoxyCodeLine{00793\ }
\DoxyCodeLine{00808\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_DisableWakeUpPin(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{00809\ \{}
\DoxyCodeLine{00810\ \ \ CLEAR\_BIT(PWR-\/>CSR,\ WakeUpPin);}
\DoxyCodeLine{00811\ \}}
\DoxyCodeLine{00812\ }
\DoxyCodeLine{00827\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsEnabledWakeUpPin(uint32\_t\ WakeUpPin)}
\DoxyCodeLine{00828\ \{}
\DoxyCodeLine{00829\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ WakeUpPin)\ ==\ (WakeUpPin));}
\DoxyCodeLine{00830\ \}}
\DoxyCodeLine{00831\ }
\DoxyCodeLine{00832\ }
\DoxyCodeLine{00846\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_WU(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00847\ \{}
\DoxyCodeLine{00848\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\_CSR\_WUF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\_CSR\_WUF}}));}
\DoxyCodeLine{00849\ \}}
\DoxyCodeLine{00850\ }
\DoxyCodeLine{00856\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_SB(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00857\ \{}
\DoxyCodeLine{00858\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\_CSR\_SBF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\_CSR\_SBF}}));}
\DoxyCodeLine{00859\ \}}
\DoxyCodeLine{00860\ }
\DoxyCodeLine{00866\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_BRR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00867\ \{}
\DoxyCodeLine{00868\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{PWR\_CSR\_BRR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{PWR\_CSR\_BRR}}));}
\DoxyCodeLine{00869\ \}}
\DoxyCodeLine{00875\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_PVDO(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00876\ \{}
\DoxyCodeLine{00877\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\_CSR\_PVDO}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\_CSR\_PVDO}}));}
\DoxyCodeLine{00878\ \}}
\DoxyCodeLine{00879\ }
\DoxyCodeLine{00885\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_VOS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00886\ \{}
\DoxyCodeLine{00887\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ LL\_PWR\_CSR\_VOS)\ ==\ (LL\_PWR\_CSR\_VOS));}
\DoxyCodeLine{00888\ \}}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_ODEN)}}
\DoxyCodeLine{00895\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_OD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00896\ \{}
\DoxyCodeLine{00897\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ PWR\_CSR\_ODRDY)\ ==\ (PWR\_CSR\_ODRDY));}
\DoxyCodeLine{00898\ \}}
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_ODEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00900\ }
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_ODSWEN)}}
\DoxyCodeLine{00907\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_ODSW(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00908\ \{}
\DoxyCodeLine{00909\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ PWR\_CSR\_ODSWRDY)\ ==\ (PWR\_CSR\_ODSWRDY));}
\DoxyCodeLine{00910\ \}}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_ODSWEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00912\ }
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#if\ defined(PWR\_CR\_UDEN)}}
\DoxyCodeLine{00919\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_PWR\_IsActiveFlag\_UD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00920\ \{}
\DoxyCodeLine{00921\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(PWR-\/>CSR,\ PWR\_CSR\_UDRDY)\ ==\ (PWR\_CSR\_UDRDY));}
\DoxyCodeLine{00922\ \}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CR\_UDEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00929\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_SB(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00930\ \{}
\DoxyCodeLine{00931\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{PWR\_CR\_CSBF}});}
\DoxyCodeLine{00932\ \}}
\DoxyCodeLine{00933\ }
\DoxyCodeLine{00939\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_WU(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00940\ \{}
\DoxyCodeLine{00941\ \ \ SET\_BIT(PWR-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{PWR\_CR\_CWUF}});}
\DoxyCodeLine{00942\ \}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#if\ defined(PWR\_CSR\_UDRDY)}}
\DoxyCodeLine{00949\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_PWR\_ClearFlag\_UD(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00950\ \{}
\DoxyCodeLine{00951\ \ \ WRITE\_REG(PWR-\/>CSR,\ PWR\_CSR\_UDRDY);}
\DoxyCodeLine{00952\ \}}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CSR\_UDRDY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00954\ }
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00963\ ErrorStatus\ LL\_PWR\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00968\ }
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(PWR)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00978\ }
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00984\ \}}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00986\ }
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_PWR\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00988\ }
\DoxyCodeLine{00989\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
