#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xaaaae6a2caa0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v0xaaaae6a7bc60_0 .net "D_C", 0 0, v0xaaaae6a77df0_0;  1 drivers
v0xaaaae6a7bd20_0 .net "MOSI", 0 0, v0xaaaae6a77eb0_0;  1 drivers
v0xaaaae6a7bde0_0 .net "RST", 0 0, v0xaaaae6a7a8a0_0;  1 drivers
v0xaaaae6a7bee0_0 .net "SCE", 0 0, v0xaaaae6a77f70_0;  1 drivers
v0xaaaae6a7bf80_0 .net "SCLK", 0 0, v0xaaaae6a77d30_0;  1 drivers
v0xaaaae6a7c070_0 .var "clk_24mhz", 0 0;
v0xaaaae6a7c110_0 .net "led_out", 0 0, L_0xaaaae69cb8a0;  1 drivers
S_0xaaaae6a2ee00 .scope module, "dut" "top" 2 26, 3 3 0, S_0xaaaae6a2caa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "SCE"
    .port_info 1 /OUTPUT 1 "RST"
    .port_info 2 /OUTPUT 1 "D_C"
    .port_info 3 /OUTPUT 1 "MOSI"
    .port_info 4 /OUTPUT 1 "SCLK"
    .port_info 5 /OUTPUT 1 "led_out"
    .port_info 6 /INPUT 1 "clk_24mhz"
L_0xaaaae69cb8a0 .functor NOT 1, L_0xaaaae6a7c1b0, C4<0>, C4<0>, C4<0>;
v0xaaaae6a7a680_0 .net "D_C", 0 0, v0xaaaae6a77df0_0;  alias, 1 drivers
v0xaaaae6a7a790_0 .net "MOSI", 0 0, v0xaaaae6a77eb0_0;  alias, 1 drivers
v0xaaaae6a7a8a0_0 .var "RST", 0 0;
v0xaaaae6a7a940_0 .net "SCE", 0 0, v0xaaaae6a77f70_0;  alias, 1 drivers
v0xaaaae6a7aa30_0 .net "SCLK", 0 0, v0xaaaae6a77d30_0;  alias, 1 drivers
v0xaaaae6a7ab70_0 .net *"_s1", 0 0, L_0xaaaae6a7c1b0;  1 drivers
v0xaaaae6a7ac30_0 .net "clk_24mhz", 0 0, v0xaaaae6a7c070_0;  1 drivers
v0xaaaae6a7acd0_0 .var "counter_redraw", 23 0;
v0xaaaae6a7adb0_0 .var "counter_start", 23 0;
v0xaaaae6a7ae90_0 .var "draw_frame", 0 0;
v0xaaaae6a7af50_0 .var "first_pixel", 0 0;
v0xaaaae6a7b010_0 .var "led", 2 0;
v0xaaaae6a7b0f0_0 .net "led_out", 0 0, L_0xaaaae69cb8a0;  alias, 1 drivers
v0xaaaae6a7b1b0_0 .var "screen_controller_address", 0 0;
v0xaaaae6a7b270_0 .var "screen_controller_enable", 0 0;
v0xaaaae6a7b310_0 .var "screen_controller_pixel_addr_x", 6 0;
v0xaaaae6a7b3d0_0 .var "screen_controller_pixel_addr_y", 6 0;
v0xaaaae6a7b470_0 .var "screen_controller_pixel_wr_data", 15 0;
v0xaaaae6a7b510_0 .var "screen_controller_pixel_wr_en", 0 0;
v0xaaaae6a7b5b0_0 .var "screen_controller_reg_address", 3 0;
v0xaaaae6a7b650_0 .var "screen_controller_reg_data", 7 0;
v0xaaaae6a7b720_0 .net "screen_controller_reg_valid", 0 0, v0xaaaae6a79ec0_0;  1 drivers
v0xaaaae6a7b7f0_0 .var "screen_controller_reg_wr_en", 0 0;
v0xaaaae6a7b8c0_0 .var "square_start_x", 6 0;
v0xaaaae6a7b960_0 .var "square_start_y", 6 0;
v0xaaaae6a7ba00_0 .var "square_vector_x", 0 0;
v0xaaaae6a7bac0_0 .var "square_vector_y", 0 0;
L_0xaaaae6a7c1b0 .part v0xaaaae6a7b010_0, 2, 1;
S_0xaaaae6a2d4e0 .scope module, "screen_controller_inst" "screen_controller" 3 51, 4 4 0, S_0xaaaae6a2ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_main"
    .port_info 1 /INPUT 4 "reg_address"
    .port_info 2 /INPUT 8 "reg_data"
    .port_info 3 /INPUT 1 "reg_wr_en"
    .port_info 4 /INPUT 7 "pixel_addr_x"
    .port_info 5 /INPUT 7 "pixel_addr_y"
    .port_info 6 /INPUT 1 "pixel_wr_en"
    .port_info 7 /INPUT 16 "pixel_wr_data"
    .port_info 8 /OUTPUT 1 "spi_clk"
    .port_info 9 /OUTPUT 1 "spi_mosi"
    .port_info 10 /INPUT 1 "spi_miso"
    .port_info 11 /OUTPUT 1 "spi_d_c"
    .port_info 12 /OUTPUT 1 "spi_ss"
    .port_info 13 /OUTPUT 1 "reg_valid"
    .port_info 14 /INPUT 1 "enable"
P_0xaaaae69d4990 .param/l "SCREEN_SIZE" 0 4 9, +C4<00000000000000000000000010000000>;
v0xaaaae6a78e50_0 .var "bram_data_in", 15 0;
L_0xffffad0f6018 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0xaaaae6a78f30_0 .net "bram_data_out", 15 0, L_0xffffad0f6018;  1 drivers
v0xaaaae6a79000_0 .var "bram_rd_addr_x", 6 0;
v0xaaaae6a79100_0 .var "bram_rd_addr_y", 6 0;
v0xaaaae6a791d0_0 .var "bram_rd_en", 0 0;
v0xaaaae6a79270_0 .net "bram_valid_out", 0 0, v0xaaaae6a789d0_0;  1 drivers
v0xaaaae6a79340_0 .var "bram_wr_addr_x", 6 0;
v0xaaaae6a79410_0 .var "bram_wr_addr_y", 6 0;
v0xaaaae6a794e0_0 .var "bram_wr_en", 0 0;
v0xaaaae6a79640_0 .net "clk_main", 0 0, v0xaaaae6a7c070_0;  alias, 1 drivers
v0xaaaae6a796e0_0 .net "enable", 0 0, v0xaaaae6a7b270_0;  1 drivers
v0xaaaae6a79780_0 .net "interface_buffer_free", 0 0, v0xaaaae69b9740_0;  1 drivers
v0xaaaae6a79850_0 .net "interface_is_init", 0 0, v0xaaaae6a779f0_0;  1 drivers
v0xaaaae6a79920_0 .var "interface_pixel_write", 15 0;
v0xaaaae6a799f0_0 .var "interface_wr_en", 0 0;
v0xaaaae6a79ac0_0 .net "pixel_addr_x", 6 0, v0xaaaae6a7b310_0;  1 drivers
v0xaaaae6a79b60_0 .net "pixel_addr_y", 6 0, v0xaaaae6a7b3d0_0;  1 drivers
v0xaaaae6a79c00_0 .net "pixel_wr_data", 15 0, v0xaaaae6a7b470_0;  1 drivers
v0xaaaae6a79ca0_0 .net "pixel_wr_en", 0 0, v0xaaaae6a7b510_0;  1 drivers
v0xaaaae6a79d40_0 .net "reg_address", 3 0, v0xaaaae6a7b5b0_0;  1 drivers
v0xaaaae6a79de0_0 .net "reg_data", 7 0, v0xaaaae6a7b650_0;  1 drivers
v0xaaaae6a79ec0_0 .var "reg_valid", 0 0;
v0xaaaae6a79f80_0 .net "reg_wr_en", 0 0, v0xaaaae6a7b7f0_0;  1 drivers
v0xaaaae6a7a040_0 .net "spi_clk", 0 0, v0xaaaae6a77d30_0;  alias, 1 drivers
v0xaaaae6a7a110_0 .net "spi_d_c", 0 0, v0xaaaae6a77df0_0;  alias, 1 drivers
o0xffffad13faf8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae6a7a1e0_0 .net "spi_miso", 0 0, o0xffffad13faf8;  0 drivers
v0xaaaae6a7a280_0 .net "spi_mosi", 0 0, v0xaaaae6a77eb0_0;  alias, 1 drivers
v0xaaaae6a7a350_0 .net "spi_ss", 0 0, v0xaaaae6a77f70_0;  alias, 1 drivers
v0xaaaae6a7a420_0 .var "waiting_memory_data", 1 0;
S_0xaaaae6a2d6d0 .scope module, "ST7735_interface_inst" "ST7735_interface" 4 19, 5 3 0, S_0xaaaae6a2d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_main"
    .port_info 1 /INPUT 16 "pixel_write"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /OUTPUT 1 "buffer_free"
    .port_info 4 /OUTPUT 1 "is_init"
    .port_info 5 /OUTPUT 1 "spi_clk"
    .port_info 6 /OUTPUT 1 "spi_mosi"
    .port_info 7 /OUTPUT 1 "spi_d_c"
    .port_info 8 /OUTPUT 1 "spi_ss"
    .port_info 9 /INPUT 1 "enable"
P_0xaaaae6a59240 .param/l "CMD_CASET" 0 5 65, C4<00101010>;
P_0xaaaae6a59280 .param/l "CMD_COLMOD" 0 5 63, C4<00111010>;
P_0xaaaae6a592c0 .param/l "CMD_DISPON" 0 5 80, C4<00101001>;
P_0xaaaae6a59300 .param/l "CMD_INVCTR" 0 5 46, C4<10110100>;
P_0xaaaae6a59340 .param/l "CMD_INVOFF" 0 5 60, C4<00100000>;
P_0xaaaae6a59380 .param/l "CMD_MADCTL" 0 5 61, C4<00110110>;
P_0xaaaae6a593c0 .param/l "CMD_NORON" 0 5 79, C4<00010011>;
P_0xaaaae6a59400 .param/l "CMD_PARAM1_CASET" 0 5 68, C4<00000000>;
P_0xaaaae6a59440 .param/l "CMD_PARAM1_PWCTR1" 0 5 49, C4<10000010>;
P_0xaaaae6a59480 .param/l "CMD_PARAM1_PWCTR4" 0 5 53, C4<10001010>;
P_0xaaaae6a594c0 .param/l "CMD_PARAM1_PWCTR5" 0 5 56, C4<10001010>;
P_0xaaaae6a59500 .param/l "CMD_PARAM1_RASET" 0 5 75, C4<00000000>;
P_0xaaaae6a59540 .param/l "CMD_PARAM2_CASET" 0 5 69, C4<00000010>;
P_0xaaaae6a59580 .param/l "CMD_PARAM2_PWCTR1" 0 5 50, C4<00000010>;
P_0xaaaae6a595c0 .param/l "CMD_PARAM2_PWCTR4" 0 5 54, C4<00101110>;
P_0xaaaae6a59600 .param/l "CMD_PARAM2_PWCTR5" 0 5 57, C4<10101010>;
P_0xaaaae6a59640 .param/l "CMD_PARAM2_RASET" 0 5 76, C4<00000011>;
P_0xaaaae6a59680 .param/l "CMD_PARAM3_CASET" 0 5 70, C4<00000000>;
P_0xaaaae6a596c0 .param/l "CMD_PARAM3_PWCTR1" 0 5 51, C4<10000100>;
P_0xaaaae6a59700 .param/l "CMD_PARAM3_RASET" 0 5 77, C4<00000000>;
P_0xaaaae6a59740 .param/l "CMD_PARAM4_CASET" 0 5 71, C4<01010000>;
P_0xaaaae6a59780 .param/l "CMD_PARAM4_RASET" 0 5 78, C4<10100000>;
P_0xaaaae6a597c0 .param/l "CMD_PARAM_COLMOD" 0 5 64, C4<00000101>;
P_0xaaaae6a59800 .param/l "CMD_PARAM_INVCTR" 0 5 47, C4<00000111>;
P_0xaaaae6a59840 .param/l "CMD_PARAM_MADCTL" 0 5 62, C4<11001000>;
P_0xaaaae6a59880 .param/l "CMD_PARAM_VMCTR1" 0 5 59, C4<00001110>;
P_0xaaaae6a598c0 .param/l "CMD_PWCTR1" 0 5 48, C4<11000000>;
P_0xaaaae6a59900 .param/l "CMD_PWCTR4" 0 5 52, C4<11000011>;
P_0xaaaae6a59940 .param/l "CMD_PWCTR5" 0 5 55, C4<11000100>;
P_0xaaaae6a59980 .param/l "CMD_RAMWR" 0 5 81, C4<00101100>;
P_0xaaaae6a599c0 .param/l "CMD_RASET" 0 5 74, C4<00101011>;
P_0xaaaae6a59a00 .param/l "CMD_SLPOUT" 0 5 45, C4<00010001>;
P_0xaaaae6a59a40 .param/l "CMD_SWRESET" 0 5 44, C4<00000001>;
P_0xaaaae6a59a80 .param/l "CMD_VMCTR1" 0 5 58, C4<11000101>;
P_0xaaaae6a59ac0 .param/l "FREQ_MAIN_HZ" 0 5 5, +C4<00000000101101110001101100000000>;
P_0xaaaae6a59b00 .param/l "FREQ_TARGET_SPI_HZ" 0 5 6, +C4<00000000011110100001001000000000>;
P_0xaaaae6a59b40 .param/l "HALF_UART_PERIOD" 0 5 7, +C4<00000000000000000000000000000000>;
P_0xaaaae6a59b80 .param/l "SCREEN_HEIGHT" 0 5 10, +C4<00000000000000000000000001010000>;
P_0xaaaae6a59bc0 .param/l "SCREEN_WIDTH" 0 5 9, +C4<00000000000000000000000010100000>;
P_0xaaaae6a59c00 .param/l "STATE_FRAME" 0 5 42, +C4<000000000000000000000000000000000000000000000000000000000000100010>;
P_0xaaaae6a59c40 .param/l "STATE_FRAME_INIT" 0 5 40, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0xaaaae6a59c80 .param/l "STATE_IDLE" 0 5 28, +C4<00000000000000000000000000000000>;
P_0xaaaae6a59cc0 .param/l "STATE_INTERVAL_DISPON" 0 5 38, +C4<000000000000000000000000000000000000000000000000000000011100>;
P_0xaaaae6a59d00 .param/l "STATE_INTERVAL_NORON" 0 5 37, +C4<0000000000000000000000000000000000000000000000000000011010>;
P_0xaaaae6a59d40 .param/l "STATE_INTERVAL_SLPOUT" 0 5 29, +C4<000000000000000000000000000000000100>;
P_0xaaaae6a59d80 .param/l "STATE_INTERVAL_SWRESET" 0 5 28, +C4<0000000000000000000000000000000010>;
P_0xaaaae6a59dc0 .param/l "STATE_READ_VAL" 0 5 38, +C4<00000000000000000000000000000000000000000000000000000000011110>;
P_0xaaaae6a59e00 .param/l "STATE_SEND_CASET_PARAMS" 0 5 36, +C4<000000000000000000000000000000000000000000000000010110>;
P_0xaaaae6a59e40 .param/l "STATE_SEND_CMD_CASET" 0 5 36, +C4<00000000000000000000000000000000000000000000000010101>;
P_0xaaaae6a59e80 .param/l "STATE_SEND_CMD_COLMOD" 0 5 35, +C4<000000000000000000000000000000000000000000000010011>;
P_0xaaaae6a59ec0 .param/l "STATE_SEND_CMD_INVOFF" 0 5 33, +C4<000000000000000000000000000000000000000000010000>;
P_0xaaaae6a59f00 .param/l "STATE_SEND_CMD_MADCTL" 0 5 34, +C4<0000000000000000000000000000000000000000000010001>;
P_0xaaaae6a59f40 .param/l "STATE_SEND_CMD_PWCTR1" 0 5 30, +C4<0000000000000000000000000000000000001000>;
P_0xaaaae6a59f80 .param/l "STATE_SEND_CMD_PWCTR4" 0 5 31, +C4<000000000000000000000000000000000000001010>;
P_0xaaaae6a59fc0 .param/l "STATE_SEND_CMD_PWCTR5" 0 5 31, +C4<00000000000000000000000000000000000000001100>;
P_0xaaaae6a5a000 .param/l "STATE_SEND_CMD_RASET" 0 5 36, +C4<0000000000000000000000000000000000000000000000000010111>;
P_0xaaaae6a5a040 .param/l "STATE_SEND_CMD_VMCTR1" 0 5 32, +C4<0000000000000000000000000000000000000000001110>;
P_0xaaaae6a5a080 .param/l "STATE_SEND_COLMOD_PARAM" 0 5 35, +C4<0000000000000000000000000000000000000000000000010100>;
P_0xaaaae6a5a0c0 .param/l "STATE_SEND_DISPON" 0 5 38, +C4<00000000000000000000000000000000000000000000000000000011011>;
P_0xaaaae6a5a100 .param/l "STATE_SEND_INVCTR" 0 5 29, +C4<00000000000000000000000000000000000110>;
P_0xaaaae6a5a140 .param/l "STATE_SEND_INVCTR_PARAM" 0 5 29, +C4<000000000000000000000000000000000000111>;
P_0xaaaae6a5a180 .param/l "STATE_SEND_MADCTL_PARAM" 0 5 34, +C4<00000000000000000000000000000000000000000000010010>;
P_0xaaaae6a5a1c0 .param/l "STATE_SEND_NORON" 0 5 37, +C4<000000000000000000000000000000000000000000000000000011001>;
P_0xaaaae6a5a200 .param/l "STATE_SEND_PARAMS" 0 5 29, +C4<0000000000000000000000000000000000101>;
P_0xaaaae6a5a240 .param/l "STATE_SEND_PWCTR1_PARAMS" 0 5 30, +C4<00000000000000000000000000000000000001001>;
P_0xaaaae6a5a280 .param/l "STATE_SEND_PWCTR4_PARAMS" 0 5 31, +C4<0000000000000000000000000000000000000001011>;
P_0xaaaae6a5a2c0 .param/l "STATE_SEND_PWCTR5_PARAMS" 0 5 31, +C4<000000000000000000000000000000000000000001101>;
P_0xaaaae6a5a300 .param/l "STATE_SEND_RAMWR" 0 5 41, +C4<00000000000000000000000000000000000000000000000000000000000100001>;
P_0xaaaae6a5a340 .param/l "STATE_SEND_RAMWR_INIT" 0 5 39, +C4<000000000000000000000000000000000000000000000000000000000011111>;
P_0xaaaae6a5a380 .param/l "STATE_SEND_RASET_PARAMS" 0 5 36, +C4<00000000000000000000000000000000000000000000000000011000>;
P_0xaaaae6a5a3c0 .param/l "STATE_SEND_READ_REQ" 0 5 38, +C4<0000000000000000000000000000000000000000000000000000000011101>;
P_0xaaaae6a5a400 .param/l "STATE_SEND_SLPOUT" 0 5 28, +C4<00000000000000000000000000000000011>;
P_0xaaaae6a5a440 .param/l "STATE_SEND_SWRESET" 0 5 28, +C4<000000000000000000000000000000001>;
P_0xaaaae6a5a480 .param/l "STATE_SEND_VMCTR1_PARAM" 0 5 32, +C4<00000000000000000000000000000000000000000001111>;
P_0xaaaae6a5a4c0 .param/l "STATE_STOP" 0 5 42, +C4<00000000000000000000000000000000000000000000000000000000000000100100>;
P_0xaaaae6a5a500 .param/l "STATE_WAITING_PIXEL" 0 5 42, +C4<0000000000000000000000000000000000000000000000000000000000000100011>;
P_0xaaaae6a5a540 .param/l "TOTAL_SCREEN_SIZE" 0 5 12, +C4<00000000000000000000000010100000>;
v0xaaaae6a586c0_0 .var "advertise_pixel_consume", 0 0;
v0xaaaae6a579b0_0 .var "advertise_pixel_consume_buffer", 0 0;
v0xaaaae69b9740_0 .var "buffer_free", 0 0;
v0xaaaae6a772e0_0 .var "buffer_pixel_write", 15 0;
v0xaaaae6a773c0_0 .var "clk_counter_tx", 24 0;
v0xaaaae6a774f0_0 .net "clk_main", 0 0, v0xaaaae6a7c070_0;  alias, 1 drivers
v0xaaaae6a775b0_0 .var "counter_current_param", 7 0;
v0xaaaae6a77690_0 .var "counter_send_interval", 24 0;
v0xaaaae6a77770_0 .var "current_byte_pos", 4 0;
v0xaaaae6a77850_0 .var "current_pixel", 19 0;
v0xaaaae6a77930_0 .net "enable", 0 0, v0xaaaae6a7b270_0;  alias, 1 drivers
v0xaaaae6a779f0_0 .var "is_init", 0 0;
v0xaaaae6a77ab0_0 .var "pixel_display", 15 0;
v0xaaaae6a77b90_0 .net "pixel_write", 15 0, v0xaaaae6a79920_0;  1 drivers
v0xaaaae6a77c70_0 .var "reg_valid", 0 0;
v0xaaaae6a77d30_0 .var "spi_clk", 0 0;
v0xaaaae6a77df0_0 .var "spi_d_c", 0 0;
v0xaaaae6a77eb0_0 .var "spi_mosi", 0 0;
v0xaaaae6a77f70_0 .var "spi_ss", 0 0;
v0xaaaae6a78030_0 .var "state", 5 0;
v0xaaaae6a78110_0 .net "wr_en", 0 0, v0xaaaae6a799f0_0;  1 drivers
E_0xaaaae6a177a0 .event negedge, v0xaaaae6a77d30_0;
E_0xaaaae6a183c0 .event posedge, v0xaaaae6a774f0_0;
S_0xaaaae6a78310 .scope module, "screen_controller_memory_inst" "screen_controller_memory" 4 33, 6 3 0, S_0xaaaae6a2d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rd_en"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 7 "rd_addr_x"
    .port_info 4 /INPUT 7 "rd_addr_y"
    .port_info 5 /INPUT 7 "wr_addr_x"
    .port_info 6 /INPUT 7 "wr_addr_y"
    .port_info 7 /INPUT 16 "data_in"
    .port_info 8 /OUTPUT 16 "data_out"
    .port_info 9 /OUTPUT 1 "valid_out"
v0xaaaae6a784b0_0 .net "clk", 0 0, v0xaaaae6a7c070_0;  alias, 1 drivers
v0xaaaae6a78550_0 .net "data_in", 15 0, v0xaaaae6a78e50_0;  1 drivers
v0xaaaae6a78610_0 .net "data_out", 15 0, L_0xffffad0f6018;  alias, 1 drivers
v0xaaaae6a78700_0 .net "rd_addr_x", 6 0, v0xaaaae6a79000_0;  1 drivers
v0xaaaae6a787e0_0 .net "rd_addr_y", 6 0, v0xaaaae6a79100_0;  1 drivers
v0xaaaae6a78910_0 .net "rd_en", 0 0, v0xaaaae6a791d0_0;  1 drivers
v0xaaaae6a789d0_0 .var "valid_out", 0 0;
v0xaaaae6a78a90_0 .net "wr_addr_x", 6 0, v0xaaaae6a79340_0;  1 drivers
v0xaaaae6a78b70_0 .net "wr_addr_y", 6 0, v0xaaaae6a79410_0;  1 drivers
v0xaaaae6a78c50_0 .net "wr_en", 0 0, v0xaaaae6a794e0_0;  1 drivers
    .scope S_0xaaaae6a2d6d0;
T_0 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0xaaaae6a773c0_0, 0, 25;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0xaaaae6a77770_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0xaaaae6a77850_0, 0, 20;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0xaaaae6a77690_0, 0, 25;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaaae6a775b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae6a77d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a77eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae6a77df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae6a77f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a77c70_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xaaaae6a772e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a779f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae69b9740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a586c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a579b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xaaaae6a77ab0_0, 0, 16;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0xaaaae6a78030_0, 0, 6;
    %end;
    .thread T_0;
    .scope S_0xaaaae6a2d6d0;
T_1 ;
    %wait E_0xaaaae6a183c0;
    %load/vec4 v0xaaaae6a77930_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0xaaaae6a773c0_0;
    %addi 1, 0, 25;
    %assign/vec4 v0xaaaae6a773c0_0, 0;
T_1.0 ;
    %load/vec4 v0xaaaae6a773c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a773c0_0, 0;
    %load/vec4 v0xaaaae6a77d30_0;
    %inv;
    %assign/vec4 v0xaaaae6a77d30_0, 0;
T_1.2 ;
    %load/vec4 v0xaaaae6a78110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0xaaaae6a77b90_0;
    %assign/vec4 v0xaaaae6a772e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae69b9740_0, 0;
T_1.4 ;
    %load/vec4 v0xaaaae6a586c0_0;
    %assign/vec4 v0xaaaae6a579b0_0, 0;
    %load/vec4 v0xaaaae6a579b0_0;
    %load/vec4 v0xaaaae6a586c0_0;
    %cmp/ne;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae69b9740_0, 0;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xaaaae6a2d6d0;
T_2 ;
    %wait E_0xaaaae6a177a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %subi 1, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %load/vec4 v0xaaaae6a78030_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %jmp T_2.33;
T_2.0 ;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.34, 4;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.34 ;
    %jmp T_2.33;
T_2.1 ;
    %load/vec4 v0xaaaae6a77690_0;
    %addi 1, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %load/vec4 v0xaaaae6a77690_0;
    %pad/u 32;
    %cmpi/e 666666, 0, 32;
    %jmp/0xz  T_2.36, 4;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
T_2.36 ;
    %jmp T_2.33;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 17, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.38, 4;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.38 ;
    %jmp T_2.33;
T_2.3 ;
    %load/vec4 v0xaaaae6a77690_0;
    %addi 1, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %load/vec4 v0xaaaae6a77690_0;
    %pad/u 32;
    %cmpi/e 2000000, 0, 32;
    %jmp/0xz  T_2.40, 4;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
T_2.40 ;
    %jmp T_2.33;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 180, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.42, 4;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.42 ;
    %jmp T_2.33;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %pushi/vec4 7, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.44, 4;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.44 ;
    %jmp T_2.33;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 192, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.46, 4;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
T_2.46 ;
    %jmp T_2.33;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.48, 4;
    %pushi/vec4 130, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.48 ;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.50, 4;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.50 ;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.52, 4;
    %pushi/vec4 132, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.52 ;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.54, 4;
    %load/vec4 v0xaaaae6a775b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
T_2.56 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.54 ;
    %jmp T_2.33;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 195, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
T_2.58 ;
    %jmp T_2.33;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.60, 4;
    %pushi/vec4 138, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.60 ;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 46, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.62 ;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.64, 4;
    %load/vec4 v0xaaaae6a775b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.66, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
T_2.66 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.64 ;
    %jmp T_2.33;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 196, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.68, 4;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
T_2.68 ;
    %jmp T_2.33;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.70, 4;
    %pushi/vec4 138, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.70 ;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.72, 4;
    %pushi/vec4 170, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.72 ;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.74, 4;
    %load/vec4 v0xaaaae6a775b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.76, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
T_2.76 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.74 ;
    %jmp T_2.33;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 197, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.78, 4;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
T_2.78 ;
    %jmp T_2.33;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %pushi/vec4 14, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.80, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.80 ;
    %jmp T_2.33;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 32, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.82, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
T_2.82 ;
    %jmp T_2.33;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 54, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.84, 4;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
T_2.84 ;
    %jmp T_2.33;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %pushi/vec4 200, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.86, 4;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.86 ;
    %jmp T_2.33;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 58, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.88, 4;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
T_2.88 ;
    %jmp T_2.33;
T_2.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %pushi/vec4 5, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.90, 4;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.90 ;
    %jmp T_2.33;
T_2.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 42, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.92, 4;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
T_2.92 ;
    %jmp T_2.33;
T_2.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.94, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.94 ;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.96, 4;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.96 ;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.98, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.98 ;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.100, 4;
    %pushi/vec4 80, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.100 ;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.102, 4;
    %load/vec4 v0xaaaae6a775b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.104, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
T_2.104 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.102 ;
    %jmp T_2.33;
T_2.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 43, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.106, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
T_2.106 ;
    %jmp T_2.33;
T_2.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.108, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.108 ;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.110, 4;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.110 ;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.112, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.112 ;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.114, 4;
    %pushi/vec4 160, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
T_2.114 ;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.116, 4;
    %load/vec4 v0xaaaae6a775b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %load/vec4 v0xaaaae6a775b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.118, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %load/vec4 v0xaaaae6a779f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.120, 8;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %jmp T_2.121;
T_2.120 ;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
T_2.121 ;
T_2.118 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.116 ;
    %jmp T_2.33;
T_2.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 19, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.122, 4;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.122 ;
    %jmp T_2.33;
T_2.24 ;
    %load/vec4 v0xaaaae6a77690_0;
    %addi 1, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %load/vec4 v0xaaaae6a77690_0;
    %pad/u 32;
    %cmpi/e 40000, 0, 32;
    %jmp/0xz  T_2.124, 4;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
T_2.124 ;
    %jmp T_2.33;
T_2.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 41, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.126, 4;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.126 ;
    %jmp T_2.33;
T_2.26 ;
    %load/vec4 v0xaaaae6a77690_0;
    %addi 1, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
    %load/vec4 v0xaaaae6a77690_0;
    %pad/u 32;
    %cmpi/e 400000, 0, 32;
    %jmp/0xz  T_2.128, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaae6a775b0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
T_2.128 ;
    %jmp T_2.33;
T_2.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 44, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.130, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.130 ;
    %jmp T_2.33;
T_2.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.132, 4;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %load/vec4 v0xaaaae6a77850_0;
    %addi 1, 0, 20;
    %assign/vec4 v0xaaaae6a77850_0, 0;
    %load/vec4 v0xaaaae6a77850_0;
    %pad/u 32;
    %cmpi/e 25599, 0, 32;
    %jmp/0xz  T_2.134, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0xaaaae6a77850_0, 0;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a779f0_0, 0;
T_2.134 ;
T_2.132 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %jmp T_2.33;
T_2.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %pushi/vec4 44, 0, 8;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.136, 4;
    %pushi/vec4 35, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0xaaaae6a77690_0, 0;
T_2.136 ;
    %jmp T_2.33;
T_2.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %load/vec4 v0xaaaae69b9740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.138, 4;
    %pushi/vec4 34, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %load/vec4 v0xaaaae6a772e0_0;
    %assign/vec4 v0xaaaae6a77ab0_0, 0;
    %load/vec4 v0xaaaae6a586c0_0;
    %inv;
    %assign/vec4 v0xaaaae6a586c0_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
T_2.138 ;
    %jmp T_2.33;
T_2.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a77f70_0, 0;
    %load/vec4 v0xaaaae6a77770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.140, 4;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0xaaaae6a77770_0, 0;
    %load/vec4 v0xaaaae6a77850_0;
    %addi 1, 0, 20;
    %assign/vec4 v0xaaaae6a77850_0, 0;
    %load/vec4 v0xaaaae6a77850_0;
    %pad/u 32;
    %cmpi/e 12799, 0, 32;
    %jmp/0xz  T_2.142, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0xaaaae6a77850_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77c70_0, 0;
    %jmp T_2.143;
T_2.142 ;
    %pushi/vec4 35, 0, 6;
    %assign/vec4 v0xaaaae6a78030_0, 0;
T_2.143 ;
T_2.140 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a77df0_0, 0;
    %load/vec4 v0xaaaae6a77ab0_0;
    %load/vec4 v0xaaaae6a77770_0;
    %part/u 1;
    %assign/vec4 v0xaaaae6a77eb0_0, 0;
    %jmp T_2.33;
T_2.32 ;
    %jmp T_2.33;
T_2.33 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaae6a2d4e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a79ec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaae6a7a420_0, 0, 2;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaae6a79000_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaae6a79100_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaae6a79340_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaae6a79410_0, 0, 7;
    %end;
    .thread T_3;
    .scope S_0xaaaae6a2d4e0;
T_4 ;
    %wait E_0xaaaae6a183c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a791d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a794e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a799f0_0, 0;
    %load/vec4 v0xaaaae6a796e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae6a79850_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xaaaae6a79ca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0xaaaae6a79ac0_0;
    %assign/vec4 v0xaaaae6a79340_0, 0;
    %load/vec4 v0xaaaae6a79b60_0;
    %assign/vec4 v0xaaaae6a79410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a794e0_0, 0;
    %load/vec4 v0xaaaae6a79c00_0;
    %assign/vec4 v0xaaaae6a78e50_0, 0;
T_4.2 ;
    %load/vec4 v0xaaaae6a79780_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaae6a79ca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0xaaaae6a7a420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaae6a7a420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a791d0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0xaaaae6a79270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a79ec0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaae6a7a420_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0xaaaae6a79920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a799f0_0, 0;
    %load/vec4 v0xaaaae6a79000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xaaaae6a79000_0, 0;
    %load/vec4 v0xaaaae6a79000_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaae6a79000_0, 0;
    %load/vec4 v0xaaaae6a79100_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xaaaae6a79100_0, 0;
    %load/vec4 v0xaaaae6a79100_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaae6a79100_0, 0;
T_4.12 ;
T_4.10 ;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a791d0_0, 0;
T_4.9 ;
T_4.7 ;
T_4.4 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaae6a2ee00;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae6a7a8a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xaaaae6a7b010_0, 0, 3;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0xaaaae6a7adb0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0xaaaae6a7acd0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae6a7af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a7ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a7bac0_0, 0, 1;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0xaaaae6a7b8c0_0, 0, 7;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0xaaaae6a7b960_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a7b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a7b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a7b270_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaae6a7b310_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaae6a7b3d0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae6a7b510_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xaaaae6a7b470_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae6a7ae90_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0xaaaae6a2ee00;
T_6 ;
    %wait E_0xaaaae6a183c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a7b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a7b1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a7b7f0_0, 0;
    %load/vec4 v0xaaaae6a7adb0_0;
    %cmpi/u 4, 0, 24;
    %jmp/0xz  T_6.0, 5;
    %load/vec4 v0xaaaae6a7adb0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0xaaaae6a7adb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae6a7b010_0, 4, 5;
    %load/vec4 v0xaaaae6a7adb0_0;
    %cmpi/e 2, 0, 24;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a7a8a0_0, 0;
T_6.2 ;
    %load/vec4 v0xaaaae6a7adb0_0;
    %cmpi/e 4, 0, 24;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a7a8a0_0, 0;
T_6.4 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a7b270_0, 0;
    %load/vec4 v0xaaaae6a7b720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0xaaaae6a7ae90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0xaaaae6a7b8c0_0;
    %load/vec4 v0xaaaae6a7b310_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae6a7b310_0;
    %pad/u 32;
    %load/vec4 v0xaaaae6a7b8c0_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xaaaae6a7b960_0;
    %load/vec4 v0xaaaae6a7b3d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xaaaae6a7b3d0_0;
    %pad/u 32;
    %load/vec4 v0xaaaae6a7b960_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 31, 0, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae6a7b470_0, 4, 5;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae6a7b470_0, 4, 5;
T_6.11 ;
    %load/vec4 v0xaaaae6a7b310_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0xaaaae6a7b470_0;
    %parti/s 6, 5, 4;
    %addi 1, 0, 6;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae6a7b470_0, 4, 5;
T_6.12 ;
    %load/vec4 v0xaaaae6a7af50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a7af50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a7b510_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0xaaaae6a7b310_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xaaaae6a7b310_0, 0;
    %load/vec4 v0xaaaae6a7b310_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaae6a7b310_0, 0;
    %load/vec4 v0xaaaae6a7b3d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xaaaae6a7b3d0_0, 0;
    %load/vec4 v0xaaaae6a7b3d0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.18, 4;
    %load/vec4 v0xaaaae6a7b470_0;
    %parti/s 5, 0, 2;
    %addi 1, 0, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae6a7b470_0, 4, 5;
T_6.18 ;
    %load/vec4 v0xaaaae6a7b3d0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a7ae90_0, 0;
T_6.20 ;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a7b510_0, 0;
T_6.15 ;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0xaaaae6a7acd0_0;
    %cmpi/u 1048576, 0, 24;
    %jmp/0xz  T_6.22, 5;
    %load/vec4 v0xaaaae6a7acd0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0xaaaae6a7acd0_0, 0;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a7af50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a7ae90_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaae6a7b010_0, 4, 5;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0xaaaae6a7acd0_0, 0;
    %load/vec4 v0xaaaae6a7ba00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %load/vec4 v0xaaaae6a7b8c0_0;
    %addi 2, 0, 7;
    %assign/vec4 v0xaaaae6a7b8c0_0, 0;
    %load/vec4 v0xaaaae6a7b8c0_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %cmpi/e 126, 0, 32;
    %jmp/0xz  T_6.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a7ba00_0, 0;
    %load/vec4 v0xaaaae6a7b8c0_0;
    %subi 2, 0, 7;
    %assign/vec4 v0xaaaae6a7b8c0_0, 0;
T_6.26 ;
    %jmp T_6.25;
T_6.24 ;
    %load/vec4 v0xaaaae6a7b8c0_0;
    %subi 2, 0, 7;
    %assign/vec4 v0xaaaae6a7b8c0_0, 0;
    %load/vec4 v0xaaaae6a7b8c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a7ba00_0, 0;
    %load/vec4 v0xaaaae6a7b8c0_0;
    %addi 2, 0, 7;
    %assign/vec4 v0xaaaae6a7b8c0_0, 0;
T_6.28 ;
T_6.25 ;
    %load/vec4 v0xaaaae6a7bac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.30, 4;
    %load/vec4 v0xaaaae6a7b960_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xaaaae6a7b960_0, 0;
    %load/vec4 v0xaaaae6a7b960_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_6.32, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaae6a7bac0_0, 0;
    %load/vec4 v0xaaaae6a7b960_0;
    %subi 1, 0, 7;
    %assign/vec4 v0xaaaae6a7b960_0, 0;
T_6.32 ;
    %jmp T_6.31;
T_6.30 ;
    %load/vec4 v0xaaaae6a7b960_0;
    %subi 1, 0, 7;
    %assign/vec4 v0xaaaae6a7b960_0, 0;
    %load/vec4 v0xaaaae6a7b960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.34, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaae6a7bac0_0, 0;
    %load/vec4 v0xaaaae6a7b960_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xaaaae6a7b960_0, 0;
T_6.34 ;
T_6.31 ;
T_6.23 ;
T_6.9 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaae6a2caa0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0xaaaae6a7c070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v0xaaaae6a7c070_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaae6a2caa0;
T_8 ;
    %vpi_call 2 9 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaae6a2caa0 {0 0 0};
    %pushi/vec4 6, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 5000, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaae6a183c0;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call 2 14 "$display", "+50000 cycles" {0 0 0};
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb.v";
    "./top.v";
    "./screen_controller.v";
    "./ST7735_interface.v";
    "./screen_controller_memory.v";
