{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79993,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 7.12993e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 9.91444e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.56108e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 9.91444e-05,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 7.5072,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 12,
	"finish__design__instance__area__class:timing_repair_buffer": 55.0528,
	"finish__design__instance__count__class:sequential_cell": 9,
	"finish__design__instance__area__class:sequential_cell": 225.216,
	"finish__design__instance__count__class:multi_input_combinational_cell": 17,
	"finish__design__instance__area__class:multi_input_combinational_cell": 160.154,
	"finish__design__instance__count": 43,
	"finish__design__instance__area": 492.973,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.87657,
	"finish__clock__skew__setup": 0.00039363,
	"finish__clock__skew__hold": 0.00039363,
	"finish__timing__drv__max_slew_limit": 0.874126,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.906026,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000201265,
	"finish__power__switching__total": 7.28212e-05,
	"finish__power__leakage__total": 2.02697e-10,
	"finish__power__total": 0.000274086,
	"finish__design__io": 13,
	"finish__design__die__area": 4157.67,
	"finish__design__core__area": 3688.54,
	"finish__design__instance__count": 91,
	"finish__design__instance__area": 553.03,
	"finish__design__instance__count__stdcell": 91,
	"finish__design__instance__area__stdcell": 553.03,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.149932,
	"finish__design__instance__utilization__stdcell": 0.149932,
	"finish__design__rows": 22,
	"finish__design__rows:unithd": 22,
	"finish__design__sites": 2948,
	"finish__design__sites:unithd": 2948,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}