
ModbusIOBoard_F446RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .user_data    00000000  08004000  08004000  0000e3fc  2**0
                  CONTENTS
  2 .isr_vector   00000000  08008000  08008000  0000e3fc  2**0
                  CONTENTS
  3 .text         0000b310  08008000  08008000  00002000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000738  08013310  08013310  0000d310  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08013a48  08013a48  0000e3fc  2**0
                  CONTENTS
  6 .ARM          00000008  08013a48  08013a48  0000da48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08013a50  08013a50  0000e3fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08013a50  08013a50  0000da50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  08013a54  08013a54  0000da54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000003fc  20000000  08013a58  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000009c0  20000400  08013e54  0000e400  2**3
                  ALLOC
 12 ._user_heap_stack 00000600  20000dc0  08013e54  0000edc0  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000e3fc  2**0
                  CONTENTS, READONLY
 14 .debug_info   000182f5  00000000  00000000  0000e42c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000044ba  00000000  00000000  00026721  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000014d0  00000000  00000000  0002abe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001026  00000000  00000000  0002c0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025f86  00000000  00000000  0002d0d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001bc90  00000000  00000000  0005305c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d6bde  00000000  00000000  0006ecec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001458ca  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006758  00000000  00000000  00145910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000008d  00000000  00000000  0014c068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	@ (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	@ (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	@ (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	20000400 	.word	0x20000400
 800801c:	00000000 	.word	0x00000000
 8008020:	080132f8 	.word	0x080132f8

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	@ (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	@ (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	@ (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	20000404 	.word	0x20000404
 800803c:	080132f8 	.word	0x080132f8

08008040 <memchr>:
 8008040:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8008044:	2a10      	cmp	r2, #16
 8008046:	db2b      	blt.n	80080a0 <memchr+0x60>
 8008048:	f010 0f07 	tst.w	r0, #7
 800804c:	d008      	beq.n	8008060 <memchr+0x20>
 800804e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008052:	3a01      	subs	r2, #1
 8008054:	428b      	cmp	r3, r1
 8008056:	d02d      	beq.n	80080b4 <memchr+0x74>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	b342      	cbz	r2, 80080b0 <memchr+0x70>
 800805e:	d1f6      	bne.n	800804e <memchr+0xe>
 8008060:	b4f0      	push	{r4, r5, r6, r7}
 8008062:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008066:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800806a:	f022 0407 	bic.w	r4, r2, #7
 800806e:	f07f 0700 	mvns.w	r7, #0
 8008072:	2300      	movs	r3, #0
 8008074:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008078:	3c08      	subs	r4, #8
 800807a:	ea85 0501 	eor.w	r5, r5, r1
 800807e:	ea86 0601 	eor.w	r6, r6, r1
 8008082:	fa85 f547 	uadd8	r5, r5, r7
 8008086:	faa3 f587 	sel	r5, r3, r7
 800808a:	fa86 f647 	uadd8	r6, r6, r7
 800808e:	faa5 f687 	sel	r6, r5, r7
 8008092:	b98e      	cbnz	r6, 80080b8 <memchr+0x78>
 8008094:	d1ee      	bne.n	8008074 <memchr+0x34>
 8008096:	bcf0      	pop	{r4, r5, r6, r7}
 8008098:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800809c:	f002 0207 	and.w	r2, r2, #7
 80080a0:	b132      	cbz	r2, 80080b0 <memchr+0x70>
 80080a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080a6:	3a01      	subs	r2, #1
 80080a8:	ea83 0301 	eor.w	r3, r3, r1
 80080ac:	b113      	cbz	r3, 80080b4 <memchr+0x74>
 80080ae:	d1f8      	bne.n	80080a2 <memchr+0x62>
 80080b0:	2000      	movs	r0, #0
 80080b2:	4770      	bx	lr
 80080b4:	3801      	subs	r0, #1
 80080b6:	4770      	bx	lr
 80080b8:	2d00      	cmp	r5, #0
 80080ba:	bf06      	itte	eq
 80080bc:	4635      	moveq	r5, r6
 80080be:	3803      	subeq	r0, #3
 80080c0:	3807      	subne	r0, #7
 80080c2:	f015 0f01 	tst.w	r5, #1
 80080c6:	d107      	bne.n	80080d8 <memchr+0x98>
 80080c8:	3001      	adds	r0, #1
 80080ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80080ce:	bf02      	ittt	eq
 80080d0:	3001      	addeq	r0, #1
 80080d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80080d6:	3001      	addeq	r0, #1
 80080d8:	bcf0      	pop	{r4, r5, r6, r7}
 80080da:	3801      	subs	r0, #1
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop

080080e0 <strlen>:
 80080e0:	4603      	mov	r3, r0
 80080e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080e6:	2a00      	cmp	r2, #0
 80080e8:	d1fb      	bne.n	80080e2 <strlen+0x2>
 80080ea:	1a18      	subs	r0, r3, r0
 80080ec:	3801      	subs	r0, #1
 80080ee:	4770      	bx	lr

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	@ 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	3c01      	subs	r4, #1
 800822c:	bf28      	it	cs
 800822e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8008232:	d2e9      	bcs.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_uldivmod>:
 8008a58:	b953      	cbnz	r3, 8008a70 <__aeabi_uldivmod+0x18>
 8008a5a:	b94a      	cbnz	r2, 8008a70 <__aeabi_uldivmod+0x18>
 8008a5c:	2900      	cmp	r1, #0
 8008a5e:	bf08      	it	eq
 8008a60:	2800      	cmpeq	r0, #0
 8008a62:	bf1c      	itt	ne
 8008a64:	f04f 31ff 	movne.w	r1, #4294967295
 8008a68:	f04f 30ff 	movne.w	r0, #4294967295
 8008a6c:	f000 b988 	b.w	8008d80 <__aeabi_idiv0>
 8008a70:	f1ad 0c08 	sub.w	ip, sp, #8
 8008a74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008a78:	f000 f824 	bl	8008ac4 <__udivmoddi4>
 8008a7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008a80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a84:	b004      	add	sp, #16
 8008a86:	4770      	bx	lr

08008a88 <__aeabi_d2ulz>:
 8008a88:	b5d0      	push	{r4, r6, r7, lr}
 8008a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8008abc <__aeabi_d2ulz+0x34>)
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	4606      	mov	r6, r0
 8008a90:	460f      	mov	r7, r1
 8008a92:	f7ff fce9 	bl	8008468 <__aeabi_dmul>
 8008a96:	f7ff ffbf 	bl	8008a18 <__aeabi_d2uiz>
 8008a9a:	4604      	mov	r4, r0
 8008a9c:	f7ff fc6a 	bl	8008374 <__aeabi_ui2d>
 8008aa0:	4b07      	ldr	r3, [pc, #28]	@ (8008ac0 <__aeabi_d2ulz+0x38>)
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f7ff fce0 	bl	8008468 <__aeabi_dmul>
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	460b      	mov	r3, r1
 8008aac:	4630      	mov	r0, r6
 8008aae:	4639      	mov	r1, r7
 8008ab0:	f7ff fb22 	bl	80080f8 <__aeabi_dsub>
 8008ab4:	f7ff ffb0 	bl	8008a18 <__aeabi_d2uiz>
 8008ab8:	4621      	mov	r1, r4
 8008aba:	bdd0      	pop	{r4, r6, r7, pc}
 8008abc:	3df00000 	.word	0x3df00000
 8008ac0:	41f00000 	.word	0x41f00000

08008ac4 <__udivmoddi4>:
 8008ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ac8:	9d08      	ldr	r5, [sp, #32]
 8008aca:	460c      	mov	r4, r1
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d14e      	bne.n	8008b6e <__udivmoddi4+0xaa>
 8008ad0:	4694      	mov	ip, r2
 8008ad2:	458c      	cmp	ip, r1
 8008ad4:	4686      	mov	lr, r0
 8008ad6:	fab2 f282 	clz	r2, r2
 8008ada:	d962      	bls.n	8008ba2 <__udivmoddi4+0xde>
 8008adc:	b14a      	cbz	r2, 8008af2 <__udivmoddi4+0x2e>
 8008ade:	f1c2 0320 	rsb	r3, r2, #32
 8008ae2:	4091      	lsls	r1, r2
 8008ae4:	fa20 f303 	lsr.w	r3, r0, r3
 8008ae8:	fa0c fc02 	lsl.w	ip, ip, r2
 8008aec:	4319      	orrs	r1, r3
 8008aee:	fa00 fe02 	lsl.w	lr, r0, r2
 8008af2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008af6:	fa1f f68c 	uxth.w	r6, ip
 8008afa:	fbb1 f4f7 	udiv	r4, r1, r7
 8008afe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8008b02:	fb07 1114 	mls	r1, r7, r4, r1
 8008b06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008b0a:	fb04 f106 	mul.w	r1, r4, r6
 8008b0e:	4299      	cmp	r1, r3
 8008b10:	d90a      	bls.n	8008b28 <__udivmoddi4+0x64>
 8008b12:	eb1c 0303 	adds.w	r3, ip, r3
 8008b16:	f104 30ff 	add.w	r0, r4, #4294967295
 8008b1a:	f080 8112 	bcs.w	8008d42 <__udivmoddi4+0x27e>
 8008b1e:	4299      	cmp	r1, r3
 8008b20:	f240 810f 	bls.w	8008d42 <__udivmoddi4+0x27e>
 8008b24:	3c02      	subs	r4, #2
 8008b26:	4463      	add	r3, ip
 8008b28:	1a59      	subs	r1, r3, r1
 8008b2a:	fa1f f38e 	uxth.w	r3, lr
 8008b2e:	fbb1 f0f7 	udiv	r0, r1, r7
 8008b32:	fb07 1110 	mls	r1, r7, r0, r1
 8008b36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008b3a:	fb00 f606 	mul.w	r6, r0, r6
 8008b3e:	429e      	cmp	r6, r3
 8008b40:	d90a      	bls.n	8008b58 <__udivmoddi4+0x94>
 8008b42:	eb1c 0303 	adds.w	r3, ip, r3
 8008b46:	f100 31ff 	add.w	r1, r0, #4294967295
 8008b4a:	f080 80fc 	bcs.w	8008d46 <__udivmoddi4+0x282>
 8008b4e:	429e      	cmp	r6, r3
 8008b50:	f240 80f9 	bls.w	8008d46 <__udivmoddi4+0x282>
 8008b54:	4463      	add	r3, ip
 8008b56:	3802      	subs	r0, #2
 8008b58:	1b9b      	subs	r3, r3, r6
 8008b5a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8008b5e:	2100      	movs	r1, #0
 8008b60:	b11d      	cbz	r5, 8008b6a <__udivmoddi4+0xa6>
 8008b62:	40d3      	lsrs	r3, r2
 8008b64:	2200      	movs	r2, #0
 8008b66:	e9c5 3200 	strd	r3, r2, [r5]
 8008b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b6e:	428b      	cmp	r3, r1
 8008b70:	d905      	bls.n	8008b7e <__udivmoddi4+0xba>
 8008b72:	b10d      	cbz	r5, 8008b78 <__udivmoddi4+0xb4>
 8008b74:	e9c5 0100 	strd	r0, r1, [r5]
 8008b78:	2100      	movs	r1, #0
 8008b7a:	4608      	mov	r0, r1
 8008b7c:	e7f5      	b.n	8008b6a <__udivmoddi4+0xa6>
 8008b7e:	fab3 f183 	clz	r1, r3
 8008b82:	2900      	cmp	r1, #0
 8008b84:	d146      	bne.n	8008c14 <__udivmoddi4+0x150>
 8008b86:	42a3      	cmp	r3, r4
 8008b88:	d302      	bcc.n	8008b90 <__udivmoddi4+0xcc>
 8008b8a:	4290      	cmp	r0, r2
 8008b8c:	f0c0 80f0 	bcc.w	8008d70 <__udivmoddi4+0x2ac>
 8008b90:	1a86      	subs	r6, r0, r2
 8008b92:	eb64 0303 	sbc.w	r3, r4, r3
 8008b96:	2001      	movs	r0, #1
 8008b98:	2d00      	cmp	r5, #0
 8008b9a:	d0e6      	beq.n	8008b6a <__udivmoddi4+0xa6>
 8008b9c:	e9c5 6300 	strd	r6, r3, [r5]
 8008ba0:	e7e3      	b.n	8008b6a <__udivmoddi4+0xa6>
 8008ba2:	2a00      	cmp	r2, #0
 8008ba4:	f040 8090 	bne.w	8008cc8 <__udivmoddi4+0x204>
 8008ba8:	eba1 040c 	sub.w	r4, r1, ip
 8008bac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008bb0:	fa1f f78c 	uxth.w	r7, ip
 8008bb4:	2101      	movs	r1, #1
 8008bb6:	fbb4 f6f8 	udiv	r6, r4, r8
 8008bba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8008bbe:	fb08 4416 	mls	r4, r8, r6, r4
 8008bc2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008bc6:	fb07 f006 	mul.w	r0, r7, r6
 8008bca:	4298      	cmp	r0, r3
 8008bcc:	d908      	bls.n	8008be0 <__udivmoddi4+0x11c>
 8008bce:	eb1c 0303 	adds.w	r3, ip, r3
 8008bd2:	f106 34ff 	add.w	r4, r6, #4294967295
 8008bd6:	d202      	bcs.n	8008bde <__udivmoddi4+0x11a>
 8008bd8:	4298      	cmp	r0, r3
 8008bda:	f200 80cd 	bhi.w	8008d78 <__udivmoddi4+0x2b4>
 8008bde:	4626      	mov	r6, r4
 8008be0:	1a1c      	subs	r4, r3, r0
 8008be2:	fa1f f38e 	uxth.w	r3, lr
 8008be6:	fbb4 f0f8 	udiv	r0, r4, r8
 8008bea:	fb08 4410 	mls	r4, r8, r0, r4
 8008bee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008bf2:	fb00 f707 	mul.w	r7, r0, r7
 8008bf6:	429f      	cmp	r7, r3
 8008bf8:	d908      	bls.n	8008c0c <__udivmoddi4+0x148>
 8008bfa:	eb1c 0303 	adds.w	r3, ip, r3
 8008bfe:	f100 34ff 	add.w	r4, r0, #4294967295
 8008c02:	d202      	bcs.n	8008c0a <__udivmoddi4+0x146>
 8008c04:	429f      	cmp	r7, r3
 8008c06:	f200 80b0 	bhi.w	8008d6a <__udivmoddi4+0x2a6>
 8008c0a:	4620      	mov	r0, r4
 8008c0c:	1bdb      	subs	r3, r3, r7
 8008c0e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8008c12:	e7a5      	b.n	8008b60 <__udivmoddi4+0x9c>
 8008c14:	f1c1 0620 	rsb	r6, r1, #32
 8008c18:	408b      	lsls	r3, r1
 8008c1a:	fa22 f706 	lsr.w	r7, r2, r6
 8008c1e:	431f      	orrs	r7, r3
 8008c20:	fa20 fc06 	lsr.w	ip, r0, r6
 8008c24:	fa04 f301 	lsl.w	r3, r4, r1
 8008c28:	ea43 030c 	orr.w	r3, r3, ip
 8008c2c:	40f4      	lsrs	r4, r6
 8008c2e:	fa00 f801 	lsl.w	r8, r0, r1
 8008c32:	0c38      	lsrs	r0, r7, #16
 8008c34:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8008c38:	fbb4 fef0 	udiv	lr, r4, r0
 8008c3c:	fa1f fc87 	uxth.w	ip, r7
 8008c40:	fb00 441e 	mls	r4, r0, lr, r4
 8008c44:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8008c48:	fb0e f90c 	mul.w	r9, lr, ip
 8008c4c:	45a1      	cmp	r9, r4
 8008c4e:	fa02 f201 	lsl.w	r2, r2, r1
 8008c52:	d90a      	bls.n	8008c6a <__udivmoddi4+0x1a6>
 8008c54:	193c      	adds	r4, r7, r4
 8008c56:	f10e 3aff 	add.w	sl, lr, #4294967295
 8008c5a:	f080 8084 	bcs.w	8008d66 <__udivmoddi4+0x2a2>
 8008c5e:	45a1      	cmp	r9, r4
 8008c60:	f240 8081 	bls.w	8008d66 <__udivmoddi4+0x2a2>
 8008c64:	f1ae 0e02 	sub.w	lr, lr, #2
 8008c68:	443c      	add	r4, r7
 8008c6a:	eba4 0409 	sub.w	r4, r4, r9
 8008c6e:	fa1f f983 	uxth.w	r9, r3
 8008c72:	fbb4 f3f0 	udiv	r3, r4, r0
 8008c76:	fb00 4413 	mls	r4, r0, r3, r4
 8008c7a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8008c7e:	fb03 fc0c 	mul.w	ip, r3, ip
 8008c82:	45a4      	cmp	ip, r4
 8008c84:	d907      	bls.n	8008c96 <__udivmoddi4+0x1d2>
 8008c86:	193c      	adds	r4, r7, r4
 8008c88:	f103 30ff 	add.w	r0, r3, #4294967295
 8008c8c:	d267      	bcs.n	8008d5e <__udivmoddi4+0x29a>
 8008c8e:	45a4      	cmp	ip, r4
 8008c90:	d965      	bls.n	8008d5e <__udivmoddi4+0x29a>
 8008c92:	3b02      	subs	r3, #2
 8008c94:	443c      	add	r4, r7
 8008c96:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8008c9a:	fba0 9302 	umull	r9, r3, r0, r2
 8008c9e:	eba4 040c 	sub.w	r4, r4, ip
 8008ca2:	429c      	cmp	r4, r3
 8008ca4:	46ce      	mov	lr, r9
 8008ca6:	469c      	mov	ip, r3
 8008ca8:	d351      	bcc.n	8008d4e <__udivmoddi4+0x28a>
 8008caa:	d04e      	beq.n	8008d4a <__udivmoddi4+0x286>
 8008cac:	b155      	cbz	r5, 8008cc4 <__udivmoddi4+0x200>
 8008cae:	ebb8 030e 	subs.w	r3, r8, lr
 8008cb2:	eb64 040c 	sbc.w	r4, r4, ip
 8008cb6:	fa04 f606 	lsl.w	r6, r4, r6
 8008cba:	40cb      	lsrs	r3, r1
 8008cbc:	431e      	orrs	r6, r3
 8008cbe:	40cc      	lsrs	r4, r1
 8008cc0:	e9c5 6400 	strd	r6, r4, [r5]
 8008cc4:	2100      	movs	r1, #0
 8008cc6:	e750      	b.n	8008b6a <__udivmoddi4+0xa6>
 8008cc8:	f1c2 0320 	rsb	r3, r2, #32
 8008ccc:	fa20 f103 	lsr.w	r1, r0, r3
 8008cd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8008cd4:	fa24 f303 	lsr.w	r3, r4, r3
 8008cd8:	4094      	lsls	r4, r2
 8008cda:	430c      	orrs	r4, r1
 8008cdc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008ce0:	fa00 fe02 	lsl.w	lr, r0, r2
 8008ce4:	fa1f f78c 	uxth.w	r7, ip
 8008ce8:	fbb3 f0f8 	udiv	r0, r3, r8
 8008cec:	fb08 3110 	mls	r1, r8, r0, r3
 8008cf0:	0c23      	lsrs	r3, r4, #16
 8008cf2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008cf6:	fb00 f107 	mul.w	r1, r0, r7
 8008cfa:	4299      	cmp	r1, r3
 8008cfc:	d908      	bls.n	8008d10 <__udivmoddi4+0x24c>
 8008cfe:	eb1c 0303 	adds.w	r3, ip, r3
 8008d02:	f100 36ff 	add.w	r6, r0, #4294967295
 8008d06:	d22c      	bcs.n	8008d62 <__udivmoddi4+0x29e>
 8008d08:	4299      	cmp	r1, r3
 8008d0a:	d92a      	bls.n	8008d62 <__udivmoddi4+0x29e>
 8008d0c:	3802      	subs	r0, #2
 8008d0e:	4463      	add	r3, ip
 8008d10:	1a5b      	subs	r3, r3, r1
 8008d12:	b2a4      	uxth	r4, r4
 8008d14:	fbb3 f1f8 	udiv	r1, r3, r8
 8008d18:	fb08 3311 	mls	r3, r8, r1, r3
 8008d1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008d20:	fb01 f307 	mul.w	r3, r1, r7
 8008d24:	42a3      	cmp	r3, r4
 8008d26:	d908      	bls.n	8008d3a <__udivmoddi4+0x276>
 8008d28:	eb1c 0404 	adds.w	r4, ip, r4
 8008d2c:	f101 36ff 	add.w	r6, r1, #4294967295
 8008d30:	d213      	bcs.n	8008d5a <__udivmoddi4+0x296>
 8008d32:	42a3      	cmp	r3, r4
 8008d34:	d911      	bls.n	8008d5a <__udivmoddi4+0x296>
 8008d36:	3902      	subs	r1, #2
 8008d38:	4464      	add	r4, ip
 8008d3a:	1ae4      	subs	r4, r4, r3
 8008d3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008d40:	e739      	b.n	8008bb6 <__udivmoddi4+0xf2>
 8008d42:	4604      	mov	r4, r0
 8008d44:	e6f0      	b.n	8008b28 <__udivmoddi4+0x64>
 8008d46:	4608      	mov	r0, r1
 8008d48:	e706      	b.n	8008b58 <__udivmoddi4+0x94>
 8008d4a:	45c8      	cmp	r8, r9
 8008d4c:	d2ae      	bcs.n	8008cac <__udivmoddi4+0x1e8>
 8008d4e:	ebb9 0e02 	subs.w	lr, r9, r2
 8008d52:	eb63 0c07 	sbc.w	ip, r3, r7
 8008d56:	3801      	subs	r0, #1
 8008d58:	e7a8      	b.n	8008cac <__udivmoddi4+0x1e8>
 8008d5a:	4631      	mov	r1, r6
 8008d5c:	e7ed      	b.n	8008d3a <__udivmoddi4+0x276>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	e799      	b.n	8008c96 <__udivmoddi4+0x1d2>
 8008d62:	4630      	mov	r0, r6
 8008d64:	e7d4      	b.n	8008d10 <__udivmoddi4+0x24c>
 8008d66:	46d6      	mov	lr, sl
 8008d68:	e77f      	b.n	8008c6a <__udivmoddi4+0x1a6>
 8008d6a:	4463      	add	r3, ip
 8008d6c:	3802      	subs	r0, #2
 8008d6e:	e74d      	b.n	8008c0c <__udivmoddi4+0x148>
 8008d70:	4606      	mov	r6, r0
 8008d72:	4623      	mov	r3, r4
 8008d74:	4608      	mov	r0, r1
 8008d76:	e70f      	b.n	8008b98 <__udivmoddi4+0xd4>
 8008d78:	3e02      	subs	r6, #2
 8008d7a:	4463      	add	r3, ip
 8008d7c:	e730      	b.n	8008be0 <__udivmoddi4+0x11c>
 8008d7e:	bf00      	nop

08008d80 <__aeabi_idiv0>:
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop

08008d84 <PrintMBRequest>:

static void PrintMBRequest(uint16_t address, uint16_t value, uint8_t errorStatus );


/*internal services---------*/
static void PrintMBRequest(uint16_t address, uint16_t value, uint8_t errorStatus ){
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b082      	sub	sp, #8
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	80fb      	strh	r3, [r7, #6]
 8008d8e:	460b      	mov	r3, r1
 8008d90:	80bb      	strh	r3, [r7, #4]
 8008d92:	4613      	mov	r3, r2
 8008d94:	70fb      	strb	r3, [r7, #3]
	if(errorStatus == MB_OK){
 8008d96:	78fb      	ldrb	r3, [r7, #3]
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d106      	bne.n	8008daa <PrintMBRequest+0x26>
		DEBUG_SPRINT_NL("MB Reg: %d -> %d",address, value);
 8008d9c:	88fb      	ldrh	r3, [r7, #6]
 8008d9e:	88ba      	ldrh	r2, [r7, #4]
 8008da0:	4619      	mov	r1, r3
 8008da2:	4806      	ldr	r0, [pc, #24]	@ (8008dbc <PrintMBRequest+0x38>)
 8008da4:	f002 fb50 	bl	800b448 <DEBUG_SPRINT_NL>
	}else{
		DEBUG_SPRINT_NL("MB Err: [%d] Invalid Request!",address);
	}

}
 8008da8:	e004      	b.n	8008db4 <PrintMBRequest+0x30>
		DEBUG_SPRINT_NL("MB Err: [%d] Invalid Request!",address);
 8008daa:	88fb      	ldrh	r3, [r7, #6]
 8008dac:	4619      	mov	r1, r3
 8008dae:	4804      	ldr	r0, [pc, #16]	@ (8008dc0 <PrintMBRequest+0x3c>)
 8008db0:	f002 fb4a 	bl	800b448 <DEBUG_SPRINT_NL>
}
 8008db4:	bf00      	nop
 8008db6:	3708      	adds	r7, #8
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}
 8008dbc:	08013310 	.word	0x08013310
 8008dc0:	08013324 	.word	0x08013324

08008dc4 <CB_MB_InitCallback>:


/**
  * @brief callback initialize
  */
void CB_MB_InitCallback(void){
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	af00      	add	r7, sp, #0

	MB_attachDICallback(&CB_MB_readDICallback);
 8008dc8:	4807      	ldr	r0, [pc, #28]	@ (8008de8 <CB_MB_InitCallback+0x24>)
 8008dca:	f003 fd03 	bl	800c7d4 <MB_attachDICallback>
	MB_attachCOCallback(&CB_MB_writeCOCallback, &CB_MB_readCOCallback);
 8008dce:	4907      	ldr	r1, [pc, #28]	@ (8008dec <CB_MB_InitCallback+0x28>)
 8008dd0:	4807      	ldr	r0, [pc, #28]	@ (8008df0 <CB_MB_InitCallback+0x2c>)
 8008dd2:	f003 fd0f 	bl	800c7f4 <MB_attachCOCallback>
	MB_attachIRCallback(&CB_MB_readIRCallback);
 8008dd6:	4807      	ldr	r0, [pc, #28]	@ (8008df4 <CB_MB_InitCallback+0x30>)
 8008dd8:	f003 fd22 	bl	800c820 <MB_attachIRCallback>
	MB_attachHRCallback(&CB_MB_writeHRCallback, &CB_MB_readHRCallback);
 8008ddc:	4906      	ldr	r1, [pc, #24]	@ (8008df8 <CB_MB_InitCallback+0x34>)
 8008dde:	4807      	ldr	r0, [pc, #28]	@ (8008dfc <CB_MB_InitCallback+0x38>)
 8008de0:	f003 fd2e 	bl	800c840 <MB_attachHRCallback>

}
 8008de4:	bf00      	nop
 8008de6:	bd80      	pop	{r7, pc}
 8008de8:	08008e75 	.word	0x08008e75
 8008dec:	08009061 	.word	0x08009061
 8008df0:	08008efd 	.word	0x08008efd
 8008df4:	08009191 	.word	0x08009191
 8008df8:	0800936d 	.word	0x0800936d
 8008dfc:	080091dd 	.word	0x080091dd

08008e00 <CB_MB_RcvByte>:


uint8_t CB_MB_RcvByte(void){
 8008e00:	b480      	push	{r7}
 8008e02:	af00      	add	r7, sp, #0
	return (uint8_t)huart6.Instance->DR;
 8008e04:	4b04      	ldr	r3, [pc, #16]	@ (8008e18 <CB_MB_RcvByte+0x18>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	b2db      	uxtb	r3, r3
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr
 8008e16:	bf00      	nop
 8008e18:	20000624 	.word	0x20000624

08008e1c <CB_MB_Send>:
uint8_t CB_MB_Send(uint8_t *buff, uint16_t size){
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b082      	sub	sp, #8
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	460b      	mov	r3, r1
 8008e26:	807b      	strh	r3, [r7, #2]
	return HAL_UART_Transmit(&huart6, buff, size, (size+10));
 8008e28:	887b      	ldrh	r3, [r7, #2]
 8008e2a:	330a      	adds	r3, #10
 8008e2c:	887a      	ldrh	r2, [r7, #2]
 8008e2e:	6879      	ldr	r1, [r7, #4]
 8008e30:	4803      	ldr	r0, [pc, #12]	@ (8008e40 <CB_MB_Send+0x24>)
 8008e32:	f006 fbb9 	bl	800f5a8 <HAL_UART_Transmit>
 8008e36:	4603      	mov	r3, r0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3708      	adds	r7, #8
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}
 8008e40:	20000624 	.word	0x20000624

08008e44 <CB_MB_SetUpstream>:

void CB_MB_SetUpstream(void){
 8008e44:	b580      	push	{r7, lr}
 8008e46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_SET);
 8008e48:	2201      	movs	r2, #1
 8008e4a:	2104      	movs	r1, #4
 8008e4c:	4802      	ldr	r0, [pc, #8]	@ (8008e58 <CB_MB_SetUpstream+0x14>)
 8008e4e:	f005 f86d 	bl	800df2c <HAL_GPIO_WritePin>
}
 8008e52:	bf00      	nop
 8008e54:	bd80      	pop	{r7, pc}
 8008e56:	bf00      	nop
 8008e58:	40020c00 	.word	0x40020c00

08008e5c <CB_MB_SetDownstream>:
void CB_MB_SetDownstream(void){
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8008e60:	2200      	movs	r2, #0
 8008e62:	2104      	movs	r1, #4
 8008e64:	4802      	ldr	r0, [pc, #8]	@ (8008e70 <CB_MB_SetDownstream+0x14>)
 8008e66:	f005 f861 	bl	800df2c <HAL_GPIO_WritePin>
}
 8008e6a:	bf00      	nop
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	40020c00 	.word	0x40020c00

08008e74 <CB_MB_readDICallback>:
  * @brief calback function for discrete input
  * @param reg: pointer to modbus registers
  * @param address: address of a register
  * @retval return error if an exception happen
  */
uint8_t CB_MB_readDICallback(MB_DIAddrEnum address, uint8_t *value){
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b084      	sub	sp, #16
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	6039      	str	r1, [r7, #0]
 8008e7e:	80fb      	strh	r3, [r7, #6]
	uint8_t errorStatus = MB_OK;
 8008e80:	2301      	movs	r3, #1
 8008e82:	73fb      	strb	r3, [r7, #15]
	switch (address) {
 8008e84:	88fb      	ldrh	r3, [r7, #6]
 8008e86:	f5a3 531c 	sub.w	r3, r3, #9984	@ 0x2700
 8008e8a:	3b11      	subs	r3, #17
 8008e8c:	2b03      	cmp	r3, #3
 8008e8e:	d823      	bhi.n	8008ed8 <CB_MB_readDICallback+0x64>
 8008e90:	a201      	add	r2, pc, #4	@ (adr r2, 8008e98 <CB_MB_readDICallback+0x24>)
 8008e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e96:	bf00      	nop
 8008e98:	08008ea9 	.word	0x08008ea9
 8008e9c:	08008eb5 	.word	0x08008eb5
 8008ea0:	08008ec1 	.word	0x08008ec1
 8008ea4:	08008ecd 	.word	0x08008ecd
		case MB_DIA_DI1_STATUS:
			*value = gVar.di[DI_ID_0].state;
 8008ea8:	4b13      	ldr	r3, [pc, #76]	@ (8008ef8 <CB_MB_readDICallback+0x84>)
 8008eaa:	f893 224e 	ldrb.w	r2, [r3, #590]	@ 0x24e
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	701a      	strb	r2, [r3, #0]
			break;
 8008eb2:	e014      	b.n	8008ede <CB_MB_readDICallback+0x6a>
		case MB_DIA_DI2_STATUS:
			*value = gVar.di[DI_ID_1].state;
 8008eb4:	4b10      	ldr	r3, [pc, #64]	@ (8008ef8 <CB_MB_readDICallback+0x84>)
 8008eb6:	f893 226a 	ldrb.w	r2, [r3, #618]	@ 0x26a
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	701a      	strb	r2, [r3, #0]
			break;
 8008ebe:	e00e      	b.n	8008ede <CB_MB_readDICallback+0x6a>
		case MB_DIA_DI3_STATUS:
			*value = gVar.di[DI_ID_2].state;
 8008ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8008ef8 <CB_MB_readDICallback+0x84>)
 8008ec2:	f893 2286 	ldrb.w	r2, [r3, #646]	@ 0x286
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	701a      	strb	r2, [r3, #0]
			break;
 8008eca:	e008      	b.n	8008ede <CB_MB_readDICallback+0x6a>
		case MB_DIA_DI4_STATUS:
			*value = gVar.di[DI_ID_3].state;
 8008ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8008ef8 <CB_MB_readDICallback+0x84>)
 8008ece:	f893 22a2 	ldrb.w	r2, [r3, #674]	@ 0x2a2
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	701a      	strb	r2, [r3, #0]
			break;
 8008ed6:	e002      	b.n	8008ede <CB_MB_readDICallback+0x6a>
		default:
			errorStatus = MB_ERROR;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	73fb      	strb	r3, [r7, #15]
			break;
 8008edc:	bf00      	nop
	}

	PrintMBRequest(address, *value, errorStatus);
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	781b      	ldrb	r3, [r3, #0]
 8008ee2:	4619      	mov	r1, r3
 8008ee4:	7bfa      	ldrb	r2, [r7, #15]
 8008ee6:	88fb      	ldrh	r3, [r7, #6]
 8008ee8:	4618      	mov	r0, r3
 8008eea:	f7ff ff4b 	bl	8008d84 <PrintMBRequest>
	return errorStatus;
 8008eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3710      	adds	r7, #16
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	2000066c 	.word	0x2000066c

08008efc <CB_MB_writeCOCallback>:
  * @brief calback function for coil output
  * @param reg: pointer to modbus registers
  * @param address: address of a register
  * @retval return error if an exception happen
  */
uint8_t CB_MB_writeCOCallback(MB_CoilAddrEnum address, uint8_t value){
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b084      	sub	sp, #16
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	4603      	mov	r3, r0
 8008f04:	460a      	mov	r2, r1
 8008f06:	71fb      	strb	r3, [r7, #7]
 8008f08:	4613      	mov	r3, r2
 8008f0a:	71bb      	strb	r3, [r7, #6]
	uint8_t errorStatus = MB_OK;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	73fb      	strb	r3, [r7, #15]
	/*------Write your code here------*/
	switch (address) {
 8008f10:	79fb      	ldrb	r3, [r7, #7]
 8008f12:	3b01      	subs	r3, #1
 8008f14:	2b1e      	cmp	r3, #30
 8008f16:	f200 808d 	bhi.w	8009034 <CB_MB_writeCOCallback+0x138>
 8008f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f20 <CB_MB_writeCOCallback+0x24>)
 8008f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f20:	08008f9d 	.word	0x08008f9d
 8008f24:	08008fb7 	.word	0x08008fb7
 8008f28:	08008fd1 	.word	0x08008fd1
 8008f2c:	08008feb 	.word	0x08008feb
 8008f30:	08009035 	.word	0x08009035
 8008f34:	08009035 	.word	0x08009035
 8008f38:	08009035 	.word	0x08009035
 8008f3c:	08009035 	.word	0x08009035
 8008f40:	08009035 	.word	0x08009035
 8008f44:	08009035 	.word	0x08009035
 8008f48:	08009035 	.word	0x08009035
 8008f4c:	08009035 	.word	0x08009035
 8008f50:	08009035 	.word	0x08009035
 8008f54:	08009035 	.word	0x08009035
 8008f58:	08009035 	.word	0x08009035
 8008f5c:	08009035 	.word	0x08009035
 8008f60:	08009035 	.word	0x08009035
 8008f64:	08009035 	.word	0x08009035
 8008f68:	08009035 	.word	0x08009035
 8008f6c:	08009035 	.word	0x08009035
 8008f70:	08009005 	.word	0x08009005
 8008f74:	08009035 	.word	0x08009035
 8008f78:	08009035 	.word	0x08009035
 8008f7c:	08009035 	.word	0x08009035
 8008f80:	08009035 	.word	0x08009035
 8008f84:	08009035 	.word	0x08009035
 8008f88:	08009035 	.word	0x08009035
 8008f8c:	08009035 	.word	0x08009035
 8008f90:	08009035 	.word	0x08009035
 8008f94:	08009035 	.word	0x08009035
 8008f98:	0800900d 	.word	0x0800900d
		case MB_COA_DO1_ENABLE:
			HAL_GPIO_WritePin(DO_0_GPIO_Port, DO_0_Pin, value>0);
 8008f9c:	79bb      	ldrb	r3, [r7, #6]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	bf14      	ite	ne
 8008fa2:	2301      	movne	r3, #1
 8008fa4:	2300      	moveq	r3, #0
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	461a      	mov	r2, r3
 8008faa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008fae:	4829      	ldr	r0, [pc, #164]	@ (8009054 <CB_MB_writeCOCallback+0x158>)
 8008fb0:	f004 ffbc 	bl	800df2c <HAL_GPIO_WritePin>
			break;
 8008fb4:	e041      	b.n	800903a <CB_MB_writeCOCallback+0x13e>
		case MB_COA_DO2_ENABLE:
			HAL_GPIO_WritePin(DO_1_GPIO_Port, DO_1_Pin, value>0);
 8008fb6:	79bb      	ldrb	r3, [r7, #6]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	bf14      	ite	ne
 8008fbc:	2301      	movne	r3, #1
 8008fbe:	2300      	moveq	r3, #0
 8008fc0:	b2db      	uxtb	r3, r3
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008fc8:	4822      	ldr	r0, [pc, #136]	@ (8009054 <CB_MB_writeCOCallback+0x158>)
 8008fca:	f004 ffaf 	bl	800df2c <HAL_GPIO_WritePin>
			break;
 8008fce:	e034      	b.n	800903a <CB_MB_writeCOCallback+0x13e>
		case MB_COA_DO3_ENABLE:
			HAL_GPIO_WritePin(DO_2_GPIO_Port, DO_2_Pin, value>0);
 8008fd0:	79bb      	ldrb	r3, [r7, #6]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	bf14      	ite	ne
 8008fd6:	2301      	movne	r3, #1
 8008fd8:	2300      	moveq	r3, #0
 8008fda:	b2db      	uxtb	r3, r3
 8008fdc:	461a      	mov	r2, r3
 8008fde:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008fe2:	481c      	ldr	r0, [pc, #112]	@ (8009054 <CB_MB_writeCOCallback+0x158>)
 8008fe4:	f004 ffa2 	bl	800df2c <HAL_GPIO_WritePin>
			break;
 8008fe8:	e027      	b.n	800903a <CB_MB_writeCOCallback+0x13e>
		case MB_COA_DO4_ENABLE:
			HAL_GPIO_WritePin(DO_3_GPIO_Port, DO_3_Pin, value>0);
 8008fea:	79bb      	ldrb	r3, [r7, #6]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	bf14      	ite	ne
 8008ff0:	2301      	movne	r3, #1
 8008ff2:	2300      	moveq	r3, #0
 8008ff4:	b2db      	uxtb	r3, r3
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008ffc:	4815      	ldr	r0, [pc, #84]	@ (8009054 <CB_MB_writeCOCallback+0x158>)
 8008ffe:	f004 ff95 	bl	800df2c <HAL_GPIO_WritePin>
			break;
 8009002:	e01a      	b.n	800903a <CB_MB_writeCOCallback+0x13e>
		case MB_COA_MB_SERIAL_SAVE_CONFIG:
			gVar.mbSerial.saveSrlCnfFlag = 1U;
 8009004:	4b14      	ldr	r3, [pc, #80]	@ (8009058 <CB_MB_writeCOCallback+0x15c>)
 8009006:	2201      	movs	r2, #1
 8009008:	72da      	strb	r2, [r3, #11]
			break;
 800900a:	e016      	b.n	800903a <CB_MB_writeCOCallback+0x13e>

			/*Debug---------------------*/
		case MB_COA_DEBUG_ENABLE:
			debug.enable = value>0;
 800900c:	79bb      	ldrb	r3, [r7, #6]
 800900e:	2b00      	cmp	r3, #0
 8009010:	bf14      	ite	ne
 8009012:	2301      	movne	r3, #1
 8009014:	2300      	moveq	r3, #0
 8009016:	b2db      	uxtb	r3, r3
 8009018:	461a      	mov	r2, r3
 800901a:	4b10      	ldr	r3, [pc, #64]	@ (800905c <CB_MB_writeCOCallback+0x160>)
 800901c:	701a      	strb	r2, [r3, #0]
			FLASH_WriteInt(FSA_DEBUG_ENABLE, (value>0));
 800901e:	79bb      	ldrb	r3, [r7, #6]
 8009020:	2b00      	cmp	r3, #0
 8009022:	bf14      	ite	ne
 8009024:	2301      	movne	r3, #1
 8009026:	2300      	moveq	r3, #0
 8009028:	b2db      	uxtb	r3, r3
 800902a:	4619      	mov	r1, r3
 800902c:	2009      	movs	r0, #9
 800902e:	f000 fa89 	bl	8009544 <FLASH_WriteInt>
			break;
 8009032:	e002      	b.n	800903a <CB_MB_writeCOCallback+0x13e>
		default:
			errorStatus = MB_ERROR;
 8009034:	2300      	movs	r3, #0
 8009036:	73fb      	strb	r3, [r7, #15]
			break;
 8009038:	bf00      	nop
	}
	PrintMBRequest(address, value, errorStatus);
 800903a:	79fb      	ldrb	r3, [r7, #7]
 800903c:	b29b      	uxth	r3, r3
 800903e:	79ba      	ldrb	r2, [r7, #6]
 8009040:	b291      	uxth	r1, r2
 8009042:	7bfa      	ldrb	r2, [r7, #15]
 8009044:	4618      	mov	r0, r3
 8009046:	f7ff fe9d 	bl	8008d84 <PrintMBRequest>
	return errorStatus;
 800904a:	7bfb      	ldrb	r3, [r7, #15]
}
 800904c:	4618      	mov	r0, r3
 800904e:	3710      	adds	r7, #16
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}
 8009054:	40020000 	.word	0x40020000
 8009058:	2000066c 	.word	0x2000066c
 800905c:	2000095c 	.word	0x2000095c

08009060 <CB_MB_readCOCallback>:
  * @brief calback function for reading coil output
  * @param reg: pointer to modbus registers
  * @param address: address of a register
  * @retval return error if an exception happen
  */
uint8_t CB_MB_readCOCallback( MB_CoilAddrEnum address, uint8_t *value){
 8009060:	b580      	push	{r7, lr}
 8009062:	b084      	sub	sp, #16
 8009064:	af00      	add	r7, sp, #0
 8009066:	4603      	mov	r3, r0
 8009068:	6039      	str	r1, [r7, #0]
 800906a:	71fb      	strb	r3, [r7, #7]
	uint8_t errorStatus = MB_OK;
 800906c:	2301      	movs	r3, #1
 800906e:	73fb      	strb	r3, [r7, #15]
	switch (address) {
 8009070:	79fb      	ldrb	r3, [r7, #7]
 8009072:	3b01      	subs	r3, #1
 8009074:	2b1e      	cmp	r3, #30
 8009076:	d873      	bhi.n	8009160 <CB_MB_readCOCallback+0x100>
 8009078:	a201      	add	r2, pc, #4	@ (adr r2, 8009080 <CB_MB_readCOCallback+0x20>)
 800907a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800907e:	bf00      	nop
 8009080:	080090fd 	.word	0x080090fd
 8009084:	08009111 	.word	0x08009111
 8009088:	08009125 	.word	0x08009125
 800908c:	08009139 	.word	0x08009139
 8009090:	08009161 	.word	0x08009161
 8009094:	08009161 	.word	0x08009161
 8009098:	08009161 	.word	0x08009161
 800909c:	08009161 	.word	0x08009161
 80090a0:	08009161 	.word	0x08009161
 80090a4:	08009161 	.word	0x08009161
 80090a8:	08009161 	.word	0x08009161
 80090ac:	08009161 	.word	0x08009161
 80090b0:	08009161 	.word	0x08009161
 80090b4:	08009161 	.word	0x08009161
 80090b8:	08009161 	.word	0x08009161
 80090bc:	08009161 	.word	0x08009161
 80090c0:	08009161 	.word	0x08009161
 80090c4:	08009161 	.word	0x08009161
 80090c8:	08009161 	.word	0x08009161
 80090cc:	08009161 	.word	0x08009161
 80090d0:	0800914d 	.word	0x0800914d
 80090d4:	08009161 	.word	0x08009161
 80090d8:	08009161 	.word	0x08009161
 80090dc:	08009161 	.word	0x08009161
 80090e0:	08009161 	.word	0x08009161
 80090e4:	08009161 	.word	0x08009161
 80090e8:	08009161 	.word	0x08009161
 80090ec:	08009161 	.word	0x08009161
 80090f0:	08009161 	.word	0x08009161
 80090f4:	08009161 	.word	0x08009161
 80090f8:	08009157 	.word	0x08009157
		case MB_COA_DO1_ENABLE:
			*value = HAL_GPIO_ReadPin(DO_0_GPIO_Port, DO_0_Pin);
 80090fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009100:	4820      	ldr	r0, [pc, #128]	@ (8009184 <CB_MB_readCOCallback+0x124>)
 8009102:	f004 fefb 	bl	800defc <HAL_GPIO_ReadPin>
 8009106:	4603      	mov	r3, r0
 8009108:	461a      	mov	r2, r3
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	701a      	strb	r2, [r3, #0]
			break;
 800910e:	e02a      	b.n	8009166 <CB_MB_readCOCallback+0x106>
		case MB_COA_DO2_ENABLE:
			*value = HAL_GPIO_ReadPin(DO_1_GPIO_Port, DO_1_Pin);
 8009110:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009114:	481b      	ldr	r0, [pc, #108]	@ (8009184 <CB_MB_readCOCallback+0x124>)
 8009116:	f004 fef1 	bl	800defc <HAL_GPIO_ReadPin>
 800911a:	4603      	mov	r3, r0
 800911c:	461a      	mov	r2, r3
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	701a      	strb	r2, [r3, #0]
			break;
 8009122:	e020      	b.n	8009166 <CB_MB_readCOCallback+0x106>
		case MB_COA_DO3_ENABLE:
			*value = HAL_GPIO_ReadPin(DO_2_GPIO_Port, DO_2_Pin);
 8009124:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009128:	4816      	ldr	r0, [pc, #88]	@ (8009184 <CB_MB_readCOCallback+0x124>)
 800912a:	f004 fee7 	bl	800defc <HAL_GPIO_ReadPin>
 800912e:	4603      	mov	r3, r0
 8009130:	461a      	mov	r2, r3
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	701a      	strb	r2, [r3, #0]
			break;
 8009136:	e016      	b.n	8009166 <CB_MB_readCOCallback+0x106>
		case MB_COA_DO4_ENABLE:
			*value = HAL_GPIO_ReadPin(DO_3_GPIO_Port, DO_3_Pin);
 8009138:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800913c:	4811      	ldr	r0, [pc, #68]	@ (8009184 <CB_MB_readCOCallback+0x124>)
 800913e:	f004 fedd 	bl	800defc <HAL_GPIO_ReadPin>
 8009142:	4603      	mov	r3, r0
 8009144:	461a      	mov	r2, r3
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	701a      	strb	r2, [r3, #0]
			break;
 800914a:	e00c      	b.n	8009166 <CB_MB_readCOCallback+0x106>
		case MB_COA_MB_SERIAL_SAVE_CONFIG:
			*value = gVar.mbSerial.saveSrlCnfFlag;
 800914c:	4b0e      	ldr	r3, [pc, #56]	@ (8009188 <CB_MB_readCOCallback+0x128>)
 800914e:	7ada      	ldrb	r2, [r3, #11]
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	701a      	strb	r2, [r3, #0]
			break;
 8009154:	e007      	b.n	8009166 <CB_MB_readCOCallback+0x106>

			/*Debug---------------------*/
		case MB_COA_DEBUG_ENABLE:
			*value = debug.enable;
 8009156:	4b0d      	ldr	r3, [pc, #52]	@ (800918c <CB_MB_readCOCallback+0x12c>)
 8009158:	781a      	ldrb	r2, [r3, #0]
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	701a      	strb	r2, [r3, #0]
			break;
 800915e:	e002      	b.n	8009166 <CB_MB_readCOCallback+0x106>


		default:
				errorStatus = MB_ERROR;
 8009160:	2300      	movs	r3, #0
 8009162:	73fb      	strb	r3, [r7, #15]
			break;
 8009164:	bf00      	nop
	}
	PrintMBRequest(address, *value, errorStatus);
 8009166:	79fb      	ldrb	r3, [r7, #7]
 8009168:	b298      	uxth	r0, r3
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	4619      	mov	r1, r3
 8009170:	7bfb      	ldrb	r3, [r7, #15]
 8009172:	461a      	mov	r2, r3
 8009174:	f7ff fe06 	bl	8008d84 <PrintMBRequest>
	return errorStatus;
 8009178:	7bfb      	ldrb	r3, [r7, #15]
}
 800917a:	4618      	mov	r0, r3
 800917c:	3710      	adds	r7, #16
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
 8009182:	bf00      	nop
 8009184:	40020000 	.word	0x40020000
 8009188:	2000066c 	.word	0x2000066c
 800918c:	2000095c 	.word	0x2000095c

08009190 <CB_MB_readIRCallback>:
  * @brief calback function for input register
  * @param reg: pointer to modbus registers
  * @param address: address of a register
  * @retval return error if an exception happen
  */
uint8_t CB_MB_readIRCallback( MB_IRAddrEnum address, uint16_t *value){
 8009190:	b580      	push	{r7, lr}
 8009192:	b084      	sub	sp, #16
 8009194:	af00      	add	r7, sp, #0
 8009196:	4603      	mov	r3, r0
 8009198:	6039      	str	r1, [r7, #0]
 800919a:	80fb      	strh	r3, [r7, #6]
	uint8_t errorStatus = MB_OK;
 800919c:	2301      	movs	r3, #1
 800919e:	73fb      	strb	r3, [r7, #15]

	switch (address) {
 80091a0:	88fb      	ldrh	r3, [r7, #6]
 80091a2:	f247 5231 	movw	r2, #30001	@ 0x7531
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d106      	bne.n	80091b8 <CB_MB_readIRCallback+0x28>
	/*Modbus------------*/
		case MB_IRA_SLAVE_ADDRESS:
			*value = gVar.mbRTUSlave.slave_address;
 80091aa:	4b0b      	ldr	r3, [pc, #44]	@ (80091d8 <CB_MB_readIRCallback+0x48>)
 80091ac:	f893 3224 	ldrb.w	r3, [r3, #548]	@ 0x224
 80091b0:	461a      	mov	r2, r3
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	801a      	strh	r2, [r3, #0]
			break;
 80091b6:	e002      	b.n	80091be <CB_MB_readIRCallback+0x2e>
		default:
				errorStatus = MB_ERROR;
 80091b8:	2300      	movs	r3, #0
 80091ba:	73fb      	strb	r3, [r7, #15]
			break;
 80091bc:	bf00      	nop
	}
	PrintMBRequest(address, *value, errorStatus);
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	8819      	ldrh	r1, [r3, #0]
 80091c2:	7bfa      	ldrb	r2, [r7, #15]
 80091c4:	88fb      	ldrh	r3, [r7, #6]
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7ff fddc 	bl	8008d84 <PrintMBRequest>
	return errorStatus;
 80091cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3710      	adds	r7, #16
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
 80091d6:	bf00      	nop
 80091d8:	2000066c 	.word	0x2000066c

080091dc <CB_MB_writeHRCallback>:
  * @param reg: pointer to modbus registers
  * @param address: address of a register
  * @retval return error if an exception happen
  *
  */
uint8_t CB_MB_writeHRCallback( MB_HRAddrEnum address, uint16_t value){
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	4603      	mov	r3, r0
 80091e4:	460a      	mov	r2, r1
 80091e6:	80fb      	strh	r3, [r7, #6]
 80091e8:	4613      	mov	r3, r2
 80091ea:	80bb      	strh	r3, [r7, #4]
	uint8_t errorStatus = MB_OK;
 80091ec:	2301      	movs	r3, #1
 80091ee:	73fb      	strb	r3, [r7, #15]
	switch (address) {
 80091f0:	88fb      	ldrh	r3, [r7, #6]
 80091f2:	f5a3 431c 	sub.w	r3, r3, #39936	@ 0x9c00
 80091f6:	3b41      	subs	r3, #65	@ 0x41
 80091f8:	2b17      	cmp	r3, #23
 80091fa:	f200 80a0 	bhi.w	800933e <CB_MB_writeHRCallback+0x162>
 80091fe:	a201      	add	r2, pc, #4	@ (adr r2, 8009204 <CB_MB_writeHRCallback+0x28>)
 8009200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009204:	08009265 	.word	0x08009265
 8009208:	08009283 	.word	0x08009283
 800920c:	080092a1 	.word	0x080092a1
 8009210:	080092bf 	.word	0x080092bf
 8009214:	0800933f 	.word	0x0800933f
 8009218:	0800933f 	.word	0x0800933f
 800921c:	0800933f 	.word	0x0800933f
 8009220:	0800933f 	.word	0x0800933f
 8009224:	0800933f 	.word	0x0800933f
 8009228:	0800933f 	.word	0x0800933f
 800922c:	0800933f 	.word	0x0800933f
 8009230:	0800933f 	.word	0x0800933f
 8009234:	0800933f 	.word	0x0800933f
 8009238:	0800933f 	.word	0x0800933f
 800923c:	0800933f 	.word	0x0800933f
 8009240:	0800933f 	.word	0x0800933f
 8009244:	0800933f 	.word	0x0800933f
 8009248:	0800933f 	.word	0x0800933f
 800924c:	0800933f 	.word	0x0800933f
 8009250:	0800933f 	.word	0x0800933f
 8009254:	080092dd 	.word	0x080092dd
 8009258:	080092e5 	.word	0x080092e5
 800925c:	08009301 	.word	0x08009301
 8009260:	08009323 	.word	0x08009323
		/*DIs---------------------------*/
		case MB_HRA_DI0_DEBOUNCE_DELAY:
			gVar.di[DI_ID_0].debounce.delay = value;
 8009264:	88bb      	ldrh	r3, [r7, #4]
 8009266:	4a40      	ldr	r2, [pc, #256]	@ (8009368 <CB_MB_writeHRCallback+0x18c>)
 8009268:	f8c2 3240 	str.w	r3, [r2, #576]	@ 0x240
			if(FLASH_WriteInt(FSA_DI0_DEBOUNCE_DELAY, value) != FLASH_ERR_NONE){
 800926c:	88bb      	ldrh	r3, [r7, #4]
 800926e:	4619      	mov	r1, r3
 8009270:	2001      	movs	r0, #1
 8009272:	f000 f967 	bl	8009544 <FLASH_WriteInt>
 8009276:	4603      	mov	r3, r0
 8009278:	2b00      	cmp	r3, #0
 800927a:	d063      	beq.n	8009344 <CB_MB_writeHRCallback+0x168>
				errorStatus = MB_ERROR;
 800927c:	2300      	movs	r3, #0
 800927e:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8009280:	e060      	b.n	8009344 <CB_MB_writeHRCallback+0x168>
		case MB_HRA_DI1_DEBOUNCE_DELAY:
			gVar.di[DI_ID_1].debounce.delay = value;
 8009282:	88bb      	ldrh	r3, [r7, #4]
 8009284:	4a38      	ldr	r2, [pc, #224]	@ (8009368 <CB_MB_writeHRCallback+0x18c>)
 8009286:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
			if( FLASH_WriteInt(FSA_DI1_DEBOUNCE_DELAY, value) != FLASH_ERR_NONE){
 800928a:	88bb      	ldrh	r3, [r7, #4]
 800928c:	4619      	mov	r1, r3
 800928e:	2002      	movs	r0, #2
 8009290:	f000 f958 	bl	8009544 <FLASH_WriteInt>
 8009294:	4603      	mov	r3, r0
 8009296:	2b00      	cmp	r3, #0
 8009298:	d056      	beq.n	8009348 <CB_MB_writeHRCallback+0x16c>
				errorStatus = MB_ERROR;
 800929a:	2300      	movs	r3, #0
 800929c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 800929e:	e053      	b.n	8009348 <CB_MB_writeHRCallback+0x16c>
		case MB_HRA_DI2_DEBOUNCE_DELAY:
			gVar.di[DI_ID_2].debounce.delay = value;
 80092a0:	88bb      	ldrh	r3, [r7, #4]
 80092a2:	4a31      	ldr	r2, [pc, #196]	@ (8009368 <CB_MB_writeHRCallback+0x18c>)
 80092a4:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
			if( FLASH_WriteInt(FSA_DI2_DEBOUNCE_DELAY, value) != FLASH_ERR_NONE){
 80092a8:	88bb      	ldrh	r3, [r7, #4]
 80092aa:	4619      	mov	r1, r3
 80092ac:	2003      	movs	r0, #3
 80092ae:	f000 f949 	bl	8009544 <FLASH_WriteInt>
 80092b2:	4603      	mov	r3, r0
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d049      	beq.n	800934c <CB_MB_writeHRCallback+0x170>
				errorStatus = MB_ERROR;
 80092b8:	2300      	movs	r3, #0
 80092ba:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80092bc:	e046      	b.n	800934c <CB_MB_writeHRCallback+0x170>
		case MB_HRA_DI3_DEBOUNCE_DELAY:
			gVar.di[DI_ID_3].debounce.delay = value;
 80092be:	88bb      	ldrh	r3, [r7, #4]
 80092c0:	4a29      	ldr	r2, [pc, #164]	@ (8009368 <CB_MB_writeHRCallback+0x18c>)
 80092c2:	f8c2 3294 	str.w	r3, [r2, #660]	@ 0x294
			if( FLASH_WriteInt(FSA_DI3_DEBOUNCE_DELAY, value) != FLASH_ERR_NONE){
 80092c6:	88bb      	ldrh	r3, [r7, #4]
 80092c8:	4619      	mov	r1, r3
 80092ca:	2004      	movs	r0, #4
 80092cc:	f000 f93a 	bl	8009544 <FLASH_WriteInt>
 80092d0:	4603      	mov	r3, r0
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d03c      	beq.n	8009350 <CB_MB_writeHRCallback+0x174>
				errorStatus = MB_ERROR;
 80092d6:	2300      	movs	r3, #0
 80092d8:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80092da:	e039      	b.n	8009350 <CB_MB_writeHRCallback+0x174>

		/*Modbus Serial---------------------------*/
		case MB_HRA_MB_SERIAL_BAUDRATE:
			gVar.mbSerial.baudRate = value;
 80092dc:	88bb      	ldrh	r3, [r7, #4]
 80092de:	4a22      	ldr	r2, [pc, #136]	@ (8009368 <CB_MB_writeHRCallback+0x18c>)
 80092e0:	6053      	str	r3, [r2, #4]
			break;
 80092e2:	e036      	b.n	8009352 <CB_MB_writeHRCallback+0x176>
		case MB_HRA_MB_SERIAL_DATABIT:
			if( value == MBS_DB_7 || value == MBS_DB_8){
 80092e4:	88bb      	ldrh	r3, [r7, #4]
 80092e6:	2b07      	cmp	r3, #7
 80092e8:	d002      	beq.n	80092f0 <CB_MB_writeHRCallback+0x114>
 80092ea:	88bb      	ldrh	r3, [r7, #4]
 80092ec:	2b08      	cmp	r3, #8
 80092ee:	d104      	bne.n	80092fa <CB_MB_writeHRCallback+0x11e>
				gVar.mbSerial.dataBits = value;
 80092f0:	88bb      	ldrh	r3, [r7, #4]
 80092f2:	b2da      	uxtb	r2, r3
 80092f4:	4b1c      	ldr	r3, [pc, #112]	@ (8009368 <CB_MB_writeHRCallback+0x18c>)
 80092f6:	721a      	strb	r2, [r3, #8]
			}else{
				errorStatus = MB_ERROR;
			}
			break;
 80092f8:	e02b      	b.n	8009352 <CB_MB_writeHRCallback+0x176>
				errorStatus = MB_ERROR;
 80092fa:	2300      	movs	r3, #0
 80092fc:	73fb      	strb	r3, [r7, #15]
			break;
 80092fe:	e028      	b.n	8009352 <CB_MB_writeHRCallback+0x176>
		case MB_HRA_MB_SERIAL_PARITY:
			if( value == MBS_PB_NONE || value == MBS_PB_ODD || value == MBS_PB_EVEN){
 8009300:	88bb      	ldrh	r3, [r7, #4]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d005      	beq.n	8009312 <CB_MB_writeHRCallback+0x136>
 8009306:	88bb      	ldrh	r3, [r7, #4]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d002      	beq.n	8009312 <CB_MB_writeHRCallback+0x136>
 800930c:	88bb      	ldrh	r3, [r7, #4]
 800930e:	2b02      	cmp	r3, #2
 8009310:	d104      	bne.n	800931c <CB_MB_writeHRCallback+0x140>
				gVar.mbSerial.parityBit = value;
 8009312:	88bb      	ldrh	r3, [r7, #4]
 8009314:	b2da      	uxtb	r2, r3
 8009316:	4b14      	ldr	r3, [pc, #80]	@ (8009368 <CB_MB_writeHRCallback+0x18c>)
 8009318:	725a      	strb	r2, [r3, #9]
			}else{
				errorStatus = MB_ERROR;
			}
			break;
 800931a:	e01a      	b.n	8009352 <CB_MB_writeHRCallback+0x176>
				errorStatus = MB_ERROR;
 800931c:	2300      	movs	r3, #0
 800931e:	73fb      	strb	r3, [r7, #15]
			break;
 8009320:	e017      	b.n	8009352 <CB_MB_writeHRCallback+0x176>
		case MB_HRA_MB_SERIAL_STOPBIT:
			if( value == MBS_SB_1 || value == MBS_SB_2){
 8009322:	88bb      	ldrh	r3, [r7, #4]
 8009324:	2b01      	cmp	r3, #1
 8009326:	d002      	beq.n	800932e <CB_MB_writeHRCallback+0x152>
 8009328:	88bb      	ldrh	r3, [r7, #4]
 800932a:	2b02      	cmp	r3, #2
 800932c:	d104      	bne.n	8009338 <CB_MB_writeHRCallback+0x15c>
				gVar.mbSerial.stopBit = value;
 800932e:	88bb      	ldrh	r3, [r7, #4]
 8009330:	b2da      	uxtb	r2, r3
 8009332:	4b0d      	ldr	r3, [pc, #52]	@ (8009368 <CB_MB_writeHRCallback+0x18c>)
 8009334:	729a      	strb	r2, [r3, #10]
			}else{
				errorStatus = MB_ERROR;
			}
			break;
 8009336:	e00c      	b.n	8009352 <CB_MB_writeHRCallback+0x176>
				errorStatus = MB_ERROR;
 8009338:	2300      	movs	r3, #0
 800933a:	73fb      	strb	r3, [r7, #15]
			break;
 800933c:	e009      	b.n	8009352 <CB_MB_writeHRCallback+0x176>

		default:
				errorStatus = MB_ERROR;
 800933e:	2300      	movs	r3, #0
 8009340:	73fb      	strb	r3, [r7, #15]
			break;
 8009342:	e006      	b.n	8009352 <CB_MB_writeHRCallback+0x176>
			break;
 8009344:	bf00      	nop
 8009346:	e004      	b.n	8009352 <CB_MB_writeHRCallback+0x176>
			break;
 8009348:	bf00      	nop
 800934a:	e002      	b.n	8009352 <CB_MB_writeHRCallback+0x176>
			break;
 800934c:	bf00      	nop
 800934e:	e000      	b.n	8009352 <CB_MB_writeHRCallback+0x176>
			break;
 8009350:	bf00      	nop
	}
	PrintMBRequest(address, value, errorStatus);
 8009352:	7bfa      	ldrb	r2, [r7, #15]
 8009354:	88b9      	ldrh	r1, [r7, #4]
 8009356:	88fb      	ldrh	r3, [r7, #6]
 8009358:	4618      	mov	r0, r3
 800935a:	f7ff fd13 	bl	8008d84 <PrintMBRequest>
	return errorStatus;
 800935e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009360:	4618      	mov	r0, r3
 8009362:	3710      	adds	r7, #16
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}
 8009368:	2000066c 	.word	0x2000066c

0800936c <CB_MB_readHRCallback>:
  * @param reg: pointer to modbus registers
  * @param address: address of a register
  * @retval return error if an exception happen
  *
  */
uint8_t CB_MB_readHRCallback( MB_HRAddrEnum address, uint16_t *value){
 800936c:	b580      	push	{r7, lr}
 800936e:	b084      	sub	sp, #16
 8009370:	af00      	add	r7, sp, #0
 8009372:	4603      	mov	r3, r0
 8009374:	6039      	str	r1, [r7, #0]
 8009376:	80fb      	strh	r3, [r7, #6]
	uint8_t errorStatus = MB_OK;
 8009378:	2301      	movs	r3, #1
 800937a:	73fb      	strb	r3, [r7, #15]
	switch (address) {
 800937c:	88fb      	ldrh	r3, [r7, #6]
 800937e:	f5a3 431c 	sub.w	r3, r3, #39936	@ 0x9c00
 8009382:	3b41      	subs	r3, #65	@ 0x41
 8009384:	2b17      	cmp	r3, #23
 8009386:	d867      	bhi.n	8009458 <CB_MB_readHRCallback+0xec>
 8009388:	a201      	add	r2, pc, #4	@ (adr r2, 8009390 <CB_MB_readHRCallback+0x24>)
 800938a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800938e:	bf00      	nop
 8009390:	080093f1 	.word	0x080093f1
 8009394:	080093ff 	.word	0x080093ff
 8009398:	0800940d 	.word	0x0800940d
 800939c:	0800941b 	.word	0x0800941b
 80093a0:	08009459 	.word	0x08009459
 80093a4:	08009459 	.word	0x08009459
 80093a8:	08009459 	.word	0x08009459
 80093ac:	08009459 	.word	0x08009459
 80093b0:	08009459 	.word	0x08009459
 80093b4:	08009459 	.word	0x08009459
 80093b8:	08009459 	.word	0x08009459
 80093bc:	08009459 	.word	0x08009459
 80093c0:	08009459 	.word	0x08009459
 80093c4:	08009459 	.word	0x08009459
 80093c8:	08009459 	.word	0x08009459
 80093cc:	08009459 	.word	0x08009459
 80093d0:	08009459 	.word	0x08009459
 80093d4:	08009459 	.word	0x08009459
 80093d8:	08009459 	.word	0x08009459
 80093dc:	08009459 	.word	0x08009459
 80093e0:	08009429 	.word	0x08009429
 80093e4:	08009435 	.word	0x08009435
 80093e8:	08009441 	.word	0x08009441
 80093ec:	0800944d 	.word	0x0800944d
		/*DIs---------------------------*/
		case MB_HRA_DI0_DEBOUNCE_DELAY:
			*value = (uint16_t)gVar.di[DI_ID_0].debounce.delay;
 80093f0:	4b21      	ldr	r3, [pc, #132]	@ (8009478 <CB_MB_readHRCallback+0x10c>)
 80093f2:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
 80093f6:	b29a      	uxth	r2, r3
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	801a      	strh	r2, [r3, #0]
			break;
 80093fc:	e02f      	b.n	800945e <CB_MB_readHRCallback+0xf2>
		case MB_HRA_DI1_DEBOUNCE_DELAY:
			*value = (uint16_t)gVar.di[DI_ID_1].debounce.delay;
 80093fe:	4b1e      	ldr	r3, [pc, #120]	@ (8009478 <CB_MB_readHRCallback+0x10c>)
 8009400:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 8009404:	b29a      	uxth	r2, r3
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	801a      	strh	r2, [r3, #0]
			break;
 800940a:	e028      	b.n	800945e <CB_MB_readHRCallback+0xf2>
		case MB_HRA_DI2_DEBOUNCE_DELAY:
			*value = (uint16_t)gVar.di[DI_ID_2].debounce.delay;
 800940c:	4b1a      	ldr	r3, [pc, #104]	@ (8009478 <CB_MB_readHRCallback+0x10c>)
 800940e:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
 8009412:	b29a      	uxth	r2, r3
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	801a      	strh	r2, [r3, #0]
			break;
 8009418:	e021      	b.n	800945e <CB_MB_readHRCallback+0xf2>
		case MB_HRA_DI3_DEBOUNCE_DELAY:
			*value = (uint16_t)gVar.di[DI_ID_3].debounce.delay;
 800941a:	4b17      	ldr	r3, [pc, #92]	@ (8009478 <CB_MB_readHRCallback+0x10c>)
 800941c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009420:	b29a      	uxth	r2, r3
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	801a      	strh	r2, [r3, #0]
			break;
 8009426:	e01a      	b.n	800945e <CB_MB_readHRCallback+0xf2>

		/*Modbus Serial---------------------------*/
		case MB_HRA_MB_SERIAL_BAUDRATE:
			*value = gVar.mbSerial.baudRate;
 8009428:	4b13      	ldr	r3, [pc, #76]	@ (8009478 <CB_MB_readHRCallback+0x10c>)
 800942a:	685b      	ldr	r3, [r3, #4]
 800942c:	b29a      	uxth	r2, r3
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	801a      	strh	r2, [r3, #0]
			break;
 8009432:	e014      	b.n	800945e <CB_MB_readHRCallback+0xf2>
		case MB_HRA_MB_SERIAL_DATABIT:
			*value = gVar.mbSerial.dataBits;
 8009434:	4b10      	ldr	r3, [pc, #64]	@ (8009478 <CB_MB_readHRCallback+0x10c>)
 8009436:	7a1b      	ldrb	r3, [r3, #8]
 8009438:	461a      	mov	r2, r3
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	801a      	strh	r2, [r3, #0]
			break;
 800943e:	e00e      	b.n	800945e <CB_MB_readHRCallback+0xf2>
		case MB_HRA_MB_SERIAL_PARITY:
			*value = gVar.mbSerial.parityBit;
 8009440:	4b0d      	ldr	r3, [pc, #52]	@ (8009478 <CB_MB_readHRCallback+0x10c>)
 8009442:	7a5b      	ldrb	r3, [r3, #9]
 8009444:	461a      	mov	r2, r3
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	801a      	strh	r2, [r3, #0]
			break;
 800944a:	e008      	b.n	800945e <CB_MB_readHRCallback+0xf2>
		case MB_HRA_MB_SERIAL_STOPBIT:
			*value = gVar.mbSerial.stopBit;
 800944c:	4b0a      	ldr	r3, [pc, #40]	@ (8009478 <CB_MB_readHRCallback+0x10c>)
 800944e:	7a9b      	ldrb	r3, [r3, #10]
 8009450:	461a      	mov	r2, r3
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	801a      	strh	r2, [r3, #0]
			break;
 8009456:	e002      	b.n	800945e <CB_MB_readHRCallback+0xf2>


		default:
				errorStatus = MB_ERROR;
 8009458:	2300      	movs	r3, #0
 800945a:	73fb      	strb	r3, [r7, #15]
			break;
 800945c:	bf00      	nop
	}
	PrintMBRequest(address, *value, errorStatus);
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	8819      	ldrh	r1, [r3, #0]
 8009462:	7bfa      	ldrb	r2, [r7, #15]
 8009464:	88fb      	ldrh	r3, [r7, #6]
 8009466:	4618      	mov	r0, r3
 8009468:	f7ff fc8c 	bl	8008d84 <PrintMBRequest>
	return errorStatus;
 800946c:	7bfb      	ldrb	r3, [r7, #15]
}
 800946e:	4618      	mov	r0, r3
 8009470:	3710      	adds	r7, #16
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	bf00      	nop
 8009478:	2000066c 	.word	0x2000066c

0800947c <FLASH_Download>:
 * @note This function is typically used to sync the local buffer with the current data stored in
 *       flash memory.
 *
 * @attention Ensure that the flash memory is unlocked before invoking this function.
 */
uint8_t FLASH_Download(void){
 800947c:	b580      	push	{r7, lr}
 800947e:	b082      	sub	sp, #8
 8009480:	af00      	add	r7, sp, #0
	uint8_t status = FLASH_Read(0, FLASH_LOCAL_BUFF, FLASH_MAX_STORAGE_SIZE);
 8009482:	220a      	movs	r2, #10
 8009484:	4909      	ldr	r1, [pc, #36]	@ (80094ac <FLASH_Download+0x30>)
 8009486:	2000      	movs	r0, #0
 8009488:	f000 f87a 	bl	8009580 <FLASH_Read>
 800948c:	4603      	mov	r3, r0
 800948e:	71fb      	strb	r3, [r7, #7]
	if(status != FLASH_ERR_NONE){
 8009490:	79fb      	ldrb	r3, [r7, #7]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d004      	beq.n	80094a0 <FLASH_Download+0x24>
		memset(FLASH_LOCAL_BUFF, 0xFF, sizeof(FLASH_LOCAL_BUFF[0])*FLASH_MAX_STORAGE_SIZE);
 8009496:	2228      	movs	r2, #40	@ 0x28
 8009498:	21ff      	movs	r1, #255	@ 0xff
 800949a:	4804      	ldr	r0, [pc, #16]	@ (80094ac <FLASH_Download+0x30>)
 800949c:	f007 fdd4 	bl	8011048 <memset>
	}
	return status;
 80094a0:	79fb      	ldrb	r3, [r7, #7]
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3708      	adds	r7, #8
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	20000000 	.word	0x20000000

080094b0 <FLASH_Upload>:
 * @note The function first reads the current contents of the flash memory, modifies it with the
 *       new data, erases the flash sector, and then writes the modified data back to the flash memory.
 *
 * @attention Ensure that the flash memory is unlocked before invoking this function.
 */
uint8_t FLASH_Upload(void){
 80094b0:	b580      	push	{r7, lr}
 80094b2:	af00      	add	r7, sp, #0
	return FLASH_Write(0, FLASH_LOCAL_BUFF, FLASH_MAX_STORAGE_SIZE);
 80094b4:	220a      	movs	r2, #10
 80094b6:	4903      	ldr	r1, [pc, #12]	@ (80094c4 <FLASH_Upload+0x14>)
 80094b8:	2000      	movs	r0, #0
 80094ba:	f000 f894 	bl	80095e6 <FLASH_Write>
 80094be:	4603      	mov	r3, r0
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	bd80      	pop	{r7, pc}
 80094c4:	20000000 	.word	0x20000000

080094c8 <FLASH_CheckForChanges>:
 *
 * This function checks if there are unsaved changes in memory by evaluating the `isUnsaved` flag.
 * If changes exist, it attempts to upload the changes to flash memory using the `FLASH_Upload()` function.
 * Upon successful upload, it logs a success message; otherwise, it logs an error message.
 */
void FLASH_CheckForChanges(void){
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b082      	sub	sp, #8
 80094cc:	af00      	add	r7, sp, #0
	if(isUnsaved){
 80094ce:	4b0d      	ldr	r3, [pc, #52]	@ (8009504 <FLASH_CheckForChanges+0x3c>)
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d012      	beq.n	80094fc <FLASH_CheckForChanges+0x34>
		isUnsaved = 0;
 80094d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009504 <FLASH_CheckForChanges+0x3c>)
 80094d8:	2200      	movs	r2, #0
 80094da:	701a      	strb	r2, [r3, #0]
		uint8_t status = FLASH_Upload();
 80094dc:	f7ff ffe8 	bl	80094b0 <FLASH_Upload>
 80094e0:	4603      	mov	r3, r0
 80094e2:	71fb      	strb	r3, [r7, #7]
		if(status != FLASH_ERR_NONE){
 80094e4:	79fb      	ldrb	r3, [r7, #7]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d005      	beq.n	80094f6 <FLASH_CheckForChanges+0x2e>
			DEBUG_SPRINT_NL("FLASH: Upload failed! [Error-%d] ",status);
 80094ea:	79fb      	ldrb	r3, [r7, #7]
 80094ec:	4619      	mov	r1, r3
 80094ee:	4806      	ldr	r0, [pc, #24]	@ (8009508 <FLASH_CheckForChanges+0x40>)
 80094f0:	f001 ffaa 	bl	800b448 <DEBUG_SPRINT_NL>
		}else{
			DEBUG_SPRINT_NL("FLASH: Upload successful!");
		}
	}
}
 80094f4:	e002      	b.n	80094fc <FLASH_CheckForChanges+0x34>
			DEBUG_SPRINT_NL("FLASH: Upload successful!");
 80094f6:	4805      	ldr	r0, [pc, #20]	@ (800950c <FLASH_CheckForChanges+0x44>)
 80094f8:	f001 ffa6 	bl	800b448 <DEBUG_SPRINT_NL>
}
 80094fc:	bf00      	nop
 80094fe:	3708      	adds	r7, #8
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}
 8009504:	2000041c 	.word	0x2000041c
 8009508:	08013344 	.word	0x08013344
 800950c:	08013368 	.word	0x08013368

08009510 <FLASH_ReadInt>:
 *
 * @return uint8_t Status of the flash read operation:
 * 		   - 'FLASH_ERR_INVALID_ADDRESS'
 *         - `FLASH_ERR_NONE` on successful operation.
 */
uint8_t FLASH_ReadInt(uint32_t address, uint32_t *pData){
 8009510:	b480      	push	{r7}
 8009512:	b083      	sub	sp, #12
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	6039      	str	r1, [r7, #0]
	if(address > FLASH_MAX_STORAGE_SIZE){
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2b0a      	cmp	r3, #10
 800951e:	d901      	bls.n	8009524 <FLASH_ReadInt+0x14>
		return FLASH_ERR_INVALID_ADDRESS;
 8009520:	2304      	movs	r3, #4
 8009522:	e006      	b.n	8009532 <FLASH_ReadInt+0x22>
	}
	*pData = FLASH_LOCAL_BUFF[address];
 8009524:	4a06      	ldr	r2, [pc, #24]	@ (8009540 <FLASH_ReadInt+0x30>)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	601a      	str	r2, [r3, #0]
	return FLASH_ERR_NONE;
 8009530:	2300      	movs	r3, #0
}
 8009532:	4618      	mov	r0, r3
 8009534:	370c      	adds	r7, #12
 8009536:	46bd      	mov	sp, r7
 8009538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953c:	4770      	bx	lr
 800953e:	bf00      	nop
 8009540:	20000000 	.word	0x20000000

08009544 <FLASH_WriteInt>:
 *       overflow issues.
 *
 * @attention After writing, the `isUnsaved` flag is set to signal that the buffer has been modified
 *            and will need to be written back to flash memory at a later time.
 */
uint8_t FLASH_WriteInt(uint32_t address, uint32_t pData){
 8009544:	b480      	push	{r7}
 8009546:	b083      	sub	sp, #12
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
 800954c:	6039      	str	r1, [r7, #0]
	if(address > FLASH_MAX_STORAGE_SIZE){
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2b0a      	cmp	r3, #10
 8009552:	d901      	bls.n	8009558 <FLASH_WriteInt+0x14>
		return FLASH_ERR_INVALID_ADDRESS;
 8009554:	2304      	movs	r3, #4
 8009556:	e008      	b.n	800956a <FLASH_WriteInt+0x26>
	}
	FLASH_LOCAL_BUFF[address] = pData;
 8009558:	4907      	ldr	r1, [pc, #28]	@ (8009578 <FLASH_WriteInt+0x34>)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	683a      	ldr	r2, [r7, #0]
 800955e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	isUnsaved = 1;
 8009562:	4b06      	ldr	r3, [pc, #24]	@ (800957c <FLASH_WriteInt+0x38>)
 8009564:	2201      	movs	r2, #1
 8009566:	701a      	strb	r2, [r3, #0]
	return FLASH_ERR_NONE;
 8009568:	2300      	movs	r3, #0
}
 800956a:	4618      	mov	r0, r3
 800956c:	370c      	adds	r7, #12
 800956e:	46bd      	mov	sp, r7
 8009570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009574:	4770      	bx	lr
 8009576:	bf00      	nop
 8009578:	20000000 	.word	0x20000000
 800957c:	2000041c 	.word	0x2000041c

08009580 <FLASH_Read>:
 * @return uint8_t Status of the flash read operation:
 *         - `FLASH_ERR_NULL_PTR` if the data pointer is NULL.
 *         - `FLASH_ERR_LENGTH_OUTOFRANGE` if the requested data size exceeds the flash memory limits.
 *         - `FLASH_ERR_NONE` on successful operation.
 */
uint8_t FLASH_Read(uint32_t startAddress, uint32_t *pData, uint16_t nData){
 8009580:	b480      	push	{r7}
 8009582:	b087      	sub	sp, #28
 8009584:	af00      	add	r7, sp, #0
 8009586:	60f8      	str	r0, [r7, #12]
 8009588:	60b9      	str	r1, [r7, #8]
 800958a:	4613      	mov	r3, r2
 800958c:	80fb      	strh	r3, [r7, #6]
	if(pData == NULL){
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d101      	bne.n	8009598 <FLASH_Read+0x18>
		return FLASH_ERR_NULL_PTR;
 8009594:	2303      	movs	r3, #3
 8009596:	e020      	b.n	80095da <FLASH_Read+0x5a>
	}if(startAddress+nData > FLASH_MAX_STORAGE_SIZE){
 8009598:	88fa      	ldrh	r2, [r7, #6]
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	4413      	add	r3, r2
 800959e:	2b0a      	cmp	r3, #10
 80095a0:	d901      	bls.n	80095a6 <FLASH_Read+0x26>
		return FLASH_ERR_LENGTH_OUTOFRANGE;
 80095a2:	2305      	movs	r3, #5
 80095a4:	e019      	b.n	80095da <FLASH_Read+0x5a>
	}
	for(uint32_t i = 0; i < nData; i++){
 80095a6:	2300      	movs	r3, #0
 80095a8:	617b      	str	r3, [r7, #20]
 80095aa:	e011      	b.n	80095d0 <FLASH_Read+0x50>
		pData[i] = *(__IO uint32_t *)(FLASH_SECTOR_START_ADDRESS+((startAddress+i)*4));
 80095ac:	68fa      	ldr	r2, [r7, #12]
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	4413      	add	r3, r2
 80095b2:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 80095b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80095ba:	009b      	lsls	r3, r3, #2
 80095bc:	4619      	mov	r1, r3
 80095be:	697b      	ldr	r3, [r7, #20]
 80095c0:	009b      	lsls	r3, r3, #2
 80095c2:	68ba      	ldr	r2, [r7, #8]
 80095c4:	4413      	add	r3, r2
 80095c6:	680a      	ldr	r2, [r1, #0]
 80095c8:	601a      	str	r2, [r3, #0]
	for(uint32_t i = 0; i < nData; i++){
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	3301      	adds	r3, #1
 80095ce:	617b      	str	r3, [r7, #20]
 80095d0:	88fb      	ldrh	r3, [r7, #6]
 80095d2:	697a      	ldr	r2, [r7, #20]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d3e9      	bcc.n	80095ac <FLASH_Read+0x2c>
	}
	return FLASH_ERR_NONE;
 80095d8:	2300      	movs	r3, #0
}
 80095da:	4618      	mov	r0, r3
 80095dc:	371c      	adds	r7, #28
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr

080095e6 <FLASH_Write>:
 *         - `FLASH_ERR_LENGTH_OUTOFRANGE` if the length of data exceeds flash memory size.
 *         - `FLASH_ERR_ERASE` if the flash erase operation fails.
 *         - `FLASH_ERR_PROGRAM` if the flash programming operation fails.
 *         - `FLASH_ERR_NONE` on successful operation.
 */
uint8_t FLASH_Write(uint32_t startAddress, uint32_t *pData, uint16_t nData){
 80095e6:	b5b0      	push	{r4, r5, r7, lr}
 80095e8:	b090      	sub	sp, #64	@ 0x40
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	60f8      	str	r0, [r7, #12]
 80095ee:	60b9      	str	r1, [r7, #8]
 80095f0:	4613      	mov	r3, r2
 80095f2:	80fb      	strh	r3, [r7, #6]
	if(pData == NULL){
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d101      	bne.n	80095fe <FLASH_Write+0x18>
		return FLASH_ERR_NULL_PTR;
 80095fa:	2303      	movs	r3, #3
 80095fc:	e064      	b.n	80096c8 <FLASH_Write+0xe2>
	}if(startAddress+nData > FLASH_MAX_STORAGE_SIZE){
 80095fe:	88fa      	ldrh	r2, [r7, #6]
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	4413      	add	r3, r2
 8009604:	2b0a      	cmp	r3, #10
 8009606:	d901      	bls.n	800960c <FLASH_Write+0x26>
		return FLASH_ERR_LENGTH_OUTOFRANGE;
 8009608:	2305      	movs	r3, #5
 800960a:	e05d      	b.n	80096c8 <FLASH_Write+0xe2>
	}
	uint16_t buffSize = FLASH_MAX_STORAGE_SIZE;
 800960c:	230a      	movs	r3, #10
 800960e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	uint32_t buff[FLASH_MAX_STORAGE_SIZE] = {0};
 8009610:	f107 0310 	add.w	r3, r7, #16
 8009614:	2228      	movs	r2, #40	@ 0x28
 8009616:	2100      	movs	r1, #0
 8009618:	4618      	mov	r0, r3
 800961a:	f007 fd15 	bl	8011048 <memset>
	uint8_t status = 0;
 800961e:	2300      	movs	r3, #0
 8009620:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

	/*Read*/
	status = FLASH_Read(0, buff, buffSize);
 8009624:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8009626:	f107 0310 	add.w	r3, r7, #16
 800962a:	4619      	mov	r1, r3
 800962c:	2000      	movs	r0, #0
 800962e:	f7ff ffa7 	bl	8009580 <FLASH_Read>
 8009632:	4603      	mov	r3, r0
 8009634:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	if(status != FLASH_ERR_NONE){
 8009638:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800963c:	2b00      	cmp	r3, #0
 800963e:	d002      	beq.n	8009646 <FLASH_Write+0x60>
		return status;
 8009640:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8009644:	e040      	b.n	80096c8 <FLASH_Write+0xe2>
	}

	/*Modify*/
	memcpy(&buff[startAddress], pData, sizeof(pData[0])*nData);
 8009646:	f107 0210 	add.w	r2, r7, #16
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	009b      	lsls	r3, r3, #2
 800964e:	18d0      	adds	r0, r2, r3
 8009650:	88fb      	ldrh	r3, [r7, #6]
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	461a      	mov	r2, r3
 8009656:	68b9      	ldr	r1, [r7, #8]
 8009658:	f007 fd85 	bl	8011166 <memcpy>


	/*Erase*/
	status = FLASH_Erase();
 800965c:	f000 f838 	bl	80096d0 <FLASH_Erase>
 8009660:	4603      	mov	r3, r0
 8009662:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	if(status != HAL_OK){
 8009666:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800966a:	2b00      	cmp	r3, #0
 800966c:	d001      	beq.n	8009672 <FLASH_Write+0x8c>
		return FLASH_ERR_ERASE;
 800966e:	2301      	movs	r3, #1
 8009670:	e02a      	b.n	80096c8 <FLASH_Write+0xe2>
	}

	/*Write*/
	HAL_FLASH_Unlock();
 8009672:	f004 f81b 	bl	800d6ac <HAL_FLASH_Unlock>
	for(uint16_t i = 0; i < FLASH_MAX_STORAGE_SIZE; i++){
 8009676:	2300      	movs	r3, #0
 8009678:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800967a:	e01f      	b.n	80096bc <FLASH_Write+0xd6>
		status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, (FLASH_SECTOR_START_ADDRESS+(4*i)), buff[i]);
 800967c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 8009684:	f501 4180 	add.w	r1, r1, #16384	@ 0x4000
 8009688:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800968a:	009b      	lsls	r3, r3, #2
 800968c:	3340      	adds	r3, #64	@ 0x40
 800968e:	443b      	add	r3, r7
 8009690:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8009694:	2200      	movs	r2, #0
 8009696:	461c      	mov	r4, r3
 8009698:	4615      	mov	r5, r2
 800969a:	4622      	mov	r2, r4
 800969c:	462b      	mov	r3, r5
 800969e:	2002      	movs	r0, #2
 80096a0:	f003 ffb0 	bl	800d604 <HAL_FLASH_Program>
 80096a4:	4603      	mov	r3, r0
 80096a6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		if(status != HAL_OK){
 80096aa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d001      	beq.n	80096b6 <FLASH_Write+0xd0>
			return FLASH_ERR_PROGRAM;
 80096b2:	2302      	movs	r3, #2
 80096b4:	e008      	b.n	80096c8 <FLASH_Write+0xe2>
	for(uint16_t i = 0; i < FLASH_MAX_STORAGE_SIZE; i++){
 80096b6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80096b8:	3301      	adds	r3, #1
 80096ba:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80096bc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80096be:	2b09      	cmp	r3, #9
 80096c0:	d9dc      	bls.n	800967c <FLASH_Write+0x96>
		}

	}

	HAL_FLASH_Lock();
 80096c2:	f004 f815 	bl	800d6f0 <HAL_FLASH_Lock>

	return FLASH_ERR_NONE;
 80096c6:	2300      	movs	r3, #0
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3740      	adds	r7, #64	@ 0x40
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bdb0      	pop	{r4, r5, r7, pc}

080096d0 <FLASH_Erase>:
 *
 * @return uint8_t Returns the status of the flash erase operation:
 *         - `HAL_OK` on success.
 *         - `HAL_ERR` on failure.
 */
uint8_t FLASH_Erase(void){
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b082      	sub	sp, #8
 80096d4:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = 0;
 80096d6:	2300      	movs	r3, #0
 80096d8:	71fb      	strb	r3, [r7, #7]
	static FLASH_EraseInitTypeDef flasEraseInit;
	uint32_t pageError;
	flasEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 80096da:	4b1c      	ldr	r3, [pc, #112]	@ (800974c <FLASH_Erase+0x7c>)
 80096dc:	2200      	movs	r2, #0
 80096de:	601a      	str	r2, [r3, #0]
	flasEraseInit.Banks =  FLASH_BANK_1;
 80096e0:	4b1a      	ldr	r3, [pc, #104]	@ (800974c <FLASH_Erase+0x7c>)
 80096e2:	2201      	movs	r2, #1
 80096e4:	605a      	str	r2, [r3, #4]
	flasEraseInit.Sector =  FLASH_SECTOR_1;
 80096e6:	4b19      	ldr	r3, [pc, #100]	@ (800974c <FLASH_Erase+0x7c>)
 80096e8:	2201      	movs	r2, #1
 80096ea:	609a      	str	r2, [r3, #8]
	flasEraseInit.NbSectors = 1U;
 80096ec:	4b17      	ldr	r3, [pc, #92]	@ (800974c <FLASH_Erase+0x7c>)
 80096ee:	2201      	movs	r2, #1
 80096f0:	60da      	str	r2, [r3, #12]
	flasEraseInit.VoltageRange = VOLTAGE_RANGE_3;
 80096f2:	4b16      	ldr	r3, [pc, #88]	@ (800974c <FLASH_Erase+0x7c>)
 80096f4:	2202      	movs	r2, #2
 80096f6:	611a      	str	r2, [r3, #16]

	HAL_FLASH_Unlock();
 80096f8:	f003 ffd8 	bl	800d6ac <HAL_FLASH_Unlock>

    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80096fc:	4b14      	ldr	r3, [pc, #80]	@ (8009750 <FLASH_Erase+0x80>)
 80096fe:	2201      	movs	r2, #1
 8009700:	60da      	str	r2, [r3, #12]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8009702:	4b13      	ldr	r3, [pc, #76]	@ (8009750 <FLASH_Erase+0x80>)
 8009704:	2202      	movs	r2, #2
 8009706:	60da      	str	r2, [r3, #12]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8009708:	4b11      	ldr	r3, [pc, #68]	@ (8009750 <FLASH_Erase+0x80>)
 800970a:	2210      	movs	r2, #16
 800970c:	60da      	str	r2, [r3, #12]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800970e:	4b10      	ldr	r3, [pc, #64]	@ (8009750 <FLASH_Erase+0x80>)
 8009710:	2220      	movs	r2, #32
 8009712:	60da      	str	r2, [r3, #12]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8009714:	4b0e      	ldr	r3, [pc, #56]	@ (8009750 <FLASH_Erase+0x80>)
 8009716:	2240      	movs	r2, #64	@ 0x40
 8009718:	60da      	str	r2, [r3, #12]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800971a:	4b0d      	ldr	r3, [pc, #52]	@ (8009750 <FLASH_Erase+0x80>)
 800971c:	2280      	movs	r2, #128	@ 0x80
 800971e:	60da      	str	r2, [r3, #12]

    status = HAL_FLASHEx_Erase(&flasEraseInit, &pageError);
 8009720:	463b      	mov	r3, r7
 8009722:	4619      	mov	r1, r3
 8009724:	4809      	ldr	r0, [pc, #36]	@ (800974c <FLASH_Erase+0x7c>)
 8009726:	f004 f933 	bl	800d990 <HAL_FLASHEx_Erase>
 800972a:	4603      	mov	r3, r0
 800972c:	71fb      	strb	r3, [r7, #7]

	HAL_FLASH_Lock();
 800972e:	f003 ffdf 	bl	800d6f0 <HAL_FLASH_Lock>

	if(status != HAL_OK){
 8009732:	79fb      	ldrb	r3, [r7, #7]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d004      	beq.n	8009742 <FLASH_Erase+0x72>
		memset(FLASH_LOCAL_BUFF, 0xFF, sizeof(FLASH_LOCAL_BUFF[0])*FLASH_MAX_STORAGE_SIZE);
 8009738:	2228      	movs	r2, #40	@ 0x28
 800973a:	21ff      	movs	r1, #255	@ 0xff
 800973c:	4805      	ldr	r0, [pc, #20]	@ (8009754 <FLASH_Erase+0x84>)
 800973e:	f007 fc83 	bl	8011048 <memset>
	}

	return status;
 8009742:	79fb      	ldrb	r3, [r7, #7]
}
 8009744:	4618      	mov	r0, r3
 8009746:	3708      	adds	r7, #8
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}
 800974c:	20000420 	.word	0x20000420
 8009750:	40023c00 	.word	0x40023c00
 8009754:	20000000 	.word	0x20000000

08009758 <SchedulerInit>:
void SupperLoop(void);
void MediumLoop(void);
void VerySlowLoop(void);


void SchedulerInit(void){
 8009758:	b580      	push	{r7, lr}
 800975a:	b082      	sub	sp, #8
 800975c:	af00      	add	r7, sp, #0
	HAL_Delay(1000);
 800975e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8009762:	f003 fd87 	bl	800d274 <HAL_Delay>
	/*Power LED-------------------------------*/
	HAL_GPIO_WritePin(PWR_LED_GPIO_Port, PWR_LED_Pin, GPIO_PIN_SET);
 8009766:	2201      	movs	r2, #1
 8009768:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800976c:	4823      	ldr	r0, [pc, #140]	@ (80097fc <SchedulerInit+0xa4>)
 800976e:	f004 fbdd 	bl	800df2c <HAL_GPIO_WritePin>

	/*Time stame init-------------------------*/
	TS_Init(&timStamp, &htim9);
 8009772:	4923      	ldr	r1, [pc, #140]	@ (8009800 <SchedulerInit+0xa8>)
 8009774:	4823      	ldr	r0, [pc, #140]	@ (8009804 <SchedulerInit+0xac>)
 8009776:	f000 fdcf 	bl	800a318 <TS_Init>
	TS_SetTimerType(&timStamp, TS_TIM_TYP_TIMER);
 800977a:	2101      	movs	r1, #1
 800977c:	4821      	ldr	r0, [pc, #132]	@ (8009804 <SchedulerInit+0xac>)
 800977e:	f000 fe3b 	bl	800a3f8 <TS_SetTimerType>
	TS_StartTimer(&timStamp);
 8009782:	4820      	ldr	r0, [pc, #128]	@ (8009804 <SchedulerInit+0xac>)
 8009784:	f000 fe24 	bl	800a3d0 <TS_StartTimer>
	DEBUG_INIT(&huart2, &debug);
 8009788:	491f      	ldr	r1, [pc, #124]	@ (8009808 <SchedulerInit+0xb0>)
 800978a:	4820      	ldr	r0, [pc, #128]	@ (800980c <SchedulerInit+0xb4>)
 800978c:	f001 fdb4 	bl	800b2f8 <DEBUG_INIT>
	DEBUG_ENABLE();
 8009790:	f001 fdee 	bl	800b370 <DEBUG_ENABLE>

	DEBUG_SPRINT("\n\n");
 8009794:	481e      	ldr	r0, [pc, #120]	@ (8009810 <SchedulerInit+0xb8>)
 8009796:	f001 fe27 	bl	800b3e8 <DEBUG_SPRINT>
	DEBUG_SPRINT_NL("---------------Started---------------");
 800979a:	481e      	ldr	r0, [pc, #120]	@ (8009814 <SchedulerInit+0xbc>)
 800979c:	f001 fe54 	bl	800b448 <DEBUG_SPRINT_NL>




	/*Print HW & FW Version-------------------*/
	PrintVersion();
 80097a0:	f000 f92c 	bl	80099fc <PrintVersion>
	PrintBoardInfo();
 80097a4:	f000 f93c 	bl	8009a20 <PrintBoardInfo>




	/*Initialize all the settings-------------*/
	InitialSettings();
 80097a8:	f000 fa26 	bl	8009bf8 <InitialSettings>
	UpdateSetting();
 80097ac:	f000 fb18 	bl	8009de0 <UpdateSetting>

	/*Initialize the modbus serial line-------*/
	MBRS_Init(&gVar.mbRTUSlave, CONF_DEF_MBRTUS_SLAVE_ADDRESS);
 80097b0:	2101      	movs	r1, #1
 80097b2:	4819      	ldr	r0, [pc, #100]	@ (8009818 <SchedulerInit+0xc0>)
 80097b4:	f003 f85a 	bl	800c86c <MBRS_Init>
	MBS_Init(&gVar.mbSerial, &huart6, &htim4, &htim5);		// initialize modbus serial
 80097b8:	4b18      	ldr	r3, [pc, #96]	@ (800981c <SchedulerInit+0xc4>)
 80097ba:	4a19      	ldr	r2, [pc, #100]	@ (8009820 <SchedulerInit+0xc8>)
 80097bc:	4919      	ldr	r1, [pc, #100]	@ (8009824 <SchedulerInit+0xcc>)
 80097be:	481a      	ldr	r0, [pc, #104]	@ (8009828 <SchedulerInit+0xd0>)
 80097c0:	f003 f8d0 	bl	800c964 <MBS_Init>
	MBS_Config(&gVar.mbSerial);								// to configure the modbus serial and 3.5 and 1.5 char timer
 80097c4:	4818      	ldr	r0, [pc, #96]	@ (8009828 <SchedulerInit+0xd0>)
 80097c6:	f003 f94d 	bl	800ca64 <MBS_Config>


	/*Callback--------------------------------*/
	CB_MB_InitCallback();
 80097ca:	f7ff fafb 	bl	8008dc4 <CB_MB_InitCallback>

	/*Print debug status*/
	uint8_t temp = debug.enable;
 80097ce:	4b0e      	ldr	r3, [pc, #56]	@ (8009808 <SchedulerInit+0xb0>)
 80097d0:	781b      	ldrb	r3, [r3, #0]
 80097d2:	71fb      	strb	r3, [r7, #7]
	debug.enable = 1;
 80097d4:	4b0c      	ldr	r3, [pc, #48]	@ (8009808 <SchedulerInit+0xb0>)
 80097d6:	2201      	movs	r2, #1
 80097d8:	701a      	strb	r2, [r3, #0]
	DEBUG_SPRINT_NL( "Debug: %sabled!", (temp? "En":"Dis"));
 80097da:	79fb      	ldrb	r3, [r7, #7]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d001      	beq.n	80097e4 <SchedulerInit+0x8c>
 80097e0:	4b12      	ldr	r3, [pc, #72]	@ (800982c <SchedulerInit+0xd4>)
 80097e2:	e000      	b.n	80097e6 <SchedulerInit+0x8e>
 80097e4:	4b12      	ldr	r3, [pc, #72]	@ (8009830 <SchedulerInit+0xd8>)
 80097e6:	4619      	mov	r1, r3
 80097e8:	4812      	ldr	r0, [pc, #72]	@ (8009834 <SchedulerInit+0xdc>)
 80097ea:	f001 fe2d 	bl	800b448 <DEBUG_SPRINT_NL>
	debug.enable = temp;
 80097ee:	4a06      	ldr	r2, [pc, #24]	@ (8009808 <SchedulerInit+0xb0>)
 80097f0:	79fb      	ldrb	r3, [r7, #7]
 80097f2:	7013      	strb	r3, [r2, #0]
}
 80097f4:	bf00      	nop
 80097f6:	3708      	adds	r7, #8
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}
 80097fc:	40020800 	.word	0x40020800
 8009800:	20000594 	.word	0x20000594
 8009804:	20000be8 	.word	0x20000be8
 8009808:	2000095c 	.word	0x2000095c
 800980c:	200005dc 	.word	0x200005dc
 8009810:	08013384 	.word	0x08013384
 8009814:	08013388 	.word	0x08013388
 8009818:	20000890 	.word	0x20000890
 800981c:	20000504 	.word	0x20000504
 8009820:	200004bc 	.word	0x200004bc
 8009824:	20000624 	.word	0x20000624
 8009828:	2000066c 	.word	0x2000066c
 800982c:	080133b0 	.word	0x080133b0
 8009830:	080133b4 	.word	0x080133b4
 8009834:	080133b8 	.word	0x080133b8

08009838 <Scheduler>:

/**
  * @brief Scheduler A is used for the non blocking task
  *
  */
void Scheduler(void){
 8009838:	b580      	push	{r7, lr}
 800983a:	af00      	add	r7, sp, #0



	SupperLoop();
 800983c:	f000 f81b 	bl	8009876 <SupperLoop>

	if(TimeReached(SCHEDULE_SLOW, INTERVAL_250MS)){
 8009840:	21fa      	movs	r1, #250	@ 0xfa
 8009842:	2003      	movs	r0, #3
 8009844:	f000 f8a0 	bl	8009988 <TimeReached>
 8009848:	4603      	mov	r3, r0
 800984a:	2b00      	cmp	r3, #0
 800984c:	d004      	beq.n	8009858 <Scheduler+0x20>
		SetLastScheduleTime(SCHEDULE_SLOW);
 800984e:	2003      	movs	r0, #3
 8009850:	f000 f8c2 	bl	80099d8 <SetLastScheduleTime>
		MediumLoop();
 8009854:	f000 f817 	bl	8009886 <MediumLoop>
	}

	if(TimeReached(SCHEDULE_VERY_SLOW, INTERVAL_5000MS)){
 8009858:	f241 3188 	movw	r1, #5000	@ 0x1388
 800985c:	2004      	movs	r0, #4
 800985e:	f000 f893 	bl	8009988 <TimeReached>
 8009862:	4603      	mov	r3, r0
 8009864:	2b00      	cmp	r3, #0
 8009866:	d004      	beq.n	8009872 <Scheduler+0x3a>
		SetLastScheduleTime(SCHEDULE_VERY_SLOW);
 8009868:	2004      	movs	r0, #4
 800986a:	f000 f8b5 	bl	80099d8 <SetLastScheduleTime>
		VerySlowLoop();
 800986e:	f000 f817 	bl	80098a0 <VerySlowLoop>
	}

}
 8009872:	bf00      	nop
 8009874:	bd80      	pop	{r7, pc}

08009876 <SupperLoop>:
 *
 * @param None
 *
 * @return void
 */
void SupperLoop(void){
 8009876:	b580      	push	{r7, lr}
 8009878:	af00      	add	r7, sp, #0


	/*DIs---------------------*/
	TH_DI();
 800987a:	f000 fc23 	bl	800a0c4 <TH_DI>

	/*DOs---------------------*/
	TH_DO();
 800987e:	f000 fc81 	bl	800a184 <TH_DO>

}
 8009882:	bf00      	nop
 8009884:	bd80      	pop	{r7, pc}

08009886 <MediumLoop>:
 *
 * @param None
 *
 * @return void
 */
void MediumLoop(void){
 8009886:	b580      	push	{r7, lr}
 8009888:	af00      	add	r7, sp, #0
	/*Factory reset-------------*/
	TH_MB_ChecktSlaveAddressChange();
 800988a:	f000 fb81 	bl	8009f90 <TH_MB_ChecktSlaveAddressChange>
	TH_MB_CheckSerialConfigChanges();
 800988e:	f000 fbef 	bl	800a070 <TH_MB_CheckSerialConfigChanges>

	/*Factory reset-------------*/
	FLASH_CheckForChanges();
 8009892:	f7ff fe19 	bl	80094c8 <FLASH_CheckForChanges>

	/*Factory reset-------------*/
	TH_PushButton();
 8009896:	f000 fce9 	bl	800a26c <TH_PushButton>

}
 800989a:	bf00      	nop
 800989c:	bd80      	pop	{r7, pc}
	...

080098a0 <VerySlowLoop>:
 *
 * @param None
 *
 * @return void
 */
void VerySlowLoop(void){
 80098a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098a2:	b087      	sub	sp, #28
 80098a4:	af06      	add	r7, sp, #24

	/*Periodic logging----------*/
	if(!debug.enable) {return;}
 80098a6:	4b31      	ldr	r3, [pc, #196]	@ (800996c <VerySlowLoop+0xcc>)
 80098a8:	781b      	ldrb	r3, [r3, #0]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d059      	beq.n	8009962 <VerySlowLoop+0xc2>

	DEBUG_PRINT("\r\n");
 80098ae:	4830      	ldr	r0, [pc, #192]	@ (8009970 <VerySlowLoop+0xd0>)
 80098b0:	f001 fd6c 	bl	800b38c <DEBUG_PRINT>
	/*Modbus logging----------*/
	DEBUG_SPRINT_NL("Modbus: {SA: %d, SrlConfig:{BR:%d, DB:%d, PB:%d, SB:%d}}",
					gVar.mbRTUSlave.slave_address,
 80098b4:	4b2f      	ldr	r3, [pc, #188]	@ (8009974 <VerySlowLoop+0xd4>)
 80098b6:	f893 3224 	ldrb.w	r3, [r3, #548]	@ 0x224
	DEBUG_SPRINT_NL("Modbus: {SA: %d, SrlConfig:{BR:%d, DB:%d, PB:%d, SB:%d}}",
 80098ba:	4618      	mov	r0, r3
 80098bc:	4b2d      	ldr	r3, [pc, #180]	@ (8009974 <VerySlowLoop+0xd4>)
 80098be:	685a      	ldr	r2, [r3, #4]
					gVar.mbSerial.baudRate, gVar.mbSerial.dataBits,
 80098c0:	4b2c      	ldr	r3, [pc, #176]	@ (8009974 <VerySlowLoop+0xd4>)
 80098c2:	7a1b      	ldrb	r3, [r3, #8]
	DEBUG_SPRINT_NL("Modbus: {SA: %d, SrlConfig:{BR:%d, DB:%d, PB:%d, SB:%d}}",
 80098c4:	461c      	mov	r4, r3
					gVar.mbSerial.parityBit, gVar.mbSerial.stopBit);
 80098c6:	4b2b      	ldr	r3, [pc, #172]	@ (8009974 <VerySlowLoop+0xd4>)
 80098c8:	7a5b      	ldrb	r3, [r3, #9]
	DEBUG_SPRINT_NL("Modbus: {SA: %d, SrlConfig:{BR:%d, DB:%d, PB:%d, SB:%d}}",
 80098ca:	4619      	mov	r1, r3
					gVar.mbSerial.parityBit, gVar.mbSerial.stopBit);
 80098cc:	4b29      	ldr	r3, [pc, #164]	@ (8009974 <VerySlowLoop+0xd4>)
 80098ce:	7a9b      	ldrb	r3, [r3, #10]
	DEBUG_SPRINT_NL("Modbus: {SA: %d, SrlConfig:{BR:%d, DB:%d, PB:%d, SB:%d}}",
 80098d0:	9301      	str	r3, [sp, #4]
 80098d2:	9100      	str	r1, [sp, #0]
 80098d4:	4623      	mov	r3, r4
 80098d6:	4601      	mov	r1, r0
 80098d8:	4827      	ldr	r0, [pc, #156]	@ (8009978 <VerySlowLoop+0xd8>)
 80098da:	f001 fdb5 	bl	800b448 <DEBUG_SPRINT_NL>

	/*Dis logging----------------*/
	DEBUG_SPRINT_NL("DI 0 to 4: { State[%d, %d, %d, %d], "
					"DbuncDelay[%ld, %ld, %ld, %ld]us }",
					gVar.di[DI_ID_0].state, gVar.di[DI_ID_1].state,
 80098de:	4b25      	ldr	r3, [pc, #148]	@ (8009974 <VerySlowLoop+0xd4>)
 80098e0:	f893 324e 	ldrb.w	r3, [r3, #590]	@ 0x24e
	DEBUG_SPRINT_NL("DI 0 to 4: { State[%d, %d, %d, %d], "
 80098e4:	461d      	mov	r5, r3
					gVar.di[DI_ID_0].state, gVar.di[DI_ID_1].state,
 80098e6:	4b23      	ldr	r3, [pc, #140]	@ (8009974 <VerySlowLoop+0xd4>)
 80098e8:	f893 326a 	ldrb.w	r3, [r3, #618]	@ 0x26a
	DEBUG_SPRINT_NL("DI 0 to 4: { State[%d, %d, %d, %d], "
 80098ec:	461e      	mov	r6, r3
					gVar.di[DI_ID_2].state, gVar.di[DI_ID_3].state,
 80098ee:	4b21      	ldr	r3, [pc, #132]	@ (8009974 <VerySlowLoop+0xd4>)
 80098f0:	f893 3286 	ldrb.w	r3, [r3, #646]	@ 0x286
	DEBUG_SPRINT_NL("DI 0 to 4: { State[%d, %d, %d, %d], "
 80098f4:	469c      	mov	ip, r3
					gVar.di[DI_ID_2].state, gVar.di[DI_ID_3].state,
 80098f6:	4b1f      	ldr	r3, [pc, #124]	@ (8009974 <VerySlowLoop+0xd4>)
 80098f8:	f893 32a2 	ldrb.w	r3, [r3, #674]	@ 0x2a2
	DEBUG_SPRINT_NL("DI 0 to 4: { State[%d, %d, %d, %d], "
 80098fc:	461c      	mov	r4, r3
 80098fe:	4b1d      	ldr	r3, [pc, #116]	@ (8009974 <VerySlowLoop+0xd4>)
 8009900:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
 8009904:	4a1b      	ldr	r2, [pc, #108]	@ (8009974 <VerySlowLoop+0xd4>)
 8009906:	f8d2 225c 	ldr.w	r2, [r2, #604]	@ 0x25c
 800990a:	491a      	ldr	r1, [pc, #104]	@ (8009974 <VerySlowLoop+0xd4>)
 800990c:	f8d1 1278 	ldr.w	r1, [r1, #632]	@ 0x278
 8009910:	4818      	ldr	r0, [pc, #96]	@ (8009974 <VerySlowLoop+0xd4>)
 8009912:	f8d0 0294 	ldr.w	r0, [r0, #660]	@ 0x294
 8009916:	9004      	str	r0, [sp, #16]
 8009918:	9103      	str	r1, [sp, #12]
 800991a:	9202      	str	r2, [sp, #8]
 800991c:	9301      	str	r3, [sp, #4]
 800991e:	9400      	str	r4, [sp, #0]
 8009920:	4663      	mov	r3, ip
 8009922:	4632      	mov	r2, r6
 8009924:	4629      	mov	r1, r5
 8009926:	4815      	ldr	r0, [pc, #84]	@ (800997c <VerySlowLoop+0xdc>)
 8009928:	f001 fd8e 	bl	800b448 <DEBUG_SPRINT_NL>
					gVar.di[DI_ID_0].debounce.delay,gVar.di[DI_ID_1].debounce.delay,
					gVar.di[DI_ID_2].debounce.delay,gVar.di[DI_ID_3].debounce.delay);
	DEBUG_SPRINT_NL(debug.str);
 800992c:	4814      	ldr	r0, [pc, #80]	@ (8009980 <VerySlowLoop+0xe0>)
 800992e:	f001 fd8b 	bl	800b448 <DEBUG_SPRINT_NL>
	/*Dis logging----------------*/
	DEBUG_SPRINT_NL("DO 0 to 4: { State[%d, %d, %d, %d] }",
					gVar.do_[DO_ID_0].state, gVar.do_[DO_ID_1].state,
 8009932:	4b10      	ldr	r3, [pc, #64]	@ (8009974 <VerySlowLoop+0xd4>)
 8009934:	f893 32ae 	ldrb.w	r3, [r3, #686]	@ 0x2ae
	DEBUG_SPRINT_NL("DO 0 to 4: { State[%d, %d, %d, %d] }",
 8009938:	4619      	mov	r1, r3
					gVar.do_[DO_ID_0].state, gVar.do_[DO_ID_1].state,
 800993a:	4b0e      	ldr	r3, [pc, #56]	@ (8009974 <VerySlowLoop+0xd4>)
 800993c:	f893 32ba 	ldrb.w	r3, [r3, #698]	@ 0x2ba
	DEBUG_SPRINT_NL("DO 0 to 4: { State[%d, %d, %d, %d] }",
 8009940:	461a      	mov	r2, r3
					gVar.do_[DO_ID_2].state, gVar.do_[DO_ID_3].state);
 8009942:	4b0c      	ldr	r3, [pc, #48]	@ (8009974 <VerySlowLoop+0xd4>)
 8009944:	f893 32c6 	ldrb.w	r3, [r3, #710]	@ 0x2c6
	DEBUG_SPRINT_NL("DO 0 to 4: { State[%d, %d, %d, %d] }",
 8009948:	4618      	mov	r0, r3
					gVar.do_[DO_ID_2].state, gVar.do_[DO_ID_3].state);
 800994a:	4b0a      	ldr	r3, [pc, #40]	@ (8009974 <VerySlowLoop+0xd4>)
 800994c:	f893 32d2 	ldrb.w	r3, [r3, #722]	@ 0x2d2
	DEBUG_SPRINT_NL("DO 0 to 4: { State[%d, %d, %d, %d] }",
 8009950:	9300      	str	r3, [sp, #0]
 8009952:	4603      	mov	r3, r0
 8009954:	480b      	ldr	r0, [pc, #44]	@ (8009984 <VerySlowLoop+0xe4>)
 8009956:	f001 fd77 	bl	800b448 <DEBUG_SPRINT_NL>
	DEBUG_SPRINT_NL(debug.str);
 800995a:	4809      	ldr	r0, [pc, #36]	@ (8009980 <VerySlowLoop+0xe0>)
 800995c:	f001 fd74 	bl	800b448 <DEBUG_SPRINT_NL>
 8009960:	e000      	b.n	8009964 <VerySlowLoop+0xc4>
	if(!debug.enable) {return;}
 8009962:	bf00      	nop
}
 8009964:	3704      	adds	r7, #4
 8009966:	46bd      	mov	sp, r7
 8009968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800996a:	bf00      	nop
 800996c:	2000095c 	.word	0x2000095c
 8009970:	080133c8 	.word	0x080133c8
 8009974:	2000066c 	.word	0x2000066c
 8009978:	080133cc 	.word	0x080133cc
 800997c:	08013408 	.word	0x08013408
 8009980:	20000960 	.word	0x20000960
 8009984:	08013450 	.word	0x08013450

08009988 <TimeReached>:
  * @param schedule: schedule task id
  * @param interval: interval between two schedule task
  * @retval if time reached it will return true otherwise false
  *
  */
uint8_t TimeReached(uint8_t schedule, uint16_t interval){
 8009988:	b580      	push	{r7, lr}
 800998a:	b082      	sub	sp, #8
 800998c:	af00      	add	r7, sp, #0
 800998e:	4603      	mov	r3, r0
 8009990:	460a      	mov	r2, r1
 8009992:	71fb      	strb	r3, [r7, #7]
 8009994:	4613      	mov	r3, r2
 8009996:	80bb      	strh	r3, [r7, #4]

	return (((HAL_GetTick()-LastScheduleTime[schedule]) >= interval) || ((int32_t)(HAL_GetTick() - LastScheduleTime[schedule]) < 0));
 8009998:	f003 fc60 	bl	800d25c <HAL_GetTick>
 800999c:	4602      	mov	r2, r0
 800999e:	79fb      	ldrb	r3, [r7, #7]
 80099a0:	490c      	ldr	r1, [pc, #48]	@ (80099d4 <TimeReached+0x4c>)
 80099a2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80099a6:	1ad2      	subs	r2, r2, r3
 80099a8:	88bb      	ldrh	r3, [r7, #4]
 80099aa:	429a      	cmp	r2, r3
 80099ac:	d209      	bcs.n	80099c2 <TimeReached+0x3a>
 80099ae:	f003 fc55 	bl	800d25c <HAL_GetTick>
 80099b2:	4602      	mov	r2, r0
 80099b4:	79fb      	ldrb	r3, [r7, #7]
 80099b6:	4907      	ldr	r1, [pc, #28]	@ (80099d4 <TimeReached+0x4c>)
 80099b8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80099bc:	1ad3      	subs	r3, r2, r3
 80099be:	2b00      	cmp	r3, #0
 80099c0:	da01      	bge.n	80099c6 <TimeReached+0x3e>
 80099c2:	2301      	movs	r3, #1
 80099c4:	e000      	b.n	80099c8 <TimeReached+0x40>
 80099c6:	2300      	movs	r3, #0
 80099c8:	b2db      	uxtb	r3, r3

}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3708      	adds	r7, #8
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	20000434 	.word	0x20000434

080099d8 <SetLastScheduleTime>:
/**
  * @brief Sets the last time of the executed schedule task
  * @param schedule: schedule task id
  * @retval none
  */
void SetLastScheduleTime(uint8_t schedule){
 80099d8:	b590      	push	{r4, r7, lr}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	4603      	mov	r3, r0
 80099e0:	71fb      	strb	r3, [r7, #7]
	LastScheduleTime[schedule] = HAL_GetTick();
 80099e2:	79fc      	ldrb	r4, [r7, #7]
 80099e4:	f003 fc3a 	bl	800d25c <HAL_GetTick>
 80099e8:	4603      	mov	r3, r0
 80099ea:	4a03      	ldr	r2, [pc, #12]	@ (80099f8 <SetLastScheduleTime+0x20>)
 80099ec:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
}
 80099f0:	bf00      	nop
 80099f2:	370c      	adds	r7, #12
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd90      	pop	{r4, r7, pc}
 80099f8:	20000434 	.word	0x20000434

080099fc <PrintVersion>:


/* Print theFirmware and hardware version number
 * */
void PrintVersion(void){
 80099fc:	b580      	push	{r7, lr}
 80099fe:	af00      	add	r7, sp, #0
	DEBUG_SPRINT_NL("Hardware Version: %02d.%02d", HW_VIRSION_MAJOR, HW_VIRSION_MINOR);
 8009a00:	2200      	movs	r2, #0
 8009a02:	2101      	movs	r1, #1
 8009a04:	4804      	ldr	r0, [pc, #16]	@ (8009a18 <PrintVersion+0x1c>)
 8009a06:	f001 fd1f 	bl	800b448 <DEBUG_SPRINT_NL>
	DEBUG_SPRINT_NL("Firmware Version: %02d.%02d", FW_VIRSION_MAJOR, FW_VIRSION_MINOR);
 8009a0a:	2201      	movs	r2, #1
 8009a0c:	2101      	movs	r1, #1
 8009a0e:	4803      	ldr	r0, [pc, #12]	@ (8009a1c <PrintVersion+0x20>)
 8009a10:	f001 fd1a 	bl	800b448 <DEBUG_SPRINT_NL>
}
 8009a14:	bf00      	nop
 8009a16:	bd80      	pop	{r7, pc}
 8009a18:	08013478 	.word	0x08013478
 8009a1c:	08013494 	.word	0x08013494

08009a20 <PrintBoardInfo>:


/* Print the MCU information
 * */
void PrintBoardInfo(void){
 8009a20:	b590      	push	{r4, r7, lr}
 8009a22:	b095      	sub	sp, #84	@ 0x54
 8009a24:	af02      	add	r7, sp, #8
			uint32_t LPWRRSTF : 1;

		}bit;
	}rstReg;

	rstReg.value = RCC->CSR;
 8009a26:	4b69      	ldr	r3, [pc, #420]	@ (8009bcc <PrintBoardInfo+0x1ac>)
 8009a28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a2a:	647b      	str	r3, [r7, #68]	@ 0x44
	char str[64] = {0};
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	607b      	str	r3, [r7, #4]
 8009a30:	f107 0308 	add.w	r3, r7, #8
 8009a34:	223c      	movs	r2, #60	@ 0x3c
 8009a36:	2100      	movs	r1, #0
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f007 fb05 	bl	8011048 <memset>
	DEBUG_SPRINT_APPEND(str, "Restart Reason: ");
 8009a3e:	1d3b      	adds	r3, r7, #4
 8009a40:	4963      	ldr	r1, [pc, #396]	@ (8009bd0 <PrintBoardInfo+0x1b0>)
 8009a42:	4618      	mov	r0, r3
 8009a44:	f001 fd4c 	bl	800b4e0 <DEBUG_SPRINT_APPEND>
	if(rstReg.bit.LPWRRSTF) DEBUG_SPRINT_APPEND(str,  "Low power, ");
 8009a48:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009a4c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d004      	beq.n	8009a60 <PrintBoardInfo+0x40>
 8009a56:	1d3b      	adds	r3, r7, #4
 8009a58:	495e      	ldr	r1, [pc, #376]	@ (8009bd4 <PrintBoardInfo+0x1b4>)
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f001 fd40 	bl	800b4e0 <DEBUG_SPRINT_APPEND>
	if(rstReg.bit.WWDGRSTF) DEBUG_SPRINT_APPEND(str, "W-Watchdog, ");
 8009a60:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d004      	beq.n	8009a78 <PrintBoardInfo+0x58>
 8009a6e:	1d3b      	adds	r3, r7, #4
 8009a70:	4959      	ldr	r1, [pc, #356]	@ (8009bd8 <PrintBoardInfo+0x1b8>)
 8009a72:	4618      	mov	r0, r3
 8009a74:	f001 fd34 	bl	800b4e0 <DEBUG_SPRINT_APPEND>
	if(rstReg.bit.IWDGRSTF) DEBUG_SPRINT_APPEND( str, "I-Watchdog, ");
 8009a78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009a7c:	f003 0320 	and.w	r3, r3, #32
 8009a80:	b2db      	uxtb	r3, r3
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d004      	beq.n	8009a90 <PrintBoardInfo+0x70>
 8009a86:	1d3b      	adds	r3, r7, #4
 8009a88:	4954      	ldr	r1, [pc, #336]	@ (8009bdc <PrintBoardInfo+0x1bc>)
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f001 fd28 	bl	800b4e0 <DEBUG_SPRINT_APPEND>
	if(rstReg.bit.SFTRSTF) DEBUG_SPRINT_APPEND(str, "Software, ");
 8009a90:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009a94:	f003 0310 	and.w	r3, r3, #16
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d004      	beq.n	8009aa8 <PrintBoardInfo+0x88>
 8009a9e:	1d3b      	adds	r3, r7, #4
 8009aa0:	494f      	ldr	r1, [pc, #316]	@ (8009be0 <PrintBoardInfo+0x1c0>)
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f001 fd1c 	bl	800b4e0 <DEBUG_SPRINT_APPEND>
	if(rstReg.bit.PORRSTF) DEBUG_SPRINT_APPEND( str, "POR/PDR, ");
 8009aa8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009aac:	f003 0308 	and.w	r3, r3, #8
 8009ab0:	b2db      	uxtb	r3, r3
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d004      	beq.n	8009ac0 <PrintBoardInfo+0xa0>
 8009ab6:	1d3b      	adds	r3, r7, #4
 8009ab8:	494a      	ldr	r1, [pc, #296]	@ (8009be4 <PrintBoardInfo+0x1c4>)
 8009aba:	4618      	mov	r0, r3
 8009abc:	f001 fd10 	bl	800b4e0 <DEBUG_SPRINT_APPEND>
	if(rstReg.bit.PINRSTF) DEBUG_SPRINT_APPEND( str, "Hardware, ");
 8009ac0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009ac4:	f003 0304 	and.w	r3, r3, #4
 8009ac8:	b2db      	uxtb	r3, r3
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d004      	beq.n	8009ad8 <PrintBoardInfo+0xb8>
 8009ace:	1d3b      	adds	r3, r7, #4
 8009ad0:	4945      	ldr	r1, [pc, #276]	@ (8009be8 <PrintBoardInfo+0x1c8>)
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f001 fd04 	bl	800b4e0 <DEBUG_SPRINT_APPEND>
	if(rstReg.bit.BORRSTF) DEBUG_SPRINT_APPEND( str, "BOR, ");
 8009ad8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009adc:	f003 0302 	and.w	r3, r3, #2
 8009ae0:	b2db      	uxtb	r3, r3
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d004      	beq.n	8009af0 <PrintBoardInfo+0xd0>
 8009ae6:	1d3b      	adds	r3, r7, #4
 8009ae8:	4940      	ldr	r1, [pc, #256]	@ (8009bec <PrintBoardInfo+0x1cc>)
 8009aea:	4618      	mov	r0, r3
 8009aec:	f001 fcf8 	bl	800b4e0 <DEBUG_SPRINT_APPEND>
	DEBUG_SPRINT_NL(str);
 8009af0:	1d3b      	adds	r3, r7, #4
 8009af2:	4618      	mov	r0, r3
 8009af4:	f001 fca8 	bl	800b448 <DEBUG_SPRINT_NL>
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8009af8:	4b34      	ldr	r3, [pc, #208]	@ (8009bcc <PrintBoardInfo+0x1ac>)
 8009afa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009afc:	4a33      	ldr	r2, [pc, #204]	@ (8009bcc <PrintBoardInfo+0x1ac>)
 8009afe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009b02:	6753      	str	r3, [r2, #116]	@ 0x74

	FLASH_Download();
 8009b04:	f7ff fcba 	bl	800947c <FLASH_Download>
	/*Read Slave address*/
	TH_MB_ChecktSlaveAddressChange();
 8009b08:	f000 fa42 	bl	8009f90 <TH_MB_ChecktSlaveAddressChange>

	/*Read Serial COnfig*/
	uint32_t value = 0;
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	603b      	str	r3, [r7, #0]
	FLASH_ReadInt(FSA_MB_SERIAL_BAUDRATE, &value);
 8009b10:	463b      	mov	r3, r7
 8009b12:	4619      	mov	r1, r3
 8009b14:	2005      	movs	r0, #5
 8009b16:	f7ff fcfb 	bl	8009510 <FLASH_ReadInt>
	if(!(value < DEF_MAX_U16)){
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b20:	d302      	bcc.n	8009b28 <PrintBoardInfo+0x108>
		value = CONF_DEF_MB_SERIAL_BAUDRATE;
 8009b22:	f44f 4396 	mov.w	r3, #19200	@ 0x4b00
 8009b26:	603b      	str	r3, [r7, #0]
	}
	gVar.mbSerial.baudRate = value;
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	4a31      	ldr	r2, [pc, #196]	@ (8009bf0 <PrintBoardInfo+0x1d0>)
 8009b2c:	6053      	str	r3, [r2, #4]

	FLASH_ReadInt(FSA_MB_SERIAL_DATABIT, (uint32_t*)&value);
 8009b2e:	463b      	mov	r3, r7
 8009b30:	4619      	mov	r1, r3
 8009b32:	2006      	movs	r0, #6
 8009b34:	f7ff fcec 	bl	8009510 <FLASH_ReadInt>
	if(!(value == MBS_DB_7 || value == MBS_DB_8)){
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	2b07      	cmp	r3, #7
 8009b3c:	d004      	beq.n	8009b48 <PrintBoardInfo+0x128>
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	2b08      	cmp	r3, #8
 8009b42:	d001      	beq.n	8009b48 <PrintBoardInfo+0x128>
		value = CONF_DEF_MB_SERIAL_DATABIT;
 8009b44:	2308      	movs	r3, #8
 8009b46:	603b      	str	r3, [r7, #0]
	}
	gVar.mbSerial.dataBits = value;
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	b2da      	uxtb	r2, r3
 8009b4c:	4b28      	ldr	r3, [pc, #160]	@ (8009bf0 <PrintBoardInfo+0x1d0>)
 8009b4e:	721a      	strb	r2, [r3, #8]

	FLASH_ReadInt(FSA_MB_SERIAL_PARITY, (uint32_t*)&value);
 8009b50:	463b      	mov	r3, r7
 8009b52:	4619      	mov	r1, r3
 8009b54:	2007      	movs	r0, #7
 8009b56:	f7ff fcdb 	bl	8009510 <FLASH_ReadInt>
	if(!(value == MBS_PB_NONE || value == MBS_PB_ODD || value == MBS_PB_EVEN)){
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d007      	beq.n	8009b70 <PrintBoardInfo+0x150>
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	2b01      	cmp	r3, #1
 8009b64:	d004      	beq.n	8009b70 <PrintBoardInfo+0x150>
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	2b02      	cmp	r3, #2
 8009b6a:	d001      	beq.n	8009b70 <PrintBoardInfo+0x150>
		value = CONF_DEF_MB_SERIAL_PARITY;
 8009b6c:	2302      	movs	r3, #2
 8009b6e:	603b      	str	r3, [r7, #0]
	}
	gVar.mbSerial.parityBit = value;
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	b2da      	uxtb	r2, r3
 8009b74:	4b1e      	ldr	r3, [pc, #120]	@ (8009bf0 <PrintBoardInfo+0x1d0>)
 8009b76:	725a      	strb	r2, [r3, #9]

	FLASH_ReadInt(FSA_MB_SERIAL_STOPBIT, (uint32_t*)&value);
 8009b78:	463b      	mov	r3, r7
 8009b7a:	4619      	mov	r1, r3
 8009b7c:	2008      	movs	r0, #8
 8009b7e:	f7ff fcc7 	bl	8009510 <FLASH_ReadInt>
	if(!(value == MBS_SB_1 || value == MBS_SB_2)){
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d004      	beq.n	8009b92 <PrintBoardInfo+0x172>
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	2b02      	cmp	r3, #2
 8009b8c:	d001      	beq.n	8009b92 <PrintBoardInfo+0x172>
		value = CONF_DEF_MB_SERIAL_STOPBIT;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	603b      	str	r3, [r7, #0]
	}
	gVar.mbSerial.stopBit = value;
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	b2da      	uxtb	r2, r3
 8009b96:	4b16      	ldr	r3, [pc, #88]	@ (8009bf0 <PrintBoardInfo+0x1d0>)
 8009b98:	729a      	strb	r2, [r3, #10]



	DEBUG_SPRINT_NL("Modbus: {SA: %d, SrlConfig:{BR:%d, DB:%d, PB:%d, SB:%d}}",
					gVar.mbRTUSlave.slave_address,
 8009b9a:	4b15      	ldr	r3, [pc, #84]	@ (8009bf0 <PrintBoardInfo+0x1d0>)
 8009b9c:	f893 3224 	ldrb.w	r3, [r3, #548]	@ 0x224
	DEBUG_SPRINT_NL("Modbus: {SA: %d, SrlConfig:{BR:%d, DB:%d, PB:%d, SB:%d}}",
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	4b13      	ldr	r3, [pc, #76]	@ (8009bf0 <PrintBoardInfo+0x1d0>)
 8009ba4:	685a      	ldr	r2, [r3, #4]
					gVar.mbSerial.baudRate, gVar.mbSerial.dataBits,
 8009ba6:	4b12      	ldr	r3, [pc, #72]	@ (8009bf0 <PrintBoardInfo+0x1d0>)
 8009ba8:	7a1b      	ldrb	r3, [r3, #8]
	DEBUG_SPRINT_NL("Modbus: {SA: %d, SrlConfig:{BR:%d, DB:%d, PB:%d, SB:%d}}",
 8009baa:	461c      	mov	r4, r3
					gVar.mbSerial.parityBit, gVar.mbSerial.stopBit);
 8009bac:	4b10      	ldr	r3, [pc, #64]	@ (8009bf0 <PrintBoardInfo+0x1d0>)
 8009bae:	7a5b      	ldrb	r3, [r3, #9]
	DEBUG_SPRINT_NL("Modbus: {SA: %d, SrlConfig:{BR:%d, DB:%d, PB:%d, SB:%d}}",
 8009bb0:	4619      	mov	r1, r3
					gVar.mbSerial.parityBit, gVar.mbSerial.stopBit);
 8009bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8009bf0 <PrintBoardInfo+0x1d0>)
 8009bb4:	7a9b      	ldrb	r3, [r3, #10]
	DEBUG_SPRINT_NL("Modbus: {SA: %d, SrlConfig:{BR:%d, DB:%d, PB:%d, SB:%d}}",
 8009bb6:	9301      	str	r3, [sp, #4]
 8009bb8:	9100      	str	r1, [sp, #0]
 8009bba:	4623      	mov	r3, r4
 8009bbc:	4601      	mov	r1, r0
 8009bbe:	480d      	ldr	r0, [pc, #52]	@ (8009bf4 <PrintBoardInfo+0x1d4>)
 8009bc0:	f001 fc42 	bl	800b448 <DEBUG_SPRINT_NL>


}
 8009bc4:	bf00      	nop
 8009bc6:	374c      	adds	r7, #76	@ 0x4c
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd90      	pop	{r4, r7, pc}
 8009bcc:	40023800 	.word	0x40023800
 8009bd0:	080134b0 	.word	0x080134b0
 8009bd4:	080134c4 	.word	0x080134c4
 8009bd8:	080134d0 	.word	0x080134d0
 8009bdc:	080134e0 	.word	0x080134e0
 8009be0:	080134f0 	.word	0x080134f0
 8009be4:	080134fc 	.word	0x080134fc
 8009be8:	08013508 	.word	0x08013508
 8009bec:	08013514 	.word	0x08013514
 8009bf0:	2000066c 	.word	0x2000066c
 8009bf4:	080133cc 	.word	0x080133cc

08009bf8 <InitialSettings>:


/*
 * initial settings for the all kind of variables
 * */
void InitialSettings(void){
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b082      	sub	sp, #8
 8009bfc:	af00      	add	r7, sp, #0
	// Utilities-----------------------

	/*Modbus RTU Serial line----------------------*/
	gVar.mbSerial.isDataReceived 	= 0U;
 8009bfe:	4b6f      	ldr	r3, [pc, #444]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c00:	2200      	movs	r2, #0
 8009c02:	731a      	strb	r2, [r3, #12]
	gVar.mbSerial.isReceiving 		= 0U;
 8009c04:	4b6d      	ldr	r3, [pc, #436]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c06:	2200      	movs	r2, #0
 8009c08:	735a      	strb	r2, [r3, #13]
	gVar.mbSerial.isSending 		= 0U;
 8009c0a:	4b6c      	ldr	r3, [pc, #432]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	739a      	strb	r2, [r3, #14]
	gVar.mbSerial.frameOkFlag		= 0U;
 8009c10:	4b6a      	ldr	r3, [pc, #424]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c12:	2200      	movs	r2, #0
 8009c14:	73da      	strb	r2, [r3, #15]
	gVar.mbSerial.baudRate			= CONF_DEF_MB_SERIAL_BAUDRATE;
 8009c16:	4b69      	ldr	r3, [pc, #420]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c18:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8009c1c:	605a      	str	r2, [r3, #4]
	gVar.mbSerial.dataBits			= CONF_DEF_MB_SERIAL_DATABIT;
 8009c1e:	4b67      	ldr	r3, [pc, #412]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c20:	2208      	movs	r2, #8
 8009c22:	721a      	strb	r2, [r3, #8]
	gVar.mbSerial.parityBit			= CONF_DEF_MB_SERIAL_PARITY;
 8009c24:	4b65      	ldr	r3, [pc, #404]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c26:	2202      	movs	r2, #2
 8009c28:	725a      	strb	r2, [r3, #9]
	gVar.mbSerial.stopBit			= CONF_DEF_MB_SERIAL_STOPBIT;
 8009c2a:	4b64      	ldr	r3, [pc, #400]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c2c:	2201      	movs	r2, #1
 8009c2e:	729a      	strb	r2, [r3, #10]
	gVar.mbSerial.rcvByte 			= &CB_MB_RcvByte;
 8009c30:	4b62      	ldr	r3, [pc, #392]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c32:	4a63      	ldr	r2, [pc, #396]	@ (8009dc0 <InitialSettings+0x1c8>)
 8009c34:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	gVar.mbSerial.send 				= &CB_MB_Send;
 8009c38:	4b60      	ldr	r3, [pc, #384]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c3a:	4a62      	ldr	r2, [pc, #392]	@ (8009dc4 <InitialSettings+0x1cc>)
 8009c3c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
	gVar.mbSerial.setUpstream 		= &CB_MB_SetUpstream;
 8009c40:	4b5e      	ldr	r3, [pc, #376]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c42:	4a61      	ldr	r2, [pc, #388]	@ (8009dc8 <InitialSettings+0x1d0>)
 8009c44:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	gVar.mbSerial.setDownstream 	= &CB_MB_SetDownstream;
 8009c48:	4b5c      	ldr	r3, [pc, #368]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c4a:	4a60      	ldr	r2, [pc, #384]	@ (8009dcc <InitialSettings+0x1d4>)
 8009c4c:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	HAL_GPIO_WritePin(RS485_RX_LED_GPIO_Port, RS485_RX_LED_Pin, GPIO_PIN_RESET);
 8009c50:	2200      	movs	r2, #0
 8009c52:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8009c56:	485e      	ldr	r0, [pc, #376]	@ (8009dd0 <InitialSettings+0x1d8>)
 8009c58:	f004 f968 	bl	800df2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RS485_TX_LED_GPIO_Port, RS485_TX_LED_Pin, GPIO_PIN_RESET);
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009c62:	485b      	ldr	r0, [pc, #364]	@ (8009dd0 <InitialSettings+0x1d8>)
 8009c64:	f004 f962 	bl	800df2c <HAL_GPIO_WritePin>

	/*DIs----------------------------------------*/
	for(uint8_t i = DI_ID_0; i < DI_ID_MAX; i++){
 8009c68:	2300      	movs	r3, #0
 8009c6a:	71fb      	strb	r3, [r7, #7]
 8009c6c:	e026      	b.n	8009cbc <InitialSettings+0xc4>
		gVar.di[i].id 		= i;
 8009c6e:	79fa      	ldrb	r2, [r7, #7]
 8009c70:	4952      	ldr	r1, [pc, #328]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c72:	4613      	mov	r3, r2
 8009c74:	00db      	lsls	r3, r3, #3
 8009c76:	1a9b      	subs	r3, r3, r2
 8009c78:	009b      	lsls	r3, r3, #2
 8009c7a:	440b      	add	r3, r1
 8009c7c:	f503 730d 	add.w	r3, r3, #564	@ 0x234
 8009c80:	79fa      	ldrb	r2, [r7, #7]
 8009c82:	701a      	strb	r2, [r3, #0]
		gVar.di[i].state 	= GPIO_PIN_RESET;
 8009c84:	79fa      	ldrb	r2, [r7, #7]
 8009c86:	494d      	ldr	r1, [pc, #308]	@ (8009dbc <InitialSettings+0x1c4>)
 8009c88:	4613      	mov	r3, r2
 8009c8a:	00db      	lsls	r3, r3, #3
 8009c8c:	1a9b      	subs	r3, r3, r2
 8009c8e:	009b      	lsls	r3, r3, #2
 8009c90:	440b      	add	r3, r1
 8009c92:	f203 234e 	addw	r3, r3, #590	@ 0x24e
 8009c96:	2200      	movs	r2, #0
 8009c98:	701a      	strb	r2, [r3, #0]
		Debounce_Init(&gVar.di[i].debounce, CONF_DEF_DI_DEBOUNCE_DELAY);
 8009c9a:	79fa      	ldrb	r2, [r7, #7]
 8009c9c:	4613      	mov	r3, r2
 8009c9e:	00db      	lsls	r3, r3, #3
 8009ca0:	1a9b      	subs	r3, r3, r2
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8009ca8:	4a44      	ldr	r2, [pc, #272]	@ (8009dbc <InitialSettings+0x1c4>)
 8009caa:	4413      	add	r3, r2
 8009cac:	3308      	adds	r3, #8
 8009cae:	2164      	movs	r1, #100	@ 0x64
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f001 fac3 	bl	800b23c <Debounce_Init>
	for(uint8_t i = DI_ID_0; i < DI_ID_MAX; i++){
 8009cb6:	79fb      	ldrb	r3, [r7, #7]
 8009cb8:	3301      	adds	r3, #1
 8009cba:	71fb      	strb	r3, [r7, #7]
 8009cbc:	79fb      	ldrb	r3, [r7, #7]
 8009cbe:	2b03      	cmp	r3, #3
 8009cc0:	d9d5      	bls.n	8009c6e <InitialSettings+0x76>
	}
	gVar.di[DI_ID_0].port 	= DI_0_GPIO_Port;
 8009cc2:	4b3e      	ldr	r3, [pc, #248]	@ (8009dbc <InitialSettings+0x1c4>)
 8009cc4:	4a43      	ldr	r2, [pc, #268]	@ (8009dd4 <InitialSettings+0x1dc>)
 8009cc6:	f8c3 2248 	str.w	r2, [r3, #584]	@ 0x248
	gVar.di[DI_ID_0].pin 	= DI_0_Pin;
 8009cca:	4b3c      	ldr	r3, [pc, #240]	@ (8009dbc <InitialSettings+0x1c4>)
 8009ccc:	2201      	movs	r2, #1
 8009cce:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c
	gVar.di[DI_ID_1].port 	= DI_1_GPIO_Port;
 8009cd2:	4b3a      	ldr	r3, [pc, #232]	@ (8009dbc <InitialSettings+0x1c4>)
 8009cd4:	4a3f      	ldr	r2, [pc, #252]	@ (8009dd4 <InitialSettings+0x1dc>)
 8009cd6:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
	gVar.di[DI_ID_1].pin 	= DI_1_Pin;
 8009cda:	4b38      	ldr	r3, [pc, #224]	@ (8009dbc <InitialSettings+0x1c4>)
 8009cdc:	2202      	movs	r2, #2
 8009cde:	f8a3 2268 	strh.w	r2, [r3, #616]	@ 0x268
	gVar.di[DI_ID_2].port 	= DI_2_GPIO_Port;
 8009ce2:	4b36      	ldr	r3, [pc, #216]	@ (8009dbc <InitialSettings+0x1c4>)
 8009ce4:	4a3b      	ldr	r2, [pc, #236]	@ (8009dd4 <InitialSettings+0x1dc>)
 8009ce6:	f8c3 2280 	str.w	r2, [r3, #640]	@ 0x280
	gVar.di[DI_ID_2].pin 	= DI_2_Pin;
 8009cea:	4b34      	ldr	r3, [pc, #208]	@ (8009dbc <InitialSettings+0x1c4>)
 8009cec:	2210      	movs	r2, #16
 8009cee:	f8a3 2284 	strh.w	r2, [r3, #644]	@ 0x284
	gVar.di[DI_ID_3].port 	= DI_3_GPIO_Port;
 8009cf2:	4b32      	ldr	r3, [pc, #200]	@ (8009dbc <InitialSettings+0x1c4>)
 8009cf4:	4a36      	ldr	r2, [pc, #216]	@ (8009dd0 <InitialSettings+0x1d8>)
 8009cf6:	f8c3 229c 	str.w	r2, [r3, #668]	@ 0x29c
	gVar.di[DI_ID_3].pin 	= DI_3_Pin;
 8009cfa:	4b30      	ldr	r3, [pc, #192]	@ (8009dbc <InitialSettings+0x1c4>)
 8009cfc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009d00:	f8a3 22a0 	strh.w	r2, [r3, #672]	@ 0x2a0

	/*DOs----------------------------------------*/
	for(uint8_t i = DO_ID_0; i < DO_ID_MAX; i++){
 8009d04:	2300      	movs	r3, #0
 8009d06:	71bb      	strb	r3, [r7, #6]
 8009d08:	e018      	b.n	8009d3c <InitialSettings+0x144>
		gVar.do_[i].id 		= i;
 8009d0a:	79ba      	ldrb	r2, [r7, #6]
 8009d0c:	492b      	ldr	r1, [pc, #172]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d0e:	4613      	mov	r3, r2
 8009d10:	005b      	lsls	r3, r3, #1
 8009d12:	4413      	add	r3, r2
 8009d14:	009b      	lsls	r3, r3, #2
 8009d16:	440b      	add	r3, r1
 8009d18:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 8009d1c:	79ba      	ldrb	r2, [r7, #6]
 8009d1e:	701a      	strb	r2, [r3, #0]
		gVar.do_[i].state 	= GPIO_PIN_RESET;
 8009d20:	79ba      	ldrb	r2, [r7, #6]
 8009d22:	4926      	ldr	r1, [pc, #152]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d24:	4613      	mov	r3, r2
 8009d26:	005b      	lsls	r3, r3, #1
 8009d28:	4413      	add	r3, r2
 8009d2a:	009b      	lsls	r3, r3, #2
 8009d2c:	440b      	add	r3, r1
 8009d2e:	f203 23ae 	addw	r3, r3, #686	@ 0x2ae
 8009d32:	2200      	movs	r2, #0
 8009d34:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = DO_ID_0; i < DO_ID_MAX; i++){
 8009d36:	79bb      	ldrb	r3, [r7, #6]
 8009d38:	3301      	adds	r3, #1
 8009d3a:	71bb      	strb	r3, [r7, #6]
 8009d3c:	79bb      	ldrb	r3, [r7, #6]
 8009d3e:	2b03      	cmp	r3, #3
 8009d40:	d9e3      	bls.n	8009d0a <InitialSettings+0x112>
	}
	gVar.do_[DO_ID_0].port 	= DO_0_GPIO_Port;
 8009d42:	4b1e      	ldr	r3, [pc, #120]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d44:	4a23      	ldr	r2, [pc, #140]	@ (8009dd4 <InitialSettings+0x1dc>)
 8009d46:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8
	gVar.do_[DO_ID_0].pin 	= DO_0_Pin;
 8009d4a:	4b1c      	ldr	r3, [pc, #112]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009d50:	f8a3 22ac 	strh.w	r2, [r3, #684]	@ 0x2ac
	gVar.do_[DO_ID_1].port 	= DO_1_GPIO_Port;
 8009d54:	4b19      	ldr	r3, [pc, #100]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d56:	4a1f      	ldr	r2, [pc, #124]	@ (8009dd4 <InitialSettings+0x1dc>)
 8009d58:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
	gVar.do_[DO_ID_1].pin 	= DO_1_Pin;
 8009d5c:	4b17      	ldr	r3, [pc, #92]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009d62:	f8a3 22b8 	strh.w	r2, [r3, #696]	@ 0x2b8
	gVar.do_[DO_ID_2].port 	= DO_2_GPIO_Port;
 8009d66:	4b15      	ldr	r3, [pc, #84]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d68:	4a1a      	ldr	r2, [pc, #104]	@ (8009dd4 <InitialSettings+0x1dc>)
 8009d6a:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
	gVar.do_[DO_ID_2].pin 	= DO_2_Pin;
 8009d6e:	4b13      	ldr	r3, [pc, #76]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009d74:	f8a3 22c4 	strh.w	r2, [r3, #708]	@ 0x2c4
	gVar.do_[DO_ID_3].port 	= DO_3_GPIO_Port;
 8009d78:	4b10      	ldr	r3, [pc, #64]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d7a:	4a16      	ldr	r2, [pc, #88]	@ (8009dd4 <InitialSettings+0x1dc>)
 8009d7c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
	gVar.do_[DO_ID_3].pin 	= DO_3_Pin;
 8009d80:	4b0e      	ldr	r3, [pc, #56]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009d86:	f8a3 22d0 	strh.w	r2, [r3, #720]	@ 0x2d0



	/*Push button-------------------------------*/
	gVar.pushButton.pressCount = 0;
 8009d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec
	gVar.pushButton.port = SW_0_GPIO_Port;
 8009d92:	4b0a      	ldr	r3, [pc, #40]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d94:	4a10      	ldr	r2, [pc, #64]	@ (8009dd8 <InitialSettings+0x1e0>)
 8009d96:	f8c3 22e4 	str.w	r2, [r3, #740]	@ 0x2e4
	gVar.pushButton.pin = SW_0_Pin;
 8009d9a:	4b08      	ldr	r3, [pc, #32]	@ (8009dbc <InitialSettings+0x1c4>)
 8009d9c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009da0:	f8a3 22e8 	strh.w	r2, [r3, #744]	@ 0x2e8
	gVar.pushButton.state = 0;
 8009da4:	4b05      	ldr	r3, [pc, #20]	@ (8009dbc <InitialSettings+0x1c4>)
 8009da6:	2200      	movs	r2, #0
 8009da8:	f883 22ea 	strb.w	r2, [r3, #746]	@ 0x2ea
	Debounce_Init(&gVar.pushButton.debounce, DEF_RSTBTN_DEBOUNCE_DELAY);
 8009dac:	2164      	movs	r1, #100	@ 0x64
 8009dae:	480b      	ldr	r0, [pc, #44]	@ (8009ddc <InitialSettings+0x1e4>)
 8009db0:	f001 fa44 	bl	800b23c <Debounce_Init>


}
 8009db4:	bf00      	nop
 8009db6:	3708      	adds	r7, #8
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}
 8009dbc:	2000066c 	.word	0x2000066c
 8009dc0:	08008e01 	.word	0x08008e01
 8009dc4:	08008e1d 	.word	0x08008e1d
 8009dc8:	08008e45 	.word	0x08008e45
 8009dcc:	08008e5d 	.word	0x08008e5d
 8009dd0:	40020400 	.word	0x40020400
 8009dd4:	40020000 	.word	0x40020000
 8009dd8:	40020800 	.word	0x40020800
 8009ddc:	20000940 	.word	0x20000940

08009de0 <UpdateSetting>:


/*Update settings from the storage*/
void UpdateSetting(void){
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b082      	sub	sp, #8
 8009de4:	af00      	add	r7, sp, #0
	uint8_t status = FLASH_Download();
 8009de6:	f7ff fb49 	bl	800947c <FLASH_Download>
 8009dea:	4603      	mov	r3, r0
 8009dec:	717b      	strb	r3, [r7, #5]
	if( status != FLASH_ERR_NONE){
 8009dee:	797b      	ldrb	r3, [r7, #5]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d005      	beq.n	8009e00 <UpdateSetting+0x20>
		DEBUG_SPRINT_NL("Storage: Error[%d]->Download Failed!",status);
 8009df4:	797b      	ldrb	r3, [r7, #5]
 8009df6:	4619      	mov	r1, r3
 8009df8:	4853      	ldr	r0, [pc, #332]	@ (8009f48 <UpdateSetting+0x168>)
 8009dfa:	f001 fb25 	bl	800b448 <DEBUG_SPRINT_NL>
 8009dfe:	e002      	b.n	8009e06 <UpdateSetting+0x26>
	}else{
		DEBUG_SPRINT_NL("Storage: Download Successful!");
 8009e00:	4852      	ldr	r0, [pc, #328]	@ (8009f4c <UpdateSetting+0x16c>)
 8009e02:	f001 fb21 	bl	800b448 <DEBUG_SPRINT_NL>
	}
	for(uint16_t address = 0; address < FSA_MAX; address++){
 8009e06:	2300      	movs	r3, #0
 8009e08:	80fb      	strh	r3, [r7, #6]
 8009e0a:	e093      	b.n	8009f34 <UpdateSetting+0x154>
		uint32_t value = 0;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	603b      	str	r3, [r7, #0]
		FLASH_ReadInt(address, &value);
 8009e10:	88fb      	ldrh	r3, [r7, #6]
 8009e12:	463a      	mov	r2, r7
 8009e14:	4611      	mov	r1, r2
 8009e16:	4618      	mov	r0, r3
 8009e18:	f7ff fb7a 	bl	8009510 <FLASH_ReadInt>
		switch (address) {
 8009e1c:	88fb      	ldrh	r3, [r7, #6]
 8009e1e:	3b01      	subs	r3, #1
 8009e20:	2b08      	cmp	r3, #8
 8009e22:	f200 8083 	bhi.w	8009f2c <UpdateSetting+0x14c>
 8009e26:	a201      	add	r2, pc, #4	@ (adr r2, 8009e2c <UpdateSetting+0x4c>)
 8009e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e2c:	08009e51 	.word	0x08009e51
 8009e30:	08009e67 	.word	0x08009e67
 8009e34:	08009e7d 	.word	0x08009e7d
 8009e38:	08009e93 	.word	0x08009e93
 8009e3c:	08009ea9 	.word	0x08009ea9
 8009e40:	08009ebf 	.word	0x08009ebf
 8009e44:	08009ed9 	.word	0x08009ed9
 8009e48:	08009ef9 	.word	0x08009ef9
 8009e4c:	08009f13 	.word	0x08009f13
			/*DIs---------------------------*/
			case FSA_DI0_DEBOUNCE_DELAY:
				if(!(value < DEF_MAX_U16)){
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e56:	d301      	bcc.n	8009e5c <UpdateSetting+0x7c>
					value = CONF_DEF_DI_DEBOUNCE_DELAY;
 8009e58:	2364      	movs	r3, #100	@ 0x64
 8009e5a:	603b      	str	r3, [r7, #0]
				}
				gVar.di[DI_ID_0].debounce.delay = value;
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	4a3c      	ldr	r2, [pc, #240]	@ (8009f50 <UpdateSetting+0x170>)
 8009e60:	f8c2 3240 	str.w	r3, [r2, #576]	@ 0x240
				break;
 8009e64:	e063      	b.n	8009f2e <UpdateSetting+0x14e>
			case FSA_DI1_DEBOUNCE_DELAY:
				if(!(value < DEF_MAX_U16)){
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e6c:	d301      	bcc.n	8009e72 <UpdateSetting+0x92>
					value = CONF_DEF_DI_DEBOUNCE_DELAY;
 8009e6e:	2364      	movs	r3, #100	@ 0x64
 8009e70:	603b      	str	r3, [r7, #0]
				}
				gVar.di[DI_ID_1].debounce.delay = value;
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	4a36      	ldr	r2, [pc, #216]	@ (8009f50 <UpdateSetting+0x170>)
 8009e76:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
				break;
 8009e7a:	e058      	b.n	8009f2e <UpdateSetting+0x14e>
			case FSA_DI2_DEBOUNCE_DELAY:
				if(!(value < DEF_MAX_U16)){
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e82:	d301      	bcc.n	8009e88 <UpdateSetting+0xa8>
					value = CONF_DEF_DI_DEBOUNCE_DELAY;
 8009e84:	2364      	movs	r3, #100	@ 0x64
 8009e86:	603b      	str	r3, [r7, #0]
				}
				gVar.di[DI_ID_2].debounce.delay = value;
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	4a31      	ldr	r2, [pc, #196]	@ (8009f50 <UpdateSetting+0x170>)
 8009e8c:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
				break;
 8009e90:	e04d      	b.n	8009f2e <UpdateSetting+0x14e>
			case FSA_DI3_DEBOUNCE_DELAY:
				if(!(value < DEF_MAX_U16)){
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e98:	d301      	bcc.n	8009e9e <UpdateSetting+0xbe>
					value = CONF_DEF_DI_DEBOUNCE_DELAY;
 8009e9a:	2364      	movs	r3, #100	@ 0x64
 8009e9c:	603b      	str	r3, [r7, #0]
				}
				gVar.di[DI_ID_3].debounce.delay = value;
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	4a2b      	ldr	r2, [pc, #172]	@ (8009f50 <UpdateSetting+0x170>)
 8009ea2:	f8c2 3294 	str.w	r3, [r2, #660]	@ 0x294
				break;
 8009ea6:	e042      	b.n	8009f2e <UpdateSetting+0x14e>

			/*Modbus Serial---------------------------*/
			case FSA_MB_SERIAL_BAUDRATE:
				if(!(value < DEF_MAX_U16)){
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009eae:	d302      	bcc.n	8009eb6 <UpdateSetting+0xd6>
					value = CONF_DEF_MB_SERIAL_BAUDRATE;
 8009eb0:	f44f 4396 	mov.w	r3, #19200	@ 0x4b00
 8009eb4:	603b      	str	r3, [r7, #0]
				}
				gVar.mbSerial.baudRate = value;
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	4a25      	ldr	r2, [pc, #148]	@ (8009f50 <UpdateSetting+0x170>)
 8009eba:	6053      	str	r3, [r2, #4]
				break;
 8009ebc:	e037      	b.n	8009f2e <UpdateSetting+0x14e>
			case FSA_MB_SERIAL_DATABIT:
				if(!(value == MBS_DB_7 || value == MBS_DB_8)){
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	2b07      	cmp	r3, #7
 8009ec2:	d004      	beq.n	8009ece <UpdateSetting+0xee>
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	2b08      	cmp	r3, #8
 8009ec8:	d001      	beq.n	8009ece <UpdateSetting+0xee>
					value = CONF_DEF_MB_SERIAL_DATABIT;
 8009eca:	2308      	movs	r3, #8
 8009ecc:	603b      	str	r3, [r7, #0]
				}
				gVar.mbSerial.dataBits = value;
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	b2da      	uxtb	r2, r3
 8009ed2:	4b1f      	ldr	r3, [pc, #124]	@ (8009f50 <UpdateSetting+0x170>)
 8009ed4:	721a      	strb	r2, [r3, #8]
				break;
 8009ed6:	e02a      	b.n	8009f2e <UpdateSetting+0x14e>
			case FSA_MB_SERIAL_PARITY:
				if(!(value == MBS_PB_NONE || value == MBS_PB_ODD || value == MBS_PB_EVEN)){
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d007      	beq.n	8009eee <UpdateSetting+0x10e>
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	2b01      	cmp	r3, #1
 8009ee2:	d004      	beq.n	8009eee <UpdateSetting+0x10e>
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	2b02      	cmp	r3, #2
 8009ee8:	d001      	beq.n	8009eee <UpdateSetting+0x10e>
					value = CONF_DEF_MB_SERIAL_PARITY;
 8009eea:	2302      	movs	r3, #2
 8009eec:	603b      	str	r3, [r7, #0]
				}
				gVar.mbSerial.parityBit = value;
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	b2da      	uxtb	r2, r3
 8009ef2:	4b17      	ldr	r3, [pc, #92]	@ (8009f50 <UpdateSetting+0x170>)
 8009ef4:	725a      	strb	r2, [r3, #9]
				break;
 8009ef6:	e01a      	b.n	8009f2e <UpdateSetting+0x14e>
			case FSA_MB_SERIAL_STOPBIT:
				if(!(value == MBS_SB_1 || value == MBS_SB_2)){
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d004      	beq.n	8009f08 <UpdateSetting+0x128>
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	2b02      	cmp	r3, #2
 8009f02:	d001      	beq.n	8009f08 <UpdateSetting+0x128>
					value = CONF_DEF_MB_SERIAL_STOPBIT;
 8009f04:	2301      	movs	r3, #1
 8009f06:	603b      	str	r3, [r7, #0]
				}
				gVar.mbSerial.stopBit = value;
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	b2da      	uxtb	r2, r3
 8009f0c:	4b10      	ldr	r3, [pc, #64]	@ (8009f50 <UpdateSetting+0x170>)
 8009f0e:	729a      	strb	r2, [r3, #10]
				break;
 8009f10:	e00d      	b.n	8009f2e <UpdateSetting+0x14e>


				/*Debug---------------------*/
			case FSA_DEBUG_ENABLE:
				if(!(value == 0 || value == 1)){
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d004      	beq.n	8009f22 <UpdateSetting+0x142>
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	2b01      	cmp	r3, #1
 8009f1c:	d001      	beq.n	8009f22 <UpdateSetting+0x142>
					value = CONF_DEF_DEBUG_ENABLE;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	603b      	str	r3, [r7, #0]
				}
				debug.enable = value;
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	b2da      	uxtb	r2, r3
 8009f26:	4b0b      	ldr	r3, [pc, #44]	@ (8009f54 <UpdateSetting+0x174>)
 8009f28:	701a      	strb	r2, [r3, #0]
				break;
 8009f2a:	e000      	b.n	8009f2e <UpdateSetting+0x14e>
			default:
				break;
 8009f2c:	bf00      	nop
	for(uint16_t address = 0; address < FSA_MAX; address++){
 8009f2e:	88fb      	ldrh	r3, [r7, #6]
 8009f30:	3301      	adds	r3, #1
 8009f32:	80fb      	strh	r3, [r7, #6]
 8009f34:	88fb      	ldrh	r3, [r7, #6]
 8009f36:	2b09      	cmp	r3, #9
 8009f38:	f67f af68 	bls.w	8009e0c <UpdateSetting+0x2c>
		}
	}
}
 8009f3c:	bf00      	nop
 8009f3e:	bf00      	nop
 8009f40:	3708      	adds	r7, #8
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}
 8009f46:	bf00      	nop
 8009f48:	0801351c 	.word	0x0801351c
 8009f4c:	08013544 	.word	0x08013544
 8009f50:	2000066c 	.word	0x2000066c
 8009f54:	2000095c 	.word	0x2000095c

08009f58 <FactorySettings>:
 *       settings (such as restoring default values) should be handled separately.
 *
 * @attention Ensure that critical data is backed up before calling this function, as the
 *            flash memory will be irreversibly cleared.
 */
void FactorySettings(void){
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	af00      	add	r7, sp, #0
	FLASH_Erase();
 8009f5c:	f7ff fbb8 	bl	80096d0 <FLASH_Erase>
}
 8009f60:	bf00      	nop
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8009f64:	b480      	push	{r7}
 8009f66:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8009f68:	f3bf 8f4f 	dsb	sy
}
 8009f6c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009f6e:	4b06      	ldr	r3, [pc, #24]	@ (8009f88 <__NVIC_SystemReset+0x24>)
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009f76:	4904      	ldr	r1, [pc, #16]	@ (8009f88 <__NVIC_SystemReset+0x24>)
 8009f78:	4b04      	ldr	r3, [pc, #16]	@ (8009f8c <__NVIC_SystemReset+0x28>)
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8009f7e:	f3bf 8f4f 	dsb	sy
}
 8009f82:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8009f84:	bf00      	nop
 8009f86:	e7fd      	b.n	8009f84 <__NVIC_SystemReset+0x20>
 8009f88:	e000ed00 	.word	0xe000ed00
 8009f8c:	05fa0004 	.word	0x05fa0004

08009f90 <TH_MB_ChecktSlaveAddressChange>:
 *
 * @param None
 *
 * @return void
 */
void TH_MB_ChecktSlaveAddressChange(void){
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b082      	sub	sp, #8
 8009f94:	af00      	add	r7, sp, #0

	uint32_t tick = 0;
 8009f96:	2300      	movs	r3, #0
 8009f98:	607b      	str	r3, [r7, #4]
	if((HAL_GetTick() - tick)>= DEF_MB_SLAVEADDR_CHECKING_INTERVAL){
 8009f9a:	f003 f95f 	bl	800d25c <HAL_GetTick>
 8009f9e:	4602      	mov	r2, r0
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d053      	beq.n	800a04e <TH_MB_ChecktSlaveAddressChange+0xbe>
				uint8_t SA_3 : 1;
				uint8_t notUsed : 4;
			}bit;
		}slvAddr;

		slvAddr.byte = 0;
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	703b      	strb	r3, [r7, #0]

		slvAddr.bit.SA_0 = (uint8_t)HAL_GPIO_ReadPin(SA_0_GPIO_Port, SA_0_Pin);
 8009faa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009fae:	482a      	ldr	r0, [pc, #168]	@ (800a058 <TH_MB_ChecktSlaveAddressChange+0xc8>)
 8009fb0:	f003 ffa4 	bl	800defc <HAL_GPIO_ReadPin>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	f003 0301 	and.w	r3, r3, #1
 8009fba:	b2da      	uxtb	r2, r3
 8009fbc:	783b      	ldrb	r3, [r7, #0]
 8009fbe:	f362 0300 	bfi	r3, r2, #0, #1
 8009fc2:	703b      	strb	r3, [r7, #0]
		slvAddr.bit.SA_1 = (uint8_t)HAL_GPIO_ReadPin(SA_1_GPIO_Port, SA_1_Pin);
 8009fc4:	2108      	movs	r1, #8
 8009fc6:	4824      	ldr	r0, [pc, #144]	@ (800a058 <TH_MB_ChecktSlaveAddressChange+0xc8>)
 8009fc8:	f003 ff98 	bl	800defc <HAL_GPIO_ReadPin>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	f003 0301 	and.w	r3, r3, #1
 8009fd2:	b2da      	uxtb	r2, r3
 8009fd4:	783b      	ldrb	r3, [r7, #0]
 8009fd6:	f362 0341 	bfi	r3, r2, #1, #1
 8009fda:	703b      	strb	r3, [r7, #0]
		slvAddr.bit.SA_2 = (uint8_t)HAL_GPIO_ReadPin(SA_2_GPIO_Port, SA_2_Pin);
 8009fdc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009fe0:	481e      	ldr	r0, [pc, #120]	@ (800a05c <TH_MB_ChecktSlaveAddressChange+0xcc>)
 8009fe2:	f003 ff8b 	bl	800defc <HAL_GPIO_ReadPin>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	f003 0301 	and.w	r3, r3, #1
 8009fec:	b2da      	uxtb	r2, r3
 8009fee:	783b      	ldrb	r3, [r7, #0]
 8009ff0:	f362 0382 	bfi	r3, r2, #2, #1
 8009ff4:	703b      	strb	r3, [r7, #0]
		slvAddr.bit.SA_3 = (uint8_t)HAL_GPIO_ReadPin(SA_3_GPIO_Port, SA_3_Pin);
 8009ff6:	2104      	movs	r1, #4
 8009ff8:	4817      	ldr	r0, [pc, #92]	@ (800a058 <TH_MB_ChecktSlaveAddressChange+0xc8>)
 8009ffa:	f003 ff7f 	bl	800defc <HAL_GPIO_ReadPin>
 8009ffe:	4603      	mov	r3, r0
 800a000:	f003 0301 	and.w	r3, r3, #1
 800a004:	b2da      	uxtb	r2, r3
 800a006:	783b      	ldrb	r3, [r7, #0]
 800a008:	f362 03c3 	bfi	r3, r2, #3, #1
 800a00c:	703b      	strb	r3, [r7, #0]


		if((gVar.mbRTUSlave.slave_address != slvAddr.byte) && (slvAddr.byte > 0)){
 800a00e:	4b14      	ldr	r3, [pc, #80]	@ (800a060 <TH_MB_ChecktSlaveAddressChange+0xd0>)
 800a010:	f893 2224 	ldrb.w	r2, [r3, #548]	@ 0x224
 800a014:	783b      	ldrb	r3, [r7, #0]
 800a016:	429a      	cmp	r2, r3
 800a018:	d019      	beq.n	800a04e <TH_MB_ChecktSlaveAddressChange+0xbe>
 800a01a:	783b      	ldrb	r3, [r7, #0]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d016      	beq.n	800a04e <TH_MB_ChecktSlaveAddressChange+0xbe>
			DEBUG_SPRINT_APPEND(debug.str,"Slave Address: [Changed] [%d(Old)->", gVar.mbRTUSlave.slave_address);
 800a020:	4b0f      	ldr	r3, [pc, #60]	@ (800a060 <TH_MB_ChecktSlaveAddressChange+0xd0>)
 800a022:	f893 3224 	ldrb.w	r3, [r3, #548]	@ 0x224
 800a026:	461a      	mov	r2, r3
 800a028:	490e      	ldr	r1, [pc, #56]	@ (800a064 <TH_MB_ChecktSlaveAddressChange+0xd4>)
 800a02a:	480f      	ldr	r0, [pc, #60]	@ (800a068 <TH_MB_ChecktSlaveAddressChange+0xd8>)
 800a02c:	f001 fa58 	bl	800b4e0 <DEBUG_SPRINT_APPEND>
			gVar.mbRTUSlave.slave_address = slvAddr.byte;
 800a030:	783a      	ldrb	r2, [r7, #0]
 800a032:	4b0b      	ldr	r3, [pc, #44]	@ (800a060 <TH_MB_ChecktSlaveAddressChange+0xd0>)
 800a034:	f883 2224 	strb.w	r2, [r3, #548]	@ 0x224
			DEBUG_SPRINT_APPEND(debug.str,"%d(New)]", gVar.mbRTUSlave.slave_address);
 800a038:	4b09      	ldr	r3, [pc, #36]	@ (800a060 <TH_MB_ChecktSlaveAddressChange+0xd0>)
 800a03a:	f893 3224 	ldrb.w	r3, [r3, #548]	@ 0x224
 800a03e:	461a      	mov	r2, r3
 800a040:	490a      	ldr	r1, [pc, #40]	@ (800a06c <TH_MB_ChecktSlaveAddressChange+0xdc>)
 800a042:	4809      	ldr	r0, [pc, #36]	@ (800a068 <TH_MB_ChecktSlaveAddressChange+0xd8>)
 800a044:	f001 fa4c 	bl	800b4e0 <DEBUG_SPRINT_APPEND>
			DEBUG_SPRINT_NL(debug.str);
 800a048:	4807      	ldr	r0, [pc, #28]	@ (800a068 <TH_MB_ChecktSlaveAddressChange+0xd8>)
 800a04a:	f001 f9fd 	bl	800b448 <DEBUG_SPRINT_NL>
		}
	}
}
 800a04e:	bf00      	nop
 800a050:	3708      	adds	r7, #8
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
 800a056:	bf00      	nop
 800a058:	40020400 	.word	0x40020400
 800a05c:	40020000 	.word	0x40020000
 800a060:	2000066c 	.word	0x2000066c
 800a064:	08013564 	.word	0x08013564
 800a068:	20000960 	.word	0x20000960
 800a06c:	08013588 	.word	0x08013588

0800a070 <TH_MB_CheckSerialConfigChanges>:



void TH_MB_CheckSerialConfigChanges(void){
 800a070:	b580      	push	{r7, lr}
 800a072:	af00      	add	r7, sp, #0

	/* Check the save command to save and apply
	 * the serial configuration changes
	 * */
	if(!gVar.mbSerial.saveSrlCnfFlag) {return;}
 800a074:	4b12      	ldr	r3, [pc, #72]	@ (800a0c0 <TH_MB_CheckSerialConfigChanges+0x50>)
 800a076:	7adb      	ldrb	r3, [r3, #11]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d01e      	beq.n	800a0ba <TH_MB_CheckSerialConfigChanges+0x4a>
	gVar.mbSerial.saveSrlCnfFlag = 0;
 800a07c:	4b10      	ldr	r3, [pc, #64]	@ (800a0c0 <TH_MB_CheckSerialConfigChanges+0x50>)
 800a07e:	2200      	movs	r2, #0
 800a080:	72da      	strb	r2, [r3, #11]
	/*Apply the changes*/
	MBS_Config(&gVar.mbSerial);
 800a082:	480f      	ldr	r0, [pc, #60]	@ (800a0c0 <TH_MB_CheckSerialConfigChanges+0x50>)
 800a084:	f002 fcee 	bl	800ca64 <MBS_Config>

	/*Save the changes*/
	FLASH_WriteInt(FSA_MB_SERIAL_BAUDRATE, gVar.mbSerial.baudRate);
 800a088:	4b0d      	ldr	r3, [pc, #52]	@ (800a0c0 <TH_MB_CheckSerialConfigChanges+0x50>)
 800a08a:	685b      	ldr	r3, [r3, #4]
 800a08c:	4619      	mov	r1, r3
 800a08e:	2005      	movs	r0, #5
 800a090:	f7ff fa58 	bl	8009544 <FLASH_WriteInt>
	FLASH_WriteInt(FSA_MB_SERIAL_DATABIT, gVar.mbSerial.dataBits);
 800a094:	4b0a      	ldr	r3, [pc, #40]	@ (800a0c0 <TH_MB_CheckSerialConfigChanges+0x50>)
 800a096:	7a1b      	ldrb	r3, [r3, #8]
 800a098:	4619      	mov	r1, r3
 800a09a:	2006      	movs	r0, #6
 800a09c:	f7ff fa52 	bl	8009544 <FLASH_WriteInt>
	FLASH_WriteInt(FSA_MB_SERIAL_PARITY, gVar.mbSerial.parityBit);
 800a0a0:	4b07      	ldr	r3, [pc, #28]	@ (800a0c0 <TH_MB_CheckSerialConfigChanges+0x50>)
 800a0a2:	7a5b      	ldrb	r3, [r3, #9]
 800a0a4:	4619      	mov	r1, r3
 800a0a6:	2007      	movs	r0, #7
 800a0a8:	f7ff fa4c 	bl	8009544 <FLASH_WriteInt>
	FLASH_WriteInt(FSA_MB_SERIAL_STOPBIT, gVar.mbSerial.stopBit);
 800a0ac:	4b04      	ldr	r3, [pc, #16]	@ (800a0c0 <TH_MB_CheckSerialConfigChanges+0x50>)
 800a0ae:	7a9b      	ldrb	r3, [r3, #10]
 800a0b0:	4619      	mov	r1, r3
 800a0b2:	2008      	movs	r0, #8
 800a0b4:	f7ff fa46 	bl	8009544 <FLASH_WriteInt>
 800a0b8:	e000      	b.n	800a0bc <TH_MB_CheckSerialConfigChanges+0x4c>
	if(!gVar.mbSerial.saveSrlCnfFlag) {return;}
 800a0ba:	bf00      	nop
}
 800a0bc:	bd80      	pop	{r7, pc}
 800a0be:	bf00      	nop
 800a0c0:	2000066c 	.word	0x2000066c

0800a0c4 <TH_DI>:
 *
 * @param None
 *
 * @return void
 */
void TH_DI(void){
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b084      	sub	sp, #16
 800a0c8:	af00      	add	r7, sp, #0
	uint32_t currentTime = 0;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	60bb      	str	r3, [r7, #8]
	uint8_t inputState = 0;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	71fb      	strb	r3, [r7, #7]

	for(uint8_t i = DI_ID_0; i < DI_ID_MAX; i++){
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	73fb      	strb	r3, [r7, #15]
 800a0d6:	e048      	b.n	800a16a <TH_DI+0xa6>
		currentTime = (uint32_t)TS_GetUS(&timStamp);;
 800a0d8:	4828      	ldr	r0, [pc, #160]	@ (800a17c <TH_DI+0xb8>)
 800a0da:	f000 f99d 	bl	800a418 <TS_GetUS>
 800a0de:	4602      	mov	r2, r0
 800a0e0:	460b      	mov	r3, r1
 800a0e2:	4613      	mov	r3, r2
 800a0e4:	60bb      	str	r3, [r7, #8]
		inputState = HAL_GPIO_ReadPin(gVar.di[i].port, gVar.di[i].pin);
 800a0e6:	7bfa      	ldrb	r2, [r7, #15]
 800a0e8:	4925      	ldr	r1, [pc, #148]	@ (800a180 <TH_DI+0xbc>)
 800a0ea:	4613      	mov	r3, r2
 800a0ec:	00db      	lsls	r3, r3, #3
 800a0ee:	1a9b      	subs	r3, r3, r2
 800a0f0:	009b      	lsls	r3, r3, #2
 800a0f2:	440b      	add	r3, r1
 800a0f4:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 800a0f8:	6818      	ldr	r0, [r3, #0]
 800a0fa:	7bfa      	ldrb	r2, [r7, #15]
 800a0fc:	4920      	ldr	r1, [pc, #128]	@ (800a180 <TH_DI+0xbc>)
 800a0fe:	4613      	mov	r3, r2
 800a100:	00db      	lsls	r3, r3, #3
 800a102:	1a9b      	subs	r3, r3, r2
 800a104:	009b      	lsls	r3, r3, #2
 800a106:	440b      	add	r3, r1
 800a108:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 800a10c:	881b      	ldrh	r3, [r3, #0]
 800a10e:	4619      	mov	r1, r3
 800a110:	f003 fef4 	bl	800defc <HAL_GPIO_ReadPin>
 800a114:	4603      	mov	r3, r0
 800a116:	71fb      	strb	r3, [r7, #7]
		uint8_t status = Debounce(&gVar.di[i].debounce, currentTime, inputState);
 800a118:	7bfa      	ldrb	r2, [r7, #15]
 800a11a:	4613      	mov	r3, r2
 800a11c:	00db      	lsls	r3, r3, #3
 800a11e:	1a9b      	subs	r3, r3, r2
 800a120:	009b      	lsls	r3, r3, #2
 800a122:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800a126:	4a16      	ldr	r2, [pc, #88]	@ (800a180 <TH_DI+0xbc>)
 800a128:	4413      	add	r3, r2
 800a12a:	3308      	adds	r3, #8
 800a12c:	79fa      	ldrb	r2, [r7, #7]
 800a12e:	68b9      	ldr	r1, [r7, #8]
 800a130:	4618      	mov	r0, r3
 800a132:	f001 f8a8 	bl	800b286 <Debounce>
 800a136:	4603      	mov	r3, r0
 800a138:	71bb      	strb	r3, [r7, #6]
		gVar.di[i].state = gVar.di[i].debounce.state;
 800a13a:	7bf9      	ldrb	r1, [r7, #15]
 800a13c:	7bfa      	ldrb	r2, [r7, #15]
 800a13e:	4810      	ldr	r0, [pc, #64]	@ (800a180 <TH_DI+0xbc>)
 800a140:	460b      	mov	r3, r1
 800a142:	00db      	lsls	r3, r3, #3
 800a144:	1a5b      	subs	r3, r3, r1
 800a146:	009b      	lsls	r3, r3, #2
 800a148:	4403      	add	r3, r0
 800a14a:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 800a14e:	7818      	ldrb	r0, [r3, #0]
 800a150:	490b      	ldr	r1, [pc, #44]	@ (800a180 <TH_DI+0xbc>)
 800a152:	4613      	mov	r3, r2
 800a154:	00db      	lsls	r3, r3, #3
 800a156:	1a9b      	subs	r3, r3, r2
 800a158:	009b      	lsls	r3, r3, #2
 800a15a:	440b      	add	r3, r1
 800a15c:	f203 234e 	addw	r3, r3, #590	@ 0x24e
 800a160:	4602      	mov	r2, r0
 800a162:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = DI_ID_0; i < DI_ID_MAX; i++){
 800a164:	7bfb      	ldrb	r3, [r7, #15]
 800a166:	3301      	adds	r3, #1
 800a168:	73fb      	strb	r3, [r7, #15]
 800a16a:	7bfb      	ldrb	r3, [r7, #15]
 800a16c:	2b03      	cmp	r3, #3
 800a16e:	d9b3      	bls.n	800a0d8 <TH_DI+0x14>
		if(status){
//			DEBUG_SPRINT_NL("DI_%d: {State: %d}",i, gVar.di[i].state);
		}
	}
}
 800a170:	bf00      	nop
 800a172:	bf00      	nop
 800a174:	3710      	adds	r7, #16
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}
 800a17a:	bf00      	nop
 800a17c:	20000be8 	.word	0x20000be8
 800a180:	2000066c 	.word	0x2000066c

0800a184 <TH_DO>:
 *
 * @param None
 *
 * @return void
 */
void TH_DO(void){
 800a184:	b590      	push	{r4, r7, lr}
 800a186:	b083      	sub	sp, #12
 800a188:	af00      	add	r7, sp, #0
	for(uint8_t i = DO_ID_0; i < DO_ID_MAX; i++){
 800a18a:	2300      	movs	r3, #0
 800a18c:	71fb      	strb	r3, [r7, #7]
 800a18e:	e060      	b.n	800a252 <TH_DO+0xce>
		gVar.do_[i].state = HAL_GPIO_ReadPin(gVar.do_[i].port, gVar.do_[i].pin);
 800a190:	79fa      	ldrb	r2, [r7, #7]
 800a192:	4934      	ldr	r1, [pc, #208]	@ (800a264 <TH_DO+0xe0>)
 800a194:	4613      	mov	r3, r2
 800a196:	005b      	lsls	r3, r3, #1
 800a198:	4413      	add	r3, r2
 800a19a:	009b      	lsls	r3, r3, #2
 800a19c:	440b      	add	r3, r1
 800a19e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800a1a2:	6818      	ldr	r0, [r3, #0]
 800a1a4:	79fa      	ldrb	r2, [r7, #7]
 800a1a6:	492f      	ldr	r1, [pc, #188]	@ (800a264 <TH_DO+0xe0>)
 800a1a8:	4613      	mov	r3, r2
 800a1aa:	005b      	lsls	r3, r3, #1
 800a1ac:	4413      	add	r3, r2
 800a1ae:	009b      	lsls	r3, r3, #2
 800a1b0:	440b      	add	r3, r1
 800a1b2:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 800a1b6:	881b      	ldrh	r3, [r3, #0]
 800a1b8:	79fc      	ldrb	r4, [r7, #7]
 800a1ba:	4619      	mov	r1, r3
 800a1bc:	f003 fe9e 	bl	800defc <HAL_GPIO_ReadPin>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	4619      	mov	r1, r3
 800a1c4:	4a27      	ldr	r2, [pc, #156]	@ (800a264 <TH_DO+0xe0>)
 800a1c6:	4623      	mov	r3, r4
 800a1c8:	005b      	lsls	r3, r3, #1
 800a1ca:	4423      	add	r3, r4
 800a1cc:	009b      	lsls	r3, r3, #2
 800a1ce:	4413      	add	r3, r2
 800a1d0:	f203 23ae 	addw	r3, r3, #686	@ 0x2ae
 800a1d4:	460a      	mov	r2, r1
 800a1d6:	701a      	strb	r2, [r3, #0]
		if(gVar.do_[i].state != gVar.do_[i].lastState){
 800a1d8:	79fa      	ldrb	r2, [r7, #7]
 800a1da:	4922      	ldr	r1, [pc, #136]	@ (800a264 <TH_DO+0xe0>)
 800a1dc:	4613      	mov	r3, r2
 800a1de:	005b      	lsls	r3, r3, #1
 800a1e0:	4413      	add	r3, r2
 800a1e2:	009b      	lsls	r3, r3, #2
 800a1e4:	440b      	add	r3, r1
 800a1e6:	f203 23ae 	addw	r3, r3, #686	@ 0x2ae
 800a1ea:	7819      	ldrb	r1, [r3, #0]
 800a1ec:	79fa      	ldrb	r2, [r7, #7]
 800a1ee:	481d      	ldr	r0, [pc, #116]	@ (800a264 <TH_DO+0xe0>)
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	005b      	lsls	r3, r3, #1
 800a1f4:	4413      	add	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	4403      	add	r3, r0
 800a1fa:	f203 23af 	addw	r3, r3, #687	@ 0x2af
 800a1fe:	781b      	ldrb	r3, [r3, #0]
 800a200:	4299      	cmp	r1, r3
 800a202:	d023      	beq.n	800a24c <TH_DO+0xc8>
			gVar.do_[i].lastState = gVar.do_[i].state;
 800a204:	79f9      	ldrb	r1, [r7, #7]
 800a206:	79fa      	ldrb	r2, [r7, #7]
 800a208:	4816      	ldr	r0, [pc, #88]	@ (800a264 <TH_DO+0xe0>)
 800a20a:	460b      	mov	r3, r1
 800a20c:	005b      	lsls	r3, r3, #1
 800a20e:	440b      	add	r3, r1
 800a210:	009b      	lsls	r3, r3, #2
 800a212:	4403      	add	r3, r0
 800a214:	f203 23ae 	addw	r3, r3, #686	@ 0x2ae
 800a218:	7818      	ldrb	r0, [r3, #0]
 800a21a:	4912      	ldr	r1, [pc, #72]	@ (800a264 <TH_DO+0xe0>)
 800a21c:	4613      	mov	r3, r2
 800a21e:	005b      	lsls	r3, r3, #1
 800a220:	4413      	add	r3, r2
 800a222:	009b      	lsls	r3, r3, #2
 800a224:	440b      	add	r3, r1
 800a226:	f203 23af 	addw	r3, r3, #687	@ 0x2af
 800a22a:	4602      	mov	r2, r0
 800a22c:	701a      	strb	r2, [r3, #0]
			DEBUG_SPRINT_NL("DO_%d: {State: %d}",i, gVar.do_[i].state);
 800a22e:	79f9      	ldrb	r1, [r7, #7]
 800a230:	79fa      	ldrb	r2, [r7, #7]
 800a232:	480c      	ldr	r0, [pc, #48]	@ (800a264 <TH_DO+0xe0>)
 800a234:	4613      	mov	r3, r2
 800a236:	005b      	lsls	r3, r3, #1
 800a238:	4413      	add	r3, r2
 800a23a:	009b      	lsls	r3, r3, #2
 800a23c:	4403      	add	r3, r0
 800a23e:	f203 23ae 	addw	r3, r3, #686	@ 0x2ae
 800a242:	781b      	ldrb	r3, [r3, #0]
 800a244:	461a      	mov	r2, r3
 800a246:	4808      	ldr	r0, [pc, #32]	@ (800a268 <TH_DO+0xe4>)
 800a248:	f001 f8fe 	bl	800b448 <DEBUG_SPRINT_NL>
	for(uint8_t i = DO_ID_0; i < DO_ID_MAX; i++){
 800a24c:	79fb      	ldrb	r3, [r7, #7]
 800a24e:	3301      	adds	r3, #1
 800a250:	71fb      	strb	r3, [r7, #7]
 800a252:	79fb      	ldrb	r3, [r7, #7]
 800a254:	2b03      	cmp	r3, #3
 800a256:	d99b      	bls.n	800a190 <TH_DO+0xc>
		}
	}
}
 800a258:	bf00      	nop
 800a25a:	bf00      	nop
 800a25c:	370c      	adds	r7, #12
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd90      	pop	{r4, r7, pc}
 800a262:	bf00      	nop
 800a264:	2000066c 	.word	0x2000066c
 800a268:	08013594 	.word	0x08013594

0800a26c <TH_PushButton>:
 * @note Ensure that this function is not called unintentionally, as the factory reset will
 *       erase all stored data.
 *
 * @attention This function causes an MCU reset, and all unsaved data will be lost.
 */
void TH_PushButton(void){
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b082      	sub	sp, #8
 800a270:	af00      	add	r7, sp, #0
	static uint32_t tick = 0U;

	uint32_t currentTime = (uint32_t)TS_GetUS(&timStamp);;
 800a272:	4821      	ldr	r0, [pc, #132]	@ (800a2f8 <TH_PushButton+0x8c>)
 800a274:	f000 f8d0 	bl	800a418 <TS_GetUS>
 800a278:	4602      	mov	r2, r0
 800a27a:	460b      	mov	r3, r1
 800a27c:	4613      	mov	r3, r2
 800a27e:	607b      	str	r3, [r7, #4]
	uint8_t inputState = HAL_GPIO_ReadPin(SW_0_GPIO_Port, SW_0_Pin);
 800a280:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a284:	481d      	ldr	r0, [pc, #116]	@ (800a2fc <TH_PushButton+0x90>)
 800a286:	f003 fe39 	bl	800defc <HAL_GPIO_ReadPin>
 800a28a:	4603      	mov	r3, r0
 800a28c:	70fb      	strb	r3, [r7, #3]
	Debounce(&gVar.pushButton.debounce, currentTime, inputState);
 800a28e:	78fb      	ldrb	r3, [r7, #3]
 800a290:	461a      	mov	r2, r3
 800a292:	6879      	ldr	r1, [r7, #4]
 800a294:	481a      	ldr	r0, [pc, #104]	@ (800a300 <TH_PushButton+0x94>)
 800a296:	f000 fff6 	bl	800b286 <Debounce>
	gVar.pushButton.state = gVar.pushButton.debounce.state;
 800a29a:	4b1a      	ldr	r3, [pc, #104]	@ (800a304 <TH_PushButton+0x98>)
 800a29c:	f893 22e0 	ldrb.w	r2, [r3, #736]	@ 0x2e0
 800a2a0:	4b18      	ldr	r3, [pc, #96]	@ (800a304 <TH_PushButton+0x98>)
 800a2a2:	f883 22ea 	strb.w	r2, [r3, #746]	@ 0x2ea
	if(gVar.pushButton.state){
 800a2a6:	4b17      	ldr	r3, [pc, #92]	@ (800a304 <TH_PushButton+0x98>)
 800a2a8:	f893 32ea 	ldrb.w	r3, [r3, #746]	@ 0x2ea
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d019      	beq.n	800a2e4 <TH_PushButton+0x78>
		/*Factory reset*/
		if((HAL_GetTick() - tick) >= DEF_RSTBTN_FACT_RST_DELAY){
 800a2b0:	f002 ffd4 	bl	800d25c <HAL_GetTick>
 800a2b4:	4602      	mov	r2, r0
 800a2b6:	4b14      	ldr	r3, [pc, #80]	@ (800a308 <TH_PushButton+0x9c>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	1ad3      	subs	r3, r2, r3
 800a2bc:	f242 720f 	movw	r2, #9999	@ 0x270f
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d914      	bls.n	800a2ee <TH_PushButton+0x82>
			DEBUG_SPRINT_NL("Factory Reset: Started");
 800a2c4:	4811      	ldr	r0, [pc, #68]	@ (800a30c <TH_PushButton+0xa0>)
 800a2c6:	f001 f8bf 	bl	800b448 <DEBUG_SPRINT_NL>
			FactorySettings();
 800a2ca:	f7ff fe45 	bl	8009f58 <FactorySettings>
			DEBUG_SPRINT_NL("Factory Reset: Done!");
 800a2ce:	4810      	ldr	r0, [pc, #64]	@ (800a310 <TH_PushButton+0xa4>)
 800a2d0:	f001 f8ba 	bl	800b448 <DEBUG_SPRINT_NL>
			HAL_Delay(1);
 800a2d4:	2001      	movs	r0, #1
 800a2d6:	f002 ffcd 	bl	800d274 <HAL_Delay>
			DEBUG_SPRINT_NL("Device Restarting...");
 800a2da:	480e      	ldr	r0, [pc, #56]	@ (800a314 <TH_PushButton+0xa8>)
 800a2dc:	f001 f8b4 	bl	800b448 <DEBUG_SPRINT_NL>
			NVIC_SystemReset();		// to reset the mcu
 800a2e0:	f7ff fe40 	bl	8009f64 <__NVIC_SystemReset>
		}
	}else{
		tick = HAL_GetTick();
 800a2e4:	f002 ffba 	bl	800d25c <HAL_GetTick>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	4a07      	ldr	r2, [pc, #28]	@ (800a308 <TH_PushButton+0x9c>)
 800a2ec:	6013      	str	r3, [r2, #0]
	}
}
 800a2ee:	bf00      	nop
 800a2f0:	3708      	adds	r7, #8
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}
 800a2f6:	bf00      	nop
 800a2f8:	20000be8 	.word	0x20000be8
 800a2fc:	40020800 	.word	0x40020800
 800a300:	20000940 	.word	0x20000940
 800a304:	2000066c 	.word	0x2000066c
 800a308:	20000448 	.word	0x20000448
 800a30c:	080135a8 	.word	0x080135a8
 800a310:	080135c0 	.word	0x080135c0
 800a314:	080135d8 	.word	0x080135d8

0800a318 <TS_Init>:
TIM_HandleTypeDef *htim;
static uint32_t mcuSysClk;
static double mcuSysClkFacktor;
static uint64_t lastCount;		// total count from the last power up

void TS_Init(TimeStamp *ts, TIM_HandleTypeDef *_htim){
 800a318:	b580      	push	{r7, lr}
 800a31a:	ed2d 8b02 	vpush	{d8}
 800a31e:	b082      	sub	sp, #8
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	6039      	str	r1, [r7, #0]
	htim = _htim;
 800a326:	4a25      	ldr	r2, [pc, #148]	@ (800a3bc <TS_Init+0xa4>)
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	6013      	str	r3, [r2, #0]
	mcuSysClk = HAL_RCC_GetSysClockFreq();
 800a32c:	f003 ff9e 	bl	800e26c <HAL_RCC_GetSysClockFreq>
 800a330:	4603      	mov	r3, r0
 800a332:	4a23      	ldr	r2, [pc, #140]	@ (800a3c0 <TS_Init+0xa8>)
 800a334:	6013      	str	r3, [r2, #0]
	mcuSysClkFacktor = (double)(((htim->Init.Prescaler+1.0f)*1000000.0f)/HAL_RCC_GetSysClockFreq());
 800a336:	4b21      	ldr	r3, [pc, #132]	@ (800a3bc <TS_Init+0xa4>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	685b      	ldr	r3, [r3, #4]
 800a33c:	ee07 3a90 	vmov	s15, r3
 800a340:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a344:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a348:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a34c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800a3c4 <TS_Init+0xac>
 800a350:	ee27 8a87 	vmul.f32	s16, s15, s14
 800a354:	f003 ff8a 	bl	800e26c <HAL_RCC_GetSysClockFreq>
 800a358:	ee07 0a90 	vmov	s15, r0
 800a35c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a360:	ee88 7a27 	vdiv.f32	s14, s16, s15
 800a364:	ee17 0a10 	vmov	r0, s14
 800a368:	f7fe f826 	bl	80083b8 <__aeabi_f2d>
 800a36c:	4602      	mov	r2, r0
 800a36e:	460b      	mov	r3, r1
 800a370:	4915      	ldr	r1, [pc, #84]	@ (800a3c8 <TS_Init+0xb0>)
 800a372:	e9c1 2300 	strd	r2, r3, [r1]
	lastCount = 0;
 800a376:	4915      	ldr	r1, [pc, #84]	@ (800a3cc <TS_Init+0xb4>)
 800a378:	f04f 0200 	mov.w	r2, #0
 800a37c:	f04f 0300 	mov.w	r3, #0
 800a380:	e9c1 2300 	strd	r2, r3, [r1]

	ts->currentTime 	= 0;
 800a384:	6879      	ldr	r1, [r7, #4]
 800a386:	f04f 0200 	mov.w	r2, #0
 800a38a:	f04f 0300 	mov.w	r3, #0
 800a38e:	e9c1 2302 	strd	r2, r3, [r1, #8]
	ts->ovfCount 		= 0;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2200      	movs	r2, #0
 800a396:	611a      	str	r2, [r3, #16]
	ts->timerType 		= TS_TIM_TYP_SYSTICK;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2200      	movs	r2, #0
 800a39c:	701a      	strb	r2, [r3, #0]
	ts->sec 			= 0;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	615a      	str	r2, [r3, #20]
	ts->us 			= 0;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	61da      	str	r2, [r3, #28]
	ts->ms 			= 0;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	619a      	str	r2, [r3, #24]
}
 800a3b0:	bf00      	nop
 800a3b2:	3708      	adds	r7, #8
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	ecbd 8b02 	vpop	{d8}
 800a3ba:	bd80      	pop	{r7, pc}
 800a3bc:	2000044c 	.word	0x2000044c
 800a3c0:	20000450 	.word	0x20000450
 800a3c4:	49742400 	.word	0x49742400
 800a3c8:	20000458 	.word	0x20000458
 800a3cc:	20000460 	.word	0x20000460

0800a3d0 <TS_StartTimer>:
/* This function start the timer
 * */
void TS_StartTimer(TimeStamp *ts){
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b082      	sub	sp, #8
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
	if(ts->timerType == TS_TIM_TYP_TIMER){
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	781b      	ldrb	r3, [r3, #0]
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d104      	bne.n	800a3ea <TS_StartTimer+0x1a>
		HAL_TIM_Base_Start_IT(htim);
 800a3e0:	4b04      	ldr	r3, [pc, #16]	@ (800a3f4 <TS_StartTimer+0x24>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f004 fc5f 	bl	800eca8 <HAL_TIM_Base_Start_IT>
	}
}
 800a3ea:	bf00      	nop
 800a3ec:	3708      	adds	r7, #8
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
 800a3f2:	bf00      	nop
 800a3f4:	2000044c 	.word	0x2000044c

0800a3f8 <TS_SetTimerType>:
	if(ts->timerType == TS_TIM_TYP_TIMER){
		HAL_TIM_Base_Stop_IT(htim);
	}
}

void TS_SetTimerType(TimeStamp *ts, TS_TimerType type){
 800a3f8:	b480      	push	{r7}
 800a3fa:	b083      	sub	sp, #12
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	460b      	mov	r3, r1
 800a402:	70fb      	strb	r3, [r7, #3]
	ts->timerType = type;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	78fa      	ldrb	r2, [r7, #3]
 800a408:	701a      	strb	r2, [r3, #0]
}
 800a40a:	bf00      	nop
 800a40c:	370c      	adds	r7, #12
 800a40e:	46bd      	mov	sp, r7
 800a410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a414:	4770      	bx	lr
	...

0800a418 <TS_GetUS>:
	ts->currentTime = ((uint64_t)htim->Instance->CNT + lastCount)*mcuSysClkFacktor;
}

/* This function returns total microsecond
 * */
uint64_t TS_GetUS(TimeStamp *ts){
 800a418:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a41c:	b082      	sub	sp, #8
 800a41e:	af00      	add	r7, sp, #0
 800a420:	6078      	str	r0, [r7, #4]
//		ts->currentTime = (uint64_t)htim->Instance->CNT + (uint64_t)((uint64_t)htim->Init.Period * (uint64_t)ts->ovfCount);
//		ts->currentTime = ts->currentTime*(((htim->Init.Prescaler+1)*1000000U)/mcuSysClk);
//	}
//	return ts->currentTime;

	ts->currentTime = (uint64_t)(( ts->timerType == TS_TIM_TYP_SYSTICK) ? ((HAL_GetTick()*1000)) : (htim->Instance->CNT + lastCount)*mcuSysClkFacktor);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d112      	bne.n	800a450 <TS_GetUS+0x38>
 800a42a:	f002 ff17 	bl	800d25c <HAL_GetTick>
 800a42e:	4603      	mov	r3, r0
 800a430:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a434:	fb02 f303 	mul.w	r3, r2, r3
 800a438:	4618      	mov	r0, r3
 800a43a:	f7fd ff9b 	bl	8008374 <__aeabi_ui2d>
 800a43e:	4602      	mov	r2, r0
 800a440:	460b      	mov	r3, r1
 800a442:	4610      	mov	r0, r2
 800a444:	4619      	mov	r1, r3
 800a446:	f7fe fb1f 	bl	8008a88 <__aeabi_d2ulz>
 800a44a:	4602      	mov	r2, r0
 800a44c:	460b      	mov	r3, r1
 800a44e:	e01e      	b.n	800a48e <TS_GetUS+0x76>
 800a450:	4b15      	ldr	r3, [pc, #84]	@ (800a4a8 <TS_GetUS+0x90>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a458:	2200      	movs	r2, #0
 800a45a:	461c      	mov	r4, r3
 800a45c:	4615      	mov	r5, r2
 800a45e:	4b13      	ldr	r3, [pc, #76]	@ (800a4ac <TS_GetUS+0x94>)
 800a460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a464:	eb14 0802 	adds.w	r8, r4, r2
 800a468:	eb45 0903 	adc.w	r9, r5, r3
 800a46c:	4640      	mov	r0, r8
 800a46e:	4649      	mov	r1, r9
 800a470:	f7fd ffc4 	bl	80083fc <__aeabi_ul2d>
 800a474:	4b0e      	ldr	r3, [pc, #56]	@ (800a4b0 <TS_GetUS+0x98>)
 800a476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47a:	f7fd fff5 	bl	8008468 <__aeabi_dmul>
 800a47e:	4602      	mov	r2, r0
 800a480:	460b      	mov	r3, r1
 800a482:	4610      	mov	r0, r2
 800a484:	4619      	mov	r1, r3
 800a486:	f7fe faff 	bl	8008a88 <__aeabi_d2ulz>
 800a48a:	4602      	mov	r2, r0
 800a48c:	460b      	mov	r3, r1
 800a48e:	6879      	ldr	r1, [r7, #4]
 800a490:	e9c1 2302 	strd	r2, r3, [r1, #8]
	return ts->currentTime;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	e9d3 2302 	ldrd	r2, r3, [r3, #8]

}
 800a49a:	4610      	mov	r0, r2
 800a49c:	4619      	mov	r1, r3
 800a49e:	3708      	adds	r7, #8
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a4a6:	bf00      	nop
 800a4a8:	2000044c 	.word	0x2000044c
 800a4ac:	20000460 	.word	0x20000460
 800a4b0:	20000458 	.word	0x20000458

0800a4b4 <TS_GetTime>:
uint64_t TS_GetMS(TimeStamp *ts){
	return (TS_GetUS(ts)/1000);

}

void TS_GetTime(TimeStamp *ts){
 800a4b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a4b8:	b08a      	sub	sp, #40	@ 0x28
 800a4ba:	af00      	add	r7, sp, #0
 800a4bc:	6278      	str	r0, [r7, #36]	@ 0x24
	TS_GetUS(ts);
 800a4be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a4c0:	f7ff ffaa 	bl	800a418 <TS_GetUS>
	ts->sec = ts->currentTime/1000000;
 800a4c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4c6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800a4ca:	4a3a      	ldr	r2, [pc, #232]	@ (800a5b4 <TS_GetTime+0x100>)
 800a4cc:	f04f 0300 	mov.w	r3, #0
 800a4d0:	f7fe fac2 	bl	8008a58 <__aeabi_uldivmod>
 800a4d4:	4602      	mov	r2, r0
 800a4d6:	460b      	mov	r3, r1
 800a4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4da:	615a      	str	r2, [r3, #20]
	ts->ms = (ts->currentTime - ((uint64_t)ts->sec*1000000))/1000;
 800a4dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4de:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800a4e2:	e9c7 0100 	strd	r0, r1, [r7]
 800a4e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4e8:	695b      	ldr	r3, [r3, #20]
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	469a      	mov	sl, r3
 800a4ee:	4693      	mov	fp, r2
 800a4f0:	4652      	mov	r2, sl
 800a4f2:	465b      	mov	r3, fp
 800a4f4:	f04f 0000 	mov.w	r0, #0
 800a4f8:	f04f 0100 	mov.w	r1, #0
 800a4fc:	0159      	lsls	r1, r3, #5
 800a4fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a502:	0150      	lsls	r0, r2, #5
 800a504:	4602      	mov	r2, r0
 800a506:	460b      	mov	r3, r1
 800a508:	ebb2 040a 	subs.w	r4, r2, sl
 800a50c:	eb63 050b 	sbc.w	r5, r3, fp
 800a510:	f04f 0200 	mov.w	r2, #0
 800a514:	f04f 0300 	mov.w	r3, #0
 800a518:	026b      	lsls	r3, r5, #9
 800a51a:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800a51e:	0262      	lsls	r2, r4, #9
 800a520:	4614      	mov	r4, r2
 800a522:	461d      	mov	r5, r3
 800a524:	eb14 080a 	adds.w	r8, r4, sl
 800a528:	eb45 090b 	adc.w	r9, r5, fp
 800a52c:	f04f 0200 	mov.w	r2, #0
 800a530:	f04f 0300 	mov.w	r3, #0
 800a534:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800a538:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800a53c:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800a540:	ebb2 0108 	subs.w	r1, r2, r8
 800a544:	60b9      	str	r1, [r7, #8]
 800a546:	eb63 0309 	sbc.w	r3, r3, r9
 800a54a:	60fb      	str	r3, [r7, #12]
 800a54c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a550:	460b      	mov	r3, r1
 800a552:	eb13 030a 	adds.w	r3, r3, sl
 800a556:	61bb      	str	r3, [r7, #24]
 800a558:	4613      	mov	r3, r2
 800a55a:	eb43 030b 	adc.w	r3, r3, fp
 800a55e:	61fb      	str	r3, [r7, #28]
 800a560:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a564:	4603      	mov	r3, r0
 800a566:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800a56a:	4622      	mov	r2, r4
 800a56c:	1a9b      	subs	r3, r3, r2
 800a56e:	613b      	str	r3, [r7, #16]
 800a570:	460b      	mov	r3, r1
 800a572:	462a      	mov	r2, r5
 800a574:	eb63 0302 	sbc.w	r3, r3, r2
 800a578:	617b      	str	r3, [r7, #20]
 800a57a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a57e:	f04f 0300 	mov.w	r3, #0
 800a582:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a586:	f7fe fa67 	bl	8008a58 <__aeabi_uldivmod>
 800a58a:	4602      	mov	r2, r0
 800a58c:	460b      	mov	r3, r1
 800a58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a590:	619a      	str	r2, [r3, #24]
	ts->us = (ts->currentTime)%1000;
 800a592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a594:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800a598:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a59c:	f04f 0300 	mov.w	r3, #0
 800a5a0:	f7fe fa5a 	bl	8008a58 <__aeabi_uldivmod>
 800a5a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a6:	61da      	str	r2, [r3, #28]

}
 800a5a8:	bf00      	nop
 800a5aa:	3728      	adds	r7, #40	@ 0x28
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a5b2:	bf00      	nop
 800a5b4:	000f4240 	.word	0x000f4240

0800a5b8 <TS_CatchOVF>:



void TS_CatchOVF(TimeStamp *ts){
 800a5b8:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800a5bc:	b083      	sub	sp, #12
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	6078      	str	r0, [r7, #4]

	ts->ovfCount++;
 800a5c2:	6879      	ldr	r1, [r7, #4]
 800a5c4:	6909      	ldr	r1, [r1, #16]
 800a5c6:	1c48      	adds	r0, r1, #1
 800a5c8:	6879      	ldr	r1, [r7, #4]
 800a5ca:	6108      	str	r0, [r1, #16]
	lastCount =  (uint64_t)((uint64_t)htim->Init.Period * (uint64_t)ts->ovfCount);
 800a5cc:	490e      	ldr	r1, [pc, #56]	@ (800a608 <TS_CatchOVF+0x50>)
 800a5ce:	6809      	ldr	r1, [r1, #0]
 800a5d0:	68c9      	ldr	r1, [r1, #12]
 800a5d2:	2000      	movs	r0, #0
 800a5d4:	4688      	mov	r8, r1
 800a5d6:	4681      	mov	r9, r0
 800a5d8:	6879      	ldr	r1, [r7, #4]
 800a5da:	6909      	ldr	r1, [r1, #16]
 800a5dc:	2000      	movs	r0, #0
 800a5de:	460c      	mov	r4, r1
 800a5e0:	4605      	mov	r5, r0
 800a5e2:	fb04 f009 	mul.w	r0, r4, r9
 800a5e6:	fb08 f105 	mul.w	r1, r8, r5
 800a5ea:	4401      	add	r1, r0
 800a5ec:	fba8 2304 	umull	r2, r3, r8, r4
 800a5f0:	4419      	add	r1, r3
 800a5f2:	460b      	mov	r3, r1
 800a5f4:	4905      	ldr	r1, [pc, #20]	@ (800a60c <TS_CatchOVF+0x54>)
 800a5f6:	e9c1 2300 	strd	r2, r3, [r1]

}
 800a5fa:	bf00      	nop
 800a5fc:	370c      	adds	r7, #12
 800a5fe:	46bd      	mov	sp, r7
 800a600:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 800a604:	4770      	bx	lr
 800a606:	bf00      	nop
 800a608:	2000044c 	.word	0x2000044c
 800a60c:	20000460 	.word	0x20000460

0800a610 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b082      	sub	sp, #8
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800a618:	1d39      	adds	r1, r7, #4
 800a61a:	f04f 33ff 	mov.w	r3, #4294967295
 800a61e:	2201      	movs	r2, #1
 800a620:	4803      	ldr	r0, [pc, #12]	@ (800a630 <__io_putchar+0x20>)
 800a622:	f004 ffc1 	bl	800f5a8 <HAL_UART_Transmit>
  return ch;
 800a626:	687b      	ldr	r3, [r7, #4]
}
 800a628:	4618      	mov	r0, r3
 800a62a:	3708      	adds	r7, #8
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}
 800a630:	200005dc 	.word	0x200005dc

0800a634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800a638:	f002 fdaa 	bl	800d190 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a63c:	f000 f82e 	bl	800a69c <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a640:	f000 fa66 	bl	800ab10 <MX_GPIO_Init>
  MX_TIM3_Init();
 800a644:	f000 f8b4 	bl	800a7b0 <MX_TIM3_Init>
  MX_TIM4_Init();
 800a648:	f000 f900 	bl	800a84c <MX_TIM4_Init>
  MX_TIM5_Init();
 800a64c:	f000 f94c 	bl	800a8e8 <MX_TIM5_Init>
  MX_TIM9_Init();
 800a650:	f000 f9ce 	bl	800a9f0 <MX_TIM9_Init>
  MX_USART2_UART_Init();
 800a654:	f000 fa06 	bl	800aa64 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 800a658:	f000 fa2e 	bl	800aab8 <MX_USART6_UART_Init>
  MX_TIM6_Init();
 800a65c:	f000 f992 	bl	800a984 <MX_TIM6_Init>
  MX_IWDG_Init();
 800a660:	f000 f88c 	bl	800a77c <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */


  /*Init Scheduler--------------*/
  SchedulerInit();
 800a664:	f7ff f878 	bl	8009758 <SchedulerInit>

  while (1)
  {
	  /*General purpose loop--------------*/
	  static uint32_t tick = 0u;
	  while((HAL_GetTick() - tick) >= 1000){
 800a668:	e007      	b.n	800a67a <main+0x46>
		  tick = HAL_GetTick();
 800a66a:	f002 fdf7 	bl	800d25c <HAL_GetTick>
 800a66e:	4603      	mov	r3, r0
 800a670:	4a08      	ldr	r2, [pc, #32]	@ (800a694 <main+0x60>)
 800a672:	6013      	str	r3, [r2, #0]
		  HAL_IWDG_Refresh(&hiwdg);
 800a674:	4808      	ldr	r0, [pc, #32]	@ (800a698 <main+0x64>)
 800a676:	f003 fcce 	bl	800e016 <HAL_IWDG_Refresh>
	  while((HAL_GetTick() - tick) >= 1000){
 800a67a:	f002 fdef 	bl	800d25c <HAL_GetTick>
 800a67e:	4602      	mov	r2, r0
 800a680:	4b04      	ldr	r3, [pc, #16]	@ (800a694 <main+0x60>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	1ad3      	subs	r3, r2, r3
 800a686:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a68a:	d2ee      	bcs.n	800a66a <main+0x36>

	  }

	  /*Main Scheduler loop*/
	  Scheduler();
 800a68c:	f7ff f8d4 	bl	8009838 <Scheduler>
  {
 800a690:	e7ea      	b.n	800a668 <main+0x34>
 800a692:	bf00      	nop
 800a694:	20000c08 	.word	0x20000c08
 800a698:	20000468 	.word	0x20000468

0800a69c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b094      	sub	sp, #80	@ 0x50
 800a6a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a6a2:	f107 031c 	add.w	r3, r7, #28
 800a6a6:	2234      	movs	r2, #52	@ 0x34
 800a6a8:	2100      	movs	r1, #0
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	f006 fccc 	bl	8011048 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a6b0:	f107 0308 	add.w	r3, r7, #8
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	601a      	str	r2, [r3, #0]
 800a6b8:	605a      	str	r2, [r3, #4]
 800a6ba:	609a      	str	r2, [r3, #8]
 800a6bc:	60da      	str	r2, [r3, #12]
 800a6be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	607b      	str	r3, [r7, #4]
 800a6c4:	4b2b      	ldr	r3, [pc, #172]	@ (800a774 <SystemClock_Config+0xd8>)
 800a6c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6c8:	4a2a      	ldr	r2, [pc, #168]	@ (800a774 <SystemClock_Config+0xd8>)
 800a6ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a6ce:	6413      	str	r3, [r2, #64]	@ 0x40
 800a6d0:	4b28      	ldr	r3, [pc, #160]	@ (800a774 <SystemClock_Config+0xd8>)
 800a6d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a6d8:	607b      	str	r3, [r7, #4]
 800a6da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800a6dc:	2300      	movs	r3, #0
 800a6de:	603b      	str	r3, [r7, #0]
 800a6e0:	4b25      	ldr	r3, [pc, #148]	@ (800a778 <SystemClock_Config+0xdc>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800a6e8:	4a23      	ldr	r2, [pc, #140]	@ (800a778 <SystemClock_Config+0xdc>)
 800a6ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a6ee:	6013      	str	r3, [r2, #0]
 800a6f0:	4b21      	ldr	r3, [pc, #132]	@ (800a778 <SystemClock_Config+0xdc>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a6f8:	603b      	str	r3, [r7, #0]
 800a6fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800a6fc:	230a      	movs	r3, #10
 800a6fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a700:	2301      	movs	r3, #1
 800a702:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800a704:	2310      	movs	r3, #16
 800a706:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800a708:	2301      	movs	r3, #1
 800a70a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a70c:	2302      	movs	r3, #2
 800a70e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800a710:	2300      	movs	r3, #0
 800a712:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800a714:	2308      	movs	r3, #8
 800a716:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 800a718:	2354      	movs	r3, #84	@ 0x54
 800a71a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800a71c:	2302      	movs	r3, #2
 800a71e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800a720:	2307      	movs	r3, #7
 800a722:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800a724:	2302      	movs	r3, #2
 800a726:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a728:	f107 031c 	add.w	r3, r7, #28
 800a72c:	4618      	mov	r0, r3
 800a72e:	f003 ffcd 	bl	800e6cc <HAL_RCC_OscConfig>
 800a732:	4603      	mov	r3, r0
 800a734:	2b00      	cmp	r3, #0
 800a736:	d001      	beq.n	800a73c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800a738:	f000 fac2 	bl	800acc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a73c:	230f      	movs	r3, #15
 800a73e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a740:	2302      	movs	r3, #2
 800a742:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a744:	2300      	movs	r3, #0
 800a746:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800a748:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a74c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800a74e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a752:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800a754:	f107 0308 	add.w	r3, r7, #8
 800a758:	2102      	movs	r1, #2
 800a75a:	4618      	mov	r0, r3
 800a75c:	f003 fc6c 	bl	800e038 <HAL_RCC_ClockConfig>
 800a760:	4603      	mov	r3, r0
 800a762:	2b00      	cmp	r3, #0
 800a764:	d001      	beq.n	800a76a <SystemClock_Config+0xce>
  {
    Error_Handler();
 800a766:	f000 faab 	bl	800acc0 <Error_Handler>
  }
}
 800a76a:	bf00      	nop
 800a76c:	3750      	adds	r7, #80	@ 0x50
 800a76e:	46bd      	mov	sp, r7
 800a770:	bd80      	pop	{r7, pc}
 800a772:	bf00      	nop
 800a774:	40023800 	.word	0x40023800
 800a778:	40007000 	.word	0x40007000

0800a77c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800a780:	4b09      	ldr	r3, [pc, #36]	@ (800a7a8 <MX_IWDG_Init+0x2c>)
 800a782:	4a0a      	ldr	r2, [pc, #40]	@ (800a7ac <MX_IWDG_Init+0x30>)
 800a784:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 800a786:	4b08      	ldr	r3, [pc, #32]	@ (800a7a8 <MX_IWDG_Init+0x2c>)
 800a788:	2204      	movs	r2, #4
 800a78a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 800a78c:	4b06      	ldr	r3, [pc, #24]	@ (800a7a8 <MX_IWDG_Init+0x2c>)
 800a78e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800a792:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800a794:	4804      	ldr	r0, [pc, #16]	@ (800a7a8 <MX_IWDG_Init+0x2c>)
 800a796:	f003 fbfc 	bl	800df92 <HAL_IWDG_Init>
 800a79a:	4603      	mov	r3, r0
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d001      	beq.n	800a7a4 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 800a7a0:	f000 fa8e 	bl	800acc0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800a7a4:	bf00      	nop
 800a7a6:	bd80      	pop	{r7, pc}
 800a7a8:	20000468 	.word	0x20000468
 800a7ac:	40003000 	.word	0x40003000

0800a7b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b086      	sub	sp, #24
 800a7b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a7b6:	f107 0308 	add.w	r3, r7, #8
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	601a      	str	r2, [r3, #0]
 800a7be:	605a      	str	r2, [r3, #4]
 800a7c0:	609a      	str	r2, [r3, #8]
 800a7c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a7c4:	463b      	mov	r3, r7
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	601a      	str	r2, [r3, #0]
 800a7ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800a7cc:	4b1d      	ldr	r3, [pc, #116]	@ (800a844 <MX_TIM3_Init+0x94>)
 800a7ce:	4a1e      	ldr	r2, [pc, #120]	@ (800a848 <MX_TIM3_Init+0x98>)
 800a7d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800a7d2:	4b1c      	ldr	r3, [pc, #112]	@ (800a844 <MX_TIM3_Init+0x94>)
 800a7d4:	2253      	movs	r2, #83	@ 0x53
 800a7d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a7d8:	4b1a      	ldr	r3, [pc, #104]	@ (800a844 <MX_TIM3_Init+0x94>)
 800a7da:	2200      	movs	r2, #0
 800a7dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 800a7de:	4b19      	ldr	r3, [pc, #100]	@ (800a844 <MX_TIM3_Init+0x94>)
 800a7e0:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800a7e4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a7e6:	4b17      	ldr	r3, [pc, #92]	@ (800a844 <MX_TIM3_Init+0x94>)
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a7ec:	4b15      	ldr	r3, [pc, #84]	@ (800a844 <MX_TIM3_Init+0x94>)
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800a7f2:	4814      	ldr	r0, [pc, #80]	@ (800a844 <MX_TIM3_Init+0x94>)
 800a7f4:	f004 fa08 	bl	800ec08 <HAL_TIM_Base_Init>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d001      	beq.n	800a802 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800a7fe:	f000 fa5f 	bl	800acc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a802:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a806:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800a808:	f107 0308 	add.w	r3, r7, #8
 800a80c:	4619      	mov	r1, r3
 800a80e:	480d      	ldr	r0, [pc, #52]	@ (800a844 <MX_TIM3_Init+0x94>)
 800a810:	f004 fbaa 	bl	800ef68 <HAL_TIM_ConfigClockSource>
 800a814:	4603      	mov	r3, r0
 800a816:	2b00      	cmp	r3, #0
 800a818:	d001      	beq.n	800a81e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800a81a:	f000 fa51 	bl	800acc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 800a81e:	2310      	movs	r3, #16
 800a820:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a822:	2300      	movs	r3, #0
 800a824:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a826:	463b      	mov	r3, r7
 800a828:	4619      	mov	r1, r3
 800a82a:	4806      	ldr	r0, [pc, #24]	@ (800a844 <MX_TIM3_Init+0x94>)
 800a82c:	f004 fddc 	bl	800f3e8 <HAL_TIMEx_MasterConfigSynchronization>
 800a830:	4603      	mov	r3, r0
 800a832:	2b00      	cmp	r3, #0
 800a834:	d001      	beq.n	800a83a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800a836:	f000 fa43 	bl	800acc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800a83a:	bf00      	nop
 800a83c:	3718      	adds	r7, #24
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}
 800a842:	bf00      	nop
 800a844:	20000474 	.word	0x20000474
 800a848:	40000400 	.word	0x40000400

0800a84c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b086      	sub	sp, #24
 800a850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a852:	f107 0308 	add.w	r3, r7, #8
 800a856:	2200      	movs	r2, #0
 800a858:	601a      	str	r2, [r3, #0]
 800a85a:	605a      	str	r2, [r3, #4]
 800a85c:	609a      	str	r2, [r3, #8]
 800a85e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a860:	463b      	mov	r3, r7
 800a862:	2200      	movs	r2, #0
 800a864:	601a      	str	r2, [r3, #0]
 800a866:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800a868:	4b1d      	ldr	r3, [pc, #116]	@ (800a8e0 <MX_TIM4_Init+0x94>)
 800a86a:	4a1e      	ldr	r2, [pc, #120]	@ (800a8e4 <MX_TIM4_Init+0x98>)
 800a86c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84;
 800a86e:	4b1c      	ldr	r3, [pc, #112]	@ (800a8e0 <MX_TIM4_Init+0x94>)
 800a870:	2254      	movs	r2, #84	@ 0x54
 800a872:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a874:	4b1a      	ldr	r3, [pc, #104]	@ (800a8e0 <MX_TIM4_Init+0x94>)
 800a876:	2200      	movs	r2, #0
 800a878:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1563;
 800a87a:	4b19      	ldr	r3, [pc, #100]	@ (800a8e0 <MX_TIM4_Init+0x94>)
 800a87c:	f240 621b 	movw	r2, #1563	@ 0x61b
 800a880:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a882:	4b17      	ldr	r3, [pc, #92]	@ (800a8e0 <MX_TIM4_Init+0x94>)
 800a884:	2200      	movs	r2, #0
 800a886:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a888:	4b15      	ldr	r3, [pc, #84]	@ (800a8e0 <MX_TIM4_Init+0x94>)
 800a88a:	2200      	movs	r2, #0
 800a88c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800a88e:	4814      	ldr	r0, [pc, #80]	@ (800a8e0 <MX_TIM4_Init+0x94>)
 800a890:	f004 f9ba 	bl	800ec08 <HAL_TIM_Base_Init>
 800a894:	4603      	mov	r3, r0
 800a896:	2b00      	cmp	r3, #0
 800a898:	d001      	beq.n	800a89e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800a89a:	f000 fa11 	bl	800acc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a89e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a8a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800a8a4:	f107 0308 	add.w	r3, r7, #8
 800a8a8:	4619      	mov	r1, r3
 800a8aa:	480d      	ldr	r0, [pc, #52]	@ (800a8e0 <MX_TIM4_Init+0x94>)
 800a8ac:	f004 fb5c 	bl	800ef68 <HAL_TIM_ConfigClockSource>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d001      	beq.n	800a8ba <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800a8b6:	f000 fa03 	bl	800acc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800a8c2:	463b      	mov	r3, r7
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	4806      	ldr	r0, [pc, #24]	@ (800a8e0 <MX_TIM4_Init+0x94>)
 800a8c8:	f004 fd8e 	bl	800f3e8 <HAL_TIMEx_MasterConfigSynchronization>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d001      	beq.n	800a8d6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800a8d2:	f000 f9f5 	bl	800acc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800a8d6:	bf00      	nop
 800a8d8:	3718      	adds	r7, #24
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}
 800a8de:	bf00      	nop
 800a8e0:	200004bc 	.word	0x200004bc
 800a8e4:	40000800 	.word	0x40000800

0800a8e8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b086      	sub	sp, #24
 800a8ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a8ee:	f107 0308 	add.w	r3, r7, #8
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	601a      	str	r2, [r3, #0]
 800a8f6:	605a      	str	r2, [r3, #4]
 800a8f8:	609a      	str	r2, [r3, #8]
 800a8fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a8fc:	463b      	mov	r3, r7
 800a8fe:	2200      	movs	r2, #0
 800a900:	601a      	str	r2, [r3, #0]
 800a902:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800a904:	4b1d      	ldr	r3, [pc, #116]	@ (800a97c <MX_TIM5_Init+0x94>)
 800a906:	4a1e      	ldr	r2, [pc, #120]	@ (800a980 <MX_TIM5_Init+0x98>)
 800a908:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84;
 800a90a:	4b1c      	ldr	r3, [pc, #112]	@ (800a97c <MX_TIM5_Init+0x94>)
 800a90c:	2254      	movs	r2, #84	@ 0x54
 800a90e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a910:	4b1a      	ldr	r3, [pc, #104]	@ (800a97c <MX_TIM5_Init+0x94>)
 800a912:	2200      	movs	r2, #0
 800a914:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 3647;
 800a916:	4b19      	ldr	r3, [pc, #100]	@ (800a97c <MX_TIM5_Init+0x94>)
 800a918:	f640 623f 	movw	r2, #3647	@ 0xe3f
 800a91c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a91e:	4b17      	ldr	r3, [pc, #92]	@ (800a97c <MX_TIM5_Init+0x94>)
 800a920:	2200      	movs	r2, #0
 800a922:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a924:	4b15      	ldr	r3, [pc, #84]	@ (800a97c <MX_TIM5_Init+0x94>)
 800a926:	2200      	movs	r2, #0
 800a928:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800a92a:	4814      	ldr	r0, [pc, #80]	@ (800a97c <MX_TIM5_Init+0x94>)
 800a92c:	f004 f96c 	bl	800ec08 <HAL_TIM_Base_Init>
 800a930:	4603      	mov	r3, r0
 800a932:	2b00      	cmp	r3, #0
 800a934:	d001      	beq.n	800a93a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800a936:	f000 f9c3 	bl	800acc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a93a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a93e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800a940:	f107 0308 	add.w	r3, r7, #8
 800a944:	4619      	mov	r1, r3
 800a946:	480d      	ldr	r0, [pc, #52]	@ (800a97c <MX_TIM5_Init+0x94>)
 800a948:	f004 fb0e 	bl	800ef68 <HAL_TIM_ConfigClockSource>
 800a94c:	4603      	mov	r3, r0
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d001      	beq.n	800a956 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800a952:	f000 f9b5 	bl	800acc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a956:	2300      	movs	r3, #0
 800a958:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a95a:	2300      	movs	r3, #0
 800a95c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800a95e:	463b      	mov	r3, r7
 800a960:	4619      	mov	r1, r3
 800a962:	4806      	ldr	r0, [pc, #24]	@ (800a97c <MX_TIM5_Init+0x94>)
 800a964:	f004 fd40 	bl	800f3e8 <HAL_TIMEx_MasterConfigSynchronization>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d001      	beq.n	800a972 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800a96e:	f000 f9a7 	bl	800acc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800a972:	bf00      	nop
 800a974:	3718      	adds	r7, #24
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}
 800a97a:	bf00      	nop
 800a97c:	20000504 	.word	0x20000504
 800a980:	40000c00 	.word	0x40000c00

0800a984 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b082      	sub	sp, #8
 800a988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a98a:	463b      	mov	r3, r7
 800a98c:	2200      	movs	r2, #0
 800a98e:	601a      	str	r2, [r3, #0]
 800a990:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800a992:	4b15      	ldr	r3, [pc, #84]	@ (800a9e8 <MX_TIM6_Init+0x64>)
 800a994:	4a15      	ldr	r2, [pc, #84]	@ (800a9ec <MX_TIM6_Init+0x68>)
 800a996:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 800a998:	4b13      	ldr	r3, [pc, #76]	@ (800a9e8 <MX_TIM6_Init+0x64>)
 800a99a:	2253      	movs	r2, #83	@ 0x53
 800a99c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a99e:	4b12      	ldr	r3, [pc, #72]	@ (800a9e8 <MX_TIM6_Init+0x64>)
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800a9a4:	4b10      	ldr	r3, [pc, #64]	@ (800a9e8 <MX_TIM6_Init+0x64>)
 800a9a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a9aa:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a9ac:	4b0e      	ldr	r3, [pc, #56]	@ (800a9e8 <MX_TIM6_Init+0x64>)
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800a9b2:	480d      	ldr	r0, [pc, #52]	@ (800a9e8 <MX_TIM6_Init+0x64>)
 800a9b4:	f004 f928 	bl	800ec08 <HAL_TIM_Base_Init>
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d001      	beq.n	800a9c2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800a9be:	f000 f97f 	bl	800acc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800a9ca:	463b      	mov	r3, r7
 800a9cc:	4619      	mov	r1, r3
 800a9ce:	4806      	ldr	r0, [pc, #24]	@ (800a9e8 <MX_TIM6_Init+0x64>)
 800a9d0:	f004 fd0a 	bl	800f3e8 <HAL_TIMEx_MasterConfigSynchronization>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d001      	beq.n	800a9de <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800a9da:	f000 f971 	bl	800acc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800a9de:	bf00      	nop
 800a9e0:	3708      	adds	r7, #8
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}
 800a9e6:	bf00      	nop
 800a9e8:	2000054c 	.word	0x2000054c
 800a9ec:	40001000 	.word	0x40001000

0800a9f0 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b084      	sub	sp, #16
 800a9f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a9f6:	463b      	mov	r3, r7
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	601a      	str	r2, [r3, #0]
 800a9fc:	605a      	str	r2, [r3, #4]
 800a9fe:	609a      	str	r2, [r3, #8]
 800aa00:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800aa02:	4b16      	ldr	r3, [pc, #88]	@ (800aa5c <MX_TIM9_Init+0x6c>)
 800aa04:	4a16      	ldr	r2, [pc, #88]	@ (800aa60 <MX_TIM9_Init+0x70>)
 800aa06:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 84-1;
 800aa08:	4b14      	ldr	r3, [pc, #80]	@ (800aa5c <MX_TIM9_Init+0x6c>)
 800aa0a:	2253      	movs	r2, #83	@ 0x53
 800aa0c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800aa0e:	4b13      	ldr	r3, [pc, #76]	@ (800aa5c <MX_TIM9_Init+0x6c>)
 800aa10:	2200      	movs	r2, #0
 800aa12:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 800aa14:	4b11      	ldr	r3, [pc, #68]	@ (800aa5c <MX_TIM9_Init+0x6c>)
 800aa16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800aa1a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800aa1c:	4b0f      	ldr	r3, [pc, #60]	@ (800aa5c <MX_TIM9_Init+0x6c>)
 800aa1e:	2200      	movs	r2, #0
 800aa20:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800aa22:	4b0e      	ldr	r3, [pc, #56]	@ (800aa5c <MX_TIM9_Init+0x6c>)
 800aa24:	2280      	movs	r2, #128	@ 0x80
 800aa26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800aa28:	480c      	ldr	r0, [pc, #48]	@ (800aa5c <MX_TIM9_Init+0x6c>)
 800aa2a:	f004 f8ed 	bl	800ec08 <HAL_TIM_Base_Init>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d001      	beq.n	800aa38 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 800aa34:	f000 f944 	bl	800acc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800aa38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800aa3c:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800aa3e:	463b      	mov	r3, r7
 800aa40:	4619      	mov	r1, r3
 800aa42:	4806      	ldr	r0, [pc, #24]	@ (800aa5c <MX_TIM9_Init+0x6c>)
 800aa44:	f004 fa90 	bl	800ef68 <HAL_TIM_ConfigClockSource>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d001      	beq.n	800aa52 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 800aa4e:	f000 f937 	bl	800acc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800aa52:	bf00      	nop
 800aa54:	3710      	adds	r7, #16
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}
 800aa5a:	bf00      	nop
 800aa5c:	20000594 	.word	0x20000594
 800aa60:	40014000 	.word	0x40014000

0800aa64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800aa68:	4b10      	ldr	r3, [pc, #64]	@ (800aaac <MX_USART2_UART_Init+0x48>)
 800aa6a:	4a11      	ldr	r2, [pc, #68]	@ (800aab0 <MX_USART2_UART_Init+0x4c>)
 800aa6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 576000;
 800aa6e:	4b0f      	ldr	r3, [pc, #60]	@ (800aaac <MX_USART2_UART_Init+0x48>)
 800aa70:	4a10      	ldr	r2, [pc, #64]	@ (800aab4 <MX_USART2_UART_Init+0x50>)
 800aa72:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800aa74:	4b0d      	ldr	r3, [pc, #52]	@ (800aaac <MX_USART2_UART_Init+0x48>)
 800aa76:	2200      	movs	r2, #0
 800aa78:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800aa7a:	4b0c      	ldr	r3, [pc, #48]	@ (800aaac <MX_USART2_UART_Init+0x48>)
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800aa80:	4b0a      	ldr	r3, [pc, #40]	@ (800aaac <MX_USART2_UART_Init+0x48>)
 800aa82:	2200      	movs	r2, #0
 800aa84:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800aa86:	4b09      	ldr	r3, [pc, #36]	@ (800aaac <MX_USART2_UART_Init+0x48>)
 800aa88:	220c      	movs	r2, #12
 800aa8a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800aa8c:	4b07      	ldr	r3, [pc, #28]	@ (800aaac <MX_USART2_UART_Init+0x48>)
 800aa8e:	2200      	movs	r2, #0
 800aa90:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800aa92:	4b06      	ldr	r3, [pc, #24]	@ (800aaac <MX_USART2_UART_Init+0x48>)
 800aa94:	2200      	movs	r2, #0
 800aa96:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800aa98:	4804      	ldr	r0, [pc, #16]	@ (800aaac <MX_USART2_UART_Init+0x48>)
 800aa9a:	f004 fd35 	bl	800f508 <HAL_UART_Init>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d001      	beq.n	800aaa8 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 800aaa4:	f000 f90c 	bl	800acc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800aaa8:	bf00      	nop
 800aaaa:	bd80      	pop	{r7, pc}
 800aaac:	200005dc 	.word	0x200005dc
 800aab0:	40004400 	.word	0x40004400
 800aab4:	0008ca00 	.word	0x0008ca00

0800aab8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800aabc:	4b12      	ldr	r3, [pc, #72]	@ (800ab08 <MX_USART6_UART_Init+0x50>)
 800aabe:	4a13      	ldr	r2, [pc, #76]	@ (800ab0c <MX_USART6_UART_Init+0x54>)
 800aac0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 19200;
 800aac2:	4b11      	ldr	r3, [pc, #68]	@ (800ab08 <MX_USART6_UART_Init+0x50>)
 800aac4:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800aac8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_9B;
 800aaca:	4b0f      	ldr	r3, [pc, #60]	@ (800ab08 <MX_USART6_UART_Init+0x50>)
 800aacc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800aad0:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800aad2:	4b0d      	ldr	r3, [pc, #52]	@ (800ab08 <MX_USART6_UART_Init+0x50>)
 800aad4:	2200      	movs	r2, #0
 800aad6:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_EVEN;
 800aad8:	4b0b      	ldr	r3, [pc, #44]	@ (800ab08 <MX_USART6_UART_Init+0x50>)
 800aada:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800aade:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800aae0:	4b09      	ldr	r3, [pc, #36]	@ (800ab08 <MX_USART6_UART_Init+0x50>)
 800aae2:	220c      	movs	r2, #12
 800aae4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800aae6:	4b08      	ldr	r3, [pc, #32]	@ (800ab08 <MX_USART6_UART_Init+0x50>)
 800aae8:	2200      	movs	r2, #0
 800aaea:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_8;
 800aaec:	4b06      	ldr	r3, [pc, #24]	@ (800ab08 <MX_USART6_UART_Init+0x50>)
 800aaee:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800aaf2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800aaf4:	4804      	ldr	r0, [pc, #16]	@ (800ab08 <MX_USART6_UART_Init+0x50>)
 800aaf6:	f004 fd07 	bl	800f508 <HAL_UART_Init>
 800aafa:	4603      	mov	r3, r0
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d001      	beq.n	800ab04 <MX_USART6_UART_Init+0x4c>
  {
    Error_Handler();
 800ab00:	f000 f8de 	bl	800acc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800ab04:	bf00      	nop
 800ab06:	bd80      	pop	{r7, pc}
 800ab08:	20000624 	.word	0x20000624
 800ab0c:	40011400 	.word	0x40011400

0800ab10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b08a      	sub	sp, #40	@ 0x28
 800ab14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab16:	f107 0314 	add.w	r3, r7, #20
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	601a      	str	r2, [r3, #0]
 800ab1e:	605a      	str	r2, [r3, #4]
 800ab20:	609a      	str	r2, [r3, #8]
 800ab22:	60da      	str	r2, [r3, #12]
 800ab24:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800ab26:	2300      	movs	r3, #0
 800ab28:	613b      	str	r3, [r7, #16]
 800ab2a:	4b60      	ldr	r3, [pc, #384]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab2e:	4a5f      	ldr	r2, [pc, #380]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab34:	6313      	str	r3, [r2, #48]	@ 0x30
 800ab36:	4b5d      	ldr	r3, [pc, #372]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab3e:	613b      	str	r3, [r7, #16]
 800ab40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ab42:	2300      	movs	r3, #0
 800ab44:	60fb      	str	r3, [r7, #12]
 800ab46:	4b59      	ldr	r3, [pc, #356]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab4a:	4a58      	ldr	r2, [pc, #352]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab4c:	f043 0301 	orr.w	r3, r3, #1
 800ab50:	6313      	str	r3, [r2, #48]	@ 0x30
 800ab52:	4b56      	ldr	r3, [pc, #344]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab56:	f003 0301 	and.w	r3, r3, #1
 800ab5a:	60fb      	str	r3, [r7, #12]
 800ab5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ab5e:	2300      	movs	r3, #0
 800ab60:	60bb      	str	r3, [r7, #8]
 800ab62:	4b52      	ldr	r3, [pc, #328]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab66:	4a51      	ldr	r2, [pc, #324]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab68:	f043 0302 	orr.w	r3, r3, #2
 800ab6c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ab6e:	4b4f      	ldr	r3, [pc, #316]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab72:	f003 0302 	and.w	r3, r3, #2
 800ab76:	60bb      	str	r3, [r7, #8]
 800ab78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	607b      	str	r3, [r7, #4]
 800ab7e:	4b4b      	ldr	r3, [pc, #300]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab82:	4a4a      	ldr	r2, [pc, #296]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab84:	f043 0304 	orr.w	r3, r3, #4
 800ab88:	6313      	str	r3, [r2, #48]	@ 0x30
 800ab8a:	4b48      	ldr	r3, [pc, #288]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab8e:	f003 0304 	and.w	r3, r3, #4
 800ab92:	607b      	str	r3, [r7, #4]
 800ab94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ab96:	2300      	movs	r3, #0
 800ab98:	603b      	str	r3, [r7, #0]
 800ab9a:	4b44      	ldr	r3, [pc, #272]	@ (800acac <MX_GPIO_Init+0x19c>)
 800ab9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab9e:	4a43      	ldr	r2, [pc, #268]	@ (800acac <MX_GPIO_Init+0x19c>)
 800aba0:	f043 0308 	orr.w	r3, r3, #8
 800aba4:	6313      	str	r3, [r2, #48]	@ 0x30
 800aba6:	4b41      	ldr	r3, [pc, #260]	@ (800acac <MX_GPIO_Init+0x19c>)
 800aba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abaa:	f003 0308 	and.w	r3, r3, #8
 800abae:	603b      	str	r3, [r7, #0]
 800abb0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_RX_LED_Pin|RS485_TX_LED_Pin, GPIO_PIN_RESET);
 800abb2:	2200      	movs	r2, #0
 800abb4:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800abb8:	483d      	ldr	r0, [pc, #244]	@ (800acb0 <MX_GPIO_Init+0x1a0>)
 800abba:	f003 f9b7 	bl	800df2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DO_0_Pin|DO_1_Pin|DO_2_Pin|DO_3_Pin, GPIO_PIN_RESET);
 800abbe:	2200      	movs	r2, #0
 800abc0:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 800abc4:	483b      	ldr	r0, [pc, #236]	@ (800acb4 <MX_GPIO_Init+0x1a4>)
 800abc6:	f003 f9b1 	bl	800df2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PWR_LED_Pin|STATUS_LED_Pin, GPIO_PIN_RESET);
 800abca:	2200      	movs	r2, #0
 800abcc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800abd0:	4839      	ldr	r0, [pc, #228]	@ (800acb8 <MX_GPIO_Init+0x1a8>)
 800abd2:	f003 f9ab 	bl	800df2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 800abd6:	2200      	movs	r2, #0
 800abd8:	2104      	movs	r1, #4
 800abda:	4838      	ldr	r0, [pc, #224]	@ (800acbc <MX_GPIO_Init+0x1ac>)
 800abdc:	f003 f9a6 	bl	800df2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DI_0_Pin DI_1_Pin DI_2_Pin SA_2_Pin */
  GPIO_InitStruct.Pin = DI_0_Pin|DI_1_Pin|DI_2_Pin|SA_2_Pin;
 800abe0:	f248 0313 	movw	r3, #32787	@ 0x8013
 800abe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800abe6:	2300      	movs	r3, #0
 800abe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800abea:	2302      	movs	r3, #2
 800abec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800abee:	f107 0314 	add.w	r3, r7, #20
 800abf2:	4619      	mov	r1, r3
 800abf4:	482f      	ldr	r0, [pc, #188]	@ (800acb4 <MX_GPIO_Init+0x1a4>)
 800abf6:	f002 ffed 	bl	800dbd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SA_3_Pin SA_1_Pin DI_3_Pin SA_0_Pin */
  GPIO_InitStruct.Pin = SA_3_Pin|SA_1_Pin|DI_3_Pin|SA_0_Pin;
 800abfa:	f44f 7343 	mov.w	r3, #780	@ 0x30c
 800abfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ac00:	2300      	movs	r3, #0
 800ac02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ac04:	2302      	movs	r3, #2
 800ac06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ac08:	f107 0314 	add.w	r3, r7, #20
 800ac0c:	4619      	mov	r1, r3
 800ac0e:	4828      	ldr	r0, [pc, #160]	@ (800acb0 <MX_GPIO_Init+0x1a0>)
 800ac10:	f002 ffe0 	bl	800dbd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_RX_LED_Pin RS485_TX_LED_Pin */
  GPIO_InitStruct.Pin = RS485_RX_LED_Pin|RS485_TX_LED_Pin;
 800ac14:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800ac18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ac1e:	2302      	movs	r3, #2
 800ac20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800ac22:	2302      	movs	r3, #2
 800ac24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ac26:	f107 0314 	add.w	r3, r7, #20
 800ac2a:	4619      	mov	r1, r3
 800ac2c:	4820      	ldr	r0, [pc, #128]	@ (800acb0 <MX_GPIO_Init+0x1a0>)
 800ac2e:	f002 ffd1 	bl	800dbd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DO_0_Pin DO_1_Pin DO_2_Pin DO_3_Pin */
  GPIO_InitStruct.Pin = DO_0_Pin|DO_1_Pin|DO_2_Pin|DO_3_Pin;
 800ac32:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800ac36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ac38:	2301      	movs	r3, #1
 800ac3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ac3c:	2302      	movs	r3, #2
 800ac3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac40:	2303      	movs	r3, #3
 800ac42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac44:	f107 0314 	add.w	r3, r7, #20
 800ac48:	4619      	mov	r1, r3
 800ac4a:	481a      	ldr	r0, [pc, #104]	@ (800acb4 <MX_GPIO_Init+0x1a4>)
 800ac4c:	f002 ffc2 	bl	800dbd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_0_Pin */
  GPIO_InitStruct.Pin = SW_0_Pin;
 800ac50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ac56:	2300      	movs	r3, #0
 800ac58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ac5a:	2302      	movs	r3, #2
 800ac5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_0_GPIO_Port, &GPIO_InitStruct);
 800ac5e:	f107 0314 	add.w	r3, r7, #20
 800ac62:	4619      	mov	r1, r3
 800ac64:	4814      	ldr	r0, [pc, #80]	@ (800acb8 <MX_GPIO_Init+0x1a8>)
 800ac66:	f002 ffb5 	bl	800dbd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_LED_Pin STATUS_LED_Pin */
  GPIO_InitStruct.Pin = PWR_LED_Pin|STATUS_LED_Pin;
 800ac6a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ac6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ac70:	2301      	movs	r3, #1
 800ac72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ac74:	2302      	movs	r3, #2
 800ac76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ac7c:	f107 0314 	add.w	r3, r7, #20
 800ac80:	4619      	mov	r1, r3
 800ac82:	480d      	ldr	r0, [pc, #52]	@ (800acb8 <MX_GPIO_Init+0x1a8>)
 800ac84:	f002 ffa6 	bl	800dbd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 800ac88:	2304      	movs	r3, #4
 800ac8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ac90:	2302      	movs	r3, #2
 800ac92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800ac94:	2302      	movs	r3, #2
 800ac96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 800ac98:	f107 0314 	add.w	r3, r7, #20
 800ac9c:	4619      	mov	r1, r3
 800ac9e:	4807      	ldr	r0, [pc, #28]	@ (800acbc <MX_GPIO_Init+0x1ac>)
 800aca0:	f002 ff98 	bl	800dbd4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800aca4:	bf00      	nop
 800aca6:	3728      	adds	r7, #40	@ 0x28
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}
 800acac:	40023800 	.word	0x40023800
 800acb0:	40020400 	.word	0x40020400
 800acb4:	40020000 	.word	0x40020000
 800acb8:	40020800 	.word	0x40020800
 800acbc:	40020c00 	.word	0x40020c00

0800acc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800acc0:	b480      	push	{r7}
 800acc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800acc4:	b672      	cpsid	i
}
 800acc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800acc8:	bf00      	nop
 800acca:	e7fd      	b.n	800acc8 <Error_Handler+0x8>

0800accc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b082      	sub	sp, #8
 800acd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800acd2:	2300      	movs	r3, #0
 800acd4:	607b      	str	r3, [r7, #4]
 800acd6:	4b16      	ldr	r3, [pc, #88]	@ (800ad30 <HAL_MspInit+0x64>)
 800acd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acda:	4a15      	ldr	r2, [pc, #84]	@ (800ad30 <HAL_MspInit+0x64>)
 800acdc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ace0:	6453      	str	r3, [r2, #68]	@ 0x44
 800ace2:	4b13      	ldr	r3, [pc, #76]	@ (800ad30 <HAL_MspInit+0x64>)
 800ace4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ace6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800acea:	607b      	str	r3, [r7, #4]
 800acec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800acee:	2300      	movs	r3, #0
 800acf0:	603b      	str	r3, [r7, #0]
 800acf2:	4b0f      	ldr	r3, [pc, #60]	@ (800ad30 <HAL_MspInit+0x64>)
 800acf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acf6:	4a0e      	ldr	r2, [pc, #56]	@ (800ad30 <HAL_MspInit+0x64>)
 800acf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800acfc:	6413      	str	r3, [r2, #64]	@ 0x40
 800acfe:	4b0c      	ldr	r3, [pc, #48]	@ (800ad30 <HAL_MspInit+0x64>)
 800ad00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad06:	603b      	str	r3, [r7, #0]
 800ad08:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800ad0a:	2007      	movs	r0, #7
 800ad0c:	f002 fba6 	bl	800d45c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 1);
 800ad10:	2201      	movs	r2, #1
 800ad12:	2100      	movs	r1, #0
 800ad14:	f06f 0004 	mvn.w	r0, #4
 800ad18:	f002 fbab 	bl	800d472 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 4);
 800ad1c:	2204      	movs	r2, #4
 800ad1e:	2100      	movs	r1, #0
 800ad20:	f06f 0003 	mvn.w	r0, #3
 800ad24:	f002 fba5 	bl	800d472 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ad28:	bf00      	nop
 800ad2a:	3708      	adds	r7, #8
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}
 800ad30:	40023800 	.word	0x40023800

0800ad34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b088      	sub	sp, #32
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	4a3e      	ldr	r2, [pc, #248]	@ (800ae3c <HAL_TIM_Base_MspInit+0x108>)
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d10e      	bne.n	800ad64 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800ad46:	2300      	movs	r3, #0
 800ad48:	61fb      	str	r3, [r7, #28]
 800ad4a:	4b3d      	ldr	r3, [pc, #244]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800ad4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad4e:	4a3c      	ldr	r2, [pc, #240]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800ad50:	f043 0302 	orr.w	r3, r3, #2
 800ad54:	6413      	str	r3, [r2, #64]	@ 0x40
 800ad56:	4b3a      	ldr	r3, [pc, #232]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800ad58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad5a:	f003 0302 	and.w	r3, r3, #2
 800ad5e:	61fb      	str	r3, [r7, #28]
 800ad60:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 800ad62:	e066      	b.n	800ae32 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM4)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4a36      	ldr	r2, [pc, #216]	@ (800ae44 <HAL_TIM_Base_MspInit+0x110>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d116      	bne.n	800ad9c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800ad6e:	2300      	movs	r3, #0
 800ad70:	61bb      	str	r3, [r7, #24]
 800ad72:	4b33      	ldr	r3, [pc, #204]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800ad74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad76:	4a32      	ldr	r2, [pc, #200]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800ad78:	f043 0304 	orr.w	r3, r3, #4
 800ad7c:	6413      	str	r3, [r2, #64]	@ 0x40
 800ad7e:	4b30      	ldr	r3, [pc, #192]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800ad80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad82:	f003 0304 	and.w	r3, r3, #4
 800ad86:	61bb      	str	r3, [r7, #24]
 800ad88:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 1);
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	2100      	movs	r1, #0
 800ad8e:	201e      	movs	r0, #30
 800ad90:	f002 fb6f 	bl	800d472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800ad94:	201e      	movs	r0, #30
 800ad96:	f002 fb88 	bl	800d4aa <HAL_NVIC_EnableIRQ>
}
 800ad9a:	e04a      	b.n	800ae32 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM5)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	4a29      	ldr	r2, [pc, #164]	@ (800ae48 <HAL_TIM_Base_MspInit+0x114>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d116      	bne.n	800add4 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800ada6:	2300      	movs	r3, #0
 800ada8:	617b      	str	r3, [r7, #20]
 800adaa:	4b25      	ldr	r3, [pc, #148]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800adac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adae:	4a24      	ldr	r2, [pc, #144]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800adb0:	f043 0308 	orr.w	r3, r3, #8
 800adb4:	6413      	str	r3, [r2, #64]	@ 0x40
 800adb6:	4b22      	ldr	r3, [pc, #136]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800adb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adba:	f003 0308 	and.w	r3, r3, #8
 800adbe:	617b      	str	r3, [r7, #20]
 800adc0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 1);
 800adc2:	2201      	movs	r2, #1
 800adc4:	2100      	movs	r1, #0
 800adc6:	2032      	movs	r0, #50	@ 0x32
 800adc8:	f002 fb53 	bl	800d472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800adcc:	2032      	movs	r0, #50	@ 0x32
 800adce:	f002 fb6c 	bl	800d4aa <HAL_NVIC_EnableIRQ>
}
 800add2:	e02e      	b.n	800ae32 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM6)
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	4a1c      	ldr	r2, [pc, #112]	@ (800ae4c <HAL_TIM_Base_MspInit+0x118>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d10e      	bne.n	800adfc <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800adde:	2300      	movs	r3, #0
 800ade0:	613b      	str	r3, [r7, #16]
 800ade2:	4b17      	ldr	r3, [pc, #92]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800ade4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ade6:	4a16      	ldr	r2, [pc, #88]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800ade8:	f043 0310 	orr.w	r3, r3, #16
 800adec:	6413      	str	r3, [r2, #64]	@ 0x40
 800adee:	4b14      	ldr	r3, [pc, #80]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800adf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adf2:	f003 0310 	and.w	r3, r3, #16
 800adf6:	613b      	str	r3, [r7, #16]
 800adf8:	693b      	ldr	r3, [r7, #16]
}
 800adfa:	e01a      	b.n	800ae32 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM9)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	4a13      	ldr	r2, [pc, #76]	@ (800ae50 <HAL_TIM_Base_MspInit+0x11c>)
 800ae02:	4293      	cmp	r3, r2
 800ae04:	d115      	bne.n	800ae32 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800ae06:	2300      	movs	r3, #0
 800ae08:	60fb      	str	r3, [r7, #12]
 800ae0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800ae0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae0e:	4a0c      	ldr	r2, [pc, #48]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800ae10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae14:	6453      	str	r3, [r2, #68]	@ 0x44
 800ae16:	4b0a      	ldr	r3, [pc, #40]	@ (800ae40 <HAL_TIM_Base_MspInit+0x10c>)
 800ae18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ae1e:	60fb      	str	r3, [r7, #12]
 800ae20:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 5);
 800ae22:	2205      	movs	r2, #5
 800ae24:	2100      	movs	r1, #0
 800ae26:	2018      	movs	r0, #24
 800ae28:	f002 fb23 	bl	800d472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800ae2c:	2018      	movs	r0, #24
 800ae2e:	f002 fb3c 	bl	800d4aa <HAL_NVIC_EnableIRQ>
}
 800ae32:	bf00      	nop
 800ae34:	3720      	adds	r7, #32
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}
 800ae3a:	bf00      	nop
 800ae3c:	40000400 	.word	0x40000400
 800ae40:	40023800 	.word	0x40023800
 800ae44:	40000800 	.word	0x40000800
 800ae48:	40000c00 	.word	0x40000c00
 800ae4c:	40001000 	.word	0x40001000
 800ae50:	40014000 	.word	0x40014000

0800ae54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b08c      	sub	sp, #48	@ 0x30
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae5c:	f107 031c 	add.w	r3, r7, #28
 800ae60:	2200      	movs	r2, #0
 800ae62:	601a      	str	r2, [r3, #0]
 800ae64:	605a      	str	r2, [r3, #4]
 800ae66:	609a      	str	r2, [r3, #8]
 800ae68:	60da      	str	r2, [r3, #12]
 800ae6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	4a3a      	ldr	r2, [pc, #232]	@ (800af5c <HAL_UART_MspInit+0x108>)
 800ae72:	4293      	cmp	r3, r2
 800ae74:	d134      	bne.n	800aee0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800ae76:	2300      	movs	r3, #0
 800ae78:	61bb      	str	r3, [r7, #24]
 800ae7a:	4b39      	ldr	r3, [pc, #228]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800ae7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae7e:	4a38      	ldr	r2, [pc, #224]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800ae80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae84:	6413      	str	r3, [r2, #64]	@ 0x40
 800ae86:	4b36      	ldr	r3, [pc, #216]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800ae88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae8e:	61bb      	str	r3, [r7, #24]
 800ae90:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae92:	2300      	movs	r3, #0
 800ae94:	617b      	str	r3, [r7, #20]
 800ae96:	4b32      	ldr	r3, [pc, #200]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800ae98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae9a:	4a31      	ldr	r2, [pc, #196]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800ae9c:	f043 0301 	orr.w	r3, r3, #1
 800aea0:	6313      	str	r3, [r2, #48]	@ 0x30
 800aea2:	4b2f      	ldr	r3, [pc, #188]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800aea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aea6:	f003 0301 	and.w	r3, r3, #1
 800aeaa:	617b      	str	r3, [r7, #20]
 800aeac:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DBUG_TX_U2_Pin|DBUG_RX_U2_Pin;
 800aeae:	230c      	movs	r3, #12
 800aeb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aeb2:	2302      	movs	r3, #2
 800aeb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aeba:	2300      	movs	r3, #0
 800aebc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800aebe:	2307      	movs	r3, #7
 800aec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aec2:	f107 031c 	add.w	r3, r7, #28
 800aec6:	4619      	mov	r1, r3
 800aec8:	4826      	ldr	r0, [pc, #152]	@ (800af64 <HAL_UART_MspInit+0x110>)
 800aeca:	f002 fe83 	bl	800dbd4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 4);
 800aece:	2204      	movs	r2, #4
 800aed0:	2100      	movs	r1, #0
 800aed2:	2026      	movs	r0, #38	@ 0x26
 800aed4:	f002 facd 	bl	800d472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800aed8:	2026      	movs	r0, #38	@ 0x26
 800aeda:	f002 fae6 	bl	800d4aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800aede:	e038      	b.n	800af52 <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a20      	ldr	r2, [pc, #128]	@ (800af68 <HAL_UART_MspInit+0x114>)
 800aee6:	4293      	cmp	r3, r2
 800aee8:	d133      	bne.n	800af52 <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 800aeea:	2300      	movs	r3, #0
 800aeec:	613b      	str	r3, [r7, #16]
 800aeee:	4b1c      	ldr	r3, [pc, #112]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800aef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aef2:	4a1b      	ldr	r2, [pc, #108]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800aef4:	f043 0320 	orr.w	r3, r3, #32
 800aef8:	6453      	str	r3, [r2, #68]	@ 0x44
 800aefa:	4b19      	ldr	r3, [pc, #100]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800aefc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aefe:	f003 0320 	and.w	r3, r3, #32
 800af02:	613b      	str	r3, [r7, #16]
 800af04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800af06:	2300      	movs	r3, #0
 800af08:	60fb      	str	r3, [r7, #12]
 800af0a:	4b15      	ldr	r3, [pc, #84]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800af0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af0e:	4a14      	ldr	r2, [pc, #80]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800af10:	f043 0304 	orr.w	r3, r3, #4
 800af14:	6313      	str	r3, [r2, #48]	@ 0x30
 800af16:	4b12      	ldr	r3, [pc, #72]	@ (800af60 <HAL_UART_MspInit+0x10c>)
 800af18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af1a:	f003 0304 	and.w	r3, r3, #4
 800af1e:	60fb      	str	r3, [r7, #12]
 800af20:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RS485_TX_U6_Pin|RS485_RX_U6_Pin;
 800af22:	23c0      	movs	r3, #192	@ 0xc0
 800af24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af26:	2302      	movs	r3, #2
 800af28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af2a:	2300      	movs	r3, #0
 800af2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800af2e:	2303      	movs	r3, #3
 800af30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800af32:	2308      	movs	r3, #8
 800af34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800af36:	f107 031c 	add.w	r3, r7, #28
 800af3a:	4619      	mov	r1, r3
 800af3c:	480b      	ldr	r0, [pc, #44]	@ (800af6c <HAL_UART_MspInit+0x118>)
 800af3e:	f002 fe49 	bl	800dbd4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800af42:	2200      	movs	r2, #0
 800af44:	2100      	movs	r1, #0
 800af46:	2047      	movs	r0, #71	@ 0x47
 800af48:	f002 fa93 	bl	800d472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800af4c:	2047      	movs	r0, #71	@ 0x47
 800af4e:	f002 faac 	bl	800d4aa <HAL_NVIC_EnableIRQ>
}
 800af52:	bf00      	nop
 800af54:	3730      	adds	r7, #48	@ 0x30
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}
 800af5a:	bf00      	nop
 800af5c:	40004400 	.word	0x40004400
 800af60:	40023800 	.word	0x40023800
 800af64:	40020000 	.word	0x40020000
 800af68:	40011400 	.word	0x40011400
 800af6c:	40020800 	.word	0x40020800

0800af70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800af70:	b480      	push	{r7}
 800af72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800af74:	bf00      	nop
 800af76:	e7fd      	b.n	800af74 <NMI_Handler+0x4>

0800af78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	DEBUG_SPRINT_NL("\r\n----------HardFault----------");
 800af7c:	4802      	ldr	r0, [pc, #8]	@ (800af88 <HardFault_Handler+0x10>)
 800af7e:	f000 fa63 	bl	800b448 <DEBUG_SPRINT_NL>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800af82:	bf00      	nop
 800af84:	e7fd      	b.n	800af82 <HardFault_Handler+0xa>
 800af86:	bf00      	nop
 800af88:	080135f0 	.word	0x080135f0

0800af8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	DEBUG_SPRINT_NL("\r\n----------MemManageFault----------");
 800af90:	4802      	ldr	r0, [pc, #8]	@ (800af9c <MemManage_Handler+0x10>)
 800af92:	f000 fa59 	bl	800b448 <DEBUG_SPRINT_NL>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800af96:	bf00      	nop
 800af98:	e7fd      	b.n	800af96 <MemManage_Handler+0xa>
 800af9a:	bf00      	nop
 800af9c:	08013610 	.word	0x08013610

0800afa0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	DEBUG_SPRINT_NL("\r\n----------BusFault----------");
 800afa4:	4802      	ldr	r0, [pc, #8]	@ (800afb0 <BusFault_Handler+0x10>)
 800afa6:	f000 fa4f 	bl	800b448 <DEBUG_SPRINT_NL>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800afaa:	bf00      	nop
 800afac:	e7fd      	b.n	800afaa <BusFault_Handler+0xa>
 800afae:	bf00      	nop
 800afb0:	08013638 	.word	0x08013638

0800afb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	DEBUG_SPRINT_NL("\r\n----------UsageFault----------");
 800afb8:	4802      	ldr	r0, [pc, #8]	@ (800afc4 <UsageFault_Handler+0x10>)
 800afba:	f000 fa45 	bl	800b448 <DEBUG_SPRINT_NL>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800afbe:	bf00      	nop
 800afc0:	e7fd      	b.n	800afbe <UsageFault_Handler+0xa>
 800afc2:	bf00      	nop
 800afc4:	08013658 	.word	0x08013658

0800afc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800afc8:	b480      	push	{r7}
 800afca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800afcc:	bf00      	nop
 800afce:	46bd      	mov	sp, r7
 800afd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd4:	4770      	bx	lr

0800afd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800afd6:	b480      	push	{r7}
 800afd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800afda:	bf00      	nop
 800afdc:	46bd      	mov	sp, r7
 800afde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe2:	4770      	bx	lr

0800afe4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800afe4:	b480      	push	{r7}
 800afe6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800afe8:	bf00      	nop
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr

0800aff2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800aff2:	b580      	push	{r7, lr}
 800aff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800aff6:	f002 f91d 	bl	800d234 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800affa:	bf00      	nop
 800affc:	bd80      	pop	{r7, pc}
	...

0800b000 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
	TS_CatchOVF(&timStamp);
 800b004:	4803      	ldr	r0, [pc, #12]	@ (800b014 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 800b006:	f7ff fad7 	bl	800a5b8 <TS_CatchOVF>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800b00a:	4803      	ldr	r0, [pc, #12]	@ (800b018 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 800b00c:	f003 febc 	bl	800ed88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800b010:	bf00      	nop
 800b012:	bd80      	pop	{r7, pc}
 800b014:	20000be8 	.word	0x20000be8
 800b018:	20000594 	.word	0x20000594

0800b01c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	/*-------- for 1.5 char -------------*/
	MBS_ChackRcvdFrame(&gVar.mbSerial, &gVar.mbRTUSlave);		// DEPRECATED: Sept 20, 2023
 800b020:	4904      	ldr	r1, [pc, #16]	@ (800b034 <TIM4_IRQHandler+0x18>)
 800b022:	4805      	ldr	r0, [pc, #20]	@ (800b038 <TIM4_IRQHandler+0x1c>)
 800b024:	f001 ff42 	bl	800ceac <MBS_ChackRcvdFrame>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800b028:	4804      	ldr	r0, [pc, #16]	@ (800b03c <TIM4_IRQHandler+0x20>)
 800b02a:	f003 fead 	bl	800ed88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800b02e:	bf00      	nop
 800b030:	bd80      	pop	{r7, pc}
 800b032:	bf00      	nop
 800b034:	20000890 	.word	0x20000890
 800b038:	2000066c 	.word	0x2000066c
 800b03c:	200004bc 	.word	0x200004bc

0800b040 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800b044:	4802      	ldr	r0, [pc, #8]	@ (800b050 <USART2_IRQHandler+0x10>)
 800b046:	f004 fb3b 	bl	800f6c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800b04a:	bf00      	nop
 800b04c:	bd80      	pop	{r7, pc}
 800b04e:	bf00      	nop
 800b050:	200005dc 	.word	0x200005dc

0800b054 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	/*-------- for 3.5 char -------------*/
	MBS_StopReceiving(&gVar.mbSerial);
 800b058:	4803      	ldr	r0, [pc, #12]	@ (800b068 <TIM5_IRQHandler+0x14>)
 800b05a:	f001 fecf 	bl	800cdfc <MBS_StopReceiving>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800b05e:	4803      	ldr	r0, [pc, #12]	@ (800b06c <TIM5_IRQHandler+0x18>)
 800b060:	f003 fe92 	bl	800ed88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800b064:	bf00      	nop
 800b066:	bd80      	pop	{r7, pc}
 800b068:	2000066c 	.word	0x2000066c
 800b06c:	20000504 	.word	0x20000504

0800b070 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800b070:	b580      	push	{r7, lr}
 800b072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	MBS_Receive(&gVar.mbSerial);
 800b074:	4803      	ldr	r0, [pc, #12]	@ (800b084 <USART6_IRQHandler+0x14>)
 800b076:	f001 fe3d 	bl	800ccf4 <MBS_Receive>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800b07a:	4803      	ldr	r0, [pc, #12]	@ (800b088 <USART6_IRQHandler+0x18>)
 800b07c:	f004 fb20 	bl	800f6c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */
//
  /* USER CODE END USART6_IRQn 1 */
}
 800b080:	bf00      	nop
 800b082:	bd80      	pop	{r7, pc}
 800b084:	2000066c 	.word	0x2000066c
 800b088:	20000624 	.word	0x20000624

0800b08c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800b08c:	b480      	push	{r7}
 800b08e:	af00      	add	r7, sp, #0
	return 1;
 800b090:	2301      	movs	r3, #1
}
 800b092:	4618      	mov	r0, r3
 800b094:	46bd      	mov	sp, r7
 800b096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09a:	4770      	bx	lr

0800b09c <_kill>:

int _kill(int pid, int sig)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b082      	sub	sp, #8
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800b0a6:	f006 f831 	bl	801110c <__errno>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2216      	movs	r2, #22
 800b0ae:	601a      	str	r2, [r3, #0]
	return -1;
 800b0b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3708      	adds	r7, #8
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}

0800b0bc <_exit>:

void _exit (int status)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b082      	sub	sp, #8
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800b0c4:	f04f 31ff 	mov.w	r1, #4294967295
 800b0c8:	6878      	ldr	r0, [r7, #4]
 800b0ca:	f7ff ffe7 	bl	800b09c <_kill>
	while (1) {}		/* Make sure we hang here */
 800b0ce:	bf00      	nop
 800b0d0:	e7fd      	b.n	800b0ce <_exit+0x12>

0800b0d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800b0d2:	b580      	push	{r7, lr}
 800b0d4:	b086      	sub	sp, #24
 800b0d6:	af00      	add	r7, sp, #0
 800b0d8:	60f8      	str	r0, [r7, #12]
 800b0da:	60b9      	str	r1, [r7, #8]
 800b0dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b0de:	2300      	movs	r3, #0
 800b0e0:	617b      	str	r3, [r7, #20]
 800b0e2:	e00a      	b.n	800b0fa <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800b0e4:	f3af 8000 	nop.w
 800b0e8:	4601      	mov	r1, r0
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	1c5a      	adds	r2, r3, #1
 800b0ee:	60ba      	str	r2, [r7, #8]
 800b0f0:	b2ca      	uxtb	r2, r1
 800b0f2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b0f4:	697b      	ldr	r3, [r7, #20]
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	617b      	str	r3, [r7, #20]
 800b0fa:	697a      	ldr	r2, [r7, #20]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	429a      	cmp	r2, r3
 800b100:	dbf0      	blt.n	800b0e4 <_read+0x12>
	}

return len;
 800b102:	687b      	ldr	r3, [r7, #4]
}
 800b104:	4618      	mov	r0, r3
 800b106:	3718      	adds	r7, #24
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b086      	sub	sp, #24
 800b110:	af00      	add	r7, sp, #0
 800b112:	60f8      	str	r0, [r7, #12]
 800b114:	60b9      	str	r1, [r7, #8]
 800b116:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b118:	2300      	movs	r3, #0
 800b11a:	617b      	str	r3, [r7, #20]
 800b11c:	e009      	b.n	800b132 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800b11e:	68bb      	ldr	r3, [r7, #8]
 800b120:	1c5a      	adds	r2, r3, #1
 800b122:	60ba      	str	r2, [r7, #8]
 800b124:	781b      	ldrb	r3, [r3, #0]
 800b126:	4618      	mov	r0, r3
 800b128:	f7ff fa72 	bl	800a610 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b12c:	697b      	ldr	r3, [r7, #20]
 800b12e:	3301      	adds	r3, #1
 800b130:	617b      	str	r3, [r7, #20]
 800b132:	697a      	ldr	r2, [r7, #20]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	429a      	cmp	r2, r3
 800b138:	dbf1      	blt.n	800b11e <_write+0x12>
	}
	return len;
 800b13a:	687b      	ldr	r3, [r7, #4]
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3718      	adds	r7, #24
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}

0800b144 <_close>:

int _close(int file)
{
 800b144:	b480      	push	{r7}
 800b146:	b083      	sub	sp, #12
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
	return -1;
 800b14c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b150:	4618      	mov	r0, r3
 800b152:	370c      	adds	r7, #12
 800b154:	46bd      	mov	sp, r7
 800b156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15a:	4770      	bx	lr

0800b15c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800b15c:	b480      	push	{r7}
 800b15e:	b083      	sub	sp, #12
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
 800b164:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800b16c:	605a      	str	r2, [r3, #4]
	return 0;
 800b16e:	2300      	movs	r3, #0
}
 800b170:	4618      	mov	r0, r3
 800b172:	370c      	adds	r7, #12
 800b174:	46bd      	mov	sp, r7
 800b176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17a:	4770      	bx	lr

0800b17c <_isatty>:

int _isatty(int file)
{
 800b17c:	b480      	push	{r7}
 800b17e:	b083      	sub	sp, #12
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
	return 1;
 800b184:	2301      	movs	r3, #1
}
 800b186:	4618      	mov	r0, r3
 800b188:	370c      	adds	r7, #12
 800b18a:	46bd      	mov	sp, r7
 800b18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b190:	4770      	bx	lr

0800b192 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800b192:	b480      	push	{r7}
 800b194:	b085      	sub	sp, #20
 800b196:	af00      	add	r7, sp, #0
 800b198:	60f8      	str	r0, [r7, #12]
 800b19a:	60b9      	str	r1, [r7, #8]
 800b19c:	607a      	str	r2, [r7, #4]
	return 0;
 800b19e:	2300      	movs	r3, #0
}
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	3714      	adds	r7, #20
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1aa:	4770      	bx	lr

0800b1ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b086      	sub	sp, #24
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800b1b4:	4a14      	ldr	r2, [pc, #80]	@ (800b208 <_sbrk+0x5c>)
 800b1b6:	4b15      	ldr	r3, [pc, #84]	@ (800b20c <_sbrk+0x60>)
 800b1b8:	1ad3      	subs	r3, r2, r3
 800b1ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800b1c0:	4b13      	ldr	r3, [pc, #76]	@ (800b210 <_sbrk+0x64>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d102      	bne.n	800b1ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800b1c8:	4b11      	ldr	r3, [pc, #68]	@ (800b210 <_sbrk+0x64>)
 800b1ca:	4a12      	ldr	r2, [pc, #72]	@ (800b214 <_sbrk+0x68>)
 800b1cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800b1ce:	4b10      	ldr	r3, [pc, #64]	@ (800b210 <_sbrk+0x64>)
 800b1d0:	681a      	ldr	r2, [r3, #0]
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	4413      	add	r3, r2
 800b1d6:	693a      	ldr	r2, [r7, #16]
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	d207      	bcs.n	800b1ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 800b1dc:	f005 ff96 	bl	801110c <__errno>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	220c      	movs	r2, #12
 800b1e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800b1e6:	f04f 33ff 	mov.w	r3, #4294967295
 800b1ea:	e009      	b.n	800b200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800b1ec:	4b08      	ldr	r3, [pc, #32]	@ (800b210 <_sbrk+0x64>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800b1f2:	4b07      	ldr	r3, [pc, #28]	@ (800b210 <_sbrk+0x64>)
 800b1f4:	681a      	ldr	r2, [r3, #0]
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	4413      	add	r3, r2
 800b1fa:	4a05      	ldr	r2, [pc, #20]	@ (800b210 <_sbrk+0x64>)
 800b1fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
}
 800b200:	4618      	mov	r0, r3
 800b202:	3718      	adds	r7, #24
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}
 800b208:	20020000 	.word	0x20020000
 800b20c:	00000400 	.word	0x00000400
 800b210:	20000c0c 	.word	0x20000c0c
 800b214:	20000dc0 	.word	0x20000dc0

0800b218 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b218:	b480      	push	{r7}
 800b21a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b21c:	4b06      	ldr	r3, [pc, #24]	@ (800b238 <SystemInit+0x20>)
 800b21e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b222:	4a05      	ldr	r2, [pc, #20]	@ (800b238 <SystemInit+0x20>)
 800b224:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b228:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800b22c:	bf00      	nop
 800b22e:	46bd      	mov	sp, r7
 800b230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b234:	4770      	bx	lr
 800b236:	bf00      	nop
 800b238:	e000ed00 	.word	0xe000ed00

0800b23c <Debounce_Init>:
 */

#include "Debounce.h"

/*@Brief Debounce main function*/
void Debounce_Init(Debounce_ts *debounce, uint32_t delay){
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b082      	sub	sp, #8
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
 800b244:	6039      	str	r1, [r7, #0]
	Debounce_Clear(debounce);
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	f000 f807 	bl	800b25a <Debounce_Clear>
	debounce->delay = delay;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	683a      	ldr	r2, [r7, #0]
 800b250:	609a      	str	r2, [r3, #8]
}
 800b252:	bf00      	nop
 800b254:	3708      	adds	r7, #8
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}

0800b25a <Debounce_Clear>:

void Debounce_Clear(Debounce_ts *debounce){
 800b25a:	b480      	push	{r7}
 800b25c:	b083      	sub	sp, #12
 800b25e:	af00      	add	r7, sp, #0
 800b260:	6078      	str	r0, [r7, #4]
	debounce->lastState = 0;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2200      	movs	r2, #0
 800b266:	735a      	strb	r2, [r3, #13]
	debounce->state = 0;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2200      	movs	r2, #0
 800b26c:	731a      	strb	r2, [r3, #12]
	debounce->lastTime = 0;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	2200      	movs	r2, #0
 800b272:	605a      	str	r2, [r3, #4]
	debounce->currentTime = 0;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2200      	movs	r2, #0
 800b278:	601a      	str	r2, [r3, #0]
}
 800b27a:	bf00      	nop
 800b27c:	370c      	adds	r7, #12
 800b27e:	46bd      	mov	sp, r7
 800b280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b284:	4770      	bx	lr

0800b286 <Debounce>:

/*@Brief Debounce main function*/
uint8_t Debounce(Debounce_ts *debounce, uint32_t currentTime, uint8_t inputState){
 800b286:	b480      	push	{r7}
 800b288:	b087      	sub	sp, #28
 800b28a:	af00      	add	r7, sp, #0
 800b28c:	60f8      	str	r0, [r7, #12]
 800b28e:	60b9      	str	r1, [r7, #8]
 800b290:	4613      	mov	r3, r2
 800b292:	71fb      	strb	r3, [r7, #7]
	uint8_t ret = 0;
 800b294:	2300      	movs	r3, #0
 800b296:	75fb      	strb	r3, [r7, #23]
	if(debounce->state == inputState) {	return ret;	}
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	7b1b      	ldrb	r3, [r3, #12]
 800b29c:	79fa      	ldrb	r2, [r7, #7]
 800b29e:	429a      	cmp	r2, r3
 800b2a0:	d101      	bne.n	800b2a6 <Debounce+0x20>
 800b2a2:	7dfb      	ldrb	r3, [r7, #23]
 800b2a4:	e022      	b.n	800b2ec <Debounce+0x66>
	else { debounce->currentTime = currentTime;}
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	68ba      	ldr	r2, [r7, #8]
 800b2aa:	601a      	str	r2, [r3, #0]

	/*Timeout Check*/
	if((debounce->currentTime - debounce->lastTime) >= debounce->delay){
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	681a      	ldr	r2, [r3, #0]
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	685b      	ldr	r3, [r3, #4]
 800b2b4:	1ad2      	subs	r2, r2, r3
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	689b      	ldr	r3, [r3, #8]
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d315      	bcc.n	800b2ea <Debounce+0x64>
		debounce->state = inputState;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	79fa      	ldrb	r2, [r7, #7]
 800b2c2:	731a      	strb	r2, [r3, #12]
		if(debounce->state != debounce->lastState){
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	7b1a      	ldrb	r2, [r3, #12]
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	7b5b      	ldrb	r3, [r3, #13]
 800b2cc:	429a      	cmp	r2, r3
 800b2ce:	d006      	beq.n	800b2de <Debounce+0x58>
			// Input state has changed
			debounce->lastState = debounce->state;
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	7b1a      	ldrb	r2, [r3, #12]
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	735a      	strb	r2, [r3, #13]
			ret = 1;
 800b2d8:	2301      	movs	r3, #1
 800b2da:	75fb      	strb	r3, [r7, #23]
 800b2dc:	e001      	b.n	800b2e2 <Debounce+0x5c>
		}else{
			ret = 0;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	75fb      	strb	r3, [r7, #23]
		}
		debounce->lastTime = debounce->currentTime;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	681a      	ldr	r2, [r3, #0]
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	605a      	str	r2, [r3, #4]
	}

	return ret;
 800b2ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	371c      	adds	r7, #28
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f6:	4770      	bx	lr

0800b2f8 <DEBUG_INIT>:
  * @brief  Initializes Debug port
   * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *	               the configuration information for the specified UART module.
  * @retval HAL status
  */
void DEBUG_INIT(UART_HandleTypeDef *_huart, Debug_ts *_debug){
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b082      	sub	sp, #8
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	6039      	str	r1, [r7, #0]
	huart = _huart;
 800b302:	4a19      	ldr	r2, [pc, #100]	@ (800b368 <DEBUG_INIT+0x70>)
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	6013      	str	r3, [r2, #0]
	_dbg = _debug;
 800b308:	4a18      	ldr	r2, [pc, #96]	@ (800b36c <DEBUG_INIT+0x74>)
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	6013      	str	r3, [r2, #0]
	_dbg->len = 0;
 800b30e:	4b17      	ldr	r3, [pc, #92]	@ (800b36c <DEBUG_INIT+0x74>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	2200      	movs	r2, #0
 800b314:	805a      	strh	r2, [r3, #2]
	_dbg->rxBuffSize = 0;
 800b316:	4b15      	ldr	r3, [pc, #84]	@ (800b36c <DEBUG_INIT+0x74>)
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	2200      	movs	r2, #0
 800b31c:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
	_dbg->isDataRcvd = 0;
 800b320:	4b12      	ldr	r3, [pc, #72]	@ (800b36c <DEBUG_INIT+0x74>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	2200      	movs	r2, #0
 800b326:	f883 2285 	strb.w	r2, [r3, #645]	@ 0x285
	memset(_dbg->str, 0, sizeof(_dbg->str));
 800b32a:	4b10      	ldr	r3, [pc, #64]	@ (800b36c <DEBUG_INIT+0x74>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	3304      	adds	r3, #4
 800b330:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b334:	2100      	movs	r1, #0
 800b336:	4618      	mov	r0, r3
 800b338:	f005 fe86 	bl	8011048 <memset>
	memset(_dbg->rxBuff, 0, DBUG_RX_BUFF_SIZE);
 800b33c:	4b0b      	ldr	r3, [pc, #44]	@ (800b36c <DEBUG_INIT+0x74>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f503 7301 	add.w	r3, r3, #516	@ 0x204
 800b344:	2280      	movs	r2, #128	@ 0x80
 800b346:	2100      	movs	r1, #0
 800b348:	4618      	mov	r0, r3
 800b34a:	f005 fe7d 	bl	8011048 <memset>
//	memset(_dbg->rxMsg, 0, DBUG_RX_BUFF_SIZE);
	__HAL_UART_ENABLE_IT(_huart, UART_IT_RXNE);		// enable uart receive interrupt
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	68da      	ldr	r2, [r3, #12]
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f042 0220 	orr.w	r2, r2, #32
 800b35c:	60da      	str	r2, [r3, #12]
//	DEBUG_RcvDMAStart(_dbg->rxBuff, DBUG_RX_BUFF_SIZE);

}
 800b35e:	bf00      	nop
 800b360:	3708      	adds	r7, #8
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}
 800b366:	bf00      	nop
 800b368:	20000c10 	.word	0x20000c10
 800b36c:	20000c14 	.word	0x20000c14

0800b370 <DEBUG_ENABLE>:
 * This function sets the `enable` flag of the `debug` structure
 * to indicate that debugging is enabled.
 *
 * @return void No return value.
 */
void DEBUG_ENABLE(void){
 800b370:	b480      	push	{r7}
 800b372:	af00      	add	r7, sp, #0
	_dbg->enable = DBUG_ENABLED;
 800b374:	4b04      	ldr	r3, [pc, #16]	@ (800b388 <DEBUG_ENABLE+0x18>)
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	2201      	movs	r2, #1
 800b37a:	701a      	strb	r2, [r3, #0]
}
 800b37c:	bf00      	nop
 800b37e:	46bd      	mov	sp, r7
 800b380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b384:	4770      	bx	lr
 800b386:	bf00      	nop
 800b388:	20000c14 	.word	0x20000c14

0800b38c <DEBUG_PRINT>:
/**
  * @brief  Prints string
  * @param  pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @retval HAL status
  */
void DEBUG_PRINT(const char *pData){
 800b38c:	b5b0      	push	{r4, r5, r7, lr}
 800b38e:	b084      	sub	sp, #16
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
	if(_dbg->enable == DBUG_ENABLED){
 800b394:	4b12      	ldr	r3, [pc, #72]	@ (800b3e0 <DEBUG_PRINT+0x54>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	781b      	ldrb	r3, [r3, #0]
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	d11c      	bne.n	800b3d8 <DEBUG_PRINT+0x4c>
		int len = strlen(pData);
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	f7fc fe9e 	bl	80080e0 <strlen>
 800b3a4:	4603      	mov	r3, r0
 800b3a6:	60fb      	str	r3, [r7, #12]
		if(len > 0U){
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d014      	beq.n	800b3d8 <DEBUG_PRINT+0x4c>

			HAL_UART_Transmit(huart, (uint8_t *)pData, len, DBUG_TransTimeout(len));
 800b3ae:	4b0d      	ldr	r3, [pc, #52]	@ (800b3e4 <DEBUG_PRINT+0x58>)
 800b3b0:	681c      	ldr	r4, [r3, #0]
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	b29d      	uxth	r5, r3
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	b21b      	sxth	r3, r3
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	f000 f8ea 	bl	800b594 <DBUG_TransTimeout>
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	462a      	mov	r2, r5
 800b3c4:	6879      	ldr	r1, [r7, #4]
 800b3c6:	4620      	mov	r0, r4
 800b3c8:	f004 f8ee 	bl	800f5a8 <HAL_UART_Transmit>
			memset((char *)pData,0,len);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	461a      	mov	r2, r3
 800b3d0:	2100      	movs	r1, #0
 800b3d2:	6878      	ldr	r0, [r7, #4]
 800b3d4:	f005 fe38 	bl	8011048 <memset>
		}
	}
}
 800b3d8:	bf00      	nop
 800b3da:	3710      	adds	r7, #16
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bdb0      	pop	{r4, r5, r7, pc}
 800b3e0:	20000c14 	.word	0x20000c14
 800b3e4:	20000c10 	.word	0x20000c10

0800b3e8 <DEBUG_SPRINT>:
/**
  * @brief  Prints string
  * @param  pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @retval HAL status
  */
int DEBUG_SPRINT(char *format, ...){
 800b3e8:	b40f      	push	{r0, r1, r2, r3}
 800b3ea:	b580      	push	{r7, lr}
 800b3ec:	b082      	sub	sp, #8
 800b3ee:	af00      	add	r7, sp, #0
	if(_dbg->enable != DBUG_ENABLED) return 0;
 800b3f0:	4b14      	ldr	r3, [pc, #80]	@ (800b444 <DEBUG_SPRINT+0x5c>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	781b      	ldrb	r3, [r3, #0]
 800b3f6:	2b01      	cmp	r3, #1
 800b3f8:	d001      	beq.n	800b3fe <DEBUG_SPRINT+0x16>
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	e01a      	b.n	800b434 <DEBUG_SPRINT+0x4c>
	va_list aptr;
	int32_t ret;

	va_start(aptr, format);
 800b3fe:	f107 0314 	add.w	r3, r7, #20
 800b402:	603b      	str	r3, [r7, #0]
	ret = vsprintf(_dbg->str, format, aptr);
 800b404:	4b0f      	ldr	r3, [pc, #60]	@ (800b444 <DEBUG_SPRINT+0x5c>)
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	3304      	adds	r3, #4
 800b40a:	683a      	ldr	r2, [r7, #0]
 800b40c:	6939      	ldr	r1, [r7, #16]
 800b40e:	4618      	mov	r0, r3
 800b410:	f005 fe10 	bl	8011034 <vsiprintf>
 800b414:	6078      	str	r0, [r7, #4]
	va_end(aptr);
	if(ret>0){
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	dd0a      	ble.n	800b432 <DEBUG_SPRINT+0x4a>
		_dbg->len = ret;
 800b41c:	4b09      	ldr	r3, [pc, #36]	@ (800b444 <DEBUG_SPRINT+0x5c>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	b292      	uxth	r2, r2
 800b424:	805a      	strh	r2, [r3, #2]
		DEBUG_PRINT(_dbg->str);
 800b426:	4b07      	ldr	r3, [pc, #28]	@ (800b444 <DEBUG_SPRINT+0x5c>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	3304      	adds	r3, #4
 800b42c:	4618      	mov	r0, r3
 800b42e:	f7ff ffad 	bl	800b38c <DEBUG_PRINT>
	}

	return ret;
 800b432:	687b      	ldr	r3, [r7, #4]
}
 800b434:	4618      	mov	r0, r3
 800b436:	3708      	adds	r7, #8
 800b438:	46bd      	mov	sp, r7
 800b43a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b43e:	b004      	add	sp, #16
 800b440:	4770      	bx	lr
 800b442:	bf00      	nop
 800b444:	20000c14 	.word	0x20000c14

0800b448 <DEBUG_SPRINT_NL>:
/**
  * @brief  Prints string
  * @param  pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @retval HAL status
  */
int DEBUG_SPRINT_NL(char *format, ...){
 800b448:	b40f      	push	{r0, r1, r2, r3}
 800b44a:	b580      	push	{r7, lr}
 800b44c:	b092      	sub	sp, #72	@ 0x48
 800b44e:	af02      	add	r7, sp, #8
	if(_dbg->enable != DBUG_ENABLED) return 0;
 800b450:	4b1f      	ldr	r3, [pc, #124]	@ (800b4d0 <DEBUG_SPRINT_NL+0x88>)
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	781b      	ldrb	r3, [r3, #0]
 800b456:	2b01      	cmp	r3, #1
 800b458:	d001      	beq.n	800b45e <DEBUG_SPRINT_NL+0x16>
 800b45a:	2300      	movs	r3, #0
 800b45c:	e030      	b.n	800b4c0 <DEBUG_SPRINT_NL+0x78>
	va_list aptr;
	int32_t ret;

	va_start(aptr, format);
 800b45e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800b462:	63bb      	str	r3, [r7, #56]	@ 0x38
	ret = vsprintf(_dbg->str, format, aptr);
 800b464:	4b1a      	ldr	r3, [pc, #104]	@ (800b4d0 <DEBUG_SPRINT_NL+0x88>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	3304      	adds	r3, #4
 800b46a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b46c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b46e:	4618      	mov	r0, r3
 800b470:	f005 fde0 	bl	8011034 <vsiprintf>
 800b474:	63f8      	str	r0, [r7, #60]	@ 0x3c
	va_end(aptr);
	if(ret>0){
 800b476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b478:	2b00      	cmp	r3, #0
 800b47a:	dd20      	ble.n	800b4be <DEBUG_SPRINT_NL+0x76>
		_dbg->len = ret;
 800b47c:	4b14      	ldr	r3, [pc, #80]	@ (800b4d0 <DEBUG_SPRINT_NL+0x88>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b482:	b292      	uxth	r2, r2
 800b484:	805a      	strh	r2, [r3, #2]
		TS_GetTime(&timStamp);
 800b486:	4813      	ldr	r0, [pc, #76]	@ (800b4d4 <DEBUG_SPRINT_NL+0x8c>)
 800b488:	f7ff f814 	bl	800a4b4 <TS_GetTime>
		char temp[50];
		sprintf(temp, "%lu.%03lu.%03lu : ", timStamp.sec, timStamp.ms, timStamp.us );
 800b48c:	4b11      	ldr	r3, [pc, #68]	@ (800b4d4 <DEBUG_SPRINT_NL+0x8c>)
 800b48e:	695a      	ldr	r2, [r3, #20]
 800b490:	4b10      	ldr	r3, [pc, #64]	@ (800b4d4 <DEBUG_SPRINT_NL+0x8c>)
 800b492:	6999      	ldr	r1, [r3, #24]
 800b494:	4b0f      	ldr	r3, [pc, #60]	@ (800b4d4 <DEBUG_SPRINT_NL+0x8c>)
 800b496:	69db      	ldr	r3, [r3, #28]
 800b498:	1d38      	adds	r0, r7, #4
 800b49a:	9300      	str	r3, [sp, #0]
 800b49c:	460b      	mov	r3, r1
 800b49e:	490e      	ldr	r1, [pc, #56]	@ (800b4d8 <DEBUG_SPRINT_NL+0x90>)
 800b4a0:	f005 fd4e 	bl	8010f40 <siprintf>

//		HAL_UART_Transmit(huart, (uint8_t *)temp, size, DBUG_TransTimeout(size));

		DEBUG_PRINT(temp);
 800b4a4:	1d3b      	adds	r3, r7, #4
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f7ff ff70 	bl	800b38c <DEBUG_PRINT>
		DEBUG_PRINT(_dbg->str);
 800b4ac:	4b08      	ldr	r3, [pc, #32]	@ (800b4d0 <DEBUG_SPRINT_NL+0x88>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	3304      	adds	r3, #4
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f7ff ff6a 	bl	800b38c <DEBUG_PRINT>
		DEBUG_PRINT("\r\n");
 800b4b8:	4808      	ldr	r0, [pc, #32]	@ (800b4dc <DEBUG_SPRINT_NL+0x94>)
 800b4ba:	f7ff ff67 	bl	800b38c <DEBUG_PRINT>
	}

	return ret;
 800b4be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	3740      	adds	r7, #64	@ 0x40
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b4ca:	b004      	add	sp, #16
 800b4cc:	4770      	bx	lr
 800b4ce:	bf00      	nop
 800b4d0:	20000c14 	.word	0x20000c14
 800b4d4:	20000be8 	.word	0x20000be8
 800b4d8:	0801367c 	.word	0x0801367c
 800b4dc:	08013690 	.word	0x08013690

0800b4e0 <DEBUG_SPRINT_APPEND>:
/**
  * @brief  Prints string
  * @param  pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @retval HAL status
  */
int DEBUG_SPRINT_APPEND(char *pData, char *format, ...){
 800b4e0:	b40e      	push	{r1, r2, r3}
 800b4e2:	b580      	push	{r7, lr}
 800b4e4:	f5ad 7d05 	sub.w	sp, sp, #532	@ 0x214
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800b4ee:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800b4f2:	6018      	str	r0, [r3, #0]
	if(_dbg->enable != DBUG_ENABLED) return 0;
 800b4f4:	4b26      	ldr	r3, [pc, #152]	@ (800b590 <DEBUG_SPRINT_APPEND+0xb0>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	781b      	ldrb	r3, [r3, #0]
 800b4fa:	2b01      	cmp	r3, #1
 800b4fc:	d001      	beq.n	800b502 <DEBUG_SPRINT_APPEND+0x22>
 800b4fe:	2300      	movs	r3, #0
 800b500:	e03d      	b.n	800b57e <DEBUG_SPRINT_APPEND+0x9e>
	va_list aptr;
	int32_t ret;
	char buff[DBUG_STR_SIZE];

	va_start(aptr, format);
 800b502:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800b506:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
	ret = vsprintf(buff, format, aptr);
 800b50a:	f107 0308 	add.w	r3, r7, #8
 800b50e:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 800b512:	f8d7 121c 	ldr.w	r1, [r7, #540]	@ 0x21c
 800b516:	4618      	mov	r0, r3
 800b518:	f005 fd8c 	bl	8011034 <vsiprintf>
 800b51c:	f8c7 020c 	str.w	r0, [r7, #524]	@ 0x20c
	va_end(aptr);

	_dbg->len = ret+strlen(pData);
 800b520:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800b524:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800b528:	6818      	ldr	r0, [r3, #0]
 800b52a:	f7fc fdd9 	bl	80080e0 <strlen>
 800b52e:	4603      	mov	r3, r0
 800b530:	b299      	uxth	r1, r3
 800b532:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800b536:	b29a      	uxth	r2, r3
 800b538:	4b15      	ldr	r3, [pc, #84]	@ (800b590 <DEBUG_SPRINT_APPEND+0xb0>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	440a      	add	r2, r1
 800b53e:	b292      	uxth	r2, r2
 800b540:	805a      	strh	r2, [r3, #2]
	if(ret>0 &&  (_dbg->len<= DBUG_STR_SIZE)){
 800b542:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800b546:	2b00      	cmp	r3, #0
 800b548:	dd0f      	ble.n	800b56a <DEBUG_SPRINT_APPEND+0x8a>
 800b54a:	4b11      	ldr	r3, [pc, #68]	@ (800b590 <DEBUG_SPRINT_APPEND+0xb0>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	885b      	ldrh	r3, [r3, #2]
 800b550:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b554:	d809      	bhi.n	800b56a <DEBUG_SPRINT_APPEND+0x8a>
		strcat((char *)pData,buff );
 800b556:	f107 0208 	add.w	r2, r7, #8
 800b55a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800b55e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800b562:	4611      	mov	r1, r2
 800b564:	6818      	ldr	r0, [r3, #0]
 800b566:	f005 fd77 	bl	8011058 <strcat>
	}
	return (ret>0 ? _dbg->len : ret);
 800b56a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800b56e:	2b00      	cmp	r3, #0
 800b570:	dd03      	ble.n	800b57a <DEBUG_SPRINT_APPEND+0x9a>
 800b572:	4b07      	ldr	r3, [pc, #28]	@ (800b590 <DEBUG_SPRINT_APPEND+0xb0>)
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	885b      	ldrh	r3, [r3, #2]
 800b578:	e001      	b.n	800b57e <DEBUG_SPRINT_APPEND+0x9e>
 800b57a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
	//	DEBUG_PRINT();
}
 800b57e:	4618      	mov	r0, r3
 800b580:	f507 7705 	add.w	r7, r7, #532	@ 0x214
 800b584:	46bd      	mov	sp, r7
 800b586:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b58a:	b003      	add	sp, #12
 800b58c:	4770      	bx	lr
 800b58e:	bf00      	nop
 800b590:	20000c14 	.word	0x20000c14

0800b594 <DBUG_TransTimeout>:
/**
  * @brief to get the transmission rate according to the number of byte to be sent
  * @param none
  * @retval return timeout in ms
  */
uint16_t DBUG_TransTimeout(int16_t len){
 800b594:	b580      	push	{r7, lr}
 800b596:	b082      	sub	sp, #8
 800b598:	af00      	add	r7, sp, #0
 800b59a:	4603      	mov	r3, r0
 800b59c:	80fb      	strh	r3, [r7, #6]
	return ceil(len*0.086806f);		// for 115200 baud rate byte transmission rate is 1.05 ms (aprox.)
 800b59e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b5a2:	ee07 3a90 	vmov	s15, r3
 800b5a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b5aa:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800b5e0 <DBUG_TransTimeout+0x4c>
 800b5ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b5b2:	ee17 0a90 	vmov	r0, s15
 800b5b6:	f7fc feff 	bl	80083b8 <__aeabi_f2d>
 800b5ba:	4602      	mov	r2, r0
 800b5bc:	460b      	mov	r3, r1
 800b5be:	ec43 2b10 	vmov	d0, r2, r3
 800b5c2:	f007 fe1d 	bl	8013200 <ceil>
 800b5c6:	ec53 2b10 	vmov	r2, r3, d0
 800b5ca:	4610      	mov	r0, r2
 800b5cc:	4619      	mov	r1, r3
 800b5ce:	f7fd fa23 	bl	8008a18 <__aeabi_d2uiz>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	b29b      	uxth	r3, r3
}
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	3708      	adds	r7, #8
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bd80      	pop	{r7, pc}
 800b5de:	bf00      	nop
 800b5e0:	3db1c758 	.word	0x3db1c758

0800b5e4 <MB_CalcCRC16>:
	0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80,
	0x40
} ;

unsigned short MB_CalcCRC16 (volatile unsigned char *puchMsg, unsigned short usDataLen ) /* The function returns the CRC as a unsigned short type   */
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	b085      	sub	sp, #20
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
 800b5ec:	460b      	mov	r3, r1
 800b5ee:	807b      	strh	r3, [r7, #2]
//*puchMsg =  /* message to calculate CRC upon */
//usDataLen =  /* quantity of bytes in message  */

    unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized  */
 800b5f0:	23ff      	movs	r3, #255	@ 0xff
 800b5f2:	73fb      	strb	r3, [r7, #15]
    unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized  */
 800b5f4:	23ff      	movs	r3, #255	@ 0xff
 800b5f6:	73bb      	strb	r3, [r7, #14]
    unsigned uIndex ; /* will index into CRC lookup table  */
    while (usDataLen--) /* pass through message buffer  */
 800b5f8:	e014      	b.n	800b624 <MB_CalcCRC16+0x40>
    {
        uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC  */
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	1c5a      	adds	r2, r3, #1
 800b5fe:	607a      	str	r2, [r7, #4]
 800b600:	781b      	ldrb	r3, [r3, #0]
 800b602:	b2da      	uxtb	r2, r3
 800b604:	7bbb      	ldrb	r3, [r7, #14]
 800b606:	4053      	eors	r3, r2
 800b608:	b2db      	uxtb	r3, r3
 800b60a:	60bb      	str	r3, [r7, #8]
        uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800b60c:	4a0f      	ldr	r2, [pc, #60]	@ (800b64c <MB_CalcCRC16+0x68>)
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	4413      	add	r3, r2
 800b612:	781a      	ldrb	r2, [r3, #0]
 800b614:	7bfb      	ldrb	r3, [r7, #15]
 800b616:	4053      	eors	r3, r2
 800b618:	73bb      	strb	r3, [r7, #14]
        uchCRCHi = auchCRCLo[uIndex] ;
 800b61a:	4a0d      	ldr	r2, [pc, #52]	@ (800b650 <MB_CalcCRC16+0x6c>)
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	4413      	add	r3, r2
 800b620:	781b      	ldrb	r3, [r3, #0]
 800b622:	73fb      	strb	r3, [r7, #15]
    while (usDataLen--) /* pass through message buffer  */
 800b624:	887b      	ldrh	r3, [r7, #2]
 800b626:	1e5a      	subs	r2, r3, #1
 800b628:	807a      	strh	r2, [r7, #2]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d1e5      	bne.n	800b5fa <MB_CalcCRC16+0x16>
    }
    return (uchCRCHi << 8 | uchCRCLo) ;
 800b62e:	7bfb      	ldrb	r3, [r7, #15]
 800b630:	021b      	lsls	r3, r3, #8
 800b632:	b21a      	sxth	r2, r3
 800b634:	7bbb      	ldrb	r3, [r7, #14]
 800b636:	b21b      	sxth	r3, r3
 800b638:	4313      	orrs	r3, r2
 800b63a:	b21b      	sxth	r3, r3
 800b63c:	b29b      	uxth	r3, r3
}
 800b63e:	4618      	mov	r0, r3
 800b640:	3714      	adds	r7, #20
 800b642:	46bd      	mov	sp, r7
 800b644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b648:	4770      	bx	lr
 800b64a:	bf00      	nop
 800b64c:	2000002c 	.word	0x2000002c
 800b650:	2000012c 	.word	0x2000012c

0800b654 <MB_setReqBuff>:
  * @brief sets requested modbus pdu buffer
  * @param buff: pdu buffer pointer
  * @param size: pdu buffer size
  * @retval none
  */
void MB_setReqBuff(uint8_t *buff, uint8_t size){
 800b654:	b480      	push	{r7}
 800b656:	b083      	sub	sp, #12
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	460b      	mov	r3, r1
 800b65e:	70fb      	strb	r3, [r7, #3]
	mbHandle.rxBuffer = buff;
 800b660:	4a05      	ldr	r2, [pc, #20]	@ (800b678 <MB_setReqBuff+0x24>)
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6013      	str	r3, [r2, #0]
	mbHandle.rxBufferSize = size;
 800b666:	4a04      	ldr	r2, [pc, #16]	@ (800b678 <MB_setReqBuff+0x24>)
 800b668:	78fb      	ldrb	r3, [r7, #3]
 800b66a:	7213      	strb	r3, [r2, #8]

}
 800b66c:	bf00      	nop
 800b66e:	370c      	adds	r7, #12
 800b670:	46bd      	mov	sp, r7
 800b672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b676:	4770      	bx	lr
 800b678:	20000c18 	.word	0x20000c18

0800b67c <MB_setRespBuff>:
  * @param buff: pdu buffer pointer
  * @param size: pdu buffer size
  * @retval none
  */

void MB_setRespBuff(uint8_t *buff){
 800b67c:	b480      	push	{r7}
 800b67e:	b083      	sub	sp, #12
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
	mbHandle.txBuffer = buff;
 800b684:	4a04      	ldr	r2, [pc, #16]	@ (800b698 <MB_setRespBuff+0x1c>)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	6053      	str	r3, [r2, #4]
}
 800b68a:	bf00      	nop
 800b68c:	370c      	adds	r7, #12
 800b68e:	46bd      	mov	sp, r7
 800b690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b694:	4770      	bx	lr
 800b696:	bf00      	nop
 800b698:	20000c18 	.word	0x20000c18

0800b69c <MB_getRespBuffSize>:
/*
 * get response buffer size
 * */
uint8_t MB_getRespBuffSize(void){
 800b69c:	b480      	push	{r7}
 800b69e:	af00      	add	r7, sp, #0
	return mbHandle.txBufferSize;
 800b6a0:	4b03      	ldr	r3, [pc, #12]	@ (800b6b0 <MB_getRespBuffSize+0x14>)
 800b6a2:	7a5b      	ldrb	r3, [r3, #9]
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ac:	4770      	bx	lr
 800b6ae:	bf00      	nop
 800b6b0:	20000c18 	.word	0x20000c18

0800b6b4 <MB_executeRequest>:
/**
  * @brief To execute the request which is received from the master
  * @param functionCode = the request function code
  * @retval 2-6,8,10-11, and 255; where 2-6,8 & 10-11 = exception code, and 255 = no exception occurred
  */
uint8_t MB_executeRequest(uint8_t functionCode){
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b084      	sub	sp, #16
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	71fb      	strb	r3, [r7, #7]
	uint8_t exeStatus = MB_EC_ILF_1;
 800b6be:	2301      	movs	r3, #1
 800b6c0:	73fb      	strb	r3, [r7, #15]
	mbHandle.txBufferSize = 0u;
 800b6c2:	4b35      	ldr	r3, [pc, #212]	@ (800b798 <MB_executeRequest+0xe4>)
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	725a      	strb	r2, [r3, #9]
	switch (functionCode) {
 800b6c8:	79fb      	ldrb	r3, [r7, #7]
 800b6ca:	3b01      	subs	r3, #1
 800b6cc:	2b16      	cmp	r3, #22
 800b6ce:	d859      	bhi.n	800b784 <MB_executeRequest+0xd0>
 800b6d0:	a201      	add	r2, pc, #4	@ (adr r2, 800b6d8 <MB_executeRequest+0x24>)
 800b6d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6d6:	bf00      	nop
 800b6d8:	0800b735 	.word	0x0800b735
 800b6dc:	0800b73f 	.word	0x0800b73f
 800b6e0:	0800b749 	.word	0x0800b749
 800b6e4:	0800b753 	.word	0x0800b753
 800b6e8:	0800b75d 	.word	0x0800b75d
 800b6ec:	0800b767 	.word	0x0800b767
 800b6f0:	0800b78b 	.word	0x0800b78b
 800b6f4:	0800b785 	.word	0x0800b785
 800b6f8:	0800b785 	.word	0x0800b785
 800b6fc:	0800b785 	.word	0x0800b785
 800b700:	0800b785 	.word	0x0800b785
 800b704:	0800b785 	.word	0x0800b785
 800b708:	0800b785 	.word	0x0800b785
 800b70c:	0800b785 	.word	0x0800b785
 800b710:	0800b771 	.word	0x0800b771
 800b714:	0800b77b 	.word	0x0800b77b
 800b718:	0800b785 	.word	0x0800b785
 800b71c:	0800b785 	.word	0x0800b785
 800b720:	0800b785 	.word	0x0800b785
 800b724:	0800b785 	.word	0x0800b785
 800b728:	0800b785 	.word	0x0800b785
 800b72c:	0800b78b 	.word	0x0800b78b
 800b730:	0800b78b 	.word	0x0800b78b
		case MB_FC_RC_01:
			exeStatus = MB_readCoils();
 800b734:	f000 fb50 	bl	800bdd8 <MB_readCoils>
 800b738:	4603      	mov	r3, r0
 800b73a:	73fb      	strb	r3, [r7, #15]
			break;
 800b73c:	e026      	b.n	800b78c <MB_executeRequest+0xd8>
		case MB_FC_RDI_02:
			exeStatus = MB_readDI();
 800b73e:	f000 fbd9 	bl	800bef4 <MB_readDI>
 800b742:	4603      	mov	r3, r0
 800b744:	73fb      	strb	r3, [r7, #15]
			break;
 800b746:	e021      	b.n	800b78c <MB_executeRequest+0xd8>
		case MB_FC_RHR_03:
			exeStatus = MB_readHR();
 800b748:	f000 fdd0 	bl	800c2ec <MB_readHR>
 800b74c:	4603      	mov	r3, r0
 800b74e:	73fb      	strb	r3, [r7, #15]
			break;
 800b750:	e01c      	b.n	800b78c <MB_executeRequest+0xd8>
		case MB_FC_RIR_04:
			exeStatus = MB_readIR();
 800b752:	f000 fd3a 	bl	800c1ca <MB_readIR>
 800b756:	4603      	mov	r3, r0
 800b758:	73fb      	strb	r3, [r7, #15]
			break;
 800b75a:	e017      	b.n	800b78c <MB_executeRequest+0xd8>
		case MB_FC_WSC_05:
			exeStatus = MB_writeSC();
 800b75c:	f000 fc5a 	bl	800c014 <MB_writeSC>
 800b760:	4603      	mov	r3, r0
 800b762:	73fb      	strb	r3, [r7, #15]
			break;
 800b764:	e012      	b.n	800b78c <MB_executeRequest+0xd8>
		case MB_FC_WSR_06:
			exeStatus = MB_writeSHR();
 800b766:	f000 fe59 	bl	800c41c <MB_writeSHR>
 800b76a:	4603      	mov	r3, r0
 800b76c:	73fb      	strb	r3, [r7, #15]
			break;
 800b76e:	e00d      	b.n	800b78c <MB_executeRequest+0xd8>
		case MB_FC_RES_07:

			break;

		case MB_FC_WMC_15:
			exeStatus = MB_writeMC();
 800b770:	f000 fc82 	bl	800c078 <MB_writeMC>
 800b774:	4603      	mov	r3, r0
 800b776:	73fb      	strb	r3, [r7, #15]
			break;
 800b778:	e008      	b.n	800b78c <MB_executeRequest+0xd8>
		case MB_FC_WMR_16:
			exeStatus = MB_writeMHR();
 800b77a:	f000 fe85 	bl	800c488 <MB_writeMHR>
 800b77e:	4603      	mov	r3, r0
 800b780:	73fb      	strb	r3, [r7, #15]
			break;
 800b782:	e003      	b.n	800b78c <MB_executeRequest+0xd8>
			break;
		case MB_FC_RWMR_23:

			break;
		default:
			exeStatus = MB_EC_ILF_1;
 800b784:	2301      	movs	r3, #1
 800b786:	73fb      	strb	r3, [r7, #15]
			break;
 800b788:	e000      	b.n	800b78c <MB_executeRequest+0xd8>
			break;
 800b78a:	bf00      	nop
	}
	return exeStatus;
 800b78c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b78e:	4618      	mov	r0, r3
 800b790:	3710      	adds	r7, #16
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}
 800b796:	bf00      	nop
 800b798:	20000c18 	.word	0x20000c18

0800b79c <MB_ClearBuffer>:
/**
  * @brief To clear the modbus PDU buffer,
  * @param none
  * @retval none
  */
void MB_ClearBuffer(void){
 800b79c:	b580      	push	{r7, lr}
 800b79e:	af00      	add	r7, sp, #0
	memset(mbHandle.rxBuffer,0U,mbHandle.rxBufferSize);
 800b7a0:	4b0b      	ldr	r3, [pc, #44]	@ (800b7d0 <MB_ClearBuffer+0x34>)
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	4a0a      	ldr	r2, [pc, #40]	@ (800b7d0 <MB_ClearBuffer+0x34>)
 800b7a6:	7a12      	ldrb	r2, [r2, #8]
 800b7a8:	2100      	movs	r1, #0
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	f005 fc4c 	bl	8011048 <memset>
	memset(mbHandle.txBuffer,0U,mbHandle.txBufferSize);
 800b7b0:	4b07      	ldr	r3, [pc, #28]	@ (800b7d0 <MB_ClearBuffer+0x34>)
 800b7b2:	685b      	ldr	r3, [r3, #4]
 800b7b4:	4a06      	ldr	r2, [pc, #24]	@ (800b7d0 <MB_ClearBuffer+0x34>)
 800b7b6:	7a52      	ldrb	r2, [r2, #9]
 800b7b8:	2100      	movs	r1, #0
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f005 fc44 	bl	8011048 <memset>
	mbHandle.rxBufferSize = 0U;
 800b7c0:	4b03      	ldr	r3, [pc, #12]	@ (800b7d0 <MB_ClearBuffer+0x34>)
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	721a      	strb	r2, [r3, #8]
	mbHandle.txBufferSize = 0U;
 800b7c6:	4b02      	ldr	r3, [pc, #8]	@ (800b7d0 <MB_ClearBuffer+0x34>)
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	725a      	strb	r2, [r3, #9]
}
 800b7cc:	bf00      	nop
 800b7ce:	bd80      	pop	{r7, pc}
 800b7d0:	20000c18 	.word	0x20000c18

0800b7d4 <MB_appendToRespPDU>:
/**
  * @brief It append data to response PDU
  * @param data, data byte to append to response PDU
  * @retval none
  */
void MB_appendToRespPDU(uint8_t data){
 800b7d4:	b480      	push	{r7}
 800b7d6:	b083      	sub	sp, #12
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	4603      	mov	r3, r0
 800b7dc:	71fb      	strb	r3, [r7, #7]
	mbHandle.txBuffer[mbHandle.txBufferSize++] = data;
 800b7de:	4b0a      	ldr	r3, [pc, #40]	@ (800b808 <MB_appendToRespPDU+0x34>)
 800b7e0:	685a      	ldr	r2, [r3, #4]
 800b7e2:	4b09      	ldr	r3, [pc, #36]	@ (800b808 <MB_appendToRespPDU+0x34>)
 800b7e4:	7a5b      	ldrb	r3, [r3, #9]
 800b7e6:	1c59      	adds	r1, r3, #1
 800b7e8:	b2c8      	uxtb	r0, r1
 800b7ea:	4907      	ldr	r1, [pc, #28]	@ (800b808 <MB_appendToRespPDU+0x34>)
 800b7ec:	7248      	strb	r0, [r1, #9]
 800b7ee:	4413      	add	r3, r2
 800b7f0:	79fa      	ldrb	r2, [r7, #7]
 800b7f2:	701a      	strb	r2, [r3, #0]
	mbHandle.is_req_cpy_to_resp = 0U;
 800b7f4:	4b04      	ldr	r3, [pc, #16]	@ (800b808 <MB_appendToRespPDU+0x34>)
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	729a      	strb	r2, [r3, #10]
}
 800b7fa:	bf00      	nop
 800b7fc:	370c      	adds	r7, #12
 800b7fe:	46bd      	mov	sp, r7
 800b800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b804:	4770      	bx	lr
 800b806:	bf00      	nop
 800b808:	20000c18 	.word	0x20000c18

0800b80c <MB_appendToRespPDU_SAFC>:
/**
  * @brief It append slave address and function code to response PDU
  * @param none
  * @retval none
  */
void MB_appendToRespPDU_SAFC(void){
 800b80c:	b580      	push	{r7, lr}
 800b80e:	af00      	add	r7, sp, #0
	MB_appendToRespPDU(MB_getSlaveAddress());
 800b810:	f000 f9f2 	bl	800bbf8 <MB_getSlaveAddress>
 800b814:	4603      	mov	r3, r0
 800b816:	4618      	mov	r0, r3
 800b818:	f7ff ffdc 	bl	800b7d4 <MB_appendToRespPDU>
	MB_appendToRespPDU(MB_getFunctionCode());
 800b81c:	f000 f9f8 	bl	800bc10 <MB_getFunctionCode>
 800b820:	4603      	mov	r3, r0
 800b822:	4618      	mov	r0, r3
 800b824:	f7ff ffd6 	bl	800b7d4 <MB_appendToRespPDU>
}
 800b828:	bf00      	nop
 800b82a:	bd80      	pop	{r7, pc}

0800b82c <MB_appendToRespPDU_CRC>:
/**
  * @brief It appends CRC16 to response PDU
  * @param none
  * @retval none
  */
void MB_appendToRespPDU_CRC(void){
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b082      	sub	sp, #8
 800b830:	af00      	add	r7, sp, #0
	if(!mbHandle.is_req_cpy_to_resp){
 800b832:	4b10      	ldr	r3, [pc, #64]	@ (800b874 <MB_appendToRespPDU_CRC+0x48>)
 800b834:	7a9b      	ldrb	r3, [r3, #10]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d115      	bne.n	800b866 <MB_appendToRespPDU_CRC+0x3a>
		uint16_t crc16 = MB_CalcCRC16(mbHandle.txBuffer, mbHandle.txBufferSize);			// calculates CRC
 800b83a:	4b0e      	ldr	r3, [pc, #56]	@ (800b874 <MB_appendToRespPDU_CRC+0x48>)
 800b83c:	685b      	ldr	r3, [r3, #4]
 800b83e:	4a0d      	ldr	r2, [pc, #52]	@ (800b874 <MB_appendToRespPDU_CRC+0x48>)
 800b840:	7a52      	ldrb	r2, [r2, #9]
 800b842:	4611      	mov	r1, r2
 800b844:	4618      	mov	r0, r3
 800b846:	f7ff fecd 	bl	800b5e4 <MB_CalcCRC16>
 800b84a:	4603      	mov	r3, r0
 800b84c:	80fb      	strh	r3, [r7, #6]
		MB_appendToRespPDU((uint8_t)(crc16 & 0x00FF));
 800b84e:	88fb      	ldrh	r3, [r7, #6]
 800b850:	b2db      	uxtb	r3, r3
 800b852:	4618      	mov	r0, r3
 800b854:	f7ff ffbe 	bl	800b7d4 <MB_appendToRespPDU>
		MB_appendToRespPDU((uint8_t)(crc16>>8));
 800b858:	88fb      	ldrh	r3, [r7, #6]
 800b85a:	0a1b      	lsrs	r3, r3, #8
 800b85c:	b29b      	uxth	r3, r3
 800b85e:	b2db      	uxtb	r3, r3
 800b860:	4618      	mov	r0, r3
 800b862:	f7ff ffb7 	bl	800b7d4 <MB_appendToRespPDU>
	}
	mbHandle.is_req_cpy_to_resp = 0U;
 800b866:	4b03      	ldr	r3, [pc, #12]	@ (800b874 <MB_appendToRespPDU_CRC+0x48>)
 800b868:	2200      	movs	r2, #0
 800b86a:	729a      	strb	r2, [r3, #10]
}
 800b86c:	bf00      	nop
 800b86e:	3708      	adds	r7, #8
 800b870:	46bd      	mov	sp, r7
 800b872:	bd80      	pop	{r7, pc}
 800b874:	20000c18 	.word	0x20000c18

0800b878 <MB_excepRespBuilder>:
/**
  * @brief To build exception response
  * @param None
  * @retval 1 or 0, if calculated CRC is matched with received CRC it will return 1, otherwise it will return 0
  */
void MB_excepRespBuilder(uint8_t excepCode){
 800b878:	b580      	push	{r7, lr}
 800b87a:	b082      	sub	sp, #8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	4603      	mov	r3, r0
 800b880:	71fb      	strb	r3, [r7, #7]
	MB_appendToRespPDU(MB_getSlaveAddress());							// appends the slave address to the response PDU
 800b882:	f000 f9b9 	bl	800bbf8 <MB_getSlaveAddress>
 800b886:	4603      	mov	r3, r0
 800b888:	4618      	mov	r0, r3
 800b88a:	f7ff ffa3 	bl	800b7d4 <MB_appendToRespPDU>
	MB_appendToRespPDU(MB_EFC_OFFSET + MB_getFunctionCode());			// appends the exception function code
 800b88e:	f000 f9bf 	bl	800bc10 <MB_getFunctionCode>
 800b892:	4603      	mov	r3, r0
 800b894:	3b80      	subs	r3, #128	@ 0x80
 800b896:	b2db      	uxtb	r3, r3
 800b898:	4618      	mov	r0, r3
 800b89a:	f7ff ff9b 	bl	800b7d4 <MB_appendToRespPDU>
	MB_appendToRespPDU(excepCode);										// appends exception code
 800b89e:	79fb      	ldrb	r3, [r7, #7]
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	f7ff ff97 	bl	800b7d4 <MB_appendToRespPDU>


}
 800b8a6:	bf00      	nop
 800b8a8:	3708      	adds	r7, #8
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}

0800b8ae <MB_isFunctionCodeValid>:
/**
  * @brief To check the function code
  * @param functionCode - received function code
  * @retval 1U or 0U, returns 1U for valid function code, or return 0U for invalid function code
  */
uint8_t MB_isFunctionCodeValid(uint8_t functionCode){
 800b8ae:	b480      	push	{r7}
 800b8b0:	b083      	sub	sp, #12
 800b8b2:	af00      	add	r7, sp, #0
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	71fb      	strb	r3, [r7, #7]
	// 1-227 is the range of supported function code public + user define function code
	return ((functionCode >= MB_FC_RC_01 && functionCode <= MB_FC_DIAG_08)
	|| (functionCode == MB_FC_GCEC_11 )
	|| (functionCode >= MB_FC_WMC_15 && functionCode <= MB_FC_WMR_16)
	|| (functionCode >= MB_FC_MWR_22 && functionCode <= MB_FC_RWMR_23)
	|| (functionCode == 66u)
 800b8b8:	79fb      	ldrb	r3, [r7, #7]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d002      	beq.n	800b8c4 <MB_isFunctionCodeValid+0x16>
	return ((functionCode >= MB_FC_RC_01 && functionCode <= MB_FC_DIAG_08)
 800b8be:	79fb      	ldrb	r3, [r7, #7]
 800b8c0:	2b08      	cmp	r3, #8
 800b8c2:	d911      	bls.n	800b8e8 <MB_isFunctionCodeValid+0x3a>
	|| (functionCode == MB_FC_GCEC_11 )
 800b8c4:	79fb      	ldrb	r3, [r7, #7]
 800b8c6:	2b0b      	cmp	r3, #11
 800b8c8:	d00e      	beq.n	800b8e8 <MB_isFunctionCodeValid+0x3a>
	|| (functionCode >= MB_FC_WMC_15 && functionCode <= MB_FC_WMR_16)
 800b8ca:	79fb      	ldrb	r3, [r7, #7]
 800b8cc:	2b0e      	cmp	r3, #14
 800b8ce:	d902      	bls.n	800b8d6 <MB_isFunctionCodeValid+0x28>
 800b8d0:	79fb      	ldrb	r3, [r7, #7]
 800b8d2:	2b10      	cmp	r3, #16
 800b8d4:	d908      	bls.n	800b8e8 <MB_isFunctionCodeValid+0x3a>
	|| (functionCode >= MB_FC_MWR_22 && functionCode <= MB_FC_RWMR_23)
 800b8d6:	79fb      	ldrb	r3, [r7, #7]
 800b8d8:	2b15      	cmp	r3, #21
 800b8da:	d902      	bls.n	800b8e2 <MB_isFunctionCodeValid+0x34>
 800b8dc:	79fb      	ldrb	r3, [r7, #7]
 800b8de:	2b17      	cmp	r3, #23
 800b8e0:	d902      	bls.n	800b8e8 <MB_isFunctionCodeValid+0x3a>
	|| (functionCode == 66u)
 800b8e2:	79fb      	ldrb	r3, [r7, #7]
 800b8e4:	2b42      	cmp	r3, #66	@ 0x42
 800b8e6:	d101      	bne.n	800b8ec <MB_isFunctionCodeValid+0x3e>
 800b8e8:	2301      	movs	r3, #1
 800b8ea:	e000      	b.n	800b8ee <MB_isFunctionCodeValid+0x40>
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	b2db      	uxtb	r3, r3
	);
}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	370c      	adds	r7, #12
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fa:	4770      	bx	lr

0800b8fc <MB_checkMCQtyAddrByteCount>:
  * @param none
  * @retval 0, 2 & 3, where 0 = no exception, 2 = illegal data address, 3 = illegal data value
  *
  */

uint8_t MB_checkMCQtyAddrByteCount(void){
 800b8fc:	b590      	push	{r4, r7, lr}
 800b8fe:	b083      	sub	sp, #12
 800b900:	af00      	add	r7, sp, #0
	uint8_t clc_byte_count = (MB_getQuantity(MB_FC_INDEX+3)/8)+(MB_getQuantity(MB_FC_INDEX+3)%8>0);		// to calculate byte count from the output quantity
 800b902:	2004      	movs	r0, #4
 800b904:	f000 f9a6 	bl	800bc54 <MB_getQuantity>
 800b908:	4603      	mov	r3, r0
 800b90a:	08db      	lsrs	r3, r3, #3
 800b90c:	b29b      	uxth	r3, r3
 800b90e:	b2dc      	uxtb	r4, r3
 800b910:	2004      	movs	r0, #4
 800b912:	f000 f99f 	bl	800bc54 <MB_getQuantity>
 800b916:	4603      	mov	r3, r0
 800b918:	f003 0307 	and.w	r3, r3, #7
 800b91c:	b29b      	uxth	r3, r3
 800b91e:	2b00      	cmp	r3, #0
 800b920:	bf14      	ite	ne
 800b922:	2301      	movne	r3, #1
 800b924:	2300      	moveq	r3, #0
 800b926:	b2db      	uxtb	r3, r3
 800b928:	4423      	add	r3, r4
 800b92a:	71fb      	strb	r3, [r7, #7]
	if(MB_checkDataQuantity(MB_getQuantity(MB_FC_INDEX+3), (MB_COA_MAX-MB_CO_ADDR_OFFSET))
 800b92c:	2004      	movs	r0, #4
 800b92e:	f000 f991 	bl	800bc54 <MB_getQuantity>
 800b932:	4603      	mov	r3, r0
 800b934:	211f      	movs	r1, #31
 800b936:	4618      	mov	r0, r3
 800b938:	f000 f896 	bl	800ba68 <MB_checkDataQuantity>
 800b93c:	4603      	mov	r3, r0
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d01b      	beq.n	800b97a <MB_checkMCQtyAddrByteCount+0x7e>
			&& (clc_byte_count == mbHandle.rxBuffer[MB_FC_INDEX+5])){				//multiple coils write checks valid quantity of coils
 800b942:	4b10      	ldr	r3, [pc, #64]	@ (800b984 <MB_checkMCQtyAddrByteCount+0x88>)
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	3306      	adds	r3, #6
 800b948:	781b      	ldrb	r3, [r3, #0]
 800b94a:	79fa      	ldrb	r2, [r7, #7]
 800b94c:	429a      	cmp	r2, r3
 800b94e:	d114      	bne.n	800b97a <MB_checkMCQtyAddrByteCount+0x7e>
		if(MB_checkDataAddress(MB_getStartAddress(MB_FC_INDEX+1), (MB_COA_MAX-MB_CO_ADDR_OFFSET), MB_getQuantity(MB_FC_INDEX+3))){		// MAX coils/registers address 10000, checks valid data address and address+quantity of coils, Max value will not exceed 9999
 800b950:	2002      	movs	r0, #2
 800b952:	f000 f969 	bl	800bc28 <MB_getStartAddress>
 800b956:	4603      	mov	r3, r0
 800b958:	461c      	mov	r4, r3
 800b95a:	2004      	movs	r0, #4
 800b95c:	f000 f97a 	bl	800bc54 <MB_getQuantity>
 800b960:	4603      	mov	r3, r0
 800b962:	461a      	mov	r2, r3
 800b964:	211f      	movs	r1, #31
 800b966:	4620      	mov	r0, r4
 800b968:	f000 f897 	bl	800ba9a <MB_checkDataAddress>
 800b96c:	4603      	mov	r3, r0
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d001      	beq.n	800b976 <MB_checkMCQtyAddrByteCount+0x7a>
			return 0;
 800b972:	2300      	movs	r3, #0
 800b974:	e002      	b.n	800b97c <MB_checkMCQtyAddrByteCount+0x80>
		}else{
			return MB_EC_ILDA_2;										// returns exception code - 2 for illegal data address and address+quantity
 800b976:	2302      	movs	r3, #2
 800b978:	e000      	b.n	800b97c <MB_checkMCQtyAddrByteCount+0x80>
		}
	}else{
		return MB_EC_ILDV_3;											// returns exception code - 3 for illegal data value/quantity
 800b97a:	2303      	movs	r3, #3
	}

}
 800b97c:	4618      	mov	r0, r3
 800b97e:	370c      	adds	r7, #12
 800b980:	46bd      	mov	sp, r7
 800b982:	bd90      	pop	{r4, r7, pc}
 800b984:	20000c18 	.word	0x20000c18

0800b988 <MB_checkMRQtyAddrByteCount>:
 * @note The maximum number of registers that can be written is defined by
 *       the `maxAddress` parameter, with a defined limit for the quantity
 *       of registers. The byte count is calculated as twice the quantity
 *       of registers, as each register is 2 bytes.
 */
uint8_t MB_checkMRQtyAddrByteCount(uint16_t maxAddress){
 800b988:	b5b0      	push	{r4, r5, r7, lr}
 800b98a:	b084      	sub	sp, #16
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	4603      	mov	r3, r0
 800b990:	80fb      	strh	r3, [r7, #6]
	uint8_t clc_byte_count = MB_getQuantity(MB_FC_INDEX+3)*2;		// to calculate byte count from the output quantity
 800b992:	2004      	movs	r0, #4
 800b994:	f000 f95e 	bl	800bc54 <MB_getQuantity>
 800b998:	4603      	mov	r3, r0
 800b99a:	b2db      	uxtb	r3, r3
 800b99c:	005b      	lsls	r3, r3, #1
 800b99e:	73fb      	strb	r3, [r7, #15]
	if(MB_checkDataQuantity(MB_getQuantity(MB_FC_INDEX+3), (maxAddress-MB_HR_ADDR_OFFSET))
 800b9a0:	2004      	movs	r0, #4
 800b9a2:	f000 f957 	bl	800bc54 <MB_getQuantity>
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	461a      	mov	r2, r3
 800b9aa:	88fb      	ldrh	r3, [r7, #6]
 800b9ac:	f503 43c7 	add.w	r3, r3, #25472	@ 0x6380
 800b9b0:	333f      	adds	r3, #63	@ 0x3f
 800b9b2:	b29b      	uxth	r3, r3
 800b9b4:	4619      	mov	r1, r3
 800b9b6:	4610      	mov	r0, r2
 800b9b8:	f000 f856 	bl	800ba68 <MB_checkDataQuantity>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d020      	beq.n	800ba04 <MB_checkMRQtyAddrByteCount+0x7c>
			&& (clc_byte_count == mbHandle.rxBuffer[MB_FC_INDEX+5])){				// Max quantity- 1968 for multiple register write checks valid quantity of coils
 800b9c2:	4b13      	ldr	r3, [pc, #76]	@ (800ba10 <MB_checkMRQtyAddrByteCount+0x88>)
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	3306      	adds	r3, #6
 800b9c8:	781b      	ldrb	r3, [r3, #0]
 800b9ca:	7bfa      	ldrb	r2, [r7, #15]
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d119      	bne.n	800ba04 <MB_checkMRQtyAddrByteCount+0x7c>
		if(MB_checkDataAddress(MB_getStartAddress(MB_FC_INDEX+1), (maxAddress-MB_HR_ADDR_OFFSET), MB_getQuantity(MB_FC_INDEX+3))){		// MAX coils/registers address 10000, checks valid data address and address+quantity of register, Max value will not exceed 9999
 800b9d0:	2002      	movs	r0, #2
 800b9d2:	f000 f929 	bl	800bc28 <MB_getStartAddress>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	461d      	mov	r5, r3
 800b9da:	88fb      	ldrh	r3, [r7, #6]
 800b9dc:	f503 43c7 	add.w	r3, r3, #25472	@ 0x6380
 800b9e0:	333f      	adds	r3, #63	@ 0x3f
 800b9e2:	b29c      	uxth	r4, r3
 800b9e4:	2004      	movs	r0, #4
 800b9e6:	f000 f935 	bl	800bc54 <MB_getQuantity>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	461a      	mov	r2, r3
 800b9ee:	4621      	mov	r1, r4
 800b9f0:	4628      	mov	r0, r5
 800b9f2:	f000 f852 	bl	800ba9a <MB_checkDataAddress>
 800b9f6:	4603      	mov	r3, r0
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d001      	beq.n	800ba00 <MB_checkMRQtyAddrByteCount+0x78>
			return 0;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	e002      	b.n	800ba06 <MB_checkMRQtyAddrByteCount+0x7e>
		}else{
			return MB_EC_ILDA_2;										// returns exception code - 2 for illegal data address and address+quantity
 800ba00:	2302      	movs	r3, #2
 800ba02:	e000      	b.n	800ba06 <MB_checkMRQtyAddrByteCount+0x7e>
		}
	}else{
		return MB_EC_ILDV_3;											// returns exception code - 3 for illegal data value/quantity
 800ba04:	2303      	movs	r3, #3
	}

}
 800ba06:	4618      	mov	r0, r3
 800ba08:	3710      	adds	r7, #16
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bdb0      	pop	{r4, r5, r7, pc}
 800ba0e:	bf00      	nop
 800ba10:	20000c18 	.word	0x20000c18

0800ba14 <MB_checkDataQtyAddr>:
  * of the requested coils or registers, quantity is the number of requested coils or register
  * and maxQuantity is the max number of coils or registers
  *
  * @retval 0, 2 & 3, where 0 = no exception, 2 = illegal data address, 3 = illegal data value
  */
uint8_t MB_checkDataQtyAddr(uint16_t startAddress, uint16_t maxAddress, uint16_t quantity, uint16_t maxQuantity){
 800ba14:	b590      	push	{r4, r7, lr}
 800ba16:	b083      	sub	sp, #12
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	4604      	mov	r4, r0
 800ba1c:	4608      	mov	r0, r1
 800ba1e:	4611      	mov	r1, r2
 800ba20:	461a      	mov	r2, r3
 800ba22:	4623      	mov	r3, r4
 800ba24:	80fb      	strh	r3, [r7, #6]
 800ba26:	4603      	mov	r3, r0
 800ba28:	80bb      	strh	r3, [r7, #4]
 800ba2a:	460b      	mov	r3, r1
 800ba2c:	807b      	strh	r3, [r7, #2]
 800ba2e:	4613      	mov	r3, r2
 800ba30:	803b      	strh	r3, [r7, #0]
	if(MB_checkDataQuantity(quantity, maxQuantity)){						// Max quantity- 2000 for coils and 125 for registers, checks valid quantity of coils
 800ba32:	883a      	ldrh	r2, [r7, #0]
 800ba34:	887b      	ldrh	r3, [r7, #2]
 800ba36:	4611      	mov	r1, r2
 800ba38:	4618      	mov	r0, r3
 800ba3a:	f000 f815 	bl	800ba68 <MB_checkDataQuantity>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d00c      	beq.n	800ba5e <MB_checkDataQtyAddr+0x4a>
		if(MB_checkDataAddress(startAddress, maxAddress, quantity)){		// MAX coils/registers address 10000, checks valid data address and address+quantity of coils, Max value will not exceed 9999
 800ba44:	887a      	ldrh	r2, [r7, #2]
 800ba46:	88b9      	ldrh	r1, [r7, #4]
 800ba48:	88fb      	ldrh	r3, [r7, #6]
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	f000 f825 	bl	800ba9a <MB_checkDataAddress>
 800ba50:	4603      	mov	r3, r0
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d001      	beq.n	800ba5a <MB_checkDataQtyAddr+0x46>
			return 0;
 800ba56:	2300      	movs	r3, #0
 800ba58:	e002      	b.n	800ba60 <MB_checkDataQtyAddr+0x4c>
		}else{
			return MB_EC_ILDA_2;										// returns exception code - 2 for illegal data address and address+quantity
 800ba5a:	2302      	movs	r3, #2
 800ba5c:	e000      	b.n	800ba60 <MB_checkDataQtyAddr+0x4c>
		}
	}else{
		return MB_EC_ILDV_3;											// returns exception code - 3 for illegal data value/quantity
 800ba5e:	2303      	movs	r3, #3
	}
}
 800ba60:	4618      	mov	r0, r3
 800ba62:	370c      	adds	r7, #12
 800ba64:	46bd      	mov	sp, r7
 800ba66:	bd90      	pop	{r4, r7, pc}

0800ba68 <MB_checkDataQuantity>:
  * @param quantity, maxQuantity, where, quantity is the number of requested coils or register
  * and maxQuantity is the max number of coils or registers
  *
  * @retval 0, 1 0 = invalid, 1 = valid
  */
uint8_t MB_checkDataQuantity(uint16_t quantity, uint16_t maxQuantity){
 800ba68:	b480      	push	{r7}
 800ba6a:	b083      	sub	sp, #12
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	4603      	mov	r3, r0
 800ba70:	460a      	mov	r2, r1
 800ba72:	80fb      	strh	r3, [r7, #6]
 800ba74:	4613      	mov	r3, r2
 800ba76:	80bb      	strh	r3, [r7, #4]
	return (quantity >= 1 && quantity <= maxQuantity);
 800ba78:	88fb      	ldrh	r3, [r7, #6]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d005      	beq.n	800ba8a <MB_checkDataQuantity+0x22>
 800ba7e:	88fa      	ldrh	r2, [r7, #6]
 800ba80:	88bb      	ldrh	r3, [r7, #4]
 800ba82:	429a      	cmp	r2, r3
 800ba84:	d801      	bhi.n	800ba8a <MB_checkDataQuantity+0x22>
 800ba86:	2301      	movs	r3, #1
 800ba88:	e000      	b.n	800ba8c <MB_checkDataQuantity+0x24>
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	b2db      	uxtb	r3, r3
}
 800ba8e:	4618      	mov	r0, r3
 800ba90:	370c      	adds	r7, #12
 800ba92:	46bd      	mov	sp, r7
 800ba94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba98:	4770      	bx	lr

0800ba9a <MB_checkDataAddress>:
  * @param startAddress and quantity, where, startAddress is the starting address
  * of the requested coils or registers, quantity is the number of requested coils or register
  *
  * @retval 0, 1 0 = invalid, 1 = valid
  */
uint8_t MB_checkDataAddress(uint16_t startAddress, uint16_t maxAddress, uint16_t quantity){
 800ba9a:	b480      	push	{r7}
 800ba9c:	b085      	sub	sp, #20
 800ba9e:	af00      	add	r7, sp, #0
 800baa0:	4603      	mov	r3, r0
 800baa2:	80fb      	strh	r3, [r7, #6]
 800baa4:	460b      	mov	r3, r1
 800baa6:	80bb      	strh	r3, [r7, #4]
 800baa8:	4613      	mov	r3, r2
 800baaa:	807b      	strh	r3, [r7, #2]
	uint16_t lastAddress = startAddress + quantity;
 800baac:	88fa      	ldrh	r2, [r7, #6]
 800baae:	887b      	ldrh	r3, [r7, #2]
 800bab0:	4413      	add	r3, r2
 800bab2:	81fb      	strh	r3, [r7, #14]
	return((startAddress >= 0 && startAddress <= maxAddress)
				&& (lastAddress >= 1 && lastAddress <= maxAddress));
 800bab4:	88fa      	ldrh	r2, [r7, #6]
 800bab6:	88bb      	ldrh	r3, [r7, #4]
 800bab8:	429a      	cmp	r2, r3
 800baba:	d808      	bhi.n	800bace <MB_checkDataAddress+0x34>
 800babc:	89fb      	ldrh	r3, [r7, #14]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d005      	beq.n	800bace <MB_checkDataAddress+0x34>
 800bac2:	89fa      	ldrh	r2, [r7, #14]
 800bac4:	88bb      	ldrh	r3, [r7, #4]
 800bac6:	429a      	cmp	r2, r3
 800bac8:	d801      	bhi.n	800bace <MB_checkDataAddress+0x34>
 800baca:	2301      	movs	r3, #1
 800bacc:	e000      	b.n	800bad0 <MB_checkDataAddress+0x36>
 800bace:	2300      	movs	r3, #0
 800bad0:	b2db      	uxtb	r3, r3
}
 800bad2:	4618      	mov	r0, r3
 800bad4:	3714      	adds	r7, #20
 800bad6:	46bd      	mov	sp, r7
 800bad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800badc:	4770      	bx	lr

0800bade <MB_checkSCValue>:
  *
  * @param value, it is the output coil value, output coil can be 0x0000 or 0xFFFF
  *
  * @retval 0 or 1, where 1 = no exception,  0 = exception
  */
uint8_t MB_checkSCValue(uint16_t value){
 800bade:	b480      	push	{r7}
 800bae0:	b083      	sub	sp, #12
 800bae2:	af00      	add	r7, sp, #0
 800bae4:	4603      	mov	r3, r0
 800bae6:	80fb      	strh	r3, [r7, #6]
	return (value==LOW || value==HIGH);
 800bae8:	88fb      	ldrh	r3, [r7, #6]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d003      	beq.n	800baf6 <MB_checkSCValue+0x18>
 800baee:	88fb      	ldrh	r3, [r7, #6]
 800baf0:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 800baf4:	d101      	bne.n	800bafa <MB_checkSCValue+0x1c>
 800baf6:	2301      	movs	r3, #1
 800baf8:	e000      	b.n	800bafc <MB_checkSCValue+0x1e>
 800bafa:	2300      	movs	r3, #0
 800bafc:	b2db      	uxtb	r3, r3
}
 800bafe:	4618      	mov	r0, r3
 800bb00:	370c      	adds	r7, #12
 800bb02:	46bd      	mov	sp, r7
 800bb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb08:	4770      	bx	lr

0800bb0a <MB_checkSCRAddr>:
  *
  * @param address, for the target output coil or register
  *
  * @retval 0 or 1, where 1 = no exception,  0 = exception
  */
uint8_t MB_checkSCRAddr(uint16_t address, uint16_t maxAddress){
 800bb0a:	b480      	push	{r7}
 800bb0c:	b083      	sub	sp, #12
 800bb0e:	af00      	add	r7, sp, #0
 800bb10:	4603      	mov	r3, r0
 800bb12:	460a      	mov	r2, r1
 800bb14:	80fb      	strh	r3, [r7, #6]
 800bb16:	4613      	mov	r3, r2
 800bb18:	80bb      	strh	r3, [r7, #4]
	return (address>=0U && address<maxAddress);
 800bb1a:	88fa      	ldrh	r2, [r7, #6]
 800bb1c:	88bb      	ldrh	r3, [r7, #4]
 800bb1e:	429a      	cmp	r2, r3
 800bb20:	bf34      	ite	cc
 800bb22:	2301      	movcc	r3, #1
 800bb24:	2300      	movcs	r3, #0
 800bb26:	b2db      	uxtb	r3, r3
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	370c      	adds	r7, #12
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb32:	4770      	bx	lr

0800bb34 <MB_checkSCValueAddr>:
  *
  * @param address, for the target output coil or register
  *
  * @retval 0,2& 3, where 0 = no exception, 2 = illegal data address,  3 = illegal data value
  */
uint8_t MB_checkSCValueAddr(void){
 800bb34:	b580      	push	{r7, lr}
 800bb36:	af00      	add	r7, sp, #0
	if(MB_checkSCValue(MB_getSCRValue())){
 800bb38:	f000 f89a 	bl	800bc70 <MB_getSCRValue>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	4618      	mov	r0, r3
 800bb40:	f7ff ffcd 	bl	800bade <MB_checkSCValue>
 800bb44:	4603      	mov	r3, r0
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d00d      	beq.n	800bb66 <MB_checkSCValueAddr+0x32>
		if(MB_checkSCRAddr(MB_getSCRAddress(), (MB_COA_MAX-MB_CO_ADDR_OFFSET))){
 800bb4a:	f000 f87b 	bl	800bc44 <MB_getSCRAddress>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	211f      	movs	r1, #31
 800bb52:	4618      	mov	r0, r3
 800bb54:	f7ff ffd9 	bl	800bb0a <MB_checkSCRAddr>
 800bb58:	4603      	mov	r3, r0
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d001      	beq.n	800bb62 <MB_checkSCValueAddr+0x2e>
			return 0;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	e002      	b.n	800bb68 <MB_checkSCValueAddr+0x34>
		}else{
			return MB_EC_ILDA_2;
 800bb62:	2302      	movs	r3, #2
 800bb64:	e000      	b.n	800bb68 <MB_checkSCValueAddr+0x34>
		}
	}else{
		return MB_EC_ILDV_3;
 800bb66:	2303      	movs	r3, #3
	}

}
 800bb68:	4618      	mov	r0, r3
 800bb6a:	bd80      	pop	{r7, pc}

0800bb6c <MB_checkSRValue>:
  *
  * @param value, it is the output coil value, output coil can be 0x0000 or 0xFFFF
  *
  * @retval 0 or 1, where 1 = no exception,  0 = exception
  */
uint8_t MB_checkSRValue(uint16_t value){
 800bb6c:	b480      	push	{r7}
 800bb6e:	b083      	sub	sp, #12
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	4603      	mov	r3, r0
 800bb74:	80fb      	strh	r3, [r7, #6]
	return (value>=0x0000 && value<=MB_MAX_REGISTER_VALUE);
 800bb76:	2301      	movs	r3, #1
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	370c      	adds	r7, #12
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr

0800bb84 <MB_checkSRValueAddr>:
 * - MB_EC_ILDV_3 if the SR value is invalid (illegal data value).
 *
 * @note The function makes use of `MB_checkSRValue()` and
 *       `MB_checkSCRAddr()` to perform the necessary checks.
 */
uint8_t MB_checkSRValueAddr(void){
 800bb84:	b580      	push	{r7, lr}
 800bb86:	af00      	add	r7, sp, #0
	if(MB_checkSRValue(MB_getSCRValue())){
 800bb88:	f000 f872 	bl	800bc70 <MB_getSCRValue>
 800bb8c:	4603      	mov	r3, r0
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f7ff ffec 	bl	800bb6c <MB_checkSRValue>
 800bb94:	4603      	mov	r3, r0
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d00d      	beq.n	800bbb6 <MB_checkSRValueAddr+0x32>
		if(MB_checkSCRAddr(MB_getSCRAddress(), (MB_HRA_MAX-MB_HR_ADDR_OFFSET))>0u){
 800bb9a:	f000 f853 	bl	800bc44 <MB_getSCRAddress>
 800bb9e:	4603      	mov	r3, r0
 800bba0:	2118      	movs	r1, #24
 800bba2:	4618      	mov	r0, r3
 800bba4:	f7ff ffb1 	bl	800bb0a <MB_checkSCRAddr>
 800bba8:	4603      	mov	r3, r0
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d001      	beq.n	800bbb2 <MB_checkSRValueAddr+0x2e>
			return 0U;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	e002      	b.n	800bbb8 <MB_checkSRValueAddr+0x34>
		}else{
			return MB_EC_ILDA_2;
 800bbb2:	2302      	movs	r3, #2
 800bbb4:	e000      	b.n	800bbb8 <MB_checkSRValueAddr+0x34>
		}
	}else{
		return MB_EC_ILDV_3;
 800bbb6:	2303      	movs	r3, #3
	}

}
 800bbb8:	4618      	mov	r0, r3
 800bbba:	bd80      	pop	{r7, pc}

0800bbbc <MB_get2byteData>:



uint16_t MB_get2byteData(uint8_t firstByteIndex){
 800bbbc:	b480      	push	{r7}
 800bbbe:	b083      	sub	sp, #12
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	71fb      	strb	r3, [r7, #7]
	return ((uint16_t)mbHandle.rxBuffer[firstByteIndex]<<8u | (uint16_t)mbHandle.rxBuffer[firstByteIndex+1u]);
 800bbc6:	4b0b      	ldr	r3, [pc, #44]	@ (800bbf4 <MB_get2byteData+0x38>)
 800bbc8:	681a      	ldr	r2, [r3, #0]
 800bbca:	79fb      	ldrb	r3, [r7, #7]
 800bbcc:	4413      	add	r3, r2
 800bbce:	781b      	ldrb	r3, [r3, #0]
 800bbd0:	021b      	lsls	r3, r3, #8
 800bbd2:	b21a      	sxth	r2, r3
 800bbd4:	4b07      	ldr	r3, [pc, #28]	@ (800bbf4 <MB_get2byteData+0x38>)
 800bbd6:	6819      	ldr	r1, [r3, #0]
 800bbd8:	79fb      	ldrb	r3, [r7, #7]
 800bbda:	3301      	adds	r3, #1
 800bbdc:	440b      	add	r3, r1
 800bbde:	781b      	ldrb	r3, [r3, #0]
 800bbe0:	b21b      	sxth	r3, r3
 800bbe2:	4313      	orrs	r3, r2
 800bbe4:	b21b      	sxth	r3, r3
 800bbe6:	b29b      	uxth	r3, r3
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	370c      	adds	r7, #12
 800bbec:	46bd      	mov	sp, r7
 800bbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf2:	4770      	bx	lr
 800bbf4:	20000c18 	.word	0x20000c18

0800bbf8 <MB_getSlaveAddress>:
/**
  * @brief To get slave address
  * @param none
  * @retval 0-127
  */
uint8_t MB_getSlaveAddress(void){
 800bbf8:	b480      	push	{r7}
 800bbfa:	af00      	add	r7, sp, #0
	return mbHandle.rxBuffer[MB_SA_INDEX];
 800bbfc:	4b03      	ldr	r3, [pc, #12]	@ (800bc0c <MB_getSlaveAddress+0x14>)
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	781b      	ldrb	r3, [r3, #0]
}
 800bc02:	4618      	mov	r0, r3
 800bc04:	46bd      	mov	sp, r7
 800bc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0a:	4770      	bx	lr
 800bc0c:	20000c18 	.word	0x20000c18

0800bc10 <MB_getFunctionCode>:
/**
  * @brief To get the function code from request PDU buffer
  * @param none
  * @retval 0-127
  */
uint8_t MB_getFunctionCode(void){
 800bc10:	b480      	push	{r7}
 800bc12:	af00      	add	r7, sp, #0
	return mbHandle.rxBuffer[MB_FC_INDEX];
 800bc14:	4b03      	ldr	r3, [pc, #12]	@ (800bc24 <MB_getFunctionCode+0x14>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	785b      	ldrb	r3, [r3, #1]
}
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc22:	4770      	bx	lr
 800bc24:	20000c18 	.word	0x20000c18

0800bc28 <MB_getStartAddress>:
/**
  * @brief To get the data start address (without offset) from request PDU buffer
  * @param none
  * @retval 0-9999
  */
uint16_t MB_getStartAddress(uint8_t firstByteIndex){
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b082      	sub	sp, #8
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	4603      	mov	r3, r0
 800bc30:	71fb      	strb	r3, [r7, #7]
	return MB_get2byteData(firstByteIndex);
 800bc32:	79fb      	ldrb	r3, [r7, #7]
 800bc34:	4618      	mov	r0, r3
 800bc36:	f7ff ffc1 	bl	800bbbc <MB_get2byteData>
 800bc3a:	4603      	mov	r3, r0
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	3708      	adds	r7, #8
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}

0800bc44 <MB_getSCRAddress>:

uint16_t MB_getSCRAddress(void){
 800bc44:	b580      	push	{r7, lr}
 800bc46:	af00      	add	r7, sp, #0
	return MB_get2byteData(MB_FC_INDEX+1);
 800bc48:	2002      	movs	r0, #2
 800bc4a:	f7ff ffb7 	bl	800bbbc <MB_get2byteData>
 800bc4e:	4603      	mov	r3, r0
}
 800bc50:	4618      	mov	r0, r3
 800bc52:	bd80      	pop	{r7, pc}

0800bc54 <MB_getQuantity>:
/**
  * @brief To get the requested data quantity from request PDU buffer
  * @param none
  * @retval 1-2000 or 1-125, 1-2000 for coils and discrete input and 1-125 for registers
  */
uint16_t MB_getQuantity(uint8_t firstByteIndex){
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b082      	sub	sp, #8
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	71fb      	strb	r3, [r7, #7]
	return MB_get2byteData(firstByteIndex);
 800bc5e:	79fb      	ldrb	r3, [r7, #7]
 800bc60:	4618      	mov	r0, r3
 800bc62:	f7ff ffab 	bl	800bbbc <MB_get2byteData>
 800bc66:	4603      	mov	r3, r0
}
 800bc68:	4618      	mov	r0, r3
 800bc6a:	3708      	adds	r7, #8
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	bd80      	pop	{r7, pc}

0800bc70 <MB_getSCRValue>:
/**
  * @brief To get the requested data output value from the request PDU buffer
  * @param none
  * @retval the output value for single coil or register
  */
uint16_t MB_getSCRValue(void){
 800bc70:	b580      	push	{r7, lr}
 800bc72:	af00      	add	r7, sp, #0
	return MB_get2byteData(MB_FC_INDEX+3);//(mbHandle.rxBuffer[MB_FC_INDEX+3]<<8 | mbHandle.rxBuffer[MB_FC_INDEX+4]);
 800bc74:	2004      	movs	r0, #4
 800bc76:	f7ff ffa1 	bl	800bbbc <MB_get2byteData>
 800bc7a:	4603      	mov	r3, r0
}
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	bd80      	pop	{r7, pc}

0800bc80 <MB_getMCValueInByte>:
/**
  * @brief To get the requested data output value from the request PDU buffer
  * @param none
  * @retval the output value for single coil or register
  */
uint8_t MB_getMCValueInByte(uint8_t index){
 800bc80:	b480      	push	{r7}
 800bc82:	b083      	sub	sp, #12
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	4603      	mov	r3, r0
 800bc88:	71fb      	strb	r3, [r7, #7]
	return mbHandle.rxBuffer[index];//(mbHandle.rxBuffer[MB_FC_INDEX+3]<<8 | mbHandle.rxBuffer[MB_FC_INDEX+4]);
 800bc8a:	4b05      	ldr	r3, [pc, #20]	@ (800bca0 <MB_getMCValueInByte+0x20>)
 800bc8c:	681a      	ldr	r2, [r3, #0]
 800bc8e:	79fb      	ldrb	r3, [r7, #7]
 800bc90:	4413      	add	r3, r2
 800bc92:	781b      	ldrb	r3, [r3, #0]
}
 800bc94:	4618      	mov	r0, r3
 800bc96:	370c      	adds	r7, #12
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9e:	4770      	bx	lr
 800bca0:	20000c18 	.word	0x20000c18

0800bca4 <MB_getMRValueIn2Byte>:
 *
 * @note The function calls `MB_get2byteData()` to obtain the value,
 *       which is expected to handle the necessary logic for retrieving
 *       and combining the bytes correctly.
 */
uint16_t MB_getMRValueIn2Byte(uint8_t index){
 800bca4:	b580      	push	{r7, lr}
 800bca6:	b082      	sub	sp, #8
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	4603      	mov	r3, r0
 800bcac:	71fb      	strb	r3, [r7, #7]
	return MB_get2byteData(index);//(mbHandle.rxBuffer[MB_FC_INDEX+3]<<8 | mbHandle.rxBuffer[MB_FC_INDEX+4])
 800bcae:	79fb      	ldrb	r3, [r7, #7]
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	f7ff ff83 	bl	800bbbc <MB_get2byteData>
 800bcb6:	4603      	mov	r3, r0
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	3708      	adds	r7, #8
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}

0800bcc0 <MB_getIRValue>:
 *         - `MB_ERROR` if the read operation fails.
 *
 * @note Ensure that the address provided is valid and within the range of
 *       defined input registers to avoid unexpected behavior.
 */
uint8_t MB_getIRValue(uint16_t address, uint16_t *value){
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b082      	sub	sp, #8
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	6039      	str	r1, [r7, #0]
 800bcca:	80fb      	strh	r3, [r7, #6]
	return MB_readIRCallback(address, value);
 800bccc:	4b05      	ldr	r3, [pc, #20]	@ (800bce4 <MB_getIRValue+0x24>)
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	88fa      	ldrh	r2, [r7, #6]
 800bcd2:	6839      	ldr	r1, [r7, #0]
 800bcd4:	4610      	mov	r0, r2
 800bcd6:	4798      	blx	r3
 800bcd8:	4603      	mov	r3, r0
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	3708      	adds	r7, #8
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}
 800bce2:	bf00      	nop
 800bce4:	20000c30 	.word	0x20000c30

0800bce8 <MB_getIRsValue>:
 *           the retrieved data is out of the valid range (0x0000 to 0xFFFF).
 *
 * @note The size parameter should match the number of registers being read
 *       to avoid out-of-bounds access in the value array.
 */
uint8_t MB_getIRsValue(uint16_t *value, uint8_t size, uint16_t startAddress, uint16_t lastAddresss){
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b086      	sub	sp, #24
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	60f8      	str	r0, [r7, #12]
 800bcf0:	4608      	mov	r0, r1
 800bcf2:	4611      	mov	r1, r2
 800bcf4:	461a      	mov	r2, r3
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	72fb      	strb	r3, [r7, #11]
 800bcfa:	460b      	mov	r3, r1
 800bcfc:	813b      	strh	r3, [r7, #8]
 800bcfe:	4613      	mov	r3, r2
 800bd00:	80fb      	strh	r3, [r7, #6]
	for(uint16_t i = startAddress; i <= lastAddresss; i++){
 800bd02:	893b      	ldrh	r3, [r7, #8]
 800bd04:	82fb      	strh	r3, [r7, #22]
 800bd06:	e017      	b.n	800bd38 <MB_getIRsValue+0x50>
		uint16_t data;
		if(MB_getIRValue(i, &data)){
 800bd08:	f107 0214 	add.w	r2, r7, #20
 800bd0c:	8afb      	ldrh	r3, [r7, #22]
 800bd0e:	4611      	mov	r1, r2
 800bd10:	4618      	mov	r0, r3
 800bd12:	f7ff ffd5 	bl	800bcc0 <MB_getIRValue>
 800bd16:	4603      	mov	r3, r0
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d00b      	beq.n	800bd34 <MB_getIRsValue+0x4c>
			if(data >= 0x0000 && data <= 0xFFFF){
				value[i-startAddress] = data;
 800bd1c:	8afa      	ldrh	r2, [r7, #22]
 800bd1e:	893b      	ldrh	r3, [r7, #8]
 800bd20:	1ad3      	subs	r3, r2, r3
 800bd22:	005b      	lsls	r3, r3, #1
 800bd24:	68fa      	ldr	r2, [r7, #12]
 800bd26:	4413      	add	r3, r2
 800bd28:	8aba      	ldrh	r2, [r7, #20]
 800bd2a:	801a      	strh	r2, [r3, #0]
	for(uint16_t i = startAddress; i <= lastAddresss; i++){
 800bd2c:	8afb      	ldrh	r3, [r7, #22]
 800bd2e:	3301      	adds	r3, #1
 800bd30:	82fb      	strh	r3, [r7, #22]
 800bd32:	e001      	b.n	800bd38 <MB_getIRsValue+0x50>
			}else{
				return MB_ERROR;
			}
		}else{
			return MB_ERROR;
 800bd34:	2300      	movs	r3, #0
 800bd36:	e004      	b.n	800bd42 <MB_getIRsValue+0x5a>
	for(uint16_t i = startAddress; i <= lastAddresss; i++){
 800bd38:	8afa      	ldrh	r2, [r7, #22]
 800bd3a:	88fb      	ldrh	r3, [r7, #6]
 800bd3c:	429a      	cmp	r2, r3
 800bd3e:	d9e3      	bls.n	800bd08 <MB_getIRsValue+0x20>
		}
	}

	return MB_OK;
 800bd40:	2301      	movs	r3, #1
}
 800bd42:	4618      	mov	r0, r3
 800bd44:	3718      	adds	r7, #24
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}
	...

0800bd4c <MB_getHRsValue>:
 *           the retrieved data is out of the valid range (0x0000 to 0xFFFF).
 *
 * @note The function assumes that the size of the pData array is sufficient to
 *       store the values of the registers being read.
 */
uint8_t MB_getHRsValue(uint16_t *pData, uint16_t startAddress, uint16_t lastAddresss){
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b084      	sub	sp, #16
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
 800bd54:	460b      	mov	r3, r1
 800bd56:	807b      	strh	r3, [r7, #2]
 800bd58:	4613      	mov	r3, r2
 800bd5a:	803b      	strh	r3, [r7, #0]
	//DEBUG_PRINT("getHR_ok\r\n");

	for(uint16_t address = startAddress; address <= lastAddresss; address++){
 800bd5c:	887b      	ldrh	r3, [r7, #2]
 800bd5e:	81fb      	strh	r3, [r7, #14]
 800bd60:	e019      	b.n	800bd96 <MB_getHRsValue+0x4a>
		uint16_t data = 0U;
 800bd62:	2300      	movs	r3, #0
 800bd64:	81bb      	strh	r3, [r7, #12]
		//DEBUG_PRINT_INT("address: ", address, ",\r\n ");
		if(MB_readHRCallback(address, &data)){
 800bd66:	4b10      	ldr	r3, [pc, #64]	@ (800bda8 <MB_getHRsValue+0x5c>)
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	f107 010c 	add.w	r1, r7, #12
 800bd6e:	89fa      	ldrh	r2, [r7, #14]
 800bd70:	4610      	mov	r0, r2
 800bd72:	4798      	blx	r3
 800bd74:	4603      	mov	r3, r0
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d00b      	beq.n	800bd92 <MB_getHRsValue+0x46>
			//DEBUG_PRINT_INT(" OK address: ", address, ",\r\n ");
			if(data >= 0x0000 && data <= 0xFFFF){
				pData[address-startAddress] = data;
 800bd7a:	89fa      	ldrh	r2, [r7, #14]
 800bd7c:	887b      	ldrh	r3, [r7, #2]
 800bd7e:	1ad3      	subs	r3, r2, r3
 800bd80:	005b      	lsls	r3, r3, #1
 800bd82:	687a      	ldr	r2, [r7, #4]
 800bd84:	4413      	add	r3, r2
 800bd86:	89ba      	ldrh	r2, [r7, #12]
 800bd88:	801a      	strh	r2, [r3, #0]
	for(uint16_t address = startAddress; address <= lastAddresss; address++){
 800bd8a:	89fb      	ldrh	r3, [r7, #14]
 800bd8c:	3301      	adds	r3, #1
 800bd8e:	81fb      	strh	r3, [r7, #14]
 800bd90:	e001      	b.n	800bd96 <MB_getHRsValue+0x4a>
			}else{
				return MB_ERROR;
			}
		}else{
			//DEBUG_PRINT_INT(" ERROR address: ", address, ",\r\n ");
			return MB_ERROR;
 800bd92:	2300      	movs	r3, #0
 800bd94:	e004      	b.n	800bda0 <MB_getHRsValue+0x54>
	for(uint16_t address = startAddress; address <= lastAddresss; address++){
 800bd96:	89fa      	ldrh	r2, [r7, #14]
 800bd98:	883b      	ldrh	r3, [r7, #0]
 800bd9a:	429a      	cmp	r2, r3
 800bd9c:	d9e1      	bls.n	800bd62 <MB_getHRsValue+0x16>
		}
	}

	return MB_OK;
 800bd9e:	2301      	movs	r3, #1
}
 800bda0:	4618      	mov	r0, r3
 800bda2:	3710      	adds	r7, #16
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}
 800bda8:	20000c38 	.word	0x20000c38

0800bdac <MB_setHRValue>:
 *
 * @note This function assumes that the provided address is valid and within
 *       the range of holding registers. The behavior is undefined if the
 *       address is out of bounds.
 */
uint8_t MB_setHRValue(uint16_t address, uint16_t data){
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b082      	sub	sp, #8
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	460a      	mov	r2, r1
 800bdb6:	80fb      	strh	r3, [r7, #6]
 800bdb8:	4613      	mov	r3, r2
 800bdba:	80bb      	strh	r3, [r7, #4]
	//DEBUG_PRINT("SHR_OK\r\n");
	return MB_writeHRCallback(address, data);
 800bdbc:	4b05      	ldr	r3, [pc, #20]	@ (800bdd4 <MB_setHRValue+0x28>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	88b9      	ldrh	r1, [r7, #4]
 800bdc2:	88fa      	ldrh	r2, [r7, #6]
 800bdc4:	4610      	mov	r0, r2
 800bdc6:	4798      	blx	r3
 800bdc8:	4603      	mov	r3, r0
	 //return (mbRegister.HR[address - MB_HR_ADDR_OFFSET] == data);
}
 800bdca:	4618      	mov	r0, r3
 800bdcc:	3708      	adds	r7, #8
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}
 800bdd2:	bf00      	nop
 800bdd4:	20000c34 	.word	0x20000c34

0800bdd8 <MB_readCoils>:
 *         - Other exception codes as returned by `MB_checkDataQtyAddr()`.
 *
 * @note The function reads the coil data in bytes and appends the response PDU,
 *       handling cases where the number of coils is not a multiple of 8.
 */
uint8_t MB_readCoils(void){
 800bdd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bddc:	b084      	sub	sp, #16
 800bdde:	af00      	add	r7, sp, #0
	uint8_t excepCode = MB_checkDataQtyAddr( MB_getStartAddress(MB_FC_INDEX+1), (MB_COA_MAX-MB_CO_ADDR_OFFSET),
 800bde0:	2002      	movs	r0, #2
 800bde2:	f7ff ff21 	bl	800bc28 <MB_getStartAddress>
 800bde6:	4603      	mov	r3, r0
 800bde8:	461e      	mov	r6, r3
 800bdea:	2004      	movs	r0, #4
 800bdec:	f7ff ff32 	bl	800bc54 <MB_getQuantity>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	461a      	mov	r2, r3
 800bdf4:	231f      	movs	r3, #31
 800bdf6:	211f      	movs	r1, #31
 800bdf8:	4630      	mov	r0, r6
 800bdfa:	f7ff fe0b 	bl	800ba14 <MB_checkDataQtyAddr>
 800bdfe:	4603      	mov	r3, r0
 800be00:	73bb      	strb	r3, [r7, #14]
			MB_getQuantity(MB_FC_INDEX+3), (MB_COA_MAX-MB_CO_ADDR_OFFSET) );//MB_checkCoilDataQtyAddr(MB_CA_MAX);
	if(excepCode == 0){										// if there is no exception
 800be02:	7bbb      	ldrb	r3, [r7, #14]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d16f      	bne.n	800bee8 <MB_readCoils+0x110>
 800be08:	466b      	mov	r3, sp
 800be0a:	469a      	mov	sl, r3

		uint8_t byteCount = (MB_getQuantity(MB_FC_INDEX+3)/8)+((MB_getQuantity(MB_FC_INDEX+3)%8)>0);
 800be0c:	2004      	movs	r0, #4
 800be0e:	f7ff ff21 	bl	800bc54 <MB_getQuantity>
 800be12:	4603      	mov	r3, r0
 800be14:	08db      	lsrs	r3, r3, #3
 800be16:	b29b      	uxth	r3, r3
 800be18:	b2de      	uxtb	r6, r3
 800be1a:	2004      	movs	r0, #4
 800be1c:	f7ff ff1a 	bl	800bc54 <MB_getQuantity>
 800be20:	4603      	mov	r3, r0
 800be22:	f003 0307 	and.w	r3, r3, #7
 800be26:	b29b      	uxth	r3, r3
 800be28:	2b00      	cmp	r3, #0
 800be2a:	bf14      	ite	ne
 800be2c:	2301      	movne	r3, #1
 800be2e:	2300      	moveq	r3, #0
 800be30:	b2db      	uxtb	r3, r3
 800be32:	4433      	add	r3, r6
 800be34:	737b      	strb	r3, [r7, #13]
		uint16_t startAddress = MB_getStartAddress(MB_FC_INDEX+1)+MB_CO_ADDR_OFFSET;
 800be36:	2002      	movs	r0, #2
 800be38:	f7ff fef6 	bl	800bc28 <MB_getStartAddress>
 800be3c:	4603      	mov	r3, r0
 800be3e:	3301      	adds	r3, #1
 800be40:	817b      	strh	r3, [r7, #10]
		uint16_t endAddress = startAddress + MB_getQuantity(MB_FC_INDEX+3);
 800be42:	2004      	movs	r0, #4
 800be44:	f7ff ff06 	bl	800bc54 <MB_getQuantity>
 800be48:	4603      	mov	r3, r0
 800be4a:	461a      	mov	r2, r3
 800be4c:	897b      	ldrh	r3, [r7, #10]
 800be4e:	4413      	add	r3, r2
 800be50:	813b      	strh	r3, [r7, #8]
		uint8_t data[byteCount];
 800be52:	7b79      	ldrb	r1, [r7, #13]
 800be54:	460b      	mov	r3, r1
 800be56:	3b01      	subs	r3, #1
 800be58:	607b      	str	r3, [r7, #4]
 800be5a:	b2cb      	uxtb	r3, r1
 800be5c:	2200      	movs	r2, #0
 800be5e:	4698      	mov	r8, r3
 800be60:	4691      	mov	r9, r2
 800be62:	f04f 0200 	mov.w	r2, #0
 800be66:	f04f 0300 	mov.w	r3, #0
 800be6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800be6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800be72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800be76:	b2cb      	uxtb	r3, r1
 800be78:	2200      	movs	r2, #0
 800be7a:	461c      	mov	r4, r3
 800be7c:	4615      	mov	r5, r2
 800be7e:	f04f 0200 	mov.w	r2, #0
 800be82:	f04f 0300 	mov.w	r3, #0
 800be86:	00eb      	lsls	r3, r5, #3
 800be88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800be8c:	00e2      	lsls	r2, r4, #3
 800be8e:	460b      	mov	r3, r1
 800be90:	3307      	adds	r3, #7
 800be92:	08db      	lsrs	r3, r3, #3
 800be94:	00db      	lsls	r3, r3, #3
 800be96:	ebad 0d03 	sub.w	sp, sp, r3
 800be9a:	466b      	mov	r3, sp
 800be9c:	3300      	adds	r3, #0
 800be9e:	603b      	str	r3, [r7, #0]

		if(MB_getCoilsInByte(data, byteCount, startAddress, endAddress)){
 800bea0:	893b      	ldrh	r3, [r7, #8]
 800bea2:	897a      	ldrh	r2, [r7, #10]
 800bea4:	7b79      	ldrb	r1, [r7, #13]
 800bea6:	6838      	ldr	r0, [r7, #0]
 800bea8:	f000 fc26 	bl	800c6f8 <MB_getCoilsInByte>
 800beac:	4603      	mov	r3, r0
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d017      	beq.n	800bee2 <MB_readCoils+0x10a>
			MB_appendToRespPDU_SAFC();							// to append slave address and function code to response PDU
 800beb2:	f7ff fcab 	bl	800b80c <MB_appendToRespPDU_SAFC>
			MB_appendToRespPDU(byteCount);  // total response byte
 800beb6:	7b7b      	ldrb	r3, [r7, #13]
 800beb8:	4618      	mov	r0, r3
 800beba:	f7ff fc8b 	bl	800b7d4 <MB_appendToRespPDU>
			for(uint8_t i = 0; i < byteCount; i++){
 800bebe:	2300      	movs	r3, #0
 800bec0:	73fb      	strb	r3, [r7, #15]
 800bec2:	e008      	b.n	800bed6 <MB_readCoils+0xfe>
				MB_appendToRespPDU(data[i]);
 800bec4:	7bfb      	ldrb	r3, [r7, #15]
 800bec6:	683a      	ldr	r2, [r7, #0]
 800bec8:	5cd3      	ldrb	r3, [r2, r3]
 800beca:	4618      	mov	r0, r3
 800becc:	f7ff fc82 	bl	800b7d4 <MB_appendToRespPDU>
			for(uint8_t i = 0; i < byteCount; i++){
 800bed0:	7bfb      	ldrb	r3, [r7, #15]
 800bed2:	3301      	adds	r3, #1
 800bed4:	73fb      	strb	r3, [r7, #15]
 800bed6:	7bfa      	ldrb	r2, [r7, #15]
 800bed8:	7b7b      	ldrb	r3, [r7, #13]
 800beda:	429a      	cmp	r2, r3
 800bedc:	d3f2      	bcc.n	800bec4 <MB_readCoils+0xec>
			}
			return MB_RS_255;
 800bede:	23ff      	movs	r3, #255	@ 0xff
 800bee0:	e000      	b.n	800bee4 <MB_readCoils+0x10c>
		}else{
			return MB_EC_SDV_4;								// returns exception code 04
 800bee2:	2304      	movs	r3, #4
 800bee4:	46d5      	mov	sp, sl
 800bee6:	e000      	b.n	800beea <MB_readCoils+0x112>
		}
	}else{													// if exception occurred
		return excepCode;
 800bee8:	7bbb      	ldrb	r3, [r7, #14]
	}
}
 800beea:	4618      	mov	r0, r3
 800beec:	3710      	adds	r7, #16
 800beee:	46bd      	mov	sp, r7
 800bef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800bef4 <MB_readDI>:
 *         - `MB_EC_SDV_4` if there is a service device failure during input retrieval.
 *         - Other exception codes as returned by `MB_checkDataQtyAddr()`.
 *
 * @note The function handles the discrete inputs byte-by-byte and appends the response PDU.
 */
uint8_t MB_readDI(void){
 800bef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bef8:	b084      	sub	sp, #16
 800befa:	af00      	add	r7, sp, #0
	uint8_t excepCode = MB_checkDataQtyAddr( MB_getStartAddress(MB_FC_INDEX+1), (MB_DIA_MAX-MB_DI_ADDR_OFFSET),
 800befc:	2002      	movs	r0, #2
 800befe:	f7ff fe93 	bl	800bc28 <MB_getStartAddress>
 800bf02:	4603      	mov	r3, r0
 800bf04:	461e      	mov	r6, r3
 800bf06:	2004      	movs	r0, #4
 800bf08:	f7ff fea4 	bl	800bc54 <MB_getQuantity>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	461a      	mov	r2, r3
 800bf10:	2304      	movs	r3, #4
 800bf12:	2104      	movs	r1, #4
 800bf14:	4630      	mov	r0, r6
 800bf16:	f7ff fd7d 	bl	800ba14 <MB_checkDataQtyAddr>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	73bb      	strb	r3, [r7, #14]
						MB_getQuantity(MB_FC_INDEX+3), (MB_DIA_MAX-MB_DI_ADDR_OFFSET) );//MB_checkCoilDataQtyAddr(MB_DIA_MAX);
	if(excepCode == 0){										// if there is no exception
 800bf1e:	7bbb      	ldrb	r3, [r7, #14]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d171      	bne.n	800c008 <MB_readDI+0x114>
 800bf24:	466b      	mov	r3, sp
 800bf26:	469a      	mov	sl, r3

		/*------- Test start---------*/
		uint8_t byteCount = (MB_getQuantity(MB_FC_INDEX+3)/8)+((MB_getQuantity(MB_FC_INDEX+3)%8)>0);
 800bf28:	2004      	movs	r0, #4
 800bf2a:	f7ff fe93 	bl	800bc54 <MB_getQuantity>
 800bf2e:	4603      	mov	r3, r0
 800bf30:	08db      	lsrs	r3, r3, #3
 800bf32:	b29b      	uxth	r3, r3
 800bf34:	b2de      	uxtb	r6, r3
 800bf36:	2004      	movs	r0, #4
 800bf38:	f7ff fe8c 	bl	800bc54 <MB_getQuantity>
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	f003 0307 	and.w	r3, r3, #7
 800bf42:	b29b      	uxth	r3, r3
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	bf14      	ite	ne
 800bf48:	2301      	movne	r3, #1
 800bf4a:	2300      	moveq	r3, #0
 800bf4c:	b2db      	uxtb	r3, r3
 800bf4e:	4433      	add	r3, r6
 800bf50:	737b      	strb	r3, [r7, #13]
		uint16_t startAddress = MB_getStartAddress(MB_FC_INDEX+1)+MB_DI_ADDR_OFFSET;
 800bf52:	2002      	movs	r0, #2
 800bf54:	f7ff fe68 	bl	800bc28 <MB_getStartAddress>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800bf5e:	3311      	adds	r3, #17
 800bf60:	817b      	strh	r3, [r7, #10]
		uint16_t endAddress = startAddress + MB_getQuantity(MB_FC_INDEX+3);
 800bf62:	2004      	movs	r0, #4
 800bf64:	f7ff fe76 	bl	800bc54 <MB_getQuantity>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	461a      	mov	r2, r3
 800bf6c:	897b      	ldrh	r3, [r7, #10]
 800bf6e:	4413      	add	r3, r2
 800bf70:	813b      	strh	r3, [r7, #8]
		uint8_t data[byteCount];
 800bf72:	7b79      	ldrb	r1, [r7, #13]
 800bf74:	460b      	mov	r3, r1
 800bf76:	3b01      	subs	r3, #1
 800bf78:	607b      	str	r3, [r7, #4]
 800bf7a:	b2cb      	uxtb	r3, r1
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	4698      	mov	r8, r3
 800bf80:	4691      	mov	r9, r2
 800bf82:	f04f 0200 	mov.w	r2, #0
 800bf86:	f04f 0300 	mov.w	r3, #0
 800bf8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bf8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bf92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bf96:	b2cb      	uxtb	r3, r1
 800bf98:	2200      	movs	r2, #0
 800bf9a:	461c      	mov	r4, r3
 800bf9c:	4615      	mov	r5, r2
 800bf9e:	f04f 0200 	mov.w	r2, #0
 800bfa2:	f04f 0300 	mov.w	r3, #0
 800bfa6:	00eb      	lsls	r3, r5, #3
 800bfa8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bfac:	00e2      	lsls	r2, r4, #3
 800bfae:	460b      	mov	r3, r1
 800bfb0:	3307      	adds	r3, #7
 800bfb2:	08db      	lsrs	r3, r3, #3
 800bfb4:	00db      	lsls	r3, r3, #3
 800bfb6:	ebad 0d03 	sub.w	sp, sp, r3
 800bfba:	466b      	mov	r3, sp
 800bfbc:	3300      	adds	r3, #0
 800bfbe:	603b      	str	r3, [r7, #0]
		if(MB_getDIInByte(data, byteCount, startAddress, endAddress)){
 800bfc0:	893b      	ldrh	r3, [r7, #8]
 800bfc2:	897a      	ldrh	r2, [r7, #10]
 800bfc4:	7b79      	ldrb	r1, [r7, #13]
 800bfc6:	6838      	ldr	r0, [r7, #0]
 800bfc8:	f000 faea 	bl	800c5a0 <MB_getDIInByte>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d017      	beq.n	800c002 <MB_readDI+0x10e>
			MB_appendToRespPDU_SAFC();							// to append slave address and function code to response PDU
 800bfd2:	f7ff fc1b 	bl	800b80c <MB_appendToRespPDU_SAFC>
			MB_appendToRespPDU(byteCount);  // total response byte
 800bfd6:	7b7b      	ldrb	r3, [r7, #13]
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f7ff fbfb 	bl	800b7d4 <MB_appendToRespPDU>

			for(uint8_t i = 0; i < byteCount; i++){
 800bfde:	2300      	movs	r3, #0
 800bfe0:	73fb      	strb	r3, [r7, #15]
 800bfe2:	e008      	b.n	800bff6 <MB_readDI+0x102>
				MB_appendToRespPDU(data[i]);
 800bfe4:	7bfb      	ldrb	r3, [r7, #15]
 800bfe6:	683a      	ldr	r2, [r7, #0]
 800bfe8:	5cd3      	ldrb	r3, [r2, r3]
 800bfea:	4618      	mov	r0, r3
 800bfec:	f7ff fbf2 	bl	800b7d4 <MB_appendToRespPDU>
			for(uint8_t i = 0; i < byteCount; i++){
 800bff0:	7bfb      	ldrb	r3, [r7, #15]
 800bff2:	3301      	adds	r3, #1
 800bff4:	73fb      	strb	r3, [r7, #15]
 800bff6:	7bfa      	ldrb	r2, [r7, #15]
 800bff8:	7b7b      	ldrb	r3, [r7, #13]
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d3f2      	bcc.n	800bfe4 <MB_readDI+0xf0>
			}
			return MB_RS_255;
 800bffe:	23ff      	movs	r3, #255	@ 0xff
 800c000:	e000      	b.n	800c004 <MB_readDI+0x110>
		}else{
			return MB_EC_SDV_4;								// returns exception code 04
 800c002:	2304      	movs	r3, #4
 800c004:	46d5      	mov	sp, sl
 800c006:	e000      	b.n	800c00a <MB_readDI+0x116>
		}

	}else{													// if exception occurred
		return excepCode;
 800c008:	7bbb      	ldrb	r3, [r7, #14]
	}

}
 800c00a:	4618      	mov	r0, r3
 800c00c:	3710      	adds	r7, #16
 800c00e:	46bd      	mov	sp, r7
 800c010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c014 <MB_writeSC>:
 *         - Other exception codes as returned by `MB_checkSCValueAddr()`.
 *
 * @note The function constructs the response by copying the request PDU, and it handles
 *       any errors during the coil writing process.
 */
uint8_t MB_writeSC(void){
 800c014:	b590      	push	{r4, r7, lr}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
	uint8_t excepCode = MB_checkSCValueAddr();
 800c01a:	f7ff fd8b 	bl	800bb34 <MB_checkSCValueAddr>
 800c01e:	4603      	mov	r3, r0
 800c020:	71fb      	strb	r3, [r7, #7]
	if(excepCode == 0){										// if there is no exception
 800c022:	79fb      	ldrb	r3, [r7, #7]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d11f      	bne.n	800c068 <MB_writeSC+0x54>
		if(MB_setCoil(MB_getSCRAddress()+MB_CO_ADDR_OFFSET, MB_getSCRValue())){
 800c028:	f7ff fe0c 	bl	800bc44 <MB_getSCRAddress>
 800c02c:	4603      	mov	r3, r0
 800c02e:	3301      	adds	r3, #1
 800c030:	b29c      	uxth	r4, r3
 800c032:	f7ff fe1d 	bl	800bc70 <MB_getSCRValue>
 800c036:	4603      	mov	r3, r0
 800c038:	4619      	mov	r1, r3
 800c03a:	4620      	mov	r0, r4
 800c03c:	f000 fb2c 	bl	800c698 <MB_setCoil>
 800c040:	4603      	mov	r3, r0
 800c042:	2b00      	cmp	r3, #0
 800c044:	d00e      	beq.n	800c064 <MB_writeSC+0x50>
			memcpy(mbHandle.txBuffer, mbHandle.rxBuffer, mbHandle.rxBufferSize); // 2 is subtracted, case of 2 byte crc will add at the end of the processing
 800c046:	4b0b      	ldr	r3, [pc, #44]	@ (800c074 <MB_writeSC+0x60>)
 800c048:	685b      	ldr	r3, [r3, #4]
 800c04a:	4a0a      	ldr	r2, [pc, #40]	@ (800c074 <MB_writeSC+0x60>)
 800c04c:	6811      	ldr	r1, [r2, #0]
 800c04e:	4a09      	ldr	r2, [pc, #36]	@ (800c074 <MB_writeSC+0x60>)
 800c050:	7a12      	ldrb	r2, [r2, #8]
 800c052:	4618      	mov	r0, r3
 800c054:	f005 f887 	bl	8011166 <memcpy>
			mbHandle.txBufferSize = mbHandle.rxBufferSize; // 2 is subtracted, case of 2 byte crc will add at the end of the processing
 800c058:	4b06      	ldr	r3, [pc, #24]	@ (800c074 <MB_writeSC+0x60>)
 800c05a:	7a1a      	ldrb	r2, [r3, #8]
 800c05c:	4b05      	ldr	r3, [pc, #20]	@ (800c074 <MB_writeSC+0x60>)
 800c05e:	725a      	strb	r2, [r3, #9]

			return MB_RS_255;
 800c060:	23ff      	movs	r3, #255	@ 0xff
 800c062:	e002      	b.n	800c06a <MB_writeSC+0x56>
		}else{
			return MB_EC_SDV_4;
 800c064:	2304      	movs	r3, #4
 800c066:	e000      	b.n	800c06a <MB_writeSC+0x56>
		}
	}else{													// if exception occurred
		return excepCode;
 800c068:	79fb      	ldrb	r3, [r7, #7]
	}
}
 800c06a:	4618      	mov	r0, r3
 800c06c:	370c      	adds	r7, #12
 800c06e:	46bd      	mov	sp, r7
 800c070:	bd90      	pop	{r4, r7, pc}
 800c072:	bf00      	nop
 800c074:	20000c18 	.word	0x20000c18

0800c078 <MB_writeMC>:
 *         - Other exception codes as returned by `MB_checkMCQtyAddrByteCount()`.
 *
 * @note The function processes coils byte-by-byte and bit-by-bit, handling
 *       any errors that occur during the writing process.
 */
uint8_t MB_writeMC(void){
 800c078:	b590      	push	{r4, r7, lr}
 800c07a:	b087      	sub	sp, #28
 800c07c:	af00      	add	r7, sp, #0

	uint8_t excepCode = MB_checkMCQtyAddrByteCount();		//TODO: an error is found there, have to solve it
 800c07e:	f7ff fc3d 	bl	800b8fc <MB_checkMCQtyAddrByteCount>
 800c082:	4603      	mov	r3, r0
 800c084:	757b      	strb	r3, [r7, #21]
	if(excepCode == 0){										// if there is no exception
 800c086:	7d7b      	ldrb	r3, [r7, #21]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	f040 8099 	bne.w	800c1c0 <MB_writeMC+0x148>

		/*------- Test start---------*/


		uint16_t startAddress = MB_getStartAddress(MB_FC_INDEX+1)+MB_CO_ADDR_OFFSET;
 800c08e:	2002      	movs	r0, #2
 800c090:	f7ff fdca 	bl	800bc28 <MB_getStartAddress>
 800c094:	4603      	mov	r3, r0
 800c096:	3301      	adds	r3, #1
 800c098:	827b      	strh	r3, [r7, #18]
		uint16_t endAddress = startAddress + MB_getQuantity(MB_FC_INDEX+3);
 800c09a:	2004      	movs	r0, #4
 800c09c:	f7ff fdda 	bl	800bc54 <MB_getQuantity>
 800c0a0:	4603      	mov	r3, r0
 800c0a2:	461a      	mov	r2, r3
 800c0a4:	8a7b      	ldrh	r3, [r7, #18]
 800c0a6:	4413      	add	r3, r2
 800c0a8:	823b      	strh	r3, [r7, #16]
		uint8_t byteCount = (MB_getQuantity(MB_FC_INDEX+3)/8)+((MB_getQuantity(MB_FC_INDEX+3)%8)>0);
 800c0aa:	2004      	movs	r0, #4
 800c0ac:	f7ff fdd2 	bl	800bc54 <MB_getQuantity>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	08db      	lsrs	r3, r3, #3
 800c0b4:	b29b      	uxth	r3, r3
 800c0b6:	b2dc      	uxtb	r4, r3
 800c0b8:	2004      	movs	r0, #4
 800c0ba:	f7ff fdcb 	bl	800bc54 <MB_getQuantity>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	f003 0307 	and.w	r3, r3, #7
 800c0c4:	b29b      	uxth	r3, r3
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	bf14      	ite	ne
 800c0ca:	2301      	movne	r3, #1
 800c0cc:	2300      	moveq	r3, #0
 800c0ce:	b2db      	uxtb	r3, r3
 800c0d0:	4423      	add	r3, r4
 800c0d2:	73fb      	strb	r3, [r7, #15]
		uint16_t startByteIndex = (MB_FC_INDEX+6);
 800c0d4:	2307      	movs	r3, #7
 800c0d6:	81bb      	strh	r3, [r7, #12]
		//uint16_t lastByteIndex = (startByteIndex + byteCount-1);

		for(uint8_t byteIndex = 0; byteIndex < byteCount; byteIndex++){
 800c0d8:	2300      	movs	r3, #0
 800c0da:	75fb      	strb	r3, [r7, #23]
 800c0dc:	e03a      	b.n	800c154 <MB_writeMC+0xdc>
			uint8_t data = MB_getMCValueInByte((startByteIndex+byteIndex));
 800c0de:	89bb      	ldrh	r3, [r7, #12]
 800c0e0:	b2da      	uxtb	r2, r3
 800c0e2:	7dfb      	ldrb	r3, [r7, #23]
 800c0e4:	4413      	add	r3, r2
 800c0e6:	b2db      	uxtb	r3, r3
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	f7ff fdc9 	bl	800bc80 <MB_getMCValueInByte>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	727b      	strb	r3, [r7, #9]
			for(uint8_t bitIndex = 0; bitIndex < 8U; bitIndex++){
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	75bb      	strb	r3, [r7, #22]
 800c0f6:	e027      	b.n	800c148 <MB_writeMC+0xd0>
				//uint8_t bitValue = ((data>>bitIndex)&0x01);
				uint16_t coilAddress = startAddress+(byteIndex*8U)+bitIndex;
 800c0f8:	7dfb      	ldrb	r3, [r7, #23]
 800c0fa:	b29b      	uxth	r3, r3
 800c0fc:	00db      	lsls	r3, r3, #3
 800c0fe:	b29a      	uxth	r2, r3
 800c100:	8a7b      	ldrh	r3, [r7, #18]
 800c102:	4413      	add	r3, r2
 800c104:	b29a      	uxth	r2, r3
 800c106:	7dbb      	ldrb	r3, [r7, #22]
 800c108:	b29b      	uxth	r3, r3
 800c10a:	4413      	add	r3, r2
 800c10c:	80fb      	strh	r3, [r7, #6]
				if(coilAddress>=startAddress && coilAddress < endAddress){
 800c10e:	88fa      	ldrh	r2, [r7, #6]
 800c110:	8a7b      	ldrh	r3, [r7, #18]
 800c112:	429a      	cmp	r2, r3
 800c114:	d31b      	bcc.n	800c14e <MB_writeMC+0xd6>
 800c116:	88fa      	ldrh	r2, [r7, #6]
 800c118:	8a3b      	ldrh	r3, [r7, #16]
 800c11a:	429a      	cmp	r2, r3
 800c11c:	d217      	bcs.n	800c14e <MB_writeMC+0xd6>
					if(MB_setCoil(coilAddress, ((data>>bitIndex)&0x01)) == MB_ERROR){
 800c11e:	7a7a      	ldrb	r2, [r7, #9]
 800c120:	7dbb      	ldrb	r3, [r7, #22]
 800c122:	fa42 f303 	asr.w	r3, r2, r3
 800c126:	b29b      	uxth	r3, r3
 800c128:	f003 0301 	and.w	r3, r3, #1
 800c12c:	b29a      	uxth	r2, r3
 800c12e:	88fb      	ldrh	r3, [r7, #6]
 800c130:	4611      	mov	r1, r2
 800c132:	4618      	mov	r0, r3
 800c134:	f000 fab0 	bl	800c698 <MB_setCoil>
 800c138:	4603      	mov	r3, r0
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d101      	bne.n	800c142 <MB_writeMC+0xca>
						return MB_EC_SDV_4;
 800c13e:	2304      	movs	r3, #4
 800c140:	e03f      	b.n	800c1c2 <MB_writeMC+0x14a>
			for(uint8_t bitIndex = 0; bitIndex < 8U; bitIndex++){
 800c142:	7dbb      	ldrb	r3, [r7, #22]
 800c144:	3301      	adds	r3, #1
 800c146:	75bb      	strb	r3, [r7, #22]
 800c148:	7dbb      	ldrb	r3, [r7, #22]
 800c14a:	2b07      	cmp	r3, #7
 800c14c:	d9d4      	bls.n	800c0f8 <MB_writeMC+0x80>
		for(uint8_t byteIndex = 0; byteIndex < byteCount; byteIndex++){
 800c14e:	7dfb      	ldrb	r3, [r7, #23]
 800c150:	3301      	adds	r3, #1
 800c152:	75fb      	strb	r3, [r7, #23]
 800c154:	7dfa      	ldrb	r2, [r7, #23]
 800c156:	7bfb      	ldrb	r3, [r7, #15]
 800c158:	429a      	cmp	r2, r3
 800c15a:	d3c0      	bcc.n	800c0de <MB_writeMC+0x66>
				}
			}
		}


			uint16_t andMask = 0x00FF;
 800c15c:	23ff      	movs	r3, #255	@ 0xff
 800c15e:	817b      	strh	r3, [r7, #10]
			MB_appendToRespPDU_SAFC();
 800c160:	f7ff fb54 	bl	800b80c <MB_appendToRespPDU_SAFC>
			MB_appendToRespPDU((uint8_t)(MB_getStartAddress(MB_FC_INDEX+1)>>8));
 800c164:	2002      	movs	r0, #2
 800c166:	f7ff fd5f 	bl	800bc28 <MB_getStartAddress>
 800c16a:	4603      	mov	r3, r0
 800c16c:	0a1b      	lsrs	r3, r3, #8
 800c16e:	b29b      	uxth	r3, r3
 800c170:	b2db      	uxtb	r3, r3
 800c172:	4618      	mov	r0, r3
 800c174:	f7ff fb2e 	bl	800b7d4 <MB_appendToRespPDU>
			MB_appendToRespPDU((uint8_t)(MB_getStartAddress(MB_FC_INDEX+1) & andMask));
 800c178:	2002      	movs	r0, #2
 800c17a:	f7ff fd55 	bl	800bc28 <MB_getStartAddress>
 800c17e:	4603      	mov	r3, r0
 800c180:	b2da      	uxtb	r2, r3
 800c182:	897b      	ldrh	r3, [r7, #10]
 800c184:	b2db      	uxtb	r3, r3
 800c186:	4013      	ands	r3, r2
 800c188:	b2db      	uxtb	r3, r3
 800c18a:	4618      	mov	r0, r3
 800c18c:	f7ff fb22 	bl	800b7d4 <MB_appendToRespPDU>
			MB_appendToRespPDU((uint8_t)(MB_getQuantity(MB_FC_INDEX+3)>>8));
 800c190:	2004      	movs	r0, #4
 800c192:	f7ff fd5f 	bl	800bc54 <MB_getQuantity>
 800c196:	4603      	mov	r3, r0
 800c198:	0a1b      	lsrs	r3, r3, #8
 800c19a:	b29b      	uxth	r3, r3
 800c19c:	b2db      	uxtb	r3, r3
 800c19e:	4618      	mov	r0, r3
 800c1a0:	f7ff fb18 	bl	800b7d4 <MB_appendToRespPDU>
			MB_appendToRespPDU((uint8_t)(MB_getQuantity(MB_FC_INDEX+3) & andMask));
 800c1a4:	2004      	movs	r0, #4
 800c1a6:	f7ff fd55 	bl	800bc54 <MB_getQuantity>
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	b2da      	uxtb	r2, r3
 800c1ae:	897b      	ldrh	r3, [r7, #10]
 800c1b0:	b2db      	uxtb	r3, r3
 800c1b2:	4013      	ands	r3, r2
 800c1b4:	b2db      	uxtb	r3, r3
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	f7ff fb0c 	bl	800b7d4 <MB_appendToRespPDU>
//			MB_appendToRespPDU_CRC();
		return MB_RS_255;
 800c1bc:	23ff      	movs	r3, #255	@ 0xff
 800c1be:	e000      	b.n	800c1c2 <MB_writeMC+0x14a>
	}else{													// if exception occurred
		return excepCode;
 800c1c0:	7d7b      	ldrb	r3, [r7, #21]
	}
}
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	371c      	adds	r7, #28
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	bd90      	pop	{r4, r7, pc}

0800c1ca <MB_readIR>:
 *         - Other exception codes as returned by `MB_checkDataQtyAddr()`.
 *
 * @note The function retrieves the register values as 16-bit data, appends the response PDU,
 *       and sends the result byte by byte.
 */
uint8_t MB_readIR(void){
 800c1ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c1ce:	b087      	sub	sp, #28
 800c1d0:	af00      	add	r7, sp, #0
	uint8_t excepCode = MB_checkDataQtyAddr(MB_getStartAddress(MB_FC_INDEX+1), (MB_IRA_MAX-MB_IR_ADDR_OFFSET),
 800c1d2:	2002      	movs	r0, #2
 800c1d4:	f7ff fd28 	bl	800bc28 <MB_getStartAddress>
 800c1d8:	4603      	mov	r3, r0
 800c1da:	461e      	mov	r6, r3
 800c1dc:	2004      	movs	r0, #4
 800c1de:	f7ff fd39 	bl	800bc54 <MB_getQuantity>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	461a      	mov	r2, r3
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	2101      	movs	r1, #1
 800c1ea:	4630      	mov	r0, r6
 800c1ec:	f7ff fc12 	bl	800ba14 <MB_checkDataQtyAddr>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	75bb      	strb	r3, [r7, #22]
						MB_getQuantity(MB_FC_INDEX+3), (MB_IRA_MAX-MB_IR_ADDR_OFFSET));//MB_checkRegisterDataQtyAddr(MB_IRA_MAX);
	if(excepCode == 0){										// if there is no exception
 800c1f4:	7dbb      	ldrb	r3, [r7, #22]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d172      	bne.n	800c2e0 <MB_readIR+0x116>
 800c1fa:	466b      	mov	r3, sp
 800c1fc:	461e      	mov	r6, r3

		uint8_t size = MB_getQuantity(MB_FC_INDEX+3);
 800c1fe:	2004      	movs	r0, #4
 800c200:	f7ff fd28 	bl	800bc54 <MB_getQuantity>
 800c204:	4603      	mov	r3, r0
 800c206:	757b      	strb	r3, [r7, #21]
		uint16_t data[size];
 800c208:	7d79      	ldrb	r1, [r7, #21]
 800c20a:	460b      	mov	r3, r1
 800c20c:	3b01      	subs	r3, #1
 800c20e:	613b      	str	r3, [r7, #16]
 800c210:	b2cb      	uxtb	r3, r1
 800c212:	2200      	movs	r2, #0
 800c214:	4698      	mov	r8, r3
 800c216:	4691      	mov	r9, r2
 800c218:	f04f 0200 	mov.w	r2, #0
 800c21c:	f04f 0300 	mov.w	r3, #0
 800c220:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800c224:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 800c228:	ea4f 1208 	mov.w	r2, r8, lsl #4
 800c22c:	b2cb      	uxtb	r3, r1
 800c22e:	2200      	movs	r2, #0
 800c230:	461c      	mov	r4, r3
 800c232:	4615      	mov	r5, r2
 800c234:	f04f 0200 	mov.w	r2, #0
 800c238:	f04f 0300 	mov.w	r3, #0
 800c23c:	012b      	lsls	r3, r5, #4
 800c23e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800c242:	0122      	lsls	r2, r4, #4
 800c244:	460b      	mov	r3, r1
 800c246:	005b      	lsls	r3, r3, #1
 800c248:	3307      	adds	r3, #7
 800c24a:	08db      	lsrs	r3, r3, #3
 800c24c:	00db      	lsls	r3, r3, #3
 800c24e:	ebad 0d03 	sub.w	sp, sp, r3
 800c252:	466b      	mov	r3, sp
 800c254:	3301      	adds	r3, #1
 800c256:	085b      	lsrs	r3, r3, #1
 800c258:	005b      	lsls	r3, r3, #1
 800c25a:	60fb      	str	r3, [r7, #12]
		uint16_t startAddress =  MB_getStartAddress(MB_FC_INDEX+1)+MB_IR_ADDR_OFFSET;
 800c25c:	2002      	movs	r0, #2
 800c25e:	f7ff fce3 	bl	800bc28 <MB_getStartAddress>
 800c262:	4603      	mov	r3, r0
 800c264:	f503 43ea 	add.w	r3, r3, #29952	@ 0x7500
 800c268:	3331      	adds	r3, #49	@ 0x31
 800c26a:	817b      	strh	r3, [r7, #10]
		uint16_t lastAddress = startAddress+size-1;
 800c26c:	7d7b      	ldrb	r3, [r7, #21]
 800c26e:	b29a      	uxth	r2, r3
 800c270:	897b      	ldrh	r3, [r7, #10]
 800c272:	4413      	add	r3, r2
 800c274:	b29b      	uxth	r3, r3
 800c276:	3b01      	subs	r3, #1
 800c278:	813b      	strh	r3, [r7, #8]

		if(MB_getIRsValue(data, size,  startAddress, lastAddress)){
 800c27a:	893b      	ldrh	r3, [r7, #8]
 800c27c:	897a      	ldrh	r2, [r7, #10]
 800c27e:	7d79      	ldrb	r1, [r7, #21]
 800c280:	68f8      	ldr	r0, [r7, #12]
 800c282:	f7ff fd31 	bl	800bce8 <MB_getIRsValue>
 800c286:	4603      	mov	r3, r0
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d026      	beq.n	800c2da <MB_readIR+0x110>


			uint8_t byteCount = size*2;
 800c28c:	7d7b      	ldrb	r3, [r7, #21]
 800c28e:	005b      	lsls	r3, r3, #1
 800c290:	71fb      	strb	r3, [r7, #7]
			MB_appendToRespPDU_SAFC();
 800c292:	f7ff fabb 	bl	800b80c <MB_appendToRespPDU_SAFC>
			MB_appendToRespPDU(byteCount);
 800c296:	79fb      	ldrb	r3, [r7, #7]
 800c298:	4618      	mov	r0, r3
 800c29a:	f7ff fa9b 	bl	800b7d4 <MB_appendToRespPDU>
			for(uint8_t i = 0; i < size; i++){
 800c29e:	2300      	movs	r3, #0
 800c2a0:	75fb      	strb	r3, [r7, #23]
 800c2a2:	e014      	b.n	800c2ce <MB_readIR+0x104>
				MB_appendToRespPDU((uint8_t)(data[i]>>8));
 800c2a4:	7dfa      	ldrb	r2, [r7, #23]
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800c2ac:	0a1b      	lsrs	r3, r3, #8
 800c2ae:	b29b      	uxth	r3, r3
 800c2b0:	b2db      	uxtb	r3, r3
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	f7ff fa8e 	bl	800b7d4 <MB_appendToRespPDU>
				MB_appendToRespPDU((uint8_t)(data[i] & MB_AND_MASK_16T8));
 800c2b8:	7dfa      	ldrb	r2, [r7, #23]
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800c2c0:	b2db      	uxtb	r3, r3
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	f7ff fa86 	bl	800b7d4 <MB_appendToRespPDU>
			for(uint8_t i = 0; i < size; i++){
 800c2c8:	7dfb      	ldrb	r3, [r7, #23]
 800c2ca:	3301      	adds	r3, #1
 800c2cc:	75fb      	strb	r3, [r7, #23]
 800c2ce:	7dfa      	ldrb	r2, [r7, #23]
 800c2d0:	7d7b      	ldrb	r3, [r7, #21]
 800c2d2:	429a      	cmp	r2, r3
 800c2d4:	d3e6      	bcc.n	800c2a4 <MB_readIR+0xda>
			}
			return MB_RS_255;
 800c2d6:	23ff      	movs	r3, #255	@ 0xff
 800c2d8:	e000      	b.n	800c2dc <MB_readIR+0x112>
		}else{

			return MB_EC_SDV_4;									// exception - 4 ,  service device failure
 800c2da:	2304      	movs	r3, #4
 800c2dc:	46b5      	mov	sp, r6
 800c2de:	e000      	b.n	800c2e2 <MB_readIR+0x118>
		}

	}else{													// if exception occurred
		return excepCode;
 800c2e0:	7dbb      	ldrb	r3, [r7, #22]
	}
}
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	371c      	adds	r7, #28
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c2ec <MB_readHR>:
 *         - `MB_EC_SDV_4` if there is a service device failure.
 *         - Other exception codes as returned by `MB_checkDataQtyAddr()`.
 *
 * @note This function uses Modbus PDU to append the response.
 */
uint8_t MB_readHR(void){
 800c2ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c2f0:	b087      	sub	sp, #28
 800c2f2:	af00      	add	r7, sp, #0
	uint8_t excepCode =  MB_checkDataQtyAddr(MB_getStartAddress(MB_FC_INDEX+1), (MB_HRA_MAX-MB_HR_ADDR_OFFSET),
 800c2f4:	2002      	movs	r0, #2
 800c2f6:	f7ff fc97 	bl	800bc28 <MB_getStartAddress>
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	461e      	mov	r6, r3
 800c2fe:	2004      	movs	r0, #4
 800c300:	f7ff fca8 	bl	800bc54 <MB_getQuantity>
 800c304:	4603      	mov	r3, r0
 800c306:	461a      	mov	r2, r3
 800c308:	2318      	movs	r3, #24
 800c30a:	2118      	movs	r1, #24
 800c30c:	4630      	mov	r0, r6
 800c30e:	f7ff fb81 	bl	800ba14 <MB_checkDataQtyAddr>
 800c312:	4603      	mov	r3, r0
 800c314:	75bb      	strb	r3, [r7, #22]
						 MB_getQuantity(MB_FC_INDEX+3), (MB_HRA_MAX-MB_HR_ADDR_OFFSET));//MB_checkRegisterDataQtyAddr(MB_HRA_MAX);
	if(excepCode == 0){										// if there is no exception
 800c316:	7dbb      	ldrb	r3, [r7, #22]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d178      	bne.n	800c40e <MB_readHR+0x122>
 800c31c:	466b      	mov	r3, sp
 800c31e:	461e      	mov	r6, r3

		/*------- Test start---------*/

		uint8_t size = MB_getQuantity(MB_FC_INDEX+3);		// get the requested quantity
 800c320:	2004      	movs	r0, #4
 800c322:	f7ff fc97 	bl	800bc54 <MB_getQuantity>
 800c326:	4603      	mov	r3, r0
 800c328:	757b      	strb	r3, [r7, #21]
		uint16_t data[size];
 800c32a:	7d79      	ldrb	r1, [r7, #21]
 800c32c:	460b      	mov	r3, r1
 800c32e:	3b01      	subs	r3, #1
 800c330:	613b      	str	r3, [r7, #16]
 800c332:	b2cb      	uxtb	r3, r1
 800c334:	2200      	movs	r2, #0
 800c336:	4698      	mov	r8, r3
 800c338:	4691      	mov	r9, r2
 800c33a:	f04f 0200 	mov.w	r2, #0
 800c33e:	f04f 0300 	mov.w	r3, #0
 800c342:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800c346:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 800c34a:	ea4f 1208 	mov.w	r2, r8, lsl #4
 800c34e:	b2cb      	uxtb	r3, r1
 800c350:	2200      	movs	r2, #0
 800c352:	461c      	mov	r4, r3
 800c354:	4615      	mov	r5, r2
 800c356:	f04f 0200 	mov.w	r2, #0
 800c35a:	f04f 0300 	mov.w	r3, #0
 800c35e:	012b      	lsls	r3, r5, #4
 800c360:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800c364:	0122      	lsls	r2, r4, #4
 800c366:	460b      	mov	r3, r1
 800c368:	005b      	lsls	r3, r3, #1
 800c36a:	3307      	adds	r3, #7
 800c36c:	08db      	lsrs	r3, r3, #3
 800c36e:	00db      	lsls	r3, r3, #3
 800c370:	ebad 0d03 	sub.w	sp, sp, r3
 800c374:	466b      	mov	r3, sp
 800c376:	3301      	adds	r3, #1
 800c378:	085b      	lsrs	r3, r3, #1
 800c37a:	005b      	lsls	r3, r3, #1
 800c37c:	60fb      	str	r3, [r7, #12]
		uint16_t startAddress =  MB_getStartAddress(MB_FC_INDEX+1)+MB_HR_ADDR_OFFSET;
 800c37e:	2002      	movs	r0, #2
 800c380:	f7ff fc52 	bl	800bc28 <MB_getStartAddress>
 800c384:	4603      	mov	r3, r0
 800c386:	f5a3 43c7 	sub.w	r3, r3, #25472	@ 0x6380
 800c38a:	3b3f      	subs	r3, #63	@ 0x3f
 800c38c:	817b      	strh	r3, [r7, #10]
		uint16_t lastAddress = startAddress+size-1;
 800c38e:	7d7b      	ldrb	r3, [r7, #21]
 800c390:	b29a      	uxth	r2, r3
 800c392:	897b      	ldrh	r3, [r7, #10]
 800c394:	4413      	add	r3, r2
 800c396:	b29b      	uxth	r3, r3
 800c398:	3b01      	subs	r3, #1
 800c39a:	813b      	strh	r3, [r7, #8]
		// retrieve registers value and make the response

		if(MB_getHRsValue(data, startAddress, lastAddress)){
 800c39c:	893a      	ldrh	r2, [r7, #8]
 800c39e:	897b      	ldrh	r3, [r7, #10]
 800c3a0:	4619      	mov	r1, r3
 800c3a2:	68f8      	ldr	r0, [r7, #12]
 800c3a4:	f7ff fcd2 	bl	800bd4c <MB_getHRsValue>
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d02c      	beq.n	800c408 <MB_readHR+0x11c>

			uint16_t andMask = 0x00FF;
 800c3ae:	23ff      	movs	r3, #255	@ 0xff
 800c3b0:	80fb      	strh	r3, [r7, #6]
			uint8_t byteCount = size*2;
 800c3b2:	7d7b      	ldrb	r3, [r7, #21]
 800c3b4:	005b      	lsls	r3, r3, #1
 800c3b6:	717b      	strb	r3, [r7, #5]
			MB_appendToRespPDU_SAFC();
 800c3b8:	f7ff fa28 	bl	800b80c <MB_appendToRespPDU_SAFC>
			MB_appendToRespPDU(byteCount);
 800c3bc:	797b      	ldrb	r3, [r7, #5]
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f7ff fa08 	bl	800b7d4 <MB_appendToRespPDU>
			for(uint8_t i = 0; i < size; i++){
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	75fb      	strb	r3, [r7, #23]
 800c3c8:	e018      	b.n	800c3fc <MB_readHR+0x110>
				MB_appendToRespPDU((uint8_t)(data[i]>>8));
 800c3ca:	7dfa      	ldrb	r2, [r7, #23]
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800c3d2:	0a1b      	lsrs	r3, r3, #8
 800c3d4:	b29b      	uxth	r3, r3
 800c3d6:	b2db      	uxtb	r3, r3
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f7ff f9fb 	bl	800b7d4 <MB_appendToRespPDU>
				MB_appendToRespPDU((uint8_t)(data[i] & andMask));
 800c3de:	7dfa      	ldrb	r2, [r7, #23]
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800c3e6:	b2da      	uxtb	r2, r3
 800c3e8:	88fb      	ldrh	r3, [r7, #6]
 800c3ea:	b2db      	uxtb	r3, r3
 800c3ec:	4013      	ands	r3, r2
 800c3ee:	b2db      	uxtb	r3, r3
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	f7ff f9ef 	bl	800b7d4 <MB_appendToRespPDU>
			for(uint8_t i = 0; i < size; i++){
 800c3f6:	7dfb      	ldrb	r3, [r7, #23]
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	75fb      	strb	r3, [r7, #23]
 800c3fc:	7dfa      	ldrb	r2, [r7, #23]
 800c3fe:	7d7b      	ldrb	r3, [r7, #21]
 800c400:	429a      	cmp	r2, r3
 800c402:	d3e2      	bcc.n	800c3ca <MB_readHR+0xde>

			}

//			MB_appendToRespPDU_CRC();

			return MB_RS_255;
 800c404:	23ff      	movs	r3, #255	@ 0xff
 800c406:	e000      	b.n	800c40a <MB_readHR+0x11e>
		}else{
			return MB_EC_SDV_4;									// exception - 4 ,  service device failure
 800c408:	2304      	movs	r3, #4
 800c40a:	46b5      	mov	sp, r6
 800c40c:	e000      	b.n	800c410 <MB_readHR+0x124>
		}

	}else{													// if exception occurred
		return excepCode;
 800c40e:	7dbb      	ldrb	r3, [r7, #22]
	}
}
 800c410:	4618      	mov	r0, r3
 800c412:	371c      	adds	r7, #28
 800c414:	46bd      	mov	sp, r7
 800c416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

0800c41c <MB_writeSHR>:
 *
 * @note The function handles the case where the register being set is the slave address,
 *       and updates the response buffer accordingly. It also ensures the response size
 *       accounts for the addition of a CRC at the end of the processing.
 */
uint8_t MB_writeSHR(void){
 800c41c:	b590      	push	{r4, r7, lr}
 800c41e:	b083      	sub	sp, #12
 800c420:	af00      	add	r7, sp, #0
	uint8_t excepCode = MB_checkSRValueAddr();
 800c422:	f7ff fbaf 	bl	800bb84 <MB_checkSRValueAddr>
 800c426:	4603      	mov	r3, r0
 800c428:	71fb      	strb	r3, [r7, #7]
	if(excepCode == 0U){										// if there is no exception
 800c42a:	79fb      	ldrb	r3, [r7, #7]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d123      	bne.n	800c478 <MB_writeSHR+0x5c>
		if(MB_setHRValue(MB_getSCRAddress()+MB_HR_ADDR_OFFSET, MB_getSCRValue()) == MB_OK){//setSingleRegisterValue(MB_getSCRAddress()+MB_HR_ADDR_OFFSET, MB_getSCRValue())){
 800c430:	f7ff fc08 	bl	800bc44 <MB_getSCRAddress>
 800c434:	4603      	mov	r3, r0
 800c436:	f5a3 43c7 	sub.w	r3, r3, #25472	@ 0x6380
 800c43a:	3b3f      	subs	r3, #63	@ 0x3f
 800c43c:	b29c      	uxth	r4, r3
 800c43e:	f7ff fc17 	bl	800bc70 <MB_getSCRValue>
 800c442:	4603      	mov	r3, r0
 800c444:	4619      	mov	r1, r3
 800c446:	4620      	mov	r0, r4
 800c448:	f7ff fcb0 	bl	800bdac <MB_setHRValue>
 800c44c:	4603      	mov	r3, r0
 800c44e:	2b01      	cmp	r3, #1
 800c450:	d110      	bne.n	800c474 <MB_writeSHR+0x58>
			memcpy(mbHandle.txBuffer, mbHandle.rxBuffer, mbHandle.rxBufferSize);  // 2 is subtracted, case of 2 byte crc will add at the end of the processing
 800c452:	4b0c      	ldr	r3, [pc, #48]	@ (800c484 <MB_writeSHR+0x68>)
 800c454:	685b      	ldr	r3, [r3, #4]
 800c456:	4a0b      	ldr	r2, [pc, #44]	@ (800c484 <MB_writeSHR+0x68>)
 800c458:	6811      	ldr	r1, [r2, #0]
 800c45a:	4a0a      	ldr	r2, [pc, #40]	@ (800c484 <MB_writeSHR+0x68>)
 800c45c:	7a12      	ldrb	r2, [r2, #8]
 800c45e:	4618      	mov	r0, r3
 800c460:	f004 fe81 	bl	8011166 <memcpy>
			if((MB_getSCRAddress()+MB_HR_ADDR_OFFSET) == MB_IRA_SLAVE_ADDRESS){
 800c464:	f7ff fbee 	bl	800bc44 <MB_getSCRAddress>
				mbHandle.txBuffer[MB_SA_INDEX] = MB_getSlaveAddress();
			}
			mbHandle.txBufferSize = mbHandle.rxBufferSize; // 2 is subtracted, case of 2 byte crc will add at the end of the processing
 800c468:	4b06      	ldr	r3, [pc, #24]	@ (800c484 <MB_writeSHR+0x68>)
 800c46a:	7a1a      	ldrb	r2, [r3, #8]
 800c46c:	4b05      	ldr	r3, [pc, #20]	@ (800c484 <MB_writeSHR+0x68>)
 800c46e:	725a      	strb	r2, [r3, #9]
			return MB_RS_255;
 800c470:	23ff      	movs	r3, #255	@ 0xff
 800c472:	e002      	b.n	800c47a <MB_writeSHR+0x5e>
		}else{
			return MB_EC_SDV_4;
 800c474:	2304      	movs	r3, #4
 800c476:	e000      	b.n	800c47a <MB_writeSHR+0x5e>
		}
	}else{													// if exception occurred
		return excepCode;
 800c478:	79fb      	ldrb	r3, [r7, #7]
	}
}
 800c47a:	4618      	mov	r0, r3
 800c47c:	370c      	adds	r7, #12
 800c47e:	46bd      	mov	sp, r7
 800c480:	bd90      	pop	{r4, r7, pc}
 800c482:	bf00      	nop
 800c484:	20000c18 	.word	0x20000c18

0800c488 <MB_writeMHR>:
 * @note The function processes the input data in 2-byte values and updates the
 *       response message to include the start address and quantity of registers written.
 *       Additionally, it updates the slave address in the response if the address being
 *       set corresponds to the slave address.
 */
uint8_t MB_writeMHR(void){
 800c488:	b580      	push	{r7, lr}
 800c48a:	b084      	sub	sp, #16
 800c48c:	af00      	add	r7, sp, #0
	uint8_t excepCode = MB_checkMRQtyAddrByteCount(MB_HRA_MAX);
 800c48e:	f649 4059 	movw	r0, #40025	@ 0x9c59
 800c492:	f7ff fa79 	bl	800b988 <MB_checkMRQtyAddrByteCount>
 800c496:	4603      	mov	r3, r0
 800c498:	72fb      	strb	r3, [r7, #11]
	if(excepCode == 0){										// if there is no exception
 800c49a:	7afb      	ldrb	r3, [r7, #11]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d165      	bne.n	800c56c <MB_writeMHR+0xe4>

		uint16_t startAddress = MB_getStartAddress(MB_FC_INDEX+1)+MB_HR_ADDR_OFFSET;
 800c4a0:	2002      	movs	r0, #2
 800c4a2:	f7ff fbc1 	bl	800bc28 <MB_getStartAddress>
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	f5a3 43c7 	sub.w	r3, r3, #25472	@ 0x6380
 800c4ac:	3b3f      	subs	r3, #63	@ 0x3f
 800c4ae:	813b      	strh	r3, [r7, #8]
		uint16_t endAddress = startAddress + MB_getQuantity(MB_FC_INDEX+3)-1;
 800c4b0:	2004      	movs	r0, #4
 800c4b2:	f7ff fbcf 	bl	800bc54 <MB_getQuantity>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	461a      	mov	r2, r3
 800c4ba:	893b      	ldrh	r3, [r7, #8]
 800c4bc:	4413      	add	r3, r2
 800c4be:	b29b      	uxth	r3, r3
 800c4c0:	3b01      	subs	r3, #1
 800c4c2:	80fb      	strh	r3, [r7, #6]
//		uint8_t byteCount = MB_getQuantity(MB_FC_INDEX+3);
		//uint16_t startByteIndex = (MB_FC_INDEX+6);
		//uint16_t lastByteIndex = (startByteIndex + byteCount-1);
		uint8_t byteIndex = (MB_FC_INDEX+6);
 800c4c4:	2307      	movs	r3, #7
 800c4c6:	73fb      	strb	r3, [r7, #15]
		for(uint16_t regAddress = startAddress; regAddress <= endAddress; regAddress++){
 800c4c8:	893b      	ldrh	r3, [r7, #8]
 800c4ca:	81bb      	strh	r3, [r7, #12]
 800c4cc:	e016      	b.n	800c4fc <MB_writeMHR+0x74>
			uint16_t data = MB_getMRValueIn2Byte((byteIndex));
 800c4ce:	7bfb      	ldrb	r3, [r7, #15]
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	f7ff fbe7 	bl	800bca4 <MB_getMRValueIn2Byte>
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	807b      	strh	r3, [r7, #2]
			byteIndex += 2;
 800c4da:	7bfb      	ldrb	r3, [r7, #15]
 800c4dc:	3302      	adds	r3, #2
 800c4de:	73fb      	strb	r3, [r7, #15]
			if(MB_setHRValue(regAddress, data) == MB_ERROR){
 800c4e0:	887a      	ldrh	r2, [r7, #2]
 800c4e2:	89bb      	ldrh	r3, [r7, #12]
 800c4e4:	4611      	mov	r1, r2
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	f7ff fc60 	bl	800bdac <MB_setHRValue>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d101      	bne.n	800c4f6 <MB_writeMHR+0x6e>
				return MB_EC_SDV_4;
 800c4f2:	2304      	movs	r3, #4
 800c4f4:	e03b      	b.n	800c56e <MB_writeMHR+0xe6>
		for(uint16_t regAddress = startAddress; regAddress <= endAddress; regAddress++){
 800c4f6:	89bb      	ldrh	r3, [r7, #12]
 800c4f8:	3301      	adds	r3, #1
 800c4fa:	81bb      	strh	r3, [r7, #12]
 800c4fc:	89ba      	ldrh	r2, [r7, #12]
 800c4fe:	88fb      	ldrh	r3, [r7, #6]
 800c500:	429a      	cmp	r2, r3
 800c502:	d9e4      	bls.n	800c4ce <MB_writeMHR+0x46>
			}
		}

		uint16_t andMask = 0x00FF;
 800c504:	23ff      	movs	r3, #255	@ 0xff
 800c506:	80bb      	strh	r3, [r7, #4]
		MB_appendToRespPDU_SAFC();
 800c508:	f7ff f980 	bl	800b80c <MB_appendToRespPDU_SAFC>
		MB_appendToRespPDU((uint8_t)(MB_getStartAddress(MB_FC_INDEX+1)>>8));
 800c50c:	2002      	movs	r0, #2
 800c50e:	f7ff fb8b 	bl	800bc28 <MB_getStartAddress>
 800c512:	4603      	mov	r3, r0
 800c514:	0a1b      	lsrs	r3, r3, #8
 800c516:	b29b      	uxth	r3, r3
 800c518:	b2db      	uxtb	r3, r3
 800c51a:	4618      	mov	r0, r3
 800c51c:	f7ff f95a 	bl	800b7d4 <MB_appendToRespPDU>
		MB_appendToRespPDU((uint8_t)(MB_getStartAddress(MB_FC_INDEX+1) & andMask));
 800c520:	2002      	movs	r0, #2
 800c522:	f7ff fb81 	bl	800bc28 <MB_getStartAddress>
 800c526:	4603      	mov	r3, r0
 800c528:	b2da      	uxtb	r2, r3
 800c52a:	88bb      	ldrh	r3, [r7, #4]
 800c52c:	b2db      	uxtb	r3, r3
 800c52e:	4013      	ands	r3, r2
 800c530:	b2db      	uxtb	r3, r3
 800c532:	4618      	mov	r0, r3
 800c534:	f7ff f94e 	bl	800b7d4 <MB_appendToRespPDU>
		MB_appendToRespPDU((uint8_t)(MB_getQuantity(MB_FC_INDEX+3)>>8));
 800c538:	2004      	movs	r0, #4
 800c53a:	f7ff fb8b 	bl	800bc54 <MB_getQuantity>
 800c53e:	4603      	mov	r3, r0
 800c540:	0a1b      	lsrs	r3, r3, #8
 800c542:	b29b      	uxth	r3, r3
 800c544:	b2db      	uxtb	r3, r3
 800c546:	4618      	mov	r0, r3
 800c548:	f7ff f944 	bl	800b7d4 <MB_appendToRespPDU>
		MB_appendToRespPDU((uint8_t)(MB_getQuantity(MB_FC_INDEX+3) & andMask));
 800c54c:	2004      	movs	r0, #4
 800c54e:	f7ff fb81 	bl	800bc54 <MB_getQuantity>
 800c552:	4603      	mov	r3, r0
 800c554:	b2da      	uxtb	r2, r3
 800c556:	88bb      	ldrh	r3, [r7, #4]
 800c558:	b2db      	uxtb	r3, r3
 800c55a:	4013      	ands	r3, r2
 800c55c:	b2db      	uxtb	r3, r3
 800c55e:	4618      	mov	r0, r3
 800c560:	f7ff f938 	bl	800b7d4 <MB_appendToRespPDU>
//		MB_appendToRespPDU_CRC();

		if((MB_getSCRAddress()+MB_HR_ADDR_OFFSET) == MB_IRA_SLAVE_ADDRESS){
 800c564:	f7ff fb6e 	bl	800bc44 <MB_getSCRAddress>
			mbHandle.txBuffer[MB_SA_INDEX] = MB_getSlaveAddress();
		}

		return MB_RS_255;
 800c568:	23ff      	movs	r3, #255	@ 0xff
 800c56a:	e000      	b.n	800c56e <MB_writeMHR+0xe6>
	}else{													// if exception occurred
		return excepCode;
 800c56c:	7afb      	ldrb	r3, [r7, #11]
	}
}
 800c56e:	4618      	mov	r0, r3
 800c570:	3710      	adds	r7, #16
 800c572:	46bd      	mov	sp, r7
 800c574:	bd80      	pop	{r7, pc}
	...

0800c578 <MB_getDI>:



/*--------- callback function ------------*/

uint8_t MB_getDI(uint16_t address, uint8_t *value){
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	4603      	mov	r3, r0
 800c580:	6039      	str	r1, [r7, #0]
 800c582:	80fb      	strh	r3, [r7, #6]
	return MB_readDICallback(address, value);
 800c584:	4b05      	ldr	r3, [pc, #20]	@ (800c59c <MB_getDI+0x24>)
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	88fa      	ldrh	r2, [r7, #6]
 800c58a:	6839      	ldr	r1, [r7, #0]
 800c58c:	4610      	mov	r0, r2
 800c58e:	4798      	blx	r3
 800c590:	4603      	mov	r3, r0
}
 800c592:	4618      	mov	r0, r3
 800c594:	3708      	adds	r7, #8
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}
 800c59a:	bf00      	nop
 800c59c:	20000c24 	.word	0x20000c24

0800c5a0 <MB_getDIInByte>:

uint8_t MB_getDIInByte(uint8_t *byteArray, uint8_t size, uint16_t startAddress, uint16_t endAddress){
 800c5a0:	b580      	push	{r7, lr}
 800c5a2:	b086      	sub	sp, #24
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	60f8      	str	r0, [r7, #12]
 800c5a8:	4608      	mov	r0, r1
 800c5aa:	4611      	mov	r1, r2
 800c5ac:	461a      	mov	r2, r3
 800c5ae:	4603      	mov	r3, r0
 800c5b0:	72fb      	strb	r3, [r7, #11]
 800c5b2:	460b      	mov	r3, r1
 800c5b4:	813b      	strh	r3, [r7, #8]
 800c5b6:	4613      	mov	r3, r2
 800c5b8:	80fb      	strh	r3, [r7, #6]
	volatile uint8_t byteCount = 0;
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	757b      	strb	r3, [r7, #21]
	volatile uint8_t dataByte = 0;
 800c5be:	2300      	movs	r3, #0
 800c5c0:	753b      	strb	r3, [r7, #20]
	volatile uint8_t bitCount = 0;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	74fb      	strb	r3, [r7, #19]

	for(uint16_t i = startAddress; i < endAddress; i++){
 800c5c6:	893b      	ldrh	r3, [r7, #8]
 800c5c8:	82fb      	strh	r3, [r7, #22]
 800c5ca:	e041      	b.n	800c650 <MB_getDIInByte+0xb0>
		uint8_t data = 0;
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	74bb      	strb	r3, [r7, #18]
		if(MB_getDI(i, &data)){
 800c5d0:	f107 0212 	add.w	r2, r7, #18
 800c5d4:	8afb      	ldrh	r3, [r7, #22]
 800c5d6:	4611      	mov	r1, r2
 800c5d8:	4618      	mov	r0, r3
 800c5da:	f7ff ffcd 	bl	800c578 <MB_getDI>
 800c5de:	4603      	mov	r3, r0
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d030      	beq.n	800c646 <MB_getDIInByte+0xa6>
			if(data >=0 && data <=1){
 800c5e4:	7cbb      	ldrb	r3, [r7, #18]
 800c5e6:	2b01      	cmp	r3, #1
 800c5e8:	d82b      	bhi.n	800c642 <MB_getDIInByte+0xa2>
				dataByte |= data<<(bitCount++);
 800c5ea:	7cbb      	ldrb	r3, [r7, #18]
 800c5ec:	461a      	mov	r2, r3
 800c5ee:	7cfb      	ldrb	r3, [r7, #19]
 800c5f0:	b2db      	uxtb	r3, r3
 800c5f2:	1c59      	adds	r1, r3, #1
 800c5f4:	b2c9      	uxtb	r1, r1
 800c5f6:	74f9      	strb	r1, [r7, #19]
 800c5f8:	fa02 f303 	lsl.w	r3, r2, r3
 800c5fc:	b25a      	sxtb	r2, r3
 800c5fe:	7d3b      	ldrb	r3, [r7, #20]
 800c600:	b2db      	uxtb	r3, r3
 800c602:	b25b      	sxtb	r3, r3
 800c604:	4313      	orrs	r3, r2
 800c606:	b25b      	sxtb	r3, r3
 800c608:	b2db      	uxtb	r3, r3
 800c60a:	753b      	strb	r3, [r7, #20]
				if(bitCount>=8){
 800c60c:	7cfb      	ldrb	r3, [r7, #19]
 800c60e:	b2db      	uxtb	r3, r3
 800c610:	2b07      	cmp	r3, #7
 800c612:	d91a      	bls.n	800c64a <MB_getDIInByte+0xaa>
					if(byteCount < size){
 800c614:	7d7b      	ldrb	r3, [r7, #21]
 800c616:	b2db      	uxtb	r3, r3
 800c618:	7afa      	ldrb	r2, [r7, #11]
 800c61a:	429a      	cmp	r2, r3
 800c61c:	d90f      	bls.n	800c63e <MB_getDIInByte+0x9e>
						byteArray[byteCount++] = dataByte;
 800c61e:	7d7b      	ldrb	r3, [r7, #21]
 800c620:	b2db      	uxtb	r3, r3
 800c622:	1c5a      	adds	r2, r3, #1
 800c624:	b2d2      	uxtb	r2, r2
 800c626:	757a      	strb	r2, [r7, #21]
 800c628:	461a      	mov	r2, r3
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	4413      	add	r3, r2
 800c62e:	7d3a      	ldrb	r2, [r7, #20]
 800c630:	b2d2      	uxtb	r2, r2
 800c632:	701a      	strb	r2, [r3, #0]
						dataByte = 0;
 800c634:	2300      	movs	r3, #0
 800c636:	753b      	strb	r3, [r7, #20]
						bitCount=0;
 800c638:	2300      	movs	r3, #0
 800c63a:	74fb      	strb	r3, [r7, #19]
 800c63c:	e005      	b.n	800c64a <MB_getDIInByte+0xaa>
					}else{
						return MB_ERROR;
 800c63e:	2300      	movs	r3, #0
 800c640:	e026      	b.n	800c690 <MB_getDIInByte+0xf0>
					}
				}
			}else{
				return MB_ERROR;
 800c642:	2300      	movs	r3, #0
 800c644:	e024      	b.n	800c690 <MB_getDIInByte+0xf0>
			}
		}else{
			return MB_ERROR;
 800c646:	2300      	movs	r3, #0
 800c648:	e022      	b.n	800c690 <MB_getDIInByte+0xf0>
	for(uint16_t i = startAddress; i < endAddress; i++){
 800c64a:	8afb      	ldrh	r3, [r7, #22]
 800c64c:	3301      	adds	r3, #1
 800c64e:	82fb      	strh	r3, [r7, #22]
 800c650:	8afa      	ldrh	r2, [r7, #22]
 800c652:	88fb      	ldrh	r3, [r7, #6]
 800c654:	429a      	cmp	r2, r3
 800c656:	d3b9      	bcc.n	800c5cc <MB_getDIInByte+0x2c>
		}
	}
	if( bitCount > 0 && bitCount < 8){
 800c658:	7cfb      	ldrb	r3, [r7, #19]
 800c65a:	b2db      	uxtb	r3, r3
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d016      	beq.n	800c68e <MB_getDIInByte+0xee>
 800c660:	7cfb      	ldrb	r3, [r7, #19]
 800c662:	b2db      	uxtb	r3, r3
 800c664:	2b07      	cmp	r3, #7
 800c666:	d812      	bhi.n	800c68e <MB_getDIInByte+0xee>
		if(byteCount < size){
 800c668:	7d7b      	ldrb	r3, [r7, #21]
 800c66a:	b2db      	uxtb	r3, r3
 800c66c:	7afa      	ldrb	r2, [r7, #11]
 800c66e:	429a      	cmp	r2, r3
 800c670:	d90b      	bls.n	800c68a <MB_getDIInByte+0xea>
			byteArray[byteCount++] = dataByte;
 800c672:	7d7b      	ldrb	r3, [r7, #21]
 800c674:	b2db      	uxtb	r3, r3
 800c676:	1c5a      	adds	r2, r3, #1
 800c678:	b2d2      	uxtb	r2, r2
 800c67a:	757a      	strb	r2, [r7, #21]
 800c67c:	461a      	mov	r2, r3
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	4413      	add	r3, r2
 800c682:	7d3a      	ldrb	r2, [r7, #20]
 800c684:	b2d2      	uxtb	r2, r2
 800c686:	701a      	strb	r2, [r3, #0]
 800c688:	e001      	b.n	800c68e <MB_getDIInByte+0xee>
		}else{
			return MB_ERROR;
 800c68a:	2300      	movs	r3, #0
 800c68c:	e000      	b.n	800c690 <MB_getDIInByte+0xf0>
		}
		//byteCount++;
	}

	return MB_OK;
 800c68e:	2301      	movs	r3, #1
}
 800c690:	4618      	mov	r0, r3
 800c692:	3718      	adds	r7, #24
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}

0800c698 <MB_setCoil>:
/**
  * @brief sets coil output
  * @param address: address of the holding register
  * @retval holding register value
  */
uint8_t MB_setCoil(uint16_t address, uint16_t value){
 800c698:	b580      	push	{r7, lr}
 800c69a:	b082      	sub	sp, #8
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	4603      	mov	r3, r0
 800c6a0:	460a      	mov	r2, r1
 800c6a2:	80fb      	strh	r3, [r7, #6]
 800c6a4:	4613      	mov	r3, r2
 800c6a6:	80bb      	strh	r3, [r7, #4]

	return MB_writeCOCallback(address, (value > 0));
 800c6a8:	4b08      	ldr	r3, [pc, #32]	@ (800c6cc <MB_setCoil+0x34>)
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	88fa      	ldrh	r2, [r7, #6]
 800c6ae:	b2d0      	uxtb	r0, r2
 800c6b0:	88ba      	ldrh	r2, [r7, #4]
 800c6b2:	2a00      	cmp	r2, #0
 800c6b4:	bf14      	ite	ne
 800c6b6:	2201      	movne	r2, #1
 800c6b8:	2200      	moveq	r2, #0
 800c6ba:	b2d2      	uxtb	r2, r2
 800c6bc:	4611      	mov	r1, r2
 800c6be:	4798      	blx	r3
 800c6c0:	4603      	mov	r3, r0
	//return (address-MB_C_ADDR_OFFSET >= 0 && address-MB_C_ADDR_OFFSET <= MB_MAX_CR_ADDR);
}
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	3708      	adds	r7, #8
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}
 800c6ca:	bf00      	nop
 800c6cc:	20000c28 	.word	0x20000c28

0800c6d0 <MB_getCoil>:


uint8_t MB_getCoil( uint16_t address, uint8_t *value){
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b082      	sub	sp, #8
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	6039      	str	r1, [r7, #0]
 800c6da:	80fb      	strh	r3, [r7, #6]
	return MB_readCOCallback(address, value);
 800c6dc:	4b05      	ldr	r3, [pc, #20]	@ (800c6f4 <MB_getCoil+0x24>)
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	88fa      	ldrh	r2, [r7, #6]
 800c6e2:	b2d2      	uxtb	r2, r2
 800c6e4:	6839      	ldr	r1, [r7, #0]
 800c6e6:	4610      	mov	r0, r2
 800c6e8:	4798      	blx	r3
 800c6ea:	4603      	mov	r3, r0
}
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	3708      	adds	r7, #8
 800c6f0:	46bd      	mov	sp, r7
 800c6f2:	bd80      	pop	{r7, pc}
 800c6f4:	20000c2c 	.word	0x20000c2c

0800c6f8 <MB_getCoilsInByte>:
uint8_t MB_getCoilsInByte(uint8_t *byteArray, uint8_t size, uint16_t startAddress, uint16_t endAddress){
 800c6f8:	b580      	push	{r7, lr}
 800c6fa:	b086      	sub	sp, #24
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	60f8      	str	r0, [r7, #12]
 800c700:	4608      	mov	r0, r1
 800c702:	4611      	mov	r1, r2
 800c704:	461a      	mov	r2, r3
 800c706:	4603      	mov	r3, r0
 800c708:	72fb      	strb	r3, [r7, #11]
 800c70a:	460b      	mov	r3, r1
 800c70c:	813b      	strh	r3, [r7, #8]
 800c70e:	4613      	mov	r3, r2
 800c710:	80fb      	strh	r3, [r7, #6]
	uint8_t byteCount = 0;
 800c712:	2300      	movs	r3, #0
 800c714:	75fb      	strb	r3, [r7, #23]
	uint8_t dataByte = 0;
 800c716:	2300      	movs	r3, #0
 800c718:	75bb      	strb	r3, [r7, #22]
	uint8_t bitCount = 0;
 800c71a:	2300      	movs	r3, #0
 800c71c:	757b      	strb	r3, [r7, #21]

	for(uint16_t i = startAddress; i < endAddress; i++){
 800c71e:	893b      	ldrh	r3, [r7, #8]
 800c720:	827b      	strh	r3, [r7, #18]
 800c722:	e038      	b.n	800c796 <MB_getCoilsInByte+0x9e>
		uint8_t data=0;
 800c724:	2300      	movs	r3, #0
 800c726:	747b      	strb	r3, [r7, #17]
		if(MB_getCoil(i, &data)){
 800c728:	f107 0211 	add.w	r2, r7, #17
 800c72c:	8a7b      	ldrh	r3, [r7, #18]
 800c72e:	4611      	mov	r1, r2
 800c730:	4618      	mov	r0, r3
 800c732:	f7ff ffcd 	bl	800c6d0 <MB_getCoil>
 800c736:	4603      	mov	r3, r0
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d027      	beq.n	800c78c <MB_getCoilsInByte+0x94>
			if(data >=0 && data <=1){
 800c73c:	7c7b      	ldrb	r3, [r7, #17]
 800c73e:	2b01      	cmp	r3, #1
 800c740:	d822      	bhi.n	800c788 <MB_getCoilsInByte+0x90>
				dataByte |= data<<(bitCount++);
 800c742:	7c7b      	ldrb	r3, [r7, #17]
 800c744:	461a      	mov	r2, r3
 800c746:	7d7b      	ldrb	r3, [r7, #21]
 800c748:	1c59      	adds	r1, r3, #1
 800c74a:	7579      	strb	r1, [r7, #21]
 800c74c:	fa02 f303 	lsl.w	r3, r2, r3
 800c750:	b25a      	sxtb	r2, r3
 800c752:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800c756:	4313      	orrs	r3, r2
 800c758:	b25b      	sxtb	r3, r3
 800c75a:	75bb      	strb	r3, [r7, #22]
				if(bitCount>=8){
 800c75c:	7d7b      	ldrb	r3, [r7, #21]
 800c75e:	2b07      	cmp	r3, #7
 800c760:	d916      	bls.n	800c790 <MB_getCoilsInByte+0x98>
					if(byteCount < size){
 800c762:	7dfa      	ldrb	r2, [r7, #23]
 800c764:	7afb      	ldrb	r3, [r7, #11]
 800c766:	429a      	cmp	r2, r3
 800c768:	d20c      	bcs.n	800c784 <MB_getCoilsInByte+0x8c>
						byteArray[byteCount++] = dataByte;
 800c76a:	7dfb      	ldrb	r3, [r7, #23]
 800c76c:	1c5a      	adds	r2, r3, #1
 800c76e:	75fa      	strb	r2, [r7, #23]
 800c770:	461a      	mov	r2, r3
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	4413      	add	r3, r2
 800c776:	7dba      	ldrb	r2, [r7, #22]
 800c778:	701a      	strb	r2, [r3, #0]
						dataByte = 0;
 800c77a:	2300      	movs	r3, #0
 800c77c:	75bb      	strb	r3, [r7, #22]
						bitCount=0;
 800c77e:	2300      	movs	r3, #0
 800c780:	757b      	strb	r3, [r7, #21]
 800c782:	e005      	b.n	800c790 <MB_getCoilsInByte+0x98>
					}else{
						return MB_ERROR;
 800c784:	2300      	movs	r3, #0
 800c786:	e020      	b.n	800c7ca <MB_getCoilsInByte+0xd2>
					}
				}
			}else{
				return MB_ERROR;
 800c788:	2300      	movs	r3, #0
 800c78a:	e01e      	b.n	800c7ca <MB_getCoilsInByte+0xd2>
			}
		}else{
			return MB_ERROR;
 800c78c:	2300      	movs	r3, #0
 800c78e:	e01c      	b.n	800c7ca <MB_getCoilsInByte+0xd2>
	for(uint16_t i = startAddress; i < endAddress; i++){
 800c790:	8a7b      	ldrh	r3, [r7, #18]
 800c792:	3301      	adds	r3, #1
 800c794:	827b      	strh	r3, [r7, #18]
 800c796:	8a7a      	ldrh	r2, [r7, #18]
 800c798:	88fb      	ldrh	r3, [r7, #6]
 800c79a:	429a      	cmp	r2, r3
 800c79c:	d3c2      	bcc.n	800c724 <MB_getCoilsInByte+0x2c>
		}
	}
	if( bitCount > 0 && bitCount < 8){
 800c79e:	7d7b      	ldrb	r3, [r7, #21]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d011      	beq.n	800c7c8 <MB_getCoilsInByte+0xd0>
 800c7a4:	7d7b      	ldrb	r3, [r7, #21]
 800c7a6:	2b07      	cmp	r3, #7
 800c7a8:	d80e      	bhi.n	800c7c8 <MB_getCoilsInByte+0xd0>
		if(byteCount < size){
 800c7aa:	7dfa      	ldrb	r2, [r7, #23]
 800c7ac:	7afb      	ldrb	r3, [r7, #11]
 800c7ae:	429a      	cmp	r2, r3
 800c7b0:	d208      	bcs.n	800c7c4 <MB_getCoilsInByte+0xcc>
			byteArray[byteCount++] = dataByte;
 800c7b2:	7dfb      	ldrb	r3, [r7, #23]
 800c7b4:	1c5a      	adds	r2, r3, #1
 800c7b6:	75fa      	strb	r2, [r7, #23]
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	4413      	add	r3, r2
 800c7be:	7dba      	ldrb	r2, [r7, #22]
 800c7c0:	701a      	strb	r2, [r3, #0]
 800c7c2:	e001      	b.n	800c7c8 <MB_getCoilsInByte+0xd0>
		}else{
			return MB_ERROR;
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	e000      	b.n	800c7ca <MB_getCoilsInByte+0xd2>
		}
		//byteCount++;
	}

	return MB_OK;
 800c7c8:	2301      	movs	r3, #1
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	3718      	adds	r7, #24
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bd80      	pop	{r7, pc}
	...

0800c7d4 <MB_attachDICallback>:
 * @param callbackReadFunc Pointer to the function that reads discrete
 *                         inputs. The function should match the
 *                         signature:
 *                         `uint8_t callback(MB_DIAddrEnum address, uint8_t *value)`.
 */
void MB_attachDICallback(uint8_t (*callbackReadFunc)( MB_DIAddrEnum address, uint8_t *value)){
 800c7d4:	b480      	push	{r7}
 800c7d6:	b083      	sub	sp, #12
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
	MB_readDICallback = callbackReadFunc;
 800c7dc:	4a04      	ldr	r2, [pc, #16]	@ (800c7f0 <MB_attachDICallback+0x1c>)
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	6013      	str	r3, [r2, #0]
}
 800c7e2:	bf00      	nop
 800c7e4:	370c      	adds	r7, #12
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ec:	4770      	bx	lr
 800c7ee:	bf00      	nop
 800c7f0:	20000c24 	.word	0x20000c24

0800c7f4 <MB_attachCOCallback>:
 * @param callbackReadFunc Pointer to the function that reads coil
 *                         outputs. The function should match the
 *                         signature:
 *                         `uint8_t callback(MB_CoilAddrEnum address, uint8_t *value)`.
 */
void MB_attachCOCallback(uint8_t (*callbackWriteFunc)(MB_CoilAddrEnum address, uint8_t value), uint8_t (*callbackReadFunc)(MB_CoilAddrEnum address, uint8_t *value)){
 800c7f4:	b480      	push	{r7}
 800c7f6:	b083      	sub	sp, #12
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	6039      	str	r1, [r7, #0]
	MB_writeCOCallback = callbackWriteFunc;
 800c7fe:	4a06      	ldr	r2, [pc, #24]	@ (800c818 <MB_attachCOCallback+0x24>)
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	6013      	str	r3, [r2, #0]
	MB_readCOCallback = callbackReadFunc;
 800c804:	4a05      	ldr	r2, [pc, #20]	@ (800c81c <MB_attachCOCallback+0x28>)
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	6013      	str	r3, [r2, #0]
}
 800c80a:	bf00      	nop
 800c80c:	370c      	adds	r7, #12
 800c80e:	46bd      	mov	sp, r7
 800c810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c814:	4770      	bx	lr
 800c816:	bf00      	nop
 800c818:	20000c28 	.word	0x20000c28
 800c81c:	20000c2c 	.word	0x20000c2c

0800c820 <MB_attachIRCallback>:
 * @param callbackReadFunc Pointer to the function that reads input
 *                         registers. The function should match the
 *                         signature:
 *                         `uint8_t callback(MB_IRAddrEnum address, uint16_t *value)`.
 */
void MB_attachIRCallback(uint8_t (*callbackReadFunc)(MB_IRAddrEnum address, uint16_t *value)){
 800c820:	b480      	push	{r7}
 800c822:	b083      	sub	sp, #12
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
	MB_readIRCallback = callbackReadFunc;
 800c828:	4a04      	ldr	r2, [pc, #16]	@ (800c83c <MB_attachIRCallback+0x1c>)
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	6013      	str	r3, [r2, #0]
}
 800c82e:	bf00      	nop
 800c830:	370c      	adds	r7, #12
 800c832:	46bd      	mov	sp, r7
 800c834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c838:	4770      	bx	lr
 800c83a:	bf00      	nop
 800c83c:	20000c30 	.word	0x20000c30

0800c840 <MB_attachHRCallback>:
 * @param callbackReadFunc Pointer to the function that reads holding
 *                         registers. The function should match the
 *                         signature:
 *                         `uint8_t callback(MB_HRAddrEnum address, uint16_t *value)`.
 */
void MB_attachHRCallback(uint8_t (*callbackWriteFunc)(MB_HRAddrEnum address, uint16_t value), uint8_t (*callbackReadFunc)(MB_HRAddrEnum address, uint16_t *value)){
 800c840:	b480      	push	{r7}
 800c842:	b083      	sub	sp, #12
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
 800c848:	6039      	str	r1, [r7, #0]
	MB_writeHRCallback = callbackWriteFunc;
 800c84a:	4a06      	ldr	r2, [pc, #24]	@ (800c864 <MB_attachHRCallback+0x24>)
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	6013      	str	r3, [r2, #0]
	MB_readHRCallback = callbackReadFunc;
 800c850:	4a05      	ldr	r2, [pc, #20]	@ (800c868 <MB_attachHRCallback+0x28>)
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	6013      	str	r3, [r2, #0]
}
 800c856:	bf00      	nop
 800c858:	370c      	adds	r7, #12
 800c85a:	46bd      	mov	sp, r7
 800c85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c860:	4770      	bx	lr
 800c862:	bf00      	nop
 800c864:	20000c34 	.word	0x20000c34
 800c868:	20000c38 	.word	0x20000c38

0800c86c <MBRS_Init>:
#include "MB_CRC.h"
#include "MB_Serial.h"


static MB_RTUSlave *slv;
void MBRS_Init(MB_RTUSlave *mbSlave,uint8_t slaveAddress){
 800c86c:	b480      	push	{r7}
 800c86e:	b083      	sub	sp, #12
 800c870:	af00      	add	r7, sp, #0
 800c872:	6078      	str	r0, [r7, #4]
 800c874:	460b      	mov	r3, r1
 800c876:	70fb      	strb	r3, [r7, #3]
	slv = mbSlave;
 800c878:	4a06      	ldr	r2, [pc, #24]	@ (800c894 <MBRS_Init+0x28>)
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	6013      	str	r3, [r2, #0]
	slv->slave_address = slaveAddress;
 800c87e:	4b05      	ldr	r3, [pc, #20]	@ (800c894 <MBRS_Init+0x28>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	78fa      	ldrb	r2, [r7, #3]
 800c884:	701a      	strb	r2, [r3, #0]
}
 800c886:	bf00      	nop
 800c888:	370c      	adds	r7, #12
 800c88a:	46bd      	mov	sp, r7
 800c88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c890:	4770      	bx	lr
 800c892:	bf00      	nop
 800c894:	20000c3c 	.word	0x20000c3c

0800c898 <MBRS_GetInstance>:

MB_RTUSlave *MBRS_GetInstance(void){
 800c898:	b480      	push	{r7}
 800c89a:	af00      	add	r7, sp, #0
	return slv;
 800c89c:	4b03      	ldr	r3, [pc, #12]	@ (800c8ac <MBRS_GetInstance+0x14>)
 800c89e:	681b      	ldr	r3, [r3, #0]
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a8:	4770      	bx	lr
 800c8aa:	bf00      	nop
 800c8ac:	20000c3c 	.word	0x20000c3c

0800c8b0 <MBRS_processRequest>:
  *
  * @param none
  *
  * @retval 0 & 1, if returns 0 do nothing, else send the response to the master
  */
uint8_t MBRS_processRequest(MB_RTUSlave *mbSlave){
 800c8b0:	b580      	push	{r7, lr}
 800c8b2:	b084      	sub	sp, #16
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	6078      	str	r0, [r7, #4]
		 * all active communication controls are turned off
		 * and  any MODBUS messages addressed to it or broadcast are monitored,
		 * but no actions will be taken and no responses will be sent
		 * */

	MB_setReqBuff(mbSlave->rxBuffer, mbSlave->rxBufferSize);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	685a      	ldr	r2, [r3, #4]
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	7b1b      	ldrb	r3, [r3, #12]
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	4610      	mov	r0, r2
 800c8c4:	f7fe fec6 	bl	800b654 <MB_setReqBuff>
	MB_setRespBuff(mbSlave->txBuffer);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	689b      	ldr	r3, [r3, #8]
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	f7fe fed5 	bl	800b67c <MB_setRespBuff>
	uint8_t processStatus = 0u;
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	73fb      	strb	r3, [r7, #15]
	uint8_t funCode = MB_getFunctionCode();
 800c8d6:	f7ff f99b 	bl	800bc10 <MB_getFunctionCode>
 800c8da:	4603      	mov	r3, r0
 800c8dc:	73bb      	strb	r3, [r7, #14]


		// check function code

		if( MB_isFunctionCodeValid(funCode)>0U){									// if the function code is valid
 800c8de:	7bbb      	ldrb	r3, [r7, #14]
 800c8e0:	4618      	mov	r0, r3
 800c8e2:	f7fe ffe4 	bl	800b8ae <MB_isFunctionCodeValid>
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d006      	beq.n	800c8fa <MBRS_processRequest+0x4a>
			processStatus = MB_executeRequest(funCode);						//  MB_executeRequest() will return 0x04 and 0xFF, 0x04 = exception occured and 0xFF = no exception
 800c8ec:	7bbb      	ldrb	r3, [r7, #14]
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	f7fe fee0 	bl	800b6b4 <MB_executeRequest>
 800c8f4:	4603      	mov	r3, r0
 800c8f6:	73fb      	strb	r3, [r7, #15]
 800c8f8:	e001      	b.n	800c8fe <MBRS_processRequest+0x4e>

		}else{
			processStatus = MB_EC_ILF_1;									// exception code 1 for illegal function code
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	73fb      	strb	r3, [r7, #15]
		}
		if (processStatus != 0u){
 800c8fe:	7bfb      	ldrb	r3, [r7, #15]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d02a      	beq.n	800c95a <MBRS_processRequest+0xaa>
			if(processStatus != MB_RS_255 && processStatus != MB_NRS_254){	// for exception response
 800c904:	7bfb      	ldrb	r3, [r7, #15]
 800c906:	2bff      	cmp	r3, #255	@ 0xff
 800c908:	d007      	beq.n	800c91a <MBRS_processRequest+0x6a>
 800c90a:	7bfb      	ldrb	r3, [r7, #15]
 800c90c:	2bfe      	cmp	r3, #254	@ 0xfe
 800c90e:	d004      	beq.n	800c91a <MBRS_processRequest+0x6a>

				MB_excepRespBuilder(processStatus);						// processStatus = 255 means, no exception and the response has been built
 800c910:	7bfb      	ldrb	r3, [r7, #15]
 800c912:	4618      	mov	r0, r3
 800c914:	f7fe ffb0 	bl	800b878 <MB_excepRespBuilder>
 800c918:	e004      	b.n	800c924 <MBRS_processRequest+0x74>
			}else{															// for normal response
				if(processStatus == MB_NRS_254){
 800c91a:	7bfb      	ldrb	r3, [r7, #15]
 800c91c:	2bfe      	cmp	r3, #254	@ 0xfe
 800c91e:	d101      	bne.n	800c924 <MBRS_processRequest+0x74>
					return 0U;
 800c920:	2300      	movs	r3, #0
 800c922:	e01b      	b.n	800c95c <MBRS_processRequest+0xac>
				}
			}
			if((mbSlave->rxBuffer[MB_SA_INDEX] != MB_BROADCAST_ADDR)){
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	685b      	ldr	r3, [r3, #4]
 800c928:	781b      	ldrb	r3, [r3, #0]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d015      	beq.n	800c95a <MBRS_processRequest+0xaa>
				MB_appendToRespPDU_CRC();
 800c92e:	f7fe ff7d 	bl	800b82c <MB_appendToRespPDU_CRC>
				mbSlave->txBufferSize = MB_getRespBuffSize();
 800c932:	f7fe feb3 	bl	800b69c <MB_getRespBuffSize>
 800c936:	4603      	mov	r3, r0
 800c938:	461a      	mov	r2, r3
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	735a      	strb	r2, [r3, #13]
				if(funCode == MB_FC_WSC_05 || funCode == MB_FC_WSR_06) {mbSlave->txBufferSize -= 2;}
 800c93e:	7bbb      	ldrb	r3, [r7, #14]
 800c940:	2b05      	cmp	r3, #5
 800c942:	d002      	beq.n	800c94a <MBRS_processRequest+0x9a>
 800c944:	7bbb      	ldrb	r3, [r7, #14]
 800c946:	2b06      	cmp	r3, #6
 800c948:	d105      	bne.n	800c956 <MBRS_processRequest+0xa6>
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	7b5b      	ldrb	r3, [r3, #13]
 800c94e:	3b02      	subs	r3, #2
 800c950:	b2da      	uxtb	r2, r3
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	735a      	strb	r2, [r3, #13]
				return 1U;
 800c956:	2301      	movs	r3, #1
 800c958:	e000      	b.n	800c95c <MBRS_processRequest+0xac>
			}
		}

	return 0U;
 800c95a:	2300      	movs	r3, #0
}
 800c95c:	4618      	mov	r0, r3
 800c95e:	3710      	adds	r7, #16
 800c960:	46bd      	mov	sp, r7
 800c962:	bd80      	pop	{r7, pc}

0800c964 <MBS_Init>:
  * where, 	Timer_1P5_CHAR timer pinter point 1.5 char timer,
  * 		Timer_3P5_CHAR timer pinter point 3.5 char timer,
  * @retval None
  *
  */
void MBS_Init(MBS_Serial *serial, UART_HandleTypeDef *UART, TIM_HandleTypeDef *TIMER_1P5_CHAR, TIM_HandleTypeDef *TIMER_3P5_CHAR){
 800c964:	b580      	push	{r7, lr}
 800c966:	b084      	sub	sp, #16
 800c968:	af00      	add	r7, sp, #0
 800c96a:	60f8      	str	r0, [r7, #12]
 800c96c:	60b9      	str	r1, [r7, #8]
 800c96e:	607a      	str	r2, [r7, #4]
 800c970:	603b      	str	r3, [r7, #0]
	serl = serial;
 800c972:	4a2a      	ldr	r2, [pc, #168]	@ (800ca1c <MBS_Init+0xb8>)
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	6013      	str	r3, [r2, #0]
	Uart = UART;
 800c978:	4a29      	ldr	r2, [pc, #164]	@ (800ca20 <MBS_Init+0xbc>)
 800c97a:	68bb      	ldr	r3, [r7, #8]
 800c97c:	6013      	str	r3, [r2, #0]
	Timer_1P5_CHAR = TIMER_1P5_CHAR;
 800c97e:	4a29      	ldr	r2, [pc, #164]	@ (800ca24 <MBS_Init+0xc0>)
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	6013      	str	r3, [r2, #0]
	Timer_3P5_CHAR = TIMER_3P5_CHAR;
 800c984:	4a28      	ldr	r2, [pc, #160]	@ (800ca28 <MBS_Init+0xc4>)
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	6013      	str	r3, [r2, #0]


	MBS_Timer_Init(Timer_1P5_CHAR->Instance);					// initialize 1.5 char timer
 800c98a:	4b26      	ldr	r3, [pc, #152]	@ (800ca24 <MBS_Init+0xc0>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	4618      	mov	r0, r3
 800c992:	f000 f84b 	bl	800ca2c <MBS_Timer_Init>
	MBS_Timer_Init(Timer_3P5_CHAR->Instance);					// initialize 3.5 char timer
 800c996:	4b24      	ldr	r3, [pc, #144]	@ (800ca28 <MBS_Init+0xc4>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	4618      	mov	r0, r3
 800c99e:	f000 f845 	bl	800ca2c <MBS_Timer_Init>
	serial->frameOkFlag = 0U;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	73da      	strb	r2, [r3, #15]


	MBS_STOP_TIMER(Timer_1P5_CHAR);		//start 1.5 char timer
 800c9a8:	4b1e      	ldr	r3, [pc, #120]	@ (800ca24 <MBS_Init+0xc0>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	625a      	str	r2, [r3, #36]	@ 0x24
 800c9b2:	4b1c      	ldr	r3, [pc, #112]	@ (800ca24 <MBS_Init+0xc0>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	681a      	ldr	r2, [r3, #0]
 800c9ba:	4b1a      	ldr	r3, [pc, #104]	@ (800ca24 <MBS_Init+0xc0>)
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	f022 0201 	bic.w	r2, r2, #1
 800c9c4:	601a      	str	r2, [r3, #0]
 800c9c6:	4b17      	ldr	r3, [pc, #92]	@ (800ca24 <MBS_Init+0xc0>)
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	691a      	ldr	r2, [r3, #16]
 800c9ce:	4b15      	ldr	r3, [pc, #84]	@ (800ca24 <MBS_Init+0xc0>)
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	f022 0201 	bic.w	r2, r2, #1
 800c9d8:	611a      	str	r2, [r3, #16]
	MBS_STOP_TIMER(Timer_3P5_CHAR);		//start 3.5 char timer
 800c9da:	4b13      	ldr	r3, [pc, #76]	@ (800ca28 <MBS_Init+0xc4>)
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	625a      	str	r2, [r3, #36]	@ 0x24
 800c9e4:	4b10      	ldr	r3, [pc, #64]	@ (800ca28 <MBS_Init+0xc4>)
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	681a      	ldr	r2, [r3, #0]
 800c9ec:	4b0e      	ldr	r3, [pc, #56]	@ (800ca28 <MBS_Init+0xc4>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	f022 0201 	bic.w	r2, r2, #1
 800c9f6:	601a      	str	r2, [r3, #0]
 800c9f8:	4b0b      	ldr	r3, [pc, #44]	@ (800ca28 <MBS_Init+0xc4>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	691a      	ldr	r2, [r3, #16]
 800ca00:	4b09      	ldr	r3, [pc, #36]	@ (800ca28 <MBS_Init+0xc4>)
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	f022 0201 	bic.w	r2, r2, #1
 800ca0a:	611a      	str	r2, [r3, #16]

	/*Set the serial receiving mode always*/
	serial->setDownstream();
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800ca12:	4798      	blx	r3

}
 800ca14:	bf00      	nop
 800ca16:	3710      	adds	r7, #16
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}
 800ca1c:	20000c4c 	.word	0x20000c4c
 800ca20:	20000c40 	.word	0x20000c40
 800ca24:	20000c44 	.word	0x20000c44
 800ca28:	20000c48 	.word	0x20000c48

0800ca2c <MBS_Timer_Init>:
/**
  * @brief Initialize timer
  * @param none
  * @retval None
  */
static void MBS_Timer_Init(TIM_TypeDef *Timer_Inst){
 800ca2c:	b480      	push	{r7}
 800ca2e:	b083      	sub	sp, #12
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
	Timer_Inst->CR1 &= ~TIM_CR1_CEN;		// Initially disable timer4 counter
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	f023 0201 	bic.w	r2, r3, #1
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	601a      	str	r2, [r3, #0]
	Timer_Inst->EGR |= TIM_EGR_UG;			// Re-initialize the counter and generates an update of the registers.
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	695b      	ldr	r3, [r3, #20]
 800ca44:	f043 0201 	orr.w	r2, r3, #1
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	615a      	str	r2, [r3, #20]
	Timer_Inst->DIER |= TIM_DIER_UIE;		// enable Update interrupt
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	68db      	ldr	r3, [r3, #12]
 800ca50:	f043 0201 	orr.w	r2, r3, #1
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	60da      	str	r2, [r3, #12]
}
 800ca58:	bf00      	nop
 800ca5a:	370c      	adds	r7, #12
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca62:	4770      	bx	lr

0800ca64 <MBS_Config>:
/**
  * @brief configures the modbus serial port
  * @param serialPort: modbus serial port struct
  * @retval error status
  */
MB_ErrorStatus MBS_Config(MBS_Serial *serial){
 800ca64:	b590      	push	{r4, r7, lr}
 800ca66:	b085      	sub	sp, #20
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
	MB_ErrorStatus errorStatus = MB_OK;
 800ca6c:	2301      	movs	r3, #1
 800ca6e:	73fb      	strb	r3, [r7, #15]

	/*---------stop the uart interrupt, and the 3.5 & 1.5 char time------------*/
	__HAL_UART_DISABLE_IT(Uart, UART_IT_RXNE);		// enable uart receive interrupt
 800ca70:	4b70      	ldr	r3, [pc, #448]	@ (800cc34 <MBS_Config+0x1d0>)
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	68da      	ldr	r2, [r3, #12]
 800ca78:	4b6e      	ldr	r3, [pc, #440]	@ (800cc34 <MBS_Config+0x1d0>)
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f022 0220 	bic.w	r2, r2, #32
 800ca82:	60da      	str	r2, [r3, #12]
	MBS_STOP_TIMER(Timer_1P5_CHAR); 					//stop 1.5 char timer
 800ca84:	4b6c      	ldr	r3, [pc, #432]	@ (800cc38 <MBS_Config+0x1d4>)
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	625a      	str	r2, [r3, #36]	@ 0x24
 800ca8e:	4b6a      	ldr	r3, [pc, #424]	@ (800cc38 <MBS_Config+0x1d4>)
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	681a      	ldr	r2, [r3, #0]
 800ca96:	4b68      	ldr	r3, [pc, #416]	@ (800cc38 <MBS_Config+0x1d4>)
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	f022 0201 	bic.w	r2, r2, #1
 800caa0:	601a      	str	r2, [r3, #0]
 800caa2:	4b65      	ldr	r3, [pc, #404]	@ (800cc38 <MBS_Config+0x1d4>)
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	691a      	ldr	r2, [r3, #16]
 800caaa:	4b63      	ldr	r3, [pc, #396]	@ (800cc38 <MBS_Config+0x1d4>)
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	f022 0201 	bic.w	r2, r2, #1
 800cab4:	611a      	str	r2, [r3, #16]
	MBS_STOP_TIMER(Timer_3P5_CHAR); 					//stop 3.5 char timer
 800cab6:	4b61      	ldr	r3, [pc, #388]	@ (800cc3c <MBS_Config+0x1d8>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	2200      	movs	r2, #0
 800cabe:	625a      	str	r2, [r3, #36]	@ 0x24
 800cac0:	4b5e      	ldr	r3, [pc, #376]	@ (800cc3c <MBS_Config+0x1d8>)
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	681a      	ldr	r2, [r3, #0]
 800cac8:	4b5c      	ldr	r3, [pc, #368]	@ (800cc3c <MBS_Config+0x1d8>)
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	f022 0201 	bic.w	r2, r2, #1
 800cad2:	601a      	str	r2, [r3, #0]
 800cad4:	4b59      	ldr	r3, [pc, #356]	@ (800cc3c <MBS_Config+0x1d8>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	691a      	ldr	r2, [r3, #16]
 800cadc:	4b57      	ldr	r3, [pc, #348]	@ (800cc3c <MBS_Config+0x1d8>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	f022 0201 	bic.w	r2, r2, #1
 800cae6:	611a      	str	r2, [r3, #16]

//	MBS_DecodeConfigValue(serial);
	// sets the baudrate for modbus serial
	if((serial->baudRate <= 65535U && serial->baudRate > 0) ){
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	685b      	ldr	r3, [r3, #4]
 800caec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800caf0:	d20f      	bcs.n	800cb12 <MBS_Config+0xae>
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	685b      	ldr	r3, [r3, #4]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d00b      	beq.n	800cb12 <MBS_Config+0xae>
		Uart->Init.BaudRate = serial->baudRate;
 800cafa:	4b4e      	ldr	r3, [pc, #312]	@ (800cc34 <MBS_Config+0x1d0>)
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	687a      	ldr	r2, [r7, #4]
 800cb00:	6852      	ldr	r2, [r2, #4]
 800cb02:	605a      	str	r2, [r3, #4]
		goto MBS_SERIAL_CONFIG_END;
	}

	/*---------configure the uart------------*/
	// sets the data bits for modbus serial
	switch (serial->dataBits) {
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	7a1b      	ldrb	r3, [r3, #8]
 800cb08:	2b07      	cmp	r3, #7
 800cb0a:	d005      	beq.n	800cb18 <MBS_Config+0xb4>
 800cb0c:	2b08      	cmp	r3, #8
 800cb0e:	d008      	beq.n	800cb22 <MBS_Config+0xbe>
 800cb10:	e00d      	b.n	800cb2e <MBS_Config+0xca>
		errorStatus = MB_ERROR;
 800cb12:	2300      	movs	r3, #0
 800cb14:	73fb      	strb	r3, [r7, #15]
		goto MBS_SERIAL_CONFIG_END;
 800cb16:	e07e      	b.n	800cc16 <MBS_Config+0x1b2>
		case MBS_DB_7:
			Uart->Init.WordLength = UART_WORDLENGTH_8B;		// wordlength 8 bits = 7 data bits  + 1 parity bits
 800cb18:	4b46      	ldr	r3, [pc, #280]	@ (800cc34 <MBS_Config+0x1d0>)
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	609a      	str	r2, [r3, #8]
			break;
 800cb20:	e008      	b.n	800cb34 <MBS_Config+0xd0>
		case MBS_DB_8:
			Uart->Init.WordLength = UART_WORDLENGTH_9B;		// wordlength 9 bits = 8 data bits + 1 parity bits
 800cb22:	4b44      	ldr	r3, [pc, #272]	@ (800cc34 <MBS_Config+0x1d0>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800cb2a:	609a      	str	r2, [r3, #8]
			break;
 800cb2c:	e002      	b.n	800cb34 <MBS_Config+0xd0>
		default:
			errorStatus = MB_ERROR;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	73fb      	strb	r3, [r7, #15]
			goto MBS_SERIAL_CONFIG_END;
 800cb32:	e070      	b.n	800cc16 <MBS_Config+0x1b2>

	}


	// sets the parity bit
	switch (serial->parityBit) {
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	7a5b      	ldrb	r3, [r3, #9]
 800cb38:	2b02      	cmp	r3, #2
 800cb3a:	d011      	beq.n	800cb60 <MBS_Config+0xfc>
 800cb3c:	2b02      	cmp	r3, #2
 800cb3e:	dc15      	bgt.n	800cb6c <MBS_Config+0x108>
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d002      	beq.n	800cb4a <MBS_Config+0xe6>
 800cb44:	2b01      	cmp	r3, #1
 800cb46:	d005      	beq.n	800cb54 <MBS_Config+0xf0>
 800cb48:	e010      	b.n	800cb6c <MBS_Config+0x108>
		case MBS_PB_NONE:
			Uart->Init.Parity = UART_PARITY_NONE;
 800cb4a:	4b3a      	ldr	r3, [pc, #232]	@ (800cc34 <MBS_Config+0x1d0>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	611a      	str	r2, [r3, #16]
			break;
 800cb52:	e00e      	b.n	800cb72 <MBS_Config+0x10e>
		case MBS_PB_ODD:
			Uart->Init.Parity = UART_PARITY_ODD;
 800cb54:	4b37      	ldr	r3, [pc, #220]	@ (800cc34 <MBS_Config+0x1d0>)
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800cb5c:	611a      	str	r2, [r3, #16]
			break;
 800cb5e:	e008      	b.n	800cb72 <MBS_Config+0x10e>
		case MBS_PB_EVEN:
			Uart->Init.Parity = UART_PARITY_EVEN;
 800cb60:	4b34      	ldr	r3, [pc, #208]	@ (800cc34 <MBS_Config+0x1d0>)
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cb68:	611a      	str	r2, [r3, #16]
			break;
 800cb6a:	e002      	b.n	800cb72 <MBS_Config+0x10e>
		default:
			errorStatus = MB_ERROR;
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	73fb      	strb	r3, [r7, #15]
			goto MBS_SERIAL_CONFIG_END;
 800cb70:	e051      	b.n	800cc16 <MBS_Config+0x1b2>
			break;
	}

	// sets the stop bit
	switch (serial->stopBit) {
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	7a9b      	ldrb	r3, [r3, #10]
 800cb76:	2b01      	cmp	r3, #1
 800cb78:	d002      	beq.n	800cb80 <MBS_Config+0x11c>
 800cb7a:	2b02      	cmp	r3, #2
 800cb7c:	d005      	beq.n	800cb8a <MBS_Config+0x126>
 800cb7e:	e00a      	b.n	800cb96 <MBS_Config+0x132>
		case MBS_SB_1:
			Uart->Init.StopBits = UART_STOPBITS_1;
 800cb80:	4b2c      	ldr	r3, [pc, #176]	@ (800cc34 <MBS_Config+0x1d0>)
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	2200      	movs	r2, #0
 800cb86:	60da      	str	r2, [r3, #12]
			break;
 800cb88:	e008      	b.n	800cb9c <MBS_Config+0x138>
		case MBS_SB_2:
			Uart->Init.StopBits = UART_STOPBITS_2;
 800cb8a:	4b2a      	ldr	r3, [pc, #168]	@ (800cc34 <MBS_Config+0x1d0>)
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800cb92:	60da      	str	r2, [r3, #12]
			break;
 800cb94:	e002      	b.n	800cb9c <MBS_Config+0x138>
		default:
			errorStatus = MB_ERROR;
 800cb96:	2300      	movs	r3, #0
 800cb98:	73fb      	strb	r3, [r7, #15]
			goto MBS_SERIAL_CONFIG_END;
 800cb9a:	e03c      	b.n	800cc16 <MBS_Config+0x1b2>
			break;
	}

	/*---------configure uart, 1.5 and 3.5 char Timer------------*/
	if(errorStatus == MB_OK){
 800cb9c:	7bfb      	ldrb	r3, [r7, #15]
 800cb9e:	2b01      	cmp	r3, #1
 800cba0:	d138      	bne.n	800cc14 <MBS_Config+0x1b0>

		Timer_1P5_CHAR->Init.Period = MBS_GetCharTimeCluster(Uart->Init.BaudRate, MBS_1P5_CHAR);	// set the 1.5 char timer period according to the new baud rate
 800cba2:	4b24      	ldr	r3, [pc, #144]	@ (800cc34 <MBS_Config+0x1d0>)
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	685b      	ldr	r3, [r3, #4]
 800cba8:	4a23      	ldr	r2, [pc, #140]	@ (800cc38 <MBS_Config+0x1d4>)
 800cbaa:	6814      	ldr	r4, [r2, #0]
 800cbac:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	f000 fa75 	bl	800d0a0 <MBS_GetCharTimeCluster>
 800cbb6:	4603      	mov	r3, r0
 800cbb8:	60e3      	str	r3, [r4, #12]
		Timer_3P5_CHAR->Init.Period = MBS_GetCharTimeCluster(Uart->Init.BaudRate, MBS_3P5_CHAR);	// set the 3.5 char timer period according to the new baud rat
 800cbba:	4b1e      	ldr	r3, [pc, #120]	@ (800cc34 <MBS_Config+0x1d0>)
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	685b      	ldr	r3, [r3, #4]
 800cbc0:	4a1e      	ldr	r2, [pc, #120]	@ (800cc3c <MBS_Config+0x1d8>)
 800cbc2:	6814      	ldr	r4, [r2, #0]
 800cbc4:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 800cbc8:	4618      	mov	r0, r3
 800cbca:	f000 fa69 	bl	800d0a0 <MBS_GetCharTimeCluster>
 800cbce:	4603      	mov	r3, r0
 800cbd0:	60e3      	str	r3, [r4, #12]

		if (HAL_TIM_Base_Init(Timer_1P5_CHAR) != HAL_OK) {
 800cbd2:	4b19      	ldr	r3, [pc, #100]	@ (800cc38 <MBS_Config+0x1d4>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	f002 f816 	bl	800ec08 <HAL_TIM_Base_Init>
 800cbdc:	4603      	mov	r3, r0
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d002      	beq.n	800cbe8 <MBS_Config+0x184>
			errorStatus = MB_ERROR;
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	73fb      	strb	r3, [r7, #15]
			goto MBS_SERIAL_CONFIG_END;
 800cbe6:	e016      	b.n	800cc16 <MBS_Config+0x1b2>
		}					// configure 1.5 char timer
		if (HAL_TIM_Base_Init(Timer_3P5_CHAR) != HAL_OK) {
 800cbe8:	4b14      	ldr	r3, [pc, #80]	@ (800cc3c <MBS_Config+0x1d8>)
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	4618      	mov	r0, r3
 800cbee:	f002 f80b 	bl	800ec08 <HAL_TIM_Base_Init>
 800cbf2:	4603      	mov	r3, r0
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d002      	beq.n	800cbfe <MBS_Config+0x19a>
			errorStatus = MB_ERROR;
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	73fb      	strb	r3, [r7, #15]
			goto MBS_SERIAL_CONFIG_END;
 800cbfc:	e00b      	b.n	800cc16 <MBS_Config+0x1b2>
		}					// configure 3.5 char timer
		if (HAL_UART_Init(Uart) != HAL_OK) {
 800cbfe:	4b0d      	ldr	r3, [pc, #52]	@ (800cc34 <MBS_Config+0x1d0>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	4618      	mov	r0, r3
 800cc04:	f002 fc80 	bl	800f508 <HAL_UART_Init>
 800cc08:	4603      	mov	r3, r0
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d002      	beq.n	800cc14 <MBS_Config+0x1b0>
			errorStatus = MB_ERROR;
 800cc0e:	2300      	movs	r3, #0
 800cc10:	73fb      	strb	r3, [r7, #15]
			goto MBS_SERIAL_CONFIG_END;
 800cc12:	e000      	b.n	800cc16 <MBS_Config+0x1b2>
		}								// configure uart
	}

	/*---------start uart interrupt and the 3.5 & 1.5 char timer------------*/
	MBS_SERIAL_CONFIG_END:							// goto label
 800cc14:	bf00      	nop

	__HAL_UART_ENABLE_IT(Uart, UART_IT_RXNE);		// enable uart receive interrupt
 800cc16:	4b07      	ldr	r3, [pc, #28]	@ (800cc34 <MBS_Config+0x1d0>)
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	68da      	ldr	r2, [r3, #12]
 800cc1e:	4b05      	ldr	r3, [pc, #20]	@ (800cc34 <MBS_Config+0x1d0>)
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	f042 0220 	orr.w	r2, r2, #32
 800cc28:	60da      	str	r2, [r3, #12]
//	MBS_START_TIMER(Timer_1P5_CHAR-); 				//start 1.5 char timer
//	MBS_START_TIMER(Timer_3P5_CHAR); 				//start 3.5 char timer

	return errorStatus;
 800cc2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	3714      	adds	r7, #20
 800cc30:	46bd      	mov	sp, r7
 800cc32:	bd90      	pop	{r4, r7, pc}
 800cc34:	20000c40 	.word	0x20000c40
 800cc38:	20000c44 	.word	0x20000c44
 800cc3c:	20000c48 	.word	0x20000c48

0800cc40 <MBS_Send>:
  * @brief send serial data packet
  *
  * @param none
  * @retval None
  */
MB_ErrorStatus MBS_Send(MBS_Serial *serial){
 800cc40:	b580      	push	{r7, lr}
 800cc42:	b084      	sub	sp, #16
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	6078      	str	r0, [r7, #4]

	MB_ErrorStatus errorStatus = MB_OK;
 800cc48:	2301      	movs	r3, #1
 800cc4a:	73fb      	strb	r3, [r7, #15]
	if(serial->txBuffSize > 0u){
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f8b3 3212 	ldrh.w	r3, [r3, #530]	@ 0x212
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d042      	beq.n	800ccdc <MBS_Send+0x9c>
		if(!serial->isSending){
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	7b9b      	ldrb	r3, [r3, #14]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d13b      	bne.n	800ccd6 <MBS_Send+0x96>
			serial->rxBuffSize = 0;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	2200      	movs	r2, #0
 800cc62:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
			HAL_GPIO_WritePin(RS485_TX_LED_GPIO_Port, RS485_TX_LED_Pin, GPIO_PIN_SET);
 800cc66:	2201      	movs	r2, #1
 800cc68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800cc6c:	481f      	ldr	r0, [pc, #124]	@ (800ccec <MBS_Send+0xac>)
 800cc6e:	f001 f95d 	bl	800df2c <HAL_GPIO_WritePin>
			serial->setUpstream();
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800cc78:	4798      	blx	r3
			if(serial->send(serial->txBuff, serial->txBuffSize) != HAL_OK){
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800cc80:	687a      	ldr	r2, [r7, #4]
 800cc82:	f502 7088 	add.w	r0, r2, #272	@ 0x110
 800cc86:	687a      	ldr	r2, [r7, #4]
 800cc88:	f8b2 2212 	ldrh.w	r2, [r2, #530]	@ 0x212
 800cc8c:	4611      	mov	r1, r2
 800cc8e:	4798      	blx	r3
 800cc90:	4603      	mov	r3, r0
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d002      	beq.n	800cc9c <MBS_Send+0x5c>
				errorStatus = MB_ERROR;
 800cc96:	2300      	movs	r3, #0
 800cc98:	73fb      	strb	r3, [r7, #15]
 800cc9a:	e011      	b.n	800ccc0 <MBS_Send+0x80>
			}else{
				serial->isSending = 1;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	2201      	movs	r2, #1
 800cca0:	739a      	strb	r2, [r3, #14]
				MBS_START_TIMER(Timer_3P5_CHAR);		//start 3.5 char timer
 800cca2:	4b13      	ldr	r3, [pc, #76]	@ (800ccf0 <MBS_Send+0xb0>)
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	2200      	movs	r2, #0
 800ccaa:	625a      	str	r2, [r3, #36]	@ 0x24
 800ccac:	4b10      	ldr	r3, [pc, #64]	@ (800ccf0 <MBS_Send+0xb0>)
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	681a      	ldr	r2, [r3, #0]
 800ccb4:	4b0e      	ldr	r3, [pc, #56]	@ (800ccf0 <MBS_Send+0xb0>)
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	f042 0201 	orr.w	r2, r2, #1
 800ccbe:	601a      	str	r2, [r3, #0]
			}
			/*Set the serial receiving mode always*/
			serial->setDownstream();
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800ccc6:	4798      	blx	r3
			HAL_GPIO_WritePin(RS485_TX_LED_GPIO_Port, RS485_TX_LED_Pin, GPIO_PIN_RESET);
 800ccc8:	2200      	movs	r2, #0
 800ccca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ccce:	4807      	ldr	r0, [pc, #28]	@ (800ccec <MBS_Send+0xac>)
 800ccd0:	f001 f92c 	bl	800df2c <HAL_GPIO_WritePin>
 800ccd4:	e004      	b.n	800cce0 <MBS_Send+0xa0>
		}else{
			errorStatus = MB_ERROR;
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	73fb      	strb	r3, [r7, #15]
 800ccda:	e001      	b.n	800cce0 <MBS_Send+0xa0>
		}
	}else{
		errorStatus = MB_ERROR;
 800ccdc:	2300      	movs	r3, #0
 800ccde:	73fb      	strb	r3, [r7, #15]
	}
	return errorStatus;
 800cce0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cce2:	4618      	mov	r0, r3
 800cce4:	3710      	adds	r7, #16
 800cce6:	46bd      	mov	sp, r7
 800cce8:	bd80      	pop	{r7, pc}
 800ccea:	bf00      	nop
 800ccec:	40020400 	.word	0x40020400
 800ccf0:	20000c48 	.word	0x20000c48

0800ccf4 <MBS_Receive>:
  * @brief receives serial data byte
  *
  * @param none
  * @retval None
  */
void MBS_Receive(MBS_Serial *serial){
 800ccf4:	b590      	push	{r4, r7, lr}
 800ccf6:	b083      	sub	sp, #12
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]

		serial->isReceiving = 1;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2201      	movs	r2, #1
 800cd00:	735a      	strb	r2, [r3, #13]



		MBS_STOP_TIMER(Timer_1P5_CHAR); //stop 1.5 char timer
 800cd02:	4b3b      	ldr	r3, [pc, #236]	@ (800cdf0 <MBS_Receive+0xfc>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	2200      	movs	r2, #0
 800cd0a:	625a      	str	r2, [r3, #36]	@ 0x24
 800cd0c:	4b38      	ldr	r3, [pc, #224]	@ (800cdf0 <MBS_Receive+0xfc>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	681a      	ldr	r2, [r3, #0]
 800cd14:	4b36      	ldr	r3, [pc, #216]	@ (800cdf0 <MBS_Receive+0xfc>)
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	f022 0201 	bic.w	r2, r2, #1
 800cd1e:	601a      	str	r2, [r3, #0]
 800cd20:	4b33      	ldr	r3, [pc, #204]	@ (800cdf0 <MBS_Receive+0xfc>)
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	691a      	ldr	r2, [r3, #16]
 800cd28:	4b31      	ldr	r3, [pc, #196]	@ (800cdf0 <MBS_Receive+0xfc>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	f022 0201 	bic.w	r2, r2, #1
 800cd32:	611a      	str	r2, [r3, #16]
		MBS_STOP_TIMER(Timer_3P5_CHAR); //stop 3.5 char timer
 800cd34:	4b2f      	ldr	r3, [pc, #188]	@ (800cdf4 <MBS_Receive+0x100>)
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	2200      	movs	r2, #0
 800cd3c:	625a      	str	r2, [r3, #36]	@ 0x24
 800cd3e:	4b2d      	ldr	r3, [pc, #180]	@ (800cdf4 <MBS_Receive+0x100>)
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	681a      	ldr	r2, [r3, #0]
 800cd46:	4b2b      	ldr	r3, [pc, #172]	@ (800cdf4 <MBS_Receive+0x100>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	f022 0201 	bic.w	r2, r2, #1
 800cd50:	601a      	str	r2, [r3, #0]
 800cd52:	4b28      	ldr	r3, [pc, #160]	@ (800cdf4 <MBS_Receive+0x100>)
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	691a      	ldr	r2, [r3, #16]
 800cd5a:	4b26      	ldr	r3, [pc, #152]	@ (800cdf4 <MBS_Receive+0x100>)
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	f022 0201 	bic.w	r2, r2, #1
 800cd64:	611a      	str	r2, [r3, #16]

		// copy data to the receive buffer
		if(serial->rxBuffSize < MB_PDU_MAX_SIZE){
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 800cd6c:	2bff      	cmp	r3, #255	@ 0xff
 800cd6e:	d812      	bhi.n	800cd96 <MBS_Receive+0xa2>
			serial->rxBuff[serial->rxBuffSize++] = serial->rcvByte();//Uart->Instance->DR;//Uart->Instance->RDR;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 800cd7c:	1c59      	adds	r1, r3, #1
 800cd7e:	b288      	uxth	r0, r1
 800cd80:	6879      	ldr	r1, [r7, #4]
 800cd82:	f8a1 0210 	strh.w	r0, [r1, #528]	@ 0x210
 800cd86:	461c      	mov	r4, r3
 800cd88:	4790      	blx	r2
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	461a      	mov	r2, r3
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	4423      	add	r3, r4
 800cd92:	741a      	strb	r2, [r3, #16]
 800cd94:	e004      	b.n	800cda0 <MBS_Receive+0xac>
		}else{
			serial->rxBuffSize = MB_PDU_MAX_SIZE;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cd9c:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
		}

		MBS_START_TIMER(Timer_1P5_CHAR);		//start 1.5 char timer
 800cda0:	4b13      	ldr	r3, [pc, #76]	@ (800cdf0 <MBS_Receive+0xfc>)
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	2200      	movs	r2, #0
 800cda8:	625a      	str	r2, [r3, #36]	@ 0x24
 800cdaa:	4b11      	ldr	r3, [pc, #68]	@ (800cdf0 <MBS_Receive+0xfc>)
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	681a      	ldr	r2, [r3, #0]
 800cdb2:	4b0f      	ldr	r3, [pc, #60]	@ (800cdf0 <MBS_Receive+0xfc>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f042 0201 	orr.w	r2, r2, #1
 800cdbc:	601a      	str	r2, [r3, #0]
		MBS_START_TIMER(Timer_3P5_CHAR);		//start 3.5 char timer
 800cdbe:	4b0d      	ldr	r3, [pc, #52]	@ (800cdf4 <MBS_Receive+0x100>)
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	625a      	str	r2, [r3, #36]	@ 0x24
 800cdc8:	4b0a      	ldr	r3, [pc, #40]	@ (800cdf4 <MBS_Receive+0x100>)
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	681a      	ldr	r2, [r3, #0]
 800cdd0:	4b08      	ldr	r3, [pc, #32]	@ (800cdf4 <MBS_Receive+0x100>)
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	f042 0201 	orr.w	r2, r2, #1
 800cdda:	601a      	str	r2, [r3, #0]


		HAL_GPIO_TogglePin(RS485_RX_LED_GPIO_Port, RS485_RX_LED_Pin);
 800cddc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800cde0:	4805      	ldr	r0, [pc, #20]	@ (800cdf8 <MBS_Receive+0x104>)
 800cde2:	f001 f8bc 	bl	800df5e <HAL_GPIO_TogglePin>
}
 800cde6:	bf00      	nop
 800cde8:	370c      	adds	r7, #12
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bd90      	pop	{r4, r7, pc}
 800cdee:	bf00      	nop
 800cdf0:	20000c44 	.word	0x20000c44
 800cdf4:	20000c48 	.word	0x20000c48
 800cdf8:	40020400 	.word	0x40020400

0800cdfc <MBS_StopReceiving>:


void MBS_StopReceiving(MBS_Serial *serial){
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b082      	sub	sp, #8
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(RS485_RX_LED_GPIO_Port, RS485_RX_LED_Pin, GPIO_PIN_RESET);
 800ce04:	2200      	movs	r2, #0
 800ce06:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800ce0a:	4826      	ldr	r0, [pc, #152]	@ (800cea4 <MBS_StopReceiving+0xa8>)
 800ce0c:	f001 f88e 	bl	800df2c <HAL_GPIO_WritePin>
	serial->isSending = 0;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2200      	movs	r2, #0
 800ce14:	739a      	strb	r2, [r3, #14]
	if(Timer_3P5_CHAR->Instance->SR & TIM_SR_UIF){
 800ce16:	4b24      	ldr	r3, [pc, #144]	@ (800cea8 <MBS_StopReceiving+0xac>)
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	691b      	ldr	r3, [r3, #16]
 800ce1e:	f003 0301 	and.w	r3, r3, #1
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d03a      	beq.n	800ce9c <MBS_StopReceiving+0xa0>
		MBS_STOP_TIMER(Timer_3P5_CHAR);		//stop the 3.5 char timer, once a data packet is received
 800ce26:	4b20      	ldr	r3, [pc, #128]	@ (800cea8 <MBS_StopReceiving+0xac>)
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	625a      	str	r2, [r3, #36]	@ 0x24
 800ce30:	4b1d      	ldr	r3, [pc, #116]	@ (800cea8 <MBS_StopReceiving+0xac>)
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	681a      	ldr	r2, [r3, #0]
 800ce38:	4b1b      	ldr	r3, [pc, #108]	@ (800cea8 <MBS_StopReceiving+0xac>)
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	f022 0201 	bic.w	r2, r2, #1
 800ce42:	601a      	str	r2, [r3, #0]
 800ce44:	4b18      	ldr	r3, [pc, #96]	@ (800cea8 <MBS_StopReceiving+0xac>)
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	691a      	ldr	r2, [r3, #16]
 800ce4c:	4b16      	ldr	r3, [pc, #88]	@ (800cea8 <MBS_StopReceiving+0xac>)
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	f022 0201 	bic.w	r2, r2, #1
 800ce56:	611a      	str	r2, [r3, #16]
		serial->isDataReceived = 1U;
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	2201      	movs	r2, #1
 800ce5c:	731a      	strb	r2, [r3, #12]

		if(serial->rxBuffSize <= MB_PDU_MIN_SIZE || serial->rxBuffSize >= MB_PDU_MAX_SIZE){
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 800ce64:	2b04      	cmp	r3, #4
 800ce66:	d904      	bls.n	800ce72 <MBS_StopReceiving+0x76>
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 800ce6e:	2bff      	cmp	r3, #255	@ 0xff
 800ce70:	d907      	bls.n	800ce82 <MBS_StopReceiving+0x86>
			serial->rxBuffSize = 0 ;
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	2200      	movs	r2, #0
 800ce76:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
			serial->isDataReceived = 0U;
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	731a      	strb	r2, [r3, #12]
 800ce80:	e009      	b.n	800ce96 <MBS_StopReceiving+0x9a>
		}else{
			MBS_ProcessRcvdFrame(serial);
 800ce82:	6878      	ldr	r0, [r7, #4]
 800ce84:	f000 f894 	bl	800cfb0 <MBS_ProcessRcvdFrame>
			serial->isReceiving = 0;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	735a      	strb	r2, [r3, #13]
			serial->rxBuffSize = 0 ;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	2200      	movs	r2, #0
 800ce92:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
		}
		serial->isReceiving = 0;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	2200      	movs	r2, #0
 800ce9a:	735a      	strb	r2, [r3, #13]

	}
}
 800ce9c:	bf00      	nop
 800ce9e:	3708      	adds	r7, #8
 800cea0:	46bd      	mov	sp, r7
 800cea2:	bd80      	pop	{r7, pc}
 800cea4:	40020400 	.word	0x40020400
 800cea8:	20000c48 	.word	0x20000c48

0800ceac <MBS_ChackRcvdFrame>:
  * @brief check received data frame
  *
  * @param none
  * @retval None
  */
void MBS_ChackRcvdFrame(MBS_Serial *serial, MB_RTUSlave *mbSlave){
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b084      	sub	sp, #16
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	6039      	str	r1, [r7, #0]

	if(Timer_1P5_CHAR->Instance->SR & TIM_SR_UIF){
 800ceb6:	4b3d      	ldr	r3, [pc, #244]	@ (800cfac <MBS_ChackRcvdFrame+0x100>)
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	691b      	ldr	r3, [r3, #16]
 800cebe:	f003 0301 	and.w	r3, r3, #1
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d06d      	beq.n	800cfa2 <MBS_ChackRcvdFrame+0xf6>
		MBS_STOP_TIMER(Timer_1P5_CHAR);		// stop 1.5 char timer
 800cec6:	4b39      	ldr	r3, [pc, #228]	@ (800cfac <MBS_ChackRcvdFrame+0x100>)
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	2200      	movs	r2, #0
 800cece:	625a      	str	r2, [r3, #36]	@ 0x24
 800ced0:	4b36      	ldr	r3, [pc, #216]	@ (800cfac <MBS_ChackRcvdFrame+0x100>)
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	681a      	ldr	r2, [r3, #0]
 800ced8:	4b34      	ldr	r3, [pc, #208]	@ (800cfac <MBS_ChackRcvdFrame+0x100>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	f022 0201 	bic.w	r2, r2, #1
 800cee2:	601a      	str	r2, [r3, #0]
 800cee4:	4b31      	ldr	r3, [pc, #196]	@ (800cfac <MBS_ChackRcvdFrame+0x100>)
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	691a      	ldr	r2, [r3, #16]
 800ceec:	4b2f      	ldr	r3, [pc, #188]	@ (800cfac <MBS_ChackRcvdFrame+0x100>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	f022 0201 	bic.w	r2, r2, #1
 800cef6:	611a      	str	r2, [r3, #16]
		serial->frameOkFlag = 0U;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2200      	movs	r2, #0
 800cefc:	73da      	strb	r2, [r3, #15]
		if(serial->rxBuffSize >= (MBS_RTU_PDU_MIN_SIZE-1U)){		// if the buffer size is less than the max buffer size
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 800cf04:	2b02      	cmp	r3, #2
 800cf06:	d94c      	bls.n	800cfa2 <MBS_ChackRcvdFrame+0xf6>
			if(serial->rxBuff[MB_SA_INDEX] == mbSlave->slave_address
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	7c1a      	ldrb	r2, [r3, #16]
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	781b      	ldrb	r3, [r3, #0]
 800cf10:	429a      	cmp	r2, r3
 800cf12:	d003      	beq.n	800cf1c <MBS_ChackRcvdFrame+0x70>
				|| serial->rxBuff[MB_SA_INDEX] == MB_BROADCAST_ADDR){
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	7c1b      	ldrb	r3, [r3, #16]
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d142      	bne.n	800cfa2 <MBS_ChackRcvdFrame+0xf6>
				uint16_t receivedCRC16 = (serial->rxBuff[serial->rxBuffSize-1] << 8) | serial->rxBuff[serial->rxBuffSize-2];
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 800cf22:	3b01      	subs	r3, #1
 800cf24:	687a      	ldr	r2, [r7, #4]
 800cf26:	4413      	add	r3, r2
 800cf28:	7c1b      	ldrb	r3, [r3, #16]
 800cf2a:	021b      	lsls	r3, r3, #8
 800cf2c:	b21a      	sxth	r2, r3
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 800cf34:	3b02      	subs	r3, #2
 800cf36:	6879      	ldr	r1, [r7, #4]
 800cf38:	440b      	add	r3, r1
 800cf3a:	7c1b      	ldrb	r3, [r3, #16]
 800cf3c:	b21b      	sxth	r3, r3
 800cf3e:	4313      	orrs	r3, r2
 800cf40:	b21b      	sxth	r3, r3
 800cf42:	81fb      	strh	r3, [r7, #14]
				uint16_t calculatedCRC16 = MB_CalcCRC16(serial->rxBuff, serial->rxBuffSize-2);
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	f103 0210 	add.w	r2, r3, #16
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 800cf50:	3b02      	subs	r3, #2
 800cf52:	b29b      	uxth	r3, r3
 800cf54:	4619      	mov	r1, r3
 800cf56:	4610      	mov	r0, r2
 800cf58:	f7fe fb44 	bl	800b5e4 <MB_CalcCRC16>
 800cf5c:	4603      	mov	r3, r0
 800cf5e:	81bb      	strh	r3, [r7, #12]
				if(receivedCRC16 == calculatedCRC16){
 800cf60:	89fa      	ldrh	r2, [r7, #14]
 800cf62:	89bb      	ldrh	r3, [r7, #12]
 800cf64:	429a      	cmp	r2, r3
 800cf66:	d119      	bne.n	800cf9c <MBS_ChackRcvdFrame+0xf0>
					mbSlave->rxBuffer = &serial->rxBuff[0];
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	f103 0210 	add.w	r2, r3, #16
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	605a      	str	r2, [r3, #4]
					mbSlave->txBuffer = &serial->txBuff[0];
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	609a      	str	r2, [r3, #8]
					mbSlave->rxBufferSize = serial->rxBuffSize;
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 800cf82:	b2da      	uxtb	r2, r3
 800cf84:	683b      	ldr	r3, [r7, #0]
 800cf86:	731a      	strb	r2, [r3, #12]
					mbSlave->txBufferSize = serial->txBuffSize;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	f8b3 3212 	ldrh.w	r3, [r3, #530]	@ 0x212
 800cf8e:	b2da      	uxtb	r2, r3
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	735a      	strb	r2, [r3, #13]
					serial->frameOkFlag=1;
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	2201      	movs	r2, #1
 800cf98:	73da      	strb	r2, [r3, #15]
				}
			}
		}
	}

}
 800cf9a:	e002      	b.n	800cfa2 <MBS_ChackRcvdFrame+0xf6>
					serial->frameOkFlag = 0;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	73da      	strb	r2, [r3, #15]
}
 800cfa2:	bf00      	nop
 800cfa4:	3710      	adds	r7, #16
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	bd80      	pop	{r7, pc}
 800cfaa:	bf00      	nop
 800cfac:	20000c44 	.word	0x20000c44

0800cfb0 <MBS_ProcessRcvdFrame>:
  * @brief processes received data packet and response according to the command
  *
  * @param none
  * @retval None
  */
void MBS_ProcessRcvdFrame(MBS_Serial *serial){
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b084      	sub	sp, #16
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	6078      	str	r0, [r7, #4]
	if(serial->isDataReceived > 0U){
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	7b1b      	ldrb	r3, [r3, #12]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d068      	beq.n	800d092 <MBS_ProcessRcvdFrame+0xe2>
		serial->isDataReceived = 0U;
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	731a      	strb	r2, [r3, #12]

		if(serial->frameOkFlag){	// if the buffer size is less than the max buffer size
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	7bdb      	ldrb	r3, [r3, #15]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d058      	beq.n	800d080 <MBS_ProcessRcvdFrame+0xd0>
			MB_RTUSlave *mbSlave = MBRS_GetInstance();
 800cfce:	f7ff fc63 	bl	800c898 <MBRS_GetInstance>
 800cfd2:	60f8      	str	r0, [r7, #12]
			MB_ErrorStatus errorStatus = MB_ERROR;
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	72fb      	strb	r3, [r7, #11]
			mbSlave->rxBuffer = &serial->rxBuff[0];
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	f103 0210 	add.w	r2, r3, #16
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	605a      	str	r2, [r3, #4]
//			memcpy(	mbSlave->rxBuffer, serial->rxBuff, serial->rxBuffSize);
			mbSlave->txBuffer = &serial->txBuff[0];
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	609a      	str	r2, [r3, #8]


			mbSlave->rxBufferSize = serial->rxBuffSize;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 800cff2:	b2da      	uxtb	r2, r3
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	731a      	strb	r2, [r3, #12]
			mbSlave->txBufferSize = serial->txBuffSize;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	f8b3 3212 	ldrh.w	r3, [r3, #530]	@ 0x212
 800cffe:	b2da      	uxtb	r2, r3
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	735a      	strb	r2, [r3, #13]

			uint8_t statusRet = MBRS_processRequest(mbSlave);
 800d004:	68f8      	ldr	r0, [r7, #12]
 800d006:	f7ff fc53 	bl	800c8b0 <MBRS_processRequest>
 800d00a:	4603      	mov	r3, r0
 800d00c:	72bb      	strb	r3, [r7, #10]

			serial->rxBuffSize = mbSlave->rxBufferSize;
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	7b1b      	ldrb	r3, [r3, #12]
 800d012:	461a      	mov	r2, r3
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
			serial->txBuffSize = mbSlave->txBufferSize;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	7b5b      	ldrb	r3, [r3, #13]
 800d01e:	461a      	mov	r2, r3
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212


			if(statusRet>0){
 800d026:	7abb      	ldrb	r3, [r7, #10]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d01a      	beq.n	800d062 <MBS_ProcessRcvdFrame+0xb2>
				errorStatus = MBS_Send(serial);
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	f7ff fe07 	bl	800cc40 <MBS_Send>
 800d032:	4603      	mov	r3, r0
 800d034:	72fb      	strb	r3, [r7, #11]
				if(errorStatus != MB_OK){
 800d036:	7afb      	ldrb	r3, [r7, #11]
 800d038:	2b01      	cmp	r3, #1
 800d03a:	d002      	beq.n	800d042 <MBS_ProcessRcvdFrame+0x92>
					DEBUG_SPRINT_NL("Modbus: Transmission Failed!");
 800d03c:	4817      	ldr	r0, [pc, #92]	@ (800d09c <MBS_ProcessRcvdFrame+0xec>)
 800d03e:	f7fe fa03 	bl	800b448 <DEBUG_SPRINT_NL>
				}

				serial->rxBuffSize = 0;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2200      	movs	r2, #0
 800d046:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
				serial->txBuffSize = 0;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2200      	movs	r2, #0
 800d04e:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
				mbSlave->rxBufferSize = 0;
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	2200      	movs	r2, #0
 800d056:	731a      	strb	r2, [r3, #12]
				mbSlave->txBufferSize = 0;
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	2200      	movs	r2, #0
 800d05c:	735a      	strb	r2, [r3, #13]
				MB_ClearBuffer();
 800d05e:	f7fe fb9d 	bl	800b79c <MB_ClearBuffer>
			}
			serial->rxBuffSize = 0;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2200      	movs	r2, #0
 800d066:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
			serial->txBuffSize = 0;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2200      	movs	r2, #0
 800d06e:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
			mbSlave->rxBufferSize = 0;
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	2200      	movs	r2, #0
 800d076:	731a      	strb	r2, [r3, #12]
			mbSlave->txBufferSize = 0;
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	2200      	movs	r2, #0
 800d07c:	735a      	strb	r2, [r3, #13]
 800d07e:	e001      	b.n	800d084 <MBS_ProcessRcvdFrame+0xd4>
//			MBRS_PostProcess(mbSlave, errorStatus); // to process some modbus related task after sending the response
		}else{
			MB_ClearBuffer();
 800d080:	f7fe fb8c 	bl	800b79c <MB_ClearBuffer>
		}

		serial->rxBuffSize = 0;
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	2200      	movs	r2, #0
 800d088:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
		serial->frameOkFlag = 0U;
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	2200      	movs	r2, #0
 800d090:	73da      	strb	r2, [r3, #15]
	}
}
 800d092:	bf00      	nop
 800d094:	3710      	adds	r7, #16
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
 800d09a:	bf00      	nop
 800d09c:	080136a0 	.word	0x080136a0

0800d0a0 <MBS_GetCharTimeCluster>:
/**
  * @brief to get the 1.5 7 3.5 char time for slave mode
  * @param none
  * @retval return timeout in us
  */
uint32_t MBS_GetCharTimeCluster(uint32_t baudRate, float charType){
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	ed2d 8b02 	vpush	{d8}
 800d0a6:	b082      	sub	sp, #8
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
 800d0ac:	ed87 0a00 	vstr	s0, [r7]
	return ceil(1000.0f * charType * MBS_GetByteTxTime(baudRate));
 800d0b0:	edd7 7a00 	vldr	s15, [r7]
 800d0b4:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800d0f8 <MBS_GetCharTimeCluster+0x58>
 800d0b8:	ee27 8a87 	vmul.f32	s16, s15, s14
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f000 f81d 	bl	800d0fc <MBS_GetByteTxTime>
 800d0c2:	eef0 7a40 	vmov.f32	s15, s0
 800d0c6:	ee68 7a27 	vmul.f32	s15, s16, s15
 800d0ca:	ee17 0a90 	vmov	r0, s15
 800d0ce:	f7fb f973 	bl	80083b8 <__aeabi_f2d>
 800d0d2:	4602      	mov	r2, r0
 800d0d4:	460b      	mov	r3, r1
 800d0d6:	ec43 2b10 	vmov	d0, r2, r3
 800d0da:	f006 f891 	bl	8013200 <ceil>
 800d0de:	ec53 2b10 	vmov	r2, r3, d0
 800d0e2:	4610      	mov	r0, r2
 800d0e4:	4619      	mov	r1, r3
 800d0e6:	f7fb fc97 	bl	8008a18 <__aeabi_d2uiz>
 800d0ea:	4603      	mov	r3, r0
}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	3708      	adds	r7, #8
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	ecbd 8b02 	vpop	{d8}
 800d0f6:	bd80      	pop	{r7, pc}
 800d0f8:	447a0000 	.word	0x447a0000

0800d0fc <MBS_GetByteTxTime>:
  * fo 1 byte tx, we actually need to send 11bits in 1 frame
  * 1 frame = 11 bits = 1 stop bit + 8 bits data + 1 parity bit + 1 stop bit
  * @param none
  * @retval return timeout in ms
  */
static float MBS_GetByteTxTime(uint32_t baudRate){
 800d0fc:	b480      	push	{r7}
 800d0fe:	b083      	sub	sp, #12
 800d100:	af00      	add	r7, sp, #0
 800d102:	6078      	str	r0, [r7, #4]
	return (baudRate > 0 ? (11000.0f/(float)baudRate) : MBS_1CHAR_TX_TIMEOUT_MAX);
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d009      	beq.n	800d11e <MBS_GetByteTxTime+0x22>
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	ee07 3a90 	vmov	s15, r3
 800d110:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d114:	eddf 6a07 	vldr	s13, [pc, #28]	@ 800d134 <MBS_GetByteTxTime+0x38>
 800d118:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d11c:	e001      	b.n	800d122 <MBS_GetByteTxTime+0x26>
 800d11e:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800d138 <MBS_GetByteTxTime+0x3c>
 800d122:	eef0 7a47 	vmov.f32	s15, s14
}
 800d126:	eeb0 0a67 	vmov.f32	s0, s15
 800d12a:	370c      	adds	r7, #12
 800d12c:	46bd      	mov	sp, r7
 800d12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d132:	4770      	bx	lr
 800d134:	462be000 	.word	0x462be000
 800d138:	3f856042 	.word	0x3f856042

0800d13c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800d13c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800d174 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800d140:	480d      	ldr	r0, [pc, #52]	@ (800d178 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800d142:	490e      	ldr	r1, [pc, #56]	@ (800d17c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800d144:	4a0e      	ldr	r2, [pc, #56]	@ (800d180 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800d146:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800d148:	e002      	b.n	800d150 <LoopCopyDataInit>

0800d14a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800d14a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800d14c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800d14e:	3304      	adds	r3, #4

0800d150 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800d150:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800d152:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800d154:	d3f9      	bcc.n	800d14a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800d156:	4a0b      	ldr	r2, [pc, #44]	@ (800d184 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800d158:	4c0b      	ldr	r4, [pc, #44]	@ (800d188 <LoopFillZerobss+0x26>)
  movs r3, #0
 800d15a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800d15c:	e001      	b.n	800d162 <LoopFillZerobss>

0800d15e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800d15e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800d160:	3204      	adds	r2, #4

0800d162 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800d162:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800d164:	d3fb      	bcc.n	800d15e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800d166:	f7fe f857 	bl	800b218 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d16a:	f003 ffd5 	bl	8011118 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d16e:	f7fd fa61 	bl	800a634 <main>
  bx  lr    
 800d172:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800d174:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800d178:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800d17c:	200003fc 	.word	0x200003fc
  ldr r2, =_sidata
 800d180:	08013a58 	.word	0x08013a58
  ldr r2, =_sbss
 800d184:	20000400 	.word	0x20000400
  ldr r4, =_ebss
 800d188:	20000dc0 	.word	0x20000dc0

0800d18c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d18c:	e7fe      	b.n	800d18c <ADC_IRQHandler>
	...

0800d190 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800d190:	b580      	push	{r7, lr}
 800d192:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800d194:	4b0e      	ldr	r3, [pc, #56]	@ (800d1d0 <HAL_Init+0x40>)
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	4a0d      	ldr	r2, [pc, #52]	@ (800d1d0 <HAL_Init+0x40>)
 800d19a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d19e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800d1a0:	4b0b      	ldr	r3, [pc, #44]	@ (800d1d0 <HAL_Init+0x40>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	4a0a      	ldr	r2, [pc, #40]	@ (800d1d0 <HAL_Init+0x40>)
 800d1a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d1aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800d1ac:	4b08      	ldr	r3, [pc, #32]	@ (800d1d0 <HAL_Init+0x40>)
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	4a07      	ldr	r2, [pc, #28]	@ (800d1d0 <HAL_Init+0x40>)
 800d1b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d1b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800d1b8:	2003      	movs	r0, #3
 800d1ba:	f000 f94f 	bl	800d45c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800d1be:	2000      	movs	r0, #0
 800d1c0:	f000 f808 	bl	800d1d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800d1c4:	f7fd fd82 	bl	800accc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800d1c8:	2300      	movs	r3, #0
}
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	bd80      	pop	{r7, pc}
 800d1ce:	bf00      	nop
 800d1d0:	40023c00 	.word	0x40023c00

0800d1d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b082      	sub	sp, #8
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800d1dc:	4b12      	ldr	r3, [pc, #72]	@ (800d228 <HAL_InitTick+0x54>)
 800d1de:	681a      	ldr	r2, [r3, #0]
 800d1e0:	4b12      	ldr	r3, [pc, #72]	@ (800d22c <HAL_InitTick+0x58>)
 800d1e2:	781b      	ldrb	r3, [r3, #0]
 800d1e4:	4619      	mov	r1, r3
 800d1e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d1ea:	fbb3 f3f1 	udiv	r3, r3, r1
 800d1ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f000 f967 	bl	800d4c6 <HAL_SYSTICK_Config>
 800d1f8:	4603      	mov	r3, r0
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d001      	beq.n	800d202 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800d1fe:	2301      	movs	r3, #1
 800d200:	e00e      	b.n	800d220 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	2b0f      	cmp	r3, #15
 800d206:	d80a      	bhi.n	800d21e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800d208:	2200      	movs	r2, #0
 800d20a:	6879      	ldr	r1, [r7, #4]
 800d20c:	f04f 30ff 	mov.w	r0, #4294967295
 800d210:	f000 f92f 	bl	800d472 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800d214:	4a06      	ldr	r2, [pc, #24]	@ (800d230 <HAL_InitTick+0x5c>)
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800d21a:	2300      	movs	r3, #0
 800d21c:	e000      	b.n	800d220 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800d21e:	2301      	movs	r3, #1
}
 800d220:	4618      	mov	r0, r3
 800d222:	3708      	adds	r7, #8
 800d224:	46bd      	mov	sp, r7
 800d226:	bd80      	pop	{r7, pc}
 800d228:	20000028 	.word	0x20000028
 800d22c:	20000230 	.word	0x20000230
 800d230:	2000022c 	.word	0x2000022c

0800d234 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800d234:	b480      	push	{r7}
 800d236:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800d238:	4b06      	ldr	r3, [pc, #24]	@ (800d254 <HAL_IncTick+0x20>)
 800d23a:	781b      	ldrb	r3, [r3, #0]
 800d23c:	461a      	mov	r2, r3
 800d23e:	4b06      	ldr	r3, [pc, #24]	@ (800d258 <HAL_IncTick+0x24>)
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	4413      	add	r3, r2
 800d244:	4a04      	ldr	r2, [pc, #16]	@ (800d258 <HAL_IncTick+0x24>)
 800d246:	6013      	str	r3, [r2, #0]
}
 800d248:	bf00      	nop
 800d24a:	46bd      	mov	sp, r7
 800d24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d250:	4770      	bx	lr
 800d252:	bf00      	nop
 800d254:	20000230 	.word	0x20000230
 800d258:	20000c50 	.word	0x20000c50

0800d25c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800d25c:	b480      	push	{r7}
 800d25e:	af00      	add	r7, sp, #0
  return uwTick;
 800d260:	4b03      	ldr	r3, [pc, #12]	@ (800d270 <HAL_GetTick+0x14>)
 800d262:	681b      	ldr	r3, [r3, #0]
}
 800d264:	4618      	mov	r0, r3
 800d266:	46bd      	mov	sp, r7
 800d268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26c:	4770      	bx	lr
 800d26e:	bf00      	nop
 800d270:	20000c50 	.word	0x20000c50

0800d274 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b084      	sub	sp, #16
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800d27c:	f7ff ffee 	bl	800d25c <HAL_GetTick>
 800d280:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d28c:	d005      	beq.n	800d29a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800d28e:	4b0a      	ldr	r3, [pc, #40]	@ (800d2b8 <HAL_Delay+0x44>)
 800d290:	781b      	ldrb	r3, [r3, #0]
 800d292:	461a      	mov	r2, r3
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	4413      	add	r3, r2
 800d298:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800d29a:	bf00      	nop
 800d29c:	f7ff ffde 	bl	800d25c <HAL_GetTick>
 800d2a0:	4602      	mov	r2, r0
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	1ad3      	subs	r3, r2, r3
 800d2a6:	68fa      	ldr	r2, [r7, #12]
 800d2a8:	429a      	cmp	r2, r3
 800d2aa:	d8f7      	bhi.n	800d29c <HAL_Delay+0x28>
  {
  }
}
 800d2ac:	bf00      	nop
 800d2ae:	bf00      	nop
 800d2b0:	3710      	adds	r7, #16
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	bd80      	pop	{r7, pc}
 800d2b6:	bf00      	nop
 800d2b8:	20000230 	.word	0x20000230

0800d2bc <__NVIC_SetPriorityGrouping>:
{
 800d2bc:	b480      	push	{r7}
 800d2be:	b085      	sub	sp, #20
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	f003 0307 	and.w	r3, r3, #7
 800d2ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800d2cc:	4b0c      	ldr	r3, [pc, #48]	@ (800d300 <__NVIC_SetPriorityGrouping+0x44>)
 800d2ce:	68db      	ldr	r3, [r3, #12]
 800d2d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800d2d2:	68ba      	ldr	r2, [r7, #8]
 800d2d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800d2d8:	4013      	ands	r3, r2
 800d2da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800d2e0:	68bb      	ldr	r3, [r7, #8]
 800d2e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800d2e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800d2e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d2ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800d2ee:	4a04      	ldr	r2, [pc, #16]	@ (800d300 <__NVIC_SetPriorityGrouping+0x44>)
 800d2f0:	68bb      	ldr	r3, [r7, #8]
 800d2f2:	60d3      	str	r3, [r2, #12]
}
 800d2f4:	bf00      	nop
 800d2f6:	3714      	adds	r7, #20
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fe:	4770      	bx	lr
 800d300:	e000ed00 	.word	0xe000ed00

0800d304 <__NVIC_GetPriorityGrouping>:
{
 800d304:	b480      	push	{r7}
 800d306:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800d308:	4b04      	ldr	r3, [pc, #16]	@ (800d31c <__NVIC_GetPriorityGrouping+0x18>)
 800d30a:	68db      	ldr	r3, [r3, #12]
 800d30c:	0a1b      	lsrs	r3, r3, #8
 800d30e:	f003 0307 	and.w	r3, r3, #7
}
 800d312:	4618      	mov	r0, r3
 800d314:	46bd      	mov	sp, r7
 800d316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31a:	4770      	bx	lr
 800d31c:	e000ed00 	.word	0xe000ed00

0800d320 <__NVIC_EnableIRQ>:
{
 800d320:	b480      	push	{r7}
 800d322:	b083      	sub	sp, #12
 800d324:	af00      	add	r7, sp, #0
 800d326:	4603      	mov	r3, r0
 800d328:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d32a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	db0b      	blt.n	800d34a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800d332:	79fb      	ldrb	r3, [r7, #7]
 800d334:	f003 021f 	and.w	r2, r3, #31
 800d338:	4907      	ldr	r1, [pc, #28]	@ (800d358 <__NVIC_EnableIRQ+0x38>)
 800d33a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d33e:	095b      	lsrs	r3, r3, #5
 800d340:	2001      	movs	r0, #1
 800d342:	fa00 f202 	lsl.w	r2, r0, r2
 800d346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800d34a:	bf00      	nop
 800d34c:	370c      	adds	r7, #12
 800d34e:	46bd      	mov	sp, r7
 800d350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d354:	4770      	bx	lr
 800d356:	bf00      	nop
 800d358:	e000e100 	.word	0xe000e100

0800d35c <__NVIC_SetPriority>:
{
 800d35c:	b480      	push	{r7}
 800d35e:	b083      	sub	sp, #12
 800d360:	af00      	add	r7, sp, #0
 800d362:	4603      	mov	r3, r0
 800d364:	6039      	str	r1, [r7, #0]
 800d366:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	db0a      	blt.n	800d386 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d370:	683b      	ldr	r3, [r7, #0]
 800d372:	b2da      	uxtb	r2, r3
 800d374:	490c      	ldr	r1, [pc, #48]	@ (800d3a8 <__NVIC_SetPriority+0x4c>)
 800d376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d37a:	0112      	lsls	r2, r2, #4
 800d37c:	b2d2      	uxtb	r2, r2
 800d37e:	440b      	add	r3, r1
 800d380:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800d384:	e00a      	b.n	800d39c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	b2da      	uxtb	r2, r3
 800d38a:	4908      	ldr	r1, [pc, #32]	@ (800d3ac <__NVIC_SetPriority+0x50>)
 800d38c:	79fb      	ldrb	r3, [r7, #7]
 800d38e:	f003 030f 	and.w	r3, r3, #15
 800d392:	3b04      	subs	r3, #4
 800d394:	0112      	lsls	r2, r2, #4
 800d396:	b2d2      	uxtb	r2, r2
 800d398:	440b      	add	r3, r1
 800d39a:	761a      	strb	r2, [r3, #24]
}
 800d39c:	bf00      	nop
 800d39e:	370c      	adds	r7, #12
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a6:	4770      	bx	lr
 800d3a8:	e000e100 	.word	0xe000e100
 800d3ac:	e000ed00 	.word	0xe000ed00

0800d3b0 <NVIC_EncodePriority>:
{
 800d3b0:	b480      	push	{r7}
 800d3b2:	b089      	sub	sp, #36	@ 0x24
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	60f8      	str	r0, [r7, #12]
 800d3b8:	60b9      	str	r1, [r7, #8]
 800d3ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	f003 0307 	and.w	r3, r3, #7
 800d3c2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800d3c4:	69fb      	ldr	r3, [r7, #28]
 800d3c6:	f1c3 0307 	rsb	r3, r3, #7
 800d3ca:	2b04      	cmp	r3, #4
 800d3cc:	bf28      	it	cs
 800d3ce:	2304      	movcs	r3, #4
 800d3d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800d3d2:	69fb      	ldr	r3, [r7, #28]
 800d3d4:	3304      	adds	r3, #4
 800d3d6:	2b06      	cmp	r3, #6
 800d3d8:	d902      	bls.n	800d3e0 <NVIC_EncodePriority+0x30>
 800d3da:	69fb      	ldr	r3, [r7, #28]
 800d3dc:	3b03      	subs	r3, #3
 800d3de:	e000      	b.n	800d3e2 <NVIC_EncodePriority+0x32>
 800d3e0:	2300      	movs	r3, #0
 800d3e2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d3e4:	f04f 32ff 	mov.w	r2, #4294967295
 800d3e8:	69bb      	ldr	r3, [r7, #24]
 800d3ea:	fa02 f303 	lsl.w	r3, r2, r3
 800d3ee:	43da      	mvns	r2, r3
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	401a      	ands	r2, r3
 800d3f4:	697b      	ldr	r3, [r7, #20]
 800d3f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800d3f8:	f04f 31ff 	mov.w	r1, #4294967295
 800d3fc:	697b      	ldr	r3, [r7, #20]
 800d3fe:	fa01 f303 	lsl.w	r3, r1, r3
 800d402:	43d9      	mvns	r1, r3
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d408:	4313      	orrs	r3, r2
}
 800d40a:	4618      	mov	r0, r3
 800d40c:	3724      	adds	r7, #36	@ 0x24
 800d40e:	46bd      	mov	sp, r7
 800d410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d414:	4770      	bx	lr
	...

0800d418 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b082      	sub	sp, #8
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	3b01      	subs	r3, #1
 800d424:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d428:	d301      	bcc.n	800d42e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800d42a:	2301      	movs	r3, #1
 800d42c:	e00f      	b.n	800d44e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800d42e:	4a0a      	ldr	r2, [pc, #40]	@ (800d458 <SysTick_Config+0x40>)
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	3b01      	subs	r3, #1
 800d434:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800d436:	210f      	movs	r1, #15
 800d438:	f04f 30ff 	mov.w	r0, #4294967295
 800d43c:	f7ff ff8e 	bl	800d35c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800d440:	4b05      	ldr	r3, [pc, #20]	@ (800d458 <SysTick_Config+0x40>)
 800d442:	2200      	movs	r2, #0
 800d444:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800d446:	4b04      	ldr	r3, [pc, #16]	@ (800d458 <SysTick_Config+0x40>)
 800d448:	2207      	movs	r2, #7
 800d44a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800d44c:	2300      	movs	r3, #0
}
 800d44e:	4618      	mov	r0, r3
 800d450:	3708      	adds	r7, #8
 800d452:	46bd      	mov	sp, r7
 800d454:	bd80      	pop	{r7, pc}
 800d456:	bf00      	nop
 800d458:	e000e010 	.word	0xe000e010

0800d45c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b082      	sub	sp, #8
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800d464:	6878      	ldr	r0, [r7, #4]
 800d466:	f7ff ff29 	bl	800d2bc <__NVIC_SetPriorityGrouping>
}
 800d46a:	bf00      	nop
 800d46c:	3708      	adds	r7, #8
 800d46e:	46bd      	mov	sp, r7
 800d470:	bd80      	pop	{r7, pc}

0800d472 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800d472:	b580      	push	{r7, lr}
 800d474:	b086      	sub	sp, #24
 800d476:	af00      	add	r7, sp, #0
 800d478:	4603      	mov	r3, r0
 800d47a:	60b9      	str	r1, [r7, #8]
 800d47c:	607a      	str	r2, [r7, #4]
 800d47e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800d480:	2300      	movs	r3, #0
 800d482:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800d484:	f7ff ff3e 	bl	800d304 <__NVIC_GetPriorityGrouping>
 800d488:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800d48a:	687a      	ldr	r2, [r7, #4]
 800d48c:	68b9      	ldr	r1, [r7, #8]
 800d48e:	6978      	ldr	r0, [r7, #20]
 800d490:	f7ff ff8e 	bl	800d3b0 <NVIC_EncodePriority>
 800d494:	4602      	mov	r2, r0
 800d496:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d49a:	4611      	mov	r1, r2
 800d49c:	4618      	mov	r0, r3
 800d49e:	f7ff ff5d 	bl	800d35c <__NVIC_SetPriority>
}
 800d4a2:	bf00      	nop
 800d4a4:	3718      	adds	r7, #24
 800d4a6:	46bd      	mov	sp, r7
 800d4a8:	bd80      	pop	{r7, pc}

0800d4aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d4aa:	b580      	push	{r7, lr}
 800d4ac:	b082      	sub	sp, #8
 800d4ae:	af00      	add	r7, sp, #0
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800d4b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	f7ff ff31 	bl	800d320 <__NVIC_EnableIRQ>
}
 800d4be:	bf00      	nop
 800d4c0:	3708      	adds	r7, #8
 800d4c2:	46bd      	mov	sp, r7
 800d4c4:	bd80      	pop	{r7, pc}

0800d4c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800d4c6:	b580      	push	{r7, lr}
 800d4c8:	b082      	sub	sp, #8
 800d4ca:	af00      	add	r7, sp, #0
 800d4cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800d4ce:	6878      	ldr	r0, [r7, #4]
 800d4d0:	f7ff ffa2 	bl	800d418 <SysTick_Config>
 800d4d4:	4603      	mov	r3, r0
}
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	3708      	adds	r7, #8
 800d4da:	46bd      	mov	sp, r7
 800d4dc:	bd80      	pop	{r7, pc}

0800d4de <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800d4de:	b580      	push	{r7, lr}
 800d4e0:	b084      	sub	sp, #16
 800d4e2:	af00      	add	r7, sp, #0
 800d4e4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d4ea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800d4ec:	f7ff feb6 	bl	800d25c <HAL_GetTick>
 800d4f0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d4f8:	b2db      	uxtb	r3, r3
 800d4fa:	2b02      	cmp	r3, #2
 800d4fc:	d008      	beq.n	800d510 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	2280      	movs	r2, #128	@ 0x80
 800d502:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	2200      	movs	r2, #0
 800d508:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800d50c:	2301      	movs	r3, #1
 800d50e:	e052      	b.n	800d5b6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	681a      	ldr	r2, [r3, #0]
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	f022 0216 	bic.w	r2, r2, #22
 800d51e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	695a      	ldr	r2, [r3, #20]
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d52e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d534:	2b00      	cmp	r3, #0
 800d536:	d103      	bne.n	800d540 <HAL_DMA_Abort+0x62>
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d007      	beq.n	800d550 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	681a      	ldr	r2, [r3, #0]
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	f022 0208 	bic.w	r2, r2, #8
 800d54e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	681a      	ldr	r2, [r3, #0]
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	f022 0201 	bic.w	r2, r2, #1
 800d55e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800d560:	e013      	b.n	800d58a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800d562:	f7ff fe7b 	bl	800d25c <HAL_GetTick>
 800d566:	4602      	mov	r2, r0
 800d568:	68bb      	ldr	r3, [r7, #8]
 800d56a:	1ad3      	subs	r3, r2, r3
 800d56c:	2b05      	cmp	r3, #5
 800d56e:	d90c      	bls.n	800d58a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	2220      	movs	r2, #32
 800d574:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	2203      	movs	r2, #3
 800d57a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	2200      	movs	r2, #0
 800d582:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800d586:	2303      	movs	r3, #3
 800d588:	e015      	b.n	800d5b6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	f003 0301 	and.w	r3, r3, #1
 800d594:	2b00      	cmp	r3, #0
 800d596:	d1e4      	bne.n	800d562 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d59c:	223f      	movs	r2, #63	@ 0x3f
 800d59e:	409a      	lsls	r2, r3
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	2201      	movs	r2, #1
 800d5a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	2200      	movs	r2, #0
 800d5b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800d5b4:	2300      	movs	r3, #0
}
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	3710      	adds	r7, #16
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	bd80      	pop	{r7, pc}

0800d5be <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800d5be:	b480      	push	{r7}
 800d5c0:	b083      	sub	sp, #12
 800d5c2:	af00      	add	r7, sp, #0
 800d5c4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d5cc:	b2db      	uxtb	r3, r3
 800d5ce:	2b02      	cmp	r3, #2
 800d5d0:	d004      	beq.n	800d5dc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	2280      	movs	r2, #128	@ 0x80
 800d5d6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800d5d8:	2301      	movs	r3, #1
 800d5da:	e00c      	b.n	800d5f6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2205      	movs	r2, #5
 800d5e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	681a      	ldr	r2, [r3, #0]
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	f022 0201 	bic.w	r2, r2, #1
 800d5f2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800d5f4:	2300      	movs	r3, #0
}
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	370c      	adds	r7, #12
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d600:	4770      	bx	lr
	...

0800d604 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b086      	sub	sp, #24
 800d608:	af00      	add	r7, sp, #0
 800d60a:	60f8      	str	r0, [r7, #12]
 800d60c:	60b9      	str	r1, [r7, #8]
 800d60e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800d612:	2301      	movs	r3, #1
 800d614:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800d616:	4b23      	ldr	r3, [pc, #140]	@ (800d6a4 <HAL_FLASH_Program+0xa0>)
 800d618:	7e1b      	ldrb	r3, [r3, #24]
 800d61a:	2b01      	cmp	r3, #1
 800d61c:	d101      	bne.n	800d622 <HAL_FLASH_Program+0x1e>
 800d61e:	2302      	movs	r3, #2
 800d620:	e03b      	b.n	800d69a <HAL_FLASH_Program+0x96>
 800d622:	4b20      	ldr	r3, [pc, #128]	@ (800d6a4 <HAL_FLASH_Program+0xa0>)
 800d624:	2201      	movs	r2, #1
 800d626:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800d628:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800d62c:	f000 f870 	bl	800d710 <FLASH_WaitForLastOperation>
 800d630:	4603      	mov	r3, r0
 800d632:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800d634:	7dfb      	ldrb	r3, [r7, #23]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d12b      	bne.n	800d692 <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d105      	bne.n	800d64c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800d640:	783b      	ldrb	r3, [r7, #0]
 800d642:	4619      	mov	r1, r3
 800d644:	68b8      	ldr	r0, [r7, #8]
 800d646:	f000 f91b 	bl	800d880 <FLASH_Program_Byte>
 800d64a:	e016      	b.n	800d67a <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	2b01      	cmp	r3, #1
 800d650:	d105      	bne.n	800d65e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800d652:	883b      	ldrh	r3, [r7, #0]
 800d654:	4619      	mov	r1, r3
 800d656:	68b8      	ldr	r0, [r7, #8]
 800d658:	f000 f8ee 	bl	800d838 <FLASH_Program_HalfWord>
 800d65c:	e00d      	b.n	800d67a <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	2b02      	cmp	r3, #2
 800d662:	d105      	bne.n	800d670 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	4619      	mov	r1, r3
 800d668:	68b8      	ldr	r0, [r7, #8]
 800d66a:	f000 f8c3 	bl	800d7f4 <FLASH_Program_Word>
 800d66e:	e004      	b.n	800d67a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800d670:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d674:	68b8      	ldr	r0, [r7, #8]
 800d676:	f000 f88b 	bl	800d790 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800d67a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800d67e:	f000 f847 	bl	800d710 <FLASH_WaitForLastOperation>
 800d682:	4603      	mov	r3, r0
 800d684:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800d686:	4b08      	ldr	r3, [pc, #32]	@ (800d6a8 <HAL_FLASH_Program+0xa4>)
 800d688:	691b      	ldr	r3, [r3, #16]
 800d68a:	4a07      	ldr	r2, [pc, #28]	@ (800d6a8 <HAL_FLASH_Program+0xa4>)
 800d68c:	f023 0301 	bic.w	r3, r3, #1
 800d690:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800d692:	4b04      	ldr	r3, [pc, #16]	@ (800d6a4 <HAL_FLASH_Program+0xa0>)
 800d694:	2200      	movs	r2, #0
 800d696:	761a      	strb	r2, [r3, #24]

  return status;
 800d698:	7dfb      	ldrb	r3, [r7, #23]
}
 800d69a:	4618      	mov	r0, r3
 800d69c:	3718      	adds	r7, #24
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}
 800d6a2:	bf00      	nop
 800d6a4:	20000c54 	.word	0x20000c54
 800d6a8:	40023c00 	.word	0x40023c00

0800d6ac <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800d6ac:	b480      	push	{r7}
 800d6ae:	b083      	sub	sp, #12
 800d6b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800d6b2:	2300      	movs	r3, #0
 800d6b4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800d6b6:	4b0b      	ldr	r3, [pc, #44]	@ (800d6e4 <HAL_FLASH_Unlock+0x38>)
 800d6b8:	691b      	ldr	r3, [r3, #16]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	da0b      	bge.n	800d6d6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800d6be:	4b09      	ldr	r3, [pc, #36]	@ (800d6e4 <HAL_FLASH_Unlock+0x38>)
 800d6c0:	4a09      	ldr	r2, [pc, #36]	@ (800d6e8 <HAL_FLASH_Unlock+0x3c>)
 800d6c2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800d6c4:	4b07      	ldr	r3, [pc, #28]	@ (800d6e4 <HAL_FLASH_Unlock+0x38>)
 800d6c6:	4a09      	ldr	r2, [pc, #36]	@ (800d6ec <HAL_FLASH_Unlock+0x40>)
 800d6c8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800d6ca:	4b06      	ldr	r3, [pc, #24]	@ (800d6e4 <HAL_FLASH_Unlock+0x38>)
 800d6cc:	691b      	ldr	r3, [r3, #16]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	da01      	bge.n	800d6d6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800d6d6:	79fb      	ldrb	r3, [r7, #7]
}
 800d6d8:	4618      	mov	r0, r3
 800d6da:	370c      	adds	r7, #12
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e2:	4770      	bx	lr
 800d6e4:	40023c00 	.word	0x40023c00
 800d6e8:	45670123 	.word	0x45670123
 800d6ec:	cdef89ab 	.word	0xcdef89ab

0800d6f0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800d6f0:	b480      	push	{r7}
 800d6f2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800d6f4:	4b05      	ldr	r3, [pc, #20]	@ (800d70c <HAL_FLASH_Lock+0x1c>)
 800d6f6:	691b      	ldr	r3, [r3, #16]
 800d6f8:	4a04      	ldr	r2, [pc, #16]	@ (800d70c <HAL_FLASH_Lock+0x1c>)
 800d6fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800d6fe:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800d700:	2300      	movs	r3, #0
}
 800d702:	4618      	mov	r0, r3
 800d704:	46bd      	mov	sp, r7
 800d706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70a:	4770      	bx	lr
 800d70c:	40023c00 	.word	0x40023c00

0800d710 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b084      	sub	sp, #16
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d718:	2300      	movs	r3, #0
 800d71a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800d71c:	4b1a      	ldr	r3, [pc, #104]	@ (800d788 <FLASH_WaitForLastOperation+0x78>)
 800d71e:	2200      	movs	r2, #0
 800d720:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800d722:	f7ff fd9b 	bl	800d25c <HAL_GetTick>
 800d726:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800d728:	e010      	b.n	800d74c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d730:	d00c      	beq.n	800d74c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	2b00      	cmp	r3, #0
 800d736:	d007      	beq.n	800d748 <FLASH_WaitForLastOperation+0x38>
 800d738:	f7ff fd90 	bl	800d25c <HAL_GetTick>
 800d73c:	4602      	mov	r2, r0
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	1ad3      	subs	r3, r2, r3
 800d742:	687a      	ldr	r2, [r7, #4]
 800d744:	429a      	cmp	r2, r3
 800d746:	d201      	bcs.n	800d74c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800d748:	2303      	movs	r3, #3
 800d74a:	e019      	b.n	800d780 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800d74c:	4b0f      	ldr	r3, [pc, #60]	@ (800d78c <FLASH_WaitForLastOperation+0x7c>)
 800d74e:	68db      	ldr	r3, [r3, #12]
 800d750:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d754:	2b00      	cmp	r3, #0
 800d756:	d1e8      	bne.n	800d72a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800d758:	4b0c      	ldr	r3, [pc, #48]	@ (800d78c <FLASH_WaitForLastOperation+0x7c>)
 800d75a:	68db      	ldr	r3, [r3, #12]
 800d75c:	f003 0301 	and.w	r3, r3, #1
 800d760:	2b00      	cmp	r3, #0
 800d762:	d002      	beq.n	800d76a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800d764:	4b09      	ldr	r3, [pc, #36]	@ (800d78c <FLASH_WaitForLastOperation+0x7c>)
 800d766:	2201      	movs	r2, #1
 800d768:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800d76a:	4b08      	ldr	r3, [pc, #32]	@ (800d78c <FLASH_WaitForLastOperation+0x7c>)
 800d76c:	68db      	ldr	r3, [r3, #12]
 800d76e:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800d772:	2b00      	cmp	r3, #0
 800d774:	d003      	beq.n	800d77e <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800d776:	f000 f8a5 	bl	800d8c4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800d77a:	2301      	movs	r3, #1
 800d77c:	e000      	b.n	800d780 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800d77e:	2300      	movs	r3, #0

}
 800d780:	4618      	mov	r0, r3
 800d782:	3710      	adds	r7, #16
 800d784:	46bd      	mov	sp, r7
 800d786:	bd80      	pop	{r7, pc}
 800d788:	20000c54 	.word	0x20000c54
 800d78c:	40023c00 	.word	0x40023c00

0800d790 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800d790:	b480      	push	{r7}
 800d792:	b085      	sub	sp, #20
 800d794:	af00      	add	r7, sp, #0
 800d796:	60f8      	str	r0, [r7, #12]
 800d798:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800d79c:	4b14      	ldr	r3, [pc, #80]	@ (800d7f0 <FLASH_Program_DoubleWord+0x60>)
 800d79e:	691b      	ldr	r3, [r3, #16]
 800d7a0:	4a13      	ldr	r2, [pc, #76]	@ (800d7f0 <FLASH_Program_DoubleWord+0x60>)
 800d7a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d7a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800d7a8:	4b11      	ldr	r3, [pc, #68]	@ (800d7f0 <FLASH_Program_DoubleWord+0x60>)
 800d7aa:	691b      	ldr	r3, [r3, #16]
 800d7ac:	4a10      	ldr	r2, [pc, #64]	@ (800d7f0 <FLASH_Program_DoubleWord+0x60>)
 800d7ae:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800d7b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800d7b4:	4b0e      	ldr	r3, [pc, #56]	@ (800d7f0 <FLASH_Program_DoubleWord+0x60>)
 800d7b6:	691b      	ldr	r3, [r3, #16]
 800d7b8:	4a0d      	ldr	r2, [pc, #52]	@ (800d7f0 <FLASH_Program_DoubleWord+0x60>)
 800d7ba:	f043 0301 	orr.w	r3, r3, #1
 800d7be:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	683a      	ldr	r2, [r7, #0]
 800d7c4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800d7c6:	f3bf 8f6f 	isb	sy
}
 800d7ca:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 800d7cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d7d0:	f04f 0200 	mov.w	r2, #0
 800d7d4:	f04f 0300 	mov.w	r3, #0
 800d7d8:	000a      	movs	r2, r1
 800d7da:	2300      	movs	r3, #0
 800d7dc:	68f9      	ldr	r1, [r7, #12]
 800d7de:	3104      	adds	r1, #4
 800d7e0:	4613      	mov	r3, r2
 800d7e2:	600b      	str	r3, [r1, #0]
}
 800d7e4:	bf00      	nop
 800d7e6:	3714      	adds	r7, #20
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ee:	4770      	bx	lr
 800d7f0:	40023c00 	.word	0x40023c00

0800d7f4 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800d7f4:	b480      	push	{r7}
 800d7f6:	b083      	sub	sp, #12
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	6078      	str	r0, [r7, #4]
 800d7fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800d7fe:	4b0d      	ldr	r3, [pc, #52]	@ (800d834 <FLASH_Program_Word+0x40>)
 800d800:	691b      	ldr	r3, [r3, #16]
 800d802:	4a0c      	ldr	r2, [pc, #48]	@ (800d834 <FLASH_Program_Word+0x40>)
 800d804:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d808:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800d80a:	4b0a      	ldr	r3, [pc, #40]	@ (800d834 <FLASH_Program_Word+0x40>)
 800d80c:	691b      	ldr	r3, [r3, #16]
 800d80e:	4a09      	ldr	r2, [pc, #36]	@ (800d834 <FLASH_Program_Word+0x40>)
 800d810:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d814:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800d816:	4b07      	ldr	r3, [pc, #28]	@ (800d834 <FLASH_Program_Word+0x40>)
 800d818:	691b      	ldr	r3, [r3, #16]
 800d81a:	4a06      	ldr	r2, [pc, #24]	@ (800d834 <FLASH_Program_Word+0x40>)
 800d81c:	f043 0301 	orr.w	r3, r3, #1
 800d820:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	683a      	ldr	r2, [r7, #0]
 800d826:	601a      	str	r2, [r3, #0]
}
 800d828:	bf00      	nop
 800d82a:	370c      	adds	r7, #12
 800d82c:	46bd      	mov	sp, r7
 800d82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d832:	4770      	bx	lr
 800d834:	40023c00 	.word	0x40023c00

0800d838 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800d838:	b480      	push	{r7}
 800d83a:	b083      	sub	sp, #12
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
 800d840:	460b      	mov	r3, r1
 800d842:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800d844:	4b0d      	ldr	r3, [pc, #52]	@ (800d87c <FLASH_Program_HalfWord+0x44>)
 800d846:	691b      	ldr	r3, [r3, #16]
 800d848:	4a0c      	ldr	r2, [pc, #48]	@ (800d87c <FLASH_Program_HalfWord+0x44>)
 800d84a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d84e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800d850:	4b0a      	ldr	r3, [pc, #40]	@ (800d87c <FLASH_Program_HalfWord+0x44>)
 800d852:	691b      	ldr	r3, [r3, #16]
 800d854:	4a09      	ldr	r2, [pc, #36]	@ (800d87c <FLASH_Program_HalfWord+0x44>)
 800d856:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d85a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800d85c:	4b07      	ldr	r3, [pc, #28]	@ (800d87c <FLASH_Program_HalfWord+0x44>)
 800d85e:	691b      	ldr	r3, [r3, #16]
 800d860:	4a06      	ldr	r2, [pc, #24]	@ (800d87c <FLASH_Program_HalfWord+0x44>)
 800d862:	f043 0301 	orr.w	r3, r3, #1
 800d866:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	887a      	ldrh	r2, [r7, #2]
 800d86c:	801a      	strh	r2, [r3, #0]
}
 800d86e:	bf00      	nop
 800d870:	370c      	adds	r7, #12
 800d872:	46bd      	mov	sp, r7
 800d874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d878:	4770      	bx	lr
 800d87a:	bf00      	nop
 800d87c:	40023c00 	.word	0x40023c00

0800d880 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800d880:	b480      	push	{r7}
 800d882:	b083      	sub	sp, #12
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
 800d888:	460b      	mov	r3, r1
 800d88a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800d88c:	4b0c      	ldr	r3, [pc, #48]	@ (800d8c0 <FLASH_Program_Byte+0x40>)
 800d88e:	691b      	ldr	r3, [r3, #16]
 800d890:	4a0b      	ldr	r2, [pc, #44]	@ (800d8c0 <FLASH_Program_Byte+0x40>)
 800d892:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d896:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800d898:	4b09      	ldr	r3, [pc, #36]	@ (800d8c0 <FLASH_Program_Byte+0x40>)
 800d89a:	4a09      	ldr	r2, [pc, #36]	@ (800d8c0 <FLASH_Program_Byte+0x40>)
 800d89c:	691b      	ldr	r3, [r3, #16]
 800d89e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800d8a0:	4b07      	ldr	r3, [pc, #28]	@ (800d8c0 <FLASH_Program_Byte+0x40>)
 800d8a2:	691b      	ldr	r3, [r3, #16]
 800d8a4:	4a06      	ldr	r2, [pc, #24]	@ (800d8c0 <FLASH_Program_Byte+0x40>)
 800d8a6:	f043 0301 	orr.w	r3, r3, #1
 800d8aa:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	78fa      	ldrb	r2, [r7, #3]
 800d8b0:	701a      	strb	r2, [r3, #0]
}
 800d8b2:	bf00      	nop
 800d8b4:	370c      	adds	r7, #12
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8bc:	4770      	bx	lr
 800d8be:	bf00      	nop
 800d8c0:	40023c00 	.word	0x40023c00

0800d8c4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800d8c4:	b480      	push	{r7}
 800d8c6:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800d8c8:	4b2f      	ldr	r3, [pc, #188]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d8ca:	68db      	ldr	r3, [r3, #12]
 800d8cc:	f003 0310 	and.w	r3, r3, #16
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d008      	beq.n	800d8e6 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800d8d4:	4b2d      	ldr	r3, [pc, #180]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d8d6:	69db      	ldr	r3, [r3, #28]
 800d8d8:	f043 0310 	orr.w	r3, r3, #16
 800d8dc:	4a2b      	ldr	r2, [pc, #172]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d8de:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800d8e0:	4b29      	ldr	r3, [pc, #164]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d8e2:	2210      	movs	r2, #16
 800d8e4:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800d8e6:	4b28      	ldr	r3, [pc, #160]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d8e8:	68db      	ldr	r3, [r3, #12]
 800d8ea:	f003 0320 	and.w	r3, r3, #32
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d008      	beq.n	800d904 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800d8f2:	4b26      	ldr	r3, [pc, #152]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d8f4:	69db      	ldr	r3, [r3, #28]
 800d8f6:	f043 0308 	orr.w	r3, r3, #8
 800d8fa:	4a24      	ldr	r2, [pc, #144]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d8fc:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800d8fe:	4b22      	ldr	r3, [pc, #136]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d900:	2220      	movs	r2, #32
 800d902:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800d904:	4b20      	ldr	r3, [pc, #128]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d906:	68db      	ldr	r3, [r3, #12]
 800d908:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d008      	beq.n	800d922 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800d910:	4b1e      	ldr	r3, [pc, #120]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d912:	69db      	ldr	r3, [r3, #28]
 800d914:	f043 0304 	orr.w	r3, r3, #4
 800d918:	4a1c      	ldr	r2, [pc, #112]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d91a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800d91c:	4b1a      	ldr	r3, [pc, #104]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d91e:	2240      	movs	r2, #64	@ 0x40
 800d920:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800d922:	4b19      	ldr	r3, [pc, #100]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d924:	68db      	ldr	r3, [r3, #12]
 800d926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d008      	beq.n	800d940 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800d92e:	4b17      	ldr	r3, [pc, #92]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d930:	69db      	ldr	r3, [r3, #28]
 800d932:	f043 0302 	orr.w	r3, r3, #2
 800d936:	4a15      	ldr	r2, [pc, #84]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d938:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800d93a:	4b13      	ldr	r3, [pc, #76]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d93c:	2280      	movs	r2, #128	@ 0x80
 800d93e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800d940:	4b11      	ldr	r3, [pc, #68]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d942:	68db      	ldr	r3, [r3, #12]
 800d944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d009      	beq.n	800d960 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800d94c:	4b0f      	ldr	r3, [pc, #60]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d94e:	69db      	ldr	r3, [r3, #28]
 800d950:	f043 0301 	orr.w	r3, r3, #1
 800d954:	4a0d      	ldr	r2, [pc, #52]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d956:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 800d958:	4b0b      	ldr	r3, [pc, #44]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d95a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d95e:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800d960:	4b09      	ldr	r3, [pc, #36]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d962:	68db      	ldr	r3, [r3, #12]
 800d964:	f003 0302 	and.w	r3, r3, #2
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d008      	beq.n	800d97e <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800d96c:	4b07      	ldr	r3, [pc, #28]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d96e:	69db      	ldr	r3, [r3, #28]
 800d970:	f043 0320 	orr.w	r3, r3, #32
 800d974:	4a05      	ldr	r2, [pc, #20]	@ (800d98c <FLASH_SetErrorCode+0xc8>)
 800d976:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800d978:	4b03      	ldr	r3, [pc, #12]	@ (800d988 <FLASH_SetErrorCode+0xc4>)
 800d97a:	2202      	movs	r2, #2
 800d97c:	60da      	str	r2, [r3, #12]
  }
}
 800d97e:	bf00      	nop
 800d980:	46bd      	mov	sp, r7
 800d982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d986:	4770      	bx	lr
 800d988:	40023c00 	.word	0x40023c00
 800d98c:	20000c54 	.word	0x20000c54

0800d990 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800d990:	b580      	push	{r7, lr}
 800d992:	b084      	sub	sp, #16
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
 800d998:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800d99a:	2301      	movs	r3, #1
 800d99c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800d99e:	2300      	movs	r3, #0
 800d9a0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800d9a2:	4b31      	ldr	r3, [pc, #196]	@ (800da68 <HAL_FLASHEx_Erase+0xd8>)
 800d9a4:	7e1b      	ldrb	r3, [r3, #24]
 800d9a6:	2b01      	cmp	r3, #1
 800d9a8:	d101      	bne.n	800d9ae <HAL_FLASHEx_Erase+0x1e>
 800d9aa:	2302      	movs	r3, #2
 800d9ac:	e058      	b.n	800da60 <HAL_FLASHEx_Erase+0xd0>
 800d9ae:	4b2e      	ldr	r3, [pc, #184]	@ (800da68 <HAL_FLASHEx_Erase+0xd8>)
 800d9b0:	2201      	movs	r2, #1
 800d9b2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800d9b4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800d9b8:	f7ff feaa 	bl	800d710 <FLASH_WaitForLastOperation>
 800d9bc:	4603      	mov	r3, r0
 800d9be:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800d9c0:	7bfb      	ldrb	r3, [r7, #15]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d148      	bne.n	800da58 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	f04f 32ff 	mov.w	r2, #4294967295
 800d9cc:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	2b01      	cmp	r3, #1
 800d9d4:	d115      	bne.n	800da02 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	691b      	ldr	r3, [r3, #16]
 800d9da:	b2da      	uxtb	r2, r3
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	685b      	ldr	r3, [r3, #4]
 800d9e0:	4619      	mov	r1, r3
 800d9e2:	4610      	mov	r0, r2
 800d9e4:	f000 f844 	bl	800da70 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800d9e8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800d9ec:	f7ff fe90 	bl	800d710 <FLASH_WaitForLastOperation>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800d9f4:	4b1d      	ldr	r3, [pc, #116]	@ (800da6c <HAL_FLASHEx_Erase+0xdc>)
 800d9f6:	691b      	ldr	r3, [r3, #16]
 800d9f8:	4a1c      	ldr	r2, [pc, #112]	@ (800da6c <HAL_FLASHEx_Erase+0xdc>)
 800d9fa:	f023 0304 	bic.w	r3, r3, #4
 800d9fe:	6113      	str	r3, [r2, #16]
 800da00:	e028      	b.n	800da54 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	689b      	ldr	r3, [r3, #8]
 800da06:	60bb      	str	r3, [r7, #8]
 800da08:	e01c      	b.n	800da44 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	691b      	ldr	r3, [r3, #16]
 800da0e:	b2db      	uxtb	r3, r3
 800da10:	4619      	mov	r1, r3
 800da12:	68b8      	ldr	r0, [r7, #8]
 800da14:	f000 f850 	bl	800dab8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800da18:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800da1c:	f7ff fe78 	bl	800d710 <FLASH_WaitForLastOperation>
 800da20:	4603      	mov	r3, r0
 800da22:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800da24:	4b11      	ldr	r3, [pc, #68]	@ (800da6c <HAL_FLASHEx_Erase+0xdc>)
 800da26:	691b      	ldr	r3, [r3, #16]
 800da28:	4a10      	ldr	r2, [pc, #64]	@ (800da6c <HAL_FLASHEx_Erase+0xdc>)
 800da2a:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 800da2e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800da30:	7bfb      	ldrb	r3, [r7, #15]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d003      	beq.n	800da3e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	68ba      	ldr	r2, [r7, #8]
 800da3a:	601a      	str	r2, [r3, #0]
          break;
 800da3c:	e00a      	b.n	800da54 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800da3e:	68bb      	ldr	r3, [r7, #8]
 800da40:	3301      	adds	r3, #1
 800da42:	60bb      	str	r3, [r7, #8]
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	68da      	ldr	r2, [r3, #12]
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	689b      	ldr	r3, [r3, #8]
 800da4c:	4413      	add	r3, r2
 800da4e:	68ba      	ldr	r2, [r7, #8]
 800da50:	429a      	cmp	r2, r3
 800da52:	d3da      	bcc.n	800da0a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800da54:	f000 f878 	bl	800db48 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800da58:	4b03      	ldr	r3, [pc, #12]	@ (800da68 <HAL_FLASHEx_Erase+0xd8>)
 800da5a:	2200      	movs	r2, #0
 800da5c:	761a      	strb	r2, [r3, #24]

  return status;
 800da5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800da60:	4618      	mov	r0, r3
 800da62:	3710      	adds	r7, #16
 800da64:	46bd      	mov	sp, r7
 800da66:	bd80      	pop	{r7, pc}
 800da68:	20000c54 	.word	0x20000c54
 800da6c:	40023c00 	.word	0x40023c00

0800da70 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800da70:	b480      	push	{r7}
 800da72:	b083      	sub	sp, #12
 800da74:	af00      	add	r7, sp, #0
 800da76:	4603      	mov	r3, r0
 800da78:	6039      	str	r1, [r7, #0]
 800da7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800da7c:	4b0d      	ldr	r3, [pc, #52]	@ (800dab4 <FLASH_MassErase+0x44>)
 800da7e:	691b      	ldr	r3, [r3, #16]
 800da80:	4a0c      	ldr	r2, [pc, #48]	@ (800dab4 <FLASH_MassErase+0x44>)
 800da82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800da86:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800da88:	4b0a      	ldr	r3, [pc, #40]	@ (800dab4 <FLASH_MassErase+0x44>)
 800da8a:	691b      	ldr	r3, [r3, #16]
 800da8c:	4a09      	ldr	r2, [pc, #36]	@ (800dab4 <FLASH_MassErase+0x44>)
 800da8e:	f043 0304 	orr.w	r3, r3, #4
 800da92:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800da94:	4b07      	ldr	r3, [pc, #28]	@ (800dab4 <FLASH_MassErase+0x44>)
 800da96:	691a      	ldr	r2, [r3, #16]
 800da98:	79fb      	ldrb	r3, [r7, #7]
 800da9a:	021b      	lsls	r3, r3, #8
 800da9c:	4313      	orrs	r3, r2
 800da9e:	4a05      	ldr	r2, [pc, #20]	@ (800dab4 <FLASH_MassErase+0x44>)
 800daa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800daa4:	6113      	str	r3, [r2, #16]
}
 800daa6:	bf00      	nop
 800daa8:	370c      	adds	r7, #12
 800daaa:	46bd      	mov	sp, r7
 800daac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab0:	4770      	bx	lr
 800dab2:	bf00      	nop
 800dab4:	40023c00 	.word	0x40023c00

0800dab8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800dab8:	b480      	push	{r7}
 800daba:	b085      	sub	sp, #20
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
 800dac0:	460b      	mov	r3, r1
 800dac2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800dac4:	2300      	movs	r3, #0
 800dac6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800dac8:	78fb      	ldrb	r3, [r7, #3]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d102      	bne.n	800dad4 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800dace:	2300      	movs	r3, #0
 800dad0:	60fb      	str	r3, [r7, #12]
 800dad2:	e010      	b.n	800daf6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800dad4:	78fb      	ldrb	r3, [r7, #3]
 800dad6:	2b01      	cmp	r3, #1
 800dad8:	d103      	bne.n	800dae2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800dada:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dade:	60fb      	str	r3, [r7, #12]
 800dae0:	e009      	b.n	800daf6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800dae2:	78fb      	ldrb	r3, [r7, #3]
 800dae4:	2b02      	cmp	r3, #2
 800dae6:	d103      	bne.n	800daf0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800dae8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800daec:	60fb      	str	r3, [r7, #12]
 800daee:	e002      	b.n	800daf6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800daf0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800daf4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800daf6:	4b13      	ldr	r3, [pc, #76]	@ (800db44 <FLASH_Erase_Sector+0x8c>)
 800daf8:	691b      	ldr	r3, [r3, #16]
 800dafa:	4a12      	ldr	r2, [pc, #72]	@ (800db44 <FLASH_Erase_Sector+0x8c>)
 800dafc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800db00:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800db02:	4b10      	ldr	r3, [pc, #64]	@ (800db44 <FLASH_Erase_Sector+0x8c>)
 800db04:	691a      	ldr	r2, [r3, #16]
 800db06:	490f      	ldr	r1, [pc, #60]	@ (800db44 <FLASH_Erase_Sector+0x8c>)
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	4313      	orrs	r3, r2
 800db0c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800db0e:	4b0d      	ldr	r3, [pc, #52]	@ (800db44 <FLASH_Erase_Sector+0x8c>)
 800db10:	691b      	ldr	r3, [r3, #16]
 800db12:	4a0c      	ldr	r2, [pc, #48]	@ (800db44 <FLASH_Erase_Sector+0x8c>)
 800db14:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800db18:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800db1a:	4b0a      	ldr	r3, [pc, #40]	@ (800db44 <FLASH_Erase_Sector+0x8c>)
 800db1c:	691a      	ldr	r2, [r3, #16]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	00db      	lsls	r3, r3, #3
 800db22:	4313      	orrs	r3, r2
 800db24:	4a07      	ldr	r2, [pc, #28]	@ (800db44 <FLASH_Erase_Sector+0x8c>)
 800db26:	f043 0302 	orr.w	r3, r3, #2
 800db2a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800db2c:	4b05      	ldr	r3, [pc, #20]	@ (800db44 <FLASH_Erase_Sector+0x8c>)
 800db2e:	691b      	ldr	r3, [r3, #16]
 800db30:	4a04      	ldr	r2, [pc, #16]	@ (800db44 <FLASH_Erase_Sector+0x8c>)
 800db32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800db36:	6113      	str	r3, [r2, #16]
}
 800db38:	bf00      	nop
 800db3a:	3714      	adds	r7, #20
 800db3c:	46bd      	mov	sp, r7
 800db3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db42:	4770      	bx	lr
 800db44:	40023c00 	.word	0x40023c00

0800db48 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800db48:	b480      	push	{r7}
 800db4a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800db4c:	4b20      	ldr	r3, [pc, #128]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800db54:	2b00      	cmp	r3, #0
 800db56:	d017      	beq.n	800db88 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800db58:	4b1d      	ldr	r3, [pc, #116]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	4a1c      	ldr	r2, [pc, #112]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db5e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800db62:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800db64:	4b1a      	ldr	r3, [pc, #104]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	4a19      	ldr	r2, [pc, #100]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db6a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800db6e:	6013      	str	r3, [r2, #0]
 800db70:	4b17      	ldr	r3, [pc, #92]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	4a16      	ldr	r2, [pc, #88]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db76:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800db7a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800db7c:	4b14      	ldr	r3, [pc, #80]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	4a13      	ldr	r2, [pc, #76]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800db86:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800db88:	4b11      	ldr	r3, [pc, #68]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800db90:	2b00      	cmp	r3, #0
 800db92:	d017      	beq.n	800dbc4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800db94:	4b0e      	ldr	r3, [pc, #56]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	4a0d      	ldr	r2, [pc, #52]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800db9a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800db9e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800dba0:	4b0b      	ldr	r3, [pc, #44]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	4a0a      	ldr	r2, [pc, #40]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800dba6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800dbaa:	6013      	str	r3, [r2, #0]
 800dbac:	4b08      	ldr	r3, [pc, #32]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	4a07      	ldr	r2, [pc, #28]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800dbb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dbb6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800dbb8:	4b05      	ldr	r3, [pc, #20]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	4a04      	ldr	r2, [pc, #16]	@ (800dbd0 <FLASH_FlushCaches+0x88>)
 800dbbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800dbc2:	6013      	str	r3, [r2, #0]
  }
}
 800dbc4:	bf00      	nop
 800dbc6:	46bd      	mov	sp, r7
 800dbc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbcc:	4770      	bx	lr
 800dbce:	bf00      	nop
 800dbd0:	40023c00 	.word	0x40023c00

0800dbd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800dbd4:	b480      	push	{r7}
 800dbd6:	b089      	sub	sp, #36	@ 0x24
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	6078      	str	r0, [r7, #4]
 800dbdc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800dbde:	2300      	movs	r3, #0
 800dbe0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800dbea:	2300      	movs	r3, #0
 800dbec:	61fb      	str	r3, [r7, #28]
 800dbee:	e165      	b.n	800debc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800dbf0:	2201      	movs	r2, #1
 800dbf2:	69fb      	ldr	r3, [r7, #28]
 800dbf4:	fa02 f303 	lsl.w	r3, r2, r3
 800dbf8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800dbfa:	683b      	ldr	r3, [r7, #0]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	697a      	ldr	r2, [r7, #20]
 800dc00:	4013      	ands	r3, r2
 800dc02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800dc04:	693a      	ldr	r2, [r7, #16]
 800dc06:	697b      	ldr	r3, [r7, #20]
 800dc08:	429a      	cmp	r2, r3
 800dc0a:	f040 8154 	bne.w	800deb6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	685b      	ldr	r3, [r3, #4]
 800dc12:	f003 0303 	and.w	r3, r3, #3
 800dc16:	2b01      	cmp	r3, #1
 800dc18:	d005      	beq.n	800dc26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800dc1a:	683b      	ldr	r3, [r7, #0]
 800dc1c:	685b      	ldr	r3, [r3, #4]
 800dc1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800dc22:	2b02      	cmp	r3, #2
 800dc24:	d130      	bne.n	800dc88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	689b      	ldr	r3, [r3, #8]
 800dc2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800dc2c:	69fb      	ldr	r3, [r7, #28]
 800dc2e:	005b      	lsls	r3, r3, #1
 800dc30:	2203      	movs	r2, #3
 800dc32:	fa02 f303 	lsl.w	r3, r2, r3
 800dc36:	43db      	mvns	r3, r3
 800dc38:	69ba      	ldr	r2, [r7, #24]
 800dc3a:	4013      	ands	r3, r2
 800dc3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800dc3e:	683b      	ldr	r3, [r7, #0]
 800dc40:	68da      	ldr	r2, [r3, #12]
 800dc42:	69fb      	ldr	r3, [r7, #28]
 800dc44:	005b      	lsls	r3, r3, #1
 800dc46:	fa02 f303 	lsl.w	r3, r2, r3
 800dc4a:	69ba      	ldr	r2, [r7, #24]
 800dc4c:	4313      	orrs	r3, r2
 800dc4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	69ba      	ldr	r2, [r7, #24]
 800dc54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	685b      	ldr	r3, [r3, #4]
 800dc5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800dc5c:	2201      	movs	r2, #1
 800dc5e:	69fb      	ldr	r3, [r7, #28]
 800dc60:	fa02 f303 	lsl.w	r3, r2, r3
 800dc64:	43db      	mvns	r3, r3
 800dc66:	69ba      	ldr	r2, [r7, #24]
 800dc68:	4013      	ands	r3, r2
 800dc6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800dc6c:	683b      	ldr	r3, [r7, #0]
 800dc6e:	685b      	ldr	r3, [r3, #4]
 800dc70:	091b      	lsrs	r3, r3, #4
 800dc72:	f003 0201 	and.w	r2, r3, #1
 800dc76:	69fb      	ldr	r3, [r7, #28]
 800dc78:	fa02 f303 	lsl.w	r3, r2, r3
 800dc7c:	69ba      	ldr	r2, [r7, #24]
 800dc7e:	4313      	orrs	r3, r2
 800dc80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	69ba      	ldr	r2, [r7, #24]
 800dc86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800dc88:	683b      	ldr	r3, [r7, #0]
 800dc8a:	685b      	ldr	r3, [r3, #4]
 800dc8c:	f003 0303 	and.w	r3, r3, #3
 800dc90:	2b03      	cmp	r3, #3
 800dc92:	d017      	beq.n	800dcc4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	68db      	ldr	r3, [r3, #12]
 800dc98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800dc9a:	69fb      	ldr	r3, [r7, #28]
 800dc9c:	005b      	lsls	r3, r3, #1
 800dc9e:	2203      	movs	r2, #3
 800dca0:	fa02 f303 	lsl.w	r3, r2, r3
 800dca4:	43db      	mvns	r3, r3
 800dca6:	69ba      	ldr	r2, [r7, #24]
 800dca8:	4013      	ands	r3, r2
 800dcaa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	689a      	ldr	r2, [r3, #8]
 800dcb0:	69fb      	ldr	r3, [r7, #28]
 800dcb2:	005b      	lsls	r3, r3, #1
 800dcb4:	fa02 f303 	lsl.w	r3, r2, r3
 800dcb8:	69ba      	ldr	r2, [r7, #24]
 800dcba:	4313      	orrs	r3, r2
 800dcbc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	69ba      	ldr	r2, [r7, #24]
 800dcc2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	685b      	ldr	r3, [r3, #4]
 800dcc8:	f003 0303 	and.w	r3, r3, #3
 800dccc:	2b02      	cmp	r3, #2
 800dcce:	d123      	bne.n	800dd18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800dcd0:	69fb      	ldr	r3, [r7, #28]
 800dcd2:	08da      	lsrs	r2, r3, #3
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	3208      	adds	r2, #8
 800dcd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800dcde:	69fb      	ldr	r3, [r7, #28]
 800dce0:	f003 0307 	and.w	r3, r3, #7
 800dce4:	009b      	lsls	r3, r3, #2
 800dce6:	220f      	movs	r2, #15
 800dce8:	fa02 f303 	lsl.w	r3, r2, r3
 800dcec:	43db      	mvns	r3, r3
 800dcee:	69ba      	ldr	r2, [r7, #24]
 800dcf0:	4013      	ands	r3, r2
 800dcf2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	691a      	ldr	r2, [r3, #16]
 800dcf8:	69fb      	ldr	r3, [r7, #28]
 800dcfa:	f003 0307 	and.w	r3, r3, #7
 800dcfe:	009b      	lsls	r3, r3, #2
 800dd00:	fa02 f303 	lsl.w	r3, r2, r3
 800dd04:	69ba      	ldr	r2, [r7, #24]
 800dd06:	4313      	orrs	r3, r2
 800dd08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800dd0a:	69fb      	ldr	r3, [r7, #28]
 800dd0c:	08da      	lsrs	r2, r3, #3
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	3208      	adds	r2, #8
 800dd12:	69b9      	ldr	r1, [r7, #24]
 800dd14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800dd1e:	69fb      	ldr	r3, [r7, #28]
 800dd20:	005b      	lsls	r3, r3, #1
 800dd22:	2203      	movs	r2, #3
 800dd24:	fa02 f303 	lsl.w	r3, r2, r3
 800dd28:	43db      	mvns	r3, r3
 800dd2a:	69ba      	ldr	r2, [r7, #24]
 800dd2c:	4013      	ands	r3, r2
 800dd2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800dd30:	683b      	ldr	r3, [r7, #0]
 800dd32:	685b      	ldr	r3, [r3, #4]
 800dd34:	f003 0203 	and.w	r2, r3, #3
 800dd38:	69fb      	ldr	r3, [r7, #28]
 800dd3a:	005b      	lsls	r3, r3, #1
 800dd3c:	fa02 f303 	lsl.w	r3, r2, r3
 800dd40:	69ba      	ldr	r2, [r7, #24]
 800dd42:	4313      	orrs	r3, r2
 800dd44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	69ba      	ldr	r2, [r7, #24]
 800dd4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800dd4c:	683b      	ldr	r3, [r7, #0]
 800dd4e:	685b      	ldr	r3, [r3, #4]
 800dd50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	f000 80ae 	beq.w	800deb6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	60fb      	str	r3, [r7, #12]
 800dd5e:	4b5d      	ldr	r3, [pc, #372]	@ (800ded4 <HAL_GPIO_Init+0x300>)
 800dd60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd62:	4a5c      	ldr	r2, [pc, #368]	@ (800ded4 <HAL_GPIO_Init+0x300>)
 800dd64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800dd68:	6453      	str	r3, [r2, #68]	@ 0x44
 800dd6a:	4b5a      	ldr	r3, [pc, #360]	@ (800ded4 <HAL_GPIO_Init+0x300>)
 800dd6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dd72:	60fb      	str	r3, [r7, #12]
 800dd74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800dd76:	4a58      	ldr	r2, [pc, #352]	@ (800ded8 <HAL_GPIO_Init+0x304>)
 800dd78:	69fb      	ldr	r3, [r7, #28]
 800dd7a:	089b      	lsrs	r3, r3, #2
 800dd7c:	3302      	adds	r3, #2
 800dd7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dd82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800dd84:	69fb      	ldr	r3, [r7, #28]
 800dd86:	f003 0303 	and.w	r3, r3, #3
 800dd8a:	009b      	lsls	r3, r3, #2
 800dd8c:	220f      	movs	r2, #15
 800dd8e:	fa02 f303 	lsl.w	r3, r2, r3
 800dd92:	43db      	mvns	r3, r3
 800dd94:	69ba      	ldr	r2, [r7, #24]
 800dd96:	4013      	ands	r3, r2
 800dd98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	4a4f      	ldr	r2, [pc, #316]	@ (800dedc <HAL_GPIO_Init+0x308>)
 800dd9e:	4293      	cmp	r3, r2
 800dda0:	d025      	beq.n	800ddee <HAL_GPIO_Init+0x21a>
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	4a4e      	ldr	r2, [pc, #312]	@ (800dee0 <HAL_GPIO_Init+0x30c>)
 800dda6:	4293      	cmp	r3, r2
 800dda8:	d01f      	beq.n	800ddea <HAL_GPIO_Init+0x216>
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	4a4d      	ldr	r2, [pc, #308]	@ (800dee4 <HAL_GPIO_Init+0x310>)
 800ddae:	4293      	cmp	r3, r2
 800ddb0:	d019      	beq.n	800dde6 <HAL_GPIO_Init+0x212>
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	4a4c      	ldr	r2, [pc, #304]	@ (800dee8 <HAL_GPIO_Init+0x314>)
 800ddb6:	4293      	cmp	r3, r2
 800ddb8:	d013      	beq.n	800dde2 <HAL_GPIO_Init+0x20e>
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	4a4b      	ldr	r2, [pc, #300]	@ (800deec <HAL_GPIO_Init+0x318>)
 800ddbe:	4293      	cmp	r3, r2
 800ddc0:	d00d      	beq.n	800ddde <HAL_GPIO_Init+0x20a>
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	4a4a      	ldr	r2, [pc, #296]	@ (800def0 <HAL_GPIO_Init+0x31c>)
 800ddc6:	4293      	cmp	r3, r2
 800ddc8:	d007      	beq.n	800ddda <HAL_GPIO_Init+0x206>
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	4a49      	ldr	r2, [pc, #292]	@ (800def4 <HAL_GPIO_Init+0x320>)
 800ddce:	4293      	cmp	r3, r2
 800ddd0:	d101      	bne.n	800ddd6 <HAL_GPIO_Init+0x202>
 800ddd2:	2306      	movs	r3, #6
 800ddd4:	e00c      	b.n	800ddf0 <HAL_GPIO_Init+0x21c>
 800ddd6:	2307      	movs	r3, #7
 800ddd8:	e00a      	b.n	800ddf0 <HAL_GPIO_Init+0x21c>
 800ddda:	2305      	movs	r3, #5
 800dddc:	e008      	b.n	800ddf0 <HAL_GPIO_Init+0x21c>
 800ddde:	2304      	movs	r3, #4
 800dde0:	e006      	b.n	800ddf0 <HAL_GPIO_Init+0x21c>
 800dde2:	2303      	movs	r3, #3
 800dde4:	e004      	b.n	800ddf0 <HAL_GPIO_Init+0x21c>
 800dde6:	2302      	movs	r3, #2
 800dde8:	e002      	b.n	800ddf0 <HAL_GPIO_Init+0x21c>
 800ddea:	2301      	movs	r3, #1
 800ddec:	e000      	b.n	800ddf0 <HAL_GPIO_Init+0x21c>
 800ddee:	2300      	movs	r3, #0
 800ddf0:	69fa      	ldr	r2, [r7, #28]
 800ddf2:	f002 0203 	and.w	r2, r2, #3
 800ddf6:	0092      	lsls	r2, r2, #2
 800ddf8:	4093      	lsls	r3, r2
 800ddfa:	69ba      	ldr	r2, [r7, #24]
 800ddfc:	4313      	orrs	r3, r2
 800ddfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800de00:	4935      	ldr	r1, [pc, #212]	@ (800ded8 <HAL_GPIO_Init+0x304>)
 800de02:	69fb      	ldr	r3, [r7, #28]
 800de04:	089b      	lsrs	r3, r3, #2
 800de06:	3302      	adds	r3, #2
 800de08:	69ba      	ldr	r2, [r7, #24]
 800de0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800de0e:	4b3a      	ldr	r3, [pc, #232]	@ (800def8 <HAL_GPIO_Init+0x324>)
 800de10:	689b      	ldr	r3, [r3, #8]
 800de12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800de14:	693b      	ldr	r3, [r7, #16]
 800de16:	43db      	mvns	r3, r3
 800de18:	69ba      	ldr	r2, [r7, #24]
 800de1a:	4013      	ands	r3, r2
 800de1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800de1e:	683b      	ldr	r3, [r7, #0]
 800de20:	685b      	ldr	r3, [r3, #4]
 800de22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800de26:	2b00      	cmp	r3, #0
 800de28:	d003      	beq.n	800de32 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800de2a:	69ba      	ldr	r2, [r7, #24]
 800de2c:	693b      	ldr	r3, [r7, #16]
 800de2e:	4313      	orrs	r3, r2
 800de30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800de32:	4a31      	ldr	r2, [pc, #196]	@ (800def8 <HAL_GPIO_Init+0x324>)
 800de34:	69bb      	ldr	r3, [r7, #24]
 800de36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800de38:	4b2f      	ldr	r3, [pc, #188]	@ (800def8 <HAL_GPIO_Init+0x324>)
 800de3a:	68db      	ldr	r3, [r3, #12]
 800de3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800de3e:	693b      	ldr	r3, [r7, #16]
 800de40:	43db      	mvns	r3, r3
 800de42:	69ba      	ldr	r2, [r7, #24]
 800de44:	4013      	ands	r3, r2
 800de46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	685b      	ldr	r3, [r3, #4]
 800de4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800de50:	2b00      	cmp	r3, #0
 800de52:	d003      	beq.n	800de5c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800de54:	69ba      	ldr	r2, [r7, #24]
 800de56:	693b      	ldr	r3, [r7, #16]
 800de58:	4313      	orrs	r3, r2
 800de5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800de5c:	4a26      	ldr	r2, [pc, #152]	@ (800def8 <HAL_GPIO_Init+0x324>)
 800de5e:	69bb      	ldr	r3, [r7, #24]
 800de60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800de62:	4b25      	ldr	r3, [pc, #148]	@ (800def8 <HAL_GPIO_Init+0x324>)
 800de64:	685b      	ldr	r3, [r3, #4]
 800de66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	43db      	mvns	r3, r3
 800de6c:	69ba      	ldr	r2, [r7, #24]
 800de6e:	4013      	ands	r3, r2
 800de70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800de72:	683b      	ldr	r3, [r7, #0]
 800de74:	685b      	ldr	r3, [r3, #4]
 800de76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d003      	beq.n	800de86 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800de7e:	69ba      	ldr	r2, [r7, #24]
 800de80:	693b      	ldr	r3, [r7, #16]
 800de82:	4313      	orrs	r3, r2
 800de84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800de86:	4a1c      	ldr	r2, [pc, #112]	@ (800def8 <HAL_GPIO_Init+0x324>)
 800de88:	69bb      	ldr	r3, [r7, #24]
 800de8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800de8c:	4b1a      	ldr	r3, [pc, #104]	@ (800def8 <HAL_GPIO_Init+0x324>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800de92:	693b      	ldr	r3, [r7, #16]
 800de94:	43db      	mvns	r3, r3
 800de96:	69ba      	ldr	r2, [r7, #24]
 800de98:	4013      	ands	r3, r2
 800de9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800de9c:	683b      	ldr	r3, [r7, #0]
 800de9e:	685b      	ldr	r3, [r3, #4]
 800dea0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d003      	beq.n	800deb0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800dea8:	69ba      	ldr	r2, [r7, #24]
 800deaa:	693b      	ldr	r3, [r7, #16]
 800deac:	4313      	orrs	r3, r2
 800deae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800deb0:	4a11      	ldr	r2, [pc, #68]	@ (800def8 <HAL_GPIO_Init+0x324>)
 800deb2:	69bb      	ldr	r3, [r7, #24]
 800deb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800deb6:	69fb      	ldr	r3, [r7, #28]
 800deb8:	3301      	adds	r3, #1
 800deba:	61fb      	str	r3, [r7, #28]
 800debc:	69fb      	ldr	r3, [r7, #28]
 800debe:	2b0f      	cmp	r3, #15
 800dec0:	f67f ae96 	bls.w	800dbf0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800dec4:	bf00      	nop
 800dec6:	bf00      	nop
 800dec8:	3724      	adds	r7, #36	@ 0x24
 800deca:	46bd      	mov	sp, r7
 800decc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded0:	4770      	bx	lr
 800ded2:	bf00      	nop
 800ded4:	40023800 	.word	0x40023800
 800ded8:	40013800 	.word	0x40013800
 800dedc:	40020000 	.word	0x40020000
 800dee0:	40020400 	.word	0x40020400
 800dee4:	40020800 	.word	0x40020800
 800dee8:	40020c00 	.word	0x40020c00
 800deec:	40021000 	.word	0x40021000
 800def0:	40021400 	.word	0x40021400
 800def4:	40021800 	.word	0x40021800
 800def8:	40013c00 	.word	0x40013c00

0800defc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800defc:	b480      	push	{r7}
 800defe:	b085      	sub	sp, #20
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
 800df04:	460b      	mov	r3, r1
 800df06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	691a      	ldr	r2, [r3, #16]
 800df0c:	887b      	ldrh	r3, [r7, #2]
 800df0e:	4013      	ands	r3, r2
 800df10:	2b00      	cmp	r3, #0
 800df12:	d002      	beq.n	800df1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800df14:	2301      	movs	r3, #1
 800df16:	73fb      	strb	r3, [r7, #15]
 800df18:	e001      	b.n	800df1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800df1a:	2300      	movs	r3, #0
 800df1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800df1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800df20:	4618      	mov	r0, r3
 800df22:	3714      	adds	r7, #20
 800df24:	46bd      	mov	sp, r7
 800df26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df2a:	4770      	bx	lr

0800df2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800df2c:	b480      	push	{r7}
 800df2e:	b083      	sub	sp, #12
 800df30:	af00      	add	r7, sp, #0
 800df32:	6078      	str	r0, [r7, #4]
 800df34:	460b      	mov	r3, r1
 800df36:	807b      	strh	r3, [r7, #2]
 800df38:	4613      	mov	r3, r2
 800df3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800df3c:	787b      	ldrb	r3, [r7, #1]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d003      	beq.n	800df4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800df42:	887a      	ldrh	r2, [r7, #2]
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800df48:	e003      	b.n	800df52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800df4a:	887b      	ldrh	r3, [r7, #2]
 800df4c:	041a      	lsls	r2, r3, #16
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	619a      	str	r2, [r3, #24]
}
 800df52:	bf00      	nop
 800df54:	370c      	adds	r7, #12
 800df56:	46bd      	mov	sp, r7
 800df58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5c:	4770      	bx	lr

0800df5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800df5e:	b480      	push	{r7}
 800df60:	b085      	sub	sp, #20
 800df62:	af00      	add	r7, sp, #0
 800df64:	6078      	str	r0, [r7, #4]
 800df66:	460b      	mov	r3, r1
 800df68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	695b      	ldr	r3, [r3, #20]
 800df6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800df70:	887a      	ldrh	r2, [r7, #2]
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	4013      	ands	r3, r2
 800df76:	041a      	lsls	r2, r3, #16
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	43d9      	mvns	r1, r3
 800df7c:	887b      	ldrh	r3, [r7, #2]
 800df7e:	400b      	ands	r3, r1
 800df80:	431a      	orrs	r2, r3
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	619a      	str	r2, [r3, #24]
}
 800df86:	bf00      	nop
 800df88:	3714      	adds	r7, #20
 800df8a:	46bd      	mov	sp, r7
 800df8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df90:	4770      	bx	lr

0800df92 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800df92:	b580      	push	{r7, lr}
 800df94:	b084      	sub	sp, #16
 800df96:	af00      	add	r7, sp, #0
 800df98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d101      	bne.n	800dfa4 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800dfa0:	2301      	movs	r3, #1
 800dfa2:	e034      	b.n	800e00e <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 800dfac:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	f245 5255 	movw	r2, #21845	@ 0x5555
 800dfb6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	687a      	ldr	r2, [r7, #4]
 800dfbe:	6852      	ldr	r2, [r2, #4]
 800dfc0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	687a      	ldr	r2, [r7, #4]
 800dfc8:	6892      	ldr	r2, [r2, #8]
 800dfca:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800dfcc:	f7ff f946 	bl	800d25c <HAL_GetTick>
 800dfd0:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800dfd2:	e00f      	b.n	800dff4 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800dfd4:	f7ff f942 	bl	800d25c <HAL_GetTick>
 800dfd8:	4602      	mov	r2, r0
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	1ad3      	subs	r3, r2, r3
 800dfde:	2b31      	cmp	r3, #49	@ 0x31
 800dfe0:	d908      	bls.n	800dff4 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	68db      	ldr	r3, [r3, #12]
 800dfe8:	f003 0303 	and.w	r3, r3, #3
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d001      	beq.n	800dff4 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800dff0:	2303      	movs	r3, #3
 800dff2:	e00c      	b.n	800e00e <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	68db      	ldr	r3, [r3, #12]
 800dffa:	f003 0303 	and.w	r3, r3, #3
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d1e8      	bne.n	800dfd4 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800e00a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800e00c:	2300      	movs	r3, #0
}
 800e00e:	4618      	mov	r0, r3
 800e010:	3710      	adds	r7, #16
 800e012:	46bd      	mov	sp, r7
 800e014:	bd80      	pop	{r7, pc}

0800e016 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800e016:	b480      	push	{r7}
 800e018:	b083      	sub	sp, #12
 800e01a:	af00      	add	r7, sp, #0
 800e01c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800e026:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800e028:	2300      	movs	r3, #0
}
 800e02a:	4618      	mov	r0, r3
 800e02c:	370c      	adds	r7, #12
 800e02e:	46bd      	mov	sp, r7
 800e030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e034:	4770      	bx	lr
	...

0800e038 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b084      	sub	sp, #16
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
 800e040:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d101      	bne.n	800e04c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e048:	2301      	movs	r3, #1
 800e04a:	e0cc      	b.n	800e1e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e04c:	4b68      	ldr	r3, [pc, #416]	@ (800e1f0 <HAL_RCC_ClockConfig+0x1b8>)
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	f003 030f 	and.w	r3, r3, #15
 800e054:	683a      	ldr	r2, [r7, #0]
 800e056:	429a      	cmp	r2, r3
 800e058:	d90c      	bls.n	800e074 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e05a:	4b65      	ldr	r3, [pc, #404]	@ (800e1f0 <HAL_RCC_ClockConfig+0x1b8>)
 800e05c:	683a      	ldr	r2, [r7, #0]
 800e05e:	b2d2      	uxtb	r2, r2
 800e060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e062:	4b63      	ldr	r3, [pc, #396]	@ (800e1f0 <HAL_RCC_ClockConfig+0x1b8>)
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	f003 030f 	and.w	r3, r3, #15
 800e06a:	683a      	ldr	r2, [r7, #0]
 800e06c:	429a      	cmp	r2, r3
 800e06e:	d001      	beq.n	800e074 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800e070:	2301      	movs	r3, #1
 800e072:	e0b8      	b.n	800e1e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	f003 0302 	and.w	r3, r3, #2
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d020      	beq.n	800e0c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	f003 0304 	and.w	r3, r3, #4
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d005      	beq.n	800e098 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800e08c:	4b59      	ldr	r3, [pc, #356]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e08e:	689b      	ldr	r3, [r3, #8]
 800e090:	4a58      	ldr	r2, [pc, #352]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e092:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800e096:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	f003 0308 	and.w	r3, r3, #8
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d005      	beq.n	800e0b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800e0a4:	4b53      	ldr	r3, [pc, #332]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e0a6:	689b      	ldr	r3, [r3, #8]
 800e0a8:	4a52      	ldr	r2, [pc, #328]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e0aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800e0ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e0b0:	4b50      	ldr	r3, [pc, #320]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e0b2:	689b      	ldr	r3, [r3, #8]
 800e0b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	689b      	ldr	r3, [r3, #8]
 800e0bc:	494d      	ldr	r1, [pc, #308]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e0be:	4313      	orrs	r3, r2
 800e0c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	f003 0301 	and.w	r3, r3, #1
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d044      	beq.n	800e158 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	685b      	ldr	r3, [r3, #4]
 800e0d2:	2b01      	cmp	r3, #1
 800e0d4:	d107      	bne.n	800e0e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e0d6:	4b47      	ldr	r3, [pc, #284]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d119      	bne.n	800e116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800e0e2:	2301      	movs	r3, #1
 800e0e4:	e07f      	b.n	800e1e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	685b      	ldr	r3, [r3, #4]
 800e0ea:	2b02      	cmp	r3, #2
 800e0ec:	d003      	beq.n	800e0f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800e0f2:	2b03      	cmp	r3, #3
 800e0f4:	d107      	bne.n	800e106 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e0f6:	4b3f      	ldr	r3, [pc, #252]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d109      	bne.n	800e116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800e102:	2301      	movs	r3, #1
 800e104:	e06f      	b.n	800e1e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e106:	4b3b      	ldr	r3, [pc, #236]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	f003 0302 	and.w	r3, r3, #2
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d101      	bne.n	800e116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800e112:	2301      	movs	r3, #1
 800e114:	e067      	b.n	800e1e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800e116:	4b37      	ldr	r3, [pc, #220]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e118:	689b      	ldr	r3, [r3, #8]
 800e11a:	f023 0203 	bic.w	r2, r3, #3
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	685b      	ldr	r3, [r3, #4]
 800e122:	4934      	ldr	r1, [pc, #208]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e124:	4313      	orrs	r3, r2
 800e126:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800e128:	f7ff f898 	bl	800d25c <HAL_GetTick>
 800e12c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e12e:	e00a      	b.n	800e146 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e130:	f7ff f894 	bl	800d25c <HAL_GetTick>
 800e134:	4602      	mov	r2, r0
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	1ad3      	subs	r3, r2, r3
 800e13a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e13e:	4293      	cmp	r3, r2
 800e140:	d901      	bls.n	800e146 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800e142:	2303      	movs	r3, #3
 800e144:	e04f      	b.n	800e1e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e146:	4b2b      	ldr	r3, [pc, #172]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e148:	689b      	ldr	r3, [r3, #8]
 800e14a:	f003 020c 	and.w	r2, r3, #12
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	685b      	ldr	r3, [r3, #4]
 800e152:	009b      	lsls	r3, r3, #2
 800e154:	429a      	cmp	r2, r3
 800e156:	d1eb      	bne.n	800e130 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e158:	4b25      	ldr	r3, [pc, #148]	@ (800e1f0 <HAL_RCC_ClockConfig+0x1b8>)
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	f003 030f 	and.w	r3, r3, #15
 800e160:	683a      	ldr	r2, [r7, #0]
 800e162:	429a      	cmp	r2, r3
 800e164:	d20c      	bcs.n	800e180 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e166:	4b22      	ldr	r3, [pc, #136]	@ (800e1f0 <HAL_RCC_ClockConfig+0x1b8>)
 800e168:	683a      	ldr	r2, [r7, #0]
 800e16a:	b2d2      	uxtb	r2, r2
 800e16c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e16e:	4b20      	ldr	r3, [pc, #128]	@ (800e1f0 <HAL_RCC_ClockConfig+0x1b8>)
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	f003 030f 	and.w	r3, r3, #15
 800e176:	683a      	ldr	r2, [r7, #0]
 800e178:	429a      	cmp	r2, r3
 800e17a:	d001      	beq.n	800e180 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800e17c:	2301      	movs	r3, #1
 800e17e:	e032      	b.n	800e1e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	f003 0304 	and.w	r3, r3, #4
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d008      	beq.n	800e19e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e18c:	4b19      	ldr	r3, [pc, #100]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e18e:	689b      	ldr	r3, [r3, #8]
 800e190:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	68db      	ldr	r3, [r3, #12]
 800e198:	4916      	ldr	r1, [pc, #88]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e19a:	4313      	orrs	r3, r2
 800e19c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	f003 0308 	and.w	r3, r3, #8
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d009      	beq.n	800e1be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800e1aa:	4b12      	ldr	r3, [pc, #72]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e1ac:	689b      	ldr	r3, [r3, #8]
 800e1ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	691b      	ldr	r3, [r3, #16]
 800e1b6:	00db      	lsls	r3, r3, #3
 800e1b8:	490e      	ldr	r1, [pc, #56]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e1ba:	4313      	orrs	r3, r2
 800e1bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800e1be:	f000 f855 	bl	800e26c <HAL_RCC_GetSysClockFreq>
 800e1c2:	4602      	mov	r2, r0
 800e1c4:	4b0b      	ldr	r3, [pc, #44]	@ (800e1f4 <HAL_RCC_ClockConfig+0x1bc>)
 800e1c6:	689b      	ldr	r3, [r3, #8]
 800e1c8:	091b      	lsrs	r3, r3, #4
 800e1ca:	f003 030f 	and.w	r3, r3, #15
 800e1ce:	490a      	ldr	r1, [pc, #40]	@ (800e1f8 <HAL_RCC_ClockConfig+0x1c0>)
 800e1d0:	5ccb      	ldrb	r3, [r1, r3]
 800e1d2:	fa22 f303 	lsr.w	r3, r2, r3
 800e1d6:	4a09      	ldr	r2, [pc, #36]	@ (800e1fc <HAL_RCC_ClockConfig+0x1c4>)
 800e1d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800e1da:	4b09      	ldr	r3, [pc, #36]	@ (800e200 <HAL_RCC_ClockConfig+0x1c8>)
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	4618      	mov	r0, r3
 800e1e0:	f7fe fff8 	bl	800d1d4 <HAL_InitTick>

  return HAL_OK;
 800e1e4:	2300      	movs	r3, #0
}
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	3710      	adds	r7, #16
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	bd80      	pop	{r7, pc}
 800e1ee:	bf00      	nop
 800e1f0:	40023c00 	.word	0x40023c00
 800e1f4:	40023800 	.word	0x40023800
 800e1f8:	080136c0 	.word	0x080136c0
 800e1fc:	20000028 	.word	0x20000028
 800e200:	2000022c 	.word	0x2000022c

0800e204 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e204:	b480      	push	{r7}
 800e206:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e208:	4b03      	ldr	r3, [pc, #12]	@ (800e218 <HAL_RCC_GetHCLKFreq+0x14>)
 800e20a:	681b      	ldr	r3, [r3, #0]
}
 800e20c:	4618      	mov	r0, r3
 800e20e:	46bd      	mov	sp, r7
 800e210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e214:	4770      	bx	lr
 800e216:	bf00      	nop
 800e218:	20000028 	.word	0x20000028

0800e21c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800e220:	f7ff fff0 	bl	800e204 <HAL_RCC_GetHCLKFreq>
 800e224:	4602      	mov	r2, r0
 800e226:	4b05      	ldr	r3, [pc, #20]	@ (800e23c <HAL_RCC_GetPCLK1Freq+0x20>)
 800e228:	689b      	ldr	r3, [r3, #8]
 800e22a:	0a9b      	lsrs	r3, r3, #10
 800e22c:	f003 0307 	and.w	r3, r3, #7
 800e230:	4903      	ldr	r1, [pc, #12]	@ (800e240 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e232:	5ccb      	ldrb	r3, [r1, r3]
 800e234:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e238:	4618      	mov	r0, r3
 800e23a:	bd80      	pop	{r7, pc}
 800e23c:	40023800 	.word	0x40023800
 800e240:	080136d0 	.word	0x080136d0

0800e244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e244:	b580      	push	{r7, lr}
 800e246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800e248:	f7ff ffdc 	bl	800e204 <HAL_RCC_GetHCLKFreq>
 800e24c:	4602      	mov	r2, r0
 800e24e:	4b05      	ldr	r3, [pc, #20]	@ (800e264 <HAL_RCC_GetPCLK2Freq+0x20>)
 800e250:	689b      	ldr	r3, [r3, #8]
 800e252:	0b5b      	lsrs	r3, r3, #13
 800e254:	f003 0307 	and.w	r3, r3, #7
 800e258:	4903      	ldr	r1, [pc, #12]	@ (800e268 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e25a:	5ccb      	ldrb	r3, [r1, r3]
 800e25c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e260:	4618      	mov	r0, r3
 800e262:	bd80      	pop	{r7, pc}
 800e264:	40023800 	.word	0x40023800
 800e268:	080136d0 	.word	0x080136d0

0800e26c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e26c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e270:	b0ae      	sub	sp, #184	@ 0xb8
 800e272:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800e274:	2300      	movs	r3, #0
 800e276:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800e27a:	2300      	movs	r3, #0
 800e27c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800e280:	2300      	movs	r3, #0
 800e282:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800e286:	2300      	movs	r3, #0
 800e288:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800e28c:	2300      	movs	r3, #0
 800e28e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800e292:	4bcb      	ldr	r3, [pc, #812]	@ (800e5c0 <HAL_RCC_GetSysClockFreq+0x354>)
 800e294:	689b      	ldr	r3, [r3, #8]
 800e296:	f003 030c 	and.w	r3, r3, #12
 800e29a:	2b0c      	cmp	r3, #12
 800e29c:	f200 8206 	bhi.w	800e6ac <HAL_RCC_GetSysClockFreq+0x440>
 800e2a0:	a201      	add	r2, pc, #4	@ (adr r2, 800e2a8 <HAL_RCC_GetSysClockFreq+0x3c>)
 800e2a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2a6:	bf00      	nop
 800e2a8:	0800e2dd 	.word	0x0800e2dd
 800e2ac:	0800e6ad 	.word	0x0800e6ad
 800e2b0:	0800e6ad 	.word	0x0800e6ad
 800e2b4:	0800e6ad 	.word	0x0800e6ad
 800e2b8:	0800e2e5 	.word	0x0800e2e5
 800e2bc:	0800e6ad 	.word	0x0800e6ad
 800e2c0:	0800e6ad 	.word	0x0800e6ad
 800e2c4:	0800e6ad 	.word	0x0800e6ad
 800e2c8:	0800e2ed 	.word	0x0800e2ed
 800e2cc:	0800e6ad 	.word	0x0800e6ad
 800e2d0:	0800e6ad 	.word	0x0800e6ad
 800e2d4:	0800e6ad 	.word	0x0800e6ad
 800e2d8:	0800e4dd 	.word	0x0800e4dd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800e2dc:	4bb9      	ldr	r3, [pc, #740]	@ (800e5c4 <HAL_RCC_GetSysClockFreq+0x358>)
 800e2de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800e2e2:	e1e7      	b.n	800e6b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800e2e4:	4bb8      	ldr	r3, [pc, #736]	@ (800e5c8 <HAL_RCC_GetSysClockFreq+0x35c>)
 800e2e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800e2ea:	e1e3      	b.n	800e6b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800e2ec:	4bb4      	ldr	r3, [pc, #720]	@ (800e5c0 <HAL_RCC_GetSysClockFreq+0x354>)
 800e2ee:	685b      	ldr	r3, [r3, #4]
 800e2f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e2f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800e2f8:	4bb1      	ldr	r3, [pc, #708]	@ (800e5c0 <HAL_RCC_GetSysClockFreq+0x354>)
 800e2fa:	685b      	ldr	r3, [r3, #4]
 800e2fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e300:	2b00      	cmp	r3, #0
 800e302:	d071      	beq.n	800e3e8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e304:	4bae      	ldr	r3, [pc, #696]	@ (800e5c0 <HAL_RCC_GetSysClockFreq+0x354>)
 800e306:	685b      	ldr	r3, [r3, #4]
 800e308:	099b      	lsrs	r3, r3, #6
 800e30a:	2200      	movs	r2, #0
 800e30c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e310:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800e314:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e318:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e31c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e320:	2300      	movs	r3, #0
 800e322:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e326:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800e32a:	4622      	mov	r2, r4
 800e32c:	462b      	mov	r3, r5
 800e32e:	f04f 0000 	mov.w	r0, #0
 800e332:	f04f 0100 	mov.w	r1, #0
 800e336:	0159      	lsls	r1, r3, #5
 800e338:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800e33c:	0150      	lsls	r0, r2, #5
 800e33e:	4602      	mov	r2, r0
 800e340:	460b      	mov	r3, r1
 800e342:	4621      	mov	r1, r4
 800e344:	1a51      	subs	r1, r2, r1
 800e346:	6439      	str	r1, [r7, #64]	@ 0x40
 800e348:	4629      	mov	r1, r5
 800e34a:	eb63 0301 	sbc.w	r3, r3, r1
 800e34e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e350:	f04f 0200 	mov.w	r2, #0
 800e354:	f04f 0300 	mov.w	r3, #0
 800e358:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800e35c:	4649      	mov	r1, r9
 800e35e:	018b      	lsls	r3, r1, #6
 800e360:	4641      	mov	r1, r8
 800e362:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800e366:	4641      	mov	r1, r8
 800e368:	018a      	lsls	r2, r1, #6
 800e36a:	4641      	mov	r1, r8
 800e36c:	1a51      	subs	r1, r2, r1
 800e36e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800e370:	4649      	mov	r1, r9
 800e372:	eb63 0301 	sbc.w	r3, r3, r1
 800e376:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e378:	f04f 0200 	mov.w	r2, #0
 800e37c:	f04f 0300 	mov.w	r3, #0
 800e380:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800e384:	4649      	mov	r1, r9
 800e386:	00cb      	lsls	r3, r1, #3
 800e388:	4641      	mov	r1, r8
 800e38a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e38e:	4641      	mov	r1, r8
 800e390:	00ca      	lsls	r2, r1, #3
 800e392:	4610      	mov	r0, r2
 800e394:	4619      	mov	r1, r3
 800e396:	4603      	mov	r3, r0
 800e398:	4622      	mov	r2, r4
 800e39a:	189b      	adds	r3, r3, r2
 800e39c:	633b      	str	r3, [r7, #48]	@ 0x30
 800e39e:	462b      	mov	r3, r5
 800e3a0:	460a      	mov	r2, r1
 800e3a2:	eb42 0303 	adc.w	r3, r2, r3
 800e3a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800e3a8:	f04f 0200 	mov.w	r2, #0
 800e3ac:	f04f 0300 	mov.w	r3, #0
 800e3b0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800e3b4:	4629      	mov	r1, r5
 800e3b6:	024b      	lsls	r3, r1, #9
 800e3b8:	4621      	mov	r1, r4
 800e3ba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800e3be:	4621      	mov	r1, r4
 800e3c0:	024a      	lsls	r2, r1, #9
 800e3c2:	4610      	mov	r0, r2
 800e3c4:	4619      	mov	r1, r3
 800e3c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e3d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e3d4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800e3d8:	f7fa fb3e 	bl	8008a58 <__aeabi_uldivmod>
 800e3dc:	4602      	mov	r2, r0
 800e3de:	460b      	mov	r3, r1
 800e3e0:	4613      	mov	r3, r2
 800e3e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e3e6:	e067      	b.n	800e4b8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e3e8:	4b75      	ldr	r3, [pc, #468]	@ (800e5c0 <HAL_RCC_GetSysClockFreq+0x354>)
 800e3ea:	685b      	ldr	r3, [r3, #4]
 800e3ec:	099b      	lsrs	r3, r3, #6
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e3f4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800e3f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e3fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e400:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e402:	2300      	movs	r3, #0
 800e404:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e406:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800e40a:	4622      	mov	r2, r4
 800e40c:	462b      	mov	r3, r5
 800e40e:	f04f 0000 	mov.w	r0, #0
 800e412:	f04f 0100 	mov.w	r1, #0
 800e416:	0159      	lsls	r1, r3, #5
 800e418:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800e41c:	0150      	lsls	r0, r2, #5
 800e41e:	4602      	mov	r2, r0
 800e420:	460b      	mov	r3, r1
 800e422:	4621      	mov	r1, r4
 800e424:	1a51      	subs	r1, r2, r1
 800e426:	62b9      	str	r1, [r7, #40]	@ 0x28
 800e428:	4629      	mov	r1, r5
 800e42a:	eb63 0301 	sbc.w	r3, r3, r1
 800e42e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e430:	f04f 0200 	mov.w	r2, #0
 800e434:	f04f 0300 	mov.w	r3, #0
 800e438:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800e43c:	4649      	mov	r1, r9
 800e43e:	018b      	lsls	r3, r1, #6
 800e440:	4641      	mov	r1, r8
 800e442:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800e446:	4641      	mov	r1, r8
 800e448:	018a      	lsls	r2, r1, #6
 800e44a:	4641      	mov	r1, r8
 800e44c:	ebb2 0a01 	subs.w	sl, r2, r1
 800e450:	4649      	mov	r1, r9
 800e452:	eb63 0b01 	sbc.w	fp, r3, r1
 800e456:	f04f 0200 	mov.w	r2, #0
 800e45a:	f04f 0300 	mov.w	r3, #0
 800e45e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e462:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800e466:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e46a:	4692      	mov	sl, r2
 800e46c:	469b      	mov	fp, r3
 800e46e:	4623      	mov	r3, r4
 800e470:	eb1a 0303 	adds.w	r3, sl, r3
 800e474:	623b      	str	r3, [r7, #32]
 800e476:	462b      	mov	r3, r5
 800e478:	eb4b 0303 	adc.w	r3, fp, r3
 800e47c:	627b      	str	r3, [r7, #36]	@ 0x24
 800e47e:	f04f 0200 	mov.w	r2, #0
 800e482:	f04f 0300 	mov.w	r3, #0
 800e486:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800e48a:	4629      	mov	r1, r5
 800e48c:	028b      	lsls	r3, r1, #10
 800e48e:	4621      	mov	r1, r4
 800e490:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800e494:	4621      	mov	r1, r4
 800e496:	028a      	lsls	r2, r1, #10
 800e498:	4610      	mov	r0, r2
 800e49a:	4619      	mov	r1, r3
 800e49c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4a0:	2200      	movs	r2, #0
 800e4a2:	673b      	str	r3, [r7, #112]	@ 0x70
 800e4a4:	677a      	str	r2, [r7, #116]	@ 0x74
 800e4a6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800e4aa:	f7fa fad5 	bl	8008a58 <__aeabi_uldivmod>
 800e4ae:	4602      	mov	r2, r0
 800e4b0:	460b      	mov	r3, r1
 800e4b2:	4613      	mov	r3, r2
 800e4b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800e4b8:	4b41      	ldr	r3, [pc, #260]	@ (800e5c0 <HAL_RCC_GetSysClockFreq+0x354>)
 800e4ba:	685b      	ldr	r3, [r3, #4]
 800e4bc:	0c1b      	lsrs	r3, r3, #16
 800e4be:	f003 0303 	and.w	r3, r3, #3
 800e4c2:	3301      	adds	r3, #1
 800e4c4:	005b      	lsls	r3, r3, #1
 800e4c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800e4ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e4ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e4d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800e4da:	e0eb      	b.n	800e6b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800e4dc:	4b38      	ldr	r3, [pc, #224]	@ (800e5c0 <HAL_RCC_GetSysClockFreq+0x354>)
 800e4de:	685b      	ldr	r3, [r3, #4]
 800e4e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e4e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800e4e8:	4b35      	ldr	r3, [pc, #212]	@ (800e5c0 <HAL_RCC_GetSysClockFreq+0x354>)
 800e4ea:	685b      	ldr	r3, [r3, #4]
 800e4ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d06b      	beq.n	800e5cc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e4f4:	4b32      	ldr	r3, [pc, #200]	@ (800e5c0 <HAL_RCC_GetSysClockFreq+0x354>)
 800e4f6:	685b      	ldr	r3, [r3, #4]
 800e4f8:	099b      	lsrs	r3, r3, #6
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e4fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e500:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e506:	663b      	str	r3, [r7, #96]	@ 0x60
 800e508:	2300      	movs	r3, #0
 800e50a:	667b      	str	r3, [r7, #100]	@ 0x64
 800e50c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800e510:	4622      	mov	r2, r4
 800e512:	462b      	mov	r3, r5
 800e514:	f04f 0000 	mov.w	r0, #0
 800e518:	f04f 0100 	mov.w	r1, #0
 800e51c:	0159      	lsls	r1, r3, #5
 800e51e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800e522:	0150      	lsls	r0, r2, #5
 800e524:	4602      	mov	r2, r0
 800e526:	460b      	mov	r3, r1
 800e528:	4621      	mov	r1, r4
 800e52a:	1a51      	subs	r1, r2, r1
 800e52c:	61b9      	str	r1, [r7, #24]
 800e52e:	4629      	mov	r1, r5
 800e530:	eb63 0301 	sbc.w	r3, r3, r1
 800e534:	61fb      	str	r3, [r7, #28]
 800e536:	f04f 0200 	mov.w	r2, #0
 800e53a:	f04f 0300 	mov.w	r3, #0
 800e53e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800e542:	4659      	mov	r1, fp
 800e544:	018b      	lsls	r3, r1, #6
 800e546:	4651      	mov	r1, sl
 800e548:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800e54c:	4651      	mov	r1, sl
 800e54e:	018a      	lsls	r2, r1, #6
 800e550:	4651      	mov	r1, sl
 800e552:	ebb2 0801 	subs.w	r8, r2, r1
 800e556:	4659      	mov	r1, fp
 800e558:	eb63 0901 	sbc.w	r9, r3, r1
 800e55c:	f04f 0200 	mov.w	r2, #0
 800e560:	f04f 0300 	mov.w	r3, #0
 800e564:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e568:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e56c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e570:	4690      	mov	r8, r2
 800e572:	4699      	mov	r9, r3
 800e574:	4623      	mov	r3, r4
 800e576:	eb18 0303 	adds.w	r3, r8, r3
 800e57a:	613b      	str	r3, [r7, #16]
 800e57c:	462b      	mov	r3, r5
 800e57e:	eb49 0303 	adc.w	r3, r9, r3
 800e582:	617b      	str	r3, [r7, #20]
 800e584:	f04f 0200 	mov.w	r2, #0
 800e588:	f04f 0300 	mov.w	r3, #0
 800e58c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800e590:	4629      	mov	r1, r5
 800e592:	024b      	lsls	r3, r1, #9
 800e594:	4621      	mov	r1, r4
 800e596:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800e59a:	4621      	mov	r1, r4
 800e59c:	024a      	lsls	r2, r1, #9
 800e59e:	4610      	mov	r0, r2
 800e5a0:	4619      	mov	r1, r3
 800e5a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e5a6:	2200      	movs	r2, #0
 800e5a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e5aa:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800e5ac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800e5b0:	f7fa fa52 	bl	8008a58 <__aeabi_uldivmod>
 800e5b4:	4602      	mov	r2, r0
 800e5b6:	460b      	mov	r3, r1
 800e5b8:	4613      	mov	r3, r2
 800e5ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e5be:	e065      	b.n	800e68c <HAL_RCC_GetSysClockFreq+0x420>
 800e5c0:	40023800 	.word	0x40023800
 800e5c4:	00f42400 	.word	0x00f42400
 800e5c8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e5cc:	4b3d      	ldr	r3, [pc, #244]	@ (800e6c4 <HAL_RCC_GetSysClockFreq+0x458>)
 800e5ce:	685b      	ldr	r3, [r3, #4]
 800e5d0:	099b      	lsrs	r3, r3, #6
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	4611      	mov	r1, r2
 800e5d8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800e5dc:	653b      	str	r3, [r7, #80]	@ 0x50
 800e5de:	2300      	movs	r3, #0
 800e5e0:	657b      	str	r3, [r7, #84]	@ 0x54
 800e5e2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800e5e6:	4642      	mov	r2, r8
 800e5e8:	464b      	mov	r3, r9
 800e5ea:	f04f 0000 	mov.w	r0, #0
 800e5ee:	f04f 0100 	mov.w	r1, #0
 800e5f2:	0159      	lsls	r1, r3, #5
 800e5f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800e5f8:	0150      	lsls	r0, r2, #5
 800e5fa:	4602      	mov	r2, r0
 800e5fc:	460b      	mov	r3, r1
 800e5fe:	4641      	mov	r1, r8
 800e600:	1a51      	subs	r1, r2, r1
 800e602:	60b9      	str	r1, [r7, #8]
 800e604:	4649      	mov	r1, r9
 800e606:	eb63 0301 	sbc.w	r3, r3, r1
 800e60a:	60fb      	str	r3, [r7, #12]
 800e60c:	f04f 0200 	mov.w	r2, #0
 800e610:	f04f 0300 	mov.w	r3, #0
 800e614:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800e618:	4659      	mov	r1, fp
 800e61a:	018b      	lsls	r3, r1, #6
 800e61c:	4651      	mov	r1, sl
 800e61e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800e622:	4651      	mov	r1, sl
 800e624:	018a      	lsls	r2, r1, #6
 800e626:	4651      	mov	r1, sl
 800e628:	1a54      	subs	r4, r2, r1
 800e62a:	4659      	mov	r1, fp
 800e62c:	eb63 0501 	sbc.w	r5, r3, r1
 800e630:	f04f 0200 	mov.w	r2, #0
 800e634:	f04f 0300 	mov.w	r3, #0
 800e638:	00eb      	lsls	r3, r5, #3
 800e63a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e63e:	00e2      	lsls	r2, r4, #3
 800e640:	4614      	mov	r4, r2
 800e642:	461d      	mov	r5, r3
 800e644:	4643      	mov	r3, r8
 800e646:	18e3      	adds	r3, r4, r3
 800e648:	603b      	str	r3, [r7, #0]
 800e64a:	464b      	mov	r3, r9
 800e64c:	eb45 0303 	adc.w	r3, r5, r3
 800e650:	607b      	str	r3, [r7, #4]
 800e652:	f04f 0200 	mov.w	r2, #0
 800e656:	f04f 0300 	mov.w	r3, #0
 800e65a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800e65e:	4629      	mov	r1, r5
 800e660:	028b      	lsls	r3, r1, #10
 800e662:	4621      	mov	r1, r4
 800e664:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800e668:	4621      	mov	r1, r4
 800e66a:	028a      	lsls	r2, r1, #10
 800e66c:	4610      	mov	r0, r2
 800e66e:	4619      	mov	r1, r3
 800e670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e674:	2200      	movs	r2, #0
 800e676:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e678:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800e67a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800e67e:	f7fa f9eb 	bl	8008a58 <__aeabi_uldivmod>
 800e682:	4602      	mov	r2, r0
 800e684:	460b      	mov	r3, r1
 800e686:	4613      	mov	r3, r2
 800e688:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800e68c:	4b0d      	ldr	r3, [pc, #52]	@ (800e6c4 <HAL_RCC_GetSysClockFreq+0x458>)
 800e68e:	685b      	ldr	r3, [r3, #4]
 800e690:	0f1b      	lsrs	r3, r3, #28
 800e692:	f003 0307 	and.w	r3, r3, #7
 800e696:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800e69a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e69e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e6a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e6a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800e6aa:	e003      	b.n	800e6b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800e6ac:	4b06      	ldr	r3, [pc, #24]	@ (800e6c8 <HAL_RCC_GetSysClockFreq+0x45c>)
 800e6ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800e6b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 800e6b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800e6b8:	4618      	mov	r0, r3
 800e6ba:	37b8      	adds	r7, #184	@ 0xb8
 800e6bc:	46bd      	mov	sp, r7
 800e6be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e6c2:	bf00      	nop
 800e6c4:	40023800 	.word	0x40023800
 800e6c8:	00f42400 	.word	0x00f42400

0800e6cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b086      	sub	sp, #24
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d101      	bne.n	800e6de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e6da:	2301      	movs	r3, #1
 800e6dc:	e28d      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	f003 0301 	and.w	r3, r3, #1
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	f000 8083 	beq.w	800e7f2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800e6ec:	4b94      	ldr	r3, [pc, #592]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e6ee:	689b      	ldr	r3, [r3, #8]
 800e6f0:	f003 030c 	and.w	r3, r3, #12
 800e6f4:	2b04      	cmp	r3, #4
 800e6f6:	d019      	beq.n	800e72c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800e6f8:	4b91      	ldr	r3, [pc, #580]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e6fa:	689b      	ldr	r3, [r3, #8]
 800e6fc:	f003 030c 	and.w	r3, r3, #12
        || \
 800e700:	2b08      	cmp	r3, #8
 800e702:	d106      	bne.n	800e712 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800e704:	4b8e      	ldr	r3, [pc, #568]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e706:	685b      	ldr	r3, [r3, #4]
 800e708:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e70c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e710:	d00c      	beq.n	800e72c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800e712:	4b8b      	ldr	r3, [pc, #556]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e714:	689b      	ldr	r3, [r3, #8]
 800e716:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800e71a:	2b0c      	cmp	r3, #12
 800e71c:	d112      	bne.n	800e744 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800e71e:	4b88      	ldr	r3, [pc, #544]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e720:	685b      	ldr	r3, [r3, #4]
 800e722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e726:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e72a:	d10b      	bne.n	800e744 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e72c:	4b84      	ldr	r3, [pc, #528]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e734:	2b00      	cmp	r3, #0
 800e736:	d05b      	beq.n	800e7f0 <HAL_RCC_OscConfig+0x124>
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	685b      	ldr	r3, [r3, #4]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d157      	bne.n	800e7f0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800e740:	2301      	movs	r3, #1
 800e742:	e25a      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	685b      	ldr	r3, [r3, #4]
 800e748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e74c:	d106      	bne.n	800e75c <HAL_RCC_OscConfig+0x90>
 800e74e:	4b7c      	ldr	r3, [pc, #496]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	4a7b      	ldr	r2, [pc, #492]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e758:	6013      	str	r3, [r2, #0]
 800e75a:	e01d      	b.n	800e798 <HAL_RCC_OscConfig+0xcc>
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	685b      	ldr	r3, [r3, #4]
 800e760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e764:	d10c      	bne.n	800e780 <HAL_RCC_OscConfig+0xb4>
 800e766:	4b76      	ldr	r3, [pc, #472]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	4a75      	ldr	r2, [pc, #468]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e76c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e770:	6013      	str	r3, [r2, #0]
 800e772:	4b73      	ldr	r3, [pc, #460]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	4a72      	ldr	r2, [pc, #456]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e77c:	6013      	str	r3, [r2, #0]
 800e77e:	e00b      	b.n	800e798 <HAL_RCC_OscConfig+0xcc>
 800e780:	4b6f      	ldr	r3, [pc, #444]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	4a6e      	ldr	r2, [pc, #440]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e78a:	6013      	str	r3, [r2, #0]
 800e78c:	4b6c      	ldr	r3, [pc, #432]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	4a6b      	ldr	r2, [pc, #428]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	685b      	ldr	r3, [r3, #4]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d013      	beq.n	800e7c8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e7a0:	f7fe fd5c 	bl	800d25c <HAL_GetTick>
 800e7a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e7a6:	e008      	b.n	800e7ba <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e7a8:	f7fe fd58 	bl	800d25c <HAL_GetTick>
 800e7ac:	4602      	mov	r2, r0
 800e7ae:	693b      	ldr	r3, [r7, #16]
 800e7b0:	1ad3      	subs	r3, r2, r3
 800e7b2:	2b64      	cmp	r3, #100	@ 0x64
 800e7b4:	d901      	bls.n	800e7ba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800e7b6:	2303      	movs	r3, #3
 800e7b8:	e21f      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e7ba:	4b61      	ldr	r3, [pc, #388]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d0f0      	beq.n	800e7a8 <HAL_RCC_OscConfig+0xdc>
 800e7c6:	e014      	b.n	800e7f2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e7c8:	f7fe fd48 	bl	800d25c <HAL_GetTick>
 800e7cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800e7ce:	e008      	b.n	800e7e2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e7d0:	f7fe fd44 	bl	800d25c <HAL_GetTick>
 800e7d4:	4602      	mov	r2, r0
 800e7d6:	693b      	ldr	r3, [r7, #16]
 800e7d8:	1ad3      	subs	r3, r2, r3
 800e7da:	2b64      	cmp	r3, #100	@ 0x64
 800e7dc:	d901      	bls.n	800e7e2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800e7de:	2303      	movs	r3, #3
 800e7e0:	e20b      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800e7e2:	4b57      	ldr	r3, [pc, #348]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d1f0      	bne.n	800e7d0 <HAL_RCC_OscConfig+0x104>
 800e7ee:	e000      	b.n	800e7f2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e7f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	f003 0302 	and.w	r3, r3, #2
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d06f      	beq.n	800e8de <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800e7fe:	4b50      	ldr	r3, [pc, #320]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e800:	689b      	ldr	r3, [r3, #8]
 800e802:	f003 030c 	and.w	r3, r3, #12
 800e806:	2b00      	cmp	r3, #0
 800e808:	d017      	beq.n	800e83a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800e80a:	4b4d      	ldr	r3, [pc, #308]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e80c:	689b      	ldr	r3, [r3, #8]
 800e80e:	f003 030c 	and.w	r3, r3, #12
        || \
 800e812:	2b08      	cmp	r3, #8
 800e814:	d105      	bne.n	800e822 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800e816:	4b4a      	ldr	r3, [pc, #296]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e818:	685b      	ldr	r3, [r3, #4]
 800e81a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d00b      	beq.n	800e83a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800e822:	4b47      	ldr	r3, [pc, #284]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e824:	689b      	ldr	r3, [r3, #8]
 800e826:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800e82a:	2b0c      	cmp	r3, #12
 800e82c:	d11c      	bne.n	800e868 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800e82e:	4b44      	ldr	r3, [pc, #272]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e830:	685b      	ldr	r3, [r3, #4]
 800e832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e836:	2b00      	cmp	r3, #0
 800e838:	d116      	bne.n	800e868 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800e83a:	4b41      	ldr	r3, [pc, #260]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	f003 0302 	and.w	r3, r3, #2
 800e842:	2b00      	cmp	r3, #0
 800e844:	d005      	beq.n	800e852 <HAL_RCC_OscConfig+0x186>
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	68db      	ldr	r3, [r3, #12]
 800e84a:	2b01      	cmp	r3, #1
 800e84c:	d001      	beq.n	800e852 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800e84e:	2301      	movs	r3, #1
 800e850:	e1d3      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e852:	4b3b      	ldr	r3, [pc, #236]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	691b      	ldr	r3, [r3, #16]
 800e85e:	00db      	lsls	r3, r3, #3
 800e860:	4937      	ldr	r1, [pc, #220]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e862:	4313      	orrs	r3, r2
 800e864:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800e866:	e03a      	b.n	800e8de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	68db      	ldr	r3, [r3, #12]
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d020      	beq.n	800e8b2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800e870:	4b34      	ldr	r3, [pc, #208]	@ (800e944 <HAL_RCC_OscConfig+0x278>)
 800e872:	2201      	movs	r2, #1
 800e874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e876:	f7fe fcf1 	bl	800d25c <HAL_GetTick>
 800e87a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e87c:	e008      	b.n	800e890 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e87e:	f7fe fced 	bl	800d25c <HAL_GetTick>
 800e882:	4602      	mov	r2, r0
 800e884:	693b      	ldr	r3, [r7, #16]
 800e886:	1ad3      	subs	r3, r2, r3
 800e888:	2b02      	cmp	r3, #2
 800e88a:	d901      	bls.n	800e890 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800e88c:	2303      	movs	r3, #3
 800e88e:	e1b4      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e890:	4b2b      	ldr	r3, [pc, #172]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	f003 0302 	and.w	r3, r3, #2
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d0f0      	beq.n	800e87e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e89c:	4b28      	ldr	r3, [pc, #160]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	691b      	ldr	r3, [r3, #16]
 800e8a8:	00db      	lsls	r3, r3, #3
 800e8aa:	4925      	ldr	r1, [pc, #148]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e8ac:	4313      	orrs	r3, r2
 800e8ae:	600b      	str	r3, [r1, #0]
 800e8b0:	e015      	b.n	800e8de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e8b2:	4b24      	ldr	r3, [pc, #144]	@ (800e944 <HAL_RCC_OscConfig+0x278>)
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e8b8:	f7fe fcd0 	bl	800d25c <HAL_GetTick>
 800e8bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800e8be:	e008      	b.n	800e8d2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e8c0:	f7fe fccc 	bl	800d25c <HAL_GetTick>
 800e8c4:	4602      	mov	r2, r0
 800e8c6:	693b      	ldr	r3, [r7, #16]
 800e8c8:	1ad3      	subs	r3, r2, r3
 800e8ca:	2b02      	cmp	r3, #2
 800e8cc:	d901      	bls.n	800e8d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800e8ce:	2303      	movs	r3, #3
 800e8d0:	e193      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800e8d2:	4b1b      	ldr	r3, [pc, #108]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	f003 0302 	and.w	r3, r3, #2
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d1f0      	bne.n	800e8c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	f003 0308 	and.w	r3, r3, #8
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d036      	beq.n	800e958 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	695b      	ldr	r3, [r3, #20]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d016      	beq.n	800e920 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e8f2:	4b15      	ldr	r3, [pc, #84]	@ (800e948 <HAL_RCC_OscConfig+0x27c>)
 800e8f4:	2201      	movs	r2, #1
 800e8f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e8f8:	f7fe fcb0 	bl	800d25c <HAL_GetTick>
 800e8fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800e8fe:	e008      	b.n	800e912 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e900:	f7fe fcac 	bl	800d25c <HAL_GetTick>
 800e904:	4602      	mov	r2, r0
 800e906:	693b      	ldr	r3, [r7, #16]
 800e908:	1ad3      	subs	r3, r2, r3
 800e90a:	2b02      	cmp	r3, #2
 800e90c:	d901      	bls.n	800e912 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800e90e:	2303      	movs	r3, #3
 800e910:	e173      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800e912:	4b0b      	ldr	r3, [pc, #44]	@ (800e940 <HAL_RCC_OscConfig+0x274>)
 800e914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e916:	f003 0302 	and.w	r3, r3, #2
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d0f0      	beq.n	800e900 <HAL_RCC_OscConfig+0x234>
 800e91e:	e01b      	b.n	800e958 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e920:	4b09      	ldr	r3, [pc, #36]	@ (800e948 <HAL_RCC_OscConfig+0x27c>)
 800e922:	2200      	movs	r2, #0
 800e924:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e926:	f7fe fc99 	bl	800d25c <HAL_GetTick>
 800e92a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e92c:	e00e      	b.n	800e94c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e92e:	f7fe fc95 	bl	800d25c <HAL_GetTick>
 800e932:	4602      	mov	r2, r0
 800e934:	693b      	ldr	r3, [r7, #16]
 800e936:	1ad3      	subs	r3, r2, r3
 800e938:	2b02      	cmp	r3, #2
 800e93a:	d907      	bls.n	800e94c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800e93c:	2303      	movs	r3, #3
 800e93e:	e15c      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
 800e940:	40023800 	.word	0x40023800
 800e944:	42470000 	.word	0x42470000
 800e948:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e94c:	4b8a      	ldr	r3, [pc, #552]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800e94e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e950:	f003 0302 	and.w	r3, r3, #2
 800e954:	2b00      	cmp	r3, #0
 800e956:	d1ea      	bne.n	800e92e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	f003 0304 	and.w	r3, r3, #4
 800e960:	2b00      	cmp	r3, #0
 800e962:	f000 8097 	beq.w	800ea94 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e966:	2300      	movs	r3, #0
 800e968:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e96a:	4b83      	ldr	r3, [pc, #524]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800e96c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e96e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e972:	2b00      	cmp	r3, #0
 800e974:	d10f      	bne.n	800e996 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e976:	2300      	movs	r3, #0
 800e978:	60bb      	str	r3, [r7, #8]
 800e97a:	4b7f      	ldr	r3, [pc, #508]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800e97c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e97e:	4a7e      	ldr	r2, [pc, #504]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800e980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e984:	6413      	str	r3, [r2, #64]	@ 0x40
 800e986:	4b7c      	ldr	r3, [pc, #496]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800e988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e98a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e98e:	60bb      	str	r3, [r7, #8]
 800e990:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e992:	2301      	movs	r3, #1
 800e994:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e996:	4b79      	ldr	r3, [pc, #484]	@ (800eb7c <HAL_RCC_OscConfig+0x4b0>)
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d118      	bne.n	800e9d4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800e9a2:	4b76      	ldr	r3, [pc, #472]	@ (800eb7c <HAL_RCC_OscConfig+0x4b0>)
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	4a75      	ldr	r2, [pc, #468]	@ (800eb7c <HAL_RCC_OscConfig+0x4b0>)
 800e9a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e9ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800e9ae:	f7fe fc55 	bl	800d25c <HAL_GetTick>
 800e9b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e9b4:	e008      	b.n	800e9c8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e9b6:	f7fe fc51 	bl	800d25c <HAL_GetTick>
 800e9ba:	4602      	mov	r2, r0
 800e9bc:	693b      	ldr	r3, [r7, #16]
 800e9be:	1ad3      	subs	r3, r2, r3
 800e9c0:	2b02      	cmp	r3, #2
 800e9c2:	d901      	bls.n	800e9c8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800e9c4:	2303      	movs	r3, #3
 800e9c6:	e118      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e9c8:	4b6c      	ldr	r3, [pc, #432]	@ (800eb7c <HAL_RCC_OscConfig+0x4b0>)
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d0f0      	beq.n	800e9b6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	689b      	ldr	r3, [r3, #8]
 800e9d8:	2b01      	cmp	r3, #1
 800e9da:	d106      	bne.n	800e9ea <HAL_RCC_OscConfig+0x31e>
 800e9dc:	4b66      	ldr	r3, [pc, #408]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800e9de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e9e0:	4a65      	ldr	r2, [pc, #404]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800e9e2:	f043 0301 	orr.w	r3, r3, #1
 800e9e6:	6713      	str	r3, [r2, #112]	@ 0x70
 800e9e8:	e01c      	b.n	800ea24 <HAL_RCC_OscConfig+0x358>
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	689b      	ldr	r3, [r3, #8]
 800e9ee:	2b05      	cmp	r3, #5
 800e9f0:	d10c      	bne.n	800ea0c <HAL_RCC_OscConfig+0x340>
 800e9f2:	4b61      	ldr	r3, [pc, #388]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800e9f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e9f6:	4a60      	ldr	r2, [pc, #384]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800e9f8:	f043 0304 	orr.w	r3, r3, #4
 800e9fc:	6713      	str	r3, [r2, #112]	@ 0x70
 800e9fe:	4b5e      	ldr	r3, [pc, #376]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800ea00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea02:	4a5d      	ldr	r2, [pc, #372]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800ea04:	f043 0301 	orr.w	r3, r3, #1
 800ea08:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea0a:	e00b      	b.n	800ea24 <HAL_RCC_OscConfig+0x358>
 800ea0c:	4b5a      	ldr	r3, [pc, #360]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800ea0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea10:	4a59      	ldr	r2, [pc, #356]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800ea12:	f023 0301 	bic.w	r3, r3, #1
 800ea16:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea18:	4b57      	ldr	r3, [pc, #348]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800ea1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea1c:	4a56      	ldr	r2, [pc, #344]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800ea1e:	f023 0304 	bic.w	r3, r3, #4
 800ea22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	689b      	ldr	r3, [r3, #8]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d015      	beq.n	800ea58 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ea2c:	f7fe fc16 	bl	800d25c <HAL_GetTick>
 800ea30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ea32:	e00a      	b.n	800ea4a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ea34:	f7fe fc12 	bl	800d25c <HAL_GetTick>
 800ea38:	4602      	mov	r2, r0
 800ea3a:	693b      	ldr	r3, [r7, #16]
 800ea3c:	1ad3      	subs	r3, r2, r3
 800ea3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ea42:	4293      	cmp	r3, r2
 800ea44:	d901      	bls.n	800ea4a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800ea46:	2303      	movs	r3, #3
 800ea48:	e0d7      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ea4a:	4b4b      	ldr	r3, [pc, #300]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800ea4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea4e:	f003 0302 	and.w	r3, r3, #2
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d0ee      	beq.n	800ea34 <HAL_RCC_OscConfig+0x368>
 800ea56:	e014      	b.n	800ea82 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ea58:	f7fe fc00 	bl	800d25c <HAL_GetTick>
 800ea5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ea5e:	e00a      	b.n	800ea76 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ea60:	f7fe fbfc 	bl	800d25c <HAL_GetTick>
 800ea64:	4602      	mov	r2, r0
 800ea66:	693b      	ldr	r3, [r7, #16]
 800ea68:	1ad3      	subs	r3, r2, r3
 800ea6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ea6e:	4293      	cmp	r3, r2
 800ea70:	d901      	bls.n	800ea76 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800ea72:	2303      	movs	r3, #3
 800ea74:	e0c1      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ea76:	4b40      	ldr	r3, [pc, #256]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800ea78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea7a:	f003 0302 	and.w	r3, r3, #2
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d1ee      	bne.n	800ea60 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ea82:	7dfb      	ldrb	r3, [r7, #23]
 800ea84:	2b01      	cmp	r3, #1
 800ea86:	d105      	bne.n	800ea94 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ea88:	4b3b      	ldr	r3, [pc, #236]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800ea8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea8c:	4a3a      	ldr	r2, [pc, #232]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800ea8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ea92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	699b      	ldr	r3, [r3, #24]
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	f000 80ad 	beq.w	800ebf8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ea9e:	4b36      	ldr	r3, [pc, #216]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800eaa0:	689b      	ldr	r3, [r3, #8]
 800eaa2:	f003 030c 	and.w	r3, r3, #12
 800eaa6:	2b08      	cmp	r3, #8
 800eaa8:	d060      	beq.n	800eb6c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	699b      	ldr	r3, [r3, #24]
 800eaae:	2b02      	cmp	r3, #2
 800eab0:	d145      	bne.n	800eb3e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800eab2:	4b33      	ldr	r3, [pc, #204]	@ (800eb80 <HAL_RCC_OscConfig+0x4b4>)
 800eab4:	2200      	movs	r2, #0
 800eab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eab8:	f7fe fbd0 	bl	800d25c <HAL_GetTick>
 800eabc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800eabe:	e008      	b.n	800ead2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800eac0:	f7fe fbcc 	bl	800d25c <HAL_GetTick>
 800eac4:	4602      	mov	r2, r0
 800eac6:	693b      	ldr	r3, [r7, #16]
 800eac8:	1ad3      	subs	r3, r2, r3
 800eaca:	2b02      	cmp	r3, #2
 800eacc:	d901      	bls.n	800ead2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800eace:	2303      	movs	r3, #3
 800ead0:	e093      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ead2:	4b29      	ldr	r3, [pc, #164]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d1f0      	bne.n	800eac0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	69da      	ldr	r2, [r3, #28]
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	6a1b      	ldr	r3, [r3, #32]
 800eae6:	431a      	orrs	r2, r3
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eaec:	019b      	lsls	r3, r3, #6
 800eaee:	431a      	orrs	r2, r3
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eaf4:	085b      	lsrs	r3, r3, #1
 800eaf6:	3b01      	subs	r3, #1
 800eaf8:	041b      	lsls	r3, r3, #16
 800eafa:	431a      	orrs	r2, r3
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb00:	061b      	lsls	r3, r3, #24
 800eb02:	431a      	orrs	r2, r3
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb08:	071b      	lsls	r3, r3, #28
 800eb0a:	491b      	ldr	r1, [pc, #108]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800eb0c:	4313      	orrs	r3, r2
 800eb0e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800eb10:	4b1b      	ldr	r3, [pc, #108]	@ (800eb80 <HAL_RCC_OscConfig+0x4b4>)
 800eb12:	2201      	movs	r2, #1
 800eb14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb16:	f7fe fba1 	bl	800d25c <HAL_GetTick>
 800eb1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800eb1c:	e008      	b.n	800eb30 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800eb1e:	f7fe fb9d 	bl	800d25c <HAL_GetTick>
 800eb22:	4602      	mov	r2, r0
 800eb24:	693b      	ldr	r3, [r7, #16]
 800eb26:	1ad3      	subs	r3, r2, r3
 800eb28:	2b02      	cmp	r3, #2
 800eb2a:	d901      	bls.n	800eb30 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800eb2c:	2303      	movs	r3, #3
 800eb2e:	e064      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800eb30:	4b11      	ldr	r3, [pc, #68]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d0f0      	beq.n	800eb1e <HAL_RCC_OscConfig+0x452>
 800eb3c:	e05c      	b.n	800ebf8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800eb3e:	4b10      	ldr	r3, [pc, #64]	@ (800eb80 <HAL_RCC_OscConfig+0x4b4>)
 800eb40:	2200      	movs	r2, #0
 800eb42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb44:	f7fe fb8a 	bl	800d25c <HAL_GetTick>
 800eb48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800eb4a:	e008      	b.n	800eb5e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800eb4c:	f7fe fb86 	bl	800d25c <HAL_GetTick>
 800eb50:	4602      	mov	r2, r0
 800eb52:	693b      	ldr	r3, [r7, #16]
 800eb54:	1ad3      	subs	r3, r2, r3
 800eb56:	2b02      	cmp	r3, #2
 800eb58:	d901      	bls.n	800eb5e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800eb5a:	2303      	movs	r3, #3
 800eb5c:	e04d      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800eb5e:	4b06      	ldr	r3, [pc, #24]	@ (800eb78 <HAL_RCC_OscConfig+0x4ac>)
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d1f0      	bne.n	800eb4c <HAL_RCC_OscConfig+0x480>
 800eb6a:	e045      	b.n	800ebf8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	699b      	ldr	r3, [r3, #24]
 800eb70:	2b01      	cmp	r3, #1
 800eb72:	d107      	bne.n	800eb84 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800eb74:	2301      	movs	r3, #1
 800eb76:	e040      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
 800eb78:	40023800 	.word	0x40023800
 800eb7c:	40007000 	.word	0x40007000
 800eb80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800eb84:	4b1f      	ldr	r3, [pc, #124]	@ (800ec04 <HAL_RCC_OscConfig+0x538>)
 800eb86:	685b      	ldr	r3, [r3, #4]
 800eb88:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	699b      	ldr	r3, [r3, #24]
 800eb8e:	2b01      	cmp	r3, #1
 800eb90:	d030      	beq.n	800ebf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800eb9c:	429a      	cmp	r2, r3
 800eb9e:	d129      	bne.n	800ebf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ebaa:	429a      	cmp	r2, r3
 800ebac:	d122      	bne.n	800ebf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ebae:	68fa      	ldr	r2, [r7, #12]
 800ebb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ebb4:	4013      	ands	r3, r2
 800ebb6:	687a      	ldr	r2, [r7, #4]
 800ebb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ebba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ebbc:	4293      	cmp	r3, r2
 800ebbe:	d119      	bne.n	800ebf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebca:	085b      	lsrs	r3, r3, #1
 800ebcc:	3b01      	subs	r3, #1
 800ebce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ebd0:	429a      	cmp	r2, r3
 800ebd2:	d10f      	bne.n	800ebf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ebe0:	429a      	cmp	r2, r3
 800ebe2:	d107      	bne.n	800ebf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ebf0:	429a      	cmp	r2, r3
 800ebf2:	d001      	beq.n	800ebf8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800ebf4:	2301      	movs	r3, #1
 800ebf6:	e000      	b.n	800ebfa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800ebf8:	2300      	movs	r3, #0
}
 800ebfa:	4618      	mov	r0, r3
 800ebfc:	3718      	adds	r7, #24
 800ebfe:	46bd      	mov	sp, r7
 800ec00:	bd80      	pop	{r7, pc}
 800ec02:	bf00      	nop
 800ec04:	40023800 	.word	0x40023800

0800ec08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b082      	sub	sp, #8
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d101      	bne.n	800ec1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ec16:	2301      	movs	r3, #1
 800ec18:	e041      	b.n	800ec9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ec20:	b2db      	uxtb	r3, r3
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d106      	bne.n	800ec34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	2200      	movs	r2, #0
 800ec2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ec2e:	6878      	ldr	r0, [r7, #4]
 800ec30:	f7fc f880 	bl	800ad34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	2202      	movs	r2, #2
 800ec38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	681a      	ldr	r2, [r3, #0]
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	3304      	adds	r3, #4
 800ec44:	4619      	mov	r1, r3
 800ec46:	4610      	mov	r0, r2
 800ec48:	f000 fa88 	bl	800f15c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2201      	movs	r2, #1
 800ec50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	2201      	movs	r2, #1
 800ec58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	2201      	movs	r2, #1
 800ec60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2201      	movs	r2, #1
 800ec68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	2201      	movs	r2, #1
 800ec70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	2201      	movs	r2, #1
 800ec78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	2201      	movs	r2, #1
 800ec80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	2201      	movs	r2, #1
 800ec88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	2201      	movs	r2, #1
 800ec90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	2201      	movs	r2, #1
 800ec98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ec9c:	2300      	movs	r3, #0
}
 800ec9e:	4618      	mov	r0, r3
 800eca0:	3708      	adds	r7, #8
 800eca2:	46bd      	mov	sp, r7
 800eca4:	bd80      	pop	{r7, pc}
	...

0800eca8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800eca8:	b480      	push	{r7}
 800ecaa:	b085      	sub	sp, #20
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ecb6:	b2db      	uxtb	r3, r3
 800ecb8:	2b01      	cmp	r3, #1
 800ecba:	d001      	beq.n	800ecc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	e04e      	b.n	800ed5e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	2202      	movs	r2, #2
 800ecc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	68da      	ldr	r2, [r3, #12]
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	f042 0201 	orr.w	r2, r2, #1
 800ecd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	4a23      	ldr	r2, [pc, #140]	@ (800ed6c <HAL_TIM_Base_Start_IT+0xc4>)
 800ecde:	4293      	cmp	r3, r2
 800ece0:	d022      	beq.n	800ed28 <HAL_TIM_Base_Start_IT+0x80>
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ecea:	d01d      	beq.n	800ed28 <HAL_TIM_Base_Start_IT+0x80>
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	4a1f      	ldr	r2, [pc, #124]	@ (800ed70 <HAL_TIM_Base_Start_IT+0xc8>)
 800ecf2:	4293      	cmp	r3, r2
 800ecf4:	d018      	beq.n	800ed28 <HAL_TIM_Base_Start_IT+0x80>
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	4a1e      	ldr	r2, [pc, #120]	@ (800ed74 <HAL_TIM_Base_Start_IT+0xcc>)
 800ecfc:	4293      	cmp	r3, r2
 800ecfe:	d013      	beq.n	800ed28 <HAL_TIM_Base_Start_IT+0x80>
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	4a1c      	ldr	r2, [pc, #112]	@ (800ed78 <HAL_TIM_Base_Start_IT+0xd0>)
 800ed06:	4293      	cmp	r3, r2
 800ed08:	d00e      	beq.n	800ed28 <HAL_TIM_Base_Start_IT+0x80>
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	4a1b      	ldr	r2, [pc, #108]	@ (800ed7c <HAL_TIM_Base_Start_IT+0xd4>)
 800ed10:	4293      	cmp	r3, r2
 800ed12:	d009      	beq.n	800ed28 <HAL_TIM_Base_Start_IT+0x80>
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	4a19      	ldr	r2, [pc, #100]	@ (800ed80 <HAL_TIM_Base_Start_IT+0xd8>)
 800ed1a:	4293      	cmp	r3, r2
 800ed1c:	d004      	beq.n	800ed28 <HAL_TIM_Base_Start_IT+0x80>
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	4a18      	ldr	r2, [pc, #96]	@ (800ed84 <HAL_TIM_Base_Start_IT+0xdc>)
 800ed24:	4293      	cmp	r3, r2
 800ed26:	d111      	bne.n	800ed4c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	689b      	ldr	r3, [r3, #8]
 800ed2e:	f003 0307 	and.w	r3, r3, #7
 800ed32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	2b06      	cmp	r3, #6
 800ed38:	d010      	beq.n	800ed5c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	681a      	ldr	r2, [r3, #0]
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	f042 0201 	orr.w	r2, r2, #1
 800ed48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed4a:	e007      	b.n	800ed5c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	681a      	ldr	r2, [r3, #0]
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	f042 0201 	orr.w	r2, r2, #1
 800ed5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ed5c:	2300      	movs	r3, #0
}
 800ed5e:	4618      	mov	r0, r3
 800ed60:	3714      	adds	r7, #20
 800ed62:	46bd      	mov	sp, r7
 800ed64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed68:	4770      	bx	lr
 800ed6a:	bf00      	nop
 800ed6c:	40010000 	.word	0x40010000
 800ed70:	40000400 	.word	0x40000400
 800ed74:	40000800 	.word	0x40000800
 800ed78:	40000c00 	.word	0x40000c00
 800ed7c:	40010400 	.word	0x40010400
 800ed80:	40014000 	.word	0x40014000
 800ed84:	40001800 	.word	0x40001800

0800ed88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ed88:	b580      	push	{r7, lr}
 800ed8a:	b084      	sub	sp, #16
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	68db      	ldr	r3, [r3, #12]
 800ed96:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	691b      	ldr	r3, [r3, #16]
 800ed9e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800eda0:	68bb      	ldr	r3, [r7, #8]
 800eda2:	f003 0302 	and.w	r3, r3, #2
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d020      	beq.n	800edec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	f003 0302 	and.w	r3, r3, #2
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d01b      	beq.n	800edec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	f06f 0202 	mvn.w	r2, #2
 800edbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	2201      	movs	r2, #1
 800edc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	699b      	ldr	r3, [r3, #24]
 800edca:	f003 0303 	and.w	r3, r3, #3
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d003      	beq.n	800edda <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800edd2:	6878      	ldr	r0, [r7, #4]
 800edd4:	f000 f9a3 	bl	800f11e <HAL_TIM_IC_CaptureCallback>
 800edd8:	e005      	b.n	800ede6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	f000 f995 	bl	800f10a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ede0:	6878      	ldr	r0, [r7, #4]
 800ede2:	f000 f9a6 	bl	800f132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	2200      	movs	r2, #0
 800edea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800edec:	68bb      	ldr	r3, [r7, #8]
 800edee:	f003 0304 	and.w	r3, r3, #4
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d020      	beq.n	800ee38 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	f003 0304 	and.w	r3, r3, #4
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d01b      	beq.n	800ee38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	f06f 0204 	mvn.w	r2, #4
 800ee08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	2202      	movs	r2, #2
 800ee0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	699b      	ldr	r3, [r3, #24]
 800ee16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	d003      	beq.n	800ee26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ee1e:	6878      	ldr	r0, [r7, #4]
 800ee20:	f000 f97d 	bl	800f11e <HAL_TIM_IC_CaptureCallback>
 800ee24:	e005      	b.n	800ee32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ee26:	6878      	ldr	r0, [r7, #4]
 800ee28:	f000 f96f 	bl	800f10a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee2c:	6878      	ldr	r0, [r7, #4]
 800ee2e:	f000 f980 	bl	800f132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	2200      	movs	r2, #0
 800ee36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ee38:	68bb      	ldr	r3, [r7, #8]
 800ee3a:	f003 0308 	and.w	r3, r3, #8
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d020      	beq.n	800ee84 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	f003 0308 	and.w	r3, r3, #8
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d01b      	beq.n	800ee84 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	f06f 0208 	mvn.w	r2, #8
 800ee54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	2204      	movs	r2, #4
 800ee5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	69db      	ldr	r3, [r3, #28]
 800ee62:	f003 0303 	and.w	r3, r3, #3
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d003      	beq.n	800ee72 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ee6a:	6878      	ldr	r0, [r7, #4]
 800ee6c:	f000 f957 	bl	800f11e <HAL_TIM_IC_CaptureCallback>
 800ee70:	e005      	b.n	800ee7e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ee72:	6878      	ldr	r0, [r7, #4]
 800ee74:	f000 f949 	bl	800f10a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee78:	6878      	ldr	r0, [r7, #4]
 800ee7a:	f000 f95a 	bl	800f132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	2200      	movs	r2, #0
 800ee82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ee84:	68bb      	ldr	r3, [r7, #8]
 800ee86:	f003 0310 	and.w	r3, r3, #16
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d020      	beq.n	800eed0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	f003 0310 	and.w	r3, r3, #16
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d01b      	beq.n	800eed0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	f06f 0210 	mvn.w	r2, #16
 800eea0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	2208      	movs	r2, #8
 800eea6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	69db      	ldr	r3, [r3, #28]
 800eeae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d003      	beq.n	800eebe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800eeb6:	6878      	ldr	r0, [r7, #4]
 800eeb8:	f000 f931 	bl	800f11e <HAL_TIM_IC_CaptureCallback>
 800eebc:	e005      	b.n	800eeca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eebe:	6878      	ldr	r0, [r7, #4]
 800eec0:	f000 f923 	bl	800f10a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eec4:	6878      	ldr	r0, [r7, #4]
 800eec6:	f000 f934 	bl	800f132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	2200      	movs	r2, #0
 800eece:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800eed0:	68bb      	ldr	r3, [r7, #8]
 800eed2:	f003 0301 	and.w	r3, r3, #1
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d00c      	beq.n	800eef4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	f003 0301 	and.w	r3, r3, #1
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d007      	beq.n	800eef4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	f06f 0201 	mvn.w	r2, #1
 800eeec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800eeee:	6878      	ldr	r0, [r7, #4]
 800eef0:	f000 f901 	bl	800f0f6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800eef4:	68bb      	ldr	r3, [r7, #8]
 800eef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d00c      	beq.n	800ef18 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d007      	beq.n	800ef18 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800ef10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ef12:	6878      	ldr	r0, [r7, #4]
 800ef14:	f000 faee 	bl	800f4f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ef18:	68bb      	ldr	r3, [r7, #8]
 800ef1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d00c      	beq.n	800ef3c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d007      	beq.n	800ef3c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ef34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ef36:	6878      	ldr	r0, [r7, #4]
 800ef38:	f000 f905 	bl	800f146 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ef3c:	68bb      	ldr	r3, [r7, #8]
 800ef3e:	f003 0320 	and.w	r3, r3, #32
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d00c      	beq.n	800ef60 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	f003 0320 	and.w	r3, r3, #32
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d007      	beq.n	800ef60 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	f06f 0220 	mvn.w	r2, #32
 800ef58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ef5a:	6878      	ldr	r0, [r7, #4]
 800ef5c:	f000 fac0 	bl	800f4e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ef60:	bf00      	nop
 800ef62:	3710      	adds	r7, #16
 800ef64:	46bd      	mov	sp, r7
 800ef66:	bd80      	pop	{r7, pc}

0800ef68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ef68:	b580      	push	{r7, lr}
 800ef6a:	b084      	sub	sp, #16
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	6078      	str	r0, [r7, #4]
 800ef70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ef72:	2300      	movs	r3, #0
 800ef74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ef7c:	2b01      	cmp	r3, #1
 800ef7e:	d101      	bne.n	800ef84 <HAL_TIM_ConfigClockSource+0x1c>
 800ef80:	2302      	movs	r3, #2
 800ef82:	e0b4      	b.n	800f0ee <HAL_TIM_ConfigClockSource+0x186>
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	2201      	movs	r2, #1
 800ef88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	2202      	movs	r2, #2
 800ef90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	689b      	ldr	r3, [r3, #8]
 800ef9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ef9c:	68bb      	ldr	r3, [r7, #8]
 800ef9e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800efa2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800efa4:	68bb      	ldr	r3, [r7, #8]
 800efa6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800efaa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	68ba      	ldr	r2, [r7, #8]
 800efb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800efb4:	683b      	ldr	r3, [r7, #0]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800efbc:	d03e      	beq.n	800f03c <HAL_TIM_ConfigClockSource+0xd4>
 800efbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800efc2:	f200 8087 	bhi.w	800f0d4 <HAL_TIM_ConfigClockSource+0x16c>
 800efc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800efca:	f000 8086 	beq.w	800f0da <HAL_TIM_ConfigClockSource+0x172>
 800efce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800efd2:	d87f      	bhi.n	800f0d4 <HAL_TIM_ConfigClockSource+0x16c>
 800efd4:	2b70      	cmp	r3, #112	@ 0x70
 800efd6:	d01a      	beq.n	800f00e <HAL_TIM_ConfigClockSource+0xa6>
 800efd8:	2b70      	cmp	r3, #112	@ 0x70
 800efda:	d87b      	bhi.n	800f0d4 <HAL_TIM_ConfigClockSource+0x16c>
 800efdc:	2b60      	cmp	r3, #96	@ 0x60
 800efde:	d050      	beq.n	800f082 <HAL_TIM_ConfigClockSource+0x11a>
 800efe0:	2b60      	cmp	r3, #96	@ 0x60
 800efe2:	d877      	bhi.n	800f0d4 <HAL_TIM_ConfigClockSource+0x16c>
 800efe4:	2b50      	cmp	r3, #80	@ 0x50
 800efe6:	d03c      	beq.n	800f062 <HAL_TIM_ConfigClockSource+0xfa>
 800efe8:	2b50      	cmp	r3, #80	@ 0x50
 800efea:	d873      	bhi.n	800f0d4 <HAL_TIM_ConfigClockSource+0x16c>
 800efec:	2b40      	cmp	r3, #64	@ 0x40
 800efee:	d058      	beq.n	800f0a2 <HAL_TIM_ConfigClockSource+0x13a>
 800eff0:	2b40      	cmp	r3, #64	@ 0x40
 800eff2:	d86f      	bhi.n	800f0d4 <HAL_TIM_ConfigClockSource+0x16c>
 800eff4:	2b30      	cmp	r3, #48	@ 0x30
 800eff6:	d064      	beq.n	800f0c2 <HAL_TIM_ConfigClockSource+0x15a>
 800eff8:	2b30      	cmp	r3, #48	@ 0x30
 800effa:	d86b      	bhi.n	800f0d4 <HAL_TIM_ConfigClockSource+0x16c>
 800effc:	2b20      	cmp	r3, #32
 800effe:	d060      	beq.n	800f0c2 <HAL_TIM_ConfigClockSource+0x15a>
 800f000:	2b20      	cmp	r3, #32
 800f002:	d867      	bhi.n	800f0d4 <HAL_TIM_ConfigClockSource+0x16c>
 800f004:	2b00      	cmp	r3, #0
 800f006:	d05c      	beq.n	800f0c2 <HAL_TIM_ConfigClockSource+0x15a>
 800f008:	2b10      	cmp	r3, #16
 800f00a:	d05a      	beq.n	800f0c2 <HAL_TIM_ConfigClockSource+0x15a>
 800f00c:	e062      	b.n	800f0d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f016:	683b      	ldr	r3, [r7, #0]
 800f018:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f01a:	683b      	ldr	r3, [r7, #0]
 800f01c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f01e:	f000 f9c3 	bl	800f3a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	689b      	ldr	r3, [r3, #8]
 800f028:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f02a:	68bb      	ldr	r3, [r7, #8]
 800f02c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f030:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	68ba      	ldr	r2, [r7, #8]
 800f038:	609a      	str	r2, [r3, #8]
      break;
 800f03a:	e04f      	b.n	800f0dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f040:	683b      	ldr	r3, [r7, #0]
 800f042:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f044:	683b      	ldr	r3, [r7, #0]
 800f046:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f048:	683b      	ldr	r3, [r7, #0]
 800f04a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f04c:	f000 f9ac 	bl	800f3a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	689a      	ldr	r2, [r3, #8]
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f05e:	609a      	str	r2, [r3, #8]
      break;
 800f060:	e03c      	b.n	800f0dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f066:	683b      	ldr	r3, [r7, #0]
 800f068:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f06a:	683b      	ldr	r3, [r7, #0]
 800f06c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f06e:	461a      	mov	r2, r3
 800f070:	f000 f920 	bl	800f2b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	2150      	movs	r1, #80	@ 0x50
 800f07a:	4618      	mov	r0, r3
 800f07c:	f000 f979 	bl	800f372 <TIM_ITRx_SetConfig>
      break;
 800f080:	e02c      	b.n	800f0dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f086:	683b      	ldr	r3, [r7, #0]
 800f088:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f08a:	683b      	ldr	r3, [r7, #0]
 800f08c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f08e:	461a      	mov	r2, r3
 800f090:	f000 f93f 	bl	800f312 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	2160      	movs	r1, #96	@ 0x60
 800f09a:	4618      	mov	r0, r3
 800f09c:	f000 f969 	bl	800f372 <TIM_ITRx_SetConfig>
      break;
 800f0a0:	e01c      	b.n	800f0dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f0a6:	683b      	ldr	r3, [r7, #0]
 800f0a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f0aa:	683b      	ldr	r3, [r7, #0]
 800f0ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f0ae:	461a      	mov	r2, r3
 800f0b0:	f000 f900 	bl	800f2b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	2140      	movs	r1, #64	@ 0x40
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	f000 f959 	bl	800f372 <TIM_ITRx_SetConfig>
      break;
 800f0c0:	e00c      	b.n	800f0dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	681a      	ldr	r2, [r3, #0]
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	4619      	mov	r1, r3
 800f0cc:	4610      	mov	r0, r2
 800f0ce:	f000 f950 	bl	800f372 <TIM_ITRx_SetConfig>
      break;
 800f0d2:	e003      	b.n	800f0dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800f0d4:	2301      	movs	r3, #1
 800f0d6:	73fb      	strb	r3, [r7, #15]
      break;
 800f0d8:	e000      	b.n	800f0dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800f0da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	2201      	movs	r2, #1
 800f0e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	2200      	movs	r2, #0
 800f0e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f0ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	3710      	adds	r7, #16
 800f0f2:	46bd      	mov	sp, r7
 800f0f4:	bd80      	pop	{r7, pc}

0800f0f6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f0f6:	b480      	push	{r7}
 800f0f8:	b083      	sub	sp, #12
 800f0fa:	af00      	add	r7, sp, #0
 800f0fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800f0fe:	bf00      	nop
 800f100:	370c      	adds	r7, #12
 800f102:	46bd      	mov	sp, r7
 800f104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f108:	4770      	bx	lr

0800f10a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f10a:	b480      	push	{r7}
 800f10c:	b083      	sub	sp, #12
 800f10e:	af00      	add	r7, sp, #0
 800f110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f112:	bf00      	nop
 800f114:	370c      	adds	r7, #12
 800f116:	46bd      	mov	sp, r7
 800f118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11c:	4770      	bx	lr

0800f11e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f11e:	b480      	push	{r7}
 800f120:	b083      	sub	sp, #12
 800f122:	af00      	add	r7, sp, #0
 800f124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f126:	bf00      	nop
 800f128:	370c      	adds	r7, #12
 800f12a:	46bd      	mov	sp, r7
 800f12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f130:	4770      	bx	lr

0800f132 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f132:	b480      	push	{r7}
 800f134:	b083      	sub	sp, #12
 800f136:	af00      	add	r7, sp, #0
 800f138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f13a:	bf00      	nop
 800f13c:	370c      	adds	r7, #12
 800f13e:	46bd      	mov	sp, r7
 800f140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f144:	4770      	bx	lr

0800f146 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f146:	b480      	push	{r7}
 800f148:	b083      	sub	sp, #12
 800f14a:	af00      	add	r7, sp, #0
 800f14c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f14e:	bf00      	nop
 800f150:	370c      	adds	r7, #12
 800f152:	46bd      	mov	sp, r7
 800f154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f158:	4770      	bx	lr
	...

0800f15c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f15c:	b480      	push	{r7}
 800f15e:	b085      	sub	sp, #20
 800f160:	af00      	add	r7, sp, #0
 800f162:	6078      	str	r0, [r7, #4]
 800f164:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	4a46      	ldr	r2, [pc, #280]	@ (800f288 <TIM_Base_SetConfig+0x12c>)
 800f170:	4293      	cmp	r3, r2
 800f172:	d013      	beq.n	800f19c <TIM_Base_SetConfig+0x40>
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f17a:	d00f      	beq.n	800f19c <TIM_Base_SetConfig+0x40>
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	4a43      	ldr	r2, [pc, #268]	@ (800f28c <TIM_Base_SetConfig+0x130>)
 800f180:	4293      	cmp	r3, r2
 800f182:	d00b      	beq.n	800f19c <TIM_Base_SetConfig+0x40>
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	4a42      	ldr	r2, [pc, #264]	@ (800f290 <TIM_Base_SetConfig+0x134>)
 800f188:	4293      	cmp	r3, r2
 800f18a:	d007      	beq.n	800f19c <TIM_Base_SetConfig+0x40>
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	4a41      	ldr	r2, [pc, #260]	@ (800f294 <TIM_Base_SetConfig+0x138>)
 800f190:	4293      	cmp	r3, r2
 800f192:	d003      	beq.n	800f19c <TIM_Base_SetConfig+0x40>
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	4a40      	ldr	r2, [pc, #256]	@ (800f298 <TIM_Base_SetConfig+0x13c>)
 800f198:	4293      	cmp	r3, r2
 800f19a:	d108      	bne.n	800f1ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f1a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f1a4:	683b      	ldr	r3, [r7, #0]
 800f1a6:	685b      	ldr	r3, [r3, #4]
 800f1a8:	68fa      	ldr	r2, [r7, #12]
 800f1aa:	4313      	orrs	r3, r2
 800f1ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	4a35      	ldr	r2, [pc, #212]	@ (800f288 <TIM_Base_SetConfig+0x12c>)
 800f1b2:	4293      	cmp	r3, r2
 800f1b4:	d02b      	beq.n	800f20e <TIM_Base_SetConfig+0xb2>
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f1bc:	d027      	beq.n	800f20e <TIM_Base_SetConfig+0xb2>
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	4a32      	ldr	r2, [pc, #200]	@ (800f28c <TIM_Base_SetConfig+0x130>)
 800f1c2:	4293      	cmp	r3, r2
 800f1c4:	d023      	beq.n	800f20e <TIM_Base_SetConfig+0xb2>
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	4a31      	ldr	r2, [pc, #196]	@ (800f290 <TIM_Base_SetConfig+0x134>)
 800f1ca:	4293      	cmp	r3, r2
 800f1cc:	d01f      	beq.n	800f20e <TIM_Base_SetConfig+0xb2>
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	4a30      	ldr	r2, [pc, #192]	@ (800f294 <TIM_Base_SetConfig+0x138>)
 800f1d2:	4293      	cmp	r3, r2
 800f1d4:	d01b      	beq.n	800f20e <TIM_Base_SetConfig+0xb2>
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	4a2f      	ldr	r2, [pc, #188]	@ (800f298 <TIM_Base_SetConfig+0x13c>)
 800f1da:	4293      	cmp	r3, r2
 800f1dc:	d017      	beq.n	800f20e <TIM_Base_SetConfig+0xb2>
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	4a2e      	ldr	r2, [pc, #184]	@ (800f29c <TIM_Base_SetConfig+0x140>)
 800f1e2:	4293      	cmp	r3, r2
 800f1e4:	d013      	beq.n	800f20e <TIM_Base_SetConfig+0xb2>
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	4a2d      	ldr	r2, [pc, #180]	@ (800f2a0 <TIM_Base_SetConfig+0x144>)
 800f1ea:	4293      	cmp	r3, r2
 800f1ec:	d00f      	beq.n	800f20e <TIM_Base_SetConfig+0xb2>
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	4a2c      	ldr	r2, [pc, #176]	@ (800f2a4 <TIM_Base_SetConfig+0x148>)
 800f1f2:	4293      	cmp	r3, r2
 800f1f4:	d00b      	beq.n	800f20e <TIM_Base_SetConfig+0xb2>
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	4a2b      	ldr	r2, [pc, #172]	@ (800f2a8 <TIM_Base_SetConfig+0x14c>)
 800f1fa:	4293      	cmp	r3, r2
 800f1fc:	d007      	beq.n	800f20e <TIM_Base_SetConfig+0xb2>
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	4a2a      	ldr	r2, [pc, #168]	@ (800f2ac <TIM_Base_SetConfig+0x150>)
 800f202:	4293      	cmp	r3, r2
 800f204:	d003      	beq.n	800f20e <TIM_Base_SetConfig+0xb2>
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	4a29      	ldr	r2, [pc, #164]	@ (800f2b0 <TIM_Base_SetConfig+0x154>)
 800f20a:	4293      	cmp	r3, r2
 800f20c:	d108      	bne.n	800f220 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f214:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f216:	683b      	ldr	r3, [r7, #0]
 800f218:	68db      	ldr	r3, [r3, #12]
 800f21a:	68fa      	ldr	r2, [r7, #12]
 800f21c:	4313      	orrs	r3, r2
 800f21e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f226:	683b      	ldr	r3, [r7, #0]
 800f228:	695b      	ldr	r3, [r3, #20]
 800f22a:	4313      	orrs	r3, r2
 800f22c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	68fa      	ldr	r2, [r7, #12]
 800f232:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	689a      	ldr	r2, [r3, #8]
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	681a      	ldr	r2, [r3, #0]
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	4a10      	ldr	r2, [pc, #64]	@ (800f288 <TIM_Base_SetConfig+0x12c>)
 800f248:	4293      	cmp	r3, r2
 800f24a:	d003      	beq.n	800f254 <TIM_Base_SetConfig+0xf8>
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	4a12      	ldr	r2, [pc, #72]	@ (800f298 <TIM_Base_SetConfig+0x13c>)
 800f250:	4293      	cmp	r3, r2
 800f252:	d103      	bne.n	800f25c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	691a      	ldr	r2, [r3, #16]
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	2201      	movs	r2, #1
 800f260:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	691b      	ldr	r3, [r3, #16]
 800f266:	f003 0301 	and.w	r3, r3, #1
 800f26a:	2b01      	cmp	r3, #1
 800f26c:	d105      	bne.n	800f27a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	691b      	ldr	r3, [r3, #16]
 800f272:	f023 0201 	bic.w	r2, r3, #1
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	611a      	str	r2, [r3, #16]
  }
}
 800f27a:	bf00      	nop
 800f27c:	3714      	adds	r7, #20
 800f27e:	46bd      	mov	sp, r7
 800f280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f284:	4770      	bx	lr
 800f286:	bf00      	nop
 800f288:	40010000 	.word	0x40010000
 800f28c:	40000400 	.word	0x40000400
 800f290:	40000800 	.word	0x40000800
 800f294:	40000c00 	.word	0x40000c00
 800f298:	40010400 	.word	0x40010400
 800f29c:	40014000 	.word	0x40014000
 800f2a0:	40014400 	.word	0x40014400
 800f2a4:	40014800 	.word	0x40014800
 800f2a8:	40001800 	.word	0x40001800
 800f2ac:	40001c00 	.word	0x40001c00
 800f2b0:	40002000 	.word	0x40002000

0800f2b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f2b4:	b480      	push	{r7}
 800f2b6:	b087      	sub	sp, #28
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	60f8      	str	r0, [r7, #12]
 800f2bc:	60b9      	str	r1, [r7, #8]
 800f2be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	6a1b      	ldr	r3, [r3, #32]
 800f2c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	6a1b      	ldr	r3, [r3, #32]
 800f2ca:	f023 0201 	bic.w	r2, r3, #1
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	699b      	ldr	r3, [r3, #24]
 800f2d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f2d8:	693b      	ldr	r3, [r7, #16]
 800f2da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f2de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	011b      	lsls	r3, r3, #4
 800f2e4:	693a      	ldr	r2, [r7, #16]
 800f2e6:	4313      	orrs	r3, r2
 800f2e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f2ea:	697b      	ldr	r3, [r7, #20]
 800f2ec:	f023 030a 	bic.w	r3, r3, #10
 800f2f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f2f2:	697a      	ldr	r2, [r7, #20]
 800f2f4:	68bb      	ldr	r3, [r7, #8]
 800f2f6:	4313      	orrs	r3, r2
 800f2f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	693a      	ldr	r2, [r7, #16]
 800f2fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	697a      	ldr	r2, [r7, #20]
 800f304:	621a      	str	r2, [r3, #32]
}
 800f306:	bf00      	nop
 800f308:	371c      	adds	r7, #28
 800f30a:	46bd      	mov	sp, r7
 800f30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f310:	4770      	bx	lr

0800f312 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f312:	b480      	push	{r7}
 800f314:	b087      	sub	sp, #28
 800f316:	af00      	add	r7, sp, #0
 800f318:	60f8      	str	r0, [r7, #12]
 800f31a:	60b9      	str	r1, [r7, #8]
 800f31c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	6a1b      	ldr	r3, [r3, #32]
 800f322:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	6a1b      	ldr	r3, [r3, #32]
 800f328:	f023 0210 	bic.w	r2, r3, #16
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	699b      	ldr	r3, [r3, #24]
 800f334:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f336:	693b      	ldr	r3, [r7, #16]
 800f338:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f33c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	031b      	lsls	r3, r3, #12
 800f342:	693a      	ldr	r2, [r7, #16]
 800f344:	4313      	orrs	r3, r2
 800f346:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f348:	697b      	ldr	r3, [r7, #20]
 800f34a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f34e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f350:	68bb      	ldr	r3, [r7, #8]
 800f352:	011b      	lsls	r3, r3, #4
 800f354:	697a      	ldr	r2, [r7, #20]
 800f356:	4313      	orrs	r3, r2
 800f358:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f35a:	68fb      	ldr	r3, [r7, #12]
 800f35c:	693a      	ldr	r2, [r7, #16]
 800f35e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	697a      	ldr	r2, [r7, #20]
 800f364:	621a      	str	r2, [r3, #32]
}
 800f366:	bf00      	nop
 800f368:	371c      	adds	r7, #28
 800f36a:	46bd      	mov	sp, r7
 800f36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f370:	4770      	bx	lr

0800f372 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f372:	b480      	push	{r7}
 800f374:	b085      	sub	sp, #20
 800f376:	af00      	add	r7, sp, #0
 800f378:	6078      	str	r0, [r7, #4]
 800f37a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	689b      	ldr	r3, [r3, #8]
 800f380:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f388:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f38a:	683a      	ldr	r2, [r7, #0]
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	4313      	orrs	r3, r2
 800f390:	f043 0307 	orr.w	r3, r3, #7
 800f394:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	68fa      	ldr	r2, [r7, #12]
 800f39a:	609a      	str	r2, [r3, #8]
}
 800f39c:	bf00      	nop
 800f39e:	3714      	adds	r7, #20
 800f3a0:	46bd      	mov	sp, r7
 800f3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3a6:	4770      	bx	lr

0800f3a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f3a8:	b480      	push	{r7}
 800f3aa:	b087      	sub	sp, #28
 800f3ac:	af00      	add	r7, sp, #0
 800f3ae:	60f8      	str	r0, [r7, #12]
 800f3b0:	60b9      	str	r1, [r7, #8]
 800f3b2:	607a      	str	r2, [r7, #4]
 800f3b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	689b      	ldr	r3, [r3, #8]
 800f3ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f3bc:	697b      	ldr	r3, [r7, #20]
 800f3be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f3c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f3c4:	683b      	ldr	r3, [r7, #0]
 800f3c6:	021a      	lsls	r2, r3, #8
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	431a      	orrs	r2, r3
 800f3cc:	68bb      	ldr	r3, [r7, #8]
 800f3ce:	4313      	orrs	r3, r2
 800f3d0:	697a      	ldr	r2, [r7, #20]
 800f3d2:	4313      	orrs	r3, r2
 800f3d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	697a      	ldr	r2, [r7, #20]
 800f3da:	609a      	str	r2, [r3, #8]
}
 800f3dc:	bf00      	nop
 800f3de:	371c      	adds	r7, #28
 800f3e0:	46bd      	mov	sp, r7
 800f3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e6:	4770      	bx	lr

0800f3e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f3e8:	b480      	push	{r7}
 800f3ea:	b085      	sub	sp, #20
 800f3ec:	af00      	add	r7, sp, #0
 800f3ee:	6078      	str	r0, [r7, #4]
 800f3f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f3f8:	2b01      	cmp	r3, #1
 800f3fa:	d101      	bne.n	800f400 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f3fc:	2302      	movs	r3, #2
 800f3fe:	e05a      	b.n	800f4b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	2201      	movs	r2, #1
 800f404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	2202      	movs	r2, #2
 800f40c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	685b      	ldr	r3, [r3, #4]
 800f416:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	689b      	ldr	r3, [r3, #8]
 800f41e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f426:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f428:	683b      	ldr	r3, [r7, #0]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	68fa      	ldr	r2, [r7, #12]
 800f42e:	4313      	orrs	r3, r2
 800f430:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	68fa      	ldr	r2, [r7, #12]
 800f438:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	4a21      	ldr	r2, [pc, #132]	@ (800f4c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800f440:	4293      	cmp	r3, r2
 800f442:	d022      	beq.n	800f48a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f44c:	d01d      	beq.n	800f48a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	4a1d      	ldr	r2, [pc, #116]	@ (800f4c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f454:	4293      	cmp	r3, r2
 800f456:	d018      	beq.n	800f48a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	4a1b      	ldr	r2, [pc, #108]	@ (800f4cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f45e:	4293      	cmp	r3, r2
 800f460:	d013      	beq.n	800f48a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	4a1a      	ldr	r2, [pc, #104]	@ (800f4d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f468:	4293      	cmp	r3, r2
 800f46a:	d00e      	beq.n	800f48a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	4a18      	ldr	r2, [pc, #96]	@ (800f4d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f472:	4293      	cmp	r3, r2
 800f474:	d009      	beq.n	800f48a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	4a17      	ldr	r2, [pc, #92]	@ (800f4d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f47c:	4293      	cmp	r3, r2
 800f47e:	d004      	beq.n	800f48a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	4a15      	ldr	r2, [pc, #84]	@ (800f4dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f486:	4293      	cmp	r3, r2
 800f488:	d10c      	bne.n	800f4a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f48a:	68bb      	ldr	r3, [r7, #8]
 800f48c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f490:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f492:	683b      	ldr	r3, [r7, #0]
 800f494:	685b      	ldr	r3, [r3, #4]
 800f496:	68ba      	ldr	r2, [r7, #8]
 800f498:	4313      	orrs	r3, r2
 800f49a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	68ba      	ldr	r2, [r7, #8]
 800f4a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	2201      	movs	r2, #1
 800f4a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	2200      	movs	r2, #0
 800f4b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f4b4:	2300      	movs	r3, #0
}
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	3714      	adds	r7, #20
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c0:	4770      	bx	lr
 800f4c2:	bf00      	nop
 800f4c4:	40010000 	.word	0x40010000
 800f4c8:	40000400 	.word	0x40000400
 800f4cc:	40000800 	.word	0x40000800
 800f4d0:	40000c00 	.word	0x40000c00
 800f4d4:	40010400 	.word	0x40010400
 800f4d8:	40014000 	.word	0x40014000
 800f4dc:	40001800 	.word	0x40001800

0800f4e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f4e0:	b480      	push	{r7}
 800f4e2:	b083      	sub	sp, #12
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f4e8:	bf00      	nop
 800f4ea:	370c      	adds	r7, #12
 800f4ec:	46bd      	mov	sp, r7
 800f4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f2:	4770      	bx	lr

0800f4f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f4f4:	b480      	push	{r7}
 800f4f6:	b083      	sub	sp, #12
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f4fc:	bf00      	nop
 800f4fe:	370c      	adds	r7, #12
 800f500:	46bd      	mov	sp, r7
 800f502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f506:	4770      	bx	lr

0800f508 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f508:	b580      	push	{r7, lr}
 800f50a:	b082      	sub	sp, #8
 800f50c:	af00      	add	r7, sp, #0
 800f50e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	2b00      	cmp	r3, #0
 800f514:	d101      	bne.n	800f51a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f516:	2301      	movs	r3, #1
 800f518:	e042      	b.n	800f5a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f520:	b2db      	uxtb	r3, r3
 800f522:	2b00      	cmp	r3, #0
 800f524:	d106      	bne.n	800f534 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	2200      	movs	r2, #0
 800f52a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f52e:	6878      	ldr	r0, [r7, #4]
 800f530:	f7fb fc90 	bl	800ae54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	2224      	movs	r2, #36	@ 0x24
 800f538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	68da      	ldr	r2, [r3, #12]
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f54a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800f54c:	6878      	ldr	r0, [r7, #4]
 800f54e:	f000 fd69 	bl	8010024 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	691a      	ldr	r2, [r3, #16]
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f560:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	695a      	ldr	r2, [r3, #20]
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f570:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	68da      	ldr	r2, [r3, #12]
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f580:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	2200      	movs	r2, #0
 800f586:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	2220      	movs	r2, #32
 800f58c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	2220      	movs	r2, #32
 800f594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	2200      	movs	r2, #0
 800f59c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800f59e:	2300      	movs	r3, #0
}
 800f5a0:	4618      	mov	r0, r3
 800f5a2:	3708      	adds	r7, #8
 800f5a4:	46bd      	mov	sp, r7
 800f5a6:	bd80      	pop	{r7, pc}

0800f5a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	b08a      	sub	sp, #40	@ 0x28
 800f5ac:	af02      	add	r7, sp, #8
 800f5ae:	60f8      	str	r0, [r7, #12]
 800f5b0:	60b9      	str	r1, [r7, #8]
 800f5b2:	603b      	str	r3, [r7, #0]
 800f5b4:	4613      	mov	r3, r2
 800f5b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800f5b8:	2300      	movs	r3, #0
 800f5ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f5c2:	b2db      	uxtb	r3, r3
 800f5c4:	2b20      	cmp	r3, #32
 800f5c6:	d175      	bne.n	800f6b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800f5c8:	68bb      	ldr	r3, [r7, #8]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d002      	beq.n	800f5d4 <HAL_UART_Transmit+0x2c>
 800f5ce:	88fb      	ldrh	r3, [r7, #6]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d101      	bne.n	800f5d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800f5d4:	2301      	movs	r3, #1
 800f5d6:	e06e      	b.n	800f6b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	2200      	movs	r2, #0
 800f5dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	2221      	movs	r2, #33	@ 0x21
 800f5e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f5e6:	f7fd fe39 	bl	800d25c <HAL_GetTick>
 800f5ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	88fa      	ldrh	r2, [r7, #6]
 800f5f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	88fa      	ldrh	r2, [r7, #6]
 800f5f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	689b      	ldr	r3, [r3, #8]
 800f5fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f600:	d108      	bne.n	800f614 <HAL_UART_Transmit+0x6c>
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	691b      	ldr	r3, [r3, #16]
 800f606:	2b00      	cmp	r3, #0
 800f608:	d104      	bne.n	800f614 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800f60a:	2300      	movs	r3, #0
 800f60c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f60e:	68bb      	ldr	r3, [r7, #8]
 800f610:	61bb      	str	r3, [r7, #24]
 800f612:	e003      	b.n	800f61c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800f614:	68bb      	ldr	r3, [r7, #8]
 800f616:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f618:	2300      	movs	r3, #0
 800f61a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f61c:	e02e      	b.n	800f67c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f61e:	683b      	ldr	r3, [r7, #0]
 800f620:	9300      	str	r3, [sp, #0]
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	2200      	movs	r2, #0
 800f626:	2180      	movs	r1, #128	@ 0x80
 800f628:	68f8      	ldr	r0, [r7, #12]
 800f62a:	f000 fb05 	bl	800fc38 <UART_WaitOnFlagUntilTimeout>
 800f62e:	4603      	mov	r3, r0
 800f630:	2b00      	cmp	r3, #0
 800f632:	d005      	beq.n	800f640 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	2220      	movs	r2, #32
 800f638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800f63c:	2303      	movs	r3, #3
 800f63e:	e03a      	b.n	800f6b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800f640:	69fb      	ldr	r3, [r7, #28]
 800f642:	2b00      	cmp	r3, #0
 800f644:	d10b      	bne.n	800f65e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f646:	69bb      	ldr	r3, [r7, #24]
 800f648:	881b      	ldrh	r3, [r3, #0]
 800f64a:	461a      	mov	r2, r3
 800f64c:	68fb      	ldr	r3, [r7, #12]
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f654:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800f656:	69bb      	ldr	r3, [r7, #24]
 800f658:	3302      	adds	r3, #2
 800f65a:	61bb      	str	r3, [r7, #24]
 800f65c:	e007      	b.n	800f66e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800f65e:	69fb      	ldr	r3, [r7, #28]
 800f660:	781a      	ldrb	r2, [r3, #0]
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800f668:	69fb      	ldr	r3, [r7, #28]
 800f66a:	3301      	adds	r3, #1
 800f66c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800f672:	b29b      	uxth	r3, r3
 800f674:	3b01      	subs	r3, #1
 800f676:	b29a      	uxth	r2, r3
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800f680:	b29b      	uxth	r3, r3
 800f682:	2b00      	cmp	r3, #0
 800f684:	d1cb      	bne.n	800f61e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f686:	683b      	ldr	r3, [r7, #0]
 800f688:	9300      	str	r3, [sp, #0]
 800f68a:	697b      	ldr	r3, [r7, #20]
 800f68c:	2200      	movs	r2, #0
 800f68e:	2140      	movs	r1, #64	@ 0x40
 800f690:	68f8      	ldr	r0, [r7, #12]
 800f692:	f000 fad1 	bl	800fc38 <UART_WaitOnFlagUntilTimeout>
 800f696:	4603      	mov	r3, r0
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d005      	beq.n	800f6a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	2220      	movs	r2, #32
 800f6a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800f6a4:	2303      	movs	r3, #3
 800f6a6:	e006      	b.n	800f6b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	2220      	movs	r2, #32
 800f6ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800f6b0:	2300      	movs	r3, #0
 800f6b2:	e000      	b.n	800f6b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800f6b4:	2302      	movs	r3, #2
  }
}
 800f6b6:	4618      	mov	r0, r3
 800f6b8:	3720      	adds	r7, #32
 800f6ba:	46bd      	mov	sp, r7
 800f6bc:	bd80      	pop	{r7, pc}
	...

0800f6c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b0ba      	sub	sp, #232	@ 0xe8
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	68db      	ldr	r3, [r3, #12]
 800f6d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	695b      	ldr	r3, [r3, #20]
 800f6e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800f6ec:	2300      	movs	r3, #0
 800f6ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800f6f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6f6:	f003 030f 	and.w	r3, r3, #15
 800f6fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800f6fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f702:	2b00      	cmp	r3, #0
 800f704:	d10f      	bne.n	800f726 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f70a:	f003 0320 	and.w	r3, r3, #32
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d009      	beq.n	800f726 <HAL_UART_IRQHandler+0x66>
 800f712:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f716:	f003 0320 	and.w	r3, r3, #32
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d003      	beq.n	800f726 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800f71e:	6878      	ldr	r0, [r7, #4]
 800f720:	f000 fbc2 	bl	800fea8 <UART_Receive_IT>
      return;
 800f724:	e25b      	b.n	800fbde <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800f726:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	f000 80de 	beq.w	800f8ec <HAL_UART_IRQHandler+0x22c>
 800f730:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f734:	f003 0301 	and.w	r3, r3, #1
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d106      	bne.n	800f74a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800f73c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f740:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800f744:	2b00      	cmp	r3, #0
 800f746:	f000 80d1 	beq.w	800f8ec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800f74a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f74e:	f003 0301 	and.w	r3, r3, #1
 800f752:	2b00      	cmp	r3, #0
 800f754:	d00b      	beq.n	800f76e <HAL_UART_IRQHandler+0xae>
 800f756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f75a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d005      	beq.n	800f76e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f766:	f043 0201 	orr.w	r2, r3, #1
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f76e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f772:	f003 0304 	and.w	r3, r3, #4
 800f776:	2b00      	cmp	r3, #0
 800f778:	d00b      	beq.n	800f792 <HAL_UART_IRQHandler+0xd2>
 800f77a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f77e:	f003 0301 	and.w	r3, r3, #1
 800f782:	2b00      	cmp	r3, #0
 800f784:	d005      	beq.n	800f792 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f78a:	f043 0202 	orr.w	r2, r3, #2
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f796:	f003 0302 	and.w	r3, r3, #2
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d00b      	beq.n	800f7b6 <HAL_UART_IRQHandler+0xf6>
 800f79e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7a2:	f003 0301 	and.w	r3, r3, #1
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d005      	beq.n	800f7b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7ae:	f043 0204 	orr.w	r2, r3, #4
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800f7b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7ba:	f003 0308 	and.w	r3, r3, #8
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d011      	beq.n	800f7e6 <HAL_UART_IRQHandler+0x126>
 800f7c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f7c6:	f003 0320 	and.w	r3, r3, #32
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d105      	bne.n	800f7da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800f7ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7d2:	f003 0301 	and.w	r3, r3, #1
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d005      	beq.n	800f7e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7de:	f043 0208 	orr.w	r2, r3, #8
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	f000 81f2 	beq.w	800fbd4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f7f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7f4:	f003 0320 	and.w	r3, r3, #32
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d008      	beq.n	800f80e <HAL_UART_IRQHandler+0x14e>
 800f7fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f800:	f003 0320 	and.w	r3, r3, #32
 800f804:	2b00      	cmp	r3, #0
 800f806:	d002      	beq.n	800f80e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800f808:	6878      	ldr	r0, [r7, #4]
 800f80a:	f000 fb4d 	bl	800fea8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	695b      	ldr	r3, [r3, #20]
 800f814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f818:	2b40      	cmp	r3, #64	@ 0x40
 800f81a:	bf0c      	ite	eq
 800f81c:	2301      	moveq	r3, #1
 800f81e:	2300      	movne	r3, #0
 800f820:	b2db      	uxtb	r3, r3
 800f822:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f82a:	f003 0308 	and.w	r3, r3, #8
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d103      	bne.n	800f83a <HAL_UART_IRQHandler+0x17a>
 800f832:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f836:	2b00      	cmp	r3, #0
 800f838:	d04f      	beq.n	800f8da <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f83a:	6878      	ldr	r0, [r7, #4]
 800f83c:	f000 fa55 	bl	800fcea <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	695b      	ldr	r3, [r3, #20]
 800f846:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f84a:	2b40      	cmp	r3, #64	@ 0x40
 800f84c:	d141      	bne.n	800f8d2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	3314      	adds	r3, #20
 800f854:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f858:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f85c:	e853 3f00 	ldrex	r3, [r3]
 800f860:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f864:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f868:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f86c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	3314      	adds	r3, #20
 800f876:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f87a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f87e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f882:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f886:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f88a:	e841 2300 	strex	r3, r2, [r1]
 800f88e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f892:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f896:	2b00      	cmp	r3, #0
 800f898:	d1d9      	bne.n	800f84e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d013      	beq.n	800f8ca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f8a6:	4a7e      	ldr	r2, [pc, #504]	@ (800faa0 <HAL_UART_IRQHandler+0x3e0>)
 800f8a8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	f7fd fe85 	bl	800d5be <HAL_DMA_Abort_IT>
 800f8b4:	4603      	mov	r3, r0
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d016      	beq.n	800f8e8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f8be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f8c0:	687a      	ldr	r2, [r7, #4]
 800f8c2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800f8c4:	4610      	mov	r0, r2
 800f8c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8c8:	e00e      	b.n	800f8e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f8ca:	6878      	ldr	r0, [r7, #4]
 800f8cc:	f000 f99e 	bl	800fc0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8d0:	e00a      	b.n	800f8e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f8d2:	6878      	ldr	r0, [r7, #4]
 800f8d4:	f000 f99a 	bl	800fc0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8d8:	e006      	b.n	800f8e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f8da:	6878      	ldr	r0, [r7, #4]
 800f8dc:	f000 f996 	bl	800fc0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	2200      	movs	r2, #0
 800f8e4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800f8e6:	e175      	b.n	800fbd4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8e8:	bf00      	nop
    return;
 800f8ea:	e173      	b.n	800fbd4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8f0:	2b01      	cmp	r3, #1
 800f8f2:	f040 814f 	bne.w	800fb94 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800f8f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8fa:	f003 0310 	and.w	r3, r3, #16
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	f000 8148 	beq.w	800fb94 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800f904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f908:	f003 0310 	and.w	r3, r3, #16
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	f000 8141 	beq.w	800fb94 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f912:	2300      	movs	r3, #0
 800f914:	60bb      	str	r3, [r7, #8]
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	60bb      	str	r3, [r7, #8]
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	685b      	ldr	r3, [r3, #4]
 800f924:	60bb      	str	r3, [r7, #8]
 800f926:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	695b      	ldr	r3, [r3, #20]
 800f92e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f932:	2b40      	cmp	r3, #64	@ 0x40
 800f934:	f040 80b6 	bne.w	800faa4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	685b      	ldr	r3, [r3, #4]
 800f940:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f944:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f948:	2b00      	cmp	r3, #0
 800f94a:	f000 8145 	beq.w	800fbd8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800f952:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f956:	429a      	cmp	r2, r3
 800f958:	f080 813e 	bcs.w	800fbd8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f962:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f968:	69db      	ldr	r3, [r3, #28]
 800f96a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f96e:	f000 8088 	beq.w	800fa82 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	330c      	adds	r3, #12
 800f978:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f97c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f980:	e853 3f00 	ldrex	r3, [r3]
 800f984:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f988:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f98c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f990:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	330c      	adds	r3, #12
 800f99a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800f99e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800f9a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f9aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f9ae:	e841 2300 	strex	r3, r2, [r1]
 800f9b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f9b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d1d9      	bne.n	800f972 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	3314      	adds	r3, #20
 800f9c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f9c8:	e853 3f00 	ldrex	r3, [r3]
 800f9cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f9ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f9d0:	f023 0301 	bic.w	r3, r3, #1
 800f9d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	3314      	adds	r3, #20
 800f9de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f9e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f9e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f9ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f9ee:	e841 2300 	strex	r3, r2, [r1]
 800f9f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f9f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d1e1      	bne.n	800f9be <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	3314      	adds	r3, #20
 800fa00:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fa04:	e853 3f00 	ldrex	r3, [r3]
 800fa08:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fa0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fa10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	3314      	adds	r3, #20
 800fa1a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fa1e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fa20:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa22:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fa24:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fa26:	e841 2300 	strex	r3, r2, [r1]
 800fa2a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fa2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d1e3      	bne.n	800f9fa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	2220      	movs	r2, #32
 800fa36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	2200      	movs	r2, #0
 800fa3e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	330c      	adds	r3, #12
 800fa46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fa4a:	e853 3f00 	ldrex	r3, [r3]
 800fa4e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fa50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fa52:	f023 0310 	bic.w	r3, r3, #16
 800fa56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	330c      	adds	r3, #12
 800fa60:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800fa64:	65ba      	str	r2, [r7, #88]	@ 0x58
 800fa66:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa68:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fa6a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fa6c:	e841 2300 	strex	r3, r2, [r1]
 800fa70:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fa72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d1e3      	bne.n	800fa40 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa7c:	4618      	mov	r0, r3
 800fa7e:	f7fd fd2e 	bl	800d4de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	2202      	movs	r2, #2
 800fa86:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800fa90:	b29b      	uxth	r3, r3
 800fa92:	1ad3      	subs	r3, r2, r3
 800fa94:	b29b      	uxth	r3, r3
 800fa96:	4619      	mov	r1, r3
 800fa98:	6878      	ldr	r0, [r7, #4]
 800fa9a:	f000 f8c1 	bl	800fc20 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800fa9e:	e09b      	b.n	800fbd8 <HAL_UART_IRQHandler+0x518>
 800faa0:	0800fdb1 	.word	0x0800fdb1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800faac:	b29b      	uxth	r3, r3
 800faae:	1ad3      	subs	r3, r2, r3
 800fab0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800fab8:	b29b      	uxth	r3, r3
 800faba:	2b00      	cmp	r3, #0
 800fabc:	f000 808e 	beq.w	800fbdc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800fac0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	f000 8089 	beq.w	800fbdc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	330c      	adds	r3, #12
 800fad0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fad4:	e853 3f00 	ldrex	r3, [r3]
 800fad8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fadc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fae0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	330c      	adds	r3, #12
 800faea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800faee:	647a      	str	r2, [r7, #68]	@ 0x44
 800faf0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faf2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800faf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800faf6:	e841 2300 	strex	r3, r2, [r1]
 800fafa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fafc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d1e3      	bne.n	800faca <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	3314      	adds	r3, #20
 800fb08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb0c:	e853 3f00 	ldrex	r3, [r3]
 800fb10:	623b      	str	r3, [r7, #32]
   return(result);
 800fb12:	6a3b      	ldr	r3, [r7, #32]
 800fb14:	f023 0301 	bic.w	r3, r3, #1
 800fb18:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	3314      	adds	r3, #20
 800fb22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fb26:	633a      	str	r2, [r7, #48]	@ 0x30
 800fb28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fb2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb2e:	e841 2300 	strex	r3, r2, [r1]
 800fb32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fb34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d1e3      	bne.n	800fb02 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	2220      	movs	r2, #32
 800fb3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	2200      	movs	r2, #0
 800fb46:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	330c      	adds	r3, #12
 800fb4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb50:	693b      	ldr	r3, [r7, #16]
 800fb52:	e853 3f00 	ldrex	r3, [r3]
 800fb56:	60fb      	str	r3, [r7, #12]
   return(result);
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	f023 0310 	bic.w	r3, r3, #16
 800fb5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	330c      	adds	r3, #12
 800fb68:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800fb6c:	61fa      	str	r2, [r7, #28]
 800fb6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb70:	69b9      	ldr	r1, [r7, #24]
 800fb72:	69fa      	ldr	r2, [r7, #28]
 800fb74:	e841 2300 	strex	r3, r2, [r1]
 800fb78:	617b      	str	r3, [r7, #20]
   return(result);
 800fb7a:	697b      	ldr	r3, [r7, #20]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d1e3      	bne.n	800fb48 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	2202      	movs	r2, #2
 800fb84:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fb86:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fb8a:	4619      	mov	r1, r3
 800fb8c:	6878      	ldr	r0, [r7, #4]
 800fb8e:	f000 f847 	bl	800fc20 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800fb92:	e023      	b.n	800fbdc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800fb94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d009      	beq.n	800fbb4 <HAL_UART_IRQHandler+0x4f4>
 800fba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fba4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d003      	beq.n	800fbb4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800fbac:	6878      	ldr	r0, [r7, #4]
 800fbae:	f000 f913 	bl	800fdd8 <UART_Transmit_IT>
    return;
 800fbb2:	e014      	b.n	800fbde <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800fbb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fbb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d00e      	beq.n	800fbde <HAL_UART_IRQHandler+0x51e>
 800fbc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fbc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d008      	beq.n	800fbde <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800fbcc:	6878      	ldr	r0, [r7, #4]
 800fbce:	f000 f953 	bl	800fe78 <UART_EndTransmit_IT>
    return;
 800fbd2:	e004      	b.n	800fbde <HAL_UART_IRQHandler+0x51e>
    return;
 800fbd4:	bf00      	nop
 800fbd6:	e002      	b.n	800fbde <HAL_UART_IRQHandler+0x51e>
      return;
 800fbd8:	bf00      	nop
 800fbda:	e000      	b.n	800fbde <HAL_UART_IRQHandler+0x51e>
      return;
 800fbdc:	bf00      	nop
  }
}
 800fbde:	37e8      	adds	r7, #232	@ 0xe8
 800fbe0:	46bd      	mov	sp, r7
 800fbe2:	bd80      	pop	{r7, pc}

0800fbe4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fbe4:	b480      	push	{r7}
 800fbe6:	b083      	sub	sp, #12
 800fbe8:	af00      	add	r7, sp, #0
 800fbea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800fbec:	bf00      	nop
 800fbee:	370c      	adds	r7, #12
 800fbf0:	46bd      	mov	sp, r7
 800fbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf6:	4770      	bx	lr

0800fbf8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800fbf8:	b480      	push	{r7}
 800fbfa:	b083      	sub	sp, #12
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800fc00:	bf00      	nop
 800fc02:	370c      	adds	r7, #12
 800fc04:	46bd      	mov	sp, r7
 800fc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc0a:	4770      	bx	lr

0800fc0c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fc0c:	b480      	push	{r7}
 800fc0e:	b083      	sub	sp, #12
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800fc14:	bf00      	nop
 800fc16:	370c      	adds	r7, #12
 800fc18:	46bd      	mov	sp, r7
 800fc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc1e:	4770      	bx	lr

0800fc20 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fc20:	b480      	push	{r7}
 800fc22:	b083      	sub	sp, #12
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	6078      	str	r0, [r7, #4]
 800fc28:	460b      	mov	r3, r1
 800fc2a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fc2c:	bf00      	nop
 800fc2e:	370c      	adds	r7, #12
 800fc30:	46bd      	mov	sp, r7
 800fc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc36:	4770      	bx	lr

0800fc38 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800fc38:	b580      	push	{r7, lr}
 800fc3a:	b086      	sub	sp, #24
 800fc3c:	af00      	add	r7, sp, #0
 800fc3e:	60f8      	str	r0, [r7, #12]
 800fc40:	60b9      	str	r1, [r7, #8]
 800fc42:	603b      	str	r3, [r7, #0]
 800fc44:	4613      	mov	r3, r2
 800fc46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fc48:	e03b      	b.n	800fcc2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fc4a:	6a3b      	ldr	r3, [r7, #32]
 800fc4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc50:	d037      	beq.n	800fcc2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fc52:	f7fd fb03 	bl	800d25c <HAL_GetTick>
 800fc56:	4602      	mov	r2, r0
 800fc58:	683b      	ldr	r3, [r7, #0]
 800fc5a:	1ad3      	subs	r3, r2, r3
 800fc5c:	6a3a      	ldr	r2, [r7, #32]
 800fc5e:	429a      	cmp	r2, r3
 800fc60:	d302      	bcc.n	800fc68 <UART_WaitOnFlagUntilTimeout+0x30>
 800fc62:	6a3b      	ldr	r3, [r7, #32]
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d101      	bne.n	800fc6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fc68:	2303      	movs	r3, #3
 800fc6a:	e03a      	b.n	800fce2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	68db      	ldr	r3, [r3, #12]
 800fc72:	f003 0304 	and.w	r3, r3, #4
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d023      	beq.n	800fcc2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800fc7a:	68bb      	ldr	r3, [r7, #8]
 800fc7c:	2b80      	cmp	r3, #128	@ 0x80
 800fc7e:	d020      	beq.n	800fcc2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800fc80:	68bb      	ldr	r3, [r7, #8]
 800fc82:	2b40      	cmp	r3, #64	@ 0x40
 800fc84:	d01d      	beq.n	800fcc2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	f003 0308 	and.w	r3, r3, #8
 800fc90:	2b08      	cmp	r3, #8
 800fc92:	d116      	bne.n	800fcc2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800fc94:	2300      	movs	r3, #0
 800fc96:	617b      	str	r3, [r7, #20]
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	617b      	str	r3, [r7, #20]
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	685b      	ldr	r3, [r3, #4]
 800fca6:	617b      	str	r3, [r7, #20]
 800fca8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fcaa:	68f8      	ldr	r0, [r7, #12]
 800fcac:	f000 f81d 	bl	800fcea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	2208      	movs	r2, #8
 800fcb4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	2200      	movs	r2, #0
 800fcba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800fcbe:	2301      	movs	r3, #1
 800fcc0:	e00f      	b.n	800fce2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	681a      	ldr	r2, [r3, #0]
 800fcc8:	68bb      	ldr	r3, [r7, #8]
 800fcca:	4013      	ands	r3, r2
 800fccc:	68ba      	ldr	r2, [r7, #8]
 800fcce:	429a      	cmp	r2, r3
 800fcd0:	bf0c      	ite	eq
 800fcd2:	2301      	moveq	r3, #1
 800fcd4:	2300      	movne	r3, #0
 800fcd6:	b2db      	uxtb	r3, r3
 800fcd8:	461a      	mov	r2, r3
 800fcda:	79fb      	ldrb	r3, [r7, #7]
 800fcdc:	429a      	cmp	r2, r3
 800fcde:	d0b4      	beq.n	800fc4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fce0:	2300      	movs	r3, #0
}
 800fce2:	4618      	mov	r0, r3
 800fce4:	3718      	adds	r7, #24
 800fce6:	46bd      	mov	sp, r7
 800fce8:	bd80      	pop	{r7, pc}

0800fcea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fcea:	b480      	push	{r7}
 800fcec:	b095      	sub	sp, #84	@ 0x54
 800fcee:	af00      	add	r7, sp, #0
 800fcf0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	330c      	adds	r3, #12
 800fcf8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fcfc:	e853 3f00 	ldrex	r3, [r3]
 800fd00:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fd02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fd08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	681b      	ldr	r3, [r3, #0]
 800fd0e:	330c      	adds	r3, #12
 800fd10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fd12:	643a      	str	r2, [r7, #64]	@ 0x40
 800fd14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fd18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fd1a:	e841 2300 	strex	r3, r2, [r1]
 800fd1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fd20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d1e5      	bne.n	800fcf2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	3314      	adds	r3, #20
 800fd2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd2e:	6a3b      	ldr	r3, [r7, #32]
 800fd30:	e853 3f00 	ldrex	r3, [r3]
 800fd34:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd36:	69fb      	ldr	r3, [r7, #28]
 800fd38:	f023 0301 	bic.w	r3, r3, #1
 800fd3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	3314      	adds	r3, #20
 800fd44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fd46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fd48:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fd4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd4e:	e841 2300 	strex	r3, r2, [r1]
 800fd52:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fd54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d1e5      	bne.n	800fd26 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd5e:	2b01      	cmp	r3, #1
 800fd60:	d119      	bne.n	800fd96 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	330c      	adds	r3, #12
 800fd68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	e853 3f00 	ldrex	r3, [r3]
 800fd70:	60bb      	str	r3, [r7, #8]
   return(result);
 800fd72:	68bb      	ldr	r3, [r7, #8]
 800fd74:	f023 0310 	bic.w	r3, r3, #16
 800fd78:	647b      	str	r3, [r7, #68]	@ 0x44
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	330c      	adds	r3, #12
 800fd80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fd82:	61ba      	str	r2, [r7, #24]
 800fd84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd86:	6979      	ldr	r1, [r7, #20]
 800fd88:	69ba      	ldr	r2, [r7, #24]
 800fd8a:	e841 2300 	strex	r3, r2, [r1]
 800fd8e:	613b      	str	r3, [r7, #16]
   return(result);
 800fd90:	693b      	ldr	r3, [r7, #16]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d1e5      	bne.n	800fd62 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	2220      	movs	r2, #32
 800fd9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	2200      	movs	r2, #0
 800fda2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800fda4:	bf00      	nop
 800fda6:	3754      	adds	r7, #84	@ 0x54
 800fda8:	46bd      	mov	sp, r7
 800fdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdae:	4770      	bx	lr

0800fdb0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fdb0:	b580      	push	{r7, lr}
 800fdb2:	b084      	sub	sp, #16
 800fdb4:	af00      	add	r7, sp, #0
 800fdb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdbc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	2200      	movs	r2, #0
 800fdc2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800fdc4:	68fb      	ldr	r3, [r7, #12]
 800fdc6:	2200      	movs	r2, #0
 800fdc8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fdca:	68f8      	ldr	r0, [r7, #12]
 800fdcc:	f7ff ff1e 	bl	800fc0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fdd0:	bf00      	nop
 800fdd2:	3710      	adds	r7, #16
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	bd80      	pop	{r7, pc}

0800fdd8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800fdd8:	b480      	push	{r7}
 800fdda:	b085      	sub	sp, #20
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fde6:	b2db      	uxtb	r3, r3
 800fde8:	2b21      	cmp	r3, #33	@ 0x21
 800fdea:	d13e      	bne.n	800fe6a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	689b      	ldr	r3, [r3, #8]
 800fdf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fdf4:	d114      	bne.n	800fe20 <UART_Transmit_IT+0x48>
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	691b      	ldr	r3, [r3, #16]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d110      	bne.n	800fe20 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	6a1b      	ldr	r3, [r3, #32]
 800fe02:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	881b      	ldrh	r3, [r3, #0]
 800fe08:	461a      	mov	r2, r3
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fe12:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	6a1b      	ldr	r3, [r3, #32]
 800fe18:	1c9a      	adds	r2, r3, #2
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	621a      	str	r2, [r3, #32]
 800fe1e:	e008      	b.n	800fe32 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	6a1b      	ldr	r3, [r3, #32]
 800fe24:	1c59      	adds	r1, r3, #1
 800fe26:	687a      	ldr	r2, [r7, #4]
 800fe28:	6211      	str	r1, [r2, #32]
 800fe2a:	781a      	ldrb	r2, [r3, #0]
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800fe36:	b29b      	uxth	r3, r3
 800fe38:	3b01      	subs	r3, #1
 800fe3a:	b29b      	uxth	r3, r3
 800fe3c:	687a      	ldr	r2, [r7, #4]
 800fe3e:	4619      	mov	r1, r3
 800fe40:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d10f      	bne.n	800fe66 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	68da      	ldr	r2, [r3, #12]
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800fe54:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	68da      	ldr	r2, [r3, #12]
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fe64:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800fe66:	2300      	movs	r3, #0
 800fe68:	e000      	b.n	800fe6c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800fe6a:	2302      	movs	r3, #2
  }
}
 800fe6c:	4618      	mov	r0, r3
 800fe6e:	3714      	adds	r7, #20
 800fe70:	46bd      	mov	sp, r7
 800fe72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe76:	4770      	bx	lr

0800fe78 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b082      	sub	sp, #8
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	68da      	ldr	r2, [r3, #12]
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fe8e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	2220      	movs	r2, #32
 800fe94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fe98:	6878      	ldr	r0, [r7, #4]
 800fe9a:	f7ff fea3 	bl	800fbe4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800fe9e:	2300      	movs	r3, #0
}
 800fea0:	4618      	mov	r0, r3
 800fea2:	3708      	adds	r7, #8
 800fea4:	46bd      	mov	sp, r7
 800fea6:	bd80      	pop	{r7, pc}

0800fea8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b08c      	sub	sp, #48	@ 0x30
 800feac:	af00      	add	r7, sp, #0
 800feae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800feb6:	b2db      	uxtb	r3, r3
 800feb8:	2b22      	cmp	r3, #34	@ 0x22
 800feba:	f040 80ae 	bne.w	801001a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	689b      	ldr	r3, [r3, #8]
 800fec2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fec6:	d117      	bne.n	800fef8 <UART_Receive_IT+0x50>
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	691b      	ldr	r3, [r3, #16]
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d113      	bne.n	800fef8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800fed0:	2300      	movs	r3, #0
 800fed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fed8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	685b      	ldr	r3, [r3, #4]
 800fee0:	b29b      	uxth	r3, r3
 800fee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fee6:	b29a      	uxth	r2, r3
 800fee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fef0:	1c9a      	adds	r2, r3, #2
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	629a      	str	r2, [r3, #40]	@ 0x28
 800fef6:	e026      	b.n	800ff46 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fefc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800fefe:	2300      	movs	r3, #0
 800ff00:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	689b      	ldr	r3, [r3, #8]
 800ff06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ff0a:	d007      	beq.n	800ff1c <UART_Receive_IT+0x74>
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	689b      	ldr	r3, [r3, #8]
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d10a      	bne.n	800ff2a <UART_Receive_IT+0x82>
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	691b      	ldr	r3, [r3, #16]
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d106      	bne.n	800ff2a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	685b      	ldr	r3, [r3, #4]
 800ff22:	b2da      	uxtb	r2, r3
 800ff24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff26:	701a      	strb	r2, [r3, #0]
 800ff28:	e008      	b.n	800ff3c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	685b      	ldr	r3, [r3, #4]
 800ff30:	b2db      	uxtb	r3, r3
 800ff32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff36:	b2da      	uxtb	r2, r3
 800ff38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff3a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff40:	1c5a      	adds	r2, r3, #1
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ff4a:	b29b      	uxth	r3, r3
 800ff4c:	3b01      	subs	r3, #1
 800ff4e:	b29b      	uxth	r3, r3
 800ff50:	687a      	ldr	r2, [r7, #4]
 800ff52:	4619      	mov	r1, r3
 800ff54:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d15d      	bne.n	8010016 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	68da      	ldr	r2, [r3, #12]
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	f022 0220 	bic.w	r2, r2, #32
 800ff68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	681b      	ldr	r3, [r3, #0]
 800ff6e:	68da      	ldr	r2, [r3, #12]
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ff78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	695a      	ldr	r2, [r3, #20]
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	f022 0201 	bic.w	r2, r2, #1
 800ff88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	2220      	movs	r2, #32
 800ff8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	2200      	movs	r2, #0
 800ff96:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ff9c:	2b01      	cmp	r3, #1
 800ff9e:	d135      	bne.n	801000c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	330c      	adds	r3, #12
 800ffac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffae:	697b      	ldr	r3, [r7, #20]
 800ffb0:	e853 3f00 	ldrex	r3, [r3]
 800ffb4:	613b      	str	r3, [r7, #16]
   return(result);
 800ffb6:	693b      	ldr	r3, [r7, #16]
 800ffb8:	f023 0310 	bic.w	r3, r3, #16
 800ffbc:	627b      	str	r3, [r7, #36]	@ 0x24
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	330c      	adds	r3, #12
 800ffc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ffc6:	623a      	str	r2, [r7, #32]
 800ffc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffca:	69f9      	ldr	r1, [r7, #28]
 800ffcc:	6a3a      	ldr	r2, [r7, #32]
 800ffce:	e841 2300 	strex	r3, r2, [r1]
 800ffd2:	61bb      	str	r3, [r7, #24]
   return(result);
 800ffd4:	69bb      	ldr	r3, [r7, #24]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d1e5      	bne.n	800ffa6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	f003 0310 	and.w	r3, r3, #16
 800ffe4:	2b10      	cmp	r3, #16
 800ffe6:	d10a      	bne.n	800fffe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ffe8:	2300      	movs	r3, #0
 800ffea:	60fb      	str	r3, [r7, #12]
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	60fb      	str	r3, [r7, #12]
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	685b      	ldr	r3, [r3, #4]
 800fffa:	60fb      	str	r3, [r7, #12]
 800fffc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8010002:	4619      	mov	r1, r3
 8010004:	6878      	ldr	r0, [r7, #4]
 8010006:	f7ff fe0b 	bl	800fc20 <HAL_UARTEx_RxEventCallback>
 801000a:	e002      	b.n	8010012 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 801000c:	6878      	ldr	r0, [r7, #4]
 801000e:	f7ff fdf3 	bl	800fbf8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8010012:	2300      	movs	r3, #0
 8010014:	e002      	b.n	801001c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8010016:	2300      	movs	r3, #0
 8010018:	e000      	b.n	801001c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 801001a:	2302      	movs	r3, #2
  }
}
 801001c:	4618      	mov	r0, r3
 801001e:	3730      	adds	r7, #48	@ 0x30
 8010020:	46bd      	mov	sp, r7
 8010022:	bd80      	pop	{r7, pc}

08010024 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010024:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010028:	b0c0      	sub	sp, #256	@ 0x100
 801002a:	af00      	add	r7, sp, #0
 801002c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	691b      	ldr	r3, [r3, #16]
 8010038:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 801003c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010040:	68d9      	ldr	r1, [r3, #12]
 8010042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010046:	681a      	ldr	r2, [r3, #0]
 8010048:	ea40 0301 	orr.w	r3, r0, r1
 801004c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801004e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010052:	689a      	ldr	r2, [r3, #8]
 8010054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010058:	691b      	ldr	r3, [r3, #16]
 801005a:	431a      	orrs	r2, r3
 801005c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010060:	695b      	ldr	r3, [r3, #20]
 8010062:	431a      	orrs	r2, r3
 8010064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010068:	69db      	ldr	r3, [r3, #28]
 801006a:	4313      	orrs	r3, r2
 801006c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8010070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	68db      	ldr	r3, [r3, #12]
 8010078:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 801007c:	f021 010c 	bic.w	r1, r1, #12
 8010080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010084:	681a      	ldr	r2, [r3, #0]
 8010086:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 801008a:	430b      	orrs	r3, r1
 801008c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801008e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	695b      	ldr	r3, [r3, #20]
 8010096:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 801009a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801009e:	6999      	ldr	r1, [r3, #24]
 80100a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80100a4:	681a      	ldr	r2, [r3, #0]
 80100a6:	ea40 0301 	orr.w	r3, r0, r1
 80100aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80100ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80100b0:	681a      	ldr	r2, [r3, #0]
 80100b2:	4b8f      	ldr	r3, [pc, #572]	@ (80102f0 <UART_SetConfig+0x2cc>)
 80100b4:	429a      	cmp	r2, r3
 80100b6:	d005      	beq.n	80100c4 <UART_SetConfig+0xa0>
 80100b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80100bc:	681a      	ldr	r2, [r3, #0]
 80100be:	4b8d      	ldr	r3, [pc, #564]	@ (80102f4 <UART_SetConfig+0x2d0>)
 80100c0:	429a      	cmp	r2, r3
 80100c2:	d104      	bne.n	80100ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80100c4:	f7fe f8be 	bl	800e244 <HAL_RCC_GetPCLK2Freq>
 80100c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80100cc:	e003      	b.n	80100d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80100ce:	f7fe f8a5 	bl	800e21c <HAL_RCC_GetPCLK1Freq>
 80100d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80100d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80100da:	69db      	ldr	r3, [r3, #28]
 80100dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80100e0:	f040 810c 	bne.w	80102fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80100e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80100e8:	2200      	movs	r2, #0
 80100ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80100ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80100f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80100f6:	4622      	mov	r2, r4
 80100f8:	462b      	mov	r3, r5
 80100fa:	1891      	adds	r1, r2, r2
 80100fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80100fe:	415b      	adcs	r3, r3
 8010100:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010102:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8010106:	4621      	mov	r1, r4
 8010108:	eb12 0801 	adds.w	r8, r2, r1
 801010c:	4629      	mov	r1, r5
 801010e:	eb43 0901 	adc.w	r9, r3, r1
 8010112:	f04f 0200 	mov.w	r2, #0
 8010116:	f04f 0300 	mov.w	r3, #0
 801011a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801011e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8010122:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8010126:	4690      	mov	r8, r2
 8010128:	4699      	mov	r9, r3
 801012a:	4623      	mov	r3, r4
 801012c:	eb18 0303 	adds.w	r3, r8, r3
 8010130:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8010134:	462b      	mov	r3, r5
 8010136:	eb49 0303 	adc.w	r3, r9, r3
 801013a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801013e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010142:	685b      	ldr	r3, [r3, #4]
 8010144:	2200      	movs	r2, #0
 8010146:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 801014a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 801014e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8010152:	460b      	mov	r3, r1
 8010154:	18db      	adds	r3, r3, r3
 8010156:	653b      	str	r3, [r7, #80]	@ 0x50
 8010158:	4613      	mov	r3, r2
 801015a:	eb42 0303 	adc.w	r3, r2, r3
 801015e:	657b      	str	r3, [r7, #84]	@ 0x54
 8010160:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8010164:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8010168:	f7f8 fc76 	bl	8008a58 <__aeabi_uldivmod>
 801016c:	4602      	mov	r2, r0
 801016e:	460b      	mov	r3, r1
 8010170:	4b61      	ldr	r3, [pc, #388]	@ (80102f8 <UART_SetConfig+0x2d4>)
 8010172:	fba3 2302 	umull	r2, r3, r3, r2
 8010176:	095b      	lsrs	r3, r3, #5
 8010178:	011c      	lsls	r4, r3, #4
 801017a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801017e:	2200      	movs	r2, #0
 8010180:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010184:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8010188:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 801018c:	4642      	mov	r2, r8
 801018e:	464b      	mov	r3, r9
 8010190:	1891      	adds	r1, r2, r2
 8010192:	64b9      	str	r1, [r7, #72]	@ 0x48
 8010194:	415b      	adcs	r3, r3
 8010196:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010198:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 801019c:	4641      	mov	r1, r8
 801019e:	eb12 0a01 	adds.w	sl, r2, r1
 80101a2:	4649      	mov	r1, r9
 80101a4:	eb43 0b01 	adc.w	fp, r3, r1
 80101a8:	f04f 0200 	mov.w	r2, #0
 80101ac:	f04f 0300 	mov.w	r3, #0
 80101b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80101b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80101b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80101bc:	4692      	mov	sl, r2
 80101be:	469b      	mov	fp, r3
 80101c0:	4643      	mov	r3, r8
 80101c2:	eb1a 0303 	adds.w	r3, sl, r3
 80101c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80101ca:	464b      	mov	r3, r9
 80101cc:	eb4b 0303 	adc.w	r3, fp, r3
 80101d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80101d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80101d8:	685b      	ldr	r3, [r3, #4]
 80101da:	2200      	movs	r2, #0
 80101dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80101e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80101e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80101e8:	460b      	mov	r3, r1
 80101ea:	18db      	adds	r3, r3, r3
 80101ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80101ee:	4613      	mov	r3, r2
 80101f0:	eb42 0303 	adc.w	r3, r2, r3
 80101f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80101f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80101fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80101fe:	f7f8 fc2b 	bl	8008a58 <__aeabi_uldivmod>
 8010202:	4602      	mov	r2, r0
 8010204:	460b      	mov	r3, r1
 8010206:	4611      	mov	r1, r2
 8010208:	4b3b      	ldr	r3, [pc, #236]	@ (80102f8 <UART_SetConfig+0x2d4>)
 801020a:	fba3 2301 	umull	r2, r3, r3, r1
 801020e:	095b      	lsrs	r3, r3, #5
 8010210:	2264      	movs	r2, #100	@ 0x64
 8010212:	fb02 f303 	mul.w	r3, r2, r3
 8010216:	1acb      	subs	r3, r1, r3
 8010218:	00db      	lsls	r3, r3, #3
 801021a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 801021e:	4b36      	ldr	r3, [pc, #216]	@ (80102f8 <UART_SetConfig+0x2d4>)
 8010220:	fba3 2302 	umull	r2, r3, r3, r2
 8010224:	095b      	lsrs	r3, r3, #5
 8010226:	005b      	lsls	r3, r3, #1
 8010228:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 801022c:	441c      	add	r4, r3
 801022e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010232:	2200      	movs	r2, #0
 8010234:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010238:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 801023c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8010240:	4642      	mov	r2, r8
 8010242:	464b      	mov	r3, r9
 8010244:	1891      	adds	r1, r2, r2
 8010246:	63b9      	str	r1, [r7, #56]	@ 0x38
 8010248:	415b      	adcs	r3, r3
 801024a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801024c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8010250:	4641      	mov	r1, r8
 8010252:	1851      	adds	r1, r2, r1
 8010254:	6339      	str	r1, [r7, #48]	@ 0x30
 8010256:	4649      	mov	r1, r9
 8010258:	414b      	adcs	r3, r1
 801025a:	637b      	str	r3, [r7, #52]	@ 0x34
 801025c:	f04f 0200 	mov.w	r2, #0
 8010260:	f04f 0300 	mov.w	r3, #0
 8010264:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8010268:	4659      	mov	r1, fp
 801026a:	00cb      	lsls	r3, r1, #3
 801026c:	4651      	mov	r1, sl
 801026e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010272:	4651      	mov	r1, sl
 8010274:	00ca      	lsls	r2, r1, #3
 8010276:	4610      	mov	r0, r2
 8010278:	4619      	mov	r1, r3
 801027a:	4603      	mov	r3, r0
 801027c:	4642      	mov	r2, r8
 801027e:	189b      	adds	r3, r3, r2
 8010280:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010284:	464b      	mov	r3, r9
 8010286:	460a      	mov	r2, r1
 8010288:	eb42 0303 	adc.w	r3, r2, r3
 801028c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010294:	685b      	ldr	r3, [r3, #4]
 8010296:	2200      	movs	r2, #0
 8010298:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801029c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80102a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80102a4:	460b      	mov	r3, r1
 80102a6:	18db      	adds	r3, r3, r3
 80102a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80102aa:	4613      	mov	r3, r2
 80102ac:	eb42 0303 	adc.w	r3, r2, r3
 80102b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80102b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80102b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80102ba:	f7f8 fbcd 	bl	8008a58 <__aeabi_uldivmod>
 80102be:	4602      	mov	r2, r0
 80102c0:	460b      	mov	r3, r1
 80102c2:	4b0d      	ldr	r3, [pc, #52]	@ (80102f8 <UART_SetConfig+0x2d4>)
 80102c4:	fba3 1302 	umull	r1, r3, r3, r2
 80102c8:	095b      	lsrs	r3, r3, #5
 80102ca:	2164      	movs	r1, #100	@ 0x64
 80102cc:	fb01 f303 	mul.w	r3, r1, r3
 80102d0:	1ad3      	subs	r3, r2, r3
 80102d2:	00db      	lsls	r3, r3, #3
 80102d4:	3332      	adds	r3, #50	@ 0x32
 80102d6:	4a08      	ldr	r2, [pc, #32]	@ (80102f8 <UART_SetConfig+0x2d4>)
 80102d8:	fba2 2303 	umull	r2, r3, r2, r3
 80102dc:	095b      	lsrs	r3, r3, #5
 80102de:	f003 0207 	and.w	r2, r3, #7
 80102e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	4422      	add	r2, r4
 80102ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80102ec:	e106      	b.n	80104fc <UART_SetConfig+0x4d8>
 80102ee:	bf00      	nop
 80102f0:	40011000 	.word	0x40011000
 80102f4:	40011400 	.word	0x40011400
 80102f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80102fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010300:	2200      	movs	r2, #0
 8010302:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010306:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 801030a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 801030e:	4642      	mov	r2, r8
 8010310:	464b      	mov	r3, r9
 8010312:	1891      	adds	r1, r2, r2
 8010314:	6239      	str	r1, [r7, #32]
 8010316:	415b      	adcs	r3, r3
 8010318:	627b      	str	r3, [r7, #36]	@ 0x24
 801031a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801031e:	4641      	mov	r1, r8
 8010320:	1854      	adds	r4, r2, r1
 8010322:	4649      	mov	r1, r9
 8010324:	eb43 0501 	adc.w	r5, r3, r1
 8010328:	f04f 0200 	mov.w	r2, #0
 801032c:	f04f 0300 	mov.w	r3, #0
 8010330:	00eb      	lsls	r3, r5, #3
 8010332:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8010336:	00e2      	lsls	r2, r4, #3
 8010338:	4614      	mov	r4, r2
 801033a:	461d      	mov	r5, r3
 801033c:	4643      	mov	r3, r8
 801033e:	18e3      	adds	r3, r4, r3
 8010340:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010344:	464b      	mov	r3, r9
 8010346:	eb45 0303 	adc.w	r3, r5, r3
 801034a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801034e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010352:	685b      	ldr	r3, [r3, #4]
 8010354:	2200      	movs	r2, #0
 8010356:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801035a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 801035e:	f04f 0200 	mov.w	r2, #0
 8010362:	f04f 0300 	mov.w	r3, #0
 8010366:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 801036a:	4629      	mov	r1, r5
 801036c:	008b      	lsls	r3, r1, #2
 801036e:	4621      	mov	r1, r4
 8010370:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010374:	4621      	mov	r1, r4
 8010376:	008a      	lsls	r2, r1, #2
 8010378:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 801037c:	f7f8 fb6c 	bl	8008a58 <__aeabi_uldivmod>
 8010380:	4602      	mov	r2, r0
 8010382:	460b      	mov	r3, r1
 8010384:	4b60      	ldr	r3, [pc, #384]	@ (8010508 <UART_SetConfig+0x4e4>)
 8010386:	fba3 2302 	umull	r2, r3, r3, r2
 801038a:	095b      	lsrs	r3, r3, #5
 801038c:	011c      	lsls	r4, r3, #4
 801038e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010392:	2200      	movs	r2, #0
 8010394:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010398:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 801039c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80103a0:	4642      	mov	r2, r8
 80103a2:	464b      	mov	r3, r9
 80103a4:	1891      	adds	r1, r2, r2
 80103a6:	61b9      	str	r1, [r7, #24]
 80103a8:	415b      	adcs	r3, r3
 80103aa:	61fb      	str	r3, [r7, #28]
 80103ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80103b0:	4641      	mov	r1, r8
 80103b2:	1851      	adds	r1, r2, r1
 80103b4:	6139      	str	r1, [r7, #16]
 80103b6:	4649      	mov	r1, r9
 80103b8:	414b      	adcs	r3, r1
 80103ba:	617b      	str	r3, [r7, #20]
 80103bc:	f04f 0200 	mov.w	r2, #0
 80103c0:	f04f 0300 	mov.w	r3, #0
 80103c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80103c8:	4659      	mov	r1, fp
 80103ca:	00cb      	lsls	r3, r1, #3
 80103cc:	4651      	mov	r1, sl
 80103ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80103d2:	4651      	mov	r1, sl
 80103d4:	00ca      	lsls	r2, r1, #3
 80103d6:	4610      	mov	r0, r2
 80103d8:	4619      	mov	r1, r3
 80103da:	4603      	mov	r3, r0
 80103dc:	4642      	mov	r2, r8
 80103de:	189b      	adds	r3, r3, r2
 80103e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80103e4:	464b      	mov	r3, r9
 80103e6:	460a      	mov	r2, r1
 80103e8:	eb42 0303 	adc.w	r3, r2, r3
 80103ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80103f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80103f4:	685b      	ldr	r3, [r3, #4]
 80103f6:	2200      	movs	r2, #0
 80103f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80103fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80103fc:	f04f 0200 	mov.w	r2, #0
 8010400:	f04f 0300 	mov.w	r3, #0
 8010404:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8010408:	4649      	mov	r1, r9
 801040a:	008b      	lsls	r3, r1, #2
 801040c:	4641      	mov	r1, r8
 801040e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010412:	4641      	mov	r1, r8
 8010414:	008a      	lsls	r2, r1, #2
 8010416:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 801041a:	f7f8 fb1d 	bl	8008a58 <__aeabi_uldivmod>
 801041e:	4602      	mov	r2, r0
 8010420:	460b      	mov	r3, r1
 8010422:	4611      	mov	r1, r2
 8010424:	4b38      	ldr	r3, [pc, #224]	@ (8010508 <UART_SetConfig+0x4e4>)
 8010426:	fba3 2301 	umull	r2, r3, r3, r1
 801042a:	095b      	lsrs	r3, r3, #5
 801042c:	2264      	movs	r2, #100	@ 0x64
 801042e:	fb02 f303 	mul.w	r3, r2, r3
 8010432:	1acb      	subs	r3, r1, r3
 8010434:	011b      	lsls	r3, r3, #4
 8010436:	3332      	adds	r3, #50	@ 0x32
 8010438:	4a33      	ldr	r2, [pc, #204]	@ (8010508 <UART_SetConfig+0x4e4>)
 801043a:	fba2 2303 	umull	r2, r3, r2, r3
 801043e:	095b      	lsrs	r3, r3, #5
 8010440:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010444:	441c      	add	r4, r3
 8010446:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801044a:	2200      	movs	r2, #0
 801044c:	673b      	str	r3, [r7, #112]	@ 0x70
 801044e:	677a      	str	r2, [r7, #116]	@ 0x74
 8010450:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8010454:	4642      	mov	r2, r8
 8010456:	464b      	mov	r3, r9
 8010458:	1891      	adds	r1, r2, r2
 801045a:	60b9      	str	r1, [r7, #8]
 801045c:	415b      	adcs	r3, r3
 801045e:	60fb      	str	r3, [r7, #12]
 8010460:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010464:	4641      	mov	r1, r8
 8010466:	1851      	adds	r1, r2, r1
 8010468:	6039      	str	r1, [r7, #0]
 801046a:	4649      	mov	r1, r9
 801046c:	414b      	adcs	r3, r1
 801046e:	607b      	str	r3, [r7, #4]
 8010470:	f04f 0200 	mov.w	r2, #0
 8010474:	f04f 0300 	mov.w	r3, #0
 8010478:	e9d7 ab00 	ldrd	sl, fp, [r7]
 801047c:	4659      	mov	r1, fp
 801047e:	00cb      	lsls	r3, r1, #3
 8010480:	4651      	mov	r1, sl
 8010482:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010486:	4651      	mov	r1, sl
 8010488:	00ca      	lsls	r2, r1, #3
 801048a:	4610      	mov	r0, r2
 801048c:	4619      	mov	r1, r3
 801048e:	4603      	mov	r3, r0
 8010490:	4642      	mov	r2, r8
 8010492:	189b      	adds	r3, r3, r2
 8010494:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010496:	464b      	mov	r3, r9
 8010498:	460a      	mov	r2, r1
 801049a:	eb42 0303 	adc.w	r3, r2, r3
 801049e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80104a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80104a4:	685b      	ldr	r3, [r3, #4]
 80104a6:	2200      	movs	r2, #0
 80104a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80104aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80104ac:	f04f 0200 	mov.w	r2, #0
 80104b0:	f04f 0300 	mov.w	r3, #0
 80104b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80104b8:	4649      	mov	r1, r9
 80104ba:	008b      	lsls	r3, r1, #2
 80104bc:	4641      	mov	r1, r8
 80104be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80104c2:	4641      	mov	r1, r8
 80104c4:	008a      	lsls	r2, r1, #2
 80104c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80104ca:	f7f8 fac5 	bl	8008a58 <__aeabi_uldivmod>
 80104ce:	4602      	mov	r2, r0
 80104d0:	460b      	mov	r3, r1
 80104d2:	4b0d      	ldr	r3, [pc, #52]	@ (8010508 <UART_SetConfig+0x4e4>)
 80104d4:	fba3 1302 	umull	r1, r3, r3, r2
 80104d8:	095b      	lsrs	r3, r3, #5
 80104da:	2164      	movs	r1, #100	@ 0x64
 80104dc:	fb01 f303 	mul.w	r3, r1, r3
 80104e0:	1ad3      	subs	r3, r2, r3
 80104e2:	011b      	lsls	r3, r3, #4
 80104e4:	3332      	adds	r3, #50	@ 0x32
 80104e6:	4a08      	ldr	r2, [pc, #32]	@ (8010508 <UART_SetConfig+0x4e4>)
 80104e8:	fba2 2303 	umull	r2, r3, r2, r3
 80104ec:	095b      	lsrs	r3, r3, #5
 80104ee:	f003 020f 	and.w	r2, r3, #15
 80104f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	4422      	add	r2, r4
 80104fa:	609a      	str	r2, [r3, #8]
}
 80104fc:	bf00      	nop
 80104fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8010502:	46bd      	mov	sp, r7
 8010504:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010508:	51eb851f 	.word	0x51eb851f

0801050c <__cvt>:
 801050c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010510:	ec57 6b10 	vmov	r6, r7, d0
 8010514:	2f00      	cmp	r7, #0
 8010516:	460c      	mov	r4, r1
 8010518:	4619      	mov	r1, r3
 801051a:	463b      	mov	r3, r7
 801051c:	bfbb      	ittet	lt
 801051e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010522:	461f      	movlt	r7, r3
 8010524:	2300      	movge	r3, #0
 8010526:	232d      	movlt	r3, #45	@ 0x2d
 8010528:	700b      	strb	r3, [r1, #0]
 801052a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801052c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010530:	4691      	mov	r9, r2
 8010532:	f023 0820 	bic.w	r8, r3, #32
 8010536:	bfbc      	itt	lt
 8010538:	4632      	movlt	r2, r6
 801053a:	4616      	movlt	r6, r2
 801053c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010540:	d005      	beq.n	801054e <__cvt+0x42>
 8010542:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010546:	d100      	bne.n	801054a <__cvt+0x3e>
 8010548:	3401      	adds	r4, #1
 801054a:	2102      	movs	r1, #2
 801054c:	e000      	b.n	8010550 <__cvt+0x44>
 801054e:	2103      	movs	r1, #3
 8010550:	ab03      	add	r3, sp, #12
 8010552:	9301      	str	r3, [sp, #4]
 8010554:	ab02      	add	r3, sp, #8
 8010556:	9300      	str	r3, [sp, #0]
 8010558:	ec47 6b10 	vmov	d0, r6, r7
 801055c:	4653      	mov	r3, sl
 801055e:	4622      	mov	r2, r4
 8010560:	f000 fe9a 	bl	8011298 <_dtoa_r>
 8010564:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010568:	4605      	mov	r5, r0
 801056a:	d119      	bne.n	80105a0 <__cvt+0x94>
 801056c:	f019 0f01 	tst.w	r9, #1
 8010570:	d00e      	beq.n	8010590 <__cvt+0x84>
 8010572:	eb00 0904 	add.w	r9, r0, r4
 8010576:	2200      	movs	r2, #0
 8010578:	2300      	movs	r3, #0
 801057a:	4630      	mov	r0, r6
 801057c:	4639      	mov	r1, r7
 801057e:	f7f8 f9db 	bl	8008938 <__aeabi_dcmpeq>
 8010582:	b108      	cbz	r0, 8010588 <__cvt+0x7c>
 8010584:	f8cd 900c 	str.w	r9, [sp, #12]
 8010588:	2230      	movs	r2, #48	@ 0x30
 801058a:	9b03      	ldr	r3, [sp, #12]
 801058c:	454b      	cmp	r3, r9
 801058e:	d31e      	bcc.n	80105ce <__cvt+0xc2>
 8010590:	9b03      	ldr	r3, [sp, #12]
 8010592:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010594:	1b5b      	subs	r3, r3, r5
 8010596:	4628      	mov	r0, r5
 8010598:	6013      	str	r3, [r2, #0]
 801059a:	b004      	add	sp, #16
 801059c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80105a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80105a4:	eb00 0904 	add.w	r9, r0, r4
 80105a8:	d1e5      	bne.n	8010576 <__cvt+0x6a>
 80105aa:	7803      	ldrb	r3, [r0, #0]
 80105ac:	2b30      	cmp	r3, #48	@ 0x30
 80105ae:	d10a      	bne.n	80105c6 <__cvt+0xba>
 80105b0:	2200      	movs	r2, #0
 80105b2:	2300      	movs	r3, #0
 80105b4:	4630      	mov	r0, r6
 80105b6:	4639      	mov	r1, r7
 80105b8:	f7f8 f9be 	bl	8008938 <__aeabi_dcmpeq>
 80105bc:	b918      	cbnz	r0, 80105c6 <__cvt+0xba>
 80105be:	f1c4 0401 	rsb	r4, r4, #1
 80105c2:	f8ca 4000 	str.w	r4, [sl]
 80105c6:	f8da 3000 	ldr.w	r3, [sl]
 80105ca:	4499      	add	r9, r3
 80105cc:	e7d3      	b.n	8010576 <__cvt+0x6a>
 80105ce:	1c59      	adds	r1, r3, #1
 80105d0:	9103      	str	r1, [sp, #12]
 80105d2:	701a      	strb	r2, [r3, #0]
 80105d4:	e7d9      	b.n	801058a <__cvt+0x7e>

080105d6 <__exponent>:
 80105d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80105d8:	2900      	cmp	r1, #0
 80105da:	bfba      	itte	lt
 80105dc:	4249      	neglt	r1, r1
 80105de:	232d      	movlt	r3, #45	@ 0x2d
 80105e0:	232b      	movge	r3, #43	@ 0x2b
 80105e2:	2909      	cmp	r1, #9
 80105e4:	7002      	strb	r2, [r0, #0]
 80105e6:	7043      	strb	r3, [r0, #1]
 80105e8:	dd29      	ble.n	801063e <__exponent+0x68>
 80105ea:	f10d 0307 	add.w	r3, sp, #7
 80105ee:	461d      	mov	r5, r3
 80105f0:	270a      	movs	r7, #10
 80105f2:	461a      	mov	r2, r3
 80105f4:	fbb1 f6f7 	udiv	r6, r1, r7
 80105f8:	fb07 1416 	mls	r4, r7, r6, r1
 80105fc:	3430      	adds	r4, #48	@ 0x30
 80105fe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010602:	460c      	mov	r4, r1
 8010604:	2c63      	cmp	r4, #99	@ 0x63
 8010606:	f103 33ff 	add.w	r3, r3, #4294967295
 801060a:	4631      	mov	r1, r6
 801060c:	dcf1      	bgt.n	80105f2 <__exponent+0x1c>
 801060e:	3130      	adds	r1, #48	@ 0x30
 8010610:	1e94      	subs	r4, r2, #2
 8010612:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010616:	1c41      	adds	r1, r0, #1
 8010618:	4623      	mov	r3, r4
 801061a:	42ab      	cmp	r3, r5
 801061c:	d30a      	bcc.n	8010634 <__exponent+0x5e>
 801061e:	f10d 0309 	add.w	r3, sp, #9
 8010622:	1a9b      	subs	r3, r3, r2
 8010624:	42ac      	cmp	r4, r5
 8010626:	bf88      	it	hi
 8010628:	2300      	movhi	r3, #0
 801062a:	3302      	adds	r3, #2
 801062c:	4403      	add	r3, r0
 801062e:	1a18      	subs	r0, r3, r0
 8010630:	b003      	add	sp, #12
 8010632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010634:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010638:	f801 6f01 	strb.w	r6, [r1, #1]!
 801063c:	e7ed      	b.n	801061a <__exponent+0x44>
 801063e:	2330      	movs	r3, #48	@ 0x30
 8010640:	3130      	adds	r1, #48	@ 0x30
 8010642:	7083      	strb	r3, [r0, #2]
 8010644:	70c1      	strb	r1, [r0, #3]
 8010646:	1d03      	adds	r3, r0, #4
 8010648:	e7f1      	b.n	801062e <__exponent+0x58>
	...

0801064c <_printf_float>:
 801064c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010650:	b08d      	sub	sp, #52	@ 0x34
 8010652:	460c      	mov	r4, r1
 8010654:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010658:	4616      	mov	r6, r2
 801065a:	461f      	mov	r7, r3
 801065c:	4605      	mov	r5, r0
 801065e:	f000 fd0b 	bl	8011078 <_localeconv_r>
 8010662:	6803      	ldr	r3, [r0, #0]
 8010664:	9304      	str	r3, [sp, #16]
 8010666:	4618      	mov	r0, r3
 8010668:	f7f7 fd3a 	bl	80080e0 <strlen>
 801066c:	2300      	movs	r3, #0
 801066e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010670:	f8d8 3000 	ldr.w	r3, [r8]
 8010674:	9005      	str	r0, [sp, #20]
 8010676:	3307      	adds	r3, #7
 8010678:	f023 0307 	bic.w	r3, r3, #7
 801067c:	f103 0208 	add.w	r2, r3, #8
 8010680:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010684:	f8d4 b000 	ldr.w	fp, [r4]
 8010688:	f8c8 2000 	str.w	r2, [r8]
 801068c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010690:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010694:	9307      	str	r3, [sp, #28]
 8010696:	f8cd 8018 	str.w	r8, [sp, #24]
 801069a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801069e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80106a2:	4b9c      	ldr	r3, [pc, #624]	@ (8010914 <_printf_float+0x2c8>)
 80106a4:	f04f 32ff 	mov.w	r2, #4294967295
 80106a8:	f7f8 f978 	bl	800899c <__aeabi_dcmpun>
 80106ac:	bb70      	cbnz	r0, 801070c <_printf_float+0xc0>
 80106ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80106b2:	4b98      	ldr	r3, [pc, #608]	@ (8010914 <_printf_float+0x2c8>)
 80106b4:	f04f 32ff 	mov.w	r2, #4294967295
 80106b8:	f7f8 f952 	bl	8008960 <__aeabi_dcmple>
 80106bc:	bb30      	cbnz	r0, 801070c <_printf_float+0xc0>
 80106be:	2200      	movs	r2, #0
 80106c0:	2300      	movs	r3, #0
 80106c2:	4640      	mov	r0, r8
 80106c4:	4649      	mov	r1, r9
 80106c6:	f7f8 f941 	bl	800894c <__aeabi_dcmplt>
 80106ca:	b110      	cbz	r0, 80106d2 <_printf_float+0x86>
 80106cc:	232d      	movs	r3, #45	@ 0x2d
 80106ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80106d2:	4a91      	ldr	r2, [pc, #580]	@ (8010918 <_printf_float+0x2cc>)
 80106d4:	4b91      	ldr	r3, [pc, #580]	@ (801091c <_printf_float+0x2d0>)
 80106d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80106da:	bf94      	ite	ls
 80106dc:	4690      	movls	r8, r2
 80106de:	4698      	movhi	r8, r3
 80106e0:	2303      	movs	r3, #3
 80106e2:	6123      	str	r3, [r4, #16]
 80106e4:	f02b 0304 	bic.w	r3, fp, #4
 80106e8:	6023      	str	r3, [r4, #0]
 80106ea:	f04f 0900 	mov.w	r9, #0
 80106ee:	9700      	str	r7, [sp, #0]
 80106f0:	4633      	mov	r3, r6
 80106f2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80106f4:	4621      	mov	r1, r4
 80106f6:	4628      	mov	r0, r5
 80106f8:	f000 f9d2 	bl	8010aa0 <_printf_common>
 80106fc:	3001      	adds	r0, #1
 80106fe:	f040 808d 	bne.w	801081c <_printf_float+0x1d0>
 8010702:	f04f 30ff 	mov.w	r0, #4294967295
 8010706:	b00d      	add	sp, #52	@ 0x34
 8010708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801070c:	4642      	mov	r2, r8
 801070e:	464b      	mov	r3, r9
 8010710:	4640      	mov	r0, r8
 8010712:	4649      	mov	r1, r9
 8010714:	f7f8 f942 	bl	800899c <__aeabi_dcmpun>
 8010718:	b140      	cbz	r0, 801072c <_printf_float+0xe0>
 801071a:	464b      	mov	r3, r9
 801071c:	2b00      	cmp	r3, #0
 801071e:	bfbc      	itt	lt
 8010720:	232d      	movlt	r3, #45	@ 0x2d
 8010722:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010726:	4a7e      	ldr	r2, [pc, #504]	@ (8010920 <_printf_float+0x2d4>)
 8010728:	4b7e      	ldr	r3, [pc, #504]	@ (8010924 <_printf_float+0x2d8>)
 801072a:	e7d4      	b.n	80106d6 <_printf_float+0x8a>
 801072c:	6863      	ldr	r3, [r4, #4]
 801072e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010732:	9206      	str	r2, [sp, #24]
 8010734:	1c5a      	adds	r2, r3, #1
 8010736:	d13b      	bne.n	80107b0 <_printf_float+0x164>
 8010738:	2306      	movs	r3, #6
 801073a:	6063      	str	r3, [r4, #4]
 801073c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010740:	2300      	movs	r3, #0
 8010742:	6022      	str	r2, [r4, #0]
 8010744:	9303      	str	r3, [sp, #12]
 8010746:	ab0a      	add	r3, sp, #40	@ 0x28
 8010748:	e9cd a301 	strd	sl, r3, [sp, #4]
 801074c:	ab09      	add	r3, sp, #36	@ 0x24
 801074e:	9300      	str	r3, [sp, #0]
 8010750:	6861      	ldr	r1, [r4, #4]
 8010752:	ec49 8b10 	vmov	d0, r8, r9
 8010756:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801075a:	4628      	mov	r0, r5
 801075c:	f7ff fed6 	bl	801050c <__cvt>
 8010760:	9b06      	ldr	r3, [sp, #24]
 8010762:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010764:	2b47      	cmp	r3, #71	@ 0x47
 8010766:	4680      	mov	r8, r0
 8010768:	d129      	bne.n	80107be <_printf_float+0x172>
 801076a:	1cc8      	adds	r0, r1, #3
 801076c:	db02      	blt.n	8010774 <_printf_float+0x128>
 801076e:	6863      	ldr	r3, [r4, #4]
 8010770:	4299      	cmp	r1, r3
 8010772:	dd41      	ble.n	80107f8 <_printf_float+0x1ac>
 8010774:	f1aa 0a02 	sub.w	sl, sl, #2
 8010778:	fa5f fa8a 	uxtb.w	sl, sl
 801077c:	3901      	subs	r1, #1
 801077e:	4652      	mov	r2, sl
 8010780:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010784:	9109      	str	r1, [sp, #36]	@ 0x24
 8010786:	f7ff ff26 	bl	80105d6 <__exponent>
 801078a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801078c:	1813      	adds	r3, r2, r0
 801078e:	2a01      	cmp	r2, #1
 8010790:	4681      	mov	r9, r0
 8010792:	6123      	str	r3, [r4, #16]
 8010794:	dc02      	bgt.n	801079c <_printf_float+0x150>
 8010796:	6822      	ldr	r2, [r4, #0]
 8010798:	07d2      	lsls	r2, r2, #31
 801079a:	d501      	bpl.n	80107a0 <_printf_float+0x154>
 801079c:	3301      	adds	r3, #1
 801079e:	6123      	str	r3, [r4, #16]
 80107a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d0a2      	beq.n	80106ee <_printf_float+0xa2>
 80107a8:	232d      	movs	r3, #45	@ 0x2d
 80107aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80107ae:	e79e      	b.n	80106ee <_printf_float+0xa2>
 80107b0:	9a06      	ldr	r2, [sp, #24]
 80107b2:	2a47      	cmp	r2, #71	@ 0x47
 80107b4:	d1c2      	bne.n	801073c <_printf_float+0xf0>
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d1c0      	bne.n	801073c <_printf_float+0xf0>
 80107ba:	2301      	movs	r3, #1
 80107bc:	e7bd      	b.n	801073a <_printf_float+0xee>
 80107be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80107c2:	d9db      	bls.n	801077c <_printf_float+0x130>
 80107c4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80107c8:	d118      	bne.n	80107fc <_printf_float+0x1b0>
 80107ca:	2900      	cmp	r1, #0
 80107cc:	6863      	ldr	r3, [r4, #4]
 80107ce:	dd0b      	ble.n	80107e8 <_printf_float+0x19c>
 80107d0:	6121      	str	r1, [r4, #16]
 80107d2:	b913      	cbnz	r3, 80107da <_printf_float+0x18e>
 80107d4:	6822      	ldr	r2, [r4, #0]
 80107d6:	07d0      	lsls	r0, r2, #31
 80107d8:	d502      	bpl.n	80107e0 <_printf_float+0x194>
 80107da:	3301      	adds	r3, #1
 80107dc:	440b      	add	r3, r1
 80107de:	6123      	str	r3, [r4, #16]
 80107e0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80107e2:	f04f 0900 	mov.w	r9, #0
 80107e6:	e7db      	b.n	80107a0 <_printf_float+0x154>
 80107e8:	b913      	cbnz	r3, 80107f0 <_printf_float+0x1a4>
 80107ea:	6822      	ldr	r2, [r4, #0]
 80107ec:	07d2      	lsls	r2, r2, #31
 80107ee:	d501      	bpl.n	80107f4 <_printf_float+0x1a8>
 80107f0:	3302      	adds	r3, #2
 80107f2:	e7f4      	b.n	80107de <_printf_float+0x192>
 80107f4:	2301      	movs	r3, #1
 80107f6:	e7f2      	b.n	80107de <_printf_float+0x192>
 80107f8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80107fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80107fe:	4299      	cmp	r1, r3
 8010800:	db05      	blt.n	801080e <_printf_float+0x1c2>
 8010802:	6823      	ldr	r3, [r4, #0]
 8010804:	6121      	str	r1, [r4, #16]
 8010806:	07d8      	lsls	r0, r3, #31
 8010808:	d5ea      	bpl.n	80107e0 <_printf_float+0x194>
 801080a:	1c4b      	adds	r3, r1, #1
 801080c:	e7e7      	b.n	80107de <_printf_float+0x192>
 801080e:	2900      	cmp	r1, #0
 8010810:	bfd4      	ite	le
 8010812:	f1c1 0202 	rsble	r2, r1, #2
 8010816:	2201      	movgt	r2, #1
 8010818:	4413      	add	r3, r2
 801081a:	e7e0      	b.n	80107de <_printf_float+0x192>
 801081c:	6823      	ldr	r3, [r4, #0]
 801081e:	055a      	lsls	r2, r3, #21
 8010820:	d407      	bmi.n	8010832 <_printf_float+0x1e6>
 8010822:	6923      	ldr	r3, [r4, #16]
 8010824:	4642      	mov	r2, r8
 8010826:	4631      	mov	r1, r6
 8010828:	4628      	mov	r0, r5
 801082a:	47b8      	blx	r7
 801082c:	3001      	adds	r0, #1
 801082e:	d12b      	bne.n	8010888 <_printf_float+0x23c>
 8010830:	e767      	b.n	8010702 <_printf_float+0xb6>
 8010832:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010836:	f240 80dd 	bls.w	80109f4 <_printf_float+0x3a8>
 801083a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801083e:	2200      	movs	r2, #0
 8010840:	2300      	movs	r3, #0
 8010842:	f7f8 f879 	bl	8008938 <__aeabi_dcmpeq>
 8010846:	2800      	cmp	r0, #0
 8010848:	d033      	beq.n	80108b2 <_printf_float+0x266>
 801084a:	4a37      	ldr	r2, [pc, #220]	@ (8010928 <_printf_float+0x2dc>)
 801084c:	2301      	movs	r3, #1
 801084e:	4631      	mov	r1, r6
 8010850:	4628      	mov	r0, r5
 8010852:	47b8      	blx	r7
 8010854:	3001      	adds	r0, #1
 8010856:	f43f af54 	beq.w	8010702 <_printf_float+0xb6>
 801085a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801085e:	4543      	cmp	r3, r8
 8010860:	db02      	blt.n	8010868 <_printf_float+0x21c>
 8010862:	6823      	ldr	r3, [r4, #0]
 8010864:	07d8      	lsls	r0, r3, #31
 8010866:	d50f      	bpl.n	8010888 <_printf_float+0x23c>
 8010868:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801086c:	4631      	mov	r1, r6
 801086e:	4628      	mov	r0, r5
 8010870:	47b8      	blx	r7
 8010872:	3001      	adds	r0, #1
 8010874:	f43f af45 	beq.w	8010702 <_printf_float+0xb6>
 8010878:	f04f 0900 	mov.w	r9, #0
 801087c:	f108 38ff 	add.w	r8, r8, #4294967295
 8010880:	f104 0a1a 	add.w	sl, r4, #26
 8010884:	45c8      	cmp	r8, r9
 8010886:	dc09      	bgt.n	801089c <_printf_float+0x250>
 8010888:	6823      	ldr	r3, [r4, #0]
 801088a:	079b      	lsls	r3, r3, #30
 801088c:	f100 8103 	bmi.w	8010a96 <_printf_float+0x44a>
 8010890:	68e0      	ldr	r0, [r4, #12]
 8010892:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010894:	4298      	cmp	r0, r3
 8010896:	bfb8      	it	lt
 8010898:	4618      	movlt	r0, r3
 801089a:	e734      	b.n	8010706 <_printf_float+0xba>
 801089c:	2301      	movs	r3, #1
 801089e:	4652      	mov	r2, sl
 80108a0:	4631      	mov	r1, r6
 80108a2:	4628      	mov	r0, r5
 80108a4:	47b8      	blx	r7
 80108a6:	3001      	adds	r0, #1
 80108a8:	f43f af2b 	beq.w	8010702 <_printf_float+0xb6>
 80108ac:	f109 0901 	add.w	r9, r9, #1
 80108b0:	e7e8      	b.n	8010884 <_printf_float+0x238>
 80108b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	dc39      	bgt.n	801092c <_printf_float+0x2e0>
 80108b8:	4a1b      	ldr	r2, [pc, #108]	@ (8010928 <_printf_float+0x2dc>)
 80108ba:	2301      	movs	r3, #1
 80108bc:	4631      	mov	r1, r6
 80108be:	4628      	mov	r0, r5
 80108c0:	47b8      	blx	r7
 80108c2:	3001      	adds	r0, #1
 80108c4:	f43f af1d 	beq.w	8010702 <_printf_float+0xb6>
 80108c8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80108cc:	ea59 0303 	orrs.w	r3, r9, r3
 80108d0:	d102      	bne.n	80108d8 <_printf_float+0x28c>
 80108d2:	6823      	ldr	r3, [r4, #0]
 80108d4:	07d9      	lsls	r1, r3, #31
 80108d6:	d5d7      	bpl.n	8010888 <_printf_float+0x23c>
 80108d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80108dc:	4631      	mov	r1, r6
 80108de:	4628      	mov	r0, r5
 80108e0:	47b8      	blx	r7
 80108e2:	3001      	adds	r0, #1
 80108e4:	f43f af0d 	beq.w	8010702 <_printf_float+0xb6>
 80108e8:	f04f 0a00 	mov.w	sl, #0
 80108ec:	f104 0b1a 	add.w	fp, r4, #26
 80108f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108f2:	425b      	negs	r3, r3
 80108f4:	4553      	cmp	r3, sl
 80108f6:	dc01      	bgt.n	80108fc <_printf_float+0x2b0>
 80108f8:	464b      	mov	r3, r9
 80108fa:	e793      	b.n	8010824 <_printf_float+0x1d8>
 80108fc:	2301      	movs	r3, #1
 80108fe:	465a      	mov	r2, fp
 8010900:	4631      	mov	r1, r6
 8010902:	4628      	mov	r0, r5
 8010904:	47b8      	blx	r7
 8010906:	3001      	adds	r0, #1
 8010908:	f43f aefb 	beq.w	8010702 <_printf_float+0xb6>
 801090c:	f10a 0a01 	add.w	sl, sl, #1
 8010910:	e7ee      	b.n	80108f0 <_printf_float+0x2a4>
 8010912:	bf00      	nop
 8010914:	7fefffff 	.word	0x7fefffff
 8010918:	080136d8 	.word	0x080136d8
 801091c:	080136dc 	.word	0x080136dc
 8010920:	080136e0 	.word	0x080136e0
 8010924:	080136e4 	.word	0x080136e4
 8010928:	080136e8 	.word	0x080136e8
 801092c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801092e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010932:	4553      	cmp	r3, sl
 8010934:	bfa8      	it	ge
 8010936:	4653      	movge	r3, sl
 8010938:	2b00      	cmp	r3, #0
 801093a:	4699      	mov	r9, r3
 801093c:	dc36      	bgt.n	80109ac <_printf_float+0x360>
 801093e:	f04f 0b00 	mov.w	fp, #0
 8010942:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010946:	f104 021a 	add.w	r2, r4, #26
 801094a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801094c:	9306      	str	r3, [sp, #24]
 801094e:	eba3 0309 	sub.w	r3, r3, r9
 8010952:	455b      	cmp	r3, fp
 8010954:	dc31      	bgt.n	80109ba <_printf_float+0x36e>
 8010956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010958:	459a      	cmp	sl, r3
 801095a:	dc3a      	bgt.n	80109d2 <_printf_float+0x386>
 801095c:	6823      	ldr	r3, [r4, #0]
 801095e:	07da      	lsls	r2, r3, #31
 8010960:	d437      	bmi.n	80109d2 <_printf_float+0x386>
 8010962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010964:	ebaa 0903 	sub.w	r9, sl, r3
 8010968:	9b06      	ldr	r3, [sp, #24]
 801096a:	ebaa 0303 	sub.w	r3, sl, r3
 801096e:	4599      	cmp	r9, r3
 8010970:	bfa8      	it	ge
 8010972:	4699      	movge	r9, r3
 8010974:	f1b9 0f00 	cmp.w	r9, #0
 8010978:	dc33      	bgt.n	80109e2 <_printf_float+0x396>
 801097a:	f04f 0800 	mov.w	r8, #0
 801097e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010982:	f104 0b1a 	add.w	fp, r4, #26
 8010986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010988:	ebaa 0303 	sub.w	r3, sl, r3
 801098c:	eba3 0309 	sub.w	r3, r3, r9
 8010990:	4543      	cmp	r3, r8
 8010992:	f77f af79 	ble.w	8010888 <_printf_float+0x23c>
 8010996:	2301      	movs	r3, #1
 8010998:	465a      	mov	r2, fp
 801099a:	4631      	mov	r1, r6
 801099c:	4628      	mov	r0, r5
 801099e:	47b8      	blx	r7
 80109a0:	3001      	adds	r0, #1
 80109a2:	f43f aeae 	beq.w	8010702 <_printf_float+0xb6>
 80109a6:	f108 0801 	add.w	r8, r8, #1
 80109aa:	e7ec      	b.n	8010986 <_printf_float+0x33a>
 80109ac:	4642      	mov	r2, r8
 80109ae:	4631      	mov	r1, r6
 80109b0:	4628      	mov	r0, r5
 80109b2:	47b8      	blx	r7
 80109b4:	3001      	adds	r0, #1
 80109b6:	d1c2      	bne.n	801093e <_printf_float+0x2f2>
 80109b8:	e6a3      	b.n	8010702 <_printf_float+0xb6>
 80109ba:	2301      	movs	r3, #1
 80109bc:	4631      	mov	r1, r6
 80109be:	4628      	mov	r0, r5
 80109c0:	9206      	str	r2, [sp, #24]
 80109c2:	47b8      	blx	r7
 80109c4:	3001      	adds	r0, #1
 80109c6:	f43f ae9c 	beq.w	8010702 <_printf_float+0xb6>
 80109ca:	9a06      	ldr	r2, [sp, #24]
 80109cc:	f10b 0b01 	add.w	fp, fp, #1
 80109d0:	e7bb      	b.n	801094a <_printf_float+0x2fe>
 80109d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80109d6:	4631      	mov	r1, r6
 80109d8:	4628      	mov	r0, r5
 80109da:	47b8      	blx	r7
 80109dc:	3001      	adds	r0, #1
 80109de:	d1c0      	bne.n	8010962 <_printf_float+0x316>
 80109e0:	e68f      	b.n	8010702 <_printf_float+0xb6>
 80109e2:	9a06      	ldr	r2, [sp, #24]
 80109e4:	464b      	mov	r3, r9
 80109e6:	4442      	add	r2, r8
 80109e8:	4631      	mov	r1, r6
 80109ea:	4628      	mov	r0, r5
 80109ec:	47b8      	blx	r7
 80109ee:	3001      	adds	r0, #1
 80109f0:	d1c3      	bne.n	801097a <_printf_float+0x32e>
 80109f2:	e686      	b.n	8010702 <_printf_float+0xb6>
 80109f4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80109f8:	f1ba 0f01 	cmp.w	sl, #1
 80109fc:	dc01      	bgt.n	8010a02 <_printf_float+0x3b6>
 80109fe:	07db      	lsls	r3, r3, #31
 8010a00:	d536      	bpl.n	8010a70 <_printf_float+0x424>
 8010a02:	2301      	movs	r3, #1
 8010a04:	4642      	mov	r2, r8
 8010a06:	4631      	mov	r1, r6
 8010a08:	4628      	mov	r0, r5
 8010a0a:	47b8      	blx	r7
 8010a0c:	3001      	adds	r0, #1
 8010a0e:	f43f ae78 	beq.w	8010702 <_printf_float+0xb6>
 8010a12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010a16:	4631      	mov	r1, r6
 8010a18:	4628      	mov	r0, r5
 8010a1a:	47b8      	blx	r7
 8010a1c:	3001      	adds	r0, #1
 8010a1e:	f43f ae70 	beq.w	8010702 <_printf_float+0xb6>
 8010a22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010a26:	2200      	movs	r2, #0
 8010a28:	2300      	movs	r3, #0
 8010a2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010a2e:	f7f7 ff83 	bl	8008938 <__aeabi_dcmpeq>
 8010a32:	b9c0      	cbnz	r0, 8010a66 <_printf_float+0x41a>
 8010a34:	4653      	mov	r3, sl
 8010a36:	f108 0201 	add.w	r2, r8, #1
 8010a3a:	4631      	mov	r1, r6
 8010a3c:	4628      	mov	r0, r5
 8010a3e:	47b8      	blx	r7
 8010a40:	3001      	adds	r0, #1
 8010a42:	d10c      	bne.n	8010a5e <_printf_float+0x412>
 8010a44:	e65d      	b.n	8010702 <_printf_float+0xb6>
 8010a46:	2301      	movs	r3, #1
 8010a48:	465a      	mov	r2, fp
 8010a4a:	4631      	mov	r1, r6
 8010a4c:	4628      	mov	r0, r5
 8010a4e:	47b8      	blx	r7
 8010a50:	3001      	adds	r0, #1
 8010a52:	f43f ae56 	beq.w	8010702 <_printf_float+0xb6>
 8010a56:	f108 0801 	add.w	r8, r8, #1
 8010a5a:	45d0      	cmp	r8, sl
 8010a5c:	dbf3      	blt.n	8010a46 <_printf_float+0x3fa>
 8010a5e:	464b      	mov	r3, r9
 8010a60:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010a64:	e6df      	b.n	8010826 <_printf_float+0x1da>
 8010a66:	f04f 0800 	mov.w	r8, #0
 8010a6a:	f104 0b1a 	add.w	fp, r4, #26
 8010a6e:	e7f4      	b.n	8010a5a <_printf_float+0x40e>
 8010a70:	2301      	movs	r3, #1
 8010a72:	4642      	mov	r2, r8
 8010a74:	e7e1      	b.n	8010a3a <_printf_float+0x3ee>
 8010a76:	2301      	movs	r3, #1
 8010a78:	464a      	mov	r2, r9
 8010a7a:	4631      	mov	r1, r6
 8010a7c:	4628      	mov	r0, r5
 8010a7e:	47b8      	blx	r7
 8010a80:	3001      	adds	r0, #1
 8010a82:	f43f ae3e 	beq.w	8010702 <_printf_float+0xb6>
 8010a86:	f108 0801 	add.w	r8, r8, #1
 8010a8a:	68e3      	ldr	r3, [r4, #12]
 8010a8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010a8e:	1a5b      	subs	r3, r3, r1
 8010a90:	4543      	cmp	r3, r8
 8010a92:	dcf0      	bgt.n	8010a76 <_printf_float+0x42a>
 8010a94:	e6fc      	b.n	8010890 <_printf_float+0x244>
 8010a96:	f04f 0800 	mov.w	r8, #0
 8010a9a:	f104 0919 	add.w	r9, r4, #25
 8010a9e:	e7f4      	b.n	8010a8a <_printf_float+0x43e>

08010aa0 <_printf_common>:
 8010aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010aa4:	4616      	mov	r6, r2
 8010aa6:	4698      	mov	r8, r3
 8010aa8:	688a      	ldr	r2, [r1, #8]
 8010aaa:	690b      	ldr	r3, [r1, #16]
 8010aac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010ab0:	4293      	cmp	r3, r2
 8010ab2:	bfb8      	it	lt
 8010ab4:	4613      	movlt	r3, r2
 8010ab6:	6033      	str	r3, [r6, #0]
 8010ab8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010abc:	4607      	mov	r7, r0
 8010abe:	460c      	mov	r4, r1
 8010ac0:	b10a      	cbz	r2, 8010ac6 <_printf_common+0x26>
 8010ac2:	3301      	adds	r3, #1
 8010ac4:	6033      	str	r3, [r6, #0]
 8010ac6:	6823      	ldr	r3, [r4, #0]
 8010ac8:	0699      	lsls	r1, r3, #26
 8010aca:	bf42      	ittt	mi
 8010acc:	6833      	ldrmi	r3, [r6, #0]
 8010ace:	3302      	addmi	r3, #2
 8010ad0:	6033      	strmi	r3, [r6, #0]
 8010ad2:	6825      	ldr	r5, [r4, #0]
 8010ad4:	f015 0506 	ands.w	r5, r5, #6
 8010ad8:	d106      	bne.n	8010ae8 <_printf_common+0x48>
 8010ada:	f104 0a19 	add.w	sl, r4, #25
 8010ade:	68e3      	ldr	r3, [r4, #12]
 8010ae0:	6832      	ldr	r2, [r6, #0]
 8010ae2:	1a9b      	subs	r3, r3, r2
 8010ae4:	42ab      	cmp	r3, r5
 8010ae6:	dc26      	bgt.n	8010b36 <_printf_common+0x96>
 8010ae8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010aec:	6822      	ldr	r2, [r4, #0]
 8010aee:	3b00      	subs	r3, #0
 8010af0:	bf18      	it	ne
 8010af2:	2301      	movne	r3, #1
 8010af4:	0692      	lsls	r2, r2, #26
 8010af6:	d42b      	bmi.n	8010b50 <_printf_common+0xb0>
 8010af8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010afc:	4641      	mov	r1, r8
 8010afe:	4638      	mov	r0, r7
 8010b00:	47c8      	blx	r9
 8010b02:	3001      	adds	r0, #1
 8010b04:	d01e      	beq.n	8010b44 <_printf_common+0xa4>
 8010b06:	6823      	ldr	r3, [r4, #0]
 8010b08:	6922      	ldr	r2, [r4, #16]
 8010b0a:	f003 0306 	and.w	r3, r3, #6
 8010b0e:	2b04      	cmp	r3, #4
 8010b10:	bf02      	ittt	eq
 8010b12:	68e5      	ldreq	r5, [r4, #12]
 8010b14:	6833      	ldreq	r3, [r6, #0]
 8010b16:	1aed      	subeq	r5, r5, r3
 8010b18:	68a3      	ldr	r3, [r4, #8]
 8010b1a:	bf0c      	ite	eq
 8010b1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010b20:	2500      	movne	r5, #0
 8010b22:	4293      	cmp	r3, r2
 8010b24:	bfc4      	itt	gt
 8010b26:	1a9b      	subgt	r3, r3, r2
 8010b28:	18ed      	addgt	r5, r5, r3
 8010b2a:	2600      	movs	r6, #0
 8010b2c:	341a      	adds	r4, #26
 8010b2e:	42b5      	cmp	r5, r6
 8010b30:	d11a      	bne.n	8010b68 <_printf_common+0xc8>
 8010b32:	2000      	movs	r0, #0
 8010b34:	e008      	b.n	8010b48 <_printf_common+0xa8>
 8010b36:	2301      	movs	r3, #1
 8010b38:	4652      	mov	r2, sl
 8010b3a:	4641      	mov	r1, r8
 8010b3c:	4638      	mov	r0, r7
 8010b3e:	47c8      	blx	r9
 8010b40:	3001      	adds	r0, #1
 8010b42:	d103      	bne.n	8010b4c <_printf_common+0xac>
 8010b44:	f04f 30ff 	mov.w	r0, #4294967295
 8010b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b4c:	3501      	adds	r5, #1
 8010b4e:	e7c6      	b.n	8010ade <_printf_common+0x3e>
 8010b50:	18e1      	adds	r1, r4, r3
 8010b52:	1c5a      	adds	r2, r3, #1
 8010b54:	2030      	movs	r0, #48	@ 0x30
 8010b56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010b5a:	4422      	add	r2, r4
 8010b5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010b60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010b64:	3302      	adds	r3, #2
 8010b66:	e7c7      	b.n	8010af8 <_printf_common+0x58>
 8010b68:	2301      	movs	r3, #1
 8010b6a:	4622      	mov	r2, r4
 8010b6c:	4641      	mov	r1, r8
 8010b6e:	4638      	mov	r0, r7
 8010b70:	47c8      	blx	r9
 8010b72:	3001      	adds	r0, #1
 8010b74:	d0e6      	beq.n	8010b44 <_printf_common+0xa4>
 8010b76:	3601      	adds	r6, #1
 8010b78:	e7d9      	b.n	8010b2e <_printf_common+0x8e>
	...

08010b7c <_printf_i>:
 8010b7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010b80:	7e0f      	ldrb	r7, [r1, #24]
 8010b82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010b84:	2f78      	cmp	r7, #120	@ 0x78
 8010b86:	4691      	mov	r9, r2
 8010b88:	4680      	mov	r8, r0
 8010b8a:	460c      	mov	r4, r1
 8010b8c:	469a      	mov	sl, r3
 8010b8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010b92:	d807      	bhi.n	8010ba4 <_printf_i+0x28>
 8010b94:	2f62      	cmp	r7, #98	@ 0x62
 8010b96:	d80a      	bhi.n	8010bae <_printf_i+0x32>
 8010b98:	2f00      	cmp	r7, #0
 8010b9a:	f000 80d2 	beq.w	8010d42 <_printf_i+0x1c6>
 8010b9e:	2f58      	cmp	r7, #88	@ 0x58
 8010ba0:	f000 80b9 	beq.w	8010d16 <_printf_i+0x19a>
 8010ba4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010ba8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010bac:	e03a      	b.n	8010c24 <_printf_i+0xa8>
 8010bae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010bb2:	2b15      	cmp	r3, #21
 8010bb4:	d8f6      	bhi.n	8010ba4 <_printf_i+0x28>
 8010bb6:	a101      	add	r1, pc, #4	@ (adr r1, 8010bbc <_printf_i+0x40>)
 8010bb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010bbc:	08010c15 	.word	0x08010c15
 8010bc0:	08010c29 	.word	0x08010c29
 8010bc4:	08010ba5 	.word	0x08010ba5
 8010bc8:	08010ba5 	.word	0x08010ba5
 8010bcc:	08010ba5 	.word	0x08010ba5
 8010bd0:	08010ba5 	.word	0x08010ba5
 8010bd4:	08010c29 	.word	0x08010c29
 8010bd8:	08010ba5 	.word	0x08010ba5
 8010bdc:	08010ba5 	.word	0x08010ba5
 8010be0:	08010ba5 	.word	0x08010ba5
 8010be4:	08010ba5 	.word	0x08010ba5
 8010be8:	08010d29 	.word	0x08010d29
 8010bec:	08010c53 	.word	0x08010c53
 8010bf0:	08010ce3 	.word	0x08010ce3
 8010bf4:	08010ba5 	.word	0x08010ba5
 8010bf8:	08010ba5 	.word	0x08010ba5
 8010bfc:	08010d4b 	.word	0x08010d4b
 8010c00:	08010ba5 	.word	0x08010ba5
 8010c04:	08010c53 	.word	0x08010c53
 8010c08:	08010ba5 	.word	0x08010ba5
 8010c0c:	08010ba5 	.word	0x08010ba5
 8010c10:	08010ceb 	.word	0x08010ceb
 8010c14:	6833      	ldr	r3, [r6, #0]
 8010c16:	1d1a      	adds	r2, r3, #4
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	6032      	str	r2, [r6, #0]
 8010c1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010c20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010c24:	2301      	movs	r3, #1
 8010c26:	e09d      	b.n	8010d64 <_printf_i+0x1e8>
 8010c28:	6833      	ldr	r3, [r6, #0]
 8010c2a:	6820      	ldr	r0, [r4, #0]
 8010c2c:	1d19      	adds	r1, r3, #4
 8010c2e:	6031      	str	r1, [r6, #0]
 8010c30:	0606      	lsls	r6, r0, #24
 8010c32:	d501      	bpl.n	8010c38 <_printf_i+0xbc>
 8010c34:	681d      	ldr	r5, [r3, #0]
 8010c36:	e003      	b.n	8010c40 <_printf_i+0xc4>
 8010c38:	0645      	lsls	r5, r0, #25
 8010c3a:	d5fb      	bpl.n	8010c34 <_printf_i+0xb8>
 8010c3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010c40:	2d00      	cmp	r5, #0
 8010c42:	da03      	bge.n	8010c4c <_printf_i+0xd0>
 8010c44:	232d      	movs	r3, #45	@ 0x2d
 8010c46:	426d      	negs	r5, r5
 8010c48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010c4c:	4859      	ldr	r0, [pc, #356]	@ (8010db4 <_printf_i+0x238>)
 8010c4e:	230a      	movs	r3, #10
 8010c50:	e011      	b.n	8010c76 <_printf_i+0xfa>
 8010c52:	6821      	ldr	r1, [r4, #0]
 8010c54:	6833      	ldr	r3, [r6, #0]
 8010c56:	0608      	lsls	r0, r1, #24
 8010c58:	f853 5b04 	ldr.w	r5, [r3], #4
 8010c5c:	d402      	bmi.n	8010c64 <_printf_i+0xe8>
 8010c5e:	0649      	lsls	r1, r1, #25
 8010c60:	bf48      	it	mi
 8010c62:	b2ad      	uxthmi	r5, r5
 8010c64:	2f6f      	cmp	r7, #111	@ 0x6f
 8010c66:	4853      	ldr	r0, [pc, #332]	@ (8010db4 <_printf_i+0x238>)
 8010c68:	6033      	str	r3, [r6, #0]
 8010c6a:	bf14      	ite	ne
 8010c6c:	230a      	movne	r3, #10
 8010c6e:	2308      	moveq	r3, #8
 8010c70:	2100      	movs	r1, #0
 8010c72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010c76:	6866      	ldr	r6, [r4, #4]
 8010c78:	60a6      	str	r6, [r4, #8]
 8010c7a:	2e00      	cmp	r6, #0
 8010c7c:	bfa2      	ittt	ge
 8010c7e:	6821      	ldrge	r1, [r4, #0]
 8010c80:	f021 0104 	bicge.w	r1, r1, #4
 8010c84:	6021      	strge	r1, [r4, #0]
 8010c86:	b90d      	cbnz	r5, 8010c8c <_printf_i+0x110>
 8010c88:	2e00      	cmp	r6, #0
 8010c8a:	d04b      	beq.n	8010d24 <_printf_i+0x1a8>
 8010c8c:	4616      	mov	r6, r2
 8010c8e:	fbb5 f1f3 	udiv	r1, r5, r3
 8010c92:	fb03 5711 	mls	r7, r3, r1, r5
 8010c96:	5dc7      	ldrb	r7, [r0, r7]
 8010c98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010c9c:	462f      	mov	r7, r5
 8010c9e:	42bb      	cmp	r3, r7
 8010ca0:	460d      	mov	r5, r1
 8010ca2:	d9f4      	bls.n	8010c8e <_printf_i+0x112>
 8010ca4:	2b08      	cmp	r3, #8
 8010ca6:	d10b      	bne.n	8010cc0 <_printf_i+0x144>
 8010ca8:	6823      	ldr	r3, [r4, #0]
 8010caa:	07df      	lsls	r7, r3, #31
 8010cac:	d508      	bpl.n	8010cc0 <_printf_i+0x144>
 8010cae:	6923      	ldr	r3, [r4, #16]
 8010cb0:	6861      	ldr	r1, [r4, #4]
 8010cb2:	4299      	cmp	r1, r3
 8010cb4:	bfde      	ittt	le
 8010cb6:	2330      	movle	r3, #48	@ 0x30
 8010cb8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010cbc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010cc0:	1b92      	subs	r2, r2, r6
 8010cc2:	6122      	str	r2, [r4, #16]
 8010cc4:	f8cd a000 	str.w	sl, [sp]
 8010cc8:	464b      	mov	r3, r9
 8010cca:	aa03      	add	r2, sp, #12
 8010ccc:	4621      	mov	r1, r4
 8010cce:	4640      	mov	r0, r8
 8010cd0:	f7ff fee6 	bl	8010aa0 <_printf_common>
 8010cd4:	3001      	adds	r0, #1
 8010cd6:	d14a      	bne.n	8010d6e <_printf_i+0x1f2>
 8010cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8010cdc:	b004      	add	sp, #16
 8010cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ce2:	6823      	ldr	r3, [r4, #0]
 8010ce4:	f043 0320 	orr.w	r3, r3, #32
 8010ce8:	6023      	str	r3, [r4, #0]
 8010cea:	4833      	ldr	r0, [pc, #204]	@ (8010db8 <_printf_i+0x23c>)
 8010cec:	2778      	movs	r7, #120	@ 0x78
 8010cee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010cf2:	6823      	ldr	r3, [r4, #0]
 8010cf4:	6831      	ldr	r1, [r6, #0]
 8010cf6:	061f      	lsls	r7, r3, #24
 8010cf8:	f851 5b04 	ldr.w	r5, [r1], #4
 8010cfc:	d402      	bmi.n	8010d04 <_printf_i+0x188>
 8010cfe:	065f      	lsls	r7, r3, #25
 8010d00:	bf48      	it	mi
 8010d02:	b2ad      	uxthmi	r5, r5
 8010d04:	6031      	str	r1, [r6, #0]
 8010d06:	07d9      	lsls	r1, r3, #31
 8010d08:	bf44      	itt	mi
 8010d0a:	f043 0320 	orrmi.w	r3, r3, #32
 8010d0e:	6023      	strmi	r3, [r4, #0]
 8010d10:	b11d      	cbz	r5, 8010d1a <_printf_i+0x19e>
 8010d12:	2310      	movs	r3, #16
 8010d14:	e7ac      	b.n	8010c70 <_printf_i+0xf4>
 8010d16:	4827      	ldr	r0, [pc, #156]	@ (8010db4 <_printf_i+0x238>)
 8010d18:	e7e9      	b.n	8010cee <_printf_i+0x172>
 8010d1a:	6823      	ldr	r3, [r4, #0]
 8010d1c:	f023 0320 	bic.w	r3, r3, #32
 8010d20:	6023      	str	r3, [r4, #0]
 8010d22:	e7f6      	b.n	8010d12 <_printf_i+0x196>
 8010d24:	4616      	mov	r6, r2
 8010d26:	e7bd      	b.n	8010ca4 <_printf_i+0x128>
 8010d28:	6833      	ldr	r3, [r6, #0]
 8010d2a:	6825      	ldr	r5, [r4, #0]
 8010d2c:	6961      	ldr	r1, [r4, #20]
 8010d2e:	1d18      	adds	r0, r3, #4
 8010d30:	6030      	str	r0, [r6, #0]
 8010d32:	062e      	lsls	r6, r5, #24
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	d501      	bpl.n	8010d3c <_printf_i+0x1c0>
 8010d38:	6019      	str	r1, [r3, #0]
 8010d3a:	e002      	b.n	8010d42 <_printf_i+0x1c6>
 8010d3c:	0668      	lsls	r0, r5, #25
 8010d3e:	d5fb      	bpl.n	8010d38 <_printf_i+0x1bc>
 8010d40:	8019      	strh	r1, [r3, #0]
 8010d42:	2300      	movs	r3, #0
 8010d44:	6123      	str	r3, [r4, #16]
 8010d46:	4616      	mov	r6, r2
 8010d48:	e7bc      	b.n	8010cc4 <_printf_i+0x148>
 8010d4a:	6833      	ldr	r3, [r6, #0]
 8010d4c:	1d1a      	adds	r2, r3, #4
 8010d4e:	6032      	str	r2, [r6, #0]
 8010d50:	681e      	ldr	r6, [r3, #0]
 8010d52:	6862      	ldr	r2, [r4, #4]
 8010d54:	2100      	movs	r1, #0
 8010d56:	4630      	mov	r0, r6
 8010d58:	f7f7 f972 	bl	8008040 <memchr>
 8010d5c:	b108      	cbz	r0, 8010d62 <_printf_i+0x1e6>
 8010d5e:	1b80      	subs	r0, r0, r6
 8010d60:	6060      	str	r0, [r4, #4]
 8010d62:	6863      	ldr	r3, [r4, #4]
 8010d64:	6123      	str	r3, [r4, #16]
 8010d66:	2300      	movs	r3, #0
 8010d68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010d6c:	e7aa      	b.n	8010cc4 <_printf_i+0x148>
 8010d6e:	6923      	ldr	r3, [r4, #16]
 8010d70:	4632      	mov	r2, r6
 8010d72:	4649      	mov	r1, r9
 8010d74:	4640      	mov	r0, r8
 8010d76:	47d0      	blx	sl
 8010d78:	3001      	adds	r0, #1
 8010d7a:	d0ad      	beq.n	8010cd8 <_printf_i+0x15c>
 8010d7c:	6823      	ldr	r3, [r4, #0]
 8010d7e:	079b      	lsls	r3, r3, #30
 8010d80:	d413      	bmi.n	8010daa <_printf_i+0x22e>
 8010d82:	68e0      	ldr	r0, [r4, #12]
 8010d84:	9b03      	ldr	r3, [sp, #12]
 8010d86:	4298      	cmp	r0, r3
 8010d88:	bfb8      	it	lt
 8010d8a:	4618      	movlt	r0, r3
 8010d8c:	e7a6      	b.n	8010cdc <_printf_i+0x160>
 8010d8e:	2301      	movs	r3, #1
 8010d90:	4632      	mov	r2, r6
 8010d92:	4649      	mov	r1, r9
 8010d94:	4640      	mov	r0, r8
 8010d96:	47d0      	blx	sl
 8010d98:	3001      	adds	r0, #1
 8010d9a:	d09d      	beq.n	8010cd8 <_printf_i+0x15c>
 8010d9c:	3501      	adds	r5, #1
 8010d9e:	68e3      	ldr	r3, [r4, #12]
 8010da0:	9903      	ldr	r1, [sp, #12]
 8010da2:	1a5b      	subs	r3, r3, r1
 8010da4:	42ab      	cmp	r3, r5
 8010da6:	dcf2      	bgt.n	8010d8e <_printf_i+0x212>
 8010da8:	e7eb      	b.n	8010d82 <_printf_i+0x206>
 8010daa:	2500      	movs	r5, #0
 8010dac:	f104 0619 	add.w	r6, r4, #25
 8010db0:	e7f5      	b.n	8010d9e <_printf_i+0x222>
 8010db2:	bf00      	nop
 8010db4:	080136ea 	.word	0x080136ea
 8010db8:	080136fb 	.word	0x080136fb

08010dbc <std>:
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	b510      	push	{r4, lr}
 8010dc0:	4604      	mov	r4, r0
 8010dc2:	e9c0 3300 	strd	r3, r3, [r0]
 8010dc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010dca:	6083      	str	r3, [r0, #8]
 8010dcc:	8181      	strh	r1, [r0, #12]
 8010dce:	6643      	str	r3, [r0, #100]	@ 0x64
 8010dd0:	81c2      	strh	r2, [r0, #14]
 8010dd2:	6183      	str	r3, [r0, #24]
 8010dd4:	4619      	mov	r1, r3
 8010dd6:	2208      	movs	r2, #8
 8010dd8:	305c      	adds	r0, #92	@ 0x5c
 8010dda:	f000 f935 	bl	8011048 <memset>
 8010dde:	4b0d      	ldr	r3, [pc, #52]	@ (8010e14 <std+0x58>)
 8010de0:	6263      	str	r3, [r4, #36]	@ 0x24
 8010de2:	4b0d      	ldr	r3, [pc, #52]	@ (8010e18 <std+0x5c>)
 8010de4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010de6:	4b0d      	ldr	r3, [pc, #52]	@ (8010e1c <std+0x60>)
 8010de8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010dea:	4b0d      	ldr	r3, [pc, #52]	@ (8010e20 <std+0x64>)
 8010dec:	6323      	str	r3, [r4, #48]	@ 0x30
 8010dee:	4b0d      	ldr	r3, [pc, #52]	@ (8010e24 <std+0x68>)
 8010df0:	6224      	str	r4, [r4, #32]
 8010df2:	429c      	cmp	r4, r3
 8010df4:	d006      	beq.n	8010e04 <std+0x48>
 8010df6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010dfa:	4294      	cmp	r4, r2
 8010dfc:	d002      	beq.n	8010e04 <std+0x48>
 8010dfe:	33d0      	adds	r3, #208	@ 0xd0
 8010e00:	429c      	cmp	r4, r3
 8010e02:	d105      	bne.n	8010e10 <std+0x54>
 8010e04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010e0c:	f000 b9a8 	b.w	8011160 <__retarget_lock_init_recursive>
 8010e10:	bd10      	pop	{r4, pc}
 8010e12:	bf00      	nop
 8010e14:	08010f81 	.word	0x08010f81
 8010e18:	08010fa3 	.word	0x08010fa3
 8010e1c:	08010fdb 	.word	0x08010fdb
 8010e20:	08010fff 	.word	0x08010fff
 8010e24:	20000c74 	.word	0x20000c74

08010e28 <stdio_exit_handler>:
 8010e28:	4a02      	ldr	r2, [pc, #8]	@ (8010e34 <stdio_exit_handler+0xc>)
 8010e2a:	4903      	ldr	r1, [pc, #12]	@ (8010e38 <stdio_exit_handler+0x10>)
 8010e2c:	4803      	ldr	r0, [pc, #12]	@ (8010e3c <stdio_exit_handler+0x14>)
 8010e2e:	f000 b869 	b.w	8010f04 <_fwalk_sglue>
 8010e32:	bf00      	nop
 8010e34:	20000234 	.word	0x20000234
 8010e38:	08012add 	.word	0x08012add
 8010e3c:	20000244 	.word	0x20000244

08010e40 <cleanup_stdio>:
 8010e40:	6841      	ldr	r1, [r0, #4]
 8010e42:	4b0c      	ldr	r3, [pc, #48]	@ (8010e74 <cleanup_stdio+0x34>)
 8010e44:	4299      	cmp	r1, r3
 8010e46:	b510      	push	{r4, lr}
 8010e48:	4604      	mov	r4, r0
 8010e4a:	d001      	beq.n	8010e50 <cleanup_stdio+0x10>
 8010e4c:	f001 fe46 	bl	8012adc <_fflush_r>
 8010e50:	68a1      	ldr	r1, [r4, #8]
 8010e52:	4b09      	ldr	r3, [pc, #36]	@ (8010e78 <cleanup_stdio+0x38>)
 8010e54:	4299      	cmp	r1, r3
 8010e56:	d002      	beq.n	8010e5e <cleanup_stdio+0x1e>
 8010e58:	4620      	mov	r0, r4
 8010e5a:	f001 fe3f 	bl	8012adc <_fflush_r>
 8010e5e:	68e1      	ldr	r1, [r4, #12]
 8010e60:	4b06      	ldr	r3, [pc, #24]	@ (8010e7c <cleanup_stdio+0x3c>)
 8010e62:	4299      	cmp	r1, r3
 8010e64:	d004      	beq.n	8010e70 <cleanup_stdio+0x30>
 8010e66:	4620      	mov	r0, r4
 8010e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010e6c:	f001 be36 	b.w	8012adc <_fflush_r>
 8010e70:	bd10      	pop	{r4, pc}
 8010e72:	bf00      	nop
 8010e74:	20000c74 	.word	0x20000c74
 8010e78:	20000cdc 	.word	0x20000cdc
 8010e7c:	20000d44 	.word	0x20000d44

08010e80 <global_stdio_init.part.0>:
 8010e80:	b510      	push	{r4, lr}
 8010e82:	4b0b      	ldr	r3, [pc, #44]	@ (8010eb0 <global_stdio_init.part.0+0x30>)
 8010e84:	4c0b      	ldr	r4, [pc, #44]	@ (8010eb4 <global_stdio_init.part.0+0x34>)
 8010e86:	4a0c      	ldr	r2, [pc, #48]	@ (8010eb8 <global_stdio_init.part.0+0x38>)
 8010e88:	601a      	str	r2, [r3, #0]
 8010e8a:	4620      	mov	r0, r4
 8010e8c:	2200      	movs	r2, #0
 8010e8e:	2104      	movs	r1, #4
 8010e90:	f7ff ff94 	bl	8010dbc <std>
 8010e94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010e98:	2201      	movs	r2, #1
 8010e9a:	2109      	movs	r1, #9
 8010e9c:	f7ff ff8e 	bl	8010dbc <std>
 8010ea0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010ea4:	2202      	movs	r2, #2
 8010ea6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010eaa:	2112      	movs	r1, #18
 8010eac:	f7ff bf86 	b.w	8010dbc <std>
 8010eb0:	20000dac 	.word	0x20000dac
 8010eb4:	20000c74 	.word	0x20000c74
 8010eb8:	08010e29 	.word	0x08010e29

08010ebc <__sfp_lock_acquire>:
 8010ebc:	4801      	ldr	r0, [pc, #4]	@ (8010ec4 <__sfp_lock_acquire+0x8>)
 8010ebe:	f000 b950 	b.w	8011162 <__retarget_lock_acquire_recursive>
 8010ec2:	bf00      	nop
 8010ec4:	20000db5 	.word	0x20000db5

08010ec8 <__sfp_lock_release>:
 8010ec8:	4801      	ldr	r0, [pc, #4]	@ (8010ed0 <__sfp_lock_release+0x8>)
 8010eca:	f000 b94b 	b.w	8011164 <__retarget_lock_release_recursive>
 8010ece:	bf00      	nop
 8010ed0:	20000db5 	.word	0x20000db5

08010ed4 <__sinit>:
 8010ed4:	b510      	push	{r4, lr}
 8010ed6:	4604      	mov	r4, r0
 8010ed8:	f7ff fff0 	bl	8010ebc <__sfp_lock_acquire>
 8010edc:	6a23      	ldr	r3, [r4, #32]
 8010ede:	b11b      	cbz	r3, 8010ee8 <__sinit+0x14>
 8010ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010ee4:	f7ff bff0 	b.w	8010ec8 <__sfp_lock_release>
 8010ee8:	4b04      	ldr	r3, [pc, #16]	@ (8010efc <__sinit+0x28>)
 8010eea:	6223      	str	r3, [r4, #32]
 8010eec:	4b04      	ldr	r3, [pc, #16]	@ (8010f00 <__sinit+0x2c>)
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d1f5      	bne.n	8010ee0 <__sinit+0xc>
 8010ef4:	f7ff ffc4 	bl	8010e80 <global_stdio_init.part.0>
 8010ef8:	e7f2      	b.n	8010ee0 <__sinit+0xc>
 8010efa:	bf00      	nop
 8010efc:	08010e41 	.word	0x08010e41
 8010f00:	20000dac 	.word	0x20000dac

08010f04 <_fwalk_sglue>:
 8010f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f08:	4607      	mov	r7, r0
 8010f0a:	4688      	mov	r8, r1
 8010f0c:	4614      	mov	r4, r2
 8010f0e:	2600      	movs	r6, #0
 8010f10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010f14:	f1b9 0901 	subs.w	r9, r9, #1
 8010f18:	d505      	bpl.n	8010f26 <_fwalk_sglue+0x22>
 8010f1a:	6824      	ldr	r4, [r4, #0]
 8010f1c:	2c00      	cmp	r4, #0
 8010f1e:	d1f7      	bne.n	8010f10 <_fwalk_sglue+0xc>
 8010f20:	4630      	mov	r0, r6
 8010f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f26:	89ab      	ldrh	r3, [r5, #12]
 8010f28:	2b01      	cmp	r3, #1
 8010f2a:	d907      	bls.n	8010f3c <_fwalk_sglue+0x38>
 8010f2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010f30:	3301      	adds	r3, #1
 8010f32:	d003      	beq.n	8010f3c <_fwalk_sglue+0x38>
 8010f34:	4629      	mov	r1, r5
 8010f36:	4638      	mov	r0, r7
 8010f38:	47c0      	blx	r8
 8010f3a:	4306      	orrs	r6, r0
 8010f3c:	3568      	adds	r5, #104	@ 0x68
 8010f3e:	e7e9      	b.n	8010f14 <_fwalk_sglue+0x10>

08010f40 <siprintf>:
 8010f40:	b40e      	push	{r1, r2, r3}
 8010f42:	b500      	push	{lr}
 8010f44:	b09c      	sub	sp, #112	@ 0x70
 8010f46:	ab1d      	add	r3, sp, #116	@ 0x74
 8010f48:	9002      	str	r0, [sp, #8]
 8010f4a:	9006      	str	r0, [sp, #24]
 8010f4c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010f50:	4809      	ldr	r0, [pc, #36]	@ (8010f78 <siprintf+0x38>)
 8010f52:	9107      	str	r1, [sp, #28]
 8010f54:	9104      	str	r1, [sp, #16]
 8010f56:	4909      	ldr	r1, [pc, #36]	@ (8010f7c <siprintf+0x3c>)
 8010f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8010f5c:	9105      	str	r1, [sp, #20]
 8010f5e:	6800      	ldr	r0, [r0, #0]
 8010f60:	9301      	str	r3, [sp, #4]
 8010f62:	a902      	add	r1, sp, #8
 8010f64:	f001 fc3a 	bl	80127dc <_svfiprintf_r>
 8010f68:	9b02      	ldr	r3, [sp, #8]
 8010f6a:	2200      	movs	r2, #0
 8010f6c:	701a      	strb	r2, [r3, #0]
 8010f6e:	b01c      	add	sp, #112	@ 0x70
 8010f70:	f85d eb04 	ldr.w	lr, [sp], #4
 8010f74:	b003      	add	sp, #12
 8010f76:	4770      	bx	lr
 8010f78:	20000240 	.word	0x20000240
 8010f7c:	ffff0208 	.word	0xffff0208

08010f80 <__sread>:
 8010f80:	b510      	push	{r4, lr}
 8010f82:	460c      	mov	r4, r1
 8010f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010f88:	f000 f89c 	bl	80110c4 <_read_r>
 8010f8c:	2800      	cmp	r0, #0
 8010f8e:	bfab      	itete	ge
 8010f90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010f92:	89a3      	ldrhlt	r3, [r4, #12]
 8010f94:	181b      	addge	r3, r3, r0
 8010f96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010f9a:	bfac      	ite	ge
 8010f9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010f9e:	81a3      	strhlt	r3, [r4, #12]
 8010fa0:	bd10      	pop	{r4, pc}

08010fa2 <__swrite>:
 8010fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010fa6:	461f      	mov	r7, r3
 8010fa8:	898b      	ldrh	r3, [r1, #12]
 8010faa:	05db      	lsls	r3, r3, #23
 8010fac:	4605      	mov	r5, r0
 8010fae:	460c      	mov	r4, r1
 8010fb0:	4616      	mov	r6, r2
 8010fb2:	d505      	bpl.n	8010fc0 <__swrite+0x1e>
 8010fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010fb8:	2302      	movs	r3, #2
 8010fba:	2200      	movs	r2, #0
 8010fbc:	f000 f870 	bl	80110a0 <_lseek_r>
 8010fc0:	89a3      	ldrh	r3, [r4, #12]
 8010fc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010fc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010fca:	81a3      	strh	r3, [r4, #12]
 8010fcc:	4632      	mov	r2, r6
 8010fce:	463b      	mov	r3, r7
 8010fd0:	4628      	mov	r0, r5
 8010fd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010fd6:	f000 b887 	b.w	80110e8 <_write_r>

08010fda <__sseek>:
 8010fda:	b510      	push	{r4, lr}
 8010fdc:	460c      	mov	r4, r1
 8010fde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010fe2:	f000 f85d 	bl	80110a0 <_lseek_r>
 8010fe6:	1c43      	adds	r3, r0, #1
 8010fe8:	89a3      	ldrh	r3, [r4, #12]
 8010fea:	bf15      	itete	ne
 8010fec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010fee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010ff2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010ff6:	81a3      	strheq	r3, [r4, #12]
 8010ff8:	bf18      	it	ne
 8010ffa:	81a3      	strhne	r3, [r4, #12]
 8010ffc:	bd10      	pop	{r4, pc}

08010ffe <__sclose>:
 8010ffe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011002:	f000 b83d 	b.w	8011080 <_close_r>
	...

08011008 <_vsiprintf_r>:
 8011008:	b500      	push	{lr}
 801100a:	b09b      	sub	sp, #108	@ 0x6c
 801100c:	9100      	str	r1, [sp, #0]
 801100e:	9104      	str	r1, [sp, #16]
 8011010:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011014:	9105      	str	r1, [sp, #20]
 8011016:	9102      	str	r1, [sp, #8]
 8011018:	4905      	ldr	r1, [pc, #20]	@ (8011030 <_vsiprintf_r+0x28>)
 801101a:	9103      	str	r1, [sp, #12]
 801101c:	4669      	mov	r1, sp
 801101e:	f001 fbdd 	bl	80127dc <_svfiprintf_r>
 8011022:	9b00      	ldr	r3, [sp, #0]
 8011024:	2200      	movs	r2, #0
 8011026:	701a      	strb	r2, [r3, #0]
 8011028:	b01b      	add	sp, #108	@ 0x6c
 801102a:	f85d fb04 	ldr.w	pc, [sp], #4
 801102e:	bf00      	nop
 8011030:	ffff0208 	.word	0xffff0208

08011034 <vsiprintf>:
 8011034:	4613      	mov	r3, r2
 8011036:	460a      	mov	r2, r1
 8011038:	4601      	mov	r1, r0
 801103a:	4802      	ldr	r0, [pc, #8]	@ (8011044 <vsiprintf+0x10>)
 801103c:	6800      	ldr	r0, [r0, #0]
 801103e:	f7ff bfe3 	b.w	8011008 <_vsiprintf_r>
 8011042:	bf00      	nop
 8011044:	20000240 	.word	0x20000240

08011048 <memset>:
 8011048:	4402      	add	r2, r0
 801104a:	4603      	mov	r3, r0
 801104c:	4293      	cmp	r3, r2
 801104e:	d100      	bne.n	8011052 <memset+0xa>
 8011050:	4770      	bx	lr
 8011052:	f803 1b01 	strb.w	r1, [r3], #1
 8011056:	e7f9      	b.n	801104c <memset+0x4>

08011058 <strcat>:
 8011058:	b510      	push	{r4, lr}
 801105a:	4602      	mov	r2, r0
 801105c:	7814      	ldrb	r4, [r2, #0]
 801105e:	4613      	mov	r3, r2
 8011060:	3201      	adds	r2, #1
 8011062:	2c00      	cmp	r4, #0
 8011064:	d1fa      	bne.n	801105c <strcat+0x4>
 8011066:	3b01      	subs	r3, #1
 8011068:	f811 2b01 	ldrb.w	r2, [r1], #1
 801106c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011070:	2a00      	cmp	r2, #0
 8011072:	d1f9      	bne.n	8011068 <strcat+0x10>
 8011074:	bd10      	pop	{r4, pc}
	...

08011078 <_localeconv_r>:
 8011078:	4800      	ldr	r0, [pc, #0]	@ (801107c <_localeconv_r+0x4>)
 801107a:	4770      	bx	lr
 801107c:	20000380 	.word	0x20000380

08011080 <_close_r>:
 8011080:	b538      	push	{r3, r4, r5, lr}
 8011082:	4d06      	ldr	r5, [pc, #24]	@ (801109c <_close_r+0x1c>)
 8011084:	2300      	movs	r3, #0
 8011086:	4604      	mov	r4, r0
 8011088:	4608      	mov	r0, r1
 801108a:	602b      	str	r3, [r5, #0]
 801108c:	f7fa f85a 	bl	800b144 <_close>
 8011090:	1c43      	adds	r3, r0, #1
 8011092:	d102      	bne.n	801109a <_close_r+0x1a>
 8011094:	682b      	ldr	r3, [r5, #0]
 8011096:	b103      	cbz	r3, 801109a <_close_r+0x1a>
 8011098:	6023      	str	r3, [r4, #0]
 801109a:	bd38      	pop	{r3, r4, r5, pc}
 801109c:	20000db0 	.word	0x20000db0

080110a0 <_lseek_r>:
 80110a0:	b538      	push	{r3, r4, r5, lr}
 80110a2:	4d07      	ldr	r5, [pc, #28]	@ (80110c0 <_lseek_r+0x20>)
 80110a4:	4604      	mov	r4, r0
 80110a6:	4608      	mov	r0, r1
 80110a8:	4611      	mov	r1, r2
 80110aa:	2200      	movs	r2, #0
 80110ac:	602a      	str	r2, [r5, #0]
 80110ae:	461a      	mov	r2, r3
 80110b0:	f7fa f86f 	bl	800b192 <_lseek>
 80110b4:	1c43      	adds	r3, r0, #1
 80110b6:	d102      	bne.n	80110be <_lseek_r+0x1e>
 80110b8:	682b      	ldr	r3, [r5, #0]
 80110ba:	b103      	cbz	r3, 80110be <_lseek_r+0x1e>
 80110bc:	6023      	str	r3, [r4, #0]
 80110be:	bd38      	pop	{r3, r4, r5, pc}
 80110c0:	20000db0 	.word	0x20000db0

080110c4 <_read_r>:
 80110c4:	b538      	push	{r3, r4, r5, lr}
 80110c6:	4d07      	ldr	r5, [pc, #28]	@ (80110e4 <_read_r+0x20>)
 80110c8:	4604      	mov	r4, r0
 80110ca:	4608      	mov	r0, r1
 80110cc:	4611      	mov	r1, r2
 80110ce:	2200      	movs	r2, #0
 80110d0:	602a      	str	r2, [r5, #0]
 80110d2:	461a      	mov	r2, r3
 80110d4:	f7f9 fffd 	bl	800b0d2 <_read>
 80110d8:	1c43      	adds	r3, r0, #1
 80110da:	d102      	bne.n	80110e2 <_read_r+0x1e>
 80110dc:	682b      	ldr	r3, [r5, #0]
 80110de:	b103      	cbz	r3, 80110e2 <_read_r+0x1e>
 80110e0:	6023      	str	r3, [r4, #0]
 80110e2:	bd38      	pop	{r3, r4, r5, pc}
 80110e4:	20000db0 	.word	0x20000db0

080110e8 <_write_r>:
 80110e8:	b538      	push	{r3, r4, r5, lr}
 80110ea:	4d07      	ldr	r5, [pc, #28]	@ (8011108 <_write_r+0x20>)
 80110ec:	4604      	mov	r4, r0
 80110ee:	4608      	mov	r0, r1
 80110f0:	4611      	mov	r1, r2
 80110f2:	2200      	movs	r2, #0
 80110f4:	602a      	str	r2, [r5, #0]
 80110f6:	461a      	mov	r2, r3
 80110f8:	f7fa f808 	bl	800b10c <_write>
 80110fc:	1c43      	adds	r3, r0, #1
 80110fe:	d102      	bne.n	8011106 <_write_r+0x1e>
 8011100:	682b      	ldr	r3, [r5, #0]
 8011102:	b103      	cbz	r3, 8011106 <_write_r+0x1e>
 8011104:	6023      	str	r3, [r4, #0]
 8011106:	bd38      	pop	{r3, r4, r5, pc}
 8011108:	20000db0 	.word	0x20000db0

0801110c <__errno>:
 801110c:	4b01      	ldr	r3, [pc, #4]	@ (8011114 <__errno+0x8>)
 801110e:	6818      	ldr	r0, [r3, #0]
 8011110:	4770      	bx	lr
 8011112:	bf00      	nop
 8011114:	20000240 	.word	0x20000240

08011118 <__libc_init_array>:
 8011118:	b570      	push	{r4, r5, r6, lr}
 801111a:	4d0d      	ldr	r5, [pc, #52]	@ (8011150 <__libc_init_array+0x38>)
 801111c:	4c0d      	ldr	r4, [pc, #52]	@ (8011154 <__libc_init_array+0x3c>)
 801111e:	1b64      	subs	r4, r4, r5
 8011120:	10a4      	asrs	r4, r4, #2
 8011122:	2600      	movs	r6, #0
 8011124:	42a6      	cmp	r6, r4
 8011126:	d109      	bne.n	801113c <__libc_init_array+0x24>
 8011128:	4d0b      	ldr	r5, [pc, #44]	@ (8011158 <__libc_init_array+0x40>)
 801112a:	4c0c      	ldr	r4, [pc, #48]	@ (801115c <__libc_init_array+0x44>)
 801112c:	f002 f8e4 	bl	80132f8 <_init>
 8011130:	1b64      	subs	r4, r4, r5
 8011132:	10a4      	asrs	r4, r4, #2
 8011134:	2600      	movs	r6, #0
 8011136:	42a6      	cmp	r6, r4
 8011138:	d105      	bne.n	8011146 <__libc_init_array+0x2e>
 801113a:	bd70      	pop	{r4, r5, r6, pc}
 801113c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011140:	4798      	blx	r3
 8011142:	3601      	adds	r6, #1
 8011144:	e7ee      	b.n	8011124 <__libc_init_array+0xc>
 8011146:	f855 3b04 	ldr.w	r3, [r5], #4
 801114a:	4798      	blx	r3
 801114c:	3601      	adds	r6, #1
 801114e:	e7f2      	b.n	8011136 <__libc_init_array+0x1e>
 8011150:	08013a50 	.word	0x08013a50
 8011154:	08013a50 	.word	0x08013a50
 8011158:	08013a50 	.word	0x08013a50
 801115c:	08013a54 	.word	0x08013a54

08011160 <__retarget_lock_init_recursive>:
 8011160:	4770      	bx	lr

08011162 <__retarget_lock_acquire_recursive>:
 8011162:	4770      	bx	lr

08011164 <__retarget_lock_release_recursive>:
 8011164:	4770      	bx	lr

08011166 <memcpy>:
 8011166:	440a      	add	r2, r1
 8011168:	4291      	cmp	r1, r2
 801116a:	f100 33ff 	add.w	r3, r0, #4294967295
 801116e:	d100      	bne.n	8011172 <memcpy+0xc>
 8011170:	4770      	bx	lr
 8011172:	b510      	push	{r4, lr}
 8011174:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011178:	f803 4f01 	strb.w	r4, [r3, #1]!
 801117c:	4291      	cmp	r1, r2
 801117e:	d1f9      	bne.n	8011174 <memcpy+0xe>
 8011180:	bd10      	pop	{r4, pc}

08011182 <quorem>:
 8011182:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011186:	6903      	ldr	r3, [r0, #16]
 8011188:	690c      	ldr	r4, [r1, #16]
 801118a:	42a3      	cmp	r3, r4
 801118c:	4607      	mov	r7, r0
 801118e:	db7e      	blt.n	801128e <quorem+0x10c>
 8011190:	3c01      	subs	r4, #1
 8011192:	f101 0814 	add.w	r8, r1, #20
 8011196:	00a3      	lsls	r3, r4, #2
 8011198:	f100 0514 	add.w	r5, r0, #20
 801119c:	9300      	str	r3, [sp, #0]
 801119e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80111a2:	9301      	str	r3, [sp, #4]
 80111a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80111a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80111ac:	3301      	adds	r3, #1
 80111ae:	429a      	cmp	r2, r3
 80111b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80111b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80111b8:	d32e      	bcc.n	8011218 <quorem+0x96>
 80111ba:	f04f 0a00 	mov.w	sl, #0
 80111be:	46c4      	mov	ip, r8
 80111c0:	46ae      	mov	lr, r5
 80111c2:	46d3      	mov	fp, sl
 80111c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80111c8:	b298      	uxth	r0, r3
 80111ca:	fb06 a000 	mla	r0, r6, r0, sl
 80111ce:	0c02      	lsrs	r2, r0, #16
 80111d0:	0c1b      	lsrs	r3, r3, #16
 80111d2:	fb06 2303 	mla	r3, r6, r3, r2
 80111d6:	f8de 2000 	ldr.w	r2, [lr]
 80111da:	b280      	uxth	r0, r0
 80111dc:	b292      	uxth	r2, r2
 80111de:	1a12      	subs	r2, r2, r0
 80111e0:	445a      	add	r2, fp
 80111e2:	f8de 0000 	ldr.w	r0, [lr]
 80111e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80111ea:	b29b      	uxth	r3, r3
 80111ec:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80111f0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80111f4:	b292      	uxth	r2, r2
 80111f6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80111fa:	45e1      	cmp	r9, ip
 80111fc:	f84e 2b04 	str.w	r2, [lr], #4
 8011200:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011204:	d2de      	bcs.n	80111c4 <quorem+0x42>
 8011206:	9b00      	ldr	r3, [sp, #0]
 8011208:	58eb      	ldr	r3, [r5, r3]
 801120a:	b92b      	cbnz	r3, 8011218 <quorem+0x96>
 801120c:	9b01      	ldr	r3, [sp, #4]
 801120e:	3b04      	subs	r3, #4
 8011210:	429d      	cmp	r5, r3
 8011212:	461a      	mov	r2, r3
 8011214:	d32f      	bcc.n	8011276 <quorem+0xf4>
 8011216:	613c      	str	r4, [r7, #16]
 8011218:	4638      	mov	r0, r7
 801121a:	f001 f97b 	bl	8012514 <__mcmp>
 801121e:	2800      	cmp	r0, #0
 8011220:	db25      	blt.n	801126e <quorem+0xec>
 8011222:	4629      	mov	r1, r5
 8011224:	2000      	movs	r0, #0
 8011226:	f858 2b04 	ldr.w	r2, [r8], #4
 801122a:	f8d1 c000 	ldr.w	ip, [r1]
 801122e:	fa1f fe82 	uxth.w	lr, r2
 8011232:	fa1f f38c 	uxth.w	r3, ip
 8011236:	eba3 030e 	sub.w	r3, r3, lr
 801123a:	4403      	add	r3, r0
 801123c:	0c12      	lsrs	r2, r2, #16
 801123e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011242:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011246:	b29b      	uxth	r3, r3
 8011248:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801124c:	45c1      	cmp	r9, r8
 801124e:	f841 3b04 	str.w	r3, [r1], #4
 8011252:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011256:	d2e6      	bcs.n	8011226 <quorem+0xa4>
 8011258:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801125c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011260:	b922      	cbnz	r2, 801126c <quorem+0xea>
 8011262:	3b04      	subs	r3, #4
 8011264:	429d      	cmp	r5, r3
 8011266:	461a      	mov	r2, r3
 8011268:	d30b      	bcc.n	8011282 <quorem+0x100>
 801126a:	613c      	str	r4, [r7, #16]
 801126c:	3601      	adds	r6, #1
 801126e:	4630      	mov	r0, r6
 8011270:	b003      	add	sp, #12
 8011272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011276:	6812      	ldr	r2, [r2, #0]
 8011278:	3b04      	subs	r3, #4
 801127a:	2a00      	cmp	r2, #0
 801127c:	d1cb      	bne.n	8011216 <quorem+0x94>
 801127e:	3c01      	subs	r4, #1
 8011280:	e7c6      	b.n	8011210 <quorem+0x8e>
 8011282:	6812      	ldr	r2, [r2, #0]
 8011284:	3b04      	subs	r3, #4
 8011286:	2a00      	cmp	r2, #0
 8011288:	d1ef      	bne.n	801126a <quorem+0xe8>
 801128a:	3c01      	subs	r4, #1
 801128c:	e7ea      	b.n	8011264 <quorem+0xe2>
 801128e:	2000      	movs	r0, #0
 8011290:	e7ee      	b.n	8011270 <quorem+0xee>
 8011292:	0000      	movs	r0, r0
 8011294:	0000      	movs	r0, r0
	...

08011298 <_dtoa_r>:
 8011298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801129c:	69c7      	ldr	r7, [r0, #28]
 801129e:	b099      	sub	sp, #100	@ 0x64
 80112a0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80112a4:	ec55 4b10 	vmov	r4, r5, d0
 80112a8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80112aa:	9109      	str	r1, [sp, #36]	@ 0x24
 80112ac:	4683      	mov	fp, r0
 80112ae:	920e      	str	r2, [sp, #56]	@ 0x38
 80112b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80112b2:	b97f      	cbnz	r7, 80112d4 <_dtoa_r+0x3c>
 80112b4:	2010      	movs	r0, #16
 80112b6:	f000 fdfd 	bl	8011eb4 <malloc>
 80112ba:	4602      	mov	r2, r0
 80112bc:	f8cb 001c 	str.w	r0, [fp, #28]
 80112c0:	b920      	cbnz	r0, 80112cc <_dtoa_r+0x34>
 80112c2:	4ba7      	ldr	r3, [pc, #668]	@ (8011560 <_dtoa_r+0x2c8>)
 80112c4:	21ef      	movs	r1, #239	@ 0xef
 80112c6:	48a7      	ldr	r0, [pc, #668]	@ (8011564 <_dtoa_r+0x2cc>)
 80112c8:	f001 fc5a 	bl	8012b80 <__assert_func>
 80112cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80112d0:	6007      	str	r7, [r0, #0]
 80112d2:	60c7      	str	r7, [r0, #12]
 80112d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80112d8:	6819      	ldr	r1, [r3, #0]
 80112da:	b159      	cbz	r1, 80112f4 <_dtoa_r+0x5c>
 80112dc:	685a      	ldr	r2, [r3, #4]
 80112de:	604a      	str	r2, [r1, #4]
 80112e0:	2301      	movs	r3, #1
 80112e2:	4093      	lsls	r3, r2
 80112e4:	608b      	str	r3, [r1, #8]
 80112e6:	4658      	mov	r0, fp
 80112e8:	f000 feda 	bl	80120a0 <_Bfree>
 80112ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80112f0:	2200      	movs	r2, #0
 80112f2:	601a      	str	r2, [r3, #0]
 80112f4:	1e2b      	subs	r3, r5, #0
 80112f6:	bfb9      	ittee	lt
 80112f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80112fc:	9303      	strlt	r3, [sp, #12]
 80112fe:	2300      	movge	r3, #0
 8011300:	6033      	strge	r3, [r6, #0]
 8011302:	9f03      	ldr	r7, [sp, #12]
 8011304:	4b98      	ldr	r3, [pc, #608]	@ (8011568 <_dtoa_r+0x2d0>)
 8011306:	bfbc      	itt	lt
 8011308:	2201      	movlt	r2, #1
 801130a:	6032      	strlt	r2, [r6, #0]
 801130c:	43bb      	bics	r3, r7
 801130e:	d112      	bne.n	8011336 <_dtoa_r+0x9e>
 8011310:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8011312:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011316:	6013      	str	r3, [r2, #0]
 8011318:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801131c:	4323      	orrs	r3, r4
 801131e:	f000 854d 	beq.w	8011dbc <_dtoa_r+0xb24>
 8011322:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011324:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801157c <_dtoa_r+0x2e4>
 8011328:	2b00      	cmp	r3, #0
 801132a:	f000 854f 	beq.w	8011dcc <_dtoa_r+0xb34>
 801132e:	f10a 0303 	add.w	r3, sl, #3
 8011332:	f000 bd49 	b.w	8011dc8 <_dtoa_r+0xb30>
 8011336:	ed9d 7b02 	vldr	d7, [sp, #8]
 801133a:	2200      	movs	r2, #0
 801133c:	ec51 0b17 	vmov	r0, r1, d7
 8011340:	2300      	movs	r3, #0
 8011342:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8011346:	f7f7 faf7 	bl	8008938 <__aeabi_dcmpeq>
 801134a:	4680      	mov	r8, r0
 801134c:	b158      	cbz	r0, 8011366 <_dtoa_r+0xce>
 801134e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8011350:	2301      	movs	r3, #1
 8011352:	6013      	str	r3, [r2, #0]
 8011354:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011356:	b113      	cbz	r3, 801135e <_dtoa_r+0xc6>
 8011358:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801135a:	4b84      	ldr	r3, [pc, #528]	@ (801156c <_dtoa_r+0x2d4>)
 801135c:	6013      	str	r3, [r2, #0]
 801135e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8011580 <_dtoa_r+0x2e8>
 8011362:	f000 bd33 	b.w	8011dcc <_dtoa_r+0xb34>
 8011366:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801136a:	aa16      	add	r2, sp, #88	@ 0x58
 801136c:	a917      	add	r1, sp, #92	@ 0x5c
 801136e:	4658      	mov	r0, fp
 8011370:	f001 f980 	bl	8012674 <__d2b>
 8011374:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011378:	4681      	mov	r9, r0
 801137a:	2e00      	cmp	r6, #0
 801137c:	d077      	beq.n	801146e <_dtoa_r+0x1d6>
 801137e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011380:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8011384:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011388:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801138c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011390:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011394:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011398:	4619      	mov	r1, r3
 801139a:	2200      	movs	r2, #0
 801139c:	4b74      	ldr	r3, [pc, #464]	@ (8011570 <_dtoa_r+0x2d8>)
 801139e:	f7f6 feab 	bl	80080f8 <__aeabi_dsub>
 80113a2:	a369      	add	r3, pc, #420	@ (adr r3, 8011548 <_dtoa_r+0x2b0>)
 80113a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113a8:	f7f7 f85e 	bl	8008468 <__aeabi_dmul>
 80113ac:	a368      	add	r3, pc, #416	@ (adr r3, 8011550 <_dtoa_r+0x2b8>)
 80113ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113b2:	f7f6 fea3 	bl	80080fc <__adddf3>
 80113b6:	4604      	mov	r4, r0
 80113b8:	4630      	mov	r0, r6
 80113ba:	460d      	mov	r5, r1
 80113bc:	f7f6 ffea 	bl	8008394 <__aeabi_i2d>
 80113c0:	a365      	add	r3, pc, #404	@ (adr r3, 8011558 <_dtoa_r+0x2c0>)
 80113c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113c6:	f7f7 f84f 	bl	8008468 <__aeabi_dmul>
 80113ca:	4602      	mov	r2, r0
 80113cc:	460b      	mov	r3, r1
 80113ce:	4620      	mov	r0, r4
 80113d0:	4629      	mov	r1, r5
 80113d2:	f7f6 fe93 	bl	80080fc <__adddf3>
 80113d6:	4604      	mov	r4, r0
 80113d8:	460d      	mov	r5, r1
 80113da:	f7f7 faf5 	bl	80089c8 <__aeabi_d2iz>
 80113de:	2200      	movs	r2, #0
 80113e0:	4607      	mov	r7, r0
 80113e2:	2300      	movs	r3, #0
 80113e4:	4620      	mov	r0, r4
 80113e6:	4629      	mov	r1, r5
 80113e8:	f7f7 fab0 	bl	800894c <__aeabi_dcmplt>
 80113ec:	b140      	cbz	r0, 8011400 <_dtoa_r+0x168>
 80113ee:	4638      	mov	r0, r7
 80113f0:	f7f6 ffd0 	bl	8008394 <__aeabi_i2d>
 80113f4:	4622      	mov	r2, r4
 80113f6:	462b      	mov	r3, r5
 80113f8:	f7f7 fa9e 	bl	8008938 <__aeabi_dcmpeq>
 80113fc:	b900      	cbnz	r0, 8011400 <_dtoa_r+0x168>
 80113fe:	3f01      	subs	r7, #1
 8011400:	2f16      	cmp	r7, #22
 8011402:	d851      	bhi.n	80114a8 <_dtoa_r+0x210>
 8011404:	4b5b      	ldr	r3, [pc, #364]	@ (8011574 <_dtoa_r+0x2dc>)
 8011406:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801140a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801140e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011412:	f7f7 fa9b 	bl	800894c <__aeabi_dcmplt>
 8011416:	2800      	cmp	r0, #0
 8011418:	d048      	beq.n	80114ac <_dtoa_r+0x214>
 801141a:	3f01      	subs	r7, #1
 801141c:	2300      	movs	r3, #0
 801141e:	9312      	str	r3, [sp, #72]	@ 0x48
 8011420:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011422:	1b9b      	subs	r3, r3, r6
 8011424:	1e5a      	subs	r2, r3, #1
 8011426:	bf44      	itt	mi
 8011428:	f1c3 0801 	rsbmi	r8, r3, #1
 801142c:	2300      	movmi	r3, #0
 801142e:	9208      	str	r2, [sp, #32]
 8011430:	bf54      	ite	pl
 8011432:	f04f 0800 	movpl.w	r8, #0
 8011436:	9308      	strmi	r3, [sp, #32]
 8011438:	2f00      	cmp	r7, #0
 801143a:	db39      	blt.n	80114b0 <_dtoa_r+0x218>
 801143c:	9b08      	ldr	r3, [sp, #32]
 801143e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8011440:	443b      	add	r3, r7
 8011442:	9308      	str	r3, [sp, #32]
 8011444:	2300      	movs	r3, #0
 8011446:	930a      	str	r3, [sp, #40]	@ 0x28
 8011448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801144a:	2b09      	cmp	r3, #9
 801144c:	d864      	bhi.n	8011518 <_dtoa_r+0x280>
 801144e:	2b05      	cmp	r3, #5
 8011450:	bfc4      	itt	gt
 8011452:	3b04      	subgt	r3, #4
 8011454:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8011456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011458:	f1a3 0302 	sub.w	r3, r3, #2
 801145c:	bfcc      	ite	gt
 801145e:	2400      	movgt	r4, #0
 8011460:	2401      	movle	r4, #1
 8011462:	2b03      	cmp	r3, #3
 8011464:	d863      	bhi.n	801152e <_dtoa_r+0x296>
 8011466:	e8df f003 	tbb	[pc, r3]
 801146a:	372a      	.short	0x372a
 801146c:	5535      	.short	0x5535
 801146e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8011472:	441e      	add	r6, r3
 8011474:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011478:	2b20      	cmp	r3, #32
 801147a:	bfc1      	itttt	gt
 801147c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011480:	409f      	lslgt	r7, r3
 8011482:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011486:	fa24 f303 	lsrgt.w	r3, r4, r3
 801148a:	bfd6      	itet	le
 801148c:	f1c3 0320 	rsble	r3, r3, #32
 8011490:	ea47 0003 	orrgt.w	r0, r7, r3
 8011494:	fa04 f003 	lslle.w	r0, r4, r3
 8011498:	f7f6 ff6c 	bl	8008374 <__aeabi_ui2d>
 801149c:	2201      	movs	r2, #1
 801149e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80114a2:	3e01      	subs	r6, #1
 80114a4:	9214      	str	r2, [sp, #80]	@ 0x50
 80114a6:	e777      	b.n	8011398 <_dtoa_r+0x100>
 80114a8:	2301      	movs	r3, #1
 80114aa:	e7b8      	b.n	801141e <_dtoa_r+0x186>
 80114ac:	9012      	str	r0, [sp, #72]	@ 0x48
 80114ae:	e7b7      	b.n	8011420 <_dtoa_r+0x188>
 80114b0:	427b      	negs	r3, r7
 80114b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80114b4:	2300      	movs	r3, #0
 80114b6:	eba8 0807 	sub.w	r8, r8, r7
 80114ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 80114bc:	e7c4      	b.n	8011448 <_dtoa_r+0x1b0>
 80114be:	2300      	movs	r3, #0
 80114c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80114c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	dc35      	bgt.n	8011534 <_dtoa_r+0x29c>
 80114c8:	2301      	movs	r3, #1
 80114ca:	9300      	str	r3, [sp, #0]
 80114cc:	9307      	str	r3, [sp, #28]
 80114ce:	461a      	mov	r2, r3
 80114d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80114d2:	e00b      	b.n	80114ec <_dtoa_r+0x254>
 80114d4:	2301      	movs	r3, #1
 80114d6:	e7f3      	b.n	80114c0 <_dtoa_r+0x228>
 80114d8:	2300      	movs	r3, #0
 80114da:	930b      	str	r3, [sp, #44]	@ 0x2c
 80114dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80114de:	18fb      	adds	r3, r7, r3
 80114e0:	9300      	str	r3, [sp, #0]
 80114e2:	3301      	adds	r3, #1
 80114e4:	2b01      	cmp	r3, #1
 80114e6:	9307      	str	r3, [sp, #28]
 80114e8:	bfb8      	it	lt
 80114ea:	2301      	movlt	r3, #1
 80114ec:	f8db 001c 	ldr.w	r0, [fp, #28]
 80114f0:	2100      	movs	r1, #0
 80114f2:	2204      	movs	r2, #4
 80114f4:	f102 0514 	add.w	r5, r2, #20
 80114f8:	429d      	cmp	r5, r3
 80114fa:	d91f      	bls.n	801153c <_dtoa_r+0x2a4>
 80114fc:	6041      	str	r1, [r0, #4]
 80114fe:	4658      	mov	r0, fp
 8011500:	f000 fd8e 	bl	8012020 <_Balloc>
 8011504:	4682      	mov	sl, r0
 8011506:	2800      	cmp	r0, #0
 8011508:	d13c      	bne.n	8011584 <_dtoa_r+0x2ec>
 801150a:	4b1b      	ldr	r3, [pc, #108]	@ (8011578 <_dtoa_r+0x2e0>)
 801150c:	4602      	mov	r2, r0
 801150e:	f240 11af 	movw	r1, #431	@ 0x1af
 8011512:	e6d8      	b.n	80112c6 <_dtoa_r+0x2e>
 8011514:	2301      	movs	r3, #1
 8011516:	e7e0      	b.n	80114da <_dtoa_r+0x242>
 8011518:	2401      	movs	r4, #1
 801151a:	2300      	movs	r3, #0
 801151c:	9309      	str	r3, [sp, #36]	@ 0x24
 801151e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011520:	f04f 33ff 	mov.w	r3, #4294967295
 8011524:	9300      	str	r3, [sp, #0]
 8011526:	9307      	str	r3, [sp, #28]
 8011528:	2200      	movs	r2, #0
 801152a:	2312      	movs	r3, #18
 801152c:	e7d0      	b.n	80114d0 <_dtoa_r+0x238>
 801152e:	2301      	movs	r3, #1
 8011530:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011532:	e7f5      	b.n	8011520 <_dtoa_r+0x288>
 8011534:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011536:	9300      	str	r3, [sp, #0]
 8011538:	9307      	str	r3, [sp, #28]
 801153a:	e7d7      	b.n	80114ec <_dtoa_r+0x254>
 801153c:	3101      	adds	r1, #1
 801153e:	0052      	lsls	r2, r2, #1
 8011540:	e7d8      	b.n	80114f4 <_dtoa_r+0x25c>
 8011542:	bf00      	nop
 8011544:	f3af 8000 	nop.w
 8011548:	636f4361 	.word	0x636f4361
 801154c:	3fd287a7 	.word	0x3fd287a7
 8011550:	8b60c8b3 	.word	0x8b60c8b3
 8011554:	3fc68a28 	.word	0x3fc68a28
 8011558:	509f79fb 	.word	0x509f79fb
 801155c:	3fd34413 	.word	0x3fd34413
 8011560:	08013719 	.word	0x08013719
 8011564:	08013730 	.word	0x08013730
 8011568:	7ff00000 	.word	0x7ff00000
 801156c:	080136e9 	.word	0x080136e9
 8011570:	3ff80000 	.word	0x3ff80000
 8011574:	08013828 	.word	0x08013828
 8011578:	08013788 	.word	0x08013788
 801157c:	08013715 	.word	0x08013715
 8011580:	080136e8 	.word	0x080136e8
 8011584:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011588:	6018      	str	r0, [r3, #0]
 801158a:	9b07      	ldr	r3, [sp, #28]
 801158c:	2b0e      	cmp	r3, #14
 801158e:	f200 80a4 	bhi.w	80116da <_dtoa_r+0x442>
 8011592:	2c00      	cmp	r4, #0
 8011594:	f000 80a1 	beq.w	80116da <_dtoa_r+0x442>
 8011598:	2f00      	cmp	r7, #0
 801159a:	dd33      	ble.n	8011604 <_dtoa_r+0x36c>
 801159c:	4bad      	ldr	r3, [pc, #692]	@ (8011854 <_dtoa_r+0x5bc>)
 801159e:	f007 020f 	and.w	r2, r7, #15
 80115a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80115a6:	ed93 7b00 	vldr	d7, [r3]
 80115aa:	05f8      	lsls	r0, r7, #23
 80115ac:	ed8d 7b04 	vstr	d7, [sp, #16]
 80115b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80115b4:	d516      	bpl.n	80115e4 <_dtoa_r+0x34c>
 80115b6:	4ba8      	ldr	r3, [pc, #672]	@ (8011858 <_dtoa_r+0x5c0>)
 80115b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80115bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80115c0:	f7f7 f87c 	bl	80086bc <__aeabi_ddiv>
 80115c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80115c8:	f004 040f 	and.w	r4, r4, #15
 80115cc:	2603      	movs	r6, #3
 80115ce:	4da2      	ldr	r5, [pc, #648]	@ (8011858 <_dtoa_r+0x5c0>)
 80115d0:	b954      	cbnz	r4, 80115e8 <_dtoa_r+0x350>
 80115d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80115d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80115da:	f7f7 f86f 	bl	80086bc <__aeabi_ddiv>
 80115de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80115e2:	e028      	b.n	8011636 <_dtoa_r+0x39e>
 80115e4:	2602      	movs	r6, #2
 80115e6:	e7f2      	b.n	80115ce <_dtoa_r+0x336>
 80115e8:	07e1      	lsls	r1, r4, #31
 80115ea:	d508      	bpl.n	80115fe <_dtoa_r+0x366>
 80115ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80115f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80115f4:	f7f6 ff38 	bl	8008468 <__aeabi_dmul>
 80115f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80115fc:	3601      	adds	r6, #1
 80115fe:	1064      	asrs	r4, r4, #1
 8011600:	3508      	adds	r5, #8
 8011602:	e7e5      	b.n	80115d0 <_dtoa_r+0x338>
 8011604:	f000 80d2 	beq.w	80117ac <_dtoa_r+0x514>
 8011608:	427c      	negs	r4, r7
 801160a:	4b92      	ldr	r3, [pc, #584]	@ (8011854 <_dtoa_r+0x5bc>)
 801160c:	4d92      	ldr	r5, [pc, #584]	@ (8011858 <_dtoa_r+0x5c0>)
 801160e:	f004 020f 	and.w	r2, r4, #15
 8011612:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011616:	e9d3 2300 	ldrd	r2, r3, [r3]
 801161a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801161e:	f7f6 ff23 	bl	8008468 <__aeabi_dmul>
 8011622:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011626:	1124      	asrs	r4, r4, #4
 8011628:	2300      	movs	r3, #0
 801162a:	2602      	movs	r6, #2
 801162c:	2c00      	cmp	r4, #0
 801162e:	f040 80b2 	bne.w	8011796 <_dtoa_r+0x4fe>
 8011632:	2b00      	cmp	r3, #0
 8011634:	d1d3      	bne.n	80115de <_dtoa_r+0x346>
 8011636:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011638:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801163c:	2b00      	cmp	r3, #0
 801163e:	f000 80b7 	beq.w	80117b0 <_dtoa_r+0x518>
 8011642:	4b86      	ldr	r3, [pc, #536]	@ (801185c <_dtoa_r+0x5c4>)
 8011644:	2200      	movs	r2, #0
 8011646:	4620      	mov	r0, r4
 8011648:	4629      	mov	r1, r5
 801164a:	f7f7 f97f 	bl	800894c <__aeabi_dcmplt>
 801164e:	2800      	cmp	r0, #0
 8011650:	f000 80ae 	beq.w	80117b0 <_dtoa_r+0x518>
 8011654:	9b07      	ldr	r3, [sp, #28]
 8011656:	2b00      	cmp	r3, #0
 8011658:	f000 80aa 	beq.w	80117b0 <_dtoa_r+0x518>
 801165c:	9b00      	ldr	r3, [sp, #0]
 801165e:	2b00      	cmp	r3, #0
 8011660:	dd37      	ble.n	80116d2 <_dtoa_r+0x43a>
 8011662:	1e7b      	subs	r3, r7, #1
 8011664:	9304      	str	r3, [sp, #16]
 8011666:	4620      	mov	r0, r4
 8011668:	4b7d      	ldr	r3, [pc, #500]	@ (8011860 <_dtoa_r+0x5c8>)
 801166a:	2200      	movs	r2, #0
 801166c:	4629      	mov	r1, r5
 801166e:	f7f6 fefb 	bl	8008468 <__aeabi_dmul>
 8011672:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011676:	9c00      	ldr	r4, [sp, #0]
 8011678:	3601      	adds	r6, #1
 801167a:	4630      	mov	r0, r6
 801167c:	f7f6 fe8a 	bl	8008394 <__aeabi_i2d>
 8011680:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011684:	f7f6 fef0 	bl	8008468 <__aeabi_dmul>
 8011688:	4b76      	ldr	r3, [pc, #472]	@ (8011864 <_dtoa_r+0x5cc>)
 801168a:	2200      	movs	r2, #0
 801168c:	f7f6 fd36 	bl	80080fc <__adddf3>
 8011690:	4605      	mov	r5, r0
 8011692:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011696:	2c00      	cmp	r4, #0
 8011698:	f040 808d 	bne.w	80117b6 <_dtoa_r+0x51e>
 801169c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80116a0:	4b71      	ldr	r3, [pc, #452]	@ (8011868 <_dtoa_r+0x5d0>)
 80116a2:	2200      	movs	r2, #0
 80116a4:	f7f6 fd28 	bl	80080f8 <__aeabi_dsub>
 80116a8:	4602      	mov	r2, r0
 80116aa:	460b      	mov	r3, r1
 80116ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80116b0:	462a      	mov	r2, r5
 80116b2:	4633      	mov	r3, r6
 80116b4:	f7f7 f968 	bl	8008988 <__aeabi_dcmpgt>
 80116b8:	2800      	cmp	r0, #0
 80116ba:	f040 828b 	bne.w	8011bd4 <_dtoa_r+0x93c>
 80116be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80116c2:	462a      	mov	r2, r5
 80116c4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80116c8:	f7f7 f940 	bl	800894c <__aeabi_dcmplt>
 80116cc:	2800      	cmp	r0, #0
 80116ce:	f040 8128 	bne.w	8011922 <_dtoa_r+0x68a>
 80116d2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80116d6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80116da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80116dc:	2b00      	cmp	r3, #0
 80116de:	f2c0 815a 	blt.w	8011996 <_dtoa_r+0x6fe>
 80116e2:	2f0e      	cmp	r7, #14
 80116e4:	f300 8157 	bgt.w	8011996 <_dtoa_r+0x6fe>
 80116e8:	4b5a      	ldr	r3, [pc, #360]	@ (8011854 <_dtoa_r+0x5bc>)
 80116ea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80116ee:	ed93 7b00 	vldr	d7, [r3]
 80116f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	ed8d 7b00 	vstr	d7, [sp]
 80116fa:	da03      	bge.n	8011704 <_dtoa_r+0x46c>
 80116fc:	9b07      	ldr	r3, [sp, #28]
 80116fe:	2b00      	cmp	r3, #0
 8011700:	f340 8101 	ble.w	8011906 <_dtoa_r+0x66e>
 8011704:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8011708:	4656      	mov	r6, sl
 801170a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801170e:	4620      	mov	r0, r4
 8011710:	4629      	mov	r1, r5
 8011712:	f7f6 ffd3 	bl	80086bc <__aeabi_ddiv>
 8011716:	f7f7 f957 	bl	80089c8 <__aeabi_d2iz>
 801171a:	4680      	mov	r8, r0
 801171c:	f7f6 fe3a 	bl	8008394 <__aeabi_i2d>
 8011720:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011724:	f7f6 fea0 	bl	8008468 <__aeabi_dmul>
 8011728:	4602      	mov	r2, r0
 801172a:	460b      	mov	r3, r1
 801172c:	4620      	mov	r0, r4
 801172e:	4629      	mov	r1, r5
 8011730:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8011734:	f7f6 fce0 	bl	80080f8 <__aeabi_dsub>
 8011738:	f806 4b01 	strb.w	r4, [r6], #1
 801173c:	9d07      	ldr	r5, [sp, #28]
 801173e:	eba6 040a 	sub.w	r4, r6, sl
 8011742:	42a5      	cmp	r5, r4
 8011744:	4602      	mov	r2, r0
 8011746:	460b      	mov	r3, r1
 8011748:	f040 8117 	bne.w	801197a <_dtoa_r+0x6e2>
 801174c:	f7f6 fcd6 	bl	80080fc <__adddf3>
 8011750:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011754:	4604      	mov	r4, r0
 8011756:	460d      	mov	r5, r1
 8011758:	f7f7 f916 	bl	8008988 <__aeabi_dcmpgt>
 801175c:	2800      	cmp	r0, #0
 801175e:	f040 80f9 	bne.w	8011954 <_dtoa_r+0x6bc>
 8011762:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011766:	4620      	mov	r0, r4
 8011768:	4629      	mov	r1, r5
 801176a:	f7f7 f8e5 	bl	8008938 <__aeabi_dcmpeq>
 801176e:	b118      	cbz	r0, 8011778 <_dtoa_r+0x4e0>
 8011770:	f018 0f01 	tst.w	r8, #1
 8011774:	f040 80ee 	bne.w	8011954 <_dtoa_r+0x6bc>
 8011778:	4649      	mov	r1, r9
 801177a:	4658      	mov	r0, fp
 801177c:	f000 fc90 	bl	80120a0 <_Bfree>
 8011780:	2300      	movs	r3, #0
 8011782:	7033      	strb	r3, [r6, #0]
 8011784:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011786:	3701      	adds	r7, #1
 8011788:	601f      	str	r7, [r3, #0]
 801178a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801178c:	2b00      	cmp	r3, #0
 801178e:	f000 831d 	beq.w	8011dcc <_dtoa_r+0xb34>
 8011792:	601e      	str	r6, [r3, #0]
 8011794:	e31a      	b.n	8011dcc <_dtoa_r+0xb34>
 8011796:	07e2      	lsls	r2, r4, #31
 8011798:	d505      	bpl.n	80117a6 <_dtoa_r+0x50e>
 801179a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801179e:	f7f6 fe63 	bl	8008468 <__aeabi_dmul>
 80117a2:	3601      	adds	r6, #1
 80117a4:	2301      	movs	r3, #1
 80117a6:	1064      	asrs	r4, r4, #1
 80117a8:	3508      	adds	r5, #8
 80117aa:	e73f      	b.n	801162c <_dtoa_r+0x394>
 80117ac:	2602      	movs	r6, #2
 80117ae:	e742      	b.n	8011636 <_dtoa_r+0x39e>
 80117b0:	9c07      	ldr	r4, [sp, #28]
 80117b2:	9704      	str	r7, [sp, #16]
 80117b4:	e761      	b.n	801167a <_dtoa_r+0x3e2>
 80117b6:	4b27      	ldr	r3, [pc, #156]	@ (8011854 <_dtoa_r+0x5bc>)
 80117b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80117ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80117be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80117c2:	4454      	add	r4, sl
 80117c4:	2900      	cmp	r1, #0
 80117c6:	d053      	beq.n	8011870 <_dtoa_r+0x5d8>
 80117c8:	4928      	ldr	r1, [pc, #160]	@ (801186c <_dtoa_r+0x5d4>)
 80117ca:	2000      	movs	r0, #0
 80117cc:	f7f6 ff76 	bl	80086bc <__aeabi_ddiv>
 80117d0:	4633      	mov	r3, r6
 80117d2:	462a      	mov	r2, r5
 80117d4:	f7f6 fc90 	bl	80080f8 <__aeabi_dsub>
 80117d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80117dc:	4656      	mov	r6, sl
 80117de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80117e2:	f7f7 f8f1 	bl	80089c8 <__aeabi_d2iz>
 80117e6:	4605      	mov	r5, r0
 80117e8:	f7f6 fdd4 	bl	8008394 <__aeabi_i2d>
 80117ec:	4602      	mov	r2, r0
 80117ee:	460b      	mov	r3, r1
 80117f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80117f4:	f7f6 fc80 	bl	80080f8 <__aeabi_dsub>
 80117f8:	3530      	adds	r5, #48	@ 0x30
 80117fa:	4602      	mov	r2, r0
 80117fc:	460b      	mov	r3, r1
 80117fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011802:	f806 5b01 	strb.w	r5, [r6], #1
 8011806:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801180a:	f7f7 f89f 	bl	800894c <__aeabi_dcmplt>
 801180e:	2800      	cmp	r0, #0
 8011810:	d171      	bne.n	80118f6 <_dtoa_r+0x65e>
 8011812:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011816:	4911      	ldr	r1, [pc, #68]	@ (801185c <_dtoa_r+0x5c4>)
 8011818:	2000      	movs	r0, #0
 801181a:	f7f6 fc6d 	bl	80080f8 <__aeabi_dsub>
 801181e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011822:	f7f7 f893 	bl	800894c <__aeabi_dcmplt>
 8011826:	2800      	cmp	r0, #0
 8011828:	f040 8095 	bne.w	8011956 <_dtoa_r+0x6be>
 801182c:	42a6      	cmp	r6, r4
 801182e:	f43f af50 	beq.w	80116d2 <_dtoa_r+0x43a>
 8011832:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8011836:	4b0a      	ldr	r3, [pc, #40]	@ (8011860 <_dtoa_r+0x5c8>)
 8011838:	2200      	movs	r2, #0
 801183a:	f7f6 fe15 	bl	8008468 <__aeabi_dmul>
 801183e:	4b08      	ldr	r3, [pc, #32]	@ (8011860 <_dtoa_r+0x5c8>)
 8011840:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011844:	2200      	movs	r2, #0
 8011846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801184a:	f7f6 fe0d 	bl	8008468 <__aeabi_dmul>
 801184e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011852:	e7c4      	b.n	80117de <_dtoa_r+0x546>
 8011854:	08013828 	.word	0x08013828
 8011858:	08013800 	.word	0x08013800
 801185c:	3ff00000 	.word	0x3ff00000
 8011860:	40240000 	.word	0x40240000
 8011864:	401c0000 	.word	0x401c0000
 8011868:	40140000 	.word	0x40140000
 801186c:	3fe00000 	.word	0x3fe00000
 8011870:	4631      	mov	r1, r6
 8011872:	4628      	mov	r0, r5
 8011874:	f7f6 fdf8 	bl	8008468 <__aeabi_dmul>
 8011878:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801187c:	9415      	str	r4, [sp, #84]	@ 0x54
 801187e:	4656      	mov	r6, sl
 8011880:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011884:	f7f7 f8a0 	bl	80089c8 <__aeabi_d2iz>
 8011888:	4605      	mov	r5, r0
 801188a:	f7f6 fd83 	bl	8008394 <__aeabi_i2d>
 801188e:	4602      	mov	r2, r0
 8011890:	460b      	mov	r3, r1
 8011892:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011896:	f7f6 fc2f 	bl	80080f8 <__aeabi_dsub>
 801189a:	3530      	adds	r5, #48	@ 0x30
 801189c:	f806 5b01 	strb.w	r5, [r6], #1
 80118a0:	4602      	mov	r2, r0
 80118a2:	460b      	mov	r3, r1
 80118a4:	42a6      	cmp	r6, r4
 80118a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80118aa:	f04f 0200 	mov.w	r2, #0
 80118ae:	d124      	bne.n	80118fa <_dtoa_r+0x662>
 80118b0:	4bac      	ldr	r3, [pc, #688]	@ (8011b64 <_dtoa_r+0x8cc>)
 80118b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80118b6:	f7f6 fc21 	bl	80080fc <__adddf3>
 80118ba:	4602      	mov	r2, r0
 80118bc:	460b      	mov	r3, r1
 80118be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80118c2:	f7f7 f861 	bl	8008988 <__aeabi_dcmpgt>
 80118c6:	2800      	cmp	r0, #0
 80118c8:	d145      	bne.n	8011956 <_dtoa_r+0x6be>
 80118ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80118ce:	49a5      	ldr	r1, [pc, #660]	@ (8011b64 <_dtoa_r+0x8cc>)
 80118d0:	2000      	movs	r0, #0
 80118d2:	f7f6 fc11 	bl	80080f8 <__aeabi_dsub>
 80118d6:	4602      	mov	r2, r0
 80118d8:	460b      	mov	r3, r1
 80118da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80118de:	f7f7 f835 	bl	800894c <__aeabi_dcmplt>
 80118e2:	2800      	cmp	r0, #0
 80118e4:	f43f aef5 	beq.w	80116d2 <_dtoa_r+0x43a>
 80118e8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80118ea:	1e73      	subs	r3, r6, #1
 80118ec:	9315      	str	r3, [sp, #84]	@ 0x54
 80118ee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80118f2:	2b30      	cmp	r3, #48	@ 0x30
 80118f4:	d0f8      	beq.n	80118e8 <_dtoa_r+0x650>
 80118f6:	9f04      	ldr	r7, [sp, #16]
 80118f8:	e73e      	b.n	8011778 <_dtoa_r+0x4e0>
 80118fa:	4b9b      	ldr	r3, [pc, #620]	@ (8011b68 <_dtoa_r+0x8d0>)
 80118fc:	f7f6 fdb4 	bl	8008468 <__aeabi_dmul>
 8011900:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011904:	e7bc      	b.n	8011880 <_dtoa_r+0x5e8>
 8011906:	d10c      	bne.n	8011922 <_dtoa_r+0x68a>
 8011908:	4b98      	ldr	r3, [pc, #608]	@ (8011b6c <_dtoa_r+0x8d4>)
 801190a:	2200      	movs	r2, #0
 801190c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011910:	f7f6 fdaa 	bl	8008468 <__aeabi_dmul>
 8011914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011918:	f7f7 f82c 	bl	8008974 <__aeabi_dcmpge>
 801191c:	2800      	cmp	r0, #0
 801191e:	f000 8157 	beq.w	8011bd0 <_dtoa_r+0x938>
 8011922:	2400      	movs	r4, #0
 8011924:	4625      	mov	r5, r4
 8011926:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011928:	43db      	mvns	r3, r3
 801192a:	9304      	str	r3, [sp, #16]
 801192c:	4656      	mov	r6, sl
 801192e:	2700      	movs	r7, #0
 8011930:	4621      	mov	r1, r4
 8011932:	4658      	mov	r0, fp
 8011934:	f000 fbb4 	bl	80120a0 <_Bfree>
 8011938:	2d00      	cmp	r5, #0
 801193a:	d0dc      	beq.n	80118f6 <_dtoa_r+0x65e>
 801193c:	b12f      	cbz	r7, 801194a <_dtoa_r+0x6b2>
 801193e:	42af      	cmp	r7, r5
 8011940:	d003      	beq.n	801194a <_dtoa_r+0x6b2>
 8011942:	4639      	mov	r1, r7
 8011944:	4658      	mov	r0, fp
 8011946:	f000 fbab 	bl	80120a0 <_Bfree>
 801194a:	4629      	mov	r1, r5
 801194c:	4658      	mov	r0, fp
 801194e:	f000 fba7 	bl	80120a0 <_Bfree>
 8011952:	e7d0      	b.n	80118f6 <_dtoa_r+0x65e>
 8011954:	9704      	str	r7, [sp, #16]
 8011956:	4633      	mov	r3, r6
 8011958:	461e      	mov	r6, r3
 801195a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801195e:	2a39      	cmp	r2, #57	@ 0x39
 8011960:	d107      	bne.n	8011972 <_dtoa_r+0x6da>
 8011962:	459a      	cmp	sl, r3
 8011964:	d1f8      	bne.n	8011958 <_dtoa_r+0x6c0>
 8011966:	9a04      	ldr	r2, [sp, #16]
 8011968:	3201      	adds	r2, #1
 801196a:	9204      	str	r2, [sp, #16]
 801196c:	2230      	movs	r2, #48	@ 0x30
 801196e:	f88a 2000 	strb.w	r2, [sl]
 8011972:	781a      	ldrb	r2, [r3, #0]
 8011974:	3201      	adds	r2, #1
 8011976:	701a      	strb	r2, [r3, #0]
 8011978:	e7bd      	b.n	80118f6 <_dtoa_r+0x65e>
 801197a:	4b7b      	ldr	r3, [pc, #492]	@ (8011b68 <_dtoa_r+0x8d0>)
 801197c:	2200      	movs	r2, #0
 801197e:	f7f6 fd73 	bl	8008468 <__aeabi_dmul>
 8011982:	2200      	movs	r2, #0
 8011984:	2300      	movs	r3, #0
 8011986:	4604      	mov	r4, r0
 8011988:	460d      	mov	r5, r1
 801198a:	f7f6 ffd5 	bl	8008938 <__aeabi_dcmpeq>
 801198e:	2800      	cmp	r0, #0
 8011990:	f43f aebb 	beq.w	801170a <_dtoa_r+0x472>
 8011994:	e6f0      	b.n	8011778 <_dtoa_r+0x4e0>
 8011996:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011998:	2a00      	cmp	r2, #0
 801199a:	f000 80db 	beq.w	8011b54 <_dtoa_r+0x8bc>
 801199e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80119a0:	2a01      	cmp	r2, #1
 80119a2:	f300 80bf 	bgt.w	8011b24 <_dtoa_r+0x88c>
 80119a6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80119a8:	2a00      	cmp	r2, #0
 80119aa:	f000 80b7 	beq.w	8011b1c <_dtoa_r+0x884>
 80119ae:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80119b2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80119b4:	4646      	mov	r6, r8
 80119b6:	9a08      	ldr	r2, [sp, #32]
 80119b8:	2101      	movs	r1, #1
 80119ba:	441a      	add	r2, r3
 80119bc:	4658      	mov	r0, fp
 80119be:	4498      	add	r8, r3
 80119c0:	9208      	str	r2, [sp, #32]
 80119c2:	f000 fc21 	bl	8012208 <__i2b>
 80119c6:	4605      	mov	r5, r0
 80119c8:	b15e      	cbz	r6, 80119e2 <_dtoa_r+0x74a>
 80119ca:	9b08      	ldr	r3, [sp, #32]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	dd08      	ble.n	80119e2 <_dtoa_r+0x74a>
 80119d0:	42b3      	cmp	r3, r6
 80119d2:	9a08      	ldr	r2, [sp, #32]
 80119d4:	bfa8      	it	ge
 80119d6:	4633      	movge	r3, r6
 80119d8:	eba8 0803 	sub.w	r8, r8, r3
 80119dc:	1af6      	subs	r6, r6, r3
 80119de:	1ad3      	subs	r3, r2, r3
 80119e0:	9308      	str	r3, [sp, #32]
 80119e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80119e4:	b1f3      	cbz	r3, 8011a24 <_dtoa_r+0x78c>
 80119e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	f000 80b7 	beq.w	8011b5c <_dtoa_r+0x8c4>
 80119ee:	b18c      	cbz	r4, 8011a14 <_dtoa_r+0x77c>
 80119f0:	4629      	mov	r1, r5
 80119f2:	4622      	mov	r2, r4
 80119f4:	4658      	mov	r0, fp
 80119f6:	f000 fcc7 	bl	8012388 <__pow5mult>
 80119fa:	464a      	mov	r2, r9
 80119fc:	4601      	mov	r1, r0
 80119fe:	4605      	mov	r5, r0
 8011a00:	4658      	mov	r0, fp
 8011a02:	f000 fc17 	bl	8012234 <__multiply>
 8011a06:	4649      	mov	r1, r9
 8011a08:	9004      	str	r0, [sp, #16]
 8011a0a:	4658      	mov	r0, fp
 8011a0c:	f000 fb48 	bl	80120a0 <_Bfree>
 8011a10:	9b04      	ldr	r3, [sp, #16]
 8011a12:	4699      	mov	r9, r3
 8011a14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011a16:	1b1a      	subs	r2, r3, r4
 8011a18:	d004      	beq.n	8011a24 <_dtoa_r+0x78c>
 8011a1a:	4649      	mov	r1, r9
 8011a1c:	4658      	mov	r0, fp
 8011a1e:	f000 fcb3 	bl	8012388 <__pow5mult>
 8011a22:	4681      	mov	r9, r0
 8011a24:	2101      	movs	r1, #1
 8011a26:	4658      	mov	r0, fp
 8011a28:	f000 fbee 	bl	8012208 <__i2b>
 8011a2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a2e:	4604      	mov	r4, r0
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	f000 81cf 	beq.w	8011dd4 <_dtoa_r+0xb3c>
 8011a36:	461a      	mov	r2, r3
 8011a38:	4601      	mov	r1, r0
 8011a3a:	4658      	mov	r0, fp
 8011a3c:	f000 fca4 	bl	8012388 <__pow5mult>
 8011a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a42:	2b01      	cmp	r3, #1
 8011a44:	4604      	mov	r4, r0
 8011a46:	f300 8095 	bgt.w	8011b74 <_dtoa_r+0x8dc>
 8011a4a:	9b02      	ldr	r3, [sp, #8]
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	f040 8087 	bne.w	8011b60 <_dtoa_r+0x8c8>
 8011a52:	9b03      	ldr	r3, [sp, #12]
 8011a54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	f040 8089 	bne.w	8011b70 <_dtoa_r+0x8d8>
 8011a5e:	9b03      	ldr	r3, [sp, #12]
 8011a60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011a64:	0d1b      	lsrs	r3, r3, #20
 8011a66:	051b      	lsls	r3, r3, #20
 8011a68:	b12b      	cbz	r3, 8011a76 <_dtoa_r+0x7de>
 8011a6a:	9b08      	ldr	r3, [sp, #32]
 8011a6c:	3301      	adds	r3, #1
 8011a6e:	9308      	str	r3, [sp, #32]
 8011a70:	f108 0801 	add.w	r8, r8, #1
 8011a74:	2301      	movs	r3, #1
 8011a76:	930a      	str	r3, [sp, #40]	@ 0x28
 8011a78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	f000 81b0 	beq.w	8011de0 <_dtoa_r+0xb48>
 8011a80:	6923      	ldr	r3, [r4, #16]
 8011a82:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011a86:	6918      	ldr	r0, [r3, #16]
 8011a88:	f000 fb72 	bl	8012170 <__hi0bits>
 8011a8c:	f1c0 0020 	rsb	r0, r0, #32
 8011a90:	9b08      	ldr	r3, [sp, #32]
 8011a92:	4418      	add	r0, r3
 8011a94:	f010 001f 	ands.w	r0, r0, #31
 8011a98:	d077      	beq.n	8011b8a <_dtoa_r+0x8f2>
 8011a9a:	f1c0 0320 	rsb	r3, r0, #32
 8011a9e:	2b04      	cmp	r3, #4
 8011aa0:	dd6b      	ble.n	8011b7a <_dtoa_r+0x8e2>
 8011aa2:	9b08      	ldr	r3, [sp, #32]
 8011aa4:	f1c0 001c 	rsb	r0, r0, #28
 8011aa8:	4403      	add	r3, r0
 8011aaa:	4480      	add	r8, r0
 8011aac:	4406      	add	r6, r0
 8011aae:	9308      	str	r3, [sp, #32]
 8011ab0:	f1b8 0f00 	cmp.w	r8, #0
 8011ab4:	dd05      	ble.n	8011ac2 <_dtoa_r+0x82a>
 8011ab6:	4649      	mov	r1, r9
 8011ab8:	4642      	mov	r2, r8
 8011aba:	4658      	mov	r0, fp
 8011abc:	f000 fcbe 	bl	801243c <__lshift>
 8011ac0:	4681      	mov	r9, r0
 8011ac2:	9b08      	ldr	r3, [sp, #32]
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	dd05      	ble.n	8011ad4 <_dtoa_r+0x83c>
 8011ac8:	4621      	mov	r1, r4
 8011aca:	461a      	mov	r2, r3
 8011acc:	4658      	mov	r0, fp
 8011ace:	f000 fcb5 	bl	801243c <__lshift>
 8011ad2:	4604      	mov	r4, r0
 8011ad4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d059      	beq.n	8011b8e <_dtoa_r+0x8f6>
 8011ada:	4621      	mov	r1, r4
 8011adc:	4648      	mov	r0, r9
 8011ade:	f000 fd19 	bl	8012514 <__mcmp>
 8011ae2:	2800      	cmp	r0, #0
 8011ae4:	da53      	bge.n	8011b8e <_dtoa_r+0x8f6>
 8011ae6:	1e7b      	subs	r3, r7, #1
 8011ae8:	9304      	str	r3, [sp, #16]
 8011aea:	4649      	mov	r1, r9
 8011aec:	2300      	movs	r3, #0
 8011aee:	220a      	movs	r2, #10
 8011af0:	4658      	mov	r0, fp
 8011af2:	f000 faf7 	bl	80120e4 <__multadd>
 8011af6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011af8:	4681      	mov	r9, r0
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	f000 8172 	beq.w	8011de4 <_dtoa_r+0xb4c>
 8011b00:	2300      	movs	r3, #0
 8011b02:	4629      	mov	r1, r5
 8011b04:	220a      	movs	r2, #10
 8011b06:	4658      	mov	r0, fp
 8011b08:	f000 faec 	bl	80120e4 <__multadd>
 8011b0c:	9b00      	ldr	r3, [sp, #0]
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	4605      	mov	r5, r0
 8011b12:	dc67      	bgt.n	8011be4 <_dtoa_r+0x94c>
 8011b14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b16:	2b02      	cmp	r3, #2
 8011b18:	dc41      	bgt.n	8011b9e <_dtoa_r+0x906>
 8011b1a:	e063      	b.n	8011be4 <_dtoa_r+0x94c>
 8011b1c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011b1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011b22:	e746      	b.n	80119b2 <_dtoa_r+0x71a>
 8011b24:	9b07      	ldr	r3, [sp, #28]
 8011b26:	1e5c      	subs	r4, r3, #1
 8011b28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011b2a:	42a3      	cmp	r3, r4
 8011b2c:	bfbf      	itttt	lt
 8011b2e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8011b30:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8011b32:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8011b34:	1ae3      	sublt	r3, r4, r3
 8011b36:	bfb4      	ite	lt
 8011b38:	18d2      	addlt	r2, r2, r3
 8011b3a:	1b1c      	subge	r4, r3, r4
 8011b3c:	9b07      	ldr	r3, [sp, #28]
 8011b3e:	bfbc      	itt	lt
 8011b40:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8011b42:	2400      	movlt	r4, #0
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	bfb5      	itete	lt
 8011b48:	eba8 0603 	sublt.w	r6, r8, r3
 8011b4c:	9b07      	ldrge	r3, [sp, #28]
 8011b4e:	2300      	movlt	r3, #0
 8011b50:	4646      	movge	r6, r8
 8011b52:	e730      	b.n	80119b6 <_dtoa_r+0x71e>
 8011b54:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8011b56:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8011b58:	4646      	mov	r6, r8
 8011b5a:	e735      	b.n	80119c8 <_dtoa_r+0x730>
 8011b5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011b5e:	e75c      	b.n	8011a1a <_dtoa_r+0x782>
 8011b60:	2300      	movs	r3, #0
 8011b62:	e788      	b.n	8011a76 <_dtoa_r+0x7de>
 8011b64:	3fe00000 	.word	0x3fe00000
 8011b68:	40240000 	.word	0x40240000
 8011b6c:	40140000 	.word	0x40140000
 8011b70:	9b02      	ldr	r3, [sp, #8]
 8011b72:	e780      	b.n	8011a76 <_dtoa_r+0x7de>
 8011b74:	2300      	movs	r3, #0
 8011b76:	930a      	str	r3, [sp, #40]	@ 0x28
 8011b78:	e782      	b.n	8011a80 <_dtoa_r+0x7e8>
 8011b7a:	d099      	beq.n	8011ab0 <_dtoa_r+0x818>
 8011b7c:	9a08      	ldr	r2, [sp, #32]
 8011b7e:	331c      	adds	r3, #28
 8011b80:	441a      	add	r2, r3
 8011b82:	4498      	add	r8, r3
 8011b84:	441e      	add	r6, r3
 8011b86:	9208      	str	r2, [sp, #32]
 8011b88:	e792      	b.n	8011ab0 <_dtoa_r+0x818>
 8011b8a:	4603      	mov	r3, r0
 8011b8c:	e7f6      	b.n	8011b7c <_dtoa_r+0x8e4>
 8011b8e:	9b07      	ldr	r3, [sp, #28]
 8011b90:	9704      	str	r7, [sp, #16]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	dc20      	bgt.n	8011bd8 <_dtoa_r+0x940>
 8011b96:	9300      	str	r3, [sp, #0]
 8011b98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b9a:	2b02      	cmp	r3, #2
 8011b9c:	dd1e      	ble.n	8011bdc <_dtoa_r+0x944>
 8011b9e:	9b00      	ldr	r3, [sp, #0]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	f47f aec0 	bne.w	8011926 <_dtoa_r+0x68e>
 8011ba6:	4621      	mov	r1, r4
 8011ba8:	2205      	movs	r2, #5
 8011baa:	4658      	mov	r0, fp
 8011bac:	f000 fa9a 	bl	80120e4 <__multadd>
 8011bb0:	4601      	mov	r1, r0
 8011bb2:	4604      	mov	r4, r0
 8011bb4:	4648      	mov	r0, r9
 8011bb6:	f000 fcad 	bl	8012514 <__mcmp>
 8011bba:	2800      	cmp	r0, #0
 8011bbc:	f77f aeb3 	ble.w	8011926 <_dtoa_r+0x68e>
 8011bc0:	4656      	mov	r6, sl
 8011bc2:	2331      	movs	r3, #49	@ 0x31
 8011bc4:	f806 3b01 	strb.w	r3, [r6], #1
 8011bc8:	9b04      	ldr	r3, [sp, #16]
 8011bca:	3301      	adds	r3, #1
 8011bcc:	9304      	str	r3, [sp, #16]
 8011bce:	e6ae      	b.n	801192e <_dtoa_r+0x696>
 8011bd0:	9c07      	ldr	r4, [sp, #28]
 8011bd2:	9704      	str	r7, [sp, #16]
 8011bd4:	4625      	mov	r5, r4
 8011bd6:	e7f3      	b.n	8011bc0 <_dtoa_r+0x928>
 8011bd8:	9b07      	ldr	r3, [sp, #28]
 8011bda:	9300      	str	r3, [sp, #0]
 8011bdc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	f000 8104 	beq.w	8011dec <_dtoa_r+0xb54>
 8011be4:	2e00      	cmp	r6, #0
 8011be6:	dd05      	ble.n	8011bf4 <_dtoa_r+0x95c>
 8011be8:	4629      	mov	r1, r5
 8011bea:	4632      	mov	r2, r6
 8011bec:	4658      	mov	r0, fp
 8011bee:	f000 fc25 	bl	801243c <__lshift>
 8011bf2:	4605      	mov	r5, r0
 8011bf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d05a      	beq.n	8011cb0 <_dtoa_r+0xa18>
 8011bfa:	6869      	ldr	r1, [r5, #4]
 8011bfc:	4658      	mov	r0, fp
 8011bfe:	f000 fa0f 	bl	8012020 <_Balloc>
 8011c02:	4606      	mov	r6, r0
 8011c04:	b928      	cbnz	r0, 8011c12 <_dtoa_r+0x97a>
 8011c06:	4b84      	ldr	r3, [pc, #528]	@ (8011e18 <_dtoa_r+0xb80>)
 8011c08:	4602      	mov	r2, r0
 8011c0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011c0e:	f7ff bb5a 	b.w	80112c6 <_dtoa_r+0x2e>
 8011c12:	692a      	ldr	r2, [r5, #16]
 8011c14:	3202      	adds	r2, #2
 8011c16:	0092      	lsls	r2, r2, #2
 8011c18:	f105 010c 	add.w	r1, r5, #12
 8011c1c:	300c      	adds	r0, #12
 8011c1e:	f7ff faa2 	bl	8011166 <memcpy>
 8011c22:	2201      	movs	r2, #1
 8011c24:	4631      	mov	r1, r6
 8011c26:	4658      	mov	r0, fp
 8011c28:	f000 fc08 	bl	801243c <__lshift>
 8011c2c:	f10a 0301 	add.w	r3, sl, #1
 8011c30:	9307      	str	r3, [sp, #28]
 8011c32:	9b00      	ldr	r3, [sp, #0]
 8011c34:	4453      	add	r3, sl
 8011c36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011c38:	9b02      	ldr	r3, [sp, #8]
 8011c3a:	f003 0301 	and.w	r3, r3, #1
 8011c3e:	462f      	mov	r7, r5
 8011c40:	930a      	str	r3, [sp, #40]	@ 0x28
 8011c42:	4605      	mov	r5, r0
 8011c44:	9b07      	ldr	r3, [sp, #28]
 8011c46:	4621      	mov	r1, r4
 8011c48:	3b01      	subs	r3, #1
 8011c4a:	4648      	mov	r0, r9
 8011c4c:	9300      	str	r3, [sp, #0]
 8011c4e:	f7ff fa98 	bl	8011182 <quorem>
 8011c52:	4639      	mov	r1, r7
 8011c54:	9002      	str	r0, [sp, #8]
 8011c56:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8011c5a:	4648      	mov	r0, r9
 8011c5c:	f000 fc5a 	bl	8012514 <__mcmp>
 8011c60:	462a      	mov	r2, r5
 8011c62:	9008      	str	r0, [sp, #32]
 8011c64:	4621      	mov	r1, r4
 8011c66:	4658      	mov	r0, fp
 8011c68:	f000 fc70 	bl	801254c <__mdiff>
 8011c6c:	68c2      	ldr	r2, [r0, #12]
 8011c6e:	4606      	mov	r6, r0
 8011c70:	bb02      	cbnz	r2, 8011cb4 <_dtoa_r+0xa1c>
 8011c72:	4601      	mov	r1, r0
 8011c74:	4648      	mov	r0, r9
 8011c76:	f000 fc4d 	bl	8012514 <__mcmp>
 8011c7a:	4602      	mov	r2, r0
 8011c7c:	4631      	mov	r1, r6
 8011c7e:	4658      	mov	r0, fp
 8011c80:	920e      	str	r2, [sp, #56]	@ 0x38
 8011c82:	f000 fa0d 	bl	80120a0 <_Bfree>
 8011c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c88:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011c8a:	9e07      	ldr	r6, [sp, #28]
 8011c8c:	ea43 0102 	orr.w	r1, r3, r2
 8011c90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c92:	4319      	orrs	r1, r3
 8011c94:	d110      	bne.n	8011cb8 <_dtoa_r+0xa20>
 8011c96:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8011c9a:	d029      	beq.n	8011cf0 <_dtoa_r+0xa58>
 8011c9c:	9b08      	ldr	r3, [sp, #32]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	dd02      	ble.n	8011ca8 <_dtoa_r+0xa10>
 8011ca2:	9b02      	ldr	r3, [sp, #8]
 8011ca4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8011ca8:	9b00      	ldr	r3, [sp, #0]
 8011caa:	f883 8000 	strb.w	r8, [r3]
 8011cae:	e63f      	b.n	8011930 <_dtoa_r+0x698>
 8011cb0:	4628      	mov	r0, r5
 8011cb2:	e7bb      	b.n	8011c2c <_dtoa_r+0x994>
 8011cb4:	2201      	movs	r2, #1
 8011cb6:	e7e1      	b.n	8011c7c <_dtoa_r+0x9e4>
 8011cb8:	9b08      	ldr	r3, [sp, #32]
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	db04      	blt.n	8011cc8 <_dtoa_r+0xa30>
 8011cbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011cc0:	430b      	orrs	r3, r1
 8011cc2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011cc4:	430b      	orrs	r3, r1
 8011cc6:	d120      	bne.n	8011d0a <_dtoa_r+0xa72>
 8011cc8:	2a00      	cmp	r2, #0
 8011cca:	dded      	ble.n	8011ca8 <_dtoa_r+0xa10>
 8011ccc:	4649      	mov	r1, r9
 8011cce:	2201      	movs	r2, #1
 8011cd0:	4658      	mov	r0, fp
 8011cd2:	f000 fbb3 	bl	801243c <__lshift>
 8011cd6:	4621      	mov	r1, r4
 8011cd8:	4681      	mov	r9, r0
 8011cda:	f000 fc1b 	bl	8012514 <__mcmp>
 8011cde:	2800      	cmp	r0, #0
 8011ce0:	dc03      	bgt.n	8011cea <_dtoa_r+0xa52>
 8011ce2:	d1e1      	bne.n	8011ca8 <_dtoa_r+0xa10>
 8011ce4:	f018 0f01 	tst.w	r8, #1
 8011ce8:	d0de      	beq.n	8011ca8 <_dtoa_r+0xa10>
 8011cea:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8011cee:	d1d8      	bne.n	8011ca2 <_dtoa_r+0xa0a>
 8011cf0:	9a00      	ldr	r2, [sp, #0]
 8011cf2:	2339      	movs	r3, #57	@ 0x39
 8011cf4:	7013      	strb	r3, [r2, #0]
 8011cf6:	4633      	mov	r3, r6
 8011cf8:	461e      	mov	r6, r3
 8011cfa:	3b01      	subs	r3, #1
 8011cfc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011d00:	2a39      	cmp	r2, #57	@ 0x39
 8011d02:	d052      	beq.n	8011daa <_dtoa_r+0xb12>
 8011d04:	3201      	adds	r2, #1
 8011d06:	701a      	strb	r2, [r3, #0]
 8011d08:	e612      	b.n	8011930 <_dtoa_r+0x698>
 8011d0a:	2a00      	cmp	r2, #0
 8011d0c:	dd07      	ble.n	8011d1e <_dtoa_r+0xa86>
 8011d0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8011d12:	d0ed      	beq.n	8011cf0 <_dtoa_r+0xa58>
 8011d14:	9a00      	ldr	r2, [sp, #0]
 8011d16:	f108 0301 	add.w	r3, r8, #1
 8011d1a:	7013      	strb	r3, [r2, #0]
 8011d1c:	e608      	b.n	8011930 <_dtoa_r+0x698>
 8011d1e:	9b07      	ldr	r3, [sp, #28]
 8011d20:	9a07      	ldr	r2, [sp, #28]
 8011d22:	f803 8c01 	strb.w	r8, [r3, #-1]
 8011d26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011d28:	4293      	cmp	r3, r2
 8011d2a:	d028      	beq.n	8011d7e <_dtoa_r+0xae6>
 8011d2c:	4649      	mov	r1, r9
 8011d2e:	2300      	movs	r3, #0
 8011d30:	220a      	movs	r2, #10
 8011d32:	4658      	mov	r0, fp
 8011d34:	f000 f9d6 	bl	80120e4 <__multadd>
 8011d38:	42af      	cmp	r7, r5
 8011d3a:	4681      	mov	r9, r0
 8011d3c:	f04f 0300 	mov.w	r3, #0
 8011d40:	f04f 020a 	mov.w	r2, #10
 8011d44:	4639      	mov	r1, r7
 8011d46:	4658      	mov	r0, fp
 8011d48:	d107      	bne.n	8011d5a <_dtoa_r+0xac2>
 8011d4a:	f000 f9cb 	bl	80120e4 <__multadd>
 8011d4e:	4607      	mov	r7, r0
 8011d50:	4605      	mov	r5, r0
 8011d52:	9b07      	ldr	r3, [sp, #28]
 8011d54:	3301      	adds	r3, #1
 8011d56:	9307      	str	r3, [sp, #28]
 8011d58:	e774      	b.n	8011c44 <_dtoa_r+0x9ac>
 8011d5a:	f000 f9c3 	bl	80120e4 <__multadd>
 8011d5e:	4629      	mov	r1, r5
 8011d60:	4607      	mov	r7, r0
 8011d62:	2300      	movs	r3, #0
 8011d64:	220a      	movs	r2, #10
 8011d66:	4658      	mov	r0, fp
 8011d68:	f000 f9bc 	bl	80120e4 <__multadd>
 8011d6c:	4605      	mov	r5, r0
 8011d6e:	e7f0      	b.n	8011d52 <_dtoa_r+0xaba>
 8011d70:	9b00      	ldr	r3, [sp, #0]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	bfcc      	ite	gt
 8011d76:	461e      	movgt	r6, r3
 8011d78:	2601      	movle	r6, #1
 8011d7a:	4456      	add	r6, sl
 8011d7c:	2700      	movs	r7, #0
 8011d7e:	4649      	mov	r1, r9
 8011d80:	2201      	movs	r2, #1
 8011d82:	4658      	mov	r0, fp
 8011d84:	f000 fb5a 	bl	801243c <__lshift>
 8011d88:	4621      	mov	r1, r4
 8011d8a:	4681      	mov	r9, r0
 8011d8c:	f000 fbc2 	bl	8012514 <__mcmp>
 8011d90:	2800      	cmp	r0, #0
 8011d92:	dcb0      	bgt.n	8011cf6 <_dtoa_r+0xa5e>
 8011d94:	d102      	bne.n	8011d9c <_dtoa_r+0xb04>
 8011d96:	f018 0f01 	tst.w	r8, #1
 8011d9a:	d1ac      	bne.n	8011cf6 <_dtoa_r+0xa5e>
 8011d9c:	4633      	mov	r3, r6
 8011d9e:	461e      	mov	r6, r3
 8011da0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011da4:	2a30      	cmp	r2, #48	@ 0x30
 8011da6:	d0fa      	beq.n	8011d9e <_dtoa_r+0xb06>
 8011da8:	e5c2      	b.n	8011930 <_dtoa_r+0x698>
 8011daa:	459a      	cmp	sl, r3
 8011dac:	d1a4      	bne.n	8011cf8 <_dtoa_r+0xa60>
 8011dae:	9b04      	ldr	r3, [sp, #16]
 8011db0:	3301      	adds	r3, #1
 8011db2:	9304      	str	r3, [sp, #16]
 8011db4:	2331      	movs	r3, #49	@ 0x31
 8011db6:	f88a 3000 	strb.w	r3, [sl]
 8011dba:	e5b9      	b.n	8011930 <_dtoa_r+0x698>
 8011dbc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011dbe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8011e1c <_dtoa_r+0xb84>
 8011dc2:	b11b      	cbz	r3, 8011dcc <_dtoa_r+0xb34>
 8011dc4:	f10a 0308 	add.w	r3, sl, #8
 8011dc8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8011dca:	6013      	str	r3, [r2, #0]
 8011dcc:	4650      	mov	r0, sl
 8011dce:	b019      	add	sp, #100	@ 0x64
 8011dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011dd6:	2b01      	cmp	r3, #1
 8011dd8:	f77f ae37 	ble.w	8011a4a <_dtoa_r+0x7b2>
 8011ddc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011dde:	930a      	str	r3, [sp, #40]	@ 0x28
 8011de0:	2001      	movs	r0, #1
 8011de2:	e655      	b.n	8011a90 <_dtoa_r+0x7f8>
 8011de4:	9b00      	ldr	r3, [sp, #0]
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	f77f aed6 	ble.w	8011b98 <_dtoa_r+0x900>
 8011dec:	4656      	mov	r6, sl
 8011dee:	4621      	mov	r1, r4
 8011df0:	4648      	mov	r0, r9
 8011df2:	f7ff f9c6 	bl	8011182 <quorem>
 8011df6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8011dfa:	f806 8b01 	strb.w	r8, [r6], #1
 8011dfe:	9b00      	ldr	r3, [sp, #0]
 8011e00:	eba6 020a 	sub.w	r2, r6, sl
 8011e04:	4293      	cmp	r3, r2
 8011e06:	ddb3      	ble.n	8011d70 <_dtoa_r+0xad8>
 8011e08:	4649      	mov	r1, r9
 8011e0a:	2300      	movs	r3, #0
 8011e0c:	220a      	movs	r2, #10
 8011e0e:	4658      	mov	r0, fp
 8011e10:	f000 f968 	bl	80120e4 <__multadd>
 8011e14:	4681      	mov	r9, r0
 8011e16:	e7ea      	b.n	8011dee <_dtoa_r+0xb56>
 8011e18:	08013788 	.word	0x08013788
 8011e1c:	0801370c 	.word	0x0801370c

08011e20 <_free_r>:
 8011e20:	b538      	push	{r3, r4, r5, lr}
 8011e22:	4605      	mov	r5, r0
 8011e24:	2900      	cmp	r1, #0
 8011e26:	d041      	beq.n	8011eac <_free_r+0x8c>
 8011e28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011e2c:	1f0c      	subs	r4, r1, #4
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	bfb8      	it	lt
 8011e32:	18e4      	addlt	r4, r4, r3
 8011e34:	f000 f8e8 	bl	8012008 <__malloc_lock>
 8011e38:	4a1d      	ldr	r2, [pc, #116]	@ (8011eb0 <_free_r+0x90>)
 8011e3a:	6813      	ldr	r3, [r2, #0]
 8011e3c:	b933      	cbnz	r3, 8011e4c <_free_r+0x2c>
 8011e3e:	6063      	str	r3, [r4, #4]
 8011e40:	6014      	str	r4, [r2, #0]
 8011e42:	4628      	mov	r0, r5
 8011e44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e48:	f000 b8e4 	b.w	8012014 <__malloc_unlock>
 8011e4c:	42a3      	cmp	r3, r4
 8011e4e:	d908      	bls.n	8011e62 <_free_r+0x42>
 8011e50:	6820      	ldr	r0, [r4, #0]
 8011e52:	1821      	adds	r1, r4, r0
 8011e54:	428b      	cmp	r3, r1
 8011e56:	bf01      	itttt	eq
 8011e58:	6819      	ldreq	r1, [r3, #0]
 8011e5a:	685b      	ldreq	r3, [r3, #4]
 8011e5c:	1809      	addeq	r1, r1, r0
 8011e5e:	6021      	streq	r1, [r4, #0]
 8011e60:	e7ed      	b.n	8011e3e <_free_r+0x1e>
 8011e62:	461a      	mov	r2, r3
 8011e64:	685b      	ldr	r3, [r3, #4]
 8011e66:	b10b      	cbz	r3, 8011e6c <_free_r+0x4c>
 8011e68:	42a3      	cmp	r3, r4
 8011e6a:	d9fa      	bls.n	8011e62 <_free_r+0x42>
 8011e6c:	6811      	ldr	r1, [r2, #0]
 8011e6e:	1850      	adds	r0, r2, r1
 8011e70:	42a0      	cmp	r0, r4
 8011e72:	d10b      	bne.n	8011e8c <_free_r+0x6c>
 8011e74:	6820      	ldr	r0, [r4, #0]
 8011e76:	4401      	add	r1, r0
 8011e78:	1850      	adds	r0, r2, r1
 8011e7a:	4283      	cmp	r3, r0
 8011e7c:	6011      	str	r1, [r2, #0]
 8011e7e:	d1e0      	bne.n	8011e42 <_free_r+0x22>
 8011e80:	6818      	ldr	r0, [r3, #0]
 8011e82:	685b      	ldr	r3, [r3, #4]
 8011e84:	6053      	str	r3, [r2, #4]
 8011e86:	4408      	add	r0, r1
 8011e88:	6010      	str	r0, [r2, #0]
 8011e8a:	e7da      	b.n	8011e42 <_free_r+0x22>
 8011e8c:	d902      	bls.n	8011e94 <_free_r+0x74>
 8011e8e:	230c      	movs	r3, #12
 8011e90:	602b      	str	r3, [r5, #0]
 8011e92:	e7d6      	b.n	8011e42 <_free_r+0x22>
 8011e94:	6820      	ldr	r0, [r4, #0]
 8011e96:	1821      	adds	r1, r4, r0
 8011e98:	428b      	cmp	r3, r1
 8011e9a:	bf04      	itt	eq
 8011e9c:	6819      	ldreq	r1, [r3, #0]
 8011e9e:	685b      	ldreq	r3, [r3, #4]
 8011ea0:	6063      	str	r3, [r4, #4]
 8011ea2:	bf04      	itt	eq
 8011ea4:	1809      	addeq	r1, r1, r0
 8011ea6:	6021      	streq	r1, [r4, #0]
 8011ea8:	6054      	str	r4, [r2, #4]
 8011eaa:	e7ca      	b.n	8011e42 <_free_r+0x22>
 8011eac:	bd38      	pop	{r3, r4, r5, pc}
 8011eae:	bf00      	nop
 8011eb0:	20000dbc 	.word	0x20000dbc

08011eb4 <malloc>:
 8011eb4:	4b02      	ldr	r3, [pc, #8]	@ (8011ec0 <malloc+0xc>)
 8011eb6:	4601      	mov	r1, r0
 8011eb8:	6818      	ldr	r0, [r3, #0]
 8011eba:	f000 b825 	b.w	8011f08 <_malloc_r>
 8011ebe:	bf00      	nop
 8011ec0:	20000240 	.word	0x20000240

08011ec4 <sbrk_aligned>:
 8011ec4:	b570      	push	{r4, r5, r6, lr}
 8011ec6:	4e0f      	ldr	r6, [pc, #60]	@ (8011f04 <sbrk_aligned+0x40>)
 8011ec8:	460c      	mov	r4, r1
 8011eca:	6831      	ldr	r1, [r6, #0]
 8011ecc:	4605      	mov	r5, r0
 8011ece:	b911      	cbnz	r1, 8011ed6 <sbrk_aligned+0x12>
 8011ed0:	f000 fe46 	bl	8012b60 <_sbrk_r>
 8011ed4:	6030      	str	r0, [r6, #0]
 8011ed6:	4621      	mov	r1, r4
 8011ed8:	4628      	mov	r0, r5
 8011eda:	f000 fe41 	bl	8012b60 <_sbrk_r>
 8011ede:	1c43      	adds	r3, r0, #1
 8011ee0:	d103      	bne.n	8011eea <sbrk_aligned+0x26>
 8011ee2:	f04f 34ff 	mov.w	r4, #4294967295
 8011ee6:	4620      	mov	r0, r4
 8011ee8:	bd70      	pop	{r4, r5, r6, pc}
 8011eea:	1cc4      	adds	r4, r0, #3
 8011eec:	f024 0403 	bic.w	r4, r4, #3
 8011ef0:	42a0      	cmp	r0, r4
 8011ef2:	d0f8      	beq.n	8011ee6 <sbrk_aligned+0x22>
 8011ef4:	1a21      	subs	r1, r4, r0
 8011ef6:	4628      	mov	r0, r5
 8011ef8:	f000 fe32 	bl	8012b60 <_sbrk_r>
 8011efc:	3001      	adds	r0, #1
 8011efe:	d1f2      	bne.n	8011ee6 <sbrk_aligned+0x22>
 8011f00:	e7ef      	b.n	8011ee2 <sbrk_aligned+0x1e>
 8011f02:	bf00      	nop
 8011f04:	20000db8 	.word	0x20000db8

08011f08 <_malloc_r>:
 8011f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f0c:	1ccd      	adds	r5, r1, #3
 8011f0e:	f025 0503 	bic.w	r5, r5, #3
 8011f12:	3508      	adds	r5, #8
 8011f14:	2d0c      	cmp	r5, #12
 8011f16:	bf38      	it	cc
 8011f18:	250c      	movcc	r5, #12
 8011f1a:	2d00      	cmp	r5, #0
 8011f1c:	4606      	mov	r6, r0
 8011f1e:	db01      	blt.n	8011f24 <_malloc_r+0x1c>
 8011f20:	42a9      	cmp	r1, r5
 8011f22:	d904      	bls.n	8011f2e <_malloc_r+0x26>
 8011f24:	230c      	movs	r3, #12
 8011f26:	6033      	str	r3, [r6, #0]
 8011f28:	2000      	movs	r0, #0
 8011f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012004 <_malloc_r+0xfc>
 8011f32:	f000 f869 	bl	8012008 <__malloc_lock>
 8011f36:	f8d8 3000 	ldr.w	r3, [r8]
 8011f3a:	461c      	mov	r4, r3
 8011f3c:	bb44      	cbnz	r4, 8011f90 <_malloc_r+0x88>
 8011f3e:	4629      	mov	r1, r5
 8011f40:	4630      	mov	r0, r6
 8011f42:	f7ff ffbf 	bl	8011ec4 <sbrk_aligned>
 8011f46:	1c43      	adds	r3, r0, #1
 8011f48:	4604      	mov	r4, r0
 8011f4a:	d158      	bne.n	8011ffe <_malloc_r+0xf6>
 8011f4c:	f8d8 4000 	ldr.w	r4, [r8]
 8011f50:	4627      	mov	r7, r4
 8011f52:	2f00      	cmp	r7, #0
 8011f54:	d143      	bne.n	8011fde <_malloc_r+0xd6>
 8011f56:	2c00      	cmp	r4, #0
 8011f58:	d04b      	beq.n	8011ff2 <_malloc_r+0xea>
 8011f5a:	6823      	ldr	r3, [r4, #0]
 8011f5c:	4639      	mov	r1, r7
 8011f5e:	4630      	mov	r0, r6
 8011f60:	eb04 0903 	add.w	r9, r4, r3
 8011f64:	f000 fdfc 	bl	8012b60 <_sbrk_r>
 8011f68:	4581      	cmp	r9, r0
 8011f6a:	d142      	bne.n	8011ff2 <_malloc_r+0xea>
 8011f6c:	6821      	ldr	r1, [r4, #0]
 8011f6e:	1a6d      	subs	r5, r5, r1
 8011f70:	4629      	mov	r1, r5
 8011f72:	4630      	mov	r0, r6
 8011f74:	f7ff ffa6 	bl	8011ec4 <sbrk_aligned>
 8011f78:	3001      	adds	r0, #1
 8011f7a:	d03a      	beq.n	8011ff2 <_malloc_r+0xea>
 8011f7c:	6823      	ldr	r3, [r4, #0]
 8011f7e:	442b      	add	r3, r5
 8011f80:	6023      	str	r3, [r4, #0]
 8011f82:	f8d8 3000 	ldr.w	r3, [r8]
 8011f86:	685a      	ldr	r2, [r3, #4]
 8011f88:	bb62      	cbnz	r2, 8011fe4 <_malloc_r+0xdc>
 8011f8a:	f8c8 7000 	str.w	r7, [r8]
 8011f8e:	e00f      	b.n	8011fb0 <_malloc_r+0xa8>
 8011f90:	6822      	ldr	r2, [r4, #0]
 8011f92:	1b52      	subs	r2, r2, r5
 8011f94:	d420      	bmi.n	8011fd8 <_malloc_r+0xd0>
 8011f96:	2a0b      	cmp	r2, #11
 8011f98:	d917      	bls.n	8011fca <_malloc_r+0xc2>
 8011f9a:	1961      	adds	r1, r4, r5
 8011f9c:	42a3      	cmp	r3, r4
 8011f9e:	6025      	str	r5, [r4, #0]
 8011fa0:	bf18      	it	ne
 8011fa2:	6059      	strne	r1, [r3, #4]
 8011fa4:	6863      	ldr	r3, [r4, #4]
 8011fa6:	bf08      	it	eq
 8011fa8:	f8c8 1000 	streq.w	r1, [r8]
 8011fac:	5162      	str	r2, [r4, r5]
 8011fae:	604b      	str	r3, [r1, #4]
 8011fb0:	4630      	mov	r0, r6
 8011fb2:	f000 f82f 	bl	8012014 <__malloc_unlock>
 8011fb6:	f104 000b 	add.w	r0, r4, #11
 8011fba:	1d23      	adds	r3, r4, #4
 8011fbc:	f020 0007 	bic.w	r0, r0, #7
 8011fc0:	1ac2      	subs	r2, r0, r3
 8011fc2:	bf1c      	itt	ne
 8011fc4:	1a1b      	subne	r3, r3, r0
 8011fc6:	50a3      	strne	r3, [r4, r2]
 8011fc8:	e7af      	b.n	8011f2a <_malloc_r+0x22>
 8011fca:	6862      	ldr	r2, [r4, #4]
 8011fcc:	42a3      	cmp	r3, r4
 8011fce:	bf0c      	ite	eq
 8011fd0:	f8c8 2000 	streq.w	r2, [r8]
 8011fd4:	605a      	strne	r2, [r3, #4]
 8011fd6:	e7eb      	b.n	8011fb0 <_malloc_r+0xa8>
 8011fd8:	4623      	mov	r3, r4
 8011fda:	6864      	ldr	r4, [r4, #4]
 8011fdc:	e7ae      	b.n	8011f3c <_malloc_r+0x34>
 8011fde:	463c      	mov	r4, r7
 8011fe0:	687f      	ldr	r7, [r7, #4]
 8011fe2:	e7b6      	b.n	8011f52 <_malloc_r+0x4a>
 8011fe4:	461a      	mov	r2, r3
 8011fe6:	685b      	ldr	r3, [r3, #4]
 8011fe8:	42a3      	cmp	r3, r4
 8011fea:	d1fb      	bne.n	8011fe4 <_malloc_r+0xdc>
 8011fec:	2300      	movs	r3, #0
 8011fee:	6053      	str	r3, [r2, #4]
 8011ff0:	e7de      	b.n	8011fb0 <_malloc_r+0xa8>
 8011ff2:	230c      	movs	r3, #12
 8011ff4:	6033      	str	r3, [r6, #0]
 8011ff6:	4630      	mov	r0, r6
 8011ff8:	f000 f80c 	bl	8012014 <__malloc_unlock>
 8011ffc:	e794      	b.n	8011f28 <_malloc_r+0x20>
 8011ffe:	6005      	str	r5, [r0, #0]
 8012000:	e7d6      	b.n	8011fb0 <_malloc_r+0xa8>
 8012002:	bf00      	nop
 8012004:	20000dbc 	.word	0x20000dbc

08012008 <__malloc_lock>:
 8012008:	4801      	ldr	r0, [pc, #4]	@ (8012010 <__malloc_lock+0x8>)
 801200a:	f7ff b8aa 	b.w	8011162 <__retarget_lock_acquire_recursive>
 801200e:	bf00      	nop
 8012010:	20000db4 	.word	0x20000db4

08012014 <__malloc_unlock>:
 8012014:	4801      	ldr	r0, [pc, #4]	@ (801201c <__malloc_unlock+0x8>)
 8012016:	f7ff b8a5 	b.w	8011164 <__retarget_lock_release_recursive>
 801201a:	bf00      	nop
 801201c:	20000db4 	.word	0x20000db4

08012020 <_Balloc>:
 8012020:	b570      	push	{r4, r5, r6, lr}
 8012022:	69c6      	ldr	r6, [r0, #28]
 8012024:	4604      	mov	r4, r0
 8012026:	460d      	mov	r5, r1
 8012028:	b976      	cbnz	r6, 8012048 <_Balloc+0x28>
 801202a:	2010      	movs	r0, #16
 801202c:	f7ff ff42 	bl	8011eb4 <malloc>
 8012030:	4602      	mov	r2, r0
 8012032:	61e0      	str	r0, [r4, #28]
 8012034:	b920      	cbnz	r0, 8012040 <_Balloc+0x20>
 8012036:	4b18      	ldr	r3, [pc, #96]	@ (8012098 <_Balloc+0x78>)
 8012038:	4818      	ldr	r0, [pc, #96]	@ (801209c <_Balloc+0x7c>)
 801203a:	216b      	movs	r1, #107	@ 0x6b
 801203c:	f000 fda0 	bl	8012b80 <__assert_func>
 8012040:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012044:	6006      	str	r6, [r0, #0]
 8012046:	60c6      	str	r6, [r0, #12]
 8012048:	69e6      	ldr	r6, [r4, #28]
 801204a:	68f3      	ldr	r3, [r6, #12]
 801204c:	b183      	cbz	r3, 8012070 <_Balloc+0x50>
 801204e:	69e3      	ldr	r3, [r4, #28]
 8012050:	68db      	ldr	r3, [r3, #12]
 8012052:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012056:	b9b8      	cbnz	r0, 8012088 <_Balloc+0x68>
 8012058:	2101      	movs	r1, #1
 801205a:	fa01 f605 	lsl.w	r6, r1, r5
 801205e:	1d72      	adds	r2, r6, #5
 8012060:	0092      	lsls	r2, r2, #2
 8012062:	4620      	mov	r0, r4
 8012064:	f000 fdaa 	bl	8012bbc <_calloc_r>
 8012068:	b160      	cbz	r0, 8012084 <_Balloc+0x64>
 801206a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801206e:	e00e      	b.n	801208e <_Balloc+0x6e>
 8012070:	2221      	movs	r2, #33	@ 0x21
 8012072:	2104      	movs	r1, #4
 8012074:	4620      	mov	r0, r4
 8012076:	f000 fda1 	bl	8012bbc <_calloc_r>
 801207a:	69e3      	ldr	r3, [r4, #28]
 801207c:	60f0      	str	r0, [r6, #12]
 801207e:	68db      	ldr	r3, [r3, #12]
 8012080:	2b00      	cmp	r3, #0
 8012082:	d1e4      	bne.n	801204e <_Balloc+0x2e>
 8012084:	2000      	movs	r0, #0
 8012086:	bd70      	pop	{r4, r5, r6, pc}
 8012088:	6802      	ldr	r2, [r0, #0]
 801208a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801208e:	2300      	movs	r3, #0
 8012090:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012094:	e7f7      	b.n	8012086 <_Balloc+0x66>
 8012096:	bf00      	nop
 8012098:	08013719 	.word	0x08013719
 801209c:	08013799 	.word	0x08013799

080120a0 <_Bfree>:
 80120a0:	b570      	push	{r4, r5, r6, lr}
 80120a2:	69c6      	ldr	r6, [r0, #28]
 80120a4:	4605      	mov	r5, r0
 80120a6:	460c      	mov	r4, r1
 80120a8:	b976      	cbnz	r6, 80120c8 <_Bfree+0x28>
 80120aa:	2010      	movs	r0, #16
 80120ac:	f7ff ff02 	bl	8011eb4 <malloc>
 80120b0:	4602      	mov	r2, r0
 80120b2:	61e8      	str	r0, [r5, #28]
 80120b4:	b920      	cbnz	r0, 80120c0 <_Bfree+0x20>
 80120b6:	4b09      	ldr	r3, [pc, #36]	@ (80120dc <_Bfree+0x3c>)
 80120b8:	4809      	ldr	r0, [pc, #36]	@ (80120e0 <_Bfree+0x40>)
 80120ba:	218f      	movs	r1, #143	@ 0x8f
 80120bc:	f000 fd60 	bl	8012b80 <__assert_func>
 80120c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80120c4:	6006      	str	r6, [r0, #0]
 80120c6:	60c6      	str	r6, [r0, #12]
 80120c8:	b13c      	cbz	r4, 80120da <_Bfree+0x3a>
 80120ca:	69eb      	ldr	r3, [r5, #28]
 80120cc:	6862      	ldr	r2, [r4, #4]
 80120ce:	68db      	ldr	r3, [r3, #12]
 80120d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80120d4:	6021      	str	r1, [r4, #0]
 80120d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80120da:	bd70      	pop	{r4, r5, r6, pc}
 80120dc:	08013719 	.word	0x08013719
 80120e0:	08013799 	.word	0x08013799

080120e4 <__multadd>:
 80120e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120e8:	690d      	ldr	r5, [r1, #16]
 80120ea:	4607      	mov	r7, r0
 80120ec:	460c      	mov	r4, r1
 80120ee:	461e      	mov	r6, r3
 80120f0:	f101 0c14 	add.w	ip, r1, #20
 80120f4:	2000      	movs	r0, #0
 80120f6:	f8dc 3000 	ldr.w	r3, [ip]
 80120fa:	b299      	uxth	r1, r3
 80120fc:	fb02 6101 	mla	r1, r2, r1, r6
 8012100:	0c1e      	lsrs	r6, r3, #16
 8012102:	0c0b      	lsrs	r3, r1, #16
 8012104:	fb02 3306 	mla	r3, r2, r6, r3
 8012108:	b289      	uxth	r1, r1
 801210a:	3001      	adds	r0, #1
 801210c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012110:	4285      	cmp	r5, r0
 8012112:	f84c 1b04 	str.w	r1, [ip], #4
 8012116:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801211a:	dcec      	bgt.n	80120f6 <__multadd+0x12>
 801211c:	b30e      	cbz	r6, 8012162 <__multadd+0x7e>
 801211e:	68a3      	ldr	r3, [r4, #8]
 8012120:	42ab      	cmp	r3, r5
 8012122:	dc19      	bgt.n	8012158 <__multadd+0x74>
 8012124:	6861      	ldr	r1, [r4, #4]
 8012126:	4638      	mov	r0, r7
 8012128:	3101      	adds	r1, #1
 801212a:	f7ff ff79 	bl	8012020 <_Balloc>
 801212e:	4680      	mov	r8, r0
 8012130:	b928      	cbnz	r0, 801213e <__multadd+0x5a>
 8012132:	4602      	mov	r2, r0
 8012134:	4b0c      	ldr	r3, [pc, #48]	@ (8012168 <__multadd+0x84>)
 8012136:	480d      	ldr	r0, [pc, #52]	@ (801216c <__multadd+0x88>)
 8012138:	21ba      	movs	r1, #186	@ 0xba
 801213a:	f000 fd21 	bl	8012b80 <__assert_func>
 801213e:	6922      	ldr	r2, [r4, #16]
 8012140:	3202      	adds	r2, #2
 8012142:	f104 010c 	add.w	r1, r4, #12
 8012146:	0092      	lsls	r2, r2, #2
 8012148:	300c      	adds	r0, #12
 801214a:	f7ff f80c 	bl	8011166 <memcpy>
 801214e:	4621      	mov	r1, r4
 8012150:	4638      	mov	r0, r7
 8012152:	f7ff ffa5 	bl	80120a0 <_Bfree>
 8012156:	4644      	mov	r4, r8
 8012158:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801215c:	3501      	adds	r5, #1
 801215e:	615e      	str	r6, [r3, #20]
 8012160:	6125      	str	r5, [r4, #16]
 8012162:	4620      	mov	r0, r4
 8012164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012168:	08013788 	.word	0x08013788
 801216c:	08013799 	.word	0x08013799

08012170 <__hi0bits>:
 8012170:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012174:	4603      	mov	r3, r0
 8012176:	bf36      	itet	cc
 8012178:	0403      	lslcc	r3, r0, #16
 801217a:	2000      	movcs	r0, #0
 801217c:	2010      	movcc	r0, #16
 801217e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012182:	bf3c      	itt	cc
 8012184:	021b      	lslcc	r3, r3, #8
 8012186:	3008      	addcc	r0, #8
 8012188:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801218c:	bf3c      	itt	cc
 801218e:	011b      	lslcc	r3, r3, #4
 8012190:	3004      	addcc	r0, #4
 8012192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012196:	bf3c      	itt	cc
 8012198:	009b      	lslcc	r3, r3, #2
 801219a:	3002      	addcc	r0, #2
 801219c:	2b00      	cmp	r3, #0
 801219e:	db05      	blt.n	80121ac <__hi0bits+0x3c>
 80121a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80121a4:	f100 0001 	add.w	r0, r0, #1
 80121a8:	bf08      	it	eq
 80121aa:	2020      	moveq	r0, #32
 80121ac:	4770      	bx	lr

080121ae <__lo0bits>:
 80121ae:	6803      	ldr	r3, [r0, #0]
 80121b0:	4602      	mov	r2, r0
 80121b2:	f013 0007 	ands.w	r0, r3, #7
 80121b6:	d00b      	beq.n	80121d0 <__lo0bits+0x22>
 80121b8:	07d9      	lsls	r1, r3, #31
 80121ba:	d421      	bmi.n	8012200 <__lo0bits+0x52>
 80121bc:	0798      	lsls	r0, r3, #30
 80121be:	bf49      	itett	mi
 80121c0:	085b      	lsrmi	r3, r3, #1
 80121c2:	089b      	lsrpl	r3, r3, #2
 80121c4:	2001      	movmi	r0, #1
 80121c6:	6013      	strmi	r3, [r2, #0]
 80121c8:	bf5c      	itt	pl
 80121ca:	6013      	strpl	r3, [r2, #0]
 80121cc:	2002      	movpl	r0, #2
 80121ce:	4770      	bx	lr
 80121d0:	b299      	uxth	r1, r3
 80121d2:	b909      	cbnz	r1, 80121d8 <__lo0bits+0x2a>
 80121d4:	0c1b      	lsrs	r3, r3, #16
 80121d6:	2010      	movs	r0, #16
 80121d8:	b2d9      	uxtb	r1, r3
 80121da:	b909      	cbnz	r1, 80121e0 <__lo0bits+0x32>
 80121dc:	3008      	adds	r0, #8
 80121de:	0a1b      	lsrs	r3, r3, #8
 80121e0:	0719      	lsls	r1, r3, #28
 80121e2:	bf04      	itt	eq
 80121e4:	091b      	lsreq	r3, r3, #4
 80121e6:	3004      	addeq	r0, #4
 80121e8:	0799      	lsls	r1, r3, #30
 80121ea:	bf04      	itt	eq
 80121ec:	089b      	lsreq	r3, r3, #2
 80121ee:	3002      	addeq	r0, #2
 80121f0:	07d9      	lsls	r1, r3, #31
 80121f2:	d403      	bmi.n	80121fc <__lo0bits+0x4e>
 80121f4:	085b      	lsrs	r3, r3, #1
 80121f6:	f100 0001 	add.w	r0, r0, #1
 80121fa:	d003      	beq.n	8012204 <__lo0bits+0x56>
 80121fc:	6013      	str	r3, [r2, #0]
 80121fe:	4770      	bx	lr
 8012200:	2000      	movs	r0, #0
 8012202:	4770      	bx	lr
 8012204:	2020      	movs	r0, #32
 8012206:	4770      	bx	lr

08012208 <__i2b>:
 8012208:	b510      	push	{r4, lr}
 801220a:	460c      	mov	r4, r1
 801220c:	2101      	movs	r1, #1
 801220e:	f7ff ff07 	bl	8012020 <_Balloc>
 8012212:	4602      	mov	r2, r0
 8012214:	b928      	cbnz	r0, 8012222 <__i2b+0x1a>
 8012216:	4b05      	ldr	r3, [pc, #20]	@ (801222c <__i2b+0x24>)
 8012218:	4805      	ldr	r0, [pc, #20]	@ (8012230 <__i2b+0x28>)
 801221a:	f240 1145 	movw	r1, #325	@ 0x145
 801221e:	f000 fcaf 	bl	8012b80 <__assert_func>
 8012222:	2301      	movs	r3, #1
 8012224:	6144      	str	r4, [r0, #20]
 8012226:	6103      	str	r3, [r0, #16]
 8012228:	bd10      	pop	{r4, pc}
 801222a:	bf00      	nop
 801222c:	08013788 	.word	0x08013788
 8012230:	08013799 	.word	0x08013799

08012234 <__multiply>:
 8012234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012238:	4614      	mov	r4, r2
 801223a:	690a      	ldr	r2, [r1, #16]
 801223c:	6923      	ldr	r3, [r4, #16]
 801223e:	429a      	cmp	r2, r3
 8012240:	bfa8      	it	ge
 8012242:	4623      	movge	r3, r4
 8012244:	460f      	mov	r7, r1
 8012246:	bfa4      	itt	ge
 8012248:	460c      	movge	r4, r1
 801224a:	461f      	movge	r7, r3
 801224c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8012250:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8012254:	68a3      	ldr	r3, [r4, #8]
 8012256:	6861      	ldr	r1, [r4, #4]
 8012258:	eb0a 0609 	add.w	r6, sl, r9
 801225c:	42b3      	cmp	r3, r6
 801225e:	b085      	sub	sp, #20
 8012260:	bfb8      	it	lt
 8012262:	3101      	addlt	r1, #1
 8012264:	f7ff fedc 	bl	8012020 <_Balloc>
 8012268:	b930      	cbnz	r0, 8012278 <__multiply+0x44>
 801226a:	4602      	mov	r2, r0
 801226c:	4b44      	ldr	r3, [pc, #272]	@ (8012380 <__multiply+0x14c>)
 801226e:	4845      	ldr	r0, [pc, #276]	@ (8012384 <__multiply+0x150>)
 8012270:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012274:	f000 fc84 	bl	8012b80 <__assert_func>
 8012278:	f100 0514 	add.w	r5, r0, #20
 801227c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012280:	462b      	mov	r3, r5
 8012282:	2200      	movs	r2, #0
 8012284:	4543      	cmp	r3, r8
 8012286:	d321      	bcc.n	80122cc <__multiply+0x98>
 8012288:	f107 0114 	add.w	r1, r7, #20
 801228c:	f104 0214 	add.w	r2, r4, #20
 8012290:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8012294:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8012298:	9302      	str	r3, [sp, #8]
 801229a:	1b13      	subs	r3, r2, r4
 801229c:	3b15      	subs	r3, #21
 801229e:	f023 0303 	bic.w	r3, r3, #3
 80122a2:	3304      	adds	r3, #4
 80122a4:	f104 0715 	add.w	r7, r4, #21
 80122a8:	42ba      	cmp	r2, r7
 80122aa:	bf38      	it	cc
 80122ac:	2304      	movcc	r3, #4
 80122ae:	9301      	str	r3, [sp, #4]
 80122b0:	9b02      	ldr	r3, [sp, #8]
 80122b2:	9103      	str	r1, [sp, #12]
 80122b4:	428b      	cmp	r3, r1
 80122b6:	d80c      	bhi.n	80122d2 <__multiply+0x9e>
 80122b8:	2e00      	cmp	r6, #0
 80122ba:	dd03      	ble.n	80122c4 <__multiply+0x90>
 80122bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d05b      	beq.n	801237c <__multiply+0x148>
 80122c4:	6106      	str	r6, [r0, #16]
 80122c6:	b005      	add	sp, #20
 80122c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122cc:	f843 2b04 	str.w	r2, [r3], #4
 80122d0:	e7d8      	b.n	8012284 <__multiply+0x50>
 80122d2:	f8b1 a000 	ldrh.w	sl, [r1]
 80122d6:	f1ba 0f00 	cmp.w	sl, #0
 80122da:	d024      	beq.n	8012326 <__multiply+0xf2>
 80122dc:	f104 0e14 	add.w	lr, r4, #20
 80122e0:	46a9      	mov	r9, r5
 80122e2:	f04f 0c00 	mov.w	ip, #0
 80122e6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80122ea:	f8d9 3000 	ldr.w	r3, [r9]
 80122ee:	fa1f fb87 	uxth.w	fp, r7
 80122f2:	b29b      	uxth	r3, r3
 80122f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80122f8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80122fc:	f8d9 7000 	ldr.w	r7, [r9]
 8012300:	4463      	add	r3, ip
 8012302:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8012306:	fb0a c70b 	mla	r7, sl, fp, ip
 801230a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801230e:	b29b      	uxth	r3, r3
 8012310:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8012314:	4572      	cmp	r2, lr
 8012316:	f849 3b04 	str.w	r3, [r9], #4
 801231a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801231e:	d8e2      	bhi.n	80122e6 <__multiply+0xb2>
 8012320:	9b01      	ldr	r3, [sp, #4]
 8012322:	f845 c003 	str.w	ip, [r5, r3]
 8012326:	9b03      	ldr	r3, [sp, #12]
 8012328:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801232c:	3104      	adds	r1, #4
 801232e:	f1b9 0f00 	cmp.w	r9, #0
 8012332:	d021      	beq.n	8012378 <__multiply+0x144>
 8012334:	682b      	ldr	r3, [r5, #0]
 8012336:	f104 0c14 	add.w	ip, r4, #20
 801233a:	46ae      	mov	lr, r5
 801233c:	f04f 0a00 	mov.w	sl, #0
 8012340:	f8bc b000 	ldrh.w	fp, [ip]
 8012344:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8012348:	fb09 770b 	mla	r7, r9, fp, r7
 801234c:	4457      	add	r7, sl
 801234e:	b29b      	uxth	r3, r3
 8012350:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8012354:	f84e 3b04 	str.w	r3, [lr], #4
 8012358:	f85c 3b04 	ldr.w	r3, [ip], #4
 801235c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012360:	f8be 3000 	ldrh.w	r3, [lr]
 8012364:	fb09 330a 	mla	r3, r9, sl, r3
 8012368:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801236c:	4562      	cmp	r2, ip
 801236e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012372:	d8e5      	bhi.n	8012340 <__multiply+0x10c>
 8012374:	9f01      	ldr	r7, [sp, #4]
 8012376:	51eb      	str	r3, [r5, r7]
 8012378:	3504      	adds	r5, #4
 801237a:	e799      	b.n	80122b0 <__multiply+0x7c>
 801237c:	3e01      	subs	r6, #1
 801237e:	e79b      	b.n	80122b8 <__multiply+0x84>
 8012380:	08013788 	.word	0x08013788
 8012384:	08013799 	.word	0x08013799

08012388 <__pow5mult>:
 8012388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801238c:	4615      	mov	r5, r2
 801238e:	f012 0203 	ands.w	r2, r2, #3
 8012392:	4607      	mov	r7, r0
 8012394:	460e      	mov	r6, r1
 8012396:	d007      	beq.n	80123a8 <__pow5mult+0x20>
 8012398:	4c25      	ldr	r4, [pc, #148]	@ (8012430 <__pow5mult+0xa8>)
 801239a:	3a01      	subs	r2, #1
 801239c:	2300      	movs	r3, #0
 801239e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80123a2:	f7ff fe9f 	bl	80120e4 <__multadd>
 80123a6:	4606      	mov	r6, r0
 80123a8:	10ad      	asrs	r5, r5, #2
 80123aa:	d03d      	beq.n	8012428 <__pow5mult+0xa0>
 80123ac:	69fc      	ldr	r4, [r7, #28]
 80123ae:	b97c      	cbnz	r4, 80123d0 <__pow5mult+0x48>
 80123b0:	2010      	movs	r0, #16
 80123b2:	f7ff fd7f 	bl	8011eb4 <malloc>
 80123b6:	4602      	mov	r2, r0
 80123b8:	61f8      	str	r0, [r7, #28]
 80123ba:	b928      	cbnz	r0, 80123c8 <__pow5mult+0x40>
 80123bc:	4b1d      	ldr	r3, [pc, #116]	@ (8012434 <__pow5mult+0xac>)
 80123be:	481e      	ldr	r0, [pc, #120]	@ (8012438 <__pow5mult+0xb0>)
 80123c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80123c4:	f000 fbdc 	bl	8012b80 <__assert_func>
 80123c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80123cc:	6004      	str	r4, [r0, #0]
 80123ce:	60c4      	str	r4, [r0, #12]
 80123d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80123d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80123d8:	b94c      	cbnz	r4, 80123ee <__pow5mult+0x66>
 80123da:	f240 2171 	movw	r1, #625	@ 0x271
 80123de:	4638      	mov	r0, r7
 80123e0:	f7ff ff12 	bl	8012208 <__i2b>
 80123e4:	2300      	movs	r3, #0
 80123e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80123ea:	4604      	mov	r4, r0
 80123ec:	6003      	str	r3, [r0, #0]
 80123ee:	f04f 0900 	mov.w	r9, #0
 80123f2:	07eb      	lsls	r3, r5, #31
 80123f4:	d50a      	bpl.n	801240c <__pow5mult+0x84>
 80123f6:	4631      	mov	r1, r6
 80123f8:	4622      	mov	r2, r4
 80123fa:	4638      	mov	r0, r7
 80123fc:	f7ff ff1a 	bl	8012234 <__multiply>
 8012400:	4631      	mov	r1, r6
 8012402:	4680      	mov	r8, r0
 8012404:	4638      	mov	r0, r7
 8012406:	f7ff fe4b 	bl	80120a0 <_Bfree>
 801240a:	4646      	mov	r6, r8
 801240c:	106d      	asrs	r5, r5, #1
 801240e:	d00b      	beq.n	8012428 <__pow5mult+0xa0>
 8012410:	6820      	ldr	r0, [r4, #0]
 8012412:	b938      	cbnz	r0, 8012424 <__pow5mult+0x9c>
 8012414:	4622      	mov	r2, r4
 8012416:	4621      	mov	r1, r4
 8012418:	4638      	mov	r0, r7
 801241a:	f7ff ff0b 	bl	8012234 <__multiply>
 801241e:	6020      	str	r0, [r4, #0]
 8012420:	f8c0 9000 	str.w	r9, [r0]
 8012424:	4604      	mov	r4, r0
 8012426:	e7e4      	b.n	80123f2 <__pow5mult+0x6a>
 8012428:	4630      	mov	r0, r6
 801242a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801242e:	bf00      	nop
 8012430:	080137f4 	.word	0x080137f4
 8012434:	08013719 	.word	0x08013719
 8012438:	08013799 	.word	0x08013799

0801243c <__lshift>:
 801243c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012440:	460c      	mov	r4, r1
 8012442:	6849      	ldr	r1, [r1, #4]
 8012444:	6923      	ldr	r3, [r4, #16]
 8012446:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801244a:	68a3      	ldr	r3, [r4, #8]
 801244c:	4607      	mov	r7, r0
 801244e:	4691      	mov	r9, r2
 8012450:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012454:	f108 0601 	add.w	r6, r8, #1
 8012458:	42b3      	cmp	r3, r6
 801245a:	db0b      	blt.n	8012474 <__lshift+0x38>
 801245c:	4638      	mov	r0, r7
 801245e:	f7ff fddf 	bl	8012020 <_Balloc>
 8012462:	4605      	mov	r5, r0
 8012464:	b948      	cbnz	r0, 801247a <__lshift+0x3e>
 8012466:	4602      	mov	r2, r0
 8012468:	4b28      	ldr	r3, [pc, #160]	@ (801250c <__lshift+0xd0>)
 801246a:	4829      	ldr	r0, [pc, #164]	@ (8012510 <__lshift+0xd4>)
 801246c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012470:	f000 fb86 	bl	8012b80 <__assert_func>
 8012474:	3101      	adds	r1, #1
 8012476:	005b      	lsls	r3, r3, #1
 8012478:	e7ee      	b.n	8012458 <__lshift+0x1c>
 801247a:	2300      	movs	r3, #0
 801247c:	f100 0114 	add.w	r1, r0, #20
 8012480:	f100 0210 	add.w	r2, r0, #16
 8012484:	4618      	mov	r0, r3
 8012486:	4553      	cmp	r3, sl
 8012488:	db33      	blt.n	80124f2 <__lshift+0xb6>
 801248a:	6920      	ldr	r0, [r4, #16]
 801248c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012490:	f104 0314 	add.w	r3, r4, #20
 8012494:	f019 091f 	ands.w	r9, r9, #31
 8012498:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801249c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80124a0:	d02b      	beq.n	80124fa <__lshift+0xbe>
 80124a2:	f1c9 0e20 	rsb	lr, r9, #32
 80124a6:	468a      	mov	sl, r1
 80124a8:	2200      	movs	r2, #0
 80124aa:	6818      	ldr	r0, [r3, #0]
 80124ac:	fa00 f009 	lsl.w	r0, r0, r9
 80124b0:	4310      	orrs	r0, r2
 80124b2:	f84a 0b04 	str.w	r0, [sl], #4
 80124b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80124ba:	459c      	cmp	ip, r3
 80124bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80124c0:	d8f3      	bhi.n	80124aa <__lshift+0x6e>
 80124c2:	ebac 0304 	sub.w	r3, ip, r4
 80124c6:	3b15      	subs	r3, #21
 80124c8:	f023 0303 	bic.w	r3, r3, #3
 80124cc:	3304      	adds	r3, #4
 80124ce:	f104 0015 	add.w	r0, r4, #21
 80124d2:	4584      	cmp	ip, r0
 80124d4:	bf38      	it	cc
 80124d6:	2304      	movcc	r3, #4
 80124d8:	50ca      	str	r2, [r1, r3]
 80124da:	b10a      	cbz	r2, 80124e0 <__lshift+0xa4>
 80124dc:	f108 0602 	add.w	r6, r8, #2
 80124e0:	3e01      	subs	r6, #1
 80124e2:	4638      	mov	r0, r7
 80124e4:	612e      	str	r6, [r5, #16]
 80124e6:	4621      	mov	r1, r4
 80124e8:	f7ff fdda 	bl	80120a0 <_Bfree>
 80124ec:	4628      	mov	r0, r5
 80124ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80124f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80124f6:	3301      	adds	r3, #1
 80124f8:	e7c5      	b.n	8012486 <__lshift+0x4a>
 80124fa:	3904      	subs	r1, #4
 80124fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012500:	f841 2f04 	str.w	r2, [r1, #4]!
 8012504:	459c      	cmp	ip, r3
 8012506:	d8f9      	bhi.n	80124fc <__lshift+0xc0>
 8012508:	e7ea      	b.n	80124e0 <__lshift+0xa4>
 801250a:	bf00      	nop
 801250c:	08013788 	.word	0x08013788
 8012510:	08013799 	.word	0x08013799

08012514 <__mcmp>:
 8012514:	690a      	ldr	r2, [r1, #16]
 8012516:	4603      	mov	r3, r0
 8012518:	6900      	ldr	r0, [r0, #16]
 801251a:	1a80      	subs	r0, r0, r2
 801251c:	b530      	push	{r4, r5, lr}
 801251e:	d10e      	bne.n	801253e <__mcmp+0x2a>
 8012520:	3314      	adds	r3, #20
 8012522:	3114      	adds	r1, #20
 8012524:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012528:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801252c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012530:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012534:	4295      	cmp	r5, r2
 8012536:	d003      	beq.n	8012540 <__mcmp+0x2c>
 8012538:	d205      	bcs.n	8012546 <__mcmp+0x32>
 801253a:	f04f 30ff 	mov.w	r0, #4294967295
 801253e:	bd30      	pop	{r4, r5, pc}
 8012540:	42a3      	cmp	r3, r4
 8012542:	d3f3      	bcc.n	801252c <__mcmp+0x18>
 8012544:	e7fb      	b.n	801253e <__mcmp+0x2a>
 8012546:	2001      	movs	r0, #1
 8012548:	e7f9      	b.n	801253e <__mcmp+0x2a>
	...

0801254c <__mdiff>:
 801254c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012550:	4689      	mov	r9, r1
 8012552:	4606      	mov	r6, r0
 8012554:	4611      	mov	r1, r2
 8012556:	4648      	mov	r0, r9
 8012558:	4614      	mov	r4, r2
 801255a:	f7ff ffdb 	bl	8012514 <__mcmp>
 801255e:	1e05      	subs	r5, r0, #0
 8012560:	d112      	bne.n	8012588 <__mdiff+0x3c>
 8012562:	4629      	mov	r1, r5
 8012564:	4630      	mov	r0, r6
 8012566:	f7ff fd5b 	bl	8012020 <_Balloc>
 801256a:	4602      	mov	r2, r0
 801256c:	b928      	cbnz	r0, 801257a <__mdiff+0x2e>
 801256e:	4b3f      	ldr	r3, [pc, #252]	@ (801266c <__mdiff+0x120>)
 8012570:	f240 2137 	movw	r1, #567	@ 0x237
 8012574:	483e      	ldr	r0, [pc, #248]	@ (8012670 <__mdiff+0x124>)
 8012576:	f000 fb03 	bl	8012b80 <__assert_func>
 801257a:	2301      	movs	r3, #1
 801257c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012580:	4610      	mov	r0, r2
 8012582:	b003      	add	sp, #12
 8012584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012588:	bfbc      	itt	lt
 801258a:	464b      	movlt	r3, r9
 801258c:	46a1      	movlt	r9, r4
 801258e:	4630      	mov	r0, r6
 8012590:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012594:	bfba      	itte	lt
 8012596:	461c      	movlt	r4, r3
 8012598:	2501      	movlt	r5, #1
 801259a:	2500      	movge	r5, #0
 801259c:	f7ff fd40 	bl	8012020 <_Balloc>
 80125a0:	4602      	mov	r2, r0
 80125a2:	b918      	cbnz	r0, 80125ac <__mdiff+0x60>
 80125a4:	4b31      	ldr	r3, [pc, #196]	@ (801266c <__mdiff+0x120>)
 80125a6:	f240 2145 	movw	r1, #581	@ 0x245
 80125aa:	e7e3      	b.n	8012574 <__mdiff+0x28>
 80125ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80125b0:	6926      	ldr	r6, [r4, #16]
 80125b2:	60c5      	str	r5, [r0, #12]
 80125b4:	f109 0310 	add.w	r3, r9, #16
 80125b8:	f109 0514 	add.w	r5, r9, #20
 80125bc:	f104 0e14 	add.w	lr, r4, #20
 80125c0:	f100 0b14 	add.w	fp, r0, #20
 80125c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80125c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80125cc:	9301      	str	r3, [sp, #4]
 80125ce:	46d9      	mov	r9, fp
 80125d0:	f04f 0c00 	mov.w	ip, #0
 80125d4:	9b01      	ldr	r3, [sp, #4]
 80125d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80125da:	f853 af04 	ldr.w	sl, [r3, #4]!
 80125de:	9301      	str	r3, [sp, #4]
 80125e0:	fa1f f38a 	uxth.w	r3, sl
 80125e4:	4619      	mov	r1, r3
 80125e6:	b283      	uxth	r3, r0
 80125e8:	1acb      	subs	r3, r1, r3
 80125ea:	0c00      	lsrs	r0, r0, #16
 80125ec:	4463      	add	r3, ip
 80125ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80125f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80125f6:	b29b      	uxth	r3, r3
 80125f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80125fc:	4576      	cmp	r6, lr
 80125fe:	f849 3b04 	str.w	r3, [r9], #4
 8012602:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012606:	d8e5      	bhi.n	80125d4 <__mdiff+0x88>
 8012608:	1b33      	subs	r3, r6, r4
 801260a:	3b15      	subs	r3, #21
 801260c:	f023 0303 	bic.w	r3, r3, #3
 8012610:	3415      	adds	r4, #21
 8012612:	3304      	adds	r3, #4
 8012614:	42a6      	cmp	r6, r4
 8012616:	bf38      	it	cc
 8012618:	2304      	movcc	r3, #4
 801261a:	441d      	add	r5, r3
 801261c:	445b      	add	r3, fp
 801261e:	461e      	mov	r6, r3
 8012620:	462c      	mov	r4, r5
 8012622:	4544      	cmp	r4, r8
 8012624:	d30e      	bcc.n	8012644 <__mdiff+0xf8>
 8012626:	f108 0103 	add.w	r1, r8, #3
 801262a:	1b49      	subs	r1, r1, r5
 801262c:	f021 0103 	bic.w	r1, r1, #3
 8012630:	3d03      	subs	r5, #3
 8012632:	45a8      	cmp	r8, r5
 8012634:	bf38      	it	cc
 8012636:	2100      	movcc	r1, #0
 8012638:	440b      	add	r3, r1
 801263a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801263e:	b191      	cbz	r1, 8012666 <__mdiff+0x11a>
 8012640:	6117      	str	r7, [r2, #16]
 8012642:	e79d      	b.n	8012580 <__mdiff+0x34>
 8012644:	f854 1b04 	ldr.w	r1, [r4], #4
 8012648:	46e6      	mov	lr, ip
 801264a:	0c08      	lsrs	r0, r1, #16
 801264c:	fa1c fc81 	uxtah	ip, ip, r1
 8012650:	4471      	add	r1, lr
 8012652:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012656:	b289      	uxth	r1, r1
 8012658:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801265c:	f846 1b04 	str.w	r1, [r6], #4
 8012660:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012664:	e7dd      	b.n	8012622 <__mdiff+0xd6>
 8012666:	3f01      	subs	r7, #1
 8012668:	e7e7      	b.n	801263a <__mdiff+0xee>
 801266a:	bf00      	nop
 801266c:	08013788 	.word	0x08013788
 8012670:	08013799 	.word	0x08013799

08012674 <__d2b>:
 8012674:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012678:	460f      	mov	r7, r1
 801267a:	2101      	movs	r1, #1
 801267c:	ec59 8b10 	vmov	r8, r9, d0
 8012680:	4616      	mov	r6, r2
 8012682:	f7ff fccd 	bl	8012020 <_Balloc>
 8012686:	4604      	mov	r4, r0
 8012688:	b930      	cbnz	r0, 8012698 <__d2b+0x24>
 801268a:	4602      	mov	r2, r0
 801268c:	4b23      	ldr	r3, [pc, #140]	@ (801271c <__d2b+0xa8>)
 801268e:	4824      	ldr	r0, [pc, #144]	@ (8012720 <__d2b+0xac>)
 8012690:	f240 310f 	movw	r1, #783	@ 0x30f
 8012694:	f000 fa74 	bl	8012b80 <__assert_func>
 8012698:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801269c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80126a0:	b10d      	cbz	r5, 80126a6 <__d2b+0x32>
 80126a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80126a6:	9301      	str	r3, [sp, #4]
 80126a8:	f1b8 0300 	subs.w	r3, r8, #0
 80126ac:	d023      	beq.n	80126f6 <__d2b+0x82>
 80126ae:	4668      	mov	r0, sp
 80126b0:	9300      	str	r3, [sp, #0]
 80126b2:	f7ff fd7c 	bl	80121ae <__lo0bits>
 80126b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80126ba:	b1d0      	cbz	r0, 80126f2 <__d2b+0x7e>
 80126bc:	f1c0 0320 	rsb	r3, r0, #32
 80126c0:	fa02 f303 	lsl.w	r3, r2, r3
 80126c4:	430b      	orrs	r3, r1
 80126c6:	40c2      	lsrs	r2, r0
 80126c8:	6163      	str	r3, [r4, #20]
 80126ca:	9201      	str	r2, [sp, #4]
 80126cc:	9b01      	ldr	r3, [sp, #4]
 80126ce:	61a3      	str	r3, [r4, #24]
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	bf0c      	ite	eq
 80126d4:	2201      	moveq	r2, #1
 80126d6:	2202      	movne	r2, #2
 80126d8:	6122      	str	r2, [r4, #16]
 80126da:	b1a5      	cbz	r5, 8012706 <__d2b+0x92>
 80126dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80126e0:	4405      	add	r5, r0
 80126e2:	603d      	str	r5, [r7, #0]
 80126e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80126e8:	6030      	str	r0, [r6, #0]
 80126ea:	4620      	mov	r0, r4
 80126ec:	b003      	add	sp, #12
 80126ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80126f2:	6161      	str	r1, [r4, #20]
 80126f4:	e7ea      	b.n	80126cc <__d2b+0x58>
 80126f6:	a801      	add	r0, sp, #4
 80126f8:	f7ff fd59 	bl	80121ae <__lo0bits>
 80126fc:	9b01      	ldr	r3, [sp, #4]
 80126fe:	6163      	str	r3, [r4, #20]
 8012700:	3020      	adds	r0, #32
 8012702:	2201      	movs	r2, #1
 8012704:	e7e8      	b.n	80126d8 <__d2b+0x64>
 8012706:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801270a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801270e:	6038      	str	r0, [r7, #0]
 8012710:	6918      	ldr	r0, [r3, #16]
 8012712:	f7ff fd2d 	bl	8012170 <__hi0bits>
 8012716:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801271a:	e7e5      	b.n	80126e8 <__d2b+0x74>
 801271c:	08013788 	.word	0x08013788
 8012720:	08013799 	.word	0x08013799

08012724 <__ssputs_r>:
 8012724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012728:	688e      	ldr	r6, [r1, #8]
 801272a:	461f      	mov	r7, r3
 801272c:	42be      	cmp	r6, r7
 801272e:	680b      	ldr	r3, [r1, #0]
 8012730:	4682      	mov	sl, r0
 8012732:	460c      	mov	r4, r1
 8012734:	4690      	mov	r8, r2
 8012736:	d82d      	bhi.n	8012794 <__ssputs_r+0x70>
 8012738:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801273c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012740:	d026      	beq.n	8012790 <__ssputs_r+0x6c>
 8012742:	6965      	ldr	r5, [r4, #20]
 8012744:	6909      	ldr	r1, [r1, #16]
 8012746:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801274a:	eba3 0901 	sub.w	r9, r3, r1
 801274e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012752:	1c7b      	adds	r3, r7, #1
 8012754:	444b      	add	r3, r9
 8012756:	106d      	asrs	r5, r5, #1
 8012758:	429d      	cmp	r5, r3
 801275a:	bf38      	it	cc
 801275c:	461d      	movcc	r5, r3
 801275e:	0553      	lsls	r3, r2, #21
 8012760:	d527      	bpl.n	80127b2 <__ssputs_r+0x8e>
 8012762:	4629      	mov	r1, r5
 8012764:	f7ff fbd0 	bl	8011f08 <_malloc_r>
 8012768:	4606      	mov	r6, r0
 801276a:	b360      	cbz	r0, 80127c6 <__ssputs_r+0xa2>
 801276c:	6921      	ldr	r1, [r4, #16]
 801276e:	464a      	mov	r2, r9
 8012770:	f7fe fcf9 	bl	8011166 <memcpy>
 8012774:	89a3      	ldrh	r3, [r4, #12]
 8012776:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801277a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801277e:	81a3      	strh	r3, [r4, #12]
 8012780:	6126      	str	r6, [r4, #16]
 8012782:	6165      	str	r5, [r4, #20]
 8012784:	444e      	add	r6, r9
 8012786:	eba5 0509 	sub.w	r5, r5, r9
 801278a:	6026      	str	r6, [r4, #0]
 801278c:	60a5      	str	r5, [r4, #8]
 801278e:	463e      	mov	r6, r7
 8012790:	42be      	cmp	r6, r7
 8012792:	d900      	bls.n	8012796 <__ssputs_r+0x72>
 8012794:	463e      	mov	r6, r7
 8012796:	6820      	ldr	r0, [r4, #0]
 8012798:	4632      	mov	r2, r6
 801279a:	4641      	mov	r1, r8
 801279c:	f000 f9c6 	bl	8012b2c <memmove>
 80127a0:	68a3      	ldr	r3, [r4, #8]
 80127a2:	1b9b      	subs	r3, r3, r6
 80127a4:	60a3      	str	r3, [r4, #8]
 80127a6:	6823      	ldr	r3, [r4, #0]
 80127a8:	4433      	add	r3, r6
 80127aa:	6023      	str	r3, [r4, #0]
 80127ac:	2000      	movs	r0, #0
 80127ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127b2:	462a      	mov	r2, r5
 80127b4:	f000 fa28 	bl	8012c08 <_realloc_r>
 80127b8:	4606      	mov	r6, r0
 80127ba:	2800      	cmp	r0, #0
 80127bc:	d1e0      	bne.n	8012780 <__ssputs_r+0x5c>
 80127be:	6921      	ldr	r1, [r4, #16]
 80127c0:	4650      	mov	r0, sl
 80127c2:	f7ff fb2d 	bl	8011e20 <_free_r>
 80127c6:	230c      	movs	r3, #12
 80127c8:	f8ca 3000 	str.w	r3, [sl]
 80127cc:	89a3      	ldrh	r3, [r4, #12]
 80127ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80127d2:	81a3      	strh	r3, [r4, #12]
 80127d4:	f04f 30ff 	mov.w	r0, #4294967295
 80127d8:	e7e9      	b.n	80127ae <__ssputs_r+0x8a>
	...

080127dc <_svfiprintf_r>:
 80127dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127e0:	4698      	mov	r8, r3
 80127e2:	898b      	ldrh	r3, [r1, #12]
 80127e4:	061b      	lsls	r3, r3, #24
 80127e6:	b09d      	sub	sp, #116	@ 0x74
 80127e8:	4607      	mov	r7, r0
 80127ea:	460d      	mov	r5, r1
 80127ec:	4614      	mov	r4, r2
 80127ee:	d510      	bpl.n	8012812 <_svfiprintf_r+0x36>
 80127f0:	690b      	ldr	r3, [r1, #16]
 80127f2:	b973      	cbnz	r3, 8012812 <_svfiprintf_r+0x36>
 80127f4:	2140      	movs	r1, #64	@ 0x40
 80127f6:	f7ff fb87 	bl	8011f08 <_malloc_r>
 80127fa:	6028      	str	r0, [r5, #0]
 80127fc:	6128      	str	r0, [r5, #16]
 80127fe:	b930      	cbnz	r0, 801280e <_svfiprintf_r+0x32>
 8012800:	230c      	movs	r3, #12
 8012802:	603b      	str	r3, [r7, #0]
 8012804:	f04f 30ff 	mov.w	r0, #4294967295
 8012808:	b01d      	add	sp, #116	@ 0x74
 801280a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801280e:	2340      	movs	r3, #64	@ 0x40
 8012810:	616b      	str	r3, [r5, #20]
 8012812:	2300      	movs	r3, #0
 8012814:	9309      	str	r3, [sp, #36]	@ 0x24
 8012816:	2320      	movs	r3, #32
 8012818:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801281c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012820:	2330      	movs	r3, #48	@ 0x30
 8012822:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80129c0 <_svfiprintf_r+0x1e4>
 8012826:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801282a:	f04f 0901 	mov.w	r9, #1
 801282e:	4623      	mov	r3, r4
 8012830:	469a      	mov	sl, r3
 8012832:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012836:	b10a      	cbz	r2, 801283c <_svfiprintf_r+0x60>
 8012838:	2a25      	cmp	r2, #37	@ 0x25
 801283a:	d1f9      	bne.n	8012830 <_svfiprintf_r+0x54>
 801283c:	ebba 0b04 	subs.w	fp, sl, r4
 8012840:	d00b      	beq.n	801285a <_svfiprintf_r+0x7e>
 8012842:	465b      	mov	r3, fp
 8012844:	4622      	mov	r2, r4
 8012846:	4629      	mov	r1, r5
 8012848:	4638      	mov	r0, r7
 801284a:	f7ff ff6b 	bl	8012724 <__ssputs_r>
 801284e:	3001      	adds	r0, #1
 8012850:	f000 80a7 	beq.w	80129a2 <_svfiprintf_r+0x1c6>
 8012854:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012856:	445a      	add	r2, fp
 8012858:	9209      	str	r2, [sp, #36]	@ 0x24
 801285a:	f89a 3000 	ldrb.w	r3, [sl]
 801285e:	2b00      	cmp	r3, #0
 8012860:	f000 809f 	beq.w	80129a2 <_svfiprintf_r+0x1c6>
 8012864:	2300      	movs	r3, #0
 8012866:	f04f 32ff 	mov.w	r2, #4294967295
 801286a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801286e:	f10a 0a01 	add.w	sl, sl, #1
 8012872:	9304      	str	r3, [sp, #16]
 8012874:	9307      	str	r3, [sp, #28]
 8012876:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801287a:	931a      	str	r3, [sp, #104]	@ 0x68
 801287c:	4654      	mov	r4, sl
 801287e:	2205      	movs	r2, #5
 8012880:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012884:	484e      	ldr	r0, [pc, #312]	@ (80129c0 <_svfiprintf_r+0x1e4>)
 8012886:	f7f5 fbdb 	bl	8008040 <memchr>
 801288a:	9a04      	ldr	r2, [sp, #16]
 801288c:	b9d8      	cbnz	r0, 80128c6 <_svfiprintf_r+0xea>
 801288e:	06d0      	lsls	r0, r2, #27
 8012890:	bf44      	itt	mi
 8012892:	2320      	movmi	r3, #32
 8012894:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012898:	0711      	lsls	r1, r2, #28
 801289a:	bf44      	itt	mi
 801289c:	232b      	movmi	r3, #43	@ 0x2b
 801289e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80128a2:	f89a 3000 	ldrb.w	r3, [sl]
 80128a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80128a8:	d015      	beq.n	80128d6 <_svfiprintf_r+0xfa>
 80128aa:	9a07      	ldr	r2, [sp, #28]
 80128ac:	4654      	mov	r4, sl
 80128ae:	2000      	movs	r0, #0
 80128b0:	f04f 0c0a 	mov.w	ip, #10
 80128b4:	4621      	mov	r1, r4
 80128b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80128ba:	3b30      	subs	r3, #48	@ 0x30
 80128bc:	2b09      	cmp	r3, #9
 80128be:	d94b      	bls.n	8012958 <_svfiprintf_r+0x17c>
 80128c0:	b1b0      	cbz	r0, 80128f0 <_svfiprintf_r+0x114>
 80128c2:	9207      	str	r2, [sp, #28]
 80128c4:	e014      	b.n	80128f0 <_svfiprintf_r+0x114>
 80128c6:	eba0 0308 	sub.w	r3, r0, r8
 80128ca:	fa09 f303 	lsl.w	r3, r9, r3
 80128ce:	4313      	orrs	r3, r2
 80128d0:	9304      	str	r3, [sp, #16]
 80128d2:	46a2      	mov	sl, r4
 80128d4:	e7d2      	b.n	801287c <_svfiprintf_r+0xa0>
 80128d6:	9b03      	ldr	r3, [sp, #12]
 80128d8:	1d19      	adds	r1, r3, #4
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	9103      	str	r1, [sp, #12]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	bfbb      	ittet	lt
 80128e2:	425b      	neglt	r3, r3
 80128e4:	f042 0202 	orrlt.w	r2, r2, #2
 80128e8:	9307      	strge	r3, [sp, #28]
 80128ea:	9307      	strlt	r3, [sp, #28]
 80128ec:	bfb8      	it	lt
 80128ee:	9204      	strlt	r2, [sp, #16]
 80128f0:	7823      	ldrb	r3, [r4, #0]
 80128f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80128f4:	d10a      	bne.n	801290c <_svfiprintf_r+0x130>
 80128f6:	7863      	ldrb	r3, [r4, #1]
 80128f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80128fa:	d132      	bne.n	8012962 <_svfiprintf_r+0x186>
 80128fc:	9b03      	ldr	r3, [sp, #12]
 80128fe:	1d1a      	adds	r2, r3, #4
 8012900:	681b      	ldr	r3, [r3, #0]
 8012902:	9203      	str	r2, [sp, #12]
 8012904:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012908:	3402      	adds	r4, #2
 801290a:	9305      	str	r3, [sp, #20]
 801290c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80129d0 <_svfiprintf_r+0x1f4>
 8012910:	7821      	ldrb	r1, [r4, #0]
 8012912:	2203      	movs	r2, #3
 8012914:	4650      	mov	r0, sl
 8012916:	f7f5 fb93 	bl	8008040 <memchr>
 801291a:	b138      	cbz	r0, 801292c <_svfiprintf_r+0x150>
 801291c:	9b04      	ldr	r3, [sp, #16]
 801291e:	eba0 000a 	sub.w	r0, r0, sl
 8012922:	2240      	movs	r2, #64	@ 0x40
 8012924:	4082      	lsls	r2, r0
 8012926:	4313      	orrs	r3, r2
 8012928:	3401      	adds	r4, #1
 801292a:	9304      	str	r3, [sp, #16]
 801292c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012930:	4824      	ldr	r0, [pc, #144]	@ (80129c4 <_svfiprintf_r+0x1e8>)
 8012932:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012936:	2206      	movs	r2, #6
 8012938:	f7f5 fb82 	bl	8008040 <memchr>
 801293c:	2800      	cmp	r0, #0
 801293e:	d036      	beq.n	80129ae <_svfiprintf_r+0x1d2>
 8012940:	4b21      	ldr	r3, [pc, #132]	@ (80129c8 <_svfiprintf_r+0x1ec>)
 8012942:	bb1b      	cbnz	r3, 801298c <_svfiprintf_r+0x1b0>
 8012944:	9b03      	ldr	r3, [sp, #12]
 8012946:	3307      	adds	r3, #7
 8012948:	f023 0307 	bic.w	r3, r3, #7
 801294c:	3308      	adds	r3, #8
 801294e:	9303      	str	r3, [sp, #12]
 8012950:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012952:	4433      	add	r3, r6
 8012954:	9309      	str	r3, [sp, #36]	@ 0x24
 8012956:	e76a      	b.n	801282e <_svfiprintf_r+0x52>
 8012958:	fb0c 3202 	mla	r2, ip, r2, r3
 801295c:	460c      	mov	r4, r1
 801295e:	2001      	movs	r0, #1
 8012960:	e7a8      	b.n	80128b4 <_svfiprintf_r+0xd8>
 8012962:	2300      	movs	r3, #0
 8012964:	3401      	adds	r4, #1
 8012966:	9305      	str	r3, [sp, #20]
 8012968:	4619      	mov	r1, r3
 801296a:	f04f 0c0a 	mov.w	ip, #10
 801296e:	4620      	mov	r0, r4
 8012970:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012974:	3a30      	subs	r2, #48	@ 0x30
 8012976:	2a09      	cmp	r2, #9
 8012978:	d903      	bls.n	8012982 <_svfiprintf_r+0x1a6>
 801297a:	2b00      	cmp	r3, #0
 801297c:	d0c6      	beq.n	801290c <_svfiprintf_r+0x130>
 801297e:	9105      	str	r1, [sp, #20]
 8012980:	e7c4      	b.n	801290c <_svfiprintf_r+0x130>
 8012982:	fb0c 2101 	mla	r1, ip, r1, r2
 8012986:	4604      	mov	r4, r0
 8012988:	2301      	movs	r3, #1
 801298a:	e7f0      	b.n	801296e <_svfiprintf_r+0x192>
 801298c:	ab03      	add	r3, sp, #12
 801298e:	9300      	str	r3, [sp, #0]
 8012990:	462a      	mov	r2, r5
 8012992:	4b0e      	ldr	r3, [pc, #56]	@ (80129cc <_svfiprintf_r+0x1f0>)
 8012994:	a904      	add	r1, sp, #16
 8012996:	4638      	mov	r0, r7
 8012998:	f7fd fe58 	bl	801064c <_printf_float>
 801299c:	1c42      	adds	r2, r0, #1
 801299e:	4606      	mov	r6, r0
 80129a0:	d1d6      	bne.n	8012950 <_svfiprintf_r+0x174>
 80129a2:	89ab      	ldrh	r3, [r5, #12]
 80129a4:	065b      	lsls	r3, r3, #25
 80129a6:	f53f af2d 	bmi.w	8012804 <_svfiprintf_r+0x28>
 80129aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80129ac:	e72c      	b.n	8012808 <_svfiprintf_r+0x2c>
 80129ae:	ab03      	add	r3, sp, #12
 80129b0:	9300      	str	r3, [sp, #0]
 80129b2:	462a      	mov	r2, r5
 80129b4:	4b05      	ldr	r3, [pc, #20]	@ (80129cc <_svfiprintf_r+0x1f0>)
 80129b6:	a904      	add	r1, sp, #16
 80129b8:	4638      	mov	r0, r7
 80129ba:	f7fe f8df 	bl	8010b7c <_printf_i>
 80129be:	e7ed      	b.n	801299c <_svfiprintf_r+0x1c0>
 80129c0:	080138f0 	.word	0x080138f0
 80129c4:	080138fa 	.word	0x080138fa
 80129c8:	0801064d 	.word	0x0801064d
 80129cc:	08012725 	.word	0x08012725
 80129d0:	080138f6 	.word	0x080138f6

080129d4 <__sflush_r>:
 80129d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80129d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129dc:	0716      	lsls	r6, r2, #28
 80129de:	4605      	mov	r5, r0
 80129e0:	460c      	mov	r4, r1
 80129e2:	d454      	bmi.n	8012a8e <__sflush_r+0xba>
 80129e4:	684b      	ldr	r3, [r1, #4]
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	dc02      	bgt.n	80129f0 <__sflush_r+0x1c>
 80129ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80129ec:	2b00      	cmp	r3, #0
 80129ee:	dd48      	ble.n	8012a82 <__sflush_r+0xae>
 80129f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80129f2:	2e00      	cmp	r6, #0
 80129f4:	d045      	beq.n	8012a82 <__sflush_r+0xae>
 80129f6:	2300      	movs	r3, #0
 80129f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80129fc:	682f      	ldr	r7, [r5, #0]
 80129fe:	6a21      	ldr	r1, [r4, #32]
 8012a00:	602b      	str	r3, [r5, #0]
 8012a02:	d030      	beq.n	8012a66 <__sflush_r+0x92>
 8012a04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012a06:	89a3      	ldrh	r3, [r4, #12]
 8012a08:	0759      	lsls	r1, r3, #29
 8012a0a:	d505      	bpl.n	8012a18 <__sflush_r+0x44>
 8012a0c:	6863      	ldr	r3, [r4, #4]
 8012a0e:	1ad2      	subs	r2, r2, r3
 8012a10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012a12:	b10b      	cbz	r3, 8012a18 <__sflush_r+0x44>
 8012a14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012a16:	1ad2      	subs	r2, r2, r3
 8012a18:	2300      	movs	r3, #0
 8012a1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012a1c:	6a21      	ldr	r1, [r4, #32]
 8012a1e:	4628      	mov	r0, r5
 8012a20:	47b0      	blx	r6
 8012a22:	1c43      	adds	r3, r0, #1
 8012a24:	89a3      	ldrh	r3, [r4, #12]
 8012a26:	d106      	bne.n	8012a36 <__sflush_r+0x62>
 8012a28:	6829      	ldr	r1, [r5, #0]
 8012a2a:	291d      	cmp	r1, #29
 8012a2c:	d82b      	bhi.n	8012a86 <__sflush_r+0xb2>
 8012a2e:	4a2a      	ldr	r2, [pc, #168]	@ (8012ad8 <__sflush_r+0x104>)
 8012a30:	410a      	asrs	r2, r1
 8012a32:	07d6      	lsls	r6, r2, #31
 8012a34:	d427      	bmi.n	8012a86 <__sflush_r+0xb2>
 8012a36:	2200      	movs	r2, #0
 8012a38:	6062      	str	r2, [r4, #4]
 8012a3a:	04d9      	lsls	r1, r3, #19
 8012a3c:	6922      	ldr	r2, [r4, #16]
 8012a3e:	6022      	str	r2, [r4, #0]
 8012a40:	d504      	bpl.n	8012a4c <__sflush_r+0x78>
 8012a42:	1c42      	adds	r2, r0, #1
 8012a44:	d101      	bne.n	8012a4a <__sflush_r+0x76>
 8012a46:	682b      	ldr	r3, [r5, #0]
 8012a48:	b903      	cbnz	r3, 8012a4c <__sflush_r+0x78>
 8012a4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8012a4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012a4e:	602f      	str	r7, [r5, #0]
 8012a50:	b1b9      	cbz	r1, 8012a82 <__sflush_r+0xae>
 8012a52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012a56:	4299      	cmp	r1, r3
 8012a58:	d002      	beq.n	8012a60 <__sflush_r+0x8c>
 8012a5a:	4628      	mov	r0, r5
 8012a5c:	f7ff f9e0 	bl	8011e20 <_free_r>
 8012a60:	2300      	movs	r3, #0
 8012a62:	6363      	str	r3, [r4, #52]	@ 0x34
 8012a64:	e00d      	b.n	8012a82 <__sflush_r+0xae>
 8012a66:	2301      	movs	r3, #1
 8012a68:	4628      	mov	r0, r5
 8012a6a:	47b0      	blx	r6
 8012a6c:	4602      	mov	r2, r0
 8012a6e:	1c50      	adds	r0, r2, #1
 8012a70:	d1c9      	bne.n	8012a06 <__sflush_r+0x32>
 8012a72:	682b      	ldr	r3, [r5, #0]
 8012a74:	2b00      	cmp	r3, #0
 8012a76:	d0c6      	beq.n	8012a06 <__sflush_r+0x32>
 8012a78:	2b1d      	cmp	r3, #29
 8012a7a:	d001      	beq.n	8012a80 <__sflush_r+0xac>
 8012a7c:	2b16      	cmp	r3, #22
 8012a7e:	d11e      	bne.n	8012abe <__sflush_r+0xea>
 8012a80:	602f      	str	r7, [r5, #0]
 8012a82:	2000      	movs	r0, #0
 8012a84:	e022      	b.n	8012acc <__sflush_r+0xf8>
 8012a86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012a8a:	b21b      	sxth	r3, r3
 8012a8c:	e01b      	b.n	8012ac6 <__sflush_r+0xf2>
 8012a8e:	690f      	ldr	r7, [r1, #16]
 8012a90:	2f00      	cmp	r7, #0
 8012a92:	d0f6      	beq.n	8012a82 <__sflush_r+0xae>
 8012a94:	0793      	lsls	r3, r2, #30
 8012a96:	680e      	ldr	r6, [r1, #0]
 8012a98:	bf08      	it	eq
 8012a9a:	694b      	ldreq	r3, [r1, #20]
 8012a9c:	600f      	str	r7, [r1, #0]
 8012a9e:	bf18      	it	ne
 8012aa0:	2300      	movne	r3, #0
 8012aa2:	eba6 0807 	sub.w	r8, r6, r7
 8012aa6:	608b      	str	r3, [r1, #8]
 8012aa8:	f1b8 0f00 	cmp.w	r8, #0
 8012aac:	dde9      	ble.n	8012a82 <__sflush_r+0xae>
 8012aae:	6a21      	ldr	r1, [r4, #32]
 8012ab0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012ab2:	4643      	mov	r3, r8
 8012ab4:	463a      	mov	r2, r7
 8012ab6:	4628      	mov	r0, r5
 8012ab8:	47b0      	blx	r6
 8012aba:	2800      	cmp	r0, #0
 8012abc:	dc08      	bgt.n	8012ad0 <__sflush_r+0xfc>
 8012abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012ac6:	81a3      	strh	r3, [r4, #12]
 8012ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8012acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ad0:	4407      	add	r7, r0
 8012ad2:	eba8 0800 	sub.w	r8, r8, r0
 8012ad6:	e7e7      	b.n	8012aa8 <__sflush_r+0xd4>
 8012ad8:	dfbffffe 	.word	0xdfbffffe

08012adc <_fflush_r>:
 8012adc:	b538      	push	{r3, r4, r5, lr}
 8012ade:	690b      	ldr	r3, [r1, #16]
 8012ae0:	4605      	mov	r5, r0
 8012ae2:	460c      	mov	r4, r1
 8012ae4:	b913      	cbnz	r3, 8012aec <_fflush_r+0x10>
 8012ae6:	2500      	movs	r5, #0
 8012ae8:	4628      	mov	r0, r5
 8012aea:	bd38      	pop	{r3, r4, r5, pc}
 8012aec:	b118      	cbz	r0, 8012af6 <_fflush_r+0x1a>
 8012aee:	6a03      	ldr	r3, [r0, #32]
 8012af0:	b90b      	cbnz	r3, 8012af6 <_fflush_r+0x1a>
 8012af2:	f7fe f9ef 	bl	8010ed4 <__sinit>
 8012af6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d0f3      	beq.n	8012ae6 <_fflush_r+0xa>
 8012afe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012b00:	07d0      	lsls	r0, r2, #31
 8012b02:	d404      	bmi.n	8012b0e <_fflush_r+0x32>
 8012b04:	0599      	lsls	r1, r3, #22
 8012b06:	d402      	bmi.n	8012b0e <_fflush_r+0x32>
 8012b08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012b0a:	f7fe fb2a 	bl	8011162 <__retarget_lock_acquire_recursive>
 8012b0e:	4628      	mov	r0, r5
 8012b10:	4621      	mov	r1, r4
 8012b12:	f7ff ff5f 	bl	80129d4 <__sflush_r>
 8012b16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012b18:	07da      	lsls	r2, r3, #31
 8012b1a:	4605      	mov	r5, r0
 8012b1c:	d4e4      	bmi.n	8012ae8 <_fflush_r+0xc>
 8012b1e:	89a3      	ldrh	r3, [r4, #12]
 8012b20:	059b      	lsls	r3, r3, #22
 8012b22:	d4e1      	bmi.n	8012ae8 <_fflush_r+0xc>
 8012b24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012b26:	f7fe fb1d 	bl	8011164 <__retarget_lock_release_recursive>
 8012b2a:	e7dd      	b.n	8012ae8 <_fflush_r+0xc>

08012b2c <memmove>:
 8012b2c:	4288      	cmp	r0, r1
 8012b2e:	b510      	push	{r4, lr}
 8012b30:	eb01 0402 	add.w	r4, r1, r2
 8012b34:	d902      	bls.n	8012b3c <memmove+0x10>
 8012b36:	4284      	cmp	r4, r0
 8012b38:	4623      	mov	r3, r4
 8012b3a:	d807      	bhi.n	8012b4c <memmove+0x20>
 8012b3c:	1e43      	subs	r3, r0, #1
 8012b3e:	42a1      	cmp	r1, r4
 8012b40:	d008      	beq.n	8012b54 <memmove+0x28>
 8012b42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012b46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012b4a:	e7f8      	b.n	8012b3e <memmove+0x12>
 8012b4c:	4402      	add	r2, r0
 8012b4e:	4601      	mov	r1, r0
 8012b50:	428a      	cmp	r2, r1
 8012b52:	d100      	bne.n	8012b56 <memmove+0x2a>
 8012b54:	bd10      	pop	{r4, pc}
 8012b56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012b5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012b5e:	e7f7      	b.n	8012b50 <memmove+0x24>

08012b60 <_sbrk_r>:
 8012b60:	b538      	push	{r3, r4, r5, lr}
 8012b62:	4d06      	ldr	r5, [pc, #24]	@ (8012b7c <_sbrk_r+0x1c>)
 8012b64:	2300      	movs	r3, #0
 8012b66:	4604      	mov	r4, r0
 8012b68:	4608      	mov	r0, r1
 8012b6a:	602b      	str	r3, [r5, #0]
 8012b6c:	f7f8 fb1e 	bl	800b1ac <_sbrk>
 8012b70:	1c43      	adds	r3, r0, #1
 8012b72:	d102      	bne.n	8012b7a <_sbrk_r+0x1a>
 8012b74:	682b      	ldr	r3, [r5, #0]
 8012b76:	b103      	cbz	r3, 8012b7a <_sbrk_r+0x1a>
 8012b78:	6023      	str	r3, [r4, #0]
 8012b7a:	bd38      	pop	{r3, r4, r5, pc}
 8012b7c:	20000db0 	.word	0x20000db0

08012b80 <__assert_func>:
 8012b80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012b82:	4614      	mov	r4, r2
 8012b84:	461a      	mov	r2, r3
 8012b86:	4b09      	ldr	r3, [pc, #36]	@ (8012bac <__assert_func+0x2c>)
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	4605      	mov	r5, r0
 8012b8c:	68d8      	ldr	r0, [r3, #12]
 8012b8e:	b954      	cbnz	r4, 8012ba6 <__assert_func+0x26>
 8012b90:	4b07      	ldr	r3, [pc, #28]	@ (8012bb0 <__assert_func+0x30>)
 8012b92:	461c      	mov	r4, r3
 8012b94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012b98:	9100      	str	r1, [sp, #0]
 8012b9a:	462b      	mov	r3, r5
 8012b9c:	4905      	ldr	r1, [pc, #20]	@ (8012bb4 <__assert_func+0x34>)
 8012b9e:	f000 f86f 	bl	8012c80 <fiprintf>
 8012ba2:	f000 f87f 	bl	8012ca4 <abort>
 8012ba6:	4b04      	ldr	r3, [pc, #16]	@ (8012bb8 <__assert_func+0x38>)
 8012ba8:	e7f4      	b.n	8012b94 <__assert_func+0x14>
 8012baa:	bf00      	nop
 8012bac:	20000240 	.word	0x20000240
 8012bb0:	08013946 	.word	0x08013946
 8012bb4:	08013918 	.word	0x08013918
 8012bb8:	0801390b 	.word	0x0801390b

08012bbc <_calloc_r>:
 8012bbc:	b570      	push	{r4, r5, r6, lr}
 8012bbe:	fba1 5402 	umull	r5, r4, r1, r2
 8012bc2:	b93c      	cbnz	r4, 8012bd4 <_calloc_r+0x18>
 8012bc4:	4629      	mov	r1, r5
 8012bc6:	f7ff f99f 	bl	8011f08 <_malloc_r>
 8012bca:	4606      	mov	r6, r0
 8012bcc:	b928      	cbnz	r0, 8012bda <_calloc_r+0x1e>
 8012bce:	2600      	movs	r6, #0
 8012bd0:	4630      	mov	r0, r6
 8012bd2:	bd70      	pop	{r4, r5, r6, pc}
 8012bd4:	220c      	movs	r2, #12
 8012bd6:	6002      	str	r2, [r0, #0]
 8012bd8:	e7f9      	b.n	8012bce <_calloc_r+0x12>
 8012bda:	462a      	mov	r2, r5
 8012bdc:	4621      	mov	r1, r4
 8012bde:	f7fe fa33 	bl	8011048 <memset>
 8012be2:	e7f5      	b.n	8012bd0 <_calloc_r+0x14>

08012be4 <__ascii_mbtowc>:
 8012be4:	b082      	sub	sp, #8
 8012be6:	b901      	cbnz	r1, 8012bea <__ascii_mbtowc+0x6>
 8012be8:	a901      	add	r1, sp, #4
 8012bea:	b142      	cbz	r2, 8012bfe <__ascii_mbtowc+0x1a>
 8012bec:	b14b      	cbz	r3, 8012c02 <__ascii_mbtowc+0x1e>
 8012bee:	7813      	ldrb	r3, [r2, #0]
 8012bf0:	600b      	str	r3, [r1, #0]
 8012bf2:	7812      	ldrb	r2, [r2, #0]
 8012bf4:	1e10      	subs	r0, r2, #0
 8012bf6:	bf18      	it	ne
 8012bf8:	2001      	movne	r0, #1
 8012bfa:	b002      	add	sp, #8
 8012bfc:	4770      	bx	lr
 8012bfe:	4610      	mov	r0, r2
 8012c00:	e7fb      	b.n	8012bfa <__ascii_mbtowc+0x16>
 8012c02:	f06f 0001 	mvn.w	r0, #1
 8012c06:	e7f8      	b.n	8012bfa <__ascii_mbtowc+0x16>

08012c08 <_realloc_r>:
 8012c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c0c:	4680      	mov	r8, r0
 8012c0e:	4615      	mov	r5, r2
 8012c10:	460c      	mov	r4, r1
 8012c12:	b921      	cbnz	r1, 8012c1e <_realloc_r+0x16>
 8012c14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c18:	4611      	mov	r1, r2
 8012c1a:	f7ff b975 	b.w	8011f08 <_malloc_r>
 8012c1e:	b92a      	cbnz	r2, 8012c2c <_realloc_r+0x24>
 8012c20:	f7ff f8fe 	bl	8011e20 <_free_r>
 8012c24:	2400      	movs	r4, #0
 8012c26:	4620      	mov	r0, r4
 8012c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c2c:	f000 f841 	bl	8012cb2 <_malloc_usable_size_r>
 8012c30:	4285      	cmp	r5, r0
 8012c32:	4606      	mov	r6, r0
 8012c34:	d802      	bhi.n	8012c3c <_realloc_r+0x34>
 8012c36:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8012c3a:	d8f4      	bhi.n	8012c26 <_realloc_r+0x1e>
 8012c3c:	4629      	mov	r1, r5
 8012c3e:	4640      	mov	r0, r8
 8012c40:	f7ff f962 	bl	8011f08 <_malloc_r>
 8012c44:	4607      	mov	r7, r0
 8012c46:	2800      	cmp	r0, #0
 8012c48:	d0ec      	beq.n	8012c24 <_realloc_r+0x1c>
 8012c4a:	42b5      	cmp	r5, r6
 8012c4c:	462a      	mov	r2, r5
 8012c4e:	4621      	mov	r1, r4
 8012c50:	bf28      	it	cs
 8012c52:	4632      	movcs	r2, r6
 8012c54:	f7fe fa87 	bl	8011166 <memcpy>
 8012c58:	4621      	mov	r1, r4
 8012c5a:	4640      	mov	r0, r8
 8012c5c:	f7ff f8e0 	bl	8011e20 <_free_r>
 8012c60:	463c      	mov	r4, r7
 8012c62:	e7e0      	b.n	8012c26 <_realloc_r+0x1e>

08012c64 <__ascii_wctomb>:
 8012c64:	4603      	mov	r3, r0
 8012c66:	4608      	mov	r0, r1
 8012c68:	b141      	cbz	r1, 8012c7c <__ascii_wctomb+0x18>
 8012c6a:	2aff      	cmp	r2, #255	@ 0xff
 8012c6c:	d904      	bls.n	8012c78 <__ascii_wctomb+0x14>
 8012c6e:	228a      	movs	r2, #138	@ 0x8a
 8012c70:	601a      	str	r2, [r3, #0]
 8012c72:	f04f 30ff 	mov.w	r0, #4294967295
 8012c76:	4770      	bx	lr
 8012c78:	700a      	strb	r2, [r1, #0]
 8012c7a:	2001      	movs	r0, #1
 8012c7c:	4770      	bx	lr
	...

08012c80 <fiprintf>:
 8012c80:	b40e      	push	{r1, r2, r3}
 8012c82:	b503      	push	{r0, r1, lr}
 8012c84:	4601      	mov	r1, r0
 8012c86:	ab03      	add	r3, sp, #12
 8012c88:	4805      	ldr	r0, [pc, #20]	@ (8012ca0 <fiprintf+0x20>)
 8012c8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c8e:	6800      	ldr	r0, [r0, #0]
 8012c90:	9301      	str	r3, [sp, #4]
 8012c92:	f000 f83f 	bl	8012d14 <_vfiprintf_r>
 8012c96:	b002      	add	sp, #8
 8012c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8012c9c:	b003      	add	sp, #12
 8012c9e:	4770      	bx	lr
 8012ca0:	20000240 	.word	0x20000240

08012ca4 <abort>:
 8012ca4:	b508      	push	{r3, lr}
 8012ca6:	2006      	movs	r0, #6
 8012ca8:	f000 fa08 	bl	80130bc <raise>
 8012cac:	2001      	movs	r0, #1
 8012cae:	f7f8 fa05 	bl	800b0bc <_exit>

08012cb2 <_malloc_usable_size_r>:
 8012cb2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012cb6:	1f18      	subs	r0, r3, #4
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	bfbc      	itt	lt
 8012cbc:	580b      	ldrlt	r3, [r1, r0]
 8012cbe:	18c0      	addlt	r0, r0, r3
 8012cc0:	4770      	bx	lr

08012cc2 <__sfputc_r>:
 8012cc2:	6893      	ldr	r3, [r2, #8]
 8012cc4:	3b01      	subs	r3, #1
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	b410      	push	{r4}
 8012cca:	6093      	str	r3, [r2, #8]
 8012ccc:	da08      	bge.n	8012ce0 <__sfputc_r+0x1e>
 8012cce:	6994      	ldr	r4, [r2, #24]
 8012cd0:	42a3      	cmp	r3, r4
 8012cd2:	db01      	blt.n	8012cd8 <__sfputc_r+0x16>
 8012cd4:	290a      	cmp	r1, #10
 8012cd6:	d103      	bne.n	8012ce0 <__sfputc_r+0x1e>
 8012cd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012cdc:	f000 b932 	b.w	8012f44 <__swbuf_r>
 8012ce0:	6813      	ldr	r3, [r2, #0]
 8012ce2:	1c58      	adds	r0, r3, #1
 8012ce4:	6010      	str	r0, [r2, #0]
 8012ce6:	7019      	strb	r1, [r3, #0]
 8012ce8:	4608      	mov	r0, r1
 8012cea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012cee:	4770      	bx	lr

08012cf0 <__sfputs_r>:
 8012cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cf2:	4606      	mov	r6, r0
 8012cf4:	460f      	mov	r7, r1
 8012cf6:	4614      	mov	r4, r2
 8012cf8:	18d5      	adds	r5, r2, r3
 8012cfa:	42ac      	cmp	r4, r5
 8012cfc:	d101      	bne.n	8012d02 <__sfputs_r+0x12>
 8012cfe:	2000      	movs	r0, #0
 8012d00:	e007      	b.n	8012d12 <__sfputs_r+0x22>
 8012d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d06:	463a      	mov	r2, r7
 8012d08:	4630      	mov	r0, r6
 8012d0a:	f7ff ffda 	bl	8012cc2 <__sfputc_r>
 8012d0e:	1c43      	adds	r3, r0, #1
 8012d10:	d1f3      	bne.n	8012cfa <__sfputs_r+0xa>
 8012d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012d14 <_vfiprintf_r>:
 8012d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d18:	460d      	mov	r5, r1
 8012d1a:	b09d      	sub	sp, #116	@ 0x74
 8012d1c:	4614      	mov	r4, r2
 8012d1e:	4698      	mov	r8, r3
 8012d20:	4606      	mov	r6, r0
 8012d22:	b118      	cbz	r0, 8012d2c <_vfiprintf_r+0x18>
 8012d24:	6a03      	ldr	r3, [r0, #32]
 8012d26:	b90b      	cbnz	r3, 8012d2c <_vfiprintf_r+0x18>
 8012d28:	f7fe f8d4 	bl	8010ed4 <__sinit>
 8012d2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012d2e:	07d9      	lsls	r1, r3, #31
 8012d30:	d405      	bmi.n	8012d3e <_vfiprintf_r+0x2a>
 8012d32:	89ab      	ldrh	r3, [r5, #12]
 8012d34:	059a      	lsls	r2, r3, #22
 8012d36:	d402      	bmi.n	8012d3e <_vfiprintf_r+0x2a>
 8012d38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012d3a:	f7fe fa12 	bl	8011162 <__retarget_lock_acquire_recursive>
 8012d3e:	89ab      	ldrh	r3, [r5, #12]
 8012d40:	071b      	lsls	r3, r3, #28
 8012d42:	d501      	bpl.n	8012d48 <_vfiprintf_r+0x34>
 8012d44:	692b      	ldr	r3, [r5, #16]
 8012d46:	b99b      	cbnz	r3, 8012d70 <_vfiprintf_r+0x5c>
 8012d48:	4629      	mov	r1, r5
 8012d4a:	4630      	mov	r0, r6
 8012d4c:	f000 f938 	bl	8012fc0 <__swsetup_r>
 8012d50:	b170      	cbz	r0, 8012d70 <_vfiprintf_r+0x5c>
 8012d52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012d54:	07dc      	lsls	r4, r3, #31
 8012d56:	d504      	bpl.n	8012d62 <_vfiprintf_r+0x4e>
 8012d58:	f04f 30ff 	mov.w	r0, #4294967295
 8012d5c:	b01d      	add	sp, #116	@ 0x74
 8012d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d62:	89ab      	ldrh	r3, [r5, #12]
 8012d64:	0598      	lsls	r0, r3, #22
 8012d66:	d4f7      	bmi.n	8012d58 <_vfiprintf_r+0x44>
 8012d68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012d6a:	f7fe f9fb 	bl	8011164 <__retarget_lock_release_recursive>
 8012d6e:	e7f3      	b.n	8012d58 <_vfiprintf_r+0x44>
 8012d70:	2300      	movs	r3, #0
 8012d72:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d74:	2320      	movs	r3, #32
 8012d76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012d7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8012d7e:	2330      	movs	r3, #48	@ 0x30
 8012d80:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012f30 <_vfiprintf_r+0x21c>
 8012d84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012d88:	f04f 0901 	mov.w	r9, #1
 8012d8c:	4623      	mov	r3, r4
 8012d8e:	469a      	mov	sl, r3
 8012d90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d94:	b10a      	cbz	r2, 8012d9a <_vfiprintf_r+0x86>
 8012d96:	2a25      	cmp	r2, #37	@ 0x25
 8012d98:	d1f9      	bne.n	8012d8e <_vfiprintf_r+0x7a>
 8012d9a:	ebba 0b04 	subs.w	fp, sl, r4
 8012d9e:	d00b      	beq.n	8012db8 <_vfiprintf_r+0xa4>
 8012da0:	465b      	mov	r3, fp
 8012da2:	4622      	mov	r2, r4
 8012da4:	4629      	mov	r1, r5
 8012da6:	4630      	mov	r0, r6
 8012da8:	f7ff ffa2 	bl	8012cf0 <__sfputs_r>
 8012dac:	3001      	adds	r0, #1
 8012dae:	f000 80a7 	beq.w	8012f00 <_vfiprintf_r+0x1ec>
 8012db2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012db4:	445a      	add	r2, fp
 8012db6:	9209      	str	r2, [sp, #36]	@ 0x24
 8012db8:	f89a 3000 	ldrb.w	r3, [sl]
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	f000 809f 	beq.w	8012f00 <_vfiprintf_r+0x1ec>
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8012dc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012dcc:	f10a 0a01 	add.w	sl, sl, #1
 8012dd0:	9304      	str	r3, [sp, #16]
 8012dd2:	9307      	str	r3, [sp, #28]
 8012dd4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012dd8:	931a      	str	r3, [sp, #104]	@ 0x68
 8012dda:	4654      	mov	r4, sl
 8012ddc:	2205      	movs	r2, #5
 8012dde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012de2:	4853      	ldr	r0, [pc, #332]	@ (8012f30 <_vfiprintf_r+0x21c>)
 8012de4:	f7f5 f92c 	bl	8008040 <memchr>
 8012de8:	9a04      	ldr	r2, [sp, #16]
 8012dea:	b9d8      	cbnz	r0, 8012e24 <_vfiprintf_r+0x110>
 8012dec:	06d1      	lsls	r1, r2, #27
 8012dee:	bf44      	itt	mi
 8012df0:	2320      	movmi	r3, #32
 8012df2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012df6:	0713      	lsls	r3, r2, #28
 8012df8:	bf44      	itt	mi
 8012dfa:	232b      	movmi	r3, #43	@ 0x2b
 8012dfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012e00:	f89a 3000 	ldrb.w	r3, [sl]
 8012e04:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e06:	d015      	beq.n	8012e34 <_vfiprintf_r+0x120>
 8012e08:	9a07      	ldr	r2, [sp, #28]
 8012e0a:	4654      	mov	r4, sl
 8012e0c:	2000      	movs	r0, #0
 8012e0e:	f04f 0c0a 	mov.w	ip, #10
 8012e12:	4621      	mov	r1, r4
 8012e14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012e18:	3b30      	subs	r3, #48	@ 0x30
 8012e1a:	2b09      	cmp	r3, #9
 8012e1c:	d94b      	bls.n	8012eb6 <_vfiprintf_r+0x1a2>
 8012e1e:	b1b0      	cbz	r0, 8012e4e <_vfiprintf_r+0x13a>
 8012e20:	9207      	str	r2, [sp, #28]
 8012e22:	e014      	b.n	8012e4e <_vfiprintf_r+0x13a>
 8012e24:	eba0 0308 	sub.w	r3, r0, r8
 8012e28:	fa09 f303 	lsl.w	r3, r9, r3
 8012e2c:	4313      	orrs	r3, r2
 8012e2e:	9304      	str	r3, [sp, #16]
 8012e30:	46a2      	mov	sl, r4
 8012e32:	e7d2      	b.n	8012dda <_vfiprintf_r+0xc6>
 8012e34:	9b03      	ldr	r3, [sp, #12]
 8012e36:	1d19      	adds	r1, r3, #4
 8012e38:	681b      	ldr	r3, [r3, #0]
 8012e3a:	9103      	str	r1, [sp, #12]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	bfbb      	ittet	lt
 8012e40:	425b      	neglt	r3, r3
 8012e42:	f042 0202 	orrlt.w	r2, r2, #2
 8012e46:	9307      	strge	r3, [sp, #28]
 8012e48:	9307      	strlt	r3, [sp, #28]
 8012e4a:	bfb8      	it	lt
 8012e4c:	9204      	strlt	r2, [sp, #16]
 8012e4e:	7823      	ldrb	r3, [r4, #0]
 8012e50:	2b2e      	cmp	r3, #46	@ 0x2e
 8012e52:	d10a      	bne.n	8012e6a <_vfiprintf_r+0x156>
 8012e54:	7863      	ldrb	r3, [r4, #1]
 8012e56:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e58:	d132      	bne.n	8012ec0 <_vfiprintf_r+0x1ac>
 8012e5a:	9b03      	ldr	r3, [sp, #12]
 8012e5c:	1d1a      	adds	r2, r3, #4
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	9203      	str	r2, [sp, #12]
 8012e62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012e66:	3402      	adds	r4, #2
 8012e68:	9305      	str	r3, [sp, #20]
 8012e6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012f40 <_vfiprintf_r+0x22c>
 8012e6e:	7821      	ldrb	r1, [r4, #0]
 8012e70:	2203      	movs	r2, #3
 8012e72:	4650      	mov	r0, sl
 8012e74:	f7f5 f8e4 	bl	8008040 <memchr>
 8012e78:	b138      	cbz	r0, 8012e8a <_vfiprintf_r+0x176>
 8012e7a:	9b04      	ldr	r3, [sp, #16]
 8012e7c:	eba0 000a 	sub.w	r0, r0, sl
 8012e80:	2240      	movs	r2, #64	@ 0x40
 8012e82:	4082      	lsls	r2, r0
 8012e84:	4313      	orrs	r3, r2
 8012e86:	3401      	adds	r4, #1
 8012e88:	9304      	str	r3, [sp, #16]
 8012e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e8e:	4829      	ldr	r0, [pc, #164]	@ (8012f34 <_vfiprintf_r+0x220>)
 8012e90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012e94:	2206      	movs	r2, #6
 8012e96:	f7f5 f8d3 	bl	8008040 <memchr>
 8012e9a:	2800      	cmp	r0, #0
 8012e9c:	d03f      	beq.n	8012f1e <_vfiprintf_r+0x20a>
 8012e9e:	4b26      	ldr	r3, [pc, #152]	@ (8012f38 <_vfiprintf_r+0x224>)
 8012ea0:	bb1b      	cbnz	r3, 8012eea <_vfiprintf_r+0x1d6>
 8012ea2:	9b03      	ldr	r3, [sp, #12]
 8012ea4:	3307      	adds	r3, #7
 8012ea6:	f023 0307 	bic.w	r3, r3, #7
 8012eaa:	3308      	adds	r3, #8
 8012eac:	9303      	str	r3, [sp, #12]
 8012eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012eb0:	443b      	add	r3, r7
 8012eb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012eb4:	e76a      	b.n	8012d8c <_vfiprintf_r+0x78>
 8012eb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8012eba:	460c      	mov	r4, r1
 8012ebc:	2001      	movs	r0, #1
 8012ebe:	e7a8      	b.n	8012e12 <_vfiprintf_r+0xfe>
 8012ec0:	2300      	movs	r3, #0
 8012ec2:	3401      	adds	r4, #1
 8012ec4:	9305      	str	r3, [sp, #20]
 8012ec6:	4619      	mov	r1, r3
 8012ec8:	f04f 0c0a 	mov.w	ip, #10
 8012ecc:	4620      	mov	r0, r4
 8012ece:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ed2:	3a30      	subs	r2, #48	@ 0x30
 8012ed4:	2a09      	cmp	r2, #9
 8012ed6:	d903      	bls.n	8012ee0 <_vfiprintf_r+0x1cc>
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d0c6      	beq.n	8012e6a <_vfiprintf_r+0x156>
 8012edc:	9105      	str	r1, [sp, #20]
 8012ede:	e7c4      	b.n	8012e6a <_vfiprintf_r+0x156>
 8012ee0:	fb0c 2101 	mla	r1, ip, r1, r2
 8012ee4:	4604      	mov	r4, r0
 8012ee6:	2301      	movs	r3, #1
 8012ee8:	e7f0      	b.n	8012ecc <_vfiprintf_r+0x1b8>
 8012eea:	ab03      	add	r3, sp, #12
 8012eec:	9300      	str	r3, [sp, #0]
 8012eee:	462a      	mov	r2, r5
 8012ef0:	4b12      	ldr	r3, [pc, #72]	@ (8012f3c <_vfiprintf_r+0x228>)
 8012ef2:	a904      	add	r1, sp, #16
 8012ef4:	4630      	mov	r0, r6
 8012ef6:	f7fd fba9 	bl	801064c <_printf_float>
 8012efa:	4607      	mov	r7, r0
 8012efc:	1c78      	adds	r0, r7, #1
 8012efe:	d1d6      	bne.n	8012eae <_vfiprintf_r+0x19a>
 8012f00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012f02:	07d9      	lsls	r1, r3, #31
 8012f04:	d405      	bmi.n	8012f12 <_vfiprintf_r+0x1fe>
 8012f06:	89ab      	ldrh	r3, [r5, #12]
 8012f08:	059a      	lsls	r2, r3, #22
 8012f0a:	d402      	bmi.n	8012f12 <_vfiprintf_r+0x1fe>
 8012f0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012f0e:	f7fe f929 	bl	8011164 <__retarget_lock_release_recursive>
 8012f12:	89ab      	ldrh	r3, [r5, #12]
 8012f14:	065b      	lsls	r3, r3, #25
 8012f16:	f53f af1f 	bmi.w	8012d58 <_vfiprintf_r+0x44>
 8012f1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012f1c:	e71e      	b.n	8012d5c <_vfiprintf_r+0x48>
 8012f1e:	ab03      	add	r3, sp, #12
 8012f20:	9300      	str	r3, [sp, #0]
 8012f22:	462a      	mov	r2, r5
 8012f24:	4b05      	ldr	r3, [pc, #20]	@ (8012f3c <_vfiprintf_r+0x228>)
 8012f26:	a904      	add	r1, sp, #16
 8012f28:	4630      	mov	r0, r6
 8012f2a:	f7fd fe27 	bl	8010b7c <_printf_i>
 8012f2e:	e7e4      	b.n	8012efa <_vfiprintf_r+0x1e6>
 8012f30:	080138f0 	.word	0x080138f0
 8012f34:	080138fa 	.word	0x080138fa
 8012f38:	0801064d 	.word	0x0801064d
 8012f3c:	08012cf1 	.word	0x08012cf1
 8012f40:	080138f6 	.word	0x080138f6

08012f44 <__swbuf_r>:
 8012f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f46:	460e      	mov	r6, r1
 8012f48:	4614      	mov	r4, r2
 8012f4a:	4605      	mov	r5, r0
 8012f4c:	b118      	cbz	r0, 8012f56 <__swbuf_r+0x12>
 8012f4e:	6a03      	ldr	r3, [r0, #32]
 8012f50:	b90b      	cbnz	r3, 8012f56 <__swbuf_r+0x12>
 8012f52:	f7fd ffbf 	bl	8010ed4 <__sinit>
 8012f56:	69a3      	ldr	r3, [r4, #24]
 8012f58:	60a3      	str	r3, [r4, #8]
 8012f5a:	89a3      	ldrh	r3, [r4, #12]
 8012f5c:	071a      	lsls	r2, r3, #28
 8012f5e:	d501      	bpl.n	8012f64 <__swbuf_r+0x20>
 8012f60:	6923      	ldr	r3, [r4, #16]
 8012f62:	b943      	cbnz	r3, 8012f76 <__swbuf_r+0x32>
 8012f64:	4621      	mov	r1, r4
 8012f66:	4628      	mov	r0, r5
 8012f68:	f000 f82a 	bl	8012fc0 <__swsetup_r>
 8012f6c:	b118      	cbz	r0, 8012f76 <__swbuf_r+0x32>
 8012f6e:	f04f 37ff 	mov.w	r7, #4294967295
 8012f72:	4638      	mov	r0, r7
 8012f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012f76:	6823      	ldr	r3, [r4, #0]
 8012f78:	6922      	ldr	r2, [r4, #16]
 8012f7a:	1a98      	subs	r0, r3, r2
 8012f7c:	6963      	ldr	r3, [r4, #20]
 8012f7e:	b2f6      	uxtb	r6, r6
 8012f80:	4283      	cmp	r3, r0
 8012f82:	4637      	mov	r7, r6
 8012f84:	dc05      	bgt.n	8012f92 <__swbuf_r+0x4e>
 8012f86:	4621      	mov	r1, r4
 8012f88:	4628      	mov	r0, r5
 8012f8a:	f7ff fda7 	bl	8012adc <_fflush_r>
 8012f8e:	2800      	cmp	r0, #0
 8012f90:	d1ed      	bne.n	8012f6e <__swbuf_r+0x2a>
 8012f92:	68a3      	ldr	r3, [r4, #8]
 8012f94:	3b01      	subs	r3, #1
 8012f96:	60a3      	str	r3, [r4, #8]
 8012f98:	6823      	ldr	r3, [r4, #0]
 8012f9a:	1c5a      	adds	r2, r3, #1
 8012f9c:	6022      	str	r2, [r4, #0]
 8012f9e:	701e      	strb	r6, [r3, #0]
 8012fa0:	6962      	ldr	r2, [r4, #20]
 8012fa2:	1c43      	adds	r3, r0, #1
 8012fa4:	429a      	cmp	r2, r3
 8012fa6:	d004      	beq.n	8012fb2 <__swbuf_r+0x6e>
 8012fa8:	89a3      	ldrh	r3, [r4, #12]
 8012faa:	07db      	lsls	r3, r3, #31
 8012fac:	d5e1      	bpl.n	8012f72 <__swbuf_r+0x2e>
 8012fae:	2e0a      	cmp	r6, #10
 8012fb0:	d1df      	bne.n	8012f72 <__swbuf_r+0x2e>
 8012fb2:	4621      	mov	r1, r4
 8012fb4:	4628      	mov	r0, r5
 8012fb6:	f7ff fd91 	bl	8012adc <_fflush_r>
 8012fba:	2800      	cmp	r0, #0
 8012fbc:	d0d9      	beq.n	8012f72 <__swbuf_r+0x2e>
 8012fbe:	e7d6      	b.n	8012f6e <__swbuf_r+0x2a>

08012fc0 <__swsetup_r>:
 8012fc0:	b538      	push	{r3, r4, r5, lr}
 8012fc2:	4b29      	ldr	r3, [pc, #164]	@ (8013068 <__swsetup_r+0xa8>)
 8012fc4:	4605      	mov	r5, r0
 8012fc6:	6818      	ldr	r0, [r3, #0]
 8012fc8:	460c      	mov	r4, r1
 8012fca:	b118      	cbz	r0, 8012fd4 <__swsetup_r+0x14>
 8012fcc:	6a03      	ldr	r3, [r0, #32]
 8012fce:	b90b      	cbnz	r3, 8012fd4 <__swsetup_r+0x14>
 8012fd0:	f7fd ff80 	bl	8010ed4 <__sinit>
 8012fd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012fd8:	0719      	lsls	r1, r3, #28
 8012fda:	d422      	bmi.n	8013022 <__swsetup_r+0x62>
 8012fdc:	06da      	lsls	r2, r3, #27
 8012fde:	d407      	bmi.n	8012ff0 <__swsetup_r+0x30>
 8012fe0:	2209      	movs	r2, #9
 8012fe2:	602a      	str	r2, [r5, #0]
 8012fe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012fe8:	81a3      	strh	r3, [r4, #12]
 8012fea:	f04f 30ff 	mov.w	r0, #4294967295
 8012fee:	e033      	b.n	8013058 <__swsetup_r+0x98>
 8012ff0:	0758      	lsls	r0, r3, #29
 8012ff2:	d512      	bpl.n	801301a <__swsetup_r+0x5a>
 8012ff4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ff6:	b141      	cbz	r1, 801300a <__swsetup_r+0x4a>
 8012ff8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ffc:	4299      	cmp	r1, r3
 8012ffe:	d002      	beq.n	8013006 <__swsetup_r+0x46>
 8013000:	4628      	mov	r0, r5
 8013002:	f7fe ff0d 	bl	8011e20 <_free_r>
 8013006:	2300      	movs	r3, #0
 8013008:	6363      	str	r3, [r4, #52]	@ 0x34
 801300a:	89a3      	ldrh	r3, [r4, #12]
 801300c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013010:	81a3      	strh	r3, [r4, #12]
 8013012:	2300      	movs	r3, #0
 8013014:	6063      	str	r3, [r4, #4]
 8013016:	6923      	ldr	r3, [r4, #16]
 8013018:	6023      	str	r3, [r4, #0]
 801301a:	89a3      	ldrh	r3, [r4, #12]
 801301c:	f043 0308 	orr.w	r3, r3, #8
 8013020:	81a3      	strh	r3, [r4, #12]
 8013022:	6923      	ldr	r3, [r4, #16]
 8013024:	b94b      	cbnz	r3, 801303a <__swsetup_r+0x7a>
 8013026:	89a3      	ldrh	r3, [r4, #12]
 8013028:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801302c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013030:	d003      	beq.n	801303a <__swsetup_r+0x7a>
 8013032:	4621      	mov	r1, r4
 8013034:	4628      	mov	r0, r5
 8013036:	f000 f883 	bl	8013140 <__smakebuf_r>
 801303a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801303e:	f013 0201 	ands.w	r2, r3, #1
 8013042:	d00a      	beq.n	801305a <__swsetup_r+0x9a>
 8013044:	2200      	movs	r2, #0
 8013046:	60a2      	str	r2, [r4, #8]
 8013048:	6962      	ldr	r2, [r4, #20]
 801304a:	4252      	negs	r2, r2
 801304c:	61a2      	str	r2, [r4, #24]
 801304e:	6922      	ldr	r2, [r4, #16]
 8013050:	b942      	cbnz	r2, 8013064 <__swsetup_r+0xa4>
 8013052:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013056:	d1c5      	bne.n	8012fe4 <__swsetup_r+0x24>
 8013058:	bd38      	pop	{r3, r4, r5, pc}
 801305a:	0799      	lsls	r1, r3, #30
 801305c:	bf58      	it	pl
 801305e:	6962      	ldrpl	r2, [r4, #20]
 8013060:	60a2      	str	r2, [r4, #8]
 8013062:	e7f4      	b.n	801304e <__swsetup_r+0x8e>
 8013064:	2000      	movs	r0, #0
 8013066:	e7f7      	b.n	8013058 <__swsetup_r+0x98>
 8013068:	20000240 	.word	0x20000240

0801306c <_raise_r>:
 801306c:	291f      	cmp	r1, #31
 801306e:	b538      	push	{r3, r4, r5, lr}
 8013070:	4605      	mov	r5, r0
 8013072:	460c      	mov	r4, r1
 8013074:	d904      	bls.n	8013080 <_raise_r+0x14>
 8013076:	2316      	movs	r3, #22
 8013078:	6003      	str	r3, [r0, #0]
 801307a:	f04f 30ff 	mov.w	r0, #4294967295
 801307e:	bd38      	pop	{r3, r4, r5, pc}
 8013080:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013082:	b112      	cbz	r2, 801308a <_raise_r+0x1e>
 8013084:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013088:	b94b      	cbnz	r3, 801309e <_raise_r+0x32>
 801308a:	4628      	mov	r0, r5
 801308c:	f000 f830 	bl	80130f0 <_getpid_r>
 8013090:	4622      	mov	r2, r4
 8013092:	4601      	mov	r1, r0
 8013094:	4628      	mov	r0, r5
 8013096:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801309a:	f000 b817 	b.w	80130cc <_kill_r>
 801309e:	2b01      	cmp	r3, #1
 80130a0:	d00a      	beq.n	80130b8 <_raise_r+0x4c>
 80130a2:	1c59      	adds	r1, r3, #1
 80130a4:	d103      	bne.n	80130ae <_raise_r+0x42>
 80130a6:	2316      	movs	r3, #22
 80130a8:	6003      	str	r3, [r0, #0]
 80130aa:	2001      	movs	r0, #1
 80130ac:	e7e7      	b.n	801307e <_raise_r+0x12>
 80130ae:	2100      	movs	r1, #0
 80130b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80130b4:	4620      	mov	r0, r4
 80130b6:	4798      	blx	r3
 80130b8:	2000      	movs	r0, #0
 80130ba:	e7e0      	b.n	801307e <_raise_r+0x12>

080130bc <raise>:
 80130bc:	4b02      	ldr	r3, [pc, #8]	@ (80130c8 <raise+0xc>)
 80130be:	4601      	mov	r1, r0
 80130c0:	6818      	ldr	r0, [r3, #0]
 80130c2:	f7ff bfd3 	b.w	801306c <_raise_r>
 80130c6:	bf00      	nop
 80130c8:	20000240 	.word	0x20000240

080130cc <_kill_r>:
 80130cc:	b538      	push	{r3, r4, r5, lr}
 80130ce:	4d07      	ldr	r5, [pc, #28]	@ (80130ec <_kill_r+0x20>)
 80130d0:	2300      	movs	r3, #0
 80130d2:	4604      	mov	r4, r0
 80130d4:	4608      	mov	r0, r1
 80130d6:	4611      	mov	r1, r2
 80130d8:	602b      	str	r3, [r5, #0]
 80130da:	f7f7 ffdf 	bl	800b09c <_kill>
 80130de:	1c43      	adds	r3, r0, #1
 80130e0:	d102      	bne.n	80130e8 <_kill_r+0x1c>
 80130e2:	682b      	ldr	r3, [r5, #0]
 80130e4:	b103      	cbz	r3, 80130e8 <_kill_r+0x1c>
 80130e6:	6023      	str	r3, [r4, #0]
 80130e8:	bd38      	pop	{r3, r4, r5, pc}
 80130ea:	bf00      	nop
 80130ec:	20000db0 	.word	0x20000db0

080130f0 <_getpid_r>:
 80130f0:	f7f7 bfcc 	b.w	800b08c <_getpid>

080130f4 <__swhatbuf_r>:
 80130f4:	b570      	push	{r4, r5, r6, lr}
 80130f6:	460c      	mov	r4, r1
 80130f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130fc:	2900      	cmp	r1, #0
 80130fe:	b096      	sub	sp, #88	@ 0x58
 8013100:	4615      	mov	r5, r2
 8013102:	461e      	mov	r6, r3
 8013104:	da0d      	bge.n	8013122 <__swhatbuf_r+0x2e>
 8013106:	89a3      	ldrh	r3, [r4, #12]
 8013108:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801310c:	f04f 0100 	mov.w	r1, #0
 8013110:	bf14      	ite	ne
 8013112:	2340      	movne	r3, #64	@ 0x40
 8013114:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013118:	2000      	movs	r0, #0
 801311a:	6031      	str	r1, [r6, #0]
 801311c:	602b      	str	r3, [r5, #0]
 801311e:	b016      	add	sp, #88	@ 0x58
 8013120:	bd70      	pop	{r4, r5, r6, pc}
 8013122:	466a      	mov	r2, sp
 8013124:	f000 f848 	bl	80131b8 <_fstat_r>
 8013128:	2800      	cmp	r0, #0
 801312a:	dbec      	blt.n	8013106 <__swhatbuf_r+0x12>
 801312c:	9901      	ldr	r1, [sp, #4]
 801312e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013132:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013136:	4259      	negs	r1, r3
 8013138:	4159      	adcs	r1, r3
 801313a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801313e:	e7eb      	b.n	8013118 <__swhatbuf_r+0x24>

08013140 <__smakebuf_r>:
 8013140:	898b      	ldrh	r3, [r1, #12]
 8013142:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013144:	079d      	lsls	r5, r3, #30
 8013146:	4606      	mov	r6, r0
 8013148:	460c      	mov	r4, r1
 801314a:	d507      	bpl.n	801315c <__smakebuf_r+0x1c>
 801314c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013150:	6023      	str	r3, [r4, #0]
 8013152:	6123      	str	r3, [r4, #16]
 8013154:	2301      	movs	r3, #1
 8013156:	6163      	str	r3, [r4, #20]
 8013158:	b003      	add	sp, #12
 801315a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801315c:	ab01      	add	r3, sp, #4
 801315e:	466a      	mov	r2, sp
 8013160:	f7ff ffc8 	bl	80130f4 <__swhatbuf_r>
 8013164:	9f00      	ldr	r7, [sp, #0]
 8013166:	4605      	mov	r5, r0
 8013168:	4639      	mov	r1, r7
 801316a:	4630      	mov	r0, r6
 801316c:	f7fe fecc 	bl	8011f08 <_malloc_r>
 8013170:	b948      	cbnz	r0, 8013186 <__smakebuf_r+0x46>
 8013172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013176:	059a      	lsls	r2, r3, #22
 8013178:	d4ee      	bmi.n	8013158 <__smakebuf_r+0x18>
 801317a:	f023 0303 	bic.w	r3, r3, #3
 801317e:	f043 0302 	orr.w	r3, r3, #2
 8013182:	81a3      	strh	r3, [r4, #12]
 8013184:	e7e2      	b.n	801314c <__smakebuf_r+0xc>
 8013186:	89a3      	ldrh	r3, [r4, #12]
 8013188:	6020      	str	r0, [r4, #0]
 801318a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801318e:	81a3      	strh	r3, [r4, #12]
 8013190:	9b01      	ldr	r3, [sp, #4]
 8013192:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013196:	b15b      	cbz	r3, 80131b0 <__smakebuf_r+0x70>
 8013198:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801319c:	4630      	mov	r0, r6
 801319e:	f000 f81d 	bl	80131dc <_isatty_r>
 80131a2:	b128      	cbz	r0, 80131b0 <__smakebuf_r+0x70>
 80131a4:	89a3      	ldrh	r3, [r4, #12]
 80131a6:	f023 0303 	bic.w	r3, r3, #3
 80131aa:	f043 0301 	orr.w	r3, r3, #1
 80131ae:	81a3      	strh	r3, [r4, #12]
 80131b0:	89a3      	ldrh	r3, [r4, #12]
 80131b2:	431d      	orrs	r5, r3
 80131b4:	81a5      	strh	r5, [r4, #12]
 80131b6:	e7cf      	b.n	8013158 <__smakebuf_r+0x18>

080131b8 <_fstat_r>:
 80131b8:	b538      	push	{r3, r4, r5, lr}
 80131ba:	4d07      	ldr	r5, [pc, #28]	@ (80131d8 <_fstat_r+0x20>)
 80131bc:	2300      	movs	r3, #0
 80131be:	4604      	mov	r4, r0
 80131c0:	4608      	mov	r0, r1
 80131c2:	4611      	mov	r1, r2
 80131c4:	602b      	str	r3, [r5, #0]
 80131c6:	f7f7 ffc9 	bl	800b15c <_fstat>
 80131ca:	1c43      	adds	r3, r0, #1
 80131cc:	d102      	bne.n	80131d4 <_fstat_r+0x1c>
 80131ce:	682b      	ldr	r3, [r5, #0]
 80131d0:	b103      	cbz	r3, 80131d4 <_fstat_r+0x1c>
 80131d2:	6023      	str	r3, [r4, #0]
 80131d4:	bd38      	pop	{r3, r4, r5, pc}
 80131d6:	bf00      	nop
 80131d8:	20000db0 	.word	0x20000db0

080131dc <_isatty_r>:
 80131dc:	b538      	push	{r3, r4, r5, lr}
 80131de:	4d06      	ldr	r5, [pc, #24]	@ (80131f8 <_isatty_r+0x1c>)
 80131e0:	2300      	movs	r3, #0
 80131e2:	4604      	mov	r4, r0
 80131e4:	4608      	mov	r0, r1
 80131e6:	602b      	str	r3, [r5, #0]
 80131e8:	f7f7 ffc8 	bl	800b17c <_isatty>
 80131ec:	1c43      	adds	r3, r0, #1
 80131ee:	d102      	bne.n	80131f6 <_isatty_r+0x1a>
 80131f0:	682b      	ldr	r3, [r5, #0]
 80131f2:	b103      	cbz	r3, 80131f6 <_isatty_r+0x1a>
 80131f4:	6023      	str	r3, [r4, #0]
 80131f6:	bd38      	pop	{r3, r4, r5, pc}
 80131f8:	20000db0 	.word	0x20000db0
 80131fc:	00000000 	.word	0x00000000

08013200 <ceil>:
 8013200:	ec51 0b10 	vmov	r0, r1, d0
 8013204:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801320c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8013210:	2e13      	cmp	r6, #19
 8013212:	460c      	mov	r4, r1
 8013214:	4605      	mov	r5, r0
 8013216:	4680      	mov	r8, r0
 8013218:	dc2e      	bgt.n	8013278 <ceil+0x78>
 801321a:	2e00      	cmp	r6, #0
 801321c:	da11      	bge.n	8013242 <ceil+0x42>
 801321e:	a332      	add	r3, pc, #200	@ (adr r3, 80132e8 <ceil+0xe8>)
 8013220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013224:	f7f4 ff6a 	bl	80080fc <__adddf3>
 8013228:	2200      	movs	r2, #0
 801322a:	2300      	movs	r3, #0
 801322c:	f7f5 fbac 	bl	8008988 <__aeabi_dcmpgt>
 8013230:	b120      	cbz	r0, 801323c <ceil+0x3c>
 8013232:	2c00      	cmp	r4, #0
 8013234:	db4f      	blt.n	80132d6 <ceil+0xd6>
 8013236:	4325      	orrs	r5, r4
 8013238:	d151      	bne.n	80132de <ceil+0xde>
 801323a:	462c      	mov	r4, r5
 801323c:	4621      	mov	r1, r4
 801323e:	4628      	mov	r0, r5
 8013240:	e023      	b.n	801328a <ceil+0x8a>
 8013242:	4f2b      	ldr	r7, [pc, #172]	@ (80132f0 <ceil+0xf0>)
 8013244:	4137      	asrs	r7, r6
 8013246:	ea01 0307 	and.w	r3, r1, r7
 801324a:	4303      	orrs	r3, r0
 801324c:	d01d      	beq.n	801328a <ceil+0x8a>
 801324e:	a326      	add	r3, pc, #152	@ (adr r3, 80132e8 <ceil+0xe8>)
 8013250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013254:	f7f4 ff52 	bl	80080fc <__adddf3>
 8013258:	2200      	movs	r2, #0
 801325a:	2300      	movs	r3, #0
 801325c:	f7f5 fb94 	bl	8008988 <__aeabi_dcmpgt>
 8013260:	2800      	cmp	r0, #0
 8013262:	d0eb      	beq.n	801323c <ceil+0x3c>
 8013264:	2c00      	cmp	r4, #0
 8013266:	bfc2      	ittt	gt
 8013268:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 801326c:	4133      	asrgt	r3, r6
 801326e:	18e4      	addgt	r4, r4, r3
 8013270:	ea24 0407 	bic.w	r4, r4, r7
 8013274:	2500      	movs	r5, #0
 8013276:	e7e1      	b.n	801323c <ceil+0x3c>
 8013278:	2e33      	cmp	r6, #51	@ 0x33
 801327a:	dd0a      	ble.n	8013292 <ceil+0x92>
 801327c:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8013280:	d103      	bne.n	801328a <ceil+0x8a>
 8013282:	4602      	mov	r2, r0
 8013284:	460b      	mov	r3, r1
 8013286:	f7f4 ff39 	bl	80080fc <__adddf3>
 801328a:	ec41 0b10 	vmov	d0, r0, r1
 801328e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013292:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013296:	f04f 37ff 	mov.w	r7, #4294967295
 801329a:	40df      	lsrs	r7, r3
 801329c:	4238      	tst	r0, r7
 801329e:	d0f4      	beq.n	801328a <ceil+0x8a>
 80132a0:	a311      	add	r3, pc, #68	@ (adr r3, 80132e8 <ceil+0xe8>)
 80132a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132a6:	f7f4 ff29 	bl	80080fc <__adddf3>
 80132aa:	2200      	movs	r2, #0
 80132ac:	2300      	movs	r3, #0
 80132ae:	f7f5 fb6b 	bl	8008988 <__aeabi_dcmpgt>
 80132b2:	2800      	cmp	r0, #0
 80132b4:	d0c2      	beq.n	801323c <ceil+0x3c>
 80132b6:	2c00      	cmp	r4, #0
 80132b8:	dd0a      	ble.n	80132d0 <ceil+0xd0>
 80132ba:	2e14      	cmp	r6, #20
 80132bc:	d101      	bne.n	80132c2 <ceil+0xc2>
 80132be:	3401      	adds	r4, #1
 80132c0:	e006      	b.n	80132d0 <ceil+0xd0>
 80132c2:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80132c6:	2301      	movs	r3, #1
 80132c8:	40b3      	lsls	r3, r6
 80132ca:	441d      	add	r5, r3
 80132cc:	45a8      	cmp	r8, r5
 80132ce:	d8f6      	bhi.n	80132be <ceil+0xbe>
 80132d0:	ea25 0507 	bic.w	r5, r5, r7
 80132d4:	e7b2      	b.n	801323c <ceil+0x3c>
 80132d6:	2500      	movs	r5, #0
 80132d8:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 80132dc:	e7ae      	b.n	801323c <ceil+0x3c>
 80132de:	4c05      	ldr	r4, [pc, #20]	@ (80132f4 <ceil+0xf4>)
 80132e0:	2500      	movs	r5, #0
 80132e2:	e7ab      	b.n	801323c <ceil+0x3c>
 80132e4:	f3af 8000 	nop.w
 80132e8:	8800759c 	.word	0x8800759c
 80132ec:	7e37e43c 	.word	0x7e37e43c
 80132f0:	000fffff 	.word	0x000fffff
 80132f4:	3ff00000 	.word	0x3ff00000

080132f8 <_init>:
 80132f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132fa:	bf00      	nop
 80132fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80132fe:	bc08      	pop	{r3}
 8013300:	469e      	mov	lr, r3
 8013302:	4770      	bx	lr

08013304 <_fini>:
 8013304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013306:	bf00      	nop
 8013308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801330a:	bc08      	pop	{r3}
 801330c:	469e      	mov	lr, r3
 801330e:	4770      	bx	lr
