Timing Analyzer report for ShiftRegister_Demo
Tue Apr 11 09:55:48 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'Freq_Divider:divisor|clkOut'
 14. Slow 1200mV 85C Model Hold: 'Freq_Divider:divisor|clkOut'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'Freq_Divider:divisor|clkOut'
 25. Slow 1200mV 0C Model Hold: 'Freq_Divider:divisor|clkOut'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'Freq_Divider:divisor|clkOut'
 35. Fast 1200mV 0C Model Hold: 'Freq_Divider:divisor|clkOut'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ShiftRegister_Demo                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processors 3-12        ;   0.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                   ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; CLOCK_50                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                    ;
; Freq_Divider:divisor|clkOut ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Freq_Divider:divisor|clkOut } ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                           ;
+-------------+-----------------+-----------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                  ; Note                                           ;
+-------------+-----------------+-----------------------------+------------------------------------------------+
; 215.42 MHz  ; 215.42 MHz      ; CLOCK_50                    ;                                                ;
; 1116.07 MHz ; 437.64 MHz      ; Freq_Divider:divisor|clkOut ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+-----------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -3.642 ; -68.545       ;
; Freq_Divider:divisor|clkOut ; 0.104  ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; Freq_Divider:divisor|clkOut ; 0.452 ; 0.000         ;
; CLOCK_50                    ; 0.643 ; 0.000         ;
+-----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -3.000 ; -35.125       ;
; Freq_Divider:divisor|clkOut ; -1.285 ; -10.280       ;
+-----------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.642 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.563      ;
; -3.630 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.551      ;
; -3.536 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.457      ;
; -3.530 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.458      ;
; -3.528 ; Freq_Divider:divisor|s_Counter[23] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.456      ;
; -3.525 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.446      ;
; -3.503 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.431      ;
; -3.473 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.394      ;
; -3.448 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.376      ;
; -3.445 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.373      ;
; -3.429 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.350      ;
; -3.429 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.357      ;
; -3.421 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.342      ;
; -3.398 ; Freq_Divider:divisor|s_Counter[13] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.318      ;
; -3.391 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.312      ;
; -3.386 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.307      ;
; -3.383 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.304      ;
; -3.344 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.272      ;
; -3.316 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.244      ;
; -3.211 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.139      ;
; -3.203 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.131      ;
; -3.123 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.044      ;
; -3.115 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.036      ;
; -2.994 ; Freq_Divider:divisor|s_Counter[12] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.914      ;
; -2.919 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.839      ;
; -2.919 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.839      ;
; -2.919 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.839      ;
; -2.919 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.839      ;
; -2.919 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.839      ;
; -2.919 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.839      ;
; -2.919 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.839      ;
; -2.919 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.839      ;
; -2.919 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.839      ;
; -2.919 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.839      ;
; -2.887 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.807      ;
; -2.887 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.807      ;
; -2.887 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.807      ;
; -2.887 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.807      ;
; -2.887 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.807      ;
; -2.887 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.807      ;
; -2.887 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.807      ;
; -2.887 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.807      ;
; -2.887 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.807      ;
; -2.887 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.807      ;
; -2.828 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.741      ;
; -2.828 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.741      ;
; -2.828 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.741      ;
; -2.828 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.741      ;
; -2.828 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.741      ;
; -2.828 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.741      ;
; -2.828 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.741      ;
; -2.828 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.741      ;
; -2.828 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.741      ;
; -2.828 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.741      ;
; -2.780 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.700      ;
; -2.780 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.700      ;
; -2.780 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.700      ;
; -2.780 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.700      ;
; -2.780 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.700      ;
; -2.780 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.700      ;
; -2.780 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.700      ;
; -2.780 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.700      ;
; -2.780 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.700      ;
; -2.780 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.700      ;
; -2.765 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.685      ;
; -2.765 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.685      ;
; -2.765 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.685      ;
; -2.765 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.685      ;
; -2.765 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.685      ;
; -2.765 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.685      ;
; -2.765 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.685      ;
; -2.765 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.685      ;
; -2.765 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.685      ;
; -2.765 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.685      ;
; -2.745 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.665      ;
; -2.745 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.665      ;
; -2.745 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.665      ;
; -2.745 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.665      ;
; -2.745 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.665      ;
; -2.745 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.665      ;
; -2.745 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.665      ;
; -2.745 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.665      ;
; -2.745 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.665      ;
; -2.745 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.665      ;
; -2.710 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.630      ;
; -2.710 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.630      ;
; -2.710 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.630      ;
; -2.710 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.630      ;
; -2.710 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.630      ;
; -2.710 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.630      ;
; -2.710 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.630      ;
; -2.710 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.630      ;
; -2.710 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.630      ;
; -2.710 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.630      ;
; -2.709 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.629      ;
; -2.709 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.629      ;
; -2.709 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.629      ;
; -2.709 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.629      ;
; -2.709 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.629      ;
; -2.709 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.629      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Freq_Divider:divisor|clkOut'                                                                                                                     ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.104 ; ShiftRegisterN:top_level|aux[5] ; ShiftRegisterN:top_level|aux[6] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.078     ; 0.816      ;
; 0.107 ; ShiftRegisterN:top_level|aux[2] ; ShiftRegisterN:top_level|aux[3] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.078     ; 0.813      ;
; 0.107 ; ShiftRegisterN:top_level|aux[1] ; ShiftRegisterN:top_level|aux[2] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.078     ; 0.813      ;
; 0.108 ; ShiftRegisterN:top_level|aux[6] ; ShiftRegisterN:top_level|aux[7] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.078     ; 0.812      ;
; 0.108 ; ShiftRegisterN:top_level|aux[0] ; ShiftRegisterN:top_level|aux[1] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.078     ; 0.812      ;
; 0.109 ; ShiftRegisterN:top_level|aux[4] ; ShiftRegisterN:top_level|aux[5] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.078     ; 0.811      ;
; 0.109 ; ShiftRegisterN:top_level|aux[3] ; ShiftRegisterN:top_level|aux[4] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.078     ; 0.811      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Freq_Divider:divisor|clkOut'                                                                                                                      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.452 ; ShiftRegisterN:top_level|aux[4] ; ShiftRegisterN:top_level|aux[5] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.078      ; 0.716      ;
; 0.453 ; ShiftRegisterN:top_level|aux[6] ; ShiftRegisterN:top_level|aux[7] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.078      ; 0.717      ;
; 0.453 ; ShiftRegisterN:top_level|aux[3] ; ShiftRegisterN:top_level|aux[4] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.078      ; 0.717      ;
; 0.454 ; ShiftRegisterN:top_level|aux[2] ; ShiftRegisterN:top_level|aux[3] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; ShiftRegisterN:top_level|aux[1] ; ShiftRegisterN:top_level|aux[2] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; ShiftRegisterN:top_level|aux[0] ; ShiftRegisterN:top_level|aux[1] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.078      ; 0.718      ;
; 0.456 ; ShiftRegisterN:top_level|aux[5] ; ShiftRegisterN:top_level|aux[6] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.078      ; 0.720      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.643 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.907      ;
; 0.644 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.908      ;
; 0.646 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.911      ;
; 0.648 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.912      ;
; 0.650 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.914      ;
; 0.655 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.919      ;
; 0.657 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.921      ;
; 0.657 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.921      ;
; 0.659 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.923      ;
; 0.662 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.926      ;
; 0.663 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.928      ;
; 0.665 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.929      ;
; 0.669 ; Freq_Divider:divisor|s_Counter[23] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.933      ;
; 0.672 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.936      ;
; 0.695 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.959      ;
; 0.826 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.090      ;
; 0.843 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.107      ;
; 0.961 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.225      ;
; 0.962 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.226      ;
; 0.963 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.227      ;
; 0.964 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.228      ;
; 0.972 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.236      ;
; 0.973 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.237      ;
; 0.974 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.238      ;
; 0.975 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.239      ;
; 0.975 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.239      ;
; 0.976 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.240      ;
; 0.977 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.241      ;
; 0.977 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.241      ;
; 0.978 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.242      ;
; 0.979 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.243      ;
; 0.980 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.244      ;
; 0.981 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.245      ;
; 0.982 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.246      ;
; 0.983 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.247      ;
; 0.989 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.253      ;
; 0.990 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.254      ;
; 0.990 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.254      ;
; 0.991 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.255      ;
; 0.995 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.259      ;
; 0.995 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.259      ;
; 0.996 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.260      ;
; 1.022 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.286      ;
; 1.082 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.346      ;
; 1.083 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.347      ;
; 1.084 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.348      ;
; 1.085 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.349      ;
; 1.087 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.351      ;
; 1.088 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.352      ;
; 1.089 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.353      ;
; 1.090 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.354      ;
; 1.093 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.357      ;
; 1.096 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.360      ;
; 1.098 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.362      ;
; 1.099 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.363      ;
; 1.100 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.364      ;
; 1.101 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.365      ;
; 1.102 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.366      ;
; 1.103 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.367      ;
; 1.103 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.367      ;
; 1.104 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.368      ;
; 1.104 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.368      ;
; 1.105 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.369      ;
; 1.107 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.371      ;
; 1.108 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.365      ;
; 1.109 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.373      ;
; 1.116 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.380      ;
; 1.116 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.380      ;
; 1.117 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.381      ;
; 1.121 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.385      ;
; 1.121 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.385      ;
; 1.122 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.386      ;
; 1.127 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.384      ;
; 1.144 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.408      ;
; 1.170 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.434      ;
; 1.175 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.439      ;
; 1.208 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.472      ;
; 1.209 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.473      ;
; 1.210 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.474      ;
; 1.211 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.475      ;
; 1.214 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.478      ;
; 1.215 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.479      ;
; 1.216 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.480      ;
; 1.224 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.488      ;
; 1.225 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.489      ;
; 1.226 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.490      ;
; 1.228 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.492      ;
; 1.229 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.486      ;
; 1.229 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.493      ;
; 1.230 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.494      ;
; 1.230 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.494      ;
; 1.233 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.497      ;
; 1.234 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.491      ;
; 1.234 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.491      ;
; 1.235 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.499      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                            ;
+-------------+-----------------+-----------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                  ; Note                                           ;
+-------------+-----------------+-----------------------------+------------------------------------------------+
; 233.64 MHz  ; 233.64 MHz      ; CLOCK_50                    ;                                                ;
; 1240.69 MHz ; 437.64 MHz      ; Freq_Divider:divisor|clkOut ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+-----------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -3.280 ; -60.500       ;
; Freq_Divider:divisor|clkOut ; 0.194  ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; Freq_Divider:divisor|clkOut ; 0.416 ; 0.000         ;
; CLOCK_50                    ; 0.588 ; 0.000         ;
+-----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -3.000 ; -35.125       ;
; Freq_Divider:divisor|clkOut ; -1.285 ; -10.280       ;
+-----------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                 ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.280 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.211      ;
; -3.277 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.208      ;
; -3.229 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.168      ;
; -3.225 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.156      ;
; -3.198 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.129      ;
; -3.191 ; Freq_Divider:divisor|s_Counter[23] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.130      ;
; -3.187 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.126      ;
; -3.141 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.080      ;
; -3.130 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.069      ;
; -3.127 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.058      ;
; -3.124 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.063      ;
; -3.103 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.034      ;
; -3.096 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.027      ;
; -3.083 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.014      ;
; -3.080 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.011      ;
; -3.074 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.005      ;
; -3.043 ; Freq_Divider:divisor|s_Counter[13] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.973      ;
; -2.999 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.938      ;
; -2.996 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.935      ;
; -2.927 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.866      ;
; -2.901 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.840      ;
; -2.832 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.763      ;
; -2.832 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.763      ;
; -2.709 ; Freq_Divider:divisor|s_Counter[12] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.639      ;
; -2.583 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.512      ;
; -2.583 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.512      ;
; -2.583 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.512      ;
; -2.583 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.512      ;
; -2.583 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.512      ;
; -2.583 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.512      ;
; -2.583 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.512      ;
; -2.583 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.512      ;
; -2.583 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.512      ;
; -2.583 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.512      ;
; -2.578 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.507      ;
; -2.578 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.507      ;
; -2.578 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.507      ;
; -2.578 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.507      ;
; -2.578 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.507      ;
; -2.578 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.507      ;
; -2.578 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.507      ;
; -2.578 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.507      ;
; -2.578 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.507      ;
; -2.578 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.507      ;
; -2.516 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.437      ;
; -2.516 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.437      ;
; -2.516 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.437      ;
; -2.516 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.437      ;
; -2.516 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.437      ;
; -2.516 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.437      ;
; -2.516 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.437      ;
; -2.516 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.437      ;
; -2.516 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.437      ;
; -2.516 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.437      ;
; -2.480 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.409      ;
; -2.480 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.409      ;
; -2.480 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.409      ;
; -2.480 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.409      ;
; -2.480 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.409      ;
; -2.480 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.409      ;
; -2.480 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.409      ;
; -2.480 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.409      ;
; -2.480 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.409      ;
; -2.480 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.409      ;
; -2.469 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.398      ;
; -2.469 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.398      ;
; -2.469 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.398      ;
; -2.469 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.398      ;
; -2.469 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.398      ;
; -2.469 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.398      ;
; -2.469 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.398      ;
; -2.469 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.398      ;
; -2.469 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.398      ;
; -2.469 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.398      ;
; -2.461 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.390      ;
; -2.461 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.390      ;
; -2.461 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.390      ;
; -2.461 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.390      ;
; -2.461 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.390      ;
; -2.461 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.390      ;
; -2.461 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.390      ;
; -2.461 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.390      ;
; -2.461 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.390      ;
; -2.461 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.390      ;
; -2.381 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.310      ;
; -2.381 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.310      ;
; -2.381 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.310      ;
; -2.381 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.310      ;
; -2.381 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.310      ;
; -2.381 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.310      ;
; -2.381 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.310      ;
; -2.381 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.310      ;
; -2.381 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.310      ;
; -2.381 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.310      ;
; -2.365 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.286      ;
; -2.365 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.286      ;
; -2.365 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.286      ;
; -2.365 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.286      ;
; -2.365 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.286      ;
; -2.365 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.286      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Freq_Divider:divisor|clkOut'                                                                                                                      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.194 ; ShiftRegisterN:top_level|aux[5] ; ShiftRegisterN:top_level|aux[6] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.071     ; 0.734      ;
; 0.196 ; ShiftRegisterN:top_level|aux[2] ; ShiftRegisterN:top_level|aux[3] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.071     ; 0.732      ;
; 0.197 ; ShiftRegisterN:top_level|aux[1] ; ShiftRegisterN:top_level|aux[2] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.071     ; 0.731      ;
; 0.197 ; ShiftRegisterN:top_level|aux[0] ; ShiftRegisterN:top_level|aux[1] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.071     ; 0.731      ;
; 0.198 ; ShiftRegisterN:top_level|aux[6] ; ShiftRegisterN:top_level|aux[7] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.071     ; 0.730      ;
; 0.198 ; ShiftRegisterN:top_level|aux[3] ; ShiftRegisterN:top_level|aux[4] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.071     ; 0.730      ;
; 0.199 ; ShiftRegisterN:top_level|aux[4] ; ShiftRegisterN:top_level|aux[5] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.071     ; 0.729      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Freq_Divider:divisor|clkOut'                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.416 ; ShiftRegisterN:top_level|aux[4] ; ShiftRegisterN:top_level|aux[5] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; ShiftRegisterN:top_level|aux[3] ; ShiftRegisterN:top_level|aux[4] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; ShiftRegisterN:top_level|aux[6] ; ShiftRegisterN:top_level|aux[7] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; ShiftRegisterN:top_level|aux[1] ; ShiftRegisterN:top_level|aux[2] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; ShiftRegisterN:top_level|aux[0] ; ShiftRegisterN:top_level|aux[1] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; ShiftRegisterN:top_level|aux[2] ; ShiftRegisterN:top_level|aux[3] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.071      ; 0.660      ;
; 0.420 ; ShiftRegisterN:top_level|aux[5] ; ShiftRegisterN:top_level|aux[6] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.071      ; 0.662      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.588 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.591 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.833      ;
; 0.594 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.835      ;
; 0.599 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.840      ;
; 0.600 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.841      ;
; 0.602 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.843      ;
; 0.605 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.848      ;
; 0.608 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.849      ;
; 0.611 ; Freq_Divider:divisor|s_Counter[23] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.852      ;
; 0.614 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.855      ;
; 0.633 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.874      ;
; 0.766 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.007      ;
; 0.776 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.017      ;
; 0.874 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.115      ;
; 0.875 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.116      ;
; 0.877 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.118      ;
; 0.878 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.119      ;
; 0.879 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.120      ;
; 0.881 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.122      ;
; 0.882 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.123      ;
; 0.886 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.127      ;
; 0.886 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.127      ;
; 0.888 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.129      ;
; 0.888 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.129      ;
; 0.890 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.131      ;
; 0.890 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.131      ;
; 0.892 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.133      ;
; 0.893 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.134      ;
; 0.893 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.134      ;
; 0.894 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.135      ;
; 0.894 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.135      ;
; 0.894 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.135      ;
; 0.895 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.136      ;
; 0.905 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.146      ;
; 0.905 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.146      ;
; 0.906 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.147      ;
; 0.921 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.162      ;
; 0.973 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.214      ;
; 0.974 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.215      ;
; 0.977 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.218      ;
; 0.978 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.219      ;
; 0.984 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.225      ;
; 0.985 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.226      ;
; 0.985 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.226      ;
; 0.985 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.226      ;
; 0.987 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.228      ;
; 0.987 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.228      ;
; 0.988 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.229      ;
; 0.989 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.230      ;
; 0.989 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.230      ;
; 0.989 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.230      ;
; 0.991 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.232      ;
; 0.992 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.233      ;
; 0.993 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.234      ;
; 0.998 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.239      ;
; 0.998 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.239      ;
; 1.000 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.241      ;
; 1.002 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.243      ;
; 1.004 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.237      ;
; 1.004 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.245      ;
; 1.004 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.245      ;
; 1.004 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.245      ;
; 1.005 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.246      ;
; 1.015 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.256      ;
; 1.015 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.256      ;
; 1.016 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.257      ;
; 1.022 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.255      ;
; 1.052 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.293      ;
; 1.063 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.304      ;
; 1.075 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.316      ;
; 1.083 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.324      ;
; 1.084 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.325      ;
; 1.087 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.328      ;
; 1.088 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.329      ;
; 1.095 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.336      ;
; 1.097 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.338      ;
; 1.097 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.338      ;
; 1.098 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.339      ;
; 1.099 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.340      ;
; 1.099 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.340      ;
; 1.101 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.342      ;
; 1.103 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.336      ;
; 1.103 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.344      ;
; 1.108 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.349      ;
; 1.108 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.349      ;
; 1.112 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.353      ;
; 1.114 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.347      ;
; 1.114 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.355      ;
; 1.114 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.347      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -1.406 ; -20.011       ;
; Freq_Divider:divisor|clkOut ; 0.559  ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; Freq_Divider:divisor|clkOut ; 0.200 ; 0.000         ;
; CLOCK_50                    ; 0.294 ; 0.000         ;
+-----------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -3.000 ; -29.540       ;
; Freq_Divider:divisor|clkOut ; -1.000 ; -8.000        ;
+-----------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                 ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.406 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.356      ;
; -1.403 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.353      ;
; -1.342 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.299      ;
; -1.341 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.291      ;
; -1.340 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.290      ;
; -1.325 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.282      ;
; -1.316 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.273      ;
; -1.311 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.268      ;
; -1.309 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.266      ;
; -1.282 ; Freq_Divider:divisor|s_Counter[23] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.239      ;
; -1.269 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.219      ;
; -1.258 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.208      ;
; -1.255 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.212      ;
; -1.235 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.185      ;
; -1.208 ; Freq_Divider:divisor|s_Counter[13] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.157      ;
; -1.191 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.141      ;
; -1.190 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.140      ;
; -1.183 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.140      ;
; -1.181 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.131      ;
; -1.170 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.127      ;
; -1.136 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.086      ;
; -1.123 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.080      ;
; -1.076 ; Freq_Divider:divisor|s_Counter[12] ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.025      ;
; -1.047 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.997      ;
; -0.891 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.840      ;
; -0.891 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.840      ;
; -0.891 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.840      ;
; -0.891 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.840      ;
; -0.891 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.840      ;
; -0.891 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.840      ;
; -0.891 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.840      ;
; -0.891 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.840      ;
; -0.891 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.840      ;
; -0.891 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.840      ;
; -0.865 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.814      ;
; -0.865 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.814      ;
; -0.865 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.814      ;
; -0.865 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.814      ;
; -0.865 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.814      ;
; -0.865 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.814      ;
; -0.865 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.814      ;
; -0.865 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.814      ;
; -0.865 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.814      ;
; -0.865 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.814      ;
; -0.845 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.794      ;
; -0.845 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.794      ;
; -0.845 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.794      ;
; -0.845 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.794      ;
; -0.845 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.794      ;
; -0.845 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.794      ;
; -0.845 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.794      ;
; -0.845 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.794      ;
; -0.845 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.794      ;
; -0.845 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.794      ;
; -0.837 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.786      ;
; -0.837 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.786      ;
; -0.837 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.786      ;
; -0.837 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.786      ;
; -0.837 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.786      ;
; -0.837 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.786      ;
; -0.837 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.786      ;
; -0.837 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.786      ;
; -0.837 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.786      ;
; -0.837 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.786      ;
; -0.826 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.768      ;
; -0.826 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.768      ;
; -0.826 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.768      ;
; -0.826 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.768      ;
; -0.826 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.768      ;
; -0.826 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.768      ;
; -0.826 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.768      ;
; -0.826 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.768      ;
; -0.826 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.768      ;
; -0.826 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.768      ;
; -0.823 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.772      ;
; -0.823 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.772      ;
; -0.821 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.770      ;
; -0.821 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.770      ;
; -0.821 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.770      ;
; -0.821 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.770      ;
; -0.821 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.770      ;
; -0.821 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.770      ;
; -0.821 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.770      ;
; -0.821 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.770      ;
; -0.821 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.770      ;
; -0.821 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.770      ;
; -0.785 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.734      ;
; -0.785 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.734      ;
; -0.785 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.734      ;
; -0.785 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.734      ;
; -0.785 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.734      ;
; -0.785 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.734      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Freq_Divider:divisor|clkOut'                                                                                                                      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.559 ; ShiftRegisterN:top_level|aux[5] ; ShiftRegisterN:top_level|aux[6] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.040     ; 0.388      ;
; 0.562 ; ShiftRegisterN:top_level|aux[6] ; ShiftRegisterN:top_level|aux[7] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.040     ; 0.385      ;
; 0.562 ; ShiftRegisterN:top_level|aux[2] ; ShiftRegisterN:top_level|aux[3] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.040     ; 0.385      ;
; 0.563 ; ShiftRegisterN:top_level|aux[3] ; ShiftRegisterN:top_level|aux[4] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.040     ; 0.384      ;
; 0.563 ; ShiftRegisterN:top_level|aux[1] ; ShiftRegisterN:top_level|aux[2] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.040     ; 0.384      ;
; 0.563 ; ShiftRegisterN:top_level|aux[0] ; ShiftRegisterN:top_level|aux[1] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.040     ; 0.384      ;
; 0.564 ; ShiftRegisterN:top_level|aux[4] ; ShiftRegisterN:top_level|aux[5] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 1.000        ; -0.040     ; 0.383      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Freq_Divider:divisor|clkOut'                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.200 ; ShiftRegisterN:top_level|aux[4] ; ShiftRegisterN:top_level|aux[5] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.040      ; 0.324      ;
; 0.201 ; ShiftRegisterN:top_level|aux[6] ; ShiftRegisterN:top_level|aux[7] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; ShiftRegisterN:top_level|aux[3] ; ShiftRegisterN:top_level|aux[4] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; ShiftRegisterN:top_level|aux[1] ; ShiftRegisterN:top_level|aux[2] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; ShiftRegisterN:top_level|aux[0] ; ShiftRegisterN:top_level|aux[1] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; ShiftRegisterN:top_level|aux[2] ; ShiftRegisterN:top_level|aux[3] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.040      ; 0.326      ;
; 0.204 ; ShiftRegisterN:top_level|aux[5] ; ShiftRegisterN:top_level|aux[6] ; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 0.000        ; 0.040      ; 0.328      ;
+-------+---------------------------------+---------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.294 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.298 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.420      ;
; 0.300 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.302 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.425      ;
; 0.305 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.427      ;
; 0.307 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.429      ;
; 0.309 ; Freq_Divider:divisor|s_Counter[23] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.431      ;
; 0.322 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.444      ;
; 0.371 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.493      ;
; 0.382 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.504      ;
; 0.443 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.567      ;
; 0.444 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.568      ;
; 0.449 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.573      ;
; 0.451 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.573      ;
; 0.452 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.577      ;
; 0.454 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.578      ;
; 0.455 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.579      ;
; 0.456 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.580      ;
; 0.457 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.581      ;
; 0.459 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.581      ;
; 0.459 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.581      ;
; 0.460 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.585      ;
; 0.463 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.588      ;
; 0.464 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.588      ;
; 0.466 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.588      ;
; 0.480 ; Freq_Divider:divisor|s_Counter[22] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.602      ;
; 0.506 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.630      ;
; 0.507 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.631      ;
; 0.509 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.633      ;
; 0.510 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.634      ;
; 0.512 ; Freq_Divider:divisor|s_Counter[9]  ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.636      ;
; 0.514 ; Freq_Divider:divisor|s_Counter[21] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.636      ;
; 0.515 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.637      ;
; 0.518 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.642      ;
; 0.519 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.641      ;
; 0.519 ; Freq_Divider:divisor|s_Counter[8]  ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.643      ;
; 0.520 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.642      ;
; 0.520 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.644      ;
; 0.521 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.645      ;
; 0.522 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.639      ;
; 0.522 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.644      ;
; 0.522 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.644      ;
; 0.522 ; Freq_Divider:divisor|s_Counter[20] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.644      ;
; 0.523 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.647      ;
; 0.525 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.647      ;
; 0.527 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.651      ;
; 0.527 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.651      ;
; 0.529 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.651      ;
; 0.530 ; Freq_Divider:divisor|s_Counter[6]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.654      ;
; 0.530 ; Freq_Divider:divisor|s_Counter[4]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.654      ;
; 0.532 ; Freq_Divider:divisor|s_Counter[14] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.654      ;
; 0.536 ; Freq_Divider:divisor|s_Counter[10] ; Freq_Divider:divisor|s_Counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.653      ;
; 0.540 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.662      ;
; 0.543 ; Freq_Divider:divisor|s_Counter[16] ; Freq_Divider:divisor|s_Counter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.665      ;
; 0.572 ; Freq_Divider:divisor|s_Counter[7]  ; Freq_Divider:divisor|s_Counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.696      ;
; 0.573 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.697      ;
; 0.573 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.697      ;
; 0.573 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.697      ;
; 0.576 ; Freq_Divider:divisor|s_Counter[1]  ; Freq_Divider:divisor|s_Counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.700      ;
; 0.576 ; Freq_Divider:divisor|s_Counter[5]  ; Freq_Divider:divisor|s_Counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.700      ;
; 0.576 ; Freq_Divider:divisor|s_Counter[3]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.700      ;
; 0.581 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.703      ;
; 0.583 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.705      ;
; 0.584 ; Freq_Divider:divisor|s_Counter[17] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.706      ;
; 0.584 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.708      ;
; 0.585 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.702      ;
; 0.585 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.707      ;
; 0.586 ; Freq_Divider:divisor|s_Counter[19] ; Freq_Divider:divisor|s_Counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; Freq_Divider:divisor|s_Counter[0]  ; Freq_Divider:divisor|s_Counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.710      ;
; 0.587 ; Freq_Divider:divisor|s_Counter[2]  ; Freq_Divider:divisor|s_Counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.711      ;
; 0.588 ; Freq_Divider:divisor|s_Counter[11] ; Freq_Divider:divisor|s_Counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.705      ;
; 0.588 ; Freq_Divider:divisor|s_Counter[15] ; Freq_Divider:divisor|s_Counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.710      ;
; 0.588 ; Freq_Divider:divisor|s_Counter[18] ; Freq_Divider:divisor|s_Counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.710      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+------------------------------+---------+-------+----------+---------+---------------------+
; Clock                        ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack             ; -3.642  ; 0.200 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                    ; -3.642  ; 0.294 ; N/A      ; N/A     ; -3.000              ;
;  Freq_Divider:divisor|clkOut ; 0.104   ; 0.200 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS              ; -68.545 ; 0.0   ; 0.0      ; 0.0     ; -45.405             ;
;  CLOCK_50                    ; -68.545 ; 0.000 ; N/A      ; N/A     ; -35.125             ;
;  Freq_Divider:divisor|clkOut ; 0.000   ; 0.000 ; N/A      ; N/A     ; -10.280             ;
+------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; CLOCK_50                    ; CLOCK_50                    ; 1049     ; 0        ; 0        ; 0        ;
; Freq_Divider:divisor|clkOut ; CLOCK_50                    ; 1        ; 1        ; 0        ; 0        ;
; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 7        ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; CLOCK_50                    ; CLOCK_50                    ; 1049     ; 0        ; 0        ; 0        ;
; Freq_Divider:divisor|clkOut ; CLOCK_50                    ; 1        ; 1        ; 0        ; 0        ;
; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; 7        ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------+
; Clock Status Summary                                                           ;
+-----------------------------+-----------------------------+------+-------------+
; Target                      ; Clock                       ; Type ; Status      ;
+-----------------------------+-----------------------------+------+-------------+
; CLOCK_50                    ; CLOCK_50                    ; Base ; Constrained ;
; Freq_Divider:divisor|clkOut ; Freq_Divider:divisor|clkOut ; Base ; Constrained ;
+-----------------------------+-----------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Apr 11 09:55:45 2023
Info: Command: quartus_sta ShiftRegister_Demo -c ShiftRegister_Demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ShiftRegister_Demo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name Freq_Divider:divisor|clkOut Freq_Divider:divisor|clkOut
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.642             -68.545 CLOCK_50 
    Info (332119):     0.104               0.000 Freq_Divider:divisor|clkOut 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 Freq_Divider:divisor|clkOut 
    Info (332119):     0.643               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.125 CLOCK_50 
    Info (332119):    -1.285             -10.280 Freq_Divider:divisor|clkOut 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.280             -60.500 CLOCK_50 
    Info (332119):     0.194               0.000 Freq_Divider:divisor|clkOut 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 Freq_Divider:divisor|clkOut 
    Info (332119):     0.588               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.125 CLOCK_50 
    Info (332119):    -1.285             -10.280 Freq_Divider:divisor|clkOut 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.406             -20.011 CLOCK_50 
    Info (332119):     0.559               0.000 Freq_Divider:divisor|clkOut 
Info (332146): Worst-case hold slack is 0.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.200               0.000 Freq_Divider:divisor|clkOut 
    Info (332119):     0.294               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.540 CLOCK_50 
    Info (332119):    -1.000              -8.000 Freq_Divider:divisor|clkOut 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4942 megabytes
    Info: Processing ended: Tue Apr 11 09:55:48 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


