 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16
Version: K-2015.06-SP2
Date   : Thu Mar 20 22:01:39 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_59_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_59_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_59_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_58_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_58_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_58_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_57_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_57_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_57_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_56_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_56_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_56_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_55_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_55_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_55_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_54_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_54_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_54_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_53_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_53_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_53_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_52_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_52_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_52_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_51_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_51_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_51_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_50_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_50_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_50_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_49_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_49_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_49_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_48_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_48_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_48_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_35_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_35_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_35_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_34_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_34_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_34_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_33_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_33_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_33_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_32_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_32_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_32_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_31_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_31_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_30_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_30_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_30_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_29_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_29_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_29_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_28_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_28_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_28_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_27_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_27_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_27_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_26_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_26_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_26_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_25_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_25_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_25_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_24_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_24_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_24_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_23_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_23_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_23_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_22_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_22_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_22_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_12_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_12_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U681/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1074 (net)                   15        0.027               0.000      0.869 r
  Q_reg_10_/E (EDFQD1)                              0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_10_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_9_/E (EDFQD1)                               0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_9_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U680/Z (BUFFD1)                                   0.247     0.237      0.869 r
  n1073 (net)                   15        0.027               0.000      0.869 r
  Q_reg_8_/E (EDFQD1)                               0.247     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_8_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.129      0.871
  data required time                                                     0.871
  -------------------------------------------------------------------------------
  data required time                                                     0.871
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_107_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_107_/E (EDFQD1)                             0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_107_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_106_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_106_/E (EDFQD1)                             0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_106_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_105_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_105_/E (EDFQD1)                             0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_105_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_104_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_104_/E (EDFQD1)                             0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_104_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_103_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_103_/E (EDFQD1)                             0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_103_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_102_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_102_/E (EDFQD1)                             0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_102_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_101_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_101_/E (EDFQD1)                             0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_101_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_100_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_100_/E (EDFQD1)                             0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_100_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_99_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_99_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_99_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_98_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_98_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_98_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_97_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_97_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_97_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_96_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_96_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_96_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_83_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_83_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_83_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_82_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_82_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_82_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_81_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_81_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_81_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_80_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_80_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_80_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_79_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_79_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_79_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_78_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_78_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_78_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_77_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_77_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_77_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_76_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_76_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_76_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_75_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_75_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_75_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_74_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_74_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_74_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_73_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_73_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_73_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_72_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_72_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_72_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_38_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_38_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_38_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_37_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_37_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_37_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_21_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_21_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_21_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_14_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_14_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U677/Z (CKBD2)                                    0.231     0.235      0.867 r
  n532 (net)                    29        0.052               0.000      0.867 r
  Q_reg_11_/E (EDFQD1)                              0.231     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_11_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_119_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_119_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_119_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_118_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_118_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_118_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_117_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_117_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_117_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_116_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_116_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_116_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_115_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_115_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_115_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_114_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_114_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_114_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_113_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_113_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_113_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_112_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_112_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_112_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_111_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_111_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_111_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_110_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_110_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_110_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_109_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_109_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_109_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_108_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_108_/E (EDFQD1)                             0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_108_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_36_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_36_/E (EDFQD1)                              0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_36_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: Q_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  WEN (in)                                          0.015     0.002      0.202 r
  WEN (net)                      2        0.004               0.000      0.202 r
  U684/ZN (INR3D4)                                  0.707     0.430      0.632 r
  N202 (net)                    59        0.103               0.000      0.632 r
  U682/Z (BUFFD1)                                   0.232     0.229      0.861 r
  n1075 (net)                   14        0.025               0.000      0.861 r
  Q_reg_13_/E (EDFQD1)                              0.232     0.000      0.861 r
  data arrival time                                                      0.861

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_13_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.127      0.873
  data required time                                                     0.873
  -------------------------------------------------------------------------------
  data required time                                                     0.873
  data arrival time                                                     -0.861
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_66_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_66_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_65_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_65_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_62_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_62_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_59_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_59_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_56_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_56_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_54_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_54_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_51_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_51_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_48_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_48_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_47_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_47_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_44_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_44_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_42_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_42_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_40_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_40_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_38_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_38_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_35_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_35_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_34_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_34_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_33_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_33_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_32_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_32_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_31_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_31_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_30_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_30_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_29_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_29_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_28_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_28_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_27_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_27_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_26_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_26_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_25_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_25_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_24_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_24_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_22_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


  Startpoint: WEN (input port clocked by clk)
  Endpoint: memory6_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.016     0.002      0.202 f
  WEN (net)                      2        0.003               0.000      0.202 f
  U667/Z (OR3D2)                                    0.120     0.171      0.372 f
  n1069 (net)                    8        0.034               0.000      0.372 f
  U940/ZN (INR2D2)                                  0.319     0.205      0.577 r
  n1071 (net)                   20        0.036               0.000      0.577 r
  U678/Z (BUFFD2)                                   0.335     0.248      0.825 r
  n534 (net)                    44        0.079               0.000      0.825 r
  memory6_reg_19_/E (EDFQD1)                        0.335     0.000      0.825 r
  data arrival time                                                      0.825

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory6_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.142      0.858
  data required time                                                     0.858
  -------------------------------------------------------------------------------
  data required time                                                     0.858
  data arrival time                                                     -0.825
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.033


1
