Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 31 15:01:04 2023
| Host         : E_Comp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file upsampleby4_timing_summary_routed.rpt -pb upsampleby4_timing_summary_routed.pb -rpx upsampleby4_timing_summary_routed.rpx -warn_on_violation
| Design       : upsampleby4
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  83          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (17)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: input_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  148          inf        0.000                      0                  148           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_sig_reg[52]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.280ns  (logic 2.608ns (60.934%)  route 1.672ns (39.066%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE                         0.000     0.000 r  output_sig_reg[52]/C
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  output_sig_reg[52]/Q
                         net (fo=1, routed)           1.672     2.013    output_sig_OBUF[4]
    D12                  OBUF (Prop_obuf_I_O)         2.267     4.280 r  output_sig_OBUF[52]_inst/O
                         net (fo=0)                   0.000     4.280    output_sig[52]
    D12                                                               r  output_sig[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sig_reg[53]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.280ns  (logic 2.600ns (60.741%)  route 1.680ns (39.259%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE                         0.000     0.000 r  output_sig_reg[53]_lopt_replica_3/C
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  output_sig_reg[53]_lopt_replica_3/Q
                         net (fo=1, routed)           1.680     2.021    output_sig_reg[53]_lopt_replica_3_1
    F14                  OBUF (Prop_obuf_I_O)         2.259     4.280 r  output_sig_OBUF[53]_inst/O
                         net (fo=0)                   0.000     4.280    output_sig[53]
    F14                                                               r  output_sig[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sig_reg[56]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.268ns  (logic 2.622ns (61.438%)  route 1.646ns (38.562%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE                         0.000     0.000 r  output_sig_reg[56]_lopt_replica_3/C
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  output_sig_reg[56]_lopt_replica_3/Q
                         net (fo=1, routed)           1.646     1.987    output_sig_reg[56]_lopt_replica_3_1
    B11                  OBUF (Prop_obuf_I_O)         2.281     4.268 r  output_sig_OBUF[56]_inst/O
                         net (fo=0)                   0.000     4.268    output_sig[56]
    B11                                                               r  output_sig[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sig_reg[51]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.229ns  (logic 2.601ns (61.498%)  route 1.628ns (38.502%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE                         0.000     0.000 r  output_sig_reg[51]/C
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  output_sig_reg[51]/Q
                         net (fo=1, routed)           1.628     1.969    output_sig_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         2.260     4.229 r  output_sig_OBUF[51]_inst/O
                         net (fo=0)                   0.000     4.229    output_sig[51]
    D13                                                               r  output_sig[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sig_reg[48]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.213ns  (logic 2.625ns (62.306%)  route 1.588ns (37.694%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  output_sig_reg[48]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  output_sig_reg[48]/Q
                         net (fo=1, routed)           1.588     1.929    output_sig_OBUF[0]
    A15                  OBUF (Prop_obuf_I_O)         2.284     4.213 r  output_sig_OBUF[48]_inst/O
                         net (fo=0)                   0.000     4.213    output_sig[48]
    A15                                                               r  output_sig[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sig_reg[50]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.169ns  (logic 2.607ns (62.542%)  route 1.562ns (37.458%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE                         0.000     0.000 r  output_sig_reg[50]/C
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  output_sig_reg[50]/Q
                         net (fo=1, routed)           1.562     1.903    output_sig_OBUF[2]
    B16                  OBUF (Prop_obuf_I_O)         2.266     4.169 r  output_sig_OBUF[50]_inst/O
                         net (fo=0)                   0.000     4.169    output_sig[50]
    B16                                                               r  output_sig[50] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sig_reg[49]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.161ns  (logic 2.604ns (62.587%)  route 1.557ns (37.413%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE                         0.000     0.000 r  output_sig_reg[49]/C
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  output_sig_reg[49]/Q
                         net (fo=1, routed)           1.557     1.898    output_sig_OBUF[1]
    B17                  OBUF (Prop_obuf_I_O)         2.263     4.161 r  output_sig_OBUF[49]_inst/O
                         net (fo=0)                   0.000     4.161    output_sig[49]
    B17                                                               r  output_sig[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sig_reg[55]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.154ns  (logic 2.624ns (63.151%)  route 1.531ns (36.849%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE                         0.000     0.000 r  output_sig_reg[55]_lopt_replica_3/C
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  output_sig_reg[55]_lopt_replica_3/Q
                         net (fo=1, routed)           1.531     1.872    output_sig_reg[55]_lopt_replica_3_1
    A11                  OBUF (Prop_obuf_I_O)         2.283     4.154 r  output_sig_OBUF[55]_inst/O
                         net (fo=0)                   0.000     4.154    output_sig[55]
    A11                                                               r  output_sig[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sig_reg[58]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.153ns  (logic 2.619ns (63.068%)  route 1.534ns (36.933%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE                         0.000     0.000 r  output_sig_reg[58]/C
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  output_sig_reg[58]/Q
                         net (fo=1, routed)           1.534     1.875    output_sig_OBUF[10]
    C12                  OBUF (Prop_obuf_I_O)         2.278     4.153 r  output_sig_OBUF[58]_inst/O
                         net (fo=0)                   0.000     4.153    output_sig[58]
    C12                                                               r  output_sig[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sig_reg[60]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.151ns  (logic 2.615ns (63.004%)  route 1.536ns (36.996%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  output_sig_reg[60]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  output_sig_reg[60]/Q
                         net (fo=1, routed)           1.536     1.877    output_sig_OBUF[12]
    B13                  OBUF (Prop_obuf_I_O)         2.274     4.151 r  output_sig_OBUF[60]_inst/O
                         net (fo=0)                   0.000     4.151    output_sig[60]
    B13                                                               r  output_sig[60] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buffers_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig_reg[50]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.138%)  route 0.124ns (46.862%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  buffers_reg[2]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffers_reg[2]/Q
                         net (fo=4, routed)           0.124     0.265    buffers[2]
    SLICE_X0Y67          FDRE                                         r  output_sig_reg[50]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffers_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig_reg[52]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.138%)  route 0.124ns (46.862%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  buffers_reg[4]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffers_reg[4]/Q
                         net (fo=4, routed)           0.124     0.265    buffers[4]
    SLICE_X0Y69          FDRE                                         r  output_sig_reg[52]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffers_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig_reg[54]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.138%)  route 0.124ns (46.862%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  buffers_reg[6]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffers_reg[6]/Q
                         net (fo=4, routed)           0.124     0.265    buffers[6]
    SLICE_X0Y71          FDRE                                         r  output_sig_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffers_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig_reg[56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.138%)  route 0.124ns (46.862%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  buffers_reg[8]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffers_reg[8]/Q
                         net (fo=4, routed)           0.124     0.265    buffers[8]
    SLICE_X0Y73          FDRE                                         r  output_sig_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffers_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig_reg[61]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.138%)  route 0.124ns (46.862%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  buffers_reg[13]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffers_reg[13]/Q
                         net (fo=4, routed)           0.124     0.265    buffers[13]
    SLICE_X0Y79          FDRE                                         r  output_sig_reg[61]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffers_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig_reg[51]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.276%)  route 0.129ns (47.724%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  buffers_reg[3]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffers_reg[3]/Q
                         net (fo=4, routed)           0.129     0.270    buffers[3]
    SLICE_X0Y69          FDRE                                         r  output_sig_reg[51]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffers_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig_reg[55]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.276%)  route 0.129ns (47.724%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  buffers_reg[7]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffers_reg[7]/Q
                         net (fo=4, routed)           0.129     0.270    buffers[7]
    SLICE_X0Y73          FDRE                                         r  output_sig_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffers_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig_reg[60]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.276%)  route 0.129ns (47.724%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  buffers_reg[12]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffers_reg[12]/Q
                         net (fo=4, routed)           0.129     0.270    buffers[12]
    SLICE_X0Y79          FDRE                                         r  output_sig_reg[60]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffers_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig_reg[49]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.933%)  route 0.131ns (48.067%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  buffers_reg[1]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffers_reg[1]/Q
                         net (fo=4, routed)           0.131     0.272    buffers[1]
    SLICE_X0Y67          FDRE                                         r  output_sig_reg[49]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffers_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_sig_reg[53]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.933%)  route 0.131ns (48.067%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  buffers_reg[5]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffers_reg[5]/Q
                         net (fo=4, routed)           0.131     0.272    buffers[5]
    SLICE_X0Y71          FDRE                                         r  output_sig_reg[53]/D
  -------------------------------------------------------------------    -------------------





