--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 346081 paths analyzed, 676 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.534ns.
--------------------------------------------------------------------------------
Slack:                  6.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.483ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.B3      net (fanout=19)       1.372   myGame/Mmux_out1011
    SLICE_X20Y52.COUT    Topcyb                0.483   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X20Y53.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.C2      net (fanout=5)        1.434   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Tilo                  0.403   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_G
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.483ns (3.263ns logic, 10.220ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  6.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.473ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X22Y50.D1      net (fanout=19)       1.433   myGame/Mmux_out1011
    SLICE_X22Y50.COUT    Topcyd                0.290   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<3>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y51.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y51.BMUX    Tcinb                 0.277   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y53.CX      net (fanout=4)        1.800   myGame/myalu/a[15]_b[15]_sub_2_OUT[5]
    SLICE_X10Y53.CMUX    Tcxc                  0.192   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.473ns (2.826ns logic, 10.647ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  6.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.441ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.B3      net (fanout=19)       1.372   myGame/Mmux_out1011
    SLICE_X20Y52.COUT    Topcyb                0.483   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X20Y53.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.C2      net (fanout=5)        1.434   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Tilo                  0.403   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_G
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.A2      net (fanout=2)        1.400   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.441ns (3.263ns logic, 10.178ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  6.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.431ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X22Y50.D1      net (fanout=19)       1.433   myGame/Mmux_out1011
    SLICE_X22Y50.COUT    Topcyd                0.290   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<3>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y51.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y51.BMUX    Tcinb                 0.277   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y53.CX      net (fanout=4)        1.800   myGame/myalu/a[15]_b[15]_sub_2_OUT[5]
    SLICE_X10Y53.CMUX    Tcxc                  0.192   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.A2      net (fanout=2)        1.400   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.431ns (2.826ns logic, 10.605ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  6.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.387ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.B3      net (fanout=19)       1.372   myGame/Mmux_out1011
    SLICE_X20Y52.DMUX    Topbd                 0.695   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y49.B1      net (fanout=2)        1.490   myGame/myalu/a[15]_b[15]_add_0_OUT[3]
    SLICE_X20Y49.B       Tilo                  0.254   myGame/myalu/Mmux_c185
                                                       myGame/myalu/Mmux_c184
    SLICE_X20Y49.C3      net (fanout=1)        0.649   myGame/myalu/Mmux_c183
    SLICE_X20Y49.C       Tilo                  0.255   myGame/myalu/Mmux_c185
                                                       myGame/myalu/Mmux_c188
    SLICE_X17Y50.D1      net (fanout=4)        1.286   M_myGame_eq[3]
    SLICE_X17Y50.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X18Y56.A1      net (fanout=2)        1.208   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.387ns (3.012ns logic, 10.375ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  6.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.386ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X22Y50.B4      net (fanout=19)       1.188   myGame/Mmux_out1011
    SLICE_X22Y50.COUT    Topcyb                0.448   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<1>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y51.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y51.BMUX    Tcinb                 0.277   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y53.CX      net (fanout=4)        1.800   myGame/myalu/a[15]_b[15]_sub_2_OUT[5]
    SLICE_X10Y53.CMUX    Tcxc                  0.192   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.386ns (2.984ns logic, 10.402ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  6.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.344ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X22Y50.B4      net (fanout=19)       1.188   myGame/Mmux_out1011
    SLICE_X22Y50.COUT    Topcyb                0.448   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<1>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y51.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y51.BMUX    Tcinb                 0.277   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y53.CX      net (fanout=4)        1.800   myGame/myalu/a[15]_b[15]_sub_2_OUT[5]
    SLICE_X10Y53.CMUX    Tcxc                  0.192   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.A2      net (fanout=2)        1.400   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.344ns (2.984ns logic, 10.360ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  6.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.342ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y53.A3      net (fanout=19)       1.495   myGame/Mmux_out1011
    SLICE_X20Y53.BMUX    Topab                 0.532   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<4>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.C2      net (fanout=5)        1.434   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Tilo                  0.403   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_G
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.342ns (3.002ns logic, 10.340ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  6.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.300ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y53.A3      net (fanout=19)       1.495   myGame/Mmux_out1011
    SLICE_X20Y53.BMUX    Topab                 0.532   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<4>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.C2      net (fanout=5)        1.434   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Tilo                  0.403   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_G
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.A2      net (fanout=2)        1.400   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.300ns (3.002ns logic, 10.298ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  6.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.162ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X22Y51.A4      net (fanout=19)       1.173   myGame/Mmux_out1011
    SLICE_X22Y51.BMUX    Topab                 0.519   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<4>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y53.CX      net (fanout=4)        1.800   myGame/myalu/a[15]_b[15]_sub_2_OUT[5]
    SLICE_X10Y53.CMUX    Tcxc                  0.192   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.162ns (2.778ns logic, 10.384ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  6.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.129ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.B3      net (fanout=19)       1.372   myGame/Mmux_out1011
    SLICE_X20Y52.COUT    Topcyb                0.483   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X20Y53.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.D6      net (fanout=5)        1.081   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Topdc                 0.402   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_F
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.129ns (3.262ns logic, 9.867ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  6.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.120ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X22Y51.A4      net (fanout=19)       1.173   myGame/Mmux_out1011
    SLICE_X22Y51.BMUX    Topab                 0.519   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<4>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y53.CX      net (fanout=4)        1.800   myGame/myalu/a[15]_b[15]_sub_2_OUT[5]
    SLICE_X10Y53.CMUX    Tcxc                  0.192   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.A2      net (fanout=2)        1.400   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.120ns (2.778ns logic, 10.342ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  6.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.087ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.B3      net (fanout=19)       1.372   myGame/Mmux_out1011
    SLICE_X20Y52.COUT    Topcyb                0.483   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X20Y53.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.D6      net (fanout=5)        1.081   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Topdc                 0.402   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_F
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.A2      net (fanout=2)        1.400   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     13.087ns (3.262ns logic, 9.825ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.081ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.B3      net (fanout=19)       1.372   myGame/Mmux_out1011
    SLICE_X20Y52.DMUX    Topbd                 0.695   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y49.B1      net (fanout=2)        1.490   myGame/myalu/a[15]_b[15]_add_0_OUT[3]
    SLICE_X20Y49.B       Tilo                  0.254   myGame/myalu/Mmux_c185
                                                       myGame/myalu/Mmux_c184
    SLICE_X20Y49.C3      net (fanout=1)        0.649   myGame/myalu/Mmux_c183
    SLICE_X20Y49.C       Tilo                  0.255   myGame/myalu/Mmux_c185
                                                       myGame/myalu/Mmux_c188
    SLICE_X17Y50.D1      net (fanout=4)        1.286   M_myGame_eq[3]
    SLICE_X17Y50.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X18Y56.C5      net (fanout=2)        0.902   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.081ns (3.012ns logic, 10.069ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  6.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.036ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.D6      net (fanout=19)       1.096   myGame/Mmux_out1011
    SLICE_X20Y52.COUT    Topcyd                0.312   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<3>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X20Y53.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.C2      net (fanout=5)        1.434   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Tilo                  0.403   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_G
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.036ns (3.092ns logic, 9.944ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  6.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd43 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.021ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd43 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.CQ      Tcko                  0.476   M_state_q_FSM_FFd43
                                                       M_state_q_FSM_FFd43
    SLICE_X14Y49.D2      net (fanout=6)        1.773   M_state_q_FSM_FFd43
    SLICE_X14Y49.D       Tilo                  0.235   M_state_q__n037212
                                                       M_state_q__n03721_2
    SLICE_X14Y49.B1      net (fanout=1)        0.543   M_state_q__n037212
    SLICE_X14Y49.B       Tilo                  0.235   M_state_q__n037212
                                                       M_state_q__n03723
    SLICE_X22Y56.A3      net (fanout=16)       1.991   _n0372
    SLICE_X22Y56.A       Tilo                  0.235   myGame/myalu/Sh131
                                                       myGame/muxB/Mmux_out31
    SLICE_X19Y51.C2      net (fanout=8)        1.361   myGame/M_muxB_out[11]
    SLICE_X19Y51.C       Tilo                  0.259   myGame/M_muxB_out[14]
                                                       myGame/myalu/Sh431
    SLICE_X20Y48.C5      net (fanout=3)        1.075   myGame/myalu/Sh43
    SLICE_X20Y48.C       Tilo                  0.255   Mmux_c264
                                                       myGame/myalu/Mmux_c264
    SLICE_X20Y48.D3      net (fanout=1)        0.487   myGame/myalu/Mmux_c263
    SLICE_X20Y48.D       Tilo                  0.254   Mmux_c264
                                                       myGame/myalu/Mmux_c265
    SLICE_X16Y52.A1      net (fanout=4)        1.409   Mmux_c264
    SLICE_X16Y52.A       Tilo                  0.254   myGame/Mmux_c262
                                                       myGame/myalu/Mmux_c266
    SLICE_X18Y55.D3      net (fanout=2)        0.798   M_myGame_eq[7]
    SLICE_X18Y55.CMUX    Topdc                 0.402   myGame/Mmux_c106
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>3_SW2_F
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>3_SW2
    SLICE_X18Y56.C3      net (fanout=1)        0.630   N57
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     13.021ns (2.954ns logic, 10.067ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  6.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.994ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.D6      net (fanout=19)       1.096   myGame/Mmux_out1011
    SLICE_X20Y52.COUT    Topcyd                0.312   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<3>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X20Y53.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.C2      net (fanout=5)        1.434   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Tilo                  0.403   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_G
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.A2      net (fanout=2)        1.400   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     12.994ns (3.092ns logic, 9.902ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  6.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.988ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y53.A3      net (fanout=19)       1.495   myGame/Mmux_out1011
    SLICE_X20Y53.BMUX    Topab                 0.532   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<4>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.D6      net (fanout=5)        1.081   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Topdc                 0.402   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_F
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     12.988ns (3.001ns logic, 9.987ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.946ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y53.A3      net (fanout=19)       1.495   myGame/Mmux_out1011
    SLICE_X20Y53.BMUX    Topab                 0.532   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<4>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.D6      net (fanout=5)        1.081   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Topdc                 0.402   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_F
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.A2      net (fanout=2)        1.400   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     12.946ns (3.001ns logic, 9.945ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  7.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.879ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.D6      net (fanout=19)       1.096   myGame/Mmux_out1011
    SLICE_X20Y52.DMUX    Topdd                 0.463   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<3>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y49.B1      net (fanout=2)        1.490   myGame/myalu/a[15]_b[15]_add_0_OUT[3]
    SLICE_X20Y49.B       Tilo                  0.254   myGame/myalu/Mmux_c185
                                                       myGame/myalu/Mmux_c184
    SLICE_X20Y49.C3      net (fanout=1)        0.649   myGame/myalu/Mmux_c183
    SLICE_X20Y49.C       Tilo                  0.255   myGame/myalu/Mmux_c185
                                                       myGame/myalu/Mmux_c188
    SLICE_X17Y50.D1      net (fanout=4)        1.286   M_myGame_eq[3]
    SLICE_X17Y50.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X18Y56.A1      net (fanout=2)        1.208   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     12.879ns (2.780ns logic, 10.099ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  7.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_12 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.799ns (Levels of Logic = 9)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_12 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y48.DQ      Tcko                  0.476   M_myGame_display[12]
                                                       myGame/board/M_reg_q_12
    SLICE_X22Y48.D5      net (fanout=5)        0.930   M_myGame_display[12]
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.B3      net (fanout=19)       1.372   myGame/Mmux_out1011
    SLICE_X20Y52.COUT    Topcyb                0.483   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X20Y53.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.C2      net (fanout=5)        1.434   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Tilo                  0.403   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_G
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     12.799ns (3.263ns logic, 9.536ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  7.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_12 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.789ns (Levels of Logic = 9)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_12 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y48.DQ      Tcko                  0.476   M_myGame_display[12]
                                                       myGame/board/M_reg_q_12
    SLICE_X22Y48.D5      net (fanout=5)        0.930   M_myGame_display[12]
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X22Y50.D1      net (fanout=19)       1.433   myGame/Mmux_out1011
    SLICE_X22Y50.COUT    Topcyd                0.290   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<3>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y51.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y51.BMUX    Tcinb                 0.277   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y53.CX      net (fanout=4)        1.800   myGame/myalu/a[15]_b[15]_sub_2_OUT[5]
    SLICE_X10Y53.CMUX    Tcxc                  0.192   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     12.789ns (2.826ns logic, 9.963ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  7.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.786ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X22Y50.D1      net (fanout=19)       1.433   myGame/Mmux_out1011
    SLICE_X22Y50.COUT    Topcyd                0.290   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<3>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y51.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y51.AMUX    Tcina                 0.210   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X12Y54.CX      net (fanout=3)        1.404   myGame/myalu/a[15]_b[15]_sub_2_OUT[4]
    SLICE_X12Y54.CMUX    Tcxc                  0.182   myGame/myalu/N74
                                                       myGame/myalu/Sh2811_SW1
    SLICE_X12Y54.A2      net (fanout=1)        0.741   myGame/myalu/N75
    SLICE_X12Y54.A       Tilo                  0.254   myGame/myalu/N74
                                                       myGame/myalu/Mmux_c202
    SLICE_X15Y53.D3      net (fanout=4)        0.649   Mmux_c201
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     12.786ns (2.744ns logic, 10.042ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  7.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_12 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.757ns (Levels of Logic = 9)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_12 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y48.DQ      Tcko                  0.476   M_myGame_display[12]
                                                       myGame/board/M_reg_q_12
    SLICE_X22Y48.D5      net (fanout=5)        0.930   M_myGame_display[12]
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.B3      net (fanout=19)       1.372   myGame/Mmux_out1011
    SLICE_X20Y52.COUT    Topcyb                0.483   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X20Y53.BMUX    Tcinb                 0.310   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y53.C2      net (fanout=5)        1.434   myGame/myalu/a[15]_b[15]_add_0_OUT[5]
    SLICE_X10Y53.CMUX    Tilo                  0.403   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1_G
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.A2      net (fanout=2)        1.400   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     12.757ns (3.263ns logic, 9.494ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  7.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.764ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X17Y48.B5      net (fanout=7)        0.931   M_state_q_M_myGame_asel<1>11
    SLICE_X17Y48.B       Tilo                  0.259   N30
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X17Y48.C4      net (fanout=2)        0.327   myGame/Mmux_out1011_1
    SLICE_X17Y48.C       Tilo                  0.259   N30
                                                       myGame/muxA/Mmux_out141
    SLICE_X20Y53.DX      net (fanout=3)        1.945   myGame/M_muxA_out[7]
    SLICE_X20Y53.COUT    Tdxcy                 0.109   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X20Y54.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X20Y54.DMUX    Tcind                 0.320   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X13Y53.D3      net (fanout=2)        1.023   myGame/myalu/a[15]_b[15]_add_0_OUT[11]
    SLICE_X13Y53.D       Tilo                  0.259   myGame/myalu/Mmux_c41
                                                       myGame/myalu/Mmux_c42
    SLICE_X17Y50.A3      net (fanout=1)        0.812   myGame/myalu/Mmux_c41
    SLICE_X17Y50.A       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       myGame/myalu/Mmux_c48
    SLICE_X17Y50.D3      net (fanout=3)        0.399   M_myGame_eq[11]
    SLICE_X17Y50.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X18Y56.A1      net (fanout=2)        1.208   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     12.764ns (3.019ns logic, 9.745ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  7.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_12 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.747ns (Levels of Logic = 9)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_12 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y48.DQ      Tcko                  0.476   M_myGame_display[12]
                                                       myGame/board/M_reg_q_12
    SLICE_X22Y48.D5      net (fanout=5)        0.930   M_myGame_display[12]
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X22Y50.D1      net (fanout=19)       1.433   myGame/Mmux_out1011
    SLICE_X22Y50.COUT    Topcyd                0.290   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<3>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y51.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y51.BMUX    Tcinb                 0.277   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y53.CX      net (fanout=4)        1.800   myGame/myalu/a[15]_b[15]_sub_2_OUT[5]
    SLICE_X10Y53.CMUX    Tcxc                  0.192   myGame/myalu/N81
                                                       myGame/myalu/Sh2911_SW1
    SLICE_X15Y53.B1      net (fanout=1)        1.056   myGame/myalu/N81
    SLICE_X15Y53.B       Tilo                  0.259   N105
                                                       myGame/myalu/Mmux_c228
    SLICE_X15Y53.D2      net (fanout=4)        0.543   Mmux_c227
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.A2      net (fanout=2)        1.400   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     12.747ns (2.826ns logic, 9.921ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  7.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.748ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.B3      net (fanout=19)       1.372   myGame/Mmux_out1011
    SLICE_X20Y52.COUT    Topcyb                0.483   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X20Y53.AMUX    Tcina                 0.220   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y54.C4      net (fanout=4)        0.976   myGame/myalu/a[15]_b[15]_add_0_OUT[4]
    SLICE_X12Y54.CMUX    Tilo                  0.430   myGame/myalu/N74
                                                       myGame/myalu/Sh2811_SW1_G
                                                       myGame/myalu/Sh2811_SW1
    SLICE_X12Y54.A2      net (fanout=1)        0.741   myGame/myalu/N75
    SLICE_X12Y54.A       Tilo                  0.254   myGame/myalu/N74
                                                       myGame/myalu/Mmux_c202
    SLICE_X15Y53.D3      net (fanout=4)        0.649   Mmux_c201
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     12.748ns (3.195ns logic, 9.553ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  7.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.744ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X22Y50.D1      net (fanout=19)       1.433   myGame/Mmux_out1011
    SLICE_X22Y50.COUT    Topcyd                0.290   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<3>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y51.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y51.AMUX    Tcina                 0.210   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X12Y54.CX      net (fanout=3)        1.404   myGame/myalu/a[15]_b[15]_sub_2_OUT[4]
    SLICE_X12Y54.CMUX    Tcxc                  0.182   myGame/myalu/N74
                                                       myGame/myalu/Sh2811_SW1
    SLICE_X12Y54.A2      net (fanout=1)        0.741   myGame/myalu/N75
    SLICE_X12Y54.A       Tilo                  0.254   myGame/myalu/N74
                                                       myGame/myalu/Mmux_c202
    SLICE_X15Y53.D3      net (fanout=4)        0.649   Mmux_c201
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.A2      net (fanout=2)        1.400   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     12.744ns (2.744ns logic, 10.000ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  7.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.720ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.476   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd11
    SLICE_X22Y48.D1      net (fanout=3)        1.614   M_state_q_FSM_FFd11
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X22Y50.D1      net (fanout=19)       1.433   myGame/Mmux_out1011
    SLICE_X22Y50.COUT    Topcyd                0.290   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_lut<3>
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X22Y51.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X22Y51.AMUX    Tcina                 0.210   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X12Y54.B3      net (fanout=3)        1.523   myGame/myalu/a[15]_b[15]_sub_2_OUT[4]
    SLICE_X12Y54.B       Tilo                  0.254   myGame/myalu/N74
                                                       myGame/myalu/Sh2811_SW0
    SLICE_X12Y54.A3      net (fanout=1)        0.484   myGame/myalu/N74
    SLICE_X12Y54.A       Tilo                  0.254   myGame/myalu/N74
                                                       myGame/myalu/Mmux_c202
    SLICE_X15Y53.D3      net (fanout=4)        0.649   Mmux_c201
    SLICE_X15Y53.D       Tilo                  0.259   N105
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>1_SW0
    SLICE_X18Y56.C1      net (fanout=2)        1.442   N105
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd20-In1
                                                       M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     12.720ns (2.816ns logic, 9.904ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  7.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_12 (FF)
  Destination:          M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.703ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.285 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_12 to M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y48.DQ      Tcko                  0.476   M_myGame_display[12]
                                                       myGame/board/M_reg_q_12
    SLICE_X22Y48.D5      net (fanout=5)        0.930   M_myGame_display[12]
    SLICE_X22Y48.D       Tilo                  0.235   M_myGame_display[15]
                                                       M_state_q_M_myGame_asel<1>11
    SLICE_X18Y53.A2      net (fanout=6)        1.483   M_state_q_M_myGame_asel<1>1
    SLICE_X18Y53.A       Tilo                  0.235   M_state_q_FSM_FFd10
                                                       M_state_q_M_myGame_asel<1>1_1
    SLICE_X16Y47.D1      net (fanout=7)        1.273   M_state_q_M_myGame_asel<1>11
    SLICE_X16Y47.D       Tilo                  0.254   myGame/Mmux_out1011
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X20Y52.B3      net (fanout=19)       1.372   myGame/Mmux_out1011
    SLICE_X20Y52.DMUX    Topbd                 0.695   myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       myGame/myalu/myAdd/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X20Y49.B1      net (fanout=2)        1.490   myGame/myalu/a[15]_b[15]_add_0_OUT[3]
    SLICE_X20Y49.B       Tilo                  0.254   myGame/myalu/Mmux_c185
                                                       myGame/myalu/Mmux_c184
    SLICE_X20Y49.C3      net (fanout=1)        0.649   myGame/myalu/Mmux_c183
    SLICE_X20Y49.C       Tilo                  0.255   myGame/myalu/Mmux_c185
                                                       myGame/myalu/Mmux_c188
    SLICE_X17Y50.D1      net (fanout=4)        1.286   M_myGame_eq[3]
    SLICE_X17Y50.D       Tilo                  0.259   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_73_o<15>2
    SLICE_X18Y56.A1      net (fanout=2)        1.208   M_myGame_eq[15]_GND_1_o_equal_73_o<15>1
    SLICE_X18Y56.CLK     Tas                   0.349   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd19-In1
                                                       M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     12.703ns (3.012ns logic, 9.691ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: d_IBUF/CLK0
  Logical resource: dd/M_last_q/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l_IBUF/CLK0
  Logical resource: ld/M_last_q/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: o_IBUF/CLK0
  Logical resource: od/M_last_q/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: r_IBUF/CLK0
  Logical resource: rd/M_last_q/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: u_IBUF/CLK0
  Logical resource: ud/M_last_q/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l1_IBUF/CLK0
  Logical resource: l1d/M_last_q/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l2_IBUF/CLK0
  Logical resource: l2d/M_last_q/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l3_IBUF/CLK0
  Logical resource: l3d/M_last_q/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[26]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[26]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[26]/CLK
  Logical resource: M_counter_q_26/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_27/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd41_1/CLK
  Logical resource: M_state_q_FSM_FFd41_1/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd40/CLK
  Logical resource: M_state_q_FSM_FFd37/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd40/CLK
  Logical resource: M_state_q_FSM_FFd38/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd40/CLK
  Logical resource: M_state_q_FSM_FFd39/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd40/CLK
  Logical resource: M_state_q_FSM_FFd40/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_sqc[3]/CLK
  Logical resource: myGame/sequence/M_reg_q_0/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_sqc[3]/CLK
  Logical resource: myGame/sequence/M_reg_q_2/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_sqc[3]/CLK
  Logical resource: myGame/sequence/M_reg_q_3/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[0]/CLK
  Logical resource: myGame/board/M_reg_q_0/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd32/CLK
  Logical resource: M_state_q_FSM_FFd30/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd32/CLK
  Logical resource: M_state_q_FSM_FFd31/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd32/CLK
  Logical resource: M_state_q_FSM_FFd32/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_state_q_FSM_FFd13/SR
  Logical resource: M_state_q_FSM_FFd1/SR
  Location pin: SLICE_X18Y58.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.534|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 346081 paths, 0 nets, and 2361 connections

Design statistics:
   Minimum period:  13.534ns{1}   (Maximum frequency:  73.888MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 02 16:32:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



