
LED_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089f0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d8  08008ab0  08008ab0  00009ab0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009288  08009288  0000b060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08009288  08009288  0000b060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08009288  08009288  0000b060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009288  08009288  0000a288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800928c  0800928c  0000a28c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08009290  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bcc  20000060  080092f0  0000b060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c2c  080092f0  0000bc2c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00050d82  00000000  00000000  0000b088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b98  00000000  00000000  0005be0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003c68  00000000  00000000  0005f9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002d9f  00000000  00000000  00063610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018522  00000000  00000000  000663af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002087e  00000000  00000000  0007e8d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aae03  00000000  00000000  0009f14f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00149f52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000f130  00000000  00000000  00149f98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  001590c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000060 	.word	0x20000060
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08008a94 	.word	0x08008a94

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000064 	.word	0x20000064
 8000100:	08008a94 	.word	0x08008a94

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_cdrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	0010      	movs	r0, r2
 8000408:	4662      	mov	r2, ip
 800040a:	468c      	mov	ip, r1
 800040c:	0019      	movs	r1, r3
 800040e:	4663      	mov	r3, ip
 8000410:	e000      	b.n	8000414 <__aeabi_cdcmpeq>
 8000412:	46c0      	nop			@ (mov r8, r8)

08000414 <__aeabi_cdcmpeq>:
 8000414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000416:	f000 ffe3 	bl	80013e0 <__ledf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	d401      	bmi.n	8000422 <__aeabi_cdcmpeq+0xe>
 800041e:	2100      	movs	r1, #0
 8000420:	42c8      	cmn	r0, r1
 8000422:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000424 <__aeabi_dcmpeq>:
 8000424:	b510      	push	{r4, lr}
 8000426:	f000 ff27 	bl	8001278 <__eqdf2>
 800042a:	4240      	negs	r0, r0
 800042c:	3001      	adds	r0, #1
 800042e:	bd10      	pop	{r4, pc}

08000430 <__aeabi_dcmplt>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f000 ffd5 	bl	80013e0 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	db01      	blt.n	800043e <__aeabi_dcmplt+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__aeabi_dcmple>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 ffcb 	bl	80013e0 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dd01      	ble.n	8000452 <__aeabi_dcmple+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_dcmpgt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff51 	bl	8001300 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dc01      	bgt.n	8000466 <__aeabi_dcmpgt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmpge>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff47 	bl	8001300 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	da01      	bge.n	800047a <__aeabi_dcmpge+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_d2uiz>:
 8000480:	b570      	push	{r4, r5, r6, lr}
 8000482:	2200      	movs	r2, #0
 8000484:	4b0c      	ldr	r3, [pc, #48]	@ (80004b8 <__aeabi_d2uiz+0x38>)
 8000486:	0004      	movs	r4, r0
 8000488:	000d      	movs	r5, r1
 800048a:	f7ff ffef 	bl	800046c <__aeabi_dcmpge>
 800048e:	2800      	cmp	r0, #0
 8000490:	d104      	bne.n	800049c <__aeabi_d2uiz+0x1c>
 8000492:	0020      	movs	r0, r4
 8000494:	0029      	movs	r1, r5
 8000496:	f001 ff01 	bl	800229c <__aeabi_d2iz>
 800049a:	bd70      	pop	{r4, r5, r6, pc}
 800049c:	4b06      	ldr	r3, [pc, #24]	@ (80004b8 <__aeabi_d2uiz+0x38>)
 800049e:	2200      	movs	r2, #0
 80004a0:	0020      	movs	r0, r4
 80004a2:	0029      	movs	r1, r5
 80004a4:	f001 faf0 	bl	8001a88 <__aeabi_dsub>
 80004a8:	f001 fef8 	bl	800229c <__aeabi_d2iz>
 80004ac:	2380      	movs	r3, #128	@ 0x80
 80004ae:	061b      	lsls	r3, r3, #24
 80004b0:	469c      	mov	ip, r3
 80004b2:	4460      	add	r0, ip
 80004b4:	e7f1      	b.n	800049a <__aeabi_d2uiz+0x1a>
 80004b6:	46c0      	nop			@ (mov r8, r8)
 80004b8:	41e00000 	.word	0x41e00000

080004bc <__aeabi_dadd>:
 80004bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004be:	464f      	mov	r7, r9
 80004c0:	4646      	mov	r6, r8
 80004c2:	46d6      	mov	lr, sl
 80004c4:	b5c0      	push	{r6, r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	9000      	str	r0, [sp, #0]
 80004ca:	9101      	str	r1, [sp, #4]
 80004cc:	030e      	lsls	r6, r1, #12
 80004ce:	004c      	lsls	r4, r1, #1
 80004d0:	0fcd      	lsrs	r5, r1, #31
 80004d2:	0a71      	lsrs	r1, r6, #9
 80004d4:	9e00      	ldr	r6, [sp, #0]
 80004d6:	005f      	lsls	r7, r3, #1
 80004d8:	0f76      	lsrs	r6, r6, #29
 80004da:	430e      	orrs	r6, r1
 80004dc:	9900      	ldr	r1, [sp, #0]
 80004de:	9200      	str	r2, [sp, #0]
 80004e0:	9301      	str	r3, [sp, #4]
 80004e2:	00c9      	lsls	r1, r1, #3
 80004e4:	4689      	mov	r9, r1
 80004e6:	0319      	lsls	r1, r3, #12
 80004e8:	0d7b      	lsrs	r3, r7, #21
 80004ea:	4698      	mov	r8, r3
 80004ec:	9b01      	ldr	r3, [sp, #4]
 80004ee:	0a49      	lsrs	r1, r1, #9
 80004f0:	0fdb      	lsrs	r3, r3, #31
 80004f2:	469c      	mov	ip, r3
 80004f4:	9b00      	ldr	r3, [sp, #0]
 80004f6:	9a00      	ldr	r2, [sp, #0]
 80004f8:	0f5b      	lsrs	r3, r3, #29
 80004fa:	430b      	orrs	r3, r1
 80004fc:	4641      	mov	r1, r8
 80004fe:	0d64      	lsrs	r4, r4, #21
 8000500:	00d2      	lsls	r2, r2, #3
 8000502:	1a61      	subs	r1, r4, r1
 8000504:	4565      	cmp	r5, ip
 8000506:	d100      	bne.n	800050a <__aeabi_dadd+0x4e>
 8000508:	e0a6      	b.n	8000658 <__aeabi_dadd+0x19c>
 800050a:	2900      	cmp	r1, #0
 800050c:	dd72      	ble.n	80005f4 <__aeabi_dadd+0x138>
 800050e:	4647      	mov	r7, r8
 8000510:	2f00      	cmp	r7, #0
 8000512:	d100      	bne.n	8000516 <__aeabi_dadd+0x5a>
 8000514:	e0dd      	b.n	80006d2 <__aeabi_dadd+0x216>
 8000516:	4fcc      	ldr	r7, [pc, #816]	@ (8000848 <__aeabi_dadd+0x38c>)
 8000518:	42bc      	cmp	r4, r7
 800051a:	d100      	bne.n	800051e <__aeabi_dadd+0x62>
 800051c:	e19a      	b.n	8000854 <__aeabi_dadd+0x398>
 800051e:	2701      	movs	r7, #1
 8000520:	2938      	cmp	r1, #56	@ 0x38
 8000522:	dc17      	bgt.n	8000554 <__aeabi_dadd+0x98>
 8000524:	2780      	movs	r7, #128	@ 0x80
 8000526:	043f      	lsls	r7, r7, #16
 8000528:	433b      	orrs	r3, r7
 800052a:	291f      	cmp	r1, #31
 800052c:	dd00      	ble.n	8000530 <__aeabi_dadd+0x74>
 800052e:	e1dd      	b.n	80008ec <__aeabi_dadd+0x430>
 8000530:	2720      	movs	r7, #32
 8000532:	1a78      	subs	r0, r7, r1
 8000534:	001f      	movs	r7, r3
 8000536:	4087      	lsls	r7, r0
 8000538:	46ba      	mov	sl, r7
 800053a:	0017      	movs	r7, r2
 800053c:	40cf      	lsrs	r7, r1
 800053e:	4684      	mov	ip, r0
 8000540:	0038      	movs	r0, r7
 8000542:	4657      	mov	r7, sl
 8000544:	4307      	orrs	r7, r0
 8000546:	4660      	mov	r0, ip
 8000548:	4082      	lsls	r2, r0
 800054a:	40cb      	lsrs	r3, r1
 800054c:	1e50      	subs	r0, r2, #1
 800054e:	4182      	sbcs	r2, r0
 8000550:	1af6      	subs	r6, r6, r3
 8000552:	4317      	orrs	r7, r2
 8000554:	464b      	mov	r3, r9
 8000556:	1bdf      	subs	r7, r3, r7
 8000558:	45b9      	cmp	r9, r7
 800055a:	4180      	sbcs	r0, r0
 800055c:	4240      	negs	r0, r0
 800055e:	1a36      	subs	r6, r6, r0
 8000560:	0233      	lsls	r3, r6, #8
 8000562:	d400      	bmi.n	8000566 <__aeabi_dadd+0xaa>
 8000564:	e0ff      	b.n	8000766 <__aeabi_dadd+0x2aa>
 8000566:	0276      	lsls	r6, r6, #9
 8000568:	0a76      	lsrs	r6, r6, #9
 800056a:	2e00      	cmp	r6, #0
 800056c:	d100      	bne.n	8000570 <__aeabi_dadd+0xb4>
 800056e:	e13c      	b.n	80007ea <__aeabi_dadd+0x32e>
 8000570:	0030      	movs	r0, r6
 8000572:	f001 ffc7 	bl	8002504 <__clzsi2>
 8000576:	0003      	movs	r3, r0
 8000578:	3b08      	subs	r3, #8
 800057a:	2120      	movs	r1, #32
 800057c:	0038      	movs	r0, r7
 800057e:	1aca      	subs	r2, r1, r3
 8000580:	40d0      	lsrs	r0, r2
 8000582:	409e      	lsls	r6, r3
 8000584:	0002      	movs	r2, r0
 8000586:	409f      	lsls	r7, r3
 8000588:	4332      	orrs	r2, r6
 800058a:	429c      	cmp	r4, r3
 800058c:	dd00      	ble.n	8000590 <__aeabi_dadd+0xd4>
 800058e:	e1a6      	b.n	80008de <__aeabi_dadd+0x422>
 8000590:	1b18      	subs	r0, r3, r4
 8000592:	3001      	adds	r0, #1
 8000594:	1a09      	subs	r1, r1, r0
 8000596:	003e      	movs	r6, r7
 8000598:	408f      	lsls	r7, r1
 800059a:	40c6      	lsrs	r6, r0
 800059c:	1e7b      	subs	r3, r7, #1
 800059e:	419f      	sbcs	r7, r3
 80005a0:	0013      	movs	r3, r2
 80005a2:	408b      	lsls	r3, r1
 80005a4:	4337      	orrs	r7, r6
 80005a6:	431f      	orrs	r7, r3
 80005a8:	40c2      	lsrs	r2, r0
 80005aa:	003b      	movs	r3, r7
 80005ac:	0016      	movs	r6, r2
 80005ae:	2400      	movs	r4, #0
 80005b0:	4313      	orrs	r3, r2
 80005b2:	d100      	bne.n	80005b6 <__aeabi_dadd+0xfa>
 80005b4:	e1df      	b.n	8000976 <__aeabi_dadd+0x4ba>
 80005b6:	077b      	lsls	r3, r7, #29
 80005b8:	d100      	bne.n	80005bc <__aeabi_dadd+0x100>
 80005ba:	e332      	b.n	8000c22 <__aeabi_dadd+0x766>
 80005bc:	230f      	movs	r3, #15
 80005be:	003a      	movs	r2, r7
 80005c0:	403b      	ands	r3, r7
 80005c2:	2b04      	cmp	r3, #4
 80005c4:	d004      	beq.n	80005d0 <__aeabi_dadd+0x114>
 80005c6:	1d3a      	adds	r2, r7, #4
 80005c8:	42ba      	cmp	r2, r7
 80005ca:	41bf      	sbcs	r7, r7
 80005cc:	427f      	negs	r7, r7
 80005ce:	19f6      	adds	r6, r6, r7
 80005d0:	0233      	lsls	r3, r6, #8
 80005d2:	d400      	bmi.n	80005d6 <__aeabi_dadd+0x11a>
 80005d4:	e323      	b.n	8000c1e <__aeabi_dadd+0x762>
 80005d6:	4b9c      	ldr	r3, [pc, #624]	@ (8000848 <__aeabi_dadd+0x38c>)
 80005d8:	3401      	adds	r4, #1
 80005da:	429c      	cmp	r4, r3
 80005dc:	d100      	bne.n	80005e0 <__aeabi_dadd+0x124>
 80005de:	e0b4      	b.n	800074a <__aeabi_dadd+0x28e>
 80005e0:	4b9a      	ldr	r3, [pc, #616]	@ (800084c <__aeabi_dadd+0x390>)
 80005e2:	0564      	lsls	r4, r4, #21
 80005e4:	401e      	ands	r6, r3
 80005e6:	0d64      	lsrs	r4, r4, #21
 80005e8:	0777      	lsls	r7, r6, #29
 80005ea:	08d2      	lsrs	r2, r2, #3
 80005ec:	0276      	lsls	r6, r6, #9
 80005ee:	4317      	orrs	r7, r2
 80005f0:	0b36      	lsrs	r6, r6, #12
 80005f2:	e0ac      	b.n	800074e <__aeabi_dadd+0x292>
 80005f4:	2900      	cmp	r1, #0
 80005f6:	d100      	bne.n	80005fa <__aeabi_dadd+0x13e>
 80005f8:	e07e      	b.n	80006f8 <__aeabi_dadd+0x23c>
 80005fa:	4641      	mov	r1, r8
 80005fc:	1b09      	subs	r1, r1, r4
 80005fe:	2c00      	cmp	r4, #0
 8000600:	d000      	beq.n	8000604 <__aeabi_dadd+0x148>
 8000602:	e160      	b.n	80008c6 <__aeabi_dadd+0x40a>
 8000604:	0034      	movs	r4, r6
 8000606:	4648      	mov	r0, r9
 8000608:	4304      	orrs	r4, r0
 800060a:	d100      	bne.n	800060e <__aeabi_dadd+0x152>
 800060c:	e1c9      	b.n	80009a2 <__aeabi_dadd+0x4e6>
 800060e:	1e4c      	subs	r4, r1, #1
 8000610:	2901      	cmp	r1, #1
 8000612:	d100      	bne.n	8000616 <__aeabi_dadd+0x15a>
 8000614:	e22e      	b.n	8000a74 <__aeabi_dadd+0x5b8>
 8000616:	4d8c      	ldr	r5, [pc, #560]	@ (8000848 <__aeabi_dadd+0x38c>)
 8000618:	42a9      	cmp	r1, r5
 800061a:	d100      	bne.n	800061e <__aeabi_dadd+0x162>
 800061c:	e224      	b.n	8000a68 <__aeabi_dadd+0x5ac>
 800061e:	2701      	movs	r7, #1
 8000620:	2c38      	cmp	r4, #56	@ 0x38
 8000622:	dc11      	bgt.n	8000648 <__aeabi_dadd+0x18c>
 8000624:	0021      	movs	r1, r4
 8000626:	291f      	cmp	r1, #31
 8000628:	dd00      	ble.n	800062c <__aeabi_dadd+0x170>
 800062a:	e20b      	b.n	8000a44 <__aeabi_dadd+0x588>
 800062c:	2420      	movs	r4, #32
 800062e:	0037      	movs	r7, r6
 8000630:	4648      	mov	r0, r9
 8000632:	1a64      	subs	r4, r4, r1
 8000634:	40a7      	lsls	r7, r4
 8000636:	40c8      	lsrs	r0, r1
 8000638:	4307      	orrs	r7, r0
 800063a:	4648      	mov	r0, r9
 800063c:	40a0      	lsls	r0, r4
 800063e:	40ce      	lsrs	r6, r1
 8000640:	1e44      	subs	r4, r0, #1
 8000642:	41a0      	sbcs	r0, r4
 8000644:	1b9b      	subs	r3, r3, r6
 8000646:	4307      	orrs	r7, r0
 8000648:	1bd7      	subs	r7, r2, r7
 800064a:	42ba      	cmp	r2, r7
 800064c:	4192      	sbcs	r2, r2
 800064e:	4252      	negs	r2, r2
 8000650:	4665      	mov	r5, ip
 8000652:	4644      	mov	r4, r8
 8000654:	1a9e      	subs	r6, r3, r2
 8000656:	e783      	b.n	8000560 <__aeabi_dadd+0xa4>
 8000658:	2900      	cmp	r1, #0
 800065a:	dc00      	bgt.n	800065e <__aeabi_dadd+0x1a2>
 800065c:	e09c      	b.n	8000798 <__aeabi_dadd+0x2dc>
 800065e:	4647      	mov	r7, r8
 8000660:	2f00      	cmp	r7, #0
 8000662:	d167      	bne.n	8000734 <__aeabi_dadd+0x278>
 8000664:	001f      	movs	r7, r3
 8000666:	4317      	orrs	r7, r2
 8000668:	d100      	bne.n	800066c <__aeabi_dadd+0x1b0>
 800066a:	e0e4      	b.n	8000836 <__aeabi_dadd+0x37a>
 800066c:	1e48      	subs	r0, r1, #1
 800066e:	2901      	cmp	r1, #1
 8000670:	d100      	bne.n	8000674 <__aeabi_dadd+0x1b8>
 8000672:	e19b      	b.n	80009ac <__aeabi_dadd+0x4f0>
 8000674:	4f74      	ldr	r7, [pc, #464]	@ (8000848 <__aeabi_dadd+0x38c>)
 8000676:	42b9      	cmp	r1, r7
 8000678:	d100      	bne.n	800067c <__aeabi_dadd+0x1c0>
 800067a:	e0eb      	b.n	8000854 <__aeabi_dadd+0x398>
 800067c:	2701      	movs	r7, #1
 800067e:	0001      	movs	r1, r0
 8000680:	2838      	cmp	r0, #56	@ 0x38
 8000682:	dc11      	bgt.n	80006a8 <__aeabi_dadd+0x1ec>
 8000684:	291f      	cmp	r1, #31
 8000686:	dd00      	ble.n	800068a <__aeabi_dadd+0x1ce>
 8000688:	e1c7      	b.n	8000a1a <__aeabi_dadd+0x55e>
 800068a:	2720      	movs	r7, #32
 800068c:	1a78      	subs	r0, r7, r1
 800068e:	001f      	movs	r7, r3
 8000690:	4684      	mov	ip, r0
 8000692:	4087      	lsls	r7, r0
 8000694:	0010      	movs	r0, r2
 8000696:	40c8      	lsrs	r0, r1
 8000698:	4307      	orrs	r7, r0
 800069a:	4660      	mov	r0, ip
 800069c:	4082      	lsls	r2, r0
 800069e:	40cb      	lsrs	r3, r1
 80006a0:	1e50      	subs	r0, r2, #1
 80006a2:	4182      	sbcs	r2, r0
 80006a4:	18f6      	adds	r6, r6, r3
 80006a6:	4317      	orrs	r7, r2
 80006a8:	444f      	add	r7, r9
 80006aa:	454f      	cmp	r7, r9
 80006ac:	4180      	sbcs	r0, r0
 80006ae:	4240      	negs	r0, r0
 80006b0:	1836      	adds	r6, r6, r0
 80006b2:	0233      	lsls	r3, r6, #8
 80006b4:	d557      	bpl.n	8000766 <__aeabi_dadd+0x2aa>
 80006b6:	4b64      	ldr	r3, [pc, #400]	@ (8000848 <__aeabi_dadd+0x38c>)
 80006b8:	3401      	adds	r4, #1
 80006ba:	429c      	cmp	r4, r3
 80006bc:	d045      	beq.n	800074a <__aeabi_dadd+0x28e>
 80006be:	2101      	movs	r1, #1
 80006c0:	4b62      	ldr	r3, [pc, #392]	@ (800084c <__aeabi_dadd+0x390>)
 80006c2:	087a      	lsrs	r2, r7, #1
 80006c4:	401e      	ands	r6, r3
 80006c6:	4039      	ands	r1, r7
 80006c8:	430a      	orrs	r2, r1
 80006ca:	07f7      	lsls	r7, r6, #31
 80006cc:	4317      	orrs	r7, r2
 80006ce:	0876      	lsrs	r6, r6, #1
 80006d0:	e771      	b.n	80005b6 <__aeabi_dadd+0xfa>
 80006d2:	001f      	movs	r7, r3
 80006d4:	4317      	orrs	r7, r2
 80006d6:	d100      	bne.n	80006da <__aeabi_dadd+0x21e>
 80006d8:	e0ad      	b.n	8000836 <__aeabi_dadd+0x37a>
 80006da:	1e4f      	subs	r7, r1, #1
 80006dc:	46bc      	mov	ip, r7
 80006de:	2901      	cmp	r1, #1
 80006e0:	d100      	bne.n	80006e4 <__aeabi_dadd+0x228>
 80006e2:	e182      	b.n	80009ea <__aeabi_dadd+0x52e>
 80006e4:	4f58      	ldr	r7, [pc, #352]	@ (8000848 <__aeabi_dadd+0x38c>)
 80006e6:	42b9      	cmp	r1, r7
 80006e8:	d100      	bne.n	80006ec <__aeabi_dadd+0x230>
 80006ea:	e190      	b.n	8000a0e <__aeabi_dadd+0x552>
 80006ec:	4661      	mov	r1, ip
 80006ee:	2701      	movs	r7, #1
 80006f0:	2938      	cmp	r1, #56	@ 0x38
 80006f2:	dd00      	ble.n	80006f6 <__aeabi_dadd+0x23a>
 80006f4:	e72e      	b.n	8000554 <__aeabi_dadd+0x98>
 80006f6:	e718      	b.n	800052a <__aeabi_dadd+0x6e>
 80006f8:	4f55      	ldr	r7, [pc, #340]	@ (8000850 <__aeabi_dadd+0x394>)
 80006fa:	1c61      	adds	r1, r4, #1
 80006fc:	4239      	tst	r1, r7
 80006fe:	d000      	beq.n	8000702 <__aeabi_dadd+0x246>
 8000700:	e0d0      	b.n	80008a4 <__aeabi_dadd+0x3e8>
 8000702:	0031      	movs	r1, r6
 8000704:	4648      	mov	r0, r9
 8000706:	001f      	movs	r7, r3
 8000708:	4301      	orrs	r1, r0
 800070a:	4317      	orrs	r7, r2
 800070c:	2c00      	cmp	r4, #0
 800070e:	d000      	beq.n	8000712 <__aeabi_dadd+0x256>
 8000710:	e13d      	b.n	800098e <__aeabi_dadd+0x4d2>
 8000712:	2900      	cmp	r1, #0
 8000714:	d100      	bne.n	8000718 <__aeabi_dadd+0x25c>
 8000716:	e1bc      	b.n	8000a92 <__aeabi_dadd+0x5d6>
 8000718:	2f00      	cmp	r7, #0
 800071a:	d000      	beq.n	800071e <__aeabi_dadd+0x262>
 800071c:	e1bf      	b.n	8000a9e <__aeabi_dadd+0x5e2>
 800071e:	464b      	mov	r3, r9
 8000720:	2100      	movs	r1, #0
 8000722:	08d8      	lsrs	r0, r3, #3
 8000724:	0777      	lsls	r7, r6, #29
 8000726:	4307      	orrs	r7, r0
 8000728:	08f0      	lsrs	r0, r6, #3
 800072a:	0306      	lsls	r6, r0, #12
 800072c:	054c      	lsls	r4, r1, #21
 800072e:	0b36      	lsrs	r6, r6, #12
 8000730:	0d64      	lsrs	r4, r4, #21
 8000732:	e00c      	b.n	800074e <__aeabi_dadd+0x292>
 8000734:	4f44      	ldr	r7, [pc, #272]	@ (8000848 <__aeabi_dadd+0x38c>)
 8000736:	42bc      	cmp	r4, r7
 8000738:	d100      	bne.n	800073c <__aeabi_dadd+0x280>
 800073a:	e08b      	b.n	8000854 <__aeabi_dadd+0x398>
 800073c:	2701      	movs	r7, #1
 800073e:	2938      	cmp	r1, #56	@ 0x38
 8000740:	dcb2      	bgt.n	80006a8 <__aeabi_dadd+0x1ec>
 8000742:	2780      	movs	r7, #128	@ 0x80
 8000744:	043f      	lsls	r7, r7, #16
 8000746:	433b      	orrs	r3, r7
 8000748:	e79c      	b.n	8000684 <__aeabi_dadd+0x1c8>
 800074a:	2600      	movs	r6, #0
 800074c:	2700      	movs	r7, #0
 800074e:	0524      	lsls	r4, r4, #20
 8000750:	4334      	orrs	r4, r6
 8000752:	07ed      	lsls	r5, r5, #31
 8000754:	432c      	orrs	r4, r5
 8000756:	0038      	movs	r0, r7
 8000758:	0021      	movs	r1, r4
 800075a:	b002      	add	sp, #8
 800075c:	bce0      	pop	{r5, r6, r7}
 800075e:	46ba      	mov	sl, r7
 8000760:	46b1      	mov	r9, r6
 8000762:	46a8      	mov	r8, r5
 8000764:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000766:	077b      	lsls	r3, r7, #29
 8000768:	d004      	beq.n	8000774 <__aeabi_dadd+0x2b8>
 800076a:	230f      	movs	r3, #15
 800076c:	403b      	ands	r3, r7
 800076e:	2b04      	cmp	r3, #4
 8000770:	d000      	beq.n	8000774 <__aeabi_dadd+0x2b8>
 8000772:	e728      	b.n	80005c6 <__aeabi_dadd+0x10a>
 8000774:	08f8      	lsrs	r0, r7, #3
 8000776:	4b34      	ldr	r3, [pc, #208]	@ (8000848 <__aeabi_dadd+0x38c>)
 8000778:	0777      	lsls	r7, r6, #29
 800077a:	4307      	orrs	r7, r0
 800077c:	08f0      	lsrs	r0, r6, #3
 800077e:	429c      	cmp	r4, r3
 8000780:	d000      	beq.n	8000784 <__aeabi_dadd+0x2c8>
 8000782:	e24a      	b.n	8000c1a <__aeabi_dadd+0x75e>
 8000784:	003b      	movs	r3, r7
 8000786:	4303      	orrs	r3, r0
 8000788:	d059      	beq.n	800083e <__aeabi_dadd+0x382>
 800078a:	2680      	movs	r6, #128	@ 0x80
 800078c:	0336      	lsls	r6, r6, #12
 800078e:	4306      	orrs	r6, r0
 8000790:	0336      	lsls	r6, r6, #12
 8000792:	4c2d      	ldr	r4, [pc, #180]	@ (8000848 <__aeabi_dadd+0x38c>)
 8000794:	0b36      	lsrs	r6, r6, #12
 8000796:	e7da      	b.n	800074e <__aeabi_dadd+0x292>
 8000798:	2900      	cmp	r1, #0
 800079a:	d061      	beq.n	8000860 <__aeabi_dadd+0x3a4>
 800079c:	4641      	mov	r1, r8
 800079e:	1b09      	subs	r1, r1, r4
 80007a0:	2c00      	cmp	r4, #0
 80007a2:	d100      	bne.n	80007a6 <__aeabi_dadd+0x2ea>
 80007a4:	e0b9      	b.n	800091a <__aeabi_dadd+0x45e>
 80007a6:	4c28      	ldr	r4, [pc, #160]	@ (8000848 <__aeabi_dadd+0x38c>)
 80007a8:	45a0      	cmp	r8, r4
 80007aa:	d100      	bne.n	80007ae <__aeabi_dadd+0x2f2>
 80007ac:	e1a5      	b.n	8000afa <__aeabi_dadd+0x63e>
 80007ae:	2701      	movs	r7, #1
 80007b0:	2938      	cmp	r1, #56	@ 0x38
 80007b2:	dc13      	bgt.n	80007dc <__aeabi_dadd+0x320>
 80007b4:	2480      	movs	r4, #128	@ 0x80
 80007b6:	0424      	lsls	r4, r4, #16
 80007b8:	4326      	orrs	r6, r4
 80007ba:	291f      	cmp	r1, #31
 80007bc:	dd00      	ble.n	80007c0 <__aeabi_dadd+0x304>
 80007be:	e1c8      	b.n	8000b52 <__aeabi_dadd+0x696>
 80007c0:	2420      	movs	r4, #32
 80007c2:	0037      	movs	r7, r6
 80007c4:	4648      	mov	r0, r9
 80007c6:	1a64      	subs	r4, r4, r1
 80007c8:	40a7      	lsls	r7, r4
 80007ca:	40c8      	lsrs	r0, r1
 80007cc:	4307      	orrs	r7, r0
 80007ce:	4648      	mov	r0, r9
 80007d0:	40a0      	lsls	r0, r4
 80007d2:	40ce      	lsrs	r6, r1
 80007d4:	1e44      	subs	r4, r0, #1
 80007d6:	41a0      	sbcs	r0, r4
 80007d8:	199b      	adds	r3, r3, r6
 80007da:	4307      	orrs	r7, r0
 80007dc:	18bf      	adds	r7, r7, r2
 80007de:	4297      	cmp	r7, r2
 80007e0:	4192      	sbcs	r2, r2
 80007e2:	4252      	negs	r2, r2
 80007e4:	4644      	mov	r4, r8
 80007e6:	18d6      	adds	r6, r2, r3
 80007e8:	e763      	b.n	80006b2 <__aeabi_dadd+0x1f6>
 80007ea:	0038      	movs	r0, r7
 80007ec:	f001 fe8a 	bl	8002504 <__clzsi2>
 80007f0:	0003      	movs	r3, r0
 80007f2:	3318      	adds	r3, #24
 80007f4:	2b1f      	cmp	r3, #31
 80007f6:	dc00      	bgt.n	80007fa <__aeabi_dadd+0x33e>
 80007f8:	e6bf      	b.n	800057a <__aeabi_dadd+0xbe>
 80007fa:	003a      	movs	r2, r7
 80007fc:	3808      	subs	r0, #8
 80007fe:	4082      	lsls	r2, r0
 8000800:	429c      	cmp	r4, r3
 8000802:	dd00      	ble.n	8000806 <__aeabi_dadd+0x34a>
 8000804:	e083      	b.n	800090e <__aeabi_dadd+0x452>
 8000806:	1b1b      	subs	r3, r3, r4
 8000808:	1c58      	adds	r0, r3, #1
 800080a:	281f      	cmp	r0, #31
 800080c:	dc00      	bgt.n	8000810 <__aeabi_dadd+0x354>
 800080e:	e1b4      	b.n	8000b7a <__aeabi_dadd+0x6be>
 8000810:	0017      	movs	r7, r2
 8000812:	3b1f      	subs	r3, #31
 8000814:	40df      	lsrs	r7, r3
 8000816:	2820      	cmp	r0, #32
 8000818:	d005      	beq.n	8000826 <__aeabi_dadd+0x36a>
 800081a:	2340      	movs	r3, #64	@ 0x40
 800081c:	1a1b      	subs	r3, r3, r0
 800081e:	409a      	lsls	r2, r3
 8000820:	1e53      	subs	r3, r2, #1
 8000822:	419a      	sbcs	r2, r3
 8000824:	4317      	orrs	r7, r2
 8000826:	2400      	movs	r4, #0
 8000828:	2f00      	cmp	r7, #0
 800082a:	d00a      	beq.n	8000842 <__aeabi_dadd+0x386>
 800082c:	077b      	lsls	r3, r7, #29
 800082e:	d000      	beq.n	8000832 <__aeabi_dadd+0x376>
 8000830:	e6c4      	b.n	80005bc <__aeabi_dadd+0x100>
 8000832:	0026      	movs	r6, r4
 8000834:	e79e      	b.n	8000774 <__aeabi_dadd+0x2b8>
 8000836:	464b      	mov	r3, r9
 8000838:	000c      	movs	r4, r1
 800083a:	08d8      	lsrs	r0, r3, #3
 800083c:	e79b      	b.n	8000776 <__aeabi_dadd+0x2ba>
 800083e:	2700      	movs	r7, #0
 8000840:	4c01      	ldr	r4, [pc, #4]	@ (8000848 <__aeabi_dadd+0x38c>)
 8000842:	2600      	movs	r6, #0
 8000844:	e783      	b.n	800074e <__aeabi_dadd+0x292>
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	000007ff 	.word	0x000007ff
 800084c:	ff7fffff 	.word	0xff7fffff
 8000850:	000007fe 	.word	0x000007fe
 8000854:	464b      	mov	r3, r9
 8000856:	0777      	lsls	r7, r6, #29
 8000858:	08d8      	lsrs	r0, r3, #3
 800085a:	4307      	orrs	r7, r0
 800085c:	08f0      	lsrs	r0, r6, #3
 800085e:	e791      	b.n	8000784 <__aeabi_dadd+0x2c8>
 8000860:	4fcd      	ldr	r7, [pc, #820]	@ (8000b98 <__aeabi_dadd+0x6dc>)
 8000862:	1c61      	adds	r1, r4, #1
 8000864:	4239      	tst	r1, r7
 8000866:	d16b      	bne.n	8000940 <__aeabi_dadd+0x484>
 8000868:	0031      	movs	r1, r6
 800086a:	4648      	mov	r0, r9
 800086c:	4301      	orrs	r1, r0
 800086e:	2c00      	cmp	r4, #0
 8000870:	d000      	beq.n	8000874 <__aeabi_dadd+0x3b8>
 8000872:	e14b      	b.n	8000b0c <__aeabi_dadd+0x650>
 8000874:	001f      	movs	r7, r3
 8000876:	4317      	orrs	r7, r2
 8000878:	2900      	cmp	r1, #0
 800087a:	d100      	bne.n	800087e <__aeabi_dadd+0x3c2>
 800087c:	e181      	b.n	8000b82 <__aeabi_dadd+0x6c6>
 800087e:	2f00      	cmp	r7, #0
 8000880:	d100      	bne.n	8000884 <__aeabi_dadd+0x3c8>
 8000882:	e74c      	b.n	800071e <__aeabi_dadd+0x262>
 8000884:	444a      	add	r2, r9
 8000886:	454a      	cmp	r2, r9
 8000888:	4180      	sbcs	r0, r0
 800088a:	18f6      	adds	r6, r6, r3
 800088c:	4240      	negs	r0, r0
 800088e:	1836      	adds	r6, r6, r0
 8000890:	0233      	lsls	r3, r6, #8
 8000892:	d500      	bpl.n	8000896 <__aeabi_dadd+0x3da>
 8000894:	e1b0      	b.n	8000bf8 <__aeabi_dadd+0x73c>
 8000896:	0017      	movs	r7, r2
 8000898:	4691      	mov	r9, r2
 800089a:	4337      	orrs	r7, r6
 800089c:	d000      	beq.n	80008a0 <__aeabi_dadd+0x3e4>
 800089e:	e73e      	b.n	800071e <__aeabi_dadd+0x262>
 80008a0:	2600      	movs	r6, #0
 80008a2:	e754      	b.n	800074e <__aeabi_dadd+0x292>
 80008a4:	4649      	mov	r1, r9
 80008a6:	1a89      	subs	r1, r1, r2
 80008a8:	4688      	mov	r8, r1
 80008aa:	45c1      	cmp	r9, r8
 80008ac:	41bf      	sbcs	r7, r7
 80008ae:	1af1      	subs	r1, r6, r3
 80008b0:	427f      	negs	r7, r7
 80008b2:	1bc9      	subs	r1, r1, r7
 80008b4:	020f      	lsls	r7, r1, #8
 80008b6:	d461      	bmi.n	800097c <__aeabi_dadd+0x4c0>
 80008b8:	4647      	mov	r7, r8
 80008ba:	430f      	orrs	r7, r1
 80008bc:	d100      	bne.n	80008c0 <__aeabi_dadd+0x404>
 80008be:	e0bd      	b.n	8000a3c <__aeabi_dadd+0x580>
 80008c0:	000e      	movs	r6, r1
 80008c2:	4647      	mov	r7, r8
 80008c4:	e651      	b.n	800056a <__aeabi_dadd+0xae>
 80008c6:	4cb5      	ldr	r4, [pc, #724]	@ (8000b9c <__aeabi_dadd+0x6e0>)
 80008c8:	45a0      	cmp	r8, r4
 80008ca:	d100      	bne.n	80008ce <__aeabi_dadd+0x412>
 80008cc:	e100      	b.n	8000ad0 <__aeabi_dadd+0x614>
 80008ce:	2701      	movs	r7, #1
 80008d0:	2938      	cmp	r1, #56	@ 0x38
 80008d2:	dd00      	ble.n	80008d6 <__aeabi_dadd+0x41a>
 80008d4:	e6b8      	b.n	8000648 <__aeabi_dadd+0x18c>
 80008d6:	2480      	movs	r4, #128	@ 0x80
 80008d8:	0424      	lsls	r4, r4, #16
 80008da:	4326      	orrs	r6, r4
 80008dc:	e6a3      	b.n	8000626 <__aeabi_dadd+0x16a>
 80008de:	4eb0      	ldr	r6, [pc, #704]	@ (8000ba0 <__aeabi_dadd+0x6e4>)
 80008e0:	1ae4      	subs	r4, r4, r3
 80008e2:	4016      	ands	r6, r2
 80008e4:	077b      	lsls	r3, r7, #29
 80008e6:	d000      	beq.n	80008ea <__aeabi_dadd+0x42e>
 80008e8:	e73f      	b.n	800076a <__aeabi_dadd+0x2ae>
 80008ea:	e743      	b.n	8000774 <__aeabi_dadd+0x2b8>
 80008ec:	000f      	movs	r7, r1
 80008ee:	0018      	movs	r0, r3
 80008f0:	3f20      	subs	r7, #32
 80008f2:	40f8      	lsrs	r0, r7
 80008f4:	4684      	mov	ip, r0
 80008f6:	2920      	cmp	r1, #32
 80008f8:	d003      	beq.n	8000902 <__aeabi_dadd+0x446>
 80008fa:	2740      	movs	r7, #64	@ 0x40
 80008fc:	1a79      	subs	r1, r7, r1
 80008fe:	408b      	lsls	r3, r1
 8000900:	431a      	orrs	r2, r3
 8000902:	1e53      	subs	r3, r2, #1
 8000904:	419a      	sbcs	r2, r3
 8000906:	4663      	mov	r3, ip
 8000908:	0017      	movs	r7, r2
 800090a:	431f      	orrs	r7, r3
 800090c:	e622      	b.n	8000554 <__aeabi_dadd+0x98>
 800090e:	48a4      	ldr	r0, [pc, #656]	@ (8000ba0 <__aeabi_dadd+0x6e4>)
 8000910:	1ae1      	subs	r1, r4, r3
 8000912:	4010      	ands	r0, r2
 8000914:	0747      	lsls	r7, r0, #29
 8000916:	08c0      	lsrs	r0, r0, #3
 8000918:	e707      	b.n	800072a <__aeabi_dadd+0x26e>
 800091a:	0034      	movs	r4, r6
 800091c:	4648      	mov	r0, r9
 800091e:	4304      	orrs	r4, r0
 8000920:	d100      	bne.n	8000924 <__aeabi_dadd+0x468>
 8000922:	e0fa      	b.n	8000b1a <__aeabi_dadd+0x65e>
 8000924:	1e4c      	subs	r4, r1, #1
 8000926:	2901      	cmp	r1, #1
 8000928:	d100      	bne.n	800092c <__aeabi_dadd+0x470>
 800092a:	e0d7      	b.n	8000adc <__aeabi_dadd+0x620>
 800092c:	4f9b      	ldr	r7, [pc, #620]	@ (8000b9c <__aeabi_dadd+0x6e0>)
 800092e:	42b9      	cmp	r1, r7
 8000930:	d100      	bne.n	8000934 <__aeabi_dadd+0x478>
 8000932:	e0e2      	b.n	8000afa <__aeabi_dadd+0x63e>
 8000934:	2701      	movs	r7, #1
 8000936:	2c38      	cmp	r4, #56	@ 0x38
 8000938:	dd00      	ble.n	800093c <__aeabi_dadd+0x480>
 800093a:	e74f      	b.n	80007dc <__aeabi_dadd+0x320>
 800093c:	0021      	movs	r1, r4
 800093e:	e73c      	b.n	80007ba <__aeabi_dadd+0x2fe>
 8000940:	4c96      	ldr	r4, [pc, #600]	@ (8000b9c <__aeabi_dadd+0x6e0>)
 8000942:	42a1      	cmp	r1, r4
 8000944:	d100      	bne.n	8000948 <__aeabi_dadd+0x48c>
 8000946:	e0dd      	b.n	8000b04 <__aeabi_dadd+0x648>
 8000948:	444a      	add	r2, r9
 800094a:	454a      	cmp	r2, r9
 800094c:	4180      	sbcs	r0, r0
 800094e:	18f3      	adds	r3, r6, r3
 8000950:	4240      	negs	r0, r0
 8000952:	1818      	adds	r0, r3, r0
 8000954:	07c7      	lsls	r7, r0, #31
 8000956:	0852      	lsrs	r2, r2, #1
 8000958:	4317      	orrs	r7, r2
 800095a:	0846      	lsrs	r6, r0, #1
 800095c:	0752      	lsls	r2, r2, #29
 800095e:	d005      	beq.n	800096c <__aeabi_dadd+0x4b0>
 8000960:	220f      	movs	r2, #15
 8000962:	000c      	movs	r4, r1
 8000964:	403a      	ands	r2, r7
 8000966:	2a04      	cmp	r2, #4
 8000968:	d000      	beq.n	800096c <__aeabi_dadd+0x4b0>
 800096a:	e62c      	b.n	80005c6 <__aeabi_dadd+0x10a>
 800096c:	0776      	lsls	r6, r6, #29
 800096e:	08ff      	lsrs	r7, r7, #3
 8000970:	4337      	orrs	r7, r6
 8000972:	0900      	lsrs	r0, r0, #4
 8000974:	e6d9      	b.n	800072a <__aeabi_dadd+0x26e>
 8000976:	2700      	movs	r7, #0
 8000978:	2600      	movs	r6, #0
 800097a:	e6e8      	b.n	800074e <__aeabi_dadd+0x292>
 800097c:	4649      	mov	r1, r9
 800097e:	1a57      	subs	r7, r2, r1
 8000980:	42ba      	cmp	r2, r7
 8000982:	4192      	sbcs	r2, r2
 8000984:	1b9e      	subs	r6, r3, r6
 8000986:	4252      	negs	r2, r2
 8000988:	4665      	mov	r5, ip
 800098a:	1ab6      	subs	r6, r6, r2
 800098c:	e5ed      	b.n	800056a <__aeabi_dadd+0xae>
 800098e:	2900      	cmp	r1, #0
 8000990:	d000      	beq.n	8000994 <__aeabi_dadd+0x4d8>
 8000992:	e0c6      	b.n	8000b22 <__aeabi_dadd+0x666>
 8000994:	2f00      	cmp	r7, #0
 8000996:	d167      	bne.n	8000a68 <__aeabi_dadd+0x5ac>
 8000998:	2680      	movs	r6, #128	@ 0x80
 800099a:	2500      	movs	r5, #0
 800099c:	4c7f      	ldr	r4, [pc, #508]	@ (8000b9c <__aeabi_dadd+0x6e0>)
 800099e:	0336      	lsls	r6, r6, #12
 80009a0:	e6d5      	b.n	800074e <__aeabi_dadd+0x292>
 80009a2:	4665      	mov	r5, ip
 80009a4:	000c      	movs	r4, r1
 80009a6:	001e      	movs	r6, r3
 80009a8:	08d0      	lsrs	r0, r2, #3
 80009aa:	e6e4      	b.n	8000776 <__aeabi_dadd+0x2ba>
 80009ac:	444a      	add	r2, r9
 80009ae:	454a      	cmp	r2, r9
 80009b0:	4180      	sbcs	r0, r0
 80009b2:	18f3      	adds	r3, r6, r3
 80009b4:	4240      	negs	r0, r0
 80009b6:	1818      	adds	r0, r3, r0
 80009b8:	0011      	movs	r1, r2
 80009ba:	0203      	lsls	r3, r0, #8
 80009bc:	d400      	bmi.n	80009c0 <__aeabi_dadd+0x504>
 80009be:	e096      	b.n	8000aee <__aeabi_dadd+0x632>
 80009c0:	4b77      	ldr	r3, [pc, #476]	@ (8000ba0 <__aeabi_dadd+0x6e4>)
 80009c2:	0849      	lsrs	r1, r1, #1
 80009c4:	4018      	ands	r0, r3
 80009c6:	07c3      	lsls	r3, r0, #31
 80009c8:	430b      	orrs	r3, r1
 80009ca:	0844      	lsrs	r4, r0, #1
 80009cc:	0749      	lsls	r1, r1, #29
 80009ce:	d100      	bne.n	80009d2 <__aeabi_dadd+0x516>
 80009d0:	e129      	b.n	8000c26 <__aeabi_dadd+0x76a>
 80009d2:	220f      	movs	r2, #15
 80009d4:	401a      	ands	r2, r3
 80009d6:	2a04      	cmp	r2, #4
 80009d8:	d100      	bne.n	80009dc <__aeabi_dadd+0x520>
 80009da:	e0ea      	b.n	8000bb2 <__aeabi_dadd+0x6f6>
 80009dc:	1d1f      	adds	r7, r3, #4
 80009de:	429f      	cmp	r7, r3
 80009e0:	41b6      	sbcs	r6, r6
 80009e2:	4276      	negs	r6, r6
 80009e4:	1936      	adds	r6, r6, r4
 80009e6:	2402      	movs	r4, #2
 80009e8:	e6c4      	b.n	8000774 <__aeabi_dadd+0x2b8>
 80009ea:	4649      	mov	r1, r9
 80009ec:	1a8f      	subs	r7, r1, r2
 80009ee:	45b9      	cmp	r9, r7
 80009f0:	4180      	sbcs	r0, r0
 80009f2:	1af6      	subs	r6, r6, r3
 80009f4:	4240      	negs	r0, r0
 80009f6:	1a36      	subs	r6, r6, r0
 80009f8:	0233      	lsls	r3, r6, #8
 80009fa:	d406      	bmi.n	8000a0a <__aeabi_dadd+0x54e>
 80009fc:	0773      	lsls	r3, r6, #29
 80009fe:	08ff      	lsrs	r7, r7, #3
 8000a00:	2101      	movs	r1, #1
 8000a02:	431f      	orrs	r7, r3
 8000a04:	08f0      	lsrs	r0, r6, #3
 8000a06:	e690      	b.n	800072a <__aeabi_dadd+0x26e>
 8000a08:	4665      	mov	r5, ip
 8000a0a:	2401      	movs	r4, #1
 8000a0c:	e5ab      	b.n	8000566 <__aeabi_dadd+0xaa>
 8000a0e:	464b      	mov	r3, r9
 8000a10:	0777      	lsls	r7, r6, #29
 8000a12:	08d8      	lsrs	r0, r3, #3
 8000a14:	4307      	orrs	r7, r0
 8000a16:	08f0      	lsrs	r0, r6, #3
 8000a18:	e6b4      	b.n	8000784 <__aeabi_dadd+0x2c8>
 8000a1a:	000f      	movs	r7, r1
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	3f20      	subs	r7, #32
 8000a20:	40f8      	lsrs	r0, r7
 8000a22:	4684      	mov	ip, r0
 8000a24:	2920      	cmp	r1, #32
 8000a26:	d003      	beq.n	8000a30 <__aeabi_dadd+0x574>
 8000a28:	2740      	movs	r7, #64	@ 0x40
 8000a2a:	1a79      	subs	r1, r7, r1
 8000a2c:	408b      	lsls	r3, r1
 8000a2e:	431a      	orrs	r2, r3
 8000a30:	1e53      	subs	r3, r2, #1
 8000a32:	419a      	sbcs	r2, r3
 8000a34:	4663      	mov	r3, ip
 8000a36:	0017      	movs	r7, r2
 8000a38:	431f      	orrs	r7, r3
 8000a3a:	e635      	b.n	80006a8 <__aeabi_dadd+0x1ec>
 8000a3c:	2500      	movs	r5, #0
 8000a3e:	2400      	movs	r4, #0
 8000a40:	2600      	movs	r6, #0
 8000a42:	e684      	b.n	800074e <__aeabi_dadd+0x292>
 8000a44:	000c      	movs	r4, r1
 8000a46:	0035      	movs	r5, r6
 8000a48:	3c20      	subs	r4, #32
 8000a4a:	40e5      	lsrs	r5, r4
 8000a4c:	2920      	cmp	r1, #32
 8000a4e:	d005      	beq.n	8000a5c <__aeabi_dadd+0x5a0>
 8000a50:	2440      	movs	r4, #64	@ 0x40
 8000a52:	1a61      	subs	r1, r4, r1
 8000a54:	408e      	lsls	r6, r1
 8000a56:	4649      	mov	r1, r9
 8000a58:	4331      	orrs	r1, r6
 8000a5a:	4689      	mov	r9, r1
 8000a5c:	4648      	mov	r0, r9
 8000a5e:	1e41      	subs	r1, r0, #1
 8000a60:	4188      	sbcs	r0, r1
 8000a62:	0007      	movs	r7, r0
 8000a64:	432f      	orrs	r7, r5
 8000a66:	e5ef      	b.n	8000648 <__aeabi_dadd+0x18c>
 8000a68:	08d2      	lsrs	r2, r2, #3
 8000a6a:	075f      	lsls	r7, r3, #29
 8000a6c:	4665      	mov	r5, ip
 8000a6e:	4317      	orrs	r7, r2
 8000a70:	08d8      	lsrs	r0, r3, #3
 8000a72:	e687      	b.n	8000784 <__aeabi_dadd+0x2c8>
 8000a74:	1a17      	subs	r7, r2, r0
 8000a76:	42ba      	cmp	r2, r7
 8000a78:	4192      	sbcs	r2, r2
 8000a7a:	1b9e      	subs	r6, r3, r6
 8000a7c:	4252      	negs	r2, r2
 8000a7e:	1ab6      	subs	r6, r6, r2
 8000a80:	0233      	lsls	r3, r6, #8
 8000a82:	d4c1      	bmi.n	8000a08 <__aeabi_dadd+0x54c>
 8000a84:	0773      	lsls	r3, r6, #29
 8000a86:	08ff      	lsrs	r7, r7, #3
 8000a88:	4665      	mov	r5, ip
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	431f      	orrs	r7, r3
 8000a8e:	08f0      	lsrs	r0, r6, #3
 8000a90:	e64b      	b.n	800072a <__aeabi_dadd+0x26e>
 8000a92:	2f00      	cmp	r7, #0
 8000a94:	d07b      	beq.n	8000b8e <__aeabi_dadd+0x6d2>
 8000a96:	4665      	mov	r5, ip
 8000a98:	001e      	movs	r6, r3
 8000a9a:	4691      	mov	r9, r2
 8000a9c:	e63f      	b.n	800071e <__aeabi_dadd+0x262>
 8000a9e:	1a81      	subs	r1, r0, r2
 8000aa0:	4688      	mov	r8, r1
 8000aa2:	45c1      	cmp	r9, r8
 8000aa4:	41a4      	sbcs	r4, r4
 8000aa6:	1af1      	subs	r1, r6, r3
 8000aa8:	4264      	negs	r4, r4
 8000aaa:	1b09      	subs	r1, r1, r4
 8000aac:	2480      	movs	r4, #128	@ 0x80
 8000aae:	0424      	lsls	r4, r4, #16
 8000ab0:	4221      	tst	r1, r4
 8000ab2:	d077      	beq.n	8000ba4 <__aeabi_dadd+0x6e8>
 8000ab4:	1a10      	subs	r0, r2, r0
 8000ab6:	4282      	cmp	r2, r0
 8000ab8:	4192      	sbcs	r2, r2
 8000aba:	0007      	movs	r7, r0
 8000abc:	1b9e      	subs	r6, r3, r6
 8000abe:	4252      	negs	r2, r2
 8000ac0:	1ab6      	subs	r6, r6, r2
 8000ac2:	4337      	orrs	r7, r6
 8000ac4:	d000      	beq.n	8000ac8 <__aeabi_dadd+0x60c>
 8000ac6:	e0a0      	b.n	8000c0a <__aeabi_dadd+0x74e>
 8000ac8:	4665      	mov	r5, ip
 8000aca:	2400      	movs	r4, #0
 8000acc:	2600      	movs	r6, #0
 8000ace:	e63e      	b.n	800074e <__aeabi_dadd+0x292>
 8000ad0:	075f      	lsls	r7, r3, #29
 8000ad2:	08d2      	lsrs	r2, r2, #3
 8000ad4:	4665      	mov	r5, ip
 8000ad6:	4317      	orrs	r7, r2
 8000ad8:	08d8      	lsrs	r0, r3, #3
 8000ada:	e653      	b.n	8000784 <__aeabi_dadd+0x2c8>
 8000adc:	1881      	adds	r1, r0, r2
 8000ade:	4291      	cmp	r1, r2
 8000ae0:	4192      	sbcs	r2, r2
 8000ae2:	18f0      	adds	r0, r6, r3
 8000ae4:	4252      	negs	r2, r2
 8000ae6:	1880      	adds	r0, r0, r2
 8000ae8:	0203      	lsls	r3, r0, #8
 8000aea:	d500      	bpl.n	8000aee <__aeabi_dadd+0x632>
 8000aec:	e768      	b.n	80009c0 <__aeabi_dadd+0x504>
 8000aee:	0747      	lsls	r7, r0, #29
 8000af0:	08c9      	lsrs	r1, r1, #3
 8000af2:	430f      	orrs	r7, r1
 8000af4:	08c0      	lsrs	r0, r0, #3
 8000af6:	2101      	movs	r1, #1
 8000af8:	e617      	b.n	800072a <__aeabi_dadd+0x26e>
 8000afa:	08d2      	lsrs	r2, r2, #3
 8000afc:	075f      	lsls	r7, r3, #29
 8000afe:	4317      	orrs	r7, r2
 8000b00:	08d8      	lsrs	r0, r3, #3
 8000b02:	e63f      	b.n	8000784 <__aeabi_dadd+0x2c8>
 8000b04:	000c      	movs	r4, r1
 8000b06:	2600      	movs	r6, #0
 8000b08:	2700      	movs	r7, #0
 8000b0a:	e620      	b.n	800074e <__aeabi_dadd+0x292>
 8000b0c:	2900      	cmp	r1, #0
 8000b0e:	d156      	bne.n	8000bbe <__aeabi_dadd+0x702>
 8000b10:	075f      	lsls	r7, r3, #29
 8000b12:	08d2      	lsrs	r2, r2, #3
 8000b14:	4317      	orrs	r7, r2
 8000b16:	08d8      	lsrs	r0, r3, #3
 8000b18:	e634      	b.n	8000784 <__aeabi_dadd+0x2c8>
 8000b1a:	000c      	movs	r4, r1
 8000b1c:	001e      	movs	r6, r3
 8000b1e:	08d0      	lsrs	r0, r2, #3
 8000b20:	e629      	b.n	8000776 <__aeabi_dadd+0x2ba>
 8000b22:	08c1      	lsrs	r1, r0, #3
 8000b24:	0770      	lsls	r0, r6, #29
 8000b26:	4301      	orrs	r1, r0
 8000b28:	08f0      	lsrs	r0, r6, #3
 8000b2a:	2f00      	cmp	r7, #0
 8000b2c:	d062      	beq.n	8000bf4 <__aeabi_dadd+0x738>
 8000b2e:	2480      	movs	r4, #128	@ 0x80
 8000b30:	0324      	lsls	r4, r4, #12
 8000b32:	4220      	tst	r0, r4
 8000b34:	d007      	beq.n	8000b46 <__aeabi_dadd+0x68a>
 8000b36:	08de      	lsrs	r6, r3, #3
 8000b38:	4226      	tst	r6, r4
 8000b3a:	d104      	bne.n	8000b46 <__aeabi_dadd+0x68a>
 8000b3c:	4665      	mov	r5, ip
 8000b3e:	0030      	movs	r0, r6
 8000b40:	08d1      	lsrs	r1, r2, #3
 8000b42:	075b      	lsls	r3, r3, #29
 8000b44:	4319      	orrs	r1, r3
 8000b46:	0f4f      	lsrs	r7, r1, #29
 8000b48:	00c9      	lsls	r1, r1, #3
 8000b4a:	08c9      	lsrs	r1, r1, #3
 8000b4c:	077f      	lsls	r7, r7, #29
 8000b4e:	430f      	orrs	r7, r1
 8000b50:	e618      	b.n	8000784 <__aeabi_dadd+0x2c8>
 8000b52:	000c      	movs	r4, r1
 8000b54:	0030      	movs	r0, r6
 8000b56:	3c20      	subs	r4, #32
 8000b58:	40e0      	lsrs	r0, r4
 8000b5a:	4684      	mov	ip, r0
 8000b5c:	2920      	cmp	r1, #32
 8000b5e:	d005      	beq.n	8000b6c <__aeabi_dadd+0x6b0>
 8000b60:	2440      	movs	r4, #64	@ 0x40
 8000b62:	1a61      	subs	r1, r4, r1
 8000b64:	408e      	lsls	r6, r1
 8000b66:	4649      	mov	r1, r9
 8000b68:	4331      	orrs	r1, r6
 8000b6a:	4689      	mov	r9, r1
 8000b6c:	4648      	mov	r0, r9
 8000b6e:	1e41      	subs	r1, r0, #1
 8000b70:	4188      	sbcs	r0, r1
 8000b72:	4661      	mov	r1, ip
 8000b74:	0007      	movs	r7, r0
 8000b76:	430f      	orrs	r7, r1
 8000b78:	e630      	b.n	80007dc <__aeabi_dadd+0x320>
 8000b7a:	2120      	movs	r1, #32
 8000b7c:	2700      	movs	r7, #0
 8000b7e:	1a09      	subs	r1, r1, r0
 8000b80:	e50e      	b.n	80005a0 <__aeabi_dadd+0xe4>
 8000b82:	001e      	movs	r6, r3
 8000b84:	2f00      	cmp	r7, #0
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x6ce>
 8000b88:	e522      	b.n	80005d0 <__aeabi_dadd+0x114>
 8000b8a:	2400      	movs	r4, #0
 8000b8c:	e758      	b.n	8000a40 <__aeabi_dadd+0x584>
 8000b8e:	2500      	movs	r5, #0
 8000b90:	2400      	movs	r4, #0
 8000b92:	2600      	movs	r6, #0
 8000b94:	e5db      	b.n	800074e <__aeabi_dadd+0x292>
 8000b96:	46c0      	nop			@ (mov r8, r8)
 8000b98:	000007fe 	.word	0x000007fe
 8000b9c:	000007ff 	.word	0x000007ff
 8000ba0:	ff7fffff 	.word	0xff7fffff
 8000ba4:	4647      	mov	r7, r8
 8000ba6:	430f      	orrs	r7, r1
 8000ba8:	d100      	bne.n	8000bac <__aeabi_dadd+0x6f0>
 8000baa:	e747      	b.n	8000a3c <__aeabi_dadd+0x580>
 8000bac:	000e      	movs	r6, r1
 8000bae:	46c1      	mov	r9, r8
 8000bb0:	e5b5      	b.n	800071e <__aeabi_dadd+0x262>
 8000bb2:	08df      	lsrs	r7, r3, #3
 8000bb4:	0764      	lsls	r4, r4, #29
 8000bb6:	2102      	movs	r1, #2
 8000bb8:	4327      	orrs	r7, r4
 8000bba:	0900      	lsrs	r0, r0, #4
 8000bbc:	e5b5      	b.n	800072a <__aeabi_dadd+0x26e>
 8000bbe:	0019      	movs	r1, r3
 8000bc0:	08c0      	lsrs	r0, r0, #3
 8000bc2:	0777      	lsls	r7, r6, #29
 8000bc4:	4307      	orrs	r7, r0
 8000bc6:	4311      	orrs	r1, r2
 8000bc8:	08f0      	lsrs	r0, r6, #3
 8000bca:	2900      	cmp	r1, #0
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_dadd+0x714>
 8000bce:	e5d9      	b.n	8000784 <__aeabi_dadd+0x2c8>
 8000bd0:	2180      	movs	r1, #128	@ 0x80
 8000bd2:	0309      	lsls	r1, r1, #12
 8000bd4:	4208      	tst	r0, r1
 8000bd6:	d007      	beq.n	8000be8 <__aeabi_dadd+0x72c>
 8000bd8:	08dc      	lsrs	r4, r3, #3
 8000bda:	420c      	tst	r4, r1
 8000bdc:	d104      	bne.n	8000be8 <__aeabi_dadd+0x72c>
 8000bde:	08d2      	lsrs	r2, r2, #3
 8000be0:	075b      	lsls	r3, r3, #29
 8000be2:	431a      	orrs	r2, r3
 8000be4:	0017      	movs	r7, r2
 8000be6:	0020      	movs	r0, r4
 8000be8:	0f7b      	lsrs	r3, r7, #29
 8000bea:	00ff      	lsls	r7, r7, #3
 8000bec:	08ff      	lsrs	r7, r7, #3
 8000bee:	075b      	lsls	r3, r3, #29
 8000bf0:	431f      	orrs	r7, r3
 8000bf2:	e5c7      	b.n	8000784 <__aeabi_dadd+0x2c8>
 8000bf4:	000f      	movs	r7, r1
 8000bf6:	e5c5      	b.n	8000784 <__aeabi_dadd+0x2c8>
 8000bf8:	4b12      	ldr	r3, [pc, #72]	@ (8000c44 <__aeabi_dadd+0x788>)
 8000bfa:	08d2      	lsrs	r2, r2, #3
 8000bfc:	4033      	ands	r3, r6
 8000bfe:	075f      	lsls	r7, r3, #29
 8000c00:	025b      	lsls	r3, r3, #9
 8000c02:	2401      	movs	r4, #1
 8000c04:	4317      	orrs	r7, r2
 8000c06:	0b1e      	lsrs	r6, r3, #12
 8000c08:	e5a1      	b.n	800074e <__aeabi_dadd+0x292>
 8000c0a:	4226      	tst	r6, r4
 8000c0c:	d012      	beq.n	8000c34 <__aeabi_dadd+0x778>
 8000c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c44 <__aeabi_dadd+0x788>)
 8000c10:	4665      	mov	r5, ip
 8000c12:	0002      	movs	r2, r0
 8000c14:	2401      	movs	r4, #1
 8000c16:	401e      	ands	r6, r3
 8000c18:	e4e6      	b.n	80005e8 <__aeabi_dadd+0x12c>
 8000c1a:	0021      	movs	r1, r4
 8000c1c:	e585      	b.n	800072a <__aeabi_dadd+0x26e>
 8000c1e:	0017      	movs	r7, r2
 8000c20:	e5a8      	b.n	8000774 <__aeabi_dadd+0x2b8>
 8000c22:	003a      	movs	r2, r7
 8000c24:	e4d4      	b.n	80005d0 <__aeabi_dadd+0x114>
 8000c26:	08db      	lsrs	r3, r3, #3
 8000c28:	0764      	lsls	r4, r4, #29
 8000c2a:	431c      	orrs	r4, r3
 8000c2c:	0027      	movs	r7, r4
 8000c2e:	2102      	movs	r1, #2
 8000c30:	0900      	lsrs	r0, r0, #4
 8000c32:	e57a      	b.n	800072a <__aeabi_dadd+0x26e>
 8000c34:	08c0      	lsrs	r0, r0, #3
 8000c36:	0777      	lsls	r7, r6, #29
 8000c38:	4307      	orrs	r7, r0
 8000c3a:	4665      	mov	r5, ip
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	08f0      	lsrs	r0, r6, #3
 8000c40:	e573      	b.n	800072a <__aeabi_dadd+0x26e>
 8000c42:	46c0      	nop			@ (mov r8, r8)
 8000c44:	ff7fffff 	.word	0xff7fffff

08000c48 <__aeabi_ddiv>:
 8000c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c4a:	46de      	mov	lr, fp
 8000c4c:	4645      	mov	r5, r8
 8000c4e:	4657      	mov	r7, sl
 8000c50:	464e      	mov	r6, r9
 8000c52:	b5e0      	push	{r5, r6, r7, lr}
 8000c54:	b087      	sub	sp, #28
 8000c56:	9200      	str	r2, [sp, #0]
 8000c58:	9301      	str	r3, [sp, #4]
 8000c5a:	030b      	lsls	r3, r1, #12
 8000c5c:	0b1b      	lsrs	r3, r3, #12
 8000c5e:	469b      	mov	fp, r3
 8000c60:	0fca      	lsrs	r2, r1, #31
 8000c62:	004b      	lsls	r3, r1, #1
 8000c64:	0004      	movs	r4, r0
 8000c66:	4680      	mov	r8, r0
 8000c68:	0d5b      	lsrs	r3, r3, #21
 8000c6a:	9202      	str	r2, [sp, #8]
 8000c6c:	d100      	bne.n	8000c70 <__aeabi_ddiv+0x28>
 8000c6e:	e098      	b.n	8000da2 <__aeabi_ddiv+0x15a>
 8000c70:	4a7c      	ldr	r2, [pc, #496]	@ (8000e64 <__aeabi_ddiv+0x21c>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d037      	beq.n	8000ce6 <__aeabi_ddiv+0x9e>
 8000c76:	4659      	mov	r1, fp
 8000c78:	0f42      	lsrs	r2, r0, #29
 8000c7a:	00c9      	lsls	r1, r1, #3
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	2180      	movs	r1, #128	@ 0x80
 8000c80:	0409      	lsls	r1, r1, #16
 8000c82:	4311      	orrs	r1, r2
 8000c84:	00c2      	lsls	r2, r0, #3
 8000c86:	4690      	mov	r8, r2
 8000c88:	4a77      	ldr	r2, [pc, #476]	@ (8000e68 <__aeabi_ddiv+0x220>)
 8000c8a:	4689      	mov	r9, r1
 8000c8c:	4692      	mov	sl, r2
 8000c8e:	449a      	add	sl, r3
 8000c90:	2300      	movs	r3, #0
 8000c92:	2400      	movs	r4, #0
 8000c94:	9303      	str	r3, [sp, #12]
 8000c96:	9e00      	ldr	r6, [sp, #0]
 8000c98:	9f01      	ldr	r7, [sp, #4]
 8000c9a:	033b      	lsls	r3, r7, #12
 8000c9c:	0b1b      	lsrs	r3, r3, #12
 8000c9e:	469b      	mov	fp, r3
 8000ca0:	007b      	lsls	r3, r7, #1
 8000ca2:	0030      	movs	r0, r6
 8000ca4:	0d5b      	lsrs	r3, r3, #21
 8000ca6:	0ffd      	lsrs	r5, r7, #31
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d059      	beq.n	8000d60 <__aeabi_ddiv+0x118>
 8000cac:	4a6d      	ldr	r2, [pc, #436]	@ (8000e64 <__aeabi_ddiv+0x21c>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d048      	beq.n	8000d44 <__aeabi_ddiv+0xfc>
 8000cb2:	4659      	mov	r1, fp
 8000cb4:	0f72      	lsrs	r2, r6, #29
 8000cb6:	00c9      	lsls	r1, r1, #3
 8000cb8:	430a      	orrs	r2, r1
 8000cba:	2180      	movs	r1, #128	@ 0x80
 8000cbc:	0409      	lsls	r1, r1, #16
 8000cbe:	4311      	orrs	r1, r2
 8000cc0:	468b      	mov	fp, r1
 8000cc2:	4969      	ldr	r1, [pc, #420]	@ (8000e68 <__aeabi_ddiv+0x220>)
 8000cc4:	00f2      	lsls	r2, r6, #3
 8000cc6:	468c      	mov	ip, r1
 8000cc8:	4651      	mov	r1, sl
 8000cca:	4463      	add	r3, ip
 8000ccc:	1acb      	subs	r3, r1, r3
 8000cce:	469a      	mov	sl, r3
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	9e02      	ldr	r6, [sp, #8]
 8000cd4:	406e      	eors	r6, r5
 8000cd6:	b2f6      	uxtb	r6, r6
 8000cd8:	2c0f      	cmp	r4, #15
 8000cda:	d900      	bls.n	8000cde <__aeabi_ddiv+0x96>
 8000cdc:	e0ce      	b.n	8000e7c <__aeabi_ddiv+0x234>
 8000cde:	4b63      	ldr	r3, [pc, #396]	@ (8000e6c <__aeabi_ddiv+0x224>)
 8000ce0:	00a4      	lsls	r4, r4, #2
 8000ce2:	591b      	ldr	r3, [r3, r4]
 8000ce4:	469f      	mov	pc, r3
 8000ce6:	465a      	mov	r2, fp
 8000ce8:	4302      	orrs	r2, r0
 8000cea:	4691      	mov	r9, r2
 8000cec:	d000      	beq.n	8000cf0 <__aeabi_ddiv+0xa8>
 8000cee:	e090      	b.n	8000e12 <__aeabi_ddiv+0x1ca>
 8000cf0:	469a      	mov	sl, r3
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	4690      	mov	r8, r2
 8000cf6:	2408      	movs	r4, #8
 8000cf8:	9303      	str	r3, [sp, #12]
 8000cfa:	e7cc      	b.n	8000c96 <__aeabi_ddiv+0x4e>
 8000cfc:	46cb      	mov	fp, r9
 8000cfe:	4642      	mov	r2, r8
 8000d00:	9d02      	ldr	r5, [sp, #8]
 8000d02:	9903      	ldr	r1, [sp, #12]
 8000d04:	2902      	cmp	r1, #2
 8000d06:	d100      	bne.n	8000d0a <__aeabi_ddiv+0xc2>
 8000d08:	e1de      	b.n	80010c8 <__aeabi_ddiv+0x480>
 8000d0a:	2903      	cmp	r1, #3
 8000d0c:	d100      	bne.n	8000d10 <__aeabi_ddiv+0xc8>
 8000d0e:	e08d      	b.n	8000e2c <__aeabi_ddiv+0x1e4>
 8000d10:	2901      	cmp	r1, #1
 8000d12:	d000      	beq.n	8000d16 <__aeabi_ddiv+0xce>
 8000d14:	e179      	b.n	800100a <__aeabi_ddiv+0x3c2>
 8000d16:	002e      	movs	r6, r5
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	2400      	movs	r4, #0
 8000d1e:	4690      	mov	r8, r2
 8000d20:	051b      	lsls	r3, r3, #20
 8000d22:	4323      	orrs	r3, r4
 8000d24:	07f6      	lsls	r6, r6, #31
 8000d26:	4333      	orrs	r3, r6
 8000d28:	4640      	mov	r0, r8
 8000d2a:	0019      	movs	r1, r3
 8000d2c:	b007      	add	sp, #28
 8000d2e:	bcf0      	pop	{r4, r5, r6, r7}
 8000d30:	46bb      	mov	fp, r7
 8000d32:	46b2      	mov	sl, r6
 8000d34:	46a9      	mov	r9, r5
 8000d36:	46a0      	mov	r8, r4
 8000d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2400      	movs	r4, #0
 8000d3e:	4690      	mov	r8, r2
 8000d40:	4b48      	ldr	r3, [pc, #288]	@ (8000e64 <__aeabi_ddiv+0x21c>)
 8000d42:	e7ed      	b.n	8000d20 <__aeabi_ddiv+0xd8>
 8000d44:	465a      	mov	r2, fp
 8000d46:	9b00      	ldr	r3, [sp, #0]
 8000d48:	431a      	orrs	r2, r3
 8000d4a:	4b49      	ldr	r3, [pc, #292]	@ (8000e70 <__aeabi_ddiv+0x228>)
 8000d4c:	469c      	mov	ip, r3
 8000d4e:	44e2      	add	sl, ip
 8000d50:	2a00      	cmp	r2, #0
 8000d52:	d159      	bne.n	8000e08 <__aeabi_ddiv+0x1c0>
 8000d54:	2302      	movs	r3, #2
 8000d56:	431c      	orrs	r4, r3
 8000d58:	2300      	movs	r3, #0
 8000d5a:	2102      	movs	r1, #2
 8000d5c:	469b      	mov	fp, r3
 8000d5e:	e7b8      	b.n	8000cd2 <__aeabi_ddiv+0x8a>
 8000d60:	465a      	mov	r2, fp
 8000d62:	9b00      	ldr	r3, [sp, #0]
 8000d64:	431a      	orrs	r2, r3
 8000d66:	d049      	beq.n	8000dfc <__aeabi_ddiv+0x1b4>
 8000d68:	465b      	mov	r3, fp
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_ddiv+0x128>
 8000d6e:	e19c      	b.n	80010aa <__aeabi_ddiv+0x462>
 8000d70:	4658      	mov	r0, fp
 8000d72:	f001 fbc7 	bl	8002504 <__clzsi2>
 8000d76:	0002      	movs	r2, r0
 8000d78:	0003      	movs	r3, r0
 8000d7a:	3a0b      	subs	r2, #11
 8000d7c:	271d      	movs	r7, #29
 8000d7e:	9e00      	ldr	r6, [sp, #0]
 8000d80:	1aba      	subs	r2, r7, r2
 8000d82:	0019      	movs	r1, r3
 8000d84:	4658      	mov	r0, fp
 8000d86:	40d6      	lsrs	r6, r2
 8000d88:	3908      	subs	r1, #8
 8000d8a:	4088      	lsls	r0, r1
 8000d8c:	0032      	movs	r2, r6
 8000d8e:	4302      	orrs	r2, r0
 8000d90:	4693      	mov	fp, r2
 8000d92:	9a00      	ldr	r2, [sp, #0]
 8000d94:	408a      	lsls	r2, r1
 8000d96:	4937      	ldr	r1, [pc, #220]	@ (8000e74 <__aeabi_ddiv+0x22c>)
 8000d98:	4453      	add	r3, sl
 8000d9a:	468a      	mov	sl, r1
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	449a      	add	sl, r3
 8000da0:	e797      	b.n	8000cd2 <__aeabi_ddiv+0x8a>
 8000da2:	465b      	mov	r3, fp
 8000da4:	4303      	orrs	r3, r0
 8000da6:	4699      	mov	r9, r3
 8000da8:	d021      	beq.n	8000dee <__aeabi_ddiv+0x1a6>
 8000daa:	465b      	mov	r3, fp
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d100      	bne.n	8000db2 <__aeabi_ddiv+0x16a>
 8000db0:	e169      	b.n	8001086 <__aeabi_ddiv+0x43e>
 8000db2:	4658      	mov	r0, fp
 8000db4:	f001 fba6 	bl	8002504 <__clzsi2>
 8000db8:	230b      	movs	r3, #11
 8000dba:	425b      	negs	r3, r3
 8000dbc:	469c      	mov	ip, r3
 8000dbe:	0002      	movs	r2, r0
 8000dc0:	4484      	add	ip, r0
 8000dc2:	4666      	mov	r6, ip
 8000dc4:	231d      	movs	r3, #29
 8000dc6:	1b9b      	subs	r3, r3, r6
 8000dc8:	0026      	movs	r6, r4
 8000dca:	0011      	movs	r1, r2
 8000dcc:	4658      	mov	r0, fp
 8000dce:	40de      	lsrs	r6, r3
 8000dd0:	3908      	subs	r1, #8
 8000dd2:	4088      	lsls	r0, r1
 8000dd4:	0033      	movs	r3, r6
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	4699      	mov	r9, r3
 8000dda:	0023      	movs	r3, r4
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	4698      	mov	r8, r3
 8000de0:	4b25      	ldr	r3, [pc, #148]	@ (8000e78 <__aeabi_ddiv+0x230>)
 8000de2:	2400      	movs	r4, #0
 8000de4:	1a9b      	subs	r3, r3, r2
 8000de6:	469a      	mov	sl, r3
 8000de8:	2300      	movs	r3, #0
 8000dea:	9303      	str	r3, [sp, #12]
 8000dec:	e753      	b.n	8000c96 <__aeabi_ddiv+0x4e>
 8000dee:	2300      	movs	r3, #0
 8000df0:	4698      	mov	r8, r3
 8000df2:	469a      	mov	sl, r3
 8000df4:	3301      	adds	r3, #1
 8000df6:	2404      	movs	r4, #4
 8000df8:	9303      	str	r3, [sp, #12]
 8000dfa:	e74c      	b.n	8000c96 <__aeabi_ddiv+0x4e>
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	2300      	movs	r3, #0
 8000e02:	2101      	movs	r1, #1
 8000e04:	469b      	mov	fp, r3
 8000e06:	e764      	b.n	8000cd2 <__aeabi_ddiv+0x8a>
 8000e08:	2303      	movs	r3, #3
 8000e0a:	0032      	movs	r2, r6
 8000e0c:	2103      	movs	r1, #3
 8000e0e:	431c      	orrs	r4, r3
 8000e10:	e75f      	b.n	8000cd2 <__aeabi_ddiv+0x8a>
 8000e12:	469a      	mov	sl, r3
 8000e14:	2303      	movs	r3, #3
 8000e16:	46d9      	mov	r9, fp
 8000e18:	240c      	movs	r4, #12
 8000e1a:	9303      	str	r3, [sp, #12]
 8000e1c:	e73b      	b.n	8000c96 <__aeabi_ddiv+0x4e>
 8000e1e:	2300      	movs	r3, #0
 8000e20:	2480      	movs	r4, #128	@ 0x80
 8000e22:	4698      	mov	r8, r3
 8000e24:	2600      	movs	r6, #0
 8000e26:	4b0f      	ldr	r3, [pc, #60]	@ (8000e64 <__aeabi_ddiv+0x21c>)
 8000e28:	0324      	lsls	r4, r4, #12
 8000e2a:	e779      	b.n	8000d20 <__aeabi_ddiv+0xd8>
 8000e2c:	2480      	movs	r4, #128	@ 0x80
 8000e2e:	465b      	mov	r3, fp
 8000e30:	0324      	lsls	r4, r4, #12
 8000e32:	431c      	orrs	r4, r3
 8000e34:	0324      	lsls	r4, r4, #12
 8000e36:	002e      	movs	r6, r5
 8000e38:	4690      	mov	r8, r2
 8000e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e64 <__aeabi_ddiv+0x21c>)
 8000e3c:	0b24      	lsrs	r4, r4, #12
 8000e3e:	e76f      	b.n	8000d20 <__aeabi_ddiv+0xd8>
 8000e40:	2480      	movs	r4, #128	@ 0x80
 8000e42:	464b      	mov	r3, r9
 8000e44:	0324      	lsls	r4, r4, #12
 8000e46:	4223      	tst	r3, r4
 8000e48:	d002      	beq.n	8000e50 <__aeabi_ddiv+0x208>
 8000e4a:	465b      	mov	r3, fp
 8000e4c:	4223      	tst	r3, r4
 8000e4e:	d0f0      	beq.n	8000e32 <__aeabi_ddiv+0x1ea>
 8000e50:	2480      	movs	r4, #128	@ 0x80
 8000e52:	464b      	mov	r3, r9
 8000e54:	0324      	lsls	r4, r4, #12
 8000e56:	431c      	orrs	r4, r3
 8000e58:	0324      	lsls	r4, r4, #12
 8000e5a:	9e02      	ldr	r6, [sp, #8]
 8000e5c:	4b01      	ldr	r3, [pc, #4]	@ (8000e64 <__aeabi_ddiv+0x21c>)
 8000e5e:	0b24      	lsrs	r4, r4, #12
 8000e60:	e75e      	b.n	8000d20 <__aeabi_ddiv+0xd8>
 8000e62:	46c0      	nop			@ (mov r8, r8)
 8000e64:	000007ff 	.word	0x000007ff
 8000e68:	fffffc01 	.word	0xfffffc01
 8000e6c:	08008adc 	.word	0x08008adc
 8000e70:	fffff801 	.word	0xfffff801
 8000e74:	000003f3 	.word	0x000003f3
 8000e78:	fffffc0d 	.word	0xfffffc0d
 8000e7c:	45cb      	cmp	fp, r9
 8000e7e:	d200      	bcs.n	8000e82 <__aeabi_ddiv+0x23a>
 8000e80:	e0f8      	b.n	8001074 <__aeabi_ddiv+0x42c>
 8000e82:	d100      	bne.n	8000e86 <__aeabi_ddiv+0x23e>
 8000e84:	e0f3      	b.n	800106e <__aeabi_ddiv+0x426>
 8000e86:	2301      	movs	r3, #1
 8000e88:	425b      	negs	r3, r3
 8000e8a:	469c      	mov	ip, r3
 8000e8c:	4644      	mov	r4, r8
 8000e8e:	4648      	mov	r0, r9
 8000e90:	2500      	movs	r5, #0
 8000e92:	44e2      	add	sl, ip
 8000e94:	465b      	mov	r3, fp
 8000e96:	0e17      	lsrs	r7, r2, #24
 8000e98:	021b      	lsls	r3, r3, #8
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	0c19      	lsrs	r1, r3, #16
 8000e9e:	043b      	lsls	r3, r7, #16
 8000ea0:	0212      	lsls	r2, r2, #8
 8000ea2:	9700      	str	r7, [sp, #0]
 8000ea4:	0c1f      	lsrs	r7, r3, #16
 8000ea6:	4691      	mov	r9, r2
 8000ea8:	9102      	str	r1, [sp, #8]
 8000eaa:	9703      	str	r7, [sp, #12]
 8000eac:	f7ff f9ba 	bl	8000224 <__aeabi_uidivmod>
 8000eb0:	0002      	movs	r2, r0
 8000eb2:	437a      	muls	r2, r7
 8000eb4:	040b      	lsls	r3, r1, #16
 8000eb6:	0c21      	lsrs	r1, r4, #16
 8000eb8:	4680      	mov	r8, r0
 8000eba:	4319      	orrs	r1, r3
 8000ebc:	428a      	cmp	r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__aeabi_ddiv+0x28c>
 8000ec0:	9f00      	ldr	r7, [sp, #0]
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	46bc      	mov	ip, r7
 8000ec6:	425b      	negs	r3, r3
 8000ec8:	4461      	add	r1, ip
 8000eca:	469c      	mov	ip, r3
 8000ecc:	44e0      	add	r8, ip
 8000ece:	428f      	cmp	r7, r1
 8000ed0:	d800      	bhi.n	8000ed4 <__aeabi_ddiv+0x28c>
 8000ed2:	e15c      	b.n	800118e <__aeabi_ddiv+0x546>
 8000ed4:	1a88      	subs	r0, r1, r2
 8000ed6:	9902      	ldr	r1, [sp, #8]
 8000ed8:	f7ff f9a4 	bl	8000224 <__aeabi_uidivmod>
 8000edc:	9a03      	ldr	r2, [sp, #12]
 8000ede:	0424      	lsls	r4, r4, #16
 8000ee0:	4342      	muls	r2, r0
 8000ee2:	0409      	lsls	r1, r1, #16
 8000ee4:	0c24      	lsrs	r4, r4, #16
 8000ee6:	0003      	movs	r3, r0
 8000ee8:	430c      	orrs	r4, r1
 8000eea:	42a2      	cmp	r2, r4
 8000eec:	d906      	bls.n	8000efc <__aeabi_ddiv+0x2b4>
 8000eee:	9900      	ldr	r1, [sp, #0]
 8000ef0:	3b01      	subs	r3, #1
 8000ef2:	468c      	mov	ip, r1
 8000ef4:	4464      	add	r4, ip
 8000ef6:	42a1      	cmp	r1, r4
 8000ef8:	d800      	bhi.n	8000efc <__aeabi_ddiv+0x2b4>
 8000efa:	e142      	b.n	8001182 <__aeabi_ddiv+0x53a>
 8000efc:	1aa0      	subs	r0, r4, r2
 8000efe:	4642      	mov	r2, r8
 8000f00:	0412      	lsls	r2, r2, #16
 8000f02:	431a      	orrs	r2, r3
 8000f04:	4693      	mov	fp, r2
 8000f06:	464b      	mov	r3, r9
 8000f08:	4659      	mov	r1, fp
 8000f0a:	0c1b      	lsrs	r3, r3, #16
 8000f0c:	001f      	movs	r7, r3
 8000f0e:	9304      	str	r3, [sp, #16]
 8000f10:	040b      	lsls	r3, r1, #16
 8000f12:	4649      	mov	r1, r9
 8000f14:	0409      	lsls	r1, r1, #16
 8000f16:	0c09      	lsrs	r1, r1, #16
 8000f18:	000c      	movs	r4, r1
 8000f1a:	0c1b      	lsrs	r3, r3, #16
 8000f1c:	435c      	muls	r4, r3
 8000f1e:	0c12      	lsrs	r2, r2, #16
 8000f20:	437b      	muls	r3, r7
 8000f22:	4688      	mov	r8, r1
 8000f24:	4351      	muls	r1, r2
 8000f26:	437a      	muls	r2, r7
 8000f28:	0c27      	lsrs	r7, r4, #16
 8000f2a:	46bc      	mov	ip, r7
 8000f2c:	185b      	adds	r3, r3, r1
 8000f2e:	4463      	add	r3, ip
 8000f30:	4299      	cmp	r1, r3
 8000f32:	d903      	bls.n	8000f3c <__aeabi_ddiv+0x2f4>
 8000f34:	2180      	movs	r1, #128	@ 0x80
 8000f36:	0249      	lsls	r1, r1, #9
 8000f38:	468c      	mov	ip, r1
 8000f3a:	4462      	add	r2, ip
 8000f3c:	0c19      	lsrs	r1, r3, #16
 8000f3e:	0424      	lsls	r4, r4, #16
 8000f40:	041b      	lsls	r3, r3, #16
 8000f42:	0c24      	lsrs	r4, r4, #16
 8000f44:	188a      	adds	r2, r1, r2
 8000f46:	191c      	adds	r4, r3, r4
 8000f48:	4290      	cmp	r0, r2
 8000f4a:	d302      	bcc.n	8000f52 <__aeabi_ddiv+0x30a>
 8000f4c:	d116      	bne.n	8000f7c <__aeabi_ddiv+0x334>
 8000f4e:	42a5      	cmp	r5, r4
 8000f50:	d214      	bcs.n	8000f7c <__aeabi_ddiv+0x334>
 8000f52:	465b      	mov	r3, fp
 8000f54:	9f00      	ldr	r7, [sp, #0]
 8000f56:	3b01      	subs	r3, #1
 8000f58:	444d      	add	r5, r9
 8000f5a:	9305      	str	r3, [sp, #20]
 8000f5c:	454d      	cmp	r5, r9
 8000f5e:	419b      	sbcs	r3, r3
 8000f60:	46bc      	mov	ip, r7
 8000f62:	425b      	negs	r3, r3
 8000f64:	4463      	add	r3, ip
 8000f66:	18c0      	adds	r0, r0, r3
 8000f68:	4287      	cmp	r7, r0
 8000f6a:	d300      	bcc.n	8000f6e <__aeabi_ddiv+0x326>
 8000f6c:	e102      	b.n	8001174 <__aeabi_ddiv+0x52c>
 8000f6e:	4282      	cmp	r2, r0
 8000f70:	d900      	bls.n	8000f74 <__aeabi_ddiv+0x32c>
 8000f72:	e129      	b.n	80011c8 <__aeabi_ddiv+0x580>
 8000f74:	d100      	bne.n	8000f78 <__aeabi_ddiv+0x330>
 8000f76:	e124      	b.n	80011c2 <__aeabi_ddiv+0x57a>
 8000f78:	9b05      	ldr	r3, [sp, #20]
 8000f7a:	469b      	mov	fp, r3
 8000f7c:	1b2c      	subs	r4, r5, r4
 8000f7e:	42a5      	cmp	r5, r4
 8000f80:	41ad      	sbcs	r5, r5
 8000f82:	9b00      	ldr	r3, [sp, #0]
 8000f84:	1a80      	subs	r0, r0, r2
 8000f86:	426d      	negs	r5, r5
 8000f88:	1b40      	subs	r0, r0, r5
 8000f8a:	4283      	cmp	r3, r0
 8000f8c:	d100      	bne.n	8000f90 <__aeabi_ddiv+0x348>
 8000f8e:	e10f      	b.n	80011b0 <__aeabi_ddiv+0x568>
 8000f90:	9902      	ldr	r1, [sp, #8]
 8000f92:	f7ff f947 	bl	8000224 <__aeabi_uidivmod>
 8000f96:	9a03      	ldr	r2, [sp, #12]
 8000f98:	040b      	lsls	r3, r1, #16
 8000f9a:	4342      	muls	r2, r0
 8000f9c:	0c21      	lsrs	r1, r4, #16
 8000f9e:	0005      	movs	r5, r0
 8000fa0:	4319      	orrs	r1, r3
 8000fa2:	428a      	cmp	r2, r1
 8000fa4:	d900      	bls.n	8000fa8 <__aeabi_ddiv+0x360>
 8000fa6:	e0cb      	b.n	8001140 <__aeabi_ddiv+0x4f8>
 8000fa8:	1a88      	subs	r0, r1, r2
 8000faa:	9902      	ldr	r1, [sp, #8]
 8000fac:	f7ff f93a 	bl	8000224 <__aeabi_uidivmod>
 8000fb0:	9a03      	ldr	r2, [sp, #12]
 8000fb2:	0424      	lsls	r4, r4, #16
 8000fb4:	4342      	muls	r2, r0
 8000fb6:	0409      	lsls	r1, r1, #16
 8000fb8:	0c24      	lsrs	r4, r4, #16
 8000fba:	0003      	movs	r3, r0
 8000fbc:	430c      	orrs	r4, r1
 8000fbe:	42a2      	cmp	r2, r4
 8000fc0:	d900      	bls.n	8000fc4 <__aeabi_ddiv+0x37c>
 8000fc2:	e0ca      	b.n	800115a <__aeabi_ddiv+0x512>
 8000fc4:	4641      	mov	r1, r8
 8000fc6:	1aa4      	subs	r4, r4, r2
 8000fc8:	042a      	lsls	r2, r5, #16
 8000fca:	431a      	orrs	r2, r3
 8000fcc:	9f04      	ldr	r7, [sp, #16]
 8000fce:	0413      	lsls	r3, r2, #16
 8000fd0:	0c1b      	lsrs	r3, r3, #16
 8000fd2:	4359      	muls	r1, r3
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	437b      	muls	r3, r7
 8000fd8:	469c      	mov	ip, r3
 8000fda:	0c15      	lsrs	r5, r2, #16
 8000fdc:	4368      	muls	r0, r5
 8000fde:	0c0b      	lsrs	r3, r1, #16
 8000fe0:	4484      	add	ip, r0
 8000fe2:	4463      	add	r3, ip
 8000fe4:	437d      	muls	r5, r7
 8000fe6:	4298      	cmp	r0, r3
 8000fe8:	d903      	bls.n	8000ff2 <__aeabi_ddiv+0x3aa>
 8000fea:	2080      	movs	r0, #128	@ 0x80
 8000fec:	0240      	lsls	r0, r0, #9
 8000fee:	4684      	mov	ip, r0
 8000ff0:	4465      	add	r5, ip
 8000ff2:	0c18      	lsrs	r0, r3, #16
 8000ff4:	0409      	lsls	r1, r1, #16
 8000ff6:	041b      	lsls	r3, r3, #16
 8000ff8:	0c09      	lsrs	r1, r1, #16
 8000ffa:	1940      	adds	r0, r0, r5
 8000ffc:	185b      	adds	r3, r3, r1
 8000ffe:	4284      	cmp	r4, r0
 8001000:	d327      	bcc.n	8001052 <__aeabi_ddiv+0x40a>
 8001002:	d023      	beq.n	800104c <__aeabi_ddiv+0x404>
 8001004:	2301      	movs	r3, #1
 8001006:	0035      	movs	r5, r6
 8001008:	431a      	orrs	r2, r3
 800100a:	4b94      	ldr	r3, [pc, #592]	@ (800125c <__aeabi_ddiv+0x614>)
 800100c:	4453      	add	r3, sl
 800100e:	2b00      	cmp	r3, #0
 8001010:	dd60      	ble.n	80010d4 <__aeabi_ddiv+0x48c>
 8001012:	0751      	lsls	r1, r2, #29
 8001014:	d000      	beq.n	8001018 <__aeabi_ddiv+0x3d0>
 8001016:	e086      	b.n	8001126 <__aeabi_ddiv+0x4de>
 8001018:	002e      	movs	r6, r5
 800101a:	08d1      	lsrs	r1, r2, #3
 800101c:	465a      	mov	r2, fp
 800101e:	01d2      	lsls	r2, r2, #7
 8001020:	d506      	bpl.n	8001030 <__aeabi_ddiv+0x3e8>
 8001022:	465a      	mov	r2, fp
 8001024:	4b8e      	ldr	r3, [pc, #568]	@ (8001260 <__aeabi_ddiv+0x618>)
 8001026:	401a      	ands	r2, r3
 8001028:	2380      	movs	r3, #128	@ 0x80
 800102a:	4693      	mov	fp, r2
 800102c:	00db      	lsls	r3, r3, #3
 800102e:	4453      	add	r3, sl
 8001030:	4a8c      	ldr	r2, [pc, #560]	@ (8001264 <__aeabi_ddiv+0x61c>)
 8001032:	4293      	cmp	r3, r2
 8001034:	dd00      	ble.n	8001038 <__aeabi_ddiv+0x3f0>
 8001036:	e680      	b.n	8000d3a <__aeabi_ddiv+0xf2>
 8001038:	465a      	mov	r2, fp
 800103a:	0752      	lsls	r2, r2, #29
 800103c:	430a      	orrs	r2, r1
 800103e:	4690      	mov	r8, r2
 8001040:	465a      	mov	r2, fp
 8001042:	055b      	lsls	r3, r3, #21
 8001044:	0254      	lsls	r4, r2, #9
 8001046:	0b24      	lsrs	r4, r4, #12
 8001048:	0d5b      	lsrs	r3, r3, #21
 800104a:	e669      	b.n	8000d20 <__aeabi_ddiv+0xd8>
 800104c:	0035      	movs	r5, r6
 800104e:	2b00      	cmp	r3, #0
 8001050:	d0db      	beq.n	800100a <__aeabi_ddiv+0x3c2>
 8001052:	9d00      	ldr	r5, [sp, #0]
 8001054:	1e51      	subs	r1, r2, #1
 8001056:	46ac      	mov	ip, r5
 8001058:	4464      	add	r4, ip
 800105a:	42ac      	cmp	r4, r5
 800105c:	d200      	bcs.n	8001060 <__aeabi_ddiv+0x418>
 800105e:	e09e      	b.n	800119e <__aeabi_ddiv+0x556>
 8001060:	4284      	cmp	r4, r0
 8001062:	d200      	bcs.n	8001066 <__aeabi_ddiv+0x41e>
 8001064:	e0e1      	b.n	800122a <__aeabi_ddiv+0x5e2>
 8001066:	d100      	bne.n	800106a <__aeabi_ddiv+0x422>
 8001068:	e0ee      	b.n	8001248 <__aeabi_ddiv+0x600>
 800106a:	000a      	movs	r2, r1
 800106c:	e7ca      	b.n	8001004 <__aeabi_ddiv+0x3bc>
 800106e:	4542      	cmp	r2, r8
 8001070:	d900      	bls.n	8001074 <__aeabi_ddiv+0x42c>
 8001072:	e708      	b.n	8000e86 <__aeabi_ddiv+0x23e>
 8001074:	464b      	mov	r3, r9
 8001076:	07dc      	lsls	r4, r3, #31
 8001078:	0858      	lsrs	r0, r3, #1
 800107a:	4643      	mov	r3, r8
 800107c:	085b      	lsrs	r3, r3, #1
 800107e:	431c      	orrs	r4, r3
 8001080:	4643      	mov	r3, r8
 8001082:	07dd      	lsls	r5, r3, #31
 8001084:	e706      	b.n	8000e94 <__aeabi_ddiv+0x24c>
 8001086:	f001 fa3d 	bl	8002504 <__clzsi2>
 800108a:	2315      	movs	r3, #21
 800108c:	469c      	mov	ip, r3
 800108e:	4484      	add	ip, r0
 8001090:	0002      	movs	r2, r0
 8001092:	4663      	mov	r3, ip
 8001094:	3220      	adds	r2, #32
 8001096:	2b1c      	cmp	r3, #28
 8001098:	dc00      	bgt.n	800109c <__aeabi_ddiv+0x454>
 800109a:	e692      	b.n	8000dc2 <__aeabi_ddiv+0x17a>
 800109c:	0023      	movs	r3, r4
 800109e:	3808      	subs	r0, #8
 80010a0:	4083      	lsls	r3, r0
 80010a2:	4699      	mov	r9, r3
 80010a4:	2300      	movs	r3, #0
 80010a6:	4698      	mov	r8, r3
 80010a8:	e69a      	b.n	8000de0 <__aeabi_ddiv+0x198>
 80010aa:	f001 fa2b 	bl	8002504 <__clzsi2>
 80010ae:	0002      	movs	r2, r0
 80010b0:	0003      	movs	r3, r0
 80010b2:	3215      	adds	r2, #21
 80010b4:	3320      	adds	r3, #32
 80010b6:	2a1c      	cmp	r2, #28
 80010b8:	dc00      	bgt.n	80010bc <__aeabi_ddiv+0x474>
 80010ba:	e65f      	b.n	8000d7c <__aeabi_ddiv+0x134>
 80010bc:	9900      	ldr	r1, [sp, #0]
 80010be:	3808      	subs	r0, #8
 80010c0:	4081      	lsls	r1, r0
 80010c2:	2200      	movs	r2, #0
 80010c4:	468b      	mov	fp, r1
 80010c6:	e666      	b.n	8000d96 <__aeabi_ddiv+0x14e>
 80010c8:	2200      	movs	r2, #0
 80010ca:	002e      	movs	r6, r5
 80010cc:	2400      	movs	r4, #0
 80010ce:	4690      	mov	r8, r2
 80010d0:	4b65      	ldr	r3, [pc, #404]	@ (8001268 <__aeabi_ddiv+0x620>)
 80010d2:	e625      	b.n	8000d20 <__aeabi_ddiv+0xd8>
 80010d4:	002e      	movs	r6, r5
 80010d6:	2101      	movs	r1, #1
 80010d8:	1ac9      	subs	r1, r1, r3
 80010da:	2938      	cmp	r1, #56	@ 0x38
 80010dc:	dd00      	ble.n	80010e0 <__aeabi_ddiv+0x498>
 80010de:	e61b      	b.n	8000d18 <__aeabi_ddiv+0xd0>
 80010e0:	291f      	cmp	r1, #31
 80010e2:	dc7e      	bgt.n	80011e2 <__aeabi_ddiv+0x59a>
 80010e4:	4861      	ldr	r0, [pc, #388]	@ (800126c <__aeabi_ddiv+0x624>)
 80010e6:	0014      	movs	r4, r2
 80010e8:	4450      	add	r0, sl
 80010ea:	465b      	mov	r3, fp
 80010ec:	4082      	lsls	r2, r0
 80010ee:	4083      	lsls	r3, r0
 80010f0:	40cc      	lsrs	r4, r1
 80010f2:	1e50      	subs	r0, r2, #1
 80010f4:	4182      	sbcs	r2, r0
 80010f6:	4323      	orrs	r3, r4
 80010f8:	431a      	orrs	r2, r3
 80010fa:	465b      	mov	r3, fp
 80010fc:	40cb      	lsrs	r3, r1
 80010fe:	0751      	lsls	r1, r2, #29
 8001100:	d009      	beq.n	8001116 <__aeabi_ddiv+0x4ce>
 8001102:	210f      	movs	r1, #15
 8001104:	4011      	ands	r1, r2
 8001106:	2904      	cmp	r1, #4
 8001108:	d005      	beq.n	8001116 <__aeabi_ddiv+0x4ce>
 800110a:	1d11      	adds	r1, r2, #4
 800110c:	4291      	cmp	r1, r2
 800110e:	4192      	sbcs	r2, r2
 8001110:	4252      	negs	r2, r2
 8001112:	189b      	adds	r3, r3, r2
 8001114:	000a      	movs	r2, r1
 8001116:	0219      	lsls	r1, r3, #8
 8001118:	d400      	bmi.n	800111c <__aeabi_ddiv+0x4d4>
 800111a:	e09b      	b.n	8001254 <__aeabi_ddiv+0x60c>
 800111c:	2200      	movs	r2, #0
 800111e:	2301      	movs	r3, #1
 8001120:	2400      	movs	r4, #0
 8001122:	4690      	mov	r8, r2
 8001124:	e5fc      	b.n	8000d20 <__aeabi_ddiv+0xd8>
 8001126:	210f      	movs	r1, #15
 8001128:	4011      	ands	r1, r2
 800112a:	2904      	cmp	r1, #4
 800112c:	d100      	bne.n	8001130 <__aeabi_ddiv+0x4e8>
 800112e:	e773      	b.n	8001018 <__aeabi_ddiv+0x3d0>
 8001130:	1d11      	adds	r1, r2, #4
 8001132:	4291      	cmp	r1, r2
 8001134:	4192      	sbcs	r2, r2
 8001136:	4252      	negs	r2, r2
 8001138:	002e      	movs	r6, r5
 800113a:	08c9      	lsrs	r1, r1, #3
 800113c:	4493      	add	fp, r2
 800113e:	e76d      	b.n	800101c <__aeabi_ddiv+0x3d4>
 8001140:	9b00      	ldr	r3, [sp, #0]
 8001142:	3d01      	subs	r5, #1
 8001144:	469c      	mov	ip, r3
 8001146:	4461      	add	r1, ip
 8001148:	428b      	cmp	r3, r1
 800114a:	d900      	bls.n	800114e <__aeabi_ddiv+0x506>
 800114c:	e72c      	b.n	8000fa8 <__aeabi_ddiv+0x360>
 800114e:	428a      	cmp	r2, r1
 8001150:	d800      	bhi.n	8001154 <__aeabi_ddiv+0x50c>
 8001152:	e729      	b.n	8000fa8 <__aeabi_ddiv+0x360>
 8001154:	1e85      	subs	r5, r0, #2
 8001156:	4461      	add	r1, ip
 8001158:	e726      	b.n	8000fa8 <__aeabi_ddiv+0x360>
 800115a:	9900      	ldr	r1, [sp, #0]
 800115c:	3b01      	subs	r3, #1
 800115e:	468c      	mov	ip, r1
 8001160:	4464      	add	r4, ip
 8001162:	42a1      	cmp	r1, r4
 8001164:	d900      	bls.n	8001168 <__aeabi_ddiv+0x520>
 8001166:	e72d      	b.n	8000fc4 <__aeabi_ddiv+0x37c>
 8001168:	42a2      	cmp	r2, r4
 800116a:	d800      	bhi.n	800116e <__aeabi_ddiv+0x526>
 800116c:	e72a      	b.n	8000fc4 <__aeabi_ddiv+0x37c>
 800116e:	1e83      	subs	r3, r0, #2
 8001170:	4464      	add	r4, ip
 8001172:	e727      	b.n	8000fc4 <__aeabi_ddiv+0x37c>
 8001174:	4287      	cmp	r7, r0
 8001176:	d000      	beq.n	800117a <__aeabi_ddiv+0x532>
 8001178:	e6fe      	b.n	8000f78 <__aeabi_ddiv+0x330>
 800117a:	45a9      	cmp	r9, r5
 800117c:	d900      	bls.n	8001180 <__aeabi_ddiv+0x538>
 800117e:	e6fb      	b.n	8000f78 <__aeabi_ddiv+0x330>
 8001180:	e6f5      	b.n	8000f6e <__aeabi_ddiv+0x326>
 8001182:	42a2      	cmp	r2, r4
 8001184:	d800      	bhi.n	8001188 <__aeabi_ddiv+0x540>
 8001186:	e6b9      	b.n	8000efc <__aeabi_ddiv+0x2b4>
 8001188:	1e83      	subs	r3, r0, #2
 800118a:	4464      	add	r4, ip
 800118c:	e6b6      	b.n	8000efc <__aeabi_ddiv+0x2b4>
 800118e:	428a      	cmp	r2, r1
 8001190:	d800      	bhi.n	8001194 <__aeabi_ddiv+0x54c>
 8001192:	e69f      	b.n	8000ed4 <__aeabi_ddiv+0x28c>
 8001194:	46bc      	mov	ip, r7
 8001196:	1e83      	subs	r3, r0, #2
 8001198:	4698      	mov	r8, r3
 800119a:	4461      	add	r1, ip
 800119c:	e69a      	b.n	8000ed4 <__aeabi_ddiv+0x28c>
 800119e:	000a      	movs	r2, r1
 80011a0:	4284      	cmp	r4, r0
 80011a2:	d000      	beq.n	80011a6 <__aeabi_ddiv+0x55e>
 80011a4:	e72e      	b.n	8001004 <__aeabi_ddiv+0x3bc>
 80011a6:	454b      	cmp	r3, r9
 80011a8:	d000      	beq.n	80011ac <__aeabi_ddiv+0x564>
 80011aa:	e72b      	b.n	8001004 <__aeabi_ddiv+0x3bc>
 80011ac:	0035      	movs	r5, r6
 80011ae:	e72c      	b.n	800100a <__aeabi_ddiv+0x3c2>
 80011b0:	4b2a      	ldr	r3, [pc, #168]	@ (800125c <__aeabi_ddiv+0x614>)
 80011b2:	4a2f      	ldr	r2, [pc, #188]	@ (8001270 <__aeabi_ddiv+0x628>)
 80011b4:	4453      	add	r3, sl
 80011b6:	4592      	cmp	sl, r2
 80011b8:	db43      	blt.n	8001242 <__aeabi_ddiv+0x5fa>
 80011ba:	2201      	movs	r2, #1
 80011bc:	2100      	movs	r1, #0
 80011be:	4493      	add	fp, r2
 80011c0:	e72c      	b.n	800101c <__aeabi_ddiv+0x3d4>
 80011c2:	42ac      	cmp	r4, r5
 80011c4:	d800      	bhi.n	80011c8 <__aeabi_ddiv+0x580>
 80011c6:	e6d7      	b.n	8000f78 <__aeabi_ddiv+0x330>
 80011c8:	2302      	movs	r3, #2
 80011ca:	425b      	negs	r3, r3
 80011cc:	469c      	mov	ip, r3
 80011ce:	9900      	ldr	r1, [sp, #0]
 80011d0:	444d      	add	r5, r9
 80011d2:	454d      	cmp	r5, r9
 80011d4:	419b      	sbcs	r3, r3
 80011d6:	44e3      	add	fp, ip
 80011d8:	468c      	mov	ip, r1
 80011da:	425b      	negs	r3, r3
 80011dc:	4463      	add	r3, ip
 80011de:	18c0      	adds	r0, r0, r3
 80011e0:	e6cc      	b.n	8000f7c <__aeabi_ddiv+0x334>
 80011e2:	201f      	movs	r0, #31
 80011e4:	4240      	negs	r0, r0
 80011e6:	1ac3      	subs	r3, r0, r3
 80011e8:	4658      	mov	r0, fp
 80011ea:	40d8      	lsrs	r0, r3
 80011ec:	2920      	cmp	r1, #32
 80011ee:	d004      	beq.n	80011fa <__aeabi_ddiv+0x5b2>
 80011f0:	4659      	mov	r1, fp
 80011f2:	4b20      	ldr	r3, [pc, #128]	@ (8001274 <__aeabi_ddiv+0x62c>)
 80011f4:	4453      	add	r3, sl
 80011f6:	4099      	lsls	r1, r3
 80011f8:	430a      	orrs	r2, r1
 80011fa:	1e53      	subs	r3, r2, #1
 80011fc:	419a      	sbcs	r2, r3
 80011fe:	2307      	movs	r3, #7
 8001200:	0019      	movs	r1, r3
 8001202:	4302      	orrs	r2, r0
 8001204:	2400      	movs	r4, #0
 8001206:	4011      	ands	r1, r2
 8001208:	4213      	tst	r3, r2
 800120a:	d009      	beq.n	8001220 <__aeabi_ddiv+0x5d8>
 800120c:	3308      	adds	r3, #8
 800120e:	4013      	ands	r3, r2
 8001210:	2b04      	cmp	r3, #4
 8001212:	d01d      	beq.n	8001250 <__aeabi_ddiv+0x608>
 8001214:	1d13      	adds	r3, r2, #4
 8001216:	4293      	cmp	r3, r2
 8001218:	4189      	sbcs	r1, r1
 800121a:	001a      	movs	r2, r3
 800121c:	4249      	negs	r1, r1
 800121e:	0749      	lsls	r1, r1, #29
 8001220:	08d2      	lsrs	r2, r2, #3
 8001222:	430a      	orrs	r2, r1
 8001224:	4690      	mov	r8, r2
 8001226:	2300      	movs	r3, #0
 8001228:	e57a      	b.n	8000d20 <__aeabi_ddiv+0xd8>
 800122a:	4649      	mov	r1, r9
 800122c:	9f00      	ldr	r7, [sp, #0]
 800122e:	004d      	lsls	r5, r1, #1
 8001230:	454d      	cmp	r5, r9
 8001232:	4189      	sbcs	r1, r1
 8001234:	46bc      	mov	ip, r7
 8001236:	4249      	negs	r1, r1
 8001238:	4461      	add	r1, ip
 800123a:	46a9      	mov	r9, r5
 800123c:	3a02      	subs	r2, #2
 800123e:	1864      	adds	r4, r4, r1
 8001240:	e7ae      	b.n	80011a0 <__aeabi_ddiv+0x558>
 8001242:	2201      	movs	r2, #1
 8001244:	4252      	negs	r2, r2
 8001246:	e746      	b.n	80010d6 <__aeabi_ddiv+0x48e>
 8001248:	4599      	cmp	r9, r3
 800124a:	d3ee      	bcc.n	800122a <__aeabi_ddiv+0x5e2>
 800124c:	000a      	movs	r2, r1
 800124e:	e7aa      	b.n	80011a6 <__aeabi_ddiv+0x55e>
 8001250:	2100      	movs	r1, #0
 8001252:	e7e5      	b.n	8001220 <__aeabi_ddiv+0x5d8>
 8001254:	0759      	lsls	r1, r3, #29
 8001256:	025b      	lsls	r3, r3, #9
 8001258:	0b1c      	lsrs	r4, r3, #12
 800125a:	e7e1      	b.n	8001220 <__aeabi_ddiv+0x5d8>
 800125c:	000003ff 	.word	0x000003ff
 8001260:	feffffff 	.word	0xfeffffff
 8001264:	000007fe 	.word	0x000007fe
 8001268:	000007ff 	.word	0x000007ff
 800126c:	0000041e 	.word	0x0000041e
 8001270:	fffffc02 	.word	0xfffffc02
 8001274:	0000043e 	.word	0x0000043e

08001278 <__eqdf2>:
 8001278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800127a:	4657      	mov	r7, sl
 800127c:	46de      	mov	lr, fp
 800127e:	464e      	mov	r6, r9
 8001280:	4645      	mov	r5, r8
 8001282:	b5e0      	push	{r5, r6, r7, lr}
 8001284:	000d      	movs	r5, r1
 8001286:	0004      	movs	r4, r0
 8001288:	0fe8      	lsrs	r0, r5, #31
 800128a:	4683      	mov	fp, r0
 800128c:	0309      	lsls	r1, r1, #12
 800128e:	0fd8      	lsrs	r0, r3, #31
 8001290:	0b09      	lsrs	r1, r1, #12
 8001292:	4682      	mov	sl, r0
 8001294:	4819      	ldr	r0, [pc, #100]	@ (80012fc <__eqdf2+0x84>)
 8001296:	468c      	mov	ip, r1
 8001298:	031f      	lsls	r7, r3, #12
 800129a:	0069      	lsls	r1, r5, #1
 800129c:	005e      	lsls	r6, r3, #1
 800129e:	0d49      	lsrs	r1, r1, #21
 80012a0:	0b3f      	lsrs	r7, r7, #12
 80012a2:	0d76      	lsrs	r6, r6, #21
 80012a4:	4281      	cmp	r1, r0
 80012a6:	d018      	beq.n	80012da <__eqdf2+0x62>
 80012a8:	4286      	cmp	r6, r0
 80012aa:	d00f      	beq.n	80012cc <__eqdf2+0x54>
 80012ac:	2001      	movs	r0, #1
 80012ae:	42b1      	cmp	r1, r6
 80012b0:	d10d      	bne.n	80012ce <__eqdf2+0x56>
 80012b2:	45bc      	cmp	ip, r7
 80012b4:	d10b      	bne.n	80012ce <__eqdf2+0x56>
 80012b6:	4294      	cmp	r4, r2
 80012b8:	d109      	bne.n	80012ce <__eqdf2+0x56>
 80012ba:	45d3      	cmp	fp, sl
 80012bc:	d01c      	beq.n	80012f8 <__eqdf2+0x80>
 80012be:	2900      	cmp	r1, #0
 80012c0:	d105      	bne.n	80012ce <__eqdf2+0x56>
 80012c2:	4660      	mov	r0, ip
 80012c4:	4320      	orrs	r0, r4
 80012c6:	1e43      	subs	r3, r0, #1
 80012c8:	4198      	sbcs	r0, r3
 80012ca:	e000      	b.n	80012ce <__eqdf2+0x56>
 80012cc:	2001      	movs	r0, #1
 80012ce:	bcf0      	pop	{r4, r5, r6, r7}
 80012d0:	46bb      	mov	fp, r7
 80012d2:	46b2      	mov	sl, r6
 80012d4:	46a9      	mov	r9, r5
 80012d6:	46a0      	mov	r8, r4
 80012d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012da:	2001      	movs	r0, #1
 80012dc:	428e      	cmp	r6, r1
 80012de:	d1f6      	bne.n	80012ce <__eqdf2+0x56>
 80012e0:	4661      	mov	r1, ip
 80012e2:	4339      	orrs	r1, r7
 80012e4:	000f      	movs	r7, r1
 80012e6:	4317      	orrs	r7, r2
 80012e8:	4327      	orrs	r7, r4
 80012ea:	d1f0      	bne.n	80012ce <__eqdf2+0x56>
 80012ec:	465b      	mov	r3, fp
 80012ee:	4652      	mov	r2, sl
 80012f0:	1a98      	subs	r0, r3, r2
 80012f2:	1e43      	subs	r3, r0, #1
 80012f4:	4198      	sbcs	r0, r3
 80012f6:	e7ea      	b.n	80012ce <__eqdf2+0x56>
 80012f8:	2000      	movs	r0, #0
 80012fa:	e7e8      	b.n	80012ce <__eqdf2+0x56>
 80012fc:	000007ff 	.word	0x000007ff

08001300 <__gedf2>:
 8001300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001302:	4657      	mov	r7, sl
 8001304:	464e      	mov	r6, r9
 8001306:	4645      	mov	r5, r8
 8001308:	46de      	mov	lr, fp
 800130a:	b5e0      	push	{r5, r6, r7, lr}
 800130c:	000d      	movs	r5, r1
 800130e:	030e      	lsls	r6, r1, #12
 8001310:	0049      	lsls	r1, r1, #1
 8001312:	0d49      	lsrs	r1, r1, #21
 8001314:	468a      	mov	sl, r1
 8001316:	0fdf      	lsrs	r7, r3, #31
 8001318:	0fe9      	lsrs	r1, r5, #31
 800131a:	46bc      	mov	ip, r7
 800131c:	b083      	sub	sp, #12
 800131e:	4f2f      	ldr	r7, [pc, #188]	@ (80013dc <__gedf2+0xdc>)
 8001320:	0004      	movs	r4, r0
 8001322:	4680      	mov	r8, r0
 8001324:	9101      	str	r1, [sp, #4]
 8001326:	0058      	lsls	r0, r3, #1
 8001328:	0319      	lsls	r1, r3, #12
 800132a:	4691      	mov	r9, r2
 800132c:	0b36      	lsrs	r6, r6, #12
 800132e:	0b09      	lsrs	r1, r1, #12
 8001330:	0d40      	lsrs	r0, r0, #21
 8001332:	45ba      	cmp	sl, r7
 8001334:	d01d      	beq.n	8001372 <__gedf2+0x72>
 8001336:	42b8      	cmp	r0, r7
 8001338:	d00d      	beq.n	8001356 <__gedf2+0x56>
 800133a:	4657      	mov	r7, sl
 800133c:	2f00      	cmp	r7, #0
 800133e:	d12a      	bne.n	8001396 <__gedf2+0x96>
 8001340:	4334      	orrs	r4, r6
 8001342:	2800      	cmp	r0, #0
 8001344:	d124      	bne.n	8001390 <__gedf2+0x90>
 8001346:	430a      	orrs	r2, r1
 8001348:	d036      	beq.n	80013b8 <__gedf2+0xb8>
 800134a:	2c00      	cmp	r4, #0
 800134c:	d141      	bne.n	80013d2 <__gedf2+0xd2>
 800134e:	4663      	mov	r3, ip
 8001350:	0058      	lsls	r0, r3, #1
 8001352:	3801      	subs	r0, #1
 8001354:	e015      	b.n	8001382 <__gedf2+0x82>
 8001356:	4311      	orrs	r1, r2
 8001358:	d138      	bne.n	80013cc <__gedf2+0xcc>
 800135a:	4653      	mov	r3, sl
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <__gedf2+0x64>
 8001360:	4326      	orrs	r6, r4
 8001362:	d0f4      	beq.n	800134e <__gedf2+0x4e>
 8001364:	9b01      	ldr	r3, [sp, #4]
 8001366:	4563      	cmp	r3, ip
 8001368:	d107      	bne.n	800137a <__gedf2+0x7a>
 800136a:	9b01      	ldr	r3, [sp, #4]
 800136c:	0058      	lsls	r0, r3, #1
 800136e:	3801      	subs	r0, #1
 8001370:	e007      	b.n	8001382 <__gedf2+0x82>
 8001372:	4326      	orrs	r6, r4
 8001374:	d12a      	bne.n	80013cc <__gedf2+0xcc>
 8001376:	4550      	cmp	r0, sl
 8001378:	d021      	beq.n	80013be <__gedf2+0xbe>
 800137a:	2001      	movs	r0, #1
 800137c:	9b01      	ldr	r3, [sp, #4]
 800137e:	425f      	negs	r7, r3
 8001380:	4338      	orrs	r0, r7
 8001382:	b003      	add	sp, #12
 8001384:	bcf0      	pop	{r4, r5, r6, r7}
 8001386:	46bb      	mov	fp, r7
 8001388:	46b2      	mov	sl, r6
 800138a:	46a9      	mov	r9, r5
 800138c:	46a0      	mov	r8, r4
 800138e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001390:	2c00      	cmp	r4, #0
 8001392:	d0dc      	beq.n	800134e <__gedf2+0x4e>
 8001394:	e7e6      	b.n	8001364 <__gedf2+0x64>
 8001396:	2800      	cmp	r0, #0
 8001398:	d0ef      	beq.n	800137a <__gedf2+0x7a>
 800139a:	9b01      	ldr	r3, [sp, #4]
 800139c:	4563      	cmp	r3, ip
 800139e:	d1ec      	bne.n	800137a <__gedf2+0x7a>
 80013a0:	4582      	cmp	sl, r0
 80013a2:	dcea      	bgt.n	800137a <__gedf2+0x7a>
 80013a4:	dbe1      	blt.n	800136a <__gedf2+0x6a>
 80013a6:	428e      	cmp	r6, r1
 80013a8:	d8e7      	bhi.n	800137a <__gedf2+0x7a>
 80013aa:	d1de      	bne.n	800136a <__gedf2+0x6a>
 80013ac:	45c8      	cmp	r8, r9
 80013ae:	d8e4      	bhi.n	800137a <__gedf2+0x7a>
 80013b0:	2000      	movs	r0, #0
 80013b2:	45c8      	cmp	r8, r9
 80013b4:	d2e5      	bcs.n	8001382 <__gedf2+0x82>
 80013b6:	e7d8      	b.n	800136a <__gedf2+0x6a>
 80013b8:	2c00      	cmp	r4, #0
 80013ba:	d0e2      	beq.n	8001382 <__gedf2+0x82>
 80013bc:	e7dd      	b.n	800137a <__gedf2+0x7a>
 80013be:	4311      	orrs	r1, r2
 80013c0:	d104      	bne.n	80013cc <__gedf2+0xcc>
 80013c2:	9b01      	ldr	r3, [sp, #4]
 80013c4:	4563      	cmp	r3, ip
 80013c6:	d1d8      	bne.n	800137a <__gedf2+0x7a>
 80013c8:	2000      	movs	r0, #0
 80013ca:	e7da      	b.n	8001382 <__gedf2+0x82>
 80013cc:	2002      	movs	r0, #2
 80013ce:	4240      	negs	r0, r0
 80013d0:	e7d7      	b.n	8001382 <__gedf2+0x82>
 80013d2:	9b01      	ldr	r3, [sp, #4]
 80013d4:	4563      	cmp	r3, ip
 80013d6:	d0e6      	beq.n	80013a6 <__gedf2+0xa6>
 80013d8:	e7cf      	b.n	800137a <__gedf2+0x7a>
 80013da:	46c0      	nop			@ (mov r8, r8)
 80013dc:	000007ff 	.word	0x000007ff

080013e0 <__ledf2>:
 80013e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013e2:	4657      	mov	r7, sl
 80013e4:	464e      	mov	r6, r9
 80013e6:	4645      	mov	r5, r8
 80013e8:	46de      	mov	lr, fp
 80013ea:	b5e0      	push	{r5, r6, r7, lr}
 80013ec:	000d      	movs	r5, r1
 80013ee:	030e      	lsls	r6, r1, #12
 80013f0:	0049      	lsls	r1, r1, #1
 80013f2:	0d49      	lsrs	r1, r1, #21
 80013f4:	468a      	mov	sl, r1
 80013f6:	0fdf      	lsrs	r7, r3, #31
 80013f8:	0fe9      	lsrs	r1, r5, #31
 80013fa:	46bc      	mov	ip, r7
 80013fc:	b083      	sub	sp, #12
 80013fe:	4f2e      	ldr	r7, [pc, #184]	@ (80014b8 <__ledf2+0xd8>)
 8001400:	0004      	movs	r4, r0
 8001402:	4680      	mov	r8, r0
 8001404:	9101      	str	r1, [sp, #4]
 8001406:	0058      	lsls	r0, r3, #1
 8001408:	0319      	lsls	r1, r3, #12
 800140a:	4691      	mov	r9, r2
 800140c:	0b36      	lsrs	r6, r6, #12
 800140e:	0b09      	lsrs	r1, r1, #12
 8001410:	0d40      	lsrs	r0, r0, #21
 8001412:	45ba      	cmp	sl, r7
 8001414:	d01e      	beq.n	8001454 <__ledf2+0x74>
 8001416:	42b8      	cmp	r0, r7
 8001418:	d00d      	beq.n	8001436 <__ledf2+0x56>
 800141a:	4657      	mov	r7, sl
 800141c:	2f00      	cmp	r7, #0
 800141e:	d127      	bne.n	8001470 <__ledf2+0x90>
 8001420:	4334      	orrs	r4, r6
 8001422:	2800      	cmp	r0, #0
 8001424:	d133      	bne.n	800148e <__ledf2+0xae>
 8001426:	430a      	orrs	r2, r1
 8001428:	d034      	beq.n	8001494 <__ledf2+0xb4>
 800142a:	2c00      	cmp	r4, #0
 800142c:	d140      	bne.n	80014b0 <__ledf2+0xd0>
 800142e:	4663      	mov	r3, ip
 8001430:	0058      	lsls	r0, r3, #1
 8001432:	3801      	subs	r0, #1
 8001434:	e015      	b.n	8001462 <__ledf2+0x82>
 8001436:	4311      	orrs	r1, r2
 8001438:	d112      	bne.n	8001460 <__ledf2+0x80>
 800143a:	4653      	mov	r3, sl
 800143c:	2b00      	cmp	r3, #0
 800143e:	d101      	bne.n	8001444 <__ledf2+0x64>
 8001440:	4326      	orrs	r6, r4
 8001442:	d0f4      	beq.n	800142e <__ledf2+0x4e>
 8001444:	9b01      	ldr	r3, [sp, #4]
 8001446:	4563      	cmp	r3, ip
 8001448:	d01d      	beq.n	8001486 <__ledf2+0xa6>
 800144a:	2001      	movs	r0, #1
 800144c:	9b01      	ldr	r3, [sp, #4]
 800144e:	425f      	negs	r7, r3
 8001450:	4338      	orrs	r0, r7
 8001452:	e006      	b.n	8001462 <__ledf2+0x82>
 8001454:	4326      	orrs	r6, r4
 8001456:	d103      	bne.n	8001460 <__ledf2+0x80>
 8001458:	4550      	cmp	r0, sl
 800145a:	d1f6      	bne.n	800144a <__ledf2+0x6a>
 800145c:	4311      	orrs	r1, r2
 800145e:	d01c      	beq.n	800149a <__ledf2+0xba>
 8001460:	2002      	movs	r0, #2
 8001462:	b003      	add	sp, #12
 8001464:	bcf0      	pop	{r4, r5, r6, r7}
 8001466:	46bb      	mov	fp, r7
 8001468:	46b2      	mov	sl, r6
 800146a:	46a9      	mov	r9, r5
 800146c:	46a0      	mov	r8, r4
 800146e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001470:	2800      	cmp	r0, #0
 8001472:	d0ea      	beq.n	800144a <__ledf2+0x6a>
 8001474:	9b01      	ldr	r3, [sp, #4]
 8001476:	4563      	cmp	r3, ip
 8001478:	d1e7      	bne.n	800144a <__ledf2+0x6a>
 800147a:	4582      	cmp	sl, r0
 800147c:	dce5      	bgt.n	800144a <__ledf2+0x6a>
 800147e:	db02      	blt.n	8001486 <__ledf2+0xa6>
 8001480:	428e      	cmp	r6, r1
 8001482:	d8e2      	bhi.n	800144a <__ledf2+0x6a>
 8001484:	d00e      	beq.n	80014a4 <__ledf2+0xc4>
 8001486:	9b01      	ldr	r3, [sp, #4]
 8001488:	0058      	lsls	r0, r3, #1
 800148a:	3801      	subs	r0, #1
 800148c:	e7e9      	b.n	8001462 <__ledf2+0x82>
 800148e:	2c00      	cmp	r4, #0
 8001490:	d0cd      	beq.n	800142e <__ledf2+0x4e>
 8001492:	e7d7      	b.n	8001444 <__ledf2+0x64>
 8001494:	2c00      	cmp	r4, #0
 8001496:	d0e4      	beq.n	8001462 <__ledf2+0x82>
 8001498:	e7d7      	b.n	800144a <__ledf2+0x6a>
 800149a:	9b01      	ldr	r3, [sp, #4]
 800149c:	2000      	movs	r0, #0
 800149e:	4563      	cmp	r3, ip
 80014a0:	d0df      	beq.n	8001462 <__ledf2+0x82>
 80014a2:	e7d2      	b.n	800144a <__ledf2+0x6a>
 80014a4:	45c8      	cmp	r8, r9
 80014a6:	d8d0      	bhi.n	800144a <__ledf2+0x6a>
 80014a8:	2000      	movs	r0, #0
 80014aa:	45c8      	cmp	r8, r9
 80014ac:	d2d9      	bcs.n	8001462 <__ledf2+0x82>
 80014ae:	e7ea      	b.n	8001486 <__ledf2+0xa6>
 80014b0:	9b01      	ldr	r3, [sp, #4]
 80014b2:	4563      	cmp	r3, ip
 80014b4:	d0e4      	beq.n	8001480 <__ledf2+0xa0>
 80014b6:	e7c8      	b.n	800144a <__ledf2+0x6a>
 80014b8:	000007ff 	.word	0x000007ff

080014bc <__aeabi_dmul>:
 80014bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014be:	4657      	mov	r7, sl
 80014c0:	464e      	mov	r6, r9
 80014c2:	46de      	mov	lr, fp
 80014c4:	4645      	mov	r5, r8
 80014c6:	b5e0      	push	{r5, r6, r7, lr}
 80014c8:	001f      	movs	r7, r3
 80014ca:	030b      	lsls	r3, r1, #12
 80014cc:	0b1b      	lsrs	r3, r3, #12
 80014ce:	0016      	movs	r6, r2
 80014d0:	469a      	mov	sl, r3
 80014d2:	0fca      	lsrs	r2, r1, #31
 80014d4:	004b      	lsls	r3, r1, #1
 80014d6:	0004      	movs	r4, r0
 80014d8:	4691      	mov	r9, r2
 80014da:	b085      	sub	sp, #20
 80014dc:	0d5b      	lsrs	r3, r3, #21
 80014de:	d100      	bne.n	80014e2 <__aeabi_dmul+0x26>
 80014e0:	e1cf      	b.n	8001882 <__aeabi_dmul+0x3c6>
 80014e2:	4acd      	ldr	r2, [pc, #820]	@ (8001818 <__aeabi_dmul+0x35c>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d055      	beq.n	8001594 <__aeabi_dmul+0xd8>
 80014e8:	4651      	mov	r1, sl
 80014ea:	0f42      	lsrs	r2, r0, #29
 80014ec:	00c9      	lsls	r1, r1, #3
 80014ee:	430a      	orrs	r2, r1
 80014f0:	2180      	movs	r1, #128	@ 0x80
 80014f2:	0409      	lsls	r1, r1, #16
 80014f4:	4311      	orrs	r1, r2
 80014f6:	00c2      	lsls	r2, r0, #3
 80014f8:	4690      	mov	r8, r2
 80014fa:	4ac8      	ldr	r2, [pc, #800]	@ (800181c <__aeabi_dmul+0x360>)
 80014fc:	468a      	mov	sl, r1
 80014fe:	4693      	mov	fp, r2
 8001500:	449b      	add	fp, r3
 8001502:	2300      	movs	r3, #0
 8001504:	2500      	movs	r5, #0
 8001506:	9302      	str	r3, [sp, #8]
 8001508:	033c      	lsls	r4, r7, #12
 800150a:	007b      	lsls	r3, r7, #1
 800150c:	0ffa      	lsrs	r2, r7, #31
 800150e:	9601      	str	r6, [sp, #4]
 8001510:	0b24      	lsrs	r4, r4, #12
 8001512:	0d5b      	lsrs	r3, r3, #21
 8001514:	9200      	str	r2, [sp, #0]
 8001516:	d100      	bne.n	800151a <__aeabi_dmul+0x5e>
 8001518:	e188      	b.n	800182c <__aeabi_dmul+0x370>
 800151a:	4abf      	ldr	r2, [pc, #764]	@ (8001818 <__aeabi_dmul+0x35c>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d100      	bne.n	8001522 <__aeabi_dmul+0x66>
 8001520:	e092      	b.n	8001648 <__aeabi_dmul+0x18c>
 8001522:	4abe      	ldr	r2, [pc, #760]	@ (800181c <__aeabi_dmul+0x360>)
 8001524:	4694      	mov	ip, r2
 8001526:	4463      	add	r3, ip
 8001528:	449b      	add	fp, r3
 800152a:	2d0a      	cmp	r5, #10
 800152c:	dc42      	bgt.n	80015b4 <__aeabi_dmul+0xf8>
 800152e:	00e4      	lsls	r4, r4, #3
 8001530:	0f73      	lsrs	r3, r6, #29
 8001532:	4323      	orrs	r3, r4
 8001534:	2480      	movs	r4, #128	@ 0x80
 8001536:	4649      	mov	r1, r9
 8001538:	0424      	lsls	r4, r4, #16
 800153a:	431c      	orrs	r4, r3
 800153c:	00f3      	lsls	r3, r6, #3
 800153e:	9301      	str	r3, [sp, #4]
 8001540:	9b00      	ldr	r3, [sp, #0]
 8001542:	2000      	movs	r0, #0
 8001544:	4059      	eors	r1, r3
 8001546:	b2cb      	uxtb	r3, r1
 8001548:	9303      	str	r3, [sp, #12]
 800154a:	2d02      	cmp	r5, #2
 800154c:	dc00      	bgt.n	8001550 <__aeabi_dmul+0x94>
 800154e:	e094      	b.n	800167a <__aeabi_dmul+0x1be>
 8001550:	2301      	movs	r3, #1
 8001552:	40ab      	lsls	r3, r5
 8001554:	001d      	movs	r5, r3
 8001556:	23a6      	movs	r3, #166	@ 0xa6
 8001558:	002a      	movs	r2, r5
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	401a      	ands	r2, r3
 800155e:	421d      	tst	r5, r3
 8001560:	d000      	beq.n	8001564 <__aeabi_dmul+0xa8>
 8001562:	e229      	b.n	80019b8 <__aeabi_dmul+0x4fc>
 8001564:	2390      	movs	r3, #144	@ 0x90
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	421d      	tst	r5, r3
 800156a:	d100      	bne.n	800156e <__aeabi_dmul+0xb2>
 800156c:	e24d      	b.n	8001a0a <__aeabi_dmul+0x54e>
 800156e:	2300      	movs	r3, #0
 8001570:	2480      	movs	r4, #128	@ 0x80
 8001572:	4699      	mov	r9, r3
 8001574:	0324      	lsls	r4, r4, #12
 8001576:	4ba8      	ldr	r3, [pc, #672]	@ (8001818 <__aeabi_dmul+0x35c>)
 8001578:	0010      	movs	r0, r2
 800157a:	464a      	mov	r2, r9
 800157c:	051b      	lsls	r3, r3, #20
 800157e:	4323      	orrs	r3, r4
 8001580:	07d2      	lsls	r2, r2, #31
 8001582:	4313      	orrs	r3, r2
 8001584:	0019      	movs	r1, r3
 8001586:	b005      	add	sp, #20
 8001588:	bcf0      	pop	{r4, r5, r6, r7}
 800158a:	46bb      	mov	fp, r7
 800158c:	46b2      	mov	sl, r6
 800158e:	46a9      	mov	r9, r5
 8001590:	46a0      	mov	r8, r4
 8001592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001594:	4652      	mov	r2, sl
 8001596:	4302      	orrs	r2, r0
 8001598:	4690      	mov	r8, r2
 800159a:	d000      	beq.n	800159e <__aeabi_dmul+0xe2>
 800159c:	e1ac      	b.n	80018f8 <__aeabi_dmul+0x43c>
 800159e:	469b      	mov	fp, r3
 80015a0:	2302      	movs	r3, #2
 80015a2:	4692      	mov	sl, r2
 80015a4:	2508      	movs	r5, #8
 80015a6:	9302      	str	r3, [sp, #8]
 80015a8:	e7ae      	b.n	8001508 <__aeabi_dmul+0x4c>
 80015aa:	9b00      	ldr	r3, [sp, #0]
 80015ac:	46a2      	mov	sl, r4
 80015ae:	4699      	mov	r9, r3
 80015b0:	9b01      	ldr	r3, [sp, #4]
 80015b2:	4698      	mov	r8, r3
 80015b4:	9b02      	ldr	r3, [sp, #8]
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d100      	bne.n	80015bc <__aeabi_dmul+0x100>
 80015ba:	e1ca      	b.n	8001952 <__aeabi_dmul+0x496>
 80015bc:	2b03      	cmp	r3, #3
 80015be:	d100      	bne.n	80015c2 <__aeabi_dmul+0x106>
 80015c0:	e192      	b.n	80018e8 <__aeabi_dmul+0x42c>
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d110      	bne.n	80015e8 <__aeabi_dmul+0x12c>
 80015c6:	2300      	movs	r3, #0
 80015c8:	2400      	movs	r4, #0
 80015ca:	2200      	movs	r2, #0
 80015cc:	e7d4      	b.n	8001578 <__aeabi_dmul+0xbc>
 80015ce:	2201      	movs	r2, #1
 80015d0:	087b      	lsrs	r3, r7, #1
 80015d2:	403a      	ands	r2, r7
 80015d4:	4313      	orrs	r3, r2
 80015d6:	4652      	mov	r2, sl
 80015d8:	07d2      	lsls	r2, r2, #31
 80015da:	4313      	orrs	r3, r2
 80015dc:	4698      	mov	r8, r3
 80015de:	4653      	mov	r3, sl
 80015e0:	085b      	lsrs	r3, r3, #1
 80015e2:	469a      	mov	sl, r3
 80015e4:	9b03      	ldr	r3, [sp, #12]
 80015e6:	4699      	mov	r9, r3
 80015e8:	465b      	mov	r3, fp
 80015ea:	1c58      	adds	r0, r3, #1
 80015ec:	2380      	movs	r3, #128	@ 0x80
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	445b      	add	r3, fp
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	dc00      	bgt.n	80015f8 <__aeabi_dmul+0x13c>
 80015f6:	e1b1      	b.n	800195c <__aeabi_dmul+0x4a0>
 80015f8:	4642      	mov	r2, r8
 80015fa:	0752      	lsls	r2, r2, #29
 80015fc:	d00b      	beq.n	8001616 <__aeabi_dmul+0x15a>
 80015fe:	220f      	movs	r2, #15
 8001600:	4641      	mov	r1, r8
 8001602:	400a      	ands	r2, r1
 8001604:	2a04      	cmp	r2, #4
 8001606:	d006      	beq.n	8001616 <__aeabi_dmul+0x15a>
 8001608:	4642      	mov	r2, r8
 800160a:	1d11      	adds	r1, r2, #4
 800160c:	4541      	cmp	r1, r8
 800160e:	4192      	sbcs	r2, r2
 8001610:	4688      	mov	r8, r1
 8001612:	4252      	negs	r2, r2
 8001614:	4492      	add	sl, r2
 8001616:	4652      	mov	r2, sl
 8001618:	01d2      	lsls	r2, r2, #7
 800161a:	d506      	bpl.n	800162a <__aeabi_dmul+0x16e>
 800161c:	4652      	mov	r2, sl
 800161e:	4b80      	ldr	r3, [pc, #512]	@ (8001820 <__aeabi_dmul+0x364>)
 8001620:	401a      	ands	r2, r3
 8001622:	2380      	movs	r3, #128	@ 0x80
 8001624:	4692      	mov	sl, r2
 8001626:	00db      	lsls	r3, r3, #3
 8001628:	18c3      	adds	r3, r0, r3
 800162a:	4a7e      	ldr	r2, [pc, #504]	@ (8001824 <__aeabi_dmul+0x368>)
 800162c:	4293      	cmp	r3, r2
 800162e:	dd00      	ble.n	8001632 <__aeabi_dmul+0x176>
 8001630:	e18f      	b.n	8001952 <__aeabi_dmul+0x496>
 8001632:	4642      	mov	r2, r8
 8001634:	08d1      	lsrs	r1, r2, #3
 8001636:	4652      	mov	r2, sl
 8001638:	0752      	lsls	r2, r2, #29
 800163a:	430a      	orrs	r2, r1
 800163c:	4651      	mov	r1, sl
 800163e:	055b      	lsls	r3, r3, #21
 8001640:	024c      	lsls	r4, r1, #9
 8001642:	0b24      	lsrs	r4, r4, #12
 8001644:	0d5b      	lsrs	r3, r3, #21
 8001646:	e797      	b.n	8001578 <__aeabi_dmul+0xbc>
 8001648:	4b73      	ldr	r3, [pc, #460]	@ (8001818 <__aeabi_dmul+0x35c>)
 800164a:	4326      	orrs	r6, r4
 800164c:	469c      	mov	ip, r3
 800164e:	44e3      	add	fp, ip
 8001650:	2e00      	cmp	r6, #0
 8001652:	d100      	bne.n	8001656 <__aeabi_dmul+0x19a>
 8001654:	e16f      	b.n	8001936 <__aeabi_dmul+0x47a>
 8001656:	2303      	movs	r3, #3
 8001658:	4649      	mov	r1, r9
 800165a:	431d      	orrs	r5, r3
 800165c:	9b00      	ldr	r3, [sp, #0]
 800165e:	4059      	eors	r1, r3
 8001660:	b2cb      	uxtb	r3, r1
 8001662:	9303      	str	r3, [sp, #12]
 8001664:	2d0a      	cmp	r5, #10
 8001666:	dd00      	ble.n	800166a <__aeabi_dmul+0x1ae>
 8001668:	e133      	b.n	80018d2 <__aeabi_dmul+0x416>
 800166a:	2301      	movs	r3, #1
 800166c:	40ab      	lsls	r3, r5
 800166e:	001d      	movs	r5, r3
 8001670:	2303      	movs	r3, #3
 8001672:	9302      	str	r3, [sp, #8]
 8001674:	2288      	movs	r2, #136	@ 0x88
 8001676:	422a      	tst	r2, r5
 8001678:	d197      	bne.n	80015aa <__aeabi_dmul+0xee>
 800167a:	4642      	mov	r2, r8
 800167c:	4643      	mov	r3, r8
 800167e:	0412      	lsls	r2, r2, #16
 8001680:	0c12      	lsrs	r2, r2, #16
 8001682:	0016      	movs	r6, r2
 8001684:	9801      	ldr	r0, [sp, #4]
 8001686:	0c1d      	lsrs	r5, r3, #16
 8001688:	0c03      	lsrs	r3, r0, #16
 800168a:	0400      	lsls	r0, r0, #16
 800168c:	0c00      	lsrs	r0, r0, #16
 800168e:	4346      	muls	r6, r0
 8001690:	46b4      	mov	ip, r6
 8001692:	001e      	movs	r6, r3
 8001694:	436e      	muls	r6, r5
 8001696:	9600      	str	r6, [sp, #0]
 8001698:	0016      	movs	r6, r2
 800169a:	0007      	movs	r7, r0
 800169c:	435e      	muls	r6, r3
 800169e:	4661      	mov	r1, ip
 80016a0:	46b0      	mov	r8, r6
 80016a2:	436f      	muls	r7, r5
 80016a4:	0c0e      	lsrs	r6, r1, #16
 80016a6:	44b8      	add	r8, r7
 80016a8:	4446      	add	r6, r8
 80016aa:	42b7      	cmp	r7, r6
 80016ac:	d905      	bls.n	80016ba <__aeabi_dmul+0x1fe>
 80016ae:	2180      	movs	r1, #128	@ 0x80
 80016b0:	0249      	lsls	r1, r1, #9
 80016b2:	4688      	mov	r8, r1
 80016b4:	9f00      	ldr	r7, [sp, #0]
 80016b6:	4447      	add	r7, r8
 80016b8:	9700      	str	r7, [sp, #0]
 80016ba:	4661      	mov	r1, ip
 80016bc:	0409      	lsls	r1, r1, #16
 80016be:	0c09      	lsrs	r1, r1, #16
 80016c0:	0c37      	lsrs	r7, r6, #16
 80016c2:	0436      	lsls	r6, r6, #16
 80016c4:	468c      	mov	ip, r1
 80016c6:	0031      	movs	r1, r6
 80016c8:	4461      	add	r1, ip
 80016ca:	9101      	str	r1, [sp, #4]
 80016cc:	0011      	movs	r1, r2
 80016ce:	0c26      	lsrs	r6, r4, #16
 80016d0:	0424      	lsls	r4, r4, #16
 80016d2:	0c24      	lsrs	r4, r4, #16
 80016d4:	4361      	muls	r1, r4
 80016d6:	468c      	mov	ip, r1
 80016d8:	0021      	movs	r1, r4
 80016da:	4369      	muls	r1, r5
 80016dc:	4689      	mov	r9, r1
 80016de:	4661      	mov	r1, ip
 80016e0:	0c09      	lsrs	r1, r1, #16
 80016e2:	4688      	mov	r8, r1
 80016e4:	4372      	muls	r2, r6
 80016e6:	444a      	add	r2, r9
 80016e8:	4442      	add	r2, r8
 80016ea:	4375      	muls	r5, r6
 80016ec:	4591      	cmp	r9, r2
 80016ee:	d903      	bls.n	80016f8 <__aeabi_dmul+0x23c>
 80016f0:	2180      	movs	r1, #128	@ 0x80
 80016f2:	0249      	lsls	r1, r1, #9
 80016f4:	4688      	mov	r8, r1
 80016f6:	4445      	add	r5, r8
 80016f8:	0c11      	lsrs	r1, r2, #16
 80016fa:	4688      	mov	r8, r1
 80016fc:	4661      	mov	r1, ip
 80016fe:	0409      	lsls	r1, r1, #16
 8001700:	0c09      	lsrs	r1, r1, #16
 8001702:	468c      	mov	ip, r1
 8001704:	0412      	lsls	r2, r2, #16
 8001706:	4462      	add	r2, ip
 8001708:	18b9      	adds	r1, r7, r2
 800170a:	9102      	str	r1, [sp, #8]
 800170c:	4651      	mov	r1, sl
 800170e:	0c09      	lsrs	r1, r1, #16
 8001710:	468c      	mov	ip, r1
 8001712:	4651      	mov	r1, sl
 8001714:	040f      	lsls	r7, r1, #16
 8001716:	0c3f      	lsrs	r7, r7, #16
 8001718:	0039      	movs	r1, r7
 800171a:	4341      	muls	r1, r0
 800171c:	4445      	add	r5, r8
 800171e:	4688      	mov	r8, r1
 8001720:	4661      	mov	r1, ip
 8001722:	4341      	muls	r1, r0
 8001724:	468a      	mov	sl, r1
 8001726:	4641      	mov	r1, r8
 8001728:	4660      	mov	r0, ip
 800172a:	0c09      	lsrs	r1, r1, #16
 800172c:	4689      	mov	r9, r1
 800172e:	4358      	muls	r0, r3
 8001730:	437b      	muls	r3, r7
 8001732:	4453      	add	r3, sl
 8001734:	444b      	add	r3, r9
 8001736:	459a      	cmp	sl, r3
 8001738:	d903      	bls.n	8001742 <__aeabi_dmul+0x286>
 800173a:	2180      	movs	r1, #128	@ 0x80
 800173c:	0249      	lsls	r1, r1, #9
 800173e:	4689      	mov	r9, r1
 8001740:	4448      	add	r0, r9
 8001742:	0c19      	lsrs	r1, r3, #16
 8001744:	4689      	mov	r9, r1
 8001746:	4641      	mov	r1, r8
 8001748:	0409      	lsls	r1, r1, #16
 800174a:	0c09      	lsrs	r1, r1, #16
 800174c:	4688      	mov	r8, r1
 800174e:	0039      	movs	r1, r7
 8001750:	4361      	muls	r1, r4
 8001752:	041b      	lsls	r3, r3, #16
 8001754:	4443      	add	r3, r8
 8001756:	4688      	mov	r8, r1
 8001758:	4661      	mov	r1, ip
 800175a:	434c      	muls	r4, r1
 800175c:	4371      	muls	r1, r6
 800175e:	468c      	mov	ip, r1
 8001760:	4641      	mov	r1, r8
 8001762:	4377      	muls	r7, r6
 8001764:	0c0e      	lsrs	r6, r1, #16
 8001766:	193f      	adds	r7, r7, r4
 8001768:	19f6      	adds	r6, r6, r7
 800176a:	4448      	add	r0, r9
 800176c:	42b4      	cmp	r4, r6
 800176e:	d903      	bls.n	8001778 <__aeabi_dmul+0x2bc>
 8001770:	2180      	movs	r1, #128	@ 0x80
 8001772:	0249      	lsls	r1, r1, #9
 8001774:	4689      	mov	r9, r1
 8001776:	44cc      	add	ip, r9
 8001778:	9902      	ldr	r1, [sp, #8]
 800177a:	9f00      	ldr	r7, [sp, #0]
 800177c:	4689      	mov	r9, r1
 800177e:	0431      	lsls	r1, r6, #16
 8001780:	444f      	add	r7, r9
 8001782:	4689      	mov	r9, r1
 8001784:	4641      	mov	r1, r8
 8001786:	4297      	cmp	r7, r2
 8001788:	4192      	sbcs	r2, r2
 800178a:	040c      	lsls	r4, r1, #16
 800178c:	0c24      	lsrs	r4, r4, #16
 800178e:	444c      	add	r4, r9
 8001790:	18ff      	adds	r7, r7, r3
 8001792:	4252      	negs	r2, r2
 8001794:	1964      	adds	r4, r4, r5
 8001796:	18a1      	adds	r1, r4, r2
 8001798:	429f      	cmp	r7, r3
 800179a:	419b      	sbcs	r3, r3
 800179c:	4688      	mov	r8, r1
 800179e:	4682      	mov	sl, r0
 80017a0:	425b      	negs	r3, r3
 80017a2:	4699      	mov	r9, r3
 80017a4:	4590      	cmp	r8, r2
 80017a6:	4192      	sbcs	r2, r2
 80017a8:	42ac      	cmp	r4, r5
 80017aa:	41a4      	sbcs	r4, r4
 80017ac:	44c2      	add	sl, r8
 80017ae:	44d1      	add	r9, sl
 80017b0:	4252      	negs	r2, r2
 80017b2:	4264      	negs	r4, r4
 80017b4:	4314      	orrs	r4, r2
 80017b6:	4599      	cmp	r9, r3
 80017b8:	419b      	sbcs	r3, r3
 80017ba:	4582      	cmp	sl, r0
 80017bc:	4192      	sbcs	r2, r2
 80017be:	425b      	negs	r3, r3
 80017c0:	4252      	negs	r2, r2
 80017c2:	4313      	orrs	r3, r2
 80017c4:	464a      	mov	r2, r9
 80017c6:	0c36      	lsrs	r6, r6, #16
 80017c8:	19a4      	adds	r4, r4, r6
 80017ca:	18e3      	adds	r3, r4, r3
 80017cc:	4463      	add	r3, ip
 80017ce:	025b      	lsls	r3, r3, #9
 80017d0:	0dd2      	lsrs	r2, r2, #23
 80017d2:	431a      	orrs	r2, r3
 80017d4:	9901      	ldr	r1, [sp, #4]
 80017d6:	4692      	mov	sl, r2
 80017d8:	027a      	lsls	r2, r7, #9
 80017da:	430a      	orrs	r2, r1
 80017dc:	1e50      	subs	r0, r2, #1
 80017de:	4182      	sbcs	r2, r0
 80017e0:	0dff      	lsrs	r7, r7, #23
 80017e2:	4317      	orrs	r7, r2
 80017e4:	464a      	mov	r2, r9
 80017e6:	0252      	lsls	r2, r2, #9
 80017e8:	4317      	orrs	r7, r2
 80017ea:	46b8      	mov	r8, r7
 80017ec:	01db      	lsls	r3, r3, #7
 80017ee:	d500      	bpl.n	80017f2 <__aeabi_dmul+0x336>
 80017f0:	e6ed      	b.n	80015ce <__aeabi_dmul+0x112>
 80017f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001828 <__aeabi_dmul+0x36c>)
 80017f4:	9a03      	ldr	r2, [sp, #12]
 80017f6:	445b      	add	r3, fp
 80017f8:	4691      	mov	r9, r2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	dc00      	bgt.n	8001800 <__aeabi_dmul+0x344>
 80017fe:	e0ac      	b.n	800195a <__aeabi_dmul+0x49e>
 8001800:	003a      	movs	r2, r7
 8001802:	0752      	lsls	r2, r2, #29
 8001804:	d100      	bne.n	8001808 <__aeabi_dmul+0x34c>
 8001806:	e710      	b.n	800162a <__aeabi_dmul+0x16e>
 8001808:	220f      	movs	r2, #15
 800180a:	4658      	mov	r0, fp
 800180c:	403a      	ands	r2, r7
 800180e:	2a04      	cmp	r2, #4
 8001810:	d000      	beq.n	8001814 <__aeabi_dmul+0x358>
 8001812:	e6f9      	b.n	8001608 <__aeabi_dmul+0x14c>
 8001814:	e709      	b.n	800162a <__aeabi_dmul+0x16e>
 8001816:	46c0      	nop			@ (mov r8, r8)
 8001818:	000007ff 	.word	0x000007ff
 800181c:	fffffc01 	.word	0xfffffc01
 8001820:	feffffff 	.word	0xfeffffff
 8001824:	000007fe 	.word	0x000007fe
 8001828:	000003ff 	.word	0x000003ff
 800182c:	0022      	movs	r2, r4
 800182e:	4332      	orrs	r2, r6
 8001830:	d06f      	beq.n	8001912 <__aeabi_dmul+0x456>
 8001832:	2c00      	cmp	r4, #0
 8001834:	d100      	bne.n	8001838 <__aeabi_dmul+0x37c>
 8001836:	e0c2      	b.n	80019be <__aeabi_dmul+0x502>
 8001838:	0020      	movs	r0, r4
 800183a:	f000 fe63 	bl	8002504 <__clzsi2>
 800183e:	0002      	movs	r2, r0
 8001840:	0003      	movs	r3, r0
 8001842:	3a0b      	subs	r2, #11
 8001844:	201d      	movs	r0, #29
 8001846:	1a82      	subs	r2, r0, r2
 8001848:	0030      	movs	r0, r6
 800184a:	0019      	movs	r1, r3
 800184c:	40d0      	lsrs	r0, r2
 800184e:	3908      	subs	r1, #8
 8001850:	408c      	lsls	r4, r1
 8001852:	0002      	movs	r2, r0
 8001854:	4322      	orrs	r2, r4
 8001856:	0034      	movs	r4, r6
 8001858:	408c      	lsls	r4, r1
 800185a:	4659      	mov	r1, fp
 800185c:	1acb      	subs	r3, r1, r3
 800185e:	4986      	ldr	r1, [pc, #536]	@ (8001a78 <__aeabi_dmul+0x5bc>)
 8001860:	468b      	mov	fp, r1
 8001862:	449b      	add	fp, r3
 8001864:	2d0a      	cmp	r5, #10
 8001866:	dd00      	ble.n	800186a <__aeabi_dmul+0x3ae>
 8001868:	e6a4      	b.n	80015b4 <__aeabi_dmul+0xf8>
 800186a:	4649      	mov	r1, r9
 800186c:	9b00      	ldr	r3, [sp, #0]
 800186e:	9401      	str	r4, [sp, #4]
 8001870:	4059      	eors	r1, r3
 8001872:	b2cb      	uxtb	r3, r1
 8001874:	0014      	movs	r4, r2
 8001876:	2000      	movs	r0, #0
 8001878:	9303      	str	r3, [sp, #12]
 800187a:	2d02      	cmp	r5, #2
 800187c:	dd00      	ble.n	8001880 <__aeabi_dmul+0x3c4>
 800187e:	e667      	b.n	8001550 <__aeabi_dmul+0x94>
 8001880:	e6fb      	b.n	800167a <__aeabi_dmul+0x1be>
 8001882:	4653      	mov	r3, sl
 8001884:	4303      	orrs	r3, r0
 8001886:	4698      	mov	r8, r3
 8001888:	d03c      	beq.n	8001904 <__aeabi_dmul+0x448>
 800188a:	4653      	mov	r3, sl
 800188c:	2b00      	cmp	r3, #0
 800188e:	d100      	bne.n	8001892 <__aeabi_dmul+0x3d6>
 8001890:	e0a3      	b.n	80019da <__aeabi_dmul+0x51e>
 8001892:	4650      	mov	r0, sl
 8001894:	f000 fe36 	bl	8002504 <__clzsi2>
 8001898:	230b      	movs	r3, #11
 800189a:	425b      	negs	r3, r3
 800189c:	469c      	mov	ip, r3
 800189e:	0002      	movs	r2, r0
 80018a0:	4484      	add	ip, r0
 80018a2:	0011      	movs	r1, r2
 80018a4:	4650      	mov	r0, sl
 80018a6:	3908      	subs	r1, #8
 80018a8:	4088      	lsls	r0, r1
 80018aa:	231d      	movs	r3, #29
 80018ac:	4680      	mov	r8, r0
 80018ae:	4660      	mov	r0, ip
 80018b0:	1a1b      	subs	r3, r3, r0
 80018b2:	0020      	movs	r0, r4
 80018b4:	40d8      	lsrs	r0, r3
 80018b6:	0003      	movs	r3, r0
 80018b8:	4640      	mov	r0, r8
 80018ba:	4303      	orrs	r3, r0
 80018bc:	469a      	mov	sl, r3
 80018be:	0023      	movs	r3, r4
 80018c0:	408b      	lsls	r3, r1
 80018c2:	4698      	mov	r8, r3
 80018c4:	4b6c      	ldr	r3, [pc, #432]	@ (8001a78 <__aeabi_dmul+0x5bc>)
 80018c6:	2500      	movs	r5, #0
 80018c8:	1a9b      	subs	r3, r3, r2
 80018ca:	469b      	mov	fp, r3
 80018cc:	2300      	movs	r3, #0
 80018ce:	9302      	str	r3, [sp, #8]
 80018d0:	e61a      	b.n	8001508 <__aeabi_dmul+0x4c>
 80018d2:	2d0f      	cmp	r5, #15
 80018d4:	d000      	beq.n	80018d8 <__aeabi_dmul+0x41c>
 80018d6:	e0c9      	b.n	8001a6c <__aeabi_dmul+0x5b0>
 80018d8:	2380      	movs	r3, #128	@ 0x80
 80018da:	4652      	mov	r2, sl
 80018dc:	031b      	lsls	r3, r3, #12
 80018de:	421a      	tst	r2, r3
 80018e0:	d002      	beq.n	80018e8 <__aeabi_dmul+0x42c>
 80018e2:	421c      	tst	r4, r3
 80018e4:	d100      	bne.n	80018e8 <__aeabi_dmul+0x42c>
 80018e6:	e092      	b.n	8001a0e <__aeabi_dmul+0x552>
 80018e8:	2480      	movs	r4, #128	@ 0x80
 80018ea:	4653      	mov	r3, sl
 80018ec:	0324      	lsls	r4, r4, #12
 80018ee:	431c      	orrs	r4, r3
 80018f0:	0324      	lsls	r4, r4, #12
 80018f2:	4642      	mov	r2, r8
 80018f4:	0b24      	lsrs	r4, r4, #12
 80018f6:	e63e      	b.n	8001576 <__aeabi_dmul+0xba>
 80018f8:	469b      	mov	fp, r3
 80018fa:	2303      	movs	r3, #3
 80018fc:	4680      	mov	r8, r0
 80018fe:	250c      	movs	r5, #12
 8001900:	9302      	str	r3, [sp, #8]
 8001902:	e601      	b.n	8001508 <__aeabi_dmul+0x4c>
 8001904:	2300      	movs	r3, #0
 8001906:	469a      	mov	sl, r3
 8001908:	469b      	mov	fp, r3
 800190a:	3301      	adds	r3, #1
 800190c:	2504      	movs	r5, #4
 800190e:	9302      	str	r3, [sp, #8]
 8001910:	e5fa      	b.n	8001508 <__aeabi_dmul+0x4c>
 8001912:	2101      	movs	r1, #1
 8001914:	430d      	orrs	r5, r1
 8001916:	2d0a      	cmp	r5, #10
 8001918:	dd00      	ble.n	800191c <__aeabi_dmul+0x460>
 800191a:	e64b      	b.n	80015b4 <__aeabi_dmul+0xf8>
 800191c:	4649      	mov	r1, r9
 800191e:	9800      	ldr	r0, [sp, #0]
 8001920:	4041      	eors	r1, r0
 8001922:	b2c9      	uxtb	r1, r1
 8001924:	9103      	str	r1, [sp, #12]
 8001926:	2d02      	cmp	r5, #2
 8001928:	dc00      	bgt.n	800192c <__aeabi_dmul+0x470>
 800192a:	e096      	b.n	8001a5a <__aeabi_dmul+0x59e>
 800192c:	2300      	movs	r3, #0
 800192e:	2400      	movs	r4, #0
 8001930:	2001      	movs	r0, #1
 8001932:	9301      	str	r3, [sp, #4]
 8001934:	e60c      	b.n	8001550 <__aeabi_dmul+0x94>
 8001936:	4649      	mov	r1, r9
 8001938:	2302      	movs	r3, #2
 800193a:	9a00      	ldr	r2, [sp, #0]
 800193c:	432b      	orrs	r3, r5
 800193e:	4051      	eors	r1, r2
 8001940:	b2ca      	uxtb	r2, r1
 8001942:	9203      	str	r2, [sp, #12]
 8001944:	2b0a      	cmp	r3, #10
 8001946:	dd00      	ble.n	800194a <__aeabi_dmul+0x48e>
 8001948:	e634      	b.n	80015b4 <__aeabi_dmul+0xf8>
 800194a:	2d00      	cmp	r5, #0
 800194c:	d157      	bne.n	80019fe <__aeabi_dmul+0x542>
 800194e:	9b03      	ldr	r3, [sp, #12]
 8001950:	4699      	mov	r9, r3
 8001952:	2400      	movs	r4, #0
 8001954:	2200      	movs	r2, #0
 8001956:	4b49      	ldr	r3, [pc, #292]	@ (8001a7c <__aeabi_dmul+0x5c0>)
 8001958:	e60e      	b.n	8001578 <__aeabi_dmul+0xbc>
 800195a:	4658      	mov	r0, fp
 800195c:	2101      	movs	r1, #1
 800195e:	1ac9      	subs	r1, r1, r3
 8001960:	2938      	cmp	r1, #56	@ 0x38
 8001962:	dd00      	ble.n	8001966 <__aeabi_dmul+0x4aa>
 8001964:	e62f      	b.n	80015c6 <__aeabi_dmul+0x10a>
 8001966:	291f      	cmp	r1, #31
 8001968:	dd56      	ble.n	8001a18 <__aeabi_dmul+0x55c>
 800196a:	221f      	movs	r2, #31
 800196c:	4654      	mov	r4, sl
 800196e:	4252      	negs	r2, r2
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	40dc      	lsrs	r4, r3
 8001974:	2920      	cmp	r1, #32
 8001976:	d007      	beq.n	8001988 <__aeabi_dmul+0x4cc>
 8001978:	4b41      	ldr	r3, [pc, #260]	@ (8001a80 <__aeabi_dmul+0x5c4>)
 800197a:	4642      	mov	r2, r8
 800197c:	469c      	mov	ip, r3
 800197e:	4653      	mov	r3, sl
 8001980:	4460      	add	r0, ip
 8001982:	4083      	lsls	r3, r0
 8001984:	431a      	orrs	r2, r3
 8001986:	4690      	mov	r8, r2
 8001988:	4642      	mov	r2, r8
 800198a:	2107      	movs	r1, #7
 800198c:	1e53      	subs	r3, r2, #1
 800198e:	419a      	sbcs	r2, r3
 8001990:	000b      	movs	r3, r1
 8001992:	4322      	orrs	r2, r4
 8001994:	4013      	ands	r3, r2
 8001996:	2400      	movs	r4, #0
 8001998:	4211      	tst	r1, r2
 800199a:	d009      	beq.n	80019b0 <__aeabi_dmul+0x4f4>
 800199c:	230f      	movs	r3, #15
 800199e:	4013      	ands	r3, r2
 80019a0:	2b04      	cmp	r3, #4
 80019a2:	d05d      	beq.n	8001a60 <__aeabi_dmul+0x5a4>
 80019a4:	1d11      	adds	r1, r2, #4
 80019a6:	4291      	cmp	r1, r2
 80019a8:	419b      	sbcs	r3, r3
 80019aa:	000a      	movs	r2, r1
 80019ac:	425b      	negs	r3, r3
 80019ae:	075b      	lsls	r3, r3, #29
 80019b0:	08d2      	lsrs	r2, r2, #3
 80019b2:	431a      	orrs	r2, r3
 80019b4:	2300      	movs	r3, #0
 80019b6:	e5df      	b.n	8001578 <__aeabi_dmul+0xbc>
 80019b8:	9b03      	ldr	r3, [sp, #12]
 80019ba:	4699      	mov	r9, r3
 80019bc:	e5fa      	b.n	80015b4 <__aeabi_dmul+0xf8>
 80019be:	9801      	ldr	r0, [sp, #4]
 80019c0:	f000 fda0 	bl	8002504 <__clzsi2>
 80019c4:	0002      	movs	r2, r0
 80019c6:	0003      	movs	r3, r0
 80019c8:	3215      	adds	r2, #21
 80019ca:	3320      	adds	r3, #32
 80019cc:	2a1c      	cmp	r2, #28
 80019ce:	dc00      	bgt.n	80019d2 <__aeabi_dmul+0x516>
 80019d0:	e738      	b.n	8001844 <__aeabi_dmul+0x388>
 80019d2:	9a01      	ldr	r2, [sp, #4]
 80019d4:	3808      	subs	r0, #8
 80019d6:	4082      	lsls	r2, r0
 80019d8:	e73f      	b.n	800185a <__aeabi_dmul+0x39e>
 80019da:	f000 fd93 	bl	8002504 <__clzsi2>
 80019de:	2315      	movs	r3, #21
 80019e0:	469c      	mov	ip, r3
 80019e2:	4484      	add	ip, r0
 80019e4:	0002      	movs	r2, r0
 80019e6:	4663      	mov	r3, ip
 80019e8:	3220      	adds	r2, #32
 80019ea:	2b1c      	cmp	r3, #28
 80019ec:	dc00      	bgt.n	80019f0 <__aeabi_dmul+0x534>
 80019ee:	e758      	b.n	80018a2 <__aeabi_dmul+0x3e6>
 80019f0:	2300      	movs	r3, #0
 80019f2:	4698      	mov	r8, r3
 80019f4:	0023      	movs	r3, r4
 80019f6:	3808      	subs	r0, #8
 80019f8:	4083      	lsls	r3, r0
 80019fa:	469a      	mov	sl, r3
 80019fc:	e762      	b.n	80018c4 <__aeabi_dmul+0x408>
 80019fe:	001d      	movs	r5, r3
 8001a00:	2300      	movs	r3, #0
 8001a02:	2400      	movs	r4, #0
 8001a04:	2002      	movs	r0, #2
 8001a06:	9301      	str	r3, [sp, #4]
 8001a08:	e5a2      	b.n	8001550 <__aeabi_dmul+0x94>
 8001a0a:	9002      	str	r0, [sp, #8]
 8001a0c:	e632      	b.n	8001674 <__aeabi_dmul+0x1b8>
 8001a0e:	431c      	orrs	r4, r3
 8001a10:	9b00      	ldr	r3, [sp, #0]
 8001a12:	9a01      	ldr	r2, [sp, #4]
 8001a14:	4699      	mov	r9, r3
 8001a16:	e5ae      	b.n	8001576 <__aeabi_dmul+0xba>
 8001a18:	4b1a      	ldr	r3, [pc, #104]	@ (8001a84 <__aeabi_dmul+0x5c8>)
 8001a1a:	4652      	mov	r2, sl
 8001a1c:	18c3      	adds	r3, r0, r3
 8001a1e:	4640      	mov	r0, r8
 8001a20:	409a      	lsls	r2, r3
 8001a22:	40c8      	lsrs	r0, r1
 8001a24:	4302      	orrs	r2, r0
 8001a26:	4640      	mov	r0, r8
 8001a28:	4098      	lsls	r0, r3
 8001a2a:	0003      	movs	r3, r0
 8001a2c:	1e58      	subs	r0, r3, #1
 8001a2e:	4183      	sbcs	r3, r0
 8001a30:	4654      	mov	r4, sl
 8001a32:	431a      	orrs	r2, r3
 8001a34:	40cc      	lsrs	r4, r1
 8001a36:	0753      	lsls	r3, r2, #29
 8001a38:	d009      	beq.n	8001a4e <__aeabi_dmul+0x592>
 8001a3a:	230f      	movs	r3, #15
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	2b04      	cmp	r3, #4
 8001a40:	d005      	beq.n	8001a4e <__aeabi_dmul+0x592>
 8001a42:	1d13      	adds	r3, r2, #4
 8001a44:	4293      	cmp	r3, r2
 8001a46:	4192      	sbcs	r2, r2
 8001a48:	4252      	negs	r2, r2
 8001a4a:	18a4      	adds	r4, r4, r2
 8001a4c:	001a      	movs	r2, r3
 8001a4e:	0223      	lsls	r3, r4, #8
 8001a50:	d508      	bpl.n	8001a64 <__aeabi_dmul+0x5a8>
 8001a52:	2301      	movs	r3, #1
 8001a54:	2400      	movs	r4, #0
 8001a56:	2200      	movs	r2, #0
 8001a58:	e58e      	b.n	8001578 <__aeabi_dmul+0xbc>
 8001a5a:	4689      	mov	r9, r1
 8001a5c:	2400      	movs	r4, #0
 8001a5e:	e58b      	b.n	8001578 <__aeabi_dmul+0xbc>
 8001a60:	2300      	movs	r3, #0
 8001a62:	e7a5      	b.n	80019b0 <__aeabi_dmul+0x4f4>
 8001a64:	0763      	lsls	r3, r4, #29
 8001a66:	0264      	lsls	r4, r4, #9
 8001a68:	0b24      	lsrs	r4, r4, #12
 8001a6a:	e7a1      	b.n	80019b0 <__aeabi_dmul+0x4f4>
 8001a6c:	9b00      	ldr	r3, [sp, #0]
 8001a6e:	46a2      	mov	sl, r4
 8001a70:	4699      	mov	r9, r3
 8001a72:	9b01      	ldr	r3, [sp, #4]
 8001a74:	4698      	mov	r8, r3
 8001a76:	e737      	b.n	80018e8 <__aeabi_dmul+0x42c>
 8001a78:	fffffc0d 	.word	0xfffffc0d
 8001a7c:	000007ff 	.word	0x000007ff
 8001a80:	0000043e 	.word	0x0000043e
 8001a84:	0000041e 	.word	0x0000041e

08001a88 <__aeabi_dsub>:
 8001a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a8a:	4657      	mov	r7, sl
 8001a8c:	464e      	mov	r6, r9
 8001a8e:	4645      	mov	r5, r8
 8001a90:	46de      	mov	lr, fp
 8001a92:	b5e0      	push	{r5, r6, r7, lr}
 8001a94:	b083      	sub	sp, #12
 8001a96:	9000      	str	r0, [sp, #0]
 8001a98:	9101      	str	r1, [sp, #4]
 8001a9a:	030c      	lsls	r4, r1, #12
 8001a9c:	004d      	lsls	r5, r1, #1
 8001a9e:	0fce      	lsrs	r6, r1, #31
 8001aa0:	0a61      	lsrs	r1, r4, #9
 8001aa2:	9c00      	ldr	r4, [sp, #0]
 8001aa4:	005f      	lsls	r7, r3, #1
 8001aa6:	0f64      	lsrs	r4, r4, #29
 8001aa8:	430c      	orrs	r4, r1
 8001aaa:	9900      	ldr	r1, [sp, #0]
 8001aac:	9200      	str	r2, [sp, #0]
 8001aae:	9301      	str	r3, [sp, #4]
 8001ab0:	00c8      	lsls	r0, r1, #3
 8001ab2:	0319      	lsls	r1, r3, #12
 8001ab4:	0d7b      	lsrs	r3, r7, #21
 8001ab6:	4699      	mov	r9, r3
 8001ab8:	9b01      	ldr	r3, [sp, #4]
 8001aba:	4fcc      	ldr	r7, [pc, #816]	@ (8001dec <__aeabi_dsub+0x364>)
 8001abc:	0fdb      	lsrs	r3, r3, #31
 8001abe:	469c      	mov	ip, r3
 8001ac0:	0a4b      	lsrs	r3, r1, #9
 8001ac2:	9900      	ldr	r1, [sp, #0]
 8001ac4:	4680      	mov	r8, r0
 8001ac6:	0f49      	lsrs	r1, r1, #29
 8001ac8:	4319      	orrs	r1, r3
 8001aca:	9b00      	ldr	r3, [sp, #0]
 8001acc:	468b      	mov	fp, r1
 8001ace:	00da      	lsls	r2, r3, #3
 8001ad0:	4692      	mov	sl, r2
 8001ad2:	0d6d      	lsrs	r5, r5, #21
 8001ad4:	45b9      	cmp	r9, r7
 8001ad6:	d100      	bne.n	8001ada <__aeabi_dsub+0x52>
 8001ad8:	e0bf      	b.n	8001c5a <__aeabi_dsub+0x1d2>
 8001ada:	2301      	movs	r3, #1
 8001adc:	4661      	mov	r1, ip
 8001ade:	4059      	eors	r1, r3
 8001ae0:	464b      	mov	r3, r9
 8001ae2:	468c      	mov	ip, r1
 8001ae4:	1aeb      	subs	r3, r5, r3
 8001ae6:	428e      	cmp	r6, r1
 8001ae8:	d075      	beq.n	8001bd6 <__aeabi_dsub+0x14e>
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	dc00      	bgt.n	8001af0 <__aeabi_dsub+0x68>
 8001aee:	e2a3      	b.n	8002038 <__aeabi_dsub+0x5b0>
 8001af0:	4649      	mov	r1, r9
 8001af2:	2900      	cmp	r1, #0
 8001af4:	d100      	bne.n	8001af8 <__aeabi_dsub+0x70>
 8001af6:	e0ce      	b.n	8001c96 <__aeabi_dsub+0x20e>
 8001af8:	42bd      	cmp	r5, r7
 8001afa:	d100      	bne.n	8001afe <__aeabi_dsub+0x76>
 8001afc:	e200      	b.n	8001f00 <__aeabi_dsub+0x478>
 8001afe:	2701      	movs	r7, #1
 8001b00:	2b38      	cmp	r3, #56	@ 0x38
 8001b02:	dc19      	bgt.n	8001b38 <__aeabi_dsub+0xb0>
 8001b04:	2780      	movs	r7, #128	@ 0x80
 8001b06:	4659      	mov	r1, fp
 8001b08:	043f      	lsls	r7, r7, #16
 8001b0a:	4339      	orrs	r1, r7
 8001b0c:	468b      	mov	fp, r1
 8001b0e:	2b1f      	cmp	r3, #31
 8001b10:	dd00      	ble.n	8001b14 <__aeabi_dsub+0x8c>
 8001b12:	e1fa      	b.n	8001f0a <__aeabi_dsub+0x482>
 8001b14:	2720      	movs	r7, #32
 8001b16:	1af9      	subs	r1, r7, r3
 8001b18:	468c      	mov	ip, r1
 8001b1a:	4659      	mov	r1, fp
 8001b1c:	4667      	mov	r7, ip
 8001b1e:	40b9      	lsls	r1, r7
 8001b20:	000f      	movs	r7, r1
 8001b22:	0011      	movs	r1, r2
 8001b24:	40d9      	lsrs	r1, r3
 8001b26:	430f      	orrs	r7, r1
 8001b28:	4661      	mov	r1, ip
 8001b2a:	408a      	lsls	r2, r1
 8001b2c:	1e51      	subs	r1, r2, #1
 8001b2e:	418a      	sbcs	r2, r1
 8001b30:	4659      	mov	r1, fp
 8001b32:	40d9      	lsrs	r1, r3
 8001b34:	4317      	orrs	r7, r2
 8001b36:	1a64      	subs	r4, r4, r1
 8001b38:	1bc7      	subs	r7, r0, r7
 8001b3a:	42b8      	cmp	r0, r7
 8001b3c:	4180      	sbcs	r0, r0
 8001b3e:	4240      	negs	r0, r0
 8001b40:	1a24      	subs	r4, r4, r0
 8001b42:	0223      	lsls	r3, r4, #8
 8001b44:	d400      	bmi.n	8001b48 <__aeabi_dsub+0xc0>
 8001b46:	e140      	b.n	8001dca <__aeabi_dsub+0x342>
 8001b48:	0264      	lsls	r4, r4, #9
 8001b4a:	0a64      	lsrs	r4, r4, #9
 8001b4c:	2c00      	cmp	r4, #0
 8001b4e:	d100      	bne.n	8001b52 <__aeabi_dsub+0xca>
 8001b50:	e154      	b.n	8001dfc <__aeabi_dsub+0x374>
 8001b52:	0020      	movs	r0, r4
 8001b54:	f000 fcd6 	bl	8002504 <__clzsi2>
 8001b58:	0003      	movs	r3, r0
 8001b5a:	3b08      	subs	r3, #8
 8001b5c:	2120      	movs	r1, #32
 8001b5e:	0038      	movs	r0, r7
 8001b60:	1aca      	subs	r2, r1, r3
 8001b62:	40d0      	lsrs	r0, r2
 8001b64:	409c      	lsls	r4, r3
 8001b66:	0002      	movs	r2, r0
 8001b68:	409f      	lsls	r7, r3
 8001b6a:	4322      	orrs	r2, r4
 8001b6c:	429d      	cmp	r5, r3
 8001b6e:	dd00      	ble.n	8001b72 <__aeabi_dsub+0xea>
 8001b70:	e1a6      	b.n	8001ec0 <__aeabi_dsub+0x438>
 8001b72:	1b58      	subs	r0, r3, r5
 8001b74:	3001      	adds	r0, #1
 8001b76:	1a09      	subs	r1, r1, r0
 8001b78:	003c      	movs	r4, r7
 8001b7a:	408f      	lsls	r7, r1
 8001b7c:	40c4      	lsrs	r4, r0
 8001b7e:	1e7b      	subs	r3, r7, #1
 8001b80:	419f      	sbcs	r7, r3
 8001b82:	0013      	movs	r3, r2
 8001b84:	408b      	lsls	r3, r1
 8001b86:	4327      	orrs	r7, r4
 8001b88:	431f      	orrs	r7, r3
 8001b8a:	40c2      	lsrs	r2, r0
 8001b8c:	003b      	movs	r3, r7
 8001b8e:	0014      	movs	r4, r2
 8001b90:	2500      	movs	r5, #0
 8001b92:	4313      	orrs	r3, r2
 8001b94:	d100      	bne.n	8001b98 <__aeabi_dsub+0x110>
 8001b96:	e1f7      	b.n	8001f88 <__aeabi_dsub+0x500>
 8001b98:	077b      	lsls	r3, r7, #29
 8001b9a:	d100      	bne.n	8001b9e <__aeabi_dsub+0x116>
 8001b9c:	e377      	b.n	800228e <__aeabi_dsub+0x806>
 8001b9e:	230f      	movs	r3, #15
 8001ba0:	0038      	movs	r0, r7
 8001ba2:	403b      	ands	r3, r7
 8001ba4:	2b04      	cmp	r3, #4
 8001ba6:	d004      	beq.n	8001bb2 <__aeabi_dsub+0x12a>
 8001ba8:	1d38      	adds	r0, r7, #4
 8001baa:	42b8      	cmp	r0, r7
 8001bac:	41bf      	sbcs	r7, r7
 8001bae:	427f      	negs	r7, r7
 8001bb0:	19e4      	adds	r4, r4, r7
 8001bb2:	0223      	lsls	r3, r4, #8
 8001bb4:	d400      	bmi.n	8001bb8 <__aeabi_dsub+0x130>
 8001bb6:	e368      	b.n	800228a <__aeabi_dsub+0x802>
 8001bb8:	4b8c      	ldr	r3, [pc, #560]	@ (8001dec <__aeabi_dsub+0x364>)
 8001bba:	3501      	adds	r5, #1
 8001bbc:	429d      	cmp	r5, r3
 8001bbe:	d100      	bne.n	8001bc2 <__aeabi_dsub+0x13a>
 8001bc0:	e0f4      	b.n	8001dac <__aeabi_dsub+0x324>
 8001bc2:	4b8b      	ldr	r3, [pc, #556]	@ (8001df0 <__aeabi_dsub+0x368>)
 8001bc4:	056d      	lsls	r5, r5, #21
 8001bc6:	401c      	ands	r4, r3
 8001bc8:	0d6d      	lsrs	r5, r5, #21
 8001bca:	0767      	lsls	r7, r4, #29
 8001bcc:	08c0      	lsrs	r0, r0, #3
 8001bce:	0264      	lsls	r4, r4, #9
 8001bd0:	4307      	orrs	r7, r0
 8001bd2:	0b24      	lsrs	r4, r4, #12
 8001bd4:	e0ec      	b.n	8001db0 <__aeabi_dsub+0x328>
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	dc00      	bgt.n	8001bdc <__aeabi_dsub+0x154>
 8001bda:	e329      	b.n	8002230 <__aeabi_dsub+0x7a8>
 8001bdc:	4649      	mov	r1, r9
 8001bde:	2900      	cmp	r1, #0
 8001be0:	d000      	beq.n	8001be4 <__aeabi_dsub+0x15c>
 8001be2:	e0d6      	b.n	8001d92 <__aeabi_dsub+0x30a>
 8001be4:	4659      	mov	r1, fp
 8001be6:	4311      	orrs	r1, r2
 8001be8:	d100      	bne.n	8001bec <__aeabi_dsub+0x164>
 8001bea:	e12e      	b.n	8001e4a <__aeabi_dsub+0x3c2>
 8001bec:	1e59      	subs	r1, r3, #1
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d100      	bne.n	8001bf4 <__aeabi_dsub+0x16c>
 8001bf2:	e1e6      	b.n	8001fc2 <__aeabi_dsub+0x53a>
 8001bf4:	42bb      	cmp	r3, r7
 8001bf6:	d100      	bne.n	8001bfa <__aeabi_dsub+0x172>
 8001bf8:	e182      	b.n	8001f00 <__aeabi_dsub+0x478>
 8001bfa:	2701      	movs	r7, #1
 8001bfc:	000b      	movs	r3, r1
 8001bfe:	2938      	cmp	r1, #56	@ 0x38
 8001c00:	dc14      	bgt.n	8001c2c <__aeabi_dsub+0x1a4>
 8001c02:	2b1f      	cmp	r3, #31
 8001c04:	dd00      	ble.n	8001c08 <__aeabi_dsub+0x180>
 8001c06:	e23c      	b.n	8002082 <__aeabi_dsub+0x5fa>
 8001c08:	2720      	movs	r7, #32
 8001c0a:	1af9      	subs	r1, r7, r3
 8001c0c:	468c      	mov	ip, r1
 8001c0e:	4659      	mov	r1, fp
 8001c10:	4667      	mov	r7, ip
 8001c12:	40b9      	lsls	r1, r7
 8001c14:	000f      	movs	r7, r1
 8001c16:	0011      	movs	r1, r2
 8001c18:	40d9      	lsrs	r1, r3
 8001c1a:	430f      	orrs	r7, r1
 8001c1c:	4661      	mov	r1, ip
 8001c1e:	408a      	lsls	r2, r1
 8001c20:	1e51      	subs	r1, r2, #1
 8001c22:	418a      	sbcs	r2, r1
 8001c24:	4659      	mov	r1, fp
 8001c26:	40d9      	lsrs	r1, r3
 8001c28:	4317      	orrs	r7, r2
 8001c2a:	1864      	adds	r4, r4, r1
 8001c2c:	183f      	adds	r7, r7, r0
 8001c2e:	4287      	cmp	r7, r0
 8001c30:	4180      	sbcs	r0, r0
 8001c32:	4240      	negs	r0, r0
 8001c34:	1824      	adds	r4, r4, r0
 8001c36:	0223      	lsls	r3, r4, #8
 8001c38:	d400      	bmi.n	8001c3c <__aeabi_dsub+0x1b4>
 8001c3a:	e0c6      	b.n	8001dca <__aeabi_dsub+0x342>
 8001c3c:	4b6b      	ldr	r3, [pc, #428]	@ (8001dec <__aeabi_dsub+0x364>)
 8001c3e:	3501      	adds	r5, #1
 8001c40:	429d      	cmp	r5, r3
 8001c42:	d100      	bne.n	8001c46 <__aeabi_dsub+0x1be>
 8001c44:	e0b2      	b.n	8001dac <__aeabi_dsub+0x324>
 8001c46:	2101      	movs	r1, #1
 8001c48:	4b69      	ldr	r3, [pc, #420]	@ (8001df0 <__aeabi_dsub+0x368>)
 8001c4a:	087a      	lsrs	r2, r7, #1
 8001c4c:	401c      	ands	r4, r3
 8001c4e:	4039      	ands	r1, r7
 8001c50:	430a      	orrs	r2, r1
 8001c52:	07e7      	lsls	r7, r4, #31
 8001c54:	4317      	orrs	r7, r2
 8001c56:	0864      	lsrs	r4, r4, #1
 8001c58:	e79e      	b.n	8001b98 <__aeabi_dsub+0x110>
 8001c5a:	4b66      	ldr	r3, [pc, #408]	@ (8001df4 <__aeabi_dsub+0x36c>)
 8001c5c:	4311      	orrs	r1, r2
 8001c5e:	468a      	mov	sl, r1
 8001c60:	18eb      	adds	r3, r5, r3
 8001c62:	2900      	cmp	r1, #0
 8001c64:	d028      	beq.n	8001cb8 <__aeabi_dsub+0x230>
 8001c66:	4566      	cmp	r6, ip
 8001c68:	d02c      	beq.n	8001cc4 <__aeabi_dsub+0x23c>
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d05b      	beq.n	8001d26 <__aeabi_dsub+0x29e>
 8001c6e:	2d00      	cmp	r5, #0
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dsub+0x1ec>
 8001c72:	e12c      	b.n	8001ece <__aeabi_dsub+0x446>
 8001c74:	465b      	mov	r3, fp
 8001c76:	4666      	mov	r6, ip
 8001c78:	075f      	lsls	r7, r3, #29
 8001c7a:	08d2      	lsrs	r2, r2, #3
 8001c7c:	4317      	orrs	r7, r2
 8001c7e:	08dd      	lsrs	r5, r3, #3
 8001c80:	003b      	movs	r3, r7
 8001c82:	432b      	orrs	r3, r5
 8001c84:	d100      	bne.n	8001c88 <__aeabi_dsub+0x200>
 8001c86:	e0e2      	b.n	8001e4e <__aeabi_dsub+0x3c6>
 8001c88:	2480      	movs	r4, #128	@ 0x80
 8001c8a:	0324      	lsls	r4, r4, #12
 8001c8c:	432c      	orrs	r4, r5
 8001c8e:	0324      	lsls	r4, r4, #12
 8001c90:	4d56      	ldr	r5, [pc, #344]	@ (8001dec <__aeabi_dsub+0x364>)
 8001c92:	0b24      	lsrs	r4, r4, #12
 8001c94:	e08c      	b.n	8001db0 <__aeabi_dsub+0x328>
 8001c96:	4659      	mov	r1, fp
 8001c98:	4311      	orrs	r1, r2
 8001c9a:	d100      	bne.n	8001c9e <__aeabi_dsub+0x216>
 8001c9c:	e0d5      	b.n	8001e4a <__aeabi_dsub+0x3c2>
 8001c9e:	1e59      	subs	r1, r3, #1
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d100      	bne.n	8001ca6 <__aeabi_dsub+0x21e>
 8001ca4:	e1b9      	b.n	800201a <__aeabi_dsub+0x592>
 8001ca6:	42bb      	cmp	r3, r7
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dsub+0x224>
 8001caa:	e1b1      	b.n	8002010 <__aeabi_dsub+0x588>
 8001cac:	2701      	movs	r7, #1
 8001cae:	000b      	movs	r3, r1
 8001cb0:	2938      	cmp	r1, #56	@ 0x38
 8001cb2:	dd00      	ble.n	8001cb6 <__aeabi_dsub+0x22e>
 8001cb4:	e740      	b.n	8001b38 <__aeabi_dsub+0xb0>
 8001cb6:	e72a      	b.n	8001b0e <__aeabi_dsub+0x86>
 8001cb8:	4661      	mov	r1, ip
 8001cba:	2701      	movs	r7, #1
 8001cbc:	4079      	eors	r1, r7
 8001cbe:	468c      	mov	ip, r1
 8001cc0:	4566      	cmp	r6, ip
 8001cc2:	d1d2      	bne.n	8001c6a <__aeabi_dsub+0x1e2>
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d100      	bne.n	8001cca <__aeabi_dsub+0x242>
 8001cc8:	e0c5      	b.n	8001e56 <__aeabi_dsub+0x3ce>
 8001cca:	2d00      	cmp	r5, #0
 8001ccc:	d000      	beq.n	8001cd0 <__aeabi_dsub+0x248>
 8001cce:	e155      	b.n	8001f7c <__aeabi_dsub+0x4f4>
 8001cd0:	464b      	mov	r3, r9
 8001cd2:	0025      	movs	r5, r4
 8001cd4:	4305      	orrs	r5, r0
 8001cd6:	d100      	bne.n	8001cda <__aeabi_dsub+0x252>
 8001cd8:	e212      	b.n	8002100 <__aeabi_dsub+0x678>
 8001cda:	1e59      	subs	r1, r3, #1
 8001cdc:	468c      	mov	ip, r1
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d100      	bne.n	8001ce4 <__aeabi_dsub+0x25c>
 8001ce2:	e249      	b.n	8002178 <__aeabi_dsub+0x6f0>
 8001ce4:	4d41      	ldr	r5, [pc, #260]	@ (8001dec <__aeabi_dsub+0x364>)
 8001ce6:	42ab      	cmp	r3, r5
 8001ce8:	d100      	bne.n	8001cec <__aeabi_dsub+0x264>
 8001cea:	e28f      	b.n	800220c <__aeabi_dsub+0x784>
 8001cec:	2701      	movs	r7, #1
 8001cee:	2938      	cmp	r1, #56	@ 0x38
 8001cf0:	dc11      	bgt.n	8001d16 <__aeabi_dsub+0x28e>
 8001cf2:	4663      	mov	r3, ip
 8001cf4:	2b1f      	cmp	r3, #31
 8001cf6:	dd00      	ble.n	8001cfa <__aeabi_dsub+0x272>
 8001cf8:	e25b      	b.n	80021b2 <__aeabi_dsub+0x72a>
 8001cfa:	4661      	mov	r1, ip
 8001cfc:	2320      	movs	r3, #32
 8001cfe:	0027      	movs	r7, r4
 8001d00:	1a5b      	subs	r3, r3, r1
 8001d02:	0005      	movs	r5, r0
 8001d04:	4098      	lsls	r0, r3
 8001d06:	409f      	lsls	r7, r3
 8001d08:	40cd      	lsrs	r5, r1
 8001d0a:	1e43      	subs	r3, r0, #1
 8001d0c:	4198      	sbcs	r0, r3
 8001d0e:	40cc      	lsrs	r4, r1
 8001d10:	432f      	orrs	r7, r5
 8001d12:	4307      	orrs	r7, r0
 8001d14:	44a3      	add	fp, r4
 8001d16:	18bf      	adds	r7, r7, r2
 8001d18:	4297      	cmp	r7, r2
 8001d1a:	4192      	sbcs	r2, r2
 8001d1c:	4252      	negs	r2, r2
 8001d1e:	445a      	add	r2, fp
 8001d20:	0014      	movs	r4, r2
 8001d22:	464d      	mov	r5, r9
 8001d24:	e787      	b.n	8001c36 <__aeabi_dsub+0x1ae>
 8001d26:	4f34      	ldr	r7, [pc, #208]	@ (8001df8 <__aeabi_dsub+0x370>)
 8001d28:	1c6b      	adds	r3, r5, #1
 8001d2a:	423b      	tst	r3, r7
 8001d2c:	d000      	beq.n	8001d30 <__aeabi_dsub+0x2a8>
 8001d2e:	e0b6      	b.n	8001e9e <__aeabi_dsub+0x416>
 8001d30:	4659      	mov	r1, fp
 8001d32:	0023      	movs	r3, r4
 8001d34:	4311      	orrs	r1, r2
 8001d36:	000f      	movs	r7, r1
 8001d38:	4303      	orrs	r3, r0
 8001d3a:	2d00      	cmp	r5, #0
 8001d3c:	d000      	beq.n	8001d40 <__aeabi_dsub+0x2b8>
 8001d3e:	e126      	b.n	8001f8e <__aeabi_dsub+0x506>
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d100      	bne.n	8001d46 <__aeabi_dsub+0x2be>
 8001d44:	e1c0      	b.n	80020c8 <__aeabi_dsub+0x640>
 8001d46:	2900      	cmp	r1, #0
 8001d48:	d100      	bne.n	8001d4c <__aeabi_dsub+0x2c4>
 8001d4a:	e0a1      	b.n	8001e90 <__aeabi_dsub+0x408>
 8001d4c:	1a83      	subs	r3, r0, r2
 8001d4e:	4698      	mov	r8, r3
 8001d50:	465b      	mov	r3, fp
 8001d52:	4540      	cmp	r0, r8
 8001d54:	41ad      	sbcs	r5, r5
 8001d56:	1ae3      	subs	r3, r4, r3
 8001d58:	426d      	negs	r5, r5
 8001d5a:	1b5b      	subs	r3, r3, r5
 8001d5c:	2580      	movs	r5, #128	@ 0x80
 8001d5e:	042d      	lsls	r5, r5, #16
 8001d60:	422b      	tst	r3, r5
 8001d62:	d100      	bne.n	8001d66 <__aeabi_dsub+0x2de>
 8001d64:	e14b      	b.n	8001ffe <__aeabi_dsub+0x576>
 8001d66:	465b      	mov	r3, fp
 8001d68:	1a10      	subs	r0, r2, r0
 8001d6a:	4282      	cmp	r2, r0
 8001d6c:	4192      	sbcs	r2, r2
 8001d6e:	1b1c      	subs	r4, r3, r4
 8001d70:	0007      	movs	r7, r0
 8001d72:	2601      	movs	r6, #1
 8001d74:	4663      	mov	r3, ip
 8001d76:	4252      	negs	r2, r2
 8001d78:	1aa4      	subs	r4, r4, r2
 8001d7a:	4327      	orrs	r7, r4
 8001d7c:	401e      	ands	r6, r3
 8001d7e:	2f00      	cmp	r7, #0
 8001d80:	d100      	bne.n	8001d84 <__aeabi_dsub+0x2fc>
 8001d82:	e142      	b.n	800200a <__aeabi_dsub+0x582>
 8001d84:	422c      	tst	r4, r5
 8001d86:	d100      	bne.n	8001d8a <__aeabi_dsub+0x302>
 8001d88:	e26d      	b.n	8002266 <__aeabi_dsub+0x7de>
 8001d8a:	4b19      	ldr	r3, [pc, #100]	@ (8001df0 <__aeabi_dsub+0x368>)
 8001d8c:	2501      	movs	r5, #1
 8001d8e:	401c      	ands	r4, r3
 8001d90:	e71b      	b.n	8001bca <__aeabi_dsub+0x142>
 8001d92:	42bd      	cmp	r5, r7
 8001d94:	d100      	bne.n	8001d98 <__aeabi_dsub+0x310>
 8001d96:	e13b      	b.n	8002010 <__aeabi_dsub+0x588>
 8001d98:	2701      	movs	r7, #1
 8001d9a:	2b38      	cmp	r3, #56	@ 0x38
 8001d9c:	dd00      	ble.n	8001da0 <__aeabi_dsub+0x318>
 8001d9e:	e745      	b.n	8001c2c <__aeabi_dsub+0x1a4>
 8001da0:	2780      	movs	r7, #128	@ 0x80
 8001da2:	4659      	mov	r1, fp
 8001da4:	043f      	lsls	r7, r7, #16
 8001da6:	4339      	orrs	r1, r7
 8001da8:	468b      	mov	fp, r1
 8001daa:	e72a      	b.n	8001c02 <__aeabi_dsub+0x17a>
 8001dac:	2400      	movs	r4, #0
 8001dae:	2700      	movs	r7, #0
 8001db0:	052d      	lsls	r5, r5, #20
 8001db2:	4325      	orrs	r5, r4
 8001db4:	07f6      	lsls	r6, r6, #31
 8001db6:	4335      	orrs	r5, r6
 8001db8:	0038      	movs	r0, r7
 8001dba:	0029      	movs	r1, r5
 8001dbc:	b003      	add	sp, #12
 8001dbe:	bcf0      	pop	{r4, r5, r6, r7}
 8001dc0:	46bb      	mov	fp, r7
 8001dc2:	46b2      	mov	sl, r6
 8001dc4:	46a9      	mov	r9, r5
 8001dc6:	46a0      	mov	r8, r4
 8001dc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dca:	077b      	lsls	r3, r7, #29
 8001dcc:	d004      	beq.n	8001dd8 <__aeabi_dsub+0x350>
 8001dce:	230f      	movs	r3, #15
 8001dd0:	403b      	ands	r3, r7
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d000      	beq.n	8001dd8 <__aeabi_dsub+0x350>
 8001dd6:	e6e7      	b.n	8001ba8 <__aeabi_dsub+0x120>
 8001dd8:	002b      	movs	r3, r5
 8001dda:	08f8      	lsrs	r0, r7, #3
 8001ddc:	4a03      	ldr	r2, [pc, #12]	@ (8001dec <__aeabi_dsub+0x364>)
 8001dde:	0767      	lsls	r7, r4, #29
 8001de0:	4307      	orrs	r7, r0
 8001de2:	08e5      	lsrs	r5, r4, #3
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d100      	bne.n	8001dea <__aeabi_dsub+0x362>
 8001de8:	e74a      	b.n	8001c80 <__aeabi_dsub+0x1f8>
 8001dea:	e0a5      	b.n	8001f38 <__aeabi_dsub+0x4b0>
 8001dec:	000007ff 	.word	0x000007ff
 8001df0:	ff7fffff 	.word	0xff7fffff
 8001df4:	fffff801 	.word	0xfffff801
 8001df8:	000007fe 	.word	0x000007fe
 8001dfc:	0038      	movs	r0, r7
 8001dfe:	f000 fb81 	bl	8002504 <__clzsi2>
 8001e02:	0003      	movs	r3, r0
 8001e04:	3318      	adds	r3, #24
 8001e06:	2b1f      	cmp	r3, #31
 8001e08:	dc00      	bgt.n	8001e0c <__aeabi_dsub+0x384>
 8001e0a:	e6a7      	b.n	8001b5c <__aeabi_dsub+0xd4>
 8001e0c:	003a      	movs	r2, r7
 8001e0e:	3808      	subs	r0, #8
 8001e10:	4082      	lsls	r2, r0
 8001e12:	429d      	cmp	r5, r3
 8001e14:	dd00      	ble.n	8001e18 <__aeabi_dsub+0x390>
 8001e16:	e08a      	b.n	8001f2e <__aeabi_dsub+0x4a6>
 8001e18:	1b5b      	subs	r3, r3, r5
 8001e1a:	1c58      	adds	r0, r3, #1
 8001e1c:	281f      	cmp	r0, #31
 8001e1e:	dc00      	bgt.n	8001e22 <__aeabi_dsub+0x39a>
 8001e20:	e1d8      	b.n	80021d4 <__aeabi_dsub+0x74c>
 8001e22:	0017      	movs	r7, r2
 8001e24:	3b1f      	subs	r3, #31
 8001e26:	40df      	lsrs	r7, r3
 8001e28:	2820      	cmp	r0, #32
 8001e2a:	d005      	beq.n	8001e38 <__aeabi_dsub+0x3b0>
 8001e2c:	2340      	movs	r3, #64	@ 0x40
 8001e2e:	1a1b      	subs	r3, r3, r0
 8001e30:	409a      	lsls	r2, r3
 8001e32:	1e53      	subs	r3, r2, #1
 8001e34:	419a      	sbcs	r2, r3
 8001e36:	4317      	orrs	r7, r2
 8001e38:	2500      	movs	r5, #0
 8001e3a:	2f00      	cmp	r7, #0
 8001e3c:	d100      	bne.n	8001e40 <__aeabi_dsub+0x3b8>
 8001e3e:	e0e5      	b.n	800200c <__aeabi_dsub+0x584>
 8001e40:	077b      	lsls	r3, r7, #29
 8001e42:	d000      	beq.n	8001e46 <__aeabi_dsub+0x3be>
 8001e44:	e6ab      	b.n	8001b9e <__aeabi_dsub+0x116>
 8001e46:	002c      	movs	r4, r5
 8001e48:	e7c6      	b.n	8001dd8 <__aeabi_dsub+0x350>
 8001e4a:	08c0      	lsrs	r0, r0, #3
 8001e4c:	e7c6      	b.n	8001ddc <__aeabi_dsub+0x354>
 8001e4e:	2700      	movs	r7, #0
 8001e50:	2400      	movs	r4, #0
 8001e52:	4dd1      	ldr	r5, [pc, #836]	@ (8002198 <__aeabi_dsub+0x710>)
 8001e54:	e7ac      	b.n	8001db0 <__aeabi_dsub+0x328>
 8001e56:	4fd1      	ldr	r7, [pc, #836]	@ (800219c <__aeabi_dsub+0x714>)
 8001e58:	1c6b      	adds	r3, r5, #1
 8001e5a:	423b      	tst	r3, r7
 8001e5c:	d171      	bne.n	8001f42 <__aeabi_dsub+0x4ba>
 8001e5e:	0023      	movs	r3, r4
 8001e60:	4303      	orrs	r3, r0
 8001e62:	2d00      	cmp	r5, #0
 8001e64:	d000      	beq.n	8001e68 <__aeabi_dsub+0x3e0>
 8001e66:	e14e      	b.n	8002106 <__aeabi_dsub+0x67e>
 8001e68:	4657      	mov	r7, sl
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d100      	bne.n	8001e70 <__aeabi_dsub+0x3e8>
 8001e6e:	e1b5      	b.n	80021dc <__aeabi_dsub+0x754>
 8001e70:	2f00      	cmp	r7, #0
 8001e72:	d00d      	beq.n	8001e90 <__aeabi_dsub+0x408>
 8001e74:	1883      	adds	r3, r0, r2
 8001e76:	4283      	cmp	r3, r0
 8001e78:	4180      	sbcs	r0, r0
 8001e7a:	445c      	add	r4, fp
 8001e7c:	4240      	negs	r0, r0
 8001e7e:	1824      	adds	r4, r4, r0
 8001e80:	0222      	lsls	r2, r4, #8
 8001e82:	d500      	bpl.n	8001e86 <__aeabi_dsub+0x3fe>
 8001e84:	e1c8      	b.n	8002218 <__aeabi_dsub+0x790>
 8001e86:	001f      	movs	r7, r3
 8001e88:	4698      	mov	r8, r3
 8001e8a:	4327      	orrs	r7, r4
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x408>
 8001e8e:	e0bc      	b.n	800200a <__aeabi_dsub+0x582>
 8001e90:	4643      	mov	r3, r8
 8001e92:	0767      	lsls	r7, r4, #29
 8001e94:	08db      	lsrs	r3, r3, #3
 8001e96:	431f      	orrs	r7, r3
 8001e98:	08e5      	lsrs	r5, r4, #3
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	e04c      	b.n	8001f38 <__aeabi_dsub+0x4b0>
 8001e9e:	1a83      	subs	r3, r0, r2
 8001ea0:	4698      	mov	r8, r3
 8001ea2:	465b      	mov	r3, fp
 8001ea4:	4540      	cmp	r0, r8
 8001ea6:	41bf      	sbcs	r7, r7
 8001ea8:	1ae3      	subs	r3, r4, r3
 8001eaa:	427f      	negs	r7, r7
 8001eac:	1bdb      	subs	r3, r3, r7
 8001eae:	021f      	lsls	r7, r3, #8
 8001eb0:	d47c      	bmi.n	8001fac <__aeabi_dsub+0x524>
 8001eb2:	4647      	mov	r7, r8
 8001eb4:	431f      	orrs	r7, r3
 8001eb6:	d100      	bne.n	8001eba <__aeabi_dsub+0x432>
 8001eb8:	e0a6      	b.n	8002008 <__aeabi_dsub+0x580>
 8001eba:	001c      	movs	r4, r3
 8001ebc:	4647      	mov	r7, r8
 8001ebe:	e645      	b.n	8001b4c <__aeabi_dsub+0xc4>
 8001ec0:	4cb7      	ldr	r4, [pc, #732]	@ (80021a0 <__aeabi_dsub+0x718>)
 8001ec2:	1aed      	subs	r5, r5, r3
 8001ec4:	4014      	ands	r4, r2
 8001ec6:	077b      	lsls	r3, r7, #29
 8001ec8:	d000      	beq.n	8001ecc <__aeabi_dsub+0x444>
 8001eca:	e780      	b.n	8001dce <__aeabi_dsub+0x346>
 8001ecc:	e784      	b.n	8001dd8 <__aeabi_dsub+0x350>
 8001ece:	464b      	mov	r3, r9
 8001ed0:	0025      	movs	r5, r4
 8001ed2:	4305      	orrs	r5, r0
 8001ed4:	d066      	beq.n	8001fa4 <__aeabi_dsub+0x51c>
 8001ed6:	1e5f      	subs	r7, r3, #1
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x456>
 8001edc:	e0fc      	b.n	80020d8 <__aeabi_dsub+0x650>
 8001ede:	4dae      	ldr	r5, [pc, #696]	@ (8002198 <__aeabi_dsub+0x710>)
 8001ee0:	42ab      	cmp	r3, r5
 8001ee2:	d100      	bne.n	8001ee6 <__aeabi_dsub+0x45e>
 8001ee4:	e15e      	b.n	80021a4 <__aeabi_dsub+0x71c>
 8001ee6:	4666      	mov	r6, ip
 8001ee8:	2f38      	cmp	r7, #56	@ 0x38
 8001eea:	dc00      	bgt.n	8001eee <__aeabi_dsub+0x466>
 8001eec:	e0b4      	b.n	8002058 <__aeabi_dsub+0x5d0>
 8001eee:	2001      	movs	r0, #1
 8001ef0:	1a17      	subs	r7, r2, r0
 8001ef2:	42ba      	cmp	r2, r7
 8001ef4:	4192      	sbcs	r2, r2
 8001ef6:	465b      	mov	r3, fp
 8001ef8:	4252      	negs	r2, r2
 8001efa:	464d      	mov	r5, r9
 8001efc:	1a9c      	subs	r4, r3, r2
 8001efe:	e620      	b.n	8001b42 <__aeabi_dsub+0xba>
 8001f00:	0767      	lsls	r7, r4, #29
 8001f02:	08c0      	lsrs	r0, r0, #3
 8001f04:	4307      	orrs	r7, r0
 8001f06:	08e5      	lsrs	r5, r4, #3
 8001f08:	e6ba      	b.n	8001c80 <__aeabi_dsub+0x1f8>
 8001f0a:	001f      	movs	r7, r3
 8001f0c:	4659      	mov	r1, fp
 8001f0e:	3f20      	subs	r7, #32
 8001f10:	40f9      	lsrs	r1, r7
 8001f12:	000f      	movs	r7, r1
 8001f14:	2b20      	cmp	r3, #32
 8001f16:	d005      	beq.n	8001f24 <__aeabi_dsub+0x49c>
 8001f18:	2140      	movs	r1, #64	@ 0x40
 8001f1a:	1acb      	subs	r3, r1, r3
 8001f1c:	4659      	mov	r1, fp
 8001f1e:	4099      	lsls	r1, r3
 8001f20:	430a      	orrs	r2, r1
 8001f22:	4692      	mov	sl, r2
 8001f24:	4653      	mov	r3, sl
 8001f26:	1e5a      	subs	r2, r3, #1
 8001f28:	4193      	sbcs	r3, r2
 8001f2a:	431f      	orrs	r7, r3
 8001f2c:	e604      	b.n	8001b38 <__aeabi_dsub+0xb0>
 8001f2e:	1aeb      	subs	r3, r5, r3
 8001f30:	4d9b      	ldr	r5, [pc, #620]	@ (80021a0 <__aeabi_dsub+0x718>)
 8001f32:	4015      	ands	r5, r2
 8001f34:	076f      	lsls	r7, r5, #29
 8001f36:	08ed      	lsrs	r5, r5, #3
 8001f38:	032c      	lsls	r4, r5, #12
 8001f3a:	055d      	lsls	r5, r3, #21
 8001f3c:	0b24      	lsrs	r4, r4, #12
 8001f3e:	0d6d      	lsrs	r5, r5, #21
 8001f40:	e736      	b.n	8001db0 <__aeabi_dsub+0x328>
 8001f42:	4d95      	ldr	r5, [pc, #596]	@ (8002198 <__aeabi_dsub+0x710>)
 8001f44:	42ab      	cmp	r3, r5
 8001f46:	d100      	bne.n	8001f4a <__aeabi_dsub+0x4c2>
 8001f48:	e0d6      	b.n	80020f8 <__aeabi_dsub+0x670>
 8001f4a:	1882      	adds	r2, r0, r2
 8001f4c:	0021      	movs	r1, r4
 8001f4e:	4282      	cmp	r2, r0
 8001f50:	4180      	sbcs	r0, r0
 8001f52:	4459      	add	r1, fp
 8001f54:	4240      	negs	r0, r0
 8001f56:	1808      	adds	r0, r1, r0
 8001f58:	07c7      	lsls	r7, r0, #31
 8001f5a:	0852      	lsrs	r2, r2, #1
 8001f5c:	4317      	orrs	r7, r2
 8001f5e:	0844      	lsrs	r4, r0, #1
 8001f60:	0752      	lsls	r2, r2, #29
 8001f62:	d400      	bmi.n	8001f66 <__aeabi_dsub+0x4de>
 8001f64:	e185      	b.n	8002272 <__aeabi_dsub+0x7ea>
 8001f66:	220f      	movs	r2, #15
 8001f68:	001d      	movs	r5, r3
 8001f6a:	403a      	ands	r2, r7
 8001f6c:	2a04      	cmp	r2, #4
 8001f6e:	d000      	beq.n	8001f72 <__aeabi_dsub+0x4ea>
 8001f70:	e61a      	b.n	8001ba8 <__aeabi_dsub+0x120>
 8001f72:	08ff      	lsrs	r7, r7, #3
 8001f74:	0764      	lsls	r4, r4, #29
 8001f76:	4327      	orrs	r7, r4
 8001f78:	0905      	lsrs	r5, r0, #4
 8001f7a:	e7dd      	b.n	8001f38 <__aeabi_dsub+0x4b0>
 8001f7c:	465b      	mov	r3, fp
 8001f7e:	08d2      	lsrs	r2, r2, #3
 8001f80:	075f      	lsls	r7, r3, #29
 8001f82:	4317      	orrs	r7, r2
 8001f84:	08dd      	lsrs	r5, r3, #3
 8001f86:	e67b      	b.n	8001c80 <__aeabi_dsub+0x1f8>
 8001f88:	2700      	movs	r7, #0
 8001f8a:	2400      	movs	r4, #0
 8001f8c:	e710      	b.n	8001db0 <__aeabi_dsub+0x328>
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d000      	beq.n	8001f94 <__aeabi_dsub+0x50c>
 8001f92:	e0d6      	b.n	8002142 <__aeabi_dsub+0x6ba>
 8001f94:	2900      	cmp	r1, #0
 8001f96:	d000      	beq.n	8001f9a <__aeabi_dsub+0x512>
 8001f98:	e12f      	b.n	80021fa <__aeabi_dsub+0x772>
 8001f9a:	2480      	movs	r4, #128	@ 0x80
 8001f9c:	2600      	movs	r6, #0
 8001f9e:	4d7e      	ldr	r5, [pc, #504]	@ (8002198 <__aeabi_dsub+0x710>)
 8001fa0:	0324      	lsls	r4, r4, #12
 8001fa2:	e705      	b.n	8001db0 <__aeabi_dsub+0x328>
 8001fa4:	4666      	mov	r6, ip
 8001fa6:	465c      	mov	r4, fp
 8001fa8:	08d0      	lsrs	r0, r2, #3
 8001faa:	e717      	b.n	8001ddc <__aeabi_dsub+0x354>
 8001fac:	465b      	mov	r3, fp
 8001fae:	1a17      	subs	r7, r2, r0
 8001fb0:	42ba      	cmp	r2, r7
 8001fb2:	4192      	sbcs	r2, r2
 8001fb4:	1b1c      	subs	r4, r3, r4
 8001fb6:	2601      	movs	r6, #1
 8001fb8:	4663      	mov	r3, ip
 8001fba:	4252      	negs	r2, r2
 8001fbc:	1aa4      	subs	r4, r4, r2
 8001fbe:	401e      	ands	r6, r3
 8001fc0:	e5c4      	b.n	8001b4c <__aeabi_dsub+0xc4>
 8001fc2:	1883      	adds	r3, r0, r2
 8001fc4:	4283      	cmp	r3, r0
 8001fc6:	4180      	sbcs	r0, r0
 8001fc8:	445c      	add	r4, fp
 8001fca:	4240      	negs	r0, r0
 8001fcc:	1825      	adds	r5, r4, r0
 8001fce:	022a      	lsls	r2, r5, #8
 8001fd0:	d400      	bmi.n	8001fd4 <__aeabi_dsub+0x54c>
 8001fd2:	e0da      	b.n	800218a <__aeabi_dsub+0x702>
 8001fd4:	4a72      	ldr	r2, [pc, #456]	@ (80021a0 <__aeabi_dsub+0x718>)
 8001fd6:	085b      	lsrs	r3, r3, #1
 8001fd8:	4015      	ands	r5, r2
 8001fda:	07ea      	lsls	r2, r5, #31
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	0869      	lsrs	r1, r5, #1
 8001fe0:	075b      	lsls	r3, r3, #29
 8001fe2:	d400      	bmi.n	8001fe6 <__aeabi_dsub+0x55e>
 8001fe4:	e14a      	b.n	800227c <__aeabi_dsub+0x7f4>
 8001fe6:	230f      	movs	r3, #15
 8001fe8:	4013      	ands	r3, r2
 8001fea:	2b04      	cmp	r3, #4
 8001fec:	d100      	bne.n	8001ff0 <__aeabi_dsub+0x568>
 8001fee:	e0fc      	b.n	80021ea <__aeabi_dsub+0x762>
 8001ff0:	1d17      	adds	r7, r2, #4
 8001ff2:	4297      	cmp	r7, r2
 8001ff4:	41a4      	sbcs	r4, r4
 8001ff6:	4264      	negs	r4, r4
 8001ff8:	2502      	movs	r5, #2
 8001ffa:	1864      	adds	r4, r4, r1
 8001ffc:	e6ec      	b.n	8001dd8 <__aeabi_dsub+0x350>
 8001ffe:	4647      	mov	r7, r8
 8002000:	001c      	movs	r4, r3
 8002002:	431f      	orrs	r7, r3
 8002004:	d000      	beq.n	8002008 <__aeabi_dsub+0x580>
 8002006:	e743      	b.n	8001e90 <__aeabi_dsub+0x408>
 8002008:	2600      	movs	r6, #0
 800200a:	2500      	movs	r5, #0
 800200c:	2400      	movs	r4, #0
 800200e:	e6cf      	b.n	8001db0 <__aeabi_dsub+0x328>
 8002010:	08c0      	lsrs	r0, r0, #3
 8002012:	0767      	lsls	r7, r4, #29
 8002014:	4307      	orrs	r7, r0
 8002016:	08e5      	lsrs	r5, r4, #3
 8002018:	e632      	b.n	8001c80 <__aeabi_dsub+0x1f8>
 800201a:	1a87      	subs	r7, r0, r2
 800201c:	465b      	mov	r3, fp
 800201e:	42b8      	cmp	r0, r7
 8002020:	4180      	sbcs	r0, r0
 8002022:	1ae4      	subs	r4, r4, r3
 8002024:	4240      	negs	r0, r0
 8002026:	1a24      	subs	r4, r4, r0
 8002028:	0223      	lsls	r3, r4, #8
 800202a:	d428      	bmi.n	800207e <__aeabi_dsub+0x5f6>
 800202c:	0763      	lsls	r3, r4, #29
 800202e:	08ff      	lsrs	r7, r7, #3
 8002030:	431f      	orrs	r7, r3
 8002032:	08e5      	lsrs	r5, r4, #3
 8002034:	2301      	movs	r3, #1
 8002036:	e77f      	b.n	8001f38 <__aeabi_dsub+0x4b0>
 8002038:	2b00      	cmp	r3, #0
 800203a:	d100      	bne.n	800203e <__aeabi_dsub+0x5b6>
 800203c:	e673      	b.n	8001d26 <__aeabi_dsub+0x29e>
 800203e:	464b      	mov	r3, r9
 8002040:	1b5f      	subs	r7, r3, r5
 8002042:	003b      	movs	r3, r7
 8002044:	2d00      	cmp	r5, #0
 8002046:	d100      	bne.n	800204a <__aeabi_dsub+0x5c2>
 8002048:	e742      	b.n	8001ed0 <__aeabi_dsub+0x448>
 800204a:	2f38      	cmp	r7, #56	@ 0x38
 800204c:	dd00      	ble.n	8002050 <__aeabi_dsub+0x5c8>
 800204e:	e0ec      	b.n	800222a <__aeabi_dsub+0x7a2>
 8002050:	2380      	movs	r3, #128	@ 0x80
 8002052:	000e      	movs	r6, r1
 8002054:	041b      	lsls	r3, r3, #16
 8002056:	431c      	orrs	r4, r3
 8002058:	2f1f      	cmp	r7, #31
 800205a:	dc25      	bgt.n	80020a8 <__aeabi_dsub+0x620>
 800205c:	2520      	movs	r5, #32
 800205e:	0023      	movs	r3, r4
 8002060:	1bed      	subs	r5, r5, r7
 8002062:	0001      	movs	r1, r0
 8002064:	40a8      	lsls	r0, r5
 8002066:	40ab      	lsls	r3, r5
 8002068:	40f9      	lsrs	r1, r7
 800206a:	1e45      	subs	r5, r0, #1
 800206c:	41a8      	sbcs	r0, r5
 800206e:	430b      	orrs	r3, r1
 8002070:	40fc      	lsrs	r4, r7
 8002072:	4318      	orrs	r0, r3
 8002074:	465b      	mov	r3, fp
 8002076:	1b1b      	subs	r3, r3, r4
 8002078:	469b      	mov	fp, r3
 800207a:	e739      	b.n	8001ef0 <__aeabi_dsub+0x468>
 800207c:	4666      	mov	r6, ip
 800207e:	2501      	movs	r5, #1
 8002080:	e562      	b.n	8001b48 <__aeabi_dsub+0xc0>
 8002082:	001f      	movs	r7, r3
 8002084:	4659      	mov	r1, fp
 8002086:	3f20      	subs	r7, #32
 8002088:	40f9      	lsrs	r1, r7
 800208a:	468c      	mov	ip, r1
 800208c:	2b20      	cmp	r3, #32
 800208e:	d005      	beq.n	800209c <__aeabi_dsub+0x614>
 8002090:	2740      	movs	r7, #64	@ 0x40
 8002092:	4659      	mov	r1, fp
 8002094:	1afb      	subs	r3, r7, r3
 8002096:	4099      	lsls	r1, r3
 8002098:	430a      	orrs	r2, r1
 800209a:	4692      	mov	sl, r2
 800209c:	4657      	mov	r7, sl
 800209e:	1e7b      	subs	r3, r7, #1
 80020a0:	419f      	sbcs	r7, r3
 80020a2:	4663      	mov	r3, ip
 80020a4:	431f      	orrs	r7, r3
 80020a6:	e5c1      	b.n	8001c2c <__aeabi_dsub+0x1a4>
 80020a8:	003b      	movs	r3, r7
 80020aa:	0025      	movs	r5, r4
 80020ac:	3b20      	subs	r3, #32
 80020ae:	40dd      	lsrs	r5, r3
 80020b0:	2f20      	cmp	r7, #32
 80020b2:	d004      	beq.n	80020be <__aeabi_dsub+0x636>
 80020b4:	2340      	movs	r3, #64	@ 0x40
 80020b6:	1bdb      	subs	r3, r3, r7
 80020b8:	409c      	lsls	r4, r3
 80020ba:	4320      	orrs	r0, r4
 80020bc:	4680      	mov	r8, r0
 80020be:	4640      	mov	r0, r8
 80020c0:	1e43      	subs	r3, r0, #1
 80020c2:	4198      	sbcs	r0, r3
 80020c4:	4328      	orrs	r0, r5
 80020c6:	e713      	b.n	8001ef0 <__aeabi_dsub+0x468>
 80020c8:	2900      	cmp	r1, #0
 80020ca:	d09d      	beq.n	8002008 <__aeabi_dsub+0x580>
 80020cc:	2601      	movs	r6, #1
 80020ce:	4663      	mov	r3, ip
 80020d0:	465c      	mov	r4, fp
 80020d2:	4690      	mov	r8, r2
 80020d4:	401e      	ands	r6, r3
 80020d6:	e6db      	b.n	8001e90 <__aeabi_dsub+0x408>
 80020d8:	1a17      	subs	r7, r2, r0
 80020da:	465b      	mov	r3, fp
 80020dc:	42ba      	cmp	r2, r7
 80020de:	4192      	sbcs	r2, r2
 80020e0:	1b1c      	subs	r4, r3, r4
 80020e2:	4252      	negs	r2, r2
 80020e4:	1aa4      	subs	r4, r4, r2
 80020e6:	0223      	lsls	r3, r4, #8
 80020e8:	d4c8      	bmi.n	800207c <__aeabi_dsub+0x5f4>
 80020ea:	0763      	lsls	r3, r4, #29
 80020ec:	08ff      	lsrs	r7, r7, #3
 80020ee:	431f      	orrs	r7, r3
 80020f0:	4666      	mov	r6, ip
 80020f2:	2301      	movs	r3, #1
 80020f4:	08e5      	lsrs	r5, r4, #3
 80020f6:	e71f      	b.n	8001f38 <__aeabi_dsub+0x4b0>
 80020f8:	001d      	movs	r5, r3
 80020fa:	2400      	movs	r4, #0
 80020fc:	2700      	movs	r7, #0
 80020fe:	e657      	b.n	8001db0 <__aeabi_dsub+0x328>
 8002100:	465c      	mov	r4, fp
 8002102:	08d0      	lsrs	r0, r2, #3
 8002104:	e66a      	b.n	8001ddc <__aeabi_dsub+0x354>
 8002106:	2b00      	cmp	r3, #0
 8002108:	d100      	bne.n	800210c <__aeabi_dsub+0x684>
 800210a:	e737      	b.n	8001f7c <__aeabi_dsub+0x4f4>
 800210c:	4653      	mov	r3, sl
 800210e:	08c0      	lsrs	r0, r0, #3
 8002110:	0767      	lsls	r7, r4, #29
 8002112:	4307      	orrs	r7, r0
 8002114:	08e5      	lsrs	r5, r4, #3
 8002116:	2b00      	cmp	r3, #0
 8002118:	d100      	bne.n	800211c <__aeabi_dsub+0x694>
 800211a:	e5b1      	b.n	8001c80 <__aeabi_dsub+0x1f8>
 800211c:	2380      	movs	r3, #128	@ 0x80
 800211e:	031b      	lsls	r3, r3, #12
 8002120:	421d      	tst	r5, r3
 8002122:	d008      	beq.n	8002136 <__aeabi_dsub+0x6ae>
 8002124:	4659      	mov	r1, fp
 8002126:	08c8      	lsrs	r0, r1, #3
 8002128:	4218      	tst	r0, r3
 800212a:	d104      	bne.n	8002136 <__aeabi_dsub+0x6ae>
 800212c:	08d2      	lsrs	r2, r2, #3
 800212e:	0749      	lsls	r1, r1, #29
 8002130:	430a      	orrs	r2, r1
 8002132:	0017      	movs	r7, r2
 8002134:	0005      	movs	r5, r0
 8002136:	0f7b      	lsrs	r3, r7, #29
 8002138:	00ff      	lsls	r7, r7, #3
 800213a:	08ff      	lsrs	r7, r7, #3
 800213c:	075b      	lsls	r3, r3, #29
 800213e:	431f      	orrs	r7, r3
 8002140:	e59e      	b.n	8001c80 <__aeabi_dsub+0x1f8>
 8002142:	08c0      	lsrs	r0, r0, #3
 8002144:	0763      	lsls	r3, r4, #29
 8002146:	4318      	orrs	r0, r3
 8002148:	08e5      	lsrs	r5, r4, #3
 800214a:	2900      	cmp	r1, #0
 800214c:	d053      	beq.n	80021f6 <__aeabi_dsub+0x76e>
 800214e:	2380      	movs	r3, #128	@ 0x80
 8002150:	031b      	lsls	r3, r3, #12
 8002152:	421d      	tst	r5, r3
 8002154:	d00a      	beq.n	800216c <__aeabi_dsub+0x6e4>
 8002156:	4659      	mov	r1, fp
 8002158:	08cc      	lsrs	r4, r1, #3
 800215a:	421c      	tst	r4, r3
 800215c:	d106      	bne.n	800216c <__aeabi_dsub+0x6e4>
 800215e:	2601      	movs	r6, #1
 8002160:	4663      	mov	r3, ip
 8002162:	0025      	movs	r5, r4
 8002164:	08d0      	lsrs	r0, r2, #3
 8002166:	0749      	lsls	r1, r1, #29
 8002168:	4308      	orrs	r0, r1
 800216a:	401e      	ands	r6, r3
 800216c:	0f47      	lsrs	r7, r0, #29
 800216e:	00c0      	lsls	r0, r0, #3
 8002170:	08c0      	lsrs	r0, r0, #3
 8002172:	077f      	lsls	r7, r7, #29
 8002174:	4307      	orrs	r7, r0
 8002176:	e583      	b.n	8001c80 <__aeabi_dsub+0x1f8>
 8002178:	1883      	adds	r3, r0, r2
 800217a:	4293      	cmp	r3, r2
 800217c:	4192      	sbcs	r2, r2
 800217e:	445c      	add	r4, fp
 8002180:	4252      	negs	r2, r2
 8002182:	18a5      	adds	r5, r4, r2
 8002184:	022a      	lsls	r2, r5, #8
 8002186:	d500      	bpl.n	800218a <__aeabi_dsub+0x702>
 8002188:	e724      	b.n	8001fd4 <__aeabi_dsub+0x54c>
 800218a:	076f      	lsls	r7, r5, #29
 800218c:	08db      	lsrs	r3, r3, #3
 800218e:	431f      	orrs	r7, r3
 8002190:	08ed      	lsrs	r5, r5, #3
 8002192:	2301      	movs	r3, #1
 8002194:	e6d0      	b.n	8001f38 <__aeabi_dsub+0x4b0>
 8002196:	46c0      	nop			@ (mov r8, r8)
 8002198:	000007ff 	.word	0x000007ff
 800219c:	000007fe 	.word	0x000007fe
 80021a0:	ff7fffff 	.word	0xff7fffff
 80021a4:	465b      	mov	r3, fp
 80021a6:	08d2      	lsrs	r2, r2, #3
 80021a8:	075f      	lsls	r7, r3, #29
 80021aa:	4666      	mov	r6, ip
 80021ac:	4317      	orrs	r7, r2
 80021ae:	08dd      	lsrs	r5, r3, #3
 80021b0:	e566      	b.n	8001c80 <__aeabi_dsub+0x1f8>
 80021b2:	0025      	movs	r5, r4
 80021b4:	3b20      	subs	r3, #32
 80021b6:	40dd      	lsrs	r5, r3
 80021b8:	4663      	mov	r3, ip
 80021ba:	2b20      	cmp	r3, #32
 80021bc:	d005      	beq.n	80021ca <__aeabi_dsub+0x742>
 80021be:	2340      	movs	r3, #64	@ 0x40
 80021c0:	4661      	mov	r1, ip
 80021c2:	1a5b      	subs	r3, r3, r1
 80021c4:	409c      	lsls	r4, r3
 80021c6:	4320      	orrs	r0, r4
 80021c8:	4680      	mov	r8, r0
 80021ca:	4647      	mov	r7, r8
 80021cc:	1e7b      	subs	r3, r7, #1
 80021ce:	419f      	sbcs	r7, r3
 80021d0:	432f      	orrs	r7, r5
 80021d2:	e5a0      	b.n	8001d16 <__aeabi_dsub+0x28e>
 80021d4:	2120      	movs	r1, #32
 80021d6:	2700      	movs	r7, #0
 80021d8:	1a09      	subs	r1, r1, r0
 80021da:	e4d2      	b.n	8001b82 <__aeabi_dsub+0xfa>
 80021dc:	2f00      	cmp	r7, #0
 80021de:	d100      	bne.n	80021e2 <__aeabi_dsub+0x75a>
 80021e0:	e713      	b.n	800200a <__aeabi_dsub+0x582>
 80021e2:	465c      	mov	r4, fp
 80021e4:	0017      	movs	r7, r2
 80021e6:	2500      	movs	r5, #0
 80021e8:	e5f6      	b.n	8001dd8 <__aeabi_dsub+0x350>
 80021ea:	08d7      	lsrs	r7, r2, #3
 80021ec:	0749      	lsls	r1, r1, #29
 80021ee:	2302      	movs	r3, #2
 80021f0:	430f      	orrs	r7, r1
 80021f2:	092d      	lsrs	r5, r5, #4
 80021f4:	e6a0      	b.n	8001f38 <__aeabi_dsub+0x4b0>
 80021f6:	0007      	movs	r7, r0
 80021f8:	e542      	b.n	8001c80 <__aeabi_dsub+0x1f8>
 80021fa:	465b      	mov	r3, fp
 80021fc:	2601      	movs	r6, #1
 80021fe:	075f      	lsls	r7, r3, #29
 8002200:	08dd      	lsrs	r5, r3, #3
 8002202:	4663      	mov	r3, ip
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4317      	orrs	r7, r2
 8002208:	401e      	ands	r6, r3
 800220a:	e539      	b.n	8001c80 <__aeabi_dsub+0x1f8>
 800220c:	465b      	mov	r3, fp
 800220e:	08d2      	lsrs	r2, r2, #3
 8002210:	075f      	lsls	r7, r3, #29
 8002212:	4317      	orrs	r7, r2
 8002214:	08dd      	lsrs	r5, r3, #3
 8002216:	e533      	b.n	8001c80 <__aeabi_dsub+0x1f8>
 8002218:	4a1e      	ldr	r2, [pc, #120]	@ (8002294 <__aeabi_dsub+0x80c>)
 800221a:	08db      	lsrs	r3, r3, #3
 800221c:	4022      	ands	r2, r4
 800221e:	0757      	lsls	r7, r2, #29
 8002220:	0252      	lsls	r2, r2, #9
 8002222:	2501      	movs	r5, #1
 8002224:	431f      	orrs	r7, r3
 8002226:	0b14      	lsrs	r4, r2, #12
 8002228:	e5c2      	b.n	8001db0 <__aeabi_dsub+0x328>
 800222a:	000e      	movs	r6, r1
 800222c:	2001      	movs	r0, #1
 800222e:	e65f      	b.n	8001ef0 <__aeabi_dsub+0x468>
 8002230:	2b00      	cmp	r3, #0
 8002232:	d00d      	beq.n	8002250 <__aeabi_dsub+0x7c8>
 8002234:	464b      	mov	r3, r9
 8002236:	1b5b      	subs	r3, r3, r5
 8002238:	469c      	mov	ip, r3
 800223a:	2d00      	cmp	r5, #0
 800223c:	d100      	bne.n	8002240 <__aeabi_dsub+0x7b8>
 800223e:	e548      	b.n	8001cd2 <__aeabi_dsub+0x24a>
 8002240:	2701      	movs	r7, #1
 8002242:	2b38      	cmp	r3, #56	@ 0x38
 8002244:	dd00      	ble.n	8002248 <__aeabi_dsub+0x7c0>
 8002246:	e566      	b.n	8001d16 <__aeabi_dsub+0x28e>
 8002248:	2380      	movs	r3, #128	@ 0x80
 800224a:	041b      	lsls	r3, r3, #16
 800224c:	431c      	orrs	r4, r3
 800224e:	e550      	b.n	8001cf2 <__aeabi_dsub+0x26a>
 8002250:	1c6b      	adds	r3, r5, #1
 8002252:	4d11      	ldr	r5, [pc, #68]	@ (8002298 <__aeabi_dsub+0x810>)
 8002254:	422b      	tst	r3, r5
 8002256:	d000      	beq.n	800225a <__aeabi_dsub+0x7d2>
 8002258:	e673      	b.n	8001f42 <__aeabi_dsub+0x4ba>
 800225a:	4659      	mov	r1, fp
 800225c:	0023      	movs	r3, r4
 800225e:	4311      	orrs	r1, r2
 8002260:	468a      	mov	sl, r1
 8002262:	4303      	orrs	r3, r0
 8002264:	e600      	b.n	8001e68 <__aeabi_dsub+0x3e0>
 8002266:	0767      	lsls	r7, r4, #29
 8002268:	08c0      	lsrs	r0, r0, #3
 800226a:	2300      	movs	r3, #0
 800226c:	4307      	orrs	r7, r0
 800226e:	08e5      	lsrs	r5, r4, #3
 8002270:	e662      	b.n	8001f38 <__aeabi_dsub+0x4b0>
 8002272:	0764      	lsls	r4, r4, #29
 8002274:	08ff      	lsrs	r7, r7, #3
 8002276:	4327      	orrs	r7, r4
 8002278:	0905      	lsrs	r5, r0, #4
 800227a:	e65d      	b.n	8001f38 <__aeabi_dsub+0x4b0>
 800227c:	08d2      	lsrs	r2, r2, #3
 800227e:	0749      	lsls	r1, r1, #29
 8002280:	4311      	orrs	r1, r2
 8002282:	000f      	movs	r7, r1
 8002284:	2302      	movs	r3, #2
 8002286:	092d      	lsrs	r5, r5, #4
 8002288:	e656      	b.n	8001f38 <__aeabi_dsub+0x4b0>
 800228a:	0007      	movs	r7, r0
 800228c:	e5a4      	b.n	8001dd8 <__aeabi_dsub+0x350>
 800228e:	0038      	movs	r0, r7
 8002290:	e48f      	b.n	8001bb2 <__aeabi_dsub+0x12a>
 8002292:	46c0      	nop			@ (mov r8, r8)
 8002294:	ff7fffff 	.word	0xff7fffff
 8002298:	000007fe 	.word	0x000007fe

0800229c <__aeabi_d2iz>:
 800229c:	000b      	movs	r3, r1
 800229e:	0002      	movs	r2, r0
 80022a0:	b570      	push	{r4, r5, r6, lr}
 80022a2:	4d16      	ldr	r5, [pc, #88]	@ (80022fc <__aeabi_d2iz+0x60>)
 80022a4:	030c      	lsls	r4, r1, #12
 80022a6:	b082      	sub	sp, #8
 80022a8:	0049      	lsls	r1, r1, #1
 80022aa:	2000      	movs	r0, #0
 80022ac:	9200      	str	r2, [sp, #0]
 80022ae:	9301      	str	r3, [sp, #4]
 80022b0:	0b24      	lsrs	r4, r4, #12
 80022b2:	0d49      	lsrs	r1, r1, #21
 80022b4:	0fde      	lsrs	r6, r3, #31
 80022b6:	42a9      	cmp	r1, r5
 80022b8:	dd04      	ble.n	80022c4 <__aeabi_d2iz+0x28>
 80022ba:	4811      	ldr	r0, [pc, #68]	@ (8002300 <__aeabi_d2iz+0x64>)
 80022bc:	4281      	cmp	r1, r0
 80022be:	dd03      	ble.n	80022c8 <__aeabi_d2iz+0x2c>
 80022c0:	4b10      	ldr	r3, [pc, #64]	@ (8002304 <__aeabi_d2iz+0x68>)
 80022c2:	18f0      	adds	r0, r6, r3
 80022c4:	b002      	add	sp, #8
 80022c6:	bd70      	pop	{r4, r5, r6, pc}
 80022c8:	2080      	movs	r0, #128	@ 0x80
 80022ca:	0340      	lsls	r0, r0, #13
 80022cc:	4320      	orrs	r0, r4
 80022ce:	4c0e      	ldr	r4, [pc, #56]	@ (8002308 <__aeabi_d2iz+0x6c>)
 80022d0:	1a64      	subs	r4, r4, r1
 80022d2:	2c1f      	cmp	r4, #31
 80022d4:	dd08      	ble.n	80022e8 <__aeabi_d2iz+0x4c>
 80022d6:	4b0d      	ldr	r3, [pc, #52]	@ (800230c <__aeabi_d2iz+0x70>)
 80022d8:	1a5b      	subs	r3, r3, r1
 80022da:	40d8      	lsrs	r0, r3
 80022dc:	0003      	movs	r3, r0
 80022de:	4258      	negs	r0, r3
 80022e0:	2e00      	cmp	r6, #0
 80022e2:	d1ef      	bne.n	80022c4 <__aeabi_d2iz+0x28>
 80022e4:	0018      	movs	r0, r3
 80022e6:	e7ed      	b.n	80022c4 <__aeabi_d2iz+0x28>
 80022e8:	4b09      	ldr	r3, [pc, #36]	@ (8002310 <__aeabi_d2iz+0x74>)
 80022ea:	9a00      	ldr	r2, [sp, #0]
 80022ec:	469c      	mov	ip, r3
 80022ee:	0003      	movs	r3, r0
 80022f0:	4461      	add	r1, ip
 80022f2:	408b      	lsls	r3, r1
 80022f4:	40e2      	lsrs	r2, r4
 80022f6:	4313      	orrs	r3, r2
 80022f8:	e7f1      	b.n	80022de <__aeabi_d2iz+0x42>
 80022fa:	46c0      	nop			@ (mov r8, r8)
 80022fc:	000003fe 	.word	0x000003fe
 8002300:	0000041d 	.word	0x0000041d
 8002304:	7fffffff 	.word	0x7fffffff
 8002308:	00000433 	.word	0x00000433
 800230c:	00000413 	.word	0x00000413
 8002310:	fffffbed 	.word	0xfffffbed

08002314 <__aeabi_i2d>:
 8002314:	b570      	push	{r4, r5, r6, lr}
 8002316:	2800      	cmp	r0, #0
 8002318:	d016      	beq.n	8002348 <__aeabi_i2d+0x34>
 800231a:	17c3      	asrs	r3, r0, #31
 800231c:	18c5      	adds	r5, r0, r3
 800231e:	405d      	eors	r5, r3
 8002320:	0fc4      	lsrs	r4, r0, #31
 8002322:	0028      	movs	r0, r5
 8002324:	f000 f8ee 	bl	8002504 <__clzsi2>
 8002328:	4b10      	ldr	r3, [pc, #64]	@ (800236c <__aeabi_i2d+0x58>)
 800232a:	1a1b      	subs	r3, r3, r0
 800232c:	055b      	lsls	r3, r3, #21
 800232e:	0d5b      	lsrs	r3, r3, #21
 8002330:	280a      	cmp	r0, #10
 8002332:	dc14      	bgt.n	800235e <__aeabi_i2d+0x4a>
 8002334:	0002      	movs	r2, r0
 8002336:	002e      	movs	r6, r5
 8002338:	3215      	adds	r2, #21
 800233a:	4096      	lsls	r6, r2
 800233c:	220b      	movs	r2, #11
 800233e:	1a12      	subs	r2, r2, r0
 8002340:	40d5      	lsrs	r5, r2
 8002342:	032d      	lsls	r5, r5, #12
 8002344:	0b2d      	lsrs	r5, r5, #12
 8002346:	e003      	b.n	8002350 <__aeabi_i2d+0x3c>
 8002348:	2400      	movs	r4, #0
 800234a:	2300      	movs	r3, #0
 800234c:	2500      	movs	r5, #0
 800234e:	2600      	movs	r6, #0
 8002350:	051b      	lsls	r3, r3, #20
 8002352:	432b      	orrs	r3, r5
 8002354:	07e4      	lsls	r4, r4, #31
 8002356:	4323      	orrs	r3, r4
 8002358:	0030      	movs	r0, r6
 800235a:	0019      	movs	r1, r3
 800235c:	bd70      	pop	{r4, r5, r6, pc}
 800235e:	380b      	subs	r0, #11
 8002360:	4085      	lsls	r5, r0
 8002362:	032d      	lsls	r5, r5, #12
 8002364:	2600      	movs	r6, #0
 8002366:	0b2d      	lsrs	r5, r5, #12
 8002368:	e7f2      	b.n	8002350 <__aeabi_i2d+0x3c>
 800236a:	46c0      	nop			@ (mov r8, r8)
 800236c:	0000041e 	.word	0x0000041e

08002370 <__aeabi_f2d>:
 8002370:	b570      	push	{r4, r5, r6, lr}
 8002372:	0242      	lsls	r2, r0, #9
 8002374:	0043      	lsls	r3, r0, #1
 8002376:	0fc4      	lsrs	r4, r0, #31
 8002378:	20fe      	movs	r0, #254	@ 0xfe
 800237a:	0e1b      	lsrs	r3, r3, #24
 800237c:	1c59      	adds	r1, r3, #1
 800237e:	0a55      	lsrs	r5, r2, #9
 8002380:	4208      	tst	r0, r1
 8002382:	d00c      	beq.n	800239e <__aeabi_f2d+0x2e>
 8002384:	21e0      	movs	r1, #224	@ 0xe0
 8002386:	0089      	lsls	r1, r1, #2
 8002388:	468c      	mov	ip, r1
 800238a:	076d      	lsls	r5, r5, #29
 800238c:	0b12      	lsrs	r2, r2, #12
 800238e:	4463      	add	r3, ip
 8002390:	051b      	lsls	r3, r3, #20
 8002392:	4313      	orrs	r3, r2
 8002394:	07e4      	lsls	r4, r4, #31
 8002396:	4323      	orrs	r3, r4
 8002398:	0028      	movs	r0, r5
 800239a:	0019      	movs	r1, r3
 800239c:	bd70      	pop	{r4, r5, r6, pc}
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d114      	bne.n	80023cc <__aeabi_f2d+0x5c>
 80023a2:	2d00      	cmp	r5, #0
 80023a4:	d01b      	beq.n	80023de <__aeabi_f2d+0x6e>
 80023a6:	0028      	movs	r0, r5
 80023a8:	f000 f8ac 	bl	8002504 <__clzsi2>
 80023ac:	280a      	cmp	r0, #10
 80023ae:	dc1c      	bgt.n	80023ea <__aeabi_f2d+0x7a>
 80023b0:	230b      	movs	r3, #11
 80023b2:	002a      	movs	r2, r5
 80023b4:	1a1b      	subs	r3, r3, r0
 80023b6:	40da      	lsrs	r2, r3
 80023b8:	0003      	movs	r3, r0
 80023ba:	3315      	adds	r3, #21
 80023bc:	409d      	lsls	r5, r3
 80023be:	4b0e      	ldr	r3, [pc, #56]	@ (80023f8 <__aeabi_f2d+0x88>)
 80023c0:	0312      	lsls	r2, r2, #12
 80023c2:	1a1b      	subs	r3, r3, r0
 80023c4:	055b      	lsls	r3, r3, #21
 80023c6:	0b12      	lsrs	r2, r2, #12
 80023c8:	0d5b      	lsrs	r3, r3, #21
 80023ca:	e7e1      	b.n	8002390 <__aeabi_f2d+0x20>
 80023cc:	2d00      	cmp	r5, #0
 80023ce:	d009      	beq.n	80023e4 <__aeabi_f2d+0x74>
 80023d0:	0b13      	lsrs	r3, r2, #12
 80023d2:	2280      	movs	r2, #128	@ 0x80
 80023d4:	0312      	lsls	r2, r2, #12
 80023d6:	431a      	orrs	r2, r3
 80023d8:	076d      	lsls	r5, r5, #29
 80023da:	4b08      	ldr	r3, [pc, #32]	@ (80023fc <__aeabi_f2d+0x8c>)
 80023dc:	e7d8      	b.n	8002390 <__aeabi_f2d+0x20>
 80023de:	2300      	movs	r3, #0
 80023e0:	2200      	movs	r2, #0
 80023e2:	e7d5      	b.n	8002390 <__aeabi_f2d+0x20>
 80023e4:	2200      	movs	r2, #0
 80023e6:	4b05      	ldr	r3, [pc, #20]	@ (80023fc <__aeabi_f2d+0x8c>)
 80023e8:	e7d2      	b.n	8002390 <__aeabi_f2d+0x20>
 80023ea:	0003      	movs	r3, r0
 80023ec:	002a      	movs	r2, r5
 80023ee:	3b0b      	subs	r3, #11
 80023f0:	409a      	lsls	r2, r3
 80023f2:	2500      	movs	r5, #0
 80023f4:	e7e3      	b.n	80023be <__aeabi_f2d+0x4e>
 80023f6:	46c0      	nop			@ (mov r8, r8)
 80023f8:	00000389 	.word	0x00000389
 80023fc:	000007ff 	.word	0x000007ff

08002400 <__aeabi_d2f>:
 8002400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002402:	004b      	lsls	r3, r1, #1
 8002404:	030f      	lsls	r7, r1, #12
 8002406:	0d5b      	lsrs	r3, r3, #21
 8002408:	4c3a      	ldr	r4, [pc, #232]	@ (80024f4 <__aeabi_d2f+0xf4>)
 800240a:	0f45      	lsrs	r5, r0, #29
 800240c:	b083      	sub	sp, #12
 800240e:	0a7f      	lsrs	r7, r7, #9
 8002410:	1c5e      	adds	r6, r3, #1
 8002412:	432f      	orrs	r7, r5
 8002414:	9000      	str	r0, [sp, #0]
 8002416:	9101      	str	r1, [sp, #4]
 8002418:	0fca      	lsrs	r2, r1, #31
 800241a:	00c5      	lsls	r5, r0, #3
 800241c:	4226      	tst	r6, r4
 800241e:	d00b      	beq.n	8002438 <__aeabi_d2f+0x38>
 8002420:	4935      	ldr	r1, [pc, #212]	@ (80024f8 <__aeabi_d2f+0xf8>)
 8002422:	185c      	adds	r4, r3, r1
 8002424:	2cfe      	cmp	r4, #254	@ 0xfe
 8002426:	dd13      	ble.n	8002450 <__aeabi_d2f+0x50>
 8002428:	20ff      	movs	r0, #255	@ 0xff
 800242a:	2300      	movs	r3, #0
 800242c:	05c0      	lsls	r0, r0, #23
 800242e:	4318      	orrs	r0, r3
 8002430:	07d2      	lsls	r2, r2, #31
 8002432:	4310      	orrs	r0, r2
 8002434:	b003      	add	sp, #12
 8002436:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002438:	433d      	orrs	r5, r7
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <__aeabi_d2f+0x42>
 800243e:	2000      	movs	r0, #0
 8002440:	e7f4      	b.n	800242c <__aeabi_d2f+0x2c>
 8002442:	2d00      	cmp	r5, #0
 8002444:	d0f0      	beq.n	8002428 <__aeabi_d2f+0x28>
 8002446:	2380      	movs	r3, #128	@ 0x80
 8002448:	03db      	lsls	r3, r3, #15
 800244a:	20ff      	movs	r0, #255	@ 0xff
 800244c:	433b      	orrs	r3, r7
 800244e:	e7ed      	b.n	800242c <__aeabi_d2f+0x2c>
 8002450:	2c00      	cmp	r4, #0
 8002452:	dd0c      	ble.n	800246e <__aeabi_d2f+0x6e>
 8002454:	9b00      	ldr	r3, [sp, #0]
 8002456:	00ff      	lsls	r7, r7, #3
 8002458:	019b      	lsls	r3, r3, #6
 800245a:	1e58      	subs	r0, r3, #1
 800245c:	4183      	sbcs	r3, r0
 800245e:	0f69      	lsrs	r1, r5, #29
 8002460:	433b      	orrs	r3, r7
 8002462:	430b      	orrs	r3, r1
 8002464:	0759      	lsls	r1, r3, #29
 8002466:	d127      	bne.n	80024b8 <__aeabi_d2f+0xb8>
 8002468:	08db      	lsrs	r3, r3, #3
 800246a:	b2e0      	uxtb	r0, r4
 800246c:	e7de      	b.n	800242c <__aeabi_d2f+0x2c>
 800246e:	0021      	movs	r1, r4
 8002470:	3117      	adds	r1, #23
 8002472:	db31      	blt.n	80024d8 <__aeabi_d2f+0xd8>
 8002474:	2180      	movs	r1, #128	@ 0x80
 8002476:	201e      	movs	r0, #30
 8002478:	0409      	lsls	r1, r1, #16
 800247a:	4339      	orrs	r1, r7
 800247c:	1b00      	subs	r0, r0, r4
 800247e:	281f      	cmp	r0, #31
 8002480:	dd2d      	ble.n	80024de <__aeabi_d2f+0xde>
 8002482:	2602      	movs	r6, #2
 8002484:	4276      	negs	r6, r6
 8002486:	1b34      	subs	r4, r6, r4
 8002488:	000e      	movs	r6, r1
 800248a:	40e6      	lsrs	r6, r4
 800248c:	0034      	movs	r4, r6
 800248e:	2820      	cmp	r0, #32
 8002490:	d004      	beq.n	800249c <__aeabi_d2f+0x9c>
 8002492:	481a      	ldr	r0, [pc, #104]	@ (80024fc <__aeabi_d2f+0xfc>)
 8002494:	4684      	mov	ip, r0
 8002496:	4463      	add	r3, ip
 8002498:	4099      	lsls	r1, r3
 800249a:	430d      	orrs	r5, r1
 800249c:	002b      	movs	r3, r5
 800249e:	1e59      	subs	r1, r3, #1
 80024a0:	418b      	sbcs	r3, r1
 80024a2:	4323      	orrs	r3, r4
 80024a4:	0759      	lsls	r1, r3, #29
 80024a6:	d003      	beq.n	80024b0 <__aeabi_d2f+0xb0>
 80024a8:	210f      	movs	r1, #15
 80024aa:	4019      	ands	r1, r3
 80024ac:	2904      	cmp	r1, #4
 80024ae:	d10b      	bne.n	80024c8 <__aeabi_d2f+0xc8>
 80024b0:	019b      	lsls	r3, r3, #6
 80024b2:	2000      	movs	r0, #0
 80024b4:	0a5b      	lsrs	r3, r3, #9
 80024b6:	e7b9      	b.n	800242c <__aeabi_d2f+0x2c>
 80024b8:	210f      	movs	r1, #15
 80024ba:	4019      	ands	r1, r3
 80024bc:	2904      	cmp	r1, #4
 80024be:	d104      	bne.n	80024ca <__aeabi_d2f+0xca>
 80024c0:	019b      	lsls	r3, r3, #6
 80024c2:	0a5b      	lsrs	r3, r3, #9
 80024c4:	b2e0      	uxtb	r0, r4
 80024c6:	e7b1      	b.n	800242c <__aeabi_d2f+0x2c>
 80024c8:	2400      	movs	r4, #0
 80024ca:	3304      	adds	r3, #4
 80024cc:	0159      	lsls	r1, r3, #5
 80024ce:	d5f7      	bpl.n	80024c0 <__aeabi_d2f+0xc0>
 80024d0:	3401      	adds	r4, #1
 80024d2:	2300      	movs	r3, #0
 80024d4:	b2e0      	uxtb	r0, r4
 80024d6:	e7a9      	b.n	800242c <__aeabi_d2f+0x2c>
 80024d8:	2000      	movs	r0, #0
 80024da:	2300      	movs	r3, #0
 80024dc:	e7a6      	b.n	800242c <__aeabi_d2f+0x2c>
 80024de:	4c08      	ldr	r4, [pc, #32]	@ (8002500 <__aeabi_d2f+0x100>)
 80024e0:	191c      	adds	r4, r3, r4
 80024e2:	002b      	movs	r3, r5
 80024e4:	40a5      	lsls	r5, r4
 80024e6:	40c3      	lsrs	r3, r0
 80024e8:	40a1      	lsls	r1, r4
 80024ea:	1e68      	subs	r0, r5, #1
 80024ec:	4185      	sbcs	r5, r0
 80024ee:	4329      	orrs	r1, r5
 80024f0:	430b      	orrs	r3, r1
 80024f2:	e7d7      	b.n	80024a4 <__aeabi_d2f+0xa4>
 80024f4:	000007fe 	.word	0x000007fe
 80024f8:	fffffc80 	.word	0xfffffc80
 80024fc:	fffffca2 	.word	0xfffffca2
 8002500:	fffffc82 	.word	0xfffffc82

08002504 <__clzsi2>:
 8002504:	211c      	movs	r1, #28
 8002506:	2301      	movs	r3, #1
 8002508:	041b      	lsls	r3, r3, #16
 800250a:	4298      	cmp	r0, r3
 800250c:	d301      	bcc.n	8002512 <__clzsi2+0xe>
 800250e:	0c00      	lsrs	r0, r0, #16
 8002510:	3910      	subs	r1, #16
 8002512:	0a1b      	lsrs	r3, r3, #8
 8002514:	4298      	cmp	r0, r3
 8002516:	d301      	bcc.n	800251c <__clzsi2+0x18>
 8002518:	0a00      	lsrs	r0, r0, #8
 800251a:	3908      	subs	r1, #8
 800251c:	091b      	lsrs	r3, r3, #4
 800251e:	4298      	cmp	r0, r3
 8002520:	d301      	bcc.n	8002526 <__clzsi2+0x22>
 8002522:	0900      	lsrs	r0, r0, #4
 8002524:	3904      	subs	r1, #4
 8002526:	a202      	add	r2, pc, #8	@ (adr r2, 8002530 <__clzsi2+0x2c>)
 8002528:	5c10      	ldrb	r0, [r2, r0]
 800252a:	1840      	adds	r0, r0, r1
 800252c:	4770      	bx	lr
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	02020304 	.word	0x02020304
 8002534:	01010101 	.word	0x01010101
	...

08002540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002546:	f000 fd5d 	bl	8003004 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800254a:	f000 f8d9 	bl	8002700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800254e:	f000 f999 	bl	8002884 <MX_GPIO_Init>
  MX_TIM16_Init();
 8002552:	f000 f971 	bl	8002838 <MX_TIM16_Init>
  MX_SPI2_Init();
 8002556:	f000 f931 	bl	80027bc <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim16); // TIM16
 800255a:	4b58      	ldr	r3, [pc, #352]	@ (80026bc <main+0x17c>)
 800255c:	0018      	movs	r0, r3
 800255e:	f002 f96b 	bl	8004838 <HAL_TIM_Base_Start_IT>
  u8g2_Init(&u8g2); // u8g2
 8002562:	4b57      	ldr	r3, [pc, #348]	@ (80026c0 <main+0x180>)
 8002564:	0018      	movs	r0, r3
 8002566:	f000 fd05 	bl	8002f74 <u8g2_Init>

  //  ()
for(int i=0; i<WAVEFORM_LENGTH; i++) {
 800256a:	2300      	movs	r3, #0
 800256c:	607b      	str	r3, [r7, #4]
 800256e:	e038      	b.n	80025e2 <main+0xa2>
    mock_heart_rate_data[i] = 32 + 20 * sin(i * 3.14159 * 4 / WAVEFORM_LENGTH);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f7ff fecf 	bl	8002314 <__aeabi_i2d>
 8002576:	4a53      	ldr	r2, [pc, #332]	@ (80026c4 <main+0x184>)
 8002578:	4b53      	ldr	r3, [pc, #332]	@ (80026c8 <main+0x188>)
 800257a:	f7fe ff9f 	bl	80014bc <__aeabi_dmul>
 800257e:	0002      	movs	r2, r0
 8002580:	000b      	movs	r3, r1
 8002582:	0010      	movs	r0, r2
 8002584:	0019      	movs	r1, r3
 8002586:	2200      	movs	r2, #0
 8002588:	4b50      	ldr	r3, [pc, #320]	@ (80026cc <main+0x18c>)
 800258a:	f7fe ff97 	bl	80014bc <__aeabi_dmul>
 800258e:	0002      	movs	r2, r0
 8002590:	000b      	movs	r3, r1
 8002592:	0010      	movs	r0, r2
 8002594:	0019      	movs	r1, r3
 8002596:	2200      	movs	r2, #0
 8002598:	4b4d      	ldr	r3, [pc, #308]	@ (80026d0 <main+0x190>)
 800259a:	f7fe fb55 	bl	8000c48 <__aeabi_ddiv>
 800259e:	0002      	movs	r2, r0
 80025a0:	000b      	movs	r3, r1
 80025a2:	0010      	movs	r0, r2
 80025a4:	0019      	movs	r1, r3
 80025a6:	f005 faa9 	bl	8007afc <sin>
 80025aa:	2200      	movs	r2, #0
 80025ac:	4b49      	ldr	r3, [pc, #292]	@ (80026d4 <main+0x194>)
 80025ae:	f7fe ff85 	bl	80014bc <__aeabi_dmul>
 80025b2:	0002      	movs	r2, r0
 80025b4:	000b      	movs	r3, r1
 80025b6:	0010      	movs	r0, r2
 80025b8:	0019      	movs	r1, r3
 80025ba:	2200      	movs	r2, #0
 80025bc:	4b46      	ldr	r3, [pc, #280]	@ (80026d8 <main+0x198>)
 80025be:	f7fd ff7d 	bl	80004bc <__aeabi_dadd>
 80025c2:	0002      	movs	r2, r0
 80025c4:	000b      	movs	r3, r1
 80025c6:	0010      	movs	r0, r2
 80025c8:	0019      	movs	r1, r3
 80025ca:	f7fd ff59 	bl	8000480 <__aeabi_d2uiz>
 80025ce:	0003      	movs	r3, r0
 80025d0:	b2d9      	uxtb	r1, r3
 80025d2:	4a42      	ldr	r2, [pc, #264]	@ (80026dc <main+0x19c>)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	18d3      	adds	r3, r2, r3
 80025d8:	1c0a      	adds	r2, r1, #0
 80025da:	701a      	strb	r2, [r3, #0]
for(int i=0; i<WAVEFORM_LENGTH; i++) {
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3301      	adds	r3, #1
 80025e0:	607b      	str	r3, [r7, #4]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80025e6:	ddc3      	ble.n	8002570 <main+0x30>
}
//  ()
for(int i=0; i<WAVEFORM_LENGTH; i++) {
 80025e8:	2300      	movs	r3, #0
 80025ea:	603b      	str	r3, [r7, #0]
 80025ec:	e00f      	b.n	800260e <main+0xce>
    mock_temp_data[i] = 20 + (i / 8);
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	da00      	bge.n	80025f6 <main+0xb6>
 80025f4:	3307      	adds	r3, #7
 80025f6:	10db      	asrs	r3, r3, #3
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	3314      	adds	r3, #20
 80025fc:	b2d9      	uxtb	r1, r3
 80025fe:	4a38      	ldr	r2, [pc, #224]	@ (80026e0 <main+0x1a0>)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	18d3      	adds	r3, r2, r3
 8002604:	1c0a      	adds	r2, r1, #0
 8002606:	701a      	strb	r2, [r3, #0]
for(int i=0; i<WAVEFORM_LENGTH; i++) {
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	3301      	adds	r3, #1
 800260c:	603b      	str	r3, [r7, #0]
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	2b7f      	cmp	r3, #127	@ 0x7f
 8002612:	ddec      	ble.n	80025ee <main+0xae>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
  // ---  ---
  if (button_pressed) {
 8002614:	4b33      	ldr	r3, [pc, #204]	@ (80026e4 <main+0x1a4>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00d      	beq.n	800263a <main+0xfa>
      button_pressed = 0; // 
 800261e:	4b31      	ldr	r3, [pc, #196]	@ (80026e4 <main+0x1a4>)
 8002620:	2200      	movs	r2, #0
 8002622:	701a      	strb	r2, [r3, #0]
      if (current_mode == DISPLAY_HEART_RATE) {
 8002624:	4b30      	ldr	r3, [pc, #192]	@ (80026e8 <main+0x1a8>)
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d103      	bne.n	8002634 <main+0xf4>
          current_mode = DISPLAY_TEMPERATURE;
 800262c:	4b2e      	ldr	r3, [pc, #184]	@ (80026e8 <main+0x1a8>)
 800262e:	2201      	movs	r2, #1
 8002630:	701a      	strb	r2, [r3, #0]
 8002632:	e002      	b.n	800263a <main+0xfa>
      } else {
          current_mode = DISPLAY_HEART_RATE;
 8002634:	4b2c      	ldr	r3, [pc, #176]	@ (80026e8 <main+0x1a8>)
 8002636:	2200      	movs	r2, #0
 8002638:	701a      	strb	r2, [r3, #0]
  }

  // 
  // 
  static int32_t last_encoder_counter = 0;
  if (encoder_counter != last_encoder_counter) {
 800263a:	4b2c      	ldr	r3, [pc, #176]	@ (80026ec <main+0x1ac>)
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	4b2c      	ldr	r3, [pc, #176]	@ (80026f0 <main+0x1b0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	429a      	cmp	r2, r3
 8002644:	d022      	beq.n	800268c <main+0x14c>
      if (encoder_counter > last_encoder_counter) {
 8002646:	4b29      	ldr	r3, [pc, #164]	@ (80026ec <main+0x1ac>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	4b29      	ldr	r3, [pc, #164]	@ (80026f0 <main+0x1b0>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	429a      	cmp	r2, r3
 8002650:	dd05      	ble.n	800265e <main+0x11e>
          zoom_level++; // 
 8002652:	4b28      	ldr	r3, [pc, #160]	@ (80026f4 <main+0x1b4>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	1c5a      	adds	r2, r3, #1
 8002658:	4b26      	ldr	r3, [pc, #152]	@ (80026f4 <main+0x1b4>)
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	e004      	b.n	8002668 <main+0x128>
      } else {
          zoom_level--; // 
 800265e:	4b25      	ldr	r3, [pc, #148]	@ (80026f4 <main+0x1b4>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	1e5a      	subs	r2, r3, #1
 8002664:	4b23      	ldr	r3, [pc, #140]	@ (80026f4 <main+0x1b4>)
 8002666:	601a      	str	r2, [r3, #0]
      }
      if (zoom_level < 1) zoom_level = 1; // 1
 8002668:	4b22      	ldr	r3, [pc, #136]	@ (80026f4 <main+0x1b4>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	dc02      	bgt.n	8002676 <main+0x136>
 8002670:	4b20      	ldr	r3, [pc, #128]	@ (80026f4 <main+0x1b4>)
 8002672:	2201      	movs	r2, #1
 8002674:	601a      	str	r2, [r3, #0]
      if (zoom_level > 5) zoom_level = 5; // 5
 8002676:	4b1f      	ldr	r3, [pc, #124]	@ (80026f4 <main+0x1b4>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2b05      	cmp	r3, #5
 800267c:	dd02      	ble.n	8002684 <main+0x144>
 800267e:	4b1d      	ldr	r3, [pc, #116]	@ (80026f4 <main+0x1b4>)
 8002680:	2205      	movs	r2, #5
 8002682:	601a      	str	r2, [r3, #0]
      last_encoder_counter = encoder_counter;
 8002684:	4b19      	ldr	r3, [pc, #100]	@ (80026ec <main+0x1ac>)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4b19      	ldr	r3, [pc, #100]	@ (80026f0 <main+0x1b0>)
 800268a:	601a      	str	r2, [r3, #0]
  }


  // ---  ---
  if (current_mode == DISPLAY_HEART_RATE) {
 800268c:	4b16      	ldr	r3, [pc, #88]	@ (80026e8 <main+0x1a8>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d107      	bne.n	80026a4 <main+0x164>
      draw_waveform(&u8g2, mock_heart_rate_data, "Heart Rate", zoom_level);
 8002694:	4b17      	ldr	r3, [pc, #92]	@ (80026f4 <main+0x1b4>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a17      	ldr	r2, [pc, #92]	@ (80026f8 <main+0x1b8>)
 800269a:	4910      	ldr	r1, [pc, #64]	@ (80026dc <main+0x19c>)
 800269c:	4808      	ldr	r0, [pc, #32]	@ (80026c0 <main+0x180>)
 800269e:	f000 f979 	bl	8002994 <draw_waveform>
 80026a2:	e006      	b.n	80026b2 <main+0x172>
  } else {
      draw_waveform(&u8g2, mock_temp_data, "Temperature", zoom_level);
 80026a4:	4b13      	ldr	r3, [pc, #76]	@ (80026f4 <main+0x1b4>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a14      	ldr	r2, [pc, #80]	@ (80026fc <main+0x1bc>)
 80026aa:	490d      	ldr	r1, [pc, #52]	@ (80026e0 <main+0x1a0>)
 80026ac:	4804      	ldr	r0, [pc, #16]	@ (80026c0 <main+0x180>)
 80026ae:	f000 f971 	bl	8002994 <draw_waveform>
  }

  HAL_Delay(50); // 
 80026b2:	2032      	movs	r0, #50	@ 0x32
 80026b4:	f000 fd2c 	bl	8003110 <HAL_Delay>
  {
 80026b8:	e7ac      	b.n	8002614 <main+0xd4>
 80026ba:	46c0      	nop			@ (mov r8, r8)
 80026bc:	200000e0 	.word	0x200000e0
 80026c0:	2000024c 	.word	0x2000024c
 80026c4:	f01b866e 	.word	0xf01b866e
 80026c8:	400921f9 	.word	0x400921f9
 80026cc:	40100000 	.word	0x40100000
 80026d0:	40600000 	.word	0x40600000
 80026d4:	40340000 	.word	0x40340000
 80026d8:	40400000 	.word	0x40400000
 80026dc:	2000013c 	.word	0x2000013c
 80026e0:	200001bc 	.word	0x200001bc
 80026e4:	20000130 	.word	0x20000130
 80026e8:	20000138 	.word	0x20000138
 80026ec:	2000012c 	.word	0x2000012c
 80026f0:	2000023c 	.word	0x2000023c
 80026f4:	20000000 	.word	0x20000000
 80026f8:	08008ab0 	.word	0x08008ab0
 80026fc:	08008abc 	.word	0x08008abc

08002700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002700:	b590      	push	{r4, r7, lr}
 8002702:	b093      	sub	sp, #76	@ 0x4c
 8002704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002706:	2410      	movs	r4, #16
 8002708:	193b      	adds	r3, r7, r4
 800270a:	0018      	movs	r0, r3
 800270c:	2338      	movs	r3, #56	@ 0x38
 800270e:	001a      	movs	r2, r3
 8002710:	2100      	movs	r1, #0
 8002712:	f004 fd79 	bl	8007208 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002716:	003b      	movs	r3, r7
 8002718:	0018      	movs	r0, r3
 800271a:	2310      	movs	r3, #16
 800271c:	001a      	movs	r2, r3
 800271e:	2100      	movs	r1, #0
 8002720:	f004 fd72 	bl	8007208 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002724:	2380      	movs	r3, #128	@ 0x80
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	0018      	movs	r0, r3
 800272a:	f000 ffbb 	bl	80036a4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800272e:	193b      	adds	r3, r7, r4
 8002730:	2202      	movs	r2, #2
 8002732:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002734:	193b      	adds	r3, r7, r4
 8002736:	2280      	movs	r2, #128	@ 0x80
 8002738:	0052      	lsls	r2, r2, #1
 800273a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800273c:	0021      	movs	r1, r4
 800273e:	187b      	adds	r3, r7, r1
 8002740:	2200      	movs	r2, #0
 8002742:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002744:	187b      	adds	r3, r7, r1
 8002746:	2240      	movs	r2, #64	@ 0x40
 8002748:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800274a:	187b      	adds	r3, r7, r1
 800274c:	2202      	movs	r2, #2
 800274e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002750:	187b      	adds	r3, r7, r1
 8002752:	2202      	movs	r2, #2
 8002754:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002756:	187b      	adds	r3, r7, r1
 8002758:	2200      	movs	r2, #0
 800275a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800275c:	187b      	adds	r3, r7, r1
 800275e:	2208      	movs	r2, #8
 8002760:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002762:	187b      	adds	r3, r7, r1
 8002764:	2280      	movs	r2, #128	@ 0x80
 8002766:	0292      	lsls	r2, r2, #10
 8002768:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800276a:	187b      	adds	r3, r7, r1
 800276c:	2280      	movs	r2, #128	@ 0x80
 800276e:	0492      	lsls	r2, r2, #18
 8002770:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002772:	187b      	adds	r3, r7, r1
 8002774:	2280      	movs	r2, #128	@ 0x80
 8002776:	0592      	lsls	r2, r2, #22
 8002778:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800277a:	187b      	adds	r3, r7, r1
 800277c:	0018      	movs	r0, r3
 800277e:	f000 ffd1 	bl	8003724 <HAL_RCC_OscConfig>
 8002782:	1e03      	subs	r3, r0, #0
 8002784:	d001      	beq.n	800278a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002786:	f000 fa17 	bl	8002bb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800278a:	003b      	movs	r3, r7
 800278c:	2207      	movs	r2, #7
 800278e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002790:	003b      	movs	r3, r7
 8002792:	2202      	movs	r2, #2
 8002794:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002796:	003b      	movs	r3, r7
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800279c:	003b      	movs	r3, r7
 800279e:	2200      	movs	r2, #0
 80027a0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80027a2:	003b      	movs	r3, r7
 80027a4:	2102      	movs	r1, #2
 80027a6:	0018      	movs	r0, r3
 80027a8:	f001 fad6 	bl	8003d58 <HAL_RCC_ClockConfig>
 80027ac:	1e03      	subs	r3, r0, #0
 80027ae:	d001      	beq.n	80027b4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80027b0:	f000 fa02 	bl	8002bb8 <Error_Handler>
  }
}
 80027b4:	46c0      	nop			@ (mov r8, r8)
 80027b6:	46bd      	mov	sp, r7
 80027b8:	b013      	add	sp, #76	@ 0x4c
 80027ba:	bd90      	pop	{r4, r7, pc}

080027bc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80027c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002830 <MX_SPI2_Init+0x74>)
 80027c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002834 <MX_SPI2_Init+0x78>)
 80027c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80027c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002830 <MX_SPI2_Init+0x74>)
 80027c8:	2282      	movs	r2, #130	@ 0x82
 80027ca:	0052      	lsls	r2, r2, #1
 80027cc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80027ce:	4b18      	ldr	r3, [pc, #96]	@ (8002830 <MX_SPI2_Init+0x74>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80027d4:	4b16      	ldr	r3, [pc, #88]	@ (8002830 <MX_SPI2_Init+0x74>)
 80027d6:	22e0      	movs	r2, #224	@ 0xe0
 80027d8:	00d2      	lsls	r2, r2, #3
 80027da:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027dc:	4b14      	ldr	r3, [pc, #80]	@ (8002830 <MX_SPI2_Init+0x74>)
 80027de:	2200      	movs	r2, #0
 80027e0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027e2:	4b13      	ldr	r3, [pc, #76]	@ (8002830 <MX_SPI2_Init+0x74>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80027e8:	4b11      	ldr	r3, [pc, #68]	@ (8002830 <MX_SPI2_Init+0x74>)
 80027ea:	2280      	movs	r2, #128	@ 0x80
 80027ec:	0092      	lsls	r2, r2, #2
 80027ee:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80027f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002830 <MX_SPI2_Init+0x74>)
 80027f2:	2210      	movs	r2, #16
 80027f4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002830 <MX_SPI2_Init+0x74>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80027fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002830 <MX_SPI2_Init+0x74>)
 80027fe:	2200      	movs	r2, #0
 8002800:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002802:	4b0b      	ldr	r3, [pc, #44]	@ (8002830 <MX_SPI2_Init+0x74>)
 8002804:	2200      	movs	r2, #0
 8002806:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002808:	4b09      	ldr	r3, [pc, #36]	@ (8002830 <MX_SPI2_Init+0x74>)
 800280a:	2207      	movs	r2, #7
 800280c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800280e:	4b08      	ldr	r3, [pc, #32]	@ (8002830 <MX_SPI2_Init+0x74>)
 8002810:	2200      	movs	r2, #0
 8002812:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002814:	4b06      	ldr	r3, [pc, #24]	@ (8002830 <MX_SPI2_Init+0x74>)
 8002816:	2208      	movs	r2, #8
 8002818:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800281a:	4b05      	ldr	r3, [pc, #20]	@ (8002830 <MX_SPI2_Init+0x74>)
 800281c:	0018      	movs	r0, r3
 800281e:	f001 fc25 	bl	800406c <HAL_SPI_Init>
 8002822:	1e03      	subs	r3, r0, #0
 8002824:	d001      	beq.n	800282a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002826:	f000 f9c7 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800282a:	46c0      	nop			@ (mov r8, r8)
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	2000007c 	.word	0x2000007c
 8002834:	40003800 	.word	0x40003800

08002838 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800283c:	4b0f      	ldr	r3, [pc, #60]	@ (800287c <MX_TIM16_Init+0x44>)
 800283e:	4a10      	ldr	r2, [pc, #64]	@ (8002880 <MX_TIM16_Init+0x48>)
 8002840:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 63;
 8002842:	4b0e      	ldr	r3, [pc, #56]	@ (800287c <MX_TIM16_Init+0x44>)
 8002844:	223f      	movs	r2, #63	@ 0x3f
 8002846:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002848:	4b0c      	ldr	r3, [pc, #48]	@ (800287c <MX_TIM16_Init+0x44>)
 800284a:	2200      	movs	r2, #0
 800284c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9;
 800284e:	4b0b      	ldr	r3, [pc, #44]	@ (800287c <MX_TIM16_Init+0x44>)
 8002850:	2209      	movs	r2, #9
 8002852:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002854:	4b09      	ldr	r3, [pc, #36]	@ (800287c <MX_TIM16_Init+0x44>)
 8002856:	2200      	movs	r2, #0
 8002858:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800285a:	4b08      	ldr	r3, [pc, #32]	@ (800287c <MX_TIM16_Init+0x44>)
 800285c:	2200      	movs	r2, #0
 800285e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002860:	4b06      	ldr	r3, [pc, #24]	@ (800287c <MX_TIM16_Init+0x44>)
 8002862:	2200      	movs	r2, #0
 8002864:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002866:	4b05      	ldr	r3, [pc, #20]	@ (800287c <MX_TIM16_Init+0x44>)
 8002868:	0018      	movs	r0, r3
 800286a:	f001 ff8d 	bl	8004788 <HAL_TIM_Base_Init>
 800286e:	1e03      	subs	r3, r0, #0
 8002870:	d001      	beq.n	8002876 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8002872:	f000 f9a1 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8002876:	46c0      	nop			@ (mov r8, r8)
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	200000e0 	.word	0x200000e0
 8002880:	40014400 	.word	0x40014400

08002884 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002884:	b590      	push	{r4, r7, lr}
 8002886:	b089      	sub	sp, #36	@ 0x24
 8002888:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800288a:	240c      	movs	r4, #12
 800288c:	193b      	adds	r3, r7, r4
 800288e:	0018      	movs	r0, r3
 8002890:	2314      	movs	r3, #20
 8002892:	001a      	movs	r2, r3
 8002894:	2100      	movs	r1, #0
 8002896:	f004 fcb7 	bl	8007208 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800289a:	4b3c      	ldr	r3, [pc, #240]	@ (800298c <MX_GPIO_Init+0x108>)
 800289c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800289e:	4b3b      	ldr	r3, [pc, #236]	@ (800298c <MX_GPIO_Init+0x108>)
 80028a0:	2101      	movs	r1, #1
 80028a2:	430a      	orrs	r2, r1
 80028a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80028a6:	4b39      	ldr	r3, [pc, #228]	@ (800298c <MX_GPIO_Init+0x108>)
 80028a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028aa:	2201      	movs	r2, #1
 80028ac:	4013      	ands	r3, r2
 80028ae:	60bb      	str	r3, [r7, #8]
 80028b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b2:	4b36      	ldr	r3, [pc, #216]	@ (800298c <MX_GPIO_Init+0x108>)
 80028b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028b6:	4b35      	ldr	r3, [pc, #212]	@ (800298c <MX_GPIO_Init+0x108>)
 80028b8:	2102      	movs	r1, #2
 80028ba:	430a      	orrs	r2, r1
 80028bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80028be:	4b33      	ldr	r3, [pc, #204]	@ (800298c <MX_GPIO_Init+0x108>)
 80028c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028c2:	2202      	movs	r2, #2
 80028c4:	4013      	ands	r3, r2
 80028c6:	607b      	str	r3, [r7, #4]
 80028c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_DC_Pin|OLED_RES_Pin, GPIO_PIN_RESET);
 80028ca:	4b31      	ldr	r3, [pc, #196]	@ (8002990 <MX_GPIO_Init+0x10c>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	2160      	movs	r1, #96	@ 0x60
 80028d0:	0018      	movs	r0, r3
 80028d2:	f000 fea0 	bl	8003616 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80028d6:	193b      	adds	r3, r7, r4
 80028d8:	2280      	movs	r2, #128	@ 0x80
 80028da:	0212      	lsls	r2, r2, #8
 80028dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80028de:	193b      	adds	r3, r7, r4
 80028e0:	2284      	movs	r2, #132	@ 0x84
 80028e2:	0392      	lsls	r2, r2, #14
 80028e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e6:	193b      	adds	r3, r7, r4
 80028e8:	2200      	movs	r2, #0
 80028ea:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ec:	193a      	adds	r2, r7, r4
 80028ee:	23a0      	movs	r3, #160	@ 0xa0
 80028f0:	05db      	lsls	r3, r3, #23
 80028f2:	0011      	movs	r1, r2
 80028f4:	0018      	movs	r0, r3
 80028f6:	f000 fd0d 	bl	8003314 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80028fa:	0021      	movs	r1, r4
 80028fc:	187b      	adds	r3, r7, r1
 80028fe:	2208      	movs	r2, #8
 8002900:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002902:	187b      	adds	r3, r7, r1
 8002904:	2284      	movs	r2, #132	@ 0x84
 8002906:	0392      	lsls	r2, r2, #14
 8002908:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290a:	000c      	movs	r4, r1
 800290c:	193b      	adds	r3, r7, r4
 800290e:	2200      	movs	r2, #0
 8002910:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002912:	193b      	adds	r3, r7, r4
 8002914:	4a1e      	ldr	r2, [pc, #120]	@ (8002990 <MX_GPIO_Init+0x10c>)
 8002916:	0019      	movs	r1, r3
 8002918:	0010      	movs	r0, r2
 800291a:	f000 fcfb 	bl	8003314 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800291e:	193b      	adds	r3, r7, r4
 8002920:	2210      	movs	r2, #16
 8002922:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002924:	193b      	adds	r3, r7, r4
 8002926:	2200      	movs	r2, #0
 8002928:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292a:	193b      	adds	r3, r7, r4
 800292c:	2200      	movs	r2, #0
 800292e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002930:	193b      	adds	r3, r7, r4
 8002932:	4a17      	ldr	r2, [pc, #92]	@ (8002990 <MX_GPIO_Init+0x10c>)
 8002934:	0019      	movs	r1, r3
 8002936:	0010      	movs	r0, r2
 8002938:	f000 fcec 	bl	8003314 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin OLED_RES_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin;
 800293c:	0021      	movs	r1, r4
 800293e:	187b      	adds	r3, r7, r1
 8002940:	2260      	movs	r2, #96	@ 0x60
 8002942:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002944:	187b      	adds	r3, r7, r1
 8002946:	2201      	movs	r2, #1
 8002948:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294a:	187b      	adds	r3, r7, r1
 800294c:	2200      	movs	r2, #0
 800294e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002950:	187b      	adds	r3, r7, r1
 8002952:	2200      	movs	r2, #0
 8002954:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002956:	187b      	adds	r3, r7, r1
 8002958:	4a0d      	ldr	r2, [pc, #52]	@ (8002990 <MX_GPIO_Init+0x10c>)
 800295a:	0019      	movs	r1, r3
 800295c:	0010      	movs	r0, r2
 800295e:	f000 fcd9 	bl	8003314 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8002962:	2200      	movs	r2, #0
 8002964:	2100      	movs	r1, #0
 8002966:	2006      	movs	r0, #6
 8002968:	f000 fca2 	bl	80032b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800296c:	2006      	movs	r0, #6
 800296e:	f000 fcb4 	bl	80032da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002972:	2200      	movs	r2, #0
 8002974:	2100      	movs	r1, #0
 8002976:	2007      	movs	r0, #7
 8002978:	f000 fc9a 	bl	80032b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800297c:	2007      	movs	r0, #7
 800297e:	f000 fcac 	bl	80032da <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002982:	46c0      	nop			@ (mov r8, r8)
 8002984:	46bd      	mov	sp, r7
 8002986:	b009      	add	sp, #36	@ 0x24
 8002988:	bd90      	pop	{r4, r7, pc}
 800298a:	46c0      	nop			@ (mov r8, r8)
 800298c:	40021000 	.word	0x40021000
 8002990:	50000400 	.word	0x50000400

08002994 <draw_waveform>:

/* USER CODE BEGIN 4 */

void draw_waveform(u8g2_t* u8g2, uint8_t* data, const char* title, int zoom)
{
 8002994:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002996:	b095      	sub	sp, #84	@ 0x54
 8002998:	af02      	add	r7, sp, #8
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
 80029a0:	603b      	str	r3, [r7, #0]
    u8g2_ClearBuffer(u8g2);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	0018      	movs	r0, r3
 80029a6:	f002 f967 	bl	8004c78 <u8g2_ClearBuffer>
    //  u8g2_ClearBuffer 
    u8g2_DrawVLine(u8g2, 5, 15, 110); // x=5y=15y=125 
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	236e      	movs	r3, #110	@ 0x6e
 80029ae:	220f      	movs	r2, #15
 80029b0:	2105      	movs	r1, #5
 80029b2:	f003 fbd6 	bl	8006162 <u8g2_DrawVLine>
    char val_str[10];
    // 1.65Vzoom=13.3V
    float max_val = 1.65 + 1.65 / zoom;
 80029b6:	6838      	ldr	r0, [r7, #0]
 80029b8:	f7ff fcac 	bl	8002314 <__aeabi_i2d>
 80029bc:	0002      	movs	r2, r0
 80029be:	000b      	movs	r3, r1
 80029c0:	4876      	ldr	r0, [pc, #472]	@ (8002b9c <draw_waveform+0x208>)
 80029c2:	4977      	ldr	r1, [pc, #476]	@ (8002ba0 <draw_waveform+0x20c>)
 80029c4:	f7fe f940 	bl	8000c48 <__aeabi_ddiv>
 80029c8:	0002      	movs	r2, r0
 80029ca:	000b      	movs	r3, r1
 80029cc:	0010      	movs	r0, r2
 80029ce:	0019      	movs	r1, r3
 80029d0:	4a72      	ldr	r2, [pc, #456]	@ (8002b9c <draw_waveform+0x208>)
 80029d2:	4b73      	ldr	r3, [pc, #460]	@ (8002ba0 <draw_waveform+0x20c>)
 80029d4:	f7fd fd72 	bl	80004bc <__aeabi_dadd>
 80029d8:	0002      	movs	r2, r0
 80029da:	000b      	movs	r3, r1
 80029dc:	0010      	movs	r0, r2
 80029de:	0019      	movs	r1, r3
 80029e0:	f7ff fd0e 	bl	8002400 <__aeabi_d2f>
 80029e4:	1c03      	adds	r3, r0, #0
 80029e6:	633b      	str	r3, [r7, #48]	@ 0x30
    float min_val = 1.65 - 1.65 / zoom;
 80029e8:	6838      	ldr	r0, [r7, #0]
 80029ea:	f7ff fc93 	bl	8002314 <__aeabi_i2d>
 80029ee:	0002      	movs	r2, r0
 80029f0:	000b      	movs	r3, r1
 80029f2:	486a      	ldr	r0, [pc, #424]	@ (8002b9c <draw_waveform+0x208>)
 80029f4:	496a      	ldr	r1, [pc, #424]	@ (8002ba0 <draw_waveform+0x20c>)
 80029f6:	f7fe f927 	bl	8000c48 <__aeabi_ddiv>
 80029fa:	0002      	movs	r2, r0
 80029fc:	000b      	movs	r3, r1
 80029fe:	4867      	ldr	r0, [pc, #412]	@ (8002b9c <draw_waveform+0x208>)
 8002a00:	4967      	ldr	r1, [pc, #412]	@ (8002ba0 <draw_waveform+0x20c>)
 8002a02:	f7ff f841 	bl	8001a88 <__aeabi_dsub>
 8002a06:	0002      	movs	r2, r0
 8002a08:	000b      	movs	r3, r1
 8002a0a:	0010      	movs	r0, r2
 8002a0c:	0019      	movs	r1, r3
 8002a0e:	f7ff fcf7 	bl	8002400 <__aeabi_d2f>
 8002a12:	1c03      	adds	r3, r0, #0
 8002a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sprintf(val_str, "%.1fV", max_val);
 8002a16:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002a18:	f7ff fcaa 	bl	8002370 <__aeabi_f2d>
 8002a1c:	0002      	movs	r2, r0
 8002a1e:	000b      	movs	r3, r1
 8002a20:	4960      	ldr	r1, [pc, #384]	@ (8002ba4 <draw_waveform+0x210>)
 8002a22:	2420      	movs	r4, #32
 8002a24:	1938      	adds	r0, r7, r4
 8002a26:	f004 fbcd 	bl	80071c4 <siprintf>
    u8g2_DrawStr(u8g2, 7, 25, val_str); // 
 8002a2a:	193b      	adds	r3, r7, r4
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	2219      	movs	r2, #25
 8002a30:	2107      	movs	r1, #7
 8002a32:	f003 f8bf 	bl	8005bb4 <u8g2_DrawStr>
    sprintf(val_str, "%.1fV", min_val);
 8002a36:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002a38:	f7ff fc9a 	bl	8002370 <__aeabi_f2d>
 8002a3c:	0002      	movs	r2, r0
 8002a3e:	000b      	movs	r3, r1
 8002a40:	4958      	ldr	r1, [pc, #352]	@ (8002ba4 <draw_waveform+0x210>)
 8002a42:	1938      	adds	r0, r7, r4
 8002a44:	f004 fbbe 	bl	80071c4 <siprintf>
    u8g2_DrawStr(u8g2, 7, 125, val_str); // 
 8002a48:	193b      	adds	r3, r7, r4
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	227d      	movs	r2, #125	@ 0x7d
 8002a4e:	2107      	movs	r1, #7
 8002a50:	f003 f8b0 	bl	8005bb4 <u8g2_DrawStr>

    u8g2_SetFont(u8g2, u8g2_font_ncenB08_tr);
 8002a54:	4a54      	ldr	r2, [pc, #336]	@ (8002ba8 <draw_waveform+0x214>)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	0011      	movs	r1, r2
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	f003 f94e 	bl	8005cfc <u8g2_SetFont>

    // 
    u8g2_DrawStr(u8g2, 0, 10, title);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68f8      	ldr	r0, [r7, #12]
 8002a64:	220a      	movs	r2, #10
 8002a66:	2100      	movs	r1, #0
 8002a68:	f003 f8a4 	bl	8005bb4 <u8g2_DrawStr>

    // 
    char zoom_str[10];
    sprintf(zoom_str, "x%d", zoom); //  "x2", "x3" 
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	494f      	ldr	r1, [pc, #316]	@ (8002bac <draw_waveform+0x218>)
 8002a70:	2514      	movs	r5, #20
 8002a72:	197b      	adds	r3, r7, r5
 8002a74:	0018      	movs	r0, r3
 8002a76:	f004 fba5 	bl	80071c4 <siprintf>

    // 
    u8g2_uint_t str_width = u8g2_GetStrWidth(u8g2, zoom_str);
 8002a7a:	262a      	movs	r6, #42	@ 0x2a
 8002a7c:	19bc      	adds	r4, r7, r6
 8002a7e:	197a      	adds	r2, r7, r5
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	0011      	movs	r1, r2
 8002a84:	0018      	movs	r0, r3
 8002a86:	f003 f9e3 	bl	8005e50 <u8g2_GetStrWidth>
 8002a8a:	0003      	movs	r3, r0
 8002a8c:	8023      	strh	r3, [r4, #0]

    // (127)X
    u8g2_DrawStr(u8g2, 127 - str_width, 10, zoom_str);
 8002a8e:	19bb      	adds	r3, r7, r6
 8002a90:	881b      	ldrh	r3, [r3, #0]
 8002a92:	227f      	movs	r2, #127	@ 0x7f
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	b299      	uxth	r1, r3
 8002a98:	197b      	adds	r3, r7, r5
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	220a      	movs	r2, #10
 8002a9e:	f003 f889 	bl	8005bb4 <u8g2_DrawStr>

    //  "Zoom:" 
    u8g2_DrawStr(u8g2, 80, 10, "Zoom:");
 8002aa2:	4b43      	ldr	r3, [pc, #268]	@ (8002bb0 <draw_waveform+0x21c>)
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	220a      	movs	r2, #10
 8002aa8:	2150      	movs	r1, #80	@ 0x50
 8002aaa:	f003 f883 	bl	8005bb4 <u8g2_DrawStr>

    // 
    u8g2_SetDrawColor(u8g2, 1); // 
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	f003 fbb4 	bl	8006220 <u8g2_SetDrawColor>
    // 
    for (int y = 32; y < 128; y += 16) {
 8002ab8:	2320      	movs	r3, #32
 8002aba:	647b      	str	r3, [r7, #68]	@ 0x44
 8002abc:	e009      	b.n	8002ad2 <draw_waveform+0x13e>
        u8g2_DrawHLine(u8g2, 0, y, 128);
 8002abe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	2380      	movs	r3, #128	@ 0x80
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	f003 fb29 	bl	800611e <u8g2_DrawHLine>
    for (int y = 32; y < 128; y += 16) {
 8002acc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ace:	3310      	adds	r3, #16
 8002ad0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ad2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ad4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002ad6:	ddf2      	ble.n	8002abe <draw_waveform+0x12a>
    }
    // 
    for (int x = 0; x < 128; x += 16) {
 8002ad8:	2300      	movs	r3, #0
 8002ada:	643b      	str	r3, [r7, #64]	@ 0x40
 8002adc:	e009      	b.n	8002af2 <draw_waveform+0x15e>
        u8g2_DrawVLine(u8g2, x, 15, 113);
 8002ade:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ae0:	b299      	uxth	r1, r3
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	2371      	movs	r3, #113	@ 0x71
 8002ae6:	220f      	movs	r2, #15
 8002ae8:	f003 fb3b 	bl	8006162 <u8g2_DrawVLine>
    for (int x = 0; x < 128; x += 16) {
 8002aec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002aee:	3310      	adds	r3, #16
 8002af0:	643b      	str	r3, [r7, #64]	@ 0x40
 8002af2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002af4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002af6:	ddf2      	ble.n	8002ade <draw_waveform+0x14a>
    }

    // 
    for (int x = 0; x < WAVEFORM_LENGTH - 1; x++) {
 8002af8:	2300      	movs	r3, #0
 8002afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002afc:	e042      	b.n	8002b84 <draw_waveform+0x1f0>
        // 
        int y1 = 64 - (data[x + data_offset] - 32) * zoom;
 8002afe:	4b2d      	ldr	r3, [pc, #180]	@ (8002bb4 <draw_waveform+0x220>)
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b04:	18d3      	adds	r3, r2, r3
 8002b06:	001a      	movs	r2, r3
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	189b      	adds	r3, r3, r2
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	3b20      	subs	r3, #32
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	4353      	muls	r3, r2
 8002b14:	2240      	movs	r2, #64	@ 0x40
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	63bb      	str	r3, [r7, #56]	@ 0x38
        int y2 = 64 - (data[x + 1 + data_offset] - 32) * zoom;
 8002b1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b1c:	1c5a      	adds	r2, r3, #1
 8002b1e:	4b25      	ldr	r3, [pc, #148]	@ (8002bb4 <draw_waveform+0x220>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	18d3      	adds	r3, r2, r3
 8002b24:	001a      	movs	r2, r3
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	189b      	adds	r3, r3, r2
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	3b20      	subs	r3, #32
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	4353      	muls	r3, r2
 8002b32:	2240      	movs	r2, #64	@ 0x40
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	637b      	str	r3, [r7, #52]	@ 0x34

        // 
        if(y1 < 12) y1 = 12;
 8002b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b3a:	2b0b      	cmp	r3, #11
 8002b3c:	dc01      	bgt.n	8002b42 <draw_waveform+0x1ae>
 8002b3e:	230c      	movs	r3, #12
 8002b40:	63bb      	str	r3, [r7, #56]	@ 0x38
        if(y1 > 127) y1 = 127;
 8002b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b44:	2b7f      	cmp	r3, #127	@ 0x7f
 8002b46:	dd01      	ble.n	8002b4c <draw_waveform+0x1b8>
 8002b48:	237f      	movs	r3, #127	@ 0x7f
 8002b4a:	63bb      	str	r3, [r7, #56]	@ 0x38

        if(y2 < 12) y2 = 12;
 8002b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b4e:	2b0b      	cmp	r3, #11
 8002b50:	dc01      	bgt.n	8002b56 <draw_waveform+0x1c2>
 8002b52:	230c      	movs	r3, #12
 8002b54:	637b      	str	r3, [r7, #52]	@ 0x34
        if(y2 > 127) y2 = 127;
 8002b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b58:	2b7f      	cmp	r3, #127	@ 0x7f
 8002b5a:	dd01      	ble.n	8002b60 <draw_waveform+0x1cc>
 8002b5c:	237f      	movs	r3, #127	@ 0x7f
 8002b5e:	637b      	str	r3, [r7, #52]	@ 0x34

        u8g2_DrawLine(u8g2, x, y1, x + 1, y2);
 8002b60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b62:	b299      	uxth	r1, r3
 8002b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b66:	b29a      	uxth	r2, r3
 8002b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	b29c      	uxth	r4, r3
 8002b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	68f8      	ldr	r0, [r7, #12]
 8002b76:	9300      	str	r3, [sp, #0]
 8002b78:	0023      	movs	r3, r4
 8002b7a:	f003 fbe1 	bl	8006340 <u8g2_DrawLine>
    for (int x = 0; x < WAVEFORM_LENGTH - 1; x++) {
 8002b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b80:	3301      	adds	r3, #1
 8002b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b86:	2b7e      	cmp	r3, #126	@ 0x7e
 8002b88:	ddb9      	ble.n	8002afe <draw_waveform+0x16a>
    }

    u8g2_SendBuffer(u8g2);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	0018      	movs	r0, r3
 8002b8e:	f002 f90e 	bl	8004dae <u8g2_SendBuffer>
}
 8002b92:	46c0      	nop			@ (mov r8, r8)
 8002b94:	46bd      	mov	sp, r7
 8002b96:	b013      	add	sp, #76	@ 0x4c
 8002b98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b9a:	46c0      	nop			@ (mov r8, r8)
 8002b9c:	66666666 	.word	0x66666666
 8002ba0:	3ffa6666 	.word	0x3ffa6666
 8002ba4:	08008ac8 	.word	0x08008ac8
 8002ba8:	08008b5c 	.word	0x08008b5c
 8002bac:	08008ad0 	.word	0x08008ad0
 8002bb0:	08008ad4 	.word	0x08008ad4
 8002bb4:	20000134 	.word	0x20000134

08002bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bbc:	b672      	cpsid	i
}
 8002bbe:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bc0:	46c0      	nop			@ (mov r8, r8)
 8002bc2:	e7fd      	b.n	8002bc0 <Error_Handler+0x8>

08002bc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bca:	4b0f      	ldr	r3, [pc, #60]	@ (8002c08 <HAL_MspInit+0x44>)
 8002bcc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bce:	4b0e      	ldr	r3, [pc, #56]	@ (8002c08 <HAL_MspInit+0x44>)
 8002bd0:	2101      	movs	r1, #1
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	641a      	str	r2, [r3, #64]	@ 0x40
 8002bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8002c08 <HAL_MspInit+0x44>)
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bda:	2201      	movs	r2, #1
 8002bdc:	4013      	ands	r3, r2
 8002bde:	607b      	str	r3, [r7, #4]
 8002be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002be2:	4b09      	ldr	r3, [pc, #36]	@ (8002c08 <HAL_MspInit+0x44>)
 8002be4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002be6:	4b08      	ldr	r3, [pc, #32]	@ (8002c08 <HAL_MspInit+0x44>)
 8002be8:	2180      	movs	r1, #128	@ 0x80
 8002bea:	0549      	lsls	r1, r1, #21
 8002bec:	430a      	orrs	r2, r1
 8002bee:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002bf0:	4b05      	ldr	r3, [pc, #20]	@ (8002c08 <HAL_MspInit+0x44>)
 8002bf2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002bf4:	2380      	movs	r3, #128	@ 0x80
 8002bf6:	055b      	lsls	r3, r3, #21
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	603b      	str	r3, [r7, #0]
 8002bfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bfe:	46c0      	nop			@ (mov r8, r8)
 8002c00:	46bd      	mov	sp, r7
 8002c02:	b002      	add	sp, #8
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	46c0      	nop			@ (mov r8, r8)
 8002c08:	40021000 	.word	0x40021000

08002c0c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c0c:	b590      	push	{r4, r7, lr}
 8002c0e:	b08b      	sub	sp, #44	@ 0x2c
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c14:	2414      	movs	r4, #20
 8002c16:	193b      	adds	r3, r7, r4
 8002c18:	0018      	movs	r0, r3
 8002c1a:	2314      	movs	r3, #20
 8002c1c:	001a      	movs	r2, r3
 8002c1e:	2100      	movs	r1, #0
 8002c20:	f004 faf2 	bl	8007208 <memset>
  if(hspi->Instance==SPI2)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a1b      	ldr	r2, [pc, #108]	@ (8002c98 <HAL_SPI_MspInit+0x8c>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d130      	bne.n	8002c90 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8002c9c <HAL_SPI_MspInit+0x90>)
 8002c30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c32:	4b1a      	ldr	r3, [pc, #104]	@ (8002c9c <HAL_SPI_MspInit+0x90>)
 8002c34:	2180      	movs	r1, #128	@ 0x80
 8002c36:	01c9      	lsls	r1, r1, #7
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c3c:	4b17      	ldr	r3, [pc, #92]	@ (8002c9c <HAL_SPI_MspInit+0x90>)
 8002c3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c40:	2380      	movs	r3, #128	@ 0x80
 8002c42:	01db      	lsls	r3, r3, #7
 8002c44:	4013      	ands	r3, r2
 8002c46:	613b      	str	r3, [r7, #16]
 8002c48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c4a:	4b14      	ldr	r3, [pc, #80]	@ (8002c9c <HAL_SPI_MspInit+0x90>)
 8002c4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c4e:	4b13      	ldr	r3, [pc, #76]	@ (8002c9c <HAL_SPI_MspInit+0x90>)
 8002c50:	2102      	movs	r1, #2
 8002c52:	430a      	orrs	r2, r1
 8002c54:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c56:	4b11      	ldr	r3, [pc, #68]	@ (8002c9c <HAL_SPI_MspInit+0x90>)
 8002c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	60fb      	str	r3, [r7, #12]
 8002c60:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = OLED_DIN_Pin|OLED_CLK_Pin;
 8002c62:	193b      	adds	r3, r7, r4
 8002c64:	22c0      	movs	r2, #192	@ 0xc0
 8002c66:	0052      	lsls	r2, r2, #1
 8002c68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6a:	0021      	movs	r1, r4
 8002c6c:	187b      	adds	r3, r7, r1
 8002c6e:	2202      	movs	r2, #2
 8002c70:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c72:	187b      	adds	r3, r7, r1
 8002c74:	2200      	movs	r2, #0
 8002c76:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c78:	187b      	adds	r3, r7, r1
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8002c7e:	187b      	adds	r3, r7, r1
 8002c80:	2201      	movs	r2, #1
 8002c82:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c84:	187b      	adds	r3, r7, r1
 8002c86:	4a06      	ldr	r2, [pc, #24]	@ (8002ca0 <HAL_SPI_MspInit+0x94>)
 8002c88:	0019      	movs	r1, r3
 8002c8a:	0010      	movs	r0, r2
 8002c8c:	f000 fb42 	bl	8003314 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002c90:	46c0      	nop			@ (mov r8, r8)
 8002c92:	46bd      	mov	sp, r7
 8002c94:	b00b      	add	sp, #44	@ 0x2c
 8002c96:	bd90      	pop	{r4, r7, pc}
 8002c98:	40003800 	.word	0x40003800
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	50000400 	.word	0x50000400

08002ca4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a0e      	ldr	r2, [pc, #56]	@ (8002cec <HAL_TIM_Base_MspInit+0x48>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d115      	bne.n	8002ce2 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM16_MspInit 0 */

    /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf0 <HAL_TIM_Base_MspInit+0x4c>)
 8002cb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cba:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf0 <HAL_TIM_Base_MspInit+0x4c>)
 8002cbc:	2180      	movs	r1, #128	@ 0x80
 8002cbe:	0289      	lsls	r1, r1, #10
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	641a      	str	r2, [r3, #64]	@ 0x40
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <HAL_TIM_Base_MspInit+0x4c>)
 8002cc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cc8:	2380      	movs	r3, #128	@ 0x80
 8002cca:	029b      	lsls	r3, r3, #10
 8002ccc:	4013      	ands	r3, r2
 8002cce:	60fb      	str	r3, [r7, #12]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	2015      	movs	r0, #21
 8002cd8:	f000 faea 	bl	80032b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002cdc:	2015      	movs	r0, #21
 8002cde:	f000 fafc 	bl	80032da <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 8002ce2:	46c0      	nop			@ (mov r8, r8)
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	b004      	add	sp, #16
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	46c0      	nop			@ (mov r8, r8)
 8002cec:	40014400 	.word	0x40014400
 8002cf0:	40021000 	.word	0x40021000

08002cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002cf8:	46c0      	nop			@ (mov r8, r8)
 8002cfa:	e7fd      	b.n	8002cf8 <NMI_Handler+0x4>

08002cfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d00:	46c0      	nop			@ (mov r8, r8)
 8002d02:	e7fd      	b.n	8002d00 <HardFault_Handler+0x4>

08002d04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002d08:	46c0      	nop			@ (mov r8, r8)
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d12:	46c0      	nop			@ (mov r8, r8)
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d1c:	f000 f9dc 	bl	80030d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d20:	46c0      	nop			@ (mov r8, r8)
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002d2a:	2008      	movs	r0, #8
 8002d2c:	f000 fc90 	bl	8003650 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002d30:	46c0      	nop			@ (mov r8, r8)
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002d3a:	2380      	movs	r3, #128	@ 0x80
 8002d3c:	021b      	lsls	r3, r3, #8
 8002d3e:	0018      	movs	r0, r3
 8002d40:	f000 fc86 	bl	8003650 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002d44:	46c0      	nop			@ (mov r8, r8)
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
	...

08002d4c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002d50:	4b03      	ldr	r3, [pc, #12]	@ (8002d60 <TIM16_IRQHandler+0x14>)
 8002d52:	0018      	movs	r0, r3
 8002d54:	f001 fdc4 	bl	80048e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002d58:	46c0      	nop			@ (mov r8, r8)
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	46c0      	nop			@ (mov r8, r8)
 8002d60:	200000e0 	.word	0x200000e0

08002d64 <HAL_GPIO_EXTI_Rising_Callback>:

/* USER CODE BEGIN 1 */
// 
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	0002      	movs	r2, r0
 8002d6c:	1dbb      	adds	r3, r7, #6
 8002d6e:	801a      	strh	r2, [r3, #0]
  // 
}
 8002d70:	46c0      	nop			@ (mov r8, r8)
 8002d72:	46bd      	mov	sp, r7
 8002d74:	b002      	add	sp, #8
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_GPIO_EXTI_Falling_Callback>:

// 
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	0002      	movs	r2, r0
 8002d80:	1dbb      	adds	r3, r7, #6
 8002d82:	801a      	strh	r2, [r3, #0]
  // ---  ---
  if (GPIO_Pin == GPIO_PIN_15) // PA15 
 8002d84:	1dbb      	adds	r3, r7, #6
 8002d86:	881a      	ldrh	r2, [r3, #0]
 8002d88:	2380      	movs	r3, #128	@ 0x80
 8002d8a:	021b      	lsls	r3, r3, #8
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d11f      	bne.n	8002dd0 <HAL_GPIO_EXTI_Falling_Callback+0x58>
  {
    // 
    static uint32_t last_encoder_tick = 0;
    if (HAL_GetTick() - last_encoder_tick > 5) // 5ms
 8002d90:	f000 f9b4 	bl	80030fc <HAL_GetTick>
 8002d94:	0002      	movs	r2, r0
 8002d96:	4b1a      	ldr	r3, [pc, #104]	@ (8002e00 <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b05      	cmp	r3, #5
 8002d9e:	d917      	bls.n	8002dd0 <HAL_GPIO_EXTI_Falling_Callback+0x58>
    {
      // B(PB4)
      if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_SET) {
 8002da0:	4b18      	ldr	r3, [pc, #96]	@ (8002e04 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 8002da2:	2110      	movs	r1, #16
 8002da4:	0018      	movs	r0, r3
 8002da6:	f000 fc19 	bl	80035dc <HAL_GPIO_ReadPin>
 8002daa:	0003      	movs	r3, r0
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d105      	bne.n	8002dbc <HAL_GPIO_EXTI_Falling_Callback+0x44>
        encoder_counter++; // 
 8002db0:	4b15      	ldr	r3, [pc, #84]	@ (8002e08 <HAL_GPIO_EXTI_Falling_Callback+0x90>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	1c5a      	adds	r2, r3, #1
 8002db6:	4b14      	ldr	r3, [pc, #80]	@ (8002e08 <HAL_GPIO_EXTI_Falling_Callback+0x90>)
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	e004      	b.n	8002dc6 <HAL_GPIO_EXTI_Falling_Callback+0x4e>
      } else {
        encoder_counter--; // 
 8002dbc:	4b12      	ldr	r3, [pc, #72]	@ (8002e08 <HAL_GPIO_EXTI_Falling_Callback+0x90>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	1e5a      	subs	r2, r3, #1
 8002dc2:	4b11      	ldr	r3, [pc, #68]	@ (8002e08 <HAL_GPIO_EXTI_Falling_Callback+0x90>)
 8002dc4:	601a      	str	r2, [r3, #0]
      }
      last_encoder_tick = HAL_GetTick();
 8002dc6:	f000 f999 	bl	80030fc <HAL_GetTick>
 8002dca:	0002      	movs	r2, r0
 8002dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8002e00 <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 8002dce:	601a      	str	r2, [r3, #0]
    }
  }

  // ---  ---
  if (GPIO_Pin == GPIO_PIN_3) // PB3 
 8002dd0:	1dbb      	adds	r3, r7, #6
 8002dd2:	881b      	ldrh	r3, [r3, #0]
 8002dd4:	2b08      	cmp	r3, #8
 8002dd6:	d10f      	bne.n	8002df8 <HAL_GPIO_EXTI_Falling_Callback+0x80>
  {
    // 
    static uint32_t last_button_tick = 0;
    if (HAL_GetTick() - last_button_tick > 200) // 200ms
 8002dd8:	f000 f990 	bl	80030fc <HAL_GetTick>
 8002ddc:	0002      	movs	r2, r0
 8002dde:	4b0b      	ldr	r3, [pc, #44]	@ (8002e0c <HAL_GPIO_EXTI_Falling_Callback+0x94>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2bc8      	cmp	r3, #200	@ 0xc8
 8002de6:	d907      	bls.n	8002df8 <HAL_GPIO_EXTI_Falling_Callback+0x80>
    {
      button_pressed = 1;
 8002de8:	4b09      	ldr	r3, [pc, #36]	@ (8002e10 <HAL_GPIO_EXTI_Falling_Callback+0x98>)
 8002dea:	2201      	movs	r2, #1
 8002dec:	701a      	strb	r2, [r3, #0]
      last_button_tick = HAL_GetTick();
 8002dee:	f000 f985 	bl	80030fc <HAL_GetTick>
 8002df2:	0002      	movs	r2, r0
 8002df4:	4b05      	ldr	r3, [pc, #20]	@ (8002e0c <HAL_GPIO_EXTI_Falling_Callback+0x94>)
 8002df6:	601a      	str	r2, [r3, #0]
    }
  }
}
 8002df8:	46c0      	nop			@ (mov r8, r8)
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	b002      	add	sp, #8
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	20000240 	.word	0x20000240
 8002e04:	50000400 	.word	0x50000400
 8002e08:	2000012c 	.word	0x2000012c
 8002e0c:	20000244 	.word	0x20000244
 8002e10:	20000130 	.word	0x20000130

08002e14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e1c:	4a14      	ldr	r2, [pc, #80]	@ (8002e70 <_sbrk+0x5c>)
 8002e1e:	4b15      	ldr	r3, [pc, #84]	@ (8002e74 <_sbrk+0x60>)
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e28:	4b13      	ldr	r3, [pc, #76]	@ (8002e78 <_sbrk+0x64>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d102      	bne.n	8002e36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e30:	4b11      	ldr	r3, [pc, #68]	@ (8002e78 <_sbrk+0x64>)
 8002e32:	4a12      	ldr	r2, [pc, #72]	@ (8002e7c <_sbrk+0x68>)
 8002e34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e36:	4b10      	ldr	r3, [pc, #64]	@ (8002e78 <_sbrk+0x64>)
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	18d3      	adds	r3, r2, r3
 8002e3e:	693a      	ldr	r2, [r7, #16]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d207      	bcs.n	8002e54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e44:	f004 f9e8 	bl	8007218 <__errno>
 8002e48:	0003      	movs	r3, r0
 8002e4a:	220c      	movs	r2, #12
 8002e4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	425b      	negs	r3, r3
 8002e52:	e009      	b.n	8002e68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e54:	4b08      	ldr	r3, [pc, #32]	@ (8002e78 <_sbrk+0x64>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e5a:	4b07      	ldr	r3, [pc, #28]	@ (8002e78 <_sbrk+0x64>)
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	18d2      	adds	r2, r2, r3
 8002e62:	4b05      	ldr	r3, [pc, #20]	@ (8002e78 <_sbrk+0x64>)
 8002e64:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002e66:	68fb      	ldr	r3, [r7, #12]
}
 8002e68:	0018      	movs	r0, r3
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	b006      	add	sp, #24
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	20002000 	.word	0x20002000
 8002e74:	00000400 	.word	0x00000400
 8002e78:	20000248 	.word	0x20000248
 8002e7c:	20000c30 	.word	0x20000c30

08002e80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e84:	46c0      	nop			@ (mov r8, r8)
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
	...

08002e8c <u8g2_gpio_and_delay_stm32>:

// u8g2
u8g2_t u8g2;

// 
uint8_t u8g2_gpio_and_delay_stm32(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 8002e8c:	b590      	push	{r4, r7, lr}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	0008      	movs	r0, r1
 8002e96:	0011      	movs	r1, r2
 8002e98:	607b      	str	r3, [r7, #4]
 8002e9a:	240b      	movs	r4, #11
 8002e9c:	193b      	adds	r3, r7, r4
 8002e9e:	1c02      	adds	r2, r0, #0
 8002ea0:	701a      	strb	r2, [r3, #0]
 8002ea2:	200a      	movs	r0, #10
 8002ea4:	183b      	adds	r3, r7, r0
 8002ea6:	1c0a      	adds	r2, r1, #0
 8002ea8:	701a      	strb	r2, [r3, #0]
    switch (msg) {
 8002eaa:	193b      	adds	r3, r7, r4
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	2b4b      	cmp	r3, #75	@ 0x4b
 8002eb0:	d016      	beq.n	8002ee0 <u8g2_gpio_and_delay_stm32+0x54>
 8002eb2:	dc1e      	bgt.n	8002ef2 <u8g2_gpio_and_delay_stm32+0x66>
 8002eb4:	2b4a      	cmp	r3, #74	@ 0x4a
 8002eb6:	d00a      	beq.n	8002ece <u8g2_gpio_and_delay_stm32+0x42>
 8002eb8:	dc1b      	bgt.n	8002ef2 <u8g2_gpio_and_delay_stm32+0x66>
 8002eba:	2b28      	cmp	r3, #40	@ 0x28
 8002ebc:	d01b      	beq.n	8002ef6 <u8g2_gpio_and_delay_stm32+0x6a>
 8002ebe:	2b29      	cmp	r3, #41	@ 0x29
 8002ec0:	d117      	bne.n	8002ef2 <u8g2_gpio_and_delay_stm32+0x66>
        case U8X8_MSG_GPIO_AND_DELAY_INIT:
            // GPIOCubeMX
            break;
        case U8X8_MSG_DELAY_MILLI:
            // 
            HAL_Delay(arg_int);
 8002ec2:	183b      	adds	r3, r7, r0
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	f000 f922 	bl	8003110 <HAL_Delay>
            break;
 8002ecc:	e014      	b.n	8002ef8 <u8g2_gpio_and_delay_stm32+0x6c>
        case U8X8_MSG_GPIO_DC:
            // DC
            HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, arg_int);
 8002ece:	230a      	movs	r3, #10
 8002ed0:	18fb      	adds	r3, r7, r3
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	480b      	ldr	r0, [pc, #44]	@ (8002f04 <u8g2_gpio_and_delay_stm32+0x78>)
 8002ed6:	001a      	movs	r2, r3
 8002ed8:	2120      	movs	r1, #32
 8002eda:	f000 fb9c 	bl	8003616 <HAL_GPIO_WritePin>
            break;
 8002ede:	e00b      	b.n	8002ef8 <u8g2_gpio_and_delay_stm32+0x6c>
        case U8X8_MSG_GPIO_RESET:
            // RES
            HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, arg_int);
 8002ee0:	230a      	movs	r3, #10
 8002ee2:	18fb      	adds	r3, r7, r3
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	4807      	ldr	r0, [pc, #28]	@ (8002f04 <u8g2_gpio_and_delay_stm32+0x78>)
 8002ee8:	001a      	movs	r2, r3
 8002eea:	2140      	movs	r1, #64	@ 0x40
 8002eec:	f000 fb93 	bl	8003616 <HAL_GPIO_WritePin>
            break;
 8002ef0:	e002      	b.n	8002ef8 <u8g2_gpio_and_delay_stm32+0x6c>
        // CS
        // case U8X8_MSG_GPIO_CS:
        //     HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, arg_int);
        //     break;
        default:
            return 0; // 
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	e001      	b.n	8002efa <u8g2_gpio_and_delay_stm32+0x6e>
            break;
 8002ef6:	46c0      	nop			@ (mov r8, r8)
    }
    return 1;
 8002ef8:	2301      	movs	r3, #1
}
 8002efa:	0018      	movs	r0, r3
 8002efc:	46bd      	mov	sp, r7
 8002efe:	b005      	add	sp, #20
 8002f00:	bd90      	pop	{r4, r7, pc}
 8002f02:	46c0      	nop			@ (mov r8, r8)
 8002f04:	50000400 	.word	0x50000400

08002f08 <u8g2_byte_spi_stm32>:

// SPI
uint8_t u8g2_byte_spi_stm32(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 8002f08:	b590      	push	{r4, r7, lr}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	0008      	movs	r0, r1
 8002f12:	0011      	movs	r1, r2
 8002f14:	607b      	str	r3, [r7, #4]
 8002f16:	240b      	movs	r4, #11
 8002f18:	193b      	adds	r3, r7, r4
 8002f1a:	1c02      	adds	r2, r0, #0
 8002f1c:	701a      	strb	r2, [r3, #0]
 8002f1e:	200a      	movs	r0, #10
 8002f20:	183b      	adds	r3, r7, r0
 8002f22:	1c0a      	adds	r2, r1, #0
 8002f24:	701a      	strb	r2, [r3, #0]
    switch (msg) {
 8002f26:	193b      	adds	r3, r7, r4
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	2b20      	cmp	r3, #32
 8002f2c:	d00d      	beq.n	8002f4a <u8g2_byte_spi_stm32+0x42>
 8002f2e:	dc15      	bgt.n	8002f5c <u8g2_byte_spi_stm32+0x54>
 8002f30:	2b14      	cmp	r3, #20
 8002f32:	d015      	beq.n	8002f60 <u8g2_byte_spi_stm32+0x58>
 8002f34:	2b17      	cmp	r3, #23
 8002f36:	d111      	bne.n	8002f5c <u8g2_byte_spi_stm32+0x54>
        case U8X8_MSG_BYTE_SEND:
            // SPI
            HAL_SPI_Transmit(&hspi2, (uint8_t *)arg_ptr, arg_int, 100);
 8002f38:	183b      	adds	r3, r7, r0
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	6879      	ldr	r1, [r7, #4]
 8002f40:	480a      	ldr	r0, [pc, #40]	@ (8002f6c <u8g2_byte_spi_stm32+0x64>)
 8002f42:	2364      	movs	r3, #100	@ 0x64
 8002f44:	f001 f94a 	bl	80041dc <HAL_SPI_Transmit>
            break;
 8002f48:	e00b      	b.n	8002f62 <u8g2_byte_spi_stm32+0x5a>
        case U8X8_MSG_BYTE_INIT:
            // SPICubeMX
            break;
        case U8X8_MSG_BYTE_SET_DC:
            // DC
            HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, arg_int);
 8002f4a:	230a      	movs	r3, #10
 8002f4c:	18fb      	adds	r3, r7, r3
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	4807      	ldr	r0, [pc, #28]	@ (8002f70 <u8g2_byte_spi_stm32+0x68>)
 8002f52:	001a      	movs	r2, r3
 8002f54:	2120      	movs	r1, #32
 8002f56:	f000 fb5e 	bl	8003616 <HAL_GPIO_WritePin>
            break;
 8002f5a:	e002      	b.n	8002f62 <u8g2_byte_spi_stm32+0x5a>
        default:
            return 0; // 
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	e001      	b.n	8002f64 <u8g2_byte_spi_stm32+0x5c>
            break;
 8002f60:	46c0      	nop			@ (mov r8, r8)
    }
    return 1;
 8002f62:	2301      	movs	r3, #1
}
 8002f64:	0018      	movs	r0, r3
 8002f66:	46bd      	mov	sp, r7
 8002f68:	b005      	add	sp, #20
 8002f6a:	bd90      	pop	{r4, r7, pc}
 8002f6c:	2000007c 	.word	0x2000007c
 8002f70:	50000400 	.word	0x50000400

08002f74 <u8g2_Init>:

// U8g2 
void u8g2_Init(u8g2_t *u8g2) {
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
    // OLED
    // SH1107128x128 OLEDOLED
    // u8g2_Setup_sh1107_i2c_128x128_f(u8g2, U8G2_R0, u8x8_byte_sw_i2c, u8x8_gpio_and_delay_stm32); // I2C 
    // 
    u8g2_Setup_sh1107_seeed_128x128_f(u8g2, U8G2_R0, u8g2_byte_spi_stm32, u8g2_gpio_and_delay_stm32); // 4SPI
 8002f7c:	4b09      	ldr	r3, [pc, #36]	@ (8002fa4 <u8g2_Init+0x30>)
 8002f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002fa8 <u8g2_Init+0x34>)
 8002f80:	490a      	ldr	r1, [pc, #40]	@ (8002fac <u8g2_Init+0x38>)
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f001 ff32 	bl	8004dec <u8g2_Setup_sh1107_seeed_128x128_f>

    // U8g2
    u8g2_InitDisplay(u8g2);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	f004 f86f 	bl	800706e <u8x8_InitDisplay>
    // 
    u8g2_SetPowerSave(u8g2, 0);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2100      	movs	r1, #0
 8002f94:	0018      	movs	r0, r3
 8002f96:	f004 f879 	bl	800708c <u8x8_SetPowerSave>
 8002f9a:	46c0      	nop			@ (mov r8, r8)
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	b002      	add	sp, #8
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	46c0      	nop			@ (mov r8, r8)
 8002fa4:	08002e8d 	.word	0x08002e8d
 8002fa8:	08002f09 	.word	0x08002f09
 8002fac:	08008fec 	.word	0x08008fec

08002fb0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002fb0:	480d      	ldr	r0, [pc, #52]	@ (8002fe8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002fb2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002fb4:	f7ff ff64 	bl	8002e80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fb8:	480c      	ldr	r0, [pc, #48]	@ (8002fec <LoopForever+0x6>)
  ldr r1, =_edata
 8002fba:	490d      	ldr	r1, [pc, #52]	@ (8002ff0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8002ff4 <LoopForever+0xe>)
  movs r3, #0
 8002fbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fc0:	e002      	b.n	8002fc8 <LoopCopyDataInit>

08002fc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fc6:	3304      	adds	r3, #4

08002fc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fcc:	d3f9      	bcc.n	8002fc2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fce:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fd0:	4c0a      	ldr	r4, [pc, #40]	@ (8002ffc <LoopForever+0x16>)
  movs r3, #0
 8002fd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fd4:	e001      	b.n	8002fda <LoopFillZerobss>

08002fd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fd8:	3204      	adds	r2, #4

08002fda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fdc:	d3fb      	bcc.n	8002fd6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002fde:	f004 f921 	bl	8007224 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002fe2:	f7ff faad 	bl	8002540 <main>

08002fe6 <LoopForever>:

LoopForever:
  b LoopForever
 8002fe6:	e7fe      	b.n	8002fe6 <LoopForever>
  ldr   r0, =_estack
 8002fe8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002fec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ff0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002ff4:	08009290 	.word	0x08009290
  ldr r2, =_sbss
 8002ff8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002ffc:	20000c2c 	.word	0x20000c2c

08003000 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003000:	e7fe      	b.n	8003000 <ADC1_IRQHandler>
	...

08003004 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800300a:	1dfb      	adds	r3, r7, #7
 800300c:	2200      	movs	r2, #0
 800300e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003010:	4b0b      	ldr	r3, [pc, #44]	@ (8003040 <HAL_Init+0x3c>)
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	4b0a      	ldr	r3, [pc, #40]	@ (8003040 <HAL_Init+0x3c>)
 8003016:	2180      	movs	r1, #128	@ 0x80
 8003018:	0049      	lsls	r1, r1, #1
 800301a:	430a      	orrs	r2, r1
 800301c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800301e:	2003      	movs	r0, #3
 8003020:	f000 f810 	bl	8003044 <HAL_InitTick>
 8003024:	1e03      	subs	r3, r0, #0
 8003026:	d003      	beq.n	8003030 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003028:	1dfb      	adds	r3, r7, #7
 800302a:	2201      	movs	r2, #1
 800302c:	701a      	strb	r2, [r3, #0]
 800302e:	e001      	b.n	8003034 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003030:	f7ff fdc8 	bl	8002bc4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003034:	1dfb      	adds	r3, r7, #7
 8003036:	781b      	ldrb	r3, [r3, #0]
}
 8003038:	0018      	movs	r0, r3
 800303a:	46bd      	mov	sp, r7
 800303c:	b002      	add	sp, #8
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40022000 	.word	0x40022000

08003044 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003044:	b590      	push	{r4, r7, lr}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800304c:	230f      	movs	r3, #15
 800304e:	18fb      	adds	r3, r7, r3
 8003050:	2200      	movs	r2, #0
 8003052:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003054:	4b1d      	ldr	r3, [pc, #116]	@ (80030cc <HAL_InitTick+0x88>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d02b      	beq.n	80030b4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800305c:	4b1c      	ldr	r3, [pc, #112]	@ (80030d0 <HAL_InitTick+0x8c>)
 800305e:	681c      	ldr	r4, [r3, #0]
 8003060:	4b1a      	ldr	r3, [pc, #104]	@ (80030cc <HAL_InitTick+0x88>)
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	0019      	movs	r1, r3
 8003066:	23fa      	movs	r3, #250	@ 0xfa
 8003068:	0098      	lsls	r0, r3, #2
 800306a:	f7fd f855 	bl	8000118 <__udivsi3>
 800306e:	0003      	movs	r3, r0
 8003070:	0019      	movs	r1, r3
 8003072:	0020      	movs	r0, r4
 8003074:	f7fd f850 	bl	8000118 <__udivsi3>
 8003078:	0003      	movs	r3, r0
 800307a:	0018      	movs	r0, r3
 800307c:	f000 f93d 	bl	80032fa <HAL_SYSTICK_Config>
 8003080:	1e03      	subs	r3, r0, #0
 8003082:	d112      	bne.n	80030aa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b03      	cmp	r3, #3
 8003088:	d80a      	bhi.n	80030a0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800308a:	6879      	ldr	r1, [r7, #4]
 800308c:	2301      	movs	r3, #1
 800308e:	425b      	negs	r3, r3
 8003090:	2200      	movs	r2, #0
 8003092:	0018      	movs	r0, r3
 8003094:	f000 f90c 	bl	80032b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003098:	4b0e      	ldr	r3, [pc, #56]	@ (80030d4 <HAL_InitTick+0x90>)
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	e00d      	b.n	80030bc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80030a0:	230f      	movs	r3, #15
 80030a2:	18fb      	adds	r3, r7, r3
 80030a4:	2201      	movs	r2, #1
 80030a6:	701a      	strb	r2, [r3, #0]
 80030a8:	e008      	b.n	80030bc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80030aa:	230f      	movs	r3, #15
 80030ac:	18fb      	adds	r3, r7, r3
 80030ae:	2201      	movs	r2, #1
 80030b0:	701a      	strb	r2, [r3, #0]
 80030b2:	e003      	b.n	80030bc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80030b4:	230f      	movs	r3, #15
 80030b6:	18fb      	adds	r3, r7, r3
 80030b8:	2201      	movs	r2, #1
 80030ba:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80030bc:	230f      	movs	r3, #15
 80030be:	18fb      	adds	r3, r7, r3
 80030c0:	781b      	ldrb	r3, [r3, #0]
}
 80030c2:	0018      	movs	r0, r3
 80030c4:	46bd      	mov	sp, r7
 80030c6:	b005      	add	sp, #20
 80030c8:	bd90      	pop	{r4, r7, pc}
 80030ca:	46c0      	nop			@ (mov r8, r8)
 80030cc:	2000000c 	.word	0x2000000c
 80030d0:	20000004 	.word	0x20000004
 80030d4:	20000008 	.word	0x20000008

080030d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80030dc:	4b05      	ldr	r3, [pc, #20]	@ (80030f4 <HAL_IncTick+0x1c>)
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	001a      	movs	r2, r3
 80030e2:	4b05      	ldr	r3, [pc, #20]	@ (80030f8 <HAL_IncTick+0x20>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	18d2      	adds	r2, r2, r3
 80030e8:	4b03      	ldr	r3, [pc, #12]	@ (80030f8 <HAL_IncTick+0x20>)
 80030ea:	601a      	str	r2, [r3, #0]
}
 80030ec:	46c0      	nop			@ (mov r8, r8)
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	46c0      	nop			@ (mov r8, r8)
 80030f4:	2000000c 	.word	0x2000000c
 80030f8:	200002e0 	.word	0x200002e0

080030fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  return uwTick;
 8003100:	4b02      	ldr	r3, [pc, #8]	@ (800310c <HAL_GetTick+0x10>)
 8003102:	681b      	ldr	r3, [r3, #0]
}
 8003104:	0018      	movs	r0, r3
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	46c0      	nop			@ (mov r8, r8)
 800310c:	200002e0 	.word	0x200002e0

08003110 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003118:	f7ff fff0 	bl	80030fc <HAL_GetTick>
 800311c:	0003      	movs	r3, r0
 800311e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	3301      	adds	r3, #1
 8003128:	d005      	beq.n	8003136 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800312a:	4b0a      	ldr	r3, [pc, #40]	@ (8003154 <HAL_Delay+0x44>)
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	001a      	movs	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	189b      	adds	r3, r3, r2
 8003134:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003136:	46c0      	nop			@ (mov r8, r8)
 8003138:	f7ff ffe0 	bl	80030fc <HAL_GetTick>
 800313c:	0002      	movs	r2, r0
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	68fa      	ldr	r2, [r7, #12]
 8003144:	429a      	cmp	r2, r3
 8003146:	d8f7      	bhi.n	8003138 <HAL_Delay+0x28>
  {
  }
}
 8003148:	46c0      	nop			@ (mov r8, r8)
 800314a:	46c0      	nop			@ (mov r8, r8)
 800314c:	46bd      	mov	sp, r7
 800314e:	b004      	add	sp, #16
 8003150:	bd80      	pop	{r7, pc}
 8003152:	46c0      	nop			@ (mov r8, r8)
 8003154:	2000000c 	.word	0x2000000c

08003158 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	0002      	movs	r2, r0
 8003160:	1dfb      	adds	r3, r7, #7
 8003162:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003164:	1dfb      	adds	r3, r7, #7
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b7f      	cmp	r3, #127	@ 0x7f
 800316a:	d809      	bhi.n	8003180 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800316c:	1dfb      	adds	r3, r7, #7
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	001a      	movs	r2, r3
 8003172:	231f      	movs	r3, #31
 8003174:	401a      	ands	r2, r3
 8003176:	4b04      	ldr	r3, [pc, #16]	@ (8003188 <__NVIC_EnableIRQ+0x30>)
 8003178:	2101      	movs	r1, #1
 800317a:	4091      	lsls	r1, r2
 800317c:	000a      	movs	r2, r1
 800317e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003180:	46c0      	nop			@ (mov r8, r8)
 8003182:	46bd      	mov	sp, r7
 8003184:	b002      	add	sp, #8
 8003186:	bd80      	pop	{r7, pc}
 8003188:	e000e100 	.word	0xe000e100

0800318c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800318c:	b590      	push	{r4, r7, lr}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	0002      	movs	r2, r0
 8003194:	6039      	str	r1, [r7, #0]
 8003196:	1dfb      	adds	r3, r7, #7
 8003198:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800319a:	1dfb      	adds	r3, r7, #7
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	2b7f      	cmp	r3, #127	@ 0x7f
 80031a0:	d828      	bhi.n	80031f4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031a2:	4a2f      	ldr	r2, [pc, #188]	@ (8003260 <__NVIC_SetPriority+0xd4>)
 80031a4:	1dfb      	adds	r3, r7, #7
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	b25b      	sxtb	r3, r3
 80031aa:	089b      	lsrs	r3, r3, #2
 80031ac:	33c0      	adds	r3, #192	@ 0xc0
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	589b      	ldr	r3, [r3, r2]
 80031b2:	1dfa      	adds	r2, r7, #7
 80031b4:	7812      	ldrb	r2, [r2, #0]
 80031b6:	0011      	movs	r1, r2
 80031b8:	2203      	movs	r2, #3
 80031ba:	400a      	ands	r2, r1
 80031bc:	00d2      	lsls	r2, r2, #3
 80031be:	21ff      	movs	r1, #255	@ 0xff
 80031c0:	4091      	lsls	r1, r2
 80031c2:	000a      	movs	r2, r1
 80031c4:	43d2      	mvns	r2, r2
 80031c6:	401a      	ands	r2, r3
 80031c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	019b      	lsls	r3, r3, #6
 80031ce:	22ff      	movs	r2, #255	@ 0xff
 80031d0:	401a      	ands	r2, r3
 80031d2:	1dfb      	adds	r3, r7, #7
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	0018      	movs	r0, r3
 80031d8:	2303      	movs	r3, #3
 80031da:	4003      	ands	r3, r0
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031e0:	481f      	ldr	r0, [pc, #124]	@ (8003260 <__NVIC_SetPriority+0xd4>)
 80031e2:	1dfb      	adds	r3, r7, #7
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	b25b      	sxtb	r3, r3
 80031e8:	089b      	lsrs	r3, r3, #2
 80031ea:	430a      	orrs	r2, r1
 80031ec:	33c0      	adds	r3, #192	@ 0xc0
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80031f2:	e031      	b.n	8003258 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031f4:	4a1b      	ldr	r2, [pc, #108]	@ (8003264 <__NVIC_SetPriority+0xd8>)
 80031f6:	1dfb      	adds	r3, r7, #7
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	0019      	movs	r1, r3
 80031fc:	230f      	movs	r3, #15
 80031fe:	400b      	ands	r3, r1
 8003200:	3b08      	subs	r3, #8
 8003202:	089b      	lsrs	r3, r3, #2
 8003204:	3306      	adds	r3, #6
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	18d3      	adds	r3, r2, r3
 800320a:	3304      	adds	r3, #4
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	1dfa      	adds	r2, r7, #7
 8003210:	7812      	ldrb	r2, [r2, #0]
 8003212:	0011      	movs	r1, r2
 8003214:	2203      	movs	r2, #3
 8003216:	400a      	ands	r2, r1
 8003218:	00d2      	lsls	r2, r2, #3
 800321a:	21ff      	movs	r1, #255	@ 0xff
 800321c:	4091      	lsls	r1, r2
 800321e:	000a      	movs	r2, r1
 8003220:	43d2      	mvns	r2, r2
 8003222:	401a      	ands	r2, r3
 8003224:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	019b      	lsls	r3, r3, #6
 800322a:	22ff      	movs	r2, #255	@ 0xff
 800322c:	401a      	ands	r2, r3
 800322e:	1dfb      	adds	r3, r7, #7
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	0018      	movs	r0, r3
 8003234:	2303      	movs	r3, #3
 8003236:	4003      	ands	r3, r0
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800323c:	4809      	ldr	r0, [pc, #36]	@ (8003264 <__NVIC_SetPriority+0xd8>)
 800323e:	1dfb      	adds	r3, r7, #7
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	001c      	movs	r4, r3
 8003244:	230f      	movs	r3, #15
 8003246:	4023      	ands	r3, r4
 8003248:	3b08      	subs	r3, #8
 800324a:	089b      	lsrs	r3, r3, #2
 800324c:	430a      	orrs	r2, r1
 800324e:	3306      	adds	r3, #6
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	18c3      	adds	r3, r0, r3
 8003254:	3304      	adds	r3, #4
 8003256:	601a      	str	r2, [r3, #0]
}
 8003258:	46c0      	nop			@ (mov r8, r8)
 800325a:	46bd      	mov	sp, r7
 800325c:	b003      	add	sp, #12
 800325e:	bd90      	pop	{r4, r7, pc}
 8003260:	e000e100 	.word	0xe000e100
 8003264:	e000ed00 	.word	0xe000ed00

08003268 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	1e5a      	subs	r2, r3, #1
 8003274:	2380      	movs	r3, #128	@ 0x80
 8003276:	045b      	lsls	r3, r3, #17
 8003278:	429a      	cmp	r2, r3
 800327a:	d301      	bcc.n	8003280 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800327c:	2301      	movs	r3, #1
 800327e:	e010      	b.n	80032a2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003280:	4b0a      	ldr	r3, [pc, #40]	@ (80032ac <SysTick_Config+0x44>)
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	3a01      	subs	r2, #1
 8003286:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003288:	2301      	movs	r3, #1
 800328a:	425b      	negs	r3, r3
 800328c:	2103      	movs	r1, #3
 800328e:	0018      	movs	r0, r3
 8003290:	f7ff ff7c 	bl	800318c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003294:	4b05      	ldr	r3, [pc, #20]	@ (80032ac <SysTick_Config+0x44>)
 8003296:	2200      	movs	r2, #0
 8003298:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800329a:	4b04      	ldr	r3, [pc, #16]	@ (80032ac <SysTick_Config+0x44>)
 800329c:	2207      	movs	r2, #7
 800329e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	0018      	movs	r0, r3
 80032a4:	46bd      	mov	sp, r7
 80032a6:	b002      	add	sp, #8
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	46c0      	nop			@ (mov r8, r8)
 80032ac:	e000e010 	.word	0xe000e010

080032b0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60b9      	str	r1, [r7, #8]
 80032b8:	607a      	str	r2, [r7, #4]
 80032ba:	210f      	movs	r1, #15
 80032bc:	187b      	adds	r3, r7, r1
 80032be:	1c02      	adds	r2, r0, #0
 80032c0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80032c2:	68ba      	ldr	r2, [r7, #8]
 80032c4:	187b      	adds	r3, r7, r1
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	b25b      	sxtb	r3, r3
 80032ca:	0011      	movs	r1, r2
 80032cc:	0018      	movs	r0, r3
 80032ce:	f7ff ff5d 	bl	800318c <__NVIC_SetPriority>
}
 80032d2:	46c0      	nop			@ (mov r8, r8)
 80032d4:	46bd      	mov	sp, r7
 80032d6:	b004      	add	sp, #16
 80032d8:	bd80      	pop	{r7, pc}

080032da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032da:	b580      	push	{r7, lr}
 80032dc:	b082      	sub	sp, #8
 80032de:	af00      	add	r7, sp, #0
 80032e0:	0002      	movs	r2, r0
 80032e2:	1dfb      	adds	r3, r7, #7
 80032e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032e6:	1dfb      	adds	r3, r7, #7
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	b25b      	sxtb	r3, r3
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7ff ff33 	bl	8003158 <__NVIC_EnableIRQ>
}
 80032f2:	46c0      	nop			@ (mov r8, r8)
 80032f4:	46bd      	mov	sp, r7
 80032f6:	b002      	add	sp, #8
 80032f8:	bd80      	pop	{r7, pc}

080032fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b082      	sub	sp, #8
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	0018      	movs	r0, r3
 8003306:	f7ff ffaf 	bl	8003268 <SysTick_Config>
 800330a:	0003      	movs	r3, r0
}
 800330c:	0018      	movs	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	b002      	add	sp, #8
 8003312:	bd80      	pop	{r7, pc}

08003314 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b086      	sub	sp, #24
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800331e:	2300      	movs	r3, #0
 8003320:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003322:	e147      	b.n	80035b4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2101      	movs	r1, #1
 800332a:	697a      	ldr	r2, [r7, #20]
 800332c:	4091      	lsls	r1, r2
 800332e:	000a      	movs	r2, r1
 8003330:	4013      	ands	r3, r2
 8003332:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d100      	bne.n	800333c <HAL_GPIO_Init+0x28>
 800333a:	e138      	b.n	80035ae <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2203      	movs	r2, #3
 8003342:	4013      	ands	r3, r2
 8003344:	2b01      	cmp	r3, #1
 8003346:	d005      	beq.n	8003354 <HAL_GPIO_Init+0x40>
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	2203      	movs	r2, #3
 800334e:	4013      	ands	r3, r2
 8003350:	2b02      	cmp	r3, #2
 8003352:	d130      	bne.n	80033b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	2203      	movs	r2, #3
 8003360:	409a      	lsls	r2, r3
 8003362:	0013      	movs	r3, r2
 8003364:	43da      	mvns	r2, r3
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	4013      	ands	r3, r2
 800336a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	68da      	ldr	r2, [r3, #12]
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	409a      	lsls	r2, r3
 8003376:	0013      	movs	r3, r2
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	4313      	orrs	r3, r2
 800337c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800338a:	2201      	movs	r2, #1
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	409a      	lsls	r2, r3
 8003390:	0013      	movs	r3, r2
 8003392:	43da      	mvns	r2, r3
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4013      	ands	r3, r2
 8003398:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	091b      	lsrs	r3, r3, #4
 80033a0:	2201      	movs	r2, #1
 80033a2:	401a      	ands	r2, r3
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	409a      	lsls	r2, r3
 80033a8:	0013      	movs	r3, r2
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2203      	movs	r2, #3
 80033bc:	4013      	ands	r3, r2
 80033be:	2b03      	cmp	r3, #3
 80033c0:	d017      	beq.n	80033f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	2203      	movs	r2, #3
 80033ce:	409a      	lsls	r2, r3
 80033d0:	0013      	movs	r3, r2
 80033d2:	43da      	mvns	r2, r3
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	4013      	ands	r3, r2
 80033d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	689a      	ldr	r2, [r3, #8]
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	409a      	lsls	r2, r3
 80033e4:	0013      	movs	r3, r2
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	2203      	movs	r2, #3
 80033f8:	4013      	ands	r3, r2
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d123      	bne.n	8003446 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	08da      	lsrs	r2, r3, #3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	3208      	adds	r2, #8
 8003406:	0092      	lsls	r2, r2, #2
 8003408:	58d3      	ldr	r3, [r2, r3]
 800340a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	2207      	movs	r2, #7
 8003410:	4013      	ands	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	220f      	movs	r2, #15
 8003416:	409a      	lsls	r2, r3
 8003418:	0013      	movs	r3, r2
 800341a:	43da      	mvns	r2, r3
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	4013      	ands	r3, r2
 8003420:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	691a      	ldr	r2, [r3, #16]
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	2107      	movs	r1, #7
 800342a:	400b      	ands	r3, r1
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	409a      	lsls	r2, r3
 8003430:	0013      	movs	r3, r2
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	4313      	orrs	r3, r2
 8003436:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	08da      	lsrs	r2, r3, #3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	3208      	adds	r2, #8
 8003440:	0092      	lsls	r2, r2, #2
 8003442:	6939      	ldr	r1, [r7, #16]
 8003444:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	2203      	movs	r2, #3
 8003452:	409a      	lsls	r2, r3
 8003454:	0013      	movs	r3, r2
 8003456:	43da      	mvns	r2, r3
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	4013      	ands	r3, r2
 800345c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2203      	movs	r2, #3
 8003464:	401a      	ands	r2, r3
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	409a      	lsls	r2, r3
 800346c:	0013      	movs	r3, r2
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	23c0      	movs	r3, #192	@ 0xc0
 8003480:	029b      	lsls	r3, r3, #10
 8003482:	4013      	ands	r3, r2
 8003484:	d100      	bne.n	8003488 <HAL_GPIO_Init+0x174>
 8003486:	e092      	b.n	80035ae <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003488:	4a50      	ldr	r2, [pc, #320]	@ (80035cc <HAL_GPIO_Init+0x2b8>)
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	089b      	lsrs	r3, r3, #2
 800348e:	3318      	adds	r3, #24
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	589b      	ldr	r3, [r3, r2]
 8003494:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	2203      	movs	r2, #3
 800349a:	4013      	ands	r3, r2
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	220f      	movs	r2, #15
 80034a0:	409a      	lsls	r2, r3
 80034a2:	0013      	movs	r3, r2
 80034a4:	43da      	mvns	r2, r3
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	4013      	ands	r3, r2
 80034aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	23a0      	movs	r3, #160	@ 0xa0
 80034b0:	05db      	lsls	r3, r3, #23
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d013      	beq.n	80034de <HAL_GPIO_Init+0x1ca>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a45      	ldr	r2, [pc, #276]	@ (80035d0 <HAL_GPIO_Init+0x2bc>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d00d      	beq.n	80034da <HAL_GPIO_Init+0x1c6>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a44      	ldr	r2, [pc, #272]	@ (80035d4 <HAL_GPIO_Init+0x2c0>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d007      	beq.n	80034d6 <HAL_GPIO_Init+0x1c2>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a43      	ldr	r2, [pc, #268]	@ (80035d8 <HAL_GPIO_Init+0x2c4>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d101      	bne.n	80034d2 <HAL_GPIO_Init+0x1be>
 80034ce:	2303      	movs	r3, #3
 80034d0:	e006      	b.n	80034e0 <HAL_GPIO_Init+0x1cc>
 80034d2:	2305      	movs	r3, #5
 80034d4:	e004      	b.n	80034e0 <HAL_GPIO_Init+0x1cc>
 80034d6:	2302      	movs	r3, #2
 80034d8:	e002      	b.n	80034e0 <HAL_GPIO_Init+0x1cc>
 80034da:	2301      	movs	r3, #1
 80034dc:	e000      	b.n	80034e0 <HAL_GPIO_Init+0x1cc>
 80034de:	2300      	movs	r3, #0
 80034e0:	697a      	ldr	r2, [r7, #20]
 80034e2:	2103      	movs	r1, #3
 80034e4:	400a      	ands	r2, r1
 80034e6:	00d2      	lsls	r2, r2, #3
 80034e8:	4093      	lsls	r3, r2
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80034f0:	4936      	ldr	r1, [pc, #216]	@ (80035cc <HAL_GPIO_Init+0x2b8>)
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	089b      	lsrs	r3, r3, #2
 80034f6:	3318      	adds	r3, #24
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80034fe:	4b33      	ldr	r3, [pc, #204]	@ (80035cc <HAL_GPIO_Init+0x2b8>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	43da      	mvns	r2, r3
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	4013      	ands	r3, r2
 800350c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	2380      	movs	r3, #128	@ 0x80
 8003514:	035b      	lsls	r3, r3, #13
 8003516:	4013      	ands	r3, r2
 8003518:	d003      	beq.n	8003522 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4313      	orrs	r3, r2
 8003520:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003522:	4b2a      	ldr	r3, [pc, #168]	@ (80035cc <HAL_GPIO_Init+0x2b8>)
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003528:	4b28      	ldr	r3, [pc, #160]	@ (80035cc <HAL_GPIO_Init+0x2b8>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	43da      	mvns	r2, r3
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	4013      	ands	r3, r2
 8003536:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	2380      	movs	r3, #128	@ 0x80
 800353e:	039b      	lsls	r3, r3, #14
 8003540:	4013      	ands	r3, r2
 8003542:	d003      	beq.n	800354c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	4313      	orrs	r3, r2
 800354a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800354c:	4b1f      	ldr	r3, [pc, #124]	@ (80035cc <HAL_GPIO_Init+0x2b8>)
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003552:	4a1e      	ldr	r2, [pc, #120]	@ (80035cc <HAL_GPIO_Init+0x2b8>)
 8003554:	2384      	movs	r3, #132	@ 0x84
 8003556:	58d3      	ldr	r3, [r2, r3]
 8003558:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	43da      	mvns	r2, r3
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	4013      	ands	r3, r2
 8003562:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685a      	ldr	r2, [r3, #4]
 8003568:	2380      	movs	r3, #128	@ 0x80
 800356a:	029b      	lsls	r3, r3, #10
 800356c:	4013      	ands	r3, r2
 800356e:	d003      	beq.n	8003578 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	4313      	orrs	r3, r2
 8003576:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003578:	4914      	ldr	r1, [pc, #80]	@ (80035cc <HAL_GPIO_Init+0x2b8>)
 800357a:	2284      	movs	r2, #132	@ 0x84
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003580:	4a12      	ldr	r2, [pc, #72]	@ (80035cc <HAL_GPIO_Init+0x2b8>)
 8003582:	2380      	movs	r3, #128	@ 0x80
 8003584:	58d3      	ldr	r3, [r2, r3]
 8003586:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	43da      	mvns	r2, r3
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	4013      	ands	r3, r2
 8003590:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685a      	ldr	r2, [r3, #4]
 8003596:	2380      	movs	r3, #128	@ 0x80
 8003598:	025b      	lsls	r3, r3, #9
 800359a:	4013      	ands	r3, r2
 800359c:	d003      	beq.n	80035a6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80035a6:	4909      	ldr	r1, [pc, #36]	@ (80035cc <HAL_GPIO_Init+0x2b8>)
 80035a8:	2280      	movs	r2, #128	@ 0x80
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	3301      	adds	r3, #1
 80035b2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	40da      	lsrs	r2, r3
 80035bc:	1e13      	subs	r3, r2, #0
 80035be:	d000      	beq.n	80035c2 <HAL_GPIO_Init+0x2ae>
 80035c0:	e6b0      	b.n	8003324 <HAL_GPIO_Init+0x10>
  }
}
 80035c2:	46c0      	nop			@ (mov r8, r8)
 80035c4:	46c0      	nop			@ (mov r8, r8)
 80035c6:	46bd      	mov	sp, r7
 80035c8:	b006      	add	sp, #24
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	40021800 	.word	0x40021800
 80035d0:	50000400 	.word	0x50000400
 80035d4:	50000800 	.word	0x50000800
 80035d8:	50000c00 	.word	0x50000c00

080035dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	000a      	movs	r2, r1
 80035e6:	1cbb      	adds	r3, r7, #2
 80035e8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	1cba      	adds	r2, r7, #2
 80035f0:	8812      	ldrh	r2, [r2, #0]
 80035f2:	4013      	ands	r3, r2
 80035f4:	d004      	beq.n	8003600 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80035f6:	230f      	movs	r3, #15
 80035f8:	18fb      	adds	r3, r7, r3
 80035fa:	2201      	movs	r2, #1
 80035fc:	701a      	strb	r2, [r3, #0]
 80035fe:	e003      	b.n	8003608 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003600:	230f      	movs	r3, #15
 8003602:	18fb      	adds	r3, r7, r3
 8003604:	2200      	movs	r2, #0
 8003606:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003608:	230f      	movs	r3, #15
 800360a:	18fb      	adds	r3, r7, r3
 800360c:	781b      	ldrb	r3, [r3, #0]
}
 800360e:	0018      	movs	r0, r3
 8003610:	46bd      	mov	sp, r7
 8003612:	b004      	add	sp, #16
 8003614:	bd80      	pop	{r7, pc}

08003616 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b082      	sub	sp, #8
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
 800361e:	0008      	movs	r0, r1
 8003620:	0011      	movs	r1, r2
 8003622:	1cbb      	adds	r3, r7, #2
 8003624:	1c02      	adds	r2, r0, #0
 8003626:	801a      	strh	r2, [r3, #0]
 8003628:	1c7b      	adds	r3, r7, #1
 800362a:	1c0a      	adds	r2, r1, #0
 800362c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800362e:	1c7b      	adds	r3, r7, #1
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d004      	beq.n	8003640 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003636:	1cbb      	adds	r3, r7, #2
 8003638:	881a      	ldrh	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800363e:	e003      	b.n	8003648 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003640:	1cbb      	adds	r3, r7, #2
 8003642:	881a      	ldrh	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003648:	46c0      	nop			@ (mov r8, r8)
 800364a:	46bd      	mov	sp, r7
 800364c:	b002      	add	sp, #8
 800364e:	bd80      	pop	{r7, pc}

08003650 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	0002      	movs	r2, r0
 8003658:	1dbb      	adds	r3, r7, #6
 800365a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800365c:	4b10      	ldr	r3, [pc, #64]	@ (80036a0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	1dba      	adds	r2, r7, #6
 8003662:	8812      	ldrh	r2, [r2, #0]
 8003664:	4013      	ands	r3, r2
 8003666:	d008      	beq.n	800367a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003668:	4b0d      	ldr	r3, [pc, #52]	@ (80036a0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800366a:	1dba      	adds	r2, r7, #6
 800366c:	8812      	ldrh	r2, [r2, #0]
 800366e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003670:	1dbb      	adds	r3, r7, #6
 8003672:	881b      	ldrh	r3, [r3, #0]
 8003674:	0018      	movs	r0, r3
 8003676:	f7ff fb75 	bl	8002d64 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800367a:	4b09      	ldr	r3, [pc, #36]	@ (80036a0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	1dba      	adds	r2, r7, #6
 8003680:	8812      	ldrh	r2, [r2, #0]
 8003682:	4013      	ands	r3, r2
 8003684:	d008      	beq.n	8003698 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003686:	4b06      	ldr	r3, [pc, #24]	@ (80036a0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003688:	1dba      	adds	r2, r7, #6
 800368a:	8812      	ldrh	r2, [r2, #0]
 800368c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800368e:	1dbb      	adds	r3, r7, #6
 8003690:	881b      	ldrh	r3, [r3, #0]
 8003692:	0018      	movs	r0, r3
 8003694:	f7ff fb70 	bl	8002d78 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003698:	46c0      	nop			@ (mov r8, r8)
 800369a:	46bd      	mov	sp, r7
 800369c:	b002      	add	sp, #8
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40021800 	.word	0x40021800

080036a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80036ac:	4b19      	ldr	r3, [pc, #100]	@ (8003714 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a19      	ldr	r2, [pc, #100]	@ (8003718 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80036b2:	4013      	ands	r3, r2
 80036b4:	0019      	movs	r1, r3
 80036b6:	4b17      	ldr	r3, [pc, #92]	@ (8003714 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	2380      	movs	r3, #128	@ 0x80
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d11f      	bne.n	8003708 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80036c8:	4b14      	ldr	r3, [pc, #80]	@ (800371c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	0013      	movs	r3, r2
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	189b      	adds	r3, r3, r2
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	4912      	ldr	r1, [pc, #72]	@ (8003720 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80036d6:	0018      	movs	r0, r3
 80036d8:	f7fc fd1e 	bl	8000118 <__udivsi3>
 80036dc:	0003      	movs	r3, r0
 80036de:	3301      	adds	r3, #1
 80036e0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036e2:	e008      	b.n	80036f6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	3b01      	subs	r3, #1
 80036ee:	60fb      	str	r3, [r7, #12]
 80036f0:	e001      	b.n	80036f6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e009      	b.n	800370a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036f6:	4b07      	ldr	r3, [pc, #28]	@ (8003714 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80036f8:	695a      	ldr	r2, [r3, #20]
 80036fa:	2380      	movs	r3, #128	@ 0x80
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	401a      	ands	r2, r3
 8003700:	2380      	movs	r3, #128	@ 0x80
 8003702:	00db      	lsls	r3, r3, #3
 8003704:	429a      	cmp	r2, r3
 8003706:	d0ed      	beq.n	80036e4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	0018      	movs	r0, r3
 800370c:	46bd      	mov	sp, r7
 800370e:	b004      	add	sp, #16
 8003710:	bd80      	pop	{r7, pc}
 8003712:	46c0      	nop			@ (mov r8, r8)
 8003714:	40007000 	.word	0x40007000
 8003718:	fffff9ff 	.word	0xfffff9ff
 800371c:	20000004 	.word	0x20000004
 8003720:	000f4240 	.word	0x000f4240

08003724 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b088      	sub	sp, #32
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e2fe      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	2201      	movs	r2, #1
 800373c:	4013      	ands	r3, r2
 800373e:	d100      	bne.n	8003742 <HAL_RCC_OscConfig+0x1e>
 8003740:	e07c      	b.n	800383c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003742:	4bc3      	ldr	r3, [pc, #780]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	2238      	movs	r2, #56	@ 0x38
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800374c:	4bc0      	ldr	r3, [pc, #768]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	2203      	movs	r2, #3
 8003752:	4013      	ands	r3, r2
 8003754:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	2b10      	cmp	r3, #16
 800375a:	d102      	bne.n	8003762 <HAL_RCC_OscConfig+0x3e>
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	2b03      	cmp	r3, #3
 8003760:	d002      	beq.n	8003768 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	2b08      	cmp	r3, #8
 8003766:	d10b      	bne.n	8003780 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003768:	4bb9      	ldr	r3, [pc, #740]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	2380      	movs	r3, #128	@ 0x80
 800376e:	029b      	lsls	r3, r3, #10
 8003770:	4013      	ands	r3, r2
 8003772:	d062      	beq.n	800383a <HAL_RCC_OscConfig+0x116>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d15e      	bne.n	800383a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e2d9      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685a      	ldr	r2, [r3, #4]
 8003784:	2380      	movs	r3, #128	@ 0x80
 8003786:	025b      	lsls	r3, r3, #9
 8003788:	429a      	cmp	r2, r3
 800378a:	d107      	bne.n	800379c <HAL_RCC_OscConfig+0x78>
 800378c:	4bb0      	ldr	r3, [pc, #704]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	4baf      	ldr	r3, [pc, #700]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003792:	2180      	movs	r1, #128	@ 0x80
 8003794:	0249      	lsls	r1, r1, #9
 8003796:	430a      	orrs	r2, r1
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	e020      	b.n	80037de <HAL_RCC_OscConfig+0xba>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	23a0      	movs	r3, #160	@ 0xa0
 80037a2:	02db      	lsls	r3, r3, #11
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d10e      	bne.n	80037c6 <HAL_RCC_OscConfig+0xa2>
 80037a8:	4ba9      	ldr	r3, [pc, #676]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	4ba8      	ldr	r3, [pc, #672]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037ae:	2180      	movs	r1, #128	@ 0x80
 80037b0:	02c9      	lsls	r1, r1, #11
 80037b2:	430a      	orrs	r2, r1
 80037b4:	601a      	str	r2, [r3, #0]
 80037b6:	4ba6      	ldr	r3, [pc, #664]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	4ba5      	ldr	r3, [pc, #660]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037bc:	2180      	movs	r1, #128	@ 0x80
 80037be:	0249      	lsls	r1, r1, #9
 80037c0:	430a      	orrs	r2, r1
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	e00b      	b.n	80037de <HAL_RCC_OscConfig+0xba>
 80037c6:	4ba2      	ldr	r3, [pc, #648]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	4ba1      	ldr	r3, [pc, #644]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037cc:	49a1      	ldr	r1, [pc, #644]	@ (8003a54 <HAL_RCC_OscConfig+0x330>)
 80037ce:	400a      	ands	r2, r1
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	4b9f      	ldr	r3, [pc, #636]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	4b9e      	ldr	r3, [pc, #632]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037d8:	499f      	ldr	r1, [pc, #636]	@ (8003a58 <HAL_RCC_OscConfig+0x334>)
 80037da:	400a      	ands	r2, r1
 80037dc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d014      	beq.n	8003810 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e6:	f7ff fc89 	bl	80030fc <HAL_GetTick>
 80037ea:	0003      	movs	r3, r0
 80037ec:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037f0:	f7ff fc84 	bl	80030fc <HAL_GetTick>
 80037f4:	0002      	movs	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b64      	cmp	r3, #100	@ 0x64
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e298      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003802:	4b93      	ldr	r3, [pc, #588]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	2380      	movs	r3, #128	@ 0x80
 8003808:	029b      	lsls	r3, r3, #10
 800380a:	4013      	ands	r3, r2
 800380c:	d0f0      	beq.n	80037f0 <HAL_RCC_OscConfig+0xcc>
 800380e:	e015      	b.n	800383c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003810:	f7ff fc74 	bl	80030fc <HAL_GetTick>
 8003814:	0003      	movs	r3, r0
 8003816:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003818:	e008      	b.n	800382c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800381a:	f7ff fc6f 	bl	80030fc <HAL_GetTick>
 800381e:	0002      	movs	r2, r0
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	2b64      	cmp	r3, #100	@ 0x64
 8003826:	d901      	bls.n	800382c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e283      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800382c:	4b88      	ldr	r3, [pc, #544]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	2380      	movs	r3, #128	@ 0x80
 8003832:	029b      	lsls	r3, r3, #10
 8003834:	4013      	ands	r3, r2
 8003836:	d1f0      	bne.n	800381a <HAL_RCC_OscConfig+0xf6>
 8003838:	e000      	b.n	800383c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800383a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2202      	movs	r2, #2
 8003842:	4013      	ands	r3, r2
 8003844:	d100      	bne.n	8003848 <HAL_RCC_OscConfig+0x124>
 8003846:	e099      	b.n	800397c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003848:	4b81      	ldr	r3, [pc, #516]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	2238      	movs	r2, #56	@ 0x38
 800384e:	4013      	ands	r3, r2
 8003850:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003852:	4b7f      	ldr	r3, [pc, #508]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	2203      	movs	r2, #3
 8003858:	4013      	ands	r3, r2
 800385a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	2b10      	cmp	r3, #16
 8003860:	d102      	bne.n	8003868 <HAL_RCC_OscConfig+0x144>
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	2b02      	cmp	r3, #2
 8003866:	d002      	beq.n	800386e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d135      	bne.n	80038da <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800386e:	4b78      	ldr	r3, [pc, #480]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	2380      	movs	r3, #128	@ 0x80
 8003874:	00db      	lsls	r3, r3, #3
 8003876:	4013      	ands	r3, r2
 8003878:	d005      	beq.n	8003886 <HAL_RCC_OscConfig+0x162>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e256      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003886:	4b72      	ldr	r3, [pc, #456]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	4a74      	ldr	r2, [pc, #464]	@ (8003a5c <HAL_RCC_OscConfig+0x338>)
 800388c:	4013      	ands	r3, r2
 800388e:	0019      	movs	r1, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	021a      	lsls	r2, r3, #8
 8003896:	4b6e      	ldr	r3, [pc, #440]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003898:	430a      	orrs	r2, r1
 800389a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d112      	bne.n	80038c8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80038a2:	4b6b      	ldr	r3, [pc, #428]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a6e      	ldr	r2, [pc, #440]	@ (8003a60 <HAL_RCC_OscConfig+0x33c>)
 80038a8:	4013      	ands	r3, r2
 80038aa:	0019      	movs	r1, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	4b67      	ldr	r3, [pc, #412]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038b2:	430a      	orrs	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80038b6:	4b66      	ldr	r3, [pc, #408]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	0adb      	lsrs	r3, r3, #11
 80038bc:	2207      	movs	r2, #7
 80038be:	4013      	ands	r3, r2
 80038c0:	4a68      	ldr	r2, [pc, #416]	@ (8003a64 <HAL_RCC_OscConfig+0x340>)
 80038c2:	40da      	lsrs	r2, r3
 80038c4:	4b68      	ldr	r3, [pc, #416]	@ (8003a68 <HAL_RCC_OscConfig+0x344>)
 80038c6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80038c8:	4b68      	ldr	r3, [pc, #416]	@ (8003a6c <HAL_RCC_OscConfig+0x348>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	0018      	movs	r0, r3
 80038ce:	f7ff fbb9 	bl	8003044 <HAL_InitTick>
 80038d2:	1e03      	subs	r3, r0, #0
 80038d4:	d051      	beq.n	800397a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e22c      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d030      	beq.n	8003944 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80038e2:	4b5b      	ldr	r3, [pc, #364]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a5e      	ldr	r2, [pc, #376]	@ (8003a60 <HAL_RCC_OscConfig+0x33c>)
 80038e8:	4013      	ands	r3, r2
 80038ea:	0019      	movs	r1, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	691a      	ldr	r2, [r3, #16]
 80038f0:	4b57      	ldr	r3, [pc, #348]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038f2:	430a      	orrs	r2, r1
 80038f4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80038f6:	4b56      	ldr	r3, [pc, #344]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	4b55      	ldr	r3, [pc, #340]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038fc:	2180      	movs	r1, #128	@ 0x80
 80038fe:	0049      	lsls	r1, r1, #1
 8003900:	430a      	orrs	r2, r1
 8003902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003904:	f7ff fbfa 	bl	80030fc <HAL_GetTick>
 8003908:	0003      	movs	r3, r0
 800390a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800390c:	e008      	b.n	8003920 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800390e:	f7ff fbf5 	bl	80030fc <HAL_GetTick>
 8003912:	0002      	movs	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	2b02      	cmp	r3, #2
 800391a:	d901      	bls.n	8003920 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e209      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003920:	4b4b      	ldr	r3, [pc, #300]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	2380      	movs	r3, #128	@ 0x80
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	4013      	ands	r3, r2
 800392a:	d0f0      	beq.n	800390e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800392c:	4b48      	ldr	r3, [pc, #288]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	4a4a      	ldr	r2, [pc, #296]	@ (8003a5c <HAL_RCC_OscConfig+0x338>)
 8003932:	4013      	ands	r3, r2
 8003934:	0019      	movs	r1, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	021a      	lsls	r2, r3, #8
 800393c:	4b44      	ldr	r3, [pc, #272]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800393e:	430a      	orrs	r2, r1
 8003940:	605a      	str	r2, [r3, #4]
 8003942:	e01b      	b.n	800397c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003944:	4b42      	ldr	r3, [pc, #264]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	4b41      	ldr	r3, [pc, #260]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800394a:	4949      	ldr	r1, [pc, #292]	@ (8003a70 <HAL_RCC_OscConfig+0x34c>)
 800394c:	400a      	ands	r2, r1
 800394e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003950:	f7ff fbd4 	bl	80030fc <HAL_GetTick>
 8003954:	0003      	movs	r3, r0
 8003956:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003958:	e008      	b.n	800396c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800395a:	f7ff fbcf 	bl	80030fc <HAL_GetTick>
 800395e:	0002      	movs	r2, r0
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	2b02      	cmp	r3, #2
 8003966:	d901      	bls.n	800396c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e1e3      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800396c:	4b38      	ldr	r3, [pc, #224]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	2380      	movs	r3, #128	@ 0x80
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	4013      	ands	r3, r2
 8003976:	d1f0      	bne.n	800395a <HAL_RCC_OscConfig+0x236>
 8003978:	e000      	b.n	800397c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800397a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2208      	movs	r2, #8
 8003982:	4013      	ands	r3, r2
 8003984:	d047      	beq.n	8003a16 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003986:	4b32      	ldr	r3, [pc, #200]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	2238      	movs	r2, #56	@ 0x38
 800398c:	4013      	ands	r3, r2
 800398e:	2b18      	cmp	r3, #24
 8003990:	d10a      	bne.n	80039a8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003992:	4b2f      	ldr	r3, [pc, #188]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003996:	2202      	movs	r2, #2
 8003998:	4013      	ands	r3, r2
 800399a:	d03c      	beq.n	8003a16 <HAL_RCC_OscConfig+0x2f2>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d138      	bne.n	8003a16 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e1c5      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d019      	beq.n	80039e4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80039b0:	4b27      	ldr	r3, [pc, #156]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80039b2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039b4:	4b26      	ldr	r3, [pc, #152]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80039b6:	2101      	movs	r1, #1
 80039b8:	430a      	orrs	r2, r1
 80039ba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039bc:	f7ff fb9e 	bl	80030fc <HAL_GetTick>
 80039c0:	0003      	movs	r3, r0
 80039c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039c4:	e008      	b.n	80039d8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039c6:	f7ff fb99 	bl	80030fc <HAL_GetTick>
 80039ca:	0002      	movs	r2, r0
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d901      	bls.n	80039d8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e1ad      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80039da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039dc:	2202      	movs	r2, #2
 80039de:	4013      	ands	r3, r2
 80039e0:	d0f1      	beq.n	80039c6 <HAL_RCC_OscConfig+0x2a2>
 80039e2:	e018      	b.n	8003a16 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80039e4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80039e6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039e8:	4b19      	ldr	r3, [pc, #100]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80039ea:	2101      	movs	r1, #1
 80039ec:	438a      	bics	r2, r1
 80039ee:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f0:	f7ff fb84 	bl	80030fc <HAL_GetTick>
 80039f4:	0003      	movs	r3, r0
 80039f6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039f8:	e008      	b.n	8003a0c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039fa:	f7ff fb7f 	bl	80030fc <HAL_GetTick>
 80039fe:	0002      	movs	r2, r0
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d901      	bls.n	8003a0c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e193      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a0c:	4b10      	ldr	r3, [pc, #64]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a10:	2202      	movs	r2, #2
 8003a12:	4013      	ands	r3, r2
 8003a14:	d1f1      	bne.n	80039fa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2204      	movs	r2, #4
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	d100      	bne.n	8003a22 <HAL_RCC_OscConfig+0x2fe>
 8003a20:	e0c6      	b.n	8003bb0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a22:	231f      	movs	r3, #31
 8003a24:	18fb      	adds	r3, r7, r3
 8003a26:	2200      	movs	r2, #0
 8003a28:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003a2a:	4b09      	ldr	r3, [pc, #36]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	2238      	movs	r2, #56	@ 0x38
 8003a30:	4013      	ands	r3, r2
 8003a32:	2b20      	cmp	r3, #32
 8003a34:	d11e      	bne.n	8003a74 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003a36:	4b06      	ldr	r3, [pc, #24]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003a38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	d100      	bne.n	8003a42 <HAL_RCC_OscConfig+0x31e>
 8003a40:	e0b6      	b.n	8003bb0 <HAL_RCC_OscConfig+0x48c>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d000      	beq.n	8003a4c <HAL_RCC_OscConfig+0x328>
 8003a4a:	e0b1      	b.n	8003bb0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e171      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
 8003a50:	40021000 	.word	0x40021000
 8003a54:	fffeffff 	.word	0xfffeffff
 8003a58:	fffbffff 	.word	0xfffbffff
 8003a5c:	ffff80ff 	.word	0xffff80ff
 8003a60:	ffffc7ff 	.word	0xffffc7ff
 8003a64:	00f42400 	.word	0x00f42400
 8003a68:	20000004 	.word	0x20000004
 8003a6c:	20000008 	.word	0x20000008
 8003a70:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a74:	4bb1      	ldr	r3, [pc, #708]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003a76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a78:	2380      	movs	r3, #128	@ 0x80
 8003a7a:	055b      	lsls	r3, r3, #21
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	d101      	bne.n	8003a84 <HAL_RCC_OscConfig+0x360>
 8003a80:	2301      	movs	r3, #1
 8003a82:	e000      	b.n	8003a86 <HAL_RCC_OscConfig+0x362>
 8003a84:	2300      	movs	r3, #0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d011      	beq.n	8003aae <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003a8a:	4bac      	ldr	r3, [pc, #688]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003a8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a8e:	4bab      	ldr	r3, [pc, #684]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003a90:	2180      	movs	r1, #128	@ 0x80
 8003a92:	0549      	lsls	r1, r1, #21
 8003a94:	430a      	orrs	r2, r1
 8003a96:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a98:	4ba8      	ldr	r3, [pc, #672]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003a9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a9c:	2380      	movs	r3, #128	@ 0x80
 8003a9e:	055b      	lsls	r3, r3, #21
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003aa6:	231f      	movs	r3, #31
 8003aa8:	18fb      	adds	r3, r7, r3
 8003aaa:	2201      	movs	r2, #1
 8003aac:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aae:	4ba4      	ldr	r3, [pc, #656]	@ (8003d40 <HAL_RCC_OscConfig+0x61c>)
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	2380      	movs	r3, #128	@ 0x80
 8003ab4:	005b      	lsls	r3, r3, #1
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	d11a      	bne.n	8003af0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aba:	4ba1      	ldr	r3, [pc, #644]	@ (8003d40 <HAL_RCC_OscConfig+0x61c>)
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	4ba0      	ldr	r3, [pc, #640]	@ (8003d40 <HAL_RCC_OscConfig+0x61c>)
 8003ac0:	2180      	movs	r1, #128	@ 0x80
 8003ac2:	0049      	lsls	r1, r1, #1
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003ac8:	f7ff fb18 	bl	80030fc <HAL_GetTick>
 8003acc:	0003      	movs	r3, r0
 8003ace:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ad0:	e008      	b.n	8003ae4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ad2:	f7ff fb13 	bl	80030fc <HAL_GetTick>
 8003ad6:	0002      	movs	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d901      	bls.n	8003ae4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e127      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ae4:	4b96      	ldr	r3, [pc, #600]	@ (8003d40 <HAL_RCC_OscConfig+0x61c>)
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	2380      	movs	r3, #128	@ 0x80
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	4013      	ands	r3, r2
 8003aee:	d0f0      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d106      	bne.n	8003b06 <HAL_RCC_OscConfig+0x3e2>
 8003af8:	4b90      	ldr	r3, [pc, #576]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003afa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003afc:	4b8f      	ldr	r3, [pc, #572]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003afe:	2101      	movs	r1, #1
 8003b00:	430a      	orrs	r2, r1
 8003b02:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b04:	e01c      	b.n	8003b40 <HAL_RCC_OscConfig+0x41c>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	2b05      	cmp	r3, #5
 8003b0c:	d10c      	bne.n	8003b28 <HAL_RCC_OscConfig+0x404>
 8003b0e:	4b8b      	ldr	r3, [pc, #556]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b10:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b12:	4b8a      	ldr	r3, [pc, #552]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b14:	2104      	movs	r1, #4
 8003b16:	430a      	orrs	r2, r1
 8003b18:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b1a:	4b88      	ldr	r3, [pc, #544]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b1c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b1e:	4b87      	ldr	r3, [pc, #540]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b20:	2101      	movs	r1, #1
 8003b22:	430a      	orrs	r2, r1
 8003b24:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b26:	e00b      	b.n	8003b40 <HAL_RCC_OscConfig+0x41c>
 8003b28:	4b84      	ldr	r3, [pc, #528]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b2a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b2c:	4b83      	ldr	r3, [pc, #524]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b2e:	2101      	movs	r1, #1
 8003b30:	438a      	bics	r2, r1
 8003b32:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b34:	4b81      	ldr	r3, [pc, #516]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b38:	4b80      	ldr	r3, [pc, #512]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b3a:	2104      	movs	r1, #4
 8003b3c:	438a      	bics	r2, r1
 8003b3e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d014      	beq.n	8003b72 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b48:	f7ff fad8 	bl	80030fc <HAL_GetTick>
 8003b4c:	0003      	movs	r3, r0
 8003b4e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b50:	e009      	b.n	8003b66 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b52:	f7ff fad3 	bl	80030fc <HAL_GetTick>
 8003b56:	0002      	movs	r2, r0
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	4a79      	ldr	r2, [pc, #484]	@ (8003d44 <HAL_RCC_OscConfig+0x620>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e0e6      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b66:	4b75      	ldr	r3, [pc, #468]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d0f0      	beq.n	8003b52 <HAL_RCC_OscConfig+0x42e>
 8003b70:	e013      	b.n	8003b9a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b72:	f7ff fac3 	bl	80030fc <HAL_GetTick>
 8003b76:	0003      	movs	r3, r0
 8003b78:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b7a:	e009      	b.n	8003b90 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b7c:	f7ff fabe 	bl	80030fc <HAL_GetTick>
 8003b80:	0002      	movs	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	4a6f      	ldr	r2, [pc, #444]	@ (8003d44 <HAL_RCC_OscConfig+0x620>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d901      	bls.n	8003b90 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e0d1      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b90:	4b6a      	ldr	r3, [pc, #424]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b94:	2202      	movs	r2, #2
 8003b96:	4013      	ands	r3, r2
 8003b98:	d1f0      	bne.n	8003b7c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003b9a:	231f      	movs	r3, #31
 8003b9c:	18fb      	adds	r3, r7, r3
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d105      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003ba4:	4b65      	ldr	r3, [pc, #404]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003ba6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ba8:	4b64      	ldr	r3, [pc, #400]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003baa:	4967      	ldr	r1, [pc, #412]	@ (8003d48 <HAL_RCC_OscConfig+0x624>)
 8003bac:	400a      	ands	r2, r1
 8003bae:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d100      	bne.n	8003bba <HAL_RCC_OscConfig+0x496>
 8003bb8:	e0bb      	b.n	8003d32 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bba:	4b60      	ldr	r3, [pc, #384]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	2238      	movs	r2, #56	@ 0x38
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	2b10      	cmp	r3, #16
 8003bc4:	d100      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x4a4>
 8003bc6:	e07b      	b.n	8003cc0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	69db      	ldr	r3, [r3, #28]
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d156      	bne.n	8003c7e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bd0:	4b5a      	ldr	r3, [pc, #360]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	4b59      	ldr	r3, [pc, #356]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003bd6:	495d      	ldr	r1, [pc, #372]	@ (8003d4c <HAL_RCC_OscConfig+0x628>)
 8003bd8:	400a      	ands	r2, r1
 8003bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bdc:	f7ff fa8e 	bl	80030fc <HAL_GetTick>
 8003be0:	0003      	movs	r3, r0
 8003be2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003be4:	e008      	b.n	8003bf8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be6:	f7ff fa89 	bl	80030fc <HAL_GetTick>
 8003bea:	0002      	movs	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e09d      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bf8:	4b50      	ldr	r3, [pc, #320]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	2380      	movs	r3, #128	@ 0x80
 8003bfe:	049b      	lsls	r3, r3, #18
 8003c00:	4013      	ands	r3, r2
 8003c02:	d1f0      	bne.n	8003be6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c04:	4b4d      	ldr	r3, [pc, #308]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	4a51      	ldr	r2, [pc, #324]	@ (8003d50 <HAL_RCC_OscConfig+0x62c>)
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	0019      	movs	r1, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a1a      	ldr	r2, [r3, #32]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1c:	021b      	lsls	r3, r3, #8
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c24:	431a      	orrs	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c30:	431a      	orrs	r2, r3
 8003c32:	4b42      	ldr	r3, [pc, #264]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c34:	430a      	orrs	r2, r1
 8003c36:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c38:	4b40      	ldr	r3, [pc, #256]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c3e:	2180      	movs	r1, #128	@ 0x80
 8003c40:	0449      	lsls	r1, r1, #17
 8003c42:	430a      	orrs	r2, r1
 8003c44:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003c46:	4b3d      	ldr	r3, [pc, #244]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c48:	68da      	ldr	r2, [r3, #12]
 8003c4a:	4b3c      	ldr	r3, [pc, #240]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c4c:	2180      	movs	r1, #128	@ 0x80
 8003c4e:	0549      	lsls	r1, r1, #21
 8003c50:	430a      	orrs	r2, r1
 8003c52:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c54:	f7ff fa52 	bl	80030fc <HAL_GetTick>
 8003c58:	0003      	movs	r3, r0
 8003c5a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c5e:	f7ff fa4d 	bl	80030fc <HAL_GetTick>
 8003c62:	0002      	movs	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e061      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c70:	4b32      	ldr	r3, [pc, #200]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	2380      	movs	r3, #128	@ 0x80
 8003c76:	049b      	lsls	r3, r3, #18
 8003c78:	4013      	ands	r3, r2
 8003c7a:	d0f0      	beq.n	8003c5e <HAL_RCC_OscConfig+0x53a>
 8003c7c:	e059      	b.n	8003d32 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c7e:	4b2f      	ldr	r3, [pc, #188]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	4b2e      	ldr	r3, [pc, #184]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c84:	4931      	ldr	r1, [pc, #196]	@ (8003d4c <HAL_RCC_OscConfig+0x628>)
 8003c86:	400a      	ands	r2, r1
 8003c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c8a:	f7ff fa37 	bl	80030fc <HAL_GetTick>
 8003c8e:	0003      	movs	r3, r0
 8003c90:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c92:	e008      	b.n	8003ca6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c94:	f7ff fa32 	bl	80030fc <HAL_GetTick>
 8003c98:	0002      	movs	r2, r0
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e046      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ca6:	4b25      	ldr	r3, [pc, #148]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	2380      	movs	r3, #128	@ 0x80
 8003cac:	049b      	lsls	r3, r3, #18
 8003cae:	4013      	ands	r3, r2
 8003cb0:	d1f0      	bne.n	8003c94 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003cb2:	4b22      	ldr	r3, [pc, #136]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003cb4:	68da      	ldr	r2, [r3, #12]
 8003cb6:	4b21      	ldr	r3, [pc, #132]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003cb8:	4926      	ldr	r1, [pc, #152]	@ (8003d54 <HAL_RCC_OscConfig+0x630>)
 8003cba:	400a      	ands	r2, r1
 8003cbc:	60da      	str	r2, [r3, #12]
 8003cbe:	e038      	b.n	8003d32 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	69db      	ldr	r3, [r3, #28]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d101      	bne.n	8003ccc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e033      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	2203      	movs	r2, #3
 8003cd6:	401a      	ands	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a1b      	ldr	r3, [r3, #32]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d126      	bne.n	8003d2e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	2270      	movs	r2, #112	@ 0x70
 8003ce4:	401a      	ands	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d11f      	bne.n	8003d2e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	23fe      	movs	r3, #254	@ 0xfe
 8003cf2:	01db      	lsls	r3, r3, #7
 8003cf4:	401a      	ands	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cfa:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d116      	bne.n	8003d2e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	23f8      	movs	r3, #248	@ 0xf8
 8003d04:	039b      	lsls	r3, r3, #14
 8003d06:	401a      	ands	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d10e      	bne.n	8003d2e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	23e0      	movs	r3, #224	@ 0xe0
 8003d14:	051b      	lsls	r3, r3, #20
 8003d16:	401a      	ands	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d106      	bne.n	8003d2e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	0f5b      	lsrs	r3, r3, #29
 8003d24:	075a      	lsls	r2, r3, #29
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d001      	beq.n	8003d32 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e000      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	0018      	movs	r0, r3
 8003d36:	46bd      	mov	sp, r7
 8003d38:	b008      	add	sp, #32
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	40007000 	.word	0x40007000
 8003d44:	00001388 	.word	0x00001388
 8003d48:	efffffff 	.word	0xefffffff
 8003d4c:	feffffff 	.word	0xfeffffff
 8003d50:	11c1808c 	.word	0x11c1808c
 8003d54:	eefefffc 	.word	0xeefefffc

08003d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d101      	bne.n	8003d6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e0e9      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d6c:	4b76      	ldr	r3, [pc, #472]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2207      	movs	r2, #7
 8003d72:	4013      	ands	r3, r2
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d91e      	bls.n	8003db8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d7a:	4b73      	ldr	r3, [pc, #460]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2207      	movs	r2, #7
 8003d80:	4393      	bics	r3, r2
 8003d82:	0019      	movs	r1, r3
 8003d84:	4b70      	ldr	r3, [pc, #448]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003d86:	683a      	ldr	r2, [r7, #0]
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d8c:	f7ff f9b6 	bl	80030fc <HAL_GetTick>
 8003d90:	0003      	movs	r3, r0
 8003d92:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d94:	e009      	b.n	8003daa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d96:	f7ff f9b1 	bl	80030fc <HAL_GetTick>
 8003d9a:	0002      	movs	r2, r0
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	4a6a      	ldr	r2, [pc, #424]	@ (8003f4c <HAL_RCC_ClockConfig+0x1f4>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e0ca      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003daa:	4b67      	ldr	r3, [pc, #412]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2207      	movs	r2, #7
 8003db0:	4013      	ands	r3, r2
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d1ee      	bne.n	8003d96 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	d015      	beq.n	8003dee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2204      	movs	r2, #4
 8003dc8:	4013      	ands	r3, r2
 8003dca:	d006      	beq.n	8003dda <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003dcc:	4b60      	ldr	r3, [pc, #384]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	4b5f      	ldr	r3, [pc, #380]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003dd2:	21e0      	movs	r1, #224	@ 0xe0
 8003dd4:	01c9      	lsls	r1, r1, #7
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dda:	4b5d      	ldr	r3, [pc, #372]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	4a5d      	ldr	r2, [pc, #372]	@ (8003f54 <HAL_RCC_ClockConfig+0x1fc>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	0019      	movs	r1, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	4b59      	ldr	r3, [pc, #356]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003dea:	430a      	orrs	r2, r1
 8003dec:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2201      	movs	r2, #1
 8003df4:	4013      	ands	r3, r2
 8003df6:	d057      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d107      	bne.n	8003e10 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e00:	4b53      	ldr	r3, [pc, #332]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	2380      	movs	r3, #128	@ 0x80
 8003e06:	029b      	lsls	r3, r3, #10
 8003e08:	4013      	ands	r3, r2
 8003e0a:	d12b      	bne.n	8003e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e097      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d107      	bne.n	8003e28 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e18:	4b4d      	ldr	r3, [pc, #308]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	2380      	movs	r3, #128	@ 0x80
 8003e1e:	049b      	lsls	r3, r3, #18
 8003e20:	4013      	ands	r3, r2
 8003e22:	d11f      	bne.n	8003e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e08b      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d107      	bne.n	8003e40 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e30:	4b47      	ldr	r3, [pc, #284]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	2380      	movs	r3, #128	@ 0x80
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	4013      	ands	r3, r2
 8003e3a:	d113      	bne.n	8003e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e07f      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d106      	bne.n	8003e56 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e48:	4b41      	ldr	r3, [pc, #260]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e4c:	2202      	movs	r2, #2
 8003e4e:	4013      	ands	r3, r2
 8003e50:	d108      	bne.n	8003e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e074      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e56:	4b3e      	ldr	r3, [pc, #248]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	d101      	bne.n	8003e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e06d      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e64:	4b3a      	ldr	r3, [pc, #232]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	2207      	movs	r2, #7
 8003e6a:	4393      	bics	r3, r2
 8003e6c:	0019      	movs	r1, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	4b37      	ldr	r3, [pc, #220]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e74:	430a      	orrs	r2, r1
 8003e76:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e78:	f7ff f940 	bl	80030fc <HAL_GetTick>
 8003e7c:	0003      	movs	r3, r0
 8003e7e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e80:	e009      	b.n	8003e96 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e82:	f7ff f93b 	bl	80030fc <HAL_GetTick>
 8003e86:	0002      	movs	r2, r0
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	4a2f      	ldr	r2, [pc, #188]	@ (8003f4c <HAL_RCC_ClockConfig+0x1f4>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e054      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e96:	4b2e      	ldr	r3, [pc, #184]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	2238      	movs	r2, #56	@ 0x38
 8003e9c:	401a      	ands	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	00db      	lsls	r3, r3, #3
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d1ec      	bne.n	8003e82 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ea8:	4b27      	ldr	r3, [pc, #156]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2207      	movs	r2, #7
 8003eae:	4013      	ands	r3, r2
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d21e      	bcs.n	8003ef4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eb6:	4b24      	ldr	r3, [pc, #144]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2207      	movs	r2, #7
 8003ebc:	4393      	bics	r3, r2
 8003ebe:	0019      	movs	r1, r3
 8003ec0:	4b21      	ldr	r3, [pc, #132]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003ec2:	683a      	ldr	r2, [r7, #0]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003ec8:	f7ff f918 	bl	80030fc <HAL_GetTick>
 8003ecc:	0003      	movs	r3, r0
 8003ece:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ed0:	e009      	b.n	8003ee6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ed2:	f7ff f913 	bl	80030fc <HAL_GetTick>
 8003ed6:	0002      	movs	r2, r0
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	4a1b      	ldr	r2, [pc, #108]	@ (8003f4c <HAL_RCC_ClockConfig+0x1f4>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e02c      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ee6:	4b18      	ldr	r3, [pc, #96]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2207      	movs	r2, #7
 8003eec:	4013      	ands	r3, r2
 8003eee:	683a      	ldr	r2, [r7, #0]
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d1ee      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2204      	movs	r2, #4
 8003efa:	4013      	ands	r3, r2
 8003efc:	d009      	beq.n	8003f12 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003efe:	4b14      	ldr	r3, [pc, #80]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	4a15      	ldr	r2, [pc, #84]	@ (8003f58 <HAL_RCC_ClockConfig+0x200>)
 8003f04:	4013      	ands	r3, r2
 8003f06:	0019      	movs	r1, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68da      	ldr	r2, [r3, #12]
 8003f0c:	4b10      	ldr	r3, [pc, #64]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003f12:	f000 f829 	bl	8003f68 <HAL_RCC_GetSysClockFreq>
 8003f16:	0001      	movs	r1, r0
 8003f18:	4b0d      	ldr	r3, [pc, #52]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	0a1b      	lsrs	r3, r3, #8
 8003f1e:	220f      	movs	r2, #15
 8003f20:	401a      	ands	r2, r3
 8003f22:	4b0e      	ldr	r3, [pc, #56]	@ (8003f5c <HAL_RCC_ClockConfig+0x204>)
 8003f24:	0092      	lsls	r2, r2, #2
 8003f26:	58d3      	ldr	r3, [r2, r3]
 8003f28:	221f      	movs	r2, #31
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	000a      	movs	r2, r1
 8003f2e:	40da      	lsrs	r2, r3
 8003f30:	4b0b      	ldr	r3, [pc, #44]	@ (8003f60 <HAL_RCC_ClockConfig+0x208>)
 8003f32:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003f34:	4b0b      	ldr	r3, [pc, #44]	@ (8003f64 <HAL_RCC_ClockConfig+0x20c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	0018      	movs	r0, r3
 8003f3a:	f7ff f883 	bl	8003044 <HAL_InitTick>
 8003f3e:	0003      	movs	r3, r0
}
 8003f40:	0018      	movs	r0, r3
 8003f42:	46bd      	mov	sp, r7
 8003f44:	b004      	add	sp, #16
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40022000 	.word	0x40022000
 8003f4c:	00001388 	.word	0x00001388
 8003f50:	40021000 	.word	0x40021000
 8003f54:	fffff0ff 	.word	0xfffff0ff
 8003f58:	ffff8fff 	.word	0xffff8fff
 8003f5c:	08008b1c 	.word	0x08008b1c
 8003f60:	20000004 	.word	0x20000004
 8003f64:	20000008 	.word	0x20000008

08003f68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f6e:	4b3c      	ldr	r3, [pc, #240]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	2238      	movs	r2, #56	@ 0x38
 8003f74:	4013      	ands	r3, r2
 8003f76:	d10f      	bne.n	8003f98 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003f78:	4b39      	ldr	r3, [pc, #228]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	0adb      	lsrs	r3, r3, #11
 8003f7e:	2207      	movs	r2, #7
 8003f80:	4013      	ands	r3, r2
 8003f82:	2201      	movs	r2, #1
 8003f84:	409a      	lsls	r2, r3
 8003f86:	0013      	movs	r3, r2
 8003f88:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003f8a:	6839      	ldr	r1, [r7, #0]
 8003f8c:	4835      	ldr	r0, [pc, #212]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003f8e:	f7fc f8c3 	bl	8000118 <__udivsi3>
 8003f92:	0003      	movs	r3, r0
 8003f94:	613b      	str	r3, [r7, #16]
 8003f96:	e05d      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f98:	4b31      	ldr	r3, [pc, #196]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	2238      	movs	r2, #56	@ 0x38
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d102      	bne.n	8003faa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003fa4:	4b30      	ldr	r3, [pc, #192]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x100>)
 8003fa6:	613b      	str	r3, [r7, #16]
 8003fa8:	e054      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003faa:	4b2d      	ldr	r3, [pc, #180]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	2238      	movs	r2, #56	@ 0x38
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	2b10      	cmp	r3, #16
 8003fb4:	d138      	bne.n	8004028 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003fb6:	4b2a      	ldr	r3, [pc, #168]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	2203      	movs	r2, #3
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fc0:	4b27      	ldr	r3, [pc, #156]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	091b      	lsrs	r3, r3, #4
 8003fc6:	2207      	movs	r2, #7
 8003fc8:	4013      	ands	r3, r2
 8003fca:	3301      	adds	r3, #1
 8003fcc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2b03      	cmp	r3, #3
 8003fd2:	d10d      	bne.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fd4:	68b9      	ldr	r1, [r7, #8]
 8003fd6:	4824      	ldr	r0, [pc, #144]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x100>)
 8003fd8:	f7fc f89e 	bl	8000118 <__udivsi3>
 8003fdc:	0003      	movs	r3, r0
 8003fde:	0019      	movs	r1, r3
 8003fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	0a1b      	lsrs	r3, r3, #8
 8003fe6:	227f      	movs	r2, #127	@ 0x7f
 8003fe8:	4013      	ands	r3, r2
 8003fea:	434b      	muls	r3, r1
 8003fec:	617b      	str	r3, [r7, #20]
        break;
 8003fee:	e00d      	b.n	800400c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003ff0:	68b9      	ldr	r1, [r7, #8]
 8003ff2:	481c      	ldr	r0, [pc, #112]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003ff4:	f7fc f890 	bl	8000118 <__udivsi3>
 8003ff8:	0003      	movs	r3, r0
 8003ffa:	0019      	movs	r1, r3
 8003ffc:	4b18      	ldr	r3, [pc, #96]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	0a1b      	lsrs	r3, r3, #8
 8004002:	227f      	movs	r2, #127	@ 0x7f
 8004004:	4013      	ands	r3, r2
 8004006:	434b      	muls	r3, r1
 8004008:	617b      	str	r3, [r7, #20]
        break;
 800400a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800400c:	4b14      	ldr	r3, [pc, #80]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	0f5b      	lsrs	r3, r3, #29
 8004012:	2207      	movs	r2, #7
 8004014:	4013      	ands	r3, r2
 8004016:	3301      	adds	r3, #1
 8004018:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	6978      	ldr	r0, [r7, #20]
 800401e:	f7fc f87b 	bl	8000118 <__udivsi3>
 8004022:	0003      	movs	r3, r0
 8004024:	613b      	str	r3, [r7, #16]
 8004026:	e015      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004028:	4b0d      	ldr	r3, [pc, #52]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	2238      	movs	r2, #56	@ 0x38
 800402e:	4013      	ands	r3, r2
 8004030:	2b20      	cmp	r3, #32
 8004032:	d103      	bne.n	800403c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004034:	2380      	movs	r3, #128	@ 0x80
 8004036:	021b      	lsls	r3, r3, #8
 8004038:	613b      	str	r3, [r7, #16]
 800403a:	e00b      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800403c:	4b08      	ldr	r3, [pc, #32]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	2238      	movs	r2, #56	@ 0x38
 8004042:	4013      	ands	r3, r2
 8004044:	2b18      	cmp	r3, #24
 8004046:	d103      	bne.n	8004050 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004048:	23fa      	movs	r3, #250	@ 0xfa
 800404a:	01db      	lsls	r3, r3, #7
 800404c:	613b      	str	r3, [r7, #16]
 800404e:	e001      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004050:	2300      	movs	r3, #0
 8004052:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004054:	693b      	ldr	r3, [r7, #16]
}
 8004056:	0018      	movs	r0, r3
 8004058:	46bd      	mov	sp, r7
 800405a:	b006      	add	sp, #24
 800405c:	bd80      	pop	{r7, pc}
 800405e:	46c0      	nop			@ (mov r8, r8)
 8004060:	40021000 	.word	0x40021000
 8004064:	00f42400 	.word	0x00f42400
 8004068:	007a1200 	.word	0x007a1200

0800406c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d101      	bne.n	800407e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e0a8      	b.n	80041d0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004082:	2b00      	cmp	r3, #0
 8004084:	d109      	bne.n	800409a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685a      	ldr	r2, [r3, #4]
 800408a:	2382      	movs	r3, #130	@ 0x82
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	429a      	cmp	r2, r3
 8004090:	d009      	beq.n	80040a6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	61da      	str	r2, [r3, #28]
 8004098:	e005      	b.n	80040a6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	225d      	movs	r2, #93	@ 0x5d
 80040b0:	5c9b      	ldrb	r3, [r3, r2]
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d107      	bne.n	80040c8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	225c      	movs	r2, #92	@ 0x5c
 80040bc:	2100      	movs	r1, #0
 80040be:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	0018      	movs	r0, r3
 80040c4:	f7fe fda2 	bl	8002c0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	225d      	movs	r2, #93	@ 0x5d
 80040cc:	2102      	movs	r1, #2
 80040ce:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2140      	movs	r1, #64	@ 0x40
 80040dc:	438a      	bics	r2, r1
 80040de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	68da      	ldr	r2, [r3, #12]
 80040e4:	23e0      	movs	r3, #224	@ 0xe0
 80040e6:	00db      	lsls	r3, r3, #3
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d902      	bls.n	80040f2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80040ec:	2300      	movs	r3, #0
 80040ee:	60fb      	str	r3, [r7, #12]
 80040f0:	e002      	b.n	80040f8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80040f2:	2380      	movs	r3, #128	@ 0x80
 80040f4:	015b      	lsls	r3, r3, #5
 80040f6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	68da      	ldr	r2, [r3, #12]
 80040fc:	23f0      	movs	r3, #240	@ 0xf0
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	429a      	cmp	r2, r3
 8004102:	d008      	beq.n	8004116 <HAL_SPI_Init+0xaa>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	68da      	ldr	r2, [r3, #12]
 8004108:	23e0      	movs	r3, #224	@ 0xe0
 800410a:	00db      	lsls	r3, r3, #3
 800410c:	429a      	cmp	r2, r3
 800410e:	d002      	beq.n	8004116 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	2382      	movs	r3, #130	@ 0x82
 800411c:	005b      	lsls	r3, r3, #1
 800411e:	401a      	ands	r2, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6899      	ldr	r1, [r3, #8]
 8004124:	2384      	movs	r3, #132	@ 0x84
 8004126:	021b      	lsls	r3, r3, #8
 8004128:	400b      	ands	r3, r1
 800412a:	431a      	orrs	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	2102      	movs	r1, #2
 8004132:	400b      	ands	r3, r1
 8004134:	431a      	orrs	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	2101      	movs	r1, #1
 800413c:	400b      	ands	r3, r1
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6999      	ldr	r1, [r3, #24]
 8004144:	2380      	movs	r3, #128	@ 0x80
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	400b      	ands	r3, r1
 800414a:	431a      	orrs	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	69db      	ldr	r3, [r3, #28]
 8004150:	2138      	movs	r1, #56	@ 0x38
 8004152:	400b      	ands	r3, r1
 8004154:	431a      	orrs	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a1b      	ldr	r3, [r3, #32]
 800415a:	2180      	movs	r1, #128	@ 0x80
 800415c:	400b      	ands	r3, r1
 800415e:	431a      	orrs	r2, r3
 8004160:	0011      	movs	r1, r2
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004166:	2380      	movs	r3, #128	@ 0x80
 8004168:	019b      	lsls	r3, r3, #6
 800416a:	401a      	ands	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	430a      	orrs	r2, r1
 8004172:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	0c1b      	lsrs	r3, r3, #16
 800417a:	2204      	movs	r2, #4
 800417c:	401a      	ands	r2, r3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004182:	2110      	movs	r1, #16
 8004184:	400b      	ands	r3, r1
 8004186:	431a      	orrs	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800418c:	2108      	movs	r1, #8
 800418e:	400b      	ands	r3, r1
 8004190:	431a      	orrs	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	68d9      	ldr	r1, [r3, #12]
 8004196:	23f0      	movs	r3, #240	@ 0xf0
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	400b      	ands	r3, r1
 800419c:	431a      	orrs	r2, r3
 800419e:	0011      	movs	r1, r2
 80041a0:	68fa      	ldr	r2, [r7, #12]
 80041a2:	2380      	movs	r3, #128	@ 0x80
 80041a4:	015b      	lsls	r3, r3, #5
 80041a6:	401a      	ands	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	430a      	orrs	r2, r1
 80041ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	69da      	ldr	r2, [r3, #28]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4907      	ldr	r1, [pc, #28]	@ (80041d8 <HAL_SPI_Init+0x16c>)
 80041bc:	400a      	ands	r2, r1
 80041be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	225d      	movs	r2, #93	@ 0x5d
 80041ca:	2101      	movs	r1, #1
 80041cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	0018      	movs	r0, r3
 80041d2:	46bd      	mov	sp, r7
 80041d4:	b004      	add	sp, #16
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	fffff7ff 	.word	0xfffff7ff

080041dc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b088      	sub	sp, #32
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	603b      	str	r3, [r7, #0]
 80041e8:	1dbb      	adds	r3, r7, #6
 80041ea:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80041ec:	231f      	movs	r3, #31
 80041ee:	18fb      	adds	r3, r7, r3
 80041f0:	2200      	movs	r2, #0
 80041f2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	225c      	movs	r2, #92	@ 0x5c
 80041f8:	5c9b      	ldrb	r3, [r3, r2]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d101      	bne.n	8004202 <HAL_SPI_Transmit+0x26>
 80041fe:	2302      	movs	r3, #2
 8004200:	e147      	b.n	8004492 <HAL_SPI_Transmit+0x2b6>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	225c      	movs	r2, #92	@ 0x5c
 8004206:	2101      	movs	r1, #1
 8004208:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800420a:	f7fe ff77 	bl	80030fc <HAL_GetTick>
 800420e:	0003      	movs	r3, r0
 8004210:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004212:	2316      	movs	r3, #22
 8004214:	18fb      	adds	r3, r7, r3
 8004216:	1dba      	adds	r2, r7, #6
 8004218:	8812      	ldrh	r2, [r2, #0]
 800421a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	225d      	movs	r2, #93	@ 0x5d
 8004220:	5c9b      	ldrb	r3, [r3, r2]
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b01      	cmp	r3, #1
 8004226:	d004      	beq.n	8004232 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004228:	231f      	movs	r3, #31
 800422a:	18fb      	adds	r3, r7, r3
 800422c:	2202      	movs	r2, #2
 800422e:	701a      	strb	r2, [r3, #0]
    goto error;
 8004230:	e128      	b.n	8004484 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d003      	beq.n	8004240 <HAL_SPI_Transmit+0x64>
 8004238:	1dbb      	adds	r3, r7, #6
 800423a:	881b      	ldrh	r3, [r3, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d104      	bne.n	800424a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8004240:	231f      	movs	r3, #31
 8004242:	18fb      	adds	r3, r7, r3
 8004244:	2201      	movs	r2, #1
 8004246:	701a      	strb	r2, [r3, #0]
    goto error;
 8004248:	e11c      	b.n	8004484 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	225d      	movs	r2, #93	@ 0x5d
 800424e:	2103      	movs	r1, #3
 8004250:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	1dba      	adds	r2, r7, #6
 8004262:	8812      	ldrh	r2, [r2, #0]
 8004264:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	1dba      	adds	r2, r7, #6
 800426a:	8812      	ldrh	r2, [r2, #0]
 800426c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2244      	movs	r2, #68	@ 0x44
 8004278:	2100      	movs	r1, #0
 800427a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2246      	movs	r2, #70	@ 0x46
 8004280:	2100      	movs	r1, #0
 8004282:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	689a      	ldr	r2, [r3, #8]
 8004294:	2380      	movs	r3, #128	@ 0x80
 8004296:	021b      	lsls	r3, r3, #8
 8004298:	429a      	cmp	r2, r3
 800429a:	d110      	bne.n	80042be <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2140      	movs	r1, #64	@ 0x40
 80042a8:	438a      	bics	r2, r1
 80042aa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2180      	movs	r1, #128	@ 0x80
 80042b8:	01c9      	lsls	r1, r1, #7
 80042ba:	430a      	orrs	r2, r1
 80042bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2240      	movs	r2, #64	@ 0x40
 80042c6:	4013      	ands	r3, r2
 80042c8:	2b40      	cmp	r3, #64	@ 0x40
 80042ca:	d007      	beq.n	80042dc <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2140      	movs	r1, #64	@ 0x40
 80042d8:	430a      	orrs	r2, r1
 80042da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	68da      	ldr	r2, [r3, #12]
 80042e0:	23e0      	movs	r3, #224	@ 0xe0
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d952      	bls.n	800438e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d004      	beq.n	80042fa <HAL_SPI_Transmit+0x11e>
 80042f0:	2316      	movs	r3, #22
 80042f2:	18fb      	adds	r3, r7, r3
 80042f4:	881b      	ldrh	r3, [r3, #0]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d143      	bne.n	8004382 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042fe:	881a      	ldrh	r2, [r3, #0]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800430a:	1c9a      	adds	r2, r3, #2
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004314:	b29b      	uxth	r3, r3
 8004316:	3b01      	subs	r3, #1
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800431e:	e030      	b.n	8004382 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	2202      	movs	r2, #2
 8004328:	4013      	ands	r3, r2
 800432a:	2b02      	cmp	r3, #2
 800432c:	d112      	bne.n	8004354 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004332:	881a      	ldrh	r2, [r3, #0]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800433e:	1c9a      	adds	r2, r3, #2
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004348:	b29b      	uxth	r3, r3
 800434a:	3b01      	subs	r3, #1
 800434c:	b29a      	uxth	r2, r3
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004352:	e016      	b.n	8004382 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004354:	f7fe fed2 	bl	80030fc <HAL_GetTick>
 8004358:	0002      	movs	r2, r0
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	429a      	cmp	r2, r3
 8004362:	d802      	bhi.n	800436a <HAL_SPI_Transmit+0x18e>
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	3301      	adds	r3, #1
 8004368:	d102      	bne.n	8004370 <HAL_SPI_Transmit+0x194>
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d108      	bne.n	8004382 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8004370:	231f      	movs	r3, #31
 8004372:	18fb      	adds	r3, r7, r3
 8004374:	2203      	movs	r2, #3
 8004376:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	225d      	movs	r2, #93	@ 0x5d
 800437c:	2101      	movs	r1, #1
 800437e:	5499      	strb	r1, [r3, r2]
          goto error;
 8004380:	e080      	b.n	8004484 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004386:	b29b      	uxth	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	d1c9      	bne.n	8004320 <HAL_SPI_Transmit+0x144>
 800438c:	e053      	b.n	8004436 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d004      	beq.n	80043a0 <HAL_SPI_Transmit+0x1c4>
 8004396:	2316      	movs	r3, #22
 8004398:	18fb      	adds	r3, r7, r3
 800439a:	881b      	ldrh	r3, [r3, #0]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d145      	bne.n	800442c <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	330c      	adds	r3, #12
 80043aa:	7812      	ldrb	r2, [r2, #0]
 80043ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b2:	1c5a      	adds	r2, r3, #1
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043bc:	b29b      	uxth	r3, r3
 80043be:	3b01      	subs	r3, #1
 80043c0:	b29a      	uxth	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80043c6:	e031      	b.n	800442c <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	2202      	movs	r2, #2
 80043d0:	4013      	ands	r3, r2
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d113      	bne.n	80043fe <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	330c      	adds	r3, #12
 80043e0:	7812      	ldrb	r2, [r2, #0]
 80043e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e8:	1c5a      	adds	r2, r3, #1
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80043fc:	e016      	b.n	800442c <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043fe:	f7fe fe7d 	bl	80030fc <HAL_GetTick>
 8004402:	0002      	movs	r2, r0
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	683a      	ldr	r2, [r7, #0]
 800440a:	429a      	cmp	r2, r3
 800440c:	d802      	bhi.n	8004414 <HAL_SPI_Transmit+0x238>
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	3301      	adds	r3, #1
 8004412:	d102      	bne.n	800441a <HAL_SPI_Transmit+0x23e>
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d108      	bne.n	800442c <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800441a:	231f      	movs	r3, #31
 800441c:	18fb      	adds	r3, r7, r3
 800441e:	2203      	movs	r2, #3
 8004420:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	225d      	movs	r2, #93	@ 0x5d
 8004426:	2101      	movs	r1, #1
 8004428:	5499      	strb	r1, [r3, r2]
          goto error;
 800442a:	e02b      	b.n	8004484 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004430:	b29b      	uxth	r3, r3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d1c8      	bne.n	80043c8 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	6839      	ldr	r1, [r7, #0]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	0018      	movs	r0, r3
 800443e:	f000 f95d 	bl	80046fc <SPI_EndRxTxTransaction>
 8004442:	1e03      	subs	r3, r0, #0
 8004444:	d002      	beq.n	800444c <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2220      	movs	r2, #32
 800444a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10a      	bne.n	800446a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004454:	2300      	movs	r3, #0
 8004456:	613b      	str	r3, [r7, #16]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	613b      	str	r3, [r7, #16]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	613b      	str	r3, [r7, #16]
 8004468:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800446e:	2b00      	cmp	r3, #0
 8004470:	d004      	beq.n	800447c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8004472:	231f      	movs	r3, #31
 8004474:	18fb      	adds	r3, r7, r3
 8004476:	2201      	movs	r2, #1
 8004478:	701a      	strb	r2, [r3, #0]
 800447a:	e003      	b.n	8004484 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	225d      	movs	r2, #93	@ 0x5d
 8004480:	2101      	movs	r1, #1
 8004482:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	225c      	movs	r2, #92	@ 0x5c
 8004488:	2100      	movs	r1, #0
 800448a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800448c:	231f      	movs	r3, #31
 800448e:	18fb      	adds	r3, r7, r3
 8004490:	781b      	ldrb	r3, [r3, #0]
}
 8004492:	0018      	movs	r0, r3
 8004494:	46bd      	mov	sp, r7
 8004496:	b008      	add	sp, #32
 8004498:	bd80      	pop	{r7, pc}
	...

0800449c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b088      	sub	sp, #32
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	603b      	str	r3, [r7, #0]
 80044a8:	1dfb      	adds	r3, r7, #7
 80044aa:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80044ac:	f7fe fe26 	bl	80030fc <HAL_GetTick>
 80044b0:	0002      	movs	r2, r0
 80044b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044b4:	1a9b      	subs	r3, r3, r2
 80044b6:	683a      	ldr	r2, [r7, #0]
 80044b8:	18d3      	adds	r3, r2, r3
 80044ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80044bc:	f7fe fe1e 	bl	80030fc <HAL_GetTick>
 80044c0:	0003      	movs	r3, r0
 80044c2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80044c4:	4b3a      	ldr	r3, [pc, #232]	@ (80045b0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	015b      	lsls	r3, r3, #5
 80044ca:	0d1b      	lsrs	r3, r3, #20
 80044cc:	69fa      	ldr	r2, [r7, #28]
 80044ce:	4353      	muls	r3, r2
 80044d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044d2:	e058      	b.n	8004586 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	3301      	adds	r3, #1
 80044d8:	d055      	beq.n	8004586 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044da:	f7fe fe0f 	bl	80030fc <HAL_GetTick>
 80044de:	0002      	movs	r2, r0
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	69fa      	ldr	r2, [r7, #28]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d902      	bls.n	80044f0 <SPI_WaitFlagStateUntilTimeout+0x54>
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d142      	bne.n	8004576 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	21e0      	movs	r1, #224	@ 0xe0
 80044fc:	438a      	bics	r2, r1
 80044fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	685a      	ldr	r2, [r3, #4]
 8004504:	2382      	movs	r3, #130	@ 0x82
 8004506:	005b      	lsls	r3, r3, #1
 8004508:	429a      	cmp	r2, r3
 800450a:	d113      	bne.n	8004534 <SPI_WaitFlagStateUntilTimeout+0x98>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	689a      	ldr	r2, [r3, #8]
 8004510:	2380      	movs	r3, #128	@ 0x80
 8004512:	021b      	lsls	r3, r3, #8
 8004514:	429a      	cmp	r2, r3
 8004516:	d005      	beq.n	8004524 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	689a      	ldr	r2, [r3, #8]
 800451c:	2380      	movs	r3, #128	@ 0x80
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	429a      	cmp	r2, r3
 8004522:	d107      	bne.n	8004534 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2140      	movs	r1, #64	@ 0x40
 8004530:	438a      	bics	r2, r1
 8004532:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004538:	2380      	movs	r3, #128	@ 0x80
 800453a:	019b      	lsls	r3, r3, #6
 800453c:	429a      	cmp	r2, r3
 800453e:	d110      	bne.n	8004562 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	491a      	ldr	r1, [pc, #104]	@ (80045b4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800454c:	400a      	ands	r2, r1
 800454e:	601a      	str	r2, [r3, #0]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2180      	movs	r1, #128	@ 0x80
 800455c:	0189      	lsls	r1, r1, #6
 800455e:	430a      	orrs	r2, r1
 8004560:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	225d      	movs	r2, #93	@ 0x5d
 8004566:	2101      	movs	r1, #1
 8004568:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	225c      	movs	r2, #92	@ 0x5c
 800456e:	2100      	movs	r1, #0
 8004570:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e017      	b.n	80045a6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d101      	bne.n	8004580 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800457c:	2300      	movs	r3, #0
 800457e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	3b01      	subs	r3, #1
 8004584:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	68ba      	ldr	r2, [r7, #8]
 800458e:	4013      	ands	r3, r2
 8004590:	68ba      	ldr	r2, [r7, #8]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	425a      	negs	r2, r3
 8004596:	4153      	adcs	r3, r2
 8004598:	b2db      	uxtb	r3, r3
 800459a:	001a      	movs	r2, r3
 800459c:	1dfb      	adds	r3, r7, #7
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d197      	bne.n	80044d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	0018      	movs	r0, r3
 80045a8:	46bd      	mov	sp, r7
 80045aa:	b008      	add	sp, #32
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	46c0      	nop			@ (mov r8, r8)
 80045b0:	20000004 	.word	0x20000004
 80045b4:	ffffdfff 	.word	0xffffdfff

080045b8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b08a      	sub	sp, #40	@ 0x28
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	607a      	str	r2, [r7, #4]
 80045c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80045c6:	2317      	movs	r3, #23
 80045c8:	18fb      	adds	r3, r7, r3
 80045ca:	2200      	movs	r2, #0
 80045cc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80045ce:	f7fe fd95 	bl	80030fc <HAL_GetTick>
 80045d2:	0002      	movs	r2, r0
 80045d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d6:	1a9b      	subs	r3, r3, r2
 80045d8:	683a      	ldr	r2, [r7, #0]
 80045da:	18d3      	adds	r3, r2, r3
 80045dc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80045de:	f7fe fd8d 	bl	80030fc <HAL_GetTick>
 80045e2:	0003      	movs	r3, r0
 80045e4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	330c      	adds	r3, #12
 80045ec:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80045ee:	4b41      	ldr	r3, [pc, #260]	@ (80046f4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	0013      	movs	r3, r2
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	189b      	adds	r3, r3, r2
 80045f8:	00da      	lsls	r2, r3, #3
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	0d1b      	lsrs	r3, r3, #20
 80045fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004600:	4353      	muls	r3, r2
 8004602:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004604:	e068      	b.n	80046d8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	23c0      	movs	r3, #192	@ 0xc0
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	429a      	cmp	r2, r3
 800460e:	d10a      	bne.n	8004626 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d107      	bne.n	8004626 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	b2da      	uxtb	r2, r3
 800461c:	2117      	movs	r1, #23
 800461e:	187b      	adds	r3, r7, r1
 8004620:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004622:	187b      	adds	r3, r7, r1
 8004624:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	3301      	adds	r3, #1
 800462a:	d055      	beq.n	80046d8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800462c:	f7fe fd66 	bl	80030fc <HAL_GetTick>
 8004630:	0002      	movs	r2, r0
 8004632:	6a3b      	ldr	r3, [r7, #32]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004638:	429a      	cmp	r2, r3
 800463a:	d902      	bls.n	8004642 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800463c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463e:	2b00      	cmp	r3, #0
 8004640:	d142      	bne.n	80046c8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	685a      	ldr	r2, [r3, #4]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	21e0      	movs	r1, #224	@ 0xe0
 800464e:	438a      	bics	r2, r1
 8004650:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	685a      	ldr	r2, [r3, #4]
 8004656:	2382      	movs	r3, #130	@ 0x82
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	429a      	cmp	r2, r3
 800465c:	d113      	bne.n	8004686 <SPI_WaitFifoStateUntilTimeout+0xce>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	689a      	ldr	r2, [r3, #8]
 8004662:	2380      	movs	r3, #128	@ 0x80
 8004664:	021b      	lsls	r3, r3, #8
 8004666:	429a      	cmp	r2, r3
 8004668:	d005      	beq.n	8004676 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	689a      	ldr	r2, [r3, #8]
 800466e:	2380      	movs	r3, #128	@ 0x80
 8004670:	00db      	lsls	r3, r3, #3
 8004672:	429a      	cmp	r2, r3
 8004674:	d107      	bne.n	8004686 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2140      	movs	r1, #64	@ 0x40
 8004682:	438a      	bics	r2, r1
 8004684:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800468a:	2380      	movs	r3, #128	@ 0x80
 800468c:	019b      	lsls	r3, r3, #6
 800468e:	429a      	cmp	r2, r3
 8004690:	d110      	bne.n	80046b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4916      	ldr	r1, [pc, #88]	@ (80046f8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800469e:	400a      	ands	r2, r1
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2180      	movs	r1, #128	@ 0x80
 80046ae:	0189      	lsls	r1, r1, #6
 80046b0:	430a      	orrs	r2, r1
 80046b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	225d      	movs	r2, #93	@ 0x5d
 80046b8:	2101      	movs	r1, #1
 80046ba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	225c      	movs	r2, #92	@ 0x5c
 80046c0:	2100      	movs	r1, #0
 80046c2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e010      	b.n	80046ea <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80046ce:	2300      	movs	r3, #0
 80046d0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	3b01      	subs	r3, #1
 80046d6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	68ba      	ldr	r2, [r7, #8]
 80046e0:	4013      	ands	r3, r2
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d18e      	bne.n	8004606 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	0018      	movs	r0, r3
 80046ec:	46bd      	mov	sp, r7
 80046ee:	b00a      	add	sp, #40	@ 0x28
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	46c0      	nop			@ (mov r8, r8)
 80046f4:	20000004 	.word	0x20000004
 80046f8:	ffffdfff 	.word	0xffffdfff

080046fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af02      	add	r7, sp, #8
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004708:	68ba      	ldr	r2, [r7, #8]
 800470a:	23c0      	movs	r3, #192	@ 0xc0
 800470c:	0159      	lsls	r1, r3, #5
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	0013      	movs	r3, r2
 8004716:	2200      	movs	r2, #0
 8004718:	f7ff ff4e 	bl	80045b8 <SPI_WaitFifoStateUntilTimeout>
 800471c:	1e03      	subs	r3, r0, #0
 800471e:	d007      	beq.n	8004730 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004724:	2220      	movs	r2, #32
 8004726:	431a      	orrs	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e027      	b.n	8004780 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004730:	68ba      	ldr	r2, [r7, #8]
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	0013      	movs	r3, r2
 800473a:	2200      	movs	r2, #0
 800473c:	2180      	movs	r1, #128	@ 0x80
 800473e:	f7ff fead 	bl	800449c <SPI_WaitFlagStateUntilTimeout>
 8004742:	1e03      	subs	r3, r0, #0
 8004744:	d007      	beq.n	8004756 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800474a:	2220      	movs	r2, #32
 800474c:	431a      	orrs	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e014      	b.n	8004780 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004756:	68ba      	ldr	r2, [r7, #8]
 8004758:	23c0      	movs	r3, #192	@ 0xc0
 800475a:	00d9      	lsls	r1, r3, #3
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	0013      	movs	r3, r2
 8004764:	2200      	movs	r2, #0
 8004766:	f7ff ff27 	bl	80045b8 <SPI_WaitFifoStateUntilTimeout>
 800476a:	1e03      	subs	r3, r0, #0
 800476c:	d007      	beq.n	800477e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004772:	2220      	movs	r2, #32
 8004774:	431a      	orrs	r2, r3
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e000      	b.n	8004780 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800477e:	2300      	movs	r3, #0
}
 8004780:	0018      	movs	r0, r3
 8004782:	46bd      	mov	sp, r7
 8004784:	b004      	add	sp, #16
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e04a      	b.n	8004830 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	223d      	movs	r2, #61	@ 0x3d
 800479e:	5c9b      	ldrb	r3, [r3, r2]
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d107      	bne.n	80047b6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	223c      	movs	r2, #60	@ 0x3c
 80047aa:	2100      	movs	r1, #0
 80047ac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	0018      	movs	r0, r3
 80047b2:	f7fe fa77 	bl	8002ca4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	223d      	movs	r2, #61	@ 0x3d
 80047ba:	2102      	movs	r1, #2
 80047bc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	3304      	adds	r3, #4
 80047c6:	0019      	movs	r1, r3
 80047c8:	0010      	movs	r0, r2
 80047ca:	f000 f9b9 	bl	8004b40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2248      	movs	r2, #72	@ 0x48
 80047d2:	2101      	movs	r1, #1
 80047d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	223e      	movs	r2, #62	@ 0x3e
 80047da:	2101      	movs	r1, #1
 80047dc:	5499      	strb	r1, [r3, r2]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	223f      	movs	r2, #63	@ 0x3f
 80047e2:	2101      	movs	r1, #1
 80047e4:	5499      	strb	r1, [r3, r2]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2240      	movs	r2, #64	@ 0x40
 80047ea:	2101      	movs	r1, #1
 80047ec:	5499      	strb	r1, [r3, r2]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2241      	movs	r2, #65	@ 0x41
 80047f2:	2101      	movs	r1, #1
 80047f4:	5499      	strb	r1, [r3, r2]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2242      	movs	r2, #66	@ 0x42
 80047fa:	2101      	movs	r1, #1
 80047fc:	5499      	strb	r1, [r3, r2]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2243      	movs	r2, #67	@ 0x43
 8004802:	2101      	movs	r1, #1
 8004804:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2244      	movs	r2, #68	@ 0x44
 800480a:	2101      	movs	r1, #1
 800480c:	5499      	strb	r1, [r3, r2]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2245      	movs	r2, #69	@ 0x45
 8004812:	2101      	movs	r1, #1
 8004814:	5499      	strb	r1, [r3, r2]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2246      	movs	r2, #70	@ 0x46
 800481a:	2101      	movs	r1, #1
 800481c:	5499      	strb	r1, [r3, r2]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2247      	movs	r2, #71	@ 0x47
 8004822:	2101      	movs	r1, #1
 8004824:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	223d      	movs	r2, #61	@ 0x3d
 800482a:	2101      	movs	r1, #1
 800482c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800482e:	2300      	movs	r3, #0
}
 8004830:	0018      	movs	r0, r3
 8004832:	46bd      	mov	sp, r7
 8004834:	b002      	add	sp, #8
 8004836:	bd80      	pop	{r7, pc}

08004838 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	223d      	movs	r2, #61	@ 0x3d
 8004844:	5c9b      	ldrb	r3, [r3, r2]
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b01      	cmp	r3, #1
 800484a:	d001      	beq.n	8004850 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e03d      	b.n	80048cc <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	223d      	movs	r2, #61	@ 0x3d
 8004854:	2102      	movs	r1, #2
 8004856:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2101      	movs	r1, #1
 8004864:	430a      	orrs	r2, r1
 8004866:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a19      	ldr	r2, [pc, #100]	@ (80048d4 <HAL_TIM_Base_Start_IT+0x9c>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d00a      	beq.n	8004888 <HAL_TIM_Base_Start_IT+0x50>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	2380      	movs	r3, #128	@ 0x80
 8004878:	05db      	lsls	r3, r3, #23
 800487a:	429a      	cmp	r2, r3
 800487c:	d004      	beq.n	8004888 <HAL_TIM_Base_Start_IT+0x50>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a15      	ldr	r2, [pc, #84]	@ (80048d8 <HAL_TIM_Base_Start_IT+0xa0>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d116      	bne.n	80048b6 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	4a13      	ldr	r2, [pc, #76]	@ (80048dc <HAL_TIM_Base_Start_IT+0xa4>)
 8004890:	4013      	ands	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2b06      	cmp	r3, #6
 8004898:	d016      	beq.n	80048c8 <HAL_TIM_Base_Start_IT+0x90>
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	2380      	movs	r3, #128	@ 0x80
 800489e:	025b      	lsls	r3, r3, #9
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d011      	beq.n	80048c8 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2101      	movs	r1, #1
 80048b0:	430a      	orrs	r2, r1
 80048b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048b4:	e008      	b.n	80048c8 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2101      	movs	r1, #1
 80048c2:	430a      	orrs	r2, r1
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	e000      	b.n	80048ca <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048c8:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	0018      	movs	r0, r3
 80048ce:	46bd      	mov	sp, r7
 80048d0:	b004      	add	sp, #16
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	40012c00 	.word	0x40012c00
 80048d8:	40000400 	.word	0x40000400
 80048dc:	00010007 	.word	0x00010007

080048e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	2202      	movs	r2, #2
 80048fc:	4013      	ands	r3, r2
 80048fe:	d021      	beq.n	8004944 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2202      	movs	r2, #2
 8004904:	4013      	ands	r3, r2
 8004906:	d01d      	beq.n	8004944 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2203      	movs	r2, #3
 800490e:	4252      	negs	r2, r2
 8004910:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	2203      	movs	r2, #3
 8004920:	4013      	ands	r3, r2
 8004922:	d004      	beq.n	800492e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	0018      	movs	r0, r3
 8004928:	f000 f8f2 	bl	8004b10 <HAL_TIM_IC_CaptureCallback>
 800492c:	e007      	b.n	800493e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	0018      	movs	r0, r3
 8004932:	f000 f8e5 	bl	8004b00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	0018      	movs	r0, r3
 800493a:	f000 f8f1 	bl	8004b20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	2204      	movs	r2, #4
 8004948:	4013      	ands	r3, r2
 800494a:	d022      	beq.n	8004992 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2204      	movs	r2, #4
 8004950:	4013      	ands	r3, r2
 8004952:	d01e      	beq.n	8004992 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2205      	movs	r2, #5
 800495a:	4252      	negs	r2, r2
 800495c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2202      	movs	r2, #2
 8004962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699a      	ldr	r2, [r3, #24]
 800496a:	23c0      	movs	r3, #192	@ 0xc0
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	4013      	ands	r3, r2
 8004970:	d004      	beq.n	800497c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	0018      	movs	r0, r3
 8004976:	f000 f8cb 	bl	8004b10 <HAL_TIM_IC_CaptureCallback>
 800497a:	e007      	b.n	800498c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	0018      	movs	r0, r3
 8004980:	f000 f8be 	bl	8004b00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	0018      	movs	r0, r3
 8004988:	f000 f8ca 	bl	8004b20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	2208      	movs	r2, #8
 8004996:	4013      	ands	r3, r2
 8004998:	d021      	beq.n	80049de <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2208      	movs	r2, #8
 800499e:	4013      	ands	r3, r2
 80049a0:	d01d      	beq.n	80049de <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2209      	movs	r2, #9
 80049a8:	4252      	negs	r2, r2
 80049aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2204      	movs	r2, #4
 80049b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69db      	ldr	r3, [r3, #28]
 80049b8:	2203      	movs	r2, #3
 80049ba:	4013      	ands	r3, r2
 80049bc:	d004      	beq.n	80049c8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	0018      	movs	r0, r3
 80049c2:	f000 f8a5 	bl	8004b10 <HAL_TIM_IC_CaptureCallback>
 80049c6:	e007      	b.n	80049d8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	0018      	movs	r0, r3
 80049cc:	f000 f898 	bl	8004b00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	0018      	movs	r0, r3
 80049d4:	f000 f8a4 	bl	8004b20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	2210      	movs	r2, #16
 80049e2:	4013      	ands	r3, r2
 80049e4:	d022      	beq.n	8004a2c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2210      	movs	r2, #16
 80049ea:	4013      	ands	r3, r2
 80049ec:	d01e      	beq.n	8004a2c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2211      	movs	r2, #17
 80049f4:	4252      	negs	r2, r2
 80049f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2208      	movs	r2, #8
 80049fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	69da      	ldr	r2, [r3, #28]
 8004a04:	23c0      	movs	r3, #192	@ 0xc0
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	4013      	ands	r3, r2
 8004a0a:	d004      	beq.n	8004a16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	0018      	movs	r0, r3
 8004a10:	f000 f87e 	bl	8004b10 <HAL_TIM_IC_CaptureCallback>
 8004a14:	e007      	b.n	8004a26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	0018      	movs	r0, r3
 8004a1a:	f000 f871 	bl	8004b00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	0018      	movs	r0, r3
 8004a22:	f000 f87d 	bl	8004b20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	4013      	ands	r3, r2
 8004a32:	d00c      	beq.n	8004a4e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2201      	movs	r2, #1
 8004a38:	4013      	ands	r3, r2
 8004a3a:	d008      	beq.n	8004a4e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2202      	movs	r2, #2
 8004a42:	4252      	negs	r2, r2
 8004a44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	0018      	movs	r0, r3
 8004a4a:	f000 f851 	bl	8004af0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	2280      	movs	r2, #128	@ 0x80
 8004a52:	4013      	ands	r3, r2
 8004a54:	d104      	bne.n	8004a60 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	2380      	movs	r3, #128	@ 0x80
 8004a5a:	019b      	lsls	r3, r3, #6
 8004a5c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004a5e:	d00b      	beq.n	8004a78 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2280      	movs	r2, #128	@ 0x80
 8004a64:	4013      	ands	r3, r2
 8004a66:	d007      	beq.n	8004a78 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a1e      	ldr	r2, [pc, #120]	@ (8004ae8 <HAL_TIM_IRQHandler+0x208>)
 8004a6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	0018      	movs	r0, r3
 8004a74:	f000 f8f0 	bl	8004c58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004a78:	68ba      	ldr	r2, [r7, #8]
 8004a7a:	2380      	movs	r3, #128	@ 0x80
 8004a7c:	005b      	lsls	r3, r3, #1
 8004a7e:	4013      	ands	r3, r2
 8004a80:	d00b      	beq.n	8004a9a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2280      	movs	r2, #128	@ 0x80
 8004a86:	4013      	ands	r3, r2
 8004a88:	d007      	beq.n	8004a9a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a17      	ldr	r2, [pc, #92]	@ (8004aec <HAL_TIM_IRQHandler+0x20c>)
 8004a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	0018      	movs	r0, r3
 8004a96:	f000 f8e7 	bl	8004c68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	2240      	movs	r2, #64	@ 0x40
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	d00c      	beq.n	8004abc <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2240      	movs	r2, #64	@ 0x40
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	d008      	beq.n	8004abc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2241      	movs	r2, #65	@ 0x41
 8004ab0:	4252      	negs	r2, r2
 8004ab2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	0018      	movs	r0, r3
 8004ab8:	f000 f83a 	bl	8004b30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	2220      	movs	r2, #32
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	d00c      	beq.n	8004ade <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2220      	movs	r2, #32
 8004ac8:	4013      	ands	r3, r2
 8004aca:	d008      	beq.n	8004ade <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2221      	movs	r2, #33	@ 0x21
 8004ad2:	4252      	negs	r2, r2
 8004ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	0018      	movs	r0, r3
 8004ada:	f000 f8b5 	bl	8004c48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ade:	46c0      	nop			@ (mov r8, r8)
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	b004      	add	sp, #16
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	46c0      	nop			@ (mov r8, r8)
 8004ae8:	ffffdf7f 	.word	0xffffdf7f
 8004aec:	fffffeff 	.word	0xfffffeff

08004af0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004af8:	46c0      	nop			@ (mov r8, r8)
 8004afa:	46bd      	mov	sp, r7
 8004afc:	b002      	add	sp, #8
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b08:	46c0      	nop			@ (mov r8, r8)
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	b002      	add	sp, #8
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b18:	46c0      	nop			@ (mov r8, r8)
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	b002      	add	sp, #8
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b28:	46c0      	nop			@ (mov r8, r8)
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	b002      	add	sp, #8
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b38:	46c0      	nop			@ (mov r8, r8)
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	b002      	add	sp, #8
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a37      	ldr	r2, [pc, #220]	@ (8004c30 <TIM_Base_SetConfig+0xf0>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d008      	beq.n	8004b6a <TIM_Base_SetConfig+0x2a>
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	2380      	movs	r3, #128	@ 0x80
 8004b5c:	05db      	lsls	r3, r3, #23
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d003      	beq.n	8004b6a <TIM_Base_SetConfig+0x2a>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a33      	ldr	r2, [pc, #204]	@ (8004c34 <TIM_Base_SetConfig+0xf4>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d108      	bne.n	8004b7c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2270      	movs	r2, #112	@ 0x70
 8004b6e:	4393      	bics	r3, r2
 8004b70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a2c      	ldr	r2, [pc, #176]	@ (8004c30 <TIM_Base_SetConfig+0xf0>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d014      	beq.n	8004bae <TIM_Base_SetConfig+0x6e>
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	2380      	movs	r3, #128	@ 0x80
 8004b88:	05db      	lsls	r3, r3, #23
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d00f      	beq.n	8004bae <TIM_Base_SetConfig+0x6e>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a28      	ldr	r2, [pc, #160]	@ (8004c34 <TIM_Base_SetConfig+0xf4>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d00b      	beq.n	8004bae <TIM_Base_SetConfig+0x6e>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a27      	ldr	r2, [pc, #156]	@ (8004c38 <TIM_Base_SetConfig+0xf8>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d007      	beq.n	8004bae <TIM_Base_SetConfig+0x6e>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a26      	ldr	r2, [pc, #152]	@ (8004c3c <TIM_Base_SetConfig+0xfc>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d003      	beq.n	8004bae <TIM_Base_SetConfig+0x6e>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a25      	ldr	r2, [pc, #148]	@ (8004c40 <TIM_Base_SetConfig+0x100>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d108      	bne.n	8004bc0 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	4a24      	ldr	r2, [pc, #144]	@ (8004c44 <TIM_Base_SetConfig+0x104>)
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2280      	movs	r2, #128	@ 0x80
 8004bc4:	4393      	bics	r3, r2
 8004bc6:	001a      	movs	r2, r3
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	689a      	ldr	r2, [r3, #8]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a11      	ldr	r2, [pc, #68]	@ (8004c30 <TIM_Base_SetConfig+0xf0>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d007      	beq.n	8004bfe <TIM_Base_SetConfig+0xbe>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a12      	ldr	r2, [pc, #72]	@ (8004c3c <TIM_Base_SetConfig+0xfc>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d003      	beq.n	8004bfe <TIM_Base_SetConfig+0xbe>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a11      	ldr	r2, [pc, #68]	@ (8004c40 <TIM_Base_SetConfig+0x100>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d103      	bne.n	8004c06 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	691a      	ldr	r2, [r3, #16]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	2201      	movs	r2, #1
 8004c12:	4013      	ands	r3, r2
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d106      	bne.n	8004c26 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	4393      	bics	r3, r2
 8004c20:	001a      	movs	r2, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	611a      	str	r2, [r3, #16]
  }
}
 8004c26:	46c0      	nop			@ (mov r8, r8)
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	b004      	add	sp, #16
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	46c0      	nop			@ (mov r8, r8)
 8004c30:	40012c00 	.word	0x40012c00
 8004c34:	40000400 	.word	0x40000400
 8004c38:	40002000 	.word	0x40002000
 8004c3c:	40014400 	.word	0x40014400
 8004c40:	40014800 	.word	0x40014800
 8004c44:	fffffcff 	.word	0xfffffcff

08004c48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c50:	46c0      	nop			@ (mov r8, r8)
 8004c52:	46bd      	mov	sp, r7
 8004c54:	b002      	add	sp, #8
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b082      	sub	sp, #8
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c60:	46c0      	nop			@ (mov r8, r8)
 8004c62:	46bd      	mov	sp, r7
 8004c64:	b002      	add	sp, #8
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c70:	46c0      	nop			@ (mov r8, r8)
 8004c72:	46bd      	mov	sp, r7
 8004c74:	b002      	add	sp, #8
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	7c1b      	ldrb	r3, [r3, #16]
 8004c86:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2238      	movs	r2, #56	@ 0x38
 8004c8c:	5c9b      	ldrb	r3, [r3, r2]
 8004c8e:	001a      	movs	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	4353      	muls	r3, r2
 8004c94:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	00db      	lsls	r3, r3, #3
 8004c9a:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	2100      	movs	r1, #0
 8004ca4:	0018      	movs	r0, r3
 8004ca6:	f002 faaf 	bl	8007208 <memset>
}
 8004caa:	46c0      	nop			@ (mov r8, r8)
 8004cac:	46bd      	mov	sp, r7
 8004cae:	b004      	add	sp, #16
 8004cb0:	bd80      	pop	{r7, pc}

08004cb2 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8004cb2:	b590      	push	{r4, r7, lr}
 8004cb4:	b087      	sub	sp, #28
 8004cb6:	af02      	add	r7, sp, #8
 8004cb8:	6078      	str	r0, [r7, #4]
 8004cba:	0008      	movs	r0, r1
 8004cbc:	0011      	movs	r1, r2
 8004cbe:	1cfb      	adds	r3, r7, #3
 8004cc0:	1c02      	adds	r2, r0, #0
 8004cc2:	701a      	strb	r2, [r3, #0]
 8004cc4:	1cbb      	adds	r3, r7, #2
 8004cc6:	1c0a      	adds	r2, r1, #0
 8004cc8:	701a      	strb	r2, [r3, #0]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	240f      	movs	r4, #15
 8004cd0:	193b      	adds	r3, r7, r4
 8004cd2:	7c12      	ldrb	r2, [r2, #16]
 8004cd4:	701a      	strb	r2, [r3, #0]
  offset = src_tile_row;
 8004cd6:	210c      	movs	r1, #12
 8004cd8:	187b      	adds	r3, r7, r1
 8004cda:	1cfa      	adds	r2, r7, #3
 8004cdc:	7812      	ldrb	r2, [r2, #0]
 8004cde:	801a      	strh	r2, [r3, #0]
  ptr = u8g2->tile_buf_ptr;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ce4:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8004ce6:	193b      	adds	r3, r7, r4
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	b29a      	uxth	r2, r3
 8004cec:	187b      	adds	r3, r7, r1
 8004cee:	0008      	movs	r0, r1
 8004cf0:	1879      	adds	r1, r7, r1
 8004cf2:	8809      	ldrh	r1, [r1, #0]
 8004cf4:	434a      	muls	r2, r1
 8004cf6:	801a      	strh	r2, [r3, #0]
  offset *= 8;
 8004cf8:	0001      	movs	r1, r0
 8004cfa:	187b      	adds	r3, r7, r1
 8004cfc:	187a      	adds	r2, r7, r1
 8004cfe:	8812      	ldrh	r2, [r2, #0]
 8004d00:	00d2      	lsls	r2, r2, #3
 8004d02:	801a      	strh	r2, [r3, #0]
  ptr += offset;
 8004d04:	187b      	adds	r3, r7, r1
 8004d06:	881b      	ldrh	r3, [r3, #0]
 8004d08:	68ba      	ldr	r2, [r7, #8]
 8004d0a:	18d3      	adds	r3, r2, r3
 8004d0c:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8004d0e:	193b      	adds	r3, r7, r4
 8004d10:	7819      	ldrb	r1, [r3, #0]
 8004d12:	1cbb      	adds	r3, r7, #2
 8004d14:	781a      	ldrb	r2, [r3, #0]
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	9300      	str	r3, [sp, #0]
 8004d1c:	000b      	movs	r3, r1
 8004d1e:	2100      	movs	r1, #0
 8004d20:	f002 f96a 	bl	8006ff8 <u8x8_DrawTile>
}
 8004d24:	46c0      	nop			@ (mov r8, r8)
 8004d26:	46bd      	mov	sp, r7
 8004d28:	b005      	add	sp, #20
 8004d2a:	bd90      	pop	{r4, r7, pc}

08004d2c <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8004d2c:	b5b0      	push	{r4, r5, r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8004d34:	230f      	movs	r3, #15
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	2200      	movs	r2, #0
 8004d3a:	701a      	strb	r2, [r3, #0]
  src_max = u8g2->tile_buf_height;
 8004d3c:	230d      	movs	r3, #13
 8004d3e:	18fb      	adds	r3, r7, r3
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	2138      	movs	r1, #56	@ 0x38
 8004d44:	5c52      	ldrb	r2, [r2, r1]
 8004d46:	701a      	strb	r2, [r3, #0]
  dest_row = u8g2->tile_curr_row;
 8004d48:	230e      	movs	r3, #14
 8004d4a:	18fb      	adds	r3, r7, r3
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	2139      	movs	r1, #57	@ 0x39
 8004d50:	5c52      	ldrb	r2, [r2, r1]
 8004d52:	701a      	strb	r2, [r3, #0]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	230c      	movs	r3, #12
 8004d5a:	18fb      	adds	r3, r7, r3
 8004d5c:	7c52      	ldrb	r2, [r2, #17]
 8004d5e:	701a      	strb	r2, [r3, #0]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8004d60:	250e      	movs	r5, #14
 8004d62:	197b      	adds	r3, r7, r5
 8004d64:	781a      	ldrb	r2, [r3, #0]
 8004d66:	240f      	movs	r4, #15
 8004d68:	193b      	adds	r3, r7, r4
 8004d6a:	7819      	ldrb	r1, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	0018      	movs	r0, r3
 8004d70:	f7ff ff9f 	bl	8004cb2 <u8g2_send_tile_row>
    src_row++;
 8004d74:	0021      	movs	r1, r4
 8004d76:	187b      	adds	r3, r7, r1
 8004d78:	781a      	ldrb	r2, [r3, #0]
 8004d7a:	187b      	adds	r3, r7, r1
 8004d7c:	3201      	adds	r2, #1
 8004d7e:	701a      	strb	r2, [r3, #0]
    dest_row++;
 8004d80:	197b      	adds	r3, r7, r5
 8004d82:	781a      	ldrb	r2, [r3, #0]
 8004d84:	197b      	adds	r3, r7, r5
 8004d86:	3201      	adds	r2, #1
 8004d88:	701a      	strb	r2, [r3, #0]
  } while( src_row < src_max && dest_row < dest_max );
 8004d8a:	187a      	adds	r2, r7, r1
 8004d8c:	230d      	movs	r3, #13
 8004d8e:	18fb      	adds	r3, r7, r3
 8004d90:	7812      	ldrb	r2, [r2, #0]
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d206      	bcs.n	8004da6 <u8g2_send_buffer+0x7a>
 8004d98:	197a      	adds	r2, r7, r5
 8004d9a:	230c      	movs	r3, #12
 8004d9c:	18fb      	adds	r3, r7, r3
 8004d9e:	7812      	ldrb	r2, [r2, #0]
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d3dc      	bcc.n	8004d60 <u8g2_send_buffer+0x34>
}
 8004da6:	46c0      	nop			@ (mov r8, r8)
 8004da8:	46bd      	mov	sp, r7
 8004daa:	b004      	add	sp, #16
 8004dac:	bdb0      	pop	{r4, r5, r7, pc}

08004dae <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b082      	sub	sp, #8
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	0018      	movs	r0, r3
 8004dba:	f7ff ffb7 	bl	8004d2c <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	0018      	movs	r0, r3
 8004dc2:	f002 f976 	bl	80070b2 <u8x8_RefreshDisplay>
}
 8004dc6:	46c0      	nop			@ (mov r8, r8)
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	b002      	add	sp, #8
 8004dcc:	bd80      	pop	{r7, pc}
	...

08004dd0 <u8g2_m_16_16_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_16_f(uint8_t *page_cnt)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 16;
  return 0;
  #else
  static uint8_t buf[2048];
  *page_cnt = 16;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2210      	movs	r2, #16
 8004ddc:	701a      	strb	r2, [r3, #0]
  return buf;
 8004dde:	4b02      	ldr	r3, [pc, #8]	@ (8004de8 <u8g2_m_16_16_f+0x18>)
  #endif
}
 8004de0:	0018      	movs	r0, r3
 8004de2:	46bd      	mov	sp, r7
 8004de4:	b002      	add	sp, #8
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	200002e4 	.word	0x200002e4

08004dec <u8g2_Setup_sh1107_seeed_128x128_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_sh1107_pimoroni_128x128, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_16_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_sh1107_seeed_128x128_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8004dec:	b590      	push	{r4, r7, lr}
 8004dee:	b089      	sub	sp, #36	@ 0x24
 8004df0:	af02      	add	r7, sp, #8
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
 8004df8:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_sh1107_seeed_128x128, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 8004dfa:	687c      	ldr	r4, [r7, #4]
 8004dfc:	4a0e      	ldr	r2, [pc, #56]	@ (8004e38 <u8g2_Setup_sh1107_seeed_128x128_f+0x4c>)
 8004dfe:	490f      	ldr	r1, [pc, #60]	@ (8004e3c <u8g2_Setup_sh1107_seeed_128x128_f+0x50>)
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	0023      	movs	r3, r4
 8004e08:	f002 f9bc 	bl	8007184 <u8x8_Setup>
  buf = u8g2_m_16_16_f(&tile_buf_height);
 8004e0c:	2413      	movs	r4, #19
 8004e0e:	193b      	adds	r3, r7, r4
 8004e10:	0018      	movs	r0, r3
 8004e12:	f7ff ffdd 	bl	8004dd0 <u8g2_m_16_16_f>
 8004e16:	0003      	movs	r3, r0
 8004e18:	617b      	str	r3, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8004e1a:	193b      	adds	r3, r7, r4
 8004e1c:	781a      	ldrb	r2, [r3, #0]
 8004e1e:	4c08      	ldr	r4, [pc, #32]	@ (8004e40 <u8g2_Setup_sh1107_seeed_128x128_f+0x54>)
 8004e20:	6979      	ldr	r1, [r7, #20]
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	9300      	str	r3, [sp, #0]
 8004e28:	0023      	movs	r3, r4
 8004e2a:	f001 fca7 	bl	800677c <u8g2_SetupBuffer>
}
 8004e2e:	46c0      	nop			@ (mov r8, r8)
 8004e30:	46bd      	mov	sp, r7
 8004e32:	b007      	add	sp, #28
 8004e34:	bd90      	pop	{r4, r7, pc}
 8004e36:	46c0      	nop			@ (mov r8, r8)
 8004e38:	08006c99 	.word	0x08006c99
 8004e3c:	08006ed5 	.word	0x08006ed5
 8004e40:	08006581 	.word	0x08006581

08004e44 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	000a      	movs	r2, r1
 8004e4e:	1cfb      	adds	r3, r7, #3
 8004e50:	701a      	strb	r2, [r3, #0]
  font += offset;
 8004e52:	1cfb      	adds	r3, r7, #3
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	18d3      	adds	r3, r2, r3
 8004e5a:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	781b      	ldrb	r3, [r3, #0]
}
 8004e60:	0018      	movs	r0, r3
 8004e62:	46bd      	mov	sp, r7
 8004e64:	b002      	add	sp, #8
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	000a      	movs	r2, r1
 8004e72:	1cfb      	adds	r3, r7, #3
 8004e74:	701a      	strb	r2, [r3, #0]
    uint16_t pos;
    font += offset;
 8004e76:	1cfb      	adds	r3, r7, #3
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	18d3      	adds	r3, r2, r3
 8004e7e:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	781a      	ldrb	r2, [r3, #0]
 8004e84:	200e      	movs	r0, #14
 8004e86:	183b      	adds	r3, r7, r0
 8004e88:	801a      	strh	r2, [r3, #0]
    font++;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8004e90:	183b      	adds	r3, r7, r0
 8004e92:	183a      	adds	r2, r7, r0
 8004e94:	8812      	ldrh	r2, [r2, #0]
 8004e96:	0212      	lsls	r2, r2, #8
 8004e98:	801a      	strh	r2, [r3, #0]
    pos += u8x8_pgm_read( font);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	0019      	movs	r1, r3
 8004ea0:	183b      	adds	r3, r7, r0
 8004ea2:	183a      	adds	r2, r7, r0
 8004ea4:	8812      	ldrh	r2, [r2, #0]
 8004ea6:	188a      	adds	r2, r1, r2
 8004ea8:	801a      	strh	r2, [r3, #0]
    return pos;
 8004eaa:	183b      	adds	r3, r7, r0
 8004eac:	881b      	ldrh	r3, [r3, #0]
}
 8004eae:	0018      	movs	r0, r3
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	b004      	add	sp, #16
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b082      	sub	sp, #8
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
 8004ebe:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	2100      	movs	r1, #0
 8004ec4:	0018      	movs	r0, r3
 8004ec6:	f7ff ffbd 	bl	8004e44 <u8g2_font_get_byte>
 8004eca:	0003      	movs	r3, r0
 8004ecc:	001a      	movs	r2, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	f7ff ffb4 	bl	8004e44 <u8g2_font_get_byte>
 8004edc:	0003      	movs	r3, r0
 8004ede:	001a      	movs	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	2102      	movs	r1, #2
 8004ee8:	0018      	movs	r0, r3
 8004eea:	f7ff ffab 	bl	8004e44 <u8g2_font_get_byte>
 8004eee:	0003      	movs	r3, r0
 8004ef0:	001a      	movs	r2, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	2103      	movs	r1, #3
 8004efa:	0018      	movs	r0, r3
 8004efc:	f7ff ffa2 	bl	8004e44 <u8g2_font_get_byte>
 8004f00:	0003      	movs	r3, r0
 8004f02:	001a      	movs	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	2104      	movs	r1, #4
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	f7ff ff99 	bl	8004e44 <u8g2_font_get_byte>
 8004f12:	0003      	movs	r3, r0
 8004f14:	001a      	movs	r2, r3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	2105      	movs	r1, #5
 8004f1e:	0018      	movs	r0, r3
 8004f20:	f7ff ff90 	bl	8004e44 <u8g2_font_get_byte>
 8004f24:	0003      	movs	r3, r0
 8004f26:	001a      	movs	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	2106      	movs	r1, #6
 8004f30:	0018      	movs	r0, r3
 8004f32:	f7ff ff87 	bl	8004e44 <u8g2_font_get_byte>
 8004f36:	0003      	movs	r3, r0
 8004f38:	001a      	movs	r2, r3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2107      	movs	r1, #7
 8004f42:	0018      	movs	r0, r3
 8004f44:	f7ff ff7e 	bl	8004e44 <u8g2_font_get_byte>
 8004f48:	0003      	movs	r3, r0
 8004f4a:	001a      	movs	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	2108      	movs	r1, #8
 8004f54:	0018      	movs	r0, r3
 8004f56:	f7ff ff75 	bl	8004e44 <u8g2_font_get_byte>
 8004f5a:	0003      	movs	r3, r0
 8004f5c:	001a      	movs	r2, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	2109      	movs	r1, #9
 8004f66:	0018      	movs	r0, r3
 8004f68:	f7ff ff6c 	bl	8004e44 <u8g2_font_get_byte>
 8004f6c:	0003      	movs	r3, r0
 8004f6e:	b25a      	sxtb	r2, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	210a      	movs	r1, #10
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f7ff ff63 	bl	8004e44 <u8g2_font_get_byte>
 8004f7e:	0003      	movs	r3, r0
 8004f80:	b25a      	sxtb	r2, r3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	210b      	movs	r1, #11
 8004f8a:	0018      	movs	r0, r3
 8004f8c:	f7ff ff5a 	bl	8004e44 <u8g2_font_get_byte>
 8004f90:	0003      	movs	r3, r0
 8004f92:	b25a      	sxtb	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	210c      	movs	r1, #12
 8004f9c:	0018      	movs	r0, r3
 8004f9e:	f7ff ff51 	bl	8004e44 <u8g2_font_get_byte>
 8004fa2:	0003      	movs	r3, r0
 8004fa4:	b25a      	sxtb	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	210d      	movs	r1, #13
 8004fae:	0018      	movs	r0, r3
 8004fb0:	f7ff ff48 	bl	8004e44 <u8g2_font_get_byte>
 8004fb4:	0003      	movs	r3, r0
 8004fb6:	b25a      	sxtb	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	210e      	movs	r1, #14
 8004fc0:	0018      	movs	r0, r3
 8004fc2:	f7ff ff3f 	bl	8004e44 <u8g2_font_get_byte>
 8004fc6:	0003      	movs	r3, r0
 8004fc8:	b25a      	sxtb	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	210f      	movs	r1, #15
 8004fd2:	0018      	movs	r0, r3
 8004fd4:	f7ff ff36 	bl	8004e44 <u8g2_font_get_byte>
 8004fd8:	0003      	movs	r3, r0
 8004fda:	b25a      	sxtb	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	2110      	movs	r1, #16
 8004fe4:	0018      	movs	r0, r3
 8004fe6:	f7ff ff2d 	bl	8004e44 <u8g2_font_get_byte>
 8004fea:	0003      	movs	r3, r0
 8004fec:	b25a      	sxtb	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	2111      	movs	r1, #17
 8004ff6:	0018      	movs	r0, r3
 8004ff8:	f7ff ff36 	bl	8004e68 <u8g2_font_get_word>
 8004ffc:	0003      	movs	r3, r0
 8004ffe:	001a      	movs	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	2113      	movs	r1, #19
 8005008:	0018      	movs	r0, r3
 800500a:	f7ff ff2d 	bl	8004e68 <u8g2_font_get_word>
 800500e:	0003      	movs	r3, r0
 8005010:	001a      	movs	r2, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	2115      	movs	r1, #21
 800501a:	0018      	movs	r0, r3
 800501c:	f7ff ff24 	bl	8004e68 <u8g2_font_get_word>
 8005020:	0003      	movs	r3, r0
 8005022:	001a      	movs	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	82da      	strh	r2, [r3, #22]
#endif
}
 8005028:	46c0      	nop			@ (mov r8, r8)
 800502a:	46bd      	mov	sp, r7
 800502c:	b002      	add	sp, #8
 800502e:	bd80      	pop	{r7, pc}

08005030 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8005030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005032:	b085      	sub	sp, #20
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	000a      	movs	r2, r1
 800503a:	1cfb      	adds	r3, r7, #3
 800503c:	701a      	strb	r2, [r3, #0]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 800503e:	250d      	movs	r5, #13
 8005040:	197b      	adds	r3, r7, r5
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	7b12      	ldrb	r2, [r2, #12]
 8005046:	701a      	strb	r2, [r3, #0]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	240f      	movs	r4, #15
 800504e:	193b      	adds	r3, r7, r4
 8005050:	7812      	ldrb	r2, [r2, #0]
 8005052:	701a      	strb	r2, [r3, #0]
  
  val >>= bit_pos;
 8005054:	193b      	adds	r3, r7, r4
 8005056:	781a      	ldrb	r2, [r3, #0]
 8005058:	197b      	adds	r3, r7, r5
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	411a      	asrs	r2, r3
 800505e:	193b      	adds	r3, r7, r4
 8005060:	701a      	strb	r2, [r3, #0]
  bit_pos_plus_cnt = bit_pos;
 8005062:	200e      	movs	r0, #14
 8005064:	183b      	adds	r3, r7, r0
 8005066:	197a      	adds	r2, r7, r5
 8005068:	7812      	ldrb	r2, [r2, #0]
 800506a:	701a      	strb	r2, [r3, #0]
  bit_pos_plus_cnt += cnt;
 800506c:	183b      	adds	r3, r7, r0
 800506e:	1839      	adds	r1, r7, r0
 8005070:	1cfa      	adds	r2, r7, #3
 8005072:	7809      	ldrb	r1, [r1, #0]
 8005074:	7812      	ldrb	r2, [r2, #0]
 8005076:	188a      	adds	r2, r1, r2
 8005078:	701a      	strb	r2, [r3, #0]
  if ( bit_pos_plus_cnt >= 8 )
 800507a:	183b      	adds	r3, r7, r0
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	2b07      	cmp	r3, #7
 8005080:	d924      	bls.n	80050cc <u8g2_font_decode_get_unsigned_bits+0x9c>
  {
    uint8_t s = 8;
 8005082:	260c      	movs	r6, #12
 8005084:	19bb      	adds	r3, r7, r6
 8005086:	2208      	movs	r2, #8
 8005088:	701a      	strb	r2, [r3, #0]
    s -= bit_pos;
 800508a:	19bb      	adds	r3, r7, r6
 800508c:	19b9      	adds	r1, r7, r6
 800508e:	197a      	adds	r2, r7, r5
 8005090:	7809      	ldrb	r1, [r1, #0]
 8005092:	7812      	ldrb	r2, [r2, #0]
 8005094:	1a8a      	subs	r2, r1, r2
 8005096:	701a      	strb	r2, [r3, #0]
    f->decode_ptr++;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	1c5a      	adds	r2, r3, #1
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	001a      	movs	r2, r3
 80050aa:	19bb      	adds	r3, r7, r6
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	409a      	lsls	r2, r3
 80050b0:	0013      	movs	r3, r2
 80050b2:	b25a      	sxtb	r2, r3
 80050b4:	193b      	adds	r3, r7, r4
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	b25b      	sxtb	r3, r3
 80050ba:	4313      	orrs	r3, r2
 80050bc:	b25a      	sxtb	r2, r3
 80050be:	193b      	adds	r3, r7, r4
 80050c0:	701a      	strb	r2, [r3, #0]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80050c2:	183b      	adds	r3, r7, r0
 80050c4:	183a      	adds	r2, r7, r0
 80050c6:	7812      	ldrb	r2, [r2, #0]
 80050c8:	3a08      	subs	r2, #8
 80050ca:	701a      	strb	r2, [r3, #0]
  }
  val &= (1U<<cnt)-1;
 80050cc:	1cfb      	adds	r3, r7, #3
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	2201      	movs	r2, #1
 80050d2:	4252      	negs	r2, r2
 80050d4:	409a      	lsls	r2, r3
 80050d6:	0013      	movs	r3, r2
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	43db      	mvns	r3, r3
 80050dc:	b2da      	uxtb	r2, r3
 80050de:	200f      	movs	r0, #15
 80050e0:	183b      	adds	r3, r7, r0
 80050e2:	1839      	adds	r1, r7, r0
 80050e4:	7809      	ldrb	r1, [r1, #0]
 80050e6:	400a      	ands	r2, r1
 80050e8:	701a      	strb	r2, [r3, #0]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	220e      	movs	r2, #14
 80050ee:	18ba      	adds	r2, r7, r2
 80050f0:	7812      	ldrb	r2, [r2, #0]
 80050f2:	731a      	strb	r2, [r3, #12]
  return val;
 80050f4:	183b      	adds	r3, r7, r0
 80050f6:	781b      	ldrb	r3, [r3, #0]
}
 80050f8:	0018      	movs	r0, r3
 80050fa:	46bd      	mov	sp, r7
 80050fc:	b005      	add	sp, #20
 80050fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005100 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	000a      	movs	r2, r1
 800510a:	1cfb      	adds	r3, r7, #3
 800510c:	701a      	strb	r2, [r3, #0]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 800510e:	1cfb      	adds	r3, r7, #3
 8005110:	781a      	ldrb	r2, [r3, #0]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	0011      	movs	r1, r2
 8005116:	0018      	movs	r0, r3
 8005118:	f7ff ff8a 	bl	8005030 <u8g2_font_decode_get_unsigned_bits>
 800511c:	0003      	movs	r3, r0
 800511e:	001a      	movs	r2, r3
 8005120:	210f      	movs	r1, #15
 8005122:	187b      	adds	r3, r7, r1
 8005124:	701a      	strb	r2, [r3, #0]
  d = 1;
 8005126:	200e      	movs	r0, #14
 8005128:	183b      	adds	r3, r7, r0
 800512a:	2201      	movs	r2, #1
 800512c:	701a      	strb	r2, [r3, #0]
  cnt--;
 800512e:	1cfb      	adds	r3, r7, #3
 8005130:	781a      	ldrb	r2, [r3, #0]
 8005132:	1cfb      	adds	r3, r7, #3
 8005134:	3a01      	subs	r2, #1
 8005136:	701a      	strb	r2, [r3, #0]
  d <<= cnt;
 8005138:	183b      	adds	r3, r7, r0
 800513a:	2200      	movs	r2, #0
 800513c:	569a      	ldrsb	r2, [r3, r2]
 800513e:	1cfb      	adds	r3, r7, #3
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	409a      	lsls	r2, r3
 8005144:	183b      	adds	r3, r7, r0
 8005146:	701a      	strb	r2, [r3, #0]
  v -= d;
 8005148:	187b      	adds	r3, r7, r1
 800514a:	781a      	ldrb	r2, [r3, #0]
 800514c:	183b      	adds	r3, r7, r0
 800514e:	781b      	ldrb	r3, [r3, #0]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	b2da      	uxtb	r2, r3
 8005154:	187b      	adds	r3, r7, r1
 8005156:	701a      	strb	r2, [r3, #0]
  return v;
 8005158:	187b      	adds	r3, r7, r1
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	b25b      	sxtb	r3, r3
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 800515e:	0018      	movs	r0, r3
 8005160:	46bd      	mov	sp, r7
 8005162:	b004      	add	sp, #16
 8005164:	bd80      	pop	{r7, pc}

08005166 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8005166:	b5b0      	push	{r4, r5, r7, lr}
 8005168:	b082      	sub	sp, #8
 800516a:	af00      	add	r7, sp, #0
 800516c:	0005      	movs	r5, r0
 800516e:	000c      	movs	r4, r1
 8005170:	0010      	movs	r0, r2
 8005172:	0019      	movs	r1, r3
 8005174:	1dbb      	adds	r3, r7, #6
 8005176:	1c2a      	adds	r2, r5, #0
 8005178:	801a      	strh	r2, [r3, #0]
 800517a:	1d7b      	adds	r3, r7, #5
 800517c:	1c22      	adds	r2, r4, #0
 800517e:	701a      	strb	r2, [r3, #0]
 8005180:	1d3b      	adds	r3, r7, #4
 8005182:	1c02      	adds	r2, r0, #0
 8005184:	701a      	strb	r2, [r3, #0]
 8005186:	1cfb      	adds	r3, r7, #3
 8005188:	1c0a      	adds	r2, r1, #0
 800518a:	701a      	strb	r2, [r3, #0]
  switch(dir)
 800518c:	1cfb      	adds	r3, r7, #3
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	2b02      	cmp	r3, #2
 8005192:	d019      	beq.n	80051c8 <u8g2_add_vector_y+0x62>
 8005194:	dc22      	bgt.n	80051dc <u8g2_add_vector_y+0x76>
 8005196:	2b00      	cmp	r3, #0
 8005198:	d002      	beq.n	80051a0 <u8g2_add_vector_y+0x3a>
 800519a:	2b01      	cmp	r3, #1
 800519c:	d00a      	beq.n	80051b4 <u8g2_add_vector_y+0x4e>
 800519e:	e01d      	b.n	80051dc <u8g2_add_vector_y+0x76>
  {
    case 0:
      dy += y;
 80051a0:	1d3b      	adds	r3, r7, #4
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	b25b      	sxtb	r3, r3
 80051a6:	b299      	uxth	r1, r3
 80051a8:	1dbb      	adds	r3, r7, #6
 80051aa:	1dba      	adds	r2, r7, #6
 80051ac:	8812      	ldrh	r2, [r2, #0]
 80051ae:	188a      	adds	r2, r1, r2
 80051b0:	801a      	strh	r2, [r3, #0]
      break;
 80051b2:	e01d      	b.n	80051f0 <u8g2_add_vector_y+0x8a>
    case 1:
      dy += x;
 80051b4:	1d7b      	adds	r3, r7, #5
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	b25b      	sxtb	r3, r3
 80051ba:	b299      	uxth	r1, r3
 80051bc:	1dbb      	adds	r3, r7, #6
 80051be:	1dba      	adds	r2, r7, #6
 80051c0:	8812      	ldrh	r2, [r2, #0]
 80051c2:	188a      	adds	r2, r1, r2
 80051c4:	801a      	strh	r2, [r3, #0]
      break;
 80051c6:	e013      	b.n	80051f0 <u8g2_add_vector_y+0x8a>
    case 2:
      dy -= y;
 80051c8:	1d3b      	adds	r3, r7, #4
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	b25b      	sxtb	r3, r3
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	1dbb      	adds	r3, r7, #6
 80051d2:	1db9      	adds	r1, r7, #6
 80051d4:	8809      	ldrh	r1, [r1, #0]
 80051d6:	1a8a      	subs	r2, r1, r2
 80051d8:	801a      	strh	r2, [r3, #0]
      break;
 80051da:	e009      	b.n	80051f0 <u8g2_add_vector_y+0x8a>
    default:
      dy -= x;
 80051dc:	1d7b      	adds	r3, r7, #5
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	b25b      	sxtb	r3, r3
 80051e2:	b29a      	uxth	r2, r3
 80051e4:	1dbb      	adds	r3, r7, #6
 80051e6:	1db9      	adds	r1, r7, #6
 80051e8:	8809      	ldrh	r1, [r1, #0]
 80051ea:	1a8a      	subs	r2, r1, r2
 80051ec:	801a      	strh	r2, [r3, #0]
      break;      
 80051ee:	46c0      	nop			@ (mov r8, r8)
  }
  return dy;
 80051f0:	1dbb      	adds	r3, r7, #6
 80051f2:	881b      	ldrh	r3, [r3, #0]
}
 80051f4:	0018      	movs	r0, r3
 80051f6:	46bd      	mov	sp, r7
 80051f8:	b002      	add	sp, #8
 80051fa:	bdb0      	pop	{r4, r5, r7, pc}

080051fc <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 80051fc:	b5b0      	push	{r4, r5, r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	0005      	movs	r5, r0
 8005204:	000c      	movs	r4, r1
 8005206:	0010      	movs	r0, r2
 8005208:	0019      	movs	r1, r3
 800520a:	1dbb      	adds	r3, r7, #6
 800520c:	1c2a      	adds	r2, r5, #0
 800520e:	801a      	strh	r2, [r3, #0]
 8005210:	1d7b      	adds	r3, r7, #5
 8005212:	1c22      	adds	r2, r4, #0
 8005214:	701a      	strb	r2, [r3, #0]
 8005216:	1d3b      	adds	r3, r7, #4
 8005218:	1c02      	adds	r2, r0, #0
 800521a:	701a      	strb	r2, [r3, #0]
 800521c:	1cfb      	adds	r3, r7, #3
 800521e:	1c0a      	adds	r2, r1, #0
 8005220:	701a      	strb	r2, [r3, #0]
  switch(dir)
 8005222:	1cfb      	adds	r3, r7, #3
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	2b02      	cmp	r3, #2
 8005228:	d019      	beq.n	800525e <u8g2_add_vector_x+0x62>
 800522a:	dc22      	bgt.n	8005272 <u8g2_add_vector_x+0x76>
 800522c:	2b00      	cmp	r3, #0
 800522e:	d002      	beq.n	8005236 <u8g2_add_vector_x+0x3a>
 8005230:	2b01      	cmp	r3, #1
 8005232:	d00a      	beq.n	800524a <u8g2_add_vector_x+0x4e>
 8005234:	e01d      	b.n	8005272 <u8g2_add_vector_x+0x76>
  {
    case 0:
      dx += x;
 8005236:	1d7b      	adds	r3, r7, #5
 8005238:	781b      	ldrb	r3, [r3, #0]
 800523a:	b25b      	sxtb	r3, r3
 800523c:	b299      	uxth	r1, r3
 800523e:	1dbb      	adds	r3, r7, #6
 8005240:	1dba      	adds	r2, r7, #6
 8005242:	8812      	ldrh	r2, [r2, #0]
 8005244:	188a      	adds	r2, r1, r2
 8005246:	801a      	strh	r2, [r3, #0]
      break;
 8005248:	e01d      	b.n	8005286 <u8g2_add_vector_x+0x8a>
    case 1:
      dx -= y;
 800524a:	1d3b      	adds	r3, r7, #4
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	b25b      	sxtb	r3, r3
 8005250:	b29a      	uxth	r2, r3
 8005252:	1dbb      	adds	r3, r7, #6
 8005254:	1db9      	adds	r1, r7, #6
 8005256:	8809      	ldrh	r1, [r1, #0]
 8005258:	1a8a      	subs	r2, r1, r2
 800525a:	801a      	strh	r2, [r3, #0]
      break;
 800525c:	e013      	b.n	8005286 <u8g2_add_vector_x+0x8a>
    case 2:
      dx -= x;
 800525e:	1d7b      	adds	r3, r7, #5
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	b25b      	sxtb	r3, r3
 8005264:	b29a      	uxth	r2, r3
 8005266:	1dbb      	adds	r3, r7, #6
 8005268:	1db9      	adds	r1, r7, #6
 800526a:	8809      	ldrh	r1, [r1, #0]
 800526c:	1a8a      	subs	r2, r1, r2
 800526e:	801a      	strh	r2, [r3, #0]
      break;
 8005270:	e009      	b.n	8005286 <u8g2_add_vector_x+0x8a>
    default:
      dx += y;
 8005272:	1d3b      	adds	r3, r7, #4
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	b25b      	sxtb	r3, r3
 8005278:	b299      	uxth	r1, r3
 800527a:	1dbb      	adds	r3, r7, #6
 800527c:	1dba      	adds	r2, r7, #6
 800527e:	8812      	ldrh	r2, [r2, #0]
 8005280:	188a      	adds	r2, r1, r2
 8005282:	801a      	strh	r2, [r3, #0]
      break;      
 8005284:	46c0      	nop			@ (mov r8, r8)
  }
  return dx;
 8005286:	1dbb      	adds	r3, r7, #6
 8005288:	881b      	ldrh	r3, [r3, #0]
}
 800528a:	0018      	movs	r0, r3
 800528c:	46bd      	mov	sp, r7
 800528e:	b002      	add	sp, #8
 8005290:	bdb0      	pop	{r4, r5, r7, pc}

08005292 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8005292:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005294:	b089      	sub	sp, #36	@ 0x24
 8005296:	af02      	add	r7, sp, #8
 8005298:	6078      	str	r0, [r7, #4]
 800529a:	0008      	movs	r0, r1
 800529c:	0011      	movs	r1, r2
 800529e:	1cfb      	adds	r3, r7, #3
 80052a0:	1c02      	adds	r2, r0, #0
 80052a2:	701a      	strb	r2, [r3, #0]
 80052a4:	1cbb      	adds	r3, r7, #2
 80052a6:	1c0a      	adds	r2, r1, #0
 80052a8:	701a      	strb	r2, [r3, #0]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	3360      	adds	r3, #96	@ 0x60
 80052ae:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80052b0:	2317      	movs	r3, #23
 80052b2:	18fb      	adds	r3, r7, r3
 80052b4:	1cfa      	adds	r2, r7, #3
 80052b6:	7812      	ldrb	r2, [r2, #0]
 80052b8:	701a      	strb	r2, [r3, #0]
  
  /* get the local position */
  lx = decode->x;
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	2208      	movs	r2, #8
 80052be:	569a      	ldrsb	r2, [r3, r2]
 80052c0:	2315      	movs	r3, #21
 80052c2:	18fb      	adds	r3, r7, r3
 80052c4:	701a      	strb	r2, [r3, #0]
  ly = decode->y;
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	2209      	movs	r2, #9
 80052ca:	569a      	ldrsb	r2, [r3, r2]
 80052cc:	2314      	movs	r3, #20
 80052ce:	18fb      	adds	r3, r7, r3
 80052d0:	701a      	strb	r2, [r3, #0]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	220a      	movs	r2, #10
 80052d6:	569a      	ldrsb	r2, [r3, r2]
 80052d8:	200f      	movs	r0, #15
 80052da:	183b      	adds	r3, r7, r0
 80052dc:	701a      	strb	r2, [r3, #0]
    rem -= lx;
 80052de:	183b      	adds	r3, r7, r0
 80052e0:	1839      	adds	r1, r7, r0
 80052e2:	2215      	movs	r2, #21
 80052e4:	18ba      	adds	r2, r7, r2
 80052e6:	7809      	ldrb	r1, [r1, #0]
 80052e8:	7812      	ldrb	r2, [r2, #0]
 80052ea:	1a8a      	subs	r2, r1, r2
 80052ec:	701a      	strb	r2, [r3, #0]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80052ee:	2116      	movs	r1, #22
 80052f0:	187b      	adds	r3, r7, r1
 80052f2:	183a      	adds	r2, r7, r0
 80052f4:	7812      	ldrb	r2, [r2, #0]
 80052f6:	701a      	strb	r2, [r3, #0]
    if ( cnt < rem )
 80052f8:	2417      	movs	r4, #23
 80052fa:	193a      	adds	r2, r7, r4
 80052fc:	183b      	adds	r3, r7, r0
 80052fe:	7812      	ldrb	r2, [r2, #0]
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	429a      	cmp	r2, r3
 8005304:	d203      	bcs.n	800530e <u8g2_font_decode_len+0x7c>
      current = cnt;
 8005306:	187b      	adds	r3, r7, r1
 8005308:	193a      	adds	r2, r7, r4
 800530a:	7812      	ldrb	r2, [r2, #0]
 800530c:	701a      	strb	r2, [r3, #0]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 800530e:	260c      	movs	r6, #12
 8005310:	19bb      	adds	r3, r7, r6
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	8892      	ldrh	r2, [r2, #4]
 8005316:	801a      	strh	r2, [r3, #0]
    y = decode->target_y;
 8005318:	230a      	movs	r3, #10
 800531a:	18fb      	adds	r3, r7, r3
 800531c:	693a      	ldr	r2, [r7, #16]
 800531e:	88d2      	ldrh	r2, [r2, #6]
 8005320:	801a      	strh	r2, [r3, #0]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8005322:	2215      	movs	r2, #21
 8005324:	18bb      	adds	r3, r7, r2
 8005326:	2100      	movs	r1, #0
 8005328:	5659      	ldrsb	r1, [r3, r1]
 800532a:	2014      	movs	r0, #20
 800532c:	183b      	adds	r3, r7, r0
 800532e:	2200      	movs	r2, #0
 8005330:	569a      	ldrsb	r2, [r3, r2]
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	7c1d      	ldrb	r5, [r3, #16]
 8005336:	19bc      	adds	r4, r7, r6
 8005338:	19bb      	adds	r3, r7, r6
 800533a:	8818      	ldrh	r0, [r3, #0]
 800533c:	002b      	movs	r3, r5
 800533e:	f7ff ff5d 	bl	80051fc <u8g2_add_vector_x>
 8005342:	0003      	movs	r3, r0
 8005344:	8023      	strh	r3, [r4, #0]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8005346:	2215      	movs	r2, #21
 8005348:	18bb      	adds	r3, r7, r2
 800534a:	2100      	movs	r1, #0
 800534c:	5659      	ldrsb	r1, [r3, r1]
 800534e:	2014      	movs	r0, #20
 8005350:	183b      	adds	r3, r7, r0
 8005352:	2200      	movs	r2, #0
 8005354:	569a      	ldrsb	r2, [r3, r2]
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	7c1d      	ldrb	r5, [r3, #16]
 800535a:	230a      	movs	r3, #10
 800535c:	18fc      	adds	r4, r7, r3
 800535e:	18fb      	adds	r3, r7, r3
 8005360:	8818      	ldrh	r0, [r3, #0]
 8005362:	002b      	movs	r3, r5
 8005364:	f7ff feff 	bl	8005166 <u8g2_add_vector_y>
 8005368:	0003      	movs	r3, r0
 800536a:	8023      	strh	r3, [r4, #0]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 800536c:	1cbb      	adds	r3, r7, #2
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d016      	beq.n	80053a2 <u8g2_font_decode_len+0x110>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	7b99      	ldrb	r1, [r3, #14]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2292      	movs	r2, #146	@ 0x92
 800537c:	5499      	strb	r1, [r3, r2]
      u8g2_DrawHVLine(u8g2, 
 800537e:	2116      	movs	r1, #22
 8005380:	187b      	adds	r3, r7, r1
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	b29d      	uxth	r5, r3
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	7c1b      	ldrb	r3, [r3, #16]
 800538a:	220a      	movs	r2, #10
 800538c:	18ba      	adds	r2, r7, r2
 800538e:	8814      	ldrh	r4, [r2, #0]
 8005390:	19ba      	adds	r2, r7, r6
 8005392:	8811      	ldrh	r1, [r2, #0]
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	002b      	movs	r3, r5
 800539a:	0022      	movs	r2, r4
 800539c:	f000 fe13 	bl	8005fc6 <u8g2_DrawHVLine>
 80053a0:	e01a      	b.n	80053d8 <u8g2_font_decode_len+0x146>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	7b5b      	ldrb	r3, [r3, #13]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d116      	bne.n	80053d8 <u8g2_font_decode_len+0x146>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	7bd9      	ldrb	r1, [r3, #15]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2292      	movs	r2, #146	@ 0x92
 80053b2:	5499      	strb	r1, [r3, r2]
      u8g2_DrawHVLine(u8g2, 
 80053b4:	2316      	movs	r3, #22
 80053b6:	18fb      	adds	r3, r7, r3
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	b29d      	uxth	r5, r3
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	7c1b      	ldrb	r3, [r3, #16]
 80053c0:	220a      	movs	r2, #10
 80053c2:	18ba      	adds	r2, r7, r2
 80053c4:	8814      	ldrh	r4, [r2, #0]
 80053c6:	220c      	movs	r2, #12
 80053c8:	18ba      	adds	r2, r7, r2
 80053ca:	8811      	ldrh	r1, [r2, #0]
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	002b      	movs	r3, r5
 80053d2:	0022      	movs	r2, r4
 80053d4:	f000 fdf7 	bl	8005fc6 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80053d8:	2117      	movs	r1, #23
 80053da:	187a      	adds	r2, r7, r1
 80053dc:	200f      	movs	r0, #15
 80053de:	183b      	adds	r3, r7, r0
 80053e0:	7812      	ldrb	r2, [r2, #0]
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d311      	bcc.n	800540c <u8g2_font_decode_len+0x17a>
      break;
    cnt -= rem;
 80053e8:	187b      	adds	r3, r7, r1
 80053ea:	1879      	adds	r1, r7, r1
 80053ec:	183a      	adds	r2, r7, r0
 80053ee:	7809      	ldrb	r1, [r1, #0]
 80053f0:	7812      	ldrb	r2, [r2, #0]
 80053f2:	1a8a      	subs	r2, r1, r2
 80053f4:	701a      	strb	r2, [r3, #0]
    lx = 0;
 80053f6:	2315      	movs	r3, #21
 80053f8:	18fb      	adds	r3, r7, r3
 80053fa:	2200      	movs	r2, #0
 80053fc:	701a      	strb	r2, [r3, #0]
    ly++;
 80053fe:	2114      	movs	r1, #20
 8005400:	187b      	adds	r3, r7, r1
 8005402:	781a      	ldrb	r2, [r3, #0]
 8005404:	187b      	adds	r3, r7, r1
 8005406:	3201      	adds	r2, #1
 8005408:	701a      	strb	r2, [r3, #0]
    rem = decode->glyph_width;
 800540a:	e762      	b.n	80052d2 <u8g2_font_decode_len+0x40>
      break;
 800540c:	46c0      	nop			@ (mov r8, r8)
  }
  lx += cnt;
 800540e:	2015      	movs	r0, #21
 8005410:	183b      	adds	r3, r7, r0
 8005412:	1839      	adds	r1, r7, r0
 8005414:	2217      	movs	r2, #23
 8005416:	18ba      	adds	r2, r7, r2
 8005418:	7809      	ldrb	r1, [r1, #0]
 800541a:	7812      	ldrb	r2, [r2, #0]
 800541c:	188a      	adds	r2, r1, r2
 800541e:	701a      	strb	r2, [r3, #0]
  
  decode->x = lx;
 8005420:	183b      	adds	r3, r7, r0
 8005422:	2200      	movs	r2, #0
 8005424:	569a      	ldrsb	r2, [r3, r2]
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 800542a:	2314      	movs	r3, #20
 800542c:	18fb      	adds	r3, r7, r3
 800542e:	2200      	movs	r2, #0
 8005430:	569a      	ldrsb	r2, [r3, r2]
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	725a      	strb	r2, [r3, #9]
}
 8005436:	46c0      	nop			@ (mov r8, r8)
 8005438:	46bd      	mov	sp, r7
 800543a:	b007      	add	sp, #28
 800543c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800543e <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	b084      	sub	sp, #16
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
 8005446:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	3360      	adds	r3, #96	@ 0x60
 800544c:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	683a      	ldr	r2, [r7, #0]
 8005452:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2278      	movs	r2, #120	@ 0x78
 800545e:	5c9a      	ldrb	r2, [r3, r2]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	0011      	movs	r1, r2
 8005464:	0018      	movs	r0, r3
 8005466:	f7ff fde3 	bl	8005030 <u8g2_font_decode_get_unsigned_bits>
 800546a:	0003      	movs	r3, r0
 800546c:	b25a      	sxtb	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2279      	movs	r2, #121	@ 0x79
 8005476:	5c9a      	ldrb	r2, [r3, r2]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	0011      	movs	r1, r2
 800547c:	0018      	movs	r0, r3
 800547e:	f7ff fdd7 	bl	8005030 <u8g2_font_decode_get_unsigned_bits>
 8005482:	0003      	movs	r3, r0
 8005484:	b25a      	sxtb	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2292      	movs	r2, #146	@ 0x92
 800548e:	5c9a      	ldrb	r2, [r3, r2]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	7b9b      	ldrb	r3, [r3, #14]
 8005498:	425a      	negs	r2, r3
 800549a:	4153      	adcs	r3, r2
 800549c:	b2db      	uxtb	r3, r3
 800549e:	001a      	movs	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	73da      	strb	r2, [r3, #15]
}
 80054a4:	46c0      	nop			@ (mov r8, r8)
 80054a6:	46bd      	mov	sp, r7
 80054a8:	b004      	add	sp, #16
 80054aa:	bd80      	pop	{r7, pc}

080054ac <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80054ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054ae:	b08b      	sub	sp, #44	@ 0x2c
 80054b0:	af02      	add	r7, sp, #8
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	3360      	adds	r3, #96	@ 0x60
 80054ba:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 80054bc:	683a      	ldr	r2, [r7, #0]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	0011      	movs	r1, r2
 80054c2:	0018      	movs	r0, r3
 80054c4:	f7ff ffbb 	bl	800543e <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80054c8:	2513      	movs	r5, #19
 80054ca:	197b      	adds	r3, r7, r5
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	216b      	movs	r1, #107	@ 0x6b
 80054d0:	5c52      	ldrb	r2, [r2, r1]
 80054d2:	701a      	strb	r2, [r3, #0]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	227a      	movs	r2, #122	@ 0x7a
 80054d8:	5c9a      	ldrb	r2, [r3, r2]
 80054da:	2612      	movs	r6, #18
 80054dc:	19bc      	adds	r4, r7, r6
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	0011      	movs	r1, r2
 80054e2:	0018      	movs	r0, r3
 80054e4:	f7ff fe0c 	bl	8005100 <u8g2_font_decode_get_signed_bits>
 80054e8:	0003      	movs	r3, r0
 80054ea:	7023      	strb	r3, [r4, #0]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	227b      	movs	r2, #123	@ 0x7b
 80054f0:	5c9a      	ldrb	r2, [r3, r2]
 80054f2:	2311      	movs	r3, #17
 80054f4:	18fc      	adds	r4, r7, r3
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	0011      	movs	r1, r2
 80054fa:	0018      	movs	r0, r3
 80054fc:	f7ff fe00 	bl	8005100 <u8g2_font_decode_get_signed_bits>
 8005500:	0003      	movs	r3, r0
 8005502:	7023      	strb	r3, [r4, #0]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	227c      	movs	r2, #124	@ 0x7c
 8005508:	5c9a      	ldrb	r2, [r3, r2]
 800550a:	2110      	movs	r1, #16
 800550c:	187c      	adds	r4, r7, r1
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	0011      	movs	r1, r2
 8005512:	0018      	movs	r0, r3
 8005514:	f7ff fdf4 	bl	8005100 <u8g2_font_decode_get_signed_bits>
 8005518:	0003      	movs	r3, r0
 800551a:	7023      	strb	r3, [r4, #0]
  
  if ( decode->glyph_width > 0 )
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	7a9b      	ldrb	r3, [r3, #10]
 8005520:	b25b      	sxtb	r3, r3
 8005522:	2b00      	cmp	r3, #0
 8005524:	dc00      	bgt.n	8005528 <u8g2_font_decode_glyph+0x7c>
 8005526:	e134      	b.n	8005792 <u8g2_font_decode_glyph+0x2e6>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	8898      	ldrh	r0, [r3, #4]
 800552c:	197b      	adds	r3, r7, r5
 800552e:	781a      	ldrb	r2, [r3, #0]
 8005530:	2311      	movs	r3, #17
 8005532:	18fb      	adds	r3, r7, r3
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	18d3      	adds	r3, r2, r3
 8005538:	b2db      	uxtb	r3, r3
 800553a:	425b      	negs	r3, r3
 800553c:	b2db      	uxtb	r3, r3
 800553e:	b25a      	sxtb	r2, r3
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	7c1c      	ldrb	r4, [r3, #16]
 8005544:	19bb      	adds	r3, r7, r6
 8005546:	2100      	movs	r1, #0
 8005548:	5659      	ldrsb	r1, [r3, r1]
 800554a:	0023      	movs	r3, r4
 800554c:	f7ff fe56 	bl	80051fc <u8g2_add_vector_x>
 8005550:	0003      	movs	r3, r0
 8005552:	001a      	movs	r2, r3
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	88d8      	ldrh	r0, [r3, #6]
 800555c:	197b      	adds	r3, r7, r5
 800555e:	781a      	ldrb	r2, [r3, #0]
 8005560:	2311      	movs	r3, #17
 8005562:	18fb      	adds	r3, r7, r3
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	18d3      	adds	r3, r2, r3
 8005568:	b2db      	uxtb	r3, r3
 800556a:	425b      	negs	r3, r3
 800556c:	b2db      	uxtb	r3, r3
 800556e:	b25a      	sxtb	r2, r3
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	7c1c      	ldrb	r4, [r3, #16]
 8005574:	19bb      	adds	r3, r7, r6
 8005576:	2100      	movs	r1, #0
 8005578:	5659      	ldrsb	r1, [r3, r1]
 800557a:	0023      	movs	r3, r4
 800557c:	f7ff fdf3 	bl	8005166 <u8g2_add_vector_y>
 8005580:	0003      	movs	r3, r0
 8005582:	001a      	movs	r2, r3
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8005588:	211e      	movs	r1, #30
 800558a:	187b      	adds	r3, r7, r1
 800558c:	697a      	ldr	r2, [r7, #20]
 800558e:	8892      	ldrh	r2, [r2, #4]
 8005590:	801a      	strh	r2, [r3, #0]
      y0 = decode->target_y;
 8005592:	201a      	movs	r0, #26
 8005594:	183b      	adds	r3, r7, r0
 8005596:	697a      	ldr	r2, [r7, #20]
 8005598:	88d2      	ldrh	r2, [r2, #6]
 800559a:	801a      	strh	r2, [r3, #0]
      x1 = x0;
 800559c:	231c      	movs	r3, #28
 800559e:	18fb      	adds	r3, r7, r3
 80055a0:	187a      	adds	r2, r7, r1
 80055a2:	8812      	ldrh	r2, [r2, #0]
 80055a4:	801a      	strh	r2, [r3, #0]
      y1 = y0;
 80055a6:	2318      	movs	r3, #24
 80055a8:	18fb      	adds	r3, r7, r3
 80055aa:	183a      	adds	r2, r7, r0
 80055ac:	8812      	ldrh	r2, [r2, #0]
 80055ae:	801a      	strh	r2, [r3, #0]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	7c1b      	ldrb	r3, [r3, #16]
 80055b4:	2b03      	cmp	r3, #3
 80055b6:	d100      	bne.n	80055ba <u8g2_font_decode_glyph+0x10e>
 80055b8:	e06d      	b.n	8005696 <u8g2_font_decode_glyph+0x1ea>
 80055ba:	dd00      	ble.n	80055be <u8g2_font_decode_glyph+0x112>
 80055bc:	e08c      	b.n	80056d8 <u8g2_font_decode_glyph+0x22c>
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d03d      	beq.n	800563e <u8g2_font_decode_glyph+0x192>
 80055c2:	dd00      	ble.n	80055c6 <u8g2_font_decode_glyph+0x11a>
 80055c4:	e088      	b.n	80056d8 <u8g2_font_decode_glyph+0x22c>
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d002      	beq.n	80055d0 <u8g2_font_decode_glyph+0x124>
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d016      	beq.n	80055fc <u8g2_font_decode_glyph+0x150>
 80055ce:	e083      	b.n	80056d8 <u8g2_font_decode_glyph+0x22c>
      {
	case 0:
	    x1 += decode->glyph_width;
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	7a9b      	ldrb	r3, [r3, #10]
 80055d4:	b25b      	sxtb	r3, r3
 80055d6:	b299      	uxth	r1, r3
 80055d8:	221c      	movs	r2, #28
 80055da:	18bb      	adds	r3, r7, r2
 80055dc:	18ba      	adds	r2, r7, r2
 80055de:	8812      	ldrh	r2, [r2, #0]
 80055e0:	188a      	adds	r2, r1, r2
 80055e2:	801a      	strh	r2, [r3, #0]
	    y1 += h;
 80055e4:	2313      	movs	r3, #19
 80055e6:	18fb      	adds	r3, r7, r3
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	b25b      	sxtb	r3, r3
 80055ec:	b299      	uxth	r1, r3
 80055ee:	2218      	movs	r2, #24
 80055f0:	18bb      	adds	r3, r7, r2
 80055f2:	18ba      	adds	r2, r7, r2
 80055f4:	8812      	ldrh	r2, [r2, #0]
 80055f6:	188a      	adds	r2, r1, r2
 80055f8:	801a      	strh	r2, [r3, #0]
	    break;
 80055fa:	e06d      	b.n	80056d8 <u8g2_font_decode_glyph+0x22c>
	case 1:
	    x0 -= h;
 80055fc:	2313      	movs	r3, #19
 80055fe:	18fb      	adds	r3, r7, r3
 8005600:	781b      	ldrb	r3, [r3, #0]
 8005602:	b25b      	sxtb	r3, r3
 8005604:	b29a      	uxth	r2, r3
 8005606:	201e      	movs	r0, #30
 8005608:	183b      	adds	r3, r7, r0
 800560a:	1839      	adds	r1, r7, r0
 800560c:	8809      	ldrh	r1, [r1, #0]
 800560e:	1a8a      	subs	r2, r1, r2
 8005610:	801a      	strh	r2, [r3, #0]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8005612:	183b      	adds	r3, r7, r0
 8005614:	881a      	ldrh	r2, [r3, #0]
 8005616:	183b      	adds	r3, r7, r0
 8005618:	3201      	adds	r2, #1
 800561a:	801a      	strh	r2, [r3, #0]
	    x1++;
 800561c:	211c      	movs	r1, #28
 800561e:	187b      	adds	r3, r7, r1
 8005620:	881a      	ldrh	r2, [r3, #0]
 8005622:	187b      	adds	r3, r7, r1
 8005624:	3201      	adds	r2, #1
 8005626:	801a      	strh	r2, [r3, #0]
	    y1 += decode->glyph_width;
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	7a9b      	ldrb	r3, [r3, #10]
 800562c:	b25b      	sxtb	r3, r3
 800562e:	b299      	uxth	r1, r3
 8005630:	2218      	movs	r2, #24
 8005632:	18bb      	adds	r3, r7, r2
 8005634:	18ba      	adds	r2, r7, r2
 8005636:	8812      	ldrh	r2, [r2, #0]
 8005638:	188a      	adds	r2, r1, r2
 800563a:	801a      	strh	r2, [r3, #0]
	    break;
 800563c:	e04c      	b.n	80056d8 <u8g2_font_decode_glyph+0x22c>
	case 2:
	    x0 -= decode->glyph_width;
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	7a9b      	ldrb	r3, [r3, #10]
 8005642:	b25b      	sxtb	r3, r3
 8005644:	b29a      	uxth	r2, r3
 8005646:	201e      	movs	r0, #30
 8005648:	183b      	adds	r3, r7, r0
 800564a:	1839      	adds	r1, r7, r0
 800564c:	8809      	ldrh	r1, [r1, #0]
 800564e:	1a8a      	subs	r2, r1, r2
 8005650:	801a      	strh	r2, [r3, #0]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8005652:	183b      	adds	r3, r7, r0
 8005654:	881a      	ldrh	r2, [r3, #0]
 8005656:	183b      	adds	r3, r7, r0
 8005658:	3201      	adds	r2, #1
 800565a:	801a      	strh	r2, [r3, #0]
	    x1++;
 800565c:	211c      	movs	r1, #28
 800565e:	187b      	adds	r3, r7, r1
 8005660:	881a      	ldrh	r2, [r3, #0]
 8005662:	187b      	adds	r3, r7, r1
 8005664:	3201      	adds	r2, #1
 8005666:	801a      	strh	r2, [r3, #0]
	    y0 -= h;
 8005668:	2313      	movs	r3, #19
 800566a:	18fb      	adds	r3, r7, r3
 800566c:	781b      	ldrb	r3, [r3, #0]
 800566e:	b25b      	sxtb	r3, r3
 8005670:	b29a      	uxth	r2, r3
 8005672:	201a      	movs	r0, #26
 8005674:	183b      	adds	r3, r7, r0
 8005676:	1839      	adds	r1, r7, r0
 8005678:	8809      	ldrh	r1, [r1, #0]
 800567a:	1a8a      	subs	r2, r1, r2
 800567c:	801a      	strh	r2, [r3, #0]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800567e:	183b      	adds	r3, r7, r0
 8005680:	881a      	ldrh	r2, [r3, #0]
 8005682:	183b      	adds	r3, r7, r0
 8005684:	3201      	adds	r2, #1
 8005686:	801a      	strh	r2, [r3, #0]
	    y1++;
 8005688:	2118      	movs	r1, #24
 800568a:	187b      	adds	r3, r7, r1
 800568c:	881a      	ldrh	r2, [r3, #0]
 800568e:	187b      	adds	r3, r7, r1
 8005690:	3201      	adds	r2, #1
 8005692:	801a      	strh	r2, [r3, #0]
	    break;	  
 8005694:	e020      	b.n	80056d8 <u8g2_font_decode_glyph+0x22c>
	case 3:
	    x1 += h;
 8005696:	2313      	movs	r3, #19
 8005698:	18fb      	adds	r3, r7, r3
 800569a:	781b      	ldrb	r3, [r3, #0]
 800569c:	b25b      	sxtb	r3, r3
 800569e:	b299      	uxth	r1, r3
 80056a0:	221c      	movs	r2, #28
 80056a2:	18bb      	adds	r3, r7, r2
 80056a4:	18ba      	adds	r2, r7, r2
 80056a6:	8812      	ldrh	r2, [r2, #0]
 80056a8:	188a      	adds	r2, r1, r2
 80056aa:	801a      	strh	r2, [r3, #0]
	    y0 -= decode->glyph_width;
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	7a9b      	ldrb	r3, [r3, #10]
 80056b0:	b25b      	sxtb	r3, r3
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	201a      	movs	r0, #26
 80056b6:	183b      	adds	r3, r7, r0
 80056b8:	1839      	adds	r1, r7, r0
 80056ba:	8809      	ldrh	r1, [r1, #0]
 80056bc:	1a8a      	subs	r2, r1, r2
 80056be:	801a      	strh	r2, [r3, #0]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80056c0:	183b      	adds	r3, r7, r0
 80056c2:	881a      	ldrh	r2, [r3, #0]
 80056c4:	183b      	adds	r3, r7, r0
 80056c6:	3201      	adds	r2, #1
 80056c8:	801a      	strh	r2, [r3, #0]
	    y1++;
 80056ca:	2118      	movs	r1, #24
 80056cc:	187b      	adds	r3, r7, r1
 80056ce:	881a      	ldrh	r2, [r3, #0]
 80056d0:	187b      	adds	r3, r7, r1
 80056d2:	3201      	adds	r2, #1
 80056d4:	801a      	strh	r2, [r3, #0]
	    break;	  
 80056d6:	46c0      	nop			@ (mov r8, r8)
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 80056d8:	231c      	movs	r3, #28
 80056da:	18fb      	adds	r3, r7, r3
 80056dc:	881c      	ldrh	r4, [r3, #0]
 80056de:	231a      	movs	r3, #26
 80056e0:	18fb      	adds	r3, r7, r3
 80056e2:	881a      	ldrh	r2, [r3, #0]
 80056e4:	231e      	movs	r3, #30
 80056e6:	18fb      	adds	r3, r7, r3
 80056e8:	8819      	ldrh	r1, [r3, #0]
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	2318      	movs	r3, #24
 80056ee:	18fb      	adds	r3, r7, r3
 80056f0:	881b      	ldrh	r3, [r3, #0]
 80056f2:	9300      	str	r3, [sp, #0]
 80056f4:	0023      	movs	r3, r4
 80056f6:	f000 fdeb 	bl	80062d0 <u8g2_IsIntersection>
 80056fa:	1e03      	subs	r3, r0, #0
 80056fc:	d104      	bne.n	8005708 <u8g2_font_decode_glyph+0x25c>
	return d;
 80056fe:	2310      	movs	r3, #16
 8005700:	18fb      	adds	r3, r7, r3
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	b25b      	sxtb	r3, r3
 8005706:	e048      	b.n	800579a <u8g2_font_decode_glyph+0x2ee>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	2200      	movs	r2, #0
 800570c:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	2200      	movs	r2, #0
 8005712:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2276      	movs	r2, #118	@ 0x76
 8005718:	5c9a      	ldrb	r2, [r3, r2]
 800571a:	230f      	movs	r3, #15
 800571c:	18fc      	adds	r4, r7, r3
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	0011      	movs	r1, r2
 8005722:	0018      	movs	r0, r3
 8005724:	f7ff fc84 	bl	8005030 <u8g2_font_decode_get_unsigned_bits>
 8005728:	0003      	movs	r3, r0
 800572a:	7023      	strb	r3, [r4, #0]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2277      	movs	r2, #119	@ 0x77
 8005730:	5c9a      	ldrb	r2, [r3, r2]
 8005732:	230e      	movs	r3, #14
 8005734:	18fc      	adds	r4, r7, r3
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	0011      	movs	r1, r2
 800573a:	0018      	movs	r0, r3
 800573c:	f7ff fc78 	bl	8005030 <u8g2_font_decode_get_unsigned_bits>
 8005740:	0003      	movs	r3, r0
 8005742:	7023      	strb	r3, [r4, #0]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8005744:	230f      	movs	r3, #15
 8005746:	18fb      	adds	r3, r7, r3
 8005748:	7819      	ldrb	r1, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	0018      	movs	r0, r3
 8005750:	f7ff fd9f 	bl	8005292 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8005754:	230e      	movs	r3, #14
 8005756:	18fb      	adds	r3, r7, r3
 8005758:	7819      	ldrb	r1, [r3, #0]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2201      	movs	r2, #1
 800575e:	0018      	movs	r0, r3
 8005760:	f7ff fd97 	bl	8005292 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	2101      	movs	r1, #1
 8005768:	0018      	movs	r0, r3
 800576a:	f7ff fc61 	bl	8005030 <u8g2_font_decode_get_unsigned_bits>
 800576e:	1e03      	subs	r3, r0, #0
 8005770:	d1e8      	bne.n	8005744 <u8g2_font_decode_glyph+0x298>

      if ( decode->y >= h )
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	7a5b      	ldrb	r3, [r3, #9]
 8005776:	b25b      	sxtb	r3, r3
 8005778:	2213      	movs	r2, #19
 800577a:	18ba      	adds	r2, r7, r2
 800577c:	7812      	ldrb	r2, [r2, #0]
 800577e:	b252      	sxtb	r2, r2
 8005780:	429a      	cmp	r2, r3
 8005782:	dd00      	ble.n	8005786 <u8g2_font_decode_glyph+0x2da>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8005784:	e7c6      	b.n	8005714 <u8g2_font_decode_glyph+0x268>
	break;
 8005786:	46c0      	nop			@ (mov r8, r8)
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	7b99      	ldrb	r1, [r3, #14]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2292      	movs	r2, #146	@ 0x92
 8005790:	5499      	strb	r1, [r3, r2]
  }
  return d;
 8005792:	2310      	movs	r3, #16
 8005794:	18fb      	adds	r3, r7, r3
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	b25b      	sxtb	r3, r3
}
 800579a:	0018      	movs	r0, r3
 800579c:	46bd      	mov	sp, r7
 800579e:	b009      	add	sp, #36	@ 0x24
 80057a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080057a2 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80057a2:	b5b0      	push	{r4, r5, r7, lr}
 80057a4:	b086      	sub	sp, #24
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
 80057aa:	000a      	movs	r2, r1
 80057ac:	1cbb      	adds	r3, r7, #2
 80057ae:	801a      	strh	r2, [r3, #0]
  const uint8_t *font = u8g2->font;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057b4:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	3317      	adds	r3, #23
 80057ba:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80057bc:	1cbb      	adds	r3, r7, #2
 80057be:	881b      	ldrh	r3, [r3, #0]
 80057c0:	2bff      	cmp	r3, #255	@ 0xff
 80057c2:	d82d      	bhi.n	8005820 <u8g2_font_get_glyph_data+0x7e>
  {
    if ( encoding >= 'a' )
 80057c4:	1cbb      	adds	r3, r7, #2
 80057c6:	881b      	ldrh	r3, [r3, #0]
 80057c8:	2b60      	cmp	r3, #96	@ 0x60
 80057ca:	d907      	bls.n	80057dc <u8g2_font_get_glyph_data+0x3a>
    {
      font += u8g2->font_info.start_pos_lower_a;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2288      	movs	r2, #136	@ 0x88
 80057d0:	5a9b      	ldrh	r3, [r3, r2]
 80057d2:	001a      	movs	r2, r3
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	189b      	adds	r3, r3, r2
 80057d8:	617b      	str	r3, [r7, #20]
 80057da:	e00a      	b.n	80057f2 <u8g2_font_get_glyph_data+0x50>
    }
    else if ( encoding >= 'A' )
 80057dc:	1cbb      	adds	r3, r7, #2
 80057de:	881b      	ldrh	r3, [r3, #0]
 80057e0:	2b40      	cmp	r3, #64	@ 0x40
 80057e2:	d906      	bls.n	80057f2 <u8g2_font_get_glyph_data+0x50>
    {
      font += u8g2->font_info.start_pos_upper_A;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2286      	movs	r2, #134	@ 0x86
 80057e8:	5a9b      	ldrh	r3, [r3, r2]
 80057ea:	001a      	movs	r2, r3
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	189b      	adds	r3, r3, r2
 80057f0:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	3301      	adds	r3, #1
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d05e      	beq.n	80058ba <u8g2_font_get_glyph_data+0x118>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	001a      	movs	r2, r3
 8005802:	1cbb      	adds	r3, r7, #2
 8005804:	881b      	ldrh	r3, [r3, #0]
 8005806:	4293      	cmp	r3, r2
 8005808:	d102      	bne.n	8005810 <u8g2_font_get_glyph_data+0x6e>
      {
	return font+2;	/* skip encoding and glyph size */
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	3302      	adds	r3, #2
 800580e:	e058      	b.n	80058c2 <u8g2_font_get_glyph_data+0x120>
      }
      font += u8x8_pgm_read( font + 1 );
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	3301      	adds	r3, #1
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	001a      	movs	r2, r3
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	189b      	adds	r3, r3, r2
 800581c:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800581e:	e7e8      	b.n	80057f2 <u8g2_font_get_glyph_data+0x50>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	228a      	movs	r2, #138	@ 0x8a
 8005824:	5a9b      	ldrh	r3, [r3, r2]
 8005826:	001a      	movs	r2, r3
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	189b      	adds	r3, r3, r2
 800582c:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	2100      	movs	r1, #0
 8005836:	0018      	movs	r0, r3
 8005838:	f7ff fb16 	bl	8004e68 <u8g2_font_get_word>
 800583c:	0003      	movs	r3, r0
 800583e:	001a      	movs	r2, r3
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	189b      	adds	r3, r3, r2
 8005844:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8005846:	250e      	movs	r5, #14
 8005848:	197c      	adds	r4, r7, r5
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	2102      	movs	r1, #2
 800584e:	0018      	movs	r0, r3
 8005850:	f7ff fb0a 	bl	8004e68 <u8g2_font_get_word>
 8005854:	0003      	movs	r3, r0
 8005856:	8023      	strh	r3, [r4, #0]
      unicode_lookup_table+=4;
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	3304      	adds	r3, #4
 800585c:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 800585e:	197a      	adds	r2, r7, r5
 8005860:	1cbb      	adds	r3, r7, #2
 8005862:	8812      	ldrh	r2, [r2, #0]
 8005864:	881b      	ldrh	r3, [r3, #0]
 8005866:	429a      	cmp	r2, r3
 8005868:	d3e3      	bcc.n	8005832 <u8g2_font_get_glyph_data+0x90>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	781a      	ldrb	r2, [r3, #0]
 800586e:	200e      	movs	r0, #14
 8005870:	183b      	adds	r3, r7, r0
 8005872:	801a      	strh	r2, [r3, #0]
      e <<= 8;
 8005874:	183b      	adds	r3, r7, r0
 8005876:	183a      	adds	r2, r7, r0
 8005878:	8812      	ldrh	r2, [r2, #0]
 800587a:	0212      	lsls	r2, r2, #8
 800587c:	801a      	strh	r2, [r3, #0]
      e |= u8x8_pgm_read( font + 1 );
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	3301      	adds	r3, #1
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	0019      	movs	r1, r3
 8005886:	183b      	adds	r3, r7, r0
 8005888:	183a      	adds	r2, r7, r0
 800588a:	8812      	ldrh	r2, [r2, #0]
 800588c:	430a      	orrs	r2, r1
 800588e:	801a      	strh	r2, [r3, #0]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8005890:	183b      	adds	r3, r7, r0
 8005892:	881b      	ldrh	r3, [r3, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d012      	beq.n	80058be <u8g2_font_get_glyph_data+0x11c>
	break;
  
      if ( e == encoding )
 8005898:	183a      	adds	r2, r7, r0
 800589a:	1cbb      	adds	r3, r7, #2
 800589c:	8812      	ldrh	r2, [r2, #0]
 800589e:	881b      	ldrh	r3, [r3, #0]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d102      	bne.n	80058aa <u8g2_font_get_glyph_data+0x108>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	3303      	adds	r3, #3
 80058a8:	e00b      	b.n	80058c2 <u8g2_font_get_glyph_data+0x120>
      }
      font += u8x8_pgm_read( font + 2 );
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	3302      	adds	r3, #2
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	001a      	movs	r2, r3
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	189b      	adds	r3, r3, r2
 80058b6:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 80058b8:	e7d7      	b.n	800586a <u8g2_font_get_glyph_data+0xc8>
	break;
 80058ba:	46c0      	nop			@ (mov r8, r8)
 80058bc:	e000      	b.n	80058c0 <u8g2_font_get_glyph_data+0x11e>
	break;
 80058be:	46c0      	nop			@ (mov r8, r8)
    }  
  }
#endif
  
  return NULL;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	0018      	movs	r0, r3
 80058c4:	46bd      	mov	sp, r7
 80058c6:	b006      	add	sp, #24
 80058c8:	bdb0      	pop	{r4, r5, r7, pc}

080058ca <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80058ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058cc:	b087      	sub	sp, #28
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	60f8      	str	r0, [r7, #12]
 80058d2:	000c      	movs	r4, r1
 80058d4:	0010      	movs	r0, r2
 80058d6:	0019      	movs	r1, r3
 80058d8:	250a      	movs	r5, #10
 80058da:	197b      	adds	r3, r7, r5
 80058dc:	1c22      	adds	r2, r4, #0
 80058de:	801a      	strh	r2, [r3, #0]
 80058e0:	2408      	movs	r4, #8
 80058e2:	193b      	adds	r3, r7, r4
 80058e4:	1c02      	adds	r2, r0, #0
 80058e6:	801a      	strh	r2, [r3, #0]
 80058e8:	1dbb      	adds	r3, r7, #6
 80058ea:	1c0a      	adds	r2, r1, #0
 80058ec:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t dx = 0;
 80058ee:	2616      	movs	r6, #22
 80058f0:	19bb      	adds	r3, r7, r6
 80058f2:	2200      	movs	r2, #0
 80058f4:	801a      	strh	r2, [r3, #0]
  u8g2->font_decode.target_x = x;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	197a      	adds	r2, r7, r5
 80058fa:	2164      	movs	r1, #100	@ 0x64
 80058fc:	8812      	ldrh	r2, [r2, #0]
 80058fe:	525a      	strh	r2, [r3, r1]
  u8g2->font_decode.target_y = y;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	193a      	adds	r2, r7, r4
 8005904:	2166      	movs	r1, #102	@ 0x66
 8005906:	8812      	ldrh	r2, [r2, #0]
 8005908:	525a      	strh	r2, [r3, r1]
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 800590a:	1dbb      	adds	r3, r7, #6
 800590c:	881a      	ldrh	r2, [r3, #0]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	0011      	movs	r1, r2
 8005912:	0018      	movs	r0, r3
 8005914:	f7ff ff45 	bl	80057a2 <u8g2_font_get_glyph_data>
 8005918:	0003      	movs	r3, r0
 800591a:	613b      	str	r3, [r7, #16]
  if ( glyph_data != NULL )
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d009      	beq.n	8005936 <u8g2_font_draw_glyph+0x6c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	0011      	movs	r1, r2
 8005928:	0018      	movs	r0, r3
 800592a:	f7ff fdbf 	bl	80054ac <u8g2_font_decode_glyph>
 800592e:	0003      	movs	r3, r0
 8005930:	001a      	movs	r2, r3
 8005932:	19bb      	adds	r3, r7, r6
 8005934:	801a      	strh	r2, [r3, #0]
  }
  return dx;
 8005936:	2316      	movs	r3, #22
 8005938:	18fb      	adds	r3, r7, r3
 800593a:	881b      	ldrh	r3, [r3, #0]
}
 800593c:	0018      	movs	r0, r3
 800593e:	46bd      	mov	sp, r7
 8005940:	b007      	add	sp, #28
 8005942:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005944 <u8g2_GetGlyphWidth>:
  return 0;
}

/* side effect: updates u8g2->font_decode and u8g2->glyph_x_offset */
int8_t u8g2_GetGlyphWidth(u8g2_t *u8g2, uint16_t requested_encoding)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	000a      	movs	r2, r1
 800594e:	1cbb      	adds	r3, r7, #2
 8005950:	801a      	strh	r2, [r3, #0]
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, requested_encoding);
 8005952:	1cbb      	adds	r3, r7, #2
 8005954:	881a      	ldrh	r2, [r3, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	0011      	movs	r1, r2
 800595a:	0018      	movs	r0, r3
 800595c:	f7ff ff21 	bl	80057a2 <u8g2_font_get_glyph_data>
 8005960:	0003      	movs	r3, r0
 8005962:	60fb      	str	r3, [r7, #12]
  if ( glyph_data == NULL )
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <u8g2_GetGlyphWidth+0x2a>
    return 0; 
 800596a:	2300      	movs	r3, #0
 800596c:	e029      	b.n	80059c2 <u8g2_GetGlyphWidth+0x7e>
  
  u8g2_font_setup_decode(u8g2, glyph_data);
 800596e:	68fa      	ldr	r2, [r7, #12]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	0011      	movs	r1, r2
 8005974:	0018      	movs	r0, r3
 8005976:	f7ff fd62 	bl	800543e <u8g2_font_setup_decode>
  u8g2->glyph_x_offset = u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_char_x);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	3360      	adds	r3, #96	@ 0x60
 800597e:	001a      	movs	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	217a      	movs	r1, #122	@ 0x7a
 8005984:	5c5b      	ldrb	r3, [r3, r1]
 8005986:	0019      	movs	r1, r3
 8005988:	0010      	movs	r0, r2
 800598a:	f7ff fbb9 	bl	8005100 <u8g2_font_decode_get_signed_bits>
 800598e:	0003      	movs	r3, r0
 8005990:	0019      	movs	r1, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2290      	movs	r2, #144	@ 0x90
 8005996:	5499      	strb	r1, [r3, r2]
  u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_char_y);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	3360      	adds	r3, #96	@ 0x60
 800599c:	001a      	movs	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	217b      	movs	r1, #123	@ 0x7b
 80059a2:	5c5b      	ldrb	r3, [r3, r1]
 80059a4:	0019      	movs	r1, r3
 80059a6:	0010      	movs	r0, r2
 80059a8:	f7ff fbaa 	bl	8005100 <u8g2_font_decode_get_signed_bits>
  
  /* glyph width is here: u8g2->font_decode.glyph_width */

  return u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_delta_x);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	3360      	adds	r3, #96	@ 0x60
 80059b0:	001a      	movs	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	217c      	movs	r1, #124	@ 0x7c
 80059b6:	5c5b      	ldrb	r3, [r3, r1]
 80059b8:	0019      	movs	r1, r3
 80059ba:	0010      	movs	r0, r2
 80059bc:	f7ff fba0 	bl	8005100 <u8g2_font_decode_get_signed_bits>
 80059c0:	0003      	movs	r3, r0
}
 80059c2:	0018      	movs	r0, r3
 80059c4:	46bd      	mov	sp, r7
 80059c6:	b004      	add	sp, #16
 80059c8:	bd80      	pop	{r7, pc}

080059ca <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80059ca:	b590      	push	{r4, r7, lr}
 80059cc:	b085      	sub	sp, #20
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	60f8      	str	r0, [r7, #12]
 80059d2:	000c      	movs	r4, r1
 80059d4:	0010      	movs	r0, r2
 80059d6:	0019      	movs	r1, r3
 80059d8:	230a      	movs	r3, #10
 80059da:	18fb      	adds	r3, r7, r3
 80059dc:	1c22      	adds	r2, r4, #0
 80059de:	801a      	strh	r2, [r3, #0]
 80059e0:	2308      	movs	r3, #8
 80059e2:	18fb      	adds	r3, r7, r3
 80059e4:	1c02      	adds	r2, r0, #0
 80059e6:	801a      	strh	r2, [r3, #0]
 80059e8:	1dbb      	adds	r3, r7, #6
 80059ea:	1c0a      	adds	r2, r1, #0
 80059ec:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2270      	movs	r2, #112	@ 0x70
 80059f2:	5c9b      	ldrb	r3, [r3, r2]
 80059f4:	2b03      	cmp	r3, #3
 80059f6:	d032      	beq.n	8005a5e <u8g2_DrawGlyph+0x94>
 80059f8:	dc3f      	bgt.n	8005a7a <u8g2_DrawGlyph+0xb0>
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d021      	beq.n	8005a42 <u8g2_DrawGlyph+0x78>
 80059fe:	dc3c      	bgt.n	8005a7a <u8g2_DrawGlyph+0xb0>
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d002      	beq.n	8005a0a <u8g2_DrawGlyph+0x40>
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d00e      	beq.n	8005a26 <u8g2_DrawGlyph+0x5c>
 8005a08:	e037      	b.n	8005a7a <u8g2_DrawGlyph+0xb0>
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a0e:	68fa      	ldr	r2, [r7, #12]
 8005a10:	0010      	movs	r0, r2
 8005a12:	4798      	blx	r3
 8005a14:	0003      	movs	r3, r0
 8005a16:	0019      	movs	r1, r3
 8005a18:	2208      	movs	r2, #8
 8005a1a:	18bb      	adds	r3, r7, r2
 8005a1c:	18ba      	adds	r2, r7, r2
 8005a1e:	8812      	ldrh	r2, [r2, #0]
 8005a20:	188a      	adds	r2, r1, r2
 8005a22:	801a      	strh	r2, [r3, #0]
      break;
 8005a24:	e029      	b.n	8005a7a <u8g2_DrawGlyph+0xb0>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	0010      	movs	r0, r2
 8005a2e:	4798      	blx	r3
 8005a30:	0003      	movs	r3, r0
 8005a32:	0019      	movs	r1, r3
 8005a34:	220a      	movs	r2, #10
 8005a36:	18bb      	adds	r3, r7, r2
 8005a38:	18ba      	adds	r2, r7, r2
 8005a3a:	8812      	ldrh	r2, [r2, #0]
 8005a3c:	1a52      	subs	r2, r2, r1
 8005a3e:	801a      	strh	r2, [r3, #0]
      break;
 8005a40:	e01b      	b.n	8005a7a <u8g2_DrawGlyph+0xb0>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	0010      	movs	r0, r2
 8005a4a:	4798      	blx	r3
 8005a4c:	0003      	movs	r3, r0
 8005a4e:	0019      	movs	r1, r3
 8005a50:	2208      	movs	r2, #8
 8005a52:	18bb      	adds	r3, r7, r2
 8005a54:	18ba      	adds	r2, r7, r2
 8005a56:	8812      	ldrh	r2, [r2, #0]
 8005a58:	1a52      	subs	r2, r2, r1
 8005a5a:	801a      	strh	r2, [r3, #0]
      break;
 8005a5c:	e00d      	b.n	8005a7a <u8g2_DrawGlyph+0xb0>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a62:	68fa      	ldr	r2, [r7, #12]
 8005a64:	0010      	movs	r0, r2
 8005a66:	4798      	blx	r3
 8005a68:	0003      	movs	r3, r0
 8005a6a:	0019      	movs	r1, r3
 8005a6c:	220a      	movs	r2, #10
 8005a6e:	18bb      	adds	r3, r7, r2
 8005a70:	18ba      	adds	r2, r7, r2
 8005a72:	8812      	ldrh	r2, [r2, #0]
 8005a74:	188a      	adds	r2, r1, r2
 8005a76:	801a      	strh	r2, [r3, #0]
      break;
 8005a78:	46c0      	nop			@ (mov r8, r8)
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8005a7a:	1dbb      	adds	r3, r7, #6
 8005a7c:	881c      	ldrh	r4, [r3, #0]
 8005a7e:	2308      	movs	r3, #8
 8005a80:	18fb      	adds	r3, r7, r3
 8005a82:	881a      	ldrh	r2, [r3, #0]
 8005a84:	230a      	movs	r3, #10
 8005a86:	18fb      	adds	r3, r7, r3
 8005a88:	8819      	ldrh	r1, [r3, #0]
 8005a8a:	68f8      	ldr	r0, [r7, #12]
 8005a8c:	0023      	movs	r3, r4
 8005a8e:	f7ff ff1c 	bl	80058ca <u8g2_font_draw_glyph>
 8005a92:	0003      	movs	r3, r0
}
 8005a94:	0018      	movs	r0, r3
 8005a96:	46bd      	mov	sp, r7
 8005a98:	b005      	add	sp, #20
 8005a9a:	bd90      	pop	{r4, r7, pc}

08005a9c <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8005a9c:	b5b0      	push	{r4, r5, r7, lr}
 8005a9e:	b086      	sub	sp, #24
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	0008      	movs	r0, r1
 8005aa6:	0011      	movs	r1, r2
 8005aa8:	607b      	str	r3, [r7, #4]
 8005aaa:	230a      	movs	r3, #10
 8005aac:	18fb      	adds	r3, r7, r3
 8005aae:	1c02      	adds	r2, r0, #0
 8005ab0:	801a      	strh	r2, [r3, #0]
 8005ab2:	2308      	movs	r3, #8
 8005ab4:	18fb      	adds	r3, r7, r3
 8005ab6:	1c0a      	adds	r2, r1, #0
 8005ab8:	801a      	strh	r2, [r3, #0]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	0018      	movs	r0, r3
 8005abe:	f000 ffc8 	bl	8006a52 <u8x8_utf8_init>
  sum = 0;
 8005ac2:	2316      	movs	r3, #22
 8005ac4:	18fb      	adds	r3, r7, r3
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	801a      	strh	r2, [r3, #0]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	7811      	ldrb	r1, [r2, #0]
 8005ad2:	2514      	movs	r5, #20
 8005ad4:	197c      	adds	r4, r7, r5
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	0010      	movs	r0, r2
 8005ada:	4798      	blx	r3
 8005adc:	0003      	movs	r3, r0
 8005ade:	8023      	strh	r3, [r4, #0]
    if ( e == 0x0ffff )
 8005ae0:	0029      	movs	r1, r5
 8005ae2:	187b      	adds	r3, r7, r1
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	4a31      	ldr	r2, [pc, #196]	@ (8005bac <u8g2_draw_string+0x110>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d057      	beq.n	8005b9c <u8g2_draw_string+0x100>
      break;
    str++;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	3301      	adds	r3, #1
 8005af0:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8005af2:	187b      	adds	r3, r7, r1
 8005af4:	881b      	ldrh	r3, [r3, #0]
 8005af6:	4a2e      	ldr	r2, [pc, #184]	@ (8005bb0 <u8g2_draw_string+0x114>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d0e6      	beq.n	8005aca <u8g2_draw_string+0x2e>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8005afc:	2312      	movs	r3, #18
 8005afe:	18fc      	adds	r4, r7, r3
 8005b00:	187b      	adds	r3, r7, r1
 8005b02:	881d      	ldrh	r5, [r3, #0]
 8005b04:	2308      	movs	r3, #8
 8005b06:	18fb      	adds	r3, r7, r3
 8005b08:	881a      	ldrh	r2, [r3, #0]
 8005b0a:	230a      	movs	r3, #10
 8005b0c:	18fb      	adds	r3, r7, r3
 8005b0e:	8819      	ldrh	r1, [r3, #0]
 8005b10:	68f8      	ldr	r0, [r7, #12]
 8005b12:	002b      	movs	r3, r5
 8005b14:	f7ff ff59 	bl	80059ca <u8g2_DrawGlyph>
 8005b18:	0003      	movs	r3, r0
 8005b1a:	8023      	strh	r3, [r4, #0]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2270      	movs	r2, #112	@ 0x70
 8005b20:	5c9b      	ldrb	r3, [r3, r2]
 8005b22:	2b03      	cmp	r3, #3
 8005b24:	d026      	beq.n	8005b74 <u8g2_draw_string+0xd8>
 8005b26:	dc2f      	bgt.n	8005b88 <u8g2_draw_string+0xec>
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d019      	beq.n	8005b60 <u8g2_draw_string+0xc4>
 8005b2c:	dc2c      	bgt.n	8005b88 <u8g2_draw_string+0xec>
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d002      	beq.n	8005b38 <u8g2_draw_string+0x9c>
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d00a      	beq.n	8005b4c <u8g2_draw_string+0xb0>
 8005b36:	e027      	b.n	8005b88 <u8g2_draw_string+0xec>
      {
	case 0:
	  x += delta;
 8005b38:	220a      	movs	r2, #10
 8005b3a:	18bb      	adds	r3, r7, r2
 8005b3c:	18b9      	adds	r1, r7, r2
 8005b3e:	2212      	movs	r2, #18
 8005b40:	18ba      	adds	r2, r7, r2
 8005b42:	8809      	ldrh	r1, [r1, #0]
 8005b44:	8812      	ldrh	r2, [r2, #0]
 8005b46:	188a      	adds	r2, r1, r2
 8005b48:	801a      	strh	r2, [r3, #0]
	  break;
 8005b4a:	e01d      	b.n	8005b88 <u8g2_draw_string+0xec>
	case 1:
	  y += delta;
 8005b4c:	2208      	movs	r2, #8
 8005b4e:	18bb      	adds	r3, r7, r2
 8005b50:	18b9      	adds	r1, r7, r2
 8005b52:	2212      	movs	r2, #18
 8005b54:	18ba      	adds	r2, r7, r2
 8005b56:	8809      	ldrh	r1, [r1, #0]
 8005b58:	8812      	ldrh	r2, [r2, #0]
 8005b5a:	188a      	adds	r2, r1, r2
 8005b5c:	801a      	strh	r2, [r3, #0]
	  break;
 8005b5e:	e013      	b.n	8005b88 <u8g2_draw_string+0xec>
	case 2:
	  x -= delta;
 8005b60:	220a      	movs	r2, #10
 8005b62:	18bb      	adds	r3, r7, r2
 8005b64:	18b9      	adds	r1, r7, r2
 8005b66:	2212      	movs	r2, #18
 8005b68:	18ba      	adds	r2, r7, r2
 8005b6a:	8809      	ldrh	r1, [r1, #0]
 8005b6c:	8812      	ldrh	r2, [r2, #0]
 8005b6e:	1a8a      	subs	r2, r1, r2
 8005b70:	801a      	strh	r2, [r3, #0]
	  break;
 8005b72:	e009      	b.n	8005b88 <u8g2_draw_string+0xec>
	case 3:
	  y -= delta;
 8005b74:	2208      	movs	r2, #8
 8005b76:	18bb      	adds	r3, r7, r2
 8005b78:	18b9      	adds	r1, r7, r2
 8005b7a:	2212      	movs	r2, #18
 8005b7c:	18ba      	adds	r2, r7, r2
 8005b7e:	8809      	ldrh	r1, [r1, #0]
 8005b80:	8812      	ldrh	r2, [r2, #0]
 8005b82:	1a8a      	subs	r2, r1, r2
 8005b84:	801a      	strh	r2, [r3, #0]
	  break;
 8005b86:	46c0      	nop			@ (mov r8, r8)

#else
      x += delta;
#endif

      sum += delta;    
 8005b88:	2216      	movs	r2, #22
 8005b8a:	18bb      	adds	r3, r7, r2
 8005b8c:	18b9      	adds	r1, r7, r2
 8005b8e:	2212      	movs	r2, #18
 8005b90:	18ba      	adds	r2, r7, r2
 8005b92:	8809      	ldrh	r1, [r1, #0]
 8005b94:	8812      	ldrh	r2, [r2, #0]
 8005b96:	188a      	adds	r2, r1, r2
 8005b98:	801a      	strh	r2, [r3, #0]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8005b9a:	e796      	b.n	8005aca <u8g2_draw_string+0x2e>
      break;
 8005b9c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sum;
 8005b9e:	2316      	movs	r3, #22
 8005ba0:	18fb      	adds	r3, r7, r3
 8005ba2:	881b      	ldrh	r3, [r3, #0]
}
 8005ba4:	0018      	movs	r0, r3
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	b006      	add	sp, #24
 8005baa:	bdb0      	pop	{r4, r5, r7, pc}
 8005bac:	0000ffff 	.word	0x0000ffff
 8005bb0:	0000fffe 	.word	0x0000fffe

08005bb4 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8005bb4:	b5b0      	push	{r4, r5, r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	0008      	movs	r0, r1
 8005bbe:	0011      	movs	r1, r2
 8005bc0:	607b      	str	r3, [r7, #4]
 8005bc2:	250a      	movs	r5, #10
 8005bc4:	197b      	adds	r3, r7, r5
 8005bc6:	1c02      	adds	r2, r0, #0
 8005bc8:	801a      	strh	r2, [r3, #0]
 8005bca:	2008      	movs	r0, #8
 8005bcc:	183b      	adds	r3, r7, r0
 8005bce:	1c0a      	adds	r2, r1, #0
 8005bd0:	801a      	strh	r2, [r3, #0]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	4a07      	ldr	r2, [pc, #28]	@ (8005bf4 <u8g2_DrawStr+0x40>)
 8005bd6:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8005bd8:	687c      	ldr	r4, [r7, #4]
 8005bda:	183b      	adds	r3, r7, r0
 8005bdc:	881a      	ldrh	r2, [r3, #0]
 8005bde:	197b      	adds	r3, r7, r5
 8005be0:	8819      	ldrh	r1, [r3, #0]
 8005be2:	68f8      	ldr	r0, [r7, #12]
 8005be4:	0023      	movs	r3, r4
 8005be6:	f7ff ff59 	bl	8005a9c <u8g2_draw_string>
 8005bea:	0003      	movs	r3, r0
}
 8005bec:	0018      	movs	r0, r3
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	b004      	add	sp, #16
 8005bf2:	bdb0      	pop	{r4, r5, r7, pc}
 8005bf4:	08006a6d 	.word	0x08006a6d

08005bf8 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d05d      	beq.n	8005cc4 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2281      	movs	r2, #129	@ 0x81
 8005c0c:	5699      	ldrsb	r1, [r3, r2]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	228e      	movs	r2, #142	@ 0x8e
 8005c12:	5499      	strb	r1, [r3, r2]
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2282      	movs	r2, #130	@ 0x82
 8005c18:	5699      	ldrsb	r1, [r3, r2]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	228f      	movs	r2, #143	@ 0x8f
 8005c1e:	5499      	strb	r1, [r3, r2]
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	228d      	movs	r2, #141	@ 0x8d
 8005c24:	5c9b      	ldrb	r3, [r3, r2]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d04d      	beq.n	8005cc6 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	228d      	movs	r2, #141	@ 0x8d
 8005c2e:	5c9b      	ldrb	r3, [r3, r2]
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d11c      	bne.n	8005c6e <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	228e      	movs	r2, #142	@ 0x8e
 8005c38:	569a      	ldrsb	r2, [r3, r2]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2183      	movs	r1, #131	@ 0x83
 8005c3e:	565b      	ldrsb	r3, [r3, r1]
 8005c40:	429a      	cmp	r2, r3
 8005c42:	da05      	bge.n	8005c50 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2283      	movs	r2, #131	@ 0x83
 8005c48:	5699      	ldrsb	r1, [r3, r2]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	228e      	movs	r2, #142	@ 0x8e
 8005c4e:	5499      	strb	r1, [r3, r2]
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	228f      	movs	r2, #143	@ 0x8f
 8005c54:	569a      	ldrsb	r2, [r3, r2]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2184      	movs	r1, #132	@ 0x84
 8005c5a:	565b      	ldrsb	r3, [r3, r1]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	dd32      	ble.n	8005cc6 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2284      	movs	r2, #132	@ 0x84
 8005c64:	5699      	ldrsb	r1, [r3, r2]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	228f      	movs	r2, #143	@ 0x8f
 8005c6a:	5499      	strb	r1, [r3, r2]
 8005c6c:	e02b      	b.n	8005cc6 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	228e      	movs	r2, #142	@ 0x8e
 8005c72:	569b      	ldrsb	r3, [r3, r2]
 8005c74:	0019      	movs	r1, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	227e      	movs	r2, #126	@ 0x7e
 8005c7a:	569b      	ldrsb	r3, [r3, r2]
 8005c7c:	0018      	movs	r0, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2280      	movs	r2, #128	@ 0x80
 8005c82:	569b      	ldrsb	r3, [r3, r2]
 8005c84:	18c3      	adds	r3, r0, r3
 8005c86:	4299      	cmp	r1, r3
 8005c88:	da0d      	bge.n	8005ca6 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	227e      	movs	r2, #126	@ 0x7e
 8005c8e:	569b      	ldrsb	r3, [r3, r2]
 8005c90:	b2da      	uxtb	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2180      	movs	r1, #128	@ 0x80
 8005c96:	565b      	ldrsb	r3, [r3, r1]
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	18d3      	adds	r3, r2, r3
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	b259      	sxtb	r1, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	228e      	movs	r2, #142	@ 0x8e
 8005ca4:	5499      	strb	r1, [r3, r2]
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	228f      	movs	r2, #143	@ 0x8f
 8005caa:	569a      	ldrsb	r2, [r3, r2]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2180      	movs	r1, #128	@ 0x80
 8005cb0:	565b      	ldrsb	r3, [r3, r1]
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	dd07      	ble.n	8005cc6 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2280      	movs	r2, #128	@ 0x80
 8005cba:	5699      	ldrsb	r1, [r3, r2]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	228f      	movs	r2, #143	@ 0x8f
 8005cc0:	5499      	strb	r1, [r3, r2]
 8005cc2:	e000      	b.n	8005cc6 <u8g2_UpdateRefHeight+0xce>
    return;
 8005cc4:	46c0      	nop			@ (mov r8, r8)
  }  
}
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	b002      	add	sp, #8
 8005cca:	bd80      	pop	{r7, pc}

08005ccc <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b082      	sub	sp, #8
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  return 0;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	0018      	movs	r0, r3
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	b002      	add	sp, #8
 8005cdc:	bd80      	pop	{r7, pc}
	...

08005ce0 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a03      	ldr	r2, [pc, #12]	@ (8005cf8 <u8g2_SetFontPosBaseline+0x18>)
 8005cec:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005cee:	46c0      	nop			@ (mov r8, r8)
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	b002      	add	sp, #8
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	46c0      	nop			@ (mov r8, r8)
 8005cf8:	08005ccd 	.word	0x08005ccd

08005cfc <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b082      	sub	sp, #8
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d0a:	683a      	ldr	r2, [r7, #0]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d00d      	beq.n	8005d2c <u8g2_SetFont+0x30>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	3374      	adds	r3, #116	@ 0x74
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	0011      	movs	r1, r2
 8005d1e:	0018      	movs	r0, r3
 8005d20:	f7ff f8c9 	bl	8004eb6 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	0018      	movs	r0, r3
 8005d28:	f7ff ff66 	bl	8005bf8 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8005d2c:	46c0      	nop			@ (mov r8, r8)
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	b002      	add	sp, #8
 8005d32:	bd80      	pop	{r7, pc}

08005d34 <u8g2_string_width>:


/* string calculation is stilll not 100% perfect as it addes the initial string offset to the overall size */
static u8g2_uint_t u8g2_string_width(u8g2_t *u8g2, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_string_width(u8g2_t *u8g2, const char *str)
{
 8005d34:	b5b0      	push	{r4, r5, r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
  uint16_t e;
  u8g2_uint_t  w, dx;
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
  int8_t initial_x_offset = -64;
 8005d3e:	230b      	movs	r3, #11
 8005d40:	18fb      	adds	r3, r7, r3
 8005d42:	22c0      	movs	r2, #192	@ 0xc0
 8005d44:	701a      	strb	r2, [r3, #0]
#endif 
  
  u8g2->font_decode.glyph_width = 0;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	226a      	movs	r2, #106	@ 0x6a
 8005d4a:	2100      	movs	r1, #0
 8005d4c:	5499      	strb	r1, [r3, r2]
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	0018      	movs	r0, r3
 8005d52:	f000 fe7e 	bl	8006a52 <u8x8_utf8_init>
  
  /* reset the total width to zero, this will be expanded during calculation */
  w = 0;
 8005d56:	230e      	movs	r3, #14
 8005d58:	18fb      	adds	r3, r7, r3
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	801a      	strh	r2, [r3, #0]
  dx = 0;
 8005d5e:	230c      	movs	r3, #12
 8005d60:	18fb      	adds	r3, r7, r3
 8005d62:	2200      	movs	r2, #0
 8005d64:	801a      	strh	r2, [r3, #0]

  // printf("str=<%s>\n", str);
	
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	683a      	ldr	r2, [r7, #0]
 8005d6c:	7811      	ldrb	r1, [r2, #0]
 8005d6e:	2508      	movs	r5, #8
 8005d70:	197c      	adds	r4, r7, r5
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	0010      	movs	r0, r2
 8005d76:	4798      	blx	r3
 8005d78:	0003      	movs	r3, r0
 8005d7a:	8023      	strh	r3, [r4, #0]
    if ( e == 0x0ffff )
 8005d7c:	0029      	movs	r1, r5
 8005d7e:	187b      	adds	r3, r7, r1
 8005d80:	881b      	ldrh	r3, [r3, #0]
 8005d82:	4a31      	ldr	r2, [pc, #196]	@ (8005e48 <u8g2_string_width+0x114>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d028      	beq.n	8005dda <u8g2_string_width+0xa6>
      break;
    str++;
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	603b      	str	r3, [r7, #0]
    if ( e != 0x0fffe )
 8005d8e:	187b      	adds	r3, r7, r1
 8005d90:	881b      	ldrh	r3, [r3, #0]
 8005d92:	4a2e      	ldr	r2, [pc, #184]	@ (8005e4c <u8g2_string_width+0x118>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d0e6      	beq.n	8005d66 <u8g2_string_width+0x32>
    {
      dx = u8g2_GetGlyphWidth(u8g2, e);		/* delta x value of the glyph, side effect: updates u8g2->glyph_x_offset */
 8005d98:	187b      	adds	r3, r7, r1
 8005d9a:	881a      	ldrh	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	0011      	movs	r1, r2
 8005da0:	0018      	movs	r0, r3
 8005da2:	f7ff fdcf 	bl	8005944 <u8g2_GetGlyphWidth>
 8005da6:	0003      	movs	r3, r0
 8005da8:	001a      	movs	r2, r3
 8005daa:	230c      	movs	r3, #12
 8005dac:	18fb      	adds	r3, r7, r3
 8005dae:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
      if ( initial_x_offset == -64 )
 8005db0:	220b      	movs	r2, #11
 8005db2:	18bb      	adds	r3, r7, r2
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	b25b      	sxtb	r3, r3
 8005db8:	3340      	adds	r3, #64	@ 0x40
 8005dba:	d104      	bne.n	8005dc6 <u8g2_string_width+0x92>
        initial_x_offset = u8g2->glyph_x_offset;
 8005dbc:	18bb      	adds	r3, r7, r2
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	2190      	movs	r1, #144	@ 0x90
 8005dc2:	5c52      	ldrb	r2, [r2, r1]
 8005dc4:	701a      	strb	r2, [r3, #0]
#endif 
      //printf("'%c' x=%d dx=%d w=%d io=%d ", e, u8g2->glyph_x_offset, dx, u8g2->font_decode.glyph_width, initial_x_offset);
      w += dx;
 8005dc6:	220e      	movs	r2, #14
 8005dc8:	18bb      	adds	r3, r7, r2
 8005dca:	18b9      	adds	r1, r7, r2
 8005dcc:	220c      	movs	r2, #12
 8005dce:	18ba      	adds	r2, r7, r2
 8005dd0:	8809      	ldrh	r1, [r1, #0]
 8005dd2:	8812      	ldrh	r2, [r2, #0]
 8005dd4:	188a      	adds	r2, r1, r2
 8005dd6:	801a      	strh	r2, [r3, #0]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8005dd8:	e7c5      	b.n	8005d66 <u8g2_string_width+0x32>
      break;
 8005dda:	46c0      	nop			@ (mov r8, r8)
    }
  }
  //printf("\n");
  
  /* adjust the last glyph, check for issue #16: do not adjust if width is 0 */
  if ( u8g2->font_decode.glyph_width != 0 )
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	226a      	movs	r2, #106	@ 0x6a
 8005de0:	569b      	ldrsb	r3, [r3, r2]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d029      	beq.n	8005e3a <u8g2_string_width+0x106>
  {
    //printf("string width adjust dx=%d glyph_width=%d x-offset=%d\n", dx, u8g2->font_decode.glyph_width, u8g2->glyph_x_offset);
    w -= dx;
 8005de6:	200e      	movs	r0, #14
 8005de8:	183b      	adds	r3, r7, r0
 8005dea:	1839      	adds	r1, r7, r0
 8005dec:	220c      	movs	r2, #12
 8005dee:	18ba      	adds	r2, r7, r2
 8005df0:	8809      	ldrh	r1, [r1, #0]
 8005df2:	8812      	ldrh	r2, [r2, #0]
 8005df4:	1a8a      	subs	r2, r1, r2
 8005df6:	801a      	strh	r2, [r3, #0]
    w += u8g2->font_decode.glyph_width;  /* the real pixel width of the glyph, sideeffect of GetGlyphWidth */
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	226a      	movs	r2, #106	@ 0x6a
 8005dfc:	569b      	ldrsb	r3, [r3, r2]
 8005dfe:	b299      	uxth	r1, r3
 8005e00:	183b      	adds	r3, r7, r0
 8005e02:	183a      	adds	r2, r7, r0
 8005e04:	8812      	ldrh	r2, [r2, #0]
 8005e06:	188a      	adds	r2, r1, r2
 8005e08:	801a      	strh	r2, [r3, #0]
    /* issue #46: we have to add the x offset also */
    w += u8g2->glyph_x_offset;	/* this value is set as a side effect of u8g2_GetGlyphWidth() */
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2290      	movs	r2, #144	@ 0x90
 8005e0e:	569b      	ldrsb	r3, [r3, r2]
 8005e10:	b299      	uxth	r1, r3
 8005e12:	183b      	adds	r3, r7, r0
 8005e14:	183a      	adds	r2, r7, r0
 8005e16:	8812      	ldrh	r2, [r2, #0]
 8005e18:	188a      	adds	r2, r1, r2
 8005e1a:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
    /* https://github.com/olikraus/u8g2/issues/1561 */
    if ( initial_x_offset > 0 )
 8005e1c:	220b      	movs	r2, #11
 8005e1e:	18bb      	adds	r3, r7, r2
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	b25b      	sxtb	r3, r3
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	dd08      	ble.n	8005e3a <u8g2_string_width+0x106>
      w+=initial_x_offset;
 8005e28:	18bb      	adds	r3, r7, r2
 8005e2a:	781b      	ldrb	r3, [r3, #0]
 8005e2c:	b25b      	sxtb	r3, r3
 8005e2e:	b299      	uxth	r1, r3
 8005e30:	183b      	adds	r3, r7, r0
 8005e32:	183a      	adds	r2, r7, r0
 8005e34:	8812      	ldrh	r2, [r2, #0]
 8005e36:	188a      	adds	r2, r1, r2
 8005e38:	801a      	strh	r2, [r3, #0]
#endif 
  }
  // printf("w=%d \n", w);
  
  return w;  
 8005e3a:	230e      	movs	r3, #14
 8005e3c:	18fb      	adds	r3, r7, r3
 8005e3e:	881b      	ldrh	r3, [r3, #0]
}
 8005e40:	0018      	movs	r0, r3
 8005e42:	46bd      	mov	sp, r7
 8005e44:	b004      	add	sp, #16
 8005e46:	bdb0      	pop	{r4, r5, r7, pc}
 8005e48:	0000ffff 	.word	0x0000ffff
 8005e4c:	0000fffe 	.word	0x0000fffe

08005e50 <u8g2_GetStrWidth>:




u8g2_uint_t u8g2_GetStrWidth(u8g2_t *u8g2, const char *s)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b082      	sub	sp, #8
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a06      	ldr	r2, [pc, #24]	@ (8005e78 <u8g2_GetStrWidth+0x28>)
 8005e5e:	605a      	str	r2, [r3, #4]
  return u8g2_string_width(u8g2, s);
 8005e60:	683a      	ldr	r2, [r7, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	0011      	movs	r1, r2
 8005e66:	0018      	movs	r0, r3
 8005e68:	f7ff ff64 	bl	8005d34 <u8g2_string_width>
 8005e6c:	0003      	movs	r3, r0
}
 8005e6e:	0018      	movs	r0, r3
 8005e70:	46bd      	mov	sp, r7
 8005e72:	b002      	add	sp, #8
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	46c0      	nop			@ (mov r8, r8)
 8005e78:	08006a6d 	.word	0x08006a6d

08005e7c <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8005e7c:	b590      	push	{r4, r7, lr}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	60b9      	str	r1, [r7, #8]
 8005e86:	0019      	movs	r1, r3
 8005e88:	1dbb      	adds	r3, r7, #6
 8005e8a:	801a      	strh	r2, [r3, #0]
 8005e8c:	1d3b      	adds	r3, r7, #4
 8005e8e:	1c0a      	adds	r2, r1, #0
 8005e90:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t a = *ap;
 8005e92:	2416      	movs	r4, #22
 8005e94:	193b      	adds	r3, r7, r4
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	8812      	ldrh	r2, [r2, #0]
 8005e9a:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t b;
  b  = a;
 8005e9c:	2014      	movs	r0, #20
 8005e9e:	183b      	adds	r3, r7, r0
 8005ea0:	193a      	adds	r2, r7, r4
 8005ea2:	8812      	ldrh	r2, [r2, #0]
 8005ea4:	801a      	strh	r2, [r3, #0]
  b += *len;
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	8819      	ldrh	r1, [r3, #0]
 8005eaa:	183b      	adds	r3, r7, r0
 8005eac:	183a      	adds	r2, r7, r0
 8005eae:	8812      	ldrh	r2, [r2, #0]
 8005eb0:	188a      	adds	r2, r1, r2
 8005eb2:	801a      	strh	r2, [r3, #0]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8005eb4:	193a      	adds	r2, r7, r4
 8005eb6:	0001      	movs	r1, r0
 8005eb8:	187b      	adds	r3, r7, r1
 8005eba:	8812      	ldrh	r2, [r2, #0]
 8005ebc:	881b      	ldrh	r3, [r3, #0]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d914      	bls.n	8005eec <u8g2_clip_intersection2+0x70>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8005ec2:	193a      	adds	r2, r7, r4
 8005ec4:	1d3b      	adds	r3, r7, #4
 8005ec6:	8812      	ldrh	r2, [r2, #0]
 8005ec8:	881b      	ldrh	r3, [r3, #0]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d209      	bcs.n	8005ee2 <u8g2_clip_intersection2+0x66>
    {
      b = d;
 8005ece:	187b      	adds	r3, r7, r1
 8005ed0:	1d3a      	adds	r2, r7, #4
 8005ed2:	8812      	ldrh	r2, [r2, #0]
 8005ed4:	801a      	strh	r2, [r3, #0]
      b--;
 8005ed6:	187b      	adds	r3, r7, r1
 8005ed8:	881a      	ldrh	r2, [r3, #0]
 8005eda:	187b      	adds	r3, r7, r1
 8005edc:	3a01      	subs	r2, #1
 8005ede:	801a      	strh	r2, [r3, #0]
 8005ee0:	e004      	b.n	8005eec <u8g2_clip_intersection2+0x70>
    }
    else
    {
      a = c;
 8005ee2:	2316      	movs	r3, #22
 8005ee4:	18fb      	adds	r3, r7, r3
 8005ee6:	1dba      	adds	r2, r7, #6
 8005ee8:	8812      	ldrh	r2, [r2, #0]
 8005eea:	801a      	strh	r2, [r3, #0]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8005eec:	2316      	movs	r3, #22
 8005eee:	18fa      	adds	r2, r7, r3
 8005ef0:	1d3b      	adds	r3, r7, #4
 8005ef2:	8812      	ldrh	r2, [r2, #0]
 8005ef4:	881b      	ldrh	r3, [r3, #0]
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d301      	bcc.n	8005efe <u8g2_clip_intersection2+0x82>
    return 0;
 8005efa:	2300      	movs	r3, #0
 8005efc:	e030      	b.n	8005f60 <u8g2_clip_intersection2+0xe4>
  if ( b <= c )
 8005efe:	2314      	movs	r3, #20
 8005f00:	18fa      	adds	r2, r7, r3
 8005f02:	1dbb      	adds	r3, r7, #6
 8005f04:	8812      	ldrh	r2, [r2, #0]
 8005f06:	881b      	ldrh	r3, [r3, #0]
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d801      	bhi.n	8005f10 <u8g2_clip_intersection2+0x94>
    return 0;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	e027      	b.n	8005f60 <u8g2_clip_intersection2+0xe4>
  if ( a < c )		
 8005f10:	2116      	movs	r1, #22
 8005f12:	187a      	adds	r2, r7, r1
 8005f14:	1dbb      	adds	r3, r7, #6
 8005f16:	8812      	ldrh	r2, [r2, #0]
 8005f18:	881b      	ldrh	r3, [r3, #0]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d203      	bcs.n	8005f26 <u8g2_clip_intersection2+0xaa>
    a = c;
 8005f1e:	187b      	adds	r3, r7, r1
 8005f20:	1dba      	adds	r2, r7, #6
 8005f22:	8812      	ldrh	r2, [r2, #0]
 8005f24:	801a      	strh	r2, [r3, #0]
  if ( b > d )
 8005f26:	2114      	movs	r1, #20
 8005f28:	187a      	adds	r2, r7, r1
 8005f2a:	1d3b      	adds	r3, r7, #4
 8005f2c:	8812      	ldrh	r2, [r2, #0]
 8005f2e:	881b      	ldrh	r3, [r3, #0]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d903      	bls.n	8005f3c <u8g2_clip_intersection2+0xc0>
    b = d;
 8005f34:	187b      	adds	r3, r7, r1
 8005f36:	1d3a      	adds	r2, r7, #4
 8005f38:	8812      	ldrh	r2, [r2, #0]
 8005f3a:	801a      	strh	r2, [r3, #0]
  
  *ap = a;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2416      	movs	r4, #22
 8005f40:	193a      	adds	r2, r7, r4
 8005f42:	8812      	ldrh	r2, [r2, #0]
 8005f44:	801a      	strh	r2, [r3, #0]
  b -= a;
 8005f46:	2014      	movs	r0, #20
 8005f48:	183b      	adds	r3, r7, r0
 8005f4a:	1839      	adds	r1, r7, r0
 8005f4c:	193a      	adds	r2, r7, r4
 8005f4e:	8809      	ldrh	r1, [r1, #0]
 8005f50:	8812      	ldrh	r2, [r2, #0]
 8005f52:	1a8a      	subs	r2, r1, r2
 8005f54:	801a      	strh	r2, [r3, #0]
  *len = b;
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	183a      	adds	r2, r7, r0
 8005f5a:	8812      	ldrh	r2, [r2, #0]
 8005f5c:	801a      	strh	r2, [r3, #0]
  return 1;
 8005f5e:	2301      	movs	r3, #1
}
 8005f60:	0018      	movs	r0, r3
 8005f62:	46bd      	mov	sp, r7
 8005f64:	b007      	add	sp, #28
 8005f66:	bd90      	pop	{r4, r7, pc}

08005f68 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8005f68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f6a:	b087      	sub	sp, #28
 8005f6c:	af02      	add	r7, sp, #8
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	000c      	movs	r4, r1
 8005f72:	0010      	movs	r0, r2
 8005f74:	0019      	movs	r1, r3
 8005f76:	260a      	movs	r6, #10
 8005f78:	19bb      	adds	r3, r7, r6
 8005f7a:	1c22      	adds	r2, r4, #0
 8005f7c:	801a      	strh	r2, [r3, #0]
 8005f7e:	2408      	movs	r4, #8
 8005f80:	193b      	adds	r3, r7, r4
 8005f82:	1c02      	adds	r2, r0, #0
 8005f84:	801a      	strh	r2, [r3, #0]
 8005f86:	1dbb      	adds	r3, r7, #6
 8005f88:	1c0a      	adds	r2, r1, #0
 8005f8a:	801a      	strh	r2, [r3, #0]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8005f90:	0020      	movs	r0, r4
 8005f92:	183b      	adds	r3, r7, r0
 8005f94:	1839      	adds	r1, r7, r0
 8005f96:	8809      	ldrh	r1, [r1, #0]
 8005f98:	1a8a      	subs	r2, r1, r2
 8005f9a:	801a      	strh	r2, [r3, #0]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8005fa0:	1dbb      	adds	r3, r7, #6
 8005fa2:	881d      	ldrh	r5, [r3, #0]
 8005fa4:	183b      	adds	r3, r7, r0
 8005fa6:	881a      	ldrh	r2, [r3, #0]
 8005fa8:	19bb      	adds	r3, r7, r6
 8005faa:	8819      	ldrh	r1, [r3, #0]
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	2320      	movs	r3, #32
 8005fb0:	2608      	movs	r6, #8
 8005fb2:	199b      	adds	r3, r3, r6
 8005fb4:	19db      	adds	r3, r3, r7
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	9300      	str	r3, [sp, #0]
 8005fba:	002b      	movs	r3, r5
 8005fbc:	47a0      	blx	r4
}
 8005fbe:	46c0      	nop			@ (mov r8, r8)
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	b005      	add	sp, #20
 8005fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005fc6 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8005fc6:	b5b0      	push	{r4, r5, r7, lr}
 8005fc8:	b086      	sub	sp, #24
 8005fca:	af02      	add	r7, sp, #8
 8005fcc:	60f8      	str	r0, [r7, #12]
 8005fce:	000c      	movs	r4, r1
 8005fd0:	0010      	movs	r0, r2
 8005fd2:	0019      	movs	r1, r3
 8005fd4:	250a      	movs	r5, #10
 8005fd6:	197b      	adds	r3, r7, r5
 8005fd8:	1c22      	adds	r2, r4, #0
 8005fda:	801a      	strh	r2, [r3, #0]
 8005fdc:	2308      	movs	r3, #8
 8005fde:	18fb      	adds	r3, r7, r3
 8005fe0:	1c02      	adds	r2, r0, #0
 8005fe2:	801a      	strh	r2, [r3, #0]
 8005fe4:	1dbb      	adds	r3, r7, #6
 8005fe6:	1c0a      	adds	r2, r1, #0
 8005fe8:	801a      	strh	r2, [r3, #0]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	228c      	movs	r2, #140	@ 0x8c
 8005fee:	5c9b      	ldrb	r3, [r3, r2]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d100      	bne.n	8005ff6 <u8g2_DrawHVLine+0x30>
 8005ff4:	e090      	b.n	8006118 <u8g2_DrawHVLine+0x152>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8005ff6:	1dbb      	adds	r3, r7, #6
 8005ff8:	881b      	ldrh	r3, [r3, #0]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d100      	bne.n	8006000 <u8g2_DrawHVLine+0x3a>
 8005ffe:	e08b      	b.n	8006118 <u8g2_DrawHVLine+0x152>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8006000:	1dbb      	adds	r3, r7, #6
 8006002:	881b      	ldrh	r3, [r3, #0]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d927      	bls.n	8006058 <u8g2_DrawHVLine+0x92>
      {
	if ( dir == 2 )
 8006008:	2320      	movs	r3, #32
 800600a:	18fb      	adds	r3, r7, r3
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	2b02      	cmp	r3, #2
 8006010:	d10e      	bne.n	8006030 <u8g2_DrawHVLine+0x6a>
	{
	  x -= len;
 8006012:	197b      	adds	r3, r7, r5
 8006014:	881a      	ldrh	r2, [r3, #0]
 8006016:	1dbb      	adds	r3, r7, #6
 8006018:	881b      	ldrh	r3, [r3, #0]
 800601a:	1ad3      	subs	r3, r2, r3
 800601c:	b29a      	uxth	r2, r3
 800601e:	197b      	adds	r3, r7, r5
 8006020:	801a      	strh	r2, [r3, #0]
	  x++;
 8006022:	197b      	adds	r3, r7, r5
 8006024:	881b      	ldrh	r3, [r3, #0]
 8006026:	3301      	adds	r3, #1
 8006028:	b29a      	uxth	r2, r3
 800602a:	197b      	adds	r3, r7, r5
 800602c:	801a      	strh	r2, [r3, #0]
 800602e:	e013      	b.n	8006058 <u8g2_DrawHVLine+0x92>
	}
	else if ( dir == 3 )
 8006030:	2320      	movs	r3, #32
 8006032:	18fb      	adds	r3, r7, r3
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	2b03      	cmp	r3, #3
 8006038:	d10e      	bne.n	8006058 <u8g2_DrawHVLine+0x92>
	{
	  y -= len;
 800603a:	2108      	movs	r1, #8
 800603c:	187b      	adds	r3, r7, r1
 800603e:	881a      	ldrh	r2, [r3, #0]
 8006040:	1dbb      	adds	r3, r7, #6
 8006042:	881b      	ldrh	r3, [r3, #0]
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	b29a      	uxth	r2, r3
 8006048:	187b      	adds	r3, r7, r1
 800604a:	801a      	strh	r2, [r3, #0]
	  y++;
 800604c:	187b      	adds	r3, r7, r1
 800604e:	881b      	ldrh	r3, [r3, #0]
 8006050:	3301      	adds	r3, #1
 8006052:	b29a      	uxth	r2, r3
 8006054:	187b      	adds	r3, r7, r1
 8006056:	801a      	strh	r2, [r3, #0]
	}
      }
      dir &= 1;  
 8006058:	2020      	movs	r0, #32
 800605a:	183b      	adds	r3, r7, r0
 800605c:	183a      	adds	r2, r7, r0
 800605e:	7812      	ldrb	r2, [r2, #0]
 8006060:	2101      	movs	r1, #1
 8006062:	400a      	ands	r2, r1
 8006064:	701a      	strb	r2, [r3, #0]
      
      /* clip against the user window */
      if ( dir == 0 )
 8006066:	183b      	adds	r3, r7, r0
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d11c      	bne.n	80060a8 <u8g2_DrawHVLine+0xe2>
      {
	if ( y < u8g2->user_y0 )
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	224c      	movs	r2, #76	@ 0x4c
 8006072:	5a9a      	ldrh	r2, [r3, r2]
 8006074:	2108      	movs	r1, #8
 8006076:	187b      	adds	r3, r7, r1
 8006078:	881b      	ldrh	r3, [r3, #0]
 800607a:	429a      	cmp	r2, r3
 800607c:	d843      	bhi.n	8006106 <u8g2_DrawHVLine+0x140>
	  return;
	if ( y >= u8g2->user_y1 )
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	224e      	movs	r2, #78	@ 0x4e
 8006082:	5a9a      	ldrh	r2, [r3, r2]
 8006084:	187b      	adds	r3, r7, r1
 8006086:	881b      	ldrh	r3, [r3, #0]
 8006088:	429a      	cmp	r2, r3
 800608a:	d93e      	bls.n	800610a <u8g2_DrawHVLine+0x144>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2248      	movs	r2, #72	@ 0x48
 8006090:	5a9a      	ldrh	r2, [r3, r2]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	214a      	movs	r1, #74	@ 0x4a
 8006096:	5a5b      	ldrh	r3, [r3, r1]
 8006098:	1db9      	adds	r1, r7, #6
 800609a:	200a      	movs	r0, #10
 800609c:	1838      	adds	r0, r7, r0
 800609e:	f7ff feed 	bl	8005e7c <u8g2_clip_intersection2>
 80060a2:	1e03      	subs	r3, r0, #0
 80060a4:	d11c      	bne.n	80060e0 <u8g2_DrawHVLine+0x11a>
	  return;
 80060a6:	e037      	b.n	8006118 <u8g2_DrawHVLine+0x152>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2248      	movs	r2, #72	@ 0x48
 80060ac:	5a9a      	ldrh	r2, [r3, r2]
 80060ae:	210a      	movs	r1, #10
 80060b0:	187b      	adds	r3, r7, r1
 80060b2:	881b      	ldrh	r3, [r3, #0]
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d82a      	bhi.n	800610e <u8g2_DrawHVLine+0x148>
	  return;
	if ( x >= u8g2->user_x1 )
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	224a      	movs	r2, #74	@ 0x4a
 80060bc:	5a9a      	ldrh	r2, [r3, r2]
 80060be:	187b      	adds	r3, r7, r1
 80060c0:	881b      	ldrh	r3, [r3, #0]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d925      	bls.n	8006112 <u8g2_DrawHVLine+0x14c>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	224c      	movs	r2, #76	@ 0x4c
 80060ca:	5a9a      	ldrh	r2, [r3, r2]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	214e      	movs	r1, #78	@ 0x4e
 80060d0:	5a5b      	ldrh	r3, [r3, r1]
 80060d2:	1db9      	adds	r1, r7, #6
 80060d4:	2008      	movs	r0, #8
 80060d6:	1838      	adds	r0, r7, r0
 80060d8:	f7ff fed0 	bl	8005e7c <u8g2_clip_intersection2>
 80060dc:	1e03      	subs	r3, r0, #0
 80060de:	d01a      	beq.n	8006116 <u8g2_DrawHVLine+0x150>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060e4:	689c      	ldr	r4, [r3, #8]
 80060e6:	230a      	movs	r3, #10
 80060e8:	18fb      	adds	r3, r7, r3
 80060ea:	8819      	ldrh	r1, [r3, #0]
 80060ec:	2308      	movs	r3, #8
 80060ee:	18fb      	adds	r3, r7, r3
 80060f0:	881a      	ldrh	r2, [r3, #0]
 80060f2:	1dbb      	adds	r3, r7, #6
 80060f4:	881d      	ldrh	r5, [r3, #0]
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	2320      	movs	r3, #32
 80060fa:	18fb      	adds	r3, r7, r3
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	9300      	str	r3, [sp, #0]
 8006100:	002b      	movs	r3, r5
 8006102:	47a0      	blx	r4
 8006104:	e008      	b.n	8006118 <u8g2_DrawHVLine+0x152>
	  return;
 8006106:	46c0      	nop			@ (mov r8, r8)
 8006108:	e006      	b.n	8006118 <u8g2_DrawHVLine+0x152>
	  return;
 800610a:	46c0      	nop			@ (mov r8, r8)
 800610c:	e004      	b.n	8006118 <u8g2_DrawHVLine+0x152>
	  return;
 800610e:	46c0      	nop			@ (mov r8, r8)
 8006110:	e002      	b.n	8006118 <u8g2_DrawHVLine+0x152>
	  return;
 8006112:	46c0      	nop			@ (mov r8, r8)
 8006114:	e000      	b.n	8006118 <u8g2_DrawHVLine+0x152>
	  return;
 8006116:	46c0      	nop			@ (mov r8, r8)
    }
}
 8006118:	46bd      	mov	sp, r7
 800611a:	b004      	add	sp, #16
 800611c:	bdb0      	pop	{r4, r5, r7, pc}

0800611e <u8g2_DrawHLine>:

void u8g2_DrawHLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 800611e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006120:	b087      	sub	sp, #28
 8006122:	af02      	add	r7, sp, #8
 8006124:	60f8      	str	r0, [r7, #12]
 8006126:	000c      	movs	r4, r1
 8006128:	0010      	movs	r0, r2
 800612a:	0019      	movs	r1, r3
 800612c:	250a      	movs	r5, #10
 800612e:	197b      	adds	r3, r7, r5
 8006130:	1c22      	adds	r2, r4, #0
 8006132:	801a      	strh	r2, [r3, #0]
 8006134:	2608      	movs	r6, #8
 8006136:	19bb      	adds	r3, r7, r6
 8006138:	1c02      	adds	r2, r0, #0
 800613a:	801a      	strh	r2, [r3, #0]
 800613c:	1dbb      	adds	r3, r7, #6
 800613e:	1c0a      	adds	r2, r1, #0
 8006140:	801a      	strh	r2, [r3, #0]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 0);
 8006142:	1dbb      	adds	r3, r7, #6
 8006144:	881c      	ldrh	r4, [r3, #0]
 8006146:	19bb      	adds	r3, r7, r6
 8006148:	881a      	ldrh	r2, [r3, #0]
 800614a:	197b      	adds	r3, r7, r5
 800614c:	8819      	ldrh	r1, [r3, #0]
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	2300      	movs	r3, #0
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	0023      	movs	r3, r4
 8006156:	f7ff ff36 	bl	8005fc6 <u8g2_DrawHVLine>
}
 800615a:	46c0      	nop			@ (mov r8, r8)
 800615c:	46bd      	mov	sp, r7
 800615e:	b005      	add	sp, #20
 8006160:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006162 <u8g2_DrawVLine>:

void u8g2_DrawVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 8006162:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006164:	b087      	sub	sp, #28
 8006166:	af02      	add	r7, sp, #8
 8006168:	60f8      	str	r0, [r7, #12]
 800616a:	000c      	movs	r4, r1
 800616c:	0010      	movs	r0, r2
 800616e:	0019      	movs	r1, r3
 8006170:	250a      	movs	r5, #10
 8006172:	197b      	adds	r3, r7, r5
 8006174:	1c22      	adds	r2, r4, #0
 8006176:	801a      	strh	r2, [r3, #0]
 8006178:	2608      	movs	r6, #8
 800617a:	19bb      	adds	r3, r7, r6
 800617c:	1c02      	adds	r2, r0, #0
 800617e:	801a      	strh	r2, [r3, #0]
 8006180:	1dbb      	adds	r3, r7, #6
 8006182:	1c0a      	adds	r2, r1, #0
 8006184:	801a      	strh	r2, [r3, #0]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+1, y+len) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
 8006186:	1dbb      	adds	r3, r7, #6
 8006188:	881c      	ldrh	r4, [r3, #0]
 800618a:	19bb      	adds	r3, r7, r6
 800618c:	881a      	ldrh	r2, [r3, #0]
 800618e:	197b      	adds	r3, r7, r5
 8006190:	8819      	ldrh	r1, [r3, #0]
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	2301      	movs	r3, #1
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	0023      	movs	r3, r4
 800619a:	f7ff ff14 	bl	8005fc6 <u8g2_DrawHVLine>
}
 800619e:	46c0      	nop			@ (mov r8, r8)
 80061a0:	46bd      	mov	sp, r7
 80061a2:	b005      	add	sp, #20
 80061a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080061a6 <u8g2_DrawPixel>:

void u8g2_DrawPixel(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b084      	sub	sp, #16
 80061aa:	af02      	add	r7, sp, #8
 80061ac:	6078      	str	r0, [r7, #4]
 80061ae:	0008      	movs	r0, r1
 80061b0:	0011      	movs	r1, r2
 80061b2:	1cbb      	adds	r3, r7, #2
 80061b4:	1c02      	adds	r2, r0, #0
 80061b6:	801a      	strh	r2, [r3, #0]
 80061b8:	003b      	movs	r3, r7
 80061ba:	1c0a      	adds	r2, r1, #0
 80061bc:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_WITH_INTERSECTION
  if ( y < u8g2->user_y0 )
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	224c      	movs	r2, #76	@ 0x4c
 80061c2:	5a9b      	ldrh	r3, [r3, r2]
 80061c4:	003a      	movs	r2, r7
 80061c6:	8812      	ldrh	r2, [r2, #0]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d31f      	bcc.n	800620c <u8g2_DrawPixel+0x66>
    return;
  if ( y >= u8g2->user_y1 )
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	224e      	movs	r2, #78	@ 0x4e
 80061d0:	5a9b      	ldrh	r3, [r3, r2]
 80061d2:	003a      	movs	r2, r7
 80061d4:	8812      	ldrh	r2, [r2, #0]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d21a      	bcs.n	8006210 <u8g2_DrawPixel+0x6a>
    return;
  if ( x < u8g2->user_x0 )
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2248      	movs	r2, #72	@ 0x48
 80061de:	5a9b      	ldrh	r3, [r3, r2]
 80061e0:	1cba      	adds	r2, r7, #2
 80061e2:	8812      	ldrh	r2, [r2, #0]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d315      	bcc.n	8006214 <u8g2_DrawPixel+0x6e>
    return;
  if ( x >= u8g2->user_x1 )
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	224a      	movs	r2, #74	@ 0x4a
 80061ec:	5a9b      	ldrh	r3, [r3, r2]
 80061ee:	1cba      	adds	r2, r7, #2
 80061f0:	8812      	ldrh	r2, [r2, #0]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d210      	bcs.n	8006218 <u8g2_DrawPixel+0x72>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 80061f6:	003b      	movs	r3, r7
 80061f8:	881a      	ldrh	r2, [r3, #0]
 80061fa:	1cbb      	adds	r3, r7, #2
 80061fc:	8819      	ldrh	r1, [r3, #0]
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	2300      	movs	r3, #0
 8006202:	9300      	str	r3, [sp, #0]
 8006204:	2301      	movs	r3, #1
 8006206:	f7ff fede 	bl	8005fc6 <u8g2_DrawHVLine>
 800620a:	e006      	b.n	800621a <u8g2_DrawPixel+0x74>
    return;
 800620c:	46c0      	nop			@ (mov r8, r8)
 800620e:	e004      	b.n	800621a <u8g2_DrawPixel+0x74>
    return;
 8006210:	46c0      	nop			@ (mov r8, r8)
 8006212:	e002      	b.n	800621a <u8g2_DrawPixel+0x74>
    return;
 8006214:	46c0      	nop			@ (mov r8, r8)
 8006216:	e000      	b.n	800621a <u8g2_DrawPixel+0x74>
    return;
 8006218:	46c0      	nop			@ (mov r8, r8)
}
 800621a:	46bd      	mov	sp, r7
 800621c:	b002      	add	sp, #8
 800621e:	bd80      	pop	{r7, pc}

08006220 <u8g2_SetDrawColor>:

  7 Jan 2017: Allow color value 2 for XOR operation.
  
*/
void u8g2_SetDrawColor(u8g2_t *u8g2, uint8_t color)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	000a      	movs	r2, r1
 800622a:	1cfb      	adds	r3, r7, #3
 800622c:	701a      	strb	r2, [r3, #0]
  u8g2->draw_color = color;	/* u8g2_SetDrawColor: just assign the argument */ 
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	1cfa      	adds	r2, r7, #3
 8006232:	2192      	movs	r1, #146	@ 0x92
 8006234:	7812      	ldrb	r2, [r2, #0]
 8006236:	545a      	strb	r2, [r3, r1]
  if ( color >= 3 )
 8006238:	1cfb      	adds	r3, r7, #3
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	2b02      	cmp	r3, #2
 800623e:	d903      	bls.n	8006248 <u8g2_SetDrawColor+0x28>
    u8g2->draw_color = 1;	/* u8g2_SetDrawColor: make color as one if arg is invalid */
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2292      	movs	r2, #146	@ 0x92
 8006244:	2101      	movs	r1, #1
 8006246:	5499      	strb	r1, [r3, r2]
}
 8006248:	46c0      	nop			@ (mov r8, r8)
 800624a:	46bd      	mov	sp, r7
 800624c:	b002      	add	sp, #8
 800624e:	bd80      	pop	{r7, pc}

08006250 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8006250:	b5b0      	push	{r4, r5, r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
 8006256:	0005      	movs	r5, r0
 8006258:	000c      	movs	r4, r1
 800625a:	0010      	movs	r0, r2
 800625c:	0019      	movs	r1, r3
 800625e:	1dbb      	adds	r3, r7, #6
 8006260:	1c2a      	adds	r2, r5, #0
 8006262:	801a      	strh	r2, [r3, #0]
 8006264:	1d3b      	adds	r3, r7, #4
 8006266:	1c22      	adds	r2, r4, #0
 8006268:	801a      	strh	r2, [r3, #0]
 800626a:	1cbb      	adds	r3, r7, #2
 800626c:	1c02      	adds	r2, r0, #0
 800626e:	801a      	strh	r2, [r3, #0]
 8006270:	003b      	movs	r3, r7
 8006272:	1c0a      	adds	r2, r1, #0
 8006274:	801a      	strh	r2, [r3, #0]
  if ( v0 < a1 )		// v0 <= a1
 8006276:	1cba      	adds	r2, r7, #2
 8006278:	1d3b      	adds	r3, r7, #4
 800627a:	8812      	ldrh	r2, [r2, #0]
 800627c:	881b      	ldrh	r3, [r3, #0]
 800627e:	429a      	cmp	r2, r3
 8006280:	d211      	bcs.n	80062a6 <u8g2_is_intersection_decision_tree+0x56>
  {
    if ( v1 > a0 )	// v1 >= a0
 8006282:	003a      	movs	r2, r7
 8006284:	1dbb      	adds	r3, r7, #6
 8006286:	8812      	ldrh	r2, [r2, #0]
 8006288:	881b      	ldrh	r3, [r3, #0]
 800628a:	429a      	cmp	r2, r3
 800628c:	d901      	bls.n	8006292 <u8g2_is_intersection_decision_tree+0x42>
    {
      return 1;
 800628e:	2301      	movs	r3, #1
 8006290:	e01a      	b.n	80062c8 <u8g2_is_intersection_decision_tree+0x78>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8006292:	1cba      	adds	r2, r7, #2
 8006294:	003b      	movs	r3, r7
 8006296:	8812      	ldrh	r2, [r2, #0]
 8006298:	881b      	ldrh	r3, [r3, #0]
 800629a:	429a      	cmp	r2, r3
 800629c:	d901      	bls.n	80062a2 <u8g2_is_intersection_decision_tree+0x52>
      {
	return 1;
 800629e:	2301      	movs	r3, #1
 80062a0:	e012      	b.n	80062c8 <u8g2_is_intersection_decision_tree+0x78>
      }
      else
      {
	return 0;
 80062a2:	2300      	movs	r3, #0
 80062a4:	e010      	b.n	80062c8 <u8g2_is_intersection_decision_tree+0x78>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 80062a6:	003a      	movs	r2, r7
 80062a8:	1dbb      	adds	r3, r7, #6
 80062aa:	8812      	ldrh	r2, [r2, #0]
 80062ac:	881b      	ldrh	r3, [r3, #0]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d909      	bls.n	80062c6 <u8g2_is_intersection_decision_tree+0x76>
    {
      if ( v0 > v1 )	// v0 > v1
 80062b2:	1cba      	adds	r2, r7, #2
 80062b4:	003b      	movs	r3, r7
 80062b6:	8812      	ldrh	r2, [r2, #0]
 80062b8:	881b      	ldrh	r3, [r3, #0]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d901      	bls.n	80062c2 <u8g2_is_intersection_decision_tree+0x72>
      {
	return 1;
 80062be:	2301      	movs	r3, #1
 80062c0:	e002      	b.n	80062c8 <u8g2_is_intersection_decision_tree+0x78>
      }
      else
      {
	return 0;
 80062c2:	2300      	movs	r3, #0
 80062c4:	e000      	b.n	80062c8 <u8g2_is_intersection_decision_tree+0x78>
      }
    }
    else
    {
      return 0;
 80062c6:	2300      	movs	r3, #0
    }
  }
}
 80062c8:	0018      	movs	r0, r3
 80062ca:	46bd      	mov	sp, r7
 80062cc:	b002      	add	sp, #8
 80062ce:	bdb0      	pop	{r4, r5, r7, pc}

080062d0 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 80062d0:	b5b0      	push	{r4, r5, r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	000c      	movs	r4, r1
 80062da:	0010      	movs	r0, r2
 80062dc:	0019      	movs	r1, r3
 80062de:	230a      	movs	r3, #10
 80062e0:	18fb      	adds	r3, r7, r3
 80062e2:	1c22      	adds	r2, r4, #0
 80062e4:	801a      	strh	r2, [r3, #0]
 80062e6:	2508      	movs	r5, #8
 80062e8:	197b      	adds	r3, r7, r5
 80062ea:	1c02      	adds	r2, r0, #0
 80062ec:	801a      	strh	r2, [r3, #0]
 80062ee:	1dbb      	adds	r3, r7, #6
 80062f0:	1c0a      	adds	r2, r1, #0
 80062f2:	801a      	strh	r2, [r3, #0]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	224c      	movs	r2, #76	@ 0x4c
 80062f8:	5a98      	ldrh	r0, [r3, r2]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	224e      	movs	r2, #78	@ 0x4e
 80062fe:	5a99      	ldrh	r1, [r3, r2]
 8006300:	2320      	movs	r3, #32
 8006302:	18fb      	adds	r3, r7, r3
 8006304:	881c      	ldrh	r4, [r3, #0]
 8006306:	197b      	adds	r3, r7, r5
 8006308:	881a      	ldrh	r2, [r3, #0]
 800630a:	0023      	movs	r3, r4
 800630c:	f7ff ffa0 	bl	8006250 <u8g2_is_intersection_decision_tree>
 8006310:	1e03      	subs	r3, r0, #0
 8006312:	d101      	bne.n	8006318 <u8g2_IsIntersection+0x48>
    return 0; 
 8006314:	2300      	movs	r3, #0
 8006316:	e00e      	b.n	8006336 <u8g2_IsIntersection+0x66>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2248      	movs	r2, #72	@ 0x48
 800631c:	5a98      	ldrh	r0, [r3, r2]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	224a      	movs	r2, #74	@ 0x4a
 8006322:	5a99      	ldrh	r1, [r3, r2]
 8006324:	1dbb      	adds	r3, r7, #6
 8006326:	881c      	ldrh	r4, [r3, #0]
 8006328:	230a      	movs	r3, #10
 800632a:	18fb      	adds	r3, r7, r3
 800632c:	881a      	ldrh	r2, [r3, #0]
 800632e:	0023      	movs	r3, r4
 8006330:	f7ff ff8e 	bl	8006250 <u8g2_is_intersection_decision_tree>
 8006334:	0003      	movs	r3, r0
}
 8006336:	0018      	movs	r0, r3
 8006338:	46bd      	mov	sp, r7
 800633a:	b004      	add	sp, #16
 800633c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006340 <u8g2_DrawLine>:

#include "u8g2.h"


void u8g2_DrawLine(u8g2_t *u8g2, u8g2_uint_t x1, u8g2_uint_t y1, u8g2_uint_t x2, u8g2_uint_t y2)
{
 8006340:	b5b0      	push	{r4, r5, r7, lr}
 8006342:	b088      	sub	sp, #32
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	000c      	movs	r4, r1
 800634a:	0010      	movs	r0, r2
 800634c:	0019      	movs	r1, r3
 800634e:	250a      	movs	r5, #10
 8006350:	197b      	adds	r3, r7, r5
 8006352:	1c22      	adds	r2, r4, #0
 8006354:	801a      	strh	r2, [r3, #0]
 8006356:	2308      	movs	r3, #8
 8006358:	18fb      	adds	r3, r7, r3
 800635a:	1c02      	adds	r2, r0, #0
 800635c:	801a      	strh	r2, [r3, #0]
 800635e:	1dbb      	adds	r3, r7, #6
 8006360:	1c0a      	adds	r2, r1, #0
 8006362:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t x,y;
  u8g2_uint_t dx, dy;
  u8g2_int_t err;
  u8g2_int_t ystep;

  uint8_t swapxy = 0;
 8006364:	2313      	movs	r3, #19
 8006366:	18fb      	adds	r3, r7, r3
 8006368:	2200      	movs	r2, #0
 800636a:	701a      	strb	r2, [r3, #0]
  
  /* no intersection check at the moment, should be added... */

  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 800636c:	197a      	adds	r2, r7, r5
 800636e:	1dbb      	adds	r3, r7, #6
 8006370:	8812      	ldrh	r2, [r2, #0]
 8006372:	881b      	ldrh	r3, [r3, #0]
 8006374:	429a      	cmp	r2, r3
 8006376:	d908      	bls.n	800638a <u8g2_DrawLine+0x4a>
 8006378:	231a      	movs	r3, #26
 800637a:	18fb      	adds	r3, r7, r3
 800637c:	1979      	adds	r1, r7, r5
 800637e:	1dba      	adds	r2, r7, #6
 8006380:	8809      	ldrh	r1, [r1, #0]
 8006382:	8812      	ldrh	r2, [r2, #0]
 8006384:	1a8a      	subs	r2, r1, r2
 8006386:	801a      	strh	r2, [r3, #0]
 8006388:	e008      	b.n	800639c <u8g2_DrawLine+0x5c>
 800638a:	231a      	movs	r3, #26
 800638c:	18fb      	adds	r3, r7, r3
 800638e:	1db9      	adds	r1, r7, #6
 8006390:	220a      	movs	r2, #10
 8006392:	18ba      	adds	r2, r7, r2
 8006394:	8809      	ldrh	r1, [r1, #0]
 8006396:	8812      	ldrh	r2, [r2, #0]
 8006398:	1a8a      	subs	r2, r1, r2
 800639a:	801a      	strh	r2, [r3, #0]
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 800639c:	2108      	movs	r1, #8
 800639e:	187a      	adds	r2, r7, r1
 80063a0:	2030      	movs	r0, #48	@ 0x30
 80063a2:	183b      	adds	r3, r7, r0
 80063a4:	8812      	ldrh	r2, [r2, #0]
 80063a6:	881b      	ldrh	r3, [r3, #0]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d908      	bls.n	80063be <u8g2_DrawLine+0x7e>
 80063ac:	2318      	movs	r3, #24
 80063ae:	18fa      	adds	r2, r7, r3
 80063b0:	1879      	adds	r1, r7, r1
 80063b2:	183b      	adds	r3, r7, r0
 80063b4:	8809      	ldrh	r1, [r1, #0]
 80063b6:	881b      	ldrh	r3, [r3, #0]
 80063b8:	1acb      	subs	r3, r1, r3
 80063ba:	8013      	strh	r3, [r2, #0]
 80063bc:	e009      	b.n	80063d2 <u8g2_DrawLine+0x92>
 80063be:	2318      	movs	r3, #24
 80063c0:	18fa      	adds	r2, r7, r3
 80063c2:	2330      	movs	r3, #48	@ 0x30
 80063c4:	18fb      	adds	r3, r7, r3
 80063c6:	2108      	movs	r1, #8
 80063c8:	1878      	adds	r0, r7, r1
 80063ca:	8819      	ldrh	r1, [r3, #0]
 80063cc:	8803      	ldrh	r3, [r0, #0]
 80063ce:	1acb      	subs	r3, r1, r3
 80063d0:	8013      	strh	r3, [r2, #0]

  if ( dy > dx ) 
 80063d2:	2018      	movs	r0, #24
 80063d4:	183a      	adds	r2, r7, r0
 80063d6:	241a      	movs	r4, #26
 80063d8:	193b      	adds	r3, r7, r4
 80063da:	8812      	ldrh	r2, [r2, #0]
 80063dc:	881b      	ldrh	r3, [r3, #0]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d92b      	bls.n	800643a <u8g2_DrawLine+0xfa>
  {
    swapxy = 1;
 80063e2:	2313      	movs	r3, #19
 80063e4:	18fb      	adds	r3, r7, r3
 80063e6:	2201      	movs	r2, #1
 80063e8:	701a      	strb	r2, [r3, #0]
    tmp = dx; dx =dy; dy = tmp;
 80063ea:	2110      	movs	r1, #16
 80063ec:	187b      	adds	r3, r7, r1
 80063ee:	193a      	adds	r2, r7, r4
 80063f0:	8812      	ldrh	r2, [r2, #0]
 80063f2:	801a      	strh	r2, [r3, #0]
 80063f4:	193b      	adds	r3, r7, r4
 80063f6:	183a      	adds	r2, r7, r0
 80063f8:	8812      	ldrh	r2, [r2, #0]
 80063fa:	801a      	strh	r2, [r3, #0]
 80063fc:	183b      	adds	r3, r7, r0
 80063fe:	187a      	adds	r2, r7, r1
 8006400:	8812      	ldrh	r2, [r2, #0]
 8006402:	801a      	strh	r2, [r3, #0]
    tmp = x1; x1 =y1; y1 = tmp;
 8006404:	187b      	adds	r3, r7, r1
 8006406:	200a      	movs	r0, #10
 8006408:	183a      	adds	r2, r7, r0
 800640a:	8812      	ldrh	r2, [r2, #0]
 800640c:	801a      	strh	r2, [r3, #0]
 800640e:	183b      	adds	r3, r7, r0
 8006410:	2008      	movs	r0, #8
 8006412:	183a      	adds	r2, r7, r0
 8006414:	8812      	ldrh	r2, [r2, #0]
 8006416:	801a      	strh	r2, [r3, #0]
 8006418:	183b      	adds	r3, r7, r0
 800641a:	187a      	adds	r2, r7, r1
 800641c:	8812      	ldrh	r2, [r2, #0]
 800641e:	801a      	strh	r2, [r3, #0]
    tmp = x2; x2 =y2; y2 = tmp;
 8006420:	187b      	adds	r3, r7, r1
 8006422:	1dba      	adds	r2, r7, #6
 8006424:	8812      	ldrh	r2, [r2, #0]
 8006426:	801a      	strh	r2, [r3, #0]
 8006428:	1dba      	adds	r2, r7, #6
 800642a:	2030      	movs	r0, #48	@ 0x30
 800642c:	183b      	adds	r3, r7, r0
 800642e:	881b      	ldrh	r3, [r3, #0]
 8006430:	8013      	strh	r3, [r2, #0]
 8006432:	183b      	adds	r3, r7, r0
 8006434:	187a      	adds	r2, r7, r1
 8006436:	8812      	ldrh	r2, [r2, #0]
 8006438:	801a      	strh	r2, [r3, #0]
  }
  if ( x1 > x2 ) 
 800643a:	200a      	movs	r0, #10
 800643c:	183a      	adds	r2, r7, r0
 800643e:	1dbb      	adds	r3, r7, #6
 8006440:	8812      	ldrh	r2, [r2, #0]
 8006442:	881b      	ldrh	r3, [r3, #0]
 8006444:	429a      	cmp	r2, r3
 8006446:	d91a      	bls.n	800647e <u8g2_DrawLine+0x13e>
  {
    tmp = x1; x1 =x2; x2 = tmp;
 8006448:	2110      	movs	r1, #16
 800644a:	187b      	adds	r3, r7, r1
 800644c:	183a      	adds	r2, r7, r0
 800644e:	8812      	ldrh	r2, [r2, #0]
 8006450:	801a      	strh	r2, [r3, #0]
 8006452:	183b      	adds	r3, r7, r0
 8006454:	1dba      	adds	r2, r7, #6
 8006456:	8812      	ldrh	r2, [r2, #0]
 8006458:	801a      	strh	r2, [r3, #0]
 800645a:	1dbb      	adds	r3, r7, #6
 800645c:	187a      	adds	r2, r7, r1
 800645e:	8812      	ldrh	r2, [r2, #0]
 8006460:	801a      	strh	r2, [r3, #0]
    tmp = y1; y1 =y2; y2 = tmp;
 8006462:	187b      	adds	r3, r7, r1
 8006464:	2008      	movs	r0, #8
 8006466:	183a      	adds	r2, r7, r0
 8006468:	8812      	ldrh	r2, [r2, #0]
 800646a:	801a      	strh	r2, [r3, #0]
 800646c:	183a      	adds	r2, r7, r0
 800646e:	2030      	movs	r0, #48	@ 0x30
 8006470:	183b      	adds	r3, r7, r0
 8006472:	881b      	ldrh	r3, [r3, #0]
 8006474:	8013      	strh	r3, [r2, #0]
 8006476:	183b      	adds	r3, r7, r0
 8006478:	187a      	adds	r2, r7, r1
 800647a:	8812      	ldrh	r2, [r2, #0]
 800647c:	801a      	strh	r2, [r3, #0]
  }
  err = dx >> 1;
 800647e:	231a      	movs	r3, #26
 8006480:	18fb      	adds	r3, r7, r3
 8006482:	881b      	ldrh	r3, [r3, #0]
 8006484:	085b      	lsrs	r3, r3, #1
 8006486:	b29a      	uxth	r2, r3
 8006488:	2316      	movs	r3, #22
 800648a:	18fb      	adds	r3, r7, r3
 800648c:	801a      	strh	r2, [r3, #0]
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 800648e:	2330      	movs	r3, #48	@ 0x30
 8006490:	18fb      	adds	r3, r7, r3
 8006492:	2208      	movs	r2, #8
 8006494:	18b9      	adds	r1, r7, r2
 8006496:	881a      	ldrh	r2, [r3, #0]
 8006498:	880b      	ldrh	r3, [r1, #0]
 800649a:	429a      	cmp	r2, r3
 800649c:	d904      	bls.n	80064a8 <u8g2_DrawLine+0x168>
 800649e:	2314      	movs	r3, #20
 80064a0:	18fb      	adds	r3, r7, r3
 80064a2:	2201      	movs	r2, #1
 80064a4:	801a      	strh	r2, [r3, #0]
 80064a6:	e004      	b.n	80064b2 <u8g2_DrawLine+0x172>
 80064a8:	2314      	movs	r3, #20
 80064aa:	18fb      	adds	r3, r7, r3
 80064ac:	2201      	movs	r2, #1
 80064ae:	4252      	negs	r2, r2
 80064b0:	801a      	strh	r2, [r3, #0]
  y = y1;
 80064b2:	231c      	movs	r3, #28
 80064b4:	18fb      	adds	r3, r7, r3
 80064b6:	2208      	movs	r2, #8
 80064b8:	18ba      	adds	r2, r7, r2
 80064ba:	8812      	ldrh	r2, [r2, #0]
 80064bc:	801a      	strh	r2, [r3, #0]

#ifndef  U8G2_16BIT
  if ( x2 == 255 )
    x2--;
#else
  if ( x2 == 0xffff )
 80064be:	1dbb      	adds	r3, r7, #6
 80064c0:	881b      	ldrh	r3, [r3, #0]
 80064c2:	4a2e      	ldr	r2, [pc, #184]	@ (800657c <u8g2_DrawLine+0x23c>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d104      	bne.n	80064d2 <u8g2_DrawLine+0x192>
    x2--;
 80064c8:	1dbb      	adds	r3, r7, #6
 80064ca:	881a      	ldrh	r2, [r3, #0]
 80064cc:	1dbb      	adds	r3, r7, #6
 80064ce:	3a01      	subs	r2, #1
 80064d0:	801a      	strh	r2, [r3, #0]
#endif

  for( x = x1; x <= x2; x++ )
 80064d2:	231e      	movs	r3, #30
 80064d4:	18fb      	adds	r3, r7, r3
 80064d6:	220a      	movs	r2, #10
 80064d8:	18ba      	adds	r2, r7, r2
 80064da:	8812      	ldrh	r2, [r2, #0]
 80064dc:	801a      	strh	r2, [r3, #0]
 80064de:	e040      	b.n	8006562 <u8g2_DrawLine+0x222>
  {
    if ( swapxy == 0 ) 
 80064e0:	2313      	movs	r3, #19
 80064e2:	18fb      	adds	r3, r7, r3
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d10a      	bne.n	8006500 <u8g2_DrawLine+0x1c0>
      u8g2_DrawPixel(u8g2, x, y); 
 80064ea:	231c      	movs	r3, #28
 80064ec:	18fb      	adds	r3, r7, r3
 80064ee:	881a      	ldrh	r2, [r3, #0]
 80064f0:	231e      	movs	r3, #30
 80064f2:	18fb      	adds	r3, r7, r3
 80064f4:	8819      	ldrh	r1, [r3, #0]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	0018      	movs	r0, r3
 80064fa:	f7ff fe54 	bl	80061a6 <u8g2_DrawPixel>
 80064fe:	e009      	b.n	8006514 <u8g2_DrawLine+0x1d4>
    else 
      u8g2_DrawPixel(u8g2, y, x); 
 8006500:	231e      	movs	r3, #30
 8006502:	18fb      	adds	r3, r7, r3
 8006504:	881a      	ldrh	r2, [r3, #0]
 8006506:	231c      	movs	r3, #28
 8006508:	18fb      	adds	r3, r7, r3
 800650a:	8819      	ldrh	r1, [r3, #0]
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	0018      	movs	r0, r3
 8006510:	f7ff fe49 	bl	80061a6 <u8g2_DrawPixel>
    err -= (u8g2_uint_t)dy;
 8006514:	2016      	movs	r0, #22
 8006516:	183b      	adds	r3, r7, r0
 8006518:	881a      	ldrh	r2, [r3, #0]
 800651a:	2318      	movs	r3, #24
 800651c:	18fb      	adds	r3, r7, r3
 800651e:	881b      	ldrh	r3, [r3, #0]
 8006520:	1ad3      	subs	r3, r2, r3
 8006522:	b29a      	uxth	r2, r3
 8006524:	183b      	adds	r3, r7, r0
 8006526:	801a      	strh	r2, [r3, #0]
    if ( err < 0 ) 
 8006528:	183b      	adds	r3, r7, r0
 800652a:	2200      	movs	r2, #0
 800652c:	5e9b      	ldrsh	r3, [r3, r2]
 800652e:	2b00      	cmp	r3, #0
 8006530:	da11      	bge.n	8006556 <u8g2_DrawLine+0x216>
    {
      y += (u8g2_uint_t)ystep;
 8006532:	2314      	movs	r3, #20
 8006534:	18fb      	adds	r3, r7, r3
 8006536:	8819      	ldrh	r1, [r3, #0]
 8006538:	221c      	movs	r2, #28
 800653a:	18bb      	adds	r3, r7, r2
 800653c:	18ba      	adds	r2, r7, r2
 800653e:	8812      	ldrh	r2, [r2, #0]
 8006540:	188a      	adds	r2, r1, r2
 8006542:	801a      	strh	r2, [r3, #0]
      err += (u8g2_uint_t)dx;
 8006544:	183b      	adds	r3, r7, r0
 8006546:	881a      	ldrh	r2, [r3, #0]
 8006548:	231a      	movs	r3, #26
 800654a:	18fb      	adds	r3, r7, r3
 800654c:	881b      	ldrh	r3, [r3, #0]
 800654e:	18d3      	adds	r3, r2, r3
 8006550:	b29a      	uxth	r2, r3
 8006552:	183b      	adds	r3, r7, r0
 8006554:	801a      	strh	r2, [r3, #0]
  for( x = x1; x <= x2; x++ )
 8006556:	211e      	movs	r1, #30
 8006558:	187b      	adds	r3, r7, r1
 800655a:	881a      	ldrh	r2, [r3, #0]
 800655c:	187b      	adds	r3, r7, r1
 800655e:	3201      	adds	r2, #1
 8006560:	801a      	strh	r2, [r3, #0]
 8006562:	231e      	movs	r3, #30
 8006564:	18fa      	adds	r2, r7, r3
 8006566:	1dbb      	adds	r3, r7, #6
 8006568:	8812      	ldrh	r2, [r2, #0]
 800656a:	881b      	ldrh	r3, [r3, #0]
 800656c:	429a      	cmp	r2, r3
 800656e:	d9b7      	bls.n	80064e0 <u8g2_DrawLine+0x1a0>
    }
  }
}
 8006570:	46c0      	nop			@ (mov r8, r8)
 8006572:	46c0      	nop			@ (mov r8, r8)
 8006574:	46bd      	mov	sp, r7
 8006576:	b008      	add	sp, #32
 8006578:	bdb0      	pop	{r4, r5, r7, pc}
 800657a:	46c0      	nop			@ (mov r8, r8)
 800657c:	0000ffff 	.word	0x0000ffff

08006580 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006580:	b590      	push	{r4, r7, lr}
 8006582:	b089      	sub	sp, #36	@ 0x24
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	000c      	movs	r4, r1
 800658a:	0010      	movs	r0, r2
 800658c:	0019      	movs	r1, r3
 800658e:	230a      	movs	r3, #10
 8006590:	18fb      	adds	r3, r7, r3
 8006592:	1c22      	adds	r2, r4, #0
 8006594:	801a      	strh	r2, [r3, #0]
 8006596:	2408      	movs	r4, #8
 8006598:	193b      	adds	r3, r7, r4
 800659a:	1c02      	adds	r2, r0, #0
 800659c:	801a      	strh	r2, [r3, #0]
 800659e:	1dbb      	adds	r3, r7, #6
 80065a0:	1c0a      	adds	r2, r1, #0
 80065a2:	801a      	strh	r2, [r3, #0]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 80065a4:	201b      	movs	r0, #27
 80065a6:	183b      	adds	r3, r7, r0
 80065a8:	193a      	adds	r2, r7, r4
 80065aa:	8812      	ldrh	r2, [r2, #0]
 80065ac:	701a      	strb	r2, [r3, #0]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 80065ae:	183b      	adds	r3, r7, r0
 80065b0:	183a      	adds	r2, r7, r0
 80065b2:	7812      	ldrb	r2, [r2, #0]
 80065b4:	2107      	movs	r1, #7
 80065b6:	400a      	ands	r2, r1
 80065b8:	701a      	strb	r2, [r3, #0]
  mask = 1;
 80065ba:	2118      	movs	r1, #24
 80065bc:	187b      	adds	r3, r7, r1
 80065be:	2201      	movs	r2, #1
 80065c0:	701a      	strb	r2, [r3, #0]
  mask <<= bit_pos;
 80065c2:	187b      	adds	r3, r7, r1
 80065c4:	781a      	ldrb	r2, [r3, #0]
 80065c6:	183b      	adds	r3, r7, r0
 80065c8:	781b      	ldrb	r3, [r3, #0]
 80065ca:	409a      	lsls	r2, r3
 80065cc:	187b      	adds	r3, r7, r1
 80065ce:	701a      	strb	r2, [r3, #0]

  or_mask = 0;
 80065d0:	201a      	movs	r0, #26
 80065d2:	183b      	adds	r3, r7, r0
 80065d4:	2200      	movs	r2, #0
 80065d6:	701a      	strb	r2, [r3, #0]
  xor_mask = 0;
 80065d8:	2319      	movs	r3, #25
 80065da:	18fb      	adds	r3, r7, r3
 80065dc:	2200      	movs	r2, #0
 80065de:	701a      	strb	r2, [r3, #0]
  if ( u8g2->draw_color <= 1 )
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2292      	movs	r2, #146	@ 0x92
 80065e4:	5c9b      	ldrb	r3, [r3, r2]
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d803      	bhi.n	80065f2 <u8g2_ll_hvline_vertical_top_lsb+0x72>
    or_mask  = mask;
 80065ea:	183b      	adds	r3, r7, r0
 80065ec:	187a      	adds	r2, r7, r1
 80065ee:	7812      	ldrb	r2, [r2, #0]
 80065f0:	701a      	strb	r2, [r3, #0]
  if ( u8g2->draw_color != 1 )
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2292      	movs	r2, #146	@ 0x92
 80065f6:	5c9b      	ldrb	r3, [r3, r2]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d005      	beq.n	8006608 <u8g2_ll_hvline_vertical_top_lsb+0x88>
    xor_mask = mask;
 80065fc:	2319      	movs	r3, #25
 80065fe:	18fb      	adds	r3, r7, r3
 8006600:	2218      	movs	r2, #24
 8006602:	18ba      	adds	r2, r7, r2
 8006604:	7812      	ldrb	r2, [r2, #0]
 8006606:	701a      	strb	r2, [r3, #0]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8006608:	2016      	movs	r0, #22
 800660a:	183b      	adds	r3, r7, r0
 800660c:	2208      	movs	r2, #8
 800660e:	18ba      	adds	r2, r7, r2
 8006610:	8812      	ldrh	r2, [r2, #0]
 8006612:	801a      	strh	r2, [r3, #0]
  offset &= ~7;
 8006614:	183b      	adds	r3, r7, r0
 8006616:	183a      	adds	r2, r7, r0
 8006618:	8812      	ldrh	r2, [r2, #0]
 800661a:	2107      	movs	r1, #7
 800661c:	438a      	bics	r2, r1
 800661e:	801a      	strh	r2, [r3, #0]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	7c1b      	ldrb	r3, [r3, #16]
 8006626:	0019      	movs	r1, r3
 8006628:	183b      	adds	r3, r7, r0
 800662a:	183a      	adds	r2, r7, r0
 800662c:	8812      	ldrh	r2, [r2, #0]
 800662e:	434a      	muls	r2, r1
 8006630:	801a      	strh	r2, [r3, #0]
  ptr = u8g2->tile_buf_ptr;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006636:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 8006638:	183b      	adds	r3, r7, r0
 800663a:	881b      	ldrh	r3, [r3, #0]
 800663c:	69fa      	ldr	r2, [r7, #28]
 800663e:	18d3      	adds	r3, r2, r3
 8006640:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8006642:	230a      	movs	r3, #10
 8006644:	18fb      	adds	r3, r7, r3
 8006646:	881b      	ldrh	r3, [r3, #0]
 8006648:	69fa      	ldr	r2, [r7, #28]
 800664a:	18d3      	adds	r3, r2, r3
 800664c:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 800664e:	2330      	movs	r3, #48	@ 0x30
 8006650:	18fb      	adds	r3, r7, r3
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d11e      	bne.n	8006696 <u8g2_ll_hvline_vertical_top_lsb+0x116>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8006658:	69fb      	ldr	r3, [r7, #28]
 800665a:	781a      	ldrb	r2, [r3, #0]
 800665c:	231a      	movs	r3, #26
 800665e:	18fb      	adds	r3, r7, r3
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	4313      	orrs	r3, r2
 8006664:	b2da      	uxtb	r2, r3
 8006666:	69fb      	ldr	r3, [r7, #28]
 8006668:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	781a      	ldrb	r2, [r3, #0]
 800666e:	2319      	movs	r3, #25
 8006670:	18fb      	adds	r3, r7, r3
 8006672:	781b      	ldrb	r3, [r3, #0]
 8006674:	4053      	eors	r3, r2
 8006676:	b2da      	uxtb	r2, r3
 8006678:	69fb      	ldr	r3, [r7, #28]
 800667a:	701a      	strb	r2, [r3, #0]
	ptr++;
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	3301      	adds	r3, #1
 8006680:	61fb      	str	r3, [r7, #28]
	len--;
 8006682:	1dbb      	adds	r3, r7, #6
 8006684:	881a      	ldrh	r2, [r3, #0]
 8006686:	1dbb      	adds	r3, r7, #6
 8006688:	3a01      	subs	r2, #1
 800668a:	801a      	strh	r2, [r3, #0]
      } while( len != 0 );
 800668c:	1dbb      	adds	r3, r7, #6
 800668e:	881b      	ldrh	r3, [r3, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1e1      	bne.n	8006658 <u8g2_ll_hvline_vertical_top_lsb+0xd8>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8006694:	e04e      	b.n	8006734 <u8g2_ll_hvline_vertical_top_lsb+0x1b4>
      *ptr |= or_mask;
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	781a      	ldrb	r2, [r3, #0]
 800669a:	241a      	movs	r4, #26
 800669c:	193b      	adds	r3, r7, r4
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	b2da      	uxtb	r2, r3
 80066a4:	69fb      	ldr	r3, [r7, #28]
 80066a6:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	781a      	ldrb	r2, [r3, #0]
 80066ac:	2319      	movs	r3, #25
 80066ae:	18fb      	adds	r3, r7, r3
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	4053      	eors	r3, r2
 80066b4:	b2da      	uxtb	r2, r3
 80066b6:	69fb      	ldr	r3, [r7, #28]
 80066b8:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 80066ba:	201b      	movs	r0, #27
 80066bc:	183b      	adds	r3, r7, r0
 80066be:	781a      	ldrb	r2, [r3, #0]
 80066c0:	183b      	adds	r3, r7, r0
 80066c2:	3201      	adds	r2, #1
 80066c4:	701a      	strb	r2, [r3, #0]
      bit_pos &= 7;
 80066c6:	183b      	adds	r3, r7, r0
 80066c8:	183a      	adds	r2, r7, r0
 80066ca:	7812      	ldrb	r2, [r2, #0]
 80066cc:	2107      	movs	r1, #7
 80066ce:	400a      	ands	r2, r1
 80066d0:	701a      	strb	r2, [r3, #0]
      len--;
 80066d2:	1dbb      	adds	r3, r7, #6
 80066d4:	881a      	ldrh	r2, [r3, #0]
 80066d6:	1dbb      	adds	r3, r7, #6
 80066d8:	3a01      	subs	r2, #1
 80066da:	801a      	strh	r2, [r3, #0]
      if ( bit_pos == 0 )
 80066dc:	183b      	adds	r3, r7, r0
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d117      	bne.n	8006714 <u8g2_ll_hvline_vertical_top_lsb+0x194>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 80066e8:	001a      	movs	r2, r3
 80066ea:	69fb      	ldr	r3, [r7, #28]
 80066ec:	189b      	adds	r3, r3, r2
 80066ee:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2292      	movs	r2, #146	@ 0x92
 80066f4:	5c9b      	ldrb	r3, [r3, r2]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d802      	bhi.n	8006700 <u8g2_ll_hvline_vertical_top_lsb+0x180>
	  or_mask  = 1;
 80066fa:	193b      	adds	r3, r7, r4
 80066fc:	2201      	movs	r2, #1
 80066fe:	701a      	strb	r2, [r3, #0]
	if ( u8g2->draw_color != 1 )
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2292      	movs	r2, #146	@ 0x92
 8006704:	5c9b      	ldrb	r3, [r3, r2]
 8006706:	2b01      	cmp	r3, #1
 8006708:	d010      	beq.n	800672c <u8g2_ll_hvline_vertical_top_lsb+0x1ac>
	  xor_mask = 1;
 800670a:	2319      	movs	r3, #25
 800670c:	18fb      	adds	r3, r7, r3
 800670e:	2201      	movs	r2, #1
 8006710:	701a      	strb	r2, [r3, #0]
 8006712:	e00b      	b.n	800672c <u8g2_ll_hvline_vertical_top_lsb+0x1ac>
	or_mask <<= 1;
 8006714:	231a      	movs	r3, #26
 8006716:	18fa      	adds	r2, r7, r3
 8006718:	18fb      	adds	r3, r7, r3
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	18db      	adds	r3, r3, r3
 800671e:	7013      	strb	r3, [r2, #0]
	xor_mask <<= 1;
 8006720:	2319      	movs	r3, #25
 8006722:	18fa      	adds	r2, r7, r3
 8006724:	18fb      	adds	r3, r7, r3
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	18db      	adds	r3, r3, r3
 800672a:	7013      	strb	r3, [r2, #0]
    } while( len != 0 );
 800672c:	1dbb      	adds	r3, r7, #6
 800672e:	881b      	ldrh	r3, [r3, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d1b0      	bne.n	8006696 <u8g2_ll_hvline_vertical_top_lsb+0x116>
}
 8006734:	46c0      	nop			@ (mov r8, r8)
 8006736:	46bd      	mov	sp, r7
 8006738:	b009      	add	sp, #36	@ 0x24
 800673a:	bd90      	pop	{r4, r7, pc}

0800673c <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b082      	sub	sp, #8
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2250      	movs	r2, #80	@ 0x50
 8006748:	2100      	movs	r1, #0
 800674a:	5299      	strh	r1, [r3, r2]
  u8g2->clip_y0 = 0;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2254      	movs	r2, #84	@ 0x54
 8006750:	2100      	movs	r1, #0
 8006752:	5299      	strh	r1, [r3, r2]
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2252      	movs	r2, #82	@ 0x52
 8006758:	2101      	movs	r1, #1
 800675a:	4249      	negs	r1, r1
 800675c:	5299      	strh	r1, [r3, r2]
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2256      	movs	r2, #86	@ 0x56
 8006762:	2101      	movs	r1, #1
 8006764:	4249      	negs	r1, r1
 8006766:	5299      	strh	r1, [r3, r2]
  
  u8g2->cb->update_page_win(u8g2);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	0010      	movs	r0, r2
 8006772:	4798      	blx	r3
}
 8006774:	46c0      	nop			@ (mov r8, r8)
 8006776:	46bd      	mov	sp, r7
 8006778:	b002      	add	sp, #8
 800677a:	bd80      	pop	{r7, pc}

0800677c <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	603b      	str	r3, [r7, #0]
 8006788:	1dfb      	adds	r3, r7, #7
 800678a:	701a      	strb	r2, [r3, #0]
  u8g2->font = NULL;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	683a      	ldr	r2, [r7, #0]
 8006796:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	68ba      	ldr	r2, [r7, #8]
 800679c:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	1dfa      	adds	r2, r7, #7
 80067a2:	2138      	movs	r1, #56	@ 0x38
 80067a4:	7812      	ldrb	r2, [r2, #0]
 80067a6:	545a      	strb	r2, [r3, r1]
  
  u8g2->tile_curr_row = 0;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2239      	movs	r2, #57	@ 0x39
 80067ac:	2100      	movs	r1, #0
 80067ae:	5499      	strb	r1, [r3, r2]
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	226d      	movs	r2, #109	@ 0x6d
 80067b4:	2100      	movs	r1, #0
 80067b6:	5499      	strb	r1, [r3, r2]
  u8g2->bitmap_transparency = 0;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2291      	movs	r2, #145	@ 0x91
 80067bc:	2100      	movs	r1, #0
 80067be:	5499      	strb	r1, [r3, r2]
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	228d      	movs	r2, #141	@ 0x8d
 80067c4:	2100      	movs	r1, #0
 80067c6:	5499      	strb	r1, [r3, r2]
  u8g2->draw_color = 1;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2292      	movs	r2, #146	@ 0x92
 80067cc:	2101      	movs	r1, #1
 80067ce:	5499      	strb	r1, [r3, r2]
  u8g2->is_auto_page_clear = 1;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2293      	movs	r2, #147	@ 0x93
 80067d4:	2101      	movs	r1, #1
 80067d6:	5499      	strb	r1, [r3, r2]
  
  u8g2->cb = u8g2_cb;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	69ba      	ldr	r2, [r7, #24]
 80067dc:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68fa      	ldr	r2, [r7, #12]
 80067e6:	0010      	movs	r0, r2
 80067e8:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	0018      	movs	r0, r3
 80067ee:	f7ff ffa5 	bl	800673c <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	0018      	movs	r0, r3
 80067f6:	f7ff fa73 	bl	8005ce0 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2270      	movs	r2, #112	@ 0x70
 80067fe:	2100      	movs	r1, #0
 8006800:	5499      	strb	r1, [r3, r2]
#endif
}
 8006802:	46c0      	nop			@ (mov r8, r8)
 8006804:	46bd      	mov	sp, r7
 8006806:	b004      	add	sp, #16
 8006808:	bd80      	pop	{r7, pc}

0800680a <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 800680a:	b580      	push	{r7, lr}
 800680c:	b084      	sub	sp, #16
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2238      	movs	r2, #56	@ 0x38
 800681c:	5c9a      	ldrb	r2, [r3, r2]
 800681e:	210e      	movs	r1, #14
 8006820:	187b      	adds	r3, r7, r1
 8006822:	801a      	strh	r2, [r3, #0]
  t *= 8;
 8006824:	187b      	adds	r3, r7, r1
 8006826:	187a      	adds	r2, r7, r1
 8006828:	8812      	ldrh	r2, [r2, #0]
 800682a:	00d2      	lsls	r2, r2, #3
 800682c:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_buf_height = t;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	187a      	adds	r2, r7, r1
 8006832:	8812      	ldrh	r2, [r2, #0]
 8006834:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	7c1a      	ldrb	r2, [r3, #16]
 800683a:	187b      	adds	r3, r7, r1
 800683c:	801a      	strh	r2, [r3, #0]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 800683e:	187b      	adds	r3, r7, r1
 8006840:	187a      	adds	r2, r7, r1
 8006842:	8812      	ldrh	r2, [r2, #0]
 8006844:	00d2      	lsls	r2, r2, #3
 8006846:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_buf_width = t;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	187a      	adds	r2, r7, r1
 800684c:	8812      	ldrh	r2, [r2, #0]
 800684e:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2239      	movs	r2, #57	@ 0x39
 8006854:	5c9a      	ldrb	r2, [r3, r2]
 8006856:	187b      	adds	r3, r7, r1
 8006858:	801a      	strh	r2, [r3, #0]
  t *= 8;
 800685a:	187b      	adds	r3, r7, r1
 800685c:	0008      	movs	r0, r1
 800685e:	187a      	adds	r2, r7, r1
 8006860:	8812      	ldrh	r2, [r2, #0]
 8006862:	00d2      	lsls	r2, r2, #3
 8006864:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_curr_row = t;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	183a      	adds	r2, r7, r0
 800686a:	8812      	ldrh	r2, [r2, #0]
 800686c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2238      	movs	r2, #56	@ 0x38
 8006872:	5c9a      	ldrb	r2, [r3, r2]
 8006874:	183b      	adds	r3, r7, r0
 8006876:	801a      	strh	r2, [r3, #0]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8006878:	183b      	adds	r3, r7, r0
 800687a:	881b      	ldrh	r3, [r3, #0]
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	2139      	movs	r1, #57	@ 0x39
 8006880:	5c52      	ldrb	r2, [r2, r1]
 8006882:	189b      	adds	r3, r3, r2
 8006884:	68ba      	ldr	r2, [r7, #8]
 8006886:	7c52      	ldrb	r2, [r2, #17]
 8006888:	4293      	cmp	r3, r2
 800688a:	dd09      	ble.n	80068a0 <u8g2_update_dimension_common+0x96>
    t = display_info->tile_height - u8g2->tile_curr_row;
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	7c5b      	ldrb	r3, [r3, #17]
 8006890:	0019      	movs	r1, r3
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2239      	movs	r2, #57	@ 0x39
 8006896:	5c9b      	ldrb	r3, [r3, r2]
 8006898:	001a      	movs	r2, r3
 800689a:	183b      	adds	r3, r7, r0
 800689c:	1a8a      	subs	r2, r1, r2
 800689e:	801a      	strh	r2, [r3, #0]
  t *= 8;
 80068a0:	200e      	movs	r0, #14
 80068a2:	183b      	adds	r3, r7, r0
 80068a4:	183a      	adds	r2, r7, r0
 80068a6:	8812      	ldrh	r2, [r2, #0]
 80068a8:	00d2      	lsls	r2, r2, #3
 80068aa:	801a      	strh	r2, [r3, #0]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	8fd9      	ldrh	r1, [r3, #62]	@ 0x3e
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2240      	movs	r2, #64	@ 0x40
 80068b4:	5299      	strh	r1, [r3, r2]
  u8g2->buf_y1 = u8g2->buf_y0;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2240      	movs	r2, #64	@ 0x40
 80068ba:	5a99      	ldrh	r1, [r3, r2]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2242      	movs	r2, #66	@ 0x42
 80068c0:	5299      	strh	r1, [r3, r2]
  u8g2->buf_y1 += t;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2242      	movs	r2, #66	@ 0x42
 80068c6:	5a9a      	ldrh	r2, [r3, r2]
 80068c8:	183b      	adds	r3, r7, r0
 80068ca:	881b      	ldrh	r3, [r3, #0]
 80068cc:	18d3      	adds	r3, r2, r3
 80068ce:	b299      	uxth	r1, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2242      	movs	r2, #66	@ 0x42
 80068d4:	5299      	strh	r1, [r3, r2]

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	8a99      	ldrh	r1, [r3, #20]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2244      	movs	r2, #68	@ 0x44
 80068de:	5299      	strh	r1, [r3, r2]
  u8g2->height = display_info->pixel_height;
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	8ad9      	ldrh	r1, [r3, #22]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2246      	movs	r2, #70	@ 0x46
 80068e8:	5299      	strh	r1, [r3, r2]
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 80068ea:	46c0      	nop			@ (mov r8, r8)
 80068ec:	46bd      	mov	sp, r7
 80068ee:	b004      	add	sp, #16
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 80068f2:	b590      	push	{r4, r7, lr}
 80068f4:	b085      	sub	sp, #20
 80068f6:	af02      	add	r7, sp, #8
 80068f8:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2250      	movs	r2, #80	@ 0x50
 80068fe:	5a99      	ldrh	r1, [r3, r2]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2254      	movs	r2, #84	@ 0x54
 8006904:	5a9a      	ldrh	r2, [r3, r2]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2052      	movs	r0, #82	@ 0x52
 800690a:	5a1c      	ldrh	r4, [r3, r0]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2056      	movs	r0, #86	@ 0x56
 8006910:	5a1b      	ldrh	r3, [r3, r0]
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	9300      	str	r3, [sp, #0]
 8006916:	0023      	movs	r3, r4
 8006918:	f7ff fcda 	bl	80062d0 <u8g2_IsIntersection>
 800691c:	1e03      	subs	r3, r0, #0
 800691e:	d104      	bne.n	800692a <u8g2_apply_clip_window+0x38>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	228c      	movs	r2, #140	@ 0x8c
 8006924:	2100      	movs	r1, #0
 8006926:	5499      	strb	r1, [r3, r2]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8006928:	e03b      	b.n	80069a2 <u8g2_apply_clip_window+0xb0>
    u8g2->is_page_clip_window_intersection = 1;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	228c      	movs	r2, #140	@ 0x8c
 800692e:	2101      	movs	r1, #1
 8006930:	5499      	strb	r1, [r3, r2]
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2248      	movs	r2, #72	@ 0x48
 8006936:	5a9a      	ldrh	r2, [r3, r2]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2150      	movs	r1, #80	@ 0x50
 800693c:	5a5b      	ldrh	r3, [r3, r1]
 800693e:	429a      	cmp	r2, r3
 8006940:	d205      	bcs.n	800694e <u8g2_apply_clip_window+0x5c>
      u8g2->user_x0 = u8g2->clip_x0;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2250      	movs	r2, #80	@ 0x50
 8006946:	5a99      	ldrh	r1, [r3, r2]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2248      	movs	r2, #72	@ 0x48
 800694c:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	224a      	movs	r2, #74	@ 0x4a
 8006952:	5a9a      	ldrh	r2, [r3, r2]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2152      	movs	r1, #82	@ 0x52
 8006958:	5a5b      	ldrh	r3, [r3, r1]
 800695a:	429a      	cmp	r2, r3
 800695c:	d905      	bls.n	800696a <u8g2_apply_clip_window+0x78>
      u8g2->user_x1 = u8g2->clip_x1;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2252      	movs	r2, #82	@ 0x52
 8006962:	5a99      	ldrh	r1, [r3, r2]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	224a      	movs	r2, #74	@ 0x4a
 8006968:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	224c      	movs	r2, #76	@ 0x4c
 800696e:	5a9a      	ldrh	r2, [r3, r2]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2154      	movs	r1, #84	@ 0x54
 8006974:	5a5b      	ldrh	r3, [r3, r1]
 8006976:	429a      	cmp	r2, r3
 8006978:	d205      	bcs.n	8006986 <u8g2_apply_clip_window+0x94>
      u8g2->user_y0 = u8g2->clip_y0;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2254      	movs	r2, #84	@ 0x54
 800697e:	5a99      	ldrh	r1, [r3, r2]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	224c      	movs	r2, #76	@ 0x4c
 8006984:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	224e      	movs	r2, #78	@ 0x4e
 800698a:	5a9a      	ldrh	r2, [r3, r2]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2156      	movs	r1, #86	@ 0x56
 8006990:	5a5b      	ldrh	r3, [r3, r1]
 8006992:	429a      	cmp	r2, r3
 8006994:	d905      	bls.n	80069a2 <u8g2_apply_clip_window+0xb0>
      u8g2->user_y1 = u8g2->clip_y1;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2256      	movs	r2, #86	@ 0x56
 800699a:	5a99      	ldrh	r1, [r3, r2]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	224e      	movs	r2, #78	@ 0x4e
 80069a0:	5299      	strh	r1, [r3, r2]
}
 80069a2:	46c0      	nop			@ (mov r8, r8)
 80069a4:	46bd      	mov	sp, r7
 80069a6:	b003      	add	sp, #12
 80069a8:	bd90      	pop	{r4, r7, pc}

080069aa <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b082      	sub	sp, #8
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	0018      	movs	r0, r3
 80069b6:	f7ff ff28 	bl	800680a <u8g2_update_dimension_common>
}
 80069ba:	46c0      	nop			@ (mov r8, r8)
 80069bc:	46bd      	mov	sp, r7
 80069be:	b002      	add	sp, #8
 80069c0:	bd80      	pop	{r7, pc}

080069c2 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 80069c2:	b580      	push	{r7, lr}
 80069c4:	b082      	sub	sp, #8
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2248      	movs	r2, #72	@ 0x48
 80069ce:	2100      	movs	r1, #0
 80069d0:	5299      	strh	r1, [r3, r2]
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2244      	movs	r2, #68	@ 0x44
 80069d6:	5a99      	ldrh	r1, [r3, r2]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	224a      	movs	r2, #74	@ 0x4a
 80069dc:	5299      	strh	r1, [r3, r2]
  
  u8g2->user_y0 = u8g2->buf_y0;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2240      	movs	r2, #64	@ 0x40
 80069e2:	5a99      	ldrh	r1, [r3, r2]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	224c      	movs	r2, #76	@ 0x4c
 80069e8:	5299      	strh	r1, [r3, r2]
  u8g2->user_y1 = u8g2->buf_y1;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2242      	movs	r2, #66	@ 0x42
 80069ee:	5a99      	ldrh	r1, [r3, r2]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	224e      	movs	r2, #78	@ 0x4e
 80069f4:	5299      	strh	r1, [r3, r2]
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	0018      	movs	r0, r3
 80069fa:	f7ff ff7a 	bl	80068f2 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 80069fe:	46c0      	nop			@ (mov r8, r8)
 8006a00:	46bd      	mov	sp, r7
 8006a02:	b002      	add	sp, #8
 8006a04:	bd80      	pop	{r7, pc}

08006a06 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006a06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a08:	b087      	sub	sp, #28
 8006a0a:	af02      	add	r7, sp, #8
 8006a0c:	60f8      	str	r0, [r7, #12]
 8006a0e:	000c      	movs	r4, r1
 8006a10:	0010      	movs	r0, r2
 8006a12:	0019      	movs	r1, r3
 8006a14:	250a      	movs	r5, #10
 8006a16:	197b      	adds	r3, r7, r5
 8006a18:	1c22      	adds	r2, r4, #0
 8006a1a:	801a      	strh	r2, [r3, #0]
 8006a1c:	2608      	movs	r6, #8
 8006a1e:	19bb      	adds	r3, r7, r6
 8006a20:	1c02      	adds	r2, r0, #0
 8006a22:	801a      	strh	r2, [r3, #0]
 8006a24:	1dbb      	adds	r3, r7, #6
 8006a26:	1c0a      	adds	r2, r1, #0
 8006a28:	801a      	strh	r2, [r3, #0]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8006a2a:	1dbb      	adds	r3, r7, #6
 8006a2c:	881c      	ldrh	r4, [r3, #0]
 8006a2e:	19bb      	adds	r3, r7, r6
 8006a30:	881a      	ldrh	r2, [r3, #0]
 8006a32:	197b      	adds	r3, r7, r5
 8006a34:	8819      	ldrh	r1, [r3, #0]
 8006a36:	68f8      	ldr	r0, [r7, #12]
 8006a38:	2320      	movs	r3, #32
 8006a3a:	2508      	movs	r5, #8
 8006a3c:	195b      	adds	r3, r3, r5
 8006a3e:	19db      	adds	r3, r3, r7
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	0023      	movs	r3, r4
 8006a46:	f7ff fa8f 	bl	8005f68 <u8g2_draw_hv_line_2dir>
}
 8006a4a:	46c0      	nop			@ (mov r8, r8)
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	b005      	add	sp, #20
 8006a50:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006a52 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8006a52:	b580      	push	{r7, lr}
 8006a54:	b082      	sub	sp, #8
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2226      	movs	r2, #38	@ 0x26
 8006a5e:	2100      	movs	r1, #0
 8006a60:	5499      	strb	r1, [r3, r2]
}
 8006a62:	46c0      	nop			@ (mov r8, r8)
 8006a64:	46bd      	mov	sp, r7
 8006a66:	b002      	add	sp, #8
 8006a68:	bd80      	pop	{r7, pc}
	...

08006a6c <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b082      	sub	sp, #8
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	000a      	movs	r2, r1
 8006a76:	1cfb      	adds	r3, r7, #3
 8006a78:	701a      	strb	r2, [r3, #0]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8006a7a:	1cfb      	adds	r3, r7, #3
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d003      	beq.n	8006a8a <u8x8_ascii_next+0x1e>
 8006a82:	1cfb      	adds	r3, r7, #3
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	2b0a      	cmp	r3, #10
 8006a88:	d101      	bne.n	8006a8e <u8x8_ascii_next+0x22>
    return 0x0ffff;	/* end of string detected*/
 8006a8a:	4b04      	ldr	r3, [pc, #16]	@ (8006a9c <u8x8_ascii_next+0x30>)
 8006a8c:	e002      	b.n	8006a94 <u8x8_ascii_next+0x28>
  return b;
 8006a8e:	1cfb      	adds	r3, r7, #3
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	b29b      	uxth	r3, r3
}
 8006a94:	0018      	movs	r0, r3
 8006a96:	46bd      	mov	sp, r7
 8006a98:	b002      	add	sp, #8
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	0000ffff 	.word	0x0000ffff

08006aa0 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8006aa0:	b590      	push	{r4, r7, lr}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	000a      	movs	r2, r1
 8006aaa:	1cfb      	adds	r3, r7, #3
 8006aac:	701a      	strb	r2, [r3, #0]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	691c      	ldr	r4, [r3, #16]
 8006ab2:	1cfb      	adds	r3, r7, #3
 8006ab4:	781a      	ldrb	r2, [r3, #0]
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	2300      	movs	r3, #0
 8006aba:	2120      	movs	r1, #32
 8006abc:	47a0      	blx	r4
 8006abe:	0003      	movs	r3, r0
}
 8006ac0:	0018      	movs	r0, r3
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	b003      	add	sp, #12
 8006ac6:	bd90      	pop	{r4, r7, pc}

08006ac8 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8006ac8:	b590      	push	{r4, r7, lr}
 8006aca:	b085      	sub	sp, #20
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	60f8      	str	r0, [r7, #12]
 8006ad0:	607a      	str	r2, [r7, #4]
 8006ad2:	200b      	movs	r0, #11
 8006ad4:	183b      	adds	r3, r7, r0
 8006ad6:	1c0a      	adds	r2, r1, #0
 8006ad8:	701a      	strb	r2, [r3, #0]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	691c      	ldr	r4, [r3, #16]
 8006ade:	6879      	ldr	r1, [r7, #4]
 8006ae0:	183b      	adds	r3, r7, r0
 8006ae2:	781a      	ldrb	r2, [r3, #0]
 8006ae4:	68f8      	ldr	r0, [r7, #12]
 8006ae6:	000b      	movs	r3, r1
 8006ae8:	2117      	movs	r1, #23
 8006aea:	47a0      	blx	r4
 8006aec:	0003      	movs	r3, r0
}
 8006aee:	0018      	movs	r0, r3
 8006af0:	46bd      	mov	sp, r7
 8006af2:	b005      	add	sp, #20
 8006af4:	bd90      	pop	{r4, r7, pc}

08006af6 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8006af6:	b580      	push	{r7, lr}
 8006af8:	b082      	sub	sp, #8
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
 8006afe:	000a      	movs	r2, r1
 8006b00:	1cfb      	adds	r3, r7, #3
 8006b02:	701a      	strb	r2, [r3, #0]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8006b04:	1cfa      	adds	r2, r7, #3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2101      	movs	r1, #1
 8006b0a:	0018      	movs	r0, r3
 8006b0c:	f7ff ffdc 	bl	8006ac8 <u8x8_byte_SendBytes>
 8006b10:	0003      	movs	r3, r0
}
 8006b12:	0018      	movs	r0, r3
 8006b14:	46bd      	mov	sp, r7
 8006b16:	b002      	add	sp, #8
 8006b18:	bd80      	pop	{r7, pc}

08006b1a <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8006b1a:	b590      	push	{r4, r7, lr}
 8006b1c:	b083      	sub	sp, #12
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
 8006b22:	000a      	movs	r2, r1
 8006b24:	1cfb      	adds	r3, r7, #3
 8006b26:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	68dc      	ldr	r4, [r3, #12]
 8006b2c:	1cfb      	adds	r3, r7, #3
 8006b2e:	781a      	ldrb	r2, [r3, #0]
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	2300      	movs	r3, #0
 8006b34:	2115      	movs	r1, #21
 8006b36:	47a0      	blx	r4
 8006b38:	0003      	movs	r3, r0
}
 8006b3a:	0018      	movs	r0, r3
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	b003      	add	sp, #12
 8006b40:	bd90      	pop	{r4, r7, pc}

08006b42 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8006b42:	b590      	push	{r4, r7, lr}
 8006b44:	b083      	sub	sp, #12
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
 8006b4a:	000a      	movs	r2, r1
 8006b4c:	1cfb      	adds	r3, r7, #3
 8006b4e:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	68dc      	ldr	r4, [r3, #12]
 8006b54:	1cfb      	adds	r3, r7, #3
 8006b56:	781a      	ldrb	r2, [r3, #0]
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	2116      	movs	r1, #22
 8006b5e:	47a0      	blx	r4
 8006b60:	0003      	movs	r3, r0
}
 8006b62:	0018      	movs	r0, r3
 8006b64:	46bd      	mov	sp, r7
 8006b66:	b003      	add	sp, #12
 8006b68:	bd90      	pop	{r4, r7, pc}

08006b6a <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8006b6a:	b590      	push	{r4, r7, lr}
 8006b6c:	b085      	sub	sp, #20
 8006b6e:	af00      	add	r7, sp, #0
 8006b70:	60f8      	str	r0, [r7, #12]
 8006b72:	607a      	str	r2, [r7, #4]
 8006b74:	200b      	movs	r0, #11
 8006b76:	183b      	adds	r3, r7, r0
 8006b78:	1c0a      	adds	r2, r1, #0
 8006b7a:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	68dc      	ldr	r4, [r3, #12]
 8006b80:	6879      	ldr	r1, [r7, #4]
 8006b82:	183b      	adds	r3, r7, r0
 8006b84:	781a      	ldrb	r2, [r3, #0]
 8006b86:	68f8      	ldr	r0, [r7, #12]
 8006b88:	000b      	movs	r3, r1
 8006b8a:	2117      	movs	r1, #23
 8006b8c:	47a0      	blx	r4
 8006b8e:	0003      	movs	r3, r0
}
 8006b90:	0018      	movs	r0, r3
 8006b92:	46bd      	mov	sp, r7
 8006b94:	b005      	add	sp, #20
 8006b96:	bd90      	pop	{r4, r7, pc}

08006b98 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8006b98:	b590      	push	{r4, r7, lr}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	68dc      	ldr	r4, [r3, #12]
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	2200      	movs	r2, #0
 8006baa:	2118      	movs	r1, #24
 8006bac:	47a0      	blx	r4
 8006bae:	0003      	movs	r3, r0
}
 8006bb0:	0018      	movs	r0, r3
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	b003      	add	sp, #12
 8006bb6:	bd90      	pop	{r4, r7, pc}

08006bb8 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8006bb8:	b590      	push	{r4, r7, lr}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	68dc      	ldr	r4, [r3, #12]
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	2200      	movs	r2, #0
 8006bca:	2119      	movs	r1, #25
 8006bcc:	47a0      	blx	r4
 8006bce:	0003      	movs	r3, r0
}
 8006bd0:	0018      	movs	r0, r3
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	b003      	add	sp, #12
 8006bd6:	bd90      	pop	{r4, r7, pc}

08006bd8 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8006bd8:	b590      	push	{r4, r7, lr}
 8006bda:	b085      	sub	sp, #20
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8006be2:	210f      	movs	r1, #15
 8006be4:	187b      	adds	r3, r7, r1
 8006be6:	683a      	ldr	r2, [r7, #0]
 8006be8:	7812      	ldrb	r2, [r2, #0]
 8006bea:	701a      	strb	r2, [r3, #0]
    data++;
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	3301      	adds	r3, #1
 8006bf0:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8006bf2:	187b      	adds	r3, r7, r1
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	2bfe      	cmp	r3, #254	@ 0xfe
 8006bf8:	d038      	beq.n	8006c6c <u8x8_cad_SendSequence+0x94>
 8006bfa:	dc48      	bgt.n	8006c8e <u8x8_cad_SendSequence+0xb6>
 8006bfc:	2b19      	cmp	r3, #25
 8006bfe:	dc46      	bgt.n	8006c8e <u8x8_cad_SendSequence+0xb6>
 8006c00:	2b18      	cmp	r3, #24
 8006c02:	da29      	bge.n	8006c58 <u8x8_cad_SendSequence+0x80>
 8006c04:	2b16      	cmp	r3, #22
 8006c06:	dc02      	bgt.n	8006c0e <u8x8_cad_SendSequence+0x36>
 8006c08:	2b15      	cmp	r3, #21
 8006c0a:	da03      	bge.n	8006c14 <u8x8_cad_SendSequence+0x3c>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8006c0c:	e03f      	b.n	8006c8e <u8x8_cad_SendSequence+0xb6>
    switch( cmd )
 8006c0e:	2b17      	cmp	r3, #23
 8006c10:	d013      	beq.n	8006c3a <u8x8_cad_SendSequence+0x62>
	return;
 8006c12:	e03c      	b.n	8006c8e <u8x8_cad_SendSequence+0xb6>
	  v = *data;
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	781a      	ldrb	r2, [r3, #0]
 8006c18:	210e      	movs	r1, #14
 8006c1a:	187b      	adds	r3, r7, r1
 8006c1c:	701a      	strb	r2, [r3, #0]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	68dc      	ldr	r4, [r3, #12]
 8006c22:	187b      	adds	r3, r7, r1
 8006c24:	781a      	ldrb	r2, [r3, #0]
 8006c26:	230f      	movs	r3, #15
 8006c28:	18fb      	adds	r3, r7, r3
 8006c2a:	7819      	ldrb	r1, [r3, #0]
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	2300      	movs	r3, #0
 8006c30:	47a0      	blx	r4
	  data++;
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	3301      	adds	r3, #1
 8006c36:	603b      	str	r3, [r7, #0]
	  break;
 8006c38:	e028      	b.n	8006c8c <u8x8_cad_SendSequence+0xb4>
	  v = *data;
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	781a      	ldrb	r2, [r3, #0]
 8006c3e:	210e      	movs	r1, #14
 8006c40:	187b      	adds	r3, r7, r1
 8006c42:	701a      	strb	r2, [r3, #0]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8006c44:	187a      	adds	r2, r7, r1
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2101      	movs	r1, #1
 8006c4a:	0018      	movs	r0, r3
 8006c4c:	f7ff ff8d 	bl	8006b6a <u8x8_cad_SendData>
	  data++;
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	3301      	adds	r3, #1
 8006c54:	603b      	str	r3, [r7, #0]
	  break;
 8006c56:	e019      	b.n	8006c8c <u8x8_cad_SendSequence+0xb4>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	68dc      	ldr	r4, [r3, #12]
 8006c5c:	230f      	movs	r3, #15
 8006c5e:	18fb      	adds	r3, r7, r3
 8006c60:	7819      	ldrb	r1, [r3, #0]
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	2300      	movs	r3, #0
 8006c66:	2200      	movs	r2, #0
 8006c68:	47a0      	blx	r4
	  break;
 8006c6a:	e00f      	b.n	8006c8c <u8x8_cad_SendSequence+0xb4>
	  v = *data;
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	781a      	ldrb	r2, [r3, #0]
 8006c70:	210e      	movs	r1, #14
 8006c72:	187b      	adds	r3, r7, r1
 8006c74:	701a      	strb	r2, [r3, #0]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8006c76:	187b      	adds	r3, r7, r1
 8006c78:	781a      	ldrb	r2, [r3, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2129      	movs	r1, #41	@ 0x29
 8006c7e:	0018      	movs	r0, r3
 8006c80:	f000 fa26 	bl	80070d0 <u8x8_gpio_call>
	  data++;
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	3301      	adds	r3, #1
 8006c88:	603b      	str	r3, [r7, #0]
	  break;
 8006c8a:	46c0      	nop			@ (mov r8, r8)
    cmd = *data;
 8006c8c:	e7a9      	b.n	8006be2 <u8x8_cad_SendSequence+0xa>
	return;
 8006c8e:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 8006c90:	46bd      	mov	sp, r7
 8006c92:	b005      	add	sp, #20
 8006c94:	bd90      	pop	{r4, r7, pc}
	...

08006c98 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8006c98:	b5b0      	push	{r4, r5, r7, lr}
 8006c9a:	b084      	sub	sp, #16
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	0008      	movs	r0, r1
 8006ca2:	0011      	movs	r1, r2
 8006ca4:	607b      	str	r3, [r7, #4]
 8006ca6:	240b      	movs	r4, #11
 8006ca8:	193b      	adds	r3, r7, r4
 8006caa:	1c02      	adds	r2, r0, #0
 8006cac:	701a      	strb	r2, [r3, #0]
 8006cae:	230a      	movs	r3, #10
 8006cb0:	18fb      	adds	r3, r7, r3
 8006cb2:	1c0a      	adds	r2, r1, #0
 8006cb4:	701a      	strb	r2, [r3, #0]
  switch(msg)
 8006cb6:	193b      	adds	r3, r7, r4
 8006cb8:	781b      	ldrb	r3, [r3, #0]
 8006cba:	3b14      	subs	r3, #20
 8006cbc:	2b05      	cmp	r3, #5
 8006cbe:	d833      	bhi.n	8006d28 <u8x8_cad_001+0x90>
 8006cc0:	009a      	lsls	r2, r3, #2
 8006cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8006d38 <u8x8_cad_001+0xa0>)
 8006cc4:	18d3      	adds	r3, r2, r3
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	469f      	mov	pc, r3
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2100      	movs	r1, #0
 8006cce:	0018      	movs	r0, r3
 8006cd0:	f7ff fee6 	bl	8006aa0 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8006cd4:	230a      	movs	r3, #10
 8006cd6:	18fb      	adds	r3, r7, r3
 8006cd8:	781a      	ldrb	r2, [r3, #0]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	0011      	movs	r1, r2
 8006cde:	0018      	movs	r0, r3
 8006ce0:	f7ff ff09 	bl	8006af6 <u8x8_byte_SendByte>
      break;
 8006ce4:	e022      	b.n	8006d2c <u8x8_cad_001+0x94>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2100      	movs	r1, #0
 8006cea:	0018      	movs	r0, r3
 8006cec:	f7ff fed8 	bl	8006aa0 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8006cf0:	230a      	movs	r3, #10
 8006cf2:	18fb      	adds	r3, r7, r3
 8006cf4:	781a      	ldrb	r2, [r3, #0]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	0011      	movs	r1, r2
 8006cfa:	0018      	movs	r0, r3
 8006cfc:	f7ff fefb 	bl	8006af6 <u8x8_byte_SendByte>
      break;
 8006d00:	e014      	b.n	8006d2c <u8x8_cad_001+0x94>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2101      	movs	r1, #1
 8006d06:	0018      	movs	r0, r3
 8006d08:	f7ff feca 	bl	8006aa0 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	691c      	ldr	r4, [r3, #16]
 8006d10:	687d      	ldr	r5, [r7, #4]
 8006d12:	230a      	movs	r3, #10
 8006d14:	18fb      	adds	r3, r7, r3
 8006d16:	781a      	ldrb	r2, [r3, #0]
 8006d18:	230b      	movs	r3, #11
 8006d1a:	18fb      	adds	r3, r7, r3
 8006d1c:	7819      	ldrb	r1, [r3, #0]
 8006d1e:	68f8      	ldr	r0, [r7, #12]
 8006d20:	002b      	movs	r3, r5
 8006d22:	47a0      	blx	r4
 8006d24:	0003      	movs	r3, r0
 8006d26:	e002      	b.n	8006d2e <u8x8_cad_001+0x96>
    default:
      return 0;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	e000      	b.n	8006d2e <u8x8_cad_001+0x96>
  }
  return 1;
 8006d2c:	2301      	movs	r3, #1
}
 8006d2e:	0018      	movs	r0, r3
 8006d30:	46bd      	mov	sp, r7
 8006d32:	b004      	add	sp, #16
 8006d34:	bdb0      	pop	{r4, r5, r7, pc}
 8006d36:	46c0      	nop			@ (mov r8, r8)
 8006d38:	08008ff8 	.word	0x08008ff8

08006d3c <u8x8_d_sh1107_generic>:
  }
  return 1;
}

static uint8_t u8x8_d_sh1107_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8006d3c:	b590      	push	{r4, r7, lr}
 8006d3e:	b087      	sub	sp, #28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	0008      	movs	r0, r1
 8006d46:	0011      	movs	r1, r2
 8006d48:	607b      	str	r3, [r7, #4]
 8006d4a:	240b      	movs	r4, #11
 8006d4c:	193b      	adds	r3, r7, r4
 8006d4e:	1c02      	adds	r2, r0, #0
 8006d50:	701a      	strb	r2, [r3, #0]
 8006d52:	230a      	movs	r3, #10
 8006d54:	18fb      	adds	r3, r7, r3
 8006d56:	1c0a      	adds	r2, r1, #0
 8006d58:	701a      	strb	r2, [r3, #0]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8006d5a:	193b      	adds	r3, r7, r4
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	2b0f      	cmp	r3, #15
 8006d60:	d052      	beq.n	8006e08 <u8x8_d_sh1107_generic+0xcc>
 8006d62:	dd00      	ble.n	8006d66 <u8x8_d_sh1107_generic+0x2a>
 8006d64:	e0a7      	b.n	8006eb6 <u8x8_d_sh1107_generic+0x17a>
 8006d66:	2b0e      	cmp	r3, #14
 8006d68:	d038      	beq.n	8006ddc <u8x8_d_sh1107_generic+0xa0>
 8006d6a:	dd00      	ble.n	8006d6e <u8x8_d_sh1107_generic+0x32>
 8006d6c:	e0a3      	b.n	8006eb6 <u8x8_d_sh1107_generic+0x17a>
 8006d6e:	2b0b      	cmp	r3, #11
 8006d70:	d002      	beq.n	8006d78 <u8x8_d_sh1107_generic+0x3c>
 8006d72:	2b0d      	cmp	r3, #13
 8006d74:	d013      	beq.n	8006d9e <u8x8_d_sh1107_generic+0x62>
 8006d76:	e09e      	b.n	8006eb6 <u8x8_d_sh1107_generic+0x17a>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_init_seq);    
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8006d78:	230a      	movs	r3, #10
 8006d7a:	18fb      	adds	r3, r7, r3
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d106      	bne.n	8006d90 <u8x8_d_sh1107_generic+0x54>
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_powersave0_seq);
 8006d82:	4a50      	ldr	r2, [pc, #320]	@ (8006ec4 <u8x8_d_sh1107_generic+0x188>)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	0011      	movs	r1, r2
 8006d88:	0018      	movs	r0, r3
 8006d8a:	f7ff ff25 	bl	8006bd8 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_powersave1_seq);
      break;
 8006d8e:	e094      	b.n	8006eba <u8x8_d_sh1107_generic+0x17e>
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_powersave1_seq);
 8006d90:	4a4d      	ldr	r2, [pc, #308]	@ (8006ec8 <u8x8_d_sh1107_generic+0x18c>)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	0011      	movs	r1, r2
 8006d96:	0018      	movs	r0, r3
 8006d98:	f7ff ff1e 	bl	8006bd8 <u8x8_cad_SendSequence>
      break;
 8006d9c:	e08d      	b.n	8006eba <u8x8_d_sh1107_generic+0x17e>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 8006d9e:	230a      	movs	r3, #10
 8006da0:	18fb      	adds	r3, r7, r3
 8006da2:	781b      	ldrb	r3, [r3, #0]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d10c      	bne.n	8006dc2 <u8x8_d_sh1107_generic+0x86>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_flip0_seq);
 8006da8:	4a48      	ldr	r2, [pc, #288]	@ (8006ecc <u8x8_d_sh1107_generic+0x190>)
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	0011      	movs	r1, r2
 8006dae:	0018      	movs	r0, r3
 8006db0:	f7ff ff12 	bl	8006bd8 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	7c99      	ldrb	r1, [r3, #18]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2222      	movs	r2, #34	@ 0x22
 8006dbe:	5499      	strb	r1, [r3, r2]
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 8006dc0:	e07b      	b.n	8006eba <u8x8_d_sh1107_generic+0x17e>
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_flip1_seq);
 8006dc2:	4a43      	ldr	r2, [pc, #268]	@ (8006ed0 <u8x8_d_sh1107_generic+0x194>)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	0011      	movs	r1, r2
 8006dc8:	0018      	movs	r0, r3
 8006dca:	f7ff ff05 	bl	8006bd8 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	7cd9      	ldrb	r1, [r3, #19]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2222      	movs	r2, #34	@ 0x22
 8006dd8:	5499      	strb	r1, [r3, r2]
      break;
 8006dda:	e06e      	b.n	8006eba <u8x8_d_sh1107_generic+0x17e>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	0018      	movs	r0, r3
 8006de0:	f7ff feda 	bl	8006b98 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2181      	movs	r1, #129	@ 0x81
 8006de8:	0018      	movs	r0, r3
 8006dea:	f7ff fe96 	bl	8006b1a <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* sh1107 has range from 0 to 255 */
 8006dee:	230a      	movs	r3, #10
 8006df0:	18fb      	adds	r3, r7, r3
 8006df2:	781a      	ldrb	r2, [r3, #0]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	0011      	movs	r1, r2
 8006df8:	0018      	movs	r0, r3
 8006dfa:	f7ff fea2 	bl	8006b42 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	0018      	movs	r0, r3
 8006e02:	f7ff fed9 	bl	8006bb8 <u8x8_cad_EndTransfer>
      break;
 8006e06:	e058      	b.n	8006eba <u8x8_d_sh1107_generic+0x17e>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	0018      	movs	r0, r3
 8006e0c:	f7ff fec4 	bl	8006b98 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 8006e10:	2417      	movs	r4, #23
 8006e12:	193b      	adds	r3, r7, r4
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	7952      	ldrb	r2, [r2, #5]
 8006e18:	701a      	strb	r2, [r3, #0]
      x *= 8;
 8006e1a:	193b      	adds	r3, r7, r4
 8006e1c:	193a      	adds	r2, r7, r4
 8006e1e:	7812      	ldrb	r2, [r2, #0]
 8006e20:	00d2      	lsls	r2, r2, #3
 8006e22:	701a      	strb	r2, [r3, #0]
      x += u8x8->x_offset;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2222      	movs	r2, #34	@ 0x22
 8006e28:	5c99      	ldrb	r1, [r3, r2]
 8006e2a:	193b      	adds	r3, r7, r4
 8006e2c:	193a      	adds	r2, r7, r4
 8006e2e:	7812      	ldrb	r2, [r2, #0]
 8006e30:	188a      	adds	r2, r1, r2
 8006e32:	701a      	strb	r2, [r3, #0]

      //u8x8_cad_SendCmd(u8x8, 0x040 ); /* set line offset to 0 */

      // set column address
      u8x8_cad_SendCmd(u8x8, 0x010 | (x >> 4));
 8006e34:	193b      	adds	r3, r7, r4
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	091b      	lsrs	r3, r3, #4
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	2210      	movs	r2, #16
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	0011      	movs	r1, r2
 8006e46:	0018      	movs	r0, r3
 8006e48:	f7ff fe67 	bl	8006b1a <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x & 15))); /* probably wrong, should be SendCmd */
 8006e4c:	193b      	adds	r3, r7, r4
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	220f      	movs	r2, #15
 8006e52:	4013      	ands	r3, r2
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	0011      	movs	r1, r2
 8006e5a:	0018      	movs	r0, r3
 8006e5c:	f7ff fe5d 	bl	8006b1a <u8x8_cad_SendCmd>
      
      // set page address
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos)); /* probably wrong, should be SendCmd */
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	799b      	ldrb	r3, [r3, #6]
 8006e64:	2250      	movs	r2, #80	@ 0x50
 8006e66:	4252      	negs	r2, r2
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	b2da      	uxtb	r2, r3
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	0011      	movs	r1, r2
 8006e70:	0018      	movs	r0, r3
 8006e72:	f7ff fe52 	bl	8006b1a <u8x8_cad_SendCmd>
    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8006e76:	2116      	movs	r1, #22
 8006e78:	187b      	adds	r3, r7, r1
 8006e7a:	687a      	ldr	r2, [r7, #4]
 8006e7c:	7912      	ldrb	r2, [r2, #4]
 8006e7e:	701a      	strb	r2, [r3, #0]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8006e86:	187b      	adds	r3, r7, r1
 8006e88:	781b      	ldrb	r3, [r3, #0]
 8006e8a:	00db      	lsls	r3, r3, #3
 8006e8c:	b2d9      	uxtb	r1, r3
 8006e8e:	693a      	ldr	r2, [r7, #16]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	0018      	movs	r0, r3
 8006e94:	f7ff fe69 	bl	8006b6a <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 8006e98:	210a      	movs	r1, #10
 8006e9a:	187b      	adds	r3, r7, r1
 8006e9c:	781a      	ldrb	r2, [r3, #0]
 8006e9e:	187b      	adds	r3, r7, r1
 8006ea0:	3a01      	subs	r2, #1
 8006ea2:	701a      	strb	r2, [r3, #0]
      } while( arg_int > 0 );
 8006ea4:	187b      	adds	r3, r7, r1
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1e4      	bne.n	8006e76 <u8x8_d_sh1107_generic+0x13a>
      
      u8x8_cad_EndTransfer(u8x8);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	0018      	movs	r0, r3
 8006eb0:	f7ff fe82 	bl	8006bb8 <u8x8_cad_EndTransfer>
      break;
 8006eb4:	e001      	b.n	8006eba <u8x8_d_sh1107_generic+0x17e>
    default:
      return 0;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	e000      	b.n	8006ebc <u8x8_d_sh1107_generic+0x180>
  }
  return 1;
 8006eba:	2301      	movs	r3, #1
}
 8006ebc:	0018      	movs	r0, r3
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	b007      	add	sp, #28
 8006ec2:	bd90      	pop	{r4, r7, pc}
 8006ec4:	08009010 	.word	0x08009010
 8006ec8:	08009018 	.word	0x08009018
 8006ecc:	08009020 	.word	0x08009020
 8006ed0:	08009028 	.word	0x08009028

08006ed4 <u8x8_d_sh1107_seeed_128x128>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 128
};

uint8_t u8x8_d_sh1107_seeed_128x128(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8006ed4:	b5b0      	push	{r4, r5, r7, lr}
 8006ed6:	b084      	sub	sp, #16
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	60f8      	str	r0, [r7, #12]
 8006edc:	0008      	movs	r0, r1
 8006ede:	0011      	movs	r1, r2
 8006ee0:	607b      	str	r3, [r7, #4]
 8006ee2:	250b      	movs	r5, #11
 8006ee4:	197b      	adds	r3, r7, r5
 8006ee6:	1c02      	adds	r2, r0, #0
 8006ee8:	701a      	strb	r2, [r3, #0]
 8006eea:	200a      	movs	r0, #10
 8006eec:	183b      	adds	r3, r7, r0
 8006eee:	1c0a      	adds	r2, r1, #0
 8006ef0:	701a      	strb	r2, [r3, #0]
    
  if ( u8x8_d_sh1107_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 8006ef2:	687c      	ldr	r4, [r7, #4]
 8006ef4:	183b      	adds	r3, r7, r0
 8006ef6:	781a      	ldrb	r2, [r3, #0]
 8006ef8:	197b      	adds	r3, r7, r5
 8006efa:	7819      	ldrb	r1, [r3, #0]
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	0023      	movs	r3, r4
 8006f00:	f7ff ff1c 	bl	8006d3c <u8x8_d_sh1107_generic>
 8006f04:	1e03      	subs	r3, r0, #0
 8006f06:	d001      	beq.n	8006f0c <u8x8_d_sh1107_seeed_128x128+0x38>
    return 1;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e01b      	b.n	8006f44 <u8x8_d_sh1107_seeed_128x128+0x70>
  
  switch(msg)
 8006f0c:	230b      	movs	r3, #11
 8006f0e:	18fb      	adds	r3, r7, r3
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	2b09      	cmp	r3, #9
 8006f14:	d00c      	beq.n	8006f30 <u8x8_d_sh1107_seeed_128x128+0x5c>
 8006f16:	2b0a      	cmp	r3, #10
 8006f18:	d111      	bne.n	8006f3e <u8x8_d_sh1107_seeed_128x128+0x6a>
  {
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	0018      	movs	r0, r3
 8006f1e:	f000 f82b 	bl	8006f78 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_128x128_init_seq); 
 8006f22:	4a0a      	ldr	r2, [pc, #40]	@ (8006f4c <u8x8_d_sh1107_seeed_128x128+0x78>)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	0011      	movs	r1, r2
 8006f28:	0018      	movs	r0, r3
 8006f2a:	f7ff fe55 	bl	8006bd8 <u8x8_cad_SendSequence>
      break;
 8006f2e:	e008      	b.n	8006f42 <u8x8_d_sh1107_seeed_128x128+0x6e>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_seeed_128x128_display_info);
 8006f30:	4a07      	ldr	r2, [pc, #28]	@ (8006f50 <u8x8_d_sh1107_seeed_128x128+0x7c>)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	0011      	movs	r1, r2
 8006f36:	0018      	movs	r0, r3
 8006f38:	f000 f80c 	bl	8006f54 <u8x8_d_helper_display_setup_memory>
      break;
 8006f3c:	e001      	b.n	8006f42 <u8x8_d_sh1107_seeed_128x128+0x6e>
    default:
      return 0;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	e000      	b.n	8006f44 <u8x8_d_sh1107_seeed_128x128+0x70>
  }
  return 1;
 8006f42:	2301      	movs	r3, #1
}
 8006f44:	0018      	movs	r0, r3
 8006f46:	46bd      	mov	sp, r7
 8006f48:	b004      	add	sp, #16
 8006f4a:	bdb0      	pop	{r4, r5, r7, pc}
 8006f4c:	08009030 	.word	0x08009030
 8006f50:	08009060 	.word	0x08009060

08006f54 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b082      	sub	sp, #8
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	683a      	ldr	r2, [r7, #0]
 8006f62:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	7c99      	ldrb	r1, [r3, #18]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2222      	movs	r2, #34	@ 0x22
 8006f6e:	5499      	strb	r1, [r3, r2]
}
 8006f70:	46c0      	nop			@ (mov r8, r8)
 8006f72:	46bd      	mov	sp, r7
 8006f74:	b002      	add	sp, #8
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8006f78:	b590      	push	{r4, r7, lr}
 8006f7a:	b083      	sub	sp, #12
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);             /* macro, which calls gpio_and_delay_cb with U8X8_MSG_GPIO_AND_DELAY_INIT */
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	695c      	ldr	r4, [r3, #20]
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	2300      	movs	r3, #0
 8006f88:	2200      	movs	r2, #0
 8006f8a:	2128      	movs	r1, #40	@ 0x28
 8006f8c:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	68dc      	ldr	r4, [r3, #12]
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	2300      	movs	r3, #0
 8006f96:	2200      	movs	r2, #0
 8006f98:	2114      	movs	r1, #20
 8006f9a:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	214b      	movs	r1, #75	@ 0x4b
 8006fa2:	0018      	movs	r0, r3
 8006fa4:	f000 f894 	bl	80070d0 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	791a      	ldrb	r2, [r3, #4]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2129      	movs	r1, #41	@ 0x29
 8006fb2:	0018      	movs	r0, r3
 8006fb4:	f000 f88c 	bl	80070d0 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	214b      	movs	r1, #75	@ 0x4b
 8006fbe:	0018      	movs	r0, r3
 8006fc0:	f000 f886 	bl	80070d0 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	791a      	ldrb	r2, [r3, #4]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2129      	movs	r1, #41	@ 0x29
 8006fce:	0018      	movs	r0, r3
 8006fd0:	f000 f87e 	bl	80070d0 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	214b      	movs	r1, #75	@ 0x4b
 8006fda:	0018      	movs	r0, r3
 8006fdc:	f000 f878 	bl	80070d0 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	795a      	ldrb	r2, [r3, #5]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2129      	movs	r1, #41	@ 0x29
 8006fea:	0018      	movs	r0, r3
 8006fec:	f000 f870 	bl	80070d0 <u8x8_gpio_call>
}    
 8006ff0:	46c0      	nop			@ (mov r8, r8)
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	b003      	add	sp, #12
 8006ff6:	bd90      	pop	{r4, r7, pc}

08006ff8 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8006ff8:	b590      	push	{r4, r7, lr}
 8006ffa:	b085      	sub	sp, #20
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	000c      	movs	r4, r1
 8007002:	0010      	movs	r0, r2
 8007004:	0019      	movs	r1, r3
 8007006:	1cfb      	adds	r3, r7, #3
 8007008:	1c22      	adds	r2, r4, #0
 800700a:	701a      	strb	r2, [r3, #0]
 800700c:	1cbb      	adds	r3, r7, #2
 800700e:	1c02      	adds	r2, r0, #0
 8007010:	701a      	strb	r2, [r3, #0]
 8007012:	1c7b      	adds	r3, r7, #1
 8007014:	1c0a      	adds	r2, r1, #0
 8007016:	701a      	strb	r2, [r3, #0]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8007018:	2108      	movs	r1, #8
 800701a:	187b      	adds	r3, r7, r1
 800701c:	1cfa      	adds	r2, r7, #3
 800701e:	7812      	ldrb	r2, [r2, #0]
 8007020:	715a      	strb	r2, [r3, #5]
  tile.y_pos = y;
 8007022:	187b      	adds	r3, r7, r1
 8007024:	1cba      	adds	r2, r7, #2
 8007026:	7812      	ldrb	r2, [r2, #0]
 8007028:	719a      	strb	r2, [r3, #6]
  tile.cnt = cnt;
 800702a:	187b      	adds	r3, r7, r1
 800702c:	1c7a      	adds	r2, r7, #1
 800702e:	7812      	ldrb	r2, [r2, #0]
 8007030:	711a      	strb	r2, [r3, #4]
  tile.tile_ptr = tile_ptr;
 8007032:	187b      	adds	r3, r7, r1
 8007034:	6a3a      	ldr	r2, [r7, #32]
 8007036:	601a      	str	r2, [r3, #0]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	689c      	ldr	r4, [r3, #8]
 800703c:	187b      	adds	r3, r7, r1
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	2201      	movs	r2, #1
 8007042:	210f      	movs	r1, #15
 8007044:	47a0      	blx	r4
 8007046:	0003      	movs	r3, r0
}
 8007048:	0018      	movs	r0, r3
 800704a:	46bd      	mov	sp, r7
 800704c:	b005      	add	sp, #20
 800704e:	bd90      	pop	{r4, r7, pc}

08007050 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8007050:	b590      	push	{r4, r7, lr}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	689c      	ldr	r4, [r3, #8]
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	2300      	movs	r3, #0
 8007060:	2200      	movs	r2, #0
 8007062:	2109      	movs	r1, #9
 8007064:	47a0      	blx	r4
}
 8007066:	46c0      	nop			@ (mov r8, r8)
 8007068:	46bd      	mov	sp, r7
 800706a:	b003      	add	sp, #12
 800706c:	bd90      	pop	{r4, r7, pc}

0800706e <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 800706e:	b590      	push	{r4, r7, lr}
 8007070:	b083      	sub	sp, #12
 8007072:	af00      	add	r7, sp, #0
 8007074:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	689c      	ldr	r4, [r3, #8]
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	2300      	movs	r3, #0
 800707e:	2200      	movs	r2, #0
 8007080:	210a      	movs	r1, #10
 8007082:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8007084:	46c0      	nop			@ (mov r8, r8)
 8007086:	46bd      	mov	sp, r7
 8007088:	b003      	add	sp, #12
 800708a:	bd90      	pop	{r4, r7, pc}

0800708c <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 800708c:	b590      	push	{r4, r7, lr}
 800708e:	b083      	sub	sp, #12
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	000a      	movs	r2, r1
 8007096:	1cfb      	adds	r3, r7, #3
 8007098:	701a      	strb	r2, [r3, #0]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	689c      	ldr	r4, [r3, #8]
 800709e:	1cfb      	adds	r3, r7, #3
 80070a0:	781a      	ldrb	r2, [r3, #0]
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	2300      	movs	r3, #0
 80070a6:	210b      	movs	r1, #11
 80070a8:	47a0      	blx	r4
}
 80070aa:	46c0      	nop			@ (mov r8, r8)
 80070ac:	46bd      	mov	sp, r7
 80070ae:	b003      	add	sp, #12
 80070b0:	bd90      	pop	{r4, r7, pc}

080070b2 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 80070b2:	b590      	push	{r4, r7, lr}
 80070b4:	b083      	sub	sp, #12
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	689c      	ldr	r4, [r3, #8]
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	2300      	movs	r3, #0
 80070c2:	2200      	movs	r2, #0
 80070c4:	2110      	movs	r1, #16
 80070c6:	47a0      	blx	r4
}
 80070c8:	46c0      	nop			@ (mov r8, r8)
 80070ca:	46bd      	mov	sp, r7
 80070cc:	b003      	add	sp, #12
 80070ce:	bd90      	pop	{r4, r7, pc}

080070d0 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80070d0:	b590      	push	{r4, r7, lr}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
 80070d8:	0008      	movs	r0, r1
 80070da:	0011      	movs	r1, r2
 80070dc:	1cfb      	adds	r3, r7, #3
 80070de:	1c02      	adds	r2, r0, #0
 80070e0:	701a      	strb	r2, [r3, #0]
 80070e2:	1cbb      	adds	r3, r7, #2
 80070e4:	1c0a      	adds	r2, r1, #0
 80070e6:	701a      	strb	r2, [r3, #0]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	695c      	ldr	r4, [r3, #20]
 80070ec:	1cbb      	adds	r3, r7, #2
 80070ee:	781a      	ldrb	r2, [r3, #0]
 80070f0:	1cfb      	adds	r3, r7, #3
 80070f2:	7819      	ldrb	r1, [r3, #0]
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	2300      	movs	r3, #0
 80070f8:	47a0      	blx	r4
}
 80070fa:	46c0      	nop			@ (mov r8, r8)
 80070fc:	46bd      	mov	sp, r7
 80070fe:	b003      	add	sp, #12
 8007100:	bd90      	pop	{r4, r7, pc}

08007102 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8007102:	b580      	push	{r7, lr}
 8007104:	b084      	sub	sp, #16
 8007106:	af00      	add	r7, sp, #0
 8007108:	60f8      	str	r0, [r7, #12]
 800710a:	0008      	movs	r0, r1
 800710c:	0011      	movs	r1, r2
 800710e:	607b      	str	r3, [r7, #4]
 8007110:	230b      	movs	r3, #11
 8007112:	18fb      	adds	r3, r7, r3
 8007114:	1c02      	adds	r2, r0, #0
 8007116:	701a      	strb	r2, [r3, #0]
 8007118:	230a      	movs	r3, #10
 800711a:	18fb      	adds	r3, r7, r3
 800711c:	1c0a      	adds	r2, r1, #0
 800711e:	701a      	strb	r2, [r3, #0]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8007120:	2300      	movs	r3, #0
}
 8007122:	0018      	movs	r0, r3
 8007124:	46bd      	mov	sp, r7
 8007126:	b004      	add	sp, #16
 8007128:	bd80      	pop	{r7, pc}
	...

0800712c <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b082      	sub	sp, #8
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a10      	ldr	r2, [pc, #64]	@ (8007180 <u8x8_SetupDefaults+0x54>)
 800713e:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a0f      	ldr	r2, [pc, #60]	@ (8007180 <u8x8_SetupDefaults+0x54>)
 8007144:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4a0d      	ldr	r2, [pc, #52]	@ (8007180 <u8x8_SetupDefaults+0x54>)
 800714a:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a0c      	ldr	r2, [pc, #48]	@ (8007180 <u8x8_SetupDefaults+0x54>)
 8007150:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2223      	movs	r2, #35	@ 0x23
 8007156:	2100      	movs	r1, #0
 8007158:	5499      	strb	r1, [r3, r2]
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2226      	movs	r2, #38	@ 0x26
 800715e:	2100      	movs	r1, #0
 8007160:	5499      	strb	r1, [r3, r2]
    u8x8->bus_clock = 0;		/* issue 769 */
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2224      	movs	r2, #36	@ 0x24
 800716c:	21ff      	movs	r1, #255	@ 0xff
 800716e:	5499      	strb	r1, [r3, r2]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2228      	movs	r2, #40	@ 0x28
 8007174:	21ff      	movs	r1, #255	@ 0xff
 8007176:	5499      	strb	r1, [r3, r2]
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8007178:	46c0      	nop			@ (mov r8, r8)
 800717a:	46bd      	mov	sp, r7
 800717c:	b002      	add	sp, #8
 800717e:	bd80      	pop	{r7, pc}
 8007180:	08007103 	.word	0x08007103

08007184 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b084      	sub	sp, #16
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	607a      	str	r2, [r7, #4]
 8007190:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	0018      	movs	r0, r3
 8007196:	f7ff ffc9 	bl	800712c <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	68ba      	ldr	r2, [r7, #8]
 800719e:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	683a      	ldr	r2, [r7, #0]
 80071aa:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	69ba      	ldr	r2, [r7, #24]
 80071b0:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	0018      	movs	r0, r3
 80071b6:	f7ff ff4b 	bl	8007050 <u8x8_SetupMemory>
}
 80071ba:	46c0      	nop			@ (mov r8, r8)
 80071bc:	46bd      	mov	sp, r7
 80071be:	b004      	add	sp, #16
 80071c0:	bd80      	pop	{r7, pc}
	...

080071c4 <siprintf>:
 80071c4:	b40e      	push	{r1, r2, r3}
 80071c6:	b510      	push	{r4, lr}
 80071c8:	2400      	movs	r4, #0
 80071ca:	490c      	ldr	r1, [pc, #48]	@ (80071fc <siprintf+0x38>)
 80071cc:	b09d      	sub	sp, #116	@ 0x74
 80071ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 80071d0:	9002      	str	r0, [sp, #8]
 80071d2:	9006      	str	r0, [sp, #24]
 80071d4:	9107      	str	r1, [sp, #28]
 80071d6:	9104      	str	r1, [sp, #16]
 80071d8:	4809      	ldr	r0, [pc, #36]	@ (8007200 <siprintf+0x3c>)
 80071da:	490a      	ldr	r1, [pc, #40]	@ (8007204 <siprintf+0x40>)
 80071dc:	cb04      	ldmia	r3!, {r2}
 80071de:	9105      	str	r1, [sp, #20]
 80071e0:	6800      	ldr	r0, [r0, #0]
 80071e2:	a902      	add	r1, sp, #8
 80071e4:	9301      	str	r3, [sp, #4]
 80071e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80071e8:	f000 f99e 	bl	8007528 <_svfiprintf_r>
 80071ec:	9b02      	ldr	r3, [sp, #8]
 80071ee:	701c      	strb	r4, [r3, #0]
 80071f0:	b01d      	add	sp, #116	@ 0x74
 80071f2:	bc10      	pop	{r4}
 80071f4:	bc08      	pop	{r3}
 80071f6:	b003      	add	sp, #12
 80071f8:	4718      	bx	r3
 80071fa:	46c0      	nop			@ (mov r8, r8)
 80071fc:	7fffffff 	.word	0x7fffffff
 8007200:	20000010 	.word	0x20000010
 8007204:	ffff0208 	.word	0xffff0208

08007208 <memset>:
 8007208:	0003      	movs	r3, r0
 800720a:	1882      	adds	r2, r0, r2
 800720c:	4293      	cmp	r3, r2
 800720e:	d100      	bne.n	8007212 <memset+0xa>
 8007210:	4770      	bx	lr
 8007212:	7019      	strb	r1, [r3, #0]
 8007214:	3301      	adds	r3, #1
 8007216:	e7f9      	b.n	800720c <memset+0x4>

08007218 <__errno>:
 8007218:	4b01      	ldr	r3, [pc, #4]	@ (8007220 <__errno+0x8>)
 800721a:	6818      	ldr	r0, [r3, #0]
 800721c:	4770      	bx	lr
 800721e:	46c0      	nop			@ (mov r8, r8)
 8007220:	20000010 	.word	0x20000010

08007224 <__libc_init_array>:
 8007224:	b570      	push	{r4, r5, r6, lr}
 8007226:	2600      	movs	r6, #0
 8007228:	4c0c      	ldr	r4, [pc, #48]	@ (800725c <__libc_init_array+0x38>)
 800722a:	4d0d      	ldr	r5, [pc, #52]	@ (8007260 <__libc_init_array+0x3c>)
 800722c:	1b64      	subs	r4, r4, r5
 800722e:	10a4      	asrs	r4, r4, #2
 8007230:	42a6      	cmp	r6, r4
 8007232:	d109      	bne.n	8007248 <__libc_init_array+0x24>
 8007234:	2600      	movs	r6, #0
 8007236:	f001 fc2d 	bl	8008a94 <_init>
 800723a:	4c0a      	ldr	r4, [pc, #40]	@ (8007264 <__libc_init_array+0x40>)
 800723c:	4d0a      	ldr	r5, [pc, #40]	@ (8007268 <__libc_init_array+0x44>)
 800723e:	1b64      	subs	r4, r4, r5
 8007240:	10a4      	asrs	r4, r4, #2
 8007242:	42a6      	cmp	r6, r4
 8007244:	d105      	bne.n	8007252 <__libc_init_array+0x2e>
 8007246:	bd70      	pop	{r4, r5, r6, pc}
 8007248:	00b3      	lsls	r3, r6, #2
 800724a:	58eb      	ldr	r3, [r5, r3]
 800724c:	4798      	blx	r3
 800724e:	3601      	adds	r6, #1
 8007250:	e7ee      	b.n	8007230 <__libc_init_array+0xc>
 8007252:	00b3      	lsls	r3, r6, #2
 8007254:	58eb      	ldr	r3, [r5, r3]
 8007256:	4798      	blx	r3
 8007258:	3601      	adds	r6, #1
 800725a:	e7f2      	b.n	8007242 <__libc_init_array+0x1e>
 800725c:	08009288 	.word	0x08009288
 8007260:	08009288 	.word	0x08009288
 8007264:	0800928c 	.word	0x0800928c
 8007268:	08009288 	.word	0x08009288

0800726c <__retarget_lock_acquire_recursive>:
 800726c:	4770      	bx	lr

0800726e <__retarget_lock_release_recursive>:
 800726e:	4770      	bx	lr

08007270 <_free_r>:
 8007270:	b570      	push	{r4, r5, r6, lr}
 8007272:	0005      	movs	r5, r0
 8007274:	1e0c      	subs	r4, r1, #0
 8007276:	d010      	beq.n	800729a <_free_r+0x2a>
 8007278:	3c04      	subs	r4, #4
 800727a:	6823      	ldr	r3, [r4, #0]
 800727c:	2b00      	cmp	r3, #0
 800727e:	da00      	bge.n	8007282 <_free_r+0x12>
 8007280:	18e4      	adds	r4, r4, r3
 8007282:	0028      	movs	r0, r5
 8007284:	f000 f8e0 	bl	8007448 <__malloc_lock>
 8007288:	4a1d      	ldr	r2, [pc, #116]	@ (8007300 <_free_r+0x90>)
 800728a:	6813      	ldr	r3, [r2, #0]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d105      	bne.n	800729c <_free_r+0x2c>
 8007290:	6063      	str	r3, [r4, #4]
 8007292:	6014      	str	r4, [r2, #0]
 8007294:	0028      	movs	r0, r5
 8007296:	f000 f8df 	bl	8007458 <__malloc_unlock>
 800729a:	bd70      	pop	{r4, r5, r6, pc}
 800729c:	42a3      	cmp	r3, r4
 800729e:	d908      	bls.n	80072b2 <_free_r+0x42>
 80072a0:	6820      	ldr	r0, [r4, #0]
 80072a2:	1821      	adds	r1, r4, r0
 80072a4:	428b      	cmp	r3, r1
 80072a6:	d1f3      	bne.n	8007290 <_free_r+0x20>
 80072a8:	6819      	ldr	r1, [r3, #0]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	1809      	adds	r1, r1, r0
 80072ae:	6021      	str	r1, [r4, #0]
 80072b0:	e7ee      	b.n	8007290 <_free_r+0x20>
 80072b2:	001a      	movs	r2, r3
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d001      	beq.n	80072be <_free_r+0x4e>
 80072ba:	42a3      	cmp	r3, r4
 80072bc:	d9f9      	bls.n	80072b2 <_free_r+0x42>
 80072be:	6811      	ldr	r1, [r2, #0]
 80072c0:	1850      	adds	r0, r2, r1
 80072c2:	42a0      	cmp	r0, r4
 80072c4:	d10b      	bne.n	80072de <_free_r+0x6e>
 80072c6:	6820      	ldr	r0, [r4, #0]
 80072c8:	1809      	adds	r1, r1, r0
 80072ca:	1850      	adds	r0, r2, r1
 80072cc:	6011      	str	r1, [r2, #0]
 80072ce:	4283      	cmp	r3, r0
 80072d0:	d1e0      	bne.n	8007294 <_free_r+0x24>
 80072d2:	6818      	ldr	r0, [r3, #0]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	1841      	adds	r1, r0, r1
 80072d8:	6011      	str	r1, [r2, #0]
 80072da:	6053      	str	r3, [r2, #4]
 80072dc:	e7da      	b.n	8007294 <_free_r+0x24>
 80072de:	42a0      	cmp	r0, r4
 80072e0:	d902      	bls.n	80072e8 <_free_r+0x78>
 80072e2:	230c      	movs	r3, #12
 80072e4:	602b      	str	r3, [r5, #0]
 80072e6:	e7d5      	b.n	8007294 <_free_r+0x24>
 80072e8:	6820      	ldr	r0, [r4, #0]
 80072ea:	1821      	adds	r1, r4, r0
 80072ec:	428b      	cmp	r3, r1
 80072ee:	d103      	bne.n	80072f8 <_free_r+0x88>
 80072f0:	6819      	ldr	r1, [r3, #0]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	1809      	adds	r1, r1, r0
 80072f6:	6021      	str	r1, [r4, #0]
 80072f8:	6063      	str	r3, [r4, #4]
 80072fa:	6054      	str	r4, [r2, #4]
 80072fc:	e7ca      	b.n	8007294 <_free_r+0x24>
 80072fe:	46c0      	nop			@ (mov r8, r8)
 8007300:	20000c28 	.word	0x20000c28

08007304 <sbrk_aligned>:
 8007304:	b570      	push	{r4, r5, r6, lr}
 8007306:	4e0f      	ldr	r6, [pc, #60]	@ (8007344 <sbrk_aligned+0x40>)
 8007308:	000d      	movs	r5, r1
 800730a:	6831      	ldr	r1, [r6, #0]
 800730c:	0004      	movs	r4, r0
 800730e:	2900      	cmp	r1, #0
 8007310:	d102      	bne.n	8007318 <sbrk_aligned+0x14>
 8007312:	f000 fb95 	bl	8007a40 <_sbrk_r>
 8007316:	6030      	str	r0, [r6, #0]
 8007318:	0029      	movs	r1, r5
 800731a:	0020      	movs	r0, r4
 800731c:	f000 fb90 	bl	8007a40 <_sbrk_r>
 8007320:	1c43      	adds	r3, r0, #1
 8007322:	d103      	bne.n	800732c <sbrk_aligned+0x28>
 8007324:	2501      	movs	r5, #1
 8007326:	426d      	negs	r5, r5
 8007328:	0028      	movs	r0, r5
 800732a:	bd70      	pop	{r4, r5, r6, pc}
 800732c:	2303      	movs	r3, #3
 800732e:	1cc5      	adds	r5, r0, #3
 8007330:	439d      	bics	r5, r3
 8007332:	42a8      	cmp	r0, r5
 8007334:	d0f8      	beq.n	8007328 <sbrk_aligned+0x24>
 8007336:	1a29      	subs	r1, r5, r0
 8007338:	0020      	movs	r0, r4
 800733a:	f000 fb81 	bl	8007a40 <_sbrk_r>
 800733e:	3001      	adds	r0, #1
 8007340:	d1f2      	bne.n	8007328 <sbrk_aligned+0x24>
 8007342:	e7ef      	b.n	8007324 <sbrk_aligned+0x20>
 8007344:	20000c24 	.word	0x20000c24

08007348 <_malloc_r>:
 8007348:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800734a:	2203      	movs	r2, #3
 800734c:	1ccb      	adds	r3, r1, #3
 800734e:	4393      	bics	r3, r2
 8007350:	3308      	adds	r3, #8
 8007352:	0005      	movs	r5, r0
 8007354:	001f      	movs	r7, r3
 8007356:	2b0c      	cmp	r3, #12
 8007358:	d234      	bcs.n	80073c4 <_malloc_r+0x7c>
 800735a:	270c      	movs	r7, #12
 800735c:	42b9      	cmp	r1, r7
 800735e:	d833      	bhi.n	80073c8 <_malloc_r+0x80>
 8007360:	0028      	movs	r0, r5
 8007362:	f000 f871 	bl	8007448 <__malloc_lock>
 8007366:	4e37      	ldr	r6, [pc, #220]	@ (8007444 <_malloc_r+0xfc>)
 8007368:	6833      	ldr	r3, [r6, #0]
 800736a:	001c      	movs	r4, r3
 800736c:	2c00      	cmp	r4, #0
 800736e:	d12f      	bne.n	80073d0 <_malloc_r+0x88>
 8007370:	0039      	movs	r1, r7
 8007372:	0028      	movs	r0, r5
 8007374:	f7ff ffc6 	bl	8007304 <sbrk_aligned>
 8007378:	0004      	movs	r4, r0
 800737a:	1c43      	adds	r3, r0, #1
 800737c:	d15f      	bne.n	800743e <_malloc_r+0xf6>
 800737e:	6834      	ldr	r4, [r6, #0]
 8007380:	9400      	str	r4, [sp, #0]
 8007382:	9b00      	ldr	r3, [sp, #0]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d14a      	bne.n	800741e <_malloc_r+0xd6>
 8007388:	2c00      	cmp	r4, #0
 800738a:	d052      	beq.n	8007432 <_malloc_r+0xea>
 800738c:	6823      	ldr	r3, [r4, #0]
 800738e:	0028      	movs	r0, r5
 8007390:	18e3      	adds	r3, r4, r3
 8007392:	9900      	ldr	r1, [sp, #0]
 8007394:	9301      	str	r3, [sp, #4]
 8007396:	f000 fb53 	bl	8007a40 <_sbrk_r>
 800739a:	9b01      	ldr	r3, [sp, #4]
 800739c:	4283      	cmp	r3, r0
 800739e:	d148      	bne.n	8007432 <_malloc_r+0xea>
 80073a0:	6823      	ldr	r3, [r4, #0]
 80073a2:	0028      	movs	r0, r5
 80073a4:	1aff      	subs	r7, r7, r3
 80073a6:	0039      	movs	r1, r7
 80073a8:	f7ff ffac 	bl	8007304 <sbrk_aligned>
 80073ac:	3001      	adds	r0, #1
 80073ae:	d040      	beq.n	8007432 <_malloc_r+0xea>
 80073b0:	6823      	ldr	r3, [r4, #0]
 80073b2:	19db      	adds	r3, r3, r7
 80073b4:	6023      	str	r3, [r4, #0]
 80073b6:	6833      	ldr	r3, [r6, #0]
 80073b8:	685a      	ldr	r2, [r3, #4]
 80073ba:	2a00      	cmp	r2, #0
 80073bc:	d133      	bne.n	8007426 <_malloc_r+0xde>
 80073be:	9b00      	ldr	r3, [sp, #0]
 80073c0:	6033      	str	r3, [r6, #0]
 80073c2:	e019      	b.n	80073f8 <_malloc_r+0xb0>
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	dac9      	bge.n	800735c <_malloc_r+0x14>
 80073c8:	230c      	movs	r3, #12
 80073ca:	602b      	str	r3, [r5, #0]
 80073cc:	2000      	movs	r0, #0
 80073ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80073d0:	6821      	ldr	r1, [r4, #0]
 80073d2:	1bc9      	subs	r1, r1, r7
 80073d4:	d420      	bmi.n	8007418 <_malloc_r+0xd0>
 80073d6:	290b      	cmp	r1, #11
 80073d8:	d90a      	bls.n	80073f0 <_malloc_r+0xa8>
 80073da:	19e2      	adds	r2, r4, r7
 80073dc:	6027      	str	r7, [r4, #0]
 80073de:	42a3      	cmp	r3, r4
 80073e0:	d104      	bne.n	80073ec <_malloc_r+0xa4>
 80073e2:	6032      	str	r2, [r6, #0]
 80073e4:	6863      	ldr	r3, [r4, #4]
 80073e6:	6011      	str	r1, [r2, #0]
 80073e8:	6053      	str	r3, [r2, #4]
 80073ea:	e005      	b.n	80073f8 <_malloc_r+0xb0>
 80073ec:	605a      	str	r2, [r3, #4]
 80073ee:	e7f9      	b.n	80073e4 <_malloc_r+0x9c>
 80073f0:	6862      	ldr	r2, [r4, #4]
 80073f2:	42a3      	cmp	r3, r4
 80073f4:	d10e      	bne.n	8007414 <_malloc_r+0xcc>
 80073f6:	6032      	str	r2, [r6, #0]
 80073f8:	0028      	movs	r0, r5
 80073fa:	f000 f82d 	bl	8007458 <__malloc_unlock>
 80073fe:	0020      	movs	r0, r4
 8007400:	2207      	movs	r2, #7
 8007402:	300b      	adds	r0, #11
 8007404:	1d23      	adds	r3, r4, #4
 8007406:	4390      	bics	r0, r2
 8007408:	1ac2      	subs	r2, r0, r3
 800740a:	4298      	cmp	r0, r3
 800740c:	d0df      	beq.n	80073ce <_malloc_r+0x86>
 800740e:	1a1b      	subs	r3, r3, r0
 8007410:	50a3      	str	r3, [r4, r2]
 8007412:	e7dc      	b.n	80073ce <_malloc_r+0x86>
 8007414:	605a      	str	r2, [r3, #4]
 8007416:	e7ef      	b.n	80073f8 <_malloc_r+0xb0>
 8007418:	0023      	movs	r3, r4
 800741a:	6864      	ldr	r4, [r4, #4]
 800741c:	e7a6      	b.n	800736c <_malloc_r+0x24>
 800741e:	9c00      	ldr	r4, [sp, #0]
 8007420:	6863      	ldr	r3, [r4, #4]
 8007422:	9300      	str	r3, [sp, #0]
 8007424:	e7ad      	b.n	8007382 <_malloc_r+0x3a>
 8007426:	001a      	movs	r2, r3
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	42a3      	cmp	r3, r4
 800742c:	d1fb      	bne.n	8007426 <_malloc_r+0xde>
 800742e:	2300      	movs	r3, #0
 8007430:	e7da      	b.n	80073e8 <_malloc_r+0xa0>
 8007432:	230c      	movs	r3, #12
 8007434:	0028      	movs	r0, r5
 8007436:	602b      	str	r3, [r5, #0]
 8007438:	f000 f80e 	bl	8007458 <__malloc_unlock>
 800743c:	e7c6      	b.n	80073cc <_malloc_r+0x84>
 800743e:	6007      	str	r7, [r0, #0]
 8007440:	e7da      	b.n	80073f8 <_malloc_r+0xb0>
 8007442:	46c0      	nop			@ (mov r8, r8)
 8007444:	20000c28 	.word	0x20000c28

08007448 <__malloc_lock>:
 8007448:	b510      	push	{r4, lr}
 800744a:	4802      	ldr	r0, [pc, #8]	@ (8007454 <__malloc_lock+0xc>)
 800744c:	f7ff ff0e 	bl	800726c <__retarget_lock_acquire_recursive>
 8007450:	bd10      	pop	{r4, pc}
 8007452:	46c0      	nop			@ (mov r8, r8)
 8007454:	20000c20 	.word	0x20000c20

08007458 <__malloc_unlock>:
 8007458:	b510      	push	{r4, lr}
 800745a:	4802      	ldr	r0, [pc, #8]	@ (8007464 <__malloc_unlock+0xc>)
 800745c:	f7ff ff07 	bl	800726e <__retarget_lock_release_recursive>
 8007460:	bd10      	pop	{r4, pc}
 8007462:	46c0      	nop			@ (mov r8, r8)
 8007464:	20000c20 	.word	0x20000c20

08007468 <__ssputs_r>:
 8007468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800746a:	688e      	ldr	r6, [r1, #8]
 800746c:	b085      	sub	sp, #20
 800746e:	001f      	movs	r7, r3
 8007470:	000c      	movs	r4, r1
 8007472:	680b      	ldr	r3, [r1, #0]
 8007474:	9002      	str	r0, [sp, #8]
 8007476:	9203      	str	r2, [sp, #12]
 8007478:	42be      	cmp	r6, r7
 800747a:	d830      	bhi.n	80074de <__ssputs_r+0x76>
 800747c:	210c      	movs	r1, #12
 800747e:	5e62      	ldrsh	r2, [r4, r1]
 8007480:	2190      	movs	r1, #144	@ 0x90
 8007482:	00c9      	lsls	r1, r1, #3
 8007484:	420a      	tst	r2, r1
 8007486:	d028      	beq.n	80074da <__ssputs_r+0x72>
 8007488:	2003      	movs	r0, #3
 800748a:	6921      	ldr	r1, [r4, #16]
 800748c:	1a5b      	subs	r3, r3, r1
 800748e:	9301      	str	r3, [sp, #4]
 8007490:	6963      	ldr	r3, [r4, #20]
 8007492:	4343      	muls	r3, r0
 8007494:	9801      	ldr	r0, [sp, #4]
 8007496:	0fdd      	lsrs	r5, r3, #31
 8007498:	18ed      	adds	r5, r5, r3
 800749a:	1c7b      	adds	r3, r7, #1
 800749c:	181b      	adds	r3, r3, r0
 800749e:	106d      	asrs	r5, r5, #1
 80074a0:	42ab      	cmp	r3, r5
 80074a2:	d900      	bls.n	80074a6 <__ssputs_r+0x3e>
 80074a4:	001d      	movs	r5, r3
 80074a6:	0552      	lsls	r2, r2, #21
 80074a8:	d528      	bpl.n	80074fc <__ssputs_r+0x94>
 80074aa:	0029      	movs	r1, r5
 80074ac:	9802      	ldr	r0, [sp, #8]
 80074ae:	f7ff ff4b 	bl	8007348 <_malloc_r>
 80074b2:	1e06      	subs	r6, r0, #0
 80074b4:	d02c      	beq.n	8007510 <__ssputs_r+0xa8>
 80074b6:	9a01      	ldr	r2, [sp, #4]
 80074b8:	6921      	ldr	r1, [r4, #16]
 80074ba:	f000 fade 	bl	8007a7a <memcpy>
 80074be:	89a2      	ldrh	r2, [r4, #12]
 80074c0:	4b18      	ldr	r3, [pc, #96]	@ (8007524 <__ssputs_r+0xbc>)
 80074c2:	401a      	ands	r2, r3
 80074c4:	2380      	movs	r3, #128	@ 0x80
 80074c6:	4313      	orrs	r3, r2
 80074c8:	81a3      	strh	r3, [r4, #12]
 80074ca:	9b01      	ldr	r3, [sp, #4]
 80074cc:	6126      	str	r6, [r4, #16]
 80074ce:	18f6      	adds	r6, r6, r3
 80074d0:	6026      	str	r6, [r4, #0]
 80074d2:	003e      	movs	r6, r7
 80074d4:	6165      	str	r5, [r4, #20]
 80074d6:	1aed      	subs	r5, r5, r3
 80074d8:	60a5      	str	r5, [r4, #8]
 80074da:	42be      	cmp	r6, r7
 80074dc:	d900      	bls.n	80074e0 <__ssputs_r+0x78>
 80074de:	003e      	movs	r6, r7
 80074e0:	0032      	movs	r2, r6
 80074e2:	9903      	ldr	r1, [sp, #12]
 80074e4:	6820      	ldr	r0, [r4, #0]
 80074e6:	f000 fa99 	bl	8007a1c <memmove>
 80074ea:	2000      	movs	r0, #0
 80074ec:	68a3      	ldr	r3, [r4, #8]
 80074ee:	1b9b      	subs	r3, r3, r6
 80074f0:	60a3      	str	r3, [r4, #8]
 80074f2:	6823      	ldr	r3, [r4, #0]
 80074f4:	199b      	adds	r3, r3, r6
 80074f6:	6023      	str	r3, [r4, #0]
 80074f8:	b005      	add	sp, #20
 80074fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074fc:	002a      	movs	r2, r5
 80074fe:	9802      	ldr	r0, [sp, #8]
 8007500:	f000 fac4 	bl	8007a8c <_realloc_r>
 8007504:	1e06      	subs	r6, r0, #0
 8007506:	d1e0      	bne.n	80074ca <__ssputs_r+0x62>
 8007508:	6921      	ldr	r1, [r4, #16]
 800750a:	9802      	ldr	r0, [sp, #8]
 800750c:	f7ff feb0 	bl	8007270 <_free_r>
 8007510:	230c      	movs	r3, #12
 8007512:	2001      	movs	r0, #1
 8007514:	9a02      	ldr	r2, [sp, #8]
 8007516:	4240      	negs	r0, r0
 8007518:	6013      	str	r3, [r2, #0]
 800751a:	89a2      	ldrh	r2, [r4, #12]
 800751c:	3334      	adds	r3, #52	@ 0x34
 800751e:	4313      	orrs	r3, r2
 8007520:	81a3      	strh	r3, [r4, #12]
 8007522:	e7e9      	b.n	80074f8 <__ssputs_r+0x90>
 8007524:	fffffb7f 	.word	0xfffffb7f

08007528 <_svfiprintf_r>:
 8007528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800752a:	b0a1      	sub	sp, #132	@ 0x84
 800752c:	9003      	str	r0, [sp, #12]
 800752e:	001d      	movs	r5, r3
 8007530:	898b      	ldrh	r3, [r1, #12]
 8007532:	000f      	movs	r7, r1
 8007534:	0016      	movs	r6, r2
 8007536:	061b      	lsls	r3, r3, #24
 8007538:	d511      	bpl.n	800755e <_svfiprintf_r+0x36>
 800753a:	690b      	ldr	r3, [r1, #16]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d10e      	bne.n	800755e <_svfiprintf_r+0x36>
 8007540:	2140      	movs	r1, #64	@ 0x40
 8007542:	f7ff ff01 	bl	8007348 <_malloc_r>
 8007546:	6038      	str	r0, [r7, #0]
 8007548:	6138      	str	r0, [r7, #16]
 800754a:	2800      	cmp	r0, #0
 800754c:	d105      	bne.n	800755a <_svfiprintf_r+0x32>
 800754e:	230c      	movs	r3, #12
 8007550:	9a03      	ldr	r2, [sp, #12]
 8007552:	6013      	str	r3, [r2, #0]
 8007554:	2001      	movs	r0, #1
 8007556:	4240      	negs	r0, r0
 8007558:	e0cf      	b.n	80076fa <_svfiprintf_r+0x1d2>
 800755a:	2340      	movs	r3, #64	@ 0x40
 800755c:	617b      	str	r3, [r7, #20]
 800755e:	2300      	movs	r3, #0
 8007560:	ac08      	add	r4, sp, #32
 8007562:	6163      	str	r3, [r4, #20]
 8007564:	3320      	adds	r3, #32
 8007566:	7663      	strb	r3, [r4, #25]
 8007568:	3310      	adds	r3, #16
 800756a:	76a3      	strb	r3, [r4, #26]
 800756c:	9507      	str	r5, [sp, #28]
 800756e:	0035      	movs	r5, r6
 8007570:	782b      	ldrb	r3, [r5, #0]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d001      	beq.n	800757a <_svfiprintf_r+0x52>
 8007576:	2b25      	cmp	r3, #37	@ 0x25
 8007578:	d148      	bne.n	800760c <_svfiprintf_r+0xe4>
 800757a:	1bab      	subs	r3, r5, r6
 800757c:	9305      	str	r3, [sp, #20]
 800757e:	42b5      	cmp	r5, r6
 8007580:	d00b      	beq.n	800759a <_svfiprintf_r+0x72>
 8007582:	0032      	movs	r2, r6
 8007584:	0039      	movs	r1, r7
 8007586:	9803      	ldr	r0, [sp, #12]
 8007588:	f7ff ff6e 	bl	8007468 <__ssputs_r>
 800758c:	3001      	adds	r0, #1
 800758e:	d100      	bne.n	8007592 <_svfiprintf_r+0x6a>
 8007590:	e0ae      	b.n	80076f0 <_svfiprintf_r+0x1c8>
 8007592:	6963      	ldr	r3, [r4, #20]
 8007594:	9a05      	ldr	r2, [sp, #20]
 8007596:	189b      	adds	r3, r3, r2
 8007598:	6163      	str	r3, [r4, #20]
 800759a:	782b      	ldrb	r3, [r5, #0]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d100      	bne.n	80075a2 <_svfiprintf_r+0x7a>
 80075a0:	e0a6      	b.n	80076f0 <_svfiprintf_r+0x1c8>
 80075a2:	2201      	movs	r2, #1
 80075a4:	2300      	movs	r3, #0
 80075a6:	4252      	negs	r2, r2
 80075a8:	6062      	str	r2, [r4, #4]
 80075aa:	a904      	add	r1, sp, #16
 80075ac:	3254      	adds	r2, #84	@ 0x54
 80075ae:	1852      	adds	r2, r2, r1
 80075b0:	1c6e      	adds	r6, r5, #1
 80075b2:	6023      	str	r3, [r4, #0]
 80075b4:	60e3      	str	r3, [r4, #12]
 80075b6:	60a3      	str	r3, [r4, #8]
 80075b8:	7013      	strb	r3, [r2, #0]
 80075ba:	65a3      	str	r3, [r4, #88]	@ 0x58
 80075bc:	4b54      	ldr	r3, [pc, #336]	@ (8007710 <_svfiprintf_r+0x1e8>)
 80075be:	2205      	movs	r2, #5
 80075c0:	0018      	movs	r0, r3
 80075c2:	7831      	ldrb	r1, [r6, #0]
 80075c4:	9305      	str	r3, [sp, #20]
 80075c6:	f000 fa4d 	bl	8007a64 <memchr>
 80075ca:	1c75      	adds	r5, r6, #1
 80075cc:	2800      	cmp	r0, #0
 80075ce:	d11f      	bne.n	8007610 <_svfiprintf_r+0xe8>
 80075d0:	6822      	ldr	r2, [r4, #0]
 80075d2:	06d3      	lsls	r3, r2, #27
 80075d4:	d504      	bpl.n	80075e0 <_svfiprintf_r+0xb8>
 80075d6:	2353      	movs	r3, #83	@ 0x53
 80075d8:	a904      	add	r1, sp, #16
 80075da:	185b      	adds	r3, r3, r1
 80075dc:	2120      	movs	r1, #32
 80075de:	7019      	strb	r1, [r3, #0]
 80075e0:	0713      	lsls	r3, r2, #28
 80075e2:	d504      	bpl.n	80075ee <_svfiprintf_r+0xc6>
 80075e4:	2353      	movs	r3, #83	@ 0x53
 80075e6:	a904      	add	r1, sp, #16
 80075e8:	185b      	adds	r3, r3, r1
 80075ea:	212b      	movs	r1, #43	@ 0x2b
 80075ec:	7019      	strb	r1, [r3, #0]
 80075ee:	7833      	ldrb	r3, [r6, #0]
 80075f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80075f2:	d016      	beq.n	8007622 <_svfiprintf_r+0xfa>
 80075f4:	0035      	movs	r5, r6
 80075f6:	2100      	movs	r1, #0
 80075f8:	200a      	movs	r0, #10
 80075fa:	68e3      	ldr	r3, [r4, #12]
 80075fc:	782a      	ldrb	r2, [r5, #0]
 80075fe:	1c6e      	adds	r6, r5, #1
 8007600:	3a30      	subs	r2, #48	@ 0x30
 8007602:	2a09      	cmp	r2, #9
 8007604:	d950      	bls.n	80076a8 <_svfiprintf_r+0x180>
 8007606:	2900      	cmp	r1, #0
 8007608:	d111      	bne.n	800762e <_svfiprintf_r+0x106>
 800760a:	e017      	b.n	800763c <_svfiprintf_r+0x114>
 800760c:	3501      	adds	r5, #1
 800760e:	e7af      	b.n	8007570 <_svfiprintf_r+0x48>
 8007610:	9b05      	ldr	r3, [sp, #20]
 8007612:	6822      	ldr	r2, [r4, #0]
 8007614:	1ac0      	subs	r0, r0, r3
 8007616:	2301      	movs	r3, #1
 8007618:	4083      	lsls	r3, r0
 800761a:	4313      	orrs	r3, r2
 800761c:	002e      	movs	r6, r5
 800761e:	6023      	str	r3, [r4, #0]
 8007620:	e7cc      	b.n	80075bc <_svfiprintf_r+0x94>
 8007622:	9b07      	ldr	r3, [sp, #28]
 8007624:	1d19      	adds	r1, r3, #4
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	9107      	str	r1, [sp, #28]
 800762a:	2b00      	cmp	r3, #0
 800762c:	db01      	blt.n	8007632 <_svfiprintf_r+0x10a>
 800762e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007630:	e004      	b.n	800763c <_svfiprintf_r+0x114>
 8007632:	425b      	negs	r3, r3
 8007634:	60e3      	str	r3, [r4, #12]
 8007636:	2302      	movs	r3, #2
 8007638:	4313      	orrs	r3, r2
 800763a:	6023      	str	r3, [r4, #0]
 800763c:	782b      	ldrb	r3, [r5, #0]
 800763e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007640:	d10c      	bne.n	800765c <_svfiprintf_r+0x134>
 8007642:	786b      	ldrb	r3, [r5, #1]
 8007644:	2b2a      	cmp	r3, #42	@ 0x2a
 8007646:	d134      	bne.n	80076b2 <_svfiprintf_r+0x18a>
 8007648:	9b07      	ldr	r3, [sp, #28]
 800764a:	3502      	adds	r5, #2
 800764c:	1d1a      	adds	r2, r3, #4
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	9207      	str	r2, [sp, #28]
 8007652:	2b00      	cmp	r3, #0
 8007654:	da01      	bge.n	800765a <_svfiprintf_r+0x132>
 8007656:	2301      	movs	r3, #1
 8007658:	425b      	negs	r3, r3
 800765a:	9309      	str	r3, [sp, #36]	@ 0x24
 800765c:	4e2d      	ldr	r6, [pc, #180]	@ (8007714 <_svfiprintf_r+0x1ec>)
 800765e:	2203      	movs	r2, #3
 8007660:	0030      	movs	r0, r6
 8007662:	7829      	ldrb	r1, [r5, #0]
 8007664:	f000 f9fe 	bl	8007a64 <memchr>
 8007668:	2800      	cmp	r0, #0
 800766a:	d006      	beq.n	800767a <_svfiprintf_r+0x152>
 800766c:	2340      	movs	r3, #64	@ 0x40
 800766e:	1b80      	subs	r0, r0, r6
 8007670:	4083      	lsls	r3, r0
 8007672:	6822      	ldr	r2, [r4, #0]
 8007674:	3501      	adds	r5, #1
 8007676:	4313      	orrs	r3, r2
 8007678:	6023      	str	r3, [r4, #0]
 800767a:	7829      	ldrb	r1, [r5, #0]
 800767c:	2206      	movs	r2, #6
 800767e:	4826      	ldr	r0, [pc, #152]	@ (8007718 <_svfiprintf_r+0x1f0>)
 8007680:	1c6e      	adds	r6, r5, #1
 8007682:	7621      	strb	r1, [r4, #24]
 8007684:	f000 f9ee 	bl	8007a64 <memchr>
 8007688:	2800      	cmp	r0, #0
 800768a:	d038      	beq.n	80076fe <_svfiprintf_r+0x1d6>
 800768c:	4b23      	ldr	r3, [pc, #140]	@ (800771c <_svfiprintf_r+0x1f4>)
 800768e:	2b00      	cmp	r3, #0
 8007690:	d122      	bne.n	80076d8 <_svfiprintf_r+0x1b0>
 8007692:	2207      	movs	r2, #7
 8007694:	9b07      	ldr	r3, [sp, #28]
 8007696:	3307      	adds	r3, #7
 8007698:	4393      	bics	r3, r2
 800769a:	3308      	adds	r3, #8
 800769c:	9307      	str	r3, [sp, #28]
 800769e:	6963      	ldr	r3, [r4, #20]
 80076a0:	9a04      	ldr	r2, [sp, #16]
 80076a2:	189b      	adds	r3, r3, r2
 80076a4:	6163      	str	r3, [r4, #20]
 80076a6:	e762      	b.n	800756e <_svfiprintf_r+0x46>
 80076a8:	4343      	muls	r3, r0
 80076aa:	0035      	movs	r5, r6
 80076ac:	2101      	movs	r1, #1
 80076ae:	189b      	adds	r3, r3, r2
 80076b0:	e7a4      	b.n	80075fc <_svfiprintf_r+0xd4>
 80076b2:	2300      	movs	r3, #0
 80076b4:	200a      	movs	r0, #10
 80076b6:	0019      	movs	r1, r3
 80076b8:	3501      	adds	r5, #1
 80076ba:	6063      	str	r3, [r4, #4]
 80076bc:	782a      	ldrb	r2, [r5, #0]
 80076be:	1c6e      	adds	r6, r5, #1
 80076c0:	3a30      	subs	r2, #48	@ 0x30
 80076c2:	2a09      	cmp	r2, #9
 80076c4:	d903      	bls.n	80076ce <_svfiprintf_r+0x1a6>
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d0c8      	beq.n	800765c <_svfiprintf_r+0x134>
 80076ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80076cc:	e7c6      	b.n	800765c <_svfiprintf_r+0x134>
 80076ce:	4341      	muls	r1, r0
 80076d0:	0035      	movs	r5, r6
 80076d2:	2301      	movs	r3, #1
 80076d4:	1889      	adds	r1, r1, r2
 80076d6:	e7f1      	b.n	80076bc <_svfiprintf_r+0x194>
 80076d8:	aa07      	add	r2, sp, #28
 80076da:	9200      	str	r2, [sp, #0]
 80076dc:	0021      	movs	r1, r4
 80076de:	003a      	movs	r2, r7
 80076e0:	4b0f      	ldr	r3, [pc, #60]	@ (8007720 <_svfiprintf_r+0x1f8>)
 80076e2:	9803      	ldr	r0, [sp, #12]
 80076e4:	e000      	b.n	80076e8 <_svfiprintf_r+0x1c0>
 80076e6:	bf00      	nop
 80076e8:	9004      	str	r0, [sp, #16]
 80076ea:	9b04      	ldr	r3, [sp, #16]
 80076ec:	3301      	adds	r3, #1
 80076ee:	d1d6      	bne.n	800769e <_svfiprintf_r+0x176>
 80076f0:	89bb      	ldrh	r3, [r7, #12]
 80076f2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80076f4:	065b      	lsls	r3, r3, #25
 80076f6:	d500      	bpl.n	80076fa <_svfiprintf_r+0x1d2>
 80076f8:	e72c      	b.n	8007554 <_svfiprintf_r+0x2c>
 80076fa:	b021      	add	sp, #132	@ 0x84
 80076fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076fe:	aa07      	add	r2, sp, #28
 8007700:	9200      	str	r2, [sp, #0]
 8007702:	0021      	movs	r1, r4
 8007704:	003a      	movs	r2, r7
 8007706:	4b06      	ldr	r3, [pc, #24]	@ (8007720 <_svfiprintf_r+0x1f8>)
 8007708:	9803      	ldr	r0, [sp, #12]
 800770a:	f000 f87b 	bl	8007804 <_printf_i>
 800770e:	e7eb      	b.n	80076e8 <_svfiprintf_r+0x1c0>
 8007710:	08009078 	.word	0x08009078
 8007714:	0800907e 	.word	0x0800907e
 8007718:	08009082 	.word	0x08009082
 800771c:	00000000 	.word	0x00000000
 8007720:	08007469 	.word	0x08007469

08007724 <_printf_common>:
 8007724:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007726:	0016      	movs	r6, r2
 8007728:	9301      	str	r3, [sp, #4]
 800772a:	688a      	ldr	r2, [r1, #8]
 800772c:	690b      	ldr	r3, [r1, #16]
 800772e:	000c      	movs	r4, r1
 8007730:	9000      	str	r0, [sp, #0]
 8007732:	4293      	cmp	r3, r2
 8007734:	da00      	bge.n	8007738 <_printf_common+0x14>
 8007736:	0013      	movs	r3, r2
 8007738:	0022      	movs	r2, r4
 800773a:	6033      	str	r3, [r6, #0]
 800773c:	3243      	adds	r2, #67	@ 0x43
 800773e:	7812      	ldrb	r2, [r2, #0]
 8007740:	2a00      	cmp	r2, #0
 8007742:	d001      	beq.n	8007748 <_printf_common+0x24>
 8007744:	3301      	adds	r3, #1
 8007746:	6033      	str	r3, [r6, #0]
 8007748:	6823      	ldr	r3, [r4, #0]
 800774a:	069b      	lsls	r3, r3, #26
 800774c:	d502      	bpl.n	8007754 <_printf_common+0x30>
 800774e:	6833      	ldr	r3, [r6, #0]
 8007750:	3302      	adds	r3, #2
 8007752:	6033      	str	r3, [r6, #0]
 8007754:	6822      	ldr	r2, [r4, #0]
 8007756:	2306      	movs	r3, #6
 8007758:	0015      	movs	r5, r2
 800775a:	401d      	ands	r5, r3
 800775c:	421a      	tst	r2, r3
 800775e:	d027      	beq.n	80077b0 <_printf_common+0x8c>
 8007760:	0023      	movs	r3, r4
 8007762:	3343      	adds	r3, #67	@ 0x43
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	1e5a      	subs	r2, r3, #1
 8007768:	4193      	sbcs	r3, r2
 800776a:	6822      	ldr	r2, [r4, #0]
 800776c:	0692      	lsls	r2, r2, #26
 800776e:	d430      	bmi.n	80077d2 <_printf_common+0xae>
 8007770:	0022      	movs	r2, r4
 8007772:	9901      	ldr	r1, [sp, #4]
 8007774:	9800      	ldr	r0, [sp, #0]
 8007776:	9d08      	ldr	r5, [sp, #32]
 8007778:	3243      	adds	r2, #67	@ 0x43
 800777a:	47a8      	blx	r5
 800777c:	3001      	adds	r0, #1
 800777e:	d025      	beq.n	80077cc <_printf_common+0xa8>
 8007780:	2206      	movs	r2, #6
 8007782:	6823      	ldr	r3, [r4, #0]
 8007784:	2500      	movs	r5, #0
 8007786:	4013      	ands	r3, r2
 8007788:	2b04      	cmp	r3, #4
 800778a:	d105      	bne.n	8007798 <_printf_common+0x74>
 800778c:	6833      	ldr	r3, [r6, #0]
 800778e:	68e5      	ldr	r5, [r4, #12]
 8007790:	1aed      	subs	r5, r5, r3
 8007792:	43eb      	mvns	r3, r5
 8007794:	17db      	asrs	r3, r3, #31
 8007796:	401d      	ands	r5, r3
 8007798:	68a3      	ldr	r3, [r4, #8]
 800779a:	6922      	ldr	r2, [r4, #16]
 800779c:	4293      	cmp	r3, r2
 800779e:	dd01      	ble.n	80077a4 <_printf_common+0x80>
 80077a0:	1a9b      	subs	r3, r3, r2
 80077a2:	18ed      	adds	r5, r5, r3
 80077a4:	2600      	movs	r6, #0
 80077a6:	42b5      	cmp	r5, r6
 80077a8:	d120      	bne.n	80077ec <_printf_common+0xc8>
 80077aa:	2000      	movs	r0, #0
 80077ac:	e010      	b.n	80077d0 <_printf_common+0xac>
 80077ae:	3501      	adds	r5, #1
 80077b0:	68e3      	ldr	r3, [r4, #12]
 80077b2:	6832      	ldr	r2, [r6, #0]
 80077b4:	1a9b      	subs	r3, r3, r2
 80077b6:	42ab      	cmp	r3, r5
 80077b8:	ddd2      	ble.n	8007760 <_printf_common+0x3c>
 80077ba:	0022      	movs	r2, r4
 80077bc:	2301      	movs	r3, #1
 80077be:	9901      	ldr	r1, [sp, #4]
 80077c0:	9800      	ldr	r0, [sp, #0]
 80077c2:	9f08      	ldr	r7, [sp, #32]
 80077c4:	3219      	adds	r2, #25
 80077c6:	47b8      	blx	r7
 80077c8:	3001      	adds	r0, #1
 80077ca:	d1f0      	bne.n	80077ae <_printf_common+0x8a>
 80077cc:	2001      	movs	r0, #1
 80077ce:	4240      	negs	r0, r0
 80077d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80077d2:	2030      	movs	r0, #48	@ 0x30
 80077d4:	18e1      	adds	r1, r4, r3
 80077d6:	3143      	adds	r1, #67	@ 0x43
 80077d8:	7008      	strb	r0, [r1, #0]
 80077da:	0021      	movs	r1, r4
 80077dc:	1c5a      	adds	r2, r3, #1
 80077de:	3145      	adds	r1, #69	@ 0x45
 80077e0:	7809      	ldrb	r1, [r1, #0]
 80077e2:	18a2      	adds	r2, r4, r2
 80077e4:	3243      	adds	r2, #67	@ 0x43
 80077e6:	3302      	adds	r3, #2
 80077e8:	7011      	strb	r1, [r2, #0]
 80077ea:	e7c1      	b.n	8007770 <_printf_common+0x4c>
 80077ec:	0022      	movs	r2, r4
 80077ee:	2301      	movs	r3, #1
 80077f0:	9901      	ldr	r1, [sp, #4]
 80077f2:	9800      	ldr	r0, [sp, #0]
 80077f4:	9f08      	ldr	r7, [sp, #32]
 80077f6:	321a      	adds	r2, #26
 80077f8:	47b8      	blx	r7
 80077fa:	3001      	adds	r0, #1
 80077fc:	d0e6      	beq.n	80077cc <_printf_common+0xa8>
 80077fe:	3601      	adds	r6, #1
 8007800:	e7d1      	b.n	80077a6 <_printf_common+0x82>
	...

08007804 <_printf_i>:
 8007804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007806:	b08b      	sub	sp, #44	@ 0x2c
 8007808:	9206      	str	r2, [sp, #24]
 800780a:	000a      	movs	r2, r1
 800780c:	3243      	adds	r2, #67	@ 0x43
 800780e:	9307      	str	r3, [sp, #28]
 8007810:	9005      	str	r0, [sp, #20]
 8007812:	9203      	str	r2, [sp, #12]
 8007814:	7e0a      	ldrb	r2, [r1, #24]
 8007816:	000c      	movs	r4, r1
 8007818:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800781a:	2a78      	cmp	r2, #120	@ 0x78
 800781c:	d809      	bhi.n	8007832 <_printf_i+0x2e>
 800781e:	2a62      	cmp	r2, #98	@ 0x62
 8007820:	d80b      	bhi.n	800783a <_printf_i+0x36>
 8007822:	2a00      	cmp	r2, #0
 8007824:	d100      	bne.n	8007828 <_printf_i+0x24>
 8007826:	e0ba      	b.n	800799e <_printf_i+0x19a>
 8007828:	497a      	ldr	r1, [pc, #488]	@ (8007a14 <_printf_i+0x210>)
 800782a:	9104      	str	r1, [sp, #16]
 800782c:	2a58      	cmp	r2, #88	@ 0x58
 800782e:	d100      	bne.n	8007832 <_printf_i+0x2e>
 8007830:	e08e      	b.n	8007950 <_printf_i+0x14c>
 8007832:	0025      	movs	r5, r4
 8007834:	3542      	adds	r5, #66	@ 0x42
 8007836:	702a      	strb	r2, [r5, #0]
 8007838:	e022      	b.n	8007880 <_printf_i+0x7c>
 800783a:	0010      	movs	r0, r2
 800783c:	3863      	subs	r0, #99	@ 0x63
 800783e:	2815      	cmp	r0, #21
 8007840:	d8f7      	bhi.n	8007832 <_printf_i+0x2e>
 8007842:	f7f8 fc5f 	bl	8000104 <__gnu_thumb1_case_shi>
 8007846:	0016      	.short	0x0016
 8007848:	fff6001f 	.word	0xfff6001f
 800784c:	fff6fff6 	.word	0xfff6fff6
 8007850:	001ffff6 	.word	0x001ffff6
 8007854:	fff6fff6 	.word	0xfff6fff6
 8007858:	fff6fff6 	.word	0xfff6fff6
 800785c:	0036009f 	.word	0x0036009f
 8007860:	fff6007e 	.word	0xfff6007e
 8007864:	00b0fff6 	.word	0x00b0fff6
 8007868:	0036fff6 	.word	0x0036fff6
 800786c:	fff6fff6 	.word	0xfff6fff6
 8007870:	0082      	.short	0x0082
 8007872:	0025      	movs	r5, r4
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	3542      	adds	r5, #66	@ 0x42
 8007878:	1d11      	adds	r1, r2, #4
 800787a:	6019      	str	r1, [r3, #0]
 800787c:	6813      	ldr	r3, [r2, #0]
 800787e:	702b      	strb	r3, [r5, #0]
 8007880:	2301      	movs	r3, #1
 8007882:	e09e      	b.n	80079c2 <_printf_i+0x1be>
 8007884:	6818      	ldr	r0, [r3, #0]
 8007886:	6809      	ldr	r1, [r1, #0]
 8007888:	1d02      	adds	r2, r0, #4
 800788a:	060d      	lsls	r5, r1, #24
 800788c:	d50b      	bpl.n	80078a6 <_printf_i+0xa2>
 800788e:	6806      	ldr	r6, [r0, #0]
 8007890:	601a      	str	r2, [r3, #0]
 8007892:	2e00      	cmp	r6, #0
 8007894:	da03      	bge.n	800789e <_printf_i+0x9a>
 8007896:	232d      	movs	r3, #45	@ 0x2d
 8007898:	9a03      	ldr	r2, [sp, #12]
 800789a:	4276      	negs	r6, r6
 800789c:	7013      	strb	r3, [r2, #0]
 800789e:	4b5d      	ldr	r3, [pc, #372]	@ (8007a14 <_printf_i+0x210>)
 80078a0:	270a      	movs	r7, #10
 80078a2:	9304      	str	r3, [sp, #16]
 80078a4:	e018      	b.n	80078d8 <_printf_i+0xd4>
 80078a6:	6806      	ldr	r6, [r0, #0]
 80078a8:	601a      	str	r2, [r3, #0]
 80078aa:	0649      	lsls	r1, r1, #25
 80078ac:	d5f1      	bpl.n	8007892 <_printf_i+0x8e>
 80078ae:	b236      	sxth	r6, r6
 80078b0:	e7ef      	b.n	8007892 <_printf_i+0x8e>
 80078b2:	6808      	ldr	r0, [r1, #0]
 80078b4:	6819      	ldr	r1, [r3, #0]
 80078b6:	c940      	ldmia	r1!, {r6}
 80078b8:	0605      	lsls	r5, r0, #24
 80078ba:	d402      	bmi.n	80078c2 <_printf_i+0xbe>
 80078bc:	0640      	lsls	r0, r0, #25
 80078be:	d500      	bpl.n	80078c2 <_printf_i+0xbe>
 80078c0:	b2b6      	uxth	r6, r6
 80078c2:	6019      	str	r1, [r3, #0]
 80078c4:	4b53      	ldr	r3, [pc, #332]	@ (8007a14 <_printf_i+0x210>)
 80078c6:	270a      	movs	r7, #10
 80078c8:	9304      	str	r3, [sp, #16]
 80078ca:	2a6f      	cmp	r2, #111	@ 0x6f
 80078cc:	d100      	bne.n	80078d0 <_printf_i+0xcc>
 80078ce:	3f02      	subs	r7, #2
 80078d0:	0023      	movs	r3, r4
 80078d2:	2200      	movs	r2, #0
 80078d4:	3343      	adds	r3, #67	@ 0x43
 80078d6:	701a      	strb	r2, [r3, #0]
 80078d8:	6863      	ldr	r3, [r4, #4]
 80078da:	60a3      	str	r3, [r4, #8]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	db06      	blt.n	80078ee <_printf_i+0xea>
 80078e0:	2104      	movs	r1, #4
 80078e2:	6822      	ldr	r2, [r4, #0]
 80078e4:	9d03      	ldr	r5, [sp, #12]
 80078e6:	438a      	bics	r2, r1
 80078e8:	6022      	str	r2, [r4, #0]
 80078ea:	4333      	orrs	r3, r6
 80078ec:	d00c      	beq.n	8007908 <_printf_i+0x104>
 80078ee:	9d03      	ldr	r5, [sp, #12]
 80078f0:	0030      	movs	r0, r6
 80078f2:	0039      	movs	r1, r7
 80078f4:	f7f8 fc96 	bl	8000224 <__aeabi_uidivmod>
 80078f8:	9b04      	ldr	r3, [sp, #16]
 80078fa:	3d01      	subs	r5, #1
 80078fc:	5c5b      	ldrb	r3, [r3, r1]
 80078fe:	702b      	strb	r3, [r5, #0]
 8007900:	0033      	movs	r3, r6
 8007902:	0006      	movs	r6, r0
 8007904:	429f      	cmp	r7, r3
 8007906:	d9f3      	bls.n	80078f0 <_printf_i+0xec>
 8007908:	2f08      	cmp	r7, #8
 800790a:	d109      	bne.n	8007920 <_printf_i+0x11c>
 800790c:	6823      	ldr	r3, [r4, #0]
 800790e:	07db      	lsls	r3, r3, #31
 8007910:	d506      	bpl.n	8007920 <_printf_i+0x11c>
 8007912:	6862      	ldr	r2, [r4, #4]
 8007914:	6923      	ldr	r3, [r4, #16]
 8007916:	429a      	cmp	r2, r3
 8007918:	dc02      	bgt.n	8007920 <_printf_i+0x11c>
 800791a:	2330      	movs	r3, #48	@ 0x30
 800791c:	3d01      	subs	r5, #1
 800791e:	702b      	strb	r3, [r5, #0]
 8007920:	9b03      	ldr	r3, [sp, #12]
 8007922:	1b5b      	subs	r3, r3, r5
 8007924:	6123      	str	r3, [r4, #16]
 8007926:	9b07      	ldr	r3, [sp, #28]
 8007928:	0021      	movs	r1, r4
 800792a:	9300      	str	r3, [sp, #0]
 800792c:	9805      	ldr	r0, [sp, #20]
 800792e:	9b06      	ldr	r3, [sp, #24]
 8007930:	aa09      	add	r2, sp, #36	@ 0x24
 8007932:	f7ff fef7 	bl	8007724 <_printf_common>
 8007936:	3001      	adds	r0, #1
 8007938:	d148      	bne.n	80079cc <_printf_i+0x1c8>
 800793a:	2001      	movs	r0, #1
 800793c:	4240      	negs	r0, r0
 800793e:	b00b      	add	sp, #44	@ 0x2c
 8007940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007942:	2220      	movs	r2, #32
 8007944:	6809      	ldr	r1, [r1, #0]
 8007946:	430a      	orrs	r2, r1
 8007948:	6022      	str	r2, [r4, #0]
 800794a:	2278      	movs	r2, #120	@ 0x78
 800794c:	4932      	ldr	r1, [pc, #200]	@ (8007a18 <_printf_i+0x214>)
 800794e:	9104      	str	r1, [sp, #16]
 8007950:	0021      	movs	r1, r4
 8007952:	3145      	adds	r1, #69	@ 0x45
 8007954:	700a      	strb	r2, [r1, #0]
 8007956:	6819      	ldr	r1, [r3, #0]
 8007958:	6822      	ldr	r2, [r4, #0]
 800795a:	c940      	ldmia	r1!, {r6}
 800795c:	0610      	lsls	r0, r2, #24
 800795e:	d402      	bmi.n	8007966 <_printf_i+0x162>
 8007960:	0650      	lsls	r0, r2, #25
 8007962:	d500      	bpl.n	8007966 <_printf_i+0x162>
 8007964:	b2b6      	uxth	r6, r6
 8007966:	6019      	str	r1, [r3, #0]
 8007968:	07d3      	lsls	r3, r2, #31
 800796a:	d502      	bpl.n	8007972 <_printf_i+0x16e>
 800796c:	2320      	movs	r3, #32
 800796e:	4313      	orrs	r3, r2
 8007970:	6023      	str	r3, [r4, #0]
 8007972:	2e00      	cmp	r6, #0
 8007974:	d001      	beq.n	800797a <_printf_i+0x176>
 8007976:	2710      	movs	r7, #16
 8007978:	e7aa      	b.n	80078d0 <_printf_i+0xcc>
 800797a:	2220      	movs	r2, #32
 800797c:	6823      	ldr	r3, [r4, #0]
 800797e:	4393      	bics	r3, r2
 8007980:	6023      	str	r3, [r4, #0]
 8007982:	e7f8      	b.n	8007976 <_printf_i+0x172>
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	680d      	ldr	r5, [r1, #0]
 8007988:	1d10      	adds	r0, r2, #4
 800798a:	6949      	ldr	r1, [r1, #20]
 800798c:	6018      	str	r0, [r3, #0]
 800798e:	6813      	ldr	r3, [r2, #0]
 8007990:	062e      	lsls	r6, r5, #24
 8007992:	d501      	bpl.n	8007998 <_printf_i+0x194>
 8007994:	6019      	str	r1, [r3, #0]
 8007996:	e002      	b.n	800799e <_printf_i+0x19a>
 8007998:	066d      	lsls	r5, r5, #25
 800799a:	d5fb      	bpl.n	8007994 <_printf_i+0x190>
 800799c:	8019      	strh	r1, [r3, #0]
 800799e:	2300      	movs	r3, #0
 80079a0:	9d03      	ldr	r5, [sp, #12]
 80079a2:	6123      	str	r3, [r4, #16]
 80079a4:	e7bf      	b.n	8007926 <_printf_i+0x122>
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	1d11      	adds	r1, r2, #4
 80079aa:	6019      	str	r1, [r3, #0]
 80079ac:	6815      	ldr	r5, [r2, #0]
 80079ae:	2100      	movs	r1, #0
 80079b0:	0028      	movs	r0, r5
 80079b2:	6862      	ldr	r2, [r4, #4]
 80079b4:	f000 f856 	bl	8007a64 <memchr>
 80079b8:	2800      	cmp	r0, #0
 80079ba:	d001      	beq.n	80079c0 <_printf_i+0x1bc>
 80079bc:	1b40      	subs	r0, r0, r5
 80079be:	6060      	str	r0, [r4, #4]
 80079c0:	6863      	ldr	r3, [r4, #4]
 80079c2:	6123      	str	r3, [r4, #16]
 80079c4:	2300      	movs	r3, #0
 80079c6:	9a03      	ldr	r2, [sp, #12]
 80079c8:	7013      	strb	r3, [r2, #0]
 80079ca:	e7ac      	b.n	8007926 <_printf_i+0x122>
 80079cc:	002a      	movs	r2, r5
 80079ce:	6923      	ldr	r3, [r4, #16]
 80079d0:	9906      	ldr	r1, [sp, #24]
 80079d2:	9805      	ldr	r0, [sp, #20]
 80079d4:	9d07      	ldr	r5, [sp, #28]
 80079d6:	47a8      	blx	r5
 80079d8:	3001      	adds	r0, #1
 80079da:	d0ae      	beq.n	800793a <_printf_i+0x136>
 80079dc:	6823      	ldr	r3, [r4, #0]
 80079de:	079b      	lsls	r3, r3, #30
 80079e0:	d415      	bmi.n	8007a0e <_printf_i+0x20a>
 80079e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079e4:	68e0      	ldr	r0, [r4, #12]
 80079e6:	4298      	cmp	r0, r3
 80079e8:	daa9      	bge.n	800793e <_printf_i+0x13a>
 80079ea:	0018      	movs	r0, r3
 80079ec:	e7a7      	b.n	800793e <_printf_i+0x13a>
 80079ee:	0022      	movs	r2, r4
 80079f0:	2301      	movs	r3, #1
 80079f2:	9906      	ldr	r1, [sp, #24]
 80079f4:	9805      	ldr	r0, [sp, #20]
 80079f6:	9e07      	ldr	r6, [sp, #28]
 80079f8:	3219      	adds	r2, #25
 80079fa:	47b0      	blx	r6
 80079fc:	3001      	adds	r0, #1
 80079fe:	d09c      	beq.n	800793a <_printf_i+0x136>
 8007a00:	3501      	adds	r5, #1
 8007a02:	68e3      	ldr	r3, [r4, #12]
 8007a04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a06:	1a9b      	subs	r3, r3, r2
 8007a08:	42ab      	cmp	r3, r5
 8007a0a:	dcf0      	bgt.n	80079ee <_printf_i+0x1ea>
 8007a0c:	e7e9      	b.n	80079e2 <_printf_i+0x1de>
 8007a0e:	2500      	movs	r5, #0
 8007a10:	e7f7      	b.n	8007a02 <_printf_i+0x1fe>
 8007a12:	46c0      	nop			@ (mov r8, r8)
 8007a14:	08009089 	.word	0x08009089
 8007a18:	0800909a 	.word	0x0800909a

08007a1c <memmove>:
 8007a1c:	b510      	push	{r4, lr}
 8007a1e:	4288      	cmp	r0, r1
 8007a20:	d902      	bls.n	8007a28 <memmove+0xc>
 8007a22:	188b      	adds	r3, r1, r2
 8007a24:	4298      	cmp	r0, r3
 8007a26:	d308      	bcc.n	8007a3a <memmove+0x1e>
 8007a28:	2300      	movs	r3, #0
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d007      	beq.n	8007a3e <memmove+0x22>
 8007a2e:	5ccc      	ldrb	r4, [r1, r3]
 8007a30:	54c4      	strb	r4, [r0, r3]
 8007a32:	3301      	adds	r3, #1
 8007a34:	e7f9      	b.n	8007a2a <memmove+0xe>
 8007a36:	5c8b      	ldrb	r3, [r1, r2]
 8007a38:	5483      	strb	r3, [r0, r2]
 8007a3a:	3a01      	subs	r2, #1
 8007a3c:	d2fb      	bcs.n	8007a36 <memmove+0x1a>
 8007a3e:	bd10      	pop	{r4, pc}

08007a40 <_sbrk_r>:
 8007a40:	2300      	movs	r3, #0
 8007a42:	b570      	push	{r4, r5, r6, lr}
 8007a44:	4d06      	ldr	r5, [pc, #24]	@ (8007a60 <_sbrk_r+0x20>)
 8007a46:	0004      	movs	r4, r0
 8007a48:	0008      	movs	r0, r1
 8007a4a:	602b      	str	r3, [r5, #0]
 8007a4c:	f7fb f9e2 	bl	8002e14 <_sbrk>
 8007a50:	1c43      	adds	r3, r0, #1
 8007a52:	d103      	bne.n	8007a5c <_sbrk_r+0x1c>
 8007a54:	682b      	ldr	r3, [r5, #0]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d000      	beq.n	8007a5c <_sbrk_r+0x1c>
 8007a5a:	6023      	str	r3, [r4, #0]
 8007a5c:	bd70      	pop	{r4, r5, r6, pc}
 8007a5e:	46c0      	nop			@ (mov r8, r8)
 8007a60:	20000c1c 	.word	0x20000c1c

08007a64 <memchr>:
 8007a64:	b2c9      	uxtb	r1, r1
 8007a66:	1882      	adds	r2, r0, r2
 8007a68:	4290      	cmp	r0, r2
 8007a6a:	d101      	bne.n	8007a70 <memchr+0xc>
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	4770      	bx	lr
 8007a70:	7803      	ldrb	r3, [r0, #0]
 8007a72:	428b      	cmp	r3, r1
 8007a74:	d0fb      	beq.n	8007a6e <memchr+0xa>
 8007a76:	3001      	adds	r0, #1
 8007a78:	e7f6      	b.n	8007a68 <memchr+0x4>

08007a7a <memcpy>:
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	b510      	push	{r4, lr}
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	d100      	bne.n	8007a84 <memcpy+0xa>
 8007a82:	bd10      	pop	{r4, pc}
 8007a84:	5ccc      	ldrb	r4, [r1, r3]
 8007a86:	54c4      	strb	r4, [r0, r3]
 8007a88:	3301      	adds	r3, #1
 8007a8a:	e7f8      	b.n	8007a7e <memcpy+0x4>

08007a8c <_realloc_r>:
 8007a8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a8e:	0006      	movs	r6, r0
 8007a90:	000c      	movs	r4, r1
 8007a92:	0015      	movs	r5, r2
 8007a94:	2900      	cmp	r1, #0
 8007a96:	d105      	bne.n	8007aa4 <_realloc_r+0x18>
 8007a98:	0011      	movs	r1, r2
 8007a9a:	f7ff fc55 	bl	8007348 <_malloc_r>
 8007a9e:	0004      	movs	r4, r0
 8007aa0:	0020      	movs	r0, r4
 8007aa2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007aa4:	2a00      	cmp	r2, #0
 8007aa6:	d103      	bne.n	8007ab0 <_realloc_r+0x24>
 8007aa8:	f7ff fbe2 	bl	8007270 <_free_r>
 8007aac:	002c      	movs	r4, r5
 8007aae:	e7f7      	b.n	8007aa0 <_realloc_r+0x14>
 8007ab0:	f000 f81c 	bl	8007aec <_malloc_usable_size_r>
 8007ab4:	0007      	movs	r7, r0
 8007ab6:	4285      	cmp	r5, r0
 8007ab8:	d802      	bhi.n	8007ac0 <_realloc_r+0x34>
 8007aba:	0843      	lsrs	r3, r0, #1
 8007abc:	42ab      	cmp	r3, r5
 8007abe:	d3ef      	bcc.n	8007aa0 <_realloc_r+0x14>
 8007ac0:	0029      	movs	r1, r5
 8007ac2:	0030      	movs	r0, r6
 8007ac4:	f7ff fc40 	bl	8007348 <_malloc_r>
 8007ac8:	9001      	str	r0, [sp, #4]
 8007aca:	2800      	cmp	r0, #0
 8007acc:	d101      	bne.n	8007ad2 <_realloc_r+0x46>
 8007ace:	9c01      	ldr	r4, [sp, #4]
 8007ad0:	e7e6      	b.n	8007aa0 <_realloc_r+0x14>
 8007ad2:	002a      	movs	r2, r5
 8007ad4:	42bd      	cmp	r5, r7
 8007ad6:	d900      	bls.n	8007ada <_realloc_r+0x4e>
 8007ad8:	003a      	movs	r2, r7
 8007ada:	0021      	movs	r1, r4
 8007adc:	9801      	ldr	r0, [sp, #4]
 8007ade:	f7ff ffcc 	bl	8007a7a <memcpy>
 8007ae2:	0021      	movs	r1, r4
 8007ae4:	0030      	movs	r0, r6
 8007ae6:	f7ff fbc3 	bl	8007270 <_free_r>
 8007aea:	e7f0      	b.n	8007ace <_realloc_r+0x42>

08007aec <_malloc_usable_size_r>:
 8007aec:	1f0b      	subs	r3, r1, #4
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	1f18      	subs	r0, r3, #4
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	da01      	bge.n	8007afa <_malloc_usable_size_r+0xe>
 8007af6:	580b      	ldr	r3, [r1, r0]
 8007af8:	18c0      	adds	r0, r0, r3
 8007afa:	4770      	bx	lr

08007afc <sin>:
 8007afc:	b530      	push	{r4, r5, lr}
 8007afe:	4a1f      	ldr	r2, [pc, #124]	@ (8007b7c <sin+0x80>)
 8007b00:	004b      	lsls	r3, r1, #1
 8007b02:	b087      	sub	sp, #28
 8007b04:	085b      	lsrs	r3, r3, #1
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d806      	bhi.n	8007b18 <sin+0x1c>
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	9300      	str	r3, [sp, #0]
 8007b10:	2300      	movs	r3, #0
 8007b12:	f000 f8f7 	bl	8007d04 <__kernel_sin>
 8007b16:	e006      	b.n	8007b26 <sin+0x2a>
 8007b18:	4a19      	ldr	r2, [pc, #100]	@ (8007b80 <sin+0x84>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d905      	bls.n	8007b2a <sin+0x2e>
 8007b1e:	0002      	movs	r2, r0
 8007b20:	000b      	movs	r3, r1
 8007b22:	f7f9 ffb1 	bl	8001a88 <__aeabi_dsub>
 8007b26:	b007      	add	sp, #28
 8007b28:	bd30      	pop	{r4, r5, pc}
 8007b2a:	aa02      	add	r2, sp, #8
 8007b2c:	f000 f996 	bl	8007e5c <__ieee754_rem_pio2>
 8007b30:	9c04      	ldr	r4, [sp, #16]
 8007b32:	9d05      	ldr	r5, [sp, #20]
 8007b34:	2303      	movs	r3, #3
 8007b36:	4003      	ands	r3, r0
 8007b38:	9802      	ldr	r0, [sp, #8]
 8007b3a:	9903      	ldr	r1, [sp, #12]
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d008      	beq.n	8007b52 <sin+0x56>
 8007b40:	2b02      	cmp	r3, #2
 8007b42:	d00b      	beq.n	8007b5c <sin+0x60>
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d113      	bne.n	8007b70 <sin+0x74>
 8007b48:	3301      	adds	r3, #1
 8007b4a:	9300      	str	r3, [sp, #0]
 8007b4c:	0022      	movs	r2, r4
 8007b4e:	002b      	movs	r3, r5
 8007b50:	e7df      	b.n	8007b12 <sin+0x16>
 8007b52:	0022      	movs	r2, r4
 8007b54:	002b      	movs	r3, r5
 8007b56:	f000 f815 	bl	8007b84 <__kernel_cos>
 8007b5a:	e7e4      	b.n	8007b26 <sin+0x2a>
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	0022      	movs	r2, r4
 8007b60:	9300      	str	r3, [sp, #0]
 8007b62:	002b      	movs	r3, r5
 8007b64:	f000 f8ce 	bl	8007d04 <__kernel_sin>
 8007b68:	2380      	movs	r3, #128	@ 0x80
 8007b6a:	061b      	lsls	r3, r3, #24
 8007b6c:	18c9      	adds	r1, r1, r3
 8007b6e:	e7da      	b.n	8007b26 <sin+0x2a>
 8007b70:	0022      	movs	r2, r4
 8007b72:	002b      	movs	r3, r5
 8007b74:	f000 f806 	bl	8007b84 <__kernel_cos>
 8007b78:	e7f6      	b.n	8007b68 <sin+0x6c>
 8007b7a:	46c0      	nop			@ (mov r8, r8)
 8007b7c:	3fe921fb 	.word	0x3fe921fb
 8007b80:	7fefffff 	.word	0x7fefffff

08007b84 <__kernel_cos>:
 8007b84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b86:	b087      	sub	sp, #28
 8007b88:	9204      	str	r2, [sp, #16]
 8007b8a:	9305      	str	r3, [sp, #20]
 8007b8c:	004b      	lsls	r3, r1, #1
 8007b8e:	085b      	lsrs	r3, r3, #1
 8007b90:	9301      	str	r3, [sp, #4]
 8007b92:	23f9      	movs	r3, #249	@ 0xf9
 8007b94:	9a01      	ldr	r2, [sp, #4]
 8007b96:	0004      	movs	r4, r0
 8007b98:	000d      	movs	r5, r1
 8007b9a:	059b      	lsls	r3, r3, #22
 8007b9c:	429a      	cmp	r2, r3
 8007b9e:	d204      	bcs.n	8007baa <__kernel_cos+0x26>
 8007ba0:	f7fa fb7c 	bl	800229c <__aeabi_d2iz>
 8007ba4:	2800      	cmp	r0, #0
 8007ba6:	d100      	bne.n	8007baa <__kernel_cos+0x26>
 8007ba8:	e084      	b.n	8007cb4 <__kernel_cos+0x130>
 8007baa:	0022      	movs	r2, r4
 8007bac:	002b      	movs	r3, r5
 8007bae:	0020      	movs	r0, r4
 8007bb0:	0029      	movs	r1, r5
 8007bb2:	f7f9 fc83 	bl	80014bc <__aeabi_dmul>
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	4b40      	ldr	r3, [pc, #256]	@ (8007cbc <__kernel_cos+0x138>)
 8007bba:	0006      	movs	r6, r0
 8007bbc:	000f      	movs	r7, r1
 8007bbe:	f7f9 fc7d 	bl	80014bc <__aeabi_dmul>
 8007bc2:	4a3f      	ldr	r2, [pc, #252]	@ (8007cc0 <__kernel_cos+0x13c>)
 8007bc4:	9002      	str	r0, [sp, #8]
 8007bc6:	9103      	str	r1, [sp, #12]
 8007bc8:	4b3e      	ldr	r3, [pc, #248]	@ (8007cc4 <__kernel_cos+0x140>)
 8007bca:	0030      	movs	r0, r6
 8007bcc:	0039      	movs	r1, r7
 8007bce:	f7f9 fc75 	bl	80014bc <__aeabi_dmul>
 8007bd2:	4a3d      	ldr	r2, [pc, #244]	@ (8007cc8 <__kernel_cos+0x144>)
 8007bd4:	4b3d      	ldr	r3, [pc, #244]	@ (8007ccc <__kernel_cos+0x148>)
 8007bd6:	f7f8 fc71 	bl	80004bc <__aeabi_dadd>
 8007bda:	0032      	movs	r2, r6
 8007bdc:	003b      	movs	r3, r7
 8007bde:	f7f9 fc6d 	bl	80014bc <__aeabi_dmul>
 8007be2:	4a3b      	ldr	r2, [pc, #236]	@ (8007cd0 <__kernel_cos+0x14c>)
 8007be4:	4b3b      	ldr	r3, [pc, #236]	@ (8007cd4 <__kernel_cos+0x150>)
 8007be6:	f7f9 ff4f 	bl	8001a88 <__aeabi_dsub>
 8007bea:	0032      	movs	r2, r6
 8007bec:	003b      	movs	r3, r7
 8007bee:	f7f9 fc65 	bl	80014bc <__aeabi_dmul>
 8007bf2:	4a39      	ldr	r2, [pc, #228]	@ (8007cd8 <__kernel_cos+0x154>)
 8007bf4:	4b39      	ldr	r3, [pc, #228]	@ (8007cdc <__kernel_cos+0x158>)
 8007bf6:	f7f8 fc61 	bl	80004bc <__aeabi_dadd>
 8007bfa:	0032      	movs	r2, r6
 8007bfc:	003b      	movs	r3, r7
 8007bfe:	f7f9 fc5d 	bl	80014bc <__aeabi_dmul>
 8007c02:	4a37      	ldr	r2, [pc, #220]	@ (8007ce0 <__kernel_cos+0x15c>)
 8007c04:	4b37      	ldr	r3, [pc, #220]	@ (8007ce4 <__kernel_cos+0x160>)
 8007c06:	f7f9 ff3f 	bl	8001a88 <__aeabi_dsub>
 8007c0a:	0032      	movs	r2, r6
 8007c0c:	003b      	movs	r3, r7
 8007c0e:	f7f9 fc55 	bl	80014bc <__aeabi_dmul>
 8007c12:	4a35      	ldr	r2, [pc, #212]	@ (8007ce8 <__kernel_cos+0x164>)
 8007c14:	4b35      	ldr	r3, [pc, #212]	@ (8007cec <__kernel_cos+0x168>)
 8007c16:	f7f8 fc51 	bl	80004bc <__aeabi_dadd>
 8007c1a:	0032      	movs	r2, r6
 8007c1c:	003b      	movs	r3, r7
 8007c1e:	f7f9 fc4d 	bl	80014bc <__aeabi_dmul>
 8007c22:	0032      	movs	r2, r6
 8007c24:	003b      	movs	r3, r7
 8007c26:	f7f9 fc49 	bl	80014bc <__aeabi_dmul>
 8007c2a:	9a04      	ldr	r2, [sp, #16]
 8007c2c:	9b05      	ldr	r3, [sp, #20]
 8007c2e:	0006      	movs	r6, r0
 8007c30:	000f      	movs	r7, r1
 8007c32:	0020      	movs	r0, r4
 8007c34:	0029      	movs	r1, r5
 8007c36:	f7f9 fc41 	bl	80014bc <__aeabi_dmul>
 8007c3a:	0002      	movs	r2, r0
 8007c3c:	000b      	movs	r3, r1
 8007c3e:	0030      	movs	r0, r6
 8007c40:	0039      	movs	r1, r7
 8007c42:	f7f9 ff21 	bl	8001a88 <__aeabi_dsub>
 8007c46:	4b2a      	ldr	r3, [pc, #168]	@ (8007cf0 <__kernel_cos+0x16c>)
 8007c48:	9a01      	ldr	r2, [sp, #4]
 8007c4a:	9004      	str	r0, [sp, #16]
 8007c4c:	9105      	str	r1, [sp, #20]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d80d      	bhi.n	8007c6e <__kernel_cos+0xea>
 8007c52:	0002      	movs	r2, r0
 8007c54:	000b      	movs	r3, r1
 8007c56:	9802      	ldr	r0, [sp, #8]
 8007c58:	9903      	ldr	r1, [sp, #12]
 8007c5a:	f7f9 ff15 	bl	8001a88 <__aeabi_dsub>
 8007c5e:	0002      	movs	r2, r0
 8007c60:	2000      	movs	r0, #0
 8007c62:	000b      	movs	r3, r1
 8007c64:	4923      	ldr	r1, [pc, #140]	@ (8007cf4 <__kernel_cos+0x170>)
 8007c66:	f7f9 ff0f 	bl	8001a88 <__aeabi_dsub>
 8007c6a:	b007      	add	sp, #28
 8007c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c6e:	4b22      	ldr	r3, [pc, #136]	@ (8007cf8 <__kernel_cos+0x174>)
 8007c70:	9a01      	ldr	r2, [sp, #4]
 8007c72:	2600      	movs	r6, #0
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d81b      	bhi.n	8007cb0 <__kernel_cos+0x12c>
 8007c78:	0013      	movs	r3, r2
 8007c7a:	4a20      	ldr	r2, [pc, #128]	@ (8007cfc <__kernel_cos+0x178>)
 8007c7c:	4694      	mov	ip, r2
 8007c7e:	4463      	add	r3, ip
 8007c80:	001f      	movs	r7, r3
 8007c82:	0032      	movs	r2, r6
 8007c84:	003b      	movs	r3, r7
 8007c86:	2000      	movs	r0, #0
 8007c88:	491a      	ldr	r1, [pc, #104]	@ (8007cf4 <__kernel_cos+0x170>)
 8007c8a:	f7f9 fefd 	bl	8001a88 <__aeabi_dsub>
 8007c8e:	0032      	movs	r2, r6
 8007c90:	0004      	movs	r4, r0
 8007c92:	000d      	movs	r5, r1
 8007c94:	9802      	ldr	r0, [sp, #8]
 8007c96:	9903      	ldr	r1, [sp, #12]
 8007c98:	003b      	movs	r3, r7
 8007c9a:	f7f9 fef5 	bl	8001a88 <__aeabi_dsub>
 8007c9e:	9a04      	ldr	r2, [sp, #16]
 8007ca0:	9b05      	ldr	r3, [sp, #20]
 8007ca2:	f7f9 fef1 	bl	8001a88 <__aeabi_dsub>
 8007ca6:	0002      	movs	r2, r0
 8007ca8:	000b      	movs	r3, r1
 8007caa:	0020      	movs	r0, r4
 8007cac:	0029      	movs	r1, r5
 8007cae:	e7da      	b.n	8007c66 <__kernel_cos+0xe2>
 8007cb0:	4f13      	ldr	r7, [pc, #76]	@ (8007d00 <__kernel_cos+0x17c>)
 8007cb2:	e7e6      	b.n	8007c82 <__kernel_cos+0xfe>
 8007cb4:	2000      	movs	r0, #0
 8007cb6:	490f      	ldr	r1, [pc, #60]	@ (8007cf4 <__kernel_cos+0x170>)
 8007cb8:	e7d7      	b.n	8007c6a <__kernel_cos+0xe6>
 8007cba:	46c0      	nop			@ (mov r8, r8)
 8007cbc:	3fe00000 	.word	0x3fe00000
 8007cc0:	be8838d4 	.word	0xbe8838d4
 8007cc4:	bda8fae9 	.word	0xbda8fae9
 8007cc8:	bdb4b1c4 	.word	0xbdb4b1c4
 8007ccc:	3e21ee9e 	.word	0x3e21ee9e
 8007cd0:	809c52ad 	.word	0x809c52ad
 8007cd4:	3e927e4f 	.word	0x3e927e4f
 8007cd8:	19cb1590 	.word	0x19cb1590
 8007cdc:	3efa01a0 	.word	0x3efa01a0
 8007ce0:	16c15177 	.word	0x16c15177
 8007ce4:	3f56c16c 	.word	0x3f56c16c
 8007ce8:	5555554c 	.word	0x5555554c
 8007cec:	3fa55555 	.word	0x3fa55555
 8007cf0:	3fd33332 	.word	0x3fd33332
 8007cf4:	3ff00000 	.word	0x3ff00000
 8007cf8:	3fe90000 	.word	0x3fe90000
 8007cfc:	ffe00000 	.word	0xffe00000
 8007d00:	3fd20000 	.word	0x3fd20000

08007d04 <__kernel_sin>:
 8007d04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d06:	b089      	sub	sp, #36	@ 0x24
 8007d08:	9202      	str	r2, [sp, #8]
 8007d0a:	9303      	str	r3, [sp, #12]
 8007d0c:	22f9      	movs	r2, #249	@ 0xf9
 8007d0e:	004b      	lsls	r3, r1, #1
 8007d10:	0006      	movs	r6, r0
 8007d12:	000f      	movs	r7, r1
 8007d14:	085b      	lsrs	r3, r3, #1
 8007d16:	0592      	lsls	r2, r2, #22
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d203      	bcs.n	8007d24 <__kernel_sin+0x20>
 8007d1c:	f7fa fabe 	bl	800229c <__aeabi_d2iz>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	d04c      	beq.n	8007dbe <__kernel_sin+0xba>
 8007d24:	0032      	movs	r2, r6
 8007d26:	003b      	movs	r3, r7
 8007d28:	0030      	movs	r0, r6
 8007d2a:	0039      	movs	r1, r7
 8007d2c:	f7f9 fbc6 	bl	80014bc <__aeabi_dmul>
 8007d30:	0004      	movs	r4, r0
 8007d32:	000d      	movs	r5, r1
 8007d34:	0002      	movs	r2, r0
 8007d36:	000b      	movs	r3, r1
 8007d38:	0030      	movs	r0, r6
 8007d3a:	0039      	movs	r1, r7
 8007d3c:	f7f9 fbbe 	bl	80014bc <__aeabi_dmul>
 8007d40:	4a39      	ldr	r2, [pc, #228]	@ (8007e28 <__kernel_sin+0x124>)
 8007d42:	9000      	str	r0, [sp, #0]
 8007d44:	9101      	str	r1, [sp, #4]
 8007d46:	4b39      	ldr	r3, [pc, #228]	@ (8007e2c <__kernel_sin+0x128>)
 8007d48:	0020      	movs	r0, r4
 8007d4a:	0029      	movs	r1, r5
 8007d4c:	f7f9 fbb6 	bl	80014bc <__aeabi_dmul>
 8007d50:	4a37      	ldr	r2, [pc, #220]	@ (8007e30 <__kernel_sin+0x12c>)
 8007d52:	4b38      	ldr	r3, [pc, #224]	@ (8007e34 <__kernel_sin+0x130>)
 8007d54:	f7f9 fe98 	bl	8001a88 <__aeabi_dsub>
 8007d58:	0022      	movs	r2, r4
 8007d5a:	002b      	movs	r3, r5
 8007d5c:	f7f9 fbae 	bl	80014bc <__aeabi_dmul>
 8007d60:	4a35      	ldr	r2, [pc, #212]	@ (8007e38 <__kernel_sin+0x134>)
 8007d62:	4b36      	ldr	r3, [pc, #216]	@ (8007e3c <__kernel_sin+0x138>)
 8007d64:	f7f8 fbaa 	bl	80004bc <__aeabi_dadd>
 8007d68:	0022      	movs	r2, r4
 8007d6a:	002b      	movs	r3, r5
 8007d6c:	f7f9 fba6 	bl	80014bc <__aeabi_dmul>
 8007d70:	4a33      	ldr	r2, [pc, #204]	@ (8007e40 <__kernel_sin+0x13c>)
 8007d72:	4b34      	ldr	r3, [pc, #208]	@ (8007e44 <__kernel_sin+0x140>)
 8007d74:	f7f9 fe88 	bl	8001a88 <__aeabi_dsub>
 8007d78:	0022      	movs	r2, r4
 8007d7a:	002b      	movs	r3, r5
 8007d7c:	f7f9 fb9e 	bl	80014bc <__aeabi_dmul>
 8007d80:	4b31      	ldr	r3, [pc, #196]	@ (8007e48 <__kernel_sin+0x144>)
 8007d82:	4a32      	ldr	r2, [pc, #200]	@ (8007e4c <__kernel_sin+0x148>)
 8007d84:	f7f8 fb9a 	bl	80004bc <__aeabi_dadd>
 8007d88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d8a:	9004      	str	r0, [sp, #16]
 8007d8c:	9105      	str	r1, [sp, #20]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d119      	bne.n	8007dc6 <__kernel_sin+0xc2>
 8007d92:	0002      	movs	r2, r0
 8007d94:	000b      	movs	r3, r1
 8007d96:	0020      	movs	r0, r4
 8007d98:	0029      	movs	r1, r5
 8007d9a:	f7f9 fb8f 	bl	80014bc <__aeabi_dmul>
 8007d9e:	4a2c      	ldr	r2, [pc, #176]	@ (8007e50 <__kernel_sin+0x14c>)
 8007da0:	4b2c      	ldr	r3, [pc, #176]	@ (8007e54 <__kernel_sin+0x150>)
 8007da2:	f7f9 fe71 	bl	8001a88 <__aeabi_dsub>
 8007da6:	9a00      	ldr	r2, [sp, #0]
 8007da8:	9b01      	ldr	r3, [sp, #4]
 8007daa:	f7f9 fb87 	bl	80014bc <__aeabi_dmul>
 8007dae:	0002      	movs	r2, r0
 8007db0:	000b      	movs	r3, r1
 8007db2:	0030      	movs	r0, r6
 8007db4:	0039      	movs	r1, r7
 8007db6:	f7f8 fb81 	bl	80004bc <__aeabi_dadd>
 8007dba:	0006      	movs	r6, r0
 8007dbc:	000f      	movs	r7, r1
 8007dbe:	0030      	movs	r0, r6
 8007dc0:	0039      	movs	r1, r7
 8007dc2:	b009      	add	sp, #36	@ 0x24
 8007dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	9802      	ldr	r0, [sp, #8]
 8007dca:	9903      	ldr	r1, [sp, #12]
 8007dcc:	4b22      	ldr	r3, [pc, #136]	@ (8007e58 <__kernel_sin+0x154>)
 8007dce:	f7f9 fb75 	bl	80014bc <__aeabi_dmul>
 8007dd2:	9a04      	ldr	r2, [sp, #16]
 8007dd4:	9b05      	ldr	r3, [sp, #20]
 8007dd6:	9006      	str	r0, [sp, #24]
 8007dd8:	9107      	str	r1, [sp, #28]
 8007dda:	9800      	ldr	r0, [sp, #0]
 8007ddc:	9901      	ldr	r1, [sp, #4]
 8007dde:	f7f9 fb6d 	bl	80014bc <__aeabi_dmul>
 8007de2:	0002      	movs	r2, r0
 8007de4:	000b      	movs	r3, r1
 8007de6:	9806      	ldr	r0, [sp, #24]
 8007de8:	9907      	ldr	r1, [sp, #28]
 8007dea:	f7f9 fe4d 	bl	8001a88 <__aeabi_dsub>
 8007dee:	0022      	movs	r2, r4
 8007df0:	002b      	movs	r3, r5
 8007df2:	f7f9 fb63 	bl	80014bc <__aeabi_dmul>
 8007df6:	9a02      	ldr	r2, [sp, #8]
 8007df8:	9b03      	ldr	r3, [sp, #12]
 8007dfa:	f7f9 fe45 	bl	8001a88 <__aeabi_dsub>
 8007dfe:	4a14      	ldr	r2, [pc, #80]	@ (8007e50 <__kernel_sin+0x14c>)
 8007e00:	0004      	movs	r4, r0
 8007e02:	000d      	movs	r5, r1
 8007e04:	9800      	ldr	r0, [sp, #0]
 8007e06:	9901      	ldr	r1, [sp, #4]
 8007e08:	4b12      	ldr	r3, [pc, #72]	@ (8007e54 <__kernel_sin+0x150>)
 8007e0a:	f7f9 fb57 	bl	80014bc <__aeabi_dmul>
 8007e0e:	0002      	movs	r2, r0
 8007e10:	000b      	movs	r3, r1
 8007e12:	0020      	movs	r0, r4
 8007e14:	0029      	movs	r1, r5
 8007e16:	f7f8 fb51 	bl	80004bc <__aeabi_dadd>
 8007e1a:	0002      	movs	r2, r0
 8007e1c:	000b      	movs	r3, r1
 8007e1e:	0030      	movs	r0, r6
 8007e20:	0039      	movs	r1, r7
 8007e22:	f7f9 fe31 	bl	8001a88 <__aeabi_dsub>
 8007e26:	e7c8      	b.n	8007dba <__kernel_sin+0xb6>
 8007e28:	5acfd57c 	.word	0x5acfd57c
 8007e2c:	3de5d93a 	.word	0x3de5d93a
 8007e30:	8a2b9ceb 	.word	0x8a2b9ceb
 8007e34:	3e5ae5e6 	.word	0x3e5ae5e6
 8007e38:	57b1fe7d 	.word	0x57b1fe7d
 8007e3c:	3ec71de3 	.word	0x3ec71de3
 8007e40:	19c161d5 	.word	0x19c161d5
 8007e44:	3f2a01a0 	.word	0x3f2a01a0
 8007e48:	3f811111 	.word	0x3f811111
 8007e4c:	1110f8a6 	.word	0x1110f8a6
 8007e50:	55555549 	.word	0x55555549
 8007e54:	3fc55555 	.word	0x3fc55555
 8007e58:	3fe00000 	.word	0x3fe00000

08007e5c <__ieee754_rem_pio2>:
 8007e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e5e:	4baf      	ldr	r3, [pc, #700]	@ (800811c <__ieee754_rem_pio2+0x2c0>)
 8007e60:	b095      	sub	sp, #84	@ 0x54
 8007e62:	004d      	lsls	r5, r1, #1
 8007e64:	0017      	movs	r7, r2
 8007e66:	910d      	str	r1, [sp, #52]	@ 0x34
 8007e68:	086d      	lsrs	r5, r5, #1
 8007e6a:	429d      	cmp	r5, r3
 8007e6c:	d807      	bhi.n	8007e7e <__ieee754_rem_pio2+0x22>
 8007e6e:	6010      	str	r0, [r2, #0]
 8007e70:	6051      	str	r1, [r2, #4]
 8007e72:	2300      	movs	r3, #0
 8007e74:	2200      	movs	r2, #0
 8007e76:	60ba      	str	r2, [r7, #8]
 8007e78:	60fb      	str	r3, [r7, #12]
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	e024      	b.n	8007ec8 <__ieee754_rem_pio2+0x6c>
 8007e7e:	4ba8      	ldr	r3, [pc, #672]	@ (8008120 <__ieee754_rem_pio2+0x2c4>)
 8007e80:	429d      	cmp	r5, r3
 8007e82:	d900      	bls.n	8007e86 <__ieee754_rem_pio2+0x2a>
 8007e84:	e072      	b.n	8007f6c <__ieee754_rem_pio2+0x110>
 8007e86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e88:	4ca6      	ldr	r4, [pc, #664]	@ (8008124 <__ieee754_rem_pio2+0x2c8>)
 8007e8a:	4aa7      	ldr	r2, [pc, #668]	@ (8008128 <__ieee754_rem_pio2+0x2cc>)
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	dd37      	ble.n	8007f00 <__ieee754_rem_pio2+0xa4>
 8007e90:	4ba4      	ldr	r3, [pc, #656]	@ (8008124 <__ieee754_rem_pio2+0x2c8>)
 8007e92:	f7f9 fdf9 	bl	8001a88 <__aeabi_dsub>
 8007e96:	9002      	str	r0, [sp, #8]
 8007e98:	9103      	str	r1, [sp, #12]
 8007e9a:	42a5      	cmp	r5, r4
 8007e9c:	d018      	beq.n	8007ed0 <__ieee754_rem_pio2+0x74>
 8007e9e:	4aa3      	ldr	r2, [pc, #652]	@ (800812c <__ieee754_rem_pio2+0x2d0>)
 8007ea0:	4ba3      	ldr	r3, [pc, #652]	@ (8008130 <__ieee754_rem_pio2+0x2d4>)
 8007ea2:	f7f9 fdf1 	bl	8001a88 <__aeabi_dsub>
 8007ea6:	0002      	movs	r2, r0
 8007ea8:	000b      	movs	r3, r1
 8007eaa:	0004      	movs	r4, r0
 8007eac:	000d      	movs	r5, r1
 8007eae:	9802      	ldr	r0, [sp, #8]
 8007eb0:	9903      	ldr	r1, [sp, #12]
 8007eb2:	f7f9 fde9 	bl	8001a88 <__aeabi_dsub>
 8007eb6:	4a9d      	ldr	r2, [pc, #628]	@ (800812c <__ieee754_rem_pio2+0x2d0>)
 8007eb8:	4b9d      	ldr	r3, [pc, #628]	@ (8008130 <__ieee754_rem_pio2+0x2d4>)
 8007eba:	f7f9 fde5 	bl	8001a88 <__aeabi_dsub>
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	603c      	str	r4, [r7, #0]
 8007ec2:	607d      	str	r5, [r7, #4]
 8007ec4:	60b8      	str	r0, [r7, #8]
 8007ec6:	60f9      	str	r1, [r7, #12]
 8007ec8:	9302      	str	r3, [sp, #8]
 8007eca:	9802      	ldr	r0, [sp, #8]
 8007ecc:	b015      	add	sp, #84	@ 0x54
 8007ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ed0:	22d3      	movs	r2, #211	@ 0xd3
 8007ed2:	9802      	ldr	r0, [sp, #8]
 8007ed4:	9903      	ldr	r1, [sp, #12]
 8007ed6:	4b96      	ldr	r3, [pc, #600]	@ (8008130 <__ieee754_rem_pio2+0x2d4>)
 8007ed8:	0552      	lsls	r2, r2, #21
 8007eda:	f7f9 fdd5 	bl	8001a88 <__aeabi_dsub>
 8007ede:	4a95      	ldr	r2, [pc, #596]	@ (8008134 <__ieee754_rem_pio2+0x2d8>)
 8007ee0:	4b95      	ldr	r3, [pc, #596]	@ (8008138 <__ieee754_rem_pio2+0x2dc>)
 8007ee2:	9002      	str	r0, [sp, #8]
 8007ee4:	9103      	str	r1, [sp, #12]
 8007ee6:	f7f9 fdcf 	bl	8001a88 <__aeabi_dsub>
 8007eea:	0002      	movs	r2, r0
 8007eec:	000b      	movs	r3, r1
 8007eee:	0004      	movs	r4, r0
 8007ef0:	000d      	movs	r5, r1
 8007ef2:	9802      	ldr	r0, [sp, #8]
 8007ef4:	9903      	ldr	r1, [sp, #12]
 8007ef6:	f7f9 fdc7 	bl	8001a88 <__aeabi_dsub>
 8007efa:	4a8e      	ldr	r2, [pc, #568]	@ (8008134 <__ieee754_rem_pio2+0x2d8>)
 8007efc:	4b8e      	ldr	r3, [pc, #568]	@ (8008138 <__ieee754_rem_pio2+0x2dc>)
 8007efe:	e7dc      	b.n	8007eba <__ieee754_rem_pio2+0x5e>
 8007f00:	4b88      	ldr	r3, [pc, #544]	@ (8008124 <__ieee754_rem_pio2+0x2c8>)
 8007f02:	f7f8 fadb 	bl	80004bc <__aeabi_dadd>
 8007f06:	9002      	str	r0, [sp, #8]
 8007f08:	9103      	str	r1, [sp, #12]
 8007f0a:	42a5      	cmp	r5, r4
 8007f0c:	d016      	beq.n	8007f3c <__ieee754_rem_pio2+0xe0>
 8007f0e:	4a87      	ldr	r2, [pc, #540]	@ (800812c <__ieee754_rem_pio2+0x2d0>)
 8007f10:	4b87      	ldr	r3, [pc, #540]	@ (8008130 <__ieee754_rem_pio2+0x2d4>)
 8007f12:	f7f8 fad3 	bl	80004bc <__aeabi_dadd>
 8007f16:	0002      	movs	r2, r0
 8007f18:	000b      	movs	r3, r1
 8007f1a:	0004      	movs	r4, r0
 8007f1c:	000d      	movs	r5, r1
 8007f1e:	9802      	ldr	r0, [sp, #8]
 8007f20:	9903      	ldr	r1, [sp, #12]
 8007f22:	f7f9 fdb1 	bl	8001a88 <__aeabi_dsub>
 8007f26:	4a81      	ldr	r2, [pc, #516]	@ (800812c <__ieee754_rem_pio2+0x2d0>)
 8007f28:	4b81      	ldr	r3, [pc, #516]	@ (8008130 <__ieee754_rem_pio2+0x2d4>)
 8007f2a:	f7f8 fac7 	bl	80004bc <__aeabi_dadd>
 8007f2e:	2301      	movs	r3, #1
 8007f30:	603c      	str	r4, [r7, #0]
 8007f32:	607d      	str	r5, [r7, #4]
 8007f34:	60b8      	str	r0, [r7, #8]
 8007f36:	60f9      	str	r1, [r7, #12]
 8007f38:	425b      	negs	r3, r3
 8007f3a:	e7c5      	b.n	8007ec8 <__ieee754_rem_pio2+0x6c>
 8007f3c:	22d3      	movs	r2, #211	@ 0xd3
 8007f3e:	9802      	ldr	r0, [sp, #8]
 8007f40:	9903      	ldr	r1, [sp, #12]
 8007f42:	4b7b      	ldr	r3, [pc, #492]	@ (8008130 <__ieee754_rem_pio2+0x2d4>)
 8007f44:	0552      	lsls	r2, r2, #21
 8007f46:	f7f8 fab9 	bl	80004bc <__aeabi_dadd>
 8007f4a:	4a7a      	ldr	r2, [pc, #488]	@ (8008134 <__ieee754_rem_pio2+0x2d8>)
 8007f4c:	4b7a      	ldr	r3, [pc, #488]	@ (8008138 <__ieee754_rem_pio2+0x2dc>)
 8007f4e:	9002      	str	r0, [sp, #8]
 8007f50:	9103      	str	r1, [sp, #12]
 8007f52:	f7f8 fab3 	bl	80004bc <__aeabi_dadd>
 8007f56:	0002      	movs	r2, r0
 8007f58:	000b      	movs	r3, r1
 8007f5a:	0004      	movs	r4, r0
 8007f5c:	000d      	movs	r5, r1
 8007f5e:	9802      	ldr	r0, [sp, #8]
 8007f60:	9903      	ldr	r1, [sp, #12]
 8007f62:	f7f9 fd91 	bl	8001a88 <__aeabi_dsub>
 8007f66:	4a73      	ldr	r2, [pc, #460]	@ (8008134 <__ieee754_rem_pio2+0x2d8>)
 8007f68:	4b73      	ldr	r3, [pc, #460]	@ (8008138 <__ieee754_rem_pio2+0x2dc>)
 8007f6a:	e7de      	b.n	8007f2a <__ieee754_rem_pio2+0xce>
 8007f6c:	4b73      	ldr	r3, [pc, #460]	@ (800813c <__ieee754_rem_pio2+0x2e0>)
 8007f6e:	429d      	cmp	r5, r3
 8007f70:	d900      	bls.n	8007f74 <__ieee754_rem_pio2+0x118>
 8007f72:	e0c6      	b.n	8008102 <__ieee754_rem_pio2+0x2a6>
 8007f74:	f000 f94e 	bl	8008214 <fabs>
 8007f78:	4a71      	ldr	r2, [pc, #452]	@ (8008140 <__ieee754_rem_pio2+0x2e4>)
 8007f7a:	4b72      	ldr	r3, [pc, #456]	@ (8008144 <__ieee754_rem_pio2+0x2e8>)
 8007f7c:	9004      	str	r0, [sp, #16]
 8007f7e:	9105      	str	r1, [sp, #20]
 8007f80:	f7f9 fa9c 	bl	80014bc <__aeabi_dmul>
 8007f84:	2200      	movs	r2, #0
 8007f86:	4b70      	ldr	r3, [pc, #448]	@ (8008148 <__ieee754_rem_pio2+0x2ec>)
 8007f88:	f7f8 fa98 	bl	80004bc <__aeabi_dadd>
 8007f8c:	f7fa f986 	bl	800229c <__aeabi_d2iz>
 8007f90:	9002      	str	r0, [sp, #8]
 8007f92:	f7fa f9bf 	bl	8002314 <__aeabi_i2d>
 8007f96:	4a64      	ldr	r2, [pc, #400]	@ (8008128 <__ieee754_rem_pio2+0x2cc>)
 8007f98:	4b62      	ldr	r3, [pc, #392]	@ (8008124 <__ieee754_rem_pio2+0x2c8>)
 8007f9a:	9008      	str	r0, [sp, #32]
 8007f9c:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f9e:	f7f9 fa8d 	bl	80014bc <__aeabi_dmul>
 8007fa2:	0002      	movs	r2, r0
 8007fa4:	000b      	movs	r3, r1
 8007fa6:	9804      	ldr	r0, [sp, #16]
 8007fa8:	9905      	ldr	r1, [sp, #20]
 8007faa:	f7f9 fd6d 	bl	8001a88 <__aeabi_dsub>
 8007fae:	4b60      	ldr	r3, [pc, #384]	@ (8008130 <__ieee754_rem_pio2+0x2d4>)
 8007fb0:	9004      	str	r0, [sp, #16]
 8007fb2:	9105      	str	r1, [sp, #20]
 8007fb4:	9808      	ldr	r0, [sp, #32]
 8007fb6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007fb8:	4a5c      	ldr	r2, [pc, #368]	@ (800812c <__ieee754_rem_pio2+0x2d0>)
 8007fba:	f7f9 fa7f 	bl	80014bc <__aeabi_dmul>
 8007fbe:	9b02      	ldr	r3, [sp, #8]
 8007fc0:	9006      	str	r0, [sp, #24]
 8007fc2:	9107      	str	r1, [sp, #28]
 8007fc4:	2b1f      	cmp	r3, #31
 8007fc6:	dc0d      	bgt.n	8007fe4 <__ieee754_rem_pio2+0x188>
 8007fc8:	9a02      	ldr	r2, [sp, #8]
 8007fca:	4b60      	ldr	r3, [pc, #384]	@ (800814c <__ieee754_rem_pio2+0x2f0>)
 8007fcc:	3a01      	subs	r2, #1
 8007fce:	0092      	lsls	r2, r2, #2
 8007fd0:	58d3      	ldr	r3, [r2, r3]
 8007fd2:	42ab      	cmp	r3, r5
 8007fd4:	d006      	beq.n	8007fe4 <__ieee754_rem_pio2+0x188>
 8007fd6:	0002      	movs	r2, r0
 8007fd8:	000b      	movs	r3, r1
 8007fda:	9804      	ldr	r0, [sp, #16]
 8007fdc:	9905      	ldr	r1, [sp, #20]
 8007fde:	f7f9 fd53 	bl	8001a88 <__aeabi_dsub>
 8007fe2:	e00b      	b.n	8007ffc <__ieee754_rem_pio2+0x1a0>
 8007fe4:	9a06      	ldr	r2, [sp, #24]
 8007fe6:	9b07      	ldr	r3, [sp, #28]
 8007fe8:	9804      	ldr	r0, [sp, #16]
 8007fea:	9905      	ldr	r1, [sp, #20]
 8007fec:	f7f9 fd4c 	bl	8001a88 <__aeabi_dsub>
 8007ff0:	004b      	lsls	r3, r1, #1
 8007ff2:	152e      	asrs	r6, r5, #20
 8007ff4:	0d5b      	lsrs	r3, r3, #21
 8007ff6:	1af3      	subs	r3, r6, r3
 8007ff8:	2b10      	cmp	r3, #16
 8007ffa:	dc02      	bgt.n	8008002 <__ieee754_rem_pio2+0x1a6>
 8007ffc:	6038      	str	r0, [r7, #0]
 8007ffe:	6079      	str	r1, [r7, #4]
 8008000:	e039      	b.n	8008076 <__ieee754_rem_pio2+0x21a>
 8008002:	22d3      	movs	r2, #211	@ 0xd3
 8008004:	9808      	ldr	r0, [sp, #32]
 8008006:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008008:	4b49      	ldr	r3, [pc, #292]	@ (8008130 <__ieee754_rem_pio2+0x2d4>)
 800800a:	0552      	lsls	r2, r2, #21
 800800c:	f7f9 fa56 	bl	80014bc <__aeabi_dmul>
 8008010:	0004      	movs	r4, r0
 8008012:	000d      	movs	r5, r1
 8008014:	0002      	movs	r2, r0
 8008016:	000b      	movs	r3, r1
 8008018:	9804      	ldr	r0, [sp, #16]
 800801a:	9905      	ldr	r1, [sp, #20]
 800801c:	f7f9 fd34 	bl	8001a88 <__aeabi_dsub>
 8008020:	0002      	movs	r2, r0
 8008022:	000b      	movs	r3, r1
 8008024:	900a      	str	r0, [sp, #40]	@ 0x28
 8008026:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008028:	9804      	ldr	r0, [sp, #16]
 800802a:	9905      	ldr	r1, [sp, #20]
 800802c:	f7f9 fd2c 	bl	8001a88 <__aeabi_dsub>
 8008030:	0022      	movs	r2, r4
 8008032:	002b      	movs	r3, r5
 8008034:	f7f9 fd28 	bl	8001a88 <__aeabi_dsub>
 8008038:	0004      	movs	r4, r0
 800803a:	000d      	movs	r5, r1
 800803c:	9808      	ldr	r0, [sp, #32]
 800803e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008040:	4a3c      	ldr	r2, [pc, #240]	@ (8008134 <__ieee754_rem_pio2+0x2d8>)
 8008042:	4b3d      	ldr	r3, [pc, #244]	@ (8008138 <__ieee754_rem_pio2+0x2dc>)
 8008044:	f7f9 fa3a 	bl	80014bc <__aeabi_dmul>
 8008048:	0022      	movs	r2, r4
 800804a:	002b      	movs	r3, r5
 800804c:	f7f9 fd1c 	bl	8001a88 <__aeabi_dsub>
 8008050:	000b      	movs	r3, r1
 8008052:	0002      	movs	r2, r0
 8008054:	9006      	str	r0, [sp, #24]
 8008056:	9107      	str	r1, [sp, #28]
 8008058:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800805a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800805c:	f7f9 fd14 	bl	8001a88 <__aeabi_dsub>
 8008060:	004b      	lsls	r3, r1, #1
 8008062:	0d5b      	lsrs	r3, r3, #21
 8008064:	1af3      	subs	r3, r6, r3
 8008066:	2b31      	cmp	r3, #49	@ 0x31
 8008068:	dc21      	bgt.n	80080ae <__ieee754_rem_pio2+0x252>
 800806a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800806c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800806e:	6038      	str	r0, [r7, #0]
 8008070:	6079      	str	r1, [r7, #4]
 8008072:	9304      	str	r3, [sp, #16]
 8008074:	9405      	str	r4, [sp, #20]
 8008076:	683c      	ldr	r4, [r7, #0]
 8008078:	687d      	ldr	r5, [r7, #4]
 800807a:	9804      	ldr	r0, [sp, #16]
 800807c:	9905      	ldr	r1, [sp, #20]
 800807e:	0022      	movs	r2, r4
 8008080:	002b      	movs	r3, r5
 8008082:	f7f9 fd01 	bl	8001a88 <__aeabi_dsub>
 8008086:	9a06      	ldr	r2, [sp, #24]
 8008088:	9b07      	ldr	r3, [sp, #28]
 800808a:	f7f9 fcfd 	bl	8001a88 <__aeabi_dsub>
 800808e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008090:	60b8      	str	r0, [r7, #8]
 8008092:	60f9      	str	r1, [r7, #12]
 8008094:	2b00      	cmp	r3, #0
 8008096:	db00      	blt.n	800809a <__ieee754_rem_pio2+0x23e>
 8008098:	e717      	b.n	8007eca <__ieee754_rem_pio2+0x6e>
 800809a:	2280      	movs	r2, #128	@ 0x80
 800809c:	0612      	lsls	r2, r2, #24
 800809e:	18ab      	adds	r3, r5, r2
 80080a0:	607b      	str	r3, [r7, #4]
 80080a2:	188b      	adds	r3, r1, r2
 80080a4:	603c      	str	r4, [r7, #0]
 80080a6:	60b8      	str	r0, [r7, #8]
 80080a8:	60fb      	str	r3, [r7, #12]
 80080aa:	9b02      	ldr	r3, [sp, #8]
 80080ac:	e744      	b.n	8007f38 <__ieee754_rem_pio2+0xdc>
 80080ae:	22b8      	movs	r2, #184	@ 0xb8
 80080b0:	9808      	ldr	r0, [sp, #32]
 80080b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80080b4:	4b20      	ldr	r3, [pc, #128]	@ (8008138 <__ieee754_rem_pio2+0x2dc>)
 80080b6:	0592      	lsls	r2, r2, #22
 80080b8:	f7f9 fa00 	bl	80014bc <__aeabi_dmul>
 80080bc:	0004      	movs	r4, r0
 80080be:	000d      	movs	r5, r1
 80080c0:	0002      	movs	r2, r0
 80080c2:	000b      	movs	r3, r1
 80080c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80080c6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80080c8:	f7f9 fcde 	bl	8001a88 <__aeabi_dsub>
 80080cc:	0002      	movs	r2, r0
 80080ce:	000b      	movs	r3, r1
 80080d0:	9004      	str	r0, [sp, #16]
 80080d2:	9105      	str	r1, [sp, #20]
 80080d4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80080d6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80080d8:	f7f9 fcd6 	bl	8001a88 <__aeabi_dsub>
 80080dc:	0022      	movs	r2, r4
 80080de:	002b      	movs	r3, r5
 80080e0:	f7f9 fcd2 	bl	8001a88 <__aeabi_dsub>
 80080e4:	0004      	movs	r4, r0
 80080e6:	000d      	movs	r5, r1
 80080e8:	9808      	ldr	r0, [sp, #32]
 80080ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80080ec:	4a18      	ldr	r2, [pc, #96]	@ (8008150 <__ieee754_rem_pio2+0x2f4>)
 80080ee:	4b19      	ldr	r3, [pc, #100]	@ (8008154 <__ieee754_rem_pio2+0x2f8>)
 80080f0:	f7f9 f9e4 	bl	80014bc <__aeabi_dmul>
 80080f4:	0022      	movs	r2, r4
 80080f6:	002b      	movs	r3, r5
 80080f8:	f7f9 fcc6 	bl	8001a88 <__aeabi_dsub>
 80080fc:	9006      	str	r0, [sp, #24]
 80080fe:	9107      	str	r1, [sp, #28]
 8008100:	e769      	b.n	8007fd6 <__ieee754_rem_pio2+0x17a>
 8008102:	4b15      	ldr	r3, [pc, #84]	@ (8008158 <__ieee754_rem_pio2+0x2fc>)
 8008104:	429d      	cmp	r5, r3
 8008106:	d929      	bls.n	800815c <__ieee754_rem_pio2+0x300>
 8008108:	0002      	movs	r2, r0
 800810a:	000b      	movs	r3, r1
 800810c:	f7f9 fcbc 	bl	8001a88 <__aeabi_dsub>
 8008110:	60b8      	str	r0, [r7, #8]
 8008112:	60f9      	str	r1, [r7, #12]
 8008114:	6038      	str	r0, [r7, #0]
 8008116:	6079      	str	r1, [r7, #4]
 8008118:	e6af      	b.n	8007e7a <__ieee754_rem_pio2+0x1e>
 800811a:	46c0      	nop			@ (mov r8, r8)
 800811c:	3fe921fb 	.word	0x3fe921fb
 8008120:	4002d97b 	.word	0x4002d97b
 8008124:	3ff921fb 	.word	0x3ff921fb
 8008128:	54400000 	.word	0x54400000
 800812c:	1a626331 	.word	0x1a626331
 8008130:	3dd0b461 	.word	0x3dd0b461
 8008134:	2e037073 	.word	0x2e037073
 8008138:	3ba3198a 	.word	0x3ba3198a
 800813c:	413921fb 	.word	0x413921fb
 8008140:	6dc9c883 	.word	0x6dc9c883
 8008144:	3fe45f30 	.word	0x3fe45f30
 8008148:	3fe00000 	.word	0x3fe00000
 800814c:	080090ac 	.word	0x080090ac
 8008150:	252049c1 	.word	0x252049c1
 8008154:	397b839a 	.word	0x397b839a
 8008158:	7fefffff 	.word	0x7fefffff
 800815c:	4b2a      	ldr	r3, [pc, #168]	@ (8008208 <__ieee754_rem_pio2+0x3ac>)
 800815e:	152e      	asrs	r6, r5, #20
 8008160:	18f6      	adds	r6, r6, r3
 8008162:	0531      	lsls	r1, r6, #20
 8008164:	1a6b      	subs	r3, r5, r1
 8008166:	0019      	movs	r1, r3
 8008168:	001d      	movs	r5, r3
 800816a:	0004      	movs	r4, r0
 800816c:	f7fa f896 	bl	800229c <__aeabi_d2iz>
 8008170:	f7fa f8d0 	bl	8002314 <__aeabi_i2d>
 8008174:	0002      	movs	r2, r0
 8008176:	000b      	movs	r3, r1
 8008178:	0020      	movs	r0, r4
 800817a:	0029      	movs	r1, r5
 800817c:	920e      	str	r2, [sp, #56]	@ 0x38
 800817e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008180:	f7f9 fc82 	bl	8001a88 <__aeabi_dsub>
 8008184:	2200      	movs	r2, #0
 8008186:	4b21      	ldr	r3, [pc, #132]	@ (800820c <__ieee754_rem_pio2+0x3b0>)
 8008188:	f7f9 f998 	bl	80014bc <__aeabi_dmul>
 800818c:	000d      	movs	r5, r1
 800818e:	0004      	movs	r4, r0
 8008190:	f7fa f884 	bl	800229c <__aeabi_d2iz>
 8008194:	f7fa f8be 	bl	8002314 <__aeabi_i2d>
 8008198:	0002      	movs	r2, r0
 800819a:	000b      	movs	r3, r1
 800819c:	0020      	movs	r0, r4
 800819e:	0029      	movs	r1, r5
 80081a0:	9210      	str	r2, [sp, #64]	@ 0x40
 80081a2:	9311      	str	r3, [sp, #68]	@ 0x44
 80081a4:	f7f9 fc70 	bl	8001a88 <__aeabi_dsub>
 80081a8:	2200      	movs	r2, #0
 80081aa:	4b18      	ldr	r3, [pc, #96]	@ (800820c <__ieee754_rem_pio2+0x3b0>)
 80081ac:	f7f9 f986 	bl	80014bc <__aeabi_dmul>
 80081b0:	2503      	movs	r5, #3
 80081b2:	9012      	str	r0, [sp, #72]	@ 0x48
 80081b4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80081b6:	ac0e      	add	r4, sp, #56	@ 0x38
 80081b8:	2200      	movs	r2, #0
 80081ba:	6920      	ldr	r0, [r4, #16]
 80081bc:	6961      	ldr	r1, [r4, #20]
 80081be:	2300      	movs	r3, #0
 80081c0:	9502      	str	r5, [sp, #8]
 80081c2:	3c08      	subs	r4, #8
 80081c4:	3d01      	subs	r5, #1
 80081c6:	f7f8 f92d 	bl	8000424 <__aeabi_dcmpeq>
 80081ca:	2800      	cmp	r0, #0
 80081cc:	d1f4      	bne.n	80081b8 <__ieee754_rem_pio2+0x35c>
 80081ce:	4b10      	ldr	r3, [pc, #64]	@ (8008210 <__ieee754_rem_pio2+0x3b4>)
 80081d0:	0032      	movs	r2, r6
 80081d2:	9301      	str	r3, [sp, #4]
 80081d4:	2302      	movs	r3, #2
 80081d6:	0039      	movs	r1, r7
 80081d8:	9300      	str	r3, [sp, #0]
 80081da:	a80e      	add	r0, sp, #56	@ 0x38
 80081dc:	9b02      	ldr	r3, [sp, #8]
 80081de:	f000 f81d 	bl	800821c <__kernel_rem_pio2>
 80081e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081e4:	9002      	str	r0, [sp, #8]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	db00      	blt.n	80081ec <__ieee754_rem_pio2+0x390>
 80081ea:	e66e      	b.n	8007eca <__ieee754_rem_pio2+0x6e>
 80081ec:	2080      	movs	r0, #128	@ 0x80
 80081ee:	6879      	ldr	r1, [r7, #4]
 80081f0:	683a      	ldr	r2, [r7, #0]
 80081f2:	0600      	lsls	r0, r0, #24
 80081f4:	180b      	adds	r3, r1, r0
 80081f6:	68f9      	ldr	r1, [r7, #12]
 80081f8:	603a      	str	r2, [r7, #0]
 80081fa:	607b      	str	r3, [r7, #4]
 80081fc:	68ba      	ldr	r2, [r7, #8]
 80081fe:	180b      	adds	r3, r1, r0
 8008200:	60ba      	str	r2, [r7, #8]
 8008202:	60fb      	str	r3, [r7, #12]
 8008204:	e751      	b.n	80080aa <__ieee754_rem_pio2+0x24e>
 8008206:	46c0      	nop			@ (mov r8, r8)
 8008208:	fffffbea 	.word	0xfffffbea
 800820c:	41700000 	.word	0x41700000
 8008210:	0800912c 	.word	0x0800912c

08008214 <fabs>:
 8008214:	0049      	lsls	r1, r1, #1
 8008216:	084b      	lsrs	r3, r1, #1
 8008218:	0019      	movs	r1, r3
 800821a:	4770      	bx	lr

0800821c <__kernel_rem_pio2>:
 800821c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800821e:	4cc6      	ldr	r4, [pc, #792]	@ (8008538 <__kernel_rem_pio2+0x31c>)
 8008220:	44a5      	add	sp, r4
 8008222:	0014      	movs	r4, r2
 8008224:	9aa4      	ldr	r2, [sp, #656]	@ 0x290
 8008226:	930e      	str	r3, [sp, #56]	@ 0x38
 8008228:	4bc4      	ldr	r3, [pc, #784]	@ (800853c <__kernel_rem_pio2+0x320>)
 800822a:	0092      	lsls	r2, r2, #2
 800822c:	58d3      	ldr	r3, [r2, r3]
 800822e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008230:	9308      	str	r3, [sp, #32]
 8008232:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008234:	9105      	str	r1, [sp, #20]
 8008236:	3b01      	subs	r3, #1
 8008238:	930d      	str	r3, [sp, #52]	@ 0x34
 800823a:	2300      	movs	r3, #0
 800823c:	9300      	str	r3, [sp, #0]
 800823e:	0023      	movs	r3, r4
 8008240:	3314      	adds	r3, #20
 8008242:	db04      	blt.n	800824e <__kernel_rem_pio2+0x32>
 8008244:	2118      	movs	r1, #24
 8008246:	1ee0      	subs	r0, r4, #3
 8008248:	f7f7 fff0 	bl	800022c <__divsi3>
 800824c:	9000      	str	r0, [sp, #0]
 800824e:	9b00      	ldr	r3, [sp, #0]
 8008250:	ae26      	add	r6, sp, #152	@ 0x98
 8008252:	1c5a      	adds	r2, r3, #1
 8008254:	2318      	movs	r3, #24
 8008256:	425b      	negs	r3, r3
 8008258:	4353      	muls	r3, r2
 800825a:	191b      	adds	r3, r3, r4
 800825c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800825e:	9302      	str	r3, [sp, #8]
 8008260:	9b00      	ldr	r3, [sp, #0]
 8008262:	1a9d      	subs	r5, r3, r2
 8008264:	002c      	movs	r4, r5
 8008266:	9b08      	ldr	r3, [sp, #32]
 8008268:	189f      	adds	r7, r3, r2
 800826a:	1b63      	subs	r3, r4, r5
 800826c:	429f      	cmp	r7, r3
 800826e:	da0f      	bge.n	8008290 <__kernel_rem_pio2+0x74>
 8008270:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8008272:	af76      	add	r7, sp, #472	@ 0x1d8
 8008274:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008276:	9a08      	ldr	r2, [sp, #32]
 8008278:	1aeb      	subs	r3, r5, r3
 800827a:	429a      	cmp	r2, r3
 800827c:	db30      	blt.n	80082e0 <__kernel_rem_pio2+0xc4>
 800827e:	00eb      	lsls	r3, r5, #3
 8008280:	aa26      	add	r2, sp, #152	@ 0x98
 8008282:	2400      	movs	r4, #0
 8008284:	189e      	adds	r6, r3, r2
 8008286:	2300      	movs	r3, #0
 8008288:	9306      	str	r3, [sp, #24]
 800828a:	9407      	str	r4, [sp, #28]
 800828c:	2400      	movs	r4, #0
 800828e:	e01e      	b.n	80082ce <__kernel_rem_pio2+0xb2>
 8008290:	2c00      	cmp	r4, #0
 8008292:	db07      	blt.n	80082a4 <__kernel_rem_pio2+0x88>
 8008294:	9aa5      	ldr	r2, [sp, #660]	@ 0x294
 8008296:	00a3      	lsls	r3, r4, #2
 8008298:	58d0      	ldr	r0, [r2, r3]
 800829a:	f7fa f83b 	bl	8002314 <__aeabi_i2d>
 800829e:	c603      	stmia	r6!, {r0, r1}
 80082a0:	3401      	adds	r4, #1
 80082a2:	e7e2      	b.n	800826a <__kernel_rem_pio2+0x4e>
 80082a4:	2000      	movs	r0, #0
 80082a6:	2100      	movs	r1, #0
 80082a8:	e7f9      	b.n	800829e <__kernel_rem_pio2+0x82>
 80082aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082ac:	00e1      	lsls	r1, r4, #3
 80082ae:	1859      	adds	r1, r3, r1
 80082b0:	6808      	ldr	r0, [r1, #0]
 80082b2:	6849      	ldr	r1, [r1, #4]
 80082b4:	6832      	ldr	r2, [r6, #0]
 80082b6:	6873      	ldr	r3, [r6, #4]
 80082b8:	f7f9 f900 	bl	80014bc <__aeabi_dmul>
 80082bc:	0002      	movs	r2, r0
 80082be:	000b      	movs	r3, r1
 80082c0:	9806      	ldr	r0, [sp, #24]
 80082c2:	9907      	ldr	r1, [sp, #28]
 80082c4:	f7f8 f8fa 	bl	80004bc <__aeabi_dadd>
 80082c8:	9006      	str	r0, [sp, #24]
 80082ca:	9107      	str	r1, [sp, #28]
 80082cc:	3401      	adds	r4, #1
 80082ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082d0:	3e08      	subs	r6, #8
 80082d2:	429c      	cmp	r4, r3
 80082d4:	dde9      	ble.n	80082aa <__kernel_rem_pio2+0x8e>
 80082d6:	9b06      	ldr	r3, [sp, #24]
 80082d8:	9c07      	ldr	r4, [sp, #28]
 80082da:	3501      	adds	r5, #1
 80082dc:	c718      	stmia	r7!, {r3, r4}
 80082de:	e7c9      	b.n	8008274 <__kernel_rem_pio2+0x58>
 80082e0:	9b08      	ldr	r3, [sp, #32]
 80082e2:	aa12      	add	r2, sp, #72	@ 0x48
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	189b      	adds	r3, r3, r2
 80082e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80082ea:	9b00      	ldr	r3, [sp, #0]
 80082ec:	9aa5      	ldr	r2, [sp, #660]	@ 0x294
 80082ee:	009b      	lsls	r3, r3, #2
 80082f0:	18d3      	adds	r3, r2, r3
 80082f2:	9310      	str	r3, [sp, #64]	@ 0x40
 80082f4:	9b08      	ldr	r3, [sp, #32]
 80082f6:	9300      	str	r3, [sp, #0]
 80082f8:	9b00      	ldr	r3, [sp, #0]
 80082fa:	aa76      	add	r2, sp, #472	@ 0x1d8
 80082fc:	00db      	lsls	r3, r3, #3
 80082fe:	18d3      	adds	r3, r2, r3
 8008300:	681e      	ldr	r6, [r3, #0]
 8008302:	685f      	ldr	r7, [r3, #4]
 8008304:	ab12      	add	r3, sp, #72	@ 0x48
 8008306:	001d      	movs	r5, r3
 8008308:	9c00      	ldr	r4, [sp, #0]
 800830a:	930a      	str	r3, [sp, #40]	@ 0x28
 800830c:	2c00      	cmp	r4, #0
 800830e:	dc73      	bgt.n	80083f8 <__kernel_rem_pio2+0x1dc>
 8008310:	0030      	movs	r0, r6
 8008312:	0039      	movs	r1, r7
 8008314:	9a02      	ldr	r2, [sp, #8]
 8008316:	f000 fad5 	bl	80088c4 <scalbn>
 800831a:	23ff      	movs	r3, #255	@ 0xff
 800831c:	2200      	movs	r2, #0
 800831e:	059b      	lsls	r3, r3, #22
 8008320:	0004      	movs	r4, r0
 8008322:	000d      	movs	r5, r1
 8008324:	f7f9 f8ca 	bl	80014bc <__aeabi_dmul>
 8008328:	f000 fb38 	bl	800899c <floor>
 800832c:	2200      	movs	r2, #0
 800832e:	4b84      	ldr	r3, [pc, #528]	@ (8008540 <__kernel_rem_pio2+0x324>)
 8008330:	f7f9 f8c4 	bl	80014bc <__aeabi_dmul>
 8008334:	0002      	movs	r2, r0
 8008336:	000b      	movs	r3, r1
 8008338:	0020      	movs	r0, r4
 800833a:	0029      	movs	r1, r5
 800833c:	f7f9 fba4 	bl	8001a88 <__aeabi_dsub>
 8008340:	000d      	movs	r5, r1
 8008342:	0004      	movs	r4, r0
 8008344:	f7f9 ffaa 	bl	800229c <__aeabi_d2iz>
 8008348:	900c      	str	r0, [sp, #48]	@ 0x30
 800834a:	f7f9 ffe3 	bl	8002314 <__aeabi_i2d>
 800834e:	000b      	movs	r3, r1
 8008350:	0002      	movs	r2, r0
 8008352:	0029      	movs	r1, r5
 8008354:	0020      	movs	r0, r4
 8008356:	f7f9 fb97 	bl	8001a88 <__aeabi_dsub>
 800835a:	9b02      	ldr	r3, [sp, #8]
 800835c:	0006      	movs	r6, r0
 800835e:	000f      	movs	r7, r1
 8008360:	2b00      	cmp	r3, #0
 8008362:	dd6f      	ble.n	8008444 <__kernel_rem_pio2+0x228>
 8008364:	2018      	movs	r0, #24
 8008366:	9b00      	ldr	r3, [sp, #0]
 8008368:	aa12      	add	r2, sp, #72	@ 0x48
 800836a:	3b01      	subs	r3, #1
 800836c:	009b      	lsls	r3, r3, #2
 800836e:	589a      	ldr	r2, [r3, r2]
 8008370:	9902      	ldr	r1, [sp, #8]
 8008372:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8008374:	1a40      	subs	r0, r0, r1
 8008376:	0011      	movs	r1, r2
 8008378:	4101      	asrs	r1, r0
 800837a:	1864      	adds	r4, r4, r1
 800837c:	4081      	lsls	r1, r0
 800837e:	1a52      	subs	r2, r2, r1
 8008380:	a912      	add	r1, sp, #72	@ 0x48
 8008382:	505a      	str	r2, [r3, r1]
 8008384:	2317      	movs	r3, #23
 8008386:	9902      	ldr	r1, [sp, #8]
 8008388:	940c      	str	r4, [sp, #48]	@ 0x30
 800838a:	1a5b      	subs	r3, r3, r1
 800838c:	411a      	asrs	r2, r3
 800838e:	9206      	str	r2, [sp, #24]
 8008390:	9b06      	ldr	r3, [sp, #24]
 8008392:	2b00      	cmp	r3, #0
 8008394:	dd68      	ble.n	8008468 <__kernel_rem_pio2+0x24c>
 8008396:	2200      	movs	r2, #0
 8008398:	2580      	movs	r5, #128	@ 0x80
 800839a:	0014      	movs	r4, r2
 800839c:	2101      	movs	r1, #1
 800839e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083a0:	4868      	ldr	r0, [pc, #416]	@ (8008544 <__kernel_rem_pio2+0x328>)
 80083a2:	3301      	adds	r3, #1
 80083a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80083a6:	046d      	lsls	r5, r5, #17
 80083a8:	9b00      	ldr	r3, [sp, #0]
 80083aa:	4293      	cmp	r3, r2
 80083ac:	dd00      	ble.n	80083b0 <__kernel_rem_pio2+0x194>
 80083ae:	e098      	b.n	80084e2 <__kernel_rem_pio2+0x2c6>
 80083b0:	9b02      	ldr	r3, [sp, #8]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	dd05      	ble.n	80083c2 <__kernel_rem_pio2+0x1a6>
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d100      	bne.n	80083bc <__kernel_rem_pio2+0x1a0>
 80083ba:	e0a4      	b.n	8008506 <__kernel_rem_pio2+0x2ea>
 80083bc:	2b02      	cmp	r3, #2
 80083be:	d100      	bne.n	80083c2 <__kernel_rem_pio2+0x1a6>
 80083c0:	e0ab      	b.n	800851a <__kernel_rem_pio2+0x2fe>
 80083c2:	9b06      	ldr	r3, [sp, #24]
 80083c4:	2b02      	cmp	r3, #2
 80083c6:	d14f      	bne.n	8008468 <__kernel_rem_pio2+0x24c>
 80083c8:	0032      	movs	r2, r6
 80083ca:	003b      	movs	r3, r7
 80083cc:	2000      	movs	r0, #0
 80083ce:	495e      	ldr	r1, [pc, #376]	@ (8008548 <__kernel_rem_pio2+0x32c>)
 80083d0:	f7f9 fb5a 	bl	8001a88 <__aeabi_dsub>
 80083d4:	0006      	movs	r6, r0
 80083d6:	000f      	movs	r7, r1
 80083d8:	2c00      	cmp	r4, #0
 80083da:	d045      	beq.n	8008468 <__kernel_rem_pio2+0x24c>
 80083dc:	9a02      	ldr	r2, [sp, #8]
 80083de:	2000      	movs	r0, #0
 80083e0:	4959      	ldr	r1, [pc, #356]	@ (8008548 <__kernel_rem_pio2+0x32c>)
 80083e2:	f000 fa6f 	bl	80088c4 <scalbn>
 80083e6:	0002      	movs	r2, r0
 80083e8:	000b      	movs	r3, r1
 80083ea:	0030      	movs	r0, r6
 80083ec:	0039      	movs	r1, r7
 80083ee:	f7f9 fb4b 	bl	8001a88 <__aeabi_dsub>
 80083f2:	0006      	movs	r6, r0
 80083f4:	000f      	movs	r7, r1
 80083f6:	e037      	b.n	8008468 <__kernel_rem_pio2+0x24c>
 80083f8:	2200      	movs	r2, #0
 80083fa:	4b54      	ldr	r3, [pc, #336]	@ (800854c <__kernel_rem_pio2+0x330>)
 80083fc:	0030      	movs	r0, r6
 80083fe:	0039      	movs	r1, r7
 8008400:	f7f9 f85c 	bl	80014bc <__aeabi_dmul>
 8008404:	f7f9 ff4a 	bl	800229c <__aeabi_d2iz>
 8008408:	f7f9 ff84 	bl	8002314 <__aeabi_i2d>
 800840c:	2200      	movs	r2, #0
 800840e:	4b50      	ldr	r3, [pc, #320]	@ (8008550 <__kernel_rem_pio2+0x334>)
 8008410:	9006      	str	r0, [sp, #24]
 8008412:	9107      	str	r1, [sp, #28]
 8008414:	f7f9 f852 	bl	80014bc <__aeabi_dmul>
 8008418:	0002      	movs	r2, r0
 800841a:	000b      	movs	r3, r1
 800841c:	0030      	movs	r0, r6
 800841e:	0039      	movs	r1, r7
 8008420:	f7f9 fb32 	bl	8001a88 <__aeabi_dsub>
 8008424:	f7f9 ff3a 	bl	800229c <__aeabi_d2iz>
 8008428:	3c01      	subs	r4, #1
 800842a:	aa76      	add	r2, sp, #472	@ 0x1d8
 800842c:	00e3      	lsls	r3, r4, #3
 800842e:	18d3      	adds	r3, r2, r3
 8008430:	c501      	stmia	r5!, {r0}
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	9806      	ldr	r0, [sp, #24]
 8008438:	9907      	ldr	r1, [sp, #28]
 800843a:	f7f8 f83f 	bl	80004bc <__aeabi_dadd>
 800843e:	0006      	movs	r6, r0
 8008440:	000f      	movs	r7, r1
 8008442:	e763      	b.n	800830c <__kernel_rem_pio2+0xf0>
 8008444:	9b02      	ldr	r3, [sp, #8]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d107      	bne.n	800845a <__kernel_rem_pio2+0x23e>
 800844a:	9b00      	ldr	r3, [sp, #0]
 800844c:	aa12      	add	r2, sp, #72	@ 0x48
 800844e:	3b01      	subs	r3, #1
 8008450:	009b      	lsls	r3, r3, #2
 8008452:	589b      	ldr	r3, [r3, r2]
 8008454:	15db      	asrs	r3, r3, #23
 8008456:	9306      	str	r3, [sp, #24]
 8008458:	e79a      	b.n	8008390 <__kernel_rem_pio2+0x174>
 800845a:	2200      	movs	r2, #0
 800845c:	4b3d      	ldr	r3, [pc, #244]	@ (8008554 <__kernel_rem_pio2+0x338>)
 800845e:	f7f8 f805 	bl	800046c <__aeabi_dcmpge>
 8008462:	2800      	cmp	r0, #0
 8008464:	d13a      	bne.n	80084dc <__kernel_rem_pio2+0x2c0>
 8008466:	9006      	str	r0, [sp, #24]
 8008468:	2200      	movs	r2, #0
 800846a:	2300      	movs	r3, #0
 800846c:	0030      	movs	r0, r6
 800846e:	0039      	movs	r1, r7
 8008470:	f7f7 ffd8 	bl	8000424 <__aeabi_dcmpeq>
 8008474:	2800      	cmp	r0, #0
 8008476:	d100      	bne.n	800847a <__kernel_rem_pio2+0x25e>
 8008478:	e0b5      	b.n	80085e6 <__kernel_rem_pio2+0x3ca>
 800847a:	2200      	movs	r2, #0
 800847c:	9b00      	ldr	r3, [sp, #0]
 800847e:	3b01      	subs	r3, #1
 8008480:	9908      	ldr	r1, [sp, #32]
 8008482:	428b      	cmp	r3, r1
 8008484:	da51      	bge.n	800852a <__kernel_rem_pio2+0x30e>
 8008486:	2a00      	cmp	r2, #0
 8008488:	d100      	bne.n	800848c <__kernel_rem_pio2+0x270>
 800848a:	e096      	b.n	80085ba <__kernel_rem_pio2+0x39e>
 800848c:	9b00      	ldr	r3, [sp, #0]
 800848e:	aa12      	add	r2, sp, #72	@ 0x48
 8008490:	3b01      	subs	r3, #1
 8008492:	9300      	str	r3, [sp, #0]
 8008494:	9b02      	ldr	r3, [sp, #8]
 8008496:	3b18      	subs	r3, #24
 8008498:	9302      	str	r3, [sp, #8]
 800849a:	9b00      	ldr	r3, [sp, #0]
 800849c:	009b      	lsls	r3, r3, #2
 800849e:	589b      	ldr	r3, [r3, r2]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d0f3      	beq.n	800848c <__kernel_rem_pio2+0x270>
 80084a4:	2000      	movs	r0, #0
 80084a6:	9a02      	ldr	r2, [sp, #8]
 80084a8:	4927      	ldr	r1, [pc, #156]	@ (8008548 <__kernel_rem_pio2+0x32c>)
 80084aa:	f000 fa0b 	bl	80088c4 <scalbn>
 80084ae:	0004      	movs	r4, r0
 80084b0:	000d      	movs	r5, r1
 80084b2:	9e00      	ldr	r6, [sp, #0]
 80084b4:	2e00      	cmp	r6, #0
 80084b6:	db00      	blt.n	80084ba <__kernel_rem_pio2+0x29e>
 80084b8:	e0d2      	b.n	8008660 <__kernel_rem_pio2+0x444>
 80084ba:	4b27      	ldr	r3, [pc, #156]	@ (8008558 <__kernel_rem_pio2+0x33c>)
 80084bc:	9c00      	ldr	r4, [sp, #0]
 80084be:	930a      	str	r3, [sp, #40]	@ 0x28
 80084c0:	2c00      	cmp	r4, #0
 80084c2:	da00      	bge.n	80084c6 <__kernel_rem_pio2+0x2aa>
 80084c4:	e103      	b.n	80086ce <__kernel_rem_pio2+0x4b2>
 80084c6:	00e3      	lsls	r3, r4, #3
 80084c8:	aa76      	add	r2, sp, #472	@ 0x1d8
 80084ca:	189f      	adds	r7, r3, r2
 80084cc:	2300      	movs	r3, #0
 80084ce:	2200      	movs	r2, #0
 80084d0:	9202      	str	r2, [sp, #8]
 80084d2:	9303      	str	r3, [sp, #12]
 80084d4:	9b00      	ldr	r3, [sp, #0]
 80084d6:	2500      	movs	r5, #0
 80084d8:	1b1e      	subs	r6, r3, r4
 80084da:	e0ea      	b.n	80086b2 <__kernel_rem_pio2+0x496>
 80084dc:	2302      	movs	r3, #2
 80084de:	9306      	str	r3, [sp, #24]
 80084e0:	e759      	b.n	8008396 <__kernel_rem_pio2+0x17a>
 80084e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	2c00      	cmp	r4, #0
 80084e8:	d10b      	bne.n	8008502 <__kernel_rem_pio2+0x2e6>
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d003      	beq.n	80084f6 <__kernel_rem_pio2+0x2da>
 80084ee:	1aeb      	subs	r3, r5, r3
 80084f0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80084f2:	6023      	str	r3, [r4, #0]
 80084f4:	000b      	movs	r3, r1
 80084f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80084f8:	3201      	adds	r2, #1
 80084fa:	3404      	adds	r4, #4
 80084fc:	940a      	str	r4, [sp, #40]	@ 0x28
 80084fe:	001c      	movs	r4, r3
 8008500:	e752      	b.n	80083a8 <__kernel_rem_pio2+0x18c>
 8008502:	1ac3      	subs	r3, r0, r3
 8008504:	e7f4      	b.n	80084f0 <__kernel_rem_pio2+0x2d4>
 8008506:	9b00      	ldr	r3, [sp, #0]
 8008508:	aa12      	add	r2, sp, #72	@ 0x48
 800850a:	3b01      	subs	r3, #1
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	589a      	ldr	r2, [r3, r2]
 8008510:	0252      	lsls	r2, r2, #9
 8008512:	0a52      	lsrs	r2, r2, #9
 8008514:	a912      	add	r1, sp, #72	@ 0x48
 8008516:	505a      	str	r2, [r3, r1]
 8008518:	e753      	b.n	80083c2 <__kernel_rem_pio2+0x1a6>
 800851a:	9b00      	ldr	r3, [sp, #0]
 800851c:	aa12      	add	r2, sp, #72	@ 0x48
 800851e:	3b01      	subs	r3, #1
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	589a      	ldr	r2, [r3, r2]
 8008524:	0292      	lsls	r2, r2, #10
 8008526:	0a92      	lsrs	r2, r2, #10
 8008528:	e7f4      	b.n	8008514 <__kernel_rem_pio2+0x2f8>
 800852a:	0099      	lsls	r1, r3, #2
 800852c:	a812      	add	r0, sp, #72	@ 0x48
 800852e:	5809      	ldr	r1, [r1, r0]
 8008530:	3b01      	subs	r3, #1
 8008532:	430a      	orrs	r2, r1
 8008534:	e7a4      	b.n	8008480 <__kernel_rem_pio2+0x264>
 8008536:	46c0      	nop			@ (mov r8, r8)
 8008538:	fffffd84 	.word	0xfffffd84
 800853c:	08009278 	.word	0x08009278
 8008540:	40200000 	.word	0x40200000
 8008544:	00ffffff 	.word	0x00ffffff
 8008548:	3ff00000 	.word	0x3ff00000
 800854c:	3e700000 	.word	0x3e700000
 8008550:	41700000 	.word	0x41700000
 8008554:	3fe00000 	.word	0x3fe00000
 8008558:	08009238 	.word	0x08009238
 800855c:	3301      	adds	r3, #1
 800855e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008560:	009a      	lsls	r2, r3, #2
 8008562:	4252      	negs	r2, r2
 8008564:	588a      	ldr	r2, [r1, r2]
 8008566:	2a00      	cmp	r2, #0
 8008568:	d0f8      	beq.n	800855c <__kernel_rem_pio2+0x340>
 800856a:	9a00      	ldr	r2, [sp, #0]
 800856c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800856e:	1c55      	adds	r5, r2, #1
 8008570:	1852      	adds	r2, r2, r1
 8008572:	00d2      	lsls	r2, r2, #3
 8008574:	a926      	add	r1, sp, #152	@ 0x98
 8008576:	188c      	adds	r4, r1, r2
 8008578:	9a00      	ldr	r2, [sp, #0]
 800857a:	18d3      	adds	r3, r2, r3
 800857c:	9306      	str	r3, [sp, #24]
 800857e:	9b06      	ldr	r3, [sp, #24]
 8008580:	42ab      	cmp	r3, r5
 8008582:	da00      	bge.n	8008586 <__kernel_rem_pio2+0x36a>
 8008584:	e6b7      	b.n	80082f6 <__kernel_rem_pio2+0xda>
 8008586:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008588:	00ab      	lsls	r3, r5, #2
 800858a:	58d0      	ldr	r0, [r2, r3]
 800858c:	f7f9 fec2 	bl	8002314 <__aeabi_i2d>
 8008590:	2200      	movs	r2, #0
 8008592:	2300      	movs	r3, #0
 8008594:	0027      	movs	r7, r4
 8008596:	2600      	movs	r6, #0
 8008598:	6020      	str	r0, [r4, #0]
 800859a:	6061      	str	r1, [r4, #4]
 800859c:	9200      	str	r2, [sp, #0]
 800859e:	9301      	str	r3, [sp, #4]
 80085a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085a2:	429e      	cmp	r6, r3
 80085a4:	dd0b      	ble.n	80085be <__kernel_rem_pio2+0x3a2>
 80085a6:	00eb      	lsls	r3, r5, #3
 80085a8:	aa76      	add	r2, sp, #472	@ 0x1d8
 80085aa:	18d3      	adds	r3, r2, r3
 80085ac:	3501      	adds	r5, #1
 80085ae:	9900      	ldr	r1, [sp, #0]
 80085b0:	9a01      	ldr	r2, [sp, #4]
 80085b2:	3408      	adds	r4, #8
 80085b4:	6019      	str	r1, [r3, #0]
 80085b6:	605a      	str	r2, [r3, #4]
 80085b8:	e7e1      	b.n	800857e <__kernel_rem_pio2+0x362>
 80085ba:	2301      	movs	r3, #1
 80085bc:	e7cf      	b.n	800855e <__kernel_rem_pio2+0x342>
 80085be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085c0:	00f1      	lsls	r1, r6, #3
 80085c2:	1859      	adds	r1, r3, r1
 80085c4:	6808      	ldr	r0, [r1, #0]
 80085c6:	6849      	ldr	r1, [r1, #4]
 80085c8:	683a      	ldr	r2, [r7, #0]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f7f8 ff76 	bl	80014bc <__aeabi_dmul>
 80085d0:	0002      	movs	r2, r0
 80085d2:	000b      	movs	r3, r1
 80085d4:	9800      	ldr	r0, [sp, #0]
 80085d6:	9901      	ldr	r1, [sp, #4]
 80085d8:	f7f7 ff70 	bl	80004bc <__aeabi_dadd>
 80085dc:	3601      	adds	r6, #1
 80085de:	9000      	str	r0, [sp, #0]
 80085e0:	9101      	str	r1, [sp, #4]
 80085e2:	3f08      	subs	r7, #8
 80085e4:	e7dc      	b.n	80085a0 <__kernel_rem_pio2+0x384>
 80085e6:	9b02      	ldr	r3, [sp, #8]
 80085e8:	0030      	movs	r0, r6
 80085ea:	425a      	negs	r2, r3
 80085ec:	0039      	movs	r1, r7
 80085ee:	f000 f969 	bl	80088c4 <scalbn>
 80085f2:	2200      	movs	r2, #0
 80085f4:	4bb1      	ldr	r3, [pc, #708]	@ (80088bc <__kernel_rem_pio2+0x6a0>)
 80085f6:	0006      	movs	r6, r0
 80085f8:	000f      	movs	r7, r1
 80085fa:	f7f7 ff37 	bl	800046c <__aeabi_dcmpge>
 80085fe:	2800      	cmp	r0, #0
 8008600:	d025      	beq.n	800864e <__kernel_rem_pio2+0x432>
 8008602:	2200      	movs	r2, #0
 8008604:	4bae      	ldr	r3, [pc, #696]	@ (80088c0 <__kernel_rem_pio2+0x6a4>)
 8008606:	0030      	movs	r0, r6
 8008608:	0039      	movs	r1, r7
 800860a:	f7f8 ff57 	bl	80014bc <__aeabi_dmul>
 800860e:	f7f9 fe45 	bl	800229c <__aeabi_d2iz>
 8008612:	9b00      	ldr	r3, [sp, #0]
 8008614:	0004      	movs	r4, r0
 8008616:	009d      	lsls	r5, r3, #2
 8008618:	f7f9 fe7c 	bl	8002314 <__aeabi_i2d>
 800861c:	2200      	movs	r2, #0
 800861e:	4ba7      	ldr	r3, [pc, #668]	@ (80088bc <__kernel_rem_pio2+0x6a0>)
 8008620:	f7f8 ff4c 	bl	80014bc <__aeabi_dmul>
 8008624:	0002      	movs	r2, r0
 8008626:	000b      	movs	r3, r1
 8008628:	0030      	movs	r0, r6
 800862a:	0039      	movs	r1, r7
 800862c:	f7f9 fa2c 	bl	8001a88 <__aeabi_dsub>
 8008630:	f7f9 fe34 	bl	800229c <__aeabi_d2iz>
 8008634:	ab12      	add	r3, sp, #72	@ 0x48
 8008636:	5158      	str	r0, [r3, r5]
 8008638:	9b00      	ldr	r3, [sp, #0]
 800863a:	aa12      	add	r2, sp, #72	@ 0x48
 800863c:	3301      	adds	r3, #1
 800863e:	9300      	str	r3, [sp, #0]
 8008640:	9b02      	ldr	r3, [sp, #8]
 8008642:	3318      	adds	r3, #24
 8008644:	9302      	str	r3, [sp, #8]
 8008646:	9b00      	ldr	r3, [sp, #0]
 8008648:	009b      	lsls	r3, r3, #2
 800864a:	509c      	str	r4, [r3, r2]
 800864c:	e72a      	b.n	80084a4 <__kernel_rem_pio2+0x288>
 800864e:	9b00      	ldr	r3, [sp, #0]
 8008650:	0030      	movs	r0, r6
 8008652:	0039      	movs	r1, r7
 8008654:	009c      	lsls	r4, r3, #2
 8008656:	f7f9 fe21 	bl	800229c <__aeabi_d2iz>
 800865a:	ab12      	add	r3, sp, #72	@ 0x48
 800865c:	5118      	str	r0, [r3, r4]
 800865e:	e721      	b.n	80084a4 <__kernel_rem_pio2+0x288>
 8008660:	00f3      	lsls	r3, r6, #3
 8008662:	aa76      	add	r2, sp, #472	@ 0x1d8
 8008664:	18d7      	adds	r7, r2, r3
 8008666:	00b3      	lsls	r3, r6, #2
 8008668:	aa12      	add	r2, sp, #72	@ 0x48
 800866a:	5898      	ldr	r0, [r3, r2]
 800866c:	f7f9 fe52 	bl	8002314 <__aeabi_i2d>
 8008670:	0022      	movs	r2, r4
 8008672:	002b      	movs	r3, r5
 8008674:	f7f8 ff22 	bl	80014bc <__aeabi_dmul>
 8008678:	2200      	movs	r2, #0
 800867a:	6038      	str	r0, [r7, #0]
 800867c:	6079      	str	r1, [r7, #4]
 800867e:	4b90      	ldr	r3, [pc, #576]	@ (80088c0 <__kernel_rem_pio2+0x6a4>)
 8008680:	0020      	movs	r0, r4
 8008682:	0029      	movs	r1, r5
 8008684:	f7f8 ff1a 	bl	80014bc <__aeabi_dmul>
 8008688:	3e01      	subs	r6, #1
 800868a:	0004      	movs	r4, r0
 800868c:	000d      	movs	r5, r1
 800868e:	e711      	b.n	80084b4 <__kernel_rem_pio2+0x298>
 8008690:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008692:	00e9      	lsls	r1, r5, #3
 8008694:	18c9      	adds	r1, r1, r3
 8008696:	6808      	ldr	r0, [r1, #0]
 8008698:	6849      	ldr	r1, [r1, #4]
 800869a:	cf0c      	ldmia	r7!, {r2, r3}
 800869c:	f7f8 ff0e 	bl	80014bc <__aeabi_dmul>
 80086a0:	0002      	movs	r2, r0
 80086a2:	000b      	movs	r3, r1
 80086a4:	9802      	ldr	r0, [sp, #8]
 80086a6:	9903      	ldr	r1, [sp, #12]
 80086a8:	f7f7 ff08 	bl	80004bc <__aeabi_dadd>
 80086ac:	9002      	str	r0, [sp, #8]
 80086ae:	9103      	str	r1, [sp, #12]
 80086b0:	3501      	adds	r5, #1
 80086b2:	9b08      	ldr	r3, [sp, #32]
 80086b4:	429d      	cmp	r5, r3
 80086b6:	dc01      	bgt.n	80086bc <__kernel_rem_pio2+0x4a0>
 80086b8:	42b5      	cmp	r5, r6
 80086ba:	dde9      	ble.n	8008690 <__kernel_rem_pio2+0x474>
 80086bc:	00f6      	lsls	r6, r6, #3
 80086be:	ab4e      	add	r3, sp, #312	@ 0x138
 80086c0:	199b      	adds	r3, r3, r6
 80086c2:	9902      	ldr	r1, [sp, #8]
 80086c4:	9a03      	ldr	r2, [sp, #12]
 80086c6:	3c01      	subs	r4, #1
 80086c8:	6019      	str	r1, [r3, #0]
 80086ca:	605a      	str	r2, [r3, #4]
 80086cc:	e6f8      	b.n	80084c0 <__kernel_rem_pio2+0x2a4>
 80086ce:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80086d0:	2b02      	cmp	r3, #2
 80086d2:	dc0b      	bgt.n	80086ec <__kernel_rem_pio2+0x4d0>
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	dd00      	ble.n	80086da <__kernel_rem_pio2+0x4be>
 80086d8:	e084      	b.n	80087e4 <__kernel_rem_pio2+0x5c8>
 80086da:	d052      	beq.n	8008782 <__kernel_rem_pio2+0x566>
 80086dc:	2007      	movs	r0, #7
 80086de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086e0:	4003      	ands	r3, r0
 80086e2:	0018      	movs	r0, r3
 80086e4:	239f      	movs	r3, #159	@ 0x9f
 80086e6:	009b      	lsls	r3, r3, #2
 80086e8:	449d      	add	sp, r3
 80086ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086ec:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80086ee:	2b03      	cmp	r3, #3
 80086f0:	d1f4      	bne.n	80086dc <__kernel_rem_pio2+0x4c0>
 80086f2:	9b00      	ldr	r3, [sp, #0]
 80086f4:	aa4e      	add	r2, sp, #312	@ 0x138
 80086f6:	00db      	lsls	r3, r3, #3
 80086f8:	18d4      	adds	r4, r2, r3
 80086fa:	0025      	movs	r5, r4
 80086fc:	9b00      	ldr	r3, [sp, #0]
 80086fe:	9302      	str	r3, [sp, #8]
 8008700:	9b02      	ldr	r3, [sp, #8]
 8008702:	3d08      	subs	r5, #8
 8008704:	2b00      	cmp	r3, #0
 8008706:	dd00      	ble.n	800870a <__kernel_rem_pio2+0x4ee>
 8008708:	e07a      	b.n	8008800 <__kernel_rem_pio2+0x5e4>
 800870a:	9d00      	ldr	r5, [sp, #0]
 800870c:	3c08      	subs	r4, #8
 800870e:	2d01      	cmp	r5, #1
 8008710:	dd00      	ble.n	8008714 <__kernel_rem_pio2+0x4f8>
 8008712:	e095      	b.n	8008840 <__kernel_rem_pio2+0x624>
 8008714:	2000      	movs	r0, #0
 8008716:	2100      	movs	r1, #0
 8008718:	9b00      	ldr	r3, [sp, #0]
 800871a:	2b01      	cmp	r3, #1
 800871c:	dd00      	ble.n	8008720 <__kernel_rem_pio2+0x504>
 800871e:	e0ad      	b.n	800887c <__kernel_rem_pio2+0x660>
 8008720:	9b50      	ldr	r3, [sp, #320]	@ 0x140
 8008722:	9c51      	ldr	r4, [sp, #324]	@ 0x144
 8008724:	9d4e      	ldr	r5, [sp, #312]	@ 0x138
 8008726:	9e4f      	ldr	r6, [sp, #316]	@ 0x13c
 8008728:	9300      	str	r3, [sp, #0]
 800872a:	9401      	str	r4, [sp, #4]
 800872c:	9b06      	ldr	r3, [sp, #24]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d000      	beq.n	8008734 <__kernel_rem_pio2+0x518>
 8008732:	e0af      	b.n	8008894 <__kernel_rem_pio2+0x678>
 8008734:	9b05      	ldr	r3, [sp, #20]
 8008736:	601d      	str	r5, [r3, #0]
 8008738:	605e      	str	r6, [r3, #4]
 800873a:	9c00      	ldr	r4, [sp, #0]
 800873c:	9d01      	ldr	r5, [sp, #4]
 800873e:	6118      	str	r0, [r3, #16]
 8008740:	6159      	str	r1, [r3, #20]
 8008742:	609c      	str	r4, [r3, #8]
 8008744:	60dd      	str	r5, [r3, #12]
 8008746:	e7c9      	b.n	80086dc <__kernel_rem_pio2+0x4c0>
 8008748:	9b00      	ldr	r3, [sp, #0]
 800874a:	aa4e      	add	r2, sp, #312	@ 0x138
 800874c:	00db      	lsls	r3, r3, #3
 800874e:	18d3      	adds	r3, r2, r3
 8008750:	0020      	movs	r0, r4
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	0029      	movs	r1, r5
 8008758:	f7f7 feb0 	bl	80004bc <__aeabi_dadd>
 800875c:	0004      	movs	r4, r0
 800875e:	000d      	movs	r5, r1
 8008760:	9b00      	ldr	r3, [sp, #0]
 8008762:	3b01      	subs	r3, #1
 8008764:	9300      	str	r3, [sp, #0]
 8008766:	9b00      	ldr	r3, [sp, #0]
 8008768:	2b00      	cmp	r3, #0
 800876a:	daed      	bge.n	8008748 <__kernel_rem_pio2+0x52c>
 800876c:	9b06      	ldr	r3, [sp, #24]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d003      	beq.n	800877a <__kernel_rem_pio2+0x55e>
 8008772:	2180      	movs	r1, #128	@ 0x80
 8008774:	0609      	lsls	r1, r1, #24
 8008776:	186b      	adds	r3, r5, r1
 8008778:	001d      	movs	r5, r3
 800877a:	9b05      	ldr	r3, [sp, #20]
 800877c:	601c      	str	r4, [r3, #0]
 800877e:	605d      	str	r5, [r3, #4]
 8008780:	e7ac      	b.n	80086dc <__kernel_rem_pio2+0x4c0>
 8008782:	2400      	movs	r4, #0
 8008784:	2500      	movs	r5, #0
 8008786:	e7ee      	b.n	8008766 <__kernel_rem_pio2+0x54a>
 8008788:	00e3      	lsls	r3, r4, #3
 800878a:	aa4e      	add	r2, sp, #312	@ 0x138
 800878c:	18d3      	adds	r3, r2, r3
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	685b      	ldr	r3, [r3, #4]
 8008792:	f7f7 fe93 	bl	80004bc <__aeabi_dadd>
 8008796:	3c01      	subs	r4, #1
 8008798:	2c00      	cmp	r4, #0
 800879a:	daf5      	bge.n	8008788 <__kernel_rem_pio2+0x56c>
 800879c:	9c06      	ldr	r4, [sp, #24]
 800879e:	0002      	movs	r2, r0
 80087a0:	000b      	movs	r3, r1
 80087a2:	2c00      	cmp	r4, #0
 80087a4:	d002      	beq.n	80087ac <__kernel_rem_pio2+0x590>
 80087a6:	2480      	movs	r4, #128	@ 0x80
 80087a8:	0624      	lsls	r4, r4, #24
 80087aa:	190b      	adds	r3, r1, r4
 80087ac:	9c05      	ldr	r4, [sp, #20]
 80087ae:	2501      	movs	r5, #1
 80087b0:	6022      	str	r2, [r4, #0]
 80087b2:	6063      	str	r3, [r4, #4]
 80087b4:	0002      	movs	r2, r0
 80087b6:	000b      	movs	r3, r1
 80087b8:	984e      	ldr	r0, [sp, #312]	@ 0x138
 80087ba:	994f      	ldr	r1, [sp, #316]	@ 0x13c
 80087bc:	f7f9 f964 	bl	8001a88 <__aeabi_dsub>
 80087c0:	0006      	movs	r6, r0
 80087c2:	000f      	movs	r7, r1
 80087c4:	ac4e      	add	r4, sp, #312	@ 0x138
 80087c6:	9b00      	ldr	r3, [sp, #0]
 80087c8:	3408      	adds	r4, #8
 80087ca:	42ab      	cmp	r3, r5
 80087cc:	da0e      	bge.n	80087ec <__kernel_rem_pio2+0x5d0>
 80087ce:	9b06      	ldr	r3, [sp, #24]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d003      	beq.n	80087dc <__kernel_rem_pio2+0x5c0>
 80087d4:	2180      	movs	r1, #128	@ 0x80
 80087d6:	0609      	lsls	r1, r1, #24
 80087d8:	187b      	adds	r3, r7, r1
 80087da:	001f      	movs	r7, r3
 80087dc:	9b05      	ldr	r3, [sp, #20]
 80087de:	609e      	str	r6, [r3, #8]
 80087e0:	60df      	str	r7, [r3, #12]
 80087e2:	e77b      	b.n	80086dc <__kernel_rem_pio2+0x4c0>
 80087e4:	2000      	movs	r0, #0
 80087e6:	2100      	movs	r1, #0
 80087e8:	9c00      	ldr	r4, [sp, #0]
 80087ea:	e7d5      	b.n	8008798 <__kernel_rem_pio2+0x57c>
 80087ec:	0030      	movs	r0, r6
 80087ee:	6822      	ldr	r2, [r4, #0]
 80087f0:	6863      	ldr	r3, [r4, #4]
 80087f2:	0039      	movs	r1, r7
 80087f4:	f7f7 fe62 	bl	80004bc <__aeabi_dadd>
 80087f8:	3501      	adds	r5, #1
 80087fa:	0006      	movs	r6, r0
 80087fc:	000f      	movs	r7, r1
 80087fe:	e7e2      	b.n	80087c6 <__kernel_rem_pio2+0x5aa>
 8008800:	9b02      	ldr	r3, [sp, #8]
 8008802:	3b01      	subs	r3, #1
 8008804:	9302      	str	r3, [sp, #8]
 8008806:	682a      	ldr	r2, [r5, #0]
 8008808:	686b      	ldr	r3, [r5, #4]
 800880a:	9208      	str	r2, [sp, #32]
 800880c:	9309      	str	r3, [sp, #36]	@ 0x24
 800880e:	9808      	ldr	r0, [sp, #32]
 8008810:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008812:	68aa      	ldr	r2, [r5, #8]
 8008814:	68eb      	ldr	r3, [r5, #12]
 8008816:	920a      	str	r2, [sp, #40]	@ 0x28
 8008818:	930b      	str	r3, [sp, #44]	@ 0x2c
 800881a:	f7f7 fe4f 	bl	80004bc <__aeabi_dadd>
 800881e:	0002      	movs	r2, r0
 8008820:	000b      	movs	r3, r1
 8008822:	0006      	movs	r6, r0
 8008824:	000f      	movs	r7, r1
 8008826:	9808      	ldr	r0, [sp, #32]
 8008828:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800882a:	f7f9 f92d 	bl	8001a88 <__aeabi_dsub>
 800882e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008830:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008832:	f7f7 fe43 	bl	80004bc <__aeabi_dadd>
 8008836:	602e      	str	r6, [r5, #0]
 8008838:	606f      	str	r7, [r5, #4]
 800883a:	60a8      	str	r0, [r5, #8]
 800883c:	60e9      	str	r1, [r5, #12]
 800883e:	e75f      	b.n	8008700 <__kernel_rem_pio2+0x4e4>
 8008840:	6822      	ldr	r2, [r4, #0]
 8008842:	6863      	ldr	r3, [r4, #4]
 8008844:	9202      	str	r2, [sp, #8]
 8008846:	9303      	str	r3, [sp, #12]
 8008848:	9802      	ldr	r0, [sp, #8]
 800884a:	9903      	ldr	r1, [sp, #12]
 800884c:	68a2      	ldr	r2, [r4, #8]
 800884e:	68e3      	ldr	r3, [r4, #12]
 8008850:	9208      	str	r2, [sp, #32]
 8008852:	9309      	str	r3, [sp, #36]	@ 0x24
 8008854:	f7f7 fe32 	bl	80004bc <__aeabi_dadd>
 8008858:	0002      	movs	r2, r0
 800885a:	000b      	movs	r3, r1
 800885c:	0006      	movs	r6, r0
 800885e:	000f      	movs	r7, r1
 8008860:	9802      	ldr	r0, [sp, #8]
 8008862:	9903      	ldr	r1, [sp, #12]
 8008864:	f7f9 f910 	bl	8001a88 <__aeabi_dsub>
 8008868:	9a08      	ldr	r2, [sp, #32]
 800886a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800886c:	f7f7 fe26 	bl	80004bc <__aeabi_dadd>
 8008870:	3d01      	subs	r5, #1
 8008872:	60a0      	str	r0, [r4, #8]
 8008874:	60e1      	str	r1, [r4, #12]
 8008876:	6026      	str	r6, [r4, #0]
 8008878:	6067      	str	r7, [r4, #4]
 800887a:	e747      	b.n	800870c <__kernel_rem_pio2+0x4f0>
 800887c:	9b00      	ldr	r3, [sp, #0]
 800887e:	aa4e      	add	r2, sp, #312	@ 0x138
 8008880:	00db      	lsls	r3, r3, #3
 8008882:	18d3      	adds	r3, r2, r3
 8008884:	681a      	ldr	r2, [r3, #0]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	f7f7 fe18 	bl	80004bc <__aeabi_dadd>
 800888c:	9b00      	ldr	r3, [sp, #0]
 800888e:	3b01      	subs	r3, #1
 8008890:	9300      	str	r3, [sp, #0]
 8008892:	e741      	b.n	8008718 <__kernel_rem_pio2+0x4fc>
 8008894:	9b05      	ldr	r3, [sp, #20]
 8008896:	9a05      	ldr	r2, [sp, #20]
 8008898:	601d      	str	r5, [r3, #0]
 800889a:	2380      	movs	r3, #128	@ 0x80
 800889c:	061b      	lsls	r3, r3, #24
 800889e:	18f4      	adds	r4, r6, r3
 80088a0:	6054      	str	r4, [r2, #4]
 80088a2:	9a00      	ldr	r2, [sp, #0]
 80088a4:	9c05      	ldr	r4, [sp, #20]
 80088a6:	60a2      	str	r2, [r4, #8]
 80088a8:	001a      	movs	r2, r3
 80088aa:	9c01      	ldr	r4, [sp, #4]
 80088ac:	18e3      	adds	r3, r4, r3
 80088ae:	9c05      	ldr	r4, [sp, #20]
 80088b0:	60e3      	str	r3, [r4, #12]
 80088b2:	188b      	adds	r3, r1, r2
 80088b4:	6120      	str	r0, [r4, #16]
 80088b6:	6163      	str	r3, [r4, #20]
 80088b8:	e710      	b.n	80086dc <__kernel_rem_pio2+0x4c0>
 80088ba:	46c0      	nop			@ (mov r8, r8)
 80088bc:	41700000 	.word	0x41700000
 80088c0:	3e700000 	.word	0x3e700000

080088c4 <scalbn>:
 80088c4:	004b      	lsls	r3, r1, #1
 80088c6:	b570      	push	{r4, r5, r6, lr}
 80088c8:	0d5b      	lsrs	r3, r3, #21
 80088ca:	0014      	movs	r4, r2
 80088cc:	000d      	movs	r5, r1
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d10f      	bne.n	80088f2 <scalbn+0x2e>
 80088d2:	004b      	lsls	r3, r1, #1
 80088d4:	085b      	lsrs	r3, r3, #1
 80088d6:	4303      	orrs	r3, r0
 80088d8:	d012      	beq.n	8008900 <scalbn+0x3c>
 80088da:	4b23      	ldr	r3, [pc, #140]	@ (8008968 <scalbn+0xa4>)
 80088dc:	2200      	movs	r2, #0
 80088de:	f7f8 fded 	bl	80014bc <__aeabi_dmul>
 80088e2:	4b22      	ldr	r3, [pc, #136]	@ (800896c <scalbn+0xa8>)
 80088e4:	429c      	cmp	r4, r3
 80088e6:	da0c      	bge.n	8008902 <scalbn+0x3e>
 80088e8:	4a21      	ldr	r2, [pc, #132]	@ (8008970 <scalbn+0xac>)
 80088ea:	4b22      	ldr	r3, [pc, #136]	@ (8008974 <scalbn+0xb0>)
 80088ec:	f7f8 fde6 	bl	80014bc <__aeabi_dmul>
 80088f0:	e006      	b.n	8008900 <scalbn+0x3c>
 80088f2:	4a21      	ldr	r2, [pc, #132]	@ (8008978 <scalbn+0xb4>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d108      	bne.n	800890a <scalbn+0x46>
 80088f8:	0002      	movs	r2, r0
 80088fa:	000b      	movs	r3, r1
 80088fc:	f7f7 fdde 	bl	80004bc <__aeabi_dadd>
 8008900:	bd70      	pop	{r4, r5, r6, pc}
 8008902:	000d      	movs	r5, r1
 8008904:	004b      	lsls	r3, r1, #1
 8008906:	0d5b      	lsrs	r3, r3, #21
 8008908:	3b36      	subs	r3, #54	@ 0x36
 800890a:	4a1c      	ldr	r2, [pc, #112]	@ (800897c <scalbn+0xb8>)
 800890c:	4294      	cmp	r4, r2
 800890e:	dd0a      	ble.n	8008926 <scalbn+0x62>
 8008910:	4c1b      	ldr	r4, [pc, #108]	@ (8008980 <scalbn+0xbc>)
 8008912:	4d1c      	ldr	r5, [pc, #112]	@ (8008984 <scalbn+0xc0>)
 8008914:	2900      	cmp	r1, #0
 8008916:	da01      	bge.n	800891c <scalbn+0x58>
 8008918:	4c19      	ldr	r4, [pc, #100]	@ (8008980 <scalbn+0xbc>)
 800891a:	4d1b      	ldr	r5, [pc, #108]	@ (8008988 <scalbn+0xc4>)
 800891c:	4a18      	ldr	r2, [pc, #96]	@ (8008980 <scalbn+0xbc>)
 800891e:	4b19      	ldr	r3, [pc, #100]	@ (8008984 <scalbn+0xc0>)
 8008920:	0020      	movs	r0, r4
 8008922:	0029      	movs	r1, r5
 8008924:	e7e2      	b.n	80088ec <scalbn+0x28>
 8008926:	18e2      	adds	r2, r4, r3
 8008928:	4b18      	ldr	r3, [pc, #96]	@ (800898c <scalbn+0xc8>)
 800892a:	429a      	cmp	r2, r3
 800892c:	dcf0      	bgt.n	8008910 <scalbn+0x4c>
 800892e:	2a00      	cmp	r2, #0
 8008930:	dd05      	ble.n	800893e <scalbn+0x7a>
 8008932:	4b17      	ldr	r3, [pc, #92]	@ (8008990 <scalbn+0xcc>)
 8008934:	0512      	lsls	r2, r2, #20
 8008936:	402b      	ands	r3, r5
 8008938:	4313      	orrs	r3, r2
 800893a:	0019      	movs	r1, r3
 800893c:	e7e0      	b.n	8008900 <scalbn+0x3c>
 800893e:	0013      	movs	r3, r2
 8008940:	3335      	adds	r3, #53	@ 0x35
 8008942:	da08      	bge.n	8008956 <scalbn+0x92>
 8008944:	4c0a      	ldr	r4, [pc, #40]	@ (8008970 <scalbn+0xac>)
 8008946:	4d0b      	ldr	r5, [pc, #44]	@ (8008974 <scalbn+0xb0>)
 8008948:	2900      	cmp	r1, #0
 800894a:	da01      	bge.n	8008950 <scalbn+0x8c>
 800894c:	4c08      	ldr	r4, [pc, #32]	@ (8008970 <scalbn+0xac>)
 800894e:	4d11      	ldr	r5, [pc, #68]	@ (8008994 <scalbn+0xd0>)
 8008950:	4a07      	ldr	r2, [pc, #28]	@ (8008970 <scalbn+0xac>)
 8008952:	4b08      	ldr	r3, [pc, #32]	@ (8008974 <scalbn+0xb0>)
 8008954:	e7e4      	b.n	8008920 <scalbn+0x5c>
 8008956:	4b0e      	ldr	r3, [pc, #56]	@ (8008990 <scalbn+0xcc>)
 8008958:	3236      	adds	r2, #54	@ 0x36
 800895a:	401d      	ands	r5, r3
 800895c:	0512      	lsls	r2, r2, #20
 800895e:	432a      	orrs	r2, r5
 8008960:	0011      	movs	r1, r2
 8008962:	4b0d      	ldr	r3, [pc, #52]	@ (8008998 <scalbn+0xd4>)
 8008964:	2200      	movs	r2, #0
 8008966:	e7c1      	b.n	80088ec <scalbn+0x28>
 8008968:	43500000 	.word	0x43500000
 800896c:	ffff3cb0 	.word	0xffff3cb0
 8008970:	c2f8f359 	.word	0xc2f8f359
 8008974:	01a56e1f 	.word	0x01a56e1f
 8008978:	000007ff 	.word	0x000007ff
 800897c:	0000c350 	.word	0x0000c350
 8008980:	8800759c 	.word	0x8800759c
 8008984:	7e37e43c 	.word	0x7e37e43c
 8008988:	fe37e43c 	.word	0xfe37e43c
 800898c:	000007fe 	.word	0x000007fe
 8008990:	800fffff 	.word	0x800fffff
 8008994:	81a56e1f 	.word	0x81a56e1f
 8008998:	3c900000 	.word	0x3c900000

0800899c <floor>:
 800899c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800899e:	004b      	lsls	r3, r1, #1
 80089a0:	4a36      	ldr	r2, [pc, #216]	@ (8008a7c <floor+0xe0>)
 80089a2:	0d5b      	lsrs	r3, r3, #21
 80089a4:	189e      	adds	r6, r3, r2
 80089a6:	000c      	movs	r4, r1
 80089a8:	0005      	movs	r5, r0
 80089aa:	9001      	str	r0, [sp, #4]
 80089ac:	2e13      	cmp	r6, #19
 80089ae:	dc2f      	bgt.n	8008a10 <floor+0x74>
 80089b0:	2e00      	cmp	r6, #0
 80089b2:	da14      	bge.n	80089de <floor+0x42>
 80089b4:	4a32      	ldr	r2, [pc, #200]	@ (8008a80 <floor+0xe4>)
 80089b6:	4b33      	ldr	r3, [pc, #204]	@ (8008a84 <floor+0xe8>)
 80089b8:	f7f7 fd80 	bl	80004bc <__aeabi_dadd>
 80089bc:	2200      	movs	r2, #0
 80089be:	2300      	movs	r3, #0
 80089c0:	f7f7 fd4a 	bl	8000458 <__aeabi_dcmpgt>
 80089c4:	2800      	cmp	r0, #0
 80089c6:	d007      	beq.n	80089d8 <floor+0x3c>
 80089c8:	2c00      	cmp	r4, #0
 80089ca:	da50      	bge.n	8008a6e <floor+0xd2>
 80089cc:	0064      	lsls	r4, r4, #1
 80089ce:	0864      	lsrs	r4, r4, #1
 80089d0:	4325      	orrs	r5, r4
 80089d2:	d14f      	bne.n	8008a74 <floor+0xd8>
 80089d4:	2480      	movs	r4, #128	@ 0x80
 80089d6:	0624      	lsls	r4, r4, #24
 80089d8:	0021      	movs	r1, r4
 80089da:	0028      	movs	r0, r5
 80089dc:	e022      	b.n	8008a24 <floor+0x88>
 80089de:	4f2a      	ldr	r7, [pc, #168]	@ (8008a88 <floor+0xec>)
 80089e0:	4137      	asrs	r7, r6
 80089e2:	003b      	movs	r3, r7
 80089e4:	400b      	ands	r3, r1
 80089e6:	4303      	orrs	r3, r0
 80089e8:	d01c      	beq.n	8008a24 <floor+0x88>
 80089ea:	4a25      	ldr	r2, [pc, #148]	@ (8008a80 <floor+0xe4>)
 80089ec:	4b25      	ldr	r3, [pc, #148]	@ (8008a84 <floor+0xe8>)
 80089ee:	f7f7 fd65 	bl	80004bc <__aeabi_dadd>
 80089f2:	2200      	movs	r2, #0
 80089f4:	2300      	movs	r3, #0
 80089f6:	f7f7 fd2f 	bl	8000458 <__aeabi_dcmpgt>
 80089fa:	2800      	cmp	r0, #0
 80089fc:	d0ec      	beq.n	80089d8 <floor+0x3c>
 80089fe:	2c00      	cmp	r4, #0
 8008a00:	da03      	bge.n	8008a0a <floor+0x6e>
 8008a02:	2380      	movs	r3, #128	@ 0x80
 8008a04:	035b      	lsls	r3, r3, #13
 8008a06:	4133      	asrs	r3, r6
 8008a08:	18e4      	adds	r4, r4, r3
 8008a0a:	2500      	movs	r5, #0
 8008a0c:	43bc      	bics	r4, r7
 8008a0e:	e7e3      	b.n	80089d8 <floor+0x3c>
 8008a10:	2e33      	cmp	r6, #51	@ 0x33
 8008a12:	dd09      	ble.n	8008a28 <floor+0x8c>
 8008a14:	2380      	movs	r3, #128	@ 0x80
 8008a16:	00db      	lsls	r3, r3, #3
 8008a18:	429e      	cmp	r6, r3
 8008a1a:	d103      	bne.n	8008a24 <floor+0x88>
 8008a1c:	0002      	movs	r2, r0
 8008a1e:	000b      	movs	r3, r1
 8008a20:	f7f7 fd4c 	bl	80004bc <__aeabi_dadd>
 8008a24:	b003      	add	sp, #12
 8008a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a28:	2701      	movs	r7, #1
 8008a2a:	4a18      	ldr	r2, [pc, #96]	@ (8008a8c <floor+0xf0>)
 8008a2c:	427f      	negs	r7, r7
 8008a2e:	189b      	adds	r3, r3, r2
 8008a30:	40df      	lsrs	r7, r3
 8008a32:	4238      	tst	r0, r7
 8008a34:	d0f6      	beq.n	8008a24 <floor+0x88>
 8008a36:	4a12      	ldr	r2, [pc, #72]	@ (8008a80 <floor+0xe4>)
 8008a38:	4b12      	ldr	r3, [pc, #72]	@ (8008a84 <floor+0xe8>)
 8008a3a:	f7f7 fd3f 	bl	80004bc <__aeabi_dadd>
 8008a3e:	2200      	movs	r2, #0
 8008a40:	2300      	movs	r3, #0
 8008a42:	f7f7 fd09 	bl	8000458 <__aeabi_dcmpgt>
 8008a46:	2800      	cmp	r0, #0
 8008a48:	d0c6      	beq.n	80089d8 <floor+0x3c>
 8008a4a:	2c00      	cmp	r4, #0
 8008a4c:	da02      	bge.n	8008a54 <floor+0xb8>
 8008a4e:	2e14      	cmp	r6, #20
 8008a50:	d102      	bne.n	8008a58 <floor+0xbc>
 8008a52:	3401      	adds	r4, #1
 8008a54:	43bd      	bics	r5, r7
 8008a56:	e7bf      	b.n	80089d8 <floor+0x3c>
 8008a58:	2234      	movs	r2, #52	@ 0x34
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	1b92      	subs	r2, r2, r6
 8008a5e:	4093      	lsls	r3, r2
 8008a60:	18ed      	adds	r5, r5, r3
 8008a62:	9b01      	ldr	r3, [sp, #4]
 8008a64:	429d      	cmp	r5, r3
 8008a66:	419b      	sbcs	r3, r3
 8008a68:	425b      	negs	r3, r3
 8008a6a:	18e4      	adds	r4, r4, r3
 8008a6c:	e7f2      	b.n	8008a54 <floor+0xb8>
 8008a6e:	2500      	movs	r5, #0
 8008a70:	002c      	movs	r4, r5
 8008a72:	e7b1      	b.n	80089d8 <floor+0x3c>
 8008a74:	2500      	movs	r5, #0
 8008a76:	4c06      	ldr	r4, [pc, #24]	@ (8008a90 <floor+0xf4>)
 8008a78:	e7ae      	b.n	80089d8 <floor+0x3c>
 8008a7a:	46c0      	nop			@ (mov r8, r8)
 8008a7c:	fffffc01 	.word	0xfffffc01
 8008a80:	8800759c 	.word	0x8800759c
 8008a84:	7e37e43c 	.word	0x7e37e43c
 8008a88:	000fffff 	.word	0x000fffff
 8008a8c:	fffffbed 	.word	0xfffffbed
 8008a90:	bff00000 	.word	0xbff00000

08008a94 <_init>:
 8008a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a96:	46c0      	nop			@ (mov r8, r8)
 8008a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a9a:	bc08      	pop	{r3}
 8008a9c:	469e      	mov	lr, r3
 8008a9e:	4770      	bx	lr

08008aa0 <_fini>:
 8008aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa2:	46c0      	nop			@ (mov r8, r8)
 8008aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aa6:	bc08      	pop	{r3}
 8008aa8:	469e      	mov	lr, r3
 8008aaa:	4770      	bx	lr
