#include <dt-bindings/clock/ddr.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/rkfb/rk_fb.h>
#include <dt-bindings/suspend/rockchip-pm.h>
#include <dt-bindings/sensor-dev.h>

#include "skeleton.dtsi"
#include "rk3288-pinctrl.dtsi"
#include "rk3288-clocks.dtsi"

/ {
	compatible = "rockchip,rk3288";
	interrupt-parent = <&gic>;

	aliases {
		serial2 = &uart_dbg;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		lcdc0 = &lcdc0;
		lcdc1 = &lcdc1;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <0x500>;
		};
		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <0x501>;
		};
		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <0x502>;
		};
		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <0x503>;
		};
	};

	gic: interrupt-controller@ffc01000 {
		compatible = "arm,cortex-a15-gic";
		interrupt-controller;
		#interrupt-cells = <3>;
		#address-cells = <0>;
		reg = <0xffc01000 0x1000>,
		      <0xffc02000 0x1000>;
	};

	cpu_axi_bus: cpu_axi_bus {
		compatible = "rockchip,cpu_axi_bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		qos {
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			/* service core */
			cpup {
				reg = <0xffa80000 0x20>;
			};
			cpum_r {
				reg = <0xffa80080 0x20>;
			};
			cpum_w {
				reg = <0xffa80100 0x20>;
			};
			/* service dmac */
			bus_dmac {
				reg = <0xffa90000 0x20>;
			};
			host {
				reg = <0xffa90080 0x20>;
			};
			crypto {
				reg = <0xffa90100 0x20>;
			};
			ccp {
				reg = <0xffa90180 0x20>;
			};
			ccs {
				reg = <0xffa90200 0x20>;
			};
			/* service gpu */
			gpu_r {
				reg = <0xffaa0000 0x20>;
			};
			gpu_w {
				reg = <0xffaa0080 0x20>;
			};
			/* service peri */
			peri {
				reg = <0xffab0000 0x20>;
			};
			/* service vio */
			vio1_vop {
				reg = <0xffad0000 0x20>;
			};
			vio1_isp_w0 {
				reg = <0xffad0100 0x20>;
			};
			vio1_isp_w1 {
				reg = <0xffad0180 0x20>;
			};
			vio0_vop {
				reg = <0xffad0400 0x20>;
			};
			vio0_vip {
				reg = <0xffad0480 0x20>;
			};
			vio0_iep {
				reg = <0xffad0500 0x20>;
			};
			vio2_rga_r {
				reg = <0xffad0800 0x20>;
			};
			vio2_rga_w {
				reg = <0xffad0880 0x20>;
			};
			vio1_isp_r {
				reg = <0xffad0900 0x20>;
			};
			/* service video */
			video {
				reg = <0xffae0000 0x20>;
			};
			/* service hevc */
			hevc_r {
				reg = <0xffaf0000 0x20>;
			};
			hevc_w {
				reg = <0xffaf0080 0x20>;
			};
		};
		msch {
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			msch@0 {
				reg = <0xffac0000 0x40>;
				rockchip,read-latency = <0xff>;
			};
			msch@1 {
				reg = <0xffac0080 0x40>;
				rockchip,read-latency = <0xff>;
			};
		};
	};

	sram: sram@ff710000 {
		compatible = "mmio-sram";
		reg = <0xff710000 0x8000>; /* 32k */
		map-exec;
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
		clock-frequency = <24000000>;
	};

	timer@ff810000 {
		compatible = "rockchip,timer";
		reg = <0xff810000 0x20>;
		interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
		rockchip,broadcast = <1>;
	};

	timer@ff810020 {
		compatible = "rockchip,timer";
		reg = <0xff810020 0x20>;
		interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
		rockchip,clocksource = <1>;
		rockchip,count-up = <1>;
	};


	emmc: rksdmmc@ff0f0000 {
		compatible = "rockchip,rk_mmc";
		reg = <0xff0f0000 0x4000>;
		interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;/*irq=67*/
		#address-cells = <1>;
		#size-cells = <0>;
		//pinctrl-names = "default",,"suspend";
		//pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_cd &sd0_wp &sd0_pwr &sd0_bus1 &sd0_bus4>;

		/*gate8_0 --hclk_sdmmc_ahb_arbi_gate_en, gate13_3 --clk_emmc_src_gate_en*/
 		//clocks = <&clk_gates8 0>, <&clk_gates8 0>;
		num-slots = <1>;	  	
  	  	fifo-depth = <0x80>;
		bus-width = <4>;
	};

	sdmmc: rksdmmc@ff0c0000 {
	    	compatible = "rockchip,rk_mmc";
		reg = <0xff0c0000 0x4000>;
		interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>; /*irq=64*/
	    	#address-cells = <1>;
	    	#size-cells = <0>;
	    	
		//pinctrl-names = "default","suspend";
	    	//pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_cd &sd0_wp &sd0_pwr &sd0_bus1 &sd0_bus4>;
	    	//pinctrl-1 = <&sd0_cd_gpio>; //for int gpio?

                /*gate8_0 --hclk_sdmmc_ahb_arbi_gate_en, gate13_0 --clk_mmc0_src_gate_en*/
	    	//clocks = <&clk_gates8 0>, <&clk_gates13 0>;
   	    	num-slots = <1>;    
	    	fifo-depth = <0x100>;
	    	bus-width = <4>;
	    
	};

	sdio: rksdmmc@ff0d0000 {
		compatible = "rockchip,rk_mmc";
	    	reg = <0xff0d0000 0x4000>;
	    	interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
	    	#address-cells = <1>;
	    	#size-cells = <0>;
	    	//pinctrl-names = "default","suspend";
	    	//pinctrl-0 = <&sd1_clk &sd1_cmd &sd1_cd &sd1_wp &sd1_bus1 &sd1_bus4>;

		/*gate8_0 --hclk_sdmmc_ahb_arbi_gate_en, gate13_1 --clk_sdio0_src_gate_en*/
            	//clocks = <&clk_gates8 0>, <&clk_gates13 1>;        
            	num-slots = <1>;

	    	fifo-depth = <0x100>;
	    	bus-width = <4>;
	};

        sdio1: rksdmmc@ff0e0000 {
                compatible = "rockchip,rk_mmc";
                reg = <0xff0e0000 0x4000>;
                interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
                #address-cells = <1>;
                #size-cells = <0>;
                //pinctrl-names = "default","suspend";
                //pinctrl-0 = <&sd1_clk &sd1_cmd &sd1_cd &sd1_wp &sd1_bus1 &sd1_bus4>;

                /*gate8_0 --hclk_sdmmc_ahb_arbi_gate_en, gate13_2 --clk_sdio1_src_gate_en*/
                //clocks = <&clk_gates8 0>, <&clk_gates13 2>;
                num-slots = <1>;

                fifo-depth = <0x100>;
                bus-width = <4>;
        };


	uart_dbg: serial@ff690000 {
		compatible = "rockchip,serial";
		reg = <0xff690000 0x100>;
		interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <24000000>;
		reg-shift = <2>;
		reg-io-width = <4>;
		status = "disabled";
	};

	fiq-debugger {
		compatible = "rockchip,fiq-debugger";
		rockchip,serial-id = <2>;
		rockchip,signal-irq = <106>;
		rockchip,wake-irq = <0>;
		status = "disabled";
	};

	clocks-init{
		compatible = "rockchip,clocks-init";
		rockchip,clocks-init-parent =
			<&clk_core &clk_apll>,	<&aclk_bus_src &clk_gpll>,
			<&aclk_peri &clk_gpll>,	<&uart_pll_mux &clk_gpll>,
			<&clk_i2s_pll &clk_cpll>;
		rockchip,clocks-init-rate =
			<&clk_core 792000000>,	<&clk_gpll 594000000>,
			<&clk_cpll 393216000>,	<&clk_npll 500000000>,
			<&aclk_bus_src 300000000>,	<&aclk_bus 300000000>,
			<&hclk_bus 150000000>,	<&pclk_bus 75000000>,
			<&clk_crypto 150000000>,	<&aclk_peri 300000000>,
			<&hclk_peri 150000000>,	<&pclk_peri 75000000>,	
			<&clk_gpu 200000000>,	<&aclk_vio0 300000000>,
			<&aclk_vio1 300000000>,	<&hclk_vio 75000000>,
			<&pclk_pd_alive 100000000>,	<&pclk_pd_pmu 100000000>;
	};

	i2c0: i2c@ff650000 {
		compatible = "rockchip,rk30-i2c";
		reg = <0xff650000 0x1000>;
		interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		//pinctrl-names = "default", "gpio";
		//pinctrl-0 = <&i2c0_sda &i2c0_scl>;
		//pinctrl-1 = <&i2c0_gpio>;
		//gpios = <&gpio0 GPIO_B7 GPIO_ACTIVE_LOW>, <&gpio0 GPIO_C0 GPIO_ACTIVE_LOW>;
		//clocks = <&clk_gates8 4>;
		rockchip,check-idle = <1>;
		status = "disabled";
	};

	i2c1: i2c@ff140000 {
		compatible = "rockchip,rk30-i2c";
		reg = <0xff140000 0x1000>;
		interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		//pinctrl-names = "default", "gpio";
		//pinctrl-0 = <&i2c1_sda &i2c1_scl>;
		//pinctrl-1 = <&i2c1_gpio>;
		//gpios = <&gpio8 GPIO_A4 GPIO_ACTIVE_LOW>, <&gpio8 GPIO_A5 GPIO_ACTIVE_LOW>;
		//clocks = <&clk_gates8 5>;
		rockchip,check-idle = <1>;
		status = "disabled";
	};

	i2c2: i2c@ff660000 {
		compatible = "rockchip,rk30-i2c";
		reg = <0xff660000 0x1000>;
		interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		//pinctrl-names = "default", "gpio";
		//pinctrl-0 = <&i2c2_sda &i2c2_scl>;
		//pinctrl-1 = <&i2c2_gpio>;
		//gpios = <&gpio6 GPIO_B1 GPIO_ACTIVE_LOW>, <&gpio6 GPIO_B2 GPIO_ACTIVE_LOW>;
		//clocks = <&clk_gates8 6>;
		rockchip,check-idle = <1>;
		status = "disabled";
	};

	i2c3: i2c@ff150000 {
		compatible = "rockchip,rk30-i2c";
		reg = <0xff150000 0x1000>;
		interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		//pinctrl-names = "default", "gpio";
		//pinctrl-0 = <&i2c3_sda &i2c3_scl>;
		//pinctrl-1 = <&i2c3_gpio>;
		//gpios = <&gpio2 GPIO_C1 GPIO_ACTIVE_LOW>, <&gpio2 GPIO_C0 GPIO_ACTIVE_LOW>;
		//clocks = <&clk_gates8 7>;
		rockchip,check-idle = <1>;
		status = "disabled";
	};

	i2c4: i2c@ff160000 {
		compatible = "rockchip,rk30-i2c";
		reg = <0xff160000 0x1000>;
		interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		//pinctrl-names = "default", "gpio";
		//pinctrl-0 = <&i2c4_sda &i2c4_scl>;
		//pinctrl-1 = <&i2c4_gpio>;
		//gpios = <&gpio7 GPIO_C1 GPIO_ACTIVE_LOW>, <&gpio7 GPIO_C2 GPIO_ACTIVE_LOW>;
		//clocks = <&clk_gates8 8>;
		rockchip,check-idle = <1>;
		status = "disabled";
	};
	
	i2c5: i2c@ff170000 {
		compatible = "rockchip,rk30-i2c";
		reg = <0xff170000 0x1000>;
		interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		//pinctrl-names = "default", "gpio";
		//pinctrl-0 = <&i2c5_sda &i2c5_scl>;
		//pinctrl-1 = <&i2c5_gpio>;
		//gpios = <&gpio7 GPIO_C3 GPIO_ACTIVE_LOW>, <&gpio7 GPIO_C4 GPIO_ACTIVE_LOW>;
		//clocks = <&clk_gates8 8>;
		rockchip,check-idle = <1>;
		status = "disabled";
	};


	fb: fb{
		compatible = "rockchip,rk-fb";
		rockchip,disp-mode = <DUAL>;
	};
	
	rk_screen: rk_screen{
			compatible = "rockchip,screen";
	};
	
	lvds: lvds@ff96c000 {
                compatible = "rockchip, rk32-lvds";
                reg = <0xff960000 0x20000>;
        };
	
	edp: edp@ff970000 {
                compatible = "rockchip,rk32-edp";
                reg = <0xff970000 0x4000>;
                interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
        };
	
	hdmi: hdmi@ff980000 {
                compatible = "rockchip,rk3288-hdmi";
                reg = <0xff980000 0x20000>;
                interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
                pinctrl-names = "default", "gpio";
                pinctrl-0 = <&i2c5_sda &i2c5_scl>;
                pinctrl-1 = <&i2c5_gpio>;
                clocks = <&clk_gates16 9>;
                clock-names = "pclk_hdmi";
                status = "disabled";
        };

	lcdc1: lcdc@ff940000 {
		compatible = "rockchip,rk3288-lcdc";
		rockchip,prop = <PRMRY>;
		rochchip,pwr18 = <0>;
		reg = <0xff940000 0x10000>;
		interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
		pinctrl-names = "default", "gpio";
		pinctrl-0 = <&lcdc0_lcdc>;
		pinctrl-1 = <&lcdc0_gpio>;		
		status = "disabled";
	};

	lcdc0: lcdc@ff930000 {
		compatible = "rockchip,rk3288-lcdc";
		rockchip,prop = <EXTEND>;
		rockchip,pwr18 = <0>;
		reg = <0xff930000 0x10000>;
		interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
		//pinctrl-names = "default", "gpio";
		//pinctrl-0 = <&lcdc0_lcdc>;
		//pinctrl-1 = <&lcdc0_gpio>;
		status = "disabled";
	};

	adc: adc@ff100000 {
		compatible = "rockchip,saradc";
		reg = <0xff100000 0x100>;
		interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
		#io-channel-cells = <1>;
		io-channel-ranges;
		rockchip,adc-vref = <1800>;
		clock-frequency = <1000000>;
		clock-names = "saradc", "pclk_saradc";
		status = "disabled";
	};

	rga@ff920000 {
		compatible = "rockchip,rga";
		reg = <0xff920000 0x1000>;
		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
		clock-names = "hclk_rga", "aclk_rga"; 
	};

	i2s: rockchip-i2s@0xff890000 {
		compatible = "rockchip-i2s";
		reg = <0xff890000 0x10000>;
		i2s-id = <0>;
	//	clocks = <&clk_i2s>;
	//	clock-names = "i2s_clk","i2s_mclk";
		interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
	//	dmas = <&pdma0 0>,
	//		<&pdma0 1>;
		//#dma-cells = <2>;
	//	dma-names = "tx", "rx";
	//	pinctrl-names = "default", "sleep";
	//	pinctrl-0 = <&i2s0_mclk &i2s0_sclk &i2s0_lrckrx &i2s0_lrcktx &i2s0_sdi &i2s0_sdo0 &i2s0_sdo1 &i2s0_sdo2 &i2s0_sdo3>;
	//	pinctrl-1 = <&i2s0_gpio>;
	};

	spdif: rockchip-spdif@0xff8b0000 {
		compatible = "rockchip-spdif";
		reg = <0xff8b0000 0x10000>;	//8channel
		//reg = <ff880000 0x2000>;//2channel
	//	clocks = <&clk_spdif>;
	//	clock-names = "spdif_mclk";
		interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
	//	dmas = <&pdma0 8>;
		//#dma-cells = <1>;
	//	dma-names = "tx";
	//	pinctrl-names = "default";
	//	pinctrl-0 = <&spdif_tx>;
	};

	pwm0: pwm@ff680000 {
		reg = <0xff680000 0x10>;
		status = "disabled";
	};

	pwm1: pwm@ff680010 {
		reg = <0xff680010 0x10>;
		status = "disabled";
	};

	pwm2: pwm@ff680020 {
		reg = <0xff680020 0x10>;
		status = "disabled";
	};

	pwm3: pwm@ff680030 {
		reg = <0xff680030 0x10>;
		status = "disabled";
	};

	ion {
		compatible = "rockchip,ion";
		#address-cells = <1>;
		#size-cells = <0>;
		rockchip,ion-heap@1 { /* CMA HEAP */
			compatible = "rockchip,ion-reserve";
			reg = <1>;
			memory-reservation = <0x00000000 0x10000000>; /* 256MB */
		};
		rockchip,ion-heap@3 { /* SYSTEM HEAP */
			reg = <3>;
		};
	};

	
	vpu: vpu_service@ff9a0000 {
		compatible = "vpu_service";
		reg = <0xff9a0000 0x800>;
		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "irq_enc", "irq_dec";
		/*clocks = <&clk_gates3 9>, <&clk_gates3 10>;
		clock-names = "aclk_vcodec", "hclk_vcodec"; */
		name = "vpu_service";
		status = "disabled";
	};

	hevc: hevc_service@ff9c0000 {
		compatible = "rockchip,hevc_service";
		reg = <0xff9c0000 0x800>;
		interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "irq_dec";
		/*clocks = <&clk_gates3 9>, <&clk_gates3 10>;
		clock-names = "aclk_vcodec", "hclk_vcodec";*/
		name = "hevc_service";
		status = "disabled";
	};

	iep: iep@ff900000 {
		compatible = "rockchip,iep";
		reg = <0xff900000 0x800>;
		interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
		/*clocks = <&clk_gate3 9>, <&clk_gate3 10>;
		clock_names = "aclk_iep", "hclk_iep";*/
		status = "disabled";
	};

	dwc_control_usb: dwc-control-usb@ff770284 {
		compatible = "rockchip,rk3288-dwc-control-usb";
		reg = <0xff770284 0x04>, <0xff770288 0x04>,
		      <0xff7702cc 0x04>, <0xff7702d4 0x04>,
		      <0xff770320 0x14>, <0xff770334 0x14>,
		      <0xff770348 0x10>, <0xff770358 0x08>,
		      <0xff770360 0x08>;
		reg-names = "GRF_SOC_STATUS1" ,"GRF_SOC_STATUS2",
			    "GRF_SOC_STATUS19", "GRF_SOC_STATUS21",
			    "GRF_UOC0_BASE", "GRF_UOC1_BASE",
			    "GRF_UOC2_BASE", "GRF_UOC3_BASE",
			    "GRF_UOC4_BASE";
		interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "otg_id", "otg_bvalid",
				  "otg_linestate", "host0_linestate",
				  "host1_linestate";
		/*gpios = <&gpio0 GPIO_B6 GPIO_ACTIVE_LOW>,*//*HOST_VBUS_DRV*/
		/*	<&gpio0 GPIO_B4 GPIO_ACTIVE_LOW>;*//*OTG_VBUS_DRV*/
		/*clocks = <&clk_gates4 5>;*/
		/*clock-names = "hclk_usb_peri";*/

		usb_bc{
			compatible = "rockchip,ctrl";
				        /* offset bit mask */
			rk_usb,bvalid     = <0x288 14 1>;
			rk_usb,dcdenb     = <0x328 14 1>;
			rk_usb,vdatsrcenb = <0x328  7 1>;
			rk_usb,vdatdetenb = <0x328  6 1>;
			rk_usb,chrgsel    = <0x328  5 1>;
			rk_usb,chgdet     = <0x2cc 23 1>;
			rk_usb,fsvminus   = <0x2cc 25 1>;
			rk_usb,fsvplus    = <0x2cc 24 1>;
		};
	};

	usb1: usb@ff580000 {
		compatible = "rockchip,rk3288_usb20_otg";
		reg = <0xff580000 0x40000>;
		interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
		/*clocks = <&clk_otgphy0_480m>, <&clk_gates5 13>;*/
		/*clock-names = "otgphy0", "hclk_otg0";*/
	};

	usb2: usb@ff540000 {
		compatible = "rockchip,rk3288_usb20_host";
		reg = <0xff540000 0x40000>;
		interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
		/*clocks = <&clk_otgphy1_480m>, <&clk_gates7 3>;*/
		/*clock-names = "otgphy1", "hclk_otg1";*/
	};

	usb3: usb@ff520000 {
		compatible = "rockchip,rk3288_rk_ohci_host";
		reg = <0xff520000 0x20000>;
		interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
		/*clocks = ;*/
		/*clock-names = ;*/
	};

	usb4: usb@ff500000 {
		compatible = "rockchip,rk3288_rk_ehci_host";
		reg = <0xff500000 0x20000>;
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
		/*clocks = ;*/
		/*clock-names = ;*/
	};

	usb5: hsic@ff5c0000 {
		compatible = "rockchip,rk3288_rk_hsic_host";
		reg = <0xff5c0000 0x40000>;
		interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
		/*clocks = <&clk_hsicphy480m>, <&clk_gates7 4>,*/
		/*	 <&clk_hsicphy12m>, <&clk_otgphy1_480m>;*/
		/*clock-names = "hsicphy480m", "hclk_hsic",*/
		/*	      "hsicphy12m", "hsic_otgphy1";*/
	};
	
	gmac: eth@ff290000 {
		compatible = "rockchip,gmac";
		reg = <0xff290000 0x10000>;
		interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;  /*irq=59*/
		interrupt-names = "macirq";
		phy-mode = "rmii";
		//phy-mode = "gmii";
		pinctrl-names = "default";
		pinctrl-0 = <&mac_clk &mac_txpins &mac_rxpins &mac_mdpins>;
	};
    gpu{
        compatible = "arm,malit764", 
                     "arm,malit76x", 
                     "arm,malit7xx", 
                     "arm,mali-midgard"; 
        reg = <0xffa40000 0x1000>;
        interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>, 
                     <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>, 
                     <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "JOB", 
                          "MMU", 
                          "GPU";
    };

    iep_mmu{
        dbgname = "iep";
        compatible = "iommu,iep_mmu";
        reg = <0xffa40000 0x10000>;
        interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "iep_mmu";
    };

    vip_mmu{
        dbgname = "vip";
        compatible = "iommu,vip_mmu";
        reg = <0xffa40000 0x10000>;
        interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "vip_mmu";
    };

    isp0_mmu{
        dbgname = "isp0";
        compatible = "iommu,isp0_mmu";
        reg = <0xffa40000 0x10000>;
        interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "isp0_mmu";
    };

    isp1_mmu{
        dbgname = "isp1";
        compatible = "iommu,isp1_mmu";
        reg = <0xffa40000 0x10000>;
        interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "isp1_mmu";
    };

    vopb_mmu{
        dbgname = "vopb";
        compatible = "iommu,vopb_mmu";
        reg = <0xffa40000 0x10000>;
        interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "vopb_mmu";
    };

    vopl_mmu{
        dbgname = "vopl";
        compatible = "iommu,vopl_mmu";
        reg = <0xffa40000 0x10000>;
        interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "vopl_mmu";
    };
};
