Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun May  4 14:06:18 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 13 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn<0>_IBUF
   btn<1>_IBUF
   btn<2>_IBUF
   btn<3>_IBUF
   btn<4>_IBUF
   btn<5>_IBUF
   sw_i<0>_IBUF
   sw_i<1>_IBUF
   sw_i<2>_IBUF
   sw_i<3>_IBUF
   sw_i<4>_IBUF
   sw_i<5>_IBUF
   sw_i<6>_IBUF


