DEFINED_PHASES=-
DESCRIPTION=Verilog compiler and simulator
EAPI=6
HOMEPAGE=http://www.veripool.org/wiki/verilator
INHERIT=multilib
IUSE=doc
KEYWORDS=~amd64 ~x86
LICENSE=|| ( Artistic-2 LGPL-3 )
SLOT=3.918
SRC_URI=http://www.veripool.org/ftp/verilator-3.918.tgz
_eclasses_=multilib	ba7da83f763a749a2870c28785c6dc0b	toolchain-funcs	2545dc6f0aaecb2dea61424911e82674
_md5_=ce9765d5cfed2afb5a75d02e6ac8f099
