$date
	Wed Jan 08 13:36:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bcd_counter $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ up_down $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' up_down $end
$var reg 4 ( count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
1'
1&
0%
1$
1#
0"
b0 !
$end
#5
1"
1%
#10
0"
0%
0#
0&
#15
b1 (
b1 !
1"
1%
#20
0"
0%
#25
b10 (
b10 !
1"
1%
#30
0"
0%
#35
b11 (
b11 !
1"
1%
#40
0"
0%
#45
b100 (
b100 !
1"
1%
#50
0"
0%
#55
b101 (
b101 !
1"
1%
#60
0"
0%
#65
b110 (
b110 !
1"
1%
#70
0"
0%
#75
b111 (
b111 !
1"
1%
#80
0"
0%
#85
b1000 (
b1000 !
1"
1%
#90
0"
0%
#95
b1001 (
b1001 !
1"
1%
#100
0"
0%
#105
b0 (
b0 !
1"
1%
#110
0"
0%
0$
0'
#115
b1001 (
b1001 !
1"
1%
#120
0"
0%
#125
b1000 (
b1000 !
1"
1%
#130
0"
0%
#135
b111 (
b111 !
1"
1%
#140
0"
0%
#145
b110 (
b110 !
1"
1%
#150
0"
0%
#155
b101 (
b101 !
1"
1%
#160
0"
0%
#165
b100 (
b100 !
1"
1%
#170
0"
0%
#175
b11 (
b11 !
1"
1%
#180
0"
0%
#185
b10 (
b10 !
1"
1%
#190
0"
0%
#195
b1 (
b1 !
1"
1%
#200
0"
0%
#205
b0 (
b0 !
1"
1%
#210
0"
0%
1#
1&
#215
1"
1%
#220
0"
0%
1$
1'
0#
0&
#225
b1 (
b1 !
1"
1%
#230
0"
0%
#235
b10 (
b10 !
1"
1%
#240
0"
0%
#245
b11 (
b11 !
1"
1%
#250
0"
0%
#255
b100 (
b100 !
1"
1%
#260
0"
0%
#265
b101 (
b101 !
1"
1%
#270
0"
0%
