|LC3
_N <= LC3_sim:inst._N
reset => LC3_sim:inst.reset
clk => LC3_sim:inst.clk
irq => LC3_sim:inst.irq
MD[0] <= LC3_sim:inst.MD[0]
MD[0] <= 74244b:inst3.AY[1]
MD[1] <= LC3_sim:inst.MD[1]
MD[1] <= 74244b:inst3.AY[2]
MD[2] <= LC3_sim:inst.MD[2]
MD[2] <= 74244b:inst3.AY[3]
MD[3] <= LC3_sim:inst.MD[3]
MD[3] <= 74244b:inst3.AY[4]
MD[4] <= LC3_sim:inst.MD[4]
MD[4] <= 74244b:inst3.BY[1]
MD[5] <= LC3_sim:inst.MD[5]
MD[5] <= 74244b:inst3.BY[2]
MD[6] <= LC3_sim:inst.MD[6]
MD[6] <= 74244b:inst3.BY[3]
MD[7] <= LC3_sim:inst.MD[7]
MD[7] <= 74244b:inst3.BY[4]
MD[8] <= LC3_sim:inst.MD[8]
MD[8] <= 74244b:inst5.AY[1]
MD[9] <= LC3_sim:inst.MD[9]
MD[9] <= 74244b:inst5.AY[2]
MD[10] <= LC3_sim:inst.MD[10]
MD[10] <= 74244b:inst5.AY[3]
MD[11] <= LC3_sim:inst.MD[11]
MD[11] <= 74244b:inst5.AY[4]
MD[12] <= LC3_sim:inst.MD[12]
MD[12] <= 74244b:inst5.BY[1]
MD[13] <= LC3_sim:inst.MD[13]
MD[13] <= 74244b:inst5.BY[2]
MD[14] <= LC3_sim:inst.MD[14]
MD[14] <= 74244b:inst5.BY[3]
MD[15] <= LC3_sim:inst.MD[15]
MD[15] <= 74244b:inst5.BY[4]
_Z <= LC3_sim:inst._Z
_P <= LC3_sim:inst._P
_VFn <= LC3_sim:inst._VFn
_VFp <= LC3_sim:inst._VFp
we <= LC3_sim:inst.we
rd <= LC3_sim:inst.rd
_int_r <= LC3_sim:inst._int_r
_exc <= LC3_sim:inst._exc
_exCond <= LC3_sim:inst._exCond
_memCond <= LC3_sim:inst._memCond
_idCond <= LC3_sim:inst._idCond
_pause <= LC3_sim:inst._pause
_idEXCout <= LC3_sim:inst._idEXCout
myint_r <= LC3_sim:inst.myint_r
_wbINTF <= LC3_sim:inst._wbINTF
irq_r <= LC3_sim:inst.irq_r
_exAin[0] <= LC3_sim:inst._exAin[0]
_exAin[1] <= LC3_sim:inst._exAin[1]
_exAin[2] <= LC3_sim:inst._exAin[2]
_exAin[3] <= LC3_sim:inst._exAin[3]
_exAin[4] <= LC3_sim:inst._exAin[4]
_exAin[5] <= LC3_sim:inst._exAin[5]
_exAin[6] <= LC3_sim:inst._exAin[6]
_exAin[7] <= LC3_sim:inst._exAin[7]
_exAin[8] <= LC3_sim:inst._exAin[8]
_exAin[9] <= LC3_sim:inst._exAin[9]
_exAin[10] <= LC3_sim:inst._exAin[10]
_exAin[11] <= LC3_sim:inst._exAin[11]
_exAin[12] <= LC3_sim:inst._exAin[12]
_exAin[13] <= LC3_sim:inst._exAin[13]
_exAin[14] <= LC3_sim:inst._exAin[14]
_exAin[15] <= LC3_sim:inst._exAin[15]
_exALUoutput[0] <= LC3_sim:inst._exALUoutput[0]
_exALUoutput[1] <= LC3_sim:inst._exALUoutput[1]
_exALUoutput[2] <= LC3_sim:inst._exALUoutput[2]
_exALUoutput[3] <= LC3_sim:inst._exALUoutput[3]
_exALUoutput[4] <= LC3_sim:inst._exALUoutput[4]
_exALUoutput[5] <= LC3_sim:inst._exALUoutput[5]
_exALUoutput[6] <= LC3_sim:inst._exALUoutput[6]
_exALUoutput[7] <= LC3_sim:inst._exALUoutput[7]
_exALUoutput[8] <= LC3_sim:inst._exALUoutput[8]
_exALUoutput[9] <= LC3_sim:inst._exALUoutput[9]
_exALUoutput[10] <= LC3_sim:inst._exALUoutput[10]
_exALUoutput[11] <= LC3_sim:inst._exALUoutput[11]
_exALUoutput[12] <= LC3_sim:inst._exALUoutput[12]
_exALUoutput[13] <= LC3_sim:inst._exALUoutput[13]
_exALUoutput[14] <= LC3_sim:inst._exALUoutput[14]
_exALUoutput[15] <= LC3_sim:inst._exALUoutput[15]
_exBin[0] <= LC3_sim:inst._exBin[0]
_exBin[1] <= LC3_sim:inst._exBin[1]
_exBin[2] <= LC3_sim:inst._exBin[2]
_exBin[3] <= LC3_sim:inst._exBin[3]
_exBin[4] <= LC3_sim:inst._exBin[4]
_exBin[5] <= LC3_sim:inst._exBin[5]
_exBin[6] <= LC3_sim:inst._exBin[6]
_exBin[7] <= LC3_sim:inst._exBin[7]
_exBin[8] <= LC3_sim:inst._exBin[8]
_exBin[9] <= LC3_sim:inst._exBin[9]
_exBin[10] <= LC3_sim:inst._exBin[10]
_exBin[11] <= LC3_sim:inst._exBin[11]
_exBin[12] <= LC3_sim:inst._exBin[12]
_exBin[13] <= LC3_sim:inst._exBin[13]
_exBin[14] <= LC3_sim:inst._exBin[14]
_exBin[15] <= LC3_sim:inst._exBin[15]
_exmemIR[0] <= LC3_sim:inst._exmemIR[0]
_exmemIR[1] <= LC3_sim:inst._exmemIR[1]
_exmemIR[2] <= LC3_sim:inst._exmemIR[2]
_exmemIR[3] <= LC3_sim:inst._exmemIR[3]
_exmemIR[4] <= LC3_sim:inst._exmemIR[4]
_exmemIR[5] <= LC3_sim:inst._exmemIR[5]
_exmemIR[6] <= LC3_sim:inst._exmemIR[6]
_exmemIR[7] <= LC3_sim:inst._exmemIR[7]
_exmemIR[8] <= LC3_sim:inst._exmemIR[8]
_exmemIR[9] <= LC3_sim:inst._exmemIR[9]
_exmemIR[10] <= LC3_sim:inst._exmemIR[10]
_exmemIR[11] <= LC3_sim:inst._exmemIR[11]
_exmemIR[12] <= LC3_sim:inst._exmemIR[12]
_exmemIR[13] <= LC3_sim:inst._exmemIR[13]
_exmemIR[14] <= LC3_sim:inst._exmemIR[14]
_exmemIR[15] <= LC3_sim:inst._exmemIR[15]
_exPCout[0] <= LC3_sim:inst._exPCout[0]
_exPCout[1] <= LC3_sim:inst._exPCout[1]
_exPCout[2] <= LC3_sim:inst._exPCout[2]
_exPCout[3] <= LC3_sim:inst._exPCout[3]
_exPCout[4] <= LC3_sim:inst._exPCout[4]
_exPCout[5] <= LC3_sim:inst._exPCout[5]
_exPCout[6] <= LC3_sim:inst._exPCout[6]
_exPCout[7] <= LC3_sim:inst._exPCout[7]
_exPCout[8] <= LC3_sim:inst._exPCout[8]
_exPCout[9] <= LC3_sim:inst._exPCout[9]
_exPCout[10] <= LC3_sim:inst._exPCout[10]
_exPCout[11] <= LC3_sim:inst._exPCout[11]
_exPCout[12] <= LC3_sim:inst._exPCout[12]
_exPCout[13] <= LC3_sim:inst._exPCout[13]
_exPCout[14] <= LC3_sim:inst._exPCout[14]
_exPCout[15] <= LC3_sim:inst._exPCout[15]
_exPSRout[0] <= LC3_sim:inst._exPSRout[0]
_exPSRout[1] <= LC3_sim:inst._exPSRout[1]
_exPSRout[2] <= LC3_sim:inst._exPSRout[2]
_exPSRout[3] <= LC3_sim:inst._exPSRout[3]
_exPSRout[4] <= LC3_sim:inst._exPSRout[4]
_exPSRout[5] <= LC3_sim:inst._exPSRout[5]
_exPSRout[6] <= LC3_sim:inst._exPSRout[6]
_exPSRout[7] <= LC3_sim:inst._exPSRout[7]
_exPSRout[8] <= LC3_sim:inst._exPSRout[8]
_exPSRout[9] <= LC3_sim:inst._exPSRout[9]
_exPSRout[10] <= LC3_sim:inst._exPSRout[10]
_exPSRout[11] <= LC3_sim:inst._exPSRout[11]
_exPSRout[12] <= LC3_sim:inst._exPSRout[12]
_exPSRout[13] <= LC3_sim:inst._exPSRout[13]
_exPSRout[14] <= LC3_sim:inst._exPSRout[14]
_exPSRout[15] <= LC3_sim:inst._exPSRout[15]
_exTMP[0] <= LC3_sim:inst._exTMP[0]
_exTMP[1] <= LC3_sim:inst._exTMP[1]
_exTMP[2] <= LC3_sim:inst._exTMP[2]
_exTMP[3] <= LC3_sim:inst._exTMP[3]
_exTMP[4] <= LC3_sim:inst._exTMP[4]
_exTMP[5] <= LC3_sim:inst._exTMP[5]
_exTMP[6] <= LC3_sim:inst._exTMP[6]
_exTMP[7] <= LC3_sim:inst._exTMP[7]
_exTMP[8] <= LC3_sim:inst._exTMP[8]
_exTMP[9] <= LC3_sim:inst._exTMP[9]
_exTMP[10] <= LC3_sim:inst._exTMP[10]
_exTMP[11] <= LC3_sim:inst._exTMP[11]
_exTMP[12] <= LC3_sim:inst._exTMP[12]
_exTMP[13] <= LC3_sim:inst._exTMP[13]
_exTMP[14] <= LC3_sim:inst._exTMP[14]
_exTMP[15] <= LC3_sim:inst._exTMP[15]
_i_q[0] <= LC3_sim:inst._i_q[0]
_i_q[1] <= LC3_sim:inst._i_q[1]
_i_q[2] <= LC3_sim:inst._i_q[2]
_i_q[3] <= LC3_sim:inst._i_q[3]
_i_q[4] <= LC3_sim:inst._i_q[4]
_i_q[5] <= LC3_sim:inst._i_q[5]
_i_q[6] <= LC3_sim:inst._i_q[6]
_i_q[7] <= LC3_sim:inst._i_q[7]
_i_q[8] <= LC3_sim:inst._i_q[8]
_i_q[9] <= LC3_sim:inst._i_q[9]
_i_q[10] <= LC3_sim:inst._i_q[10]
_i_q[11] <= LC3_sim:inst._i_q[11]
_i_q[12] <= LC3_sim:inst._i_q[12]
_i_q[13] <= LC3_sim:inst._i_q[13]
_i_q[14] <= LC3_sim:inst._i_q[14]
_i_q[15] <= LC3_sim:inst._i_q[15]
_idexImm[0] <= LC3_sim:inst._idexImm[0]
_idexImm[1] <= LC3_sim:inst._idexImm[1]
_idexImm[2] <= LC3_sim:inst._idexImm[2]
_idexImm[3] <= LC3_sim:inst._idexImm[3]
_idexImm[4] <= LC3_sim:inst._idexImm[4]
_idexImm[5] <= LC3_sim:inst._idexImm[5]
_idexImm[6] <= LC3_sim:inst._idexImm[6]
_idexImm[7] <= LC3_sim:inst._idexImm[7]
_idexImm[8] <= LC3_sim:inst._idexImm[8]
_idexImm[9] <= LC3_sim:inst._idexImm[9]
_idexImm[10] <= LC3_sim:inst._idexImm[10]
_idexImm[11] <= LC3_sim:inst._idexImm[11]
_idexImm[12] <= LC3_sim:inst._idexImm[12]
_idexImm[13] <= LC3_sim:inst._idexImm[13]
_idexImm[14] <= LC3_sim:inst._idexImm[14]
_idexImm[15] <= LC3_sim:inst._idexImm[15]
_idexIR[0] <= LC3_sim:inst._idexIR[0]
_idexIR[1] <= LC3_sim:inst._idexIR[1]
_idexIR[2] <= LC3_sim:inst._idexIR[2]
_idexIR[3] <= LC3_sim:inst._idexIR[3]
_idexIR[4] <= LC3_sim:inst._idexIR[4]
_idexIR[5] <= LC3_sim:inst._idexIR[5]
_idexIR[6] <= LC3_sim:inst._idexIR[6]
_idexIR[7] <= LC3_sim:inst._idexIR[7]
_idexIR[8] <= LC3_sim:inst._idexIR[8]
_idexIR[9] <= LC3_sim:inst._idexIR[9]
_idexIR[10] <= LC3_sim:inst._idexIR[10]
_idexIR[11] <= LC3_sim:inst._idexIR[11]
_idexIR[12] <= LC3_sim:inst._idexIR[12]
_idexIR[13] <= LC3_sim:inst._idexIR[13]
_idexIR[14] <= LC3_sim:inst._idexIR[14]
_idexIR[15] <= LC3_sim:inst._idexIR[15]
_idexNPC[0] <= LC3_sim:inst._idexNPC[0]
_idexNPC[1] <= LC3_sim:inst._idexNPC[1]
_idexNPC[2] <= LC3_sim:inst._idexNPC[2]
_idexNPC[3] <= LC3_sim:inst._idexNPC[3]
_idexNPC[4] <= LC3_sim:inst._idexNPC[4]
_idexNPC[5] <= LC3_sim:inst._idexNPC[5]
_idexNPC[6] <= LC3_sim:inst._idexNPC[6]
_idexNPC[7] <= LC3_sim:inst._idexNPC[7]
_idexNPC[8] <= LC3_sim:inst._idexNPC[8]
_idexNPC[9] <= LC3_sim:inst._idexNPC[9]
_idexNPC[10] <= LC3_sim:inst._idexNPC[10]
_idexNPC[11] <= LC3_sim:inst._idexNPC[11]
_idexNPC[12] <= LC3_sim:inst._idexNPC[12]
_idexNPC[13] <= LC3_sim:inst._idexNPC[13]
_idexNPC[14] <= LC3_sim:inst._idexNPC[14]
_idexNPC[15] <= LC3_sim:inst._idexNPC[15]
_idPCout[0] <= LC3_sim:inst._idPCout[0]
_idPCout[1] <= LC3_sim:inst._idPCout[1]
_idPCout[2] <= LC3_sim:inst._idPCout[2]
_idPCout[3] <= LC3_sim:inst._idPCout[3]
_idPCout[4] <= LC3_sim:inst._idPCout[4]
_idPCout[5] <= LC3_sim:inst._idPCout[5]
_idPCout[6] <= LC3_sim:inst._idPCout[6]
_idPCout[7] <= LC3_sim:inst._idPCout[7]
_idPCout[8] <= LC3_sim:inst._idPCout[8]
_idPCout[9] <= LC3_sim:inst._idPCout[9]
_idPCout[10] <= LC3_sim:inst._idPCout[10]
_idPCout[11] <= LC3_sim:inst._idPCout[11]
_idPCout[12] <= LC3_sim:inst._idPCout[12]
_idPCout[13] <= LC3_sim:inst._idPCout[13]
_idPCout[14] <= LC3_sim:inst._idPCout[14]
_idPCout[15] <= LC3_sim:inst._idPCout[15]
_ifidIR[0] <= LC3_sim:inst._ifidIR[0]
_ifidIR[1] <= LC3_sim:inst._ifidIR[1]
_ifidIR[2] <= LC3_sim:inst._ifidIR[2]
_ifidIR[3] <= LC3_sim:inst._ifidIR[3]
_ifidIR[4] <= LC3_sim:inst._ifidIR[4]
_ifidIR[5] <= LC3_sim:inst._ifidIR[5]
_ifidIR[6] <= LC3_sim:inst._ifidIR[6]
_ifidIR[7] <= LC3_sim:inst._ifidIR[7]
_ifidIR[8] <= LC3_sim:inst._ifidIR[8]
_ifidIR[9] <= LC3_sim:inst._ifidIR[9]
_ifidIR[10] <= LC3_sim:inst._ifidIR[10]
_ifidIR[11] <= LC3_sim:inst._ifidIR[11]
_ifidIR[12] <= LC3_sim:inst._ifidIR[12]
_ifidIR[13] <= LC3_sim:inst._ifidIR[13]
_ifidIR[14] <= LC3_sim:inst._ifidIR[14]
_ifidIR[15] <= LC3_sim:inst._ifidIR[15]
_ifidNPC[0] <= LC3_sim:inst._ifidNPC[0]
_ifidNPC[1] <= LC3_sim:inst._ifidNPC[1]
_ifidNPC[2] <= LC3_sim:inst._ifidNPC[2]
_ifidNPC[3] <= LC3_sim:inst._ifidNPC[3]
_ifidNPC[4] <= LC3_sim:inst._ifidNPC[4]
_ifidNPC[5] <= LC3_sim:inst._ifidNPC[5]
_ifidNPC[6] <= LC3_sim:inst._ifidNPC[6]
_ifidNPC[7] <= LC3_sim:inst._ifidNPC[7]
_ifidNPC[8] <= LC3_sim:inst._ifidNPC[8]
_ifidNPC[9] <= LC3_sim:inst._ifidNPC[9]
_ifidNPC[10] <= LC3_sim:inst._ifidNPC[10]
_ifidNPC[11] <= LC3_sim:inst._ifidNPC[11]
_ifidNPC[12] <= LC3_sim:inst._ifidNPC[12]
_ifidNPC[13] <= LC3_sim:inst._ifidNPC[13]
_ifidNPC[14] <= LC3_sim:inst._ifidNPC[14]
_ifidNPC[15] <= LC3_sim:inst._ifidNPC[15]
_ifMA[0] <= LC3_sim:inst._ifMA[0]
_ifMA[1] <= LC3_sim:inst._ifMA[1]
_ifMA[2] <= LC3_sim:inst._ifMA[2]
_ifMA[3] <= LC3_sim:inst._ifMA[3]
_ifMA[4] <= LC3_sim:inst._ifMA[4]
_ifMA[5] <= LC3_sim:inst._ifMA[5]
_ifMA[6] <= LC3_sim:inst._ifMA[6]
_ifMA[7] <= LC3_sim:inst._ifMA[7]
_ifMA[8] <= LC3_sim:inst._ifMA[8]
_ifMA[9] <= LC3_sim:inst._ifMA[9]
_ifMA[10] <= LC3_sim:inst._ifMA[10]
_ifMA[11] <= LC3_sim:inst._ifMA[11]
_ifMA[12] <= LC3_sim:inst._ifMA[12]
_ifMA[13] <= LC3_sim:inst._ifMA[13]
_ifMA[14] <= LC3_sim:inst._ifMA[14]
_ifMA[15] <= LC3_sim:inst._ifMA[15]
_ifPCout[0] <= LC3_sim:inst._ifPCout[0]
_ifPCout[1] <= LC3_sim:inst._ifPCout[1]
_ifPCout[2] <= LC3_sim:inst._ifPCout[2]
_ifPCout[3] <= LC3_sim:inst._ifPCout[3]
_ifPCout[4] <= LC3_sim:inst._ifPCout[4]
_ifPCout[5] <= LC3_sim:inst._ifPCout[5]
_ifPCout[6] <= LC3_sim:inst._ifPCout[6]
_ifPCout[7] <= LC3_sim:inst._ifPCout[7]
_ifPCout[8] <= LC3_sim:inst._ifPCout[8]
_ifPCout[9] <= LC3_sim:inst._ifPCout[9]
_ifPCout[10] <= LC3_sim:inst._ifPCout[10]
_ifPCout[11] <= LC3_sim:inst._ifPCout[11]
_ifPCout[12] <= LC3_sim:inst._ifPCout[12]
_ifPCout[13] <= LC3_sim:inst._ifPCout[13]
_ifPCout[14] <= LC3_sim:inst._ifPCout[14]
_ifPCout[15] <= LC3_sim:inst._ifPCout[15]
_intR6out[0] <= LC3_sim:inst._intR6out[0]
_intR6out[1] <= LC3_sim:inst._intR6out[1]
_intR6out[2] <= LC3_sim:inst._intR6out[2]
_intR6out[3] <= LC3_sim:inst._intR6out[3]
_intR6out[4] <= LC3_sim:inst._intR6out[4]
_intR6out[5] <= LC3_sim:inst._intR6out[5]
_intR6out[6] <= LC3_sim:inst._intR6out[6]
_intR6out[7] <= LC3_sim:inst._intR6out[7]
_intR6out[8] <= LC3_sim:inst._intR6out[8]
_intR6out[9] <= LC3_sim:inst._intR6out[9]
_intR6out[10] <= LC3_sim:inst._intR6out[10]
_intR6out[11] <= LC3_sim:inst._intR6out[11]
_intR6out[12] <= LC3_sim:inst._intR6out[12]
_intR6out[13] <= LC3_sim:inst._intR6out[13]
_intR6out[14] <= LC3_sim:inst._intR6out[14]
_intR6out[15] <= LC3_sim:inst._intR6out[15]
_memPCout[0] <= LC3_sim:inst._memPCout[0]
_memPCout[1] <= LC3_sim:inst._memPCout[1]
_memPCout[2] <= LC3_sim:inst._memPCout[2]
_memPCout[3] <= LC3_sim:inst._memPCout[3]
_memPCout[4] <= LC3_sim:inst._memPCout[4]
_memPCout[5] <= LC3_sim:inst._memPCout[5]
_memPCout[6] <= LC3_sim:inst._memPCout[6]
_memPCout[7] <= LC3_sim:inst._memPCout[7]
_memPCout[8] <= LC3_sim:inst._memPCout[8]
_memPCout[9] <= LC3_sim:inst._memPCout[9]
_memPCout[10] <= LC3_sim:inst._memPCout[10]
_memPCout[11] <= LC3_sim:inst._memPCout[11]
_memPCout[12] <= LC3_sim:inst._memPCout[12]
_memPCout[13] <= LC3_sim:inst._memPCout[13]
_memPCout[14] <= LC3_sim:inst._memPCout[14]
_memPCout[15] <= LC3_sim:inst._memPCout[15]
_memwbData[0] <= LC3_sim:inst._memwbData[0]
_memwbData[1] <= LC3_sim:inst._memwbData[1]
_memwbData[2] <= LC3_sim:inst._memwbData[2]
_memwbData[3] <= LC3_sim:inst._memwbData[3]
_memwbData[4] <= LC3_sim:inst._memwbData[4]
_memwbData[5] <= LC3_sim:inst._memwbData[5]
_memwbData[6] <= LC3_sim:inst._memwbData[6]
_memwbData[7] <= LC3_sim:inst._memwbData[7]
_memwbData[8] <= LC3_sim:inst._memwbData[8]
_memwbData[9] <= LC3_sim:inst._memwbData[9]
_memwbData[10] <= LC3_sim:inst._memwbData[10]
_memwbData[11] <= LC3_sim:inst._memwbData[11]
_memwbData[12] <= LC3_sim:inst._memwbData[12]
_memwbData[13] <= LC3_sim:inst._memwbData[13]
_memwbData[14] <= LC3_sim:inst._memwbData[14]
_memwbData[15] <= LC3_sim:inst._memwbData[15]
_memwbIR[0] <= LC3_sim:inst._memwbIR[0]
_memwbIR[1] <= LC3_sim:inst._memwbIR[1]
_memwbIR[2] <= LC3_sim:inst._memwbIR[2]
_memwbIR[3] <= LC3_sim:inst._memwbIR[3]
_memwbIR[4] <= LC3_sim:inst._memwbIR[4]
_memwbIR[5] <= LC3_sim:inst._memwbIR[5]
_memwbIR[6] <= LC3_sim:inst._memwbIR[6]
_memwbIR[7] <= LC3_sim:inst._memwbIR[7]
_memwbIR[8] <= LC3_sim:inst._memwbIR[8]
_memwbIR[9] <= LC3_sim:inst._memwbIR[9]
_memwbIR[10] <= LC3_sim:inst._memwbIR[10]
_memwbIR[11] <= LC3_sim:inst._memwbIR[11]
_memwbIR[12] <= LC3_sim:inst._memwbIR[12]
_memwbIR[13] <= LC3_sim:inst._memwbIR[13]
_memwbIR[14] <= LC3_sim:inst._memwbIR[14]
_memwbIR[15] <= LC3_sim:inst._memwbIR[15]
_pc[0] <= LC3_sim:inst._pc[0]
_pc[1] <= LC3_sim:inst._pc[1]
_pc[2] <= LC3_sim:inst._pc[2]
_pc[3] <= LC3_sim:inst._pc[3]
_pc[4] <= LC3_sim:inst._pc[4]
_pc[5] <= LC3_sim:inst._pc[5]
_pc[6] <= LC3_sim:inst._pc[6]
_pc[7] <= LC3_sim:inst._pc[7]
_pc[8] <= LC3_sim:inst._pc[8]
_pc[9] <= LC3_sim:inst._pc[9]
_pc[10] <= LC3_sim:inst._pc[10]
_pc[11] <= LC3_sim:inst._pc[11]
_pc[12] <= LC3_sim:inst._pc[12]
_pc[13] <= LC3_sim:inst._pc[13]
_pc[14] <= LC3_sim:inst._pc[14]
_pc[15] <= LC3_sim:inst._pc[15]
_PCval[0] <= LC3_sim:inst._PCval[0]
_PCval[1] <= LC3_sim:inst._PCval[1]
_PCval[2] <= LC3_sim:inst._PCval[2]
_PCval[3] <= LC3_sim:inst._PCval[3]
_PCval[4] <= LC3_sim:inst._PCval[4]
_PCval[5] <= LC3_sim:inst._PCval[5]
_PCval[6] <= LC3_sim:inst._PCval[6]
_PCval[7] <= LC3_sim:inst._PCval[7]
_PCval[8] <= LC3_sim:inst._PCval[8]
_PCval[9] <= LC3_sim:inst._PCval[9]
_PCval[10] <= LC3_sim:inst._PCval[10]
_PCval[11] <= LC3_sim:inst._PCval[11]
_PCval[12] <= LC3_sim:inst._PCval[12]
_PCval[13] <= LC3_sim:inst._PCval[13]
_PCval[14] <= LC3_sim:inst._PCval[14]
_PCval[15] <= LC3_sim:inst._PCval[15]
_r0[0] <= LC3_sim:inst._r0[0]
_r0[1] <= LC3_sim:inst._r0[1]
_r0[2] <= LC3_sim:inst._r0[2]
_r0[3] <= LC3_sim:inst._r0[3]
_r0[4] <= LC3_sim:inst._r0[4]
_r0[5] <= LC3_sim:inst._r0[5]
_r0[6] <= LC3_sim:inst._r0[6]
_r0[7] <= LC3_sim:inst._r0[7]
_r0[8] <= LC3_sim:inst._r0[8]
_r0[9] <= LC3_sim:inst._r0[9]
_r0[10] <= LC3_sim:inst._r0[10]
_r0[11] <= LC3_sim:inst._r0[11]
_r0[12] <= LC3_sim:inst._r0[12]
_r0[13] <= LC3_sim:inst._r0[13]
_r0[14] <= LC3_sim:inst._r0[14]
_r0[15] <= LC3_sim:inst._r0[15]
_r1[0] <= LC3_sim:inst._r1[0]
_r1[1] <= LC3_sim:inst._r1[1]
_r1[2] <= LC3_sim:inst._r1[2]
_r1[3] <= LC3_sim:inst._r1[3]
_r1[4] <= LC3_sim:inst._r1[4]
_r1[5] <= LC3_sim:inst._r1[5]
_r1[6] <= LC3_sim:inst._r1[6]
_r1[7] <= LC3_sim:inst._r1[7]
_r1[8] <= LC3_sim:inst._r1[8]
_r1[9] <= LC3_sim:inst._r1[9]
_r1[10] <= LC3_sim:inst._r1[10]
_r1[11] <= LC3_sim:inst._r1[11]
_r1[12] <= LC3_sim:inst._r1[12]
_r1[13] <= LC3_sim:inst._r1[13]
_r1[14] <= LC3_sim:inst._r1[14]
_r1[15] <= LC3_sim:inst._r1[15]
_r2[0] <= LC3_sim:inst._r2[0]
_r2[1] <= LC3_sim:inst._r2[1]
_r2[2] <= LC3_sim:inst._r2[2]
_r2[3] <= LC3_sim:inst._r2[3]
_r2[4] <= LC3_sim:inst._r2[4]
_r2[5] <= LC3_sim:inst._r2[5]
_r2[6] <= LC3_sim:inst._r2[6]
_r2[7] <= LC3_sim:inst._r2[7]
_r2[8] <= LC3_sim:inst._r2[8]
_r2[9] <= LC3_sim:inst._r2[9]
_r2[10] <= LC3_sim:inst._r2[10]
_r2[11] <= LC3_sim:inst._r2[11]
_r2[12] <= LC3_sim:inst._r2[12]
_r2[13] <= LC3_sim:inst._r2[13]
_r2[14] <= LC3_sim:inst._r2[14]
_r2[15] <= LC3_sim:inst._r2[15]
_r3[0] <= LC3_sim:inst._r3[0]
_r3[1] <= LC3_sim:inst._r3[1]
_r3[2] <= LC3_sim:inst._r3[2]
_r3[3] <= LC3_sim:inst._r3[3]
_r3[4] <= LC3_sim:inst._r3[4]
_r3[5] <= LC3_sim:inst._r3[5]
_r3[6] <= LC3_sim:inst._r3[6]
_r3[7] <= LC3_sim:inst._r3[7]
_r3[8] <= LC3_sim:inst._r3[8]
_r3[9] <= LC3_sim:inst._r3[9]
_r3[10] <= LC3_sim:inst._r3[10]
_r3[11] <= LC3_sim:inst._r3[11]
_r3[12] <= LC3_sim:inst._r3[12]
_r3[13] <= LC3_sim:inst._r3[13]
_r3[14] <= LC3_sim:inst._r3[14]
_r3[15] <= LC3_sim:inst._r3[15]
_r4[0] <= LC3_sim:inst._r4[0]
_r4[1] <= LC3_sim:inst._r4[1]
_r4[2] <= LC3_sim:inst._r4[2]
_r4[3] <= LC3_sim:inst._r4[3]
_r4[4] <= LC3_sim:inst._r4[4]
_r4[5] <= LC3_sim:inst._r4[5]
_r4[6] <= LC3_sim:inst._r4[6]
_r4[7] <= LC3_sim:inst._r4[7]
_r4[8] <= LC3_sim:inst._r4[8]
_r4[9] <= LC3_sim:inst._r4[9]
_r4[10] <= LC3_sim:inst._r4[10]
_r4[11] <= LC3_sim:inst._r4[11]
_r4[12] <= LC3_sim:inst._r4[12]
_r4[13] <= LC3_sim:inst._r4[13]
_r4[14] <= LC3_sim:inst._r4[14]
_r4[15] <= LC3_sim:inst._r4[15]
_r5[0] <= LC3_sim:inst._r5[0]
_r5[1] <= LC3_sim:inst._r5[1]
_r5[2] <= LC3_sim:inst._r5[2]
_r5[3] <= LC3_sim:inst._r5[3]
_r5[4] <= LC3_sim:inst._r5[4]
_r5[5] <= LC3_sim:inst._r5[5]
_r5[6] <= LC3_sim:inst._r5[6]
_r5[7] <= LC3_sim:inst._r5[7]
_r5[8] <= LC3_sim:inst._r5[8]
_r5[9] <= LC3_sim:inst._r5[9]
_r5[10] <= LC3_sim:inst._r5[10]
_r5[11] <= LC3_sim:inst._r5[11]
_r5[12] <= LC3_sim:inst._r5[12]
_r5[13] <= LC3_sim:inst._r5[13]
_r5[14] <= LC3_sim:inst._r5[14]
_r5[15] <= LC3_sim:inst._r5[15]
_r6[0] <= LC3_sim:inst._r6[0]
_r6[1] <= LC3_sim:inst._r6[1]
_r6[2] <= LC3_sim:inst._r6[2]
_r6[3] <= LC3_sim:inst._r6[3]
_r6[4] <= LC3_sim:inst._r6[4]
_r6[5] <= LC3_sim:inst._r6[5]
_r6[6] <= LC3_sim:inst._r6[6]
_r6[7] <= LC3_sim:inst._r6[7]
_r6[8] <= LC3_sim:inst._r6[8]
_r6[9] <= LC3_sim:inst._r6[9]
_r6[10] <= LC3_sim:inst._r6[10]
_r6[11] <= LC3_sim:inst._r6[11]
_r6[12] <= LC3_sim:inst._r6[12]
_r6[13] <= LC3_sim:inst._r6[13]
_r6[14] <= LC3_sim:inst._r6[14]
_r6[15] <= LC3_sim:inst._r6[15]
_r7[0] <= LC3_sim:inst._r7[0]
_r7[1] <= LC3_sim:inst._r7[1]
_r7[2] <= LC3_sim:inst._r7[2]
_r7[3] <= LC3_sim:inst._r7[3]
_r7[4] <= LC3_sim:inst._r7[4]
_r7[5] <= LC3_sim:inst._r7[5]
_r7[6] <= LC3_sim:inst._r7[6]
_r7[7] <= LC3_sim:inst._r7[7]
_r7[8] <= LC3_sim:inst._r7[8]
_r7[9] <= LC3_sim:inst._r7[9]
_r7[10] <= LC3_sim:inst._r7[10]
_r7[11] <= LC3_sim:inst._r7[11]
_r7[12] <= LC3_sim:inst._r7[12]
_r7[13] <= LC3_sim:inst._r7[13]
_r7[14] <= LC3_sim:inst._r7[14]
_r7[15] <= LC3_sim:inst._r7[15]
intMAout_[0] <= LC3_sim:inst.intMAout_[0]
intMAout_[1] <= LC3_sim:inst.intMAout_[1]
intMAout_[2] <= LC3_sim:inst.intMAout_[2]
intMAout_[3] <= LC3_sim:inst.intMAout_[3]
intMAout_[4] <= LC3_sim:inst.intMAout_[4]
intMAout_[5] <= LC3_sim:inst.intMAout_[5]
intMAout_[6] <= LC3_sim:inst.intMAout_[6]
intMAout_[7] <= LC3_sim:inst.intMAout_[7]
intMAout_[8] <= LC3_sim:inst.intMAout_[8]
intMAout_[9] <= LC3_sim:inst.intMAout_[9]
intMAout_[10] <= LC3_sim:inst.intMAout_[10]
intMAout_[11] <= LC3_sim:inst.intMAout_[11]
intMAout_[12] <= LC3_sim:inst.intMAout_[12]
intMAout_[13] <= LC3_sim:inst.intMAout_[13]
intMAout_[14] <= LC3_sim:inst.intMAout_[14]
intMAout_[15] <= LC3_sim:inst.intMAout_[15]
intMDout[0] <= LC3_sim:inst.intMDout[0]
intMDout[1] <= LC3_sim:inst.intMDout[1]
intMDout[2] <= LC3_sim:inst.intMDout[2]
intMDout[3] <= LC3_sim:inst.intMDout[3]
intMDout[4] <= LC3_sim:inst.intMDout[4]
intMDout[5] <= LC3_sim:inst.intMDout[5]
intMDout[6] <= LC3_sim:inst.intMDout[6]
intMDout[7] <= LC3_sim:inst.intMDout[7]
intMDout[8] <= LC3_sim:inst.intMDout[8]
intMDout[9] <= LC3_sim:inst.intMDout[9]
intMDout[10] <= LC3_sim:inst.intMDout[10]
intMDout[11] <= LC3_sim:inst.intMDout[11]
intMDout[12] <= LC3_sim:inst.intMDout[12]
intMDout[13] <= LC3_sim:inst.intMDout[13]
intMDout[14] <= LC3_sim:inst.intMDout[14]
intMDout[15] <= LC3_sim:inst.intMDout[15]
intMDout_[0] <= LC3_sim:inst.intMDout_[0]
intMDout_[1] <= LC3_sim:inst.intMDout_[1]
intMDout_[2] <= LC3_sim:inst.intMDout_[2]
intMDout_[3] <= LC3_sim:inst.intMDout_[3]
intMDout_[4] <= LC3_sim:inst.intMDout_[4]
intMDout_[5] <= LC3_sim:inst.intMDout_[5]
intMDout_[6] <= LC3_sim:inst.intMDout_[6]
intMDout_[7] <= LC3_sim:inst.intMDout_[7]
intMDout_[8] <= LC3_sim:inst.intMDout_[8]
intMDout_[9] <= LC3_sim:inst.intMDout_[9]
intMDout_[10] <= LC3_sim:inst.intMDout_[10]
intMDout_[11] <= LC3_sim:inst.intMDout_[11]
intMDout_[12] <= LC3_sim:inst.intMDout_[12]
intMDout_[13] <= LC3_sim:inst.intMDout_[13]
intMDout_[14] <= LC3_sim:inst.intMDout_[14]
intMDout_[15] <= LC3_sim:inst.intMDout_[15]
MA[0] <= LC3_sim:inst.MA[0]
MA[1] <= LC3_sim:inst.MA[1]
MA[2] <= LC3_sim:inst.MA[2]
MA[3] <= LC3_sim:inst.MA[3]
MA[4] <= LC3_sim:inst.MA[4]
MA[5] <= LC3_sim:inst.MA[5]
MA[6] <= LC3_sim:inst.MA[6]
MA[7] <= LC3_sim:inst.MA[7]
MA[8] <= LC3_sim:inst.MA[8]
MA[9] <= LC3_sim:inst.MA[9]
MA[10] <= LC3_sim:inst.MA[10]
MA[11] <= LC3_sim:inst.MA[11]
MA[12] <= LC3_sim:inst.MA[12]
MA[13] <= LC3_sim:inst.MA[13]
MA[14] <= LC3_sim:inst.MA[14]
MA[15] <= LC3_sim:inst.MA[15]
q[0] <= lpm_ram_dq0:inst1.q[0]
q[1] <= lpm_ram_dq0:inst1.q[1]
q[2] <= lpm_ram_dq0:inst1.q[2]
q[3] <= lpm_ram_dq0:inst1.q[3]
q[4] <= lpm_ram_dq0:inst1.q[4]
q[5] <= lpm_ram_dq0:inst1.q[5]
q[6] <= lpm_ram_dq0:inst1.q[6]
q[7] <= lpm_ram_dq0:inst1.q[7]
q[8] <= lpm_ram_dq0:inst1.q[8]
q[9] <= lpm_ram_dq0:inst1.q[9]
q[10] <= lpm_ram_dq0:inst1.q[10]
q[11] <= lpm_ram_dq0:inst1.q[11]
q[12] <= lpm_ram_dq0:inst1.q[12]
q[13] <= lpm_ram_dq0:inst1.q[13]
q[14] <= lpm_ram_dq0:inst1.q[14]
q[15] <= lpm_ram_dq0:inst1.q[15]
MD_out[0] <= LC3_sim:inst.MD_out[0]
MD_out[1] <= LC3_sim:inst.MD_out[1]
MD_out[2] <= LC3_sim:inst.MD_out[2]
MD_out[3] <= LC3_sim:inst.MD_out[3]
MD_out[4] <= LC3_sim:inst.MD_out[4]
MD_out[5] <= LC3_sim:inst.MD_out[5]
MD_out[6] <= LC3_sim:inst.MD_out[6]
MD_out[7] <= LC3_sim:inst.MD_out[7]
MD_out[8] <= LC3_sim:inst.MD_out[8]
MD_out[9] <= LC3_sim:inst.MD_out[9]
MD_out[10] <= LC3_sim:inst.MD_out[10]
MD_out[11] <= LC3_sim:inst.MD_out[11]
MD_out[12] <= LC3_sim:inst.MD_out[12]
MD_out[13] <= LC3_sim:inst.MD_out[13]
MD_out[14] <= LC3_sim:inst.MD_out[14]
MD_out[15] <= LC3_sim:inst.MD_out[15]


|LC3|LC3_sim:inst
reset => reset~0.IN6
clk => clk~0.IN6
we <= we~0.DB_MAX_OUTPUT_PORT_TYPE
rd <= rd~0.DB_MAX_OUTPUT_PORT_TYPE
MD[0] <= MD[0]~9
MD[0] <= INT:myint.intMDin
MD[0] <= MEM:mymem.memMD
MD[1] <= MD[1]~8
MD[1] <= INT:myint.intMDin
MD[1] <= MEM:mymem.memMD
MD[2] <= MD[2]~7
MD[2] <= INT:myint.intMDin
MD[2] <= MEM:mymem.memMD
MD[3] <= MD[3]~6
MD[3] <= INT:myint.intMDin
MD[3] <= MEM:mymem.memMD
MD[4] <= MD[4]~5
MD[4] <= INT:myint.intMDin
MD[4] <= MEM:mymem.memMD
MD[5] <= MD[5]~4
MD[5] <= INT:myint.intMDin
MD[5] <= MEM:mymem.memMD
MD[6] <= MD[6]~3
MD[6] <= INT:myint.intMDin
MD[6] <= MEM:mymem.memMD
MD[7] <= MD[7]~2
MD[7] <= INT:myint.intMDin
MD[7] <= MEM:mymem.memMD
MD[8] <= MD[8]~1
MD[8] <= INT:myint.intMDin
MD[8] <= MEM:mymem.memMD
MD[9] <= MD[9]~0
MD[9] <= INT:myint.intMDin
MD[9] <= MEM:mymem.memMD
MD[10] <= INT:myint.intMDin
MD[10] <= MEM:mymem.memMD
MD[10] <= MD[10]~10
MD[11] <= INT:myint.intMDin
MD[11] <= MEM:mymem.memMD
MD[11] <= MD[11]~11
MD[12] <= INT:myint.intMDin
MD[12] <= MEM:mymem.memMD
MD[12] <= MD[12]~12
MD[13] <= INT:myint.intMDin
MD[13] <= MEM:mymem.memMD
MD[13] <= MD[13]~13
MD[14] <= INT:myint.intMDin
MD[14] <= MEM:mymem.memMD
MD[14] <= MD[14]~14
MD[15] <= INT:myint.intMDin
MD[15] <= MEM:mymem.memMD
MD[15] <= MD[15]~15
MA[0] <= MA~15.DB_MAX_OUTPUT_PORT_TYPE
MA[1] <= MA~14.DB_MAX_OUTPUT_PORT_TYPE
MA[2] <= MA~13.DB_MAX_OUTPUT_PORT_TYPE
MA[3] <= MA~12.DB_MAX_OUTPUT_PORT_TYPE
MA[4] <= MA~11.DB_MAX_OUTPUT_PORT_TYPE
MA[5] <= MA~10.DB_MAX_OUTPUT_PORT_TYPE
MA[6] <= MA~9.DB_MAX_OUTPUT_PORT_TYPE
MA[7] <= MA~8.DB_MAX_OUTPUT_PORT_TYPE
MA[8] <= MA~7.DB_MAX_OUTPUT_PORT_TYPE
MA[9] <= MA~6.DB_MAX_OUTPUT_PORT_TYPE
MA[10] <= MA~5.DB_MAX_OUTPUT_PORT_TYPE
MA[11] <= MA~4.DB_MAX_OUTPUT_PORT_TYPE
MA[12] <= MA~3.DB_MAX_OUTPUT_PORT_TYPE
MA[13] <= MA~2.DB_MAX_OUTPUT_PORT_TYPE
MA[14] <= MA~1.DB_MAX_OUTPUT_PORT_TYPE
MA[15] <= MA~0.DB_MAX_OUTPUT_PORT_TYPE
irq => irq_r~0.IN1
irq => irq_r~reg0.PRESET
clk_s <= clk_s~0.DB_MAX_OUTPUT_PORT_TYPE
_r0[0] <= _r0[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_r0[1] <= _r0[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_r0[2] <= _r0[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_r0[3] <= _r0[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_r0[4] <= _r0[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_r0[5] <= _r0[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_r0[6] <= _r0[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_r0[7] <= _r0[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_r0[8] <= _r0[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_r0[9] <= _r0[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_r0[10] <= _r0[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_r0[11] <= _r0[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_r0[12] <= _r0[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_r0[13] <= _r0[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_r0[14] <= _r0[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_r0[15] <= _r0[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_r1[0] <= _r1[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_r1[1] <= _r1[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_r1[2] <= _r1[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_r1[3] <= _r1[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_r1[4] <= _r1[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_r1[5] <= _r1[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_r1[6] <= _r1[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_r1[7] <= _r1[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_r1[8] <= _r1[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_r1[9] <= _r1[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_r1[10] <= _r1[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_r1[11] <= _r1[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_r1[12] <= _r1[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_r1[13] <= _r1[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_r1[14] <= _r1[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_r1[15] <= _r1[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_r2[0] <= _r2[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_r2[1] <= _r2[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_r2[2] <= _r2[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_r2[3] <= _r2[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_r2[4] <= _r2[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_r2[5] <= _r2[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_r2[6] <= _r2[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_r2[7] <= _r2[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_r2[8] <= _r2[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_r2[9] <= _r2[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_r2[10] <= _r2[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_r2[11] <= _r2[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_r2[12] <= _r2[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_r2[13] <= _r2[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_r2[14] <= _r2[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_r2[15] <= _r2[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_r3[0] <= _r3[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_r3[1] <= _r3[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_r3[2] <= _r3[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_r3[3] <= _r3[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_r3[4] <= _r3[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_r3[5] <= _r3[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_r3[6] <= _r3[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_r3[7] <= _r3[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_r3[8] <= _r3[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_r3[9] <= _r3[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_r3[10] <= _r3[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_r3[11] <= _r3[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_r3[12] <= _r3[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_r3[13] <= _r3[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_r3[14] <= _r3[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_r3[15] <= _r3[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_r4[0] <= _r4[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_r4[1] <= _r4[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_r4[2] <= _r4[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_r4[3] <= _r4[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_r4[4] <= _r4[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_r4[5] <= _r4[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_r4[6] <= _r4[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_r4[7] <= _r4[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_r4[8] <= _r4[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_r4[9] <= _r4[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_r4[10] <= _r4[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_r4[11] <= _r4[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_r4[12] <= _r4[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_r4[13] <= _r4[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_r4[14] <= _r4[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_r4[15] <= _r4[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_r5[0] <= _r5[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_r5[1] <= _r5[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_r5[2] <= _r5[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_r5[3] <= _r5[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_r5[4] <= _r5[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_r5[5] <= _r5[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_r5[6] <= _r5[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_r5[7] <= _r5[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_r5[8] <= _r5[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_r5[9] <= _r5[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_r5[10] <= _r5[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_r5[11] <= _r5[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_r5[12] <= _r5[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_r5[13] <= _r5[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_r5[14] <= _r5[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_r5[15] <= _r5[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_r6[0] <= R6[0].DB_MAX_OUTPUT_PORT_TYPE
_r6[1] <= R6[1].DB_MAX_OUTPUT_PORT_TYPE
_r6[2] <= R6[2].DB_MAX_OUTPUT_PORT_TYPE
_r6[3] <= R6[3].DB_MAX_OUTPUT_PORT_TYPE
_r6[4] <= R6[4].DB_MAX_OUTPUT_PORT_TYPE
_r6[5] <= R6[5].DB_MAX_OUTPUT_PORT_TYPE
_r6[6] <= R6[6].DB_MAX_OUTPUT_PORT_TYPE
_r6[7] <= R6[7].DB_MAX_OUTPUT_PORT_TYPE
_r6[8] <= R6[8].DB_MAX_OUTPUT_PORT_TYPE
_r6[9] <= R6[9].DB_MAX_OUTPUT_PORT_TYPE
_r6[10] <= R6[10].DB_MAX_OUTPUT_PORT_TYPE
_r6[11] <= R6[11].DB_MAX_OUTPUT_PORT_TYPE
_r6[12] <= R6[12].DB_MAX_OUTPUT_PORT_TYPE
_r6[13] <= R6[13].DB_MAX_OUTPUT_PORT_TYPE
_r6[14] <= R6[14].DB_MAX_OUTPUT_PORT_TYPE
_r6[15] <= R6[15].DB_MAX_OUTPUT_PORT_TYPE
_r7[0] <= _r7[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_r7[1] <= _r7[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_r7[2] <= _r7[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_r7[3] <= _r7[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_r7[4] <= _r7[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_r7[5] <= _r7[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_r7[6] <= _r7[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_r7[7] <= _r7[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_r7[8] <= _r7[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_r7[9] <= _r7[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_r7[10] <= _r7[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_r7[11] <= _r7[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_r7[12] <= _r7[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_r7[13] <= _r7[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_r7[14] <= _r7[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_r7[15] <= _r7[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_pc[0] <= _pc[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_pc[1] <= _pc[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_pc[2] <= _pc[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_pc[3] <= _pc[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_pc[4] <= _pc[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_pc[5] <= _pc[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_pc[6] <= _pc[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_pc[7] <= _pc[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_pc[8] <= _pc[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_pc[9] <= _pc[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_pc[10] <= _pc[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_pc[11] <= _pc[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_pc[12] <= _pc[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_pc[13] <= _pc[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_pc[14] <= _pc[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_pc[15] <= _pc[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_exPSRout[0] <= EX:myex.exPSRout
_exPSRout[1] <= EX:myex.exPSRout
_exPSRout[2] <= EX:myex.exPSRout
_exPSRout[3] <= EX:myex.exPSRout
_exPSRout[4] <= EX:myex.exPSRout
_exPSRout[5] <= EX:myex.exPSRout
_exPSRout[6] <= EX:myex.exPSRout
_exPSRout[7] <= EX:myex.exPSRout
_exPSRout[8] <= EX:myex.exPSRout
_exPSRout[9] <= EX:myex.exPSRout
_exPSRout[10] <= EX:myex.exPSRout
_exPSRout[11] <= EX:myex.exPSRout
_exPSRout[12] <= EX:myex.exPSRout
_exPSRout[13] <= EX:myex.exPSRout
_exPSRout[14] <= EX:myex.exPSRout
_exPSRout[15] <= EX:myex.exPSRout
_int_r <= int_r~2.DB_MAX_OUTPUT_PORT_TYPE
_exc <= EXC.DB_MAX_OUTPUT_PORT_TYPE
_N <= PSR[2].DB_MAX_OUTPUT_PORT_TYPE
_Z <= PSR[1].DB_MAX_OUTPUT_PORT_TYPE
_P <= PSR[0].DB_MAX_OUTPUT_PORT_TYPE
_VFn <= PSR[4].DB_MAX_OUTPUT_PORT_TYPE
_VFp <= PSR[3].DB_MAX_OUTPUT_PORT_TYPE
_i_q[0] <= _i_q[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_i_q[1] <= _i_q[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_i_q[2] <= _i_q[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_i_q[3] <= _i_q[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_i_q[4] <= _i_q[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_i_q[5] <= _i_q[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_i_q[6] <= _i_q[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_i_q[7] <= _i_q[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_i_q[8] <= _i_q[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_i_q[9] <= _i_q[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_i_q[10] <= _i_q[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_i_q[11] <= _i_q[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_i_q[12] <= _i_q[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_i_q[13] <= _i_q[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_i_q[14] <= _i_q[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_i_q[15] <= _i_q[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[0] <= _ifidIR[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[1] <= _ifidIR[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[2] <= _ifidIR[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[3] <= _ifidIR[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[4] <= _ifidIR[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[5] <= _ifidIR[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[6] <= _ifidIR[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[7] <= _ifidIR[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[8] <= _ifidIR[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[9] <= _ifidIR[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[10] <= _ifidIR[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[11] <= _ifidIR[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[12] <= _ifidIR[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[13] <= _ifidIR[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[14] <= _ifidIR[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_ifidIR[15] <= _ifidIR[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[0] <= _idexIR[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[1] <= _idexIR[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[2] <= _idexIR[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[3] <= _idexIR[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[4] <= _idexIR[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[5] <= _idexIR[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[6] <= _idexIR[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[7] <= _idexIR[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[8] <= _idexIR[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[9] <= _idexIR[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[10] <= _idexIR[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[11] <= _idexIR[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[12] <= _idexIR[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[13] <= _idexIR[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[14] <= _idexIR[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_idexIR[15] <= _idexIR[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[0] <= _ifidNPC[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[1] <= _ifidNPC[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[2] <= _ifidNPC[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[3] <= _ifidNPC[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[4] <= _ifidNPC[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[5] <= _ifidNPC[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[6] <= _ifidNPC[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[7] <= _ifidNPC[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[8] <= _ifidNPC[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[9] <= _ifidNPC[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[10] <= _ifidNPC[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[11] <= _ifidNPC[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[12] <= _ifidNPC[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[13] <= _ifidNPC[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[14] <= _ifidNPC[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_ifidNPC[15] <= _ifidNPC[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[0] <= _idexNPC[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[1] <= _idexNPC[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[2] <= _idexNPC[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[3] <= _idexNPC[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[4] <= _idexNPC[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[5] <= _idexNPC[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[6] <= _idexNPC[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[7] <= _idexNPC[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[8] <= _idexNPC[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[9] <= _idexNPC[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[10] <= _idexNPC[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[11] <= _idexNPC[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[12] <= _idexNPC[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[13] <= _idexNPC[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[14] <= _idexNPC[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_idexNPC[15] <= _idexNPC[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[0] <= _idexImm[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[1] <= _idexImm[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[2] <= _idexImm[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[3] <= _idexImm[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[4] <= _idexImm[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[5] <= _idexImm[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[6] <= _idexImm[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[7] <= _idexImm[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[8] <= _idexImm[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[9] <= _idexImm[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[10] <= _idexImm[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[11] <= _idexImm[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[12] <= _idexImm[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[13] <= _idexImm[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[14] <= _idexImm[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_idexImm[15] <= _idexImm[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[0] <= _exALUoutput[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[1] <= _exALUoutput[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[2] <= _exALUoutput[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[3] <= _exALUoutput[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[4] <= _exALUoutput[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[5] <= _exALUoutput[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[6] <= _exALUoutput[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[7] <= _exALUoutput[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[8] <= _exALUoutput[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[9] <= _exALUoutput[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[10] <= _exALUoutput[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[11] <= _exALUoutput[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[12] <= _exALUoutput[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[13] <= _exALUoutput[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[14] <= _exALUoutput[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_exALUoutput[15] <= _exALUoutput[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[0] <= _exmemIR[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[1] <= _exmemIR[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[2] <= _exmemIR[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[3] <= _exmemIR[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[4] <= _exmemIR[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[5] <= _exmemIR[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[6] <= _exmemIR[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[7] <= _exmemIR[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[8] <= _exmemIR[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[9] <= _exmemIR[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[10] <= _exmemIR[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[11] <= _exmemIR[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[12] <= _exmemIR[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[13] <= _exmemIR[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[14] <= _exmemIR[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_exmemIR[15] <= _exmemIR[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[0] <= _memwbIR[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[1] <= _memwbIR[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[2] <= _memwbIR[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[3] <= _memwbIR[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[4] <= _memwbIR[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[5] <= _memwbIR[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[6] <= _memwbIR[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[7] <= _memwbIR[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[8] <= _memwbIR[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[9] <= _memwbIR[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[10] <= _memwbIR[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[11] <= _memwbIR[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[12] <= _memwbIR[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[13] <= _memwbIR[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[14] <= _memwbIR[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_memwbIR[15] <= _memwbIR[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_exAin[0] <= _exAin[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_exAin[1] <= _exAin[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_exAin[2] <= _exAin[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_exAin[3] <= _exAin[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_exAin[4] <= _exAin[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_exAin[5] <= _exAin[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_exAin[6] <= _exAin[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_exAin[7] <= _exAin[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_exAin[8] <= _exAin[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_exAin[9] <= _exAin[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_exAin[10] <= _exAin[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_exAin[11] <= _exAin[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_exAin[12] <= _exAin[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_exAin[13] <= _exAin[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_exAin[14] <= _exAin[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_exAin[15] <= _exAin[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_exBin[0] <= _exBin[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_exBin[1] <= _exBin[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_exBin[2] <= _exBin[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_exBin[3] <= _exBin[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_exBin[4] <= _exBin[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_exBin[5] <= _exBin[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_exBin[6] <= _exBin[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_exBin[7] <= _exBin[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_exBin[8] <= _exBin[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_exBin[9] <= _exBin[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_exBin[10] <= _exBin[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_exBin[11] <= _exBin[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_exBin[12] <= _exBin[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_exBin[13] <= _exBin[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_exBin[14] <= _exBin[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_exBin[15] <= _exBin[15]~0.DB_MAX_OUTPUT_PORT_TYPE
MD_out[0] <= MEM:mymem.memMD_out
MD_out[1] <= MEM:mymem.memMD_out
MD_out[2] <= MEM:mymem.memMD_out
MD_out[3] <= MEM:mymem.memMD_out
MD_out[4] <= MEM:mymem.memMD_out
MD_out[5] <= MEM:mymem.memMD_out
MD_out[6] <= MEM:mymem.memMD_out
MD_out[7] <= MEM:mymem.memMD_out
MD_out[8] <= MEM:mymem.memMD_out
MD_out[9] <= MEM:mymem.memMD_out
MD_out[10] <= MEM:mymem.memMD_out
MD_out[11] <= MEM:mymem.memMD_out
MD_out[12] <= MEM:mymem.memMD_out
MD_out[13] <= MEM:mymem.memMD_out
MD_out[14] <= MEM:mymem.memMD_out
MD_out[15] <= MEM:mymem.memMD_out
_exTMP[0] <= _exTMP[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[1] <= _exTMP[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[2] <= _exTMP[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[3] <= _exTMP[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[4] <= _exTMP[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[5] <= _exTMP[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[6] <= _exTMP[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[7] <= _exTMP[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[8] <= _exTMP[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[9] <= _exTMP[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[10] <= _exTMP[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[11] <= _exTMP[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[12] <= _exTMP[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[13] <= _exTMP[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[14] <= _exTMP[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_exTMP[15] <= _exTMP[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[0] <= _memwbData[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[1] <= _memwbData[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[2] <= _memwbData[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[3] <= _memwbData[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[4] <= _memwbData[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[5] <= _memwbData[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[6] <= _memwbData[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[7] <= _memwbData[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[8] <= _memwbData[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[9] <= _memwbData[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[10] <= _memwbData[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[11] <= _memwbData[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[12] <= _memwbData[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[13] <= _memwbData[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[14] <= _memwbData[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_memwbData[15] <= _memwbData[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[0] <= _ifPCout[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[1] <= _ifPCout[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[2] <= _ifPCout[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[3] <= _ifPCout[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[4] <= _ifPCout[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[5] <= _ifPCout[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[6] <= _ifPCout[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[7] <= _ifPCout[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[8] <= _ifPCout[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[9] <= _ifPCout[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[10] <= _ifPCout[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[11] <= _ifPCout[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[12] <= _ifPCout[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[13] <= _ifPCout[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[14] <= _ifPCout[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_ifPCout[15] <= _ifPCout[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[0] <= _idPCout[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[1] <= _idPCout[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[2] <= _idPCout[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[3] <= _idPCout[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[4] <= _idPCout[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[5] <= _idPCout[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[6] <= _idPCout[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[7] <= _idPCout[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[8] <= _idPCout[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[9] <= _idPCout[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[10] <= _idPCout[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[11] <= _idPCout[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[12] <= _idPCout[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[13] <= _idPCout[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[14] <= _idPCout[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_idPCout[15] <= _idPCout[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[0] <= _exPCout[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[1] <= _exPCout[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[2] <= _exPCout[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[3] <= _exPCout[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[4] <= _exPCout[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[5] <= _exPCout[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[6] <= _exPCout[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[7] <= _exPCout[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[8] <= _exPCout[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[9] <= _exPCout[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[10] <= _exPCout[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[11] <= _exPCout[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[12] <= _exPCout[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[13] <= _exPCout[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[14] <= _exPCout[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_exPCout[15] <= _exPCout[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[0] <= _memPCout[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[1] <= _memPCout[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[2] <= _memPCout[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[3] <= _memPCout[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[4] <= _memPCout[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[5] <= _memPCout[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[6] <= _memPCout[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[7] <= _memPCout[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[8] <= _memPCout[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[9] <= _memPCout[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[10] <= _memPCout[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[11] <= _memPCout[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[12] <= _memPCout[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[13] <= _memPCout[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[14] <= _memPCout[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_memPCout[15] <= _memPCout[15]~0.DB_MAX_OUTPUT_PORT_TYPE
_PCval[0] <= PCMUX:mypcmux.PCval
_PCval[1] <= PCMUX:mypcmux.PCval
_PCval[2] <= PCMUX:mypcmux.PCval
_PCval[3] <= PCMUX:mypcmux.PCval
_PCval[4] <= PCMUX:mypcmux.PCval
_PCval[5] <= PCMUX:mypcmux.PCval
_PCval[6] <= PCMUX:mypcmux.PCval
_PCval[7] <= PCMUX:mypcmux.PCval
_PCval[8] <= PCMUX:mypcmux.PCval
_PCval[9] <= PCMUX:mypcmux.PCval
_PCval[10] <= PCMUX:mypcmux.PCval
_PCval[11] <= PCMUX:mypcmux.PCval
_PCval[12] <= PCMUX:mypcmux.PCval
_PCval[13] <= PCMUX:mypcmux.PCval
_PCval[14] <= PCMUX:mypcmux.PCval
_PCval[15] <= PCMUX:mypcmux.PCval
_idCond <= _idCond~0.DB_MAX_OUTPUT_PORT_TYPE
_exCond <= _exCond~0.DB_MAX_OUTPUT_PORT_TYPE
_memCond <= _memCond~0.DB_MAX_OUTPUT_PORT_TYPE
_pause <= _pause~0.DB_MAX_OUTPUT_PORT_TYPE
_intR6out[0] <= INT:myint.intR6out
_intR6out[1] <= INT:myint.intR6out
_intR6out[2] <= INT:myint.intR6out
_intR6out[3] <= INT:myint.intR6out
_intR6out[4] <= INT:myint.intR6out
_intR6out[5] <= INT:myint.intR6out
_intR6out[6] <= INT:myint.intR6out
_intR6out[7] <= INT:myint.intR6out
_intR6out[8] <= INT:myint.intR6out
_intR6out[9] <= INT:myint.intR6out
_intR6out[10] <= INT:myint.intR6out
_intR6out[11] <= INT:myint.intR6out
_intR6out[12] <= INT:myint.intR6out
_intR6out[13] <= INT:myint.intR6out
_intR6out[14] <= INT:myint.intR6out
_intR6out[15] <= INT:myint.intR6out
intMAout_[0] <= INT:myint.intMAout
intMAout_[1] <= INT:myint.intMAout
intMAout_[2] <= INT:myint.intMAout
intMAout_[3] <= INT:myint.intMAout
intMAout_[4] <= INT:myint.intMAout
intMAout_[5] <= INT:myint.intMAout
intMAout_[6] <= INT:myint.intMAout
intMAout_[7] <= INT:myint.intMAout
intMAout_[8] <= INT:myint.intMAout
intMAout_[9] <= INT:myint.intMAout
intMAout_[10] <= INT:myint.intMAout
intMAout_[11] <= INT:myint.intMAout
intMAout_[12] <= INT:myint.intMAout
intMAout_[13] <= INT:myint.intMAout
intMAout_[14] <= INT:myint.intMAout
intMAout_[15] <= INT:myint.intMAout
intMDout_[0] <= INT:myint.intMDout
intMDout_[1] <= INT:myint.intMDout
intMDout_[2] <= INT:myint.intMDout
intMDout_[3] <= INT:myint.intMDout
intMDout_[4] <= INT:myint.intMDout
intMDout_[5] <= INT:myint.intMDout
intMDout_[6] <= INT:myint.intMDout
intMDout_[7] <= INT:myint.intMDout
intMDout_[8] <= INT:myint.intMDout
intMDout_[9] <= INT:myint.intMDout
intMDout_[10] <= INT:myint.intMDout
intMDout_[11] <= INT:myint.intMDout
intMDout_[12] <= INT:myint.intMDout
intMDout_[13] <= INT:myint.intMDout
intMDout_[14] <= INT:myint.intMDout
intMDout_[15] <= INT:myint.intMDout
intMDout[0] <= INT:myint.intMDout
intMDout[1] <= INT:myint.intMDout
intMDout[2] <= INT:myint.intMDout
intMDout[3] <= INT:myint.intMDout
intMDout[4] <= INT:myint.intMDout
intMDout[5] <= INT:myint.intMDout
intMDout[6] <= INT:myint.intMDout
intMDout[7] <= INT:myint.intMDout
intMDout[8] <= INT:myint.intMDout
intMDout[9] <= INT:myint.intMDout
intMDout[10] <= INT:myint.intMDout
intMDout[11] <= INT:myint.intMDout
intMDout[12] <= INT:myint.intMDout
intMDout[13] <= INT:myint.intMDout
intMDout[14] <= INT:myint.intMDout
intMDout[15] <= INT:myint.intMDout
_idEXCout <= _idEXCout~0.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[0] <= _ifMA[0]~15.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[1] <= _ifMA[1]~14.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[2] <= _ifMA[2]~13.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[3] <= _ifMA[3]~12.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[4] <= _ifMA[4]~11.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[5] <= _ifMA[5]~10.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[6] <= _ifMA[6]~9.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[7] <= _ifMA[7]~8.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[8] <= _ifMA[8]~7.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[9] <= _ifMA[9]~6.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[10] <= _ifMA[10]~5.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[11] <= _ifMA[11]~4.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[12] <= _ifMA[12]~3.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[13] <= _ifMA[13]~2.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[14] <= _ifMA[14]~1.DB_MAX_OUTPUT_PORT_TYPE
_ifMA[15] <= _ifMA[15]~0.DB_MAX_OUTPUT_PORT_TYPE
myint_r <= myint_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
_wbINTF <= WB:mywb.wbINTF
irq_r <= irq_r~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LC3|LC3_sim:inst|PCMUX:mypcmux
ifPCout[0] => PCval~15.DATAA
ifPCout[1] => PCval~14.DATAA
ifPCout[2] => PCval~13.DATAA
ifPCout[3] => PCval~12.DATAA
ifPCout[4] => PCval~11.DATAA
ifPCout[5] => PCval~10.DATAA
ifPCout[6] => PCval~9.DATAA
ifPCout[7] => PCval~8.DATAA
ifPCout[8] => PCval~7.DATAA
ifPCout[9] => PCval~6.DATAA
ifPCout[10] => PCval~5.DATAA
ifPCout[11] => PCval~4.DATAA
ifPCout[12] => PCval~3.DATAA
ifPCout[13] => PCval~2.DATAA
ifPCout[14] => PCval~1.DATAA
ifPCout[15] => PCval~0.DATAA
idPCout[0] => PCval~15.DATAB
idPCout[1] => PCval~14.DATAB
idPCout[2] => PCval~13.DATAB
idPCout[3] => PCval~12.DATAB
idPCout[4] => PCval~11.DATAB
idPCout[5] => PCval~10.DATAB
idPCout[6] => PCval~9.DATAB
idPCout[7] => PCval~8.DATAB
idPCout[8] => PCval~7.DATAB
idPCout[9] => PCval~6.DATAB
idPCout[10] => PCval~5.DATAB
idPCout[11] => PCval~4.DATAB
idPCout[12] => PCval~3.DATAB
idPCout[13] => PCval~2.DATAB
idPCout[14] => PCval~1.DATAB
idPCout[15] => PCval~0.DATAB
exPCout[0] => PCval~31.DATAB
exPCout[1] => PCval~30.DATAB
exPCout[2] => PCval~29.DATAB
exPCout[3] => PCval~28.DATAB
exPCout[4] => PCval~27.DATAB
exPCout[5] => PCval~26.DATAB
exPCout[6] => PCval~25.DATAB
exPCout[7] => PCval~24.DATAB
exPCout[8] => PCval~23.DATAB
exPCout[9] => PCval~22.DATAB
exPCout[10] => PCval~21.DATAB
exPCout[11] => PCval~20.DATAB
exPCout[12] => PCval~19.DATAB
exPCout[13] => PCval~18.DATAB
exPCout[14] => PCval~17.DATAB
exPCout[15] => PCval~16.DATAB
memPCout[0] => PCval~47.DATAB
memPCout[1] => PCval~46.DATAB
memPCout[2] => PCval~45.DATAB
memPCout[3] => PCval~44.DATAB
memPCout[4] => PCval~43.DATAB
memPCout[5] => PCval~42.DATAB
memPCout[6] => PCval~41.DATAB
memPCout[7] => PCval~40.DATAB
memPCout[8] => PCval~39.DATAB
memPCout[9] => PCval~38.DATAB
memPCout[10] => PCval~37.DATAB
memPCout[11] => PCval~36.DATAB
memPCout[12] => PCval~35.DATAB
memPCout[13] => PCval~34.DATAB
memPCout[14] => PCval~33.DATAB
memPCout[15] => PCval~32.DATAB
intPCout[0] => PCval~63.DATAB
intPCout[1] => PCval~62.DATAB
intPCout[2] => PCval~61.DATAB
intPCout[3] => PCval~60.DATAB
intPCout[4] => PCval~59.DATAB
intPCout[5] => PCval~58.DATAB
intPCout[6] => PCval~57.DATAB
intPCout[7] => PCval~56.DATAB
intPCout[8] => PCval~55.DATAB
intPCout[9] => PCval~54.DATAB
intPCout[10] => PCval~53.DATAB
intPCout[11] => PCval~52.DATAB
intPCout[12] => PCval~51.DATAB
intPCout[13] => PCval~50.DATAB
intPCout[14] => PCval~49.DATAB
intPCout[15] => PCval~48.DATAB
idCond => PCval~15.OUTPUTSELECT
idCond => PCval~14.OUTPUTSELECT
idCond => PCval~13.OUTPUTSELECT
idCond => PCval~12.OUTPUTSELECT
idCond => PCval~11.OUTPUTSELECT
idCond => PCval~10.OUTPUTSELECT
idCond => PCval~9.OUTPUTSELECT
idCond => PCval~8.OUTPUTSELECT
idCond => PCval~7.OUTPUTSELECT
idCond => PCval~6.OUTPUTSELECT
idCond => PCval~5.OUTPUTSELECT
idCond => PCval~4.OUTPUTSELECT
idCond => PCval~3.OUTPUTSELECT
idCond => PCval~2.OUTPUTSELECT
idCond => PCval~1.OUTPUTSELECT
idCond => PCval~0.OUTPUTSELECT
exCond => PCval~31.OUTPUTSELECT
exCond => PCval~30.OUTPUTSELECT
exCond => PCval~29.OUTPUTSELECT
exCond => PCval~28.OUTPUTSELECT
exCond => PCval~27.OUTPUTSELECT
exCond => PCval~26.OUTPUTSELECT
exCond => PCval~25.OUTPUTSELECT
exCond => PCval~24.OUTPUTSELECT
exCond => PCval~23.OUTPUTSELECT
exCond => PCval~22.OUTPUTSELECT
exCond => PCval~21.OUTPUTSELECT
exCond => PCval~20.OUTPUTSELECT
exCond => PCval~19.OUTPUTSELECT
exCond => PCval~18.OUTPUTSELECT
exCond => PCval~17.OUTPUTSELECT
exCond => PCval~16.OUTPUTSELECT
memCond => PCval~47.OUTPUTSELECT
memCond => PCval~46.OUTPUTSELECT
memCond => PCval~45.OUTPUTSELECT
memCond => PCval~44.OUTPUTSELECT
memCond => PCval~43.OUTPUTSELECT
memCond => PCval~42.OUTPUTSELECT
memCond => PCval~41.OUTPUTSELECT
memCond => PCval~40.OUTPUTSELECT
memCond => PCval~39.OUTPUTSELECT
memCond => PCval~38.OUTPUTSELECT
memCond => PCval~37.OUTPUTSELECT
memCond => PCval~36.OUTPUTSELECT
memCond => PCval~35.OUTPUTSELECT
memCond => PCval~34.OUTPUTSELECT
memCond => PCval~33.OUTPUTSELECT
memCond => PCval~32.OUTPUTSELECT
intCond => PCval~63.OUTPUTSELECT
intCond => PCval~62.OUTPUTSELECT
intCond => PCval~61.OUTPUTSELECT
intCond => PCval~60.OUTPUTSELECT
intCond => PCval~59.OUTPUTSELECT
intCond => PCval~58.OUTPUTSELECT
intCond => PCval~57.OUTPUTSELECT
intCond => PCval~56.OUTPUTSELECT
intCond => PCval~55.OUTPUTSELECT
intCond => PCval~54.OUTPUTSELECT
intCond => PCval~53.OUTPUTSELECT
intCond => PCval~52.OUTPUTSELECT
intCond => PCval~51.OUTPUTSELECT
intCond => PCval~50.OUTPUTSELECT
intCond => PCval~49.OUTPUTSELECT
intCond => PCval~48.OUTPUTSELECT
PCval[0] <= PCval~63.DB_MAX_OUTPUT_PORT_TYPE
PCval[1] <= PCval~62.DB_MAX_OUTPUT_PORT_TYPE
PCval[2] <= PCval~61.DB_MAX_OUTPUT_PORT_TYPE
PCval[3] <= PCval~60.DB_MAX_OUTPUT_PORT_TYPE
PCval[4] <= PCval~59.DB_MAX_OUTPUT_PORT_TYPE
PCval[5] <= PCval~58.DB_MAX_OUTPUT_PORT_TYPE
PCval[6] <= PCval~57.DB_MAX_OUTPUT_PORT_TYPE
PCval[7] <= PCval~56.DB_MAX_OUTPUT_PORT_TYPE
PCval[8] <= PCval~55.DB_MAX_OUTPUT_PORT_TYPE
PCval[9] <= PCval~54.DB_MAX_OUTPUT_PORT_TYPE
PCval[10] <= PCval~53.DB_MAX_OUTPUT_PORT_TYPE
PCval[11] <= PCval~52.DB_MAX_OUTPUT_PORT_TYPE
PCval[12] <= PCval~51.DB_MAX_OUTPUT_PORT_TYPE
PCval[13] <= PCval~50.DB_MAX_OUTPUT_PORT_TYPE
PCval[14] <= PCval~49.DB_MAX_OUTPUT_PORT_TYPE
PCval[15] <= PCval~48.DB_MAX_OUTPUT_PORT_TYPE


|LC3|LC3_sim:inst|INT:myint
intMDin[0] => intNPC~15.DATAB
intMDin[1] => intNPC~14.DATAB
intMDin[2] => intNPC~13.DATAB
intMDin[3] => intNPC~12.DATAB
intMDin[4] => intNPC~11.DATAB
intMDin[5] => intNPC~10.DATAB
intMDin[6] => intNPC~9.DATAB
intMDin[7] => intNPC~8.DATAB
intMDin[8] => intNPC~7.DATAB
intMDin[9] => intNPC~6.DATAB
intMDin[10] => intNPC~5.DATAB
intMDin[11] => intNPC~4.DATAB
intMDin[12] => intNPC~3.DATAB
intMDin[13] => intNPC~2.DATAB
intMDin[14] => intNPC~1.DATAB
intMDin[15] => intNPC~0.DATAB
clk => intR6out[15]~reg0.CLK
clk => intR6out[14]~reg0.CLK
clk => intR6out[13]~reg0.CLK
clk => intR6out[12]~reg0.CLK
clk => intR6out[11]~reg0.CLK
clk => intR6out[10]~reg0.CLK
clk => intR6out[9]~reg0.CLK
clk => intR6out[8]~reg0.CLK
clk => intR6out[7]~reg0.CLK
clk => intR6out[6]~reg0.CLK
clk => intR6out[5]~reg0.CLK
clk => intR6out[4]~reg0.CLK
clk => intR6out[3]~reg0.CLK
clk => intR6out[2]~reg0.CLK
clk => intR6out[1]~reg0.CLK
clk => intR6out[0]~reg0.CLK
clk => phase[2]~reg0.CLK
clk => phase[1]~reg0.CLK
clk => phase[0]~reg0.CLK
clk => int_r_out~reg0.CLK
clk => intNPC[15]~reg0.CLK
clk => intNPC[14]~reg0.CLK
clk => intNPC[13]~reg0.CLK
clk => intNPC[12]~reg0.CLK
clk => intNPC[11]~reg0.CLK
clk => intNPC[10]~reg0.CLK
clk => intNPC[9]~reg0.CLK
clk => intNPC[8]~reg0.CLK
clk => intNPC[7]~reg0.CLK
clk => intNPC[6]~reg0.CLK
clk => intNPC[5]~reg0.CLK
clk => intNPC[4]~reg0.CLK
clk => intNPC[3]~reg0.CLK
clk => intNPC[2]~reg0.CLK
clk => intNPC[1]~reg0.CLK
clk => intNPC[0]~reg0.CLK
clk => intPMout~reg0.CLK
reset => phase~5.OUTPUTSELECT
reset => phase~4.OUTPUTSELECT
reset => phase~3.OUTPUTSELECT
reset => rd~1.OUTPUTSELECT
reset => we~2.OUTPUTSELECT
reset => intMDout~31.OUTPUTSELECT
reset => intMDout~30.OUTPUTSELECT
reset => intMDout~29.OUTPUTSELECT
reset => intMDout~28.OUTPUTSELECT
reset => intMDout~27.OUTPUTSELECT
reset => intMDout~26.OUTPUTSELECT
reset => intMDout~25.OUTPUTSELECT
reset => intMDout~24.OUTPUTSELECT
reset => intMDout~23.OUTPUTSELECT
reset => intMDout~22.OUTPUTSELECT
reset => intMDout~21.OUTPUTSELECT
reset => intMDout~20.OUTPUTSELECT
reset => intMDout~19.OUTPUTSELECT
reset => intMDout~18.OUTPUTSELECT
reset => intMDout~17.OUTPUTSELECT
reset => intMDout~16.OUTPUTSELECT
reset => intMAout~31.OUTPUTSELECT
reset => intMAout~30.OUTPUTSELECT
reset => intMAout~29.OUTPUTSELECT
reset => intMAout~28.OUTPUTSELECT
reset => intMAout~27.OUTPUTSELECT
reset => intMAout~26.OUTPUTSELECT
reset => intMAout~25.OUTPUTSELECT
reset => intMAout~24.OUTPUTSELECT
reset => intMAout~23.OUTPUTSELECT
reset => intMAout~22.OUTPUTSELECT
reset => intMAout~21.OUTPUTSELECT
reset => intMAout~20.OUTPUTSELECT
reset => intMAout~19.OUTPUTSELECT
reset => intMAout~18.OUTPUTSELECT
reset => intMAout~17.OUTPUTSELECT
reset => intMAout~16.OUTPUTSELECT
reset => flag~2.OUTPUTSELECT
reset => intNPC[2]~reg0.ENA
reset => intNPC[1]~reg0.ENA
reset => intNPC[0]~reg0.ENA
reset => intPMout~reg0.ENA
reset => intNPC[3]~reg0.ENA
reset => intNPC[4]~reg0.ENA
reset => intNPC[5]~reg0.ENA
reset => intNPC[6]~reg0.ENA
reset => intNPC[7]~reg0.ENA
reset => intNPC[8]~reg0.ENA
reset => intNPC[9]~reg0.ENA
reset => intNPC[10]~reg0.ENA
reset => intNPC[11]~reg0.ENA
reset => intNPC[12]~reg0.ENA
reset => intNPC[13]~reg0.ENA
reset => intNPC[14]~reg0.ENA
reset => intNPC[15]~reg0.ENA
reset => int_r_out~reg0.ENA
int_r => intPMout~1.OUTPUTSELECT
int_r => intNPC~31.OUTPUTSELECT
int_r => intNPC~30.OUTPUTSELECT
int_r => intNPC~29.OUTPUTSELECT
int_r => intNPC~28.OUTPUTSELECT
int_r => intNPC~27.OUTPUTSELECT
int_r => intNPC~26.OUTPUTSELECT
int_r => intNPC~25.OUTPUTSELECT
int_r => intNPC~24.OUTPUTSELECT
int_r => intNPC~23.OUTPUTSELECT
int_r => intNPC~22.OUTPUTSELECT
int_r => intNPC~21.OUTPUTSELECT
int_r => intNPC~20.OUTPUTSELECT
int_r => intNPC~19.OUTPUTSELECT
int_r => intNPC~18.OUTPUTSELECT
int_r => intNPC~17.OUTPUTSELECT
int_r => intNPC~16.OUTPUTSELECT
int_r => int_r_out~0.OUTPUTSELECT
int_r => phase~2.OUTPUTSELECT
int_r => phase~1.OUTPUTSELECT
int_r => phase~0.OUTPUTSELECT
int_r => flag~1.OUTPUTSELECT
int_r => we~1.OUTPUTSELECT
int_r => rd~0.OUTPUTSELECT
int_r => intMDout~15.OUTPUTSELECT
int_r => intMDout~14.OUTPUTSELECT
int_r => intMDout~13.OUTPUTSELECT
int_r => intMDout~12.OUTPUTSELECT
int_r => intMDout~11.OUTPUTSELECT
int_r => intMDout~10.OUTPUTSELECT
int_r => intMDout~9.OUTPUTSELECT
int_r => intMDout~8.OUTPUTSELECT
int_r => intMDout~7.OUTPUTSELECT
int_r => intMDout~6.OUTPUTSELECT
int_r => intMDout~5.OUTPUTSELECT
int_r => intMDout~4.OUTPUTSELECT
int_r => intMDout~3.OUTPUTSELECT
int_r => intMDout~2.OUTPUTSELECT
int_r => intMDout~1.OUTPUTSELECT
int_r => intMDout~0.OUTPUTSELECT
int_r => intMAout~15.OUTPUTSELECT
int_r => intMAout~14.OUTPUTSELECT
int_r => intMAout~13.OUTPUTSELECT
int_r => intMAout~12.OUTPUTSELECT
int_r => intMAout~11.OUTPUTSELECT
int_r => intMAout~10.OUTPUTSELECT
int_r => intMAout~9.OUTPUTSELECT
int_r => intMAout~8.OUTPUTSELECT
int_r => intMAout~7.OUTPUTSELECT
int_r => intMAout~6.OUTPUTSELECT
int_r => intMAout~5.OUTPUTSELECT
int_r => intMAout~4.OUTPUTSELECT
int_r => intMAout~3.OUTPUTSELECT
int_r => intMAout~2.OUTPUTSELECT
int_r => intMAout~1.OUTPUTSELECT
int_r => intMAout~0.OUTPUTSELECT
intPSR[0] => Mux31.IN6
intPSR[1] => Mux30.IN6
intPSR[2] => Mux29.IN7
intPSR[3] => Mux28.IN7
intPSR[4] => Mux27.IN7
intPSR[5] => Mux26.IN7
intPSR[6] => Mux25.IN7
intPSR[7] => Mux24.IN7
intPSR[8] => Mux23.IN7
intPSR[9] => Mux22.IN7
intPSR[10] => Mux21.IN7
intPSR[11] => Mux20.IN7
intPSR[12] => Mux19.IN7
intPSR[13] => Mux18.IN7
intPSR[14] => Mux17.IN7
intPSR[15] => Mux16.IN7
intR6[0] => intR6out[0]~reg0.DATAIN
intR6[0] => Mux15.IN7
intR6[0] => Add0.IN32
intR6[1] => intR6out~14.DATAB
intR6[1] => Add2.IN30
intR6[1] => Mux14.IN7
intR6[1] => Add0.IN31
intR6[2] => intR6out~13.DATAB
intR6[2] => Add2.IN29
intR6[2] => Mux13.IN7
intR6[2] => Add0.IN30
intR6[3] => intR6out~12.DATAB
intR6[3] => Add2.IN28
intR6[3] => Mux12.IN7
intR6[3] => Add0.IN29
intR6[4] => intR6out~11.DATAB
intR6[4] => Add2.IN27
intR6[4] => Mux11.IN7
intR6[4] => Add0.IN28
intR6[5] => intR6out~10.DATAB
intR6[5] => Add2.IN26
intR6[5] => Mux10.IN7
intR6[5] => Add0.IN27
intR6[6] => intR6out~9.DATAB
intR6[6] => Add2.IN25
intR6[6] => Mux9.IN7
intR6[6] => Add0.IN26
intR6[7] => intR6out~8.DATAB
intR6[7] => Add2.IN24
intR6[7] => Mux8.IN7
intR6[7] => Add0.IN25
intR6[8] => intR6out~7.DATAB
intR6[8] => Add2.IN23
intR6[8] => Mux7.IN7
intR6[8] => Add0.IN24
intR6[9] => intR6out~6.DATAB
intR6[9] => Add2.IN22
intR6[9] => Mux6.IN7
intR6[9] => Add0.IN23
intR6[10] => intR6out~5.DATAB
intR6[10] => Add2.IN21
intR6[10] => Mux5.IN7
intR6[10] => Add0.IN22
intR6[11] => intR6out~4.DATAB
intR6[11] => Add2.IN20
intR6[11] => Mux4.IN7
intR6[11] => Add0.IN21
intR6[12] => intR6out~3.DATAB
intR6[12] => Add2.IN19
intR6[12] => Mux3.IN7
intR6[12] => Add0.IN20
intR6[13] => intR6out~2.DATAB
intR6[13] => Add2.IN18
intR6[13] => Mux2.IN7
intR6[13] => Add0.IN19
intR6[14] => intR6out~1.DATAB
intR6[14] => Add2.IN17
intR6[14] => Mux1.IN7
intR6[14] => Add0.IN18
intR6[15] => intR6out~0.DATAB
intR6[15] => Add2.IN16
intR6[15] => Mux0.IN7
intR6[15] => Add0.IN17
intPC[0] => Mux31.IN7
intPC[1] => Mux30.IN7
intPC[2] => Add1.IN28
intPC[3] => Add1.IN27
intPC[4] => Add1.IN26
intPC[5] => Add1.IN25
intPC[6] => Add1.IN24
intPC[7] => Add1.IN23
intPC[8] => Add1.IN22
intPC[9] => Add1.IN21
intPC[10] => Add1.IN20
intPC[11] => Add1.IN19
intPC[12] => Add1.IN18
intPC[13] => Add1.IN17
intPC[14] => Add1.IN16
intPC[15] => Add1.IN15
intEXC => Mux13.IN6
intNPC[0] <= intNPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[1] <= intNPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[2] <= intNPC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[3] <= intNPC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[4] <= intNPC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[5] <= intNPC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[6] <= intNPC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[7] <= intNPC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[8] <= intNPC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[9] <= intNPC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[10] <= intNPC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[11] <= intNPC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[12] <= intNPC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[13] <= intNPC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[14] <= intNPC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intNPC[15] <= intNPC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intMAout[0] <= intMAout~31.DB_MAX_OUTPUT_PORT_TYPE
intMAout[1] <= intMAout~30.DB_MAX_OUTPUT_PORT_TYPE
intMAout[2] <= intMAout~29.DB_MAX_OUTPUT_PORT_TYPE
intMAout[3] <= intMAout~28.DB_MAX_OUTPUT_PORT_TYPE
intMAout[4] <= intMAout~27.DB_MAX_OUTPUT_PORT_TYPE
intMAout[5] <= intMAout~26.DB_MAX_OUTPUT_PORT_TYPE
intMAout[6] <= intMAout~25.DB_MAX_OUTPUT_PORT_TYPE
intMAout[7] <= intMAout~24.DB_MAX_OUTPUT_PORT_TYPE
intMAout[8] <= intMAout~23.DB_MAX_OUTPUT_PORT_TYPE
intMAout[9] <= intMAout~22.DB_MAX_OUTPUT_PORT_TYPE
intMAout[10] <= intMAout~21.DB_MAX_OUTPUT_PORT_TYPE
intMAout[11] <= intMAout~20.DB_MAX_OUTPUT_PORT_TYPE
intMAout[12] <= intMAout~19.DB_MAX_OUTPUT_PORT_TYPE
intMAout[13] <= intMAout~18.DB_MAX_OUTPUT_PORT_TYPE
intMAout[14] <= intMAout~17.DB_MAX_OUTPUT_PORT_TYPE
intMAout[15] <= intMAout~16.DB_MAX_OUTPUT_PORT_TYPE
intMDout[0] <= intMDout~31.DB_MAX_OUTPUT_PORT_TYPE
intMDout[1] <= intMDout~30.DB_MAX_OUTPUT_PORT_TYPE
intMDout[2] <= intMDout~29.DB_MAX_OUTPUT_PORT_TYPE
intMDout[3] <= intMDout~28.DB_MAX_OUTPUT_PORT_TYPE
intMDout[4] <= intMDout~27.DB_MAX_OUTPUT_PORT_TYPE
intMDout[5] <= intMDout~26.DB_MAX_OUTPUT_PORT_TYPE
intMDout[6] <= intMDout~25.DB_MAX_OUTPUT_PORT_TYPE
intMDout[7] <= intMDout~24.DB_MAX_OUTPUT_PORT_TYPE
intMDout[8] <= intMDout~23.DB_MAX_OUTPUT_PORT_TYPE
intMDout[9] <= intMDout~22.DB_MAX_OUTPUT_PORT_TYPE
intMDout[10] <= intMDout~21.DB_MAX_OUTPUT_PORT_TYPE
intMDout[11] <= intMDout~20.DB_MAX_OUTPUT_PORT_TYPE
intMDout[12] <= intMDout~19.DB_MAX_OUTPUT_PORT_TYPE
intMDout[13] <= intMDout~18.DB_MAX_OUTPUT_PORT_TYPE
intMDout[14] <= intMDout~17.DB_MAX_OUTPUT_PORT_TYPE
intMDout[15] <= intMDout~16.DB_MAX_OUTPUT_PORT_TYPE
rd <= rd~1.DB_MAX_OUTPUT_PORT_TYPE
we <= we~2.DB_MAX_OUTPUT_PORT_TYPE
int_r_out <= int_r_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag <= flag~2.DB_MAX_OUTPUT_PORT_TYPE
intR6out[0] <= intR6out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[1] <= intR6out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[2] <= intR6out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[3] <= intR6out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[4] <= intR6out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[5] <= intR6out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[6] <= intR6out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[7] <= intR6out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[8] <= intR6out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[9] <= intR6out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[10] <= intR6out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[11] <= intR6out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[12] <= intR6out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[13] <= intR6out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[14] <= intR6out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intR6out[15] <= intR6out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intPMout <= intPMout~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[0] <= phase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[1] <= phase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[2] <= phase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LC3|LC3_sim:inst|lpm_ram_dq1:i_mem
address[0] => address[0]~12.IN1
address[1] => address[1]~11.IN1
address[2] => address[2]~10.IN1
address[3] => address[3]~9.IN1
address[4] => address[4]~8.IN1
address[5] => address[5]~7.IN1
address[6] => address[6]~6.IN1
address[7] => address[7]~5.IN1
address[8] => address[8]~4.IN1
address[9] => address[9]~3.IN1
address[10] => address[10]~2.IN1
address[11] => address[11]~1.IN1
address[12] => address[12]~0.IN1
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component
wren_a => altsyncram_l9f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l9f1:auto_generated.data_a[0]
data_a[1] => altsyncram_l9f1:auto_generated.data_a[1]
data_a[2] => altsyncram_l9f1:auto_generated.data_a[2]
data_a[3] => altsyncram_l9f1:auto_generated.data_a[3]
data_a[4] => altsyncram_l9f1:auto_generated.data_a[4]
data_a[5] => altsyncram_l9f1:auto_generated.data_a[5]
data_a[6] => altsyncram_l9f1:auto_generated.data_a[6]
data_a[7] => altsyncram_l9f1:auto_generated.data_a[7]
data_a[8] => altsyncram_l9f1:auto_generated.data_a[8]
data_a[9] => altsyncram_l9f1:auto_generated.data_a[9]
data_a[10] => altsyncram_l9f1:auto_generated.data_a[10]
data_a[11] => altsyncram_l9f1:auto_generated.data_a[11]
data_a[12] => altsyncram_l9f1:auto_generated.data_a[12]
data_a[13] => altsyncram_l9f1:auto_generated.data_a[13]
data_a[14] => altsyncram_l9f1:auto_generated.data_a[14]
data_a[15] => altsyncram_l9f1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l9f1:auto_generated.address_a[0]
address_a[1] => altsyncram_l9f1:auto_generated.address_a[1]
address_a[2] => altsyncram_l9f1:auto_generated.address_a[2]
address_a[3] => altsyncram_l9f1:auto_generated.address_a[3]
address_a[4] => altsyncram_l9f1:auto_generated.address_a[4]
address_a[5] => altsyncram_l9f1:auto_generated.address_a[5]
address_a[6] => altsyncram_l9f1:auto_generated.address_a[6]
address_a[7] => altsyncram_l9f1:auto_generated.address_a[7]
address_a[8] => altsyncram_l9f1:auto_generated.address_a[8]
address_a[9] => altsyncram_l9f1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l9f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l9f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l9f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l9f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l9f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_l9f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_l9f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_l9f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_l9f1:auto_generated.q_a[7]
q_a[8] <= altsyncram_l9f1:auto_generated.q_a[8]
q_a[9] <= altsyncram_l9f1:auto_generated.q_a[9]
q_a[10] <= altsyncram_l9f1:auto_generated.q_a[10]
q_a[11] <= altsyncram_l9f1:auto_generated.q_a[11]
q_a[12] <= altsyncram_l9f1:auto_generated.q_a[12]
q_a[13] <= altsyncram_l9f1:auto_generated.q_a[13]
q_a[14] <= altsyncram_l9f1:auto_generated.q_a[14]
q_a[15] <= altsyncram_l9f1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LC3|LC3_sim:inst|lpm_ram_dq1:i_mem|altsyncram:altsyncram_component|altsyncram_l9f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|LC3|LC3_sim:inst|IF:myif
clk => ifPCout[15]~reg0.CLK
clk => ifPCout[14]~reg0.CLK
clk => ifPCout[13]~reg0.CLK
clk => ifPCout[12]~reg0.CLK
clk => ifPCout[11]~reg0.CLK
clk => ifPCout[10]~reg0.CLK
clk => ifPCout[9]~reg0.CLK
clk => ifPCout[8]~reg0.CLK
clk => ifPCout[7]~reg0.CLK
clk => ifPCout[6]~reg0.CLK
clk => ifPCout[5]~reg0.CLK
clk => ifPCout[4]~reg0.CLK
clk => ifPCout[3]~reg0.CLK
clk => ifPCout[2]~reg0.CLK
clk => ifPCout[1]~reg0.CLK
clk => ifPCout[0]~reg0.CLK
clk => ifMA[15]~reg0.CLK
clk => ifMA[14]~reg0.CLK
clk => ifMA[13]~reg0.CLK
clk => ifMA[12]~reg0.CLK
clk => ifMA[11]~reg0.CLK
clk => ifMA[10]~reg0.CLK
clk => ifMA[9]~reg0.CLK
clk => ifMA[8]~reg0.CLK
clk => ifMA[7]~reg0.CLK
clk => ifMA[6]~reg0.CLK
clk => ifMA[5]~reg0.CLK
clk => ifMA[4]~reg0.CLK
clk => ifMA[3]~reg0.CLK
clk => ifMA[2]~reg0.CLK
clk => ifMA[1]~reg0.CLK
clk => ifMA[0]~reg0.CLK
clk => ifIR[15]~reg0.CLK
clk => ifIR[14]~reg0.CLK
clk => ifIR[13]~reg0.CLK
clk => ifIR[12]~reg0.CLK
clk => ifIR[11]~reg0.CLK
clk => ifIR[10]~reg0.CLK
clk => ifIR[9]~reg0.CLK
clk => ifIR[8]~reg0.CLK
clk => ifIR[7]~reg0.CLK
clk => ifIR[6]~reg0.CLK
clk => ifIR[5]~reg0.CLK
clk => ifIR[4]~reg0.CLK
clk => ifIR[3]~reg0.CLK
clk => ifIR[2]~reg0.CLK
clk => ifIR[1]~reg0.CLK
clk => ifIR[0]~reg0.CLK
clk => ifNPC[15]~reg0.CLK
clk => ifNPC[14]~reg0.CLK
clk => ifNPC[13]~reg0.CLK
clk => ifNPC[12]~reg0.CLK
clk => ifNPC[11]~reg0.CLK
clk => ifNPC[10]~reg0.CLK
clk => ifNPC[9]~reg0.CLK
clk => ifNPC[8]~reg0.CLK
clk => ifNPC[7]~reg0.CLK
clk => ifNPC[6]~reg0.CLK
clk => ifNPC[5]~reg0.CLK
clk => ifNPC[4]~reg0.CLK
clk => ifNPC[3]~reg0.CLK
clk => ifNPC[2]~reg0.CLK
clk => ifNPC[1]~reg0.CLK
clk => ifNPC[0]~reg0.CLK
reset => ~NO_FANOUT~
irq => ifNPC~31.OUTPUTSELECT
irq => ifNPC~30.OUTPUTSELECT
irq => ifNPC~29.OUTPUTSELECT
irq => ifNPC~28.OUTPUTSELECT
irq => ifNPC~27.OUTPUTSELECT
irq => ifNPC~26.OUTPUTSELECT
irq => ifNPC~25.OUTPUTSELECT
irq => ifNPC~24.OUTPUTSELECT
irq => ifNPC~23.OUTPUTSELECT
irq => ifNPC~22.OUTPUTSELECT
irq => ifNPC~21.OUTPUTSELECT
irq => ifNPC~20.OUTPUTSELECT
irq => ifNPC~19.OUTPUTSELECT
irq => ifNPC~18.OUTPUTSELECT
irq => ifNPC~17.OUTPUTSELECT
irq => ifNPC~16.OUTPUTSELECT
irq => ifIR~31.OUTPUTSELECT
irq => ifIR~30.OUTPUTSELECT
irq => ifIR~29.OUTPUTSELECT
irq => ifIR~28.OUTPUTSELECT
irq => ifIR~27.OUTPUTSELECT
irq => ifIR~26.OUTPUTSELECT
irq => ifIR~25.OUTPUTSELECT
irq => ifIR~24.OUTPUTSELECT
irq => ifIR~23.OUTPUTSELECT
irq => ifIR~22.OUTPUTSELECT
irq => ifIR~21.OUTPUTSELECT
irq => ifIR~20.OUTPUTSELECT
irq => ifIR~19.OUTPUTSELECT
irq => ifIR~18.OUTPUTSELECT
irq => ifIR~17.OUTPUTSELECT
irq => ifIR~16.OUTPUTSELECT
irq => ifMA~31.OUTPUTSELECT
irq => ifMA~30.OUTPUTSELECT
irq => ifMA~29.OUTPUTSELECT
irq => ifMA~28.OUTPUTSELECT
irq => ifMA~27.OUTPUTSELECT
irq => ifMA~26.OUTPUTSELECT
irq => ifMA~25.OUTPUTSELECT
irq => ifMA~24.OUTPUTSELECT
irq => ifMA~23.OUTPUTSELECT
irq => ifMA~22.OUTPUTSELECT
irq => ifMA~21.OUTPUTSELECT
irq => ifMA~20.OUTPUTSELECT
irq => ifMA~19.OUTPUTSELECT
irq => ifMA~18.OUTPUTSELECT
irq => ifMA~17.OUTPUTSELECT
irq => ifMA~16.OUTPUTSELECT
irq => ifPCout~31.OUTPUTSELECT
irq => ifPCout~30.OUTPUTSELECT
irq => ifPCout~29.OUTPUTSELECT
irq => ifPCout~28.OUTPUTSELECT
irq => ifPCout~27.OUTPUTSELECT
irq => ifPCout~26.OUTPUTSELECT
irq => ifPCout~25.OUTPUTSELECT
irq => ifPCout~24.OUTPUTSELECT
irq => ifPCout~23.OUTPUTSELECT
irq => ifPCout~22.OUTPUTSELECT
irq => ifPCout~21.OUTPUTSELECT
irq => ifPCout~20.OUTPUTSELECT
irq => ifPCout~19.OUTPUTSELECT
irq => ifPCout~18.OUTPUTSELECT
irq => ifPCout~17.OUTPUTSELECT
irq => ifPCout~16.OUTPUTSELECT
pause => ifPCout~15.OUTPUTSELECT
pause => ifPCout~14.OUTPUTSELECT
pause => ifPCout~13.OUTPUTSELECT
pause => ifPCout~12.OUTPUTSELECT
pause => ifPCout~11.OUTPUTSELECT
pause => ifPCout~10.OUTPUTSELECT
pause => ifPCout~9.OUTPUTSELECT
pause => ifPCout~8.OUTPUTSELECT
pause => ifPCout~7.OUTPUTSELECT
pause => ifPCout~6.OUTPUTSELECT
pause => ifPCout~5.OUTPUTSELECT
pause => ifPCout~4.OUTPUTSELECT
pause => ifPCout~3.OUTPUTSELECT
pause => ifPCout~2.OUTPUTSELECT
pause => ifPCout~1.OUTPUTSELECT
pause => ifPCout~0.OUTPUTSELECT
pause => ifNPC~15.OUTPUTSELECT
pause => ifNPC~14.OUTPUTSELECT
pause => ifNPC~13.OUTPUTSELECT
pause => ifNPC~12.OUTPUTSELECT
pause => ifNPC~11.OUTPUTSELECT
pause => ifNPC~10.OUTPUTSELECT
pause => ifNPC~9.OUTPUTSELECT
pause => ifNPC~8.OUTPUTSELECT
pause => ifNPC~7.OUTPUTSELECT
pause => ifNPC~6.OUTPUTSELECT
pause => ifNPC~5.OUTPUTSELECT
pause => ifNPC~4.OUTPUTSELECT
pause => ifNPC~3.OUTPUTSELECT
pause => ifNPC~2.OUTPUTSELECT
pause => ifNPC~1.OUTPUTSELECT
pause => ifNPC~0.OUTPUTSELECT
pause => ifIR~15.OUTPUTSELECT
pause => ifIR~14.OUTPUTSELECT
pause => ifIR~13.OUTPUTSELECT
pause => ifIR~12.OUTPUTSELECT
pause => ifIR~11.OUTPUTSELECT
pause => ifIR~10.OUTPUTSELECT
pause => ifIR~9.OUTPUTSELECT
pause => ifIR~8.OUTPUTSELECT
pause => ifIR~7.OUTPUTSELECT
pause => ifIR~6.OUTPUTSELECT
pause => ifIR~5.OUTPUTSELECT
pause => ifIR~4.OUTPUTSELECT
pause => ifIR~3.OUTPUTSELECT
pause => ifIR~2.OUTPUTSELECT
pause => ifIR~1.OUTPUTSELECT
pause => ifIR~0.OUTPUTSELECT
pause => ifMA~15.OUTPUTSELECT
pause => ifMA~14.OUTPUTSELECT
pause => ifMA~13.OUTPUTSELECT
pause => ifMA~12.OUTPUTSELECT
pause => ifMA~11.OUTPUTSELECT
pause => ifMA~10.OUTPUTSELECT
pause => ifMA~9.OUTPUTSELECT
pause => ifMA~8.OUTPUTSELECT
pause => ifMA~7.OUTPUTSELECT
pause => ifMA~6.OUTPUTSELECT
pause => ifMA~5.OUTPUTSELECT
pause => ifMA~4.OUTPUTSELECT
pause => ifMA~3.OUTPUTSELECT
pause => ifMA~2.OUTPUTSELECT
pause => ifMA~1.OUTPUTSELECT
pause => ifMA~0.OUTPUTSELECT
ifMD[0] => ifIR~31.DATAB
ifMD[0] => ifIR~15.DATAB
ifMD[1] => ifIR~30.DATAB
ifMD[1] => ifIR~14.DATAB
ifMD[2] => ifIR~29.DATAB
ifMD[2] => ifIR~13.DATAB
ifMD[3] => ifIR~28.DATAB
ifMD[3] => ifIR~12.DATAB
ifMD[4] => ifIR~27.DATAB
ifMD[4] => ifIR~11.DATAB
ifMD[5] => ifIR~26.DATAB
ifMD[5] => ifIR~10.DATAB
ifMD[6] => ifIR~25.DATAB
ifMD[6] => ifIR~9.DATAB
ifMD[7] => ifIR~24.DATAB
ifMD[7] => ifIR~8.DATAB
ifMD[8] => ifIR~23.DATAB
ifMD[8] => ifIR~7.DATAB
ifMD[9] => ifIR~22.DATAB
ifMD[9] => ifIR~6.DATAB
ifMD[10] => ifIR~21.DATAB
ifMD[10] => ifIR~5.DATAB
ifMD[11] => ifIR~20.DATAB
ifMD[11] => ifIR~4.DATAB
ifMD[12] => ifIR~19.DATAB
ifMD[12] => ifIR~3.DATAB
ifMD[13] => ifIR~18.DATAB
ifMD[13] => ifIR~2.DATAB
ifMD[14] => ifIR~17.DATAB
ifMD[14] => ifIR~1.DATAB
ifMD[15] => ifIR~16.DATAB
ifMD[15] => ifIR~0.DATAB
ifPC[0] => ifNPC~31.DATAB
ifPC[0] => ifMA~31.DATAB
ifPC[0] => ifNPC~15.DATAB
ifPC[0] => ifMA~15.DATAB
ifPC[0] => Add0.IN32
ifPC[1] => ifNPC~30.DATAB
ifPC[1] => ifMA~30.DATAB
ifPC[1] => ifNPC~14.DATAB
ifPC[1] => ifMA~14.DATAB
ifPC[1] => Add0.IN31
ifPC[2] => ifNPC~29.DATAB
ifPC[2] => ifMA~29.DATAB
ifPC[2] => ifNPC~13.DATAB
ifPC[2] => ifMA~13.DATAB
ifPC[2] => Add0.IN30
ifPC[3] => ifNPC~28.DATAB
ifPC[3] => ifMA~28.DATAB
ifPC[3] => ifNPC~12.DATAB
ifPC[3] => ifMA~12.DATAB
ifPC[3] => Add0.IN29
ifPC[4] => ifNPC~27.DATAB
ifPC[4] => ifMA~27.DATAB
ifPC[4] => ifNPC~11.DATAB
ifPC[4] => ifMA~11.DATAB
ifPC[4] => Add0.IN28
ifPC[5] => ifNPC~26.DATAB
ifPC[5] => ifMA~26.DATAB
ifPC[5] => ifNPC~10.DATAB
ifPC[5] => ifMA~10.DATAB
ifPC[5] => Add0.IN27
ifPC[6] => ifNPC~25.DATAB
ifPC[6] => ifMA~25.DATAB
ifPC[6] => ifNPC~9.DATAB
ifPC[6] => ifMA~9.DATAB
ifPC[6] => Add0.IN26
ifPC[7] => ifNPC~24.DATAB
ifPC[7] => ifMA~24.DATAB
ifPC[7] => ifNPC~8.DATAB
ifPC[7] => ifMA~8.DATAB
ifPC[7] => Add0.IN25
ifPC[8] => ifNPC~23.DATAB
ifPC[8] => ifMA~23.DATAB
ifPC[8] => ifNPC~7.DATAB
ifPC[8] => ifMA~7.DATAB
ifPC[8] => Add0.IN24
ifPC[9] => ifNPC~22.DATAB
ifPC[9] => ifMA~22.DATAB
ifPC[9] => ifNPC~6.DATAB
ifPC[9] => ifMA~6.DATAB
ifPC[9] => Add0.IN23
ifPC[10] => ifNPC~21.DATAB
ifPC[10] => ifMA~21.DATAB
ifPC[10] => ifNPC~5.DATAB
ifPC[10] => ifMA~5.DATAB
ifPC[10] => Add0.IN22
ifPC[11] => ifNPC~20.DATAB
ifPC[11] => ifMA~20.DATAB
ifPC[11] => ifNPC~4.DATAB
ifPC[11] => ifMA~4.DATAB
ifPC[11] => Add0.IN21
ifPC[12] => ifNPC~19.DATAB
ifPC[12] => ifMA~19.DATAB
ifPC[12] => ifNPC~3.DATAB
ifPC[12] => ifMA~3.DATAB
ifPC[12] => Add0.IN20
ifPC[13] => ifNPC~18.DATAB
ifPC[13] => ifMA~18.DATAB
ifPC[13] => ifNPC~2.DATAB
ifPC[13] => ifMA~2.DATAB
ifPC[13] => Add0.IN19
ifPC[14] => ifNPC~17.DATAB
ifPC[14] => ifMA~17.DATAB
ifPC[14] => ifNPC~1.DATAB
ifPC[14] => ifMA~1.DATAB
ifPC[14] => Add0.IN18
ifPC[15] => ifNPC~16.DATAB
ifPC[15] => ifMA~16.DATAB
ifPC[15] => ifNPC~0.DATAB
ifPC[15] => ifMA~0.DATAB
ifPC[15] => Add0.IN17
ifMA[0] <= ifMA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[1] <= ifMA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[2] <= ifMA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[3] <= ifMA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[4] <= ifMA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[5] <= ifMA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[6] <= ifMA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[7] <= ifMA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[8] <= ifMA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[9] <= ifMA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[10] <= ifMA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[11] <= ifMA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[12] <= ifMA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[13] <= ifMA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[14] <= ifMA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifMA[15] <= ifMA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[0] <= ifIR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[1] <= ifIR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[2] <= ifIR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[3] <= ifIR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[4] <= ifIR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[5] <= ifIR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[6] <= ifIR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[7] <= ifIR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[8] <= ifIR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[9] <= ifIR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[10] <= ifIR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[11] <= ifIR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[12] <= ifIR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[13] <= ifIR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[14] <= ifIR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifIR[15] <= ifIR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[0] <= ifNPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[1] <= ifNPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[2] <= ifNPC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[3] <= ifNPC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[4] <= ifNPC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[5] <= ifNPC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[6] <= ifNPC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[7] <= ifNPC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[8] <= ifNPC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[9] <= ifNPC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[10] <= ifNPC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[11] <= ifNPC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[12] <= ifNPC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[13] <= ifNPC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[14] <= ifNPC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifNPC[15] <= ifNPC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[0] <= ifPCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[1] <= ifPCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[2] <= ifPCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[3] <= ifPCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[4] <= ifPCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[5] <= ifPCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[6] <= ifPCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[7] <= ifPCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[8] <= ifPCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[9] <= ifPCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[10] <= ifPCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[11] <= ifPCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[12] <= ifPCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[13] <= ifPCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[14] <= ifPCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ifPCout[15] <= ifPCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LC3|LC3_sim:inst|ID:myid
clk => idIRout[15]~reg0.CLK
clk => idIRout[14]~reg0.CLK
clk => idIRout[13]~reg0.CLK
clk => idIRout[12]~reg0.CLK
clk => idIRout[11]~reg0.CLK
clk => idIRout[10]~reg0.CLK
clk => idIRout[9]~reg0.CLK
clk => idIRout[8]~reg0.CLK
clk => idIRout[7]~reg0.CLK
clk => idIRout[6]~reg0.CLK
clk => idIRout[5]~reg0.CLK
clk => idIRout[4]~reg0.CLK
clk => idIRout[3]~reg0.CLK
clk => idIRout[2]~reg0.CLK
clk => idIRout[1]~reg0.CLK
clk => idIRout[0]~reg0.CLK
clk => idNPCout[15]~reg0.CLK
clk => idNPCout[14]~reg0.CLK
clk => idNPCout[13]~reg0.CLK
clk => idNPCout[12]~reg0.CLK
clk => idNPCout[11]~reg0.CLK
clk => idNPCout[10]~reg0.CLK
clk => idNPCout[9]~reg0.CLK
clk => idNPCout[8]~reg0.CLK
clk => idNPCout[7]~reg0.CLK
clk => idNPCout[6]~reg0.CLK
clk => idNPCout[5]~reg0.CLK
clk => idNPCout[4]~reg0.CLK
clk => idNPCout[3]~reg0.CLK
clk => idNPCout[2]~reg0.CLK
clk => idNPCout[1]~reg0.CLK
clk => idNPCout[0]~reg0.CLK
clk => idCond~reg0.CLK
clk => idImm[15]~reg0.CLK
clk => idImm[14]~reg0.CLK
clk => idImm[13]~reg0.CLK
clk => idImm[12]~reg0.CLK
clk => idImm[11]~reg0.CLK
clk => idImm[10]~reg0.CLK
clk => idImm[9]~reg0.CLK
clk => idImm[8]~reg0.CLK
clk => idImm[7]~reg0.CLK
clk => idImm[6]~reg0.CLK
clk => idImm[5]~reg0.CLK
clk => idImm[4]~reg0.CLK
clk => idImm[3]~reg0.CLK
clk => idImm[2]~reg0.CLK
clk => idImm[1]~reg0.CLK
clk => idImm[0]~reg0.CLK
clk => idEXCout~reg0.CLK
clk => idPCout[15]~reg0.CLK
clk => idPCout[14]~reg0.CLK
clk => idPCout[13]~reg0.CLK
clk => idPCout[12]~reg0.CLK
clk => idPCout[11]~reg0.CLK
clk => idPCout[10]~reg0.CLK
clk => idPCout[9]~reg0.CLK
clk => idPCout[8]~reg0.CLK
clk => idPCout[7]~reg0.CLK
clk => idPCout[6]~reg0.CLK
clk => idPCout[5]~reg0.CLK
clk => idPCout[4]~reg0.CLK
clk => idPCout[3]~reg0.CLK
clk => idPCout[2]~reg0.CLK
clk => idPCout[1]~reg0.CLK
clk => idPCout[0]~reg0.CLK
clk => idA[15]~reg0.CLK
clk => idA[14]~reg0.CLK
clk => idA[13]~reg0.CLK
clk => idA[12]~reg0.CLK
clk => idA[11]~reg0.CLK
clk => idA[10]~reg0.CLK
clk => idA[9]~reg0.CLK
clk => idA[8]~reg0.CLK
clk => idA[7]~reg0.CLK
clk => idA[6]~reg0.CLK
clk => idA[5]~reg0.CLK
clk => idA[4]~reg0.CLK
clk => idA[3]~reg0.CLK
clk => idA[2]~reg0.CLK
clk => idA[1]~reg0.CLK
clk => idA[0]~reg0.CLK
clk => idB[15]~reg0.CLK
clk => idB[14]~reg0.CLK
clk => idB[13]~reg0.CLK
clk => idB[12]~reg0.CLK
clk => idB[11]~reg0.CLK
clk => idB[10]~reg0.CLK
clk => idB[9]~reg0.CLK
clk => idB[8]~reg0.CLK
clk => idB[7]~reg0.CLK
clk => idB[6]~reg0.CLK
clk => idB[5]~reg0.CLK
clk => idB[4]~reg0.CLK
clk => idB[3]~reg0.CLK
clk => idB[2]~reg0.CLK
clk => idB[1]~reg0.CLK
clk => idB[0]~reg0.CLK
reset => ~NO_FANOUT~
irq => idIRout~15.OUTPUTSELECT
irq => idIRout~14.OUTPUTSELECT
irq => idIRout~13.OUTPUTSELECT
irq => idIRout~12.OUTPUTSELECT
irq => idIRout~11.OUTPUTSELECT
irq => idIRout~10.OUTPUTSELECT
irq => idIRout~9.OUTPUTSELECT
irq => idIRout~8.OUTPUTSELECT
irq => idIRout~7.OUTPUTSELECT
irq => idIRout~6.OUTPUTSELECT
irq => idIRout~5.OUTPUTSELECT
irq => idIRout~4.OUTPUTSELECT
irq => idIRout~3.OUTPUTSELECT
irq => idIRout~2.OUTPUTSELECT
irq => idIRout~1.OUTPUTSELECT
irq => idIRout~0.OUTPUTSELECT
irq => always0~0.IN1
pause => always0~0.IN0
idIRin[0] => idIRout~31.DATAB
idIRin[0] => Mux63.IN7
idIRin[0] => Mux63.IN8
idIRin[0] => Mux63.IN9
idIRin[0] => Mux63.IN10
idIRin[0] => Mux63.IN11
idIRin[0] => Mux63.IN12
idIRin[0] => Mux63.IN13
idIRin[0] => Mux63.IN14
idIRin[0] => Mux63.IN15
idIRin[0] => Mux63.IN16
idIRin[0] => Mux63.IN17
idIRin[0] => Mux63.IN18
idIRin[0] => Mux63.IN19
idIRin[0] => Mux63.IN20
idIRin[0] => Mux63.IN21
idIRin[0] => Mux63.IN22
idIRin[0] => Mux63.IN23
idIRin[0] => Mux63.IN24
idIRin[0] => Mux63.IN25
idIRin[0] => Mux63.IN26
idIRin[0] => idImm~15.DATAB
idIRin[0] => Add1.IN16
idIRin[0] => Add0.IN16
idIRin[0] => Mux15.IN2
idIRin[0] => Mux14.IN2
idIRin[0] => Mux13.IN2
idIRin[0] => Mux12.IN2
idIRin[0] => Mux11.IN2
idIRin[0] => Mux10.IN2
idIRin[0] => Mux9.IN2
idIRin[0] => Mux8.IN2
idIRin[0] => Mux7.IN2
idIRin[0] => Mux6.IN2
idIRin[0] => Mux5.IN2
idIRin[0] => Mux4.IN2
idIRin[0] => Mux3.IN2
idIRin[0] => Mux2.IN2
idIRin[0] => Mux1.IN2
idIRin[0] => Mux0.IN2
idIRin[0] => Equal2.IN0
idIRin[1] => idIRout~30.DATAB
idIRin[1] => Mux62.IN7
idIRin[1] => Mux62.IN8
idIRin[1] => Mux62.IN9
idIRin[1] => Mux62.IN10
idIRin[1] => Mux62.IN11
idIRin[1] => Mux62.IN12
idIRin[1] => Mux62.IN13
idIRin[1] => Mux62.IN14
idIRin[1] => Mux62.IN15
idIRin[1] => Mux62.IN16
idIRin[1] => Mux62.IN17
idIRin[1] => Mux62.IN18
idIRin[1] => Mux62.IN19
idIRin[1] => Mux62.IN20
idIRin[1] => Mux62.IN21
idIRin[1] => Mux62.IN22
idIRin[1] => Mux62.IN23
idIRin[1] => Mux62.IN24
idIRin[1] => Mux62.IN25
idIRin[1] => Mux62.IN26
idIRin[1] => idImm~14.DATAB
idIRin[1] => Add1.IN15
idIRin[1] => Add0.IN15
idIRin[1] => Mux15.IN1
idIRin[1] => Mux14.IN1
idIRin[1] => Mux13.IN1
idIRin[1] => Mux12.IN1
idIRin[1] => Mux11.IN1
idIRin[1] => Mux10.IN1
idIRin[1] => Mux9.IN1
idIRin[1] => Mux8.IN1
idIRin[1] => Mux7.IN1
idIRin[1] => Mux6.IN1
idIRin[1] => Mux5.IN1
idIRin[1] => Mux4.IN1
idIRin[1] => Mux3.IN1
idIRin[1] => Mux2.IN1
idIRin[1] => Mux1.IN1
idIRin[1] => Mux0.IN1
idIRin[1] => Equal2.IN2
idIRin[2] => idIRout~29.DATAB
idIRin[2] => Mux61.IN7
idIRin[2] => Mux61.IN8
idIRin[2] => Mux61.IN9
idIRin[2] => Mux61.IN10
idIRin[2] => Mux61.IN11
idIRin[2] => Mux61.IN12
idIRin[2] => Mux61.IN13
idIRin[2] => Mux61.IN14
idIRin[2] => Mux61.IN15
idIRin[2] => Mux61.IN16
idIRin[2] => Mux61.IN17
idIRin[2] => Mux61.IN18
idIRin[2] => Mux61.IN19
idIRin[2] => Mux61.IN20
idIRin[2] => Mux61.IN21
idIRin[2] => Mux61.IN22
idIRin[2] => Mux61.IN23
idIRin[2] => Mux61.IN24
idIRin[2] => Mux61.IN25
idIRin[2] => Mux61.IN26
idIRin[2] => idImm~13.DATAB
idIRin[2] => Add1.IN14
idIRin[2] => Add0.IN14
idIRin[2] => Mux15.IN0
idIRin[2] => Mux14.IN0
idIRin[2] => Mux13.IN0
idIRin[2] => Mux12.IN0
idIRin[2] => Mux11.IN0
idIRin[2] => Mux10.IN0
idIRin[2] => Mux9.IN0
idIRin[2] => Mux8.IN0
idIRin[2] => Mux7.IN0
idIRin[2] => Mux6.IN0
idIRin[2] => Mux5.IN0
idIRin[2] => Mux4.IN0
idIRin[2] => Mux3.IN0
idIRin[2] => Mux2.IN0
idIRin[2] => Mux1.IN0
idIRin[2] => Mux0.IN0
idIRin[2] => Equal2.IN3
idIRin[3] => idIRout~28.DATAB
idIRin[3] => Mux60.IN7
idIRin[3] => Mux60.IN8
idIRin[3] => Mux60.IN9
idIRin[3] => Mux60.IN10
idIRin[3] => Mux60.IN11
idIRin[3] => Mux60.IN12
idIRin[3] => Mux60.IN13
idIRin[3] => Mux60.IN14
idIRin[3] => Mux60.IN15
idIRin[3] => Mux60.IN16
idIRin[3] => Mux60.IN17
idIRin[3] => Mux60.IN18
idIRin[3] => Mux60.IN19
idIRin[3] => Mux60.IN20
idIRin[3] => Mux60.IN21
idIRin[3] => Mux60.IN22
idIRin[3] => Mux60.IN23
idIRin[3] => Mux60.IN24
idIRin[3] => Mux60.IN25
idIRin[3] => Mux60.IN26
idIRin[3] => idImm~12.DATAB
idIRin[3] => Add1.IN13
idIRin[3] => Add0.IN13
idIRin[3] => Equal2.IN4
idIRin[4] => Mux58.IN25
idIRin[4] => Mux58.IN26
idIRin[4] => Mux57.IN25
idIRin[4] => Mux57.IN26
idIRin[4] => Mux56.IN25
idIRin[4] => Mux56.IN26
idIRin[4] => Mux55.IN25
idIRin[4] => Mux55.IN26
idIRin[4] => Mux54.IN25
idIRin[4] => Mux54.IN26
idIRin[4] => Mux53.IN25
idIRin[4] => Mux53.IN26
idIRin[4] => Mux52.IN25
idIRin[4] => Mux52.IN26
idIRin[4] => Mux51.IN25
idIRin[4] => Mux51.IN26
idIRin[4] => Mux50.IN25
idIRin[4] => Mux50.IN26
idIRin[4] => Mux49.IN25
idIRin[4] => Mux49.IN26
idIRin[4] => Mux48.IN25
idIRin[4] => Mux48.IN26
idIRin[4] => idIRout~27.DATAB
idIRin[4] => Mux59.IN7
idIRin[4] => Mux59.IN8
idIRin[4] => Mux59.IN9
idIRin[4] => Mux59.IN10
idIRin[4] => Mux59.IN11
idIRin[4] => Mux59.IN12
idIRin[4] => Mux59.IN13
idIRin[4] => Mux59.IN14
idIRin[4] => Mux59.IN15
idIRin[4] => Mux59.IN16
idIRin[4] => Mux59.IN17
idIRin[4] => Mux59.IN18
idIRin[4] => Mux59.IN19
idIRin[4] => Mux59.IN20
idIRin[4] => Mux59.IN21
idIRin[4] => Mux59.IN22
idIRin[4] => Mux59.IN23
idIRin[4] => Mux59.IN24
idIRin[4] => Mux59.IN25
idIRin[4] => Mux59.IN26
idIRin[4] => Equal4.IN3
idIRin[4] => Equal3.IN3
idIRin[4] => Add1.IN12
idIRin[4] => Add0.IN12
idIRin[4] => Equal2.IN5
idIRin[5] => Mux57.IN20
idIRin[5] => Mux57.IN21
idIRin[5] => Mux56.IN20
idIRin[5] => Mux56.IN21
idIRin[5] => Mux55.IN20
idIRin[5] => Mux55.IN21
idIRin[5] => Mux54.IN20
idIRin[5] => Mux54.IN21
idIRin[5] => Mux53.IN20
idIRin[5] => Mux53.IN21
idIRin[5] => Mux52.IN20
idIRin[5] => Mux52.IN21
idIRin[5] => Mux51.IN20
idIRin[5] => Mux51.IN21
idIRin[5] => Mux50.IN20
idIRin[5] => Mux50.IN21
idIRin[5] => Mux49.IN20
idIRin[5] => Mux49.IN21
idIRin[5] => Mux48.IN20
idIRin[5] => Mux48.IN21
idIRin[5] => Mux57.IN22
idIRin[5] => Mux57.IN23
idIRin[5] => Mux56.IN22
idIRin[5] => Mux56.IN23
idIRin[5] => Mux55.IN22
idIRin[5] => Mux55.IN23
idIRin[5] => Mux54.IN22
idIRin[5] => Mux54.IN23
idIRin[5] => Mux53.IN22
idIRin[5] => Mux53.IN23
idIRin[5] => Mux52.IN22
idIRin[5] => Mux52.IN23
idIRin[5] => Mux51.IN22
idIRin[5] => Mux51.IN23
idIRin[5] => Mux50.IN22
idIRin[5] => Mux50.IN23
idIRin[5] => Mux49.IN22
idIRin[5] => Mux49.IN23
idIRin[5] => Mux48.IN22
idIRin[5] => Mux48.IN23
idIRin[5] => idIRout~26.DATAB
idIRin[5] => Decoder0.IN4
idIRin[5] => Mux79.IN18
idIRin[5] => Mux78.IN18
idIRin[5] => Mux77.IN18
idIRin[5] => Mux76.IN18
idIRin[5] => Mux75.IN18
idIRin[5] => Mux74.IN18
idIRin[5] => Mux73.IN18
idIRin[5] => Mux72.IN18
idIRin[5] => Mux71.IN18
idIRin[5] => Mux70.IN18
idIRin[5] => Mux69.IN18
idIRin[5] => Mux68.IN18
idIRin[5] => Mux67.IN18
idIRin[5] => Mux66.IN18
idIRin[5] => Mux65.IN18
idIRin[5] => Mux64.IN18
idIRin[5] => Mux63.IN6
idIRin[5] => Mux62.IN6
idIRin[5] => Mux61.IN6
idIRin[5] => Mux60.IN6
idIRin[5] => Mux59.IN6
idIRin[5] => Mux58.IN6
idIRin[5] => Mux58.IN7
idIRin[5] => Mux58.IN8
idIRin[5] => Mux58.IN9
idIRin[5] => Mux58.IN10
idIRin[5] => Mux58.IN11
idIRin[5] => Mux58.IN12
idIRin[5] => Mux58.IN13
idIRin[5] => Mux58.IN14
idIRin[5] => Mux58.IN15
idIRin[5] => Mux58.IN16
idIRin[5] => Mux58.IN17
idIRin[5] => Mux58.IN18
idIRin[5] => Mux58.IN19
idIRin[5] => Mux58.IN20
idIRin[5] => Mux58.IN21
idIRin[5] => Mux58.IN22
idIRin[5] => Mux58.IN23
idIRin[5] => Mux58.IN24
idIRin[5] => Mux57.IN24
idIRin[5] => Mux56.IN24
idIRin[5] => Mux55.IN24
idIRin[5] => Mux54.IN24
idIRin[5] => Mux53.IN24
idIRin[5] => Mux52.IN24
idIRin[5] => Mux51.IN24
idIRin[5] => Mux50.IN24
idIRin[5] => Mux49.IN24
idIRin[5] => Mux48.IN24
idIRin[5] => Equal4.IN2
idIRin[5] => Equal3.IN2
idIRin[5] => Add1.IN11
idIRin[5] => Add0.IN11
idIRin[5] => Equal2.IN1
idIRin[6] => idIRout~25.DATAB
idIRin[6] => Mux57.IN6
idIRin[6] => Mux57.IN7
idIRin[6] => Mux57.IN8
idIRin[6] => Mux57.IN9
idIRin[6] => Mux57.IN10
idIRin[6] => Mux57.IN11
idIRin[6] => Mux57.IN12
idIRin[6] => Mux57.IN13
idIRin[6] => Mux57.IN14
idIRin[6] => Mux57.IN15
idIRin[6] => Mux57.IN16
idIRin[6] => Mux57.IN17
idIRin[6] => Mux57.IN18
idIRin[6] => Mux57.IN19
idIRin[6] => Mux47.IN2
idIRin[6] => Mux46.IN2
idIRin[6] => Mux45.IN2
idIRin[6] => Mux44.IN2
idIRin[6] => Mux43.IN2
idIRin[6] => Mux42.IN2
idIRin[6] => Mux41.IN2
idIRin[6] => Mux40.IN2
idIRin[6] => Mux39.IN2
idIRin[6] => Mux38.IN2
idIRin[6] => Mux37.IN2
idIRin[6] => Mux36.IN2
idIRin[6] => Mux35.IN2
idIRin[6] => Mux34.IN2
idIRin[6] => Mux33.IN2
idIRin[6] => Mux32.IN2
idIRin[6] => Add1.IN10
idIRin[6] => Add0.IN10
idIRin[7] => idIRout~24.DATAB
idIRin[7] => Mux56.IN6
idIRin[7] => Mux56.IN7
idIRin[7] => Mux56.IN8
idIRin[7] => Mux56.IN9
idIRin[7] => Mux56.IN10
idIRin[7] => Mux56.IN11
idIRin[7] => Mux56.IN12
idIRin[7] => Mux56.IN13
idIRin[7] => Mux56.IN14
idIRin[7] => Mux56.IN15
idIRin[7] => Mux56.IN16
idIRin[7] => Mux56.IN17
idIRin[7] => Mux56.IN18
idIRin[7] => Mux56.IN19
idIRin[7] => Mux47.IN1
idIRin[7] => Mux46.IN1
idIRin[7] => Mux45.IN1
idIRin[7] => Mux44.IN1
idIRin[7] => Mux43.IN1
idIRin[7] => Mux42.IN1
idIRin[7] => Mux41.IN1
idIRin[7] => Mux40.IN1
idIRin[7] => Mux39.IN1
idIRin[7] => Mux38.IN1
idIRin[7] => Mux37.IN1
idIRin[7] => Mux36.IN1
idIRin[7] => Mux35.IN1
idIRin[7] => Mux34.IN1
idIRin[7] => Mux33.IN1
idIRin[7] => Mux32.IN1
idIRin[7] => Add1.IN9
idIRin[7] => Add0.IN9
idIRin[8] => Mux54.IN8
idIRin[8] => Mux54.IN9
idIRin[8] => Mux53.IN8
idIRin[8] => Mux53.IN9
idIRin[8] => Mux52.IN8
idIRin[8] => Mux52.IN9
idIRin[8] => Mux51.IN8
idIRin[8] => Mux51.IN9
idIRin[8] => Mux50.IN8
idIRin[8] => Mux50.IN9
idIRin[8] => Mux49.IN8
idIRin[8] => Mux49.IN9
idIRin[8] => Mux48.IN8
idIRin[8] => Mux48.IN9
idIRin[8] => Mux54.IN10
idIRin[8] => Mux54.IN11
idIRin[8] => Mux53.IN10
idIRin[8] => Mux53.IN11
idIRin[8] => Mux52.IN10
idIRin[8] => Mux52.IN11
idIRin[8] => Mux51.IN10
idIRin[8] => Mux51.IN11
idIRin[8] => Mux50.IN10
idIRin[8] => Mux50.IN11
idIRin[8] => Mux49.IN10
idIRin[8] => Mux49.IN11
idIRin[8] => Mux48.IN10
idIRin[8] => Mux48.IN11
idIRin[8] => Mux54.IN12
idIRin[8] => Mux54.IN13
idIRin[8] => Mux53.IN12
idIRin[8] => Mux53.IN13
idIRin[8] => Mux52.IN12
idIRin[8] => Mux52.IN13
idIRin[8] => Mux51.IN12
idIRin[8] => Mux51.IN13
idIRin[8] => Mux50.IN12
idIRin[8] => Mux50.IN13
idIRin[8] => Mux49.IN12
idIRin[8] => Mux49.IN13
idIRin[8] => Mux48.IN12
idIRin[8] => Mux48.IN13
idIRin[8] => Mux54.IN14
idIRin[8] => Mux54.IN15
idIRin[8] => Mux53.IN14
idIRin[8] => Mux53.IN15
idIRin[8] => Mux52.IN14
idIRin[8] => Mux52.IN15
idIRin[8] => Mux51.IN14
idIRin[8] => Mux51.IN15
idIRin[8] => Mux50.IN14
idIRin[8] => Mux50.IN15
idIRin[8] => Mux49.IN14
idIRin[8] => Mux49.IN15
idIRin[8] => Mux48.IN14
idIRin[8] => Mux48.IN15
idIRin[8] => Mux54.IN16
idIRin[8] => Mux54.IN17
idIRin[8] => Mux53.IN16
idIRin[8] => Mux53.IN17
idIRin[8] => Mux52.IN16
idIRin[8] => Mux52.IN17
idIRin[8] => Mux51.IN16
idIRin[8] => Mux51.IN17
idIRin[8] => Mux50.IN16
idIRin[8] => Mux50.IN17
idIRin[8] => Mux49.IN16
idIRin[8] => Mux49.IN17
idIRin[8] => Mux48.IN16
idIRin[8] => Mux48.IN17
idIRin[8] => Mux54.IN18
idIRin[8] => Mux54.IN19
idIRin[8] => Mux53.IN18
idIRin[8] => Mux53.IN19
idIRin[8] => Mux52.IN18
idIRin[8] => Mux52.IN19
idIRin[8] => Mux51.IN18
idIRin[8] => Mux51.IN19
idIRin[8] => Mux50.IN18
idIRin[8] => Mux50.IN19
idIRin[8] => Mux49.IN18
idIRin[8] => Mux49.IN19
idIRin[8] => Mux48.IN18
idIRin[8] => Mux48.IN19
idIRin[8] => idIRout~23.DATAB
idIRin[8] => Mux55.IN8
idIRin[8] => Mux55.IN9
idIRin[8] => Mux55.IN10
idIRin[8] => Mux55.IN11
idIRin[8] => Mux55.IN12
idIRin[8] => Mux55.IN13
idIRin[8] => Mux55.IN14
idIRin[8] => Mux55.IN15
idIRin[8] => Mux55.IN16
idIRin[8] => Mux55.IN17
idIRin[8] => Mux55.IN18
idIRin[8] => Mux55.IN19
idIRin[8] => Mux47.IN0
idIRin[8] => Mux46.IN0
idIRin[8] => Mux45.IN0
idIRin[8] => Mux44.IN0
idIRin[8] => Mux43.IN0
idIRin[8] => Mux42.IN0
idIRin[8] => Mux41.IN0
idIRin[8] => Mux40.IN0
idIRin[8] => Mux39.IN0
idIRin[8] => Mux38.IN0
idIRin[8] => Mux37.IN0
idIRin[8] => Mux36.IN0
idIRin[8] => Mux35.IN0
idIRin[8] => Mux34.IN0
idIRin[8] => Mux33.IN0
idIRin[8] => Mux32.IN0
idIRin[8] => Add1.IN8
idIRin[8] => Add0.IN8
idIRin[9] => idIRout~22.DATAB
idIRin[9] => Mux31.IN2
idIRin[9] => Mux30.IN2
idIRin[9] => Mux29.IN2
idIRin[9] => Mux28.IN2
idIRin[9] => Mux27.IN2
idIRin[9] => Mux26.IN2
idIRin[9] => Mux25.IN2
idIRin[9] => Mux24.IN2
idIRin[9] => Mux23.IN2
idIRin[9] => Mux22.IN2
idIRin[9] => Mux21.IN2
idIRin[9] => Mux20.IN2
idIRin[9] => Mux19.IN2
idIRin[9] => Mux18.IN2
idIRin[9] => Mux17.IN2
idIRin[9] => Mux16.IN2
idIRin[9] => Add1.IN7
idIRin[9] => Add0.IN7
idIRin[10] => idIRout~21.DATAB
idIRin[10] => Mux31.IN1
idIRin[10] => Mux30.IN1
idIRin[10] => Mux29.IN1
idIRin[10] => Mux28.IN1
idIRin[10] => Mux27.IN1
idIRin[10] => Mux26.IN1
idIRin[10] => Mux25.IN1
idIRin[10] => Mux24.IN1
idIRin[10] => Mux23.IN1
idIRin[10] => Mux22.IN1
idIRin[10] => Mux21.IN1
idIRin[10] => Mux20.IN1
idIRin[10] => Mux19.IN1
idIRin[10] => Mux18.IN1
idIRin[10] => Mux17.IN1
idIRin[10] => Mux16.IN1
idIRin[10] => Equal1.IN3
idIRin[10] => Equal0.IN3
idIRin[10] => Add1.IN6
idIRin[10] => Add0.IN6
idIRin[11] => idIRout~20.DATAB
idIRin[11] => Mux31.IN0
idIRin[11] => Mux30.IN0
idIRin[11] => Mux29.IN0
idIRin[11] => Mux28.IN0
idIRin[11] => Mux27.IN0
idIRin[11] => Mux26.IN0
idIRin[11] => Mux25.IN0
idIRin[11] => Mux24.IN0
idIRin[11] => Mux23.IN0
idIRin[11] => Mux22.IN0
idIRin[11] => Mux21.IN0
idIRin[11] => Mux20.IN0
idIRin[11] => Mux19.IN0
idIRin[11] => Mux18.IN0
idIRin[11] => Mux17.IN0
idIRin[11] => Mux16.IN0
idIRin[11] => Equal1.IN2
idIRin[11] => Equal0.IN2
idIRin[12] => idIRout~19.DATAB
idIRin[12] => Decoder0.IN3
idIRin[12] => Mux79.IN17
idIRin[12] => Mux78.IN17
idIRin[12] => Mux77.IN17
idIRin[12] => Mux76.IN17
idIRin[12] => Mux75.IN17
idIRin[12] => Mux74.IN17
idIRin[12] => Mux73.IN17
idIRin[12] => Mux72.IN17
idIRin[12] => Mux71.IN17
idIRin[12] => Mux70.IN17
idIRin[12] => Mux69.IN17
idIRin[12] => Mux68.IN17
idIRin[12] => Mux67.IN17
idIRin[12] => Mux66.IN17
idIRin[12] => Mux65.IN17
idIRin[12] => Mux64.IN17
idIRin[12] => Mux63.IN5
idIRin[12] => Mux62.IN5
idIRin[12] => Mux61.IN5
idIRin[12] => Mux60.IN5
idIRin[12] => Mux59.IN5
idIRin[12] => Mux58.IN5
idIRin[12] => Mux57.IN5
idIRin[12] => Mux56.IN5
idIRin[12] => Mux55.IN7
idIRin[12] => Mux54.IN7
idIRin[12] => Mux53.IN7
idIRin[12] => Mux52.IN7
idIRin[12] => Mux51.IN7
idIRin[12] => Mux50.IN7
idIRin[12] => Mux49.IN7
idIRin[12] => Mux48.IN7
idIRin[13] => idIRout~18.DATAB
idIRin[13] => Decoder0.IN2
idIRin[13] => Mux79.IN16
idIRin[13] => Mux78.IN16
idIRin[13] => Mux77.IN16
idIRin[13] => Mux76.IN16
idIRin[13] => Mux75.IN16
idIRin[13] => Mux74.IN16
idIRin[13] => Mux73.IN16
idIRin[13] => Mux72.IN16
idIRin[13] => Mux71.IN16
idIRin[13] => Mux70.IN16
idIRin[13] => Mux69.IN16
idIRin[13] => Mux68.IN16
idIRin[13] => Mux67.IN16
idIRin[13] => Mux66.IN16
idIRin[13] => Mux65.IN16
idIRin[13] => Mux64.IN16
idIRin[13] => Mux63.IN4
idIRin[13] => Mux62.IN4
idIRin[13] => Mux61.IN4
idIRin[13] => Mux60.IN4
idIRin[13] => Mux59.IN4
idIRin[13] => Mux58.IN4
idIRin[13] => Mux57.IN4
idIRin[13] => Mux56.IN4
idIRin[13] => Mux55.IN6
idIRin[13] => Mux54.IN6
idIRin[13] => Mux53.IN6
idIRin[13] => Mux52.IN6
idIRin[13] => Mux51.IN6
idIRin[13] => Mux50.IN6
idIRin[13] => Mux49.IN6
idIRin[13] => Mux48.IN6
idIRin[14] => idIRout~17.DATAB
idIRin[14] => Decoder0.IN1
idIRin[14] => Mux79.IN15
idIRin[14] => Mux78.IN15
idIRin[14] => Mux77.IN15
idIRin[14] => Mux76.IN15
idIRin[14] => Mux75.IN15
idIRin[14] => Mux74.IN15
idIRin[14] => Mux73.IN15
idIRin[14] => Mux72.IN15
idIRin[14] => Mux71.IN15
idIRin[14] => Mux70.IN15
idIRin[14] => Mux69.IN15
idIRin[14] => Mux68.IN15
idIRin[14] => Mux67.IN15
idIRin[14] => Mux66.IN15
idIRin[14] => Mux65.IN15
idIRin[14] => Mux64.IN15
idIRin[14] => Mux63.IN3
idIRin[14] => Mux62.IN3
idIRin[14] => Mux61.IN3
idIRin[14] => Mux60.IN3
idIRin[14] => Mux59.IN3
idIRin[14] => Mux58.IN3
idIRin[14] => Mux57.IN3
idIRin[14] => Mux56.IN3
idIRin[14] => Mux55.IN5
idIRin[14] => Mux54.IN5
idIRin[14] => Mux53.IN5
idIRin[14] => Mux52.IN5
idIRin[14] => Mux51.IN5
idIRin[14] => Mux50.IN5
idIRin[14] => Mux49.IN5
idIRin[14] => Mux48.IN5
idIRin[15] => idIRout~16.DATAB
idIRin[15] => Decoder0.IN0
idIRin[15] => Mux79.IN14
idIRin[15] => Mux78.IN14
idIRin[15] => Mux77.IN14
idIRin[15] => Mux76.IN14
idIRin[15] => Mux75.IN14
idIRin[15] => Mux74.IN14
idIRin[15] => Mux73.IN14
idIRin[15] => Mux72.IN14
idIRin[15] => Mux71.IN14
idIRin[15] => Mux70.IN14
idIRin[15] => Mux69.IN14
idIRin[15] => Mux68.IN14
idIRin[15] => Mux67.IN14
idIRin[15] => Mux66.IN14
idIRin[15] => Mux65.IN14
idIRin[15] => Mux64.IN14
idIRin[15] => Mux63.IN2
idIRin[15] => Mux62.IN2
idIRin[15] => Mux61.IN2
idIRin[15] => Mux60.IN2
idIRin[15] => Mux59.IN2
idIRin[15] => Mux58.IN2
idIRin[15] => Mux57.IN2
idIRin[15] => Mux56.IN2
idIRin[15] => Mux55.IN4
idIRin[15] => Mux54.IN4
idIRin[15] => Mux53.IN4
idIRin[15] => Mux52.IN4
idIRin[15] => Mux51.IN4
idIRin[15] => Mux50.IN4
idIRin[15] => Mux49.IN4
idIRin[15] => Mux48.IN4
idNPCin[0] => Add1.IN32
idNPCin[0] => Add0.IN32
idNPCin[0] => idNPCout[0]~reg0.DATAIN
idNPCin[1] => Add1.IN31
idNPCin[1] => Add0.IN31
idNPCin[1] => idNPCout[1]~reg0.DATAIN
idNPCin[2] => Add1.IN30
idNPCin[2] => Add0.IN30
idNPCin[2] => idNPCout[2]~reg0.DATAIN
idNPCin[3] => Add1.IN29
idNPCin[3] => Add0.IN29
idNPCin[3] => idNPCout[3]~reg0.DATAIN
idNPCin[4] => Add1.IN28
idNPCin[4] => Add0.IN28
idNPCin[4] => idNPCout[4]~reg0.DATAIN
idNPCin[5] => Add1.IN27
idNPCin[5] => Add0.IN27
idNPCin[5] => idNPCout[5]~reg0.DATAIN
idNPCin[6] => Add1.IN26
idNPCin[6] => Add0.IN26
idNPCin[6] => idNPCout[6]~reg0.DATAIN
idNPCin[7] => Add1.IN25
idNPCin[7] => Add0.IN25
idNPCin[7] => idNPCout[7]~reg0.DATAIN
idNPCin[8] => Add1.IN24
idNPCin[8] => Add0.IN24
idNPCin[8] => idNPCout[8]~reg0.DATAIN
idNPCin[9] => Add1.IN23
idNPCin[9] => Add0.IN23
idNPCin[9] => idNPCout[9]~reg0.DATAIN
idNPCin[10] => Add1.IN22
idNPCin[10] => Add0.IN22
idNPCin[10] => idNPCout[10]~reg0.DATAIN
idNPCin[11] => Add1.IN21
idNPCin[11] => Add0.IN21
idNPCin[11] => idNPCout[11]~reg0.DATAIN
idNPCin[12] => Add1.IN20
idNPCin[12] => Add0.IN20
idNPCin[12] => idNPCout[12]~reg0.DATAIN
idNPCin[13] => Add1.IN19
idNPCin[13] => Add0.IN19
idNPCin[13] => idNPCout[13]~reg0.DATAIN
idNPCin[14] => Add1.IN18
idNPCin[14] => Add0.IN18
idNPCin[14] => idNPCout[14]~reg0.DATAIN
idNPCin[15] => Add1.IN17
idNPCin[15] => Add0.IN17
idNPCin[15] => idNPCout[15]~reg0.DATAIN
idPSR[0] => idA~15.DATAB
idPSR[1] => idA~14.DATAB
idPSR[2] => idA~13.DATAB
idPSR[3] => idA~12.DATAB
idPSR[4] => idA~11.DATAB
idPSR[5] => idA~10.DATAB
idPSR[6] => idA~9.DATAB
idPSR[7] => idA~8.DATAB
idPSR[8] => idA~7.DATAB
idPSR[9] => idA~6.DATAB
idPSR[10] => idA~5.DATAB
idPSR[11] => idA~4.DATAB
idPSR[12] => idA~3.DATAB
idPSR[13] => idA~2.DATAB
idPSR[14] => idA~1.DATAB
idPSR[15] => idA~0.DATAB
idR0[0] => Mux47.IN3
idR0[0] => Mux31.IN3
idR0[0] => Mux15.IN3
idR0[1] => Mux46.IN3
idR0[1] => Mux30.IN3
idR0[1] => Mux14.IN3
idR0[2] => Mux45.IN3
idR0[2] => Mux29.IN3
idR0[2] => Mux13.IN3
idR0[3] => Mux44.IN3
idR0[3] => Mux28.IN3
idR0[3] => Mux12.IN3
idR0[4] => Mux43.IN3
idR0[4] => Mux27.IN3
idR0[4] => Mux11.IN3
idR0[5] => Mux42.IN3
idR0[5] => Mux26.IN3
idR0[5] => Mux10.IN3
idR0[6] => Mux41.IN3
idR0[6] => Mux25.IN3
idR0[6] => Mux9.IN3
idR0[7] => Mux40.IN3
idR0[7] => Mux24.IN3
idR0[7] => Mux8.IN3
idR0[8] => Mux39.IN3
idR0[8] => Mux23.IN3
idR0[8] => Mux7.IN3
idR0[9] => Mux38.IN3
idR0[9] => Mux22.IN3
idR0[9] => Mux6.IN3
idR0[10] => Mux37.IN3
idR0[10] => Mux21.IN3
idR0[10] => Mux5.IN3
idR0[11] => Mux36.IN3
idR0[11] => Mux20.IN3
idR0[11] => Mux4.IN3
idR0[12] => Mux35.IN3
idR0[12] => Mux19.IN3
idR0[12] => Mux3.IN3
idR0[13] => Mux34.IN3
idR0[13] => Mux18.IN3
idR0[13] => Mux2.IN3
idR0[14] => Mux33.IN3
idR0[14] => Mux17.IN3
idR0[14] => Mux1.IN3
idR0[15] => Mux32.IN3
idR0[15] => Mux16.IN3
idR0[15] => Mux0.IN3
idR1[0] => Mux47.IN4
idR1[0] => Mux31.IN4
idR1[0] => Mux15.IN4
idR1[1] => Mux46.IN4
idR1[1] => Mux30.IN4
idR1[1] => Mux14.IN4
idR1[2] => Mux45.IN4
idR1[2] => Mux29.IN4
idR1[2] => Mux13.IN4
idR1[3] => Mux44.IN4
idR1[3] => Mux28.IN4
idR1[3] => Mux12.IN4
idR1[4] => Mux43.IN4
idR1[4] => Mux27.IN4
idR1[4] => Mux11.IN4
idR1[5] => Mux42.IN4
idR1[5] => Mux26.IN4
idR1[5] => Mux10.IN4
idR1[6] => Mux41.IN4
idR1[6] => Mux25.IN4
idR1[6] => Mux9.IN4
idR1[7] => Mux40.IN4
idR1[7] => Mux24.IN4
idR1[7] => Mux8.IN4
idR1[8] => Mux39.IN4
idR1[8] => Mux23.IN4
idR1[8] => Mux7.IN4
idR1[9] => Mux38.IN4
idR1[9] => Mux22.IN4
idR1[9] => Mux6.IN4
idR1[10] => Mux37.IN4
idR1[10] => Mux21.IN4
idR1[10] => Mux5.IN4
idR1[11] => Mux36.IN4
idR1[11] => Mux20.IN4
idR1[11] => Mux4.IN4
idR1[12] => Mux35.IN4
idR1[12] => Mux19.IN4
idR1[12] => Mux3.IN4
idR1[13] => Mux34.IN4
idR1[13] => Mux18.IN4
idR1[13] => Mux2.IN4
idR1[14] => Mux33.IN4
idR1[14] => Mux17.IN4
idR1[14] => Mux1.IN4
idR1[15] => Mux32.IN4
idR1[15] => Mux16.IN4
idR1[15] => Mux0.IN4
idR2[0] => Mux47.IN5
idR2[0] => Mux31.IN5
idR2[0] => Mux15.IN5
idR2[1] => Mux46.IN5
idR2[1] => Mux30.IN5
idR2[1] => Mux14.IN5
idR2[2] => Mux45.IN5
idR2[2] => Mux29.IN5
idR2[2] => Mux13.IN5
idR2[3] => Mux44.IN5
idR2[3] => Mux28.IN5
idR2[3] => Mux12.IN5
idR2[4] => Mux43.IN5
idR2[4] => Mux27.IN5
idR2[4] => Mux11.IN5
idR2[5] => Mux42.IN5
idR2[5] => Mux26.IN5
idR2[5] => Mux10.IN5
idR2[6] => Mux41.IN5
idR2[6] => Mux25.IN5
idR2[6] => Mux9.IN5
idR2[7] => Mux40.IN5
idR2[7] => Mux24.IN5
idR2[7] => Mux8.IN5
idR2[8] => Mux39.IN5
idR2[8] => Mux23.IN5
idR2[8] => Mux7.IN5
idR2[9] => Mux38.IN5
idR2[9] => Mux22.IN5
idR2[9] => Mux6.IN5
idR2[10] => Mux37.IN5
idR2[10] => Mux21.IN5
idR2[10] => Mux5.IN5
idR2[11] => Mux36.IN5
idR2[11] => Mux20.IN5
idR2[11] => Mux4.IN5
idR2[12] => Mux35.IN5
idR2[12] => Mux19.IN5
idR2[12] => Mux3.IN5
idR2[13] => Mux34.IN5
idR2[13] => Mux18.IN5
idR2[13] => Mux2.IN5
idR2[14] => Mux33.IN5
idR2[14] => Mux17.IN5
idR2[14] => Mux1.IN5
idR2[15] => Mux32.IN5
idR2[15] => Mux16.IN5
idR2[15] => Mux0.IN5
idR3[0] => Mux47.IN6
idR3[0] => Mux31.IN6
idR3[0] => Mux15.IN6
idR3[1] => Mux46.IN6
idR3[1] => Mux30.IN6
idR3[1] => Mux14.IN6
idR3[2] => Mux45.IN6
idR3[2] => Mux29.IN6
idR3[2] => Mux13.IN6
idR3[3] => Mux44.IN6
idR3[3] => Mux28.IN6
idR3[3] => Mux12.IN6
idR3[4] => Mux43.IN6
idR3[4] => Mux27.IN6
idR3[4] => Mux11.IN6
idR3[5] => Mux42.IN6
idR3[5] => Mux26.IN6
idR3[5] => Mux10.IN6
idR3[6] => Mux41.IN6
idR3[6] => Mux25.IN6
idR3[6] => Mux9.IN6
idR3[7] => Mux40.IN6
idR3[7] => Mux24.IN6
idR3[7] => Mux8.IN6
idR3[8] => Mux39.IN6
idR3[8] => Mux23.IN6
idR3[8] => Mux7.IN6
idR3[9] => Mux38.IN6
idR3[9] => Mux22.IN6
idR3[9] => Mux6.IN6
idR3[10] => Mux37.IN6
idR3[10] => Mux21.IN6
idR3[10] => Mux5.IN6
idR3[11] => Mux36.IN6
idR3[11] => Mux20.IN6
idR3[11] => Mux4.IN6
idR3[12] => Mux35.IN6
idR3[12] => Mux19.IN6
idR3[12] => Mux3.IN6
idR3[13] => Mux34.IN6
idR3[13] => Mux18.IN6
idR3[13] => Mux2.IN6
idR3[14] => Mux33.IN6
idR3[14] => Mux17.IN6
idR3[14] => Mux1.IN6
idR3[15] => Mux32.IN6
idR3[15] => Mux16.IN6
idR3[15] => Mux0.IN6
idR4[0] => Mux47.IN7
idR4[0] => Mux31.IN7
idR4[0] => Mux15.IN7
idR4[1] => Mux46.IN7
idR4[1] => Mux30.IN7
idR4[1] => Mux14.IN7
idR4[2] => Mux45.IN7
idR4[2] => Mux29.IN7
idR4[2] => Mux13.IN7
idR4[3] => Mux44.IN7
idR4[3] => Mux28.IN7
idR4[3] => Mux12.IN7
idR4[4] => Mux43.IN7
idR4[4] => Mux27.IN7
idR4[4] => Mux11.IN7
idR4[5] => Mux42.IN7
idR4[5] => Mux26.IN7
idR4[5] => Mux10.IN7
idR4[6] => Mux41.IN7
idR4[6] => Mux25.IN7
idR4[6] => Mux9.IN7
idR4[7] => Mux40.IN7
idR4[7] => Mux24.IN7
idR4[7] => Mux8.IN7
idR4[8] => Mux39.IN7
idR4[8] => Mux23.IN7
idR4[8] => Mux7.IN7
idR4[9] => Mux38.IN7
idR4[9] => Mux22.IN7
idR4[9] => Mux6.IN7
idR4[10] => Mux37.IN7
idR4[10] => Mux21.IN7
idR4[10] => Mux5.IN7
idR4[11] => Mux36.IN7
idR4[11] => Mux20.IN7
idR4[11] => Mux4.IN7
idR4[12] => Mux35.IN7
idR4[12] => Mux19.IN7
idR4[12] => Mux3.IN7
idR4[13] => Mux34.IN7
idR4[13] => Mux18.IN7
idR4[13] => Mux2.IN7
idR4[14] => Mux33.IN7
idR4[14] => Mux17.IN7
idR4[14] => Mux1.IN7
idR4[15] => Mux32.IN7
idR4[15] => Mux16.IN7
idR4[15] => Mux0.IN7
idR5[0] => Mux47.IN8
idR5[0] => Mux31.IN8
idR5[0] => Mux15.IN8
idR5[1] => Mux46.IN8
idR5[1] => Mux30.IN8
idR5[1] => Mux14.IN8
idR5[2] => Mux45.IN8
idR5[2] => Mux29.IN8
idR5[2] => Mux13.IN8
idR5[3] => Mux44.IN8
idR5[3] => Mux28.IN8
idR5[3] => Mux12.IN8
idR5[4] => Mux43.IN8
idR5[4] => Mux27.IN8
idR5[4] => Mux11.IN8
idR5[5] => Mux42.IN8
idR5[5] => Mux26.IN8
idR5[5] => Mux10.IN8
idR5[6] => Mux41.IN8
idR5[6] => Mux25.IN8
idR5[6] => Mux9.IN8
idR5[7] => Mux40.IN8
idR5[7] => Mux24.IN8
idR5[7] => Mux8.IN8
idR5[8] => Mux39.IN8
idR5[8] => Mux23.IN8
idR5[8] => Mux7.IN8
idR5[9] => Mux38.IN8
idR5[9] => Mux22.IN8
idR5[9] => Mux6.IN8
idR5[10] => Mux37.IN8
idR5[10] => Mux21.IN8
idR5[10] => Mux5.IN8
idR5[11] => Mux36.IN8
idR5[11] => Mux20.IN8
idR5[11] => Mux4.IN8
idR5[12] => Mux35.IN8
idR5[12] => Mux19.IN8
idR5[12] => Mux3.IN8
idR5[13] => Mux34.IN8
idR5[13] => Mux18.IN8
idR5[13] => Mux2.IN8
idR5[14] => Mux33.IN8
idR5[14] => Mux17.IN8
idR5[14] => Mux1.IN8
idR5[15] => Mux32.IN8
idR5[15] => Mux16.IN8
idR5[15] => Mux0.IN8
idR6[0] => Mux79.IN19
idR6[0] => Mux79.IN20
idR6[0] => Mux47.IN9
idR6[0] => Mux31.IN9
idR6[0] => Mux15.IN9
idR6[1] => Mux78.IN19
idR6[1] => Mux78.IN20
idR6[1] => Mux46.IN9
idR6[1] => Mux30.IN9
idR6[1] => Mux14.IN9
idR6[2] => Mux77.IN19
idR6[2] => Mux77.IN20
idR6[2] => Mux45.IN9
idR6[2] => Mux29.IN9
idR6[2] => Mux13.IN9
idR6[3] => Mux76.IN19
idR6[3] => Mux76.IN20
idR6[3] => Mux44.IN9
idR6[3] => Mux28.IN9
idR6[3] => Mux12.IN9
idR6[4] => Mux75.IN19
idR6[4] => Mux75.IN20
idR6[4] => Mux43.IN9
idR6[4] => Mux27.IN9
idR6[4] => Mux11.IN9
idR6[5] => Mux74.IN19
idR6[5] => Mux74.IN20
idR6[5] => Mux42.IN9
idR6[5] => Mux26.IN9
idR6[5] => Mux10.IN9
idR6[6] => Mux73.IN19
idR6[6] => Mux73.IN20
idR6[6] => Mux41.IN9
idR6[6] => Mux25.IN9
idR6[6] => Mux9.IN9
idR6[7] => Mux72.IN19
idR6[7] => Mux72.IN20
idR6[7] => Mux40.IN9
idR6[7] => Mux24.IN9
idR6[7] => Mux8.IN9
idR6[8] => Mux71.IN19
idR6[8] => Mux71.IN20
idR6[8] => Mux39.IN9
idR6[8] => Mux23.IN9
idR6[8] => Mux7.IN9
idR6[9] => Mux70.IN19
idR6[9] => Mux70.IN20
idR6[9] => Mux38.IN9
idR6[9] => Mux22.IN9
idR6[9] => Mux6.IN9
idR6[10] => Mux69.IN19
idR6[10] => Mux69.IN20
idR6[10] => Mux37.IN9
idR6[10] => Mux21.IN9
idR6[10] => Mux5.IN9
idR6[11] => Mux68.IN19
idR6[11] => Mux68.IN20
idR6[11] => Mux36.IN9
idR6[11] => Mux20.IN9
idR6[11] => Mux4.IN9
idR6[12] => Mux67.IN19
idR6[12] => Mux67.IN20
idR6[12] => Mux35.IN9
idR6[12] => Mux19.IN9
idR6[12] => Mux3.IN9
idR6[13] => Mux66.IN19
idR6[13] => Mux66.IN20
idR6[13] => Mux34.IN9
idR6[13] => Mux18.IN9
idR6[13] => Mux2.IN9
idR6[14] => Mux65.IN19
idR6[14] => Mux65.IN20
idR6[14] => Mux33.IN9
idR6[14] => Mux17.IN9
idR6[14] => Mux1.IN9
idR6[15] => Mux64.IN19
idR6[15] => Mux64.IN20
idR6[15] => Mux32.IN9
idR6[15] => Mux16.IN9
idR6[15] => Mux0.IN9
idR7[0] => Mux47.IN10
idR7[0] => Mux31.IN10
idR7[0] => Mux15.IN10
idR7[1] => Mux46.IN10
idR7[1] => Mux30.IN10
idR7[1] => Mux14.IN10
idR7[2] => Mux45.IN10
idR7[2] => Mux29.IN10
idR7[2] => Mux13.IN10
idR7[3] => Mux44.IN10
idR7[3] => Mux28.IN10
idR7[3] => Mux12.IN10
idR7[4] => Mux43.IN10
idR7[4] => Mux27.IN10
idR7[4] => Mux11.IN10
idR7[5] => Mux42.IN10
idR7[5] => Mux26.IN10
idR7[5] => Mux10.IN10
idR7[6] => Mux41.IN10
idR7[6] => Mux25.IN10
idR7[6] => Mux9.IN10
idR7[7] => Mux40.IN10
idR7[7] => Mux24.IN10
idR7[7] => Mux8.IN10
idR7[8] => Mux39.IN10
idR7[8] => Mux23.IN10
idR7[8] => Mux7.IN10
idR7[9] => Mux38.IN10
idR7[9] => Mux22.IN10
idR7[9] => Mux6.IN10
idR7[10] => Mux37.IN10
idR7[10] => Mux21.IN10
idR7[10] => Mux5.IN10
idR7[11] => Mux36.IN10
idR7[11] => Mux20.IN10
idR7[11] => Mux4.IN10
idR7[12] => Mux35.IN10
idR7[12] => Mux19.IN10
idR7[12] => Mux3.IN10
idR7[13] => Mux34.IN10
idR7[13] => Mux18.IN10
idR7[13] => Mux2.IN10
idR7[14] => Mux33.IN10
idR7[14] => Mux17.IN10
idR7[14] => Mux1.IN10
idR7[15] => Mux32.IN10
idR7[15] => Mux16.IN10
idR7[15] => Mux0.IN10
idA[0] <= idA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[1] <= idA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[2] <= idA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[3] <= idA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[4] <= idA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[5] <= idA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[6] <= idA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[7] <= idA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[8] <= idA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[9] <= idA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[10] <= idA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[11] <= idA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[12] <= idA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[13] <= idA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[14] <= idA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idA[15] <= idA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[0] <= idB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[1] <= idB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[2] <= idB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[3] <= idB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[4] <= idB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[5] <= idB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[6] <= idB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[7] <= idB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[8] <= idB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[9] <= idB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[10] <= idB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[11] <= idB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[12] <= idB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[13] <= idB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[14] <= idB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idB[15] <= idB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[0] <= idImm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[1] <= idImm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[2] <= idImm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[3] <= idImm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[4] <= idImm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[5] <= idImm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[6] <= idImm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[7] <= idImm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[8] <= idImm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[9] <= idImm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[10] <= idImm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[11] <= idImm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[12] <= idImm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[13] <= idImm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[14] <= idImm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idImm[15] <= idImm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[0] <= idIRout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[1] <= idIRout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[2] <= idIRout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[3] <= idIRout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[4] <= idIRout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[5] <= idIRout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[6] <= idIRout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[7] <= idIRout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[8] <= idIRout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[9] <= idIRout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[10] <= idIRout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[11] <= idIRout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[12] <= idIRout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[13] <= idIRout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[14] <= idIRout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idIRout[15] <= idIRout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[0] <= idNPCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[1] <= idNPCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[2] <= idNPCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[3] <= idNPCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[4] <= idNPCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[5] <= idNPCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[6] <= idNPCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[7] <= idNPCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[8] <= idNPCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[9] <= idNPCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[10] <= idNPCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[11] <= idNPCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[12] <= idNPCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[13] <= idNPCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[14] <= idNPCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idNPCout[15] <= idNPCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[0] <= idPCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[1] <= idPCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[2] <= idPCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[3] <= idPCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[4] <= idPCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[5] <= idPCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[6] <= idPCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[7] <= idPCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[8] <= idPCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[9] <= idPCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[10] <= idPCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[11] <= idPCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[12] <= idPCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[13] <= idPCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[14] <= idPCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idPCout[15] <= idPCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idCond <= idCond~reg0.DB_MAX_OUTPUT_PORT_TYPE
idEXCout <= idEXCout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LC3|LC3_sim:inst|FD:myfd
_idexA[0] => _fd_A~335.DATAA
_idexA[0] => _fd_A~271.DATAA
_idexA[0] => _fd_A~255.DATAA
_idexA[0] => _fd_A~239.DATAA
_idexA[0] => _fd_A~175.DATAA
_idexA[0] => _fd_A~159.DATAA
_idexA[0] => _fd_A~143.DATAA
_idexA[0] => _fd_A~79.DATAA
_idexA[0] => _fd_A~47.DATAA
_idexA[0] => _fd_A~15.DATAA
_idexA[1] => _fd_A~334.DATAA
_idexA[1] => _fd_A~270.DATAA
_idexA[1] => _fd_A~254.DATAA
_idexA[1] => _fd_A~238.DATAA
_idexA[1] => _fd_A~174.DATAA
_idexA[1] => _fd_A~158.DATAA
_idexA[1] => _fd_A~142.DATAA
_idexA[1] => _fd_A~78.DATAA
_idexA[1] => _fd_A~46.DATAA
_idexA[1] => _fd_A~14.DATAA
_idexA[2] => _fd_A~333.DATAA
_idexA[2] => _fd_A~269.DATAA
_idexA[2] => _fd_A~253.DATAA
_idexA[2] => _fd_A~237.DATAA
_idexA[2] => _fd_A~173.DATAA
_idexA[2] => _fd_A~157.DATAA
_idexA[2] => _fd_A~141.DATAA
_idexA[2] => _fd_A~77.DATAA
_idexA[2] => _fd_A~45.DATAA
_idexA[2] => _fd_A~13.DATAA
_idexA[3] => _fd_A~332.DATAA
_idexA[3] => _fd_A~268.DATAA
_idexA[3] => _fd_A~252.DATAA
_idexA[3] => _fd_A~236.DATAA
_idexA[3] => _fd_A~172.DATAA
_idexA[3] => _fd_A~156.DATAA
_idexA[3] => _fd_A~140.DATAA
_idexA[3] => _fd_A~76.DATAA
_idexA[3] => _fd_A~44.DATAA
_idexA[3] => _fd_A~12.DATAA
_idexA[4] => _fd_A~331.DATAA
_idexA[4] => _fd_A~267.DATAA
_idexA[4] => _fd_A~251.DATAA
_idexA[4] => _fd_A~235.DATAA
_idexA[4] => _fd_A~171.DATAA
_idexA[4] => _fd_A~155.DATAA
_idexA[4] => _fd_A~139.DATAA
_idexA[4] => _fd_A~75.DATAA
_idexA[4] => _fd_A~43.DATAA
_idexA[4] => _fd_A~11.DATAA
_idexA[5] => _fd_A~330.DATAA
_idexA[5] => _fd_A~266.DATAA
_idexA[5] => _fd_A~250.DATAA
_idexA[5] => _fd_A~234.DATAA
_idexA[5] => _fd_A~170.DATAA
_idexA[5] => _fd_A~154.DATAA
_idexA[5] => _fd_A~138.DATAA
_idexA[5] => _fd_A~74.DATAA
_idexA[5] => _fd_A~42.DATAA
_idexA[5] => _fd_A~10.DATAA
_idexA[6] => _fd_A~329.DATAA
_idexA[6] => _fd_A~265.DATAA
_idexA[6] => _fd_A~249.DATAA
_idexA[6] => _fd_A~233.DATAA
_idexA[6] => _fd_A~169.DATAA
_idexA[6] => _fd_A~153.DATAA
_idexA[6] => _fd_A~137.DATAA
_idexA[6] => _fd_A~73.DATAA
_idexA[6] => _fd_A~41.DATAA
_idexA[6] => _fd_A~9.DATAA
_idexA[7] => _fd_A~328.DATAA
_idexA[7] => _fd_A~264.DATAA
_idexA[7] => _fd_A~248.DATAA
_idexA[7] => _fd_A~232.DATAA
_idexA[7] => _fd_A~168.DATAA
_idexA[7] => _fd_A~152.DATAA
_idexA[7] => _fd_A~136.DATAA
_idexA[7] => _fd_A~72.DATAA
_idexA[7] => _fd_A~40.DATAA
_idexA[7] => _fd_A~8.DATAA
_idexA[8] => _fd_A~327.DATAA
_idexA[8] => _fd_A~263.DATAA
_idexA[8] => _fd_A~247.DATAA
_idexA[8] => _fd_A~231.DATAA
_idexA[8] => _fd_A~167.DATAA
_idexA[8] => _fd_A~151.DATAA
_idexA[8] => _fd_A~135.DATAA
_idexA[8] => _fd_A~71.DATAA
_idexA[8] => _fd_A~39.DATAA
_idexA[8] => _fd_A~7.DATAA
_idexA[9] => _fd_A~326.DATAA
_idexA[9] => _fd_A~262.DATAA
_idexA[9] => _fd_A~246.DATAA
_idexA[9] => _fd_A~230.DATAA
_idexA[9] => _fd_A~166.DATAA
_idexA[9] => _fd_A~150.DATAA
_idexA[9] => _fd_A~134.DATAA
_idexA[9] => _fd_A~70.DATAA
_idexA[9] => _fd_A~38.DATAA
_idexA[9] => _fd_A~6.DATAA
_idexA[10] => _fd_A~325.DATAA
_idexA[10] => _fd_A~261.DATAA
_idexA[10] => _fd_A~245.DATAA
_idexA[10] => _fd_A~229.DATAA
_idexA[10] => _fd_A~165.DATAA
_idexA[10] => _fd_A~149.DATAA
_idexA[10] => _fd_A~133.DATAA
_idexA[10] => _fd_A~69.DATAA
_idexA[10] => _fd_A~37.DATAA
_idexA[10] => _fd_A~5.DATAA
_idexA[11] => _fd_A~324.DATAA
_idexA[11] => _fd_A~260.DATAA
_idexA[11] => _fd_A~244.DATAA
_idexA[11] => _fd_A~228.DATAA
_idexA[11] => _fd_A~164.DATAA
_idexA[11] => _fd_A~148.DATAA
_idexA[11] => _fd_A~132.DATAA
_idexA[11] => _fd_A~68.DATAA
_idexA[11] => _fd_A~36.DATAA
_idexA[11] => _fd_A~4.DATAA
_idexA[12] => _fd_A~323.DATAA
_idexA[12] => _fd_A~259.DATAA
_idexA[12] => _fd_A~243.DATAA
_idexA[12] => _fd_A~227.DATAA
_idexA[12] => _fd_A~163.DATAA
_idexA[12] => _fd_A~147.DATAA
_idexA[12] => _fd_A~131.DATAA
_idexA[12] => _fd_A~67.DATAA
_idexA[12] => _fd_A~35.DATAA
_idexA[12] => _fd_A~3.DATAA
_idexA[13] => _fd_A~322.DATAA
_idexA[13] => _fd_A~258.DATAA
_idexA[13] => _fd_A~242.DATAA
_idexA[13] => _fd_A~226.DATAA
_idexA[13] => _fd_A~162.DATAA
_idexA[13] => _fd_A~146.DATAA
_idexA[13] => _fd_A~130.DATAA
_idexA[13] => _fd_A~66.DATAA
_idexA[13] => _fd_A~34.DATAA
_idexA[13] => _fd_A~2.DATAA
_idexA[14] => _fd_A~321.DATAA
_idexA[14] => _fd_A~257.DATAA
_idexA[14] => _fd_A~241.DATAA
_idexA[14] => _fd_A~225.DATAA
_idexA[14] => _fd_A~161.DATAA
_idexA[14] => _fd_A~145.DATAA
_idexA[14] => _fd_A~129.DATAA
_idexA[14] => _fd_A~65.DATAA
_idexA[14] => _fd_A~33.DATAA
_idexA[14] => _fd_A~1.DATAA
_idexA[15] => _fd_A~320.DATAA
_idexA[15] => _fd_A~256.DATAA
_idexA[15] => _fd_A~240.DATAA
_idexA[15] => _fd_A~224.DATAA
_idexA[15] => _fd_A~160.DATAA
_idexA[15] => _fd_A~144.DATAA
_idexA[15] => _fd_A~128.DATAA
_idexA[15] => _fd_A~64.DATAA
_idexA[15] => _fd_A~32.DATAA
_idexA[15] => _fd_A~0.DATAA
_idexB[0] => _fd_B~239.DATAA
_idexB[0] => _fd_B~207.DATAA
_idexB[0] => _fd_B~191.DATAA
_idexB[0] => _fd_B~175.DATAA
_idexB[0] => _fd_B~143.DATAA
_idexB[0] => _fd_B~127.DATAA
_idexB[0] => _fd_B~111.DATAA
_idexB[0] => _fd_B~79.DATAA
_idexB[0] => _fd_B~47.DATAA
_idexB[0] => _fd_B~15.DATAA
_idexB[1] => _fd_B~238.DATAA
_idexB[1] => _fd_B~206.DATAA
_idexB[1] => _fd_B~190.DATAA
_idexB[1] => _fd_B~174.DATAA
_idexB[1] => _fd_B~142.DATAA
_idexB[1] => _fd_B~126.DATAA
_idexB[1] => _fd_B~110.DATAA
_idexB[1] => _fd_B~78.DATAA
_idexB[1] => _fd_B~46.DATAA
_idexB[1] => _fd_B~14.DATAA
_idexB[2] => _fd_B~237.DATAA
_idexB[2] => _fd_B~205.DATAA
_idexB[2] => _fd_B~189.DATAA
_idexB[2] => _fd_B~173.DATAA
_idexB[2] => _fd_B~141.DATAA
_idexB[2] => _fd_B~125.DATAA
_idexB[2] => _fd_B~109.DATAA
_idexB[2] => _fd_B~77.DATAA
_idexB[2] => _fd_B~45.DATAA
_idexB[2] => _fd_B~13.DATAA
_idexB[3] => _fd_B~236.DATAA
_idexB[3] => _fd_B~204.DATAA
_idexB[3] => _fd_B~188.DATAA
_idexB[3] => _fd_B~172.DATAA
_idexB[3] => _fd_B~140.DATAA
_idexB[3] => _fd_B~124.DATAA
_idexB[3] => _fd_B~108.DATAA
_idexB[3] => _fd_B~76.DATAA
_idexB[3] => _fd_B~44.DATAA
_idexB[3] => _fd_B~12.DATAA
_idexB[4] => _fd_B~235.DATAA
_idexB[4] => _fd_B~203.DATAA
_idexB[4] => _fd_B~187.DATAA
_idexB[4] => _fd_B~171.DATAA
_idexB[4] => _fd_B~139.DATAA
_idexB[4] => _fd_B~123.DATAA
_idexB[4] => _fd_B~107.DATAA
_idexB[4] => _fd_B~75.DATAA
_idexB[4] => _fd_B~43.DATAA
_idexB[4] => _fd_B~11.DATAA
_idexB[5] => _fd_B~234.DATAA
_idexB[5] => _fd_B~202.DATAA
_idexB[5] => _fd_B~186.DATAA
_idexB[5] => _fd_B~170.DATAA
_idexB[5] => _fd_B~138.DATAA
_idexB[5] => _fd_B~122.DATAA
_idexB[5] => _fd_B~106.DATAA
_idexB[5] => _fd_B~74.DATAA
_idexB[5] => _fd_B~42.DATAA
_idexB[5] => _fd_B~10.DATAA
_idexB[6] => _fd_B~233.DATAA
_idexB[6] => _fd_B~201.DATAA
_idexB[6] => _fd_B~185.DATAA
_idexB[6] => _fd_B~169.DATAA
_idexB[6] => _fd_B~137.DATAA
_idexB[6] => _fd_B~121.DATAA
_idexB[6] => _fd_B~105.DATAA
_idexB[6] => _fd_B~73.DATAA
_idexB[6] => _fd_B~41.DATAA
_idexB[6] => _fd_B~9.DATAA
_idexB[7] => _fd_B~232.DATAA
_idexB[7] => _fd_B~200.DATAA
_idexB[7] => _fd_B~184.DATAA
_idexB[7] => _fd_B~168.DATAA
_idexB[7] => _fd_B~136.DATAA
_idexB[7] => _fd_B~120.DATAA
_idexB[7] => _fd_B~104.DATAA
_idexB[7] => _fd_B~72.DATAA
_idexB[7] => _fd_B~40.DATAA
_idexB[7] => _fd_B~8.DATAA
_idexB[8] => _fd_B~231.DATAA
_idexB[8] => _fd_B~199.DATAA
_idexB[8] => _fd_B~183.DATAA
_idexB[8] => _fd_B~167.DATAA
_idexB[8] => _fd_B~135.DATAA
_idexB[8] => _fd_B~119.DATAA
_idexB[8] => _fd_B~103.DATAA
_idexB[8] => _fd_B~71.DATAA
_idexB[8] => _fd_B~39.DATAA
_idexB[8] => _fd_B~7.DATAA
_idexB[9] => _fd_B~230.DATAA
_idexB[9] => _fd_B~198.DATAA
_idexB[9] => _fd_B~182.DATAA
_idexB[9] => _fd_B~166.DATAA
_idexB[9] => _fd_B~134.DATAA
_idexB[9] => _fd_B~118.DATAA
_idexB[9] => _fd_B~102.DATAA
_idexB[9] => _fd_B~70.DATAA
_idexB[9] => _fd_B~38.DATAA
_idexB[9] => _fd_B~6.DATAA
_idexB[10] => _fd_B~229.DATAA
_idexB[10] => _fd_B~197.DATAA
_idexB[10] => _fd_B~181.DATAA
_idexB[10] => _fd_B~165.DATAA
_idexB[10] => _fd_B~133.DATAA
_idexB[10] => _fd_B~117.DATAA
_idexB[10] => _fd_B~101.DATAA
_idexB[10] => _fd_B~69.DATAA
_idexB[10] => _fd_B~37.DATAA
_idexB[10] => _fd_B~5.DATAA
_idexB[11] => _fd_B~228.DATAA
_idexB[11] => _fd_B~196.DATAA
_idexB[11] => _fd_B~180.DATAA
_idexB[11] => _fd_B~164.DATAA
_idexB[11] => _fd_B~132.DATAA
_idexB[11] => _fd_B~116.DATAA
_idexB[11] => _fd_B~100.DATAA
_idexB[11] => _fd_B~68.DATAA
_idexB[11] => _fd_B~36.DATAA
_idexB[11] => _fd_B~4.DATAA
_idexB[12] => _fd_B~227.DATAA
_idexB[12] => _fd_B~195.DATAA
_idexB[12] => _fd_B~179.DATAA
_idexB[12] => _fd_B~163.DATAA
_idexB[12] => _fd_B~131.DATAA
_idexB[12] => _fd_B~115.DATAA
_idexB[12] => _fd_B~99.DATAA
_idexB[12] => _fd_B~67.DATAA
_idexB[12] => _fd_B~35.DATAA
_idexB[12] => _fd_B~3.DATAA
_idexB[13] => _fd_B~226.DATAA
_idexB[13] => _fd_B~194.DATAA
_idexB[13] => _fd_B~178.DATAA
_idexB[13] => _fd_B~162.DATAA
_idexB[13] => _fd_B~130.DATAA
_idexB[13] => _fd_B~114.DATAA
_idexB[13] => _fd_B~98.DATAA
_idexB[13] => _fd_B~66.DATAA
_idexB[13] => _fd_B~34.DATAA
_idexB[13] => _fd_B~2.DATAA
_idexB[14] => _fd_B~225.DATAA
_idexB[14] => _fd_B~193.DATAA
_idexB[14] => _fd_B~177.DATAA
_idexB[14] => _fd_B~161.DATAA
_idexB[14] => _fd_B~129.DATAA
_idexB[14] => _fd_B~113.DATAA
_idexB[14] => _fd_B~97.DATAA
_idexB[14] => _fd_B~65.DATAA
_idexB[14] => _fd_B~33.DATAA
_idexB[14] => _fd_B~1.DATAA
_idexB[15] => _fd_B~224.DATAA
_idexB[15] => _fd_B~192.DATAA
_idexB[15] => _fd_B~176.DATAA
_idexB[15] => _fd_B~160.DATAA
_idexB[15] => _fd_B~128.DATAA
_idexB[15] => _fd_B~112.DATAA
_idexB[15] => _fd_B~96.DATAA
_idexB[15] => _fd_B~64.DATAA
_idexB[15] => _fd_B~32.DATAA
_idexB[15] => _fd_B~0.DATAA
idexIR[0] => Equal13.IN2
idexIR[0] => Equal0.IN2
idexIR[0] => Equal18.IN0
idexIR[1] => Equal13.IN1
idexIR[1] => Equal0.IN1
idexIR[1] => Equal18.IN2
idexIR[2] => Equal13.IN0
idexIR[2] => Equal0.IN0
idexIR[2] => Equal18.IN3
idexIR[3] => Equal18.IN4
idexIR[4] => Equal18.IN5
idexIR[5] => always0~23.IN0
idexIR[5] => always0~21.IN0
idexIR[5] => always0~15.IN0
idexIR[5] => always0~16.IN0
idexIR[5] => Equal18.IN1
idexIR[6] => Equal23.IN2
idexIR[6] => Equal2.IN2
idexIR[7] => Equal23.IN1
idexIR[7] => Equal2.IN1
idexIR[8] => Equal23.IN0
idexIR[8] => Equal2.IN0
idexIR[9] => Equal16.IN2
idexIR[9] => Equal1.IN2
idexIR[10] => Equal16.IN1
idexIR[10] => Equal1.IN1
idexIR[11] => Equal16.IN0
idexIR[11] => Equal1.IN0
idexIR[12] => Equal14.IN0
idexIR[12] => Equal15.IN0
idexIR[12] => Equal17.IN0
idexIR[12] => Equal19.IN1
idexIR[12] => Equal20.IN2
idexIR[12] => Equal21.IN0
idexIR[12] => Equal22.IN0
idexIR[13] => Equal14.IN1
idexIR[13] => Equal15.IN1
idexIR[13] => Equal17.IN2
idexIR[13] => Equal19.IN2
idexIR[13] => Equal20.IN0
idexIR[13] => Equal21.IN2
idexIR[13] => Equal22.IN1
idexIR[14] => Equal14.IN2
idexIR[14] => Equal15.IN2
idexIR[14] => Equal17.IN3
idexIR[14] => Equal19.IN0
idexIR[14] => Equal20.IN1
idexIR[14] => Equal21.IN1
idexIR[14] => Equal22.IN2
idexIR[15] => Equal14.IN3
idexIR[15] => Equal17.IN1
idexIR[15] => Equal20.IN3
idexIR[15] => Equal21.IN3
idexIR[15] => Equal22.IN3
exmemIR[0] => Equal7.IN2
exmemIR[0] => Equal12.IN0
exmemIR[1] => Equal7.IN0
exmemIR[1] => Equal12.IN1
exmemIR[2] => Equal7.IN3
exmemIR[2] => Equal12.IN2
exmemIR[3] => Equal7.IN4
exmemIR[3] => Equal12.IN3
exmemIR[4] => Equal7.IN5
exmemIR[4] => Equal12.IN4
exmemIR[5] => Equal7.IN1
exmemIR[5] => Equal12.IN5
exmemIR[6] => ~NO_FANOUT~
exmemIR[7] => ~NO_FANOUT~
exmemIR[8] => ~NO_FANOUT~
exmemIR[9] => Equal2.IN5
exmemIR[9] => Equal1.IN5
exmemIR[9] => Equal0.IN5
exmemIR[10] => Equal2.IN4
exmemIR[10] => Equal1.IN4
exmemIR[10] => Equal0.IN4
exmemIR[11] => Equal2.IN3
exmemIR[11] => Equal1.IN3
exmemIR[11] => Equal0.IN3
exmemIR[12] => Equal3.IN1
exmemIR[12] => Equal4.IN0
exmemIR[12] => Equal5.IN0
exmemIR[12] => Equal6.IN0
exmemIR[13] => Equal3.IN0
exmemIR[13] => Equal4.IN1
exmemIR[13] => Equal5.IN2
exmemIR[13] => Equal6.IN2
exmemIR[14] => Equal4.IN2
exmemIR[14] => Equal5.IN1
exmemIR[14] => Equal6.IN3
exmemIR[15] => Equal4.IN3
exmemIR[15] => Equal5.IN3
exmemIR[15] => Equal6.IN1
memwbIR[0] => ~NO_FANOUT~
memwbIR[1] => ~NO_FANOUT~
memwbIR[2] => ~NO_FANOUT~
memwbIR[3] => ~NO_FANOUT~
memwbIR[4] => ~NO_FANOUT~
memwbIR[5] => ~NO_FANOUT~
memwbIR[6] => ~NO_FANOUT~
memwbIR[7] => ~NO_FANOUT~
memwbIR[8] => ~NO_FANOUT~
memwbIR[9] => Equal23.IN5
memwbIR[9] => Equal16.IN5
memwbIR[9] => Equal13.IN5
memwbIR[10] => Equal23.IN4
memwbIR[10] => Equal16.IN4
memwbIR[10] => Equal13.IN4
memwbIR[11] => Equal23.IN3
memwbIR[11] => Equal16.IN3
memwbIR[11] => Equal13.IN3
memwbIR[12] => Equal8.IN1
memwbIR[12] => Equal9.IN0
memwbIR[12] => Equal10.IN0
memwbIR[12] => Equal11.IN0
memwbIR[13] => Equal8.IN0
memwbIR[13] => Equal9.IN1
memwbIR[13] => Equal10.IN2
memwbIR[13] => Equal11.IN2
memwbIR[14] => Equal9.IN2
memwbIR[14] => Equal10.IN1
memwbIR[14] => Equal11.IN3
memwbIR[15] => Equal9.IN3
memwbIR[15] => Equal10.IN3
memwbIR[15] => Equal11.IN1
exmemALUout[0] => _fd_A~159.DATAB
exmemALUout[0] => _fd_A~143.DATAB
exmemALUout[0] => _fd_B~127.DATAB
exmemALUout[0] => _fd_B~111.DATAB
exmemALUout[0] => _fd_A~63.DATAB
exmemALUout[0] => _fd_A~31.DATAB
exmemALUout[0] => _fd_B~63.DATAB
exmemALUout[0] => _fd_B~31.DATAB
exmemALUout[1] => _fd_A~158.DATAB
exmemALUout[1] => _fd_A~142.DATAB
exmemALUout[1] => _fd_B~126.DATAB
exmemALUout[1] => _fd_B~110.DATAB
exmemALUout[1] => _fd_A~62.DATAB
exmemALUout[1] => _fd_A~30.DATAB
exmemALUout[1] => _fd_B~62.DATAB
exmemALUout[1] => _fd_B~30.DATAB
exmemALUout[2] => _fd_A~157.DATAB
exmemALUout[2] => _fd_A~141.DATAB
exmemALUout[2] => _fd_B~125.DATAB
exmemALUout[2] => _fd_B~109.DATAB
exmemALUout[2] => _fd_A~61.DATAB
exmemALUout[2] => _fd_A~29.DATAB
exmemALUout[2] => _fd_B~61.DATAB
exmemALUout[2] => _fd_B~29.DATAB
exmemALUout[3] => _fd_A~156.DATAB
exmemALUout[3] => _fd_A~140.DATAB
exmemALUout[3] => _fd_B~124.DATAB
exmemALUout[3] => _fd_B~108.DATAB
exmemALUout[3] => _fd_A~60.DATAB
exmemALUout[3] => _fd_A~28.DATAB
exmemALUout[3] => _fd_B~60.DATAB
exmemALUout[3] => _fd_B~28.DATAB
exmemALUout[4] => _fd_A~155.DATAB
exmemALUout[4] => _fd_A~139.DATAB
exmemALUout[4] => _fd_B~123.DATAB
exmemALUout[4] => _fd_B~107.DATAB
exmemALUout[4] => _fd_A~59.DATAB
exmemALUout[4] => _fd_A~27.DATAB
exmemALUout[4] => _fd_B~59.DATAB
exmemALUout[4] => _fd_B~27.DATAB
exmemALUout[5] => _fd_A~154.DATAB
exmemALUout[5] => _fd_A~138.DATAB
exmemALUout[5] => _fd_B~122.DATAB
exmemALUout[5] => _fd_B~106.DATAB
exmemALUout[5] => _fd_A~58.DATAB
exmemALUout[5] => _fd_A~26.DATAB
exmemALUout[5] => _fd_B~58.DATAB
exmemALUout[5] => _fd_B~26.DATAB
exmemALUout[6] => _fd_A~153.DATAB
exmemALUout[6] => _fd_A~137.DATAB
exmemALUout[6] => _fd_B~121.DATAB
exmemALUout[6] => _fd_B~105.DATAB
exmemALUout[6] => _fd_A~57.DATAB
exmemALUout[6] => _fd_A~25.DATAB
exmemALUout[6] => _fd_B~57.DATAB
exmemALUout[6] => _fd_B~25.DATAB
exmemALUout[7] => _fd_A~152.DATAB
exmemALUout[7] => _fd_A~136.DATAB
exmemALUout[7] => _fd_B~120.DATAB
exmemALUout[7] => _fd_B~104.DATAB
exmemALUout[7] => _fd_A~56.DATAB
exmemALUout[7] => _fd_A~24.DATAB
exmemALUout[7] => _fd_B~56.DATAB
exmemALUout[7] => _fd_B~24.DATAB
exmemALUout[8] => _fd_A~151.DATAB
exmemALUout[8] => _fd_A~135.DATAB
exmemALUout[8] => _fd_B~119.DATAB
exmemALUout[8] => _fd_B~103.DATAB
exmemALUout[8] => _fd_A~55.DATAB
exmemALUout[8] => _fd_A~23.DATAB
exmemALUout[8] => _fd_B~55.DATAB
exmemALUout[8] => _fd_B~23.DATAB
exmemALUout[9] => _fd_A~150.DATAB
exmemALUout[9] => _fd_A~134.DATAB
exmemALUout[9] => _fd_B~118.DATAB
exmemALUout[9] => _fd_B~102.DATAB
exmemALUout[9] => _fd_A~54.DATAB
exmemALUout[9] => _fd_A~22.DATAB
exmemALUout[9] => _fd_B~54.DATAB
exmemALUout[9] => _fd_B~22.DATAB
exmemALUout[10] => _fd_A~149.DATAB
exmemALUout[10] => _fd_A~133.DATAB
exmemALUout[10] => _fd_B~117.DATAB
exmemALUout[10] => _fd_B~101.DATAB
exmemALUout[10] => _fd_A~53.DATAB
exmemALUout[10] => _fd_A~21.DATAB
exmemALUout[10] => _fd_B~53.DATAB
exmemALUout[10] => _fd_B~21.DATAB
exmemALUout[11] => _fd_A~148.DATAB
exmemALUout[11] => _fd_A~132.DATAB
exmemALUout[11] => _fd_B~116.DATAB
exmemALUout[11] => _fd_B~100.DATAB
exmemALUout[11] => _fd_A~52.DATAB
exmemALUout[11] => _fd_A~20.DATAB
exmemALUout[11] => _fd_B~52.DATAB
exmemALUout[11] => _fd_B~20.DATAB
exmemALUout[12] => _fd_A~147.DATAB
exmemALUout[12] => _fd_A~131.DATAB
exmemALUout[12] => _fd_B~115.DATAB
exmemALUout[12] => _fd_B~99.DATAB
exmemALUout[12] => _fd_A~51.DATAB
exmemALUout[12] => _fd_A~19.DATAB
exmemALUout[12] => _fd_B~51.DATAB
exmemALUout[12] => _fd_B~19.DATAB
exmemALUout[13] => _fd_A~146.DATAB
exmemALUout[13] => _fd_A~130.DATAB
exmemALUout[13] => _fd_B~114.DATAB
exmemALUout[13] => _fd_B~98.DATAB
exmemALUout[13] => _fd_A~50.DATAB
exmemALUout[13] => _fd_A~18.DATAB
exmemALUout[13] => _fd_B~50.DATAB
exmemALUout[13] => _fd_B~18.DATAB
exmemALUout[14] => _fd_A~145.DATAB
exmemALUout[14] => _fd_A~129.DATAB
exmemALUout[14] => _fd_B~113.DATAB
exmemALUout[14] => _fd_B~97.DATAB
exmemALUout[14] => _fd_A~49.DATAB
exmemALUout[14] => _fd_A~17.DATAB
exmemALUout[14] => _fd_B~49.DATAB
exmemALUout[14] => _fd_B~17.DATAB
exmemALUout[15] => _fd_A~144.DATAB
exmemALUout[15] => _fd_A~128.DATAB
exmemALUout[15] => _fd_B~112.DATAB
exmemALUout[15] => _fd_B~96.DATAB
exmemALUout[15] => _fd_A~48.DATAB
exmemALUout[15] => _fd_A~16.DATAB
exmemALUout[15] => _fd_B~48.DATAB
exmemALUout[15] => _fd_B~16.DATAB
memwbDataout[0] => _fd_A~255.DATAB
memwbDataout[0] => _fd_A~239.DATAB
memwbDataout[0] => _fd_B~191.DATAB
memwbDataout[0] => _fd_B~175.DATAB
memwbDataout[0] => _fd_A~47.DATAB
memwbDataout[0] => _fd_A~15.DATAB
memwbDataout[0] => _fd_B~47.DATAB
memwbDataout[0] => _fd_B~15.DATAB
memwbDataout[1] => _fd_A~254.DATAB
memwbDataout[1] => _fd_A~238.DATAB
memwbDataout[1] => _fd_B~190.DATAB
memwbDataout[1] => _fd_B~174.DATAB
memwbDataout[1] => _fd_A~46.DATAB
memwbDataout[1] => _fd_A~14.DATAB
memwbDataout[1] => _fd_B~46.DATAB
memwbDataout[1] => _fd_B~14.DATAB
memwbDataout[2] => _fd_A~253.DATAB
memwbDataout[2] => _fd_A~237.DATAB
memwbDataout[2] => _fd_B~189.DATAB
memwbDataout[2] => _fd_B~173.DATAB
memwbDataout[2] => _fd_A~45.DATAB
memwbDataout[2] => _fd_A~13.DATAB
memwbDataout[2] => _fd_B~45.DATAB
memwbDataout[2] => _fd_B~13.DATAB
memwbDataout[3] => _fd_A~252.DATAB
memwbDataout[3] => _fd_A~236.DATAB
memwbDataout[3] => _fd_B~188.DATAB
memwbDataout[3] => _fd_B~172.DATAB
memwbDataout[3] => _fd_A~44.DATAB
memwbDataout[3] => _fd_A~12.DATAB
memwbDataout[3] => _fd_B~44.DATAB
memwbDataout[3] => _fd_B~12.DATAB
memwbDataout[4] => _fd_A~251.DATAB
memwbDataout[4] => _fd_A~235.DATAB
memwbDataout[4] => _fd_B~187.DATAB
memwbDataout[4] => _fd_B~171.DATAB
memwbDataout[4] => _fd_A~43.DATAB
memwbDataout[4] => _fd_A~11.DATAB
memwbDataout[4] => _fd_B~43.DATAB
memwbDataout[4] => _fd_B~11.DATAB
memwbDataout[5] => _fd_A~250.DATAB
memwbDataout[5] => _fd_A~234.DATAB
memwbDataout[5] => _fd_B~186.DATAB
memwbDataout[5] => _fd_B~170.DATAB
memwbDataout[5] => _fd_A~42.DATAB
memwbDataout[5] => _fd_A~10.DATAB
memwbDataout[5] => _fd_B~42.DATAB
memwbDataout[5] => _fd_B~10.DATAB
memwbDataout[6] => _fd_A~249.DATAB
memwbDataout[6] => _fd_A~233.DATAB
memwbDataout[6] => _fd_B~185.DATAB
memwbDataout[6] => _fd_B~169.DATAB
memwbDataout[6] => _fd_A~41.DATAB
memwbDataout[6] => _fd_A~9.DATAB
memwbDataout[6] => _fd_B~41.DATAB
memwbDataout[6] => _fd_B~9.DATAB
memwbDataout[7] => _fd_A~248.DATAB
memwbDataout[7] => _fd_A~232.DATAB
memwbDataout[7] => _fd_B~184.DATAB
memwbDataout[7] => _fd_B~168.DATAB
memwbDataout[7] => _fd_A~40.DATAB
memwbDataout[7] => _fd_A~8.DATAB
memwbDataout[7] => _fd_B~40.DATAB
memwbDataout[7] => _fd_B~8.DATAB
memwbDataout[8] => _fd_A~247.DATAB
memwbDataout[8] => _fd_A~231.DATAB
memwbDataout[8] => _fd_B~183.DATAB
memwbDataout[8] => _fd_B~167.DATAB
memwbDataout[8] => _fd_A~39.DATAB
memwbDataout[8] => _fd_A~7.DATAB
memwbDataout[8] => _fd_B~39.DATAB
memwbDataout[8] => _fd_B~7.DATAB
memwbDataout[9] => _fd_A~246.DATAB
memwbDataout[9] => _fd_A~230.DATAB
memwbDataout[9] => _fd_B~182.DATAB
memwbDataout[9] => _fd_B~166.DATAB
memwbDataout[9] => _fd_A~38.DATAB
memwbDataout[9] => _fd_A~6.DATAB
memwbDataout[9] => _fd_B~38.DATAB
memwbDataout[9] => _fd_B~6.DATAB
memwbDataout[10] => _fd_A~245.DATAB
memwbDataout[10] => _fd_A~229.DATAB
memwbDataout[10] => _fd_B~181.DATAB
memwbDataout[10] => _fd_B~165.DATAB
memwbDataout[10] => _fd_A~37.DATAB
memwbDataout[10] => _fd_A~5.DATAB
memwbDataout[10] => _fd_B~37.DATAB
memwbDataout[10] => _fd_B~5.DATAB
memwbDataout[11] => _fd_A~244.DATAB
memwbDataout[11] => _fd_A~228.DATAB
memwbDataout[11] => _fd_B~180.DATAB
memwbDataout[11] => _fd_B~164.DATAB
memwbDataout[11] => _fd_A~36.DATAB
memwbDataout[11] => _fd_A~4.DATAB
memwbDataout[11] => _fd_B~36.DATAB
memwbDataout[11] => _fd_B~4.DATAB
memwbDataout[12] => _fd_A~243.DATAB
memwbDataout[12] => _fd_A~227.DATAB
memwbDataout[12] => _fd_B~179.DATAB
memwbDataout[12] => _fd_B~163.DATAB
memwbDataout[12] => _fd_A~35.DATAB
memwbDataout[12] => _fd_A~3.DATAB
memwbDataout[12] => _fd_B~35.DATAB
memwbDataout[12] => _fd_B~3.DATAB
memwbDataout[13] => _fd_A~242.DATAB
memwbDataout[13] => _fd_A~226.DATAB
memwbDataout[13] => _fd_B~178.DATAB
memwbDataout[13] => _fd_B~162.DATAB
memwbDataout[13] => _fd_A~34.DATAB
memwbDataout[13] => _fd_A~2.DATAB
memwbDataout[13] => _fd_B~34.DATAB
memwbDataout[13] => _fd_B~2.DATAB
memwbDataout[14] => _fd_A~241.DATAB
memwbDataout[14] => _fd_A~225.DATAB
memwbDataout[14] => _fd_B~177.DATAB
memwbDataout[14] => _fd_B~161.DATAB
memwbDataout[14] => _fd_A~33.DATAB
memwbDataout[14] => _fd_A~1.DATAB
memwbDataout[14] => _fd_B~33.DATAB
memwbDataout[14] => _fd_B~1.DATAB
memwbDataout[15] => _fd_A~240.DATAB
memwbDataout[15] => _fd_A~224.DATAB
memwbDataout[15] => _fd_B~176.DATAB
memwbDataout[15] => _fd_B~160.DATAB
memwbDataout[15] => _fd_A~32.DATAB
memwbDataout[15] => _fd_A~0.DATAB
memwbDataout[15] => _fd_B~32.DATAB
memwbDataout[15] => _fd_B~0.DATAB
_fd_A[0] <= _fd_A~367.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[1] <= _fd_A~366.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[2] <= _fd_A~365.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[3] <= _fd_A~364.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[4] <= _fd_A~363.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[5] <= _fd_A~362.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[6] <= _fd_A~361.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[7] <= _fd_A~360.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[8] <= _fd_A~359.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[9] <= _fd_A~358.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[10] <= _fd_A~357.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[11] <= _fd_A~356.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[12] <= _fd_A~355.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[13] <= _fd_A~354.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[14] <= _fd_A~353.DB_MAX_OUTPUT_PORT_TYPE
_fd_A[15] <= _fd_A~352.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[0] <= _fd_B~271.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[1] <= _fd_B~270.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[2] <= _fd_B~269.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[3] <= _fd_B~268.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[4] <= _fd_B~267.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[5] <= _fd_B~266.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[6] <= _fd_B~265.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[7] <= _fd_B~264.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[8] <= _fd_B~263.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[9] <= _fd_B~262.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[10] <= _fd_B~261.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[11] <= _fd_B~260.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[12] <= _fd_B~259.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[13] <= _fd_B~258.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[14] <= _fd_B~257.DB_MAX_OUTPUT_PORT_TYPE
_fd_B[15] <= _fd_B~256.DB_MAX_OUTPUT_PORT_TYPE


|LC3|LC3_sim:inst|EX:myex
clk => exNPCout[15]~reg0.CLK
clk => exNPCout[14]~reg0.CLK
clk => exNPCout[13]~reg0.CLK
clk => exNPCout[12]~reg0.CLK
clk => exNPCout[11]~reg0.CLK
clk => exNPCout[10]~reg0.CLK
clk => exNPCout[9]~reg0.CLK
clk => exNPCout[8]~reg0.CLK
clk => exNPCout[7]~reg0.CLK
clk => exNPCout[6]~reg0.CLK
clk => exNPCout[5]~reg0.CLK
clk => exNPCout[4]~reg0.CLK
clk => exNPCout[3]~reg0.CLK
clk => exNPCout[2]~reg0.CLK
clk => exNPCout[1]~reg0.CLK
clk => exNPCout[0]~reg0.CLK
clk => exIRout[15]~reg0.CLK
clk => exIRout[14]~reg0.CLK
clk => exIRout[13]~reg0.CLK
clk => exIRout[12]~reg0.CLK
clk => exIRout[11]~reg0.CLK
clk => exIRout[10]~reg0.CLK
clk => exIRout[9]~reg0.CLK
clk => exIRout[8]~reg0.CLK
clk => exIRout[7]~reg0.CLK
clk => exIRout[6]~reg0.CLK
clk => exIRout[5]~reg0.CLK
clk => exIRout[4]~reg0.CLK
clk => exIRout[3]~reg0.CLK
clk => exIRout[2]~reg0.CLK
clk => exIRout[1]~reg0.CLK
clk => exIRout[0]~reg0.CLK
clk => exALUoutput[15]~reg0.CLK
clk => exALUoutput[14]~reg0.CLK
clk => exALUoutput[13]~reg0.CLK
clk => exALUoutput[12]~reg0.CLK
clk => exALUoutput[11]~reg0.CLK
clk => exALUoutput[10]~reg0.CLK
clk => exALUoutput[9]~reg0.CLK
clk => exALUoutput[8]~reg0.CLK
clk => exALUoutput[7]~reg0.CLK
clk => exALUoutput[6]~reg0.CLK
clk => exALUoutput[5]~reg0.CLK
clk => exALUoutput[4]~reg0.CLK
clk => exALUoutput[3]~reg0.CLK
clk => exALUoutput[2]~reg0.CLK
clk => exALUoutput[1]~reg0.CLK
clk => exALUoutput[0]~reg0.CLK
clk => exTMP[15]~reg0.CLK
clk => exTMP[14]~reg0.CLK
clk => exTMP[13]~reg0.CLK
clk => exTMP[12]~reg0.CLK
clk => exTMP[11]~reg0.CLK
clk => exTMP[10]~reg0.CLK
clk => exTMP[9]~reg0.CLK
clk => exTMP[8]~reg0.CLK
clk => exTMP[7]~reg0.CLK
clk => exTMP[6]~reg0.CLK
clk => exTMP[5]~reg0.CLK
clk => exTMP[4]~reg0.CLK
clk => exTMP[3]~reg0.CLK
clk => exTMP[2]~reg0.CLK
clk => exTMP[1]~reg0.CLK
clk => exTMP[0]~reg0.CLK
clk => exCond~reg0.CLK
clk => exPCout[15]~reg0.CLK
clk => exPCout[14]~reg0.CLK
clk => exPCout[13]~reg0.CLK
clk => exPCout[12]~reg0.CLK
clk => exPCout[11]~reg0.CLK
clk => exPCout[10]~reg0.CLK
clk => exPCout[9]~reg0.CLK
clk => exPCout[8]~reg0.CLK
clk => exPCout[7]~reg0.CLK
clk => exPCout[6]~reg0.CLK
clk => exPCout[5]~reg0.CLK
clk => exPCout[4]~reg0.CLK
clk => exPCout[3]~reg0.CLK
clk => exPCout[2]~reg0.CLK
clk => exPCout[1]~reg0.CLK
clk => exPCout[0]~reg0.CLK
clk => exN~reg0.CLK
clk => exZ~reg0.CLK
clk => exP~reg0.CLK
clk => exVFp~reg0.CLK
clk => exVFn~reg0.CLK
reset => ~NO_FANOUT~
irq => exIRout~15.OUTPUTSELECT
irq => exIRout~14.OUTPUTSELECT
irq => exIRout~13.OUTPUTSELECT
irq => exIRout~12.OUTPUTSELECT
irq => exIRout~11.OUTPUTSELECT
irq => exIRout~10.OUTPUTSELECT
irq => exIRout~9.OUTPUTSELECT
irq => exIRout~8.OUTPUTSELECT
irq => exIRout~7.OUTPUTSELECT
irq => exIRout~6.OUTPUTSELECT
irq => exIRout~5.OUTPUTSELECT
irq => exIRout~4.OUTPUTSELECT
irq => exIRout~3.OUTPUTSELECT
irq => exIRout~2.OUTPUTSELECT
irq => exIRout~1.OUTPUTSELECT
irq => exIRout~0.OUTPUTSELECT
irq => always0~0.IN1
pause => always0~0.IN0
exA[0] => TMP[0].DATAB
exA[0] => Mux34.IN28
exA[0] => Mux34.IN29
exA[0] => ShiftRight0.IN16
exA[0] => ShiftLeft0.IN16
exA[0] => result~47.DATAA
exA[0] => Add1.IN16
exA[0] => result~16.IN0
exA[0] => result~0.IN0
exA[0] => Add0.IN16
exA[0] => exP~8.DATAB
exA[0] => exVFp~0.DATAB
exA[0] => Mux18.IN0
exA[1] => TMP[1].DATAB
exA[1] => Mux33.IN28
exA[1] => Mux33.IN29
exA[1] => ShiftRight0.IN15
exA[1] => ShiftLeft0.IN15
exA[1] => result~47.DATAB
exA[1] => result~46.DATAA
exA[1] => Add1.IN15
exA[1] => result~17.IN0
exA[1] => result~1.IN0
exA[1] => Add0.IN15
exA[1] => exZ~5.DATAB
exA[1] => Mux17.IN0
exA[2] => TMP[2].DATAB
exA[2] => Mux32.IN28
exA[2] => Mux32.IN29
exA[2] => ShiftRight0.IN14
exA[2] => ShiftLeft0.IN14
exA[2] => result~46.DATAB
exA[2] => result~45.DATAA
exA[2] => Add1.IN14
exA[2] => result~18.IN0
exA[2] => result~2.IN0
exA[2] => Add0.IN14
exA[2] => exN~11.DATAB
exA[2] => Mux16.IN0
exA[3] => TMP[3].DATAB
exA[3] => Mux31.IN28
exA[3] => Mux31.IN29
exA[3] => ShiftRight0.IN13
exA[3] => ShiftLeft0.IN13
exA[3] => result~45.DATAB
exA[3] => result~44.DATAA
exA[3] => Add1.IN13
exA[3] => result~19.IN0
exA[3] => result~3.IN0
exA[3] => Add0.IN13
exA[3] => exVFp~1.DATAB
exA[3] => Mux15.IN0
exA[4] => TMP[4].DATAB
exA[4] => Mux30.IN28
exA[4] => Mux30.IN29
exA[4] => ShiftRight0.IN12
exA[4] => ShiftLeft0.IN12
exA[4] => result~44.DATAB
exA[4] => result~43.DATAA
exA[4] => Add1.IN12
exA[4] => result~20.IN0
exA[4] => result~4.IN0
exA[4] => Add0.IN12
exA[4] => exVFn~0.DATAB
exA[4] => Mux14.IN0
exA[5] => TMP[5].DATAB
exA[5] => Mux29.IN28
exA[5] => Mux29.IN29
exA[5] => ShiftRight0.IN11
exA[5] => ShiftLeft0.IN11
exA[5] => result~43.DATAB
exA[5] => result~42.DATAA
exA[5] => Add1.IN11
exA[5] => result~21.IN0
exA[5] => result~5.IN0
exA[5] => Add0.IN11
exA[5] => Mux13.IN0
exA[6] => TMP[6].DATAB
exA[6] => Mux28.IN28
exA[6] => Mux28.IN29
exA[6] => ShiftRight0.IN10
exA[6] => ShiftLeft0.IN10
exA[6] => result~42.DATAB
exA[6] => result~41.DATAA
exA[6] => Add1.IN10
exA[6] => result~22.IN0
exA[6] => result~6.IN0
exA[6] => Add0.IN10
exA[6] => Mux12.IN0
exA[7] => TMP[7].DATAB
exA[7] => Mux27.IN28
exA[7] => Mux27.IN29
exA[7] => ShiftRight0.IN9
exA[7] => ShiftLeft0.IN9
exA[7] => result~41.DATAB
exA[7] => result~40.DATAA
exA[7] => Add1.IN9
exA[7] => result~23.IN0
exA[7] => result~7.IN0
exA[7] => Add0.IN9
exA[7] => Mux11.IN0
exA[8] => TMP[8].DATAB
exA[8] => Mux26.IN28
exA[8] => Mux26.IN29
exA[8] => ShiftRight0.IN8
exA[8] => ShiftLeft0.IN8
exA[8] => result~40.DATAB
exA[8] => result~39.DATAA
exA[8] => Add1.IN8
exA[8] => result~24.IN0
exA[8] => result~8.IN0
exA[8] => Add0.IN8
exA[8] => Mux10.IN0
exA[9] => TMP[9].DATAB
exA[9] => Mux25.IN28
exA[9] => Mux25.IN29
exA[9] => ShiftRight0.IN7
exA[9] => ShiftLeft0.IN7
exA[9] => result~39.DATAB
exA[9] => result~38.DATAA
exA[9] => Add1.IN7
exA[9] => result~25.IN0
exA[9] => result~9.IN0
exA[9] => Add0.IN7
exA[9] => Mux9.IN0
exA[10] => TMP[10].DATAB
exA[10] => Mux24.IN28
exA[10] => Mux24.IN29
exA[10] => ShiftRight0.IN6
exA[10] => ShiftLeft0.IN6
exA[10] => result~38.DATAB
exA[10] => result~37.DATAA
exA[10] => Add1.IN6
exA[10] => result~26.IN0
exA[10] => result~10.IN0
exA[10] => Add0.IN6
exA[10] => Mux8.IN0
exA[11] => TMP[11].DATAB
exA[11] => Mux23.IN28
exA[11] => Mux23.IN29
exA[11] => ShiftRight0.IN5
exA[11] => ShiftLeft0.IN5
exA[11] => result~37.DATAB
exA[11] => result~36.DATAA
exA[11] => Add1.IN5
exA[11] => result~27.IN0
exA[11] => result~11.IN0
exA[11] => Add0.IN5
exA[11] => Mux7.IN0
exA[12] => TMP[12].DATAB
exA[12] => Mux22.IN28
exA[12] => Mux22.IN29
exA[12] => ShiftRight0.IN4
exA[12] => ShiftLeft0.IN4
exA[12] => result~36.DATAB
exA[12] => result~35.DATAA
exA[12] => Add1.IN4
exA[12] => result~28.IN0
exA[12] => result~12.IN0
exA[12] => Add0.IN4
exA[12] => Mux6.IN0
exA[13] => TMP[13].DATAB
exA[13] => Mux21.IN28
exA[13] => Mux21.IN29
exA[13] => ShiftRight0.IN3
exA[13] => ShiftLeft0.IN3
exA[13] => result~35.DATAB
exA[13] => result~34.DATAA
exA[13] => Add1.IN3
exA[13] => result~29.IN0
exA[13] => result~13.IN0
exA[13] => Add0.IN3
exA[13] => Mux5.IN0
exA[14] => TMP[14].DATAB
exA[14] => Mux20.IN28
exA[14] => Mux20.IN29
exA[14] => ShiftRight0.IN2
exA[14] => ShiftLeft0.IN2
exA[14] => result~34.DATAB
exA[14] => result~33.DATAA
exA[14] => Add1.IN2
exA[14] => result~30.IN0
exA[14] => result~14.IN0
exA[14] => Add0.IN2
exA[14] => Mux4.IN0
exA[15] => TMP[15].DATAB
exA[15] => Mux19.IN28
exA[15] => Mux19.IN29
exA[15] => ShiftRight0.IN1
exA[15] => ShiftLeft0.IN1
exA[15] => result~33.DATAB
exA[15] => result~32.DATAA
exA[15] => Add1.IN1
exA[15] => result~31.IN0
exA[15] => result~15.IN0
exA[15] => Add0.IN1
exA[15] => exZ~2.IN0
exA[15] => exZ~0.IN0
exA[15] => exN~1.IN0
exA[15] => exN~6.IN0
exA[15] => Mux3.IN0
exB[0] => Add3.IN16
exB[0] => result~0.IN1
exB[0] => Add0.IN32
exB[1] => Add3.IN15
exB[1] => result~1.IN1
exB[1] => Add0.IN31
exB[2] => Add3.IN14
exB[2] => result~2.IN1
exB[2] => Add0.IN30
exB[3] => Add3.IN13
exB[3] => result~3.IN1
exB[3] => Add0.IN29
exB[4] => Add3.IN12
exB[4] => result~4.IN1
exB[4] => Add0.IN28
exB[5] => Add3.IN11
exB[5] => result~5.IN1
exB[5] => Add0.IN27
exB[6] => Add3.IN10
exB[6] => result~6.IN1
exB[6] => Add0.IN26
exB[7] => Add3.IN9
exB[7] => result~7.IN1
exB[7] => Add0.IN25
exB[8] => Add3.IN8
exB[8] => result~8.IN1
exB[8] => Add0.IN24
exB[9] => Add3.IN7
exB[9] => result~9.IN1
exB[9] => Add0.IN23
exB[10] => Add3.IN6
exB[10] => result~10.IN1
exB[10] => Add0.IN22
exB[11] => Add3.IN5
exB[11] => result~11.IN1
exB[11] => Add0.IN21
exB[12] => Add3.IN4
exB[12] => result~12.IN1
exB[12] => Add0.IN20
exB[13] => Add3.IN3
exB[13] => result~13.IN1
exB[13] => Add0.IN19
exB[14] => Add3.IN2
exB[14] => result~14.IN1
exB[14] => Add0.IN18
exB[15] => Add3.IN1
exB[15] => result~15.IN1
exB[15] => Add0.IN17
exB[15] => exZ~0.IN1
exB[15] => exN~1.IN1
exImm[0] => Mux34.IN30
exImm[0] => Mux34.IN31
exImm[0] => ShiftRight0.IN32
exImm[0] => ShiftLeft0.IN32
exImm[0] => Add3.IN32
exImm[0] => Add2.IN16
exImm[0] => Add1.IN32
exImm[0] => result~16.IN1
exImm[1] => Mux33.IN30
exImm[1] => Mux33.IN31
exImm[1] => ShiftRight0.IN31
exImm[1] => ShiftLeft0.IN31
exImm[1] => Add3.IN31
exImm[1] => Add2.IN15
exImm[1] => Add1.IN31
exImm[1] => result~17.IN1
exImm[2] => Mux32.IN30
exImm[2] => Mux32.IN31
exImm[2] => ShiftRight0.IN30
exImm[2] => ShiftLeft0.IN30
exImm[2] => Add3.IN30
exImm[2] => Add2.IN14
exImm[2] => Add1.IN30
exImm[2] => result~18.IN1
exImm[3] => Mux31.IN30
exImm[3] => Mux31.IN31
exImm[3] => ShiftRight0.IN29
exImm[3] => ShiftLeft0.IN29
exImm[3] => Add3.IN29
exImm[3] => Add2.IN13
exImm[3] => Add1.IN29
exImm[3] => result~19.IN1
exImm[4] => Mux30.IN30
exImm[4] => Mux30.IN31
exImm[4] => ShiftRight0.IN28
exImm[4] => ShiftLeft0.IN28
exImm[4] => Add3.IN28
exImm[4] => Add2.IN12
exImm[4] => Add1.IN28
exImm[4] => result~20.IN1
exImm[5] => Mux29.IN30
exImm[5] => Mux29.IN31
exImm[5] => ShiftRight0.IN27
exImm[5] => ShiftLeft0.IN27
exImm[5] => Add3.IN27
exImm[5] => Add2.IN11
exImm[5] => Add1.IN27
exImm[5] => result~21.IN1
exImm[6] => Mux28.IN30
exImm[6] => Mux28.IN31
exImm[6] => ShiftRight0.IN26
exImm[6] => ShiftLeft0.IN26
exImm[6] => Add3.IN26
exImm[6] => Add2.IN10
exImm[6] => Add1.IN26
exImm[6] => result~22.IN1
exImm[7] => Mux27.IN30
exImm[7] => Mux27.IN31
exImm[7] => ShiftRight0.IN25
exImm[7] => ShiftLeft0.IN25
exImm[7] => Add3.IN25
exImm[7] => Add2.IN9
exImm[7] => Add1.IN25
exImm[7] => result~23.IN1
exImm[8] => Mux26.IN30
exImm[8] => Mux26.IN31
exImm[8] => ShiftRight0.IN24
exImm[8] => ShiftLeft0.IN24
exImm[8] => Add3.IN24
exImm[8] => Add2.IN8
exImm[8] => Add1.IN24
exImm[8] => result~24.IN1
exImm[9] => Mux25.IN30
exImm[9] => Mux25.IN31
exImm[9] => ShiftRight0.IN23
exImm[9] => ShiftLeft0.IN23
exImm[9] => Add3.IN23
exImm[9] => Add2.IN7
exImm[9] => Add1.IN23
exImm[9] => result~25.IN1
exImm[10] => Mux24.IN30
exImm[10] => Mux24.IN31
exImm[10] => ShiftRight0.IN22
exImm[10] => ShiftLeft0.IN22
exImm[10] => Add3.IN22
exImm[10] => Add2.IN6
exImm[10] => Add1.IN22
exImm[10] => result~26.IN1
exImm[11] => Mux23.IN30
exImm[11] => Mux23.IN31
exImm[11] => ShiftRight0.IN21
exImm[11] => ShiftLeft0.IN21
exImm[11] => Add3.IN21
exImm[11] => Add2.IN5
exImm[11] => Add1.IN21
exImm[11] => result~27.IN1
exImm[12] => Mux22.IN30
exImm[12] => Mux22.IN31
exImm[12] => ShiftRight0.IN20
exImm[12] => ShiftLeft0.IN20
exImm[12] => Add3.IN20
exImm[12] => Add2.IN4
exImm[12] => Add1.IN20
exImm[12] => result~28.IN1
exImm[13] => Mux21.IN30
exImm[13] => Mux21.IN31
exImm[13] => ShiftRight0.IN19
exImm[13] => ShiftLeft0.IN19
exImm[13] => Add3.IN19
exImm[13] => Add2.IN3
exImm[13] => Add1.IN19
exImm[13] => result~29.IN1
exImm[14] => Mux20.IN30
exImm[14] => Mux20.IN31
exImm[14] => ShiftRight0.IN18
exImm[14] => ShiftLeft0.IN18
exImm[14] => Add3.IN18
exImm[14] => Add2.IN2
exImm[14] => Add1.IN18
exImm[14] => result~30.IN1
exImm[15] => Mux19.IN30
exImm[15] => Mux19.IN31
exImm[15] => ShiftRight0.IN17
exImm[15] => ShiftLeft0.IN17
exImm[15] => Add3.IN17
exImm[15] => Add2.IN1
exImm[15] => Add1.IN17
exImm[15] => result~31.IN1
exImm[15] => exZ~2.IN1
exImm[15] => exN~6.IN1
exIRin[0] => exIRout~31.DATAB
exIRin[0] => Equal2.IN0
exIRin[0] => Equal3.IN2
exIRin[0] => Equal5.IN1
exIRin[1] => exIRout~30.DATAB
exIRin[1] => Equal2.IN1
exIRin[1] => Equal3.IN0
exIRin[1] => Equal5.IN2
exIRin[2] => exIRout~29.DATAB
exIRin[2] => Equal2.IN2
exIRin[2] => Equal3.IN3
exIRin[2] => Equal5.IN3
exIRin[3] => exIRout~28.DATAB
exIRin[3] => Equal2.IN3
exIRin[3] => Equal3.IN4
exIRin[3] => Equal5.IN4
exIRin[4] => Mux18.IN5
exIRin[4] => Mux17.IN5
exIRin[4] => Mux16.IN5
exIRin[4] => Mux15.IN5
exIRin[4] => Mux14.IN5
exIRin[4] => Mux13.IN5
exIRin[4] => Mux12.IN5
exIRin[4] => Mux11.IN5
exIRin[4] => Mux10.IN5
exIRin[4] => Mux9.IN5
exIRin[4] => Mux8.IN5
exIRin[4] => Mux7.IN5
exIRin[4] => Mux6.IN5
exIRin[4] => Mux5.IN5
exIRin[4] => Mux4.IN5
exIRin[4] => Mux3.IN5
exIRin[4] => exIRout~27.DATAB
exIRin[4] => Decoder0.IN1
exIRin[4] => Mux2.IN5
exIRin[4] => Mux1.IN5
exIRin[4] => Mux0.IN3
exIRin[4] => Equal2.IN4
exIRin[4] => Equal3.IN5
exIRin[4] => Equal5.IN5
exIRin[5] => Decoder1.IN4
exIRin[5] => Mux34.IN36
exIRin[5] => Mux33.IN36
exIRin[5] => Mux32.IN36
exIRin[5] => Mux31.IN36
exIRin[5] => Mux30.IN36
exIRin[5] => Mux29.IN36
exIRin[5] => Mux28.IN36
exIRin[5] => Mux27.IN36
exIRin[5] => Mux26.IN36
exIRin[5] => Mux25.IN36
exIRin[5] => Mux24.IN36
exIRin[5] => Mux23.IN36
exIRin[5] => Mux22.IN36
exIRin[5] => Mux21.IN36
exIRin[5] => Mux20.IN36
exIRin[5] => Mux19.IN36
exIRin[5] => Mux18.IN4
exIRin[5] => Mux17.IN4
exIRin[5] => Mux16.IN4
exIRin[5] => Mux15.IN4
exIRin[5] => Mux14.IN4
exIRin[5] => Mux13.IN4
exIRin[5] => Mux12.IN4
exIRin[5] => Mux11.IN4
exIRin[5] => Mux10.IN4
exIRin[5] => Mux9.IN4
exIRin[5] => Mux8.IN4
exIRin[5] => Mux7.IN4
exIRin[5] => Mux6.IN4
exIRin[5] => Mux5.IN4
exIRin[5] => Mux4.IN4
exIRin[5] => Mux3.IN4
exIRin[5] => exIRout~26.DATAB
exIRin[5] => Decoder0.IN0
exIRin[5] => Mux2.IN4
exIRin[5] => Mux1.IN4
exIRin[5] => Mux0.IN2
exIRin[5] => Equal2.IN5
exIRin[5] => Equal3.IN1
exIRin[5] => Equal5.IN0
exIRin[6] => exIRout~25.DATAB
exIRin[7] => exIRout~24.DATAB
exIRin[8] => exIRout~23.DATAB
exIRin[9] => always1~3.IN0
exIRin[9] => exIRout~22.DATAB
exIRin[9] => Equal4.IN0
exIRin[10] => always1~1.IN0
exIRin[10] => exIRout~21.DATAB
exIRin[10] => Equal4.IN1
exIRin[11] => always1~0.IN0
exIRin[11] => exIRout~20.DATAB
exIRin[11] => Equal4.IN2
exIRin[12] => Decoder1.IN3
exIRin[12] => Mux34.IN35
exIRin[12] => Mux33.IN35
exIRin[12] => Mux32.IN35
exIRin[12] => Mux31.IN35
exIRin[12] => Mux30.IN35
exIRin[12] => Mux29.IN35
exIRin[12] => Mux28.IN35
exIRin[12] => Mux27.IN35
exIRin[12] => Mux26.IN35
exIRin[12] => Mux25.IN35
exIRin[12] => Mux24.IN35
exIRin[12] => Mux23.IN35
exIRin[12] => Mux22.IN35
exIRin[12] => Mux21.IN35
exIRin[12] => Mux20.IN35
exIRin[12] => Mux19.IN35
exIRin[12] => exIRout~19.DATAB
exIRin[13] => Decoder1.IN2
exIRin[13] => Mux34.IN34
exIRin[13] => Mux33.IN34
exIRin[13] => Mux32.IN34
exIRin[13] => Mux31.IN34
exIRin[13] => Mux30.IN34
exIRin[13] => Mux29.IN34
exIRin[13] => Mux28.IN34
exIRin[13] => Mux27.IN34
exIRin[13] => Mux26.IN34
exIRin[13] => Mux25.IN34
exIRin[13] => Mux24.IN34
exIRin[13] => Mux23.IN34
exIRin[13] => Mux22.IN34
exIRin[13] => Mux21.IN34
exIRin[13] => Mux20.IN34
exIRin[13] => Mux19.IN34
exIRin[13] => exIRout~18.DATAB
exIRin[14] => Decoder1.IN1
exIRin[14] => Mux34.IN33
exIRin[14] => Mux33.IN33
exIRin[14] => Mux32.IN33
exIRin[14] => Mux31.IN33
exIRin[14] => Mux30.IN33
exIRin[14] => Mux29.IN33
exIRin[14] => Mux28.IN33
exIRin[14] => Mux27.IN33
exIRin[14] => Mux26.IN33
exIRin[14] => Mux25.IN33
exIRin[14] => Mux24.IN33
exIRin[14] => Mux23.IN33
exIRin[14] => Mux22.IN33
exIRin[14] => Mux21.IN33
exIRin[14] => Mux20.IN33
exIRin[14] => Mux19.IN33
exIRin[14] => exIRout~17.DATAB
exIRin[15] => Decoder1.IN0
exIRin[15] => Mux34.IN32
exIRin[15] => Mux33.IN32
exIRin[15] => Mux32.IN32
exIRin[15] => Mux31.IN32
exIRin[15] => Mux30.IN32
exIRin[15] => Mux29.IN32
exIRin[15] => Mux28.IN32
exIRin[15] => Mux27.IN32
exIRin[15] => Mux26.IN32
exIRin[15] => Mux25.IN32
exIRin[15] => Mux24.IN32
exIRin[15] => Mux23.IN32
exIRin[15] => Mux22.IN32
exIRin[15] => Mux21.IN32
exIRin[15] => Mux20.IN32
exIRin[15] => Mux19.IN32
exIRin[15] => exIRout~16.DATAB
exNPCin[0] => Add2.IN32
exNPCin[0] => exNPCout[0]~reg0.DATAIN
exNPCin[1] => Add2.IN31
exNPCin[1] => exNPCout[1]~reg0.DATAIN
exNPCin[2] => Add2.IN30
exNPCin[2] => exNPCout[2]~reg0.DATAIN
exNPCin[3] => Add2.IN29
exNPCin[3] => exNPCout[3]~reg0.DATAIN
exNPCin[4] => Add2.IN28
exNPCin[4] => exNPCout[4]~reg0.DATAIN
exNPCin[5] => Add2.IN27
exNPCin[5] => exNPCout[5]~reg0.DATAIN
exNPCin[6] => Add2.IN26
exNPCin[6] => exNPCout[6]~reg0.DATAIN
exNPCin[7] => Add2.IN25
exNPCin[7] => exNPCout[7]~reg0.DATAIN
exNPCin[8] => Add2.IN24
exNPCin[8] => exNPCout[8]~reg0.DATAIN
exNPCin[9] => Add2.IN23
exNPCin[9] => exNPCout[9]~reg0.DATAIN
exNPCin[10] => Add2.IN22
exNPCin[10] => exNPCout[10]~reg0.DATAIN
exNPCin[11] => Add2.IN21
exNPCin[11] => exNPCout[11]~reg0.DATAIN
exNPCin[12] => Add2.IN20
exNPCin[12] => exNPCout[12]~reg0.DATAIN
exNPCin[13] => Add2.IN19
exNPCin[13] => exNPCout[13]~reg0.DATAIN
exNPCin[14] => Add2.IN18
exNPCin[14] => exNPCout[14]~reg0.DATAIN
exNPCin[15] => Add2.IN17
exNPCin[15] => exNPCout[15]~reg0.DATAIN
exPSRin[0] => always1~3.IN1
exPSRin[0] => exPSRout[0].DATAIN
exPSRin[1] => always1~1.IN1
exPSRin[1] => exPSRout[1].DATAIN
exPSRin[2] => always1~0.IN1
exPSRin[2] => exPSRout[2].DATAIN
exPSRin[3] => result~32.DATAB
exPSRin[3] => always1~5.IN0
exPSRin[3] => exPSRout[3].DATAIN
exPSRin[4] => always1~5.IN1
exPSRin[4] => exPSRout[4].DATAIN
exPSRin[5] => exPSRout[5].DATAIN
exPSRin[6] => exPSRout[6].DATAIN
exPSRin[7] => exPSRout[7].DATAIN
exPSRin[8] => exPSRout[8].DATAIN
exPSRin[9] => exPSRout[9].DATAIN
exPSRin[10] => exPSRout[10].DATAIN
exPSRin[11] => exPSRout[11].DATAIN
exPSRin[12] => exPSRout[12].DATAIN
exPSRin[13] => exPSRout[13].DATAIN
exPSRin[14] => exPSRout[14].DATAIN
exPSRin[15] => exPSRout[15].DATAIN
exIRout[0] <= exIRout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[1] <= exIRout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[2] <= exIRout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[3] <= exIRout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[4] <= exIRout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[5] <= exIRout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[6] <= exIRout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[7] <= exIRout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[8] <= exIRout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[9] <= exIRout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[10] <= exIRout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[11] <= exIRout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[12] <= exIRout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[13] <= exIRout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[14] <= exIRout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exIRout[15] <= exIRout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[0] <= exNPCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[1] <= exNPCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[2] <= exNPCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[3] <= exNPCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[4] <= exNPCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[5] <= exNPCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[6] <= exNPCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[7] <= exNPCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[8] <= exNPCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[9] <= exNPCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[10] <= exNPCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[11] <= exNPCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[12] <= exNPCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[13] <= exNPCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[14] <= exNPCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exNPCout[15] <= exNPCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[0] <= exALUoutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[1] <= exALUoutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[2] <= exALUoutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[3] <= exALUoutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[4] <= exALUoutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[5] <= exALUoutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[6] <= exALUoutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[7] <= exALUoutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[8] <= exALUoutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[9] <= exALUoutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[10] <= exALUoutput[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[11] <= exALUoutput[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[12] <= exALUoutput[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[13] <= exALUoutput[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[14] <= exALUoutput[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exALUoutput[15] <= exALUoutput[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[0] <= exTMP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[1] <= exTMP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[2] <= exTMP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[3] <= exTMP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[4] <= exTMP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[5] <= exTMP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[6] <= exTMP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[7] <= exTMP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[8] <= exTMP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[9] <= exTMP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[10] <= exTMP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[11] <= exTMP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[12] <= exTMP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[13] <= exTMP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[14] <= exTMP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exTMP[15] <= exTMP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exN <= exN~reg0.DB_MAX_OUTPUT_PORT_TYPE
exZ <= exZ~reg0.DB_MAX_OUTPUT_PORT_TYPE
exP <= exP~reg0.DB_MAX_OUTPUT_PORT_TYPE
exVFn <= exVFn~reg0.DB_MAX_OUTPUT_PORT_TYPE
exVFp <= exVFp~reg0.DB_MAX_OUTPUT_PORT_TYPE
exCond <= exCond~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[0] <= exPCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[1] <= exPCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[2] <= exPCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[3] <= exPCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[4] <= exPCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[5] <= exPCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[6] <= exPCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[7] <= exPCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[8] <= exPCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[9] <= exPCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[10] <= exPCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[11] <= exPCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[12] <= exPCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[13] <= exPCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[14] <= exPCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPCout[15] <= exPCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exPSRout[0] <= exPSRin[0].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[1] <= exPSRin[1].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[2] <= exPSRin[2].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[3] <= exPSRin[3].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[4] <= exPSRin[4].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[5] <= exPSRin[5].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[6] <= exPSRin[6].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[7] <= exPSRin[7].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[8] <= exPSRin[8].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[9] <= exPSRin[9].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[10] <= exPSRin[10].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[11] <= exPSRin[11].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[12] <= exPSRin[12].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[13] <= exPSRin[13].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[14] <= exPSRin[14].DB_MAX_OUTPUT_PORT_TYPE
exPSRout[15] <= exPSRin[15].DB_MAX_OUTPUT_PORT_TYPE


|LC3|LC3_sim:inst|MEM:mymem
reset => ~NO_FANOUT~
clk => memIRout[15]~reg0.CLK
clk => memIRout[14]~reg0.CLK
clk => memIRout[13]~reg0.CLK
clk => memIRout[12]~reg0.CLK
clk => memIRout[11]~reg0.CLK
clk => memIRout[10]~reg0.CLK
clk => memIRout[9]~reg0.CLK
clk => memIRout[8]~reg0.CLK
clk => memIRout[7]~reg0.CLK
clk => memIRout[6]~reg0.CLK
clk => memIRout[5]~reg0.CLK
clk => memIRout[4]~reg0.CLK
clk => memIRout[3]~reg0.CLK
clk => memIRout[2]~reg0.CLK
clk => memIRout[1]~reg0.CLK
clk => memIRout[0]~reg0.CLK
clk => memNPCout[15]~reg0.CLK
clk => memNPCout[14]~reg0.CLK
clk => memNPCout[13]~reg0.CLK
clk => memNPCout[12]~reg0.CLK
clk => memNPCout[11]~reg0.CLK
clk => memNPCout[10]~reg0.CLK
clk => memNPCout[9]~reg0.CLK
clk => memNPCout[8]~reg0.CLK
clk => memNPCout[7]~reg0.CLK
clk => memNPCout[6]~reg0.CLK
clk => memNPCout[5]~reg0.CLK
clk => memNPCout[4]~reg0.CLK
clk => memNPCout[3]~reg0.CLK
clk => memNPCout[2]~reg0.CLK
clk => memNPCout[1]~reg0.CLK
clk => memNPCout[0]~reg0.CLK
clk => memN~reg0.CLK
clk => memZ~reg0.CLK
clk => memP~reg0.CLK
clk => memPause.CLK
clk => memPCout[15]~reg0.CLK
clk => memPCout[14]~reg0.CLK
clk => memPCout[13]~reg0.CLK
clk => memPCout[12]~reg0.CLK
clk => memPCout[11]~reg0.CLK
clk => memPCout[10]~reg0.CLK
clk => memPCout[9]~reg0.CLK
clk => memPCout[8]~reg0.CLK
clk => memPCout[7]~reg0.CLK
clk => memPCout[6]~reg0.CLK
clk => memPCout[5]~reg0.CLK
clk => memPCout[4]~reg0.CLK
clk => memPCout[3]~reg0.CLK
clk => memPCout[2]~reg0.CLK
clk => memPCout[1]~reg0.CLK
clk => memPCout[0]~reg0.CLK
clk => memCond~reg0.CLK
clk => memData[15]~reg0.CLK
clk => memData[14]~reg0.CLK
clk => memData[13]~reg0.CLK
clk => memData[12]~reg0.CLK
clk => memData[11]~reg0.CLK
clk => memData[10]~reg0.CLK
clk => memData[9]~reg0.CLK
clk => memData[8]~reg0.CLK
clk => memData[7]~reg0.CLK
clk => memData[6]~reg0.CLK
clk => memData[5]~reg0.CLK
clk => memData[4]~reg0.CLK
clk => memData[3]~reg0.CLK
clk => memData[2]~reg0.CLK
clk => memData[1]~reg0.CLK
clk => memData[0]~reg0.CLK
clk => MA_TMP[15].CLK
clk => MA_TMP[14].CLK
clk => MA_TMP[13].CLK
clk => MA_TMP[12].CLK
clk => MA_TMP[11].CLK
clk => MA_TMP[10].CLK
clk => MA_TMP[9].CLK
clk => MA_TMP[8].CLK
clk => MA_TMP[7].CLK
clk => MA_TMP[6].CLK
clk => MA_TMP[5].CLK
clk => MA_TMP[4].CLK
clk => MA_TMP[3].CLK
clk => MA_TMP[2].CLK
clk => MA_TMP[1].CLK
clk => MA_TMP[0].CLK
clk => memPSR[15]~reg0.CLK
clk => memPSR[14]~reg0.CLK
clk => memPSR[13]~reg0.CLK
clk => memPSR[12]~reg0.CLK
clk => memPSR[11]~reg0.CLK
clk => memPSR[10]~reg0.CLK
clk => memPSR[9]~reg0.CLK
clk => memPSR[8]~reg0.CLK
clk => memPSR[7]~reg0.CLK
clk => memPSR[6]~reg0.CLK
clk => memPSR[5]~reg0.CLK
clk => memPSR[4]~reg0.CLK
clk => memPSR[3]~reg0.CLK
clk => memPSR[2]~reg0.CLK
clk => memPSR[1]~reg0.CLK
clk => memPSR[0]~reg0.CLK
irq => memIRout~15.OUTPUTSELECT
irq => memIRout~14.OUTPUTSELECT
irq => memIRout~13.OUTPUTSELECT
irq => memIRout~12.OUTPUTSELECT
irq => memIRout~11.OUTPUTSELECT
irq => memIRout~10.OUTPUTSELECT
irq => memIRout~9.OUTPUTSELECT
irq => memIRout~8.OUTPUTSELECT
irq => memIRout~7.OUTPUTSELECT
irq => memIRout~6.OUTPUTSELECT
irq => memIRout~5.OUTPUTSELECT
irq => memIRout~4.OUTPUTSELECT
irq => memIRout~3.OUTPUTSELECT
irq => memIRout~2.OUTPUTSELECT
irq => memIRout~1.OUTPUTSELECT
irq => memIRout~0.OUTPUTSELECT
irq => memPSR[0]~reg0.ENA
irq => memPSR[1]~reg0.ENA
irq => memPSR[2]~reg0.ENA
irq => memPSR[3]~reg0.ENA
irq => memPSR[4]~reg0.ENA
irq => memPSR[5]~reg0.ENA
irq => memPSR[6]~reg0.ENA
irq => memPSR[7]~reg0.ENA
irq => memPSR[8]~reg0.ENA
irq => memPSR[9]~reg0.ENA
irq => memPSR[10]~reg0.ENA
irq => memPSR[11]~reg0.ENA
irq => memPSR[12]~reg0.ENA
irq => memPSR[13]~reg0.ENA
irq => memPSR[14]~reg0.ENA
irq => memPSR[15]~reg0.ENA
irq => MA_TMP[0].ENA
irq => MA_TMP[1].ENA
irq => MA_TMP[2].ENA
irq => MA_TMP[3].ENA
irq => MA_TMP[4].ENA
irq => MA_TMP[5].ENA
irq => MA_TMP[6].ENA
irq => MA_TMP[7].ENA
irq => MA_TMP[8].ENA
irq => MA_TMP[9].ENA
irq => MA_TMP[10].ENA
irq => MA_TMP[11].ENA
irq => MA_TMP[12].ENA
irq => MA_TMP[13].ENA
irq => MA_TMP[14].ENA
irq => MA_TMP[15].ENA
irq => memData[0]~reg0.ENA
irq => memData[1]~reg0.ENA
irq => memData[2]~reg0.ENA
irq => memData[3]~reg0.ENA
irq => memData[4]~reg0.ENA
irq => memData[5]~reg0.ENA
irq => memData[6]~reg0.ENA
irq => memData[7]~reg0.ENA
irq => memData[8]~reg0.ENA
irq => memData[9]~reg0.ENA
irq => memData[10]~reg0.ENA
irq => memData[11]~reg0.ENA
irq => memData[12]~reg0.ENA
irq => memData[13]~reg0.ENA
irq => memData[14]~reg0.ENA
irq => memData[15]~reg0.ENA
irq => memCond~reg0.ENA
irq => memPCout[0]~reg0.ENA
irq => memPCout[1]~reg0.ENA
irq => memPCout[2]~reg0.ENA
irq => memPCout[3]~reg0.ENA
irq => memPCout[4]~reg0.ENA
irq => memPCout[5]~reg0.ENA
irq => memPCout[6]~reg0.ENA
irq => memPCout[7]~reg0.ENA
irq => memPCout[8]~reg0.ENA
irq => memPCout[9]~reg0.ENA
irq => memPCout[10]~reg0.ENA
irq => memPCout[11]~reg0.ENA
irq => memPCout[12]~reg0.ENA
irq => memPCout[13]~reg0.ENA
irq => memPCout[14]~reg0.ENA
irq => memPCout[15]~reg0.ENA
irq => memPause.ENA
irq => memP~reg0.ENA
irq => memZ~reg0.ENA
irq => memN~reg0.ENA
irq => memNPCout[0]~reg0.ENA
irq => memNPCout[1]~reg0.ENA
irq => memNPCout[2]~reg0.ENA
irq => memNPCout[3]~reg0.ENA
irq => memNPCout[4]~reg0.ENA
irq => memNPCout[5]~reg0.ENA
irq => memNPCout[6]~reg0.ENA
irq => memNPCout[7]~reg0.ENA
irq => memNPCout[8]~reg0.ENA
irq => memNPCout[9]~reg0.ENA
irq => memNPCout[10]~reg0.ENA
irq => memNPCout[11]~reg0.ENA
irq => memNPCout[12]~reg0.ENA
irq => memNPCout[13]~reg0.ENA
irq => memNPCout[14]~reg0.ENA
irq => memNPCout[15]~reg0.ENA
memALUoutput[0] => Mux33.IN11
memALUoutput[0] => Mux33.IN12
memALUoutput[0] => Mux33.IN13
memALUoutput[0] => memData~47.DATAA
memALUoutput[0] => memData~31.DATAA
memALUoutput[0] => memPSR~15.DATAB
memALUoutput[0] => Mux15.IN11
memALUoutput[0] => Mux15.IN12
memALUoutput[0] => Mux15.IN13
memALUoutput[0] => Mux15.IN14
memALUoutput[0] => Mux15.IN15
memALUoutput[0] => memMA~31.DATAB
memALUoutput[0] => memMA~15.DATAA
memALUoutput[0] => Add0.IN32
memALUoutput[1] => Mux32.IN11
memALUoutput[1] => Mux32.IN12
memALUoutput[1] => Mux32.IN13
memALUoutput[1] => memData~30.DATAA
memALUoutput[1] => memPSR~14.DATAB
memALUoutput[1] => Mux14.IN11
memALUoutput[1] => Mux14.IN12
memALUoutput[1] => Mux14.IN13
memALUoutput[1] => Mux14.IN14
memALUoutput[1] => Mux14.IN15
memALUoutput[1] => memMA~30.DATAB
memALUoutput[1] => Add1.IN30
memALUoutput[1] => Add0.IN31
memALUoutput[2] => Mux31.IN11
memALUoutput[2] => Mux31.IN12
memALUoutput[2] => Mux31.IN13
memALUoutput[2] => memData~29.DATAA
memALUoutput[2] => memPSR~13.DATAB
memALUoutput[2] => Mux13.IN11
memALUoutput[2] => Mux13.IN12
memALUoutput[2] => Mux13.IN13
memALUoutput[2] => Mux13.IN14
memALUoutput[2] => Mux13.IN15
memALUoutput[2] => memMA~29.DATAB
memALUoutput[2] => Add1.IN29
memALUoutput[2] => Add0.IN30
memALUoutput[3] => Mux30.IN11
memALUoutput[3] => Mux30.IN12
memALUoutput[3] => Mux30.IN13
memALUoutput[3] => memData~28.DATAA
memALUoutput[3] => memPSR~12.DATAB
memALUoutput[3] => Mux12.IN11
memALUoutput[3] => Mux12.IN12
memALUoutput[3] => Mux12.IN13
memALUoutput[3] => Mux12.IN14
memALUoutput[3] => Mux12.IN15
memALUoutput[3] => memMA~28.DATAB
memALUoutput[3] => Add1.IN28
memALUoutput[3] => Add0.IN29
memALUoutput[4] => Mux29.IN11
memALUoutput[4] => Mux29.IN12
memALUoutput[4] => Mux29.IN13
memALUoutput[4] => memData~27.DATAA
memALUoutput[4] => memPSR~11.DATAB
memALUoutput[4] => Mux11.IN11
memALUoutput[4] => Mux11.IN12
memALUoutput[4] => Mux11.IN13
memALUoutput[4] => Mux11.IN14
memALUoutput[4] => Mux11.IN15
memALUoutput[4] => memMA~27.DATAB
memALUoutput[4] => Add1.IN27
memALUoutput[4] => Add0.IN28
memALUoutput[5] => Mux28.IN11
memALUoutput[5] => Mux28.IN12
memALUoutput[5] => Mux28.IN13
memALUoutput[5] => memData~26.DATAA
memALUoutput[5] => memPSR~10.DATAB
memALUoutput[5] => Mux10.IN11
memALUoutput[5] => Mux10.IN12
memALUoutput[5] => Mux10.IN13
memALUoutput[5] => Mux10.IN14
memALUoutput[5] => Mux10.IN15
memALUoutput[5] => memMA~26.DATAB
memALUoutput[5] => Add1.IN26
memALUoutput[5] => Add0.IN27
memALUoutput[6] => Mux27.IN11
memALUoutput[6] => Mux27.IN12
memALUoutput[6] => Mux27.IN13
memALUoutput[6] => memData~25.DATAA
memALUoutput[6] => memPSR~9.DATAB
memALUoutput[6] => Mux9.IN11
memALUoutput[6] => Mux9.IN12
memALUoutput[6] => Mux9.IN13
memALUoutput[6] => Mux9.IN14
memALUoutput[6] => Mux9.IN15
memALUoutput[6] => memMA~25.DATAB
memALUoutput[6] => Add1.IN25
memALUoutput[6] => Add0.IN26
memALUoutput[7] => Mux26.IN11
memALUoutput[7] => Mux26.IN12
memALUoutput[7] => Mux26.IN13
memALUoutput[7] => memData~24.DATAA
memALUoutput[7] => memPSR~8.DATAB
memALUoutput[7] => Mux8.IN11
memALUoutput[7] => Mux8.IN12
memALUoutput[7] => Mux8.IN13
memALUoutput[7] => Mux8.IN14
memALUoutput[7] => Mux8.IN15
memALUoutput[7] => memMA~24.DATAB
memALUoutput[7] => Add1.IN24
memALUoutput[7] => Add0.IN25
memALUoutput[8] => Mux25.IN11
memALUoutput[8] => Mux25.IN12
memALUoutput[8] => Mux25.IN13
memALUoutput[8] => memData~23.DATAA
memALUoutput[8] => memPSR~7.DATAB
memALUoutput[8] => Mux7.IN11
memALUoutput[8] => Mux7.IN12
memALUoutput[8] => Mux7.IN13
memALUoutput[8] => Mux7.IN14
memALUoutput[8] => Mux7.IN15
memALUoutput[8] => memMA~23.DATAB
memALUoutput[8] => Add1.IN23
memALUoutput[8] => Add0.IN24
memALUoutput[9] => Mux24.IN11
memALUoutput[9] => Mux24.IN12
memALUoutput[9] => Mux24.IN13
memALUoutput[9] => memData~22.DATAA
memALUoutput[9] => memPSR~6.DATAB
memALUoutput[9] => Mux6.IN11
memALUoutput[9] => Mux6.IN12
memALUoutput[9] => Mux6.IN13
memALUoutput[9] => Mux6.IN14
memALUoutput[9] => Mux6.IN15
memALUoutput[9] => memMA~22.DATAB
memALUoutput[9] => Add1.IN22
memALUoutput[9] => Add0.IN23
memALUoutput[10] => Mux23.IN11
memALUoutput[10] => Mux23.IN12
memALUoutput[10] => Mux23.IN13
memALUoutput[10] => memData~21.DATAA
memALUoutput[10] => memPSR~5.DATAB
memALUoutput[10] => Mux5.IN11
memALUoutput[10] => Mux5.IN12
memALUoutput[10] => Mux5.IN13
memALUoutput[10] => Mux5.IN14
memALUoutput[10] => Mux5.IN15
memALUoutput[10] => memMA~21.DATAB
memALUoutput[10] => Add1.IN21
memALUoutput[10] => Add0.IN22
memALUoutput[11] => Mux22.IN11
memALUoutput[11] => Mux22.IN12
memALUoutput[11] => Mux22.IN13
memALUoutput[11] => memData~20.DATAA
memALUoutput[11] => memPSR~4.DATAB
memALUoutput[11] => Mux4.IN11
memALUoutput[11] => Mux4.IN12
memALUoutput[11] => Mux4.IN13
memALUoutput[11] => Mux4.IN14
memALUoutput[11] => Mux4.IN15
memALUoutput[11] => memMA~20.DATAB
memALUoutput[11] => Add1.IN20
memALUoutput[11] => Add0.IN21
memALUoutput[12] => Mux21.IN11
memALUoutput[12] => Mux21.IN12
memALUoutput[12] => Mux21.IN13
memALUoutput[12] => memData~19.DATAA
memALUoutput[12] => memPSR~3.DATAB
memALUoutput[12] => Mux3.IN11
memALUoutput[12] => Mux3.IN12
memALUoutput[12] => Mux3.IN13
memALUoutput[12] => Mux3.IN14
memALUoutput[12] => Mux3.IN15
memALUoutput[12] => memMA~19.DATAB
memALUoutput[12] => Add1.IN19
memALUoutput[12] => Add0.IN20
memALUoutput[13] => Mux20.IN11
memALUoutput[13] => Mux20.IN12
memALUoutput[13] => Mux20.IN13
memALUoutput[13] => memData~18.DATAA
memALUoutput[13] => memPSR~2.DATAB
memALUoutput[13] => Mux2.IN11
memALUoutput[13] => Mux2.IN12
memALUoutput[13] => Mux2.IN13
memALUoutput[13] => Mux2.IN14
memALUoutput[13] => Mux2.IN15
memALUoutput[13] => memMA~18.DATAB
memALUoutput[13] => Add1.IN18
memALUoutput[13] => Add0.IN19
memALUoutput[14] => Mux19.IN11
memALUoutput[14] => Mux19.IN12
memALUoutput[14] => Mux19.IN13
memALUoutput[14] => memData~17.DATAA
memALUoutput[14] => memPSR~1.DATAB
memALUoutput[14] => Mux1.IN11
memALUoutput[14] => Mux1.IN12
memALUoutput[14] => Mux1.IN13
memALUoutput[14] => Mux1.IN14
memALUoutput[14] => Mux1.IN15
memALUoutput[14] => memMA~17.DATAB
memALUoutput[14] => Add1.IN17
memALUoutput[14] => Add0.IN18
memALUoutput[15] => Mux18.IN11
memALUoutput[15] => Mux18.IN12
memALUoutput[15] => Mux18.IN13
memALUoutput[15] => memData~16.DATAA
memALUoutput[15] => memPSR~0.DATAB
memALUoutput[15] => Mux0.IN11
memALUoutput[15] => Mux0.IN12
memALUoutput[15] => Mux0.IN13
memALUoutput[15] => Mux0.IN14
memALUoutput[15] => Mux0.IN15
memALUoutput[15] => memMA~16.DATAB
memALUoutput[15] => Add1.IN16
memALUoutput[15] => Add0.IN17
memTMP[0] => Selector15.IN5
memTMP[0] => memMD_out~15.DATAA
memTMP[1] => Selector14.IN5
memTMP[1] => memMD_out~14.DATAA
memTMP[2] => Selector13.IN5
memTMP[2] => memMD_out~13.DATAA
memTMP[3] => Selector12.IN5
memTMP[3] => memMD_out~12.DATAA
memTMP[4] => Selector11.IN5
memTMP[4] => memMD_out~11.DATAA
memTMP[5] => Selector10.IN5
memTMP[5] => memMD_out~10.DATAA
memTMP[6] => Selector9.IN5
memTMP[6] => memMD_out~9.DATAA
memTMP[7] => Selector8.IN5
memTMP[7] => memMD_out~8.DATAA
memTMP[8] => Selector7.IN5
memTMP[8] => memMD_out~7.DATAA
memTMP[9] => Selector6.IN5
memTMP[9] => memMD_out~6.DATAA
memTMP[10] => Selector5.IN5
memTMP[10] => memMD_out~5.DATAA
memTMP[11] => Selector4.IN5
memTMP[11] => memMD_out~4.DATAA
memTMP[12] => Selector3.IN5
memTMP[12] => memMD_out~3.DATAA
memTMP[13] => Selector2.IN5
memTMP[13] => memMD_out~2.DATAA
memTMP[14] => Selector1.IN5
memTMP[14] => memMD_out~1.DATAA
memTMP[15] => Selector0.IN5
memTMP[15] => memMD_out~0.DATAA
memIRin[0] => memIRout~15.DATAB
memIRin[0] => Equal2.IN2
memIRin[1] => memIRout~14.DATAB
memIRin[1] => Equal2.IN0
memIRin[2] => memIRout~13.DATAB
memIRin[2] => Equal2.IN3
memIRin[3] => memIRout~12.DATAB
memIRin[3] => Equal2.IN4
memIRin[4] => memIRout~11.DATAB
memIRin[4] => Equal2.IN5
memIRin[5] => memIRout~10.DATAB
memIRin[5] => Equal2.IN1
memIRin[6] => memIRout~9.DATAB
memIRin[7] => memIRout~8.DATAB
memIRin[8] => memIRout~7.DATAB
memIRin[9] => memIRout~6.DATAB
memIRin[10] => memIRout~5.DATAB
memIRin[11] => memIRout~4.DATAB
memIRin[12] => memIRout~3.DATAB
memIRin[12] => Mux33.IN17
memIRin[12] => Mux32.IN17
memIRin[12] => Mux31.IN17
memIRin[12] => Mux30.IN17
memIRin[12] => Mux29.IN17
memIRin[12] => Mux28.IN17
memIRin[12] => Mux27.IN17
memIRin[12] => Mux26.IN17
memIRin[12] => Mux25.IN17
memIRin[12] => Mux24.IN17
memIRin[12] => Mux23.IN17
memIRin[12] => Mux22.IN17
memIRin[12] => Mux21.IN17
memIRin[12] => Mux20.IN17
memIRin[12] => Mux19.IN17
memIRin[12] => Mux18.IN17
memIRin[12] => Mux17.IN13
memIRin[12] => Mux16.IN19
memIRin[12] => Decoder0.IN3
memIRin[12] => Mux15.IN19
memIRin[12] => Mux14.IN19
memIRin[12] => Mux13.IN19
memIRin[12] => Mux12.IN19
memIRin[12] => Mux11.IN19
memIRin[12] => Mux10.IN19
memIRin[12] => Mux9.IN19
memIRin[12] => Mux8.IN19
memIRin[12] => Mux7.IN19
memIRin[12] => Mux6.IN19
memIRin[12] => Mux5.IN19
memIRin[12] => Mux4.IN19
memIRin[12] => Mux3.IN19
memIRin[12] => Mux2.IN19
memIRin[12] => Mux1.IN19
memIRin[12] => Mux0.IN19
memIRin[13] => memIRout~2.DATAB
memIRin[13] => Mux33.IN16
memIRin[13] => Mux32.IN16
memIRin[13] => Mux31.IN16
memIRin[13] => Mux30.IN16
memIRin[13] => Mux29.IN16
memIRin[13] => Mux28.IN16
memIRin[13] => Mux27.IN16
memIRin[13] => Mux26.IN16
memIRin[13] => Mux25.IN16
memIRin[13] => Mux24.IN16
memIRin[13] => Mux23.IN16
memIRin[13] => Mux22.IN16
memIRin[13] => Mux21.IN16
memIRin[13] => Mux20.IN16
memIRin[13] => Mux19.IN16
memIRin[13] => Mux18.IN16
memIRin[13] => Mux17.IN12
memIRin[13] => Mux16.IN18
memIRin[13] => Decoder0.IN2
memIRin[13] => Mux15.IN18
memIRin[13] => Mux14.IN18
memIRin[13] => Mux13.IN18
memIRin[13] => Mux12.IN18
memIRin[13] => Mux11.IN18
memIRin[13] => Mux10.IN18
memIRin[13] => Mux9.IN18
memIRin[13] => Mux8.IN18
memIRin[13] => Mux7.IN18
memIRin[13] => Mux6.IN18
memIRin[13] => Mux5.IN18
memIRin[13] => Mux4.IN18
memIRin[13] => Mux3.IN18
memIRin[13] => Mux2.IN18
memIRin[13] => Mux1.IN18
memIRin[13] => Mux0.IN18
memIRin[14] => memIRout~1.DATAB
memIRin[14] => Mux33.IN15
memIRin[14] => Mux32.IN15
memIRin[14] => Mux31.IN15
memIRin[14] => Mux30.IN15
memIRin[14] => Mux29.IN15
memIRin[14] => Mux28.IN15
memIRin[14] => Mux27.IN15
memIRin[14] => Mux26.IN15
memIRin[14] => Mux25.IN15
memIRin[14] => Mux24.IN15
memIRin[14] => Mux23.IN15
memIRin[14] => Mux22.IN15
memIRin[14] => Mux21.IN15
memIRin[14] => Mux20.IN15
memIRin[14] => Mux19.IN15
memIRin[14] => Mux18.IN15
memIRin[14] => Mux17.IN11
memIRin[14] => Mux16.IN17
memIRin[14] => Decoder0.IN1
memIRin[14] => Mux15.IN17
memIRin[14] => Mux14.IN17
memIRin[14] => Mux13.IN17
memIRin[14] => Mux12.IN17
memIRin[14] => Mux11.IN17
memIRin[14] => Mux10.IN17
memIRin[14] => Mux9.IN17
memIRin[14] => Mux8.IN17
memIRin[14] => Mux7.IN17
memIRin[14] => Mux6.IN17
memIRin[14] => Mux5.IN17
memIRin[14] => Mux4.IN17
memIRin[14] => Mux3.IN17
memIRin[14] => Mux2.IN17
memIRin[14] => Mux1.IN17
memIRin[14] => Mux0.IN17
memIRin[15] => memIRout~0.DATAB
memIRin[15] => Mux33.IN14
memIRin[15] => Mux32.IN14
memIRin[15] => Mux31.IN14
memIRin[15] => Mux30.IN14
memIRin[15] => Mux29.IN14
memIRin[15] => Mux28.IN14
memIRin[15] => Mux27.IN14
memIRin[15] => Mux26.IN14
memIRin[15] => Mux25.IN14
memIRin[15] => Mux24.IN14
memIRin[15] => Mux23.IN14
memIRin[15] => Mux22.IN14
memIRin[15] => Mux21.IN14
memIRin[15] => Mux20.IN14
memIRin[15] => Mux19.IN14
memIRin[15] => Mux18.IN14
memIRin[15] => Mux17.IN10
memIRin[15] => Mux16.IN16
memIRin[15] => Decoder0.IN0
memIRin[15] => Mux15.IN16
memIRin[15] => Mux14.IN16
memIRin[15] => Mux13.IN16
memIRin[15] => Mux12.IN16
memIRin[15] => Mux11.IN16
memIRin[15] => Mux10.IN16
memIRin[15] => Mux9.IN16
memIRin[15] => Mux8.IN16
memIRin[15] => Mux7.IN16
memIRin[15] => Mux6.IN16
memIRin[15] => Mux5.IN16
memIRin[15] => Mux4.IN16
memIRin[15] => Mux3.IN16
memIRin[15] => Mux2.IN16
memIRin[15] => Mux1.IN16
memIRin[15] => Mux0.IN16
memNPCin[0] => memNPCout[0]~reg0.DATAIN
memNPCin[1] => memNPCout[1]~reg0.DATAIN
memNPCin[2] => memNPCout[2]~reg0.DATAIN
memNPCin[3] => memNPCout[3]~reg0.DATAIN
memNPCin[4] => memNPCout[4]~reg0.DATAIN
memNPCin[5] => memNPCout[5]~reg0.DATAIN
memNPCin[6] => memNPCout[6]~reg0.DATAIN
memNPCin[7] => memNPCout[7]~reg0.DATAIN
memNPCin[8] => memNPCout[8]~reg0.DATAIN
memNPCin[9] => memNPCout[9]~reg0.DATAIN
memNPCin[10] => memNPCout[10]~reg0.DATAIN
memNPCin[11] => memNPCout[11]~reg0.DATAIN
memNPCin[12] => memNPCout[12]~reg0.DATAIN
memNPCin[13] => memNPCout[13]~reg0.DATAIN
memNPCin[14] => memNPCout[14]~reg0.DATAIN
memNPCin[15] => memNPCout[15]~reg0.DATAIN
memMD[0] => Mux33.IN9
memMD[0] => Mux33.IN10
memMD[0] => Selector36.IN4
memMD[0] => MA_TMP~15.DATAB
memMD[0] => memPSR~31.DATAA
memMD[0] => memPCout~15.DATAB
memMD[0] => memData~15.DATAA
memMD[0] => Equal0.IN16
memMD[0] => Equal1.IN17
memMD[1] => Mux32.IN9
memMD[1] => Mux32.IN10
memMD[1] => Selector35.IN4
memMD[1] => MA_TMP~14.DATAB
memMD[1] => memPSR~30.DATAA
memMD[1] => memPCout~14.DATAB
memMD[1] => memData~14.DATAA
memMD[1] => Equal0.IN17
memMD[1] => Equal1.IN18
memMD[2] => Mux31.IN9
memMD[2] => Mux31.IN10
memMD[2] => Selector34.IN4
memMD[2] => MA_TMP~13.DATAB
memMD[2] => memPSR~29.DATAA
memMD[2] => memPCout~13.DATAB
memMD[2] => memData~13.DATAA
memMD[2] => Equal0.IN18
memMD[2] => Equal1.IN19
memMD[3] => Mux30.IN9
memMD[3] => Mux30.IN10
memMD[3] => Selector33.IN4
memMD[3] => MA_TMP~12.DATAB
memMD[3] => memPSR~28.DATAA
memMD[3] => memPCout~12.DATAB
memMD[3] => memData~12.DATAA
memMD[3] => Equal0.IN19
memMD[3] => Equal1.IN20
memMD[4] => Mux29.IN9
memMD[4] => Mux29.IN10
memMD[4] => Selector32.IN4
memMD[4] => MA_TMP~11.DATAB
memMD[4] => memPSR~27.DATAA
memMD[4] => memPCout~11.DATAB
memMD[4] => memData~11.DATAA
memMD[4] => Equal0.IN20
memMD[4] => Equal1.IN21
memMD[5] => Mux28.IN9
memMD[5] => Mux28.IN10
memMD[5] => Selector31.IN4
memMD[5] => MA_TMP~10.DATAB
memMD[5] => memPSR~26.DATAA
memMD[5] => memPCout~10.DATAB
memMD[5] => memData~10.DATAA
memMD[5] => Equal0.IN21
memMD[5] => Equal1.IN22
memMD[6] => Mux27.IN9
memMD[6] => Mux27.IN10
memMD[6] => Selector30.IN4
memMD[6] => MA_TMP~9.DATAB
memMD[6] => memPSR~25.DATAA
memMD[6] => memPCout~9.DATAB
memMD[6] => memData~9.DATAA
memMD[6] => Equal0.IN22
memMD[6] => Equal1.IN23
memMD[7] => Mux26.IN9
memMD[7] => Mux26.IN10
memMD[7] => Selector29.IN4
memMD[7] => MA_TMP~8.DATAB
memMD[7] => memPSR~24.DATAA
memMD[7] => memPCout~8.DATAB
memMD[7] => memData~8.DATAA
memMD[7] => Equal0.IN23
memMD[7] => Equal1.IN24
memMD[8] => Mux25.IN9
memMD[8] => Mux25.IN10
memMD[8] => Selector28.IN4
memMD[8] => MA_TMP~7.DATAB
memMD[8] => memPSR~23.DATAA
memMD[8] => memPCout~7.DATAB
memMD[8] => memData~7.DATAA
memMD[8] => Equal0.IN24
memMD[8] => Equal1.IN25
memMD[9] => Mux24.IN9
memMD[9] => Mux24.IN10
memMD[9] => Selector27.IN4
memMD[9] => MA_TMP~6.DATAB
memMD[9] => memPSR~22.DATAA
memMD[9] => memPCout~6.DATAB
memMD[9] => memData~6.DATAA
memMD[9] => Equal0.IN25
memMD[9] => Equal1.IN26
memMD[10] => Mux23.IN9
memMD[10] => Mux23.IN10
memMD[10] => Selector26.IN4
memMD[10] => MA_TMP~5.DATAB
memMD[10] => memPSR~21.DATAA
memMD[10] => memPCout~5.DATAB
memMD[10] => memData~5.DATAA
memMD[10] => Equal0.IN26
memMD[10] => Equal1.IN27
memMD[11] => Mux22.IN9
memMD[11] => Mux22.IN10
memMD[11] => Selector25.IN4
memMD[11] => MA_TMP~4.DATAB
memMD[11] => memPSR~20.DATAA
memMD[11] => memPCout~4.DATAB
memMD[11] => memData~4.DATAA
memMD[11] => Equal0.IN27
memMD[11] => Equal1.IN28
memMD[12] => Mux21.IN9
memMD[12] => Mux21.IN10
memMD[12] => Selector24.IN4
memMD[12] => MA_TMP~3.DATAB
memMD[12] => memPSR~19.DATAA
memMD[12] => memPCout~3.DATAB
memMD[12] => memData~3.DATAA
memMD[12] => Equal0.IN28
memMD[12] => Equal1.IN29
memMD[13] => Mux20.IN9
memMD[13] => Mux20.IN10
memMD[13] => Selector23.IN4
memMD[13] => MA_TMP~2.DATAB
memMD[13] => memPSR~18.DATAA
memMD[13] => memPCout~2.DATAB
memMD[13] => memData~2.DATAA
memMD[13] => Equal0.IN29
memMD[13] => Equal1.IN30
memMD[14] => Mux19.IN9
memMD[14] => Mux19.IN10
memMD[14] => Selector22.IN4
memMD[14] => MA_TMP~1.DATAB
memMD[14] => memPSR~17.DATAA
memMD[14] => memPCout~1.DATAB
memMD[14] => memData~1.DATAA
memMD[14] => Equal0.IN30
memMD[14] => Equal1.IN31
memMD[15] => Mux18.IN9
memMD[15] => Mux18.IN10
memMD[15] => Selector21.IN4
memMD[15] => Selector18.IN5
memMD[15] => MA_TMP~0.DATAB
memMD[15] => memPSR~16.DATAA
memMD[15] => memPCout~0.DATAB
memMD[15] => memN~0.DATAA
memMD[15] => memData~0.DATAA
memMD[15] => Equal0.IN31
memMD[15] => memP~0.IN0
memMD_out[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
memMD_out[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
memRD <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
memWE <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
memMA[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
memMA[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
memMA[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
memMA[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
memMA[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
memMA[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
memMA[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
memMA[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
memMA[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
memMA[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
memMA[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
memMA[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
memMA[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memMA[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memMA[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memMA[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[0] <= memIRout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[1] <= memIRout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[2] <= memIRout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[3] <= memIRout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[4] <= memIRout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[5] <= memIRout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[6] <= memIRout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[7] <= memIRout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[8] <= memIRout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[9] <= memIRout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[10] <= memIRout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[11] <= memIRout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[12] <= memIRout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[13] <= memIRout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[14] <= memIRout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memIRout[15] <= memIRout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[0] <= memNPCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[1] <= memNPCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[2] <= memNPCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[3] <= memNPCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[4] <= memNPCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[5] <= memNPCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[6] <= memNPCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[7] <= memNPCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[8] <= memNPCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[9] <= memNPCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[10] <= memNPCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[11] <= memNPCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[12] <= memNPCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[13] <= memNPCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[14] <= memNPCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memNPCout[15] <= memNPCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[0] <= memData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[1] <= memData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[2] <= memData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[3] <= memData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[4] <= memData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[5] <= memData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[6] <= memData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[7] <= memData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[8] <= memData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[9] <= memData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[10] <= memData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[11] <= memData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[12] <= memData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[13] <= memData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[14] <= memData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memData[15] <= memData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pause <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
memPSR[0] <= memPSR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[1] <= memPSR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[2] <= memPSR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[3] <= memPSR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[4] <= memPSR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[5] <= memPSR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[6] <= memPSR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[7] <= memPSR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[8] <= memPSR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[9] <= memPSR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[10] <= memPSR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[11] <= memPSR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[12] <= memPSR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[13] <= memPSR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[14] <= memPSR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPSR[15] <= memPSR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[0] <= memPCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[1] <= memPCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[2] <= memPCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[3] <= memPCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[4] <= memPCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[5] <= memPCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[6] <= memPCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[7] <= memPCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[8] <= memPCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[9] <= memPCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[10] <= memPCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[11] <= memPCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[12] <= memPCout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[13] <= memPCout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[14] <= memPCout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memPCout[15] <= memPCout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memCond <= memCond~reg0.DB_MAX_OUTPUT_PORT_TYPE
memN <= memN~reg0.DB_MAX_OUTPUT_PORT_TYPE
memZ <= memZ~reg0.DB_MAX_OUTPUT_PORT_TYPE
memP <= memP~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LC3|LC3_sim:inst|WB:mywb
reset => ~NO_FANOUT~
clk => wbR7[15]~reg0.CLK
clk => wbR7[14]~reg0.CLK
clk => wbR7[13]~reg0.CLK
clk => wbR7[12]~reg0.CLK
clk => wbR7[11]~reg0.CLK
clk => wbR7[10]~reg0.CLK
clk => wbR7[9]~reg0.CLK
clk => wbR7[8]~reg0.CLK
clk => wbR7[7]~reg0.CLK
clk => wbR7[6]~reg0.CLK
clk => wbR7[5]~reg0.CLK
clk => wbR7[4]~reg0.CLK
clk => wbR7[3]~reg0.CLK
clk => wbR7[2]~reg0.CLK
clk => wbR7[1]~reg0.CLK
clk => wbR7[0]~reg0.CLK
clk => wbINTF~reg0.CLK
clk => wbEXC~reg0.CLK
clk => wbR6[15]~reg0.CLK
clk => wbR6[14]~reg0.CLK
clk => wbR6[13]~reg0.CLK
clk => wbR6[12]~reg0.CLK
clk => wbR6[11]~reg0.CLK
clk => wbR6[10]~reg0.CLK
clk => wbR6[9]~reg0.CLK
clk => wbR6[8]~reg0.CLK
clk => wbR6[7]~reg0.CLK
clk => wbR6[6]~reg0.CLK
clk => wbR6[5]~reg0.CLK
clk => wbR6[4]~reg0.CLK
clk => wbR6[3]~reg0.CLK
clk => wbR6[2]~reg0.CLK
clk => wbR6[1]~reg0.CLK
clk => wbR6[0]~reg0.CLK
clk => wbR5[15]~reg0.CLK
clk => wbR5[14]~reg0.CLK
clk => wbR5[13]~reg0.CLK
clk => wbR5[12]~reg0.CLK
clk => wbR5[11]~reg0.CLK
clk => wbR5[10]~reg0.CLK
clk => wbR5[9]~reg0.CLK
clk => wbR5[8]~reg0.CLK
clk => wbR5[7]~reg0.CLK
clk => wbR5[6]~reg0.CLK
clk => wbR5[5]~reg0.CLK
clk => wbR5[4]~reg0.CLK
clk => wbR5[3]~reg0.CLK
clk => wbR5[2]~reg0.CLK
clk => wbR5[1]~reg0.CLK
clk => wbR5[0]~reg0.CLK
clk => wbR4[15]~reg0.CLK
clk => wbR4[14]~reg0.CLK
clk => wbR4[13]~reg0.CLK
clk => wbR4[12]~reg0.CLK
clk => wbR4[11]~reg0.CLK
clk => wbR4[10]~reg0.CLK
clk => wbR4[9]~reg0.CLK
clk => wbR4[8]~reg0.CLK
clk => wbR4[7]~reg0.CLK
clk => wbR4[6]~reg0.CLK
clk => wbR4[5]~reg0.CLK
clk => wbR4[4]~reg0.CLK
clk => wbR4[3]~reg0.CLK
clk => wbR4[2]~reg0.CLK
clk => wbR4[1]~reg0.CLK
clk => wbR4[0]~reg0.CLK
clk => wbR3[15]~reg0.CLK
clk => wbR3[14]~reg0.CLK
clk => wbR3[13]~reg0.CLK
clk => wbR3[12]~reg0.CLK
clk => wbR3[11]~reg0.CLK
clk => wbR3[10]~reg0.CLK
clk => wbR3[9]~reg0.CLK
clk => wbR3[8]~reg0.CLK
clk => wbR3[7]~reg0.CLK
clk => wbR3[6]~reg0.CLK
clk => wbR3[5]~reg0.CLK
clk => wbR3[4]~reg0.CLK
clk => wbR3[3]~reg0.CLK
clk => wbR3[2]~reg0.CLK
clk => wbR3[1]~reg0.CLK
clk => wbR3[0]~reg0.CLK
clk => wbR2[15]~reg0.CLK
clk => wbR2[14]~reg0.CLK
clk => wbR2[13]~reg0.CLK
clk => wbR2[12]~reg0.CLK
clk => wbR2[11]~reg0.CLK
clk => wbR2[10]~reg0.CLK
clk => wbR2[9]~reg0.CLK
clk => wbR2[8]~reg0.CLK
clk => wbR2[7]~reg0.CLK
clk => wbR2[6]~reg0.CLK
clk => wbR2[5]~reg0.CLK
clk => wbR2[4]~reg0.CLK
clk => wbR2[3]~reg0.CLK
clk => wbR2[2]~reg0.CLK
clk => wbR2[1]~reg0.CLK
clk => wbR2[0]~reg0.CLK
clk => wbR1[15]~reg0.CLK
clk => wbR1[14]~reg0.CLK
clk => wbR1[13]~reg0.CLK
clk => wbR1[12]~reg0.CLK
clk => wbR1[11]~reg0.CLK
clk => wbR1[10]~reg0.CLK
clk => wbR1[9]~reg0.CLK
clk => wbR1[8]~reg0.CLK
clk => wbR1[7]~reg0.CLK
clk => wbR1[6]~reg0.CLK
clk => wbR1[5]~reg0.CLK
clk => wbR1[4]~reg0.CLK
clk => wbR1[3]~reg0.CLK
clk => wbR1[2]~reg0.CLK
clk => wbR1[1]~reg0.CLK
clk => wbR1[0]~reg0.CLK
clk => wbR0[15]~reg0.CLK
clk => wbR0[14]~reg0.CLK
clk => wbR0[13]~reg0.CLK
clk => wbR0[12]~reg0.CLK
clk => wbR0[11]~reg0.CLK
clk => wbR0[10]~reg0.CLK
clk => wbR0[9]~reg0.CLK
clk => wbR0[8]~reg0.CLK
clk => wbR0[7]~reg0.CLK
clk => wbR0[6]~reg0.CLK
clk => wbR0[5]~reg0.CLK
clk => wbR0[4]~reg0.CLK
clk => wbR0[3]~reg0.CLK
clk => wbR0[2]~reg0.CLK
clk => wbR0[1]~reg0.CLK
clk => wbR0[0]~reg0.CLK
irq => always0~0.IN1
pause => always0~0.IN0
wbIR[0] => Equal0.IN2
wbIR[1] => Equal0.IN0
wbIR[2] => Equal0.IN3
wbIR[3] => Equal0.IN4
wbIR[4] => Equal0.IN5
wbIR[5] => Equal0.IN1
wbIR[6] => ~NO_FANOUT~
wbIR[7] => ~NO_FANOUT~
wbIR[8] => ~NO_FANOUT~
wbIR[9] => Decoder0.IN2
wbIR[10] => Decoder0.IN1
wbIR[11] => Decoder0.IN0
wbIR[12] => Mux127.IN10
wbIR[12] => Mux126.IN10
wbIR[12] => Mux125.IN10
wbIR[12] => Mux124.IN10
wbIR[12] => Mux123.IN10
wbIR[12] => Mux122.IN10
wbIR[12] => Mux121.IN10
wbIR[12] => Mux120.IN10
wbIR[12] => Mux119.IN10
wbIR[12] => Mux118.IN10
wbIR[12] => Mux117.IN10
wbIR[12] => Mux116.IN10
wbIR[12] => Mux115.IN10
wbIR[12] => Mux114.IN10
wbIR[12] => Mux113.IN10
wbIR[12] => Mux112.IN10
wbIR[12] => Mux111.IN10
wbIR[12] => Mux110.IN10
wbIR[12] => Mux109.IN10
wbIR[12] => Mux108.IN10
wbIR[12] => Mux107.IN10
wbIR[12] => Mux106.IN10
wbIR[12] => Mux105.IN10
wbIR[12] => Mux104.IN10
wbIR[12] => Mux103.IN10
wbIR[12] => Mux102.IN10
wbIR[12] => Mux101.IN10
wbIR[12] => Mux100.IN10
wbIR[12] => Mux99.IN10
wbIR[12] => Mux98.IN10
wbIR[12] => Mux97.IN10
wbIR[12] => Mux96.IN10
wbIR[12] => Mux95.IN10
wbIR[12] => Mux94.IN10
wbIR[12] => Mux93.IN10
wbIR[12] => Mux92.IN10
wbIR[12] => Mux91.IN10
wbIR[12] => Mux90.IN10
wbIR[12] => Mux89.IN10
wbIR[12] => Mux88.IN10
wbIR[12] => Mux87.IN10
wbIR[12] => Mux86.IN10
wbIR[12] => Mux85.IN10
wbIR[12] => Mux84.IN10
wbIR[12] => Mux83.IN10
wbIR[12] => Mux82.IN10
wbIR[12] => Mux81.IN10
wbIR[12] => Mux80.IN10
wbIR[12] => Mux79.IN10
wbIR[12] => Mux78.IN10
wbIR[12] => Mux77.IN10
wbIR[12] => Mux76.IN10
wbIR[12] => Mux75.IN10
wbIR[12] => Mux74.IN10
wbIR[12] => Mux73.IN10
wbIR[12] => Mux72.IN10
wbIR[12] => Mux71.IN10
wbIR[12] => Mux70.IN10
wbIR[12] => Mux69.IN10
wbIR[12] => Mux68.IN10
wbIR[12] => Mux67.IN10
wbIR[12] => Mux66.IN10
wbIR[12] => Mux65.IN10
wbIR[12] => Mux64.IN10
wbIR[12] => Mux63.IN10
wbIR[12] => Mux62.IN10
wbIR[12] => Mux61.IN10
wbIR[12] => Mux60.IN10
wbIR[12] => Mux59.IN10
wbIR[12] => Mux58.IN10
wbIR[12] => Mux57.IN10
wbIR[12] => Mux56.IN10
wbIR[12] => Mux55.IN10
wbIR[12] => Mux54.IN10
wbIR[12] => Mux53.IN10
wbIR[12] => Mux52.IN10
wbIR[12] => Mux51.IN10
wbIR[12] => Mux50.IN10
wbIR[12] => Mux49.IN10
wbIR[12] => Mux48.IN10
wbIR[12] => Mux47.IN10
wbIR[12] => Mux46.IN10
wbIR[12] => Mux45.IN10
wbIR[12] => Mux44.IN10
wbIR[12] => Mux43.IN10
wbIR[12] => Mux42.IN10
wbIR[12] => Mux41.IN10
wbIR[12] => Mux40.IN10
wbIR[12] => Mux39.IN10
wbIR[12] => Mux38.IN10
wbIR[12] => Mux37.IN10
wbIR[12] => Mux36.IN10
wbIR[12] => Mux35.IN10
wbIR[12] => Mux34.IN10
wbIR[12] => Mux33.IN10
wbIR[12] => Mux32.IN10
wbIR[12] => Mux31.IN10
wbIR[12] => Mux30.IN10
wbIR[12] => Mux29.IN10
wbIR[12] => Mux28.IN10
wbIR[12] => Mux27.IN10
wbIR[12] => Mux26.IN10
wbIR[12] => Mux25.IN10
wbIR[12] => Mux24.IN10
wbIR[12] => Mux23.IN10
wbIR[12] => Mux22.IN10
wbIR[12] => Mux21.IN10
wbIR[12] => Mux20.IN10
wbIR[12] => Mux19.IN10
wbIR[12] => Mux18.IN10
wbIR[12] => Mux17.IN10
wbIR[12] => Mux16.IN10
wbIR[12] => Decoder1.IN3
wbIR[12] => Mux15.IN10
wbIR[12] => Mux14.IN10
wbIR[12] => Mux13.IN10
wbIR[12] => Mux12.IN10
wbIR[12] => Mux11.IN10
wbIR[12] => Mux10.IN10
wbIR[12] => Mux9.IN10
wbIR[12] => Mux8.IN10
wbIR[12] => Mux7.IN10
wbIR[12] => Mux6.IN10
wbIR[12] => Mux5.IN10
wbIR[12] => Mux4.IN10
wbIR[12] => Mux3.IN10
wbIR[12] => Mux2.IN10
wbIR[12] => Mux1.IN10
wbIR[12] => Mux0.IN10
wbIR[13] => Mux127.IN9
wbIR[13] => Mux126.IN9
wbIR[13] => Mux125.IN9
wbIR[13] => Mux124.IN9
wbIR[13] => Mux123.IN9
wbIR[13] => Mux122.IN9
wbIR[13] => Mux121.IN9
wbIR[13] => Mux120.IN9
wbIR[13] => Mux119.IN9
wbIR[13] => Mux118.IN9
wbIR[13] => Mux117.IN9
wbIR[13] => Mux116.IN9
wbIR[13] => Mux115.IN9
wbIR[13] => Mux114.IN9
wbIR[13] => Mux113.IN9
wbIR[13] => Mux112.IN9
wbIR[13] => Mux111.IN9
wbIR[13] => Mux110.IN9
wbIR[13] => Mux109.IN9
wbIR[13] => Mux108.IN9
wbIR[13] => Mux107.IN9
wbIR[13] => Mux106.IN9
wbIR[13] => Mux105.IN9
wbIR[13] => Mux104.IN9
wbIR[13] => Mux103.IN9
wbIR[13] => Mux102.IN9
wbIR[13] => Mux101.IN9
wbIR[13] => Mux100.IN9
wbIR[13] => Mux99.IN9
wbIR[13] => Mux98.IN9
wbIR[13] => Mux97.IN9
wbIR[13] => Mux96.IN9
wbIR[13] => Mux95.IN9
wbIR[13] => Mux94.IN9
wbIR[13] => Mux93.IN9
wbIR[13] => Mux92.IN9
wbIR[13] => Mux91.IN9
wbIR[13] => Mux90.IN9
wbIR[13] => Mux89.IN9
wbIR[13] => Mux88.IN9
wbIR[13] => Mux87.IN9
wbIR[13] => Mux86.IN9
wbIR[13] => Mux85.IN9
wbIR[13] => Mux84.IN9
wbIR[13] => Mux83.IN9
wbIR[13] => Mux82.IN9
wbIR[13] => Mux81.IN9
wbIR[13] => Mux80.IN9
wbIR[13] => Mux79.IN9
wbIR[13] => Mux78.IN9
wbIR[13] => Mux77.IN9
wbIR[13] => Mux76.IN9
wbIR[13] => Mux75.IN9
wbIR[13] => Mux74.IN9
wbIR[13] => Mux73.IN9
wbIR[13] => Mux72.IN9
wbIR[13] => Mux71.IN9
wbIR[13] => Mux70.IN9
wbIR[13] => Mux69.IN9
wbIR[13] => Mux68.IN9
wbIR[13] => Mux67.IN9
wbIR[13] => Mux66.IN9
wbIR[13] => Mux65.IN9
wbIR[13] => Mux64.IN9
wbIR[13] => Mux63.IN9
wbIR[13] => Mux62.IN9
wbIR[13] => Mux61.IN9
wbIR[13] => Mux60.IN9
wbIR[13] => Mux59.IN9
wbIR[13] => Mux58.IN9
wbIR[13] => Mux57.IN9
wbIR[13] => Mux56.IN9
wbIR[13] => Mux55.IN9
wbIR[13] => Mux54.IN9
wbIR[13] => Mux53.IN9
wbIR[13] => Mux52.IN9
wbIR[13] => Mux51.IN9
wbIR[13] => Mux50.IN9
wbIR[13] => Mux49.IN9
wbIR[13] => Mux48.IN9
wbIR[13] => Mux47.IN9
wbIR[13] => Mux46.IN9
wbIR[13] => Mux45.IN9
wbIR[13] => Mux44.IN9
wbIR[13] => Mux43.IN9
wbIR[13] => Mux42.IN9
wbIR[13] => Mux41.IN9
wbIR[13] => Mux40.IN9
wbIR[13] => Mux39.IN9
wbIR[13] => Mux38.IN9
wbIR[13] => Mux37.IN9
wbIR[13] => Mux36.IN9
wbIR[13] => Mux35.IN9
wbIR[13] => Mux34.IN9
wbIR[13] => Mux33.IN9
wbIR[13] => Mux32.IN9
wbIR[13] => Mux31.IN9
wbIR[13] => Mux30.IN9
wbIR[13] => Mux29.IN9
wbIR[13] => Mux28.IN9
wbIR[13] => Mux27.IN9
wbIR[13] => Mux26.IN9
wbIR[13] => Mux25.IN9
wbIR[13] => Mux24.IN9
wbIR[13] => Mux23.IN9
wbIR[13] => Mux22.IN9
wbIR[13] => Mux21.IN9
wbIR[13] => Mux20.IN9
wbIR[13] => Mux19.IN9
wbIR[13] => Mux18.IN9
wbIR[13] => Mux17.IN9
wbIR[13] => Mux16.IN9
wbIR[13] => Decoder1.IN2
wbIR[13] => Mux15.IN9
wbIR[13] => Mux14.IN9
wbIR[13] => Mux13.IN9
wbIR[13] => Mux12.IN9
wbIR[13] => Mux11.IN9
wbIR[13] => Mux10.IN9
wbIR[13] => Mux9.IN9
wbIR[13] => Mux8.IN9
wbIR[13] => Mux7.IN9
wbIR[13] => Mux6.IN9
wbIR[13] => Mux5.IN9
wbIR[13] => Mux4.IN9
wbIR[13] => Mux3.IN9
wbIR[13] => Mux2.IN9
wbIR[13] => Mux1.IN9
wbIR[13] => Mux0.IN9
wbIR[14] => Mux127.IN8
wbIR[14] => Mux126.IN8
wbIR[14] => Mux125.IN8
wbIR[14] => Mux124.IN8
wbIR[14] => Mux123.IN8
wbIR[14] => Mux122.IN8
wbIR[14] => Mux121.IN8
wbIR[14] => Mux120.IN8
wbIR[14] => Mux119.IN8
wbIR[14] => Mux118.IN8
wbIR[14] => Mux117.IN8
wbIR[14] => Mux116.IN8
wbIR[14] => Mux115.IN8
wbIR[14] => Mux114.IN8
wbIR[14] => Mux113.IN8
wbIR[14] => Mux112.IN8
wbIR[14] => Mux111.IN8
wbIR[14] => Mux110.IN8
wbIR[14] => Mux109.IN8
wbIR[14] => Mux108.IN8
wbIR[14] => Mux107.IN8
wbIR[14] => Mux106.IN8
wbIR[14] => Mux105.IN8
wbIR[14] => Mux104.IN8
wbIR[14] => Mux103.IN8
wbIR[14] => Mux102.IN8
wbIR[14] => Mux101.IN8
wbIR[14] => Mux100.IN8
wbIR[14] => Mux99.IN8
wbIR[14] => Mux98.IN8
wbIR[14] => Mux97.IN8
wbIR[14] => Mux96.IN8
wbIR[14] => Mux95.IN8
wbIR[14] => Mux94.IN8
wbIR[14] => Mux93.IN8
wbIR[14] => Mux92.IN8
wbIR[14] => Mux91.IN8
wbIR[14] => Mux90.IN8
wbIR[14] => Mux89.IN8
wbIR[14] => Mux88.IN8
wbIR[14] => Mux87.IN8
wbIR[14] => Mux86.IN8
wbIR[14] => Mux85.IN8
wbIR[14] => Mux84.IN8
wbIR[14] => Mux83.IN8
wbIR[14] => Mux82.IN8
wbIR[14] => Mux81.IN8
wbIR[14] => Mux80.IN8
wbIR[14] => Mux79.IN8
wbIR[14] => Mux78.IN8
wbIR[14] => Mux77.IN8
wbIR[14] => Mux76.IN8
wbIR[14] => Mux75.IN8
wbIR[14] => Mux74.IN8
wbIR[14] => Mux73.IN8
wbIR[14] => Mux72.IN8
wbIR[14] => Mux71.IN8
wbIR[14] => Mux70.IN8
wbIR[14] => Mux69.IN8
wbIR[14] => Mux68.IN8
wbIR[14] => Mux67.IN8
wbIR[14] => Mux66.IN8
wbIR[14] => Mux65.IN8
wbIR[14] => Mux64.IN8
wbIR[14] => Mux63.IN8
wbIR[14] => Mux62.IN8
wbIR[14] => Mux61.IN8
wbIR[14] => Mux60.IN8
wbIR[14] => Mux59.IN8
wbIR[14] => Mux58.IN8
wbIR[14] => Mux57.IN8
wbIR[14] => Mux56.IN8
wbIR[14] => Mux55.IN8
wbIR[14] => Mux54.IN8
wbIR[14] => Mux53.IN8
wbIR[14] => Mux52.IN8
wbIR[14] => Mux51.IN8
wbIR[14] => Mux50.IN8
wbIR[14] => Mux49.IN8
wbIR[14] => Mux48.IN8
wbIR[14] => Mux47.IN8
wbIR[14] => Mux46.IN8
wbIR[14] => Mux45.IN8
wbIR[14] => Mux44.IN8
wbIR[14] => Mux43.IN8
wbIR[14] => Mux42.IN8
wbIR[14] => Mux41.IN8
wbIR[14] => Mux40.IN8
wbIR[14] => Mux39.IN8
wbIR[14] => Mux38.IN8
wbIR[14] => Mux37.IN8
wbIR[14] => Mux36.IN8
wbIR[14] => Mux35.IN8
wbIR[14] => Mux34.IN8
wbIR[14] => Mux33.IN8
wbIR[14] => Mux32.IN8
wbIR[14] => Mux31.IN8
wbIR[14] => Mux30.IN8
wbIR[14] => Mux29.IN8
wbIR[14] => Mux28.IN8
wbIR[14] => Mux27.IN8
wbIR[14] => Mux26.IN8
wbIR[14] => Mux25.IN8
wbIR[14] => Mux24.IN8
wbIR[14] => Mux23.IN8
wbIR[14] => Mux22.IN8
wbIR[14] => Mux21.IN8
wbIR[14] => Mux20.IN8
wbIR[14] => Mux19.IN8
wbIR[14] => Mux18.IN8
wbIR[14] => Mux17.IN8
wbIR[14] => Mux16.IN8
wbIR[14] => Decoder1.IN1
wbIR[14] => Mux15.IN8
wbIR[14] => Mux14.IN8
wbIR[14] => Mux13.IN8
wbIR[14] => Mux12.IN8
wbIR[14] => Mux11.IN8
wbIR[14] => Mux10.IN8
wbIR[14] => Mux9.IN8
wbIR[14] => Mux8.IN8
wbIR[14] => Mux7.IN8
wbIR[14] => Mux6.IN8
wbIR[14] => Mux5.IN8
wbIR[14] => Mux4.IN8
wbIR[14] => Mux3.IN8
wbIR[14] => Mux2.IN8
wbIR[14] => Mux1.IN8
wbIR[14] => Mux0.IN8
wbIR[15] => Mux127.IN7
wbIR[15] => Mux126.IN7
wbIR[15] => Mux125.IN7
wbIR[15] => Mux124.IN7
wbIR[15] => Mux123.IN7
wbIR[15] => Mux122.IN7
wbIR[15] => Mux121.IN7
wbIR[15] => Mux120.IN7
wbIR[15] => Mux119.IN7
wbIR[15] => Mux118.IN7
wbIR[15] => Mux117.IN7
wbIR[15] => Mux116.IN7
wbIR[15] => Mux115.IN7
wbIR[15] => Mux114.IN7
wbIR[15] => Mux113.IN7
wbIR[15] => Mux112.IN7
wbIR[15] => Mux111.IN7
wbIR[15] => Mux110.IN7
wbIR[15] => Mux109.IN7
wbIR[15] => Mux108.IN7
wbIR[15] => Mux107.IN7
wbIR[15] => Mux106.IN7
wbIR[15] => Mux105.IN7
wbIR[15] => Mux104.IN7
wbIR[15] => Mux103.IN7
wbIR[15] => Mux102.IN7
wbIR[15] => Mux101.IN7
wbIR[15] => Mux100.IN7
wbIR[15] => Mux99.IN7
wbIR[15] => Mux98.IN7
wbIR[15] => Mux97.IN7
wbIR[15] => Mux96.IN7
wbIR[15] => Mux95.IN7
wbIR[15] => Mux94.IN7
wbIR[15] => Mux93.IN7
wbIR[15] => Mux92.IN7
wbIR[15] => Mux91.IN7
wbIR[15] => Mux90.IN7
wbIR[15] => Mux89.IN7
wbIR[15] => Mux88.IN7
wbIR[15] => Mux87.IN7
wbIR[15] => Mux86.IN7
wbIR[15] => Mux85.IN7
wbIR[15] => Mux84.IN7
wbIR[15] => Mux83.IN7
wbIR[15] => Mux82.IN7
wbIR[15] => Mux81.IN7
wbIR[15] => Mux80.IN7
wbIR[15] => Mux79.IN7
wbIR[15] => Mux78.IN7
wbIR[15] => Mux77.IN7
wbIR[15] => Mux76.IN7
wbIR[15] => Mux75.IN7
wbIR[15] => Mux74.IN7
wbIR[15] => Mux73.IN7
wbIR[15] => Mux72.IN7
wbIR[15] => Mux71.IN7
wbIR[15] => Mux70.IN7
wbIR[15] => Mux69.IN7
wbIR[15] => Mux68.IN7
wbIR[15] => Mux67.IN7
wbIR[15] => Mux66.IN7
wbIR[15] => Mux65.IN7
wbIR[15] => Mux64.IN7
wbIR[15] => Mux63.IN7
wbIR[15] => Mux62.IN7
wbIR[15] => Mux61.IN7
wbIR[15] => Mux60.IN7
wbIR[15] => Mux59.IN7
wbIR[15] => Mux58.IN7
wbIR[15] => Mux57.IN7
wbIR[15] => Mux56.IN7
wbIR[15] => Mux55.IN7
wbIR[15] => Mux54.IN7
wbIR[15] => Mux53.IN7
wbIR[15] => Mux52.IN7
wbIR[15] => Mux51.IN7
wbIR[15] => Mux50.IN7
wbIR[15] => Mux49.IN7
wbIR[15] => Mux48.IN7
wbIR[15] => Mux47.IN7
wbIR[15] => Mux46.IN7
wbIR[15] => Mux45.IN7
wbIR[15] => Mux44.IN7
wbIR[15] => Mux43.IN7
wbIR[15] => Mux42.IN7
wbIR[15] => Mux41.IN7
wbIR[15] => Mux40.IN7
wbIR[15] => Mux39.IN7
wbIR[15] => Mux38.IN7
wbIR[15] => Mux37.IN7
wbIR[15] => Mux36.IN7
wbIR[15] => Mux35.IN7
wbIR[15] => Mux34.IN7
wbIR[15] => Mux33.IN7
wbIR[15] => Mux32.IN7
wbIR[15] => Mux31.IN7
wbIR[15] => Mux30.IN7
wbIR[15] => Mux29.IN7
wbIR[15] => Mux28.IN7
wbIR[15] => Mux27.IN7
wbIR[15] => Mux26.IN7
wbIR[15] => Mux25.IN7
wbIR[15] => Mux24.IN7
wbIR[15] => Mux23.IN7
wbIR[15] => Mux22.IN7
wbIR[15] => Mux21.IN7
wbIR[15] => Mux20.IN7
wbIR[15] => Mux19.IN7
wbIR[15] => Mux18.IN7
wbIR[15] => Mux17.IN7
wbIR[15] => Mux16.IN7
wbIR[15] => Decoder1.IN0
wbIR[15] => Mux15.IN7
wbIR[15] => Mux14.IN7
wbIR[15] => Mux13.IN7
wbIR[15] => Mux12.IN7
wbIR[15] => Mux11.IN7
wbIR[15] => Mux10.IN7
wbIR[15] => Mux9.IN7
wbIR[15] => Mux8.IN7
wbIR[15] => Mux7.IN7
wbIR[15] => Mux6.IN7
wbIR[15] => Mux5.IN7
wbIR[15] => Mux4.IN7
wbIR[15] => Mux3.IN7
wbIR[15] => Mux2.IN7
wbIR[15] => Mux1.IN7
wbIR[15] => Mux0.IN7
wbNPC[0] => Mux15.IN11
wbNPC[0] => Mux15.IN12
wbNPC[1] => Mux14.IN11
wbNPC[1] => Mux14.IN12
wbNPC[2] => Mux13.IN11
wbNPC[2] => Mux13.IN12
wbNPC[3] => Mux12.IN11
wbNPC[3] => Mux12.IN12
wbNPC[4] => Mux11.IN11
wbNPC[4] => Mux11.IN12
wbNPC[5] => Mux10.IN11
wbNPC[5] => Mux10.IN12
wbNPC[6] => Mux9.IN11
wbNPC[6] => Mux9.IN12
wbNPC[7] => Mux8.IN11
wbNPC[7] => Mux8.IN12
wbNPC[8] => Mux7.IN11
wbNPC[8] => Mux7.IN12
wbNPC[9] => Mux6.IN11
wbNPC[9] => Mux6.IN12
wbNPC[10] => Mux5.IN11
wbNPC[10] => Mux5.IN12
wbNPC[11] => Mux4.IN11
wbNPC[11] => Mux4.IN12
wbNPC[12] => Mux3.IN11
wbNPC[12] => Mux3.IN12
wbNPC[13] => Mux2.IN11
wbNPC[13] => Mux2.IN12
wbNPC[14] => Mux1.IN11
wbNPC[14] => Mux1.IN12
wbNPC[15] => Mux0.IN11
wbNPC[15] => Mux0.IN12
wbData[0] => Mux31.IN11
wbData[0] => wbR0~15.DATAB
wbData[0] => wbR1~15.DATAB
wbData[0] => wbR2~15.DATAB
wbData[0] => wbR3~15.DATAB
wbData[0] => wbR4~15.DATAB
wbData[0] => wbR5~15.DATAB
wbData[0] => wbR6~15.DATAB
wbData[0] => wbR7~15.DATAB
wbData[1] => Mux30.IN11
wbData[1] => wbR0~14.DATAB
wbData[1] => wbR1~14.DATAB
wbData[1] => wbR2~14.DATAB
wbData[1] => wbR3~14.DATAB
wbData[1] => wbR4~14.DATAB
wbData[1] => wbR5~14.DATAB
wbData[1] => wbR6~14.DATAB
wbData[1] => wbR7~14.DATAB
wbData[2] => Mux29.IN11
wbData[2] => wbR0~13.DATAB
wbData[2] => wbR1~13.DATAB
wbData[2] => wbR2~13.DATAB
wbData[2] => wbR3~13.DATAB
wbData[2] => wbR4~13.DATAB
wbData[2] => wbR5~13.DATAB
wbData[2] => wbR6~13.DATAB
wbData[2] => wbR7~13.DATAB
wbData[3] => Mux28.IN11
wbData[3] => wbR0~12.DATAB
wbData[3] => wbR1~12.DATAB
wbData[3] => wbR2~12.DATAB
wbData[3] => wbR3~12.DATAB
wbData[3] => wbR4~12.DATAB
wbData[3] => wbR5~12.DATAB
wbData[3] => wbR6~12.DATAB
wbData[3] => wbR7~12.DATAB
wbData[4] => Mux27.IN11
wbData[4] => wbR0~11.DATAB
wbData[4] => wbR1~11.DATAB
wbData[4] => wbR2~11.DATAB
wbData[4] => wbR3~11.DATAB
wbData[4] => wbR4~11.DATAB
wbData[4] => wbR5~11.DATAB
wbData[4] => wbR6~11.DATAB
wbData[4] => wbR7~11.DATAB
wbData[5] => Mux26.IN11
wbData[5] => wbR0~10.DATAB
wbData[5] => wbR1~10.DATAB
wbData[5] => wbR2~10.DATAB
wbData[5] => wbR3~10.DATAB
wbData[5] => wbR4~10.DATAB
wbData[5] => wbR5~10.DATAB
wbData[5] => wbR6~10.DATAB
wbData[5] => wbR7~10.DATAB
wbData[6] => Mux25.IN11
wbData[6] => wbR0~9.DATAB
wbData[6] => wbR1~9.DATAB
wbData[6] => wbR2~9.DATAB
wbData[6] => wbR3~9.DATAB
wbData[6] => wbR4~9.DATAB
wbData[6] => wbR5~9.DATAB
wbData[6] => wbR6~9.DATAB
wbData[6] => wbR7~9.DATAB
wbData[7] => Mux24.IN11
wbData[7] => wbR0~8.DATAB
wbData[7] => wbR1~8.DATAB
wbData[7] => wbR2~8.DATAB
wbData[7] => wbR3~8.DATAB
wbData[7] => wbR4~8.DATAB
wbData[7] => wbR5~8.DATAB
wbData[7] => wbR6~8.DATAB
wbData[7] => wbR7~8.DATAB
wbData[8] => Mux23.IN11
wbData[8] => wbR0~7.DATAB
wbData[8] => wbR1~7.DATAB
wbData[8] => wbR2~7.DATAB
wbData[8] => wbR3~7.DATAB
wbData[8] => wbR4~7.DATAB
wbData[8] => wbR5~7.DATAB
wbData[8] => wbR6~7.DATAB
wbData[8] => wbR7~7.DATAB
wbData[9] => Mux22.IN11
wbData[9] => wbR0~6.DATAB
wbData[9] => wbR1~6.DATAB
wbData[9] => wbR2~6.DATAB
wbData[9] => wbR3~6.DATAB
wbData[9] => wbR4~6.DATAB
wbData[9] => wbR5~6.DATAB
wbData[9] => wbR6~6.DATAB
wbData[9] => wbR7~6.DATAB
wbData[10] => Mux21.IN11
wbData[10] => wbR0~5.DATAB
wbData[10] => wbR1~5.DATAB
wbData[10] => wbR2~5.DATAB
wbData[10] => wbR3~5.DATAB
wbData[10] => wbR4~5.DATAB
wbData[10] => wbR5~5.DATAB
wbData[10] => wbR6~5.DATAB
wbData[10] => wbR7~5.DATAB
wbData[11] => Mux20.IN11
wbData[11] => wbR0~4.DATAB
wbData[11] => wbR1~4.DATAB
wbData[11] => wbR2~4.DATAB
wbData[11] => wbR3~4.DATAB
wbData[11] => wbR4~4.DATAB
wbData[11] => wbR5~4.DATAB
wbData[11] => wbR6~4.DATAB
wbData[11] => wbR7~4.DATAB
wbData[12] => Mux19.IN11
wbData[12] => wbR0~3.DATAB
wbData[12] => wbR1~3.DATAB
wbData[12] => wbR2~3.DATAB
wbData[12] => wbR3~3.DATAB
wbData[12] => wbR4~3.DATAB
wbData[12] => wbR5~3.DATAB
wbData[12] => wbR6~3.DATAB
wbData[12] => wbR7~3.DATAB
wbData[13] => Mux18.IN11
wbData[13] => wbR0~2.DATAB
wbData[13] => wbR1~2.DATAB
wbData[13] => wbR2~2.DATAB
wbData[13] => wbR3~2.DATAB
wbData[13] => wbR4~2.DATAB
wbData[13] => wbR5~2.DATAB
wbData[13] => wbR6~2.DATAB
wbData[13] => wbR7~2.DATAB
wbData[14] => Mux17.IN11
wbData[14] => wbR0~1.DATAB
wbData[14] => wbR1~1.DATAB
wbData[14] => wbR2~1.DATAB
wbData[14] => wbR3~1.DATAB
wbData[14] => wbR4~1.DATAB
wbData[14] => wbR5~1.DATAB
wbData[14] => wbR6~1.DATAB
wbData[14] => wbR7~1.DATAB
wbData[15] => Mux16.IN11
wbData[15] => wbR0~0.DATAB
wbData[15] => wbR1~0.DATAB
wbData[15] => wbR2~0.DATAB
wbData[15] => wbR3~0.DATAB
wbData[15] => wbR4~0.DATAB
wbData[15] => wbR5~0.DATAB
wbData[15] => wbR6~0.DATAB
wbData[15] => wbR7~0.DATAB
phase[0] => Equal1.IN1
phase[1] => Equal1.IN2
phase[2] => Equal1.IN0
wbR0[0] <= wbR0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[1] <= wbR0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[2] <= wbR0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[3] <= wbR0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[4] <= wbR0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[5] <= wbR0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[6] <= wbR0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[7] <= wbR0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[8] <= wbR0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[9] <= wbR0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[10] <= wbR0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[11] <= wbR0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[12] <= wbR0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[13] <= wbR0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[14] <= wbR0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR0[15] <= wbR0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[0] <= wbR1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[1] <= wbR1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[2] <= wbR1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[3] <= wbR1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[4] <= wbR1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[5] <= wbR1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[6] <= wbR1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[7] <= wbR1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[8] <= wbR1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[9] <= wbR1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[10] <= wbR1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[11] <= wbR1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[12] <= wbR1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[13] <= wbR1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[14] <= wbR1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR1[15] <= wbR1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[0] <= wbR2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[1] <= wbR2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[2] <= wbR2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[3] <= wbR2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[4] <= wbR2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[5] <= wbR2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[6] <= wbR2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[7] <= wbR2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[8] <= wbR2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[9] <= wbR2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[10] <= wbR2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[11] <= wbR2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[12] <= wbR2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[13] <= wbR2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[14] <= wbR2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR2[15] <= wbR2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[0] <= wbR3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[1] <= wbR3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[2] <= wbR3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[3] <= wbR3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[4] <= wbR3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[5] <= wbR3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[6] <= wbR3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[7] <= wbR3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[8] <= wbR3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[9] <= wbR3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[10] <= wbR3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[11] <= wbR3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[12] <= wbR3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[13] <= wbR3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[14] <= wbR3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR3[15] <= wbR3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[0] <= wbR4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[1] <= wbR4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[2] <= wbR4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[3] <= wbR4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[4] <= wbR4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[5] <= wbR4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[6] <= wbR4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[7] <= wbR4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[8] <= wbR4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[9] <= wbR4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[10] <= wbR4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[11] <= wbR4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[12] <= wbR4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[13] <= wbR4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[14] <= wbR4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR4[15] <= wbR4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[0] <= wbR5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[1] <= wbR5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[2] <= wbR5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[3] <= wbR5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[4] <= wbR5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[5] <= wbR5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[6] <= wbR5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[7] <= wbR5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[8] <= wbR5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[9] <= wbR5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[10] <= wbR5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[11] <= wbR5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[12] <= wbR5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[13] <= wbR5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[14] <= wbR5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR5[15] <= wbR5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[0] <= wbR6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[1] <= wbR6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[2] <= wbR6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[3] <= wbR6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[4] <= wbR6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[5] <= wbR6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[6] <= wbR6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[7] <= wbR6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[8] <= wbR6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[9] <= wbR6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[10] <= wbR6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[11] <= wbR6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[12] <= wbR6[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[13] <= wbR6[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[14] <= wbR6[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR6[15] <= wbR6[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[0] <= wbR7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[1] <= wbR7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[2] <= wbR7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[3] <= wbR7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[4] <= wbR7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[5] <= wbR7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[6] <= wbR7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[7] <= wbR7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[8] <= wbR7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[9] <= wbR7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[10] <= wbR7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[11] <= wbR7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[12] <= wbR7[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[13] <= wbR7[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[14] <= wbR7[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbR7[15] <= wbR7[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbINTF <= wbINTF~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbEXC <= wbEXC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LC3|74244b:inst5
AY1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
A1 => 1.DATAIN
AGN => 4.IN0
AY2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
A2 => 6.DATAIN
AY3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
A3 => 10.DATAIN
AY4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
A4 => 11.DATAIN
BY4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
B4 => 26.DATAIN
BGN => 41.IN0
BY3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
B3 => 27.DATAIN
BY2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
B2 => 31.DATAIN
BY1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
B1 => 36.DATAIN


|LC3|7404:inst6
1 <= 4.DB_MAX_OUTPUT_PORT_TYPE
2 => 4.IN0


|LC3|lpm_ram_dq0:inst1
address[0] => address[0]~12.IN1
address[1] => address[1]~11.IN1
address[2] => address[2]~10.IN1
address[3] => address[3]~9.IN1
address[4] => address[4]~8.IN1
address[5] => address[5]~7.IN1
address[6] => address[6]~6.IN1
address[7] => address[7]~5.IN1
address[8] => address[8]~4.IN1
address[9] => address[9]~3.IN1
address[10] => address[10]~2.IN1
address[11] => address[11]~1.IN1
address[12] => address[12]~0.IN1
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_5af1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5af1:auto_generated.data_a[0]
data_a[1] => altsyncram_5af1:auto_generated.data_a[1]
data_a[2] => altsyncram_5af1:auto_generated.data_a[2]
data_a[3] => altsyncram_5af1:auto_generated.data_a[3]
data_a[4] => altsyncram_5af1:auto_generated.data_a[4]
data_a[5] => altsyncram_5af1:auto_generated.data_a[5]
data_a[6] => altsyncram_5af1:auto_generated.data_a[6]
data_a[7] => altsyncram_5af1:auto_generated.data_a[7]
data_a[8] => altsyncram_5af1:auto_generated.data_a[8]
data_a[9] => altsyncram_5af1:auto_generated.data_a[9]
data_a[10] => altsyncram_5af1:auto_generated.data_a[10]
data_a[11] => altsyncram_5af1:auto_generated.data_a[11]
data_a[12] => altsyncram_5af1:auto_generated.data_a[12]
data_a[13] => altsyncram_5af1:auto_generated.data_a[13]
data_a[14] => altsyncram_5af1:auto_generated.data_a[14]
data_a[15] => altsyncram_5af1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5af1:auto_generated.address_a[0]
address_a[1] => altsyncram_5af1:auto_generated.address_a[1]
address_a[2] => altsyncram_5af1:auto_generated.address_a[2]
address_a[3] => altsyncram_5af1:auto_generated.address_a[3]
address_a[4] => altsyncram_5af1:auto_generated.address_a[4]
address_a[5] => altsyncram_5af1:auto_generated.address_a[5]
address_a[6] => altsyncram_5af1:auto_generated.address_a[6]
address_a[7] => altsyncram_5af1:auto_generated.address_a[7]
address_a[8] => altsyncram_5af1:auto_generated.address_a[8]
address_a[9] => altsyncram_5af1:auto_generated.address_a[9]
address_a[10] => altsyncram_5af1:auto_generated.address_a[10]
address_a[11] => altsyncram_5af1:auto_generated.address_a[11]
address_a[12] => altsyncram_5af1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5af1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5af1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5af1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5af1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5af1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5af1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5af1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5af1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5af1:auto_generated.q_a[7]
q_a[8] <= altsyncram_5af1:auto_generated.q_a[8]
q_a[9] <= altsyncram_5af1:auto_generated.q_a[9]
q_a[10] <= altsyncram_5af1:auto_generated.q_a[10]
q_a[11] <= altsyncram_5af1:auto_generated.q_a[11]
q_a[12] <= altsyncram_5af1:auto_generated.q_a[12]
q_a[13] <= altsyncram_5af1:auto_generated.q_a[13]
q_a[14] <= altsyncram_5af1:auto_generated.q_a[14]
q_a[15] <= altsyncram_5af1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_3pa:decode3.data[0]
address_a[12] => decode_3pa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_2lb:mux2.result[0]
q_a[1] <= mux_2lb:mux2.result[1]
q_a[2] <= mux_2lb:mux2.result[2]
q_a[3] <= mux_2lb:mux2.result[3]
q_a[4] <= mux_2lb:mux2.result[4]
q_a[5] <= mux_2lb:mux2.result[5]
q_a[6] <= mux_2lb:mux2.result[6]
q_a[7] <= mux_2lb:mux2.result[7]
q_a[8] <= mux_2lb:mux2.result[8]
q_a[9] <= mux_2lb:mux2.result[9]
q_a[10] <= mux_2lb:mux2.result[10]
q_a[11] <= mux_2lb:mux2.result[11]
q_a[12] <= mux_2lb:mux2.result[12]
q_a[13] <= mux_2lb:mux2.result[13]
q_a[14] <= mux_2lb:mux2.result[14]
q_a[15] <= mux_2lb:mux2.result[15]
wren_a => decode_3pa:decode3.enable


|LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|decode_3pa:decode3
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|decode_3pa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|LC3|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|mux_2lb:mux2
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE


|LC3|74244b:inst3
AY1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
A1 => 1.DATAIN
AGN => 4.IN0
AY2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
A2 => 6.DATAIN
AY3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
A3 => 10.DATAIN
AY4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
A4 => 11.DATAIN
BY4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
B4 => 26.DATAIN
BGN => 41.IN0
BY3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
B3 => 27.DATAIN
BY2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
B2 => 31.DATAIN
BY1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
B1 => 36.DATAIN


|LC3|7404:inst4
1 <= 4.DB_MAX_OUTPUT_PORT_TYPE
2 => 4.IN0


