
AVRASM ver. 2.1.30  D:\General\Term7\Microcontroller 2\IC tester\all\Debug\List\all.asm Thu Jan 02 00:57:32 2025

D:\General\Term7\Microcontroller 2\IC tester\all\Debug\List\all.asm(1087): warning: Register r5 already defined by the .DEF directive
D:\General\Term7\Microcontroller 2\IC tester\all\Debug\List\all.asm(1088): warning: Register r4 already defined by the .DEF directive
D:\General\Term7\Microcontroller 2\IC tester\all\Debug\List\all.asm(1089): warning: Register r7 already defined by the .DEF directive
D:\General\Term7\Microcontroller 2\IC tester\all\Debug\List\all.asm(1090): warning: Register r8 already defined by the .DEF directive
D:\General\Term7\Microcontroller 2\IC tester\all\Debug\List\all.asm(1091): warning: Register r9 already defined by the .DEF directive
D:\General\Term7\Microcontroller 2\IC tester\all\Debug\List\all.asm(1092): warning: Register r6 already defined by the .DEF directive
D:\General\Term7\Microcontroller 2\IC tester\all\Debug\List\all.asm(1093): warning: Register r11 already defined by the .DEF directive
D:\General\Term7\Microcontroller 2\IC tester\all\Debug\List\all.asm(1094): warning: Register r10 already defined by the .DEF directive
D:\General\Term7\Microcontroller 2\IC tester\all\Debug\List\all.asm(1095): warning: Register r13 already defined by the .DEF directive
D:\General\Term7\Microcontroller 2\IC tester\all\Debug\List\all.asm(1096): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.14 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32A
                 ;Program type           : Application
                 ;Clock frequency        : 11.059200 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32A
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _x=R5
                 	.DEF _j=R4
                 	.DEF _intr=R7
                 	.DEF _counter=R8
                 	.DEF _counter_msb=R9
                 	.DEF _flag=R6
                 	.DEF _flag2=R11
                 	.DEF _flag3=R10
                 	.DEF _flag4=R13
                 	.DEF _actual_output=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 007e 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 00aa 	JMP  _ext_int1_isr
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000033 0000
000034 0000      	.DB  0x0,0x0,0x0,0x0
000035 0000
000036 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x11:
000037 0706
000038 0100
000039 0302
00003a 0504      	.DB  0x6,0x7,0x0,0x1,0x2,0x3,0x4,0x5
00003b 0607
00003c 0405
00003d 0203
00003e 0001      	.DB  0x7,0x6,0x5,0x4,0x3,0x2,0x1,0x0
                 _0x1E:
00003f 0706
000040 0100
000041 0302
000042 0504      	.DB  0x6,0x7,0x0,0x1,0x2,0x3,0x4,0x5
000043 0607
000044 0405
000045 0203
000046 0001      	.DB  0x7,0x6,0x5,0x4,0x3,0x2,0x1,0x0
                 _0x0:
000047 4349
000048 2073
000049 6574
00004a 7473      	.DB  0x49,0x43,0x73,0x20,0x74,0x65,0x73,0x74
00004b 6465
00004c 203a
00004d 7525
00004e 5400      	.DB  0x65,0x64,0x3A,0x20,0x25,0x75,0x0,0x54
00004f 7365
000050 6974
000051 676e
000052 7420      	.DB  0x65,0x73,0x74,0x69,0x6E,0x67,0x20,0x74
000053 6568
000054 4920
000055 0043
000056 4349      	.DB  0x68,0x65,0x20,0x49,0x43,0x0,0x49,0x43
000057 6920
000058 2073
000059 3437
00005a 3530      	.DB  0x20,0x69,0x73,0x20,0x37,0x34,0x30,0x35
00005b 0020
00005c 4349
00005d 6920
00005e 2073      	.DB  0x20,0x0,0x49,0x43,0x20,0x69,0x73,0x20
00005f 3437
000060 3830
000061 0020
000062 4349      	.DB  0x37,0x34,0x30,0x38,0x20,0x0,0x49,0x43
000063 6920
000064 2073
000065 3437
000066 3533      	.DB  0x20,0x69,0x73,0x20,0x37,0x34,0x33,0x35
000067 2033
000068 4900
000069 2043
00006a 7369      	.DB  0x33,0x20,0x0,0x49,0x43,0x20,0x69,0x73
00006b 3720
00006c 3334
00006d 3235
00006e 0020      	.DB  0x20,0x37,0x34,0x33,0x35,0x32,0x20,0x0
00006f 4349
000070 6e20
000071 746f
000072 6620      	.DB  0x49,0x43,0x20,0x6E,0x6F,0x74,0x20,0x66
000073 756f
000074 646e
000075 0020      	.DB  0x6F,0x75,0x6E,0x64,0x20,0x0
                 _0x2000003:
000076 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000077 0008      	.DW  0x08
000078 0006      	.DW  0x06
000079 0066      	.DW  __REG_VARS*2
                 
00007a 0002      	.DW  0x02
00007b 0272      	.DW  __base_y_G100
00007c 00ec      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00007d 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00007e 94f8      	CLI
00007f 27ee      	CLR  R30
000080 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000081 e0f1      	LDI  R31,1
000082 bff5      	OUT  MCUCR,R31
000083 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000084 e08d      	LDI  R24,(14-2)+1
000085 e0a2      	LDI  R26,2
000086 27bb      	CLR  R27
                 __CLEAR_REG:
000087 93ed      	ST   X+,R30
000088 958a      	DEC  R24
000089 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00008a e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00008b e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00008c e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00008d 93ed      	ST   X+,R30
00008e 9701      	SBIW R24,1
00008f f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000090 eeee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000091 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000092 9185      	LPM  R24,Z+
000093 9195      	LPM  R25,Z+
000094 9700      	SBIW R24,0
000095 f061      	BREQ __GLOBAL_INI_END
000096 91a5      	LPM  R26,Z+
000097 91b5      	LPM  R27,Z+
000098 9005      	LPM  R0,Z+
000099 9015      	LPM  R1,Z+
00009a 01bf      	MOVW R22,R30
00009b 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00009c 9005      	LPM  R0,Z+
00009d 920d      	ST   X+,R0
00009e 9701      	SBIW R24,1
00009f f7e1      	BRNE __GLOBAL_INI_LOOP
0000a0 01fb      	MOVW R30,R22
0000a1 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0000a2 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0000a3 bfed      	OUT  SPL,R30
0000a4 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0000a5 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000a6 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0000a7 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000a8 940c 01fa 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12/31/2024
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 11.059200 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************/
                 ;
                 ;#include <mega32a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;// Declare your global variables here
                 ;
                 ;unsigned char line[17];
                 ;unsigned char x;
                 ;signed char  j;
                 ;unsigned char intr=0;     //Interrupt flag to indicate external interrupt occurrence
                 ;int counter=0;           // Counter for counting interrupt events
                 ;unsigned char  flag=0;    //flags for the IC tests
                 ;unsigned char  flag2=0;
                 ;unsigned char  flag3=0;
                 ;unsigned char  flag4=0;
                 ;unsigned char actual_output;      //to store the output values of the ICs
                 ;unsigned char expected_output;    //to store the expected values from the ICs
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT1] void ext_int1_isr(void)
                 ; 0000 002D {
                 
                 	.CSEG
                 _ext_int1_isr:
                 ; .FSTART _ext_int1_isr
0000aa 93ea      	ST   -Y,R30
0000ab 93fa      	ST   -Y,R31
0000ac b7ef      	IN   R30,SREG
0000ad 93ea      	ST   -Y,R30
                 ; 0000 002E // Place your code here
                 ; 0000 002F     unsigned int i , l,k;
                 ; 0000 0030     //delay to avoid debounce
                 ; 0000 0031 
                 ; 0000 0032         intr=1;      //interrupt flag is raised
0000ae 940e 0611 	CALL __SAVELOCR6
                 ;	i -> R16,R17
                 ;	l -> R18,R19
                 ;	k -> R20,R21
0000b0 e0e1      	LDI  R30,LOW(1)
0000b1 2e7e      	MOV  R7,R30
                 ; 0000 0033         counter++;    //counter increment
0000b2 01f4      	MOVW R30,R8
0000b3 9631      	ADIW R30,1
0000b4 014f      	MOVW R8,R30
                 ; 0000 0034 
                 ; 0000 0035 }
0000b5 940e 0618 	CALL __LOADLOCR6
0000b7 9626      	ADIW R28,6
0000b8 91e9      	LD   R30,Y+
0000b9 bfef      	OUT  SREG,R30
0000ba 91f9      	LD   R31,Y+
0000bb 91e9      	LD   R30,Y+
0000bc 9518      	RETI
                 ; .FEND
                 ;void and_gate(){
                 ; 0000 0036 void and_gate(){
                 _and_gate:
                 ; .FSTART _and_gate
                 ; 0000 0037 
                 ; 0000 0038     // Define pin mappings for the AND gate IC
                 ; 0000 0039     #define INPUT1_1 0
                 ; 0000 003A     #define INPUT2_1 1
                 ; 0000 003B     #define OUTPUT1 2
                 ; 0000 003C     #define INPUT1_2 3
                 ; 0000 003D     #define INPUT2_2 4
                 ; 0000 003E     #define OUTPUT2 5
                 ; 0000 003F     #define GND 6
                 ; 0000 0040 
                 ; 0000 0041     #define VCC 0
                 ; 0000 0042     #define INPUT1_3 1
                 ; 0000 0043     #define INPUT2_3 2
                 ; 0000 0044     #define OUTPUT3 3
                 ; 0000 0045     #define INPUT1_4 4
                 ; 0000 0046     #define INPUT2_4 5
                 ; 0000 0047     #define OUTPUT4 6
                 ; 0000 0048 
                 ; 0000 0049 
                 ; 0000 004A     unsigned char i = 0;
                 ; 0000 004B     flag2=0;     // Reset error flag
0000bd 931a      	ST   -Y,R17
                 ;	i -> R17
0000be e010      	LDI  R17,0
0000bf 24bb      	CLR  R11
                 ; 0000 004C 
                 ; 0000 004D     // Configure pins as input or output for testing
                 ; 0000 004E     DDRA |= (1<<INPUT1_1) | (1<<INPUT2_1) | (1<<INPUT1_2) | (1<<INPUT2_2) | (1<<GND);
0000c0 b3ea      	IN   R30,0x1A
0000c1 65eb      	ORI  R30,LOW(0x5B)
0000c2 bbea      	OUT  0x1A,R30
                 ; 0000 004F     DDRC |= (1<<INPUT1_3) | (1<<INPUT2_3) | (1<<INPUT1_4) | (1<<INPUT2_4) | (1<<VCC);
0000c3 b3e4      	IN   R30,0x14
0000c4 63e7      	ORI  R30,LOW(0x37)
0000c5 bbe4      	OUT  0x14,R30
                 ; 0000 0050 
                 ; 0000 0051     DDRA &= ~(1<<OUTPUT1);
0000c6 98d2      	CBI  0x1A,2
                 ; 0000 0052     DDRA &= ~(1<<OUTPUT2);
0000c7 98d5      	CBI  0x1A,5
                 ; 0000 0053     DDRC &= ~(1<<OUTPUT3);
0000c8 98a3      	CBI  0x14,3
                 ; 0000 0054     DDRC &= ~(1<<OUTPUT4);
0000c9 98a6      	CBI  0x14,6
                 ; 0000 0055     PORTA |= (1<<OUTPUT1) | (1<<OUTPUT2) ;
0000ca b3eb      	IN   R30,0x1B
0000cb 62e4      	ORI  R30,LOW(0x24)
0000cc bbeb      	OUT  0x1B,R30
                 ; 0000 0056     PORTC |= (1<<OUTPUT4)| (1<<OUTPUT3);
0000cd b3e5      	IN   R30,0x15
0000ce 64e8      	ORI  R30,LOW(0x48)
0000cf bbe5      	OUT  0x15,R30
                 ; 0000 0057     PORTA &=~(1<<GND);
0000d0 98de      	CBI  0x1B,6
                 ; 0000 0058     PORTC |= (1<<VCC);
0000d1 9aa8      	SBI  0x15,0
                 ; 0000 0059 
                 ; 0000 005A     // Test Case 1: Apply HIGH to all inputs and test outputs
                 ; 0000 005B     PORTA |= (1<<INPUT1_1) | (1<<INPUT2_1) | (1<<INPUT1_2) | (1<<INPUT2_2);
0000d2 b3eb      	IN   R30,0x1B
0000d3 61eb      	ORI  R30,LOW(0x1B)
0000d4 bbeb      	OUT  0x1B,R30
                 ; 0000 005C     PORTC |= (1<<INPUT1_3) | (1<<INPUT2_3) | (1<<INPUT1_4) | (1<<INPUT2_4);
0000d5 b3e5      	IN   R30,0x15
0000d6 63e6      	ORI  R30,LOW(0x36)
0000d7 bbe5      	OUT  0x15,R30
                 ; 0000 005D     if ((PINA.OUTPUT1) != 1){
0000d8 99ca      	SBIC 0x19,2
0000d9 c002      	RJMP _0x3
                 ; 0000 005E         flag2=1;     // Output error
0000da e0e1      	LDI  R30,LOW(1)
0000db 2ebe      	MOV  R11,R30
                 ; 0000 005F     }
                 ; 0000 0060     if ((PINA.OUTPUT2) != 1){
                 _0x3:
0000dc 99cd      	SBIC 0x19,5
0000dd c002      	RJMP _0x4
                 ; 0000 0061         flag2=1;    // Output error
0000de e0e1      	LDI  R30,LOW(1)
0000df 2ebe      	MOV  R11,R30
                 ; 0000 0062     }
                 ; 0000 0063     if ((PINC.OUTPUT3) != 1){
                 _0x4:
0000e0 999b      	SBIC 0x13,3
0000e1 c002      	RJMP _0x5
                 ; 0000 0064         flag2=1;    // Output error
0000e2 e0e1      	LDI  R30,LOW(1)
0000e3 2ebe      	MOV  R11,R30
                 ; 0000 0065     }
                 ; 0000 0066     if ((PINC.OUTPUT4) != 1){
                 _0x5:
0000e4 999e      	SBIC 0x13,6
0000e5 c002      	RJMP _0x6
                 ; 0000 0067         flag2=1;    // Output error
0000e6 e0e1      	LDI  R30,LOW(1)
0000e7 2ebe      	MOV  R11,R30
                 ; 0000 0068     }
                 ; 0000 0069 
                 ; 0000 006A      // Test Case 2: Apply LOW to all inputs and test outputs
                 ; 0000 006B     PORTA &= ~(1<<INPUT1_1) ;
                 _0x6:
0000e8 98d8      	CBI  0x1B,0
                 ; 0000 006C     PORTA &= ~(1<<INPUT2_1) ;
0000e9 98d9      	CBI  0x1B,1
                 ; 0000 006D     PORTA &= ~(1<<INPUT1_2) ;
0000ea 98db      	CBI  0x1B,3
                 ; 0000 006E     PORTA &= ~(1<<INPUT2_2) ;
0000eb 98dc      	CBI  0x1B,4
                 ; 0000 006F 
                 ; 0000 0070     PORTC &= ~(1<<INPUT1_3) ;
0000ec 98a9      	CBI  0x15,1
                 ; 0000 0071     PORTC &= ~(1<<INPUT2_3) ;
0000ed 98aa      	CBI  0x15,2
                 ; 0000 0072     PORTC &= ~(1<<INPUT1_4) ;
0000ee 98ac      	CBI  0x15,4
                 ; 0000 0073     PORTC &= ~(1<<INPUT2_4) ;
0000ef 98ad      	CBI  0x15,5
                 ; 0000 0074     if ((PINA.OUTPUT1) != 0){
0000f0 9bca      	SBIS 0x19,2
0000f1 c002      	RJMP _0x7
                 ; 0000 0075         flag2=1;
0000f2 e0e1      	LDI  R30,LOW(1)
0000f3 2ebe      	MOV  R11,R30
                 ; 0000 0076     }
                 ; 0000 0077     if ((PINA.OUTPUT2) != 0){
                 _0x7:
0000f4 9bcd      	SBIS 0x19,5
0000f5 c002      	RJMP _0x8
                 ; 0000 0078         flag2=1;
0000f6 e0e1      	LDI  R30,LOW(1)
0000f7 2ebe      	MOV  R11,R30
                 ; 0000 0079     }
                 ; 0000 007A     if ((PINC.OUTPUT3) != 0){
                 _0x8:
0000f8 9b9b      	SBIS 0x13,3
0000f9 c002      	RJMP _0x9
                 ; 0000 007B         flag2=1;
0000fa e0e1      	LDI  R30,LOW(1)
0000fb 2ebe      	MOV  R11,R30
                 ; 0000 007C     }
                 ; 0000 007D     if ((PINC.OUTPUT4) != 0){
                 _0x9:
0000fc 9b9e      	SBIS 0x13,6
0000fd c002      	RJMP _0xA
                 ; 0000 007E         flag2=1;
0000fe e0e1      	LDI  R30,LOW(1)
0000ff 2ebe      	MOV  R11,R30
                 ; 0000 007F     }
                 ; 0000 0080 
                 ; 0000 0081     // Test Case 3: Apply one LOW input and one HIGH input and test outputs
                 ; 0000 0082     PORTA |= (1<<INPUT1_1) | (1<<INPUT1_2);
                 _0xA:
000100 b3eb      	IN   R30,0x1B
000101 60e9      	ORI  R30,LOW(0x9)
000102 bbeb      	OUT  0x1B,R30
                 ; 0000 0083     PORTA &= ~(1<<INPUT2_1);
000103 98d9      	CBI  0x1B,1
                 ; 0000 0084     PORTA &= ~(1<<INPUT2_2);
000104 98dc      	CBI  0x1B,4
                 ; 0000 0085 
                 ; 0000 0086     PORTC |= (1<<INPUT1_3) | (1<<INPUT1_4);
000105 b3e5      	IN   R30,0x15
000106 61e2      	ORI  R30,LOW(0x12)
000107 bbe5      	OUT  0x15,R30
                 ; 0000 0087     PORTC &= ~(1<<INPUT2_3);
000108 98aa      	CBI  0x15,2
                 ; 0000 0088     PORTC &= ~(1<<INPUT2_4);
000109 98ad      	CBI  0x15,5
                 ; 0000 0089 
                 ; 0000 008A     if ((PINA.OUTPUT1) != 0){
00010a 9bca      	SBIS 0x19,2
00010b c002      	RJMP _0xB
                 ; 0000 008B         flag2=1;          // Output error
00010c e0e1      	LDI  R30,LOW(1)
00010d 2ebe      	MOV  R11,R30
                 ; 0000 008C     }
                 ; 0000 008D     if ((PINA.OUTPUT2) != 0){
                 _0xB:
00010e 9bcd      	SBIS 0x19,5
00010f c002      	RJMP _0xC
                 ; 0000 008E         flag2=1;          // Output error
000110 e0e1      	LDI  R30,LOW(1)
000111 2ebe      	MOV  R11,R30
                 ; 0000 008F     }
                 ; 0000 0090     if ((PINC.OUTPUT3) != 0){
                 _0xC:
000112 9b9b      	SBIS 0x13,3
000113 c002      	RJMP _0xD
                 ; 0000 0091         flag2=1;         // Output error
000114 e0e1      	LDI  R30,LOW(1)
000115 2ebe      	MOV  R11,R30
                 ; 0000 0092     }
                 ; 0000 0093     if ((PINC.OUTPUT4) != 0){
                 _0xD:
000116 9b9e      	SBIS 0x13,6
000117 c002      	RJMP _0xE
                 ; 0000 0094         flag2=1;         // Output error
000118 e0e1      	LDI  R30,LOW(1)
000119 2ebe      	MOV  R11,R30
                 ; 0000 0095     }
                 ; 0000 0096 
                 ; 0000 0097 }
                 _0xE:
00011a 9119      	LD   R17,Y+
00011b 9508      	RET
                 ; .FEND
                 ;void not_gate(){
                 ; 0000 0098 void not_gate(){
                 _not_gate:
                 ; .FSTART _not_gate
                 ; 0000 0099 
                 ; 0000 009A     // Define pin mappings for the NOT gate IC
                 ; 0000 009B     #define INPUT1 0
                 ; 0000 009C     #define OUTPUT1 1
                 ; 0000 009D     #define INPUT2 2
                 ; 0000 009E     #define OUTPUT2 3
                 ; 0000 009F     #define INPUT3 4
                 ; 0000 00A0     #define OUTPUT3 5
                 ; 0000 00A1     #define INPUT4 1
                 ; 0000 00A2     #define OUTPUT4 2
                 ; 0000 00A3     #define GND 6
                 ; 0000 00A4     #define INPUT5 3
                 ; 0000 00A5     #define OUTPUT5 4
                 ; 0000 00A6     #define INPUT6 5
                 ; 0000 00A7     #define OUTPUT6 6
                 ; 0000 00A8     #define VCC 0
                 ; 0000 00A9 
                 ; 0000 00AA 
                 ; 0000 00AB     flag3=0;       // Reset error flag
00011c 24aa      	CLR  R10
                 ; 0000 00AC 
                 ; 0000 00AD     // Configure pins as input or output for testing
                 ; 0000 00AE     DDRA |= (1<<INPUT1) | (1<<INPUT2) | (1<<INPUT3) | (1<<GND);
00011d b3ea      	IN   R30,0x1A
00011e 65e5      	ORI  R30,LOW(0x55)
00011f bbea      	OUT  0x1A,R30
                 ; 0000 00AF     DDRC |= (1<<INPUT4) | (1<<INPUT5) | (1<<INPUT6) | (1<<VCC);
000120 b3e4      	IN   R30,0x14
000121 62eb      	ORI  R30,LOW(0x2B)
000122 bbe4      	OUT  0x14,R30
                 ; 0000 00B0 
                 ; 0000 00B1     DDRA &= ~(1<<OUTPUT1);
000123 98d1      	CBI  0x1A,1
                 ; 0000 00B2     DDRA &= ~(1<<OUTPUT2);
000124 98d3      	CBI  0x1A,3
                 ; 0000 00B3     DDRA &= ~(1<<OUTPUT3);
000125 98d5      	CBI  0x1A,5
                 ; 0000 00B4     DDRC &= ~(1<<OUTPUT4);
000126 98a2      	CBI  0x14,2
                 ; 0000 00B5     DDRC &= ~(1<<OUTPUT5);
000127 98a4      	CBI  0x14,4
                 ; 0000 00B6     DDRC &= ~(1<<OUTPUT6);
000128 98a6      	CBI  0x14,6
                 ; 0000 00B7     PORTA |= ( 1 << OUTPUT1) | ( 1 << OUTPUT2) | ( 1 << OUTPUT3);
000129 b3eb      	IN   R30,0x1B
00012a 62ea      	ORI  R30,LOW(0x2A)
00012b bbeb      	OUT  0x1B,R30
                 ; 0000 00B8     PORTC |= ( 1 << OUTPUT4) | ( 1 << OUTPUT5) | ( 1 << OUTPUT6);
00012c b3e5      	IN   R30,0x15
00012d 65e4      	ORI  R30,LOW(0x54)
00012e bbe5      	OUT  0x15,R30
                 ; 0000 00B9     PORTA &= ~(1<<GND);
00012f 98de      	CBI  0x1B,6
                 ; 0000 00BA     PORTC |= (1<<VCC);
000130 9aa8      	SBI  0x15,0
                 ; 0000 00BB 
                 ; 0000 00BC      // Test Case 1: Apply LOW to all inputs and test outputs
                 ; 0000 00BD     PORTA &= ~((1 << INPUT1) | (1 << INPUT2) | (1 << INPUT3));
000131 b3eb      	IN   R30,0x1B
000132 7eea      	ANDI R30,LOW(0xEA)
000133 bbeb      	OUT  0x1B,R30
                 ; 0000 00BE     PORTC &= ~((1 << INPUT4) | (1 << INPUT5) | (1 << INPUT6));
000134 b3e5      	IN   R30,0x15
000135 7de5      	ANDI R30,LOW(0xD5)
000136 940e 04e7 	CALL SUBOPT_0x0
                 ; 0000 00BF 
                 ; 0000 00C0     actual_output =
                 ; 0000 00C1         (((PINA >> 1) & 0x01) << 0) |
                 ; 0000 00C2         (((PINA >> 3) & 0x01) << 1) |
                 ; 0000 00C3         (((PINA >> 5) & 0x01) << 2) |
                 ; 0000 00C4         (((PINC >> 2) & 0x01) << 3) |
                 ; 0000 00C5         (((PINC >> 4) & 0x01) << 4) |
                 ; 0000 00C6         (((PINC >> 6) & 0x01) << 5);
                 ; 0000 00C7     expected_output = 0x3F;
000138 e3ef      	LDI  R30,LOW(63)
000139 93e0 0271 	STS  _expected_output,R30
                 ; 0000 00C8     if (actual_output != expected_output) {   //to check if all outputs are HIGH
00013b 15ec      	CP   R30,R12
00013c f011      	BREQ _0xF
                 ; 0000 00C9         flag3=1;     // Output error
00013d e0e1      	LDI  R30,LOW(1)
00013e 2eae      	MOV  R10,R30
                 ; 0000 00CA     }
                 ; 0000 00CB     delay_ms(10);
                 _0xF:
00013f e0aa      	LDI  R26,LOW(10)
000140 e0b0      	LDI  R27,0
000141 940e 05d5 	CALL _delay_ms
                 ; 0000 00CC 
                 ; 0000 00CD      // Test Case 2: Apply HIGH to all inputs and test outputs
                 ; 0000 00CE     PORTA |= ((1 << INPUT1) | (1 << INPUT2) | (1 << INPUT3));
000143 b3eb      	IN   R30,0x1B
000144 61e5      	ORI  R30,LOW(0x15)
000145 bbeb      	OUT  0x1B,R30
                 ; 0000 00CF     PORTC |= ((1 << INPUT4) | (1 << INPUT5) | (1 << INPUT6));
000146 b3e5      	IN   R30,0x15
000147 62ea      	ORI  R30,LOW(0x2A)
000148 940e 04e7 	CALL SUBOPT_0x0
                 ; 0000 00D0     actual_output =
                 ; 0000 00D1         (((PINA >> 1) & 0x01) << 0) |
                 ; 0000 00D2         (((PINA >> 3) & 0x01) << 1) |
                 ; 0000 00D3         (((PINA >> 5) & 0x01) << 2) |
                 ; 0000 00D4         (((PINC >> 2) & 0x01) << 3) |
                 ; 0000 00D5         (((PINC >> 4) & 0x01) << 4) |
                 ; 0000 00D6         (((PINC >> 6) & 0x01) << 5);
                 ; 0000 00D7     expected_output = 0x00;
00014a e0e0      	LDI  R30,LOW(0)
00014b 93e0 0271 	STS  _expected_output,R30
                 ; 0000 00D8     if (actual_output != expected_output) {        //to check if all outputs are LOW
00014d 15ec      	CP   R30,R12
00014e f011      	BREQ _0x10
                 ; 0000 00D9         flag3=1;      // Output error
00014f e0e1      	LDI  R30,LOW(1)
000150 2eae      	MOV  R10,R30
                 ; 0000 00DA     }
                 ; 0000 00DB }
                 _0x10:
000151 9508      	RET
                 ; .FEND
                 ;void firstmux_ic(){
                 ; 0000 00DC void firstmux_ic(){
                 _firstmux_ic:
                 ; .FSTART _firstmux_ic
                 ; 0000 00DD     // Define pin positions
                 ; 0000 00DE     #define STROBE1 0
                 ; 0000 00DF     #define INPUTB 1
                 ; 0000 00E0     #define INPUT3 2
                 ; 0000 00E1     #define INPUT2 3
                 ; 0000 00E2     #define INPUT1 4
                 ; 0000 00E3     #define INPUT0 5
                 ; 0000 00E4     #define OUTPUTQ 6
                 ; 0000 00E5     #define GND 7
                 ; 0000 00E6 
                 ; 0000 00E7     #define OUTPUTQ_2 7
                 ; 0000 00E8     #define INPUT0_2 6
                 ; 0000 00E9     #define INPUT1_2 5
                 ; 0000 00EA     #define INPUT2_2 4
                 ; 0000 00EB     #define INPUT3_2 3
                 ; 0000 00EC     #define INPUTA 2
                 ; 0000 00ED     #define STROBE2 1
                 ; 0000 00EE     #define VCC 0
                 ; 0000 00EF 
                 ; 0000 00F0 
                 ; 0000 00F1     unsigned char inputs[14] = {STROBE1, INPUTB, INPUT3, INPUT2, INPUT1, INPUT0, GND, INPUT0_2, INPUT1_2, INPUT2_2, INPU ...
                 ; 0000 00F2     unsigned char outputs[2] = {OUTPUTQ, OUTPUTQ_2};
                 ; 0000 00F3 
                 ; 0000 00F4     unsigned char i,temp;
                 ; 0000 00F5     unsigned char d;
                 ; 0000 00F6 
                 ; 0000 00F7     flag=0;       // Reset error flag
000152 9760      	SBIW R28,16
000153 e180      	LDI  R24,16
000154 e0a0      	LDI  R26,LOW(0)
000155 e0b0      	LDI  R27,HIGH(0)
000156 e6ee      	LDI  R30,LOW(_0x11*2)
000157 e0f0      	LDI  R31,HIGH(_0x11*2)
000158 940e 061f 	CALL __INITLOCB
00015a 940e 0613 	CALL __SAVELOCR4
                 ;	inputs -> Y+6
                 ;	outputs -> Y+4
                 ;	i -> R17
                 ;	temp -> R16
                 ;	d -> R19
00015c 2466      	CLR  R6
                 ; 0000 00F8 
                 ; 0000 00F9     DDRA=0;
00015d 940e 0521 	CALL SUBOPT_0x1
                 ; 0000 00FA     DDRC=0;
                 ; 0000 00FB 
                 ; 0000 00FC     // Configure inputs
                 ; 0000 00FD     DDRA &= ~(1 << OUTPUTQ);
                 ; 0000 00FE     DDRC &= ~(1 << OUTPUTQ_2);
                 ; 0000 00FF     PORTA |= (1<<OUTPUTQ);
                 ; 0000 0100     PORTC |= (1<<OUTPUTQ_2);
                 ; 0000 0101 
                 ; 0000 0102     DDRA |= (1 << STROBE1) | (1 << INPUTB) | (1 << INPUT3) | (1 << INPUT2) | (1 << INPUT1) | (1 << INPUT0) | (1 << GND);
                 ; 0000 0103     DDRC |= (1 << INPUT0_2) | (1 << INPUT1_2) | (1 << INPUT2_2) | (1 << INPUT3_2) | (1 << INPUTA) | (1 << STROBE2) | (1  ...
                 ; 0000 0104 
                 ; 0000 0105     PORTA = 0;
                 ; 0000 0106     PORTC = 0;
                 ; 0000 0107     PORTA &= ~(1<<GND);
                 ; 0000 0108     PORTC |= (1<<VCC);
                 ; 0000 0109     PORTA |= (1<<STROBE1);
                 ; 0000 010A     PORTC |= (1<<STROBE2);
                 ; 0000 010B 
                 ; 0000 010C     // Assign input values (use separate variables or arrays for runtime values)
                 ; 0000 010D     d = 0b1001;
00015f e039      	LDI  R19,LOW(9)
                 ; 0000 010E     for (i=0; i<2; i++){
000160 e010      	LDI  R17,LOW(0)
                 _0x13:
000161 3012      	CPI  R17,2
000162 f578      	BRSH _0x14
                 ; 0000 010F 
                 ; 0000 0110         //diffrent configurations depending on the value tested with
                 ; 0000 0111         //start with first 4 inputs
                 ; 0000 0112         if (d==9){
000163 3039      	CPI  R19,9
000164 f431      	BRNE _0x15
                 ; 0000 0113             PORTA |= (1<< INPUT3) | (1<< INPUT0) ;
000165 b3eb      	IN   R30,0x1B
000166 62e4      	ORI  R30,LOW(0x24)
000167 bbeb      	OUT  0x1B,R30
                 ; 0000 0114             PORTA &= ~(1<< INPUT2);
000168 98db      	CBI  0x1B,3
                 ; 0000 0115             PORTA &= ~(1<< INPUT1) ;
000169 98dc      	CBI  0x1B,4
                 ; 0000 0116         }
                 ; 0000 0117         else {
00016a c005      	RJMP _0x16
                 _0x15:
                 ; 0000 0118             PORTA &= ~(1<< INPUT3) ;
00016b 98da      	CBI  0x1B,2
                 ; 0000 0119             PORTA &= ~(1<< INPUT0) ;
00016c 98dd      	CBI  0x1B,5
                 ; 0000 011A             PORTA |= (1<< INPUT2) | (1<< INPUT1) ;
00016d b3eb      	IN   R30,0x1B
00016e 61e8      	ORI  R30,LOW(0x18)
00016f bbeb      	OUT  0x1B,R30
                 ; 0000 011B         }
                 _0x16:
                 ; 0000 011C 
                 ; 0000 011D         x=0;
000170 2455      	CLR  R5
                 ; 0000 011E         //Enable A and B pins of IC
                 ; 0000 011F         PORTA |= (1<<INPUTB) ;
000171 9ad9      	SBI  0x1B,1
                 ; 0000 0120         PORTC |= (1<< INPUTA);
000172 940e 0536 	CALL SUBOPT_0x2
                 ; 0000 0121         PORTA &= ~(1<<STROBE1);      //activate the inverted input
                 ; 0000 0122         delay_ms(2);
                 ; 0000 0123         temp = (PINA.OUTPUTQ);      //store the output result
                 ; 0000 0124         x = !temp;                  //store the complement of the output
000174 2fe0      	MOV  R30,R16
000175 940e 05fa 	CALL __LNEGB1
000177 940e 0541 	CALL SUBOPT_0x3
                 ; 0000 0125         PORTA |= (1<<STROBE1);       //deactivate the inverted input
                 ; 0000 0126 
                 ; 0000 0127         delay_ms(2);
                 ; 0000 0128         //Enable B and disable A
                 ; 0000 0129         PORTA |= (1<<INPUTB) ;
000179 9ad9      	SBI  0x1B,1
                 ; 0000 012A         PORTC &= ~(1<< INPUTA);
00017a 940e 0547 	CALL SUBOPT_0x4
                 ; 0000 012B         PORTA &= ~(1<<STROBE1);
                 ; 0000 012C         delay_ms(2);
                 ; 0000 012D         temp = (PINA.OUTPUTQ);
                 ; 0000 012E         x = (x << 1) | (!temp);         //append to the variable the complement of the output
00017c 940e 0541 	CALL SUBOPT_0x3
                 ; 0000 012F         PORTA |= (1<<STROBE1);
                 ; 0000 0130 
                 ; 0000 0131         delay_ms(2);
                 ; 0000 0132         //Enable A and disable B
                 ; 0000 0133         PORTA &= ~(1<<INPUTB) ;
00017e 98d9      	CBI  0x1B,1
                 ; 0000 0134         PORTC |= (1<< INPUTA);
00017f 940e 0536 	CALL SUBOPT_0x2
                 ; 0000 0135         PORTA &= ~(1<<STROBE1);
                 ; 0000 0136         delay_ms(2);
                 ; 0000 0137         temp = (PINA.OUTPUTQ);
                 ; 0000 0138         x = (x << 1) | (!temp);        //append to the variable the complement of the output
000181 940e 055a 	CALL SUBOPT_0x5
000183 940e 0541 	CALL SUBOPT_0x3
                 ; 0000 0139         PORTA |= (1<<STROBE1);
                 ; 0000 013A 
                 ; 0000 013B         delay_ms(2);
                 ; 0000 013C         //Disable both
                 ; 0000 013D         PORTA &= ~(1<<INPUTB) ;
000185 98d9      	CBI  0x1B,1
                 ; 0000 013E         PORTC &= ~(1<< INPUTA);
000186 940e 0547 	CALL SUBOPT_0x4
                 ; 0000 013F         PORTA &= ~(1<<STROBE1);
                 ; 0000 0140         delay_ms(2);
                 ; 0000 0141         temp = (PINA.OUTPUTQ);
                 ; 0000 0142         x = (x << 1) | (!temp);        //append to the variable the complement of the output
000188 2e5e      	MOV  R5,R30
                 ; 0000 0143         PORTA |= (1<<STROBE1);
000189 9ad8      	SBI  0x1B,0
                 ; 0000 0144 
                 ; 0000 0145         if (x != d){                  //Compare the values of the complement of the output with the input
00018a 1535      	CP   R19,R5
00018b f019      	BREQ _0x17
                 ; 0000 0146             flag=1;     // Output error
00018c e0e1      	LDI  R30,LOW(1)
00018d 2e6e      	MOV  R6,R30
                 ; 0000 0147             break;     //do not continue the loop
00018e c003      	RJMP _0x14
                 ; 0000 0148         }
                 ; 0000 0149         d=0b0110;
                 _0x17:
00018f e036      	LDI  R19,LOW(6)
                 ; 0000 014A     }
000190 5f1f      	SUBI R17,-1
000191 cfcf      	RJMP _0x13
                 _0x14:
                 ; 0000 014B 
                 ; 0000 014C     d = 0b1001;
000192 e039      	LDI  R19,LOW(9)
                 ; 0000 014D     for (i=0; i<2; i++){
000193 e010      	LDI  R17,LOW(0)
                 _0x19:
000194 3012      	CPI  R17,2
000195 f578      	BRSH _0x1A
                 ; 0000 014E 
                 ; 0000 014F         //Repeat the smae test for the second 4 inputs
                 ; 0000 0150         if (d==9){
000196 3039      	CPI  R19,9
000197 f431      	BRNE _0x1B
                 ; 0000 0151             PORTC |= (1<< INPUT3_2) | (1<< INPUT0_2) ;
000198 b3e5      	IN   R30,0x15
000199 64e8      	ORI  R30,LOW(0x48)
00019a bbe5      	OUT  0x15,R30
                 ; 0000 0152             PORTC &= ~(1<< INPUT2_2);
00019b 98ac      	CBI  0x15,4
                 ; 0000 0153             PORTC &= ~(1<< INPUT1_2) ;
00019c 98ad      	CBI  0x15,5
                 ; 0000 0154         }
                 ; 0000 0155         else {
00019d c005      	RJMP _0x1C
                 _0x1B:
                 ; 0000 0156             PORTC &= ~(1<< INPUT3_2) ;
00019e 98ab      	CBI  0x15,3
                 ; 0000 0157             PORTC &= ~(1<< INPUT0_2) ;
00019f 98ae      	CBI  0x15,6
                 ; 0000 0158             PORTC |= (1<< INPUT2_2) | (1<< INPUT1_2) ;
0001a0 b3e5      	IN   R30,0x15
0001a1 63e0      	ORI  R30,LOW(0x30)
0001a2 bbe5      	OUT  0x15,R30
                 ; 0000 0159         }
                 _0x1C:
                 ; 0000 015A         x=0;
0001a3 2455      	CLR  R5
                 ; 0000 015B 
                 ; 0000 015C         PORTA |= (1<<INPUTB) ;
0001a4 9ad9      	SBI  0x1B,1
                 ; 0000 015D         PORTC |= (1<< INPUTA);
0001a5 940e 0563 	CALL SUBOPT_0x6
                 ; 0000 015E         PORTC &= ~(1<<STROBE2);
                 ; 0000 015F         delay_ms(2);
                 ; 0000 0160         temp = (PINC.OUTPUTQ_2);
                 ; 0000 0161         x = !temp;
0001a7 2fe0      	MOV  R30,R16
0001a8 940e 05fa 	CALL __LNEGB1
0001aa 940e 056e 	CALL SUBOPT_0x7
                 ; 0000 0162         PORTC |= (1<<STROBE2);
                 ; 0000 0163 
                 ; 0000 0164         delay_ms(2);
                 ; 0000 0165         PORTA |= (1<<INPUTB) ;
0001ac 9ad9      	SBI  0x1B,1
                 ; 0000 0166         PORTC &= ~(1<< INPUTA);
0001ad 940e 0574 	CALL SUBOPT_0x8
                 ; 0000 0167         PORTC &= ~(1<<STROBE2);
                 ; 0000 0168         delay_ms(2);
                 ; 0000 0169         temp = (PINC.OUTPUTQ_2);
                 ; 0000 016A         x = (x << 1) | (!temp);
0001af 940e 056e 	CALL SUBOPT_0x7
                 ; 0000 016B         PORTC |= (1<<STROBE2);
                 ; 0000 016C 
                 ; 0000 016D         delay_ms(2);
                 ; 0000 016E         PORTA &= ~(1<<INPUTB) ;
0001b1 98d9      	CBI  0x1B,1
                 ; 0000 016F         PORTC |= (1<< INPUTA);
0001b2 940e 0563 	CALL SUBOPT_0x6
                 ; 0000 0170         PORTC &= ~(1<<STROBE2);
                 ; 0000 0171         delay_ms(2);
                 ; 0000 0172         temp = (PINC.OUTPUTQ_2);
                 ; 0000 0173         x = (x << 1) | (!temp);
0001b4 940e 055a 	CALL SUBOPT_0x5
0001b6 940e 056e 	CALL SUBOPT_0x7
                 ; 0000 0174         PORTC |= (1<<STROBE2);
                 ; 0000 0175 
                 ; 0000 0176         delay_ms(2);
                 ; 0000 0177         PORTA &= ~(1<<INPUTB) ;
0001b8 98d9      	CBI  0x1B,1
                 ; 0000 0178         PORTC &= ~(1<< INPUTA);
0001b9 940e 0574 	CALL SUBOPT_0x8
                 ; 0000 0179         PORTC &= ~(1<<STROBE2);
                 ; 0000 017A         delay_ms(2);
                 ; 0000 017B         temp = (PINC.OUTPUTQ_2);
                 ; 0000 017C         x = (x << 1) | (!temp);
0001bb 2e5e      	MOV  R5,R30
                 ; 0000 017D         PORTC |= (1<<STROBE2);
0001bc 9aa9      	SBI  0x15,1
                 ; 0000 017E 
                 ; 0000 017F 
                 ; 0000 0180         if (x != d){
0001bd 1535      	CP   R19,R5
0001be f019      	BREQ _0x1D
                 ; 0000 0181             flag=1;
0001bf e0e1      	LDI  R30,LOW(1)
0001c0 2e6e      	MOV  R6,R30
                 ; 0000 0182             break;
0001c1 c003      	RJMP _0x1A
                 ; 0000 0183         }
                 ; 0000 0184         d=0b0110;
                 _0x1D:
0001c2 e036      	LDI  R19,LOW(6)
                 ; 0000 0185     }
0001c3 5f1f      	SUBI R17,-1
0001c4 cfcf      	RJMP _0x19
                 _0x1A:
                 ; 0000 0186 
                 ; 0000 0187 }
0001c5 940e 061a 	CALL __LOADLOCR4
0001c7 940c 0498 	JMP  _0x2080002
                 ; .FEND
                 ;void secondmux_ic(){
                 ; 0000 0188 void secondmux_ic(){
                 _secondmux_ic:
                 ; .FSTART _secondmux_ic
                 ; 0000 0189     // Define pin positions
                 ; 0000 018A     #define STROBE1 0
                 ; 0000 018B     #define INPUTB 1
                 ; 0000 018C     #define INPUT3 2
                 ; 0000 018D     #define INPUT2 3
                 ; 0000 018E     #define INPUT1 4
                 ; 0000 018F     #define INPUT0 5
                 ; 0000 0190     #define OUTPUTQ 6
                 ; 0000 0191     #define GND 7
                 ; 0000 0192 
                 ; 0000 0193     #define OUTPUTQ_2 7
                 ; 0000 0194     #define INPUT0_2 6
                 ; 0000 0195     #define INPUT1_2 5
                 ; 0000 0196     #define INPUT2_2 4
                 ; 0000 0197     #define INPUT3_2 3
                 ; 0000 0198     #define INPUTA 2
                 ; 0000 0199     #define STROBE2 1
                 ; 0000 019A     #define VCC 0
                 ; 0000 019B 
                 ; 0000 019C 
                 ; 0000 019D     unsigned char inputs[14] = {STROBE1, INPUTB, INPUT3, INPUT2, INPUT1, INPUT0, GND, INPUT0_2, INPUT1_2, INPUT2_2, INPU ...
                 ; 0000 019E     unsigned char outputs[2] = {OUTPUTQ, OUTPUTQ_2};
                 ; 0000 019F 
                 ; 0000 01A0     unsigned char i,temp;
                 ; 0000 01A1     unsigned char d;
                 ; 0000 01A2 
                 ; 0000 01A3     flag4=0;
0001c9 9760      	SBIW R28,16
0001ca e180      	LDI  R24,16
0001cb e0a0      	LDI  R26,LOW(0)
0001cc e0b0      	LDI  R27,HIGH(0)
0001cd e7ee      	LDI  R30,LOW(_0x1E*2)
0001ce e0f0      	LDI  R31,HIGH(_0x1E*2)
0001cf 940e 061f 	CALL __INITLOCB
0001d1 940e 0613 	CALL __SAVELOCR4
                 ;	inputs -> Y+6
                 ;	outputs -> Y+4
                 ;	i -> R17
                 ;	temp -> R16
                 ;	d -> R19
0001d3 24dd      	CLR  R13
                 ; 0000 01A4     DDRA=0;
0001d4 940e 0521 	CALL SUBOPT_0x1
                 ; 0000 01A5     DDRC=0;
                 ; 0000 01A6 
                 ; 0000 01A7     DDRA &= ~(1 << OUTPUTQ);
                 ; 0000 01A8     DDRC &= ~(1 << OUTPUTQ_2);
                 ; 0000 01A9     PORTA |= (1<<OUTPUTQ);
                 ; 0000 01AA     PORTC |= (1<<OUTPUTQ_2);
                 ; 0000 01AB 
                 ; 0000 01AC     // Configure inputs
                 ; 0000 01AD 
                 ; 0000 01AE     DDRA |= (1 << STROBE1) | (1 << INPUTB) | (1 << INPUT3) | (1 << INPUT2) | (1 << INPUT1) | (1 << INPUT0) | (1 << GND);
                 ; 0000 01AF     DDRC |= (1 << INPUT0_2) | (1 << INPUT1_2) | (1 << INPUT2_2) | (1 << INPUT3_2) | (1 << INPUTA) | (1 << STROBE2) | (1  ...
                 ; 0000 01B0 
                 ; 0000 01B1 
                 ; 0000 01B2     PORTA = 0;
                 ; 0000 01B3     PORTC = 0;
                 ; 0000 01B4     PORTA &= ~(1<<GND);
                 ; 0000 01B5     PORTC |= (1<<VCC);
                 ; 0000 01B6     PORTA |= (1<<STROBE1);
                 ; 0000 01B7     PORTC |= (1<<STROBE2);
                 ; 0000 01B8 
                 ; 0000 01B9 
                 ; 0000 01BA     //Change the direction of the output pin to be an output to the microcontroller
                 ; 0000 01BB     DDRA |= (1<<OUTPUTQ);
0001d6 9ad6      	SBI  0x1A,6
                 ; 0000 01BC     PORTA |= (1<<OUTPUTQ);     //Write HIGH signal to it
0001d7 9ade      	SBI  0x1B,6
                 ; 0000 01BD     DDRA &= ~(1<<OUTPUTQ);     //Invert again
0001d8 98d6      	CBI  0x1A,6
                 ; 0000 01BE     PORTA |= (1<<OUTPUTQ);     //activate pull up
0001d9 9ade      	SBI  0x1B,6
                 ; 0000 01BF     if (PINA.OUTPUTQ != 1){    //check if the output is HIGH
0001da 99ce      	SBIC 0x19,6
0001db c002      	RJMP _0x1F
                 ; 0000 01C0         flag4=1;   // Output error
0001dc e0e1      	LDI  R30,LOW(1)
0001dd 2ede      	MOV  R13,R30
                 ; 0000 01C1     }
                 ; 0000 01C2     //Repeat the same test with a LOW signal
                 ; 0000 01C3     DDRA |= (1<<OUTPUTQ);
                 _0x1F:
0001de 9ad6      	SBI  0x1A,6
                 ; 0000 01C4     PORTA &= ~(1<<OUTPUTQ);
0001df 98de      	CBI  0x1B,6
                 ; 0000 01C5     DDRA &= ~(1<<OUTPUTQ);
0001e0 98d6      	CBI  0x1A,6
                 ; 0000 01C6     PORTA |= (1<<OUTPUTQ);
0001e1 9ade      	SBI  0x1B,6
                 ; 0000 01C7     if (PINA.OUTPUTQ != 0){
0001e2 9bce      	SBIS 0x19,6
0001e3 c002      	RJMP _0x20
                 ; 0000 01C8         flag4=1;
0001e4 e0e1      	LDI  R30,LOW(1)
0001e5 2ede      	MOV  R13,R30
                 ; 0000 01C9     }
                 ; 0000 01CA 
                 ; 0000 01CB     //Repeat the same test for the second output
                 ; 0000 01CC     DDRC |= (1<<OUTPUTQ_2);
                 _0x20:
0001e6 9aa7      	SBI  0x14,7
                 ; 0000 01CD     PORTC |= (1<<OUTPUTQ_2);
0001e7 9aaf      	SBI  0x15,7
                 ; 0000 01CE     DDRC &= ~(1<<OUTPUTQ_2);
0001e8 98a7      	CBI  0x14,7
                 ; 0000 01CF     PORTC |= (1<<OUTPUTQ_2);
0001e9 9aaf      	SBI  0x15,7
                 ; 0000 01D0     if (PINC.OUTPUTQ_2 != 1)
0001ea 999f      	SBIC 0x13,7
0001eb c002      	RJMP _0x21
                 ; 0000 01D1         flag4=1;
0001ec e0e1      	LDI  R30,LOW(1)
0001ed 2ede      	MOV  R13,R30
                 ; 0000 01D2     DDRC |= (1<<OUTPUTQ_2);
                 _0x21:
0001ee 9aa7      	SBI  0x14,7
                 ; 0000 01D3     PORTC &= ~(1<<OUTPUTQ_2);
0001ef 98af      	CBI  0x15,7
                 ; 0000 01D4     DDRC &= ~(1<<OUTPUTQ_2);
0001f0 98a7      	CBI  0x14,7
                 ; 0000 01D5     PORTC |= (1<<OUTPUTQ_2);
0001f1 9aaf      	SBI  0x15,7
                 ; 0000 01D6     if (PINC.OUTPUTQ != 0)
0001f2 9b9e      	SBIS 0x13,6
0001f3 c002      	RJMP _0x22
                 ; 0000 01D7         flag4=1;
0001f4 e0e1      	LDI  R30,LOW(1)
0001f5 2ede      	MOV  R13,R30
                 ; 0000 01D8 }
                 _0x22:
0001f6 940e 061a 	CALL __LOADLOCR4
0001f8 940c 0498 	JMP  _0x2080002
                 ; .FEND
                 ;
                 ;
                 ;
                 ;void main(void)
                 ; 0000 01DD {
                 _main:
                 ; .FSTART _main
                 ; 0000 01DE // Declare your local variables here
                 ; 0000 01DF 
                 ; 0000 01E0 // Input/Output Ports initialization
                 ; 0000 01E1 // Port A initialization
                 ; 0000 01E2 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 01E3 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0001fa e0e0      	LDI  R30,LOW(0)
0001fb bbea      	OUT  0x1A,R30
                 ; 0000 01E4 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 01E5 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0001fc bbeb      	OUT  0x1B,R30
                 ; 0000 01E6 
                 ; 0000 01E7 // Port B initialization
                 ; 0000 01E8 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 01E9 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (1<<DDB2) | (1<<DDB1) | (0<<DDB0);
0001fd e0e6      	LDI  R30,LOW(6)
0001fe bbe7      	OUT  0x17,R30
                 ; 0000 01EA // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 01EB PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0001ff e0e0      	LDI  R30,LOW(0)
000200 bbe8      	OUT  0x18,R30
                 ; 0000 01EC 
                 ; 0000 01ED // Port C initialization
                 ; 0000 01EE // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 01EF DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000201 bbe4      	OUT  0x14,R30
                 ; 0000 01F0 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 01F1 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000202 bbe5      	OUT  0x15,R30
                 ; 0000 01F2 
                 ; 0000 01F3 // Port D initialization
                 ; 0000 01F4 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 01F5 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000203 bbe1      	OUT  0x11,R30
                 ; 0000 01F6 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 01F7 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (1<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000204 e0e8      	LDI  R30,LOW(8)
000205 bbe2      	OUT  0x12,R30
                 ; 0000 01F8 
                 ; 0000 01F9 // External Interrupt(s) initialization
                 ; 0000 01FA // INT0: On
                 ; 0000 01FB // INT0 Mode: Falling Edge
                 ; 0000 01FC // INT1: Off
                 ; 0000 01FD // INT2: Off
                 ; 0000 01FE GICR|=(1<<INT1) | (0<<INT0) | (0<<INT2);
000206 b7eb      	IN   R30,0x3B
000207 68e0      	ORI  R30,0x80
000208 bfeb      	OUT  0x3B,R30
                 ; 0000 01FF MCUCR=(0<<ISC11) | (0<<ISC10) | (1<<ISC01) | (0<<ISC00);
000209 e0e2      	LDI  R30,LOW(2)
00020a bfe5      	OUT  0x35,R30
                 ; 0000 0200 MCUCSR=(0<<ISC2);
00020b e0e0      	LDI  R30,LOW(0)
00020c bfe4      	OUT  0x34,R30
                 ; 0000 0201 GIFR=(1<<INTF1) | (0<<INTF0) | (0<<INTF2);
00020d e8e0      	LDI  R30,LOW(128)
00020e bfea      	OUT  0x3A,R30
                 ; 0000 0202 
                 ; 0000 0203 // Alphanumeric LCD initialization
                 ; 0000 0204 // Connections are specified in the
                 ; 0000 0205 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0206 // RS - PORTD Bit 0
                 ; 0000 0207 // RD - PORTD Bit 1
                 ; 0000 0208 // EN - PORTD Bit 2
                 ; 0000 0209 // D4 - PORTD Bit 4
                 ; 0000 020A // D5 - PORTD Bit 5
                 ; 0000 020B // D6 - PORTD Bit 6
                 ; 0000 020C // D7 - PORTD Bit 7
                 ; 0000 020D // Characters/line: 16
                 ; 0000 020E lcd_init(16);
00020f e1a0      	LDI  R26,LOW(16)
000210 d0e6      	RCALL _lcd_init
                 ; 0000 020F 
                 ; 0000 0210 // Global enable interrupts
                 ; 0000 0211 #asm("sei")
000211 9478      	sei
                 ; 0000 0212 
                 ; 0000 0213 lcd_init(16);
000212 e1a0      	LDI  R26,LOW(16)
000213 d0e3      	RCALL _lcd_init
                 ; 0000 0214 
                 ; 0000 0215 while (1)
                 _0x23:
                 ; 0000 0216       {
                 ; 0000 0217       // Place your code here
                 ; 0000 0218       lcd_init(16);        //LCD initialize
000214 e1a0      	LDI  R26,LOW(16)
000215 d0e1      	RCALL _lcd_init
                 ; 0000 0219       lcd_clear();
000216 d0a1      	RCALL _lcd_clear
                 ; 0000 021A       while(intr==0){    //while no interrupt signal recieved
                 _0x26:
000217 2077      	TST  R7
000218 f491      	BRNE _0x28
                 ; 0000 021B         lcd_gotoxy(0,0);
000219 940e 057f 	CALL SUBOPT_0x9
                 ; 0000 021C         sprintf(line, "ICs tested: %u", counter);       //print the number of tested ICs
                +
00021b e8ee     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
00021c e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
00021d 93fa      	ST   -Y,R31
00021e 93ea      	ST   -Y,R30
00021f 01f4      	MOVW R30,R8
000220 940e 05f0 	CALL __CWD1
000222 940e 060c 	CALL __PUTPARD1
000224 e084      	LDI  R24,4
000225 940e 049a 	CALL _sprintf
000227 9628      	ADIW R28,8
                 ; 0000 021D         lcd_puts(line);
000228 940e 0589 	CALL SUBOPT_0xA
                 ; 0000 021E       }
00022a cfec      	RJMP _0x26
                 _0x28:
                 ; 0000 021F       if (intr){
00022b 2077      	TST  R7
00022c f409      	BRNE PC+2
00022d c057      	RJMP _0x29
                 ; 0000 0220           lcd_clear();
00022e 940e 058d 	CALL SUBOPT_0xB
                 ; 0000 0221           lcd_gotoxy(0,0);
                 ; 0000 0222           sprintf(line, "Testing the IC");
                +
000230 e9ed     +LDI R30 , LOW ( 2 * _0x0 + ( 15 ) )
000231 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 15 ) )
                 	__POINTW1FN _0x0,15
000232 940e 0590 	CALL SUBOPT_0xC
                 ; 0000 0223           lcd_puts(line);
                 ; 0000 0224           delay_ms(500);
000234 efa4      	LDI  R26,LOW(500)
000235 e0b1      	LDI  R27,HIGH(500)
000236 940e 05d5 	CALL _delay_ms
                 ; 0000 0225 
                 ; 0000 0226           not_gate();                //call the NOT gate function
000238 dee3      	RCALL _not_gate
                 ; 0000 0227           if (flag3==0){             // check the flag
000239 20aa      	TST  R10
00023a f441      	BRNE _0x2A
                 ; 0000 0228             lcd_clear();
00023b 940e 058d 	CALL SUBOPT_0xB
                 ; 0000 0229             lcd_gotoxy(0,0);
                 ; 0000 022A             sprintf(line, "IC is 7405 ");      //if the flag is clear print the number of IC
                +
00023d eaec     +LDI R30 , LOW ( 2 * _0x0 + ( 30 ) )
00023e e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 30 ) )
                 	__POINTW1FN _0x0,30
00023f 940e 0590 	CALL SUBOPT_0xC
                 ; 0000 022B             lcd_puts(line);
                 ; 0000 022C             delay_ms(2000);
000241 940e 0597 	CALL SUBOPT_0xD
                 ; 0000 022D           }
                 ; 0000 022E 
                 ; 0000 022F           and_gate();               //call the AND gate function
                 _0x2A:
000243 de79      	RCALL _and_gate
                 ; 0000 0230           if (flag2==0){
000244 20bb      	TST  R11
000245 f441      	BRNE _0x2B
                 ; 0000 0231             lcd_clear();
000246 940e 058d 	CALL SUBOPT_0xB
                 ; 0000 0232             lcd_gotoxy(0,0);
                 ; 0000 0233             sprintf(line, "IC is 7408 ");
                +
000248 ebe8     +LDI R30 , LOW ( 2 * _0x0 + ( 42 ) )
000249 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 42 ) )
                 	__POINTW1FN _0x0,42
00024a 940e 0590 	CALL SUBOPT_0xC
                 ; 0000 0234             lcd_puts(line);
                 ; 0000 0235             delay_ms(2000);
00024c 940e 0597 	CALL SUBOPT_0xD
                 ; 0000 0236           }
                 ; 0000 0237 
                 ; 0000 0238           firstmux_ic();              //call the first mux function
                 _0x2B:
00024e df03      	RCALL _firstmux_ic
                 ; 0000 0239           if (flag==0){               //to check the IC flag if clear
00024f 2066      	TST  R6
000250 f4b1      	BRNE _0x2C
                 ; 0000 023A             secondmux_ic();           //call the second mux function as the are the same I/O test with an adddition to t ...
000251 df77      	RCALL _secondmux_ic
                 ; 0000 023B             if (flag4==0){
000252 20dd      	TST  R13
000253 f429      	BRNE _0x2D
                 ; 0000 023C                 lcd_clear();
000254 940e 058d 	CALL SUBOPT_0xB
                 ; 0000 023D                 lcd_gotoxy(0,0);
                 ; 0000 023E                 sprintf(line, "IC is 74353 ");     //if the test passed without errors print on the LCD the no. of secon ...
                +
000256 ece4     +LDI R30 , LOW ( 2 * _0x0 + ( 54 ) )
000257 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 54 ) )
                 	__POINTW1FN _0x0,54
000258 c004      	RJMP _0x31
                 ; 0000 023F                 lcd_puts(line);
                 ; 0000 0240                 delay_ms(2000);
                 ; 0000 0241             }
                 ; 0000 0242             else{
                 _0x2D:
                 ; 0000 0243                 lcd_clear();
000259 940e 058d 	CALL SUBOPT_0xB
                 ; 0000 0244                 lcd_gotoxy(0,0);
                 ; 0000 0245                 sprintf(line, "IC is 74352 ");      //if not then the IC is the first one
                +
00025b ede1     +LDI R30 , LOW ( 2 * _0x0 + ( 67 ) )
00025c e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 67 ) )
                 	__POINTW1FN _0x0,67
                 _0x31:
00025d 93fa      	ST   -Y,R31
00025e 93ea      	ST   -Y,R30
00025f e080      	LDI  R24,0
000260 940e 049a 	CALL _sprintf
000262 9624      	ADIW R28,4
                 ; 0000 0246                 lcd_puts(line);
000263 940e 0589 	CALL SUBOPT_0xA
                 ; 0000 0247                 delay_ms(2000);
000265 940e 0597 	CALL SUBOPT_0xD
                 ; 0000 0248             }
                 ; 0000 0249           }
                 ; 0000 024A 
                 ; 0000 024B           if (flag==1 & flag2==1 & flag3==1 & flag4==1){          //if the IC is none of the ones listed
                 _0x2C:
000267 2da6      	MOV  R26,R6
000268 e0e1      	LDI  R30,LOW(1)
000269 940e 05f5 	CALL __EQB12
00026b 2e0e      	MOV  R0,R30
00026c 2dab      	MOV  R26,R11
00026d e0e1      	LDI  R30,LOW(1)
00026e 940e 05f5 	CALL __EQB12
000270 220e      	AND  R0,R30
000271 2daa      	MOV  R26,R10
000272 e0e1      	LDI  R30,LOW(1)
000273 940e 05f5 	CALL __EQB12
000275 220e      	AND  R0,R30
000276 2dad      	MOV  R26,R13
000277 e0e1      	LDI  R30,LOW(1)
000278 940e 05f5 	CALL __EQB12
00027a 21e0      	AND  R30,R0
00027b f041      	BREQ _0x2F
                 ; 0000 024C             lcd_clear();
00027c 940e 058d 	CALL SUBOPT_0xB
                 ; 0000 024D             lcd_gotoxy(0,0);
                 ; 0000 024E             sprintf(line, "IC not found ");                      //unkown IC msg appears
                +
00027e edee     +LDI R30 , LOW ( 2 * _0x0 + ( 80 ) )
00027f e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 80 ) )
                 	__POINTW1FN _0x0,80
000280 940e 0590 	CALL SUBOPT_0xC
                 ; 0000 024F             lcd_puts(line);
                 ; 0000 0250             delay_ms(2000);
000282 940e 0597 	CALL SUBOPT_0xD
                 ; 0000 0251           }
                 ; 0000 0252           intr=0;                //clear the interrupt flag
                 _0x2F:
000284 2477      	CLR  R7
                 ; 0000 0253       }
                 ; 0000 0254 
                 ; 0000 0255 
                 ; 0000 0256       }
                 _0x29:
000285 cf8e      	RJMP _0x23
                 ; 0000 0257 }
                 _0x30:
000286 cfff      	RJMP _0x30
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
000287 93aa      	ST   -Y,R26
000288 b3e2      	IN   R30,0x12
000289 70ef      	ANDI R30,LOW(0xF)
00028a 2fae      	MOV  R26,R30
00028b 81e8      	LD   R30,Y
00028c 7fe0      	ANDI R30,LOW(0xF0)
00028d 2bea      	OR   R30,R26
00028e bbe2      	OUT  0x12,R30
                +
00028f e182     +LDI R24 , LOW ( 18 )
                +__DELAY_USB_LOOP :
000290 958a     +DEC R24
000291 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 18
000292 9a92      	SBI  0x12,2
                +
000293 e182     +LDI R24 , LOW ( 18 )
                +__DELAY_USB_LOOP :
000294 958a     +DEC R24
000295 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 18
000296 9892      	CBI  0x12,2
                +
000297 e182     +LDI R24 , LOW ( 18 )
                +__DELAY_USB_LOOP :
000298 958a     +DEC R24
000299 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 18
00029a c089      	RJMP _0x2080003
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
00029b 93aa      	ST   -Y,R26
00029c 81a8      	LD   R26,Y
00029d dfe9      	RCALL __lcd_write_nibble_G100
00029e 81e8          ld    r30,y
00029f 95e2          swap  r30
0002a0 83e8          st    y,r30
0002a1 81a8      	LD   R26,Y
0002a2 dfe4      	RCALL __lcd_write_nibble_G100
                +
0002a3 eb88     +LDI R24 , LOW ( 184 )
                +__DELAY_USB_LOOP :
0002a4 958a     +DEC R24
0002a5 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 184
0002a6 c07d      	RJMP _0x2080003
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0002a7 93aa      	ST   -Y,R26
0002a8 81e8      	LD   R30,Y
0002a9 e0f0      	LDI  R31,0
0002aa 58ee      	SUBI R30,LOW(-__base_y_G100)
0002ab 4ffd      	SBCI R31,HIGH(-__base_y_G100)
0002ac 81e0      	LD   R30,Z
0002ad 81a9      	LDD  R26,Y+1
0002ae 0fae      	ADD  R26,R30
0002af dfeb      	RCALL __lcd_write_data
0002b0 81e9      	LDD  R30,Y+1
0002b1 93e0 0276 	STS  __lcd_x,R30
0002b3 81e8      	LD   R30,Y
0002b4 93e0 0277 	STS  __lcd_y,R30
0002b6 9622      	ADIW R28,2
0002b7 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0002b8 e0a2      	LDI  R26,LOW(2)
0002b9 940e 059b 	CALL SUBOPT_0xE
0002bb e0ac      	LDI  R26,LOW(12)
0002bc dfde      	RCALL __lcd_write_data
0002bd e0a1      	LDI  R26,LOW(1)
0002be 940e 059b 	CALL SUBOPT_0xE
0002c0 e0e0      	LDI  R30,LOW(0)
0002c1 93e0 0277 	STS  __lcd_y,R30
0002c3 93e0 0276 	STS  __lcd_x,R30
0002c5 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
0002c6 93aa      	ST   -Y,R26
0002c7 81a8      	LD   R26,Y
0002c8 30aa      	CPI  R26,LOW(0xA)
0002c9 f031      	BREQ _0x2000005
0002ca 91e0 0278 	LDS  R30,__lcd_maxx
0002cc 91a0 0276 	LDS  R26,__lcd_x
0002ce 17ae      	CP   R26,R30
0002cf f060      	BRLO _0x2000004
                 _0x2000005:
0002d0 e0e0      	LDI  R30,LOW(0)
0002d1 93ea      	ST   -Y,R30
0002d2 91a0 0277 	LDS  R26,__lcd_y
0002d4 5faf      	SUBI R26,-LOW(1)
0002d5 93a0 0277 	STS  __lcd_y,R26
0002d7 dfcf      	RCALL _lcd_gotoxy
0002d8 81a8      	LD   R26,Y
0002d9 30aa      	CPI  R26,LOW(0xA)
0002da f409      	BRNE _0x2000007
0002db c048      	RJMP _0x2080003
                 _0x2000007:
                 _0x2000004:
0002dc 91e0 0276 	LDS  R30,__lcd_x
0002de 5fef      	SUBI R30,-LOW(1)
0002df 93e0 0276 	STS  __lcd_x,R30
0002e1 9a90      	SBI  0x12,0
0002e2 81a8      	LD   R26,Y
0002e3 dfb7      	RCALL __lcd_write_data
0002e4 9890      	CBI  0x12,0
0002e5 c03e      	RJMP _0x2080003
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
0002e6 93ba      	ST   -Y,R27
0002e7 93aa      	ST   -Y,R26
0002e8 931a      	ST   -Y,R17
                 _0x2000008:
0002e9 81a9      	LDD  R26,Y+1
0002ea 81ba      	LDD  R27,Y+1+1
0002eb 91ed      	LD   R30,X+
0002ec 83a9      	STD  Y+1,R26
0002ed 83ba      	STD  Y+1+1,R27
0002ee 2f1e      	MOV  R17,R30
0002ef 30e0      	CPI  R30,0
0002f0 f019      	BREQ _0x200000A
0002f1 2fa1      	MOV  R26,R17
0002f2 dfd3      	RCALL _lcd_putchar
0002f3 cff5      	RJMP _0x2000008
                 _0x200000A:
0002f4 8118      	LDD  R17,Y+0
0002f5 9623      	ADIW R28,3
0002f6 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0002f7 93aa      	ST   -Y,R26
0002f8 b3e1      	IN   R30,0x11
0002f9 6fe0      	ORI  R30,LOW(0xF0)
0002fa bbe1      	OUT  0x11,R30
0002fb 9a8a      	SBI  0x11,2
0002fc 9a88      	SBI  0x11,0
0002fd 9a89      	SBI  0x11,1
0002fe 9892      	CBI  0x12,2
0002ff 9890      	CBI  0x12,0
000300 9891      	CBI  0x12,1
000301 81e8      	LD   R30,Y
000302 93e0 0278 	STS  __lcd_maxx,R30
000304 58e0      	SUBI R30,-LOW(128)
                +
000305 93e0 0274+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000307 81e8      	LD   R30,Y
000308 54e0      	SUBI R30,-LOW(192)
                +
000309 93e0 0275+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
00030b e1a4      	LDI  R26,LOW(20)
00030c e0b0      	LDI  R27,0
00030d 940e 05d5 	CALL _delay_ms
00030f 940e 05a1 	CALL SUBOPT_0xF
000311 940e 05a1 	CALL SUBOPT_0xF
000313 940e 05a1 	CALL SUBOPT_0xF
000315 e2a0      	LDI  R26,LOW(32)
000316 df70      	RCALL __lcd_write_nibble_G100
                +
000317 e184     +LDI R24 , LOW ( 276 )
000318 e091     +LDI R25 , HIGH ( 276 )
                +__DELAY_USW_LOOP :
000319 9701     +SBIW R24 , 1
00031a f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 276
00031b e2a8      	LDI  R26,LOW(40)
00031c df7e      	RCALL __lcd_write_data
00031d e0a4      	LDI  R26,LOW(4)
00031e df7c      	RCALL __lcd_write_data
00031f e8a5      	LDI  R26,LOW(133)
000320 df7a      	RCALL __lcd_write_data
000321 e0a6      	LDI  R26,LOW(6)
000322 df78      	RCALL __lcd_write_data
000323 df94      	RCALL _lcd_clear
                 _0x2080003:
000324 9621      	ADIW R28,1
000325 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G101:
                 ; .FSTART _put_buff_G101
000326 93ba      	ST   -Y,R27
000327 93aa      	ST   -Y,R26
000328 931a      	ST   -Y,R17
000329 930a      	ST   -Y,R16
00032a 81aa      	LDD  R26,Y+2
00032b 81bb      	LDD  R27,Y+2+1
00032c 9612      	ADIW R26,2
00032d 940e 0604 	CALL __GETW1P
00032f 9730      	SBIW R30,0
000330 f159      	BREQ _0x2020010
000331 81aa      	LDD  R26,Y+2
000332 81bb      	LDD  R27,Y+2+1
000333 9614      	ADIW R26,4
000334 940e 0604 	CALL __GETW1P
000336 018f      	MOVW R16,R30
000337 9730      	SBIW R30,0
000338 f061      	BREQ _0x2020012
                +
000339 3002     +CPI R16 , LOW ( 2 )
00033a e0e0     +LDI R30 , HIGH ( 2 )
00033b 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
00033c f098      	BRLO _0x2020013
00033d 01f8      	MOVW R30,R16
00033e 9731      	SBIW R30,1
00033f 018f      	MOVW R16,R30
                +
000340 81aa     +LDD R26 , Y + 2
000341 81bb     +LDD R27 , Y + 2 + 1
000342 9614     +ADIW R26 , 4
000343 93ed     +ST X + , R30
000344 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2020012:
000345 81aa      	LDD  R26,Y+2
000346 81bb      	LDD  R27,Y+2+1
000347 9612      	ADIW R26,2
000348 91ed      	LD   R30,X+
000349 91fd      	LD   R31,X+
00034a 9631      	ADIW R30,1
00034b 93fe      	ST   -X,R31
00034c 93ee      	ST   -X,R30
00034d 9731      	SBIW R30,1
00034e 81ac      	LDD  R26,Y+4
00034f 83a0      	STD  Z+0,R26
                 _0x2020013:
000350 81aa      	LDD  R26,Y+2
000351 81bb      	LDD  R27,Y+2+1
000352 940e 0604 	CALL __GETW1P
000354 23ff      	TST  R31
000355 f02a      	BRMI _0x2020014
000356 91ed      	LD   R30,X+
000357 91fd      	LD   R31,X+
000358 9631      	ADIW R30,1
000359 93fe      	ST   -X,R31
00035a 93ee      	ST   -X,R30
                 _0x2020014:
00035b c006      	RJMP _0x2020015
                 _0x2020010:
00035c 81aa      	LDD  R26,Y+2
00035d 81bb      	LDD  R27,Y+2+1
00035e efef      	LDI  R30,LOW(65535)
00035f efff      	LDI  R31,HIGH(65535)
000360 93ed      	ST   X+,R30
000361 93fc      	ST   X,R31
                 _0x2020015:
000362 8119      	LDD  R17,Y+1
000363 8108      	LDD  R16,Y+0
000364 9625      	ADIW R28,5
000365 9508      	RET
                 ; .FEND
                 __print_G101:
                 ; .FSTART __print_G101
000366 93ba      	ST   -Y,R27
000367 93aa      	ST   -Y,R26
000368 9726      	SBIW R28,6
000369 940e 0611 	CALL __SAVELOCR6
00036b e010      	LDI  R17,0
00036c 85ac      	LDD  R26,Y+12
00036d 85bd      	LDD  R27,Y+12+1
00036e e0e0      	LDI  R30,LOW(0)
00036f e0f0      	LDI  R31,HIGH(0)
000370 93ed      	ST   X+,R30
000371 93fc      	ST   X,R31
                 _0x2020016:
000372 89ea      	LDD  R30,Y+18
000373 89fb      	LDD  R31,Y+18+1
000374 9631      	ADIW R30,1
000375 8bea      	STD  Y+18,R30
000376 8bfb      	STD  Y+18+1,R31
000377 9731      	SBIW R30,1
000378 91e4      	LPM  R30,Z
000379 2f2e      	MOV  R18,R30
00037a 30e0      	CPI  R30,0
00037b f409      	BRNE PC+2
00037c c115      	RJMP _0x2020018
00037d 2fe1      	MOV  R30,R17
00037e 30e0      	CPI  R30,0
00037f f439      	BRNE _0x202001C
000380 3225      	CPI  R18,37
000381 f411      	BRNE _0x202001D
000382 e011      	LDI  R17,LOW(1)
000383 c002      	RJMP _0x202001E
                 _0x202001D:
000384 940e 05a9 	CALL SUBOPT_0x10
                 _0x202001E:
000386 c10a      	RJMP _0x202001B
                 _0x202001C:
000387 30e1      	CPI  R30,LOW(0x1)
000388 f4a9      	BRNE _0x202001F
000389 3225      	CPI  R18,37
00038a f419      	BRNE _0x2020020
00038b 940e 05a9 	CALL SUBOPT_0x10
00038d c102      	RJMP _0x20200CC
                 _0x2020020:
00038e e012      	LDI  R17,LOW(2)
00038f e040      	LDI  R20,LOW(0)
000390 e000      	LDI  R16,LOW(0)
000391 322d      	CPI  R18,45
000392 f411      	BRNE _0x2020021
000393 e001      	LDI  R16,LOW(1)
000394 c0fc      	RJMP _0x202001B
                 _0x2020021:
000395 322b      	CPI  R18,43
000396 f411      	BRNE _0x2020022
000397 e24b      	LDI  R20,LOW(43)
000398 c0f8      	RJMP _0x202001B
                 _0x2020022:
000399 3220      	CPI  R18,32
00039a f411      	BRNE _0x2020023
00039b e240      	LDI  R20,LOW(32)
00039c c0f4      	RJMP _0x202001B
                 _0x2020023:
00039d c002      	RJMP _0x2020024
                 _0x202001F:
00039e 30e2      	CPI  R30,LOW(0x2)
00039f f439      	BRNE _0x2020025
                 _0x2020024:
0003a0 e050      	LDI  R21,LOW(0)
0003a1 e013      	LDI  R17,LOW(3)
0003a2 3320      	CPI  R18,48
0003a3 f411      	BRNE _0x2020026
0003a4 6800      	ORI  R16,LOW(128)
0003a5 c0eb      	RJMP _0x202001B
                 _0x2020026:
0003a6 c003      	RJMP _0x2020027
                 _0x2020025:
0003a7 30e3      	CPI  R30,LOW(0x3)
0003a8 f009      	BREQ PC+2
0003a9 c0e7      	RJMP _0x202001B
                 _0x2020027:
0003aa 3320      	CPI  R18,48
0003ab f010      	BRLO _0x202002A
0003ac 332a      	CPI  R18,58
0003ad f008      	BRLO _0x202002B
                 _0x202002A:
0003ae c007      	RJMP _0x2020029
                 _0x202002B:
0003af e0aa      	LDI  R26,LOW(10)
0003b0 9f5a      	MUL  R21,R26
0003b1 2d50      	MOV  R21,R0
0003b2 2fe2      	MOV  R30,R18
0003b3 53e0      	SUBI R30,LOW(48)
0003b4 0f5e      	ADD  R21,R30
0003b5 c0db      	RJMP _0x202001B
                 _0x2020029:
0003b6 2fe2      	MOV  R30,R18
0003b7 36e3      	CPI  R30,LOW(0x63)
0003b8 f449      	BRNE _0x202002F
0003b9 940e 05b0 	CALL SUBOPT_0x11
0003bb 89e8      	LDD  R30,Y+16
0003bc 89f9      	LDD  R31,Y+16+1
0003bd 81a4      	LDD  R26,Z+4
0003be 93aa      	ST   -Y,R26
0003bf 940e 05b6 	CALL SUBOPT_0x12
0003c1 c0ce      	RJMP _0x2020030
                 _0x202002F:
0003c2 37e3      	CPI  R30,LOW(0x73)
0003c3 f441      	BRNE _0x2020032
0003c4 940e 05b0 	CALL SUBOPT_0x11
0003c6 940e 05bc 	CALL SUBOPT_0x13
0003c8 940e 04ce 	CALL _strlen
0003ca 2f1e      	MOV  R17,R30
0003cb c00a      	RJMP _0x2020033
                 _0x2020032:
0003cc 37e0      	CPI  R30,LOW(0x70)
0003cd f461      	BRNE _0x2020035
0003ce 940e 05b0 	CALL SUBOPT_0x11
0003d0 940e 05bc 	CALL SUBOPT_0x13
0003d2 940e 04da 	CALL _strlenf
0003d4 2f1e      	MOV  R17,R30
0003d5 6008      	ORI  R16,LOW(8)
                 _0x2020033:
0003d6 6002      	ORI  R16,LOW(2)
0003d7 770f      	ANDI R16,LOW(127)
0003d8 e030      	LDI  R19,LOW(0)
0003d9 c034      	RJMP _0x2020036
                 _0x2020035:
0003da 36e4      	CPI  R30,LOW(0x64)
0003db f011      	BREQ _0x2020039
0003dc 36e9      	CPI  R30,LOW(0x69)
0003dd f411      	BRNE _0x202003A
                 _0x2020039:
0003de 6004      	ORI  R16,LOW(4)
0003df c002      	RJMP _0x202003B
                 _0x202003A:
0003e0 37e5      	CPI  R30,LOW(0x75)
0003e1 f431      	BRNE _0x202003C
                 _0x202003B:
0003e2 e5e4      	LDI  R30,LOW(_tbl10_G101*2)
0003e3 e0f0      	LDI  R31,HIGH(_tbl10_G101*2)
0003e4 83ee      	STD  Y+6,R30
0003e5 83ff      	STD  Y+6+1,R31
0003e6 e015      	LDI  R17,LOW(5)
0003e7 c00c      	RJMP _0x202003D
                 _0x202003C:
0003e8 35e8      	CPI  R30,LOW(0x58)
0003e9 f411      	BRNE _0x202003F
0003ea 6008      	ORI  R16,LOW(8)
0003eb c003      	RJMP _0x2020040
                 _0x202003F:
0003ec 37e8      	CPI  R30,LOW(0x78)
0003ed f009      	BREQ PC+2
0003ee c0a1      	RJMP _0x2020071
                 _0x2020040:
0003ef e5ee      	LDI  R30,LOW(_tbl16_G101*2)
0003f0 e0f0      	LDI  R31,HIGH(_tbl16_G101*2)
0003f1 83ee      	STD  Y+6,R30
0003f2 83ff      	STD  Y+6+1,R31
0003f3 e014      	LDI  R17,LOW(4)
                 _0x202003D:
0003f4 ff02      	SBRS R16,2
0003f5 c014      	RJMP _0x2020042
0003f6 940e 05b0 	CALL SUBOPT_0x11
0003f8 940e 05c6 	CALL SUBOPT_0x14
0003fa 85ab      	LDD  R26,Y+11
0003fb 23aa      	TST  R26
0003fc f43a      	BRPL _0x2020043
0003fd 85ea      	LDD  R30,Y+10
0003fe 85fb      	LDD  R31,Y+10+1
0003ff 940e 05e3 	CALL __ANEGW1
000401 87ea      	STD  Y+10,R30
000402 87fb      	STD  Y+10+1,R31
000403 e24d      	LDI  R20,LOW(45)
                 _0x2020043:
000404 3040      	CPI  R20,0
000405 f011      	BREQ _0x2020044
000406 5f1f      	SUBI R17,-LOW(1)
000407 c001      	RJMP _0x2020045
                 _0x2020044:
000408 7f0b      	ANDI R16,LOW(251)
                 _0x2020045:
000409 c004      	RJMP _0x2020046
                 _0x2020042:
00040a 940e 05b0 	CALL SUBOPT_0x11
00040c 940e 05c6 	CALL SUBOPT_0x14
                 _0x2020046:
                 _0x2020036:
00040e fd00      	SBRC R16,0
00040f c011      	RJMP _0x2020047
                 _0x2020048:
000410 1715      	CP   R17,R21
000411 f478      	BRSH _0x202004A
000412 ff07      	SBRS R16,7
000413 c008      	RJMP _0x202004B
000414 ff02      	SBRS R16,2
000415 c004      	RJMP _0x202004C
000416 7f0b      	ANDI R16,LOW(251)
000417 2f24      	MOV  R18,R20
000418 5011      	SUBI R17,LOW(1)
000419 c001      	RJMP _0x202004D
                 _0x202004C:
00041a e320      	LDI  R18,LOW(48)
                 _0x202004D:
00041b c001      	RJMP _0x202004E
                 _0x202004B:
00041c e220      	LDI  R18,LOW(32)
                 _0x202004E:
00041d 940e 05a9 	CALL SUBOPT_0x10
00041f 5051      	SUBI R21,LOW(1)
000420 cfef      	RJMP _0x2020048
                 _0x202004A:
                 _0x2020047:
000421 2f31      	MOV  R19,R17
000422 ff01      	SBRS R16,1
000423 c017      	RJMP _0x202004F
                 _0x2020050:
000424 3030      	CPI  R19,0
000425 f0a1      	BREQ _0x2020052
000426 ff03      	SBRS R16,3
000427 c006      	RJMP _0x2020053
000428 81ee      	LDD  R30,Y+6
000429 81ff      	LDD  R31,Y+6+1
00042a 9125      	LPM  R18,Z+
00042b 83ee      	STD  Y+6,R30
00042c 83ff      	STD  Y+6+1,R31
00042d c005      	RJMP _0x2020054
                 _0x2020053:
00042e 81ae      	LDD  R26,Y+6
00042f 81bf      	LDD  R27,Y+6+1
000430 912d      	LD   R18,X+
000431 83ae      	STD  Y+6,R26
000432 83bf      	STD  Y+6+1,R27
                 _0x2020054:
000433 940e 05a9 	CALL SUBOPT_0x10
000435 3050      	CPI  R21,0
000436 f009      	BREQ _0x2020055
000437 5051      	SUBI R21,LOW(1)
                 _0x2020055:
000438 5031      	SUBI R19,LOW(1)
000439 cfea      	RJMP _0x2020050
                 _0x2020052:
00043a c04b      	RJMP _0x2020056
                 _0x202004F:
                 _0x2020058:
00043b e320      	LDI  R18,LOW(48)
00043c 81ee      	LDD  R30,Y+6
00043d 81ff      	LDD  R31,Y+6+1
00043e 940e 0608 	CALL __GETW1PF
000440 87e8      	STD  Y+8,R30
000441 87f9      	STD  Y+8+1,R31
000442 81ee      	LDD  R30,Y+6
000443 81ff      	LDD  R31,Y+6+1
000444 9632      	ADIW R30,2
000445 83ee      	STD  Y+6,R30
000446 83ff      	STD  Y+6+1,R31
                 _0x202005A:
000447 85e8      	LDD  R30,Y+8
000448 85f9      	LDD  R31,Y+8+1
000449 85aa      	LDD  R26,Y+10
00044a 85bb      	LDD  R27,Y+10+1
00044b 17ae      	CP   R26,R30
00044c 07bf      	CPC  R27,R31
00044d f050      	BRLO _0x202005C
00044e 5f2f      	SUBI R18,-LOW(1)
00044f 85a8      	LDD  R26,Y+8
000450 85b9      	LDD  R27,Y+8+1
000451 85ea      	LDD  R30,Y+10
000452 85fb      	LDD  R31,Y+10+1
000453 1bea      	SUB  R30,R26
000454 0bfb      	SBC  R31,R27
000455 87ea      	STD  Y+10,R30
000456 87fb      	STD  Y+10+1,R31
000457 cfef      	RJMP _0x202005A
                 _0x202005C:
000458 332a      	CPI  R18,58
000459 f028      	BRLO _0x202005D
00045a ff03      	SBRS R16,3
00045b c002      	RJMP _0x202005E
00045c 5f29      	SUBI R18,-LOW(7)
00045d c001      	RJMP _0x202005F
                 _0x202005E:
00045e 5d29      	SUBI R18,-LOW(39)
                 _0x202005F:
                 _0x202005D:
00045f fd04      	SBRC R16,4
000460 c01a      	RJMP _0x2020061
000461 3321      	CPI  R18,49
000462 f420      	BRSH _0x2020063
000463 85a8      	LDD  R26,Y+8
000464 85b9      	LDD  R27,Y+8+1
000465 9711      	SBIW R26,1
000466 f409      	BRNE _0x2020062
                 _0x2020063:
000467 c009      	RJMP _0x20200CD
                 _0x2020062:
000468 1753      	CP   R21,R19
000469 f010      	BRLO _0x2020067
00046a ff00      	SBRS R16,0
00046b c001      	RJMP _0x2020068
                 _0x2020067:
00046c c013      	RJMP _0x2020066
                 _0x2020068:
00046d e220      	LDI  R18,LOW(32)
00046e ff07      	SBRS R16,7
00046f c00b      	RJMP _0x2020069
000470 e320      	LDI  R18,LOW(48)
                 _0x20200CD:
000471 6100      	ORI  R16,LOW(16)
000472 ff02      	SBRS R16,2
000473 c007      	RJMP _0x202006A
000474 7f0b      	ANDI R16,LOW(251)
000475 934a      	ST   -Y,R20
000476 940e 05b6 	CALL SUBOPT_0x12
000478 3050      	CPI  R21,0
000479 f009      	BREQ _0x202006B
00047a 5051      	SUBI R21,LOW(1)
                 _0x202006B:
                 _0x202006A:
                 _0x2020069:
                 _0x2020061:
00047b 940e 05a9 	CALL SUBOPT_0x10
00047d 3050      	CPI  R21,0
00047e f009      	BREQ _0x202006C
00047f 5051      	SUBI R21,LOW(1)
                 _0x202006C:
                 _0x2020066:
000480 5031      	SUBI R19,LOW(1)
000481 85a8      	LDD  R26,Y+8
000482 85b9      	LDD  R27,Y+8+1
000483 9712      	SBIW R26,2
000484 f008      	BRLO _0x2020059
000485 cfb5      	RJMP _0x2020058
                 _0x2020059:
                 _0x2020056:
000486 ff00      	SBRS R16,0
000487 c008      	RJMP _0x202006D
                 _0x202006E:
000488 3050      	CPI  R21,0
000489 f031      	BREQ _0x2020070
00048a 5051      	SUBI R21,LOW(1)
00048b e2e0      	LDI  R30,LOW(32)
00048c 93ea      	ST   -Y,R30
00048d 940e 05b6 	CALL SUBOPT_0x12
00048f cff8      	RJMP _0x202006E
                 _0x2020070:
                 _0x202006D:
                 _0x2020071:
                 _0x2020030:
                 _0x20200CC:
000490 e010      	LDI  R17,LOW(0)
                 _0x202001B:
000491 cee0      	RJMP _0x2020016
                 _0x2020018:
000492 85ac      	LDD  R26,Y+12
000493 85bd      	LDD  R27,Y+12+1
000494 940e 0604 	CALL __GETW1P
000496 940e 0618 	CALL __LOADLOCR6
                 _0x2080002:
000498 9664      	ADIW R28,20
000499 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
00049a 92ff      	PUSH R15
00049b 2ef8      	MOV  R15,R24
00049c 9726      	SBIW R28,6
00049d 940e 0613 	CALL __SAVELOCR4
00049f 940e 05ce 	CALL SUBOPT_0x15
0004a1 9730      	SBIW R30,0
0004a2 f419      	BRNE _0x2020072
0004a3 efef      	LDI  R30,LOW(65535)
0004a4 efff      	LDI  R31,HIGH(65535)
0004a5 c023      	RJMP _0x2080001
                 _0x2020072:
0004a6 01de      	MOVW R26,R28
0004a7 9616      	ADIW R26,6
0004a8 940e 05df 	CALL __ADDW2R15
0004aa 018d      	MOVW R16,R26
0004ab 940e 05ce 	CALL SUBOPT_0x15
0004ad 83ee      	STD  Y+6,R30
0004ae 83ff      	STD  Y+6+1,R31
0004af e0e0      	LDI  R30,LOW(0)
0004b0 87e8      	STD  Y+8,R30
0004b1 87e9      	STD  Y+8+1,R30
0004b2 01de      	MOVW R26,R28
0004b3 961a      	ADIW R26,10
0004b4 940e 05df 	CALL __ADDW2R15
0004b6 940e 0604 	CALL __GETW1P
0004b8 93fa      	ST   -Y,R31
0004b9 93ea      	ST   -Y,R30
0004ba 931a      	ST   -Y,R17
0004bb 930a      	ST   -Y,R16
0004bc e2e6      	LDI  R30,LOW(_put_buff_G101)
0004bd e0f3      	LDI  R31,HIGH(_put_buff_G101)
0004be 93fa      	ST   -Y,R31
0004bf 93ea      	ST   -Y,R30
0004c0 01de      	MOVW R26,R28
0004c1 961a      	ADIW R26,10
0004c2 dea3      	RCALL __print_G101
0004c3 019f      	MOVW R18,R30
0004c4 81ae      	LDD  R26,Y+6
0004c5 81bf      	LDD  R27,Y+6+1
0004c6 e0e0      	LDI  R30,LOW(0)
0004c7 93ec      	ST   X,R30
0004c8 01f9      	MOVW R30,R18
                 _0x2080001:
0004c9 940e 061a 	CALL __LOADLOCR4
0004cb 962a      	ADIW R28,10
0004cc 90ff      	POP  R15
0004cd 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
0004ce 93ba      	ST   -Y,R27
0004cf 93aa      	ST   -Y,R26
0004d0 91a9          ld   r26,y+
0004d1 91b9          ld   r27,y+
0004d2 27ee          clr  r30
0004d3 27ff          clr  r31
                 strlen0:
0004d4 916d          ld   r22,x+
0004d5 2366          tst  r22
0004d6 f011          breq strlen1
0004d7 9631          adiw r30,1
0004d8 cffb          rjmp strlen0
                 strlen1:
0004d9 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
0004da 93ba      	ST   -Y,R27
0004db 93aa      	ST   -Y,R26
0004dc 27aa          clr  r26
0004dd 27bb          clr  r27
0004de 91e9          ld   r30,y+
0004df 91f9          ld   r31,y+
                 strlenf0:
0004e0 9005      	lpm  r0,z+
0004e1 2000          tst  r0
0004e2 f011          breq strlenf1
0004e3 9611          adiw r26,1
0004e4 cffb          rjmp strlenf0
                 strlenf1:
0004e5 01fd          movw r30,r26
0004e6 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _line:
000260           	.BYTE 0x11
                 _expected_output:
000271           	.BYTE 0x1
                 __base_y_G100:
000272           	.BYTE 0x4
                 __lcd_x:
000276           	.BYTE 0x1
                 __lcd_y:
000277           	.BYTE 0x1
                 __lcd_maxx:
000278           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:52 WORDS
                 SUBOPT_0x0:
0004e7 bbe5      	OUT  0x15,R30
0004e8 b3e9      	IN   R30,0x19
0004e9 e0f0      	LDI  R31,0
0004ea 95f5      	ASR  R31
0004eb 95e7      	ROR  R30
0004ec 70e1      	ANDI R30,LOW(0x1)
0004ed 2fae      	MOV  R26,R30
0004ee b3e9      	IN   R30,0x19
0004ef e0f0      	LDI  R31,0
0004f0 940e 05e9 	CALL __ASRW3
0004f2 70e1      	ANDI R30,LOW(0x1)
0004f3 0fee      	LSL  R30
0004f4 2bea      	OR   R30,R26
0004f5 2fae      	MOV  R26,R30
0004f6 b3e9      	IN   R30,0x19
0004f7 e0f0      	LDI  R31,0
0004f8 95f5      	ASR  R31
0004f9 95e7      	ROR  R30
0004fa 940e 05e7 	CALL __ASRW4
0004fc 70e1      	ANDI R30,LOW(0x1)
0004fd 0fee      	LSL  R30
0004fe 0fee      	LSL  R30
0004ff 2bea      	OR   R30,R26
000500 2fae      	MOV  R26,R30
000501 b3e3      	IN   R30,0x13
000502 e0f0      	LDI  R31,0
000503 940e 05eb 	CALL __ASRW2
000505 70e1      	ANDI R30,LOW(0x1)
000506 0fee      	LSL  R30
000507 0fee      	LSL  R30
000508 0fee      	LSL  R30
000509 2bea      	OR   R30,R26
00050a 2fae      	MOV  R26,R30
00050b b3e3      	IN   R30,0x13
00050c e0f0      	LDI  R31,0
00050d 940e 05e7 	CALL __ASRW4
00050f 70e1      	ANDI R30,LOW(0x1)
000510 95e2      	SWAP R30
000511 7fe0      	ANDI R30,0xF0
000512 2bea      	OR   R30,R26
000513 2fae      	MOV  R26,R30
000514 b3e3      	IN   R30,0x13
000515 e0f0      	LDI  R31,0
000516 940e 05eb 	CALL __ASRW2
000518 940e 05e7 	CALL __ASRW4
00051a 70e1      	ANDI R30,LOW(0x1)
00051b 95e2      	SWAP R30
00051c 7fe0      	ANDI R30,0xF0
00051d 0fee      	LSL  R30
00051e 2bea      	OR   R30,R26
00051f 2ece      	MOV  R12,R30
000520 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:17 WORDS
                 SUBOPT_0x1:
000521 e0e0      	LDI  R30,LOW(0)
000522 bbea      	OUT  0x1A,R30
000523 bbe4      	OUT  0x14,R30
000524 98d6      	CBI  0x1A,6
000525 98a7      	CBI  0x14,7
000526 9ade      	SBI  0x1B,6
000527 9aaf      	SBI  0x15,7
000528 b3ea      	IN   R30,0x1A
000529 6bef      	ORI  R30,LOW(0xBF)
00052a bbea      	OUT  0x1A,R30
00052b b3e4      	IN   R30,0x14
00052c 67ef      	ORI  R30,LOW(0x7F)
00052d bbe4      	OUT  0x14,R30
00052e e0e0      	LDI  R30,LOW(0)
00052f bbeb      	OUT  0x1B,R30
000530 bbe5      	OUT  0x15,R30
000531 98df      	CBI  0x1B,7
000532 9aa8      	SBI  0x15,0
000533 9ad8      	SBI  0x1B,0
000534 9aa9      	SBI  0x15,1
000535 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x2:
000536 9aaa      	SBI  0x15,2
000537 98d8      	CBI  0x1B,0
000538 e0a2      	LDI  R26,LOW(2)
000539 e0b0      	LDI  R27,0
00053a 940e 05d5 	CALL _delay_ms
00053c e0e0      	LDI  R30,0
00053d 99ce      	SBIC 0x19,6
00053e e0e1      	LDI  R30,1
00053f 2f0e      	MOV  R16,R30
000540 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x3:
000541 2e5e      	MOV  R5,R30
000542 9ad8      	SBI  0x1B,0
000543 e0a2      	LDI  R26,LOW(2)
000544 e0b0      	LDI  R27,0
000545 940c 05d5 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x4:
000547 98aa      	CBI  0x15,2
000548 98d8      	CBI  0x1B,0
000549 e0a2      	LDI  R26,LOW(2)
00054a e0b0      	LDI  R27,0
00054b 940e 05d5 	CALL _delay_ms
00054d e0e0      	LDI  R30,0
00054e 99ce      	SBIC 0x19,6
00054f e0e1      	LDI  R30,1
000550 2f0e      	MOV  R16,R30
000551 2de5      	MOV  R30,R5
000552 0fee      	LSL  R30
000553 2fae      	MOV  R26,R30
000554 2fe0      	MOV  R30,R16
000555 e0f0      	LDI  R31,0
000556 940e 05ff 	CALL __LNEGW1
000558 2bea      	OR   R30,R26
000559 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:15 WORDS
                 SUBOPT_0x5:
00055a 2de5      	MOV  R30,R5
00055b 0fee      	LSL  R30
00055c 2fae      	MOV  R26,R30
00055d 2fe0      	MOV  R30,R16
00055e e0f0      	LDI  R31,0
00055f 940e 05ff 	CALL __LNEGW1
000561 2bea      	OR   R30,R26
000562 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x6:
000563 9aaa      	SBI  0x15,2
000564 98a9      	CBI  0x15,1
000565 e0a2      	LDI  R26,LOW(2)
000566 e0b0      	LDI  R27,0
000567 940e 05d5 	CALL _delay_ms
000569 e0e0      	LDI  R30,0
00056a 999f      	SBIC 0x13,7
00056b e0e1      	LDI  R30,1
00056c 2f0e      	MOV  R16,R30
00056d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x7:
00056e 2e5e      	MOV  R5,R30
00056f 9aa9      	SBI  0x15,1
000570 e0a2      	LDI  R26,LOW(2)
000571 e0b0      	LDI  R27,0
000572 940c 05d5 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x8:
000574 98aa      	CBI  0x15,2
000575 98a9      	CBI  0x15,1
000576 e0a2      	LDI  R26,LOW(2)
000577 e0b0      	LDI  R27,0
000578 940e 05d5 	CALL _delay_ms
00057a e0e0      	LDI  R30,0
00057b 999f      	SBIC 0x13,7
00057c e0e1      	LDI  R30,1
00057d 2f0e      	MOV  R16,R30
00057e cfdb      	RJMP SUBOPT_0x5
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:39 WORDS
                 SUBOPT_0x9:
00057f e0e0      	LDI  R30,LOW(0)
000580 93ea      	ST   -Y,R30
000581 e0a0      	LDI  R26,LOW(0)
000582 940e 02a7 	CALL _lcd_gotoxy
000584 e6e0      	LDI  R30,LOW(_line)
000585 e0f2      	LDI  R31,HIGH(_line)
000586 93fa      	ST   -Y,R31
000587 93ea      	ST   -Y,R30
000588 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0xA:
000589 e6a0      	LDI  R26,LOW(_line)
00058a e0b2      	LDI  R27,HIGH(_line)
00058b 940c 02e6 	JMP  _lcd_puts
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0xB:
00058d 940e 02b8 	CALL _lcd_clear
00058f cfef      	RJMP SUBOPT_0x9
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:15 WORDS
                 SUBOPT_0xC:
000590 93fa      	ST   -Y,R31
000591 93ea      	ST   -Y,R30
000592 e080      	LDI  R24,0
000593 940e 049a 	CALL _sprintf
000595 9624      	ADIW R28,4
000596 cff2      	RJMP SUBOPT_0xA
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0xD:
000597 eda0      	LDI  R26,LOW(2000)
000598 e0b7      	LDI  R27,HIGH(2000)
000599 940c 05d5 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xE:
00059b 940e 029b 	CALL __lcd_write_data
00059d e0a3      	LDI  R26,LOW(3)
00059e e0b0      	LDI  R27,0
00059f 940c 05d5 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0xF:
0005a1 e3a0      	LDI  R26,LOW(48)
0005a2 940e 0287 	CALL __lcd_write_nibble_G100
                +
0005a4 e184     +LDI R24 , LOW ( 276 )
0005a5 e091     +LDI R25 , HIGH ( 276 )
                +__DELAY_USW_LOOP :
0005a6 9701     +SBIW R24 , 1
0005a7 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 276
0005a8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x10:
0005a9 932a      	ST   -Y,R18
0005aa 85ad      	LDD  R26,Y+13
0005ab 85be      	LDD  R27,Y+13+1
0005ac 85ef      	LDD  R30,Y+15
0005ad 89f8      	LDD  R31,Y+15+1
0005ae 9509      	ICALL
0005af 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x11:
0005b0 89e8      	LDD  R30,Y+16
0005b1 89f9      	LDD  R31,Y+16+1
0005b2 9734      	SBIW R30,4
0005b3 8be8      	STD  Y+16,R30
0005b4 8bf9      	STD  Y+16+1,R31
0005b5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x12:
0005b6 85ad      	LDD  R26,Y+13
0005b7 85be      	LDD  R27,Y+13+1
0005b8 85ef      	LDD  R30,Y+15
0005b9 89f8      	LDD  R31,Y+15+1
0005ba 9509      	ICALL
0005bb 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x13:
0005bc 89a8      	LDD  R26,Y+16
0005bd 89b9      	LDD  R27,Y+16+1
0005be 9614      	ADIW R26,4
0005bf 940e 0604 	CALL __GETW1P
0005c1 83ee      	STD  Y+6,R30
0005c2 83ff      	STD  Y+6+1,R31
0005c3 81ae      	LDD  R26,Y+6
0005c4 81bf      	LDD  R27,Y+6+1
0005c5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x14:
0005c6 89a8      	LDD  R26,Y+16
0005c7 89b9      	LDD  R27,Y+16+1
0005c8 9614      	ADIW R26,4
0005c9 940e 0604 	CALL __GETW1P
0005cb 87ea      	STD  Y+10,R30
0005cc 87fb      	STD  Y+10+1,R31
0005cd 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x15:
0005ce 01de      	MOVW R26,R28
0005cf 961c      	ADIW R26,12
0005d0 940e 05df 	CALL __ADDW2R15
0005d2 940e 0604 	CALL __GETW1P
0005d4 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0005d5 9610      	adiw r26,0
0005d6 f039      	breq __delay_ms1
                 __delay_ms0:
0005d7 95a8      	wdr
                +
0005d8 ec8d     +LDI R24 , LOW ( 0xACD )
0005d9 e09a     +LDI R25 , HIGH ( 0xACD )
                +__DELAY_USW_LOOP :
0005da 9701     +SBIW R24 , 1
0005db f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xACD
0005dc 9711      	sbiw r26,1
0005dd f7c9      	brne __delay_ms0
                 __delay_ms1:
0005de 9508      	ret
                 
                 __ADDW2R15:
0005df 2400      	CLR  R0
0005e0 0daf      	ADD  R26,R15
0005e1 1db0      	ADC  R27,R0
0005e2 9508      	RET
                 
                 __ANEGW1:
0005e3 95f1      	NEG  R31
0005e4 95e1      	NEG  R30
0005e5 40f0      	SBCI R31,0
0005e6 9508      	RET
                 
                 __ASRW4:
0005e7 95f5      	ASR  R31
0005e8 95e7      	ROR  R30
                 __ASRW3:
0005e9 95f5      	ASR  R31
0005ea 95e7      	ROR  R30
                 __ASRW2:
0005eb 95f5      	ASR  R31
0005ec 95e7      	ROR  R30
0005ed 95f5      	ASR  R31
0005ee 95e7      	ROR  R30
0005ef 9508      	RET
                 
                 __CWD1:
0005f0 2f6f      	MOV  R22,R31
0005f1 0f66      	ADD  R22,R22
0005f2 0b66      	SBC  R22,R22
0005f3 2f76      	MOV  R23,R22
0005f4 9508      	RET
                 
                 __EQB12:
0005f5 17ea      	CP   R30,R26
0005f6 e0e1      	LDI  R30,1
0005f7 f009      	BREQ __EQB12T
0005f8 27ee      	CLR  R30
                 __EQB12T:
0005f9 9508      	RET
                 
                 __LNEGB1:
0005fa 23ee      	TST  R30
0005fb e0e1      	LDI  R30,1
0005fc f009      	BREQ __LNEGB1F
0005fd 27ee      	CLR  R30
                 __LNEGB1F:
0005fe 9508      	RET
                 
                 __LNEGW1:
0005ff 2bef      	OR   R30,R31
000600 e0e1      	LDI  R30,1
000601 f009      	BREQ __LNEGW1F
000602 e0e0      	LDI  R30,0
                 __LNEGW1F:
000603 9508      	RET
                 
                 __GETW1P:
000604 91ed      	LD   R30,X+
000605 91fc      	LD   R31,X
000606 9711      	SBIW R26,1
000607 9508      	RET
                 
                 __GETW1PF:
000608 9005      	LPM  R0,Z+
000609 91f4      	LPM  R31,Z
00060a 2de0      	MOV  R30,R0
00060b 9508      	RET
                 
                 __PUTPARD1:
00060c 937a      	ST   -Y,R23
00060d 936a      	ST   -Y,R22
00060e 93fa      	ST   -Y,R31
00060f 93ea      	ST   -Y,R30
000610 9508      	RET
                 
                 __SAVELOCR6:
000611 935a      	ST   -Y,R21
                 __SAVELOCR5:
000612 934a      	ST   -Y,R20
                 __SAVELOCR4:
000613 933a      	ST   -Y,R19
                 __SAVELOCR3:
000614 932a      	ST   -Y,R18
                 __SAVELOCR2:
000615 931a      	ST   -Y,R17
000616 930a      	ST   -Y,R16
000617 9508      	RET
                 
                 __LOADLOCR6:
000618 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000619 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00061a 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00061b 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00061c 8119      	LDD  R17,Y+1
00061d 8108      	LD   R16,Y
00061e 9508      	RET
                 
                 __INITLOCB:
                 __INITLOCW:
00061f 0fac      	ADD  R26,R28
000620 1fbd      	ADC  R27,R29
                 __INITLOC0:
000621 9005      	LPM  R0,Z+
000622 920d      	ST   X+,R0
000623 958a      	DEC  R24
000624 f7e1      	BRNE __INITLOC0
000625 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32A register use summary:
r0 :  17 r1 :   1 r2 :   0 r3 :   0 r4 :   0 r5 :  10 r6 :   5 r7 :   4 
r8 :   3 r9 :   0 r10:   5 r11:  15 r12:   3 r13:   7 r14:   0 r15:   4 
r16:  42 r17:  33 r18:  29 r19:  16 r20:   9 r21:  17 r22:  11 r23:   2 
r24:  28 r25:   5 r26: 134 r27:  49 r28:  20 r29:   2 r30: 400 r31:  85 
x  :  24 y  : 177 z  :  16 
Registers used: 30 out of 35 (85.7%)

ATmega32A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   5 
adiw  :  28 and   :   3 andi  :  16 asr   :   6 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  25 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   0 brmi  :   1 brne  :  39 brpl  :   1 brsh  :   4 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  : 118 
cbi   :  56 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  16 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   9 cpc   :   2 cpi   :  37 cpse  :   0 dec   :   6 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :  32 inc   :   0 jmp   :  29 ld    :  30 ldd   :  75 ldi   : 192 
lds   :   4 lpm   :  15 lsl   :   9 lsr   :   0 mov   :  64 movw  :  17 
mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   9 
ori   :  28 out   :  45 pop   :   1 push  :   1 rcall :  22 ret   :  39 
reti  :   1 rjmp  :  87 rol   :   0 ror   :   6 sbc   :   2 sbci  :   2 
sbi   :  32 sbic  :  10 sbis  :  10 sbiw  :  21 sbr   :   0 sbrc  :   2 
sbrs  :  10 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  68 std   :  31 sts   :  11 sub   :   1 subi  :  20 swap  :   3 
tst   :  11 wdr   :   1 
Instructions used: 60 out of 116 (51.7%)

ATmega32A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000c4c   2980    168   3148   32768   9.6%
[.dseg] 0x000060 0x000279      0     25     25    2048   1.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 10 warnings
