Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 15:05:00 2018
| Host         : Owner-VAIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Game_Top_Level_control_sets_placed.rpt
| Design       : Game_Top_Level
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    35 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      8 |           11 |
|    16+ |           20 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           14 |
| No           | No                    | Yes                    |             484 |           93 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |             450 |           79 |
| Yes          | Yes                   | No                     |             232 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                       Enable Signal                       |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0 |                                                           | reset_IBUF                                                     |                1 |              2 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/fourHzClock/p_1_in[0]                     | MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0                  |                1 |              2 |
|  clk_IBUF_BUFG                                 |                                                           | MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0                         |                1 |              4 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/fourHzClock/p_1_in[0]                     |                                                                |                2 |              4 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/current_count_reg[3]_1[0]                 | MAINFSM/button2counter/current_count[3]_i_1__0_n_0             |                1 |              8 |
|  clk_IBUF_BUFG                                 |                                                           | GAME/CLK_DIVIDE/SingleMinutesClock/zero_i_reg_0                |                2 |              8 |
|  clk_IBUF_BUFG                                 |                                                           | MAINFSM/Clock/enable_Q_reg                                     |                4 |              8 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/current_count_reg[3][0]                   | MAINFSM/button4counter/current_count[3]_i_1_n_0                |                2 |              8 |
|  clk_IBUF_BUFG                                 | GAME/CLK_DIVIDE/oneHzClock/E[0]                           | GAME/CLK_DIVIDE/singleSecondsClock/current_count[3]_i_1__4_n_0 |                1 |              8 |
|  clk_IBUF_BUFG                                 | GAME/CLK_DIVIDE/SingleMinutesClock/E[0]                   | GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_1__7_n_0    |                1 |              8 |
|  clk_IBUF_BUFG                                 | GAME/CLK_DIVIDE/singleSecondsClock/E[0]                   | GAME/CLK_DIVIDE/tenSecondsClock/current_count[3]_i_1__5_n_0    |                1 |              8 |
|  clk_IBUF_BUFG                                 | GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[3]_0[0] | GAME/CLK_DIVIDE/SingleMinutesClock/current_count[3]_i_1__6_n_0 |                1 |              8 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/current_count_reg[3]_2[0]                 | MAINFSM/button1counter/current_count[3]_i_1__2_n_0             |                1 |              8 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/current_count_reg[3]_0[0]                 | MAINFSM/button3counter/current_count[3]_i_1__1_n_0             |                1 |              8 |
|  clk_IBUF_BUFG                                 | DISP/SELECTOR/eqOp                                        | reset_IBUF                                                     |                1 |              8 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/current_val_reg[2][0]                     | MAINFSM/Clock/enable_Q_reg                                     |                2 |             16 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/current_val_reg[2]_0[0]                   | MAINFSM/Clock/enable_Q_reg                                     |                2 |             16 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/current_val_reg[2]_2[0]                   | MAINFSM/Clock/enable_Q_reg                                     |                2 |             16 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/current_val_reg[2]_1[0]                   | MAINFSM/Clock/enable_Q_reg                                     |                2 |             16 |
|  clk_IBUF_BUFG                                 | VGA/DIVIDER/megaHzClock_25MHz/E[0]                        | reset_IBUF                                                     |                8 |             20 |
|  clk_IBUF_BUFG                                 | VGA/DIVIDER/megaHzClock_25MHz/current_ver_pos_reg[10][0]  | reset_IBUF                                                     |                8 |             22 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/sumvalue1                                 | reset_IBUF                                                     |                4 |             28 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/sumvalue3                                 | reset_IBUF                                                     |                4 |             28 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/sumvalue2                                 | reset_IBUF                                                     |                4 |             28 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/sumvalue4                                 | reset_IBUF                                                     |                4 |             28 |
|  clk_IBUF_BUFG                                 | AVERAGE/BCDConversion/current_state_reg_n_0               | reset_IBUF                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/fourHzClock/p_1_in[0]                     | reset_IBUF                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                 | VGA/VGA_SYNC/E[0]                                         | reset_IBUF                                                     |                7 |             32 |
|  clk_IBUF_BUFG                                 | enable_IBUF                                               | reset_IBUF                                                     |                8 |             38 |
|  clk_IBUF_BUFG                                 |                                                           |                                                                |               14 |             44 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/fourHzClock/prng_enable                   | MAINFSM/Delayer/fourHzClock/current_count[0]_i_1_n_0           |                7 |             56 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/current_count_reg[0]                      | GAME/CLK_DIVIDE/oneHzClock/current_count[0]_i_1__9_n_0         |                7 |             56 |
|  clk_IBUF_BUFG                                 | MAINFSM/button4counter/waitenable                         | MAINFSM/Clock/current_count[0]_i_1__11_n_0                     |                7 |             56 |
|  clk_IBUF_BUFG                                 | MAINFSM/Delayer/E[0]                                      | reset_IBUF                                                     |               12 |             88 |
|  clk_IBUF_BUFG                                 |                                                           | reset_IBUF                                                     |               88 |            472 |
+------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


