// Seed: 1618268856
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_21 = -1;
  logic [(  1  ) : (  1  )  +  1] id_22;
  ;
  logic id_23;
endmodule
module module_1 #(
    parameter id_3 = 32'd71,
    parameter id_4 = 32'd80
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  parameter id_3 = 1;
  wire _id_4;
  tri1 [id_3 : id_4] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  logic [1 'b0 : -1] id_16;
  ;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_12,
      id_14,
      id_9,
      id_16,
      id_7,
      id_5,
      id_10,
      id_13,
      id_9,
      id_7,
      id_7,
      id_13,
      id_8,
      id_10,
      id_1,
      id_2,
      id_15,
      id_7
  );
  assign id_9 = -1;
  wire id_17;
  ;
endmodule
