Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 55e5564d494440f0b6c61f7800d19cf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_test_bench_behav xil_defaultlib.adder_test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_adder [serial_adder_default]
Compiling architecture struc of entity xil_defaultlib.array_adderr [array_adderr_default]
Compiling architecture beh of entity xil_defaultlib.adder_test_bench
Built simulation snapshot adder_test_bench_behav
