

================================================================
== Vivado HLS Report for 'polyt1_unpack'
================================================================
* Date:           Wed Mar 27 17:16:57 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       decryption
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.989|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  193|  193|  193|  193|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  192|  192|         6|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     388|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     218|
|Register         |        -|      -|      65|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      65|     606|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_17_fu_293_p2    |     +    |      0|  0|  15|           6|           1|
    |sum2_fu_345_p2    |     +    |      0|  0|  18|          11|          11|
    |sum3_fu_404_p2    |     +    |      0|  0|  18|          11|          11|
    |sum4_fu_423_p2    |     +    |      0|  0|  18|          11|          11|
    |sum5_fu_529_p2    |     +    |      0|  0|  18|          11|          11|
    |sum6_fu_548_p2    |     +    |      0|  0|  18|          11|          11|
    |sum7_fu_654_p2    |     +    |      0|  0|  18|          11|          11|
    |sum8_fu_673_p2    |     +    |      0|  0|  18|          11|          11|
    |sum9_fu_692_p2    |     +    |      0|  0|  18|          11|          11|
    |sum_fu_325_p2     |     +    |      0|  0|  18|          11|          11|
    |tmp_35_fu_335_p2  |     +    |      0|  0|  16|           1|           9|
    |tmp_38_fu_395_p2  |     +    |      0|  0|  16|           2|           9|
    |tmp_42_fu_414_p2  |     +    |      0|  0|  16|           2|           9|
    |tmp_46_fu_520_p2  |     +    |      0|  0|  16|           3|           9|
    |tmp_50_fu_539_p2  |     +    |      0|  0|  16|           3|           9|
    |tmp_54_fu_645_p2  |     +    |      0|  0|  16|           3|           9|
    |tmp_58_fu_664_p2  |     +    |      0|  0|  16|           3|           9|
    |tmp_62_fu_683_p2  |     +    |      0|  0|  16|           4|           9|
    |tmp_s_fu_315_p2   |     +    |      0|  0|  16|           9|           9|
    |tmp_fu_287_p2     |   icmp   |      0|  0|  11|           6|           7|
    |tmp_40_fu_449_p2  |    or    |      0|  0|   8|           8|           1|
    |tmp_44_fu_493_p2  |    or    |      0|  0|   8|           8|           2|
    |tmp_48_fu_574_p2  |    or    |      0|  0|   8|           8|           2|
    |tmp_52_fu_618_p2  |    or    |      0|  0|   8|           8|           3|
    |tmp_56_fu_713_p2  |    or    |      0|  0|   8|           8|           3|
    |tmp_60_fu_757_p2  |    or    |      0|  0|   8|           8|           3|
    |tmp_64_fu_798_p2  |    or    |      0|  0|   8|           8|           3|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 388|         197|         205|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_address0         |  33|          6|   11|         66|
    |a_address1         |  27|          5|   11|         55|
    |ap_NS_fsm          |  41|          8|    1|          8|
    |i_reg_272          |   9|          2|    6|         12|
    |r_coeffs_address0  |  27|          5|   11|         55|
    |r_coeffs_address1  |  27|          5|   11|         55|
    |r_coeffs_d0        |  27|          5|   32|        160|
    |r_coeffs_d1        |  27|          5|   32|        160|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 218|         41|  115|        571|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   7|   0|    7|          0|
    |i_17_reg_843    |   6|   0|    6|          0|
    |i_reg_272       |   6|   0|    6|          0|
    |p_shl_reg_853   |   5|   0|    8|          3|
    |sum9_reg_930    |  11|   0|   11|          0|
    |tmp_37_reg_885  |   7|   0|    7|          0|
    |tmp_45_reg_900  |   5|   0|    5|          0|
    |tmp_53_reg_915  |   3|   0|    3|          0|
    |tmp_65_reg_848  |   5|   0|    5|          0|
    |tmp_87_reg_935  |   1|   0|    1|          0|
    |tmp_s_reg_864   |   9|   0|    9|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  65|   0|   68|          3|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  polyt1_unpack  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  polyt1_unpack  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  polyt1_unpack  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  polyt1_unpack  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  polyt1_unpack  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  polyt1_unpack  | return value |
|r_coeffs_address0  | out |   11|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_ce0       | out |    1|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_we0       | out |    1|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_d0        | out |   32|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_address1  | out |   11|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_ce1       | out |    1|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_we1       | out |    1|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_d1        | out |   32|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_offset    |  in |    3|   ap_none  | r_coeffs_offset |    scalar    |
|a_address0         | out |   11|  ap_memory |        a        |     array    |
|a_ce0              | out |    1|  ap_memory |        a        |     array    |
|a_q0               |  in |    8|  ap_memory |        a        |     array    |
|a_address1         | out |   11|  ap_memory |        a        |     array    |
|a_ce1              | out |    1|  ap_memory |        a        |     array    |
|a_q1               |  in |    8|  ap_memory |        a        |     array    |
|a_offset           |  in |   11|   ap_none  |     a_offset    |    scalar    |
+-------------------+-----+-----+------------+-----------------+--------------+

