//! Instruction decoding and dispatch.
//!
//! Decodes opcodes and dispatches to appropriate handlers.

use super::cpu::CpuCore;
use super::ea::{AddressingMode, EaResult};
use super::execute::RUN_MODE_BERR_AERR_RESET;
use super::memory::AddressBus;
use super::op_cache::DecodedSimpleOp;
use super::types::{CpuType, InternalStepResult, Size};

// ============================================================================
// Trap Interception Sentinels
// ============================================================================
//
// SAFETY: Sentinel values are used to signal trap interception to the caller.
// The fallback exception methods (e.g., `take_trap_exception()`) rewind the PC
// to `ppc` before taking the hardware exception.
//
// This is ONLY safe if the instruction that returned the sentinel has NOT:
// 1. Read any extension words (PC must only have advanced by 2 for the opcode)
// 2. Modified any registers or memory
// 3. Performed any side effects
//
// Currently safe instructions:
// - A-line (0xAxxx): Detected immediately by group dispatch
// - F-line (0xFxxx): Detected immediately by group dispatch (68000/68010)
// - TRAP #n: Pattern match on opcode bits only, no EA decoding
// - BKPT #n: Pattern match on opcode bits only, no EA decoding
// - ILLEGAL (0x4AFC): Explicit early match, no EA decoding
//
// If adding new interceptable instructions, verify they meet these criteria!
// ============================================================================

/// Sentinel value for A-line traps (0xAxxx opcodes).
pub(crate) const ALINE_TRAP_SENTINEL: i32 = -1_000_000;

/// Sentinel value for F-line traps (0xFxxx opcodes on 68000/68010).
pub(crate) const FLINE_TRAP_SENTINEL: i32 = -1_000_001;

/// Sentinel base for TRAP #n instructions (n in 0..15).
pub(crate) const TRAP_SENTINEL_BASE: i32 = -1_000_100;

/// Sentinel base for BKPT #n instructions (n in 0..7).
pub(crate) const BKPT_SENTINEL_BASE: i32 = -1_000_200;

/// Sentinel for ILLEGAL instruction (0x4AFC).
pub(crate) const ILLEGAL_SENTINEL: i32 = -1_000_300;

// ============================================================================
// Main Dispatch
// ============================================================================

/// Returns whether the opcode may need full register/SR rollback state.
///
/// This intentionally recognizes only simple one-word no-fault instructions. Anything with
/// extension words, memory/device access, privilege checks, or broad decode ambiguity stays on
/// the conservative rollback path.
#[inline]
pub(crate) fn needs_rollback_snapshot(opcode: u16) -> bool {
    !is_simple_no_fault_opcode(opcode)
}

#[inline]
fn is_simple_no_fault_opcode(opcode: u16) -> bool {
    // Use the most permissive CPU type so no-side-effect opcodes that are illegal on older CPUs
    // (currently EXTB.L) can still skip full rollback snapshots before taking the exception.
    DecodedSimpleOp::decode(CpuType::M68040, opcode).is_some()
}

/// Dispatch an instruction based on its opcode.
///
/// Returns an `InternalStepResult` which includes trap variants for internal handling.
pub(crate) fn dispatch_instruction<B: AddressBus>(
    cpu: &mut CpuCore,
    bus: &mut B,
    opcode: u16,
) -> InternalStepResult {
    // Get the top 4 bits for group dispatch
    let group = (opcode >> 12) & 0xF;

    // Dispatch by group
    let cycles = match group {
        0x0 => dispatch_group_0(cpu, bus, opcode), // Bit ops, MOVEP, Imm
        0x1 => dispatch_move(cpu, bus, opcode, Size::Byte),
        0x2 => dispatch_move(cpu, bus, opcode, Size::Long),
        0x3 => dispatch_move(cpu, bus, opcode, Size::Word),
        0x4 => dispatch_group_4(cpu, bus, opcode), // Misc (LEA, TRAP, etc.)
        0x5 => dispatch_group_5(cpu, bus, opcode), // ADDQ/SUBQ/Scc/DBcc
        0x6 => dispatch_group_6(cpu, bus, opcode), // Bcc/BSR
        0x7 => {
            // MOVEQ requires bit 8 clear; the set-bit encodings are illegal
            // (they belong to no instruction on any 68k model).
            if opcode & 0x0100 != 0 {
                illegal_instruction(cpu, bus)
            } else {
                dispatch_moveq(cpu, opcode)
            }
        }
        0x8 => dispatch_group_8(cpu, bus, opcode), // OR/DIV/SBCD
        0x9 => dispatch_group_9(cpu, bus, opcode), // SUB/SUBX
        0xA => exception_1010(cpu, opcode),
        0xB => dispatch_group_b(cpu, bus, opcode), // CMP/EOR
        0xC => dispatch_group_c(cpu, bus, opcode), // AND/MUL/ABCD/EXG
        0xD => dispatch_group_d(cpu, bus, opcode), // ADD/ADDX
        0xE => dispatch_group_e(cpu, bus, opcode), // Shift/Rotate
        0xF => dispatch_group_f(cpu, bus, opcode),
        _ => unreachable!(),
    };

    // Fast path: normal instructions return small non-negative cycle counts;
    // sentinels are large negative values.
    if cycles >= 0 {
        return InternalStepResult::Ok { cycles };
    }

    // Rare path: sentinel values (trap, illegal, etc.).
    if cycles == ALINE_TRAP_SENTINEL {
        return InternalStepResult::AlineTrap { opcode };
    }
    if cycles == FLINE_TRAP_SENTINEL {
        return InternalStepResult::FlineTrap { opcode };
    }
    if (TRAP_SENTINEL_BASE..TRAP_SENTINEL_BASE + 16).contains(&cycles) {
        let trap_num = (cycles - TRAP_SENTINEL_BASE) as u8;
        return InternalStepResult::TrapInstruction { trap_num };
    }
    if (BKPT_SENTINEL_BASE..BKPT_SENTINEL_BASE + 8).contains(&cycles) {
        let bp_num = (cycles - BKPT_SENTINEL_BASE) as u8;
        return InternalStepResult::Breakpoint { bp_num };
    }
    if cycles == ILLEGAL_SENTINEL {
        return InternalStepResult::IllegalInstruction { opcode };
    }

    // Fallback: should not happen (all negative cycles should match a
    // sentinel), but return Ok to match previous behaviour.
    InternalStepResult::Ok { cycles }
}

// ============================================================================
// Group F: Coprocessor / FPU (68040: 0xF2xx/0xF3xx)
// ============================================================================

fn dispatch_group_f<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16) -> i32 {
    // Musashi patterns:
    // - 040fpu0: 1111 0010 ........  (0xF2xx) -> m68040_fpu_op0
    // - 040fpu1: 1111 0011 ........  (0xF3xx) -> m68040_fpu_op1
    //
    // FPU coprocessor interface is available on 68020+ (via external 68881/82 or integrated 68040 FPU).
    // 68000/68010/SCC68070 don't have the coprocessor interface, so all F-line opcodes are Line-F exceptions.
    let has_coproc_interface = !cpu.is_pre_68020;

    if !has_coproc_interface {
        return exception_1111(cpu, opcode);
    }

    // cpSAVE/cpRESTORE (valid EA forms) are privileged at decode: in user
    // mode they raise privilege violation instead of Line-F. This covers
    // every coprocessor ID routed over the bus interface - all IDs below
    // the 040, non-zero IDs on the 040/060 (their cpID-0 MMU ops decode
    // separately below).
    if !cpu.is_supervisor() {
        let cp_mode = (opcode >> 3) & 7;
        let cp_reg = opcode & 7;
        let external_id = ((opcode >> 9) & 7) != 0
            || !matches!(
                cpu.cpu_type,
                CpuType::M68EC040 | CpuType::M68LC040 | CpuType::M68040 | CpuType::M68060
            );
        let is_cpsave = (opcode & 0xF1C0) == 0xF100
            && (cp_mode == 2 || (4..=6).contains(&cp_mode) || (cp_mode == 7 && cp_reg <= 1));
        let is_cprestore = (opcode & 0xF1C0) == 0xF140
            && (cp_mode == 2
                || cp_mode == 3
                || cp_mode == 5
                || cp_mode == 6
                || (cp_mode == 7 && cp_reg <= 3));
        if external_id && (is_cpsave || is_cprestore) {
            return cpu.exception_privilege(bus);
        }
    }

    // A 68020/030 without an attached 68881/68882 routes every cpID-1
    // operation to Line-F (the 040/060 model FPU absence via EC/LC types
    // and PCR.DFP instead).
    if !cpu.fpu_present
        && ((opcode >> 9) & 7) == 1
        && !matches!(
            cpu.cpu_type,
            CpuType::M68EC040 | CpuType::M68LC040 | CpuType::M68040 | CpuType::M68060
        )
    {
        return exception_1111(cpu, opcode);
    }

    let sub = (opcode >> 8) & 0xF;

    // MOVE16 (68040/68060 only; the 030's burst mode is a cache feature,
    // not an instruction): 16-byte aligned block transfer.
    // Patterns: 0xF600/F608/F610/F618 (absolute long forms) and
    // 0xF620-0xF627 for (Ax)+,(Ay)+.
    if (opcode & 0xFFE0) == 0xF600 || (opcode & 0xFFF8) == 0xF620 {
        let supports_move16 = matches!(
            cpu.cpu_type,
            CpuType::M68EC040 | CpuType::M68LC040 | CpuType::M68040 | CpuType::M68060
        );
        if supports_move16 {
            return cpu.exec_move16(bus, opcode);
        }
        // Earlier models fall through to the Line-F handling below.
    }

    // 68040 Cache Instructions: CINV and CPUSH (F-line, privileged).
    //   1111 0100 cc o ss aaa   cc = caches (01 data, 10 instr, 11 both),
    //                           o = 0 CINV / 1 CPUSH, ss = scope, aaa = An.
    // The host cache model is functional + write-through, so a push has no
    // dirty data to write back and CPUSH collapses to CINV; we also do not
    // track lines finely enough to honour the line/page scope, so every
    // variant clears the whole indicated cache(s). Over-clearing only costs a
    // few refills and is always coherent (the safe direction). The clears are
    // surfaced to the host via cacr_pending_ops, the same channel the 68030
    // CACR clear strobes use. The 68030 has no CINV/CPUSH (it invalidates
    // through CACR), so these stay NOPs there.
    // CINV/CPUSH (0xF4xx) and this PFLUSH/PTEST encoding (0xF5xx) exist
    // only on the 68040/060; the 68030 invalidates through CACR and its
    // MMU ops live in the 0xF0xx space, so both ranges are undefined
    // F-lines there.
    let is_cache_cpu = matches!(
        cpu.cpu_type,
        CpuType::M68EC040 | CpuType::M68LC040 | CpuType::M68040 | CpuType::M68060
    );
    if is_cache_cpu && (opcode >> 8) & 0xF == 4 {
        // Scope field 000 (and CPUSH's unused 100) are undefined encodings:
        // the instruction does not exist, so Line-F wins over privilege.
        if matches!((opcode >> 3) & 7, 0 | 4) {
            return exception_1111(cpu, opcode);
        }
        // Check for supervisor mode (cache ops are privileged)
        if !cpu.is_supervisor() {
            return cpu.take_exception(bus, 8); // Privilege violation
        }
        {
            let caches = (opcode >> 6) & 0b11;
            if caches & 0b01 != 0 {
                cpu.cacr_pending_ops |= super::cpu::CACR_CD; // clear data cache
            }
            if caches & 0b10 != 0 {
                cpu.cacr_pending_ops |= super::cpu::CACR_CI; // clear instruction cache
            }
        }
        return 4;
    }

    // 68040 PFLUSH/PTEST instructions (F-line, privileged): 0xF5xx.
    //   PFLUSH/PFLUSHA/PFLUSHN: bit 6 clear.
    //   PTESTR (An): 1111 0101 0110 1rrr; PTESTW (An): 1111 0101 0100 1rrr
    //   (bit 6 set; bit 5 = read).
    if is_cache_cpu && (opcode >> 8) & 0xF == 5 {
        // Valid encodings: the PFLUSH group (F500-F51F) on both models,
        // PTESTW/PTESTR (F548/F568) on the 040, PLPAW/PLPAR (F588/F5C8)
        // on the 060. Everything else is an undefined F-line, which wins
        // over the privilege check.
        let valid = (opcode & 0xFFE0) == 0xF500
            || (!cpu.is_060() && ((opcode & 0xFFF8) == 0xF548 || (opcode & 0xFFF8) == 0xF568))
            || (cpu.is_060() && ((opcode & 0xFFF8) == 0xF588 || (opcode & 0xFFF8) == 0xF5C8));
        if !valid {
            return exception_1111(cpu, opcode);
        }
        if !cpu.is_supervisor() {
            return cpu.take_exception(bus, 8); // Privilege violation
        }
        if cpu.is_060() {
            // PLPAW (F588+An) / PLPAR (F5C8+An): translate the logical
            // address in An (address space from DFC) and write the physical
            // address back to An. These replace PTEST on the 68060.
            if (opcode & 0xFFF0) == 0xF580 || (opcode & 0xFFF0) == 0xF5C0 {
                let write = (opcode & 0x0040) == 0; // F588 = PLPAW
                let an = 8 + (opcode & 7) as usize;
                let addr = cpu.dar[an];
                let supervisor = (cpu.dfc & 4) != 0;
                cpu.mmu_fc_override = Some((cpu.dfc & 7) as u8);
                let translated =
                    crate::mmu::translate_address(cpu, bus, addr, write, supervisor, false);
                cpu.mmu_fc_override = None;
                match translated {
                    Ok(phys) => {
                        cpu.dar[an] = phys;
                        return 4;
                    }
                    Err(fault) => {
                        // Access error, format $4: An is untouched (the
                        // rollback keeps it) so the handler can map the
                        // page and restart the PLPA.
                        cpu.handle_mmu_fault(bus, fault, write, false, 4);
                        return 50;
                    }
                }
            }
            if (opcode & 0x00C0) == 0 {
                // PFLUSH/PFLUSHN/PFLUSHA/PFLUSHAN: flush-all pragmatism as
                // on the 040 (over-flushing only costs re-walks).
                cpu.atc.flush_all();
                return 4;
            }
            // PTEST was dropped from 68060 silicon: undefined F-line.
            return FLINE_TRAP_SENTINEL;
        }
        if cpu.is_040() && (opcode & 0x0040) != 0 {
            // PTEST: walk the page for An and report it in MMUSR. We model the
            // physical-address and resident (R) bits, enough for an OS to tell a
            // mapped page from an invalid one; the cache-mode / used / modified
            // attribute bits are not yet filled in. The address space under
            // test comes from DFC (how an OS PTESTs user mappings from
            // supervisor mode), carried by the same override MOVES uses.
            let read = (opcode & 0x0020) != 0;
            let addr = cpu.dar[8 + (opcode & 7) as usize];
            let fc = (cpu.dfc & 7) as u8;
            cpu.mmu_fc_override = Some(fc);
            cpu.mmu_sr =
                match crate::mmu::translate_address(cpu, bus, addr, !read, (fc & 4) != 0, false) {
                    Ok(phys) => (phys & 0xFFFF_F000) | 0x0000_0001, // R = resident
                    Err(_) => 0,                                    // not resident
                };
            cpu.mmu_fc_override = None;
            cpu.trace_t0_68040_sync();
            return 4;
        }
        // PFLUSH variants flush the ATC. We do not track entries finely enough
        // to honour the per-page / (An) scope, so every variant flushes all;
        // this is always coherent (over-flushing only costs re-walks). The
        // 68030 PFLUSH forms come through exec_mmu_op0 (0xF0xx) and the 030
        // walker does not consult the ATC, so nothing to flush there.
        cpu.atc.flush_all();
        cpu.trace_t0_68040_sync();
        return 4;
    }

    // LPSTOP #imm (68060 only): F800 / 01C0 / SR word. Privileged; loads
    // SR and stops until an interrupt or reset, like STOP with a low-power
    // bus broadcast (the bus indication is not modeled). A wrong extension
    // word is an undefined F-line.
    if cpu.is_060() && opcode == 0xF800 {
        if cpu.read_16(bus, cpu.pc) != 0x01C0 {
            return FLINE_TRAP_SENTINEL;
        }
        if !cpu.is_supervisor() {
            return cpu.exception_privilege(bus);
        }
        let _ = cpu.read_imm_16(bus); // consume the 01C0 extension
        let sr = cpu.read_imm_16(bus);
        // Like STOP, a new SR with S clear raises privilege violation.
        if (sr & 0x2000) == 0 {
            return cpu.exception_privilege(bus);
        }
        cpu.stop(sr);
        return 4;
    }

    // PMMU/COP0 opcodes are in the 0xF0xx/0xF1xx range (1111 000? .... ....) and are further
    // subdivided by (opcode>>9)&7. Group 0 carries PMOVE/PFLUSH/PTEST/etc with an extension word.
    if ((opcode >> 9) & 0x7) == 0 {
        let cycles = cpu.exec_mmu_op0(bus, opcode);
        if cycles != 0 {
            return cycles;
        }
    }

    // The 0xF240-0xF27F block splits on the EA-mode field:
    //   mode 001          -> FDBcc Dn,disp
    //   mode 111, reg 2-4 -> FTRAPcc (.W / .L / no operand)
    //   everything else   -> FScc <ea>
    if (opcode & 0xFFC0) == 0xF240 {
        let ea_mode = ((opcode >> 3) & 7) as u8;
        let ea_reg = (opcode & 7) as usize;
        // Mode 111 regs 5-7 are undefined encodings in this block.
        if ea_mode == 7 && ea_reg > 4 {
            return exception_1111(cpu, opcode);
        }
        let w2 = cpu.read_imm_16(bus);
        let cond = (w2 & 0x3F) as u8;
        if ea_mode == 1 {
            // FDBcc was dropped from 68060 silicon (68060SP emulates it).
            if cpu.trap_unimpl_060() {
                cpu.pc = cpu.pc.wrapping_add(2); // skip the displacement word
                return cpu.take_fp_unimp_060(bus, 0);
            }
            return cpu.exec_fdbcc(bus, ea_reg, cond);
        }
        if ea_mode == 7 && (2..=4).contains(&ea_reg) {
            let imm_words = match ea_reg {
                2 => 1,
                3 => 2,
                _ => 0,
            };
            // FTRAPcc was dropped from 68060 silicon.
            if cpu.trap_unimpl_060() {
                cpu.pc = cpu.pc.wrapping_add(2 * imm_words);
                return cpu.take_fp_unimp_060(bus, 0);
            }
            return cpu.exec_ftrapcc(bus, cond, imm_words);
        }
        // FScc was dropped from 68060 silicon.
        if cpu.trap_unimpl_060() {
            return cpu.fpu_060_scc_trap(bus, ea_mode, ea_reg);
        }
        return cpu.exec_fscc(bus, ea_mode, ea_reg, cond);
    }

    // FBcc.W: 1111 0010 10cc cccc (0xF280-0xF2BF)
    // FBcc.L: 1111 0010 11cc cccc (0xF2C0-0xF2FF)
    if (opcode & 0xFFC0) == 0xF280 {
        // FBcc.W - 16-bit displacement
        let cond = (opcode & 0x3F) as u8;
        let disp = cpu.read_imm_16(bus) as i16 as i32;
        return cpu.exec_fbcc(cond, disp);
    }
    if (opcode & 0xFFC0) == 0xF2C0 {
        // FBcc.L - 32-bit displacement
        let cond = (opcode & 0x3F) as u8;
        let disp = cpu.read_imm_32(bus) as i32;
        return cpu.exec_fbcc(cond, disp);
    }

    let cycles = match sub {
        0x2 => cpu.exec_fpu_op0(bus, opcode),
        0x3 => {
            // FSAVE takes predecrement or control alterable EAs, FRESTORE
            // postincrement or control (incl. PC-relative); anything else
            // is an undefined F-line encoding.
            let m = ((opcode >> 3) & 7) as u8;
            let r = (opcode & 7) as u8;
            let valid = if (opcode & 0x40) == 0 {
                m == 2 || (4..=6).contains(&m) || (m == 7 && r <= 1)
            } else {
                m == 2 || m == 3 || m == 5 || m == 6 || (m == 7 && r <= 3)
            };
            if !valid {
                return exception_1111(cpu, opcode);
            }
            cpu.exec_fpu_op1(bus, opcode)
        }
        _ => 0,
    };
    if cycles != 0 {
        return cycles;
    }

    // Unknown/unsupported coprocessor instruction on a CPU with coprocessor interface:
    // Return FLINE_TRAP_SENTINEL for interception. This allows HLE to handle FPU probes
    // on FPU-less CPUs like 68LC040 without looping in the exception handler.
    // If the HleHandler returns false, step_with_hle_handler will take the exception.
    FLINE_TRAP_SENTINEL
}

// ============================================================================
// MOVE (Groups 1, 2, 3)
// ============================================================================

fn dispatch_move<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16, size: Size) -> i32 {
    // MOVE encoding: 00ss ddd DDD sss SSS
    // ss = size (01=B, 11=W, 10=L)
    // DDD ddd = destination mode, register
    // SSS sss = source mode, register
    let src_reg = (opcode & 7) as u8;
    let src_mode = ((opcode >> 3) & 7) as u8;
    let dst_reg = ((opcode >> 9) & 7) as u8;
    let dst_mode = ((opcode >> 6) & 7) as u8;

    // A byte-sized MOVE cannot source an address register, and the
    // destination must be data alterable (no #imm, no PC-relative);
    // real silicon raises illegal instruction for both.
    if size == Size::Byte && src_mode == 1 {
        return illegal_instruction(cpu, bus);
    }
    if dst_mode == 7 && dst_reg > 1 {
        return illegal_instruction(cpu, bus);
    }

    let src = AddressingMode::decode(src_mode, src_reg);
    let dst = AddressingMode::decode(dst_mode, dst_reg);

    match (src, dst) {
        (Some(src_ea), Some(dst_ea)) => {
            // MOVEA to address register (byte size is illegal)
            if dst_mode == 1 {
                if size == Size::Byte {
                    illegal_instruction(cpu, bus)
                } else {
                    cpu.exec_movea(bus, size, src_ea, dst_reg as usize)
                }
            } else {
                cpu.exec_move(bus, size, src_ea, dst_ea)
            }
        }
        _ => illegal_instruction(cpu, bus),
    }
}

fn dispatch_moveq(cpu: &mut CpuCore, opcode: u16) -> i32 {
    let reg = ((opcode >> 9) & 7) as usize;
    let data = (opcode & 0xFF) as i8 as i32 as u32;
    cpu.set_d(reg, data);
    cpu.n_flag = if (data as i32) < 0 { 0x80 } else { 0 };
    cpu.not_z_flag = data;
    cpu.v_flag = 0;
    cpu.c_flag = 0;
    4
}

// ============================================================================
// Group 0: Bit manipulation, MOVEP, Immediate
// ============================================================================

/// Immediate ALU destinations (ORI/ANDI/EORI/SUBI/ADDI, and CMPI on the
/// 68000/010) must be data alterable: Dn or memory -- not An, not #imm,
/// not PC-relative. Real silicon raises an illegal-instruction exception
/// otherwise (cputest's ILLEGAL set probes exactly these encodings).
/// Control addressing modes (JMP/JSR/LEA/PEA and friends): memory
/// addresses without a side-effecting or register form -- (An),
/// (d16,An), (d8,An,Xn), abs.W/L and the PC-relative pair, but not
/// Dn/An, (An)+/-(An), or #imm.
fn ea_control(ea_mode: u8, ea_reg: u8) -> bool {
    match ea_mode {
        2 | 5 | 6 => true,
        7 => ea_reg <= 3,
        _ => false,
    }
}

fn ea_data_alterable(ea_mode: u8, ea_reg: u8) -> bool {
    match ea_mode {
        0 | 2 | 3 | 4 | 5 | 6 => true,
        7 => ea_reg <= 1,
        _ => false,
    }
}

fn dispatch_group_0<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16) -> i32 {
    // 68020+ CAS / CAS2 (compare-and-swap)
    // CAS2: 0000 1ss0 1111 1100 with two extension words
    if opcode == 0x0EFC || opcode == 0x0CFC {
        // CAS2 exists as word/long only (0x0AFC, the byte pattern, stays
        // an illegal instruction).
        if cpu.cpu_type == CpuType::M68000
            || cpu.cpu_type == CpuType::M68010
            || cpu.cpu_type == CpuType::SCC68070
        {
            return illegal_instruction(cpu, bus);
        }
        // CAS2 was dropped from 68060 silicon; trap before any extension
        // word is consumed so the 68060SP handler can re-decode it.
        if cpu.trap_unimpl_060() {
            return cpu.take_exception(bus, super::exceptions::vector::UNIMPLEMENTED_INTEGER);
        }
        return cpu.exec_cas2(bus, opcode);
    }
    // CAS: 0000 1ss0 11 mmm rrr with extension word (Du/Dc)
    // ss encodes size (A=byte, C=word, E=long) in bits 11..9.
    if (opcode & 0x0FC0) == 0x0AC0 || (opcode & 0x0FC0) == 0x0CC0 || (opcode & 0x0FC0) == 0x0EC0 {
        if cpu.cpu_type == CpuType::M68000
            || cpu.cpu_type == CpuType::M68010
            || cpu.cpu_type == CpuType::SCC68070
        {
            return illegal_instruction(cpu, bus);
        }
        return cpu.exec_cas(bus, opcode);
    }

    // 68010+ MOVES - Move to/from address space
    // Pattern: 0000 1110 ssmm mrrr (0x0E00-0x0EFF)
    if (opcode & 0xFF00) == 0x0E00 {
        if cpu.cpu_type == CpuType::M68000 {
            return illegal_instruction(cpu, bus);
        }
        // The EA field lives in the opcode word: a non-memory EA or the
        // invalid size 0b11 is an illegal encoding, and that wins over the
        // privilege check (unlike MOVEC, whose Rc field sits in the
        // extension word and is only examined in supervisor mode).
        let ea_mode = ((opcode >> 3) & 7) as u8;
        let ea_reg = opcode & 7;
        let memory_alterable = (2..=6).contains(&ea_mode) || (ea_mode == 7 && ea_reg <= 1);
        if (opcode >> 6) & 3 == 3 || !memory_alterable {
            return illegal_instruction(cpu, bus);
        }
        return cpu.exec_moves(bus, opcode);
    }

    // 68020-only CALLM/RTM instructions
    // CALLM: 0000 0110 11 mmm rrr (0x06C0-0x06FF)
    // RTM:   0000 0110 1100 xrrr  (0x06C0-0x06CF, where x=0 for Dn, x=1 for An)
    // RTM is a subset of CALLM's encoding; we check RTM first (mode=1, reg<8)
    if (opcode & 0xFFF0) == 0x06C0 {
        if !matches!(
            cpu.cpu_type,
            CpuType::M68EC020
                | CpuType::M68020
                | CpuType::M68EC030
                | CpuType::M68030
                | CpuType::M68EC040
                | CpuType::M68LC040
                | CpuType::M68040
        ) {
            return illegal_instruction(cpu, bus);
        }
        // RTM Dn/An - mode 1, reg 0-7 with x bit
        return cpu.exec_rtm(bus, opcode);
    }
    if (opcode & 0xFFC0) == 0x06C0 {
        if !matches!(
            cpu.cpu_type,
            CpuType::M68EC020
                | CpuType::M68020
                | CpuType::M68EC030
                | CpuType::M68030
                | CpuType::M68EC040
                | CpuType::M68LC040
                | CpuType::M68040
        ) {
            return illegal_instruction(cpu, bus);
        }
        // The module descriptor is addressed by a control mode only.
        if !ea_control(((opcode >> 3) & 7) as u8, (opcode & 7) as u8) {
            return illegal_instruction(cpu, bus);
        }
        // CALLM #<data>, <ea>
        return cpu.exec_callm(bus, opcode);
    }

    // 68020+ CMP2 / CHK2 (bounds compare/check)
    // Pattern: 0000 0ss0 11 mmm rrr
    // Key disambiguator vs 68000 bit ops: bit11 must be 0 (bit ops are 0000 1xxx ....).
    if (opcode & 0x0800) == 0
        && (opcode & 0x0100) == 0
        && (opcode & 0x00C0) == 0x00C0
        && ((opcode >> 9) & 3) != 3
    {
        if cpu.is_pre_68020 {
            return illegal_instruction(cpu, bus);
        }
        // The bounds pair is addressed by a control mode only.
        if !ea_control(((opcode >> 3) & 7) as u8, (opcode & 7) as u8) {
            return illegal_instruction(cpu, bus);
        }
        // CHK2/CMP2 were dropped from 68060 silicon.
        if cpu.trap_unimpl_060() {
            return cpu.take_exception(bus, super::exceptions::vector::UNIMPLEMENTED_INTEGER);
        }
        return cpu.exec_cmp2_chk2(bus, opcode);
    }

    // MOVEP (68000):
    // 0000 ddd 1 s 0 0 1 aaa  with extension word = displacement (d16,An)
    // s: 0=word, 1=long. direction: bit7 (0=mem->reg, 1=reg->mem)
    if (opcode & 0xF138) == 0x0108 {
        // MOVEP was dropped from 68060 silicon; trap before the displacement
        // word is consumed and before any register or memory access.
        if cpu.trap_unimpl_060() {
            return cpu.take_exception(bus, super::exceptions::vector::UNIMPLEMENTED_INTEGER);
        }
        let dreg = ((opcode >> 9) & 7) as usize;
        let areg = (opcode & 7) as usize;
        let is_long = (opcode & 0x0040) != 0;
        let reg_to_mem = (opcode & 0x0080) != 0;

        let disp = cpu.read_imm_16(bus) as i16 as i32;
        let base = cpu.a(areg);
        let addr = (base as i32).wrapping_add(disp) as u32;

        if is_long {
            if reg_to_mem {
                let v = cpu.d(dreg);
                cpu.write_8(bus, addr, ((v >> 24) & 0xFF) as u8);
                cpu.write_8(bus, addr.wrapping_add(2), ((v >> 16) & 0xFF) as u8);
                cpu.write_8(bus, addr.wrapping_add(4), ((v >> 8) & 0xFF) as u8);
                cpu.write_8(bus, addr.wrapping_add(6), (v & 0xFF) as u8);
            } else {
                let b0 = cpu.read_8(bus, addr) as u32;
                let b1 = cpu.read_8(bus, addr.wrapping_add(2)) as u32;
                let b2 = cpu.read_8(bus, addr.wrapping_add(4)) as u32;
                let b3 = cpu.read_8(bus, addr.wrapping_add(6)) as u32;
                // MOVEP memory-to-register polls IPL at the start of the
                // final byte read (the poll precedes the last read).
                cpu.ipl_poll_point(bus);
                let v = (b0 << 24) | (b1 << 16) | (b2 << 8) | b3;
                cpu.set_d(dreg, v);
            }
        } else if reg_to_mem {
            let v = cpu.d(dreg) & 0xFFFF;
            cpu.write_8(bus, addr, ((v >> 8) & 0xFF) as u8);
            cpu.write_8(bus, addr.wrapping_add(2), (v & 0xFF) as u8);
        } else {
            let hi = cpu.read_8(bus, addr) as u32;
            let lo = cpu.read_8(bus, addr.wrapping_add(2)) as u32;
            // MOVEP memory-to-register polls IPL at the start of the final
            // byte read (the poll precedes the last read).
            cpu.ipl_poll_point(bus);
            let v = (hi << 8) | lo;
            cpu.set_d(dreg, (cpu.d(dreg) & 0xFFFF0000) | v);
        }

        // MOVEP does not affect condition codes.
        return if is_long { 24 } else { 16 };
    }

    let subop = (opcode >> 8) & 0xF;
    let ea_mode = ((opcode >> 3) & 7) as u8;
    let ea_reg = (opcode & 7) as u8;

    match subop {
        // ORI to CCR / SR are distinguished by size:
        // - ORI.B #<data>,CCR : 0x003C  (size=byte, mode=111 reg=100)
        // - ORI.W #<data>,SR  : 0x007C  (size=word, mode=111 reg=100)
        0x0 if ea_mode == 7 && ea_reg == 4 && ((opcode >> 6) & 3) == 0 => cpu.exec_ori_ccr(bus),
        0x0 if ea_mode == 7 && ea_reg == 4 && ((opcode >> 6) & 3) == 1 => cpu.exec_ori_sr(bus),
        0x0 => {
            if !ea_data_alterable(ea_mode, ea_reg) {
                return illegal_instruction(cpu, bus);
            }
            if let Some(mode) = AddressingMode::decode(ea_mode, ea_reg) {
                let size = decode_size_00((opcode >> 6) & 3);
                let legacy = cpu.exec_ori(bus, size, mode);
                if cpu.cpu_type == CpuType::M68000 {
                    cpu.immediate_alu_cycles(mode, size)
                } else {
                    legacy
                }
            } else {
                illegal_instruction(cpu, bus)
            }
        }
        // ANDI to CCR: 0x023C
        0x2 if ea_mode == 7 && ea_reg == 4 && ((opcode >> 6) & 3) == 0 => cpu.exec_andi_ccr(bus),
        // ANDI to SR: 0x027C
        0x2 if ea_mode == 7 && ea_reg == 4 && ((opcode >> 6) & 3) == 1 => cpu.exec_andi_sr(bus),
        0x2 => {
            // ANDI
            if !ea_data_alterable(ea_mode, ea_reg) {
                return illegal_instruction(cpu, bus);
            }
            if let Some(mode) = AddressingMode::decode(ea_mode, ea_reg) {
                let size = decode_size_00((opcode >> 6) & 3);
                let legacy = cpu.exec_andi(bus, size, mode);
                if cpu.cpu_type == CpuType::M68000 {
                    cpu.immediate_alu_cycles(mode, size)
                } else {
                    legacy
                }
            } else {
                illegal_instruction(cpu, bus)
            }
        }
        0x4 => {
            // SUBI: 0000 0100 ss eee eee
            let size_bits = (opcode >> 6) & 3;
            if size_bits == 3 {
                return 4; // Invalid size
            }
            if !ea_data_alterable(ea_mode, ea_reg) {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let size = decode_size_00(size_bits);
            // SUBI manual implementation (mirroring ADDI)
            let imm = read_immediate(cpu, bus, size);
            if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                return 50;
            }
            if cpu.cpu_type == CpuType::M68000
                && let AddressingMode::DataDirect(reg) = mode
            {
                let dst = cpu.d(reg as usize) & size.mask();
                let (result, _) = cpu.exec_sub(bus, size, imm, dst);
                cpu.finish_m68000_immediate_data_register_write(bus, reg as usize, size, result);
            } else {
                let ea = cpu.resolve_ea(bus, mode, size);
                let dst = cpu.read_resolved_ea(bus, ea, size);
                let (result, _) = cpu.exec_sub(bus, size, imm, dst);
                cpu.write_resolved_ea(bus, ea, size, result);
            }
            if cpu.cpu_type == CpuType::M68000 {
                cpu.immediate_alu_cycles(mode, size)
            } else if size == Size::Long {
                16
            } else {
                8
            }
        }
        0x6 => {
            // ADDI: 0000 0110 ss eee eee
            // CALLM / RTM are handled by early checks in dispatch_group_0
            let size_bits = (opcode >> 6) & 3;
            if size_bits == 3 {
                // Should be unreachable if CALLM/RTM checks are correct
                // But strictly speaking, if size=11, it is invalid for ADDI.
                return 4;
            }
            if !ea_data_alterable(ea_mode, ea_reg) {
                return illegal_instruction(cpu, bus);
            }

            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let size = decode_size_00(size_bits);
            // ADDI manual implementation
            let imm = read_immediate(cpu, bus, size);
            if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                return 50;
            }

            let ea = cpu.resolve_ea(bus, mode, size);
            let dst = cpu.read_resolved_ea(bus, ea, size);
            let (result, _cycles) = cpu.exec_add(bus, size, imm, dst);
            if cpu.cpu_type == CpuType::M68000
                && let AddressingMode::DataDirect(reg) = mode
            {
                cpu.finish_m68000_immediate_data_register_write(bus, reg as usize, size, result);
            } else {
                cpu.write_resolved_ea(bus, ea, size, result);
            }
            if cpu.cpu_type == CpuType::M68000 {
                cpu.immediate_alu_cycles(mode, size)
            } else {
                _cycles + if size == Size::Long { 8 } else { 4 }
            }
        }
        // EORI.B #<data>,CCR : 0x0A3C
        // EORI.W #<data>,SR  : 0x0A7C
        0xA if ea_mode == 7 && ea_reg == 4 && ((opcode >> 6) & 3) == 0 => cpu.exec_eori_ccr(bus),
        0xA if ea_mode == 7 && ea_reg == 4 && ((opcode >> 6) & 3) == 1 => cpu.exec_eori_sr(bus),
        0xA => {
            if !ea_data_alterable(ea_mode, ea_reg) {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let size = decode_size_00((opcode >> 6) & 3);
            let legacy = cpu.exec_eori(bus, size, mode);
            if cpu.cpu_type == CpuType::M68000 {
                cpu.immediate_alu_cycles(mode, size)
            } else {
                legacy
            }
        }
        0xC => {
            // CMPI
            let pc_rel_ok = !cpu.is_pre_68020 && ea_mode == 7 && (ea_reg == 2 || ea_reg == 3);
            if !ea_data_alterable(ea_mode, ea_reg) && !pc_rel_ok {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let size = decode_size_00((opcode >> 6) & 3);
            let imm = read_immediate(cpu, bus, size);
            if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                return 50;
            }
            let dst = cpu.read_ea(bus, mode, size);
            if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                return 50;
            }
            if cpu.cpu_type == CpuType::M68000 {
                cpu.top_up_prefetch(bus);
                cpu.ipl_poll_point(bus);
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
                if mode.is_register_direct() && size == Size::Long {
                    cpu.internal_cycles(2);
                    cpu.flush_sync(bus);
                }
            }
            let legacy = cpu.exec_cmp(size, imm, dst);
            if cpu.cpu_type == CpuType::M68000 {
                cpu.cmpi_cycles(mode, size)
            } else {
                legacy
            }
        }
        _ => {
            // Bit operations: BTST, BCHG, BCLR, BSET
            let bit_op = (opcode >> 6) & 3;
            // BTST's destination is any data addressing mode (PC-relative
            // included; the dynamic form even takes #imm); the modifying
            // forms need a data alterable destination. An is illegal for
            // all of them.
            let dynamic = opcode & 0x100 != 0;
            let ea_ok = if bit_op == 0 {
                match ea_mode {
                    0 | 2 | 3 | 4 | 5 | 6 => true,
                    7 => ea_reg <= if dynamic { 4 } else { 3 },
                    _ => false,
                }
            } else {
                ea_data_alterable(ea_mode, ea_reg)
            };
            if !ea_ok {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg);

            if let Some(ea) = mode {
                let bit_num = if opcode & 0x100 != 0 {
                    // Dynamic: bit number in Dn
                    let reg = ((opcode >> 9) & 7) as usize;
                    cpu.d(reg)
                } else {
                    // Static: bit number in extension word
                    cpu.read_imm_16(bus) as u32
                };

                let legacy = match bit_op {
                    0 => cpu.exec_btst(bus, bit_num, ea),
                    1 => cpu.exec_bchg(bus, bit_num, ea),
                    2 => cpu.exec_bclr(bus, bit_num, ea),
                    3 => cpu.exec_bset(bus, bit_num, ea),
                    _ => return illegal_instruction(cpu, bus),
                };
                if cpu.cpu_type == CpuType::M68000 {
                    cpu.bitop_cycles(ea, bit_op, opcode & 0x100 == 0, bit_num)
                } else {
                    legacy
                }
            } else {
                illegal_instruction(cpu, bus)
            }
        }
    }
}

// ============================================================================
// Group 4: Miscellaneous
// ============================================================================

/// MOVEC Rc-code legality per CPU model. A MOVEC naming a register the
/// model does not implement raises an illegal-instruction exception on
/// real silicon; CPU-detection code (e.g. the OS 3.2+ 680x0.library)
/// relies on that to tell the models apart, probing registers like the
/// 060-only PCR (0x808) and expecting a trap on anything older. The
/// 68060 drops CAAR, MMUSR, MSP, and ISP (single supervisor stack) and
/// gains BUSCR (0x008) and PCR (0x808).
fn movec_reg_legal(cpu_type: CpuType, ctrl_reg: u16) -> bool {
    match cpu_type {
        CpuType::M68010 | CpuType::SCC68070 => {
            matches!(ctrl_reg, 0x000 | 0x001 | 0x800 | 0x801)
        }
        CpuType::M68EC020 | CpuType::M68020 | CpuType::M68EC030 | CpuType::M68030 => matches!(
            ctrl_reg,
            0x000 | 0x001 | 0x002 | 0x800 | 0x801 | 0x802 | 0x803 | 0x804
        ),
        // The EC040 has no MMU: no TC (0x003), MMUSR (0x805), URP (0x806),
        // or SRP (0x807); its access-control registers reuse the TTR codes
        // (0x004-0x007). No 040 has the 020/030 CAAR (0x802).
        CpuType::M68EC040 => matches!(
            ctrl_reg,
            0x000 | 0x001 | 0x002 | 0x004..=0x007 | 0x800 | 0x801 | 0x803 | 0x804
        ),
        CpuType::M68LC040 | CpuType::M68040 => {
            matches!(ctrl_reg, 0x000..=0x007 | 0x800 | 0x801 | 0x803..=0x807)
        }
        CpuType::M68060 => matches!(
            ctrl_reg,
            0x000..=0x008 | 0x800 | 0x801 | 0x806 | 0x807 | 0x808
        ),
        CpuType::M68000 | CpuType::Invalid => false,
    }
}

fn dispatch_group_4<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16) -> i32 {
    let subop = (opcode >> 8) & 0xF;
    let ea_mode = ((opcode >> 3) & 7) as u8;
    let ea_reg = (opcode & 7) as u8;
    let opmode = (opcode >> 6) & 7;

    // 68020+ LINK.L: 0100 1000 0000 1rrr (0x4808..0x480F)
    if (opcode & 0xFFF8) == 0x4808 {
        if cpu.is_pre_68020 {
            return illegal_instruction(cpu, bus);
        }
        return cpu.exec_link_long(bus, ea_reg as usize);
    }

    // 68020+ long multiply/divide (MULL/MULS/MULU, DIVL/DIVS/DIVU, and remainder forms).
    // These share opcode space with MOVEM and must be decoded before MOVEM heuristics.
    if (opcode & 0xFFC0) == 0x4C00 {
        // The source is a data addressing mode: An direct is illegal.
        if cpu.is_pre_68020 || ea_mode == 1 || (ea_mode == 7 && ea_reg > 4) {
            return illegal_instruction(cpu, bus);
        }
        return cpu.exec_mull(bus, opcode);
    }
    if (opcode & 0xFFC0) == 0x4C40 {
        if cpu.is_pre_68020 || ea_mode == 1 || (ea_mode == 7 && ea_reg > 4) {
            return illegal_instruction(cpu, bus);
        }
        return cpu.exec_divl(bus, opcode);
    }

    // MOVE from SR: 0100 0000 11 mmm rrr (0x40C0..0x40FF)
    // Writes SR (word) to <ea>. Does not affect flags.
    if (opcode & 0xFFC0) == 0x40C0 {
        if !ea_data_alterable(ea_mode, ea_reg) {
            return illegal_instruction(cpu, bus);
        }
        // Privileged on the 68010 and later (MOVE from CCR was added for
        // user-mode condition-code access); unprivileged on the 68000.
        if cpu.cpu_type != CpuType::M68000 && !cpu.is_supervisor() {
            return cpu.exception_privilege(bus);
        }
        let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
        let sr = cpu.get_sr() as u32;
        if cpu.cpu_type == CpuType::M68000
            && let AddressingMode::DataDirect(reg) = mode
        {
            if !finish_m68000_tail_after_final_prefetch(cpu, bus, 2) {
                return 50;
            }
            let reg = reg as usize;
            cpu.dar[reg] = (cpu.dar[reg] & 0xffff_0000) | (sr & 0xffff);
            return 6;
        }
        if matches!(cpu.cpu_type, CpuType::M68010 | CpuType::SCC68070)
            && let AddressingMode::DataDirect(reg) = mode
        {
            if cpu.prefetch_enabled() {
                cpu.top_up_prefetch(bus);
                cpu.ipl_poll_point(bus);
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
            }
            let reg = reg as usize;
            cpu.dar[reg] = (cpu.dar[reg] & 0xffff_0000) | (sr & 0xffff);
            return 4;
        }
        // 68000 quirk: like CLR, MOVE from SR reads its destination before
        // writing (removed on the 68010+).
        let ea = cpu.resolve_ea(bus, mode, Size::Word);
        if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
            return 50;
        }
        if cpu.cpu_type == CpuType::M68000 && !mode.is_register_direct() {
            let _ = cpu.read_resolved_ea(bus, ea, Size::Word);
            if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                return 50;
            }
        }
        cpu.write_resolved_ea(bus, ea, Size::Word, sr);
        return if mode.is_register_direct() {
            6
        } else if cpu.cpu_type == CpuType::M68000 {
            8 + cpu.ea_source_cycles(mode, Size::Word)
        } else {
            8
        };
    }

    // 68010+ MOVE from CCR: 0100 0010 11 mmm rrr (0x42C0..0x42FF)
    // Writes CCR (word) to <ea>. Does not affect flags.
    if (opcode & 0xFFC0) == 0x42C0 {
        if cpu.cpu_type == CpuType::M68000 || !ea_data_alterable(ea_mode, ea_reg) {
            return illegal_instruction(cpu, bus);
        }
        let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
        let ccr = cpu.get_ccr() as u32;
        if let AddressingMode::DataDirect(reg) = mode {
            // 68010: register destination costs only the final prefetch,
            // and Moira orders that prefetch before the Dn write.
            if cpu.prefetch_enabled() {
                cpu.top_up_prefetch(bus);
                cpu.ipl_poll_point(bus);
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
            }
            let reg = reg as usize;
            cpu.dar[reg] = (cpu.dar[reg] & 0xffff_0000) | ccr;
            return 4;
        }
        // 68010 memory destination: internal clocks, EA calculation, the
        // final prefetch, THEN the write (measured hardware order; vAmigaTS
        // CPU/Timing2/MOVECCR, Moira execMoveCcrEa).
        let ea_internal: i32 = match mode {
            AddressingMode::AddressIndirect(_) => 2,
            AddressingMode::PostIncrement(_) => 4,
            AddressingMode::PreDecrement(_) => 2,
            _ => 0,
        };
        cpu.internal_cycles(ea_internal as u32);
        let ea = cpu.resolve_ea(bus, mode, Size::Word);
        // write_resolved_ea tops the prefetch queue up before the write.
        cpu.write_resolved_ea(bus, ea, Size::Word, ccr);
        return 8 + ea_internal + cpu.ea_calc_cycles(mode);
    }

    // CHK (68000: opmode=110 for CHK.W). Note: opmode=111 overlaps with LEA on 68000.
    if opmode == 0b110 {
        let dst_reg = ((opcode >> 9) & 7) as usize;
        // The bound is a data addressing mode: An direct is illegal.
        if ea_mode == 1 {
            return illegal_instruction(cpu, bus);
        }
        if let Some(mode) = AddressingMode::decode(ea_mode, ea_reg) {
            let size = Size::Word;
            let bound = cpu.read_ea(bus, mode, size);
            let cycles = cpu.exec_chk(bus, size, bound, dst_reg);
            // MC68000: the bound fetch pays the source EA cost on top of
            // the base (whether or not the check traps).
            return if cpu.cpu_type == CpuType::M68000 {
                cycles + cpu.ea_source_cycles(mode, size)
            } else {
                cycles
            };
        } else {
            return illegal_instruction(cpu, bus);
        }
    }
    // CHK.L (68020+, opmode=100: the size field is 11=word, 10=long).
    // Undefined before the 68020; without this arm the encoding used to
    // fall through into the MOVEM decoder.
    if opmode == 0b100 {
        if cpu.is_pre_68020 || ea_mode == 1 {
            return illegal_instruction(cpu, bus);
        }
        let dst_reg = ((opcode >> 9) & 7) as usize;
        if let Some(mode) = AddressingMode::decode(ea_mode, ea_reg) {
            let size = Size::Long;
            let bound = cpu.read_ea(bus, mode, size);
            return cpu.exec_chk(bus, size, bound, dst_reg);
        } else {
            return illegal_instruction(cpu, bus);
        }
    }
    // Opmode 101 in this group is unassigned on every 68k generation.
    if opmode == 0b101 {
        return illegal_instruction(cpu, bus);
    }

    match opcode {
        0x4E70 => {
            // RESET is privileged.
            if cpu.is_supervisor() {
                // The RESET line is asserted for 124 internal clocks (plus 4
                // decision clocks) before the final prefetch.
                cpu.internal_cycles(128);
                bus.reset_devices();
                132
            } else {
                cpu.exception_privilege(bus)
            }
        } // RESET
        0x4E71 => {
            // NOP is one of the 68040's T0 pipeline-sync trace points.
            cpu.trace_t0_68040_sync();
            4
        }
        // 68060 debug instructions; illegal on every other model (they
        // fall through to the TAS-space handling below).
        0x4AC8 if cpu.is_060() => {
            // HALT: privileged; stops the processor until reset.
            if cpu.is_supervisor() {
                cpu.stopped = 1;
                4
            } else {
                cpu.exception_privilege(bus)
            }
        }
        0x4ACC if cpu.is_060() => 4, // PULSE: performance-monitor NOP
        0x4E72 => {
            // STOP
            if cpu.is_supervisor() {
                // The SR operand is consumed without a prefetch: the CPU
                // stops and performs no further bus activity.
                cpu.consume_without_prefetch = true;
                let sr = cpu.read_imm_16(bus);
                cpu.consume_without_prefetch = false;
                // 68060: a new SR with S clear raises an immediate
                // privilege violation (stacking the PC past the operand)
                // instead of stopping; SR is left unchanged.
                if cpu.is_060() && (sr & 0x2000) == 0 {
                    cpu.ppc = cpu.pc;
                    return cpu.exception_privilege(bus);
                }
                // 68000-040: the SR is loaded VERBATIM -- a single-stepped
                // STOP observes the immediate with S and T exactly as
                // written (SST m68000 fixtures pin this). An S-clear SR
                // stops only momentarily: the stopped state's supervisor
                // check raises the privilege violation at the NEXT
                // instruction boundary (`stopped_supervisor_check`). A
                // pending trace (T set in the SR the instruction started
                // with) has priority via the caller's end-of-step trace
                // check, which recovers from the stop.
                cpu.stop(sr);
                4
            } else {
                cpu.exception_privilege(bus)
            }
        }
        0x4E73 => {
            // RTE
            if cpu.is_supervisor() {
                match cpu.cpu_type {
                    CpuType::M68000 => {
                        let sr = cpu.pull_16(bus);
                        cpu.pc = cpu.pull_32(bus);
                        cpu.set_sr(sr);
                        cpu.full_prefetch(bus);
                        20
                    }
                    CpuType::M68010 | CpuType::SCC68070 => {
                        // Musashi m68k_in.c: format word at (SP+6) >> 12
                        let sp = cpu.a(7);
                        let format = cpu.read_16(bus, sp.wrapping_add(6)) >> 12;
                        match format {
                            0 => {}
                            8 => {
                                // 68010 bus/address-error frame (29 words):
                                // restore SR/PC and discard the fault info.
                                let sr = cpu.pull_16(bus);
                                cpu.pc = cpu.pull_32(bus);
                                let _ = cpu.pull_16(bus); // format/vector word
                                cpu.dar[15] = cpu.dar[15].wrapping_add(2 * 25);
                                cpu.set_sr(sr);
                                cpu.full_prefetch(bus);
                                return 20;
                            }
                            _ => return cpu.take_exception(bus, 14), // format error
                        }
                        let sr = cpu.pull_16(bus);
                        cpu.pc = cpu.pull_32(bus);
                        // The format/vector word was already read by the
                        // format probe above; the 68010 does not re-read
                        // it (Moira execRte: fmt, SR, PC = four reads,
                        // then SP += 8). Discard it from the stack.
                        cpu.dar[15] = cpu.dar[15].wrapping_add(2);
                        cpu.set_sr(sr);
                        // The 68010 shares the 68000's two-word prefetch
                        // queue: a return refills it from the new PC.
                        cpu.full_prefetch(bus);
                        24
                    }
                    _ => {
                        // 68020+ RTE loop (Musashi m68k_in.c)
                        loop {
                            let sp = cpu.a(7);
                            let format = cpu.read_16(bus, sp.wrapping_add(6)) >> 12;
                            match format {
                                0 => {
                                    // Normal (format 0)
                                    let sr = cpu.pull_16(bus);
                                    cpu.pc = cpu.pull_32(bus);
                                    let _ = cpu.pull_16(bus); // vector offset word
                                    cpu.set_sr(sr);
                                    return 20;
                                }
                                1 => {
                                    // Throwaway (format 1): discard PC+format, restore SR, then loop.
                                    let sr = cpu.pull_16(bus);
                                    // fake pull 32-bit PC + 16-bit format word
                                    cpu.dar[15] = cpu.dar[15].wrapping_add(4 + 2);
                                    cpu.set_sr(sr);
                                    continue;
                                }
                                2 => {
                                    // Trap (format 2): discard format + address long.
                                    let sr = cpu.pull_16(bus);
                                    cpu.pc = cpu.pull_32(bus);
                                    let _ = cpu.pull_16(bus); // format word
                                    cpu.dar[15] = cpu.dar[15].wrapping_add(4); // address long
                                    cpu.set_sr(sr);
                                    return 20;
                                }
                                4 if cpu.is_060() => {
                                    // 68060 access-error / FP-disabled frame
                                    // (8 words): discard EA and FSLW.
                                    let sr = cpu.pull_16(bus);
                                    cpu.pc = cpu.pull_32(bus);
                                    let _ = cpu.pull_16(bus); // format word
                                    cpu.dar[15] = cpu.dar[15].wrapping_add(8);
                                    cpu.set_sr(sr);
                                    return 20;
                                }
                                7 if cpu.is_040() => {
                                    // 68040 access-error frame (30 words). The
                                    // faulting instruction was rolled back at
                                    // frame-build time, so a plain restart is
                                    // the whole continuation -- except the
                                    // writeback protocol: a faulted write is
                                    // pushed in slot 3 (WB3S/WB3A at +$0E/+$18,
                                    // matching Amiberry cpummu.cpp:434), and a
                                    // handler that cleared WB3S.V absorbed it
                                    // (Enforcer/MuForce hits on protected
                                    // pages), so the restarted instruction's
                                    // matching write is discarded.
                                    let sp = cpu.a(7);
                                    let ssw = cpu.read_16(bus, sp.wrapping_add(0x0C));
                                    let write_fault = ssw & 0x0100 == 0 && ssw & 0x0400 != 0;
                                    if write_fault {
                                        let wb3s = cpu.read_16(bus, sp.wrapping_add(0x0E));
                                        if wb3s & 0x0080 == 0 {
                                            let wb3a = cpu.read_32(bus, sp.wrapping_add(0x18));
                                            cpu.mmu_write_suppress = Some(wb3a);
                                        }
                                    }
                                    let sr = cpu.pull_16(bus);
                                    cpu.pc = cpu.pull_32(bus);
                                    let _ = cpu.pull_16(bus); // format word
                                    cpu.dar[15] = cpu.dar[15].wrapping_add(52);
                                    cpu.set_sr(sr);
                                    return 20;
                                }
                                0xA | 0xB
                                    if matches!(
                                        cpu.cpu_type,
                                        CpuType::M68EC020
                                            | CpuType::M68020
                                            | CpuType::M68EC030
                                            | CpuType::M68030
                                    ) =>
                                {
                                    // 68020/68030 bus-cycle fault frames:
                                    // short format $A (16 words) and long
                                    // format $B (46 words). Real silicon
                                    // reloads pipeline state from the frame
                                    // and continues the instruction; this
                                    // core stacked the rolled-back
                                    // instruction's PC at frame-build time,
                                    // so discarding the dump and resuming at
                                    // the stacked PC restarts it.
                                    //
                                    // A handler that CLEARS the SSW DF bit
                                    // has completed the data cycle itself:
                                    // for a read it supplies the result in
                                    // the data input buffer (+$2C) -- how
                                    // mmu.library emulates lazily-zeroed
                                    // pages -- and for a write the data is
                                    // considered absorbed. The restart
                                    // honours that with a one-shot
                                    // substitution on the re-executed
                                    // instruction's matching access.
                                    if format == 0xB {
                                        let sp = cpu.a(7);
                                        let ssw = cpu.read_16(bus, sp.wrapping_add(0x0A));
                                        let df_cleared = ssw & 0x0100 == 0;
                                        // No stage-rerun bits (FC/FB/RC/RB)
                                        // = this frame described a data
                                        // fault (DF was set when pushed).
                                        let was_data = ssw & 0xF000 == 0;
                                        if df_cleared && was_data {
                                            let fa = cpu.read_32(bus, sp.wrapping_add(0x10));
                                            if ssw & 0x0040 != 0 {
                                                // RW=1: faulted read
                                                let dib = cpu.read_32(bus, sp.wrapping_add(0x2C));
                                                cpu.mmu_read_override = Some((fa, dib));
                                            } else {
                                                cpu.mmu_write_suppress = Some(fa);
                                            }
                                        }
                                    }
                                    let sr = cpu.pull_16(bus);
                                    cpu.pc = cpu.pull_32(bus);
                                    let _ = cpu.pull_16(bus); // format word
                                    let dump = if format == 0xA { 24 } else { 84 };
                                    cpu.dar[15] = cpu.dar[15].wrapping_add(dump);
                                    cpu.set_sr(sr);
                                    return 20;
                                }
                                _ => {
                                    return cpu.take_exception(bus, 14); // format error
                                }
                            }
                        }
                    }
                }
            } else {
                cpu.exception_privilege(bus)
            }
        }
        0x4E74 => {
            // RTD (68010+): return and deallocate stack arguments.
            // Pop return PC, then add signed word displacement to SP.
            if cpu.cpu_type == CpuType::M68000 {
                illegal_instruction(cpu, bus)
            } else {
                let disp = cpu.read_imm_16(bus) as i16 as i32;
                cpu.pc = cpu.pull_32(bus);
                cpu.dar[15] = (cpu.dar[15] as i32).wrapping_add(disp) as u32;
                // Refill the 68010's prefetch queue from the return address.
                cpu.full_prefetch(bus);
                20
            }
        }
        0x4E75 => {
            // RTS
            cpu.change_of_flow = true;
            cpu.pc = cpu.pull_32(bus);
            cpu.full_prefetch(bus);
            16
        }
        0x4E76 => {
            // TRAPV
            if cpu.flag_v() {
                if cpu.cpu_type == CpuType::M68000 {
                    // The taken 68000 TRAPV performs one program-space
                    // dummy read (the would-be prefetch of the next word)
                    // before the exception frame (Moira execTrapv).
                    let addr = cpu.pc.wrapping_add(2);
                    let _ = cpu.read_16(bus, addr);
                }
                cpu.take_group2_exception(bus, 7)
            } else {
                4
            }
        }
        0x4E77 => {
            // RTR
            let ccr = cpu.pull_16(bus) as u8;
            cpu.set_ccr(ccr);
            cpu.change_of_flow = true;
            cpu.pc = cpu.pull_32(bus);
            cpu.full_prefetch(bus);
            20
        }
        0x4E7A => {
            // MOVEC Rc,Rn - Move from control register (68010+)
            if cpu.cpu_type == CpuType::M68000 {
                return illegal_instruction(cpu, bus);
            }
            // Privilege is checked before the extension word is examined:
            // user mode raises privilege violation even for an undefined Rc.
            // Exception: the 68060 decodes the Rc field first and reports
            // an undefined register as illegal even in user mode.
            if !cpu.is_supervisor() && !cpu.is_060() {
                return cpu.exception_privilege(bus);
            }
            let ext = cpu.read_imm_16(bus);
            let reg_type = (ext >> 15) & 1; // 0=Dn, 1=An
            let reg_num = ((ext >> 12) & 7) as usize;
            let ctrl_reg = ext & 0xFFF;
            if !movec_reg_legal(cpu.cpu_type, ctrl_reg) {
                return illegal_instruction(cpu, bus);
            }
            if !cpu.is_supervisor() {
                return cpu.exception_privilege(bus);
            }
            if !cpu.is_supervisor() {
                return cpu.exception_privilege(bus);
            }
            let value = cpu.read_control_register(ctrl_reg);
            if reg_type == 0 {
                cpu.set_d(reg_num, value);
            } else {
                cpu.set_a(reg_num, value);
            }
            cpu.trace_t0_68040_sync();
            12
        }
        0x4E7B => {
            // MOVEC Rn,Rc - Move to control register (68010+)
            if cpu.cpu_type == CpuType::M68000 {
                return illegal_instruction(cpu, bus);
            }
            // Privilege is checked before the extension word is examined:
            // user mode raises privilege violation even for an undefined Rc.
            // Exception: the 68060 decodes the Rc field first and reports
            // an undefined register as illegal even in user mode.
            if !cpu.is_supervisor() && !cpu.is_060() {
                return cpu.exception_privilege(bus);
            }
            let ext = cpu.read_imm_16(bus);
            let reg_type = (ext >> 15) & 1; // 0=Dn, 1=An
            let reg_num = ((ext >> 12) & 7) as usize;
            let ctrl_reg = ext & 0xFFF;
            if !movec_reg_legal(cpu.cpu_type, ctrl_reg) {
                return illegal_instruction(cpu, bus);
            }
            if !cpu.is_supervisor() {
                return cpu.exception_privilege(bus);
            }
            if !cpu.is_supervisor() {
                return cpu.exception_privilege(bus);
            }
            let value = if reg_type == 0 {
                cpu.d(reg_num)
            } else {
                cpu.a(reg_num)
            };
            cpu.write_control_register(ctrl_reg, value);
            cpu.trace_t0_68040_sync();
            12
        }
        _ => {
            // The group-4 unary read-modify-write ops (NEGX, CLR, NEG, NOT)
            // all need a data alterable destination; An / #imm /
            // PC-relative raise illegal instruction on real silicon. The
            // MOVE-to-CCR/SR forms are matched before their arms below.
            if matches!(subop, 0x0 | 0x2 | 0x4 | 0x6)
                && ((opcode >> 6) & 3) != 3
                && !ea_data_alterable(ea_mode, ea_reg)
            {
                return illegal_instruction(cpu, bus);
            }
            match subop {
                0x0 => {
                    // NEGX
                    let size = decode_size_00((opcode >> 6) & 3);
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    let legacy = cpu.exec_negx(bus, size, mode);
                    if cpu.cpu_type == CpuType::M68000 {
                        cpu.unary_rmw_cycles(mode, size)
                    } else {
                        legacy
                    }
                }
                0x2 => {
                    // CLR
                    let size = decode_size_00((opcode >> 6) & 3);
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    let legacy = cpu.exec_clr(bus, size, mode);
                    if cpu.cpu_type == CpuType::M68000 {
                        cpu.unary_rmw_cycles(mode, size)
                    } else {
                        legacy
                    }
                }
                0x4 if (opcode >> 6) & 3 == 3 => {
                    // MOVE to CCR: 0100 0100 11xx xxxx
                    // Data addressing only: An direct is illegal.
                    if ea_mode == 1 || (ea_mode == 7 && ea_reg > 4) {
                        return illegal_instruction(cpu, bus);
                    }
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    let value = cpu.read_ea(bus, mode, Size::Word) as u8;
                    if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                        return 50;
                    }
                    // MOVE to CCR/SR spends its status-write internal clocks
                    // before the architectural status register changes, then
                    // discards and refills the prefetch queue.
                    if cpu.prefetch_enabled() {
                        cpu.internal_cycles(4);
                        cpu.flush_sync(bus);
                    }
                    cpu.set_ccr(value);
                    cpu.full_prefetch(bus);
                    if cpu.cpu_type == CpuType::M68000 {
                        12 + cpu.ea_source_cycles(mode, Size::Word)
                    } else {
                        12
                    }
                }
                0x4 => {
                    // NEG
                    let size = decode_size_00((opcode >> 6) & 3);
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    let legacy = cpu.exec_neg(bus, size, mode);
                    if cpu.cpu_type == CpuType::M68000 {
                        cpu.unary_rmw_cycles(mode, size)
                    } else {
                        legacy
                    }
                }
                0x6 if (opcode >> 6) & 3 == 3 => {
                    // MOVE to SR: 0100 0110 11xx xxxx
                    // Data addressing only: An direct is illegal (checked
                    // before the privilege test, as on real silicon).
                    if ea_mode == 1 || (ea_mode == 7 && ea_reg > 4) {
                        return illegal_instruction(cpu, bus);
                    }
                    if !cpu.is_supervisor() {
                        return cpu.exception_privilege(bus);
                    }
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    let value = cpu.read_ea(bus, mode, Size::Word);
                    if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                        return 50;
                    }
                    // MOVE to CCR/SR spends its status-write internal clocks
                    // before the architectural status register changes, then
                    // discards and refills the prefetch queue.
                    if cpu.prefetch_enabled() {
                        cpu.internal_cycles(4);
                        cpu.flush_sync(bus);
                    }
                    cpu.trace_t0_sr_write();
                    cpu.set_sr(value as u16);
                    cpu.full_prefetch(bus);
                    if cpu.cpu_type == CpuType::M68000 {
                        12 + cpu.ea_source_cycles(mode, Size::Word)
                    } else {
                        12
                    }
                }
                0x6 => {
                    // NOT
                    let size = decode_size_00((opcode >> 6) & 3);
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    let legacy = cpu.exec_not(bus, size, mode);
                    if cpu.cpu_type == CpuType::M68000 {
                        cpu.unary_rmw_cycles(mode, size)
                    } else {
                        legacy
                    }
                }
                0x8 if (opcode >> 6) & 3 == 1 && ea_mode == 0 => {
                    // SWAP
                    cpu.exec_swap(bus, ea_reg as usize)
                }
                0x8 if (opcode >> 6) & 3 == 1 && ea_mode == 1 => {
                    // BKPT #n (68010+): 0100 1000 0100 1nnn (0x4848..0x484F)
                    // Return sentinel for interception
                    let bp_num = (opcode & 7) as u8;
                    BKPT_SENTINEL_BASE + bp_num as i32
                }
                0x8 if (opcode >> 6) & 3 == 0 => {
                    // NBCD: 0100 1000 00 mmm rrr (data alterable only)
                    if !ea_data_alterable(ea_mode, ea_reg) {
                        return illegal_instruction(cpu, bus);
                    }
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    let legacy = cpu.exec_nbcd(bus, mode);
                    if cpu.cpu_type == CpuType::M68000 {
                        if mode.is_register_direct() {
                            6
                        } else {
                            8 + cpu.ea_source_cycles(mode, Size::Byte)
                        }
                    } else {
                        legacy
                    }
                }
                0x8 if (opcode >> 6) & 3 == 2 && ea_mode == 0 => {
                    // EXT.W
                    cpu.exec_ext(Size::Word, ea_reg as usize)
                }
                0x8 if (opcode >> 6) & 3 == 3 && ea_mode == 0 => {
                    // EXT.L
                    cpu.exec_ext(Size::Long, ea_reg as usize)
                }
                0x9 if (opcode >> 6) & 3 == 3 && ea_mode == 0 => {
                    // EXTB.L (68020+) - sign extend byte to long
                    if cpu.is_pre_68020 {
                        illegal_instruction(cpu, bus)
                    } else {
                        cpu.exec_extb(ea_reg as usize)
                    }
                }
                0xA if opcode == 0x4AFC => {
                    // ILLEGAL instruction - return sentinel for interception
                    ILLEGAL_SENTINEL
                }
                0xA if (opcode >> 6) & 3 == 3 => {
                    // TAS (data alterable only)
                    if !ea_data_alterable(ea_mode, ea_reg) {
                        return illegal_instruction(cpu, bus);
                    }
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    let legacy = cpu.exec_tas(bus, mode);
                    if cpu.cpu_type == CpuType::M68000 {
                        if mode.is_register_direct() {
                            4
                        } else {
                            // RMW with the indivisible TAS cycle: 10 + EA.
                            10 + cpu.ea_source_cycles(mode, Size::Byte)
                        }
                    } else {
                        legacy
                    }
                }
                0xA => {
                    // TST. On the 68000/010 the operand is data alterable
                    // only; the 68020+ additionally allow An (word/long),
                    // PC-relative, and immediate operands.
                    let size = decode_size_00((opcode >> 6) & 3);
                    let ok = if cpu.is_pre_68020 {
                        ea_data_alterable(ea_mode, ea_reg)
                    } else {
                        !((ea_mode == 1 && size == Size::Byte) || (ea_mode == 7 && ea_reg > 4))
                    };
                    if !ok {
                        return illegal_instruction(cpu, bus);
                    }
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    let legacy = cpu.exec_tst(bus, size, mode);
                    if cpu.cpu_type == CpuType::M68000 {
                        cpu.tst_cycles(mode, size)
                    } else {
                        legacy
                    }
                }
                0xE if (opcode >> 4) & 0xF == 4 => {
                    // TRAP #n - return sentinel for interception
                    let trap_num = (opcode & 0xF) as u8;
                    TRAP_SENTINEL_BASE + trap_num as i32
                }
                0xE if (opcode & 0xFFF8) == 0x4E50 => {
                    // LINK: 0100 1110 0101 0rrr
                    cpu.exec_link(bus, ea_reg as usize)
                }
                0xE if (opcode & 0xFFF8) == 0x4E58 => {
                    // UNLK: 0100 1110 0101 1rrr
                    cpu.exec_unlk(bus, ea_reg as usize)
                }
                _ if (opcode & 0xFFF8) == 0x4E60 => {
                    // MOVE to USP: 0100 1110 0110 0rrr
                    if cpu.is_supervisor() {
                        let reg = (opcode & 7) as usize;
                        if cpu.cpu_type == CpuType::M68010 {
                            cpu.internal_cycles(2);
                        }
                        if cpu.prefetch_enabled() {
                            cpu.top_up_prefetch(bus);
                            cpu.ipl_poll_point(bus);
                        }
                        cpu.set_usp(cpu.a(reg));
                        cpu.trace_t0_68040_sync();
                        if cpu.cpu_type == CpuType::M68010 {
                            6
                        } else {
                            4
                        }
                    } else {
                        cpu.exception_privilege(bus)
                    }
                }
                _ if (opcode & 0xFFF8) == 0x4E68 => {
                    // MOVE from USP: 0100 1110 0110 1rrr
                    if cpu.is_supervisor() {
                        let reg = (opcode & 7) as usize;
                        let usp = cpu.get_usp();
                        if cpu.cpu_type == CpuType::M68010 {
                            cpu.internal_cycles(2);
                        }
                        if cpu.prefetch_enabled() {
                            cpu.top_up_prefetch(bus);
                            cpu.ipl_poll_point(bus);
                        }
                        cpu.set_a(reg, usp);
                        if cpu.cpu_type == CpuType::M68010 {
                            6
                        } else {
                            4
                        }
                    } else {
                        cpu.exception_privilege(bus)
                    }
                }
                // JSR/JMP/LEA/PEA must be checked BEFORE MOVEM due to bit pattern overlap
                _ if (opcode & 0xFFC0) == 0x4E80 => {
                    // JSR: 0100 1110 10 mmm rrr
                    if !ea_control(ea_mode, ea_reg) {
                        return illegal_instruction(cpu, bus);
                    }
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    // EA extension words are consumed without prefetching
                    // ahead: the stream is about to be abandoned.
                    cpu.consume_without_prefetch = true;
                    let addr = cpu.get_ea_address(bus, mode, Size::Long);
                    cpu.consume_without_prefetch = false;
                    // Control-flow EA internal clocks before the target
                    // refill (resolve_ea charged 2 for indexed modes already).
                    cpu.internal_cycles(match mode {
                        AddressingMode::Displacement(_)
                        | AddressingMode::AbsoluteShort
                        | AddressingMode::PcDisplacement => 2,
                        AddressingMode::Index(_) | AddressingMode::PcIndex => 4,
                        _ => 0,
                    });
                    cpu.change_of_flow = true;
                    let return_pc = cpu.pc;
                    // MC68000 JSR saves the return address before refilling
                    // the instruction queue from the target, matching BSR's
                    // control-flow bus order.
                    cpu.push_32(bus, return_pc);
                    cpu.pc = addr;
                    cpu.full_prefetch(bus);
                    if cpu.cpu_type == CpuType::M68000 {
                        16 + cpu.jump_addr_calc_cycles(mode)
                    } else {
                        16
                    }
                }
                _ if (opcode & 0xFFC0) == 0x4EC0 => {
                    // JMP: 0100 1110 11 mmm rrr
                    if !ea_control(ea_mode, ea_reg) {
                        return illegal_instruction(cpu, bus);
                    }
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    cpu.change_of_flow = true;
                    // EA extension words are consumed without prefetching
                    // ahead: the stream is about to be abandoned.
                    cpu.consume_without_prefetch = true;
                    cpu.pc = cpu.get_ea_address(bus, mode, Size::Long);
                    cpu.consume_without_prefetch = false;
                    // Control-flow EA internal clocks before the target
                    // refill (resolve_ea charged 2 for indexed modes already).
                    cpu.internal_cycles(match mode {
                        AddressingMode::Displacement(_)
                        | AddressingMode::AbsoluteShort
                        | AddressingMode::PcDisplacement => 2,
                        AddressingMode::Index(_) | AddressingMode::PcIndex => 4,
                        _ => 0,
                    });
                    cpu.full_prefetch(bus);
                    if cpu.cpu_type == CpuType::M68000 {
                        8 + cpu.jump_addr_calc_cycles(mode)
                    } else {
                        8
                    }
                }
                _ if (opcode & 0xF1C0) == 0x41C0 => {
                    // LEA: 0100 rrr 111 mmm rrr
                    let reg = ((opcode >> 9) & 7) as usize;
                    if !ea_control(ea_mode, ea_reg) {
                        return illegal_instruction(cpu, bus);
                    }
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    {
                        let legacy = cpu.exec_lea(bus, mode, reg);
                        if cpu.cpu_type == CpuType::M68000 {
                            4 + cpu.control_addr_calc_cycles(mode)
                        } else {
                            legacy
                        }
                    }
                }
                _ if (opcode & 0xFFC0) == 0x4840 => {
                    // PEA: 0100 1000 010 mmm rrr
                    if !ea_control(ea_mode, ea_reg) {
                        return illegal_instruction(cpu, bus);
                    }
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    {
                        let legacy = cpu.exec_pea(bus, mode);
                        if cpu.cpu_type == CpuType::M68000 {
                            12 + cpu.control_addr_calc_cycles(mode)
                        } else {
                            legacy
                        }
                    }
                }
                // MOVEM after JSR/JMP checks
                // Direction bit is 10: 0=register->memory, 1=memory->register
                // Register-to-memory takes control alterable modes plus
                // -(An); memory-to-register control modes plus (An)+
                // (PC-relative sources included). Everything else is an
                // illegal instruction on real silicon.
                _ if subop == 0x8
                    && (opcode & 0x0400) == 0
                    && (opcode >> 6) & 3 == 2
                    && ea_mode >= 2 =>
                {
                    // MOVEM register to memory (word)
                    if !(matches!(ea_mode, 2 | 4 | 5 | 6) || (ea_mode == 7 && ea_reg <= 1)) {
                        return illegal_instruction(cpu, bus);
                    }
                    let mask = cpu.read_imm_16(bus);
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    cpu.exec_movem_to_mem(bus, Size::Word, mode, mask)
                }
                _ if subop == 0x8
                    && (opcode & 0x0400) == 0
                    && (opcode >> 6) & 3 == 3
                    && ea_mode >= 2 =>
                {
                    // MOVEM register to memory (long)
                    if !(matches!(ea_mode, 2 | 4 | 5 | 6) || (ea_mode == 7 && ea_reg <= 1)) {
                        return illegal_instruction(cpu, bus);
                    }
                    let mask = cpu.read_imm_16(bus);
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    cpu.exec_movem_to_mem(bus, Size::Long, mode, mask)
                }
                _ if subop == 0xC
                    && (opcode & 0x0400) != 0
                    && (opcode >> 10) & 3 == 3
                    && ea_mode >= 2 =>
                {
                    // MOVEM memory to register
                    if ea_mode == 4 || (ea_mode == 7 && ea_reg > 3) {
                        return illegal_instruction(cpu, bus);
                    }
                    let mask = cpu.read_imm_16(bus);
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    let size = if (opcode >> 6) & 1 == 0 {
                        Size::Word
                    } else {
                        Size::Long
                    };
                    cpu.exec_movem_to_reg(bus, size, mode, mask)
                }
                _ => illegal_instruction(cpu, bus),
            }
        }
    }
}

// ============================================================================

/// 68010 loop mode: whether `opcode` is a loopable one-word instruction (the
/// 68010 UM loop-mode set, mirrored from Moira's loop-handler registrations).
/// Loopable memory EAs are (An), (An)+ and -(An).
fn loopable_68010(op: u16) -> bool {
    let mode = (op >> 3) & 7;
    let loop_ea = (2..=4).contains(&mode);
    let opmode = (op >> 6) & 7;
    match op >> 12 {
        // MOVE: source Dn/An/(An)/(An)+/-(An), destination (An)/(An)+/-(An).
        0x1..=0x3 => {
            let dst_mode = opmode; // MOVE encodes the destination mode here
            mode <= 4 && (2..=4).contains(&dst_mode)
        }
        // CLR/NEG/NEGX/NOT/TST (all sizes) and NBCD with a memory EA.
        0x4 => {
            let hi = (op >> 8) & 0xF;
            let size = (op >> 6) & 3;
            loop_ea
                && ((matches!(hi, 0x0 | 0x2 | 0x4 | 0x6) && size != 3)
                    || (hi == 0x8 && size == 0)
                    || (hi == 0xA && size != 3))
        }
        // OR/SUB/CMP/EOR/AND/ADD register<->memory forms, the address forms
        // (ADDA/SUBA/CMPA), and the -(An)/(An)+ pair forms (ABCD/SBCD,
        // ADDX/SUBX, CMPM).
        0x8 | 0x9 | 0xB | 0xC | 0xD => {
            let family = op >> 12;
            // ABCD/SBCD -(Ax),-(Ay)
            if (family == 0xC || family == 0x8) && op & 0x01F8 == 0x0108 {
                return true;
            }
            // ADDX/SUBX -(Ax),-(Ay)
            if (family == 0x9 || family == 0xD) && op & 0x0138 == 0x0108 && opmode & 3 != 3 {
                return true;
            }
            // CMPM (Ay)+,(Ax)+
            if family == 0xB && op & 0x0138 == 0x0108 && opmode & 3 != 3 {
                return true;
            }
            match opmode {
                // <ea>,Dn (and CMP)
                0..=2 => loop_ea,
                // ADDA/SUBA/CMPA word/long
                3 | 7 => loop_ea && family != 0x8 && family != 0xC,
                // Dn,<ea> (OR/SUB/EOR/AND/ADD to memory)
                4..=6 => loop_ea,
                _ => false,
            }
        }
        // Memory shifts/rotates (word, by one): ASd/LSd/ROXd/ROd <ea>.
        0xE => opmode == 3 && loop_ea && (op >> 9) & 7 <= 3,
        _ => false,
    }
}

// Group 5: ADDQ/SUBQ/Scc/DBcc
// ============================================================================

fn dispatch_group_5<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16) -> i32 {
    let size_bits = (opcode >> 6) & 3;
    let ea_mode = ((opcode >> 3) & 7) as u8;
    let ea_reg = (opcode & 7) as u8;

    if size_bits == 3 {
        // 68020+ TRAPcc (conditional trap).
        //
        // Encoding overlaps with Scc when mmm=111, but TRAPcc uses the otherwise-non-alterable
        // PC-relative/immediate submodes in the low 3 bits:
        // - ..FA: TRAPcc.W #<data>  (consume 16-bit operand)
        // - ..FB: TRAPcc.L #<data>  (consume 32-bit operand)
        // - ..FC: TRAPcc            (no operand)
        //
        // Musashi's mc68040 `trapcc.bin` fixture expects TRAPcc to take exception vector 7
        // (same as TRAPV) when the condition is true.
        let is_020_plus = matches!(
            cpu.cpu_type,
            CpuType::M68EC020
                | CpuType::M68020
                | CpuType::M68EC030
                | CpuType::M68030
                | CpuType::M68EC040
                | CpuType::M68LC040
                | CpuType::M68040
                | CpuType::M68060
        );
        if is_020_plus && ea_mode == 7 && (ea_reg == 2 || ea_reg == 3 || ea_reg == 4) {
            let condition = ((opcode >> 8) & 0xF) as u8;

            // Consume optional operand (reg field encodes size for TRAPcc).
            match ea_reg {
                2 => {
                    let _ = cpu.read_imm_16(bus);
                }
                3 => {
                    let _ = cpu.read_imm_32(bus);
                }
                4 => {}
                _ => {}
            }

            if cpu.test_condition(condition) {
                return cpu.take_group2_exception(bus, 7);
            } else {
                // If not trapping, TRAPcc is effectively a NOP (aside from operand fetch).
                return 4;
            }
        }

        // Scc or DBcc
        let condition = ((opcode >> 8) & 0xF) as u8;
        if ea_mode == 1 {
            // DBcc
            // 68010 loop mode: a looping DBcc re-evaluates from the held
            // prefetch pair without any instruction fetches. The taken
            // iteration costs 6 internal clocks (Moira's execDbcc loop arm);
            // exits refill the queue from the fall-through path.
            if cpu.loop_mode {
                let condition = ((opcode >> 8) & 0xF) as u8;
                if cpu.test_condition(condition) {
                    cpu.loop_mode = false;
                    cpu.pc = cpu.pc.wrapping_add(2);
                    cpu.full_prefetch(bus);
                    return 12;
                }
                let dn = ea_reg as usize;
                let counter = cpu.d(dn) as u16;
                let new_counter = counter.wrapping_sub(1);
                cpu.set_d(dn, (cpu.d(dn) & 0xFFFF_0000) | u32::from(new_counter));
                if new_counter != 0xFFFF {
                    // Re-enter the body: PC back over the displacement and
                    // the body word; reseed the held pair.
                    cpu.pc = cpu.pc.wrapping_sub(4);
                    cpu.prefetch_queue = [cpu.loop_body_word, cpu.loop_dbcc_word];
                    cpu.prefetch_count = 2;
                    return 6;
                }
                cpu.loop_mode = false;
                cpu.pc = cpu.pc.wrapping_add(2);
                cpu.full_prefetch(bus);
                return 16;
            }
            let counter = cpu.d(ea_reg as usize) as u16;
            // The 68000 evaluates the condition and counter before consuming
            // the displacement: on branching paths (cc false) the consume does
            // not prefetch ahead of the to-be-discarded stream.
            let cc_true = cpu.test_condition(condition);
            // Condition/counter-evaluation internal clocks before any bus
            // activity: 4 when the condition is true ("nn np np"), 2 on the
            // branching paths ("n np np").
            cpu.internal_cycles(if cc_true { 4 } else { 2 });
            cpu.consume_without_prefetch = !cc_true;
            // Always fetch the displacement word (even if the branch is not taken) to match
            // 68000 behavior and to correctly trigger address errors on misaligned PC.
            let disp = cpu.read_imm_16(bus) as i16;
            cpu.consume_without_prefetch = false;
            if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                return 50;
            }
            if !cc_true {
                let new_counter = counter.wrapping_sub(1);
                cpu.set_d(
                    ea_reg as usize,
                    (cpu.d(ea_reg as usize) & 0xFFFF0000) | new_counter as u32,
                );
                // DBcc displacement is relative to the displacement word (i.e. the PC value
                // *before* reading it). `read_imm_16` advanced PC, so compensate by -2.
                let target = (cpu.pc as i32).wrapping_add(disp as i32 - 2) as u32;
                if new_counter != 0xFFFF {
                    cpu.pc = target;
                    cpu.full_prefetch(bus);
                    // 68010 loop mode entry: a -4 displacement targeting a
                    // loopable one-word instruction holds the freshly
                    // prefetched body/DBcc pair and re-executes it without
                    // further instruction fetches.
                    if cpu.cpu_type == CpuType::M68010
                        && disp == -4
                        && cpu.prefetch_count == 2
                        && loopable_68010(cpu.prefetch_queue[0])
                    {
                        cpu.loop_mode = true;
                        cpu.loop_body_word = cpu.prefetch_queue[0];
                        cpu.loop_dbcc_word = opcode;
                    }
                    // 68000 DBcc taken = 10. On 020+ a taken branch refills the
                    // pipeline; the flat scale alone lands the chip-RAM dbra
                    // loop at 7 clocks/iter where the cycle-exact A1200/FS-UAE
                    // reference measures 8, so pre-scale to 12 (-> 8 after
                    // scale_cycles_for_cpu_type) for the post-020 parts.
                    if cpu.is_pre_68020 { 10 } else { 12 }
                } else {
                    // Counter expired: the 68000 performs a discarded
                    // program read at the fall-through word, then refills
                    // the queue from that same fall-through PC.
                    if cpu.pc & 1 == 0 {
                        cpu.flush_sync(bus);
                        let masked = cpu.address(cpu.pc);
                        let _ = bus.read_word(masked);
                    }
                    cpu.full_prefetch(bus);
                    14
                }
            } else {
                12
            }
        } else {
            // Scc (data alterable only; An and the undefined mode-7
            // registers raise illegal instruction)
            if !ea_data_alterable(ea_mode, ea_reg) {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let value = if cpu.test_condition(condition) {
                0xFF
            } else {
                0x00
            };
            if cpu.cpu_type == CpuType::M68000 && mode.is_register_direct() {
                // Moira/68000: Scc Dn performs the final prefetch before the
                // byte writeback. A true condition then has two trailing
                // internal clocks before the register update.
                cpu.top_up_prefetch(bus);
                cpu.ipl_poll_point(bus);
                if value != 0 {
                    cpu.internal_cycles(2);
                    cpu.flush_sync(bus);
                }
                let reg = ea_reg as usize;
                cpu.set_d(reg, (cpu.d(reg) & 0xFFFF_FF00) | value);
                return if value != 0 { 6 } else { 4 };
            }
            // 68000 quirk: like CLR, Scc on a memory destination reads the
            // operand before writing.
            let ea = cpu.resolve_ea(bus, mode, Size::Byte);
            if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                return 50;
            }
            if cpu.cpu_type == CpuType::M68000 && !mode.is_register_direct() {
                let _ = cpu.read_resolved_ea(bus, ea, Size::Byte);
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
            }
            // Scc to memory polls IPL during the pre-writeback prefetch.
            cpu.write_resolved_ea_np_poll(bus, ea, Size::Byte, value);
            if cpu.cpu_type == CpuType::M68000 {
                if mode.is_register_direct() {
                    // Data register: 4 if condition false, 6 if true.
                    if value != 0 { 6 } else { 4 }
                } else {
                    8 + cpu.ea_source_cycles(mode, Size::Byte)
                }
            } else if mode.is_register_direct() {
                4
            } else {
                8
            }
        }
    } else {
        // ADDQ or SUBQ: alterable destinations (An allowed for word/long
        // only; no #imm or PC-relative).
        let size = decode_size_00(size_bits);
        let ea_ok = match ea_mode {
            0 | 2 | 3 | 4 | 5 | 6 => true,
            1 => size != Size::Byte,
            7 => ea_reg <= 1,
            _ => false,
        };
        if !ea_ok {
            return illegal_instruction(cpu, bus);
        }
        let data = ((opcode >> 9) & 7) as u32;
        let data = if data == 0 { 8 } else { data };
        let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();

        let legacy = if opcode & 0x100 == 0 {
            cpu.exec_addq(bus, size, data, mode)
        } else {
            cpu.exec_subq(bus, size, data, mode)
        };
        if cpu.cpu_type == CpuType::M68000 {
            cpu.addq_subq_cycles(mode, size)
        } else {
            legacy
        }
    }
}

// ============================================================================
// Group 6: Bcc/BSR/BRA
// ============================================================================

fn dispatch_group_6<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16) -> i32 {
    let condition = ((opcode >> 8) & 0xF) as u8;
    let displacement = (opcode & 0xFF) as u8;
    // Base is the PC *after the opcode word* (i.e. address of the extension word for .w/.l).
    // This matches 68k branch semantics and keeps short/word/long displacements consistent.
    let base_pc = cpu.pc;

    // The 68000 evaluates the branch condition before consuming the
    // displacement extension word: on taken paths the displacement consume
    // does NOT prefetch ahead (the stream is about to be discarded and
    // refilled from the target); on the not-taken path it prefetches
    // normally. BRA/BSR are always taken.
    let taken = condition < 2 || cpu.test_condition(condition);
    // Condition-evaluation internal clocks before any bus activity:
    // 2 on taken paths ("n np np"), 4 on not-taken ("nn np ...").
    cpu.internal_cycles(if taken { 2 } else { 4 });
    cpu.consume_without_prefetch = taken;
    // 68020+ adds the Bcc.L encoding with a displacement byte of $FF.
    // Earlier cores keep treating $FF as the signed 8-bit displacement -1.
    let disp: i32 = if displacement == 0 {
        cpu.read_imm_16(bus) as i16 as i32
    } else if displacement == 0xFF && !cpu.is_pre_68020 {
        cpu.read_imm_32(bus) as i32
    } else {
        displacement as i8 as i32
    };
    cpu.consume_without_prefetch = false;

    match condition {
        0 => {
            // BRA
            cpu.change_of_flow = true;
            cpu.pc = (base_pc as i32).wrapping_add(disp) as u32;
            cpu.full_prefetch(bus);
            10
        }
        1 => {
            // BSR
            // Return address is after the displacement extension (cpu.pc already advanced by reads above).
            cpu.change_of_flow = true;
            let return_pc = cpu.pc;
            cpu.pc = (base_pc as i32).wrapping_add(disp) as u32;
            // 68000 BSR bus order: the return-address push happens first,
            // then the two-word refill from the branch target.
            cpu.push_32(bus, return_pc);
            cpu.full_prefetch(bus);
            18
        }
        _ => {
            // Bcc
            if taken {
                cpu.change_of_flow = true;
                cpu.pc = (base_pc as i32).wrapping_add(disp) as u32;
                cpu.full_prefetch(bus);
                10
            } else if displacement == 0 {
                12
            } else {
                8
            }
        }
    }
}

// ============================================================================
// Groups 8, 9, B, C, D: Arithmetic/Logic
// ============================================================================

fn dispatch_group_8<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16) -> i32 {
    let reg = ((opcode >> 9) & 7) as usize;
    let ea_mode = ((opcode >> 3) & 7) as u8;
    let ea_reg = (opcode & 7) as u8;
    let op_mode = (opcode >> 6) & 7;

    match op_mode {
        0..=2 => {
            // OR <ea>, Dn: data addressing only (An is illegal).
            if ea_mode == 1 || (ea_mode == 7 && ea_reg > 4) {
                return illegal_instruction(cpu, bus);
            }
            let size = decode_size_012(op_mode);
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let src = cpu.read_ea(bus, mode, size);
            if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                return 50;
            }
            let (result, _) = cpu.exec_or(bus, size, src, cpu.d(reg));
            cpu.set_d(reg, (cpu.d(reg) & !size.mask()) | result);
            if cpu.cpu_type == CpuType::M68000 {
                if !finish_m68000_alu_ea_dn_long_tail(cpu, bus, mode, size) {
                    return 50;
                }
                cpu.alu_ea_dn_cycles(mode, size)
            } else {
                4
            }
        }
        4..=6 => {
            // Check for SBCD first (pattern: 1000 xxx1 0000 0yyy for Dn or 1000 xxx1 0000 1yyy for -(An))
            if op_mode == 4 && ea_mode == 0 {
                // SBCD Dy, Dx (register to register)
                cpu.exec_sbcd_rr(bus, ea_reg as usize, reg)
            } else if op_mode == 4 && ea_mode == 1 {
                // SBCD -(Ay), -(Ax) (memory to memory)
                cpu.exec_sbcd_mm(bus, ea_reg as usize, reg)
            } else if op_mode == 5 && (ea_mode == 0 || ea_mode == 1) {
                // PACK (68020+): 1000 xxx1 0100 yrrr
                // y=0: PACK Ds, Dd, #adj  y=1: PACK -(As), -(Ad), #adj
                if cpu.is_pre_68020 {
                    return illegal_instruction(cpu, bus);
                }
                let adj = cpu.read_imm_16(bus);
                if ea_mode == 0 {
                    cpu.exec_pack_rr(ea_reg as usize, reg, adj)
                } else {
                    cpu.exec_pack_mm(bus, ea_reg as usize, reg, adj)
                }
            } else if op_mode == 6 && (ea_mode == 0 || ea_mode == 1) {
                // UNPK (68020+): 1000 xxx1 1000 yrrr
                if cpu.is_pre_68020 {
                    return illegal_instruction(cpu, bus);
                }
                let adj = cpu.read_imm_16(bus);
                if ea_mode == 0 {
                    cpu.exec_unpk_rr(ea_reg as usize, reg, adj)
                } else {
                    cpu.exec_unpk_mm(bus, ea_reg as usize, reg, adj)
                }
            } else {
                // OR Dn, <ea>: memory data alterable destinations only.
                if ea_mode < 2 || !ea_data_alterable(ea_mode, ea_reg) {
                    return illegal_instruction(cpu, bus);
                }
                let size = decode_size_012(op_mode - 4);
                let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                let ea = cpu.resolve_ea(bus, mode, size);
                let dst = cpu.read_resolved_ea(bus, ea, size);
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
                let (result, _) = cpu.exec_or(bus, size, cpu.d(reg), dst);
                // OR Dn,<ea> polls IPL during the pre-writeback prefetch.
                cpu.write_resolved_ea_np_poll(bus, ea, size, result);
                if cpu.cpu_type == CpuType::M68000 {
                    cpu.alu_dn_ea_cycles(mode, size)
                } else {
                    8
                }
            }
        }
        3 => {
            // DIVU <ea>, Dn: data addressing only.
            if ea_mode == 1 || (ea_mode == 7 && ea_reg > 4) {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            cpu.exec_divu(bus, mode, reg)
        }
        7 => {
            // DIVS <ea>, Dn: data addressing only.
            if ea_mode == 1 || (ea_mode == 7 && ea_reg > 4) {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            cpu.exec_divs(bus, mode, reg)
        }
        _ => illegal_instruction(cpu, bus),
    }
}

fn dispatch_group_9<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16) -> i32 {
    let reg = ((opcode >> 9) & 7) as usize;
    let ea_mode = ((opcode >> 3) & 7) as u8;
    let ea_reg = (opcode & 7) as u8;
    let op_mode = (opcode >> 6) & 7;

    match op_mode {
        0..=2 => {
            // SUB <ea>, Dn: An source is word/long only.
            let size = decode_size_012(op_mode);
            if (ea_mode == 1 && size == Size::Byte) || (ea_mode == 7 && ea_reg > 4) {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let src = cpu.read_ea(bus, mode, size);
            let dst = cpu.d(reg) & size.mask(); // Mask to operation size
            let (result, _) = cpu.exec_sub(bus, size, src, dst);
            cpu.set_d(reg, (cpu.d(reg) & !size.mask()) | result);
            if cpu.cpu_type == CpuType::M68000 {
                if !finish_m68000_alu_ea_dn_long_tail(cpu, bus, mode, size) {
                    return 50;
                }
                cpu.alu_ea_dn_cycles(mode, size)
            } else {
                4
            }
        }
        3 | 7 => {
            // SUBA (every addressing mode; only the undefined mode-7
            // registers are illegal)
            if ea_mode == 7 && ea_reg > 4 {
                return illegal_instruction(cpu, bus);
            }
            let size = if op_mode == 3 { Size::Word } else { Size::Long };
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let src = cpu.read_ea(bus, mode, size);
            let legacy = cpu.exec_suba(bus, size, src, reg);
            if cpu.cpu_type == CpuType::M68000 {
                if !finish_m68000_adda_suba_tail(cpu, bus, mode, size) {
                    return 50;
                }
                cpu.adda_suba_cycles(mode, size)
            } else {
                legacy
            }
        }
        4..=6 => {
            // SUB Dn, <ea> or SUBX
            let size = decode_size_012(op_mode - 4);
            if ea_mode == 0 {
                // SUBX Dm, Dn
                let src = cpu.d(ea_reg as usize) & size.mask();
                let dst = cpu.d(reg) & size.mask();
                let result = cpu.exec_subx(size, src, dst);
                if cpu.cpu_type == CpuType::M68000
                    && !finish_m68000_addx_subx_register_tail(cpu, bus, size)
                {
                    return 50;
                }
                cpu.set_d(reg, (cpu.d(reg) & !size.mask()) | result);
                if cpu.cpu_type == CpuType::M68000 && size == Size::Long {
                    8
                } else {
                    4
                }
            } else if ea_mode == 1 {
                // SUBX -(Am), -(An) - predecrement
                // Use proper predecrement semantics (A7 byte alignment) by resolving as -(An).
                let src_ea = cpu.resolve_ea(bus, AddressingMode::PreDecrement(ea_reg), size);
                let dst_ea = cpu.resolve_ea(bus, AddressingMode::PreDecrement(reg as u8), size);

                // The memory-to-memory form's leading internal period is 2
                // clocks total (the two predecrements overlap in microcode);
                // override the per-EA predecrement charges from resolve_ea.
                cpu.pending_sync_clocks = 0;
                cpu.internal_cycles(2);

                // 68000 long memory-to-memory form: predecrement reads go low
                // word first, and the writeback interleaves the final
                // prefetch between the low and high result writes.
                let long_mm_68000 = cpu.cpu_type == CpuType::M68000 && size == Size::Long;

                let src = if long_mm_68000 && let EaResult::Memory(sa) = src_ea {
                    cpu.read_long_predec_68000(bus, sa)
                } else {
                    cpu.read_resolved_ea(bus, src_ea, size)
                };
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
                let dst = if long_mm_68000 && let EaResult::Memory(da) = dst_ea {
                    cpu.read_long_predec_68000(bus, da)
                } else {
                    cpu.read_resolved_ea(bus, dst_ea, size)
                };
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
                // ADDX/SUBX -(Ay),-(Ax) byte/word poll IPL at the start of
                // the destination read (the microcode poll sits between the
                // two operand reads); the long form polls at the low-word
                // writeback inside the interleaved write helper.
                if size != Size::Long {
                    cpu.ipl_poll_point(bus);
                }

                // If the store faults (misaligned word/long), the instruction should not update
                // flags; pre-check alignment to avoid mutating flags before the fault.
                if cpu.cpu_type == CpuType::M68000
                    && size != Size::Byte
                    && let EaResult::Memory(addr) = dst_ea
                    && (addr & 1) != 0
                {
                    cpu.trigger_address_error(bus, addr, true, false);
                    return 50;
                }

                let result = cpu.exec_subx(size, src, dst);
                if long_mm_68000 && let EaResult::Memory(da) = dst_ea {
                    cpu.write_long_mm_interleaved_68000(bus, da, result);
                } else {
                    cpu.write_resolved_ea(bus, dst_ea, size, result);
                }
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
                if cpu.cpu_type == CpuType::M68000 && size == Size::Long {
                    30
                } else {
                    18
                }
            } else {
                // SUB Dn, <ea>: memory data alterable destinations only.
                if !ea_data_alterable(ea_mode, ea_reg) {
                    return illegal_instruction(cpu, bus);
                }
                let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                let src = cpu.d(reg) & size.mask(); // Mask to operation size
                let ea = cpu.resolve_ea(bus, mode, size);
                let dst = cpu.read_resolved_ea(bus, ea, size);
                let (result, _) = cpu.exec_sub(bus, size, src, dst);
                // SUB Dn,<ea> polls IPL during the pre-writeback prefetch.
                cpu.write_resolved_ea_np_poll(bus, ea, size, result);
                if cpu.cpu_type == CpuType::M68000 {
                    cpu.alu_dn_ea_cycles(mode, size)
                } else {
                    8
                }
            }
        }
        _ => illegal_instruction(cpu, bus),
    }
}

fn dispatch_group_b<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16) -> i32 {
    let reg = ((opcode >> 9) & 7) as usize;
    let ea_mode = ((opcode >> 3) & 7) as u8;
    let ea_reg = (opcode & 7) as u8;
    let op_mode = (opcode >> 6) & 7;

    match op_mode {
        0..=2 => {
            // CMP <ea>, Dn: An source is word/long only.
            let size = decode_size_012(op_mode);
            if (ea_mode == 1 && size == Size::Byte) || (ea_mode == 7 && ea_reg > 4) {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let src = cpu.read_ea(bus, mode, size);
            if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                return 50;
            }
            let legacy = cpu.exec_cmp(size, src, cpu.d(reg));
            if cpu.cpu_type == CpuType::M68000 {
                if size == Size::Long {
                    cpu.top_up_prefetch(bus);
                    cpu.ipl_poll_point(bus);
                    if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                        return 50;
                    }
                    cpu.internal_cycles(2);
                    cpu.flush_sync(bus);
                }
                cpu.cmp_ea_dn_cycles(mode, size)
            } else {
                legacy
            }
        }
        3 | 7 => {
            // CMPA (every addressing mode; only the undefined mode-7
            // registers are illegal)
            if ea_mode == 7 && ea_reg > 4 {
                return illegal_instruction(cpu, bus);
            }
            let size = if op_mode == 3 { Size::Word } else { Size::Long };
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let src = cpu.read_ea(bus, mode, size);
            if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                return 50;
            }
            let legacy = cpu.exec_cmpa(size, src, reg);
            if cpu.cpu_type == CpuType::M68000 {
                if !finish_m68000_tail_after_final_prefetch(cpu, bus, 2) {
                    return 50;
                }
                cpu.cmpa_cycles(mode, size)
            } else {
                legacy
            }
        }
        4..=6 => {
            // EOR or CMPM
            let size = decode_size_012(op_mode - 4);
            if ea_mode == 1 {
                // CMPM (An)+, (Am)+
                // Must read + postincrement in-order (Ay then Ax) so that overlapping regs
                // behave correctly, and so A7 byte inc uses the special +2 rule.
                let src_ea = cpu.resolve_ea(bus, AddressingMode::PostIncrement(ea_reg), size);
                let src_val = cpu.read_resolved_ea(bus, src_ea, size);
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
                let dst_ea = cpu.resolve_ea(bus, AddressingMode::PostIncrement(reg as u8), size);
                let dst_val = cpu.read_resolved_ea(bus, dst_ea, size);
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
                // The 68000 polls IPL at the start of the destination read
                // (the microcode poll sits between the two operand reads);
                // the 68010 polls after both reads, at the final prefetch
                // (the default last-access sample).
                if cpu.cpu_type == CpuType::M68000 {
                    cpu.ipl_poll_point(bus);
                }
                let legacy = cpu.exec_cmp(size, src_val, dst_val);
                if cpu.cpu_type == CpuType::M68000 {
                    // CMPM (An)+,(Am)+: 12 byte/word, 20 long.
                    if size == Size::Long { 20 } else { 12 }
                } else {
                    legacy
                }
            } else {
                // EOR Dn, <ea>: data alterable destinations only.
                if !ea_data_alterable(ea_mode, ea_reg) {
                    return illegal_instruction(cpu, bus);
                }
                let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                if cpu.cpu_type == CpuType::M68000
                    && let AddressingMode::DataDirect(dst_reg) = mode
                {
                    let dst_reg = dst_reg as usize;
                    let result = (cpu.d(reg) ^ (cpu.d(dst_reg) & size.mask())) & size.mask();
                    cpu.set_logic_flags(result, size);
                    let internal_clocks = if size == Size::Long { 4 } else { 0 };
                    if !finish_m68000_tail_after_final_prefetch(cpu, bus, internal_clocks) {
                        return 50;
                    }
                    match size {
                        Size::Byte => {
                            cpu.dar[dst_reg] = (cpu.dar[dst_reg] & 0xffff_ff00) | (result & 0xff);
                        }
                        Size::Word => {
                            cpu.dar[dst_reg] = (cpu.dar[dst_reg] & 0xffff_0000) | (result & 0xffff);
                        }
                        Size::Long => cpu.dar[dst_reg] = result,
                    }
                    cpu.eor_cycles(mode, size)
                } else {
                    let ea = cpu.resolve_ea(bus, mode, size);
                    let dst = cpu.read_resolved_ea(bus, ea, size);
                    if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                        return 50;
                    }
                    let result = (cpu.d(reg) ^ dst) & size.mask();
                    // EOR Dn,<ea> polls IPL during the pre-writeback prefetch.
                    cpu.write_resolved_ea_np_poll(bus, ea, size, result);
                    if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                        return 50;
                    }
                    cpu.set_logic_flags(result, size);
                    if cpu.cpu_type == CpuType::M68000 {
                        cpu.eor_cycles(mode, size)
                    } else {
                        8
                    }
                }
            }
        }
        _ => illegal_instruction(cpu, bus),
    }
}

fn dispatch_group_c<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16) -> i32 {
    let reg = ((opcode >> 9) & 7) as usize;
    let ea_mode = ((opcode >> 3) & 7) as u8;
    let ea_reg = (opcode & 7) as u8;
    let op_mode = (opcode >> 6) & 7;

    match op_mode {
        0..=2 => {
            // AND <ea>, Dn: data addressing only (An is illegal).
            if ea_mode == 1 || (ea_mode == 7 && ea_reg > 4) {
                return illegal_instruction(cpu, bus);
            }
            let size = decode_size_012(op_mode);
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let src = cpu.read_ea(bus, mode, size);
            let (result, _) = cpu.exec_and(bus, size, src, cpu.d(reg));
            cpu.set_d(reg, (cpu.d(reg) & !size.mask()) | result);
            if cpu.cpu_type == CpuType::M68000 {
                if !finish_m68000_alu_ea_dn_long_tail(cpu, bus, mode, size) {
                    return 50;
                }
                cpu.alu_ea_dn_cycles(mode, size)
            } else {
                4
            }
        }
        4..=6 => {
            // Check for ABCD first (pattern: 1100 xxx1 0000 0yyy for Dn or 1100 xxx1 0000 1yyy for -(An))
            if op_mode == 4 && (ea_mode == 0 || ea_mode == 1) {
                // ABCD
                if ea_mode == 0 {
                    // ABCD Dy, Dx (register to register)
                    cpu.exec_abcd_rr(bus, ea_reg as usize, reg)
                } else {
                    // ABCD -(Ay), -(Ax) (memory to memory)
                    cpu.exec_abcd_mm(bus, ea_reg as usize, reg)
                }
            } else {
                // Check for EXG: mode field (bits 3-7) encodes the exchange type
                let mode_field = (opcode >> 3) & 0x1F;
                if mode_field == 0x08 || mode_field == 0x09 || mode_field == 0x11 {
                    // EXG: 0x08=Dx/Dy, 0x09=Ax/Ay, 0x11=Dx/Ay
                    cpu.exec_exg(bus, opcode)
                } else {
                    // AND Dn, <ea>: memory data alterable destinations only.
                    if ea_mode < 2 || !ea_data_alterable(ea_mode, ea_reg) {
                        return illegal_instruction(cpu, bus);
                    }
                    let size = decode_size_012(op_mode - 4);
                    let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                    let ea = cpu.resolve_ea(bus, mode, size);
                    let dst = cpu.read_resolved_ea(bus, ea, size);
                    let (result, _) = cpu.exec_and(bus, size, cpu.d(reg), dst);
                    // AND Dn,<ea> polls IPL during the pre-writeback prefetch.
                    cpu.write_resolved_ea_np_poll(bus, ea, size, result);
                    if cpu.cpu_type == CpuType::M68000 {
                        cpu.alu_dn_ea_cycles(mode, size)
                    } else {
                        8
                    }
                }
            }
        }
        3 => {
            // MULU <ea>, Dn: data addressing only.
            if ea_mode == 1 || (ea_mode == 7 && ea_reg > 4) {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            cpu.exec_mulu(bus, mode, reg)
        }
        7 => {
            // MULS <ea>, Dn: data addressing only.
            if ea_mode == 1 || (ea_mode == 7 && ea_reg > 4) {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            cpu.exec_muls(bus, mode, reg)
        }
        _ => illegal_instruction(cpu, bus),
    }
}

fn dispatch_group_d<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16) -> i32 {
    let reg = ((opcode >> 9) & 7) as usize;
    let ea_mode = ((opcode >> 3) & 7) as u8;
    let ea_reg = (opcode & 7) as u8;
    let op_mode = (opcode >> 6) & 7;

    match op_mode {
        0..=2 => {
            // ADD <ea>, Dn: An source is word/long only.
            let size = decode_size_012(op_mode);
            if (ea_mode == 1 && size == Size::Byte) || (ea_mode == 7 && ea_reg > 4) {
                return illegal_instruction(cpu, bus);
            }
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let src = cpu.read_ea(bus, mode, size);
            let dst = cpu.d(reg) & size.mask(); // Mask to operation size
            let (result, _) = cpu.exec_add(bus, size, src, dst);
            cpu.set_d(reg, (cpu.d(reg) & !size.mask()) | result);
            if cpu.cpu_type == CpuType::M68000 {
                if !finish_m68000_alu_ea_dn_long_tail(cpu, bus, mode, size) {
                    return 50;
                }
                cpu.alu_ea_dn_cycles(mode, size)
            } else {
                4
            }
        }
        3 | 7 => {
            // ADDA (every addressing mode; only the undefined mode-7
            // registers are illegal)
            if ea_mode == 7 && ea_reg > 4 {
                return illegal_instruction(cpu, bus);
            }
            let size = if op_mode == 3 { Size::Word } else { Size::Long };
            let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
            let src = cpu.read_ea(bus, mode, size);
            let legacy = cpu.exec_adda(bus, size, src, reg);
            if cpu.cpu_type == CpuType::M68000 {
                if !finish_m68000_adda_suba_tail(cpu, bus, mode, size) {
                    return 50;
                }
                cpu.adda_suba_cycles(mode, size)
            } else {
                legacy
            }
        }
        4..=6 => {
            // ADD Dn, <ea> or ADDX
            let size = decode_size_012(op_mode - 4);
            if ea_mode == 0 {
                // ADDX Dm, Dn
                let src = cpu.d(ea_reg as usize) & size.mask();
                let dst = cpu.d(reg) & size.mask();
                let result = cpu.exec_addx(size, src, dst);
                if cpu.cpu_type == CpuType::M68000
                    && !finish_m68000_addx_subx_register_tail(cpu, bus, size)
                {
                    return 50;
                }
                cpu.set_d(reg, (cpu.d(reg) & !size.mask()) | result);
                if cpu.cpu_type == CpuType::M68000 && size == Size::Long {
                    8
                } else {
                    4
                }
            } else if ea_mode == 1 {
                // ADDX -(Am), -(An)
                // Use proper predecrement semantics (A7 byte alignment) by resolving as -(An).
                let src_ea = cpu.resolve_ea(bus, AddressingMode::PreDecrement(ea_reg), size);
                let dst_ea = cpu.resolve_ea(bus, AddressingMode::PreDecrement(reg as u8), size);

                // The memory-to-memory form's leading internal period is 2
                // clocks total (the two predecrements overlap in microcode);
                // override the per-EA predecrement charges from resolve_ea.
                cpu.pending_sync_clocks = 0;
                cpu.internal_cycles(2);

                // 68000 long memory-to-memory form: predecrement reads go low
                // word first, and the writeback interleaves the final
                // prefetch between the low and high result writes.
                let long_mm_68000 = cpu.cpu_type == CpuType::M68000 && size == Size::Long;

                let src = if long_mm_68000 && let EaResult::Memory(sa) = src_ea {
                    cpu.read_long_predec_68000(bus, sa)
                } else {
                    cpu.read_resolved_ea(bus, src_ea, size)
                };
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
                let dst = if long_mm_68000 && let EaResult::Memory(da) = dst_ea {
                    cpu.read_long_predec_68000(bus, da)
                } else {
                    cpu.read_resolved_ea(bus, dst_ea, size)
                };
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
                // ADDX/SUBX -(Ay),-(Ax) byte/word poll IPL at the start of
                // the destination read (the microcode poll sits between the
                // two operand reads); the long form polls at the low-word
                // writeback inside the interleaved write helper.
                if size != Size::Long {
                    cpu.ipl_poll_point(bus);
                }

                // If the store faults (misaligned word/long), the instruction should not update
                // flags; pre-check alignment to avoid mutating flags before the fault.
                if cpu.cpu_type == CpuType::M68000
                    && size != Size::Byte
                    && let EaResult::Memory(addr) = dst_ea
                    && (addr & 1) != 0
                {
                    cpu.trigger_address_error(bus, addr, true, false);
                    return 50;
                }

                let result = cpu.exec_addx(size, src, dst);
                if long_mm_68000 && let EaResult::Memory(da) = dst_ea {
                    cpu.write_long_mm_interleaved_68000(bus, da, result);
                } else {
                    cpu.write_resolved_ea(bus, dst_ea, size, result);
                }
                if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
                    return 50;
                }
                if cpu.cpu_type == CpuType::M68000 && size == Size::Long {
                    30
                } else {
                    18
                }
            } else {
                // ADD Dn, <ea>: memory data alterable destinations only.
                if !ea_data_alterable(ea_mode, ea_reg) {
                    return illegal_instruction(cpu, bus);
                }
                let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
                let src = cpu.d(reg) & size.mask(); // Mask to operation size
                let ea = cpu.resolve_ea(bus, mode, size);
                let dst = cpu.read_resolved_ea(bus, ea, size);
                let (result, _) = cpu.exec_add(bus, size, src, dst);
                // ADD Dn,<ea> polls IPL during the pre-writeback prefetch.
                cpu.write_resolved_ea_np_poll(bus, ea, size, result);
                if cpu.cpu_type == CpuType::M68000 {
                    cpu.alu_dn_ea_cycles(mode, size)
                } else {
                    8
                }
            }
        }
        _ => illegal_instruction(cpu, bus),
    }
}

// ============================================================================
// Group E: Shift/Rotate
// ============================================================================

fn dispatch_group_e<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, opcode: u16) -> i32 {
    let ea_mode = ((opcode >> 3) & 7) as u8;
    let ea_reg = (opcode & 7) as u8;

    // 68020+ bitfield instructions live in group E with bits 7..6 == 11 and op selector 0x8..0xF.
    // Example: BFCHG (0xEAF9), BFTST (0xE8F9), BFINS (0xEFF9), etc.
    if (opcode & 0x00C0) == 0x00C0 && ((opcode >> 8) & 0xF) >= 0x8 {
        if cpu.is_pre_68020 {
            return illegal_instruction(cpu, bus);
        }
        // Bitfield EAs are Dn or a control mode; the modifying ops
        // (BFCHG/BFCLR/BFSET/BFINS) additionally exclude PC-relative.
        let sel = (opcode >> 8) & 0xF;
        let is_store = matches!(sel, 0xA | 0xC | 0xE | 0xF);
        let ea_ok = ea_mode == 0
            || matches!(ea_mode, 2 | 5 | 6)
            || (ea_mode == 7 && (ea_reg <= 1 || (!is_store && ea_reg <= 3)));
        if !ea_ok {
            return illegal_instruction(cpu, bus);
        }
        return cpu.exec_bitfield(bus, opcode);
    }

    if (opcode >> 6) & 3 == 3 {
        // Memory shift/rotate (always word size, one bit): memory data
        // alterable EAs only -- the register forms use the other size
        // encodings.
        if ea_mode < 2 || !ea_data_alterable(ea_mode, ea_reg) {
            return illegal_instruction(cpu, bus);
        }
        let mode = AddressingMode::decode(ea_mode, ea_reg).unwrap();
        // Resolve EA once: postinc/predec have side effects and must not be applied twice.
        let ea = cpu.resolve_ea(bus, mode, Size::Word);
        let value = cpu.read_resolved_ea(bus, ea, Size::Word);
        if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
            // Address/bus error while fetching the operand: exception has been taken.
            return 50;
        }
        let op = (opcode >> 9) & 7;
        let direction = (opcode >> 8) & 1;

        let (result, cycles) = match (op, direction) {
            (0, 0) => cpu.exec_asr(Size::Word, 1, value),
            (0, 1) => cpu.exec_asl(Size::Word, 1, value),
            (1, 0) => cpu.exec_lsr(Size::Word, 1, value),
            (1, 1) => cpu.exec_lsl(Size::Word, 1, value),
            (2, 0) => cpu.exec_roxr(Size::Word, 1, value),
            (2, 1) => cpu.exec_roxl(Size::Word, 1, value),
            (3, 0) => cpu.exec_ror(Size::Word, 1, value),
            (3, 1) => cpu.exec_rol(Size::Word, 1, value),
            _ => return illegal_instruction(cpu, bus),
        };
        // Memory shifts poll IPL during the pre-writeback prefetch.
        cpu.write_resolved_ea_np_poll(bus, ea, Size::Word, result);
        // MC68000 memory shift/rotate (always 1 bit, word): 8 + EA.
        if cpu.cpu_type == CpuType::M68000 {
            8 + cpu.ea_source_cycles(mode, Size::Word)
        } else {
            cycles + 4
        }
    } else {
        // Register shift/rotate
        let size = decode_size_00((opcode >> 6) & 3);
        let count_or_reg = ((opcode >> 9) & 7) as usize;
        let shift = if opcode & 0x20 != 0 {
            cpu.d(count_or_reg) & 63
        } else {
            let c = count_or_reg as u32;
            if c == 0 { 8 } else { c }
        };
        let reg = ea_reg as usize;
        let value = cpu.d(reg) & size.mask();
        let direction = (opcode >> 8) & 1;
        let op = (opcode >> 3) & 3;

        let (result, cycles) = match (op, direction) {
            (0, 0) => cpu.exec_asr(size, shift, value),
            (0, 1) => cpu.exec_asl(size, shift, value),
            (1, 0) => cpu.exec_lsr(size, shift, value),
            (1, 1) => cpu.exec_lsl(size, shift, value),
            (2, 0) => cpu.exec_roxr(size, shift, value),
            (2, 1) => cpu.exec_roxl(size, shift, value),
            (3, 0) => cpu.exec_ror(size, shift, value),
            (3, 1) => cpu.exec_rol(size, shift, value),
            _ => return illegal_instruction(cpu, bus),
        };
        cpu.set_d(reg, (cpu.d(reg) & !size.mask()) | result);
        cycles
    }
}

// ============================================================================
// Helpers
// ============================================================================

fn decode_size_00(bits: u16) -> Size {
    match bits {
        0 => Size::Byte,
        1 => Size::Word,
        2 => Size::Long,
        _ => Size::Byte,
    }
}

fn decode_size_012(bits: u16) -> Size {
    match bits {
        0 => Size::Byte,
        1 => Size::Word,
        2 => Size::Long,
        _ => Size::Long,
    }
}

fn read_immediate<B: AddressBus>(cpu: &mut CpuCore, bus: &mut B, size: Size) -> u32 {
    match size {
        Size::Byte => cpu.read_imm_16(bus) as u32 & 0xFF,
        Size::Word => cpu.read_imm_16(bus) as u32,
        Size::Long => cpu.read_imm_32(bus),
    }
}

fn finish_m68000_alu_ea_dn_long_tail<B: AddressBus>(
    cpu: &mut CpuCore,
    bus: &mut B,
    mode: AddressingMode,
    size: Size,
) -> bool {
    if cpu.cpu_type != CpuType::M68000 || size != Size::Long {
        return true;
    }

    let clocks = if CpuCore::ea_is_memory(mode) { 2 } else { 4 };
    finish_m68000_tail_after_final_prefetch(cpu, bus, clocks)
}

fn finish_m68000_adda_suba_tail<B: AddressBus>(
    cpu: &mut CpuCore,
    bus: &mut B,
    mode: AddressingMode,
    size: Size,
) -> bool {
    let extra = size == Size::Word || !CpuCore::ea_is_memory(mode);
    finish_m68000_tail_after_final_prefetch(cpu, bus, if extra { 4 } else { 2 })
}

fn finish_m68000_tail_after_final_prefetch<B: AddressBus>(
    cpu: &mut CpuCore,
    bus: &mut B,
    internal_clocks: u32,
) -> bool {
    cpu.top_up_prefetch(bus);
    cpu.ipl_poll_point(bus);
    if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
        return false;
    }

    cpu.internal_cycles(internal_clocks);
    cpu.flush_sync(bus);
    true
}

fn finish_m68000_addx_subx_register_tail<B: AddressBus>(
    cpu: &mut CpuCore,
    bus: &mut B,
    size: Size,
) -> bool {
    cpu.top_up_prefetch(bus);
    cpu.ipl_poll_point(bus);
    if cpu.run_mode == RUN_MODE_BERR_AERR_RESET {
        return false;
    }

    if size == Size::Long {
        cpu.internal_cycles(4);
        cpu.flush_sync(bus);
    }
    true
}

/// Return sentinel for illegal instruction interception.
/// This function is called for undefined opcodes that don't match any pattern.
fn illegal_instruction<B: AddressBus>(_cpu: &mut CpuCore, _bus: &mut B) -> i32 {
    ILLEGAL_SENTINEL
}

/// Return sentinel value for A-line trap interception.
/// The caller (dispatch_instruction) converts this to StepResult::AlineTrap.
fn exception_1010(_cpu: &mut CpuCore, _opcode: u16) -> i32 {
    // Return sentinel to signal A-line interception
    super::decode::ALINE_TRAP_SENTINEL
}

/// Return sentinel value for F-line trap interception.
/// The caller (dispatch_instruction) converts this to StepResult::FlineTrap.
fn exception_1111(_cpu: &mut CpuCore, _opcode: u16) -> i32 {
    // Return sentinel to signal F-line interception
    super::decode::FLINE_TRAP_SENTINEL
}

#[cfg(test)]
mod tests {
    use super::*;
    use std::collections::VecDeque;

    #[derive(Debug, PartialEq, Eq)]
    enum Event {
        ReadWord(u32),
        WriteWord(u32, u16),
        Sync(u32),
        IplHold,
    }

    #[derive(Default)]
    struct TraceBus {
        events: Vec<Event>,
        read_words: VecDeque<u16>,
    }

    impl TraceBus {
        fn with_read_words(words: impl IntoIterator<Item = u16>) -> Self {
            Self {
                events: Vec::new(),
                read_words: words.into_iter().collect(),
            }
        }
    }

    impl AddressBus for TraceBus {
        fn read_byte(&mut self, _address: u32) -> u8 {
            0
        }

        fn read_word(&mut self, address: u32) -> u16 {
            self.events.push(Event::ReadWord(address));
            self.read_words.pop_front().unwrap_or(0x4e71)
        }

        fn read_long(&mut self, _address: u32) -> u32 {
            0
        }

        fn write_byte(&mut self, _address: u32, _value: u8) {}

        fn write_word(&mut self, address: u32, value: u16) {
            self.events.push(Event::WriteWord(address, value));
        }

        fn write_long(&mut self, address: u32, value: u32) {
            self.write_word(address, (value >> 16) as u16);
            self.write_word(address.wrapping_add(2), value as u16);
        }

        fn sync(&mut self, cpu_clocks: u32) {
            self.events.push(Event::Sync(cpu_clocks));
        }

        fn ipl_hold_sample(&mut self) {
            self.events.push(Event::IplHold);
        }
    }

    fn m68000_cpu_with_one_prefetch_word() -> CpuCore {
        let mut cpu = CpuCore::new();
        cpu.set_cpu_type(CpuType::M68000);
        cpu.pc = 0x2000;
        cpu.prefetch_queue = [0x4e71, 0];
        cpu.prefetch_count = 1;
        cpu
    }

    fn m68010_cpu_with_one_prefetch_word() -> CpuCore {
        let mut cpu = CpuCore::new();
        cpu.set_cpu_type(CpuType::M68010);
        cpu.pc = 0x2000;
        cpu.prefetch_queue = [0x4e71, 0];
        cpu.prefetch_count = 1;
        cpu
    }

    #[test]
    fn m68000_bcc_ff_displacement_is_short_minus_one() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.not_z_flag = 0;

        let cycles = dispatch_group_6(&mut cpu, &mut bus, 0x66ff);

        assert_eq!(cycles, 8);
        assert_eq!(cpu.pc, 0x2000);
        assert_eq!(cpu.prefetch_count, 1);
        assert_eq!(bus.events, Vec::<Event>::new());

        cpu.top_up_prefetch(&mut bus);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(bus.events, vec![Event::Sync(4), Event::ReadWord(0x2002)]);
    }

    #[test]
    fn m68000_scc_true_data_register_prefetches_before_internal_sync() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0x1234_5600;

        // ST D0
        let cycles = dispatch_group_5(&mut cpu, &mut bus, 0x50c0);

        assert_eq!(cycles, 6);
        assert_eq!(cpu.dar[0], 0x1234_56ff);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(2)]
        );
    }

    #[test]
    fn m68000_dbcc_expired_discards_fallthrough_word_before_refill() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.prefetch_queue[0] = 0xfffc;
        cpu.dar[0] = 0;

        // DBF D0,-4 with an expired counter.
        let cycles = dispatch_group_5(&mut cpu, &mut bus, 0x51c8);

        assert_eq!(cycles, 14);
        assert_eq!(cpu.pc, 0x2002);
        assert_eq!(cpu.dar[0] & 0xffff, 0xffff);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(
            bus.events,
            vec![
                Event::Sync(2),
                Event::ReadWord(0x2002),
                Event::ReadWord(0x2002),
                Event::ReadWord(0x2004),
            ]
        );
    }

    #[test]
    fn m68000_jsr_pushes_return_address_before_target_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[8] = 0x4000;
        cpu.dar[15] = 0x3000;

        let cycles = dispatch_group_4(&mut cpu, &mut bus, 0x4e90);

        assert_eq!(cycles, 16);
        assert_eq!(cpu.pc, 0x4000);
        assert_eq!(cpu.dar[15], 0x2ffc);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(
            bus.events,
            vec![
                Event::WriteWord(0x2ffc, 0x0000),
                Event::WriteWord(0x2ffe, 0x2000),
                Event::ReadWord(0x4000),
                Event::ReadWord(0x4002),
            ]
        );
    }

    #[test]
    fn m68000_scc_false_data_register_polls_on_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0x1234_56ff;

        // SF D0
        let cycles = dispatch_group_5(&mut cpu, &mut bus, 0x51c0);

        assert_eq!(cycles, 4);
        assert_eq!(cpu.dar[0], 0x1234_5600);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(bus.events, vec![Event::ReadWord(0x2002), Event::IplHold]);
    }

    #[test]
    fn m68000_addi_long_data_register_prefetches_before_write() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::with_read_words([0x0001, 0x4e71, 0x4e71]);
        cpu.prefetch_queue = [0x0000, 0];
        cpu.dar[0] = 0x0000_0001;

        // ADDI.L #1,D0
        let cycles = dispatch_group_0(&mut cpu, &mut bus, 0x0680);

        assert_eq!(cycles, 16);
        assert_eq!(cpu.d(0), 0x0000_0002);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![
                Event::ReadWord(0x2002),
                Event::ReadWord(0x2004),
                Event::ReadWord(0x2006),
                Event::IplHold,
                Event::Sync(4)
            ]
        );
    }

    #[test]
    fn m68000_cmpi_long_data_register_prefetches_before_compare_sync() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::with_read_words([0x0001, 0x4e71, 0x4e71]);
        cpu.prefetch_queue = [0x0000, 0];
        cpu.dar[0] = 0x0000_0001;

        // CMPI.L #1,D0
        let cycles = dispatch_group_0(&mut cpu, &mut bus, 0x0c80);

        assert_eq!(cycles, 14);
        assert_eq!(cpu.not_z_flag, 0);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![
                Event::ReadWord(0x2002),
                Event::ReadWord(0x2004),
                Event::ReadWord(0x2006),
                Event::IplHold,
                Event::Sync(2)
            ]
        );
    }

    #[test]
    fn m68000_cmp_long_data_register_flushes_tail_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0x0000_0001;
        cpu.dar[1] = 0x0000_0001;

        // CMP.L D1,D0
        let cycles = dispatch_group_b(&mut cpu, &mut bus, 0xb081);

        assert_eq!(cycles, 6);
        assert_eq!(cpu.not_z_flag, 0);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(2)]
        );
    }

    #[test]
    fn m68000_sub_long_data_register_flushes_tail_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0x0000_0003;
        cpu.dar[1] = 0x0000_0001;

        // SUB.L D1,D0
        let cycles = dispatch_group_9(&mut cpu, &mut bus, 0x9081);

        assert_eq!(cycles, 8);
        assert_eq!(cpu.d(0), 0x0000_0002);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(4)]
        );
    }

    #[test]
    fn m68000_subx_long_data_register_flushes_tail_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0x0000_0003;
        cpu.dar[1] = 0x0000_0001;

        // SUBX.L D1,D0
        let cycles = dispatch_group_9(&mut cpu, &mut bus, 0x9181);

        assert_eq!(cycles, 8);
        assert_eq!(cpu.d(0), 0x0000_0002);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(4)]
        );
    }

    #[test]
    fn m68000_and_long_data_register_flushes_tail_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0xff00_ff00;
        cpu.dar[1] = 0x0f0f_0f0f;

        // AND.L D1,D0
        let cycles = dispatch_group_c(&mut cpu, &mut bus, 0xc081);

        assert_eq!(cycles, 8);
        assert_eq!(cpu.d(0), 0x0f00_0f00);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(4)]
        );
    }

    #[test]
    fn m68000_adda_word_register_source_flushes_tail_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[1] = 0x0000_0002;
        cpu.dar[8] = 0x0000_1000;

        // ADDA.W D1,A0
        let cycles = dispatch_group_d(&mut cpu, &mut bus, 0xd0c1);

        assert_eq!(cycles, 8);
        assert_eq!(cpu.a(0), 0x0000_1002);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(4)]
        );
    }

    #[test]
    fn m68000_suba_word_register_source_flushes_tail_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[1] = 0x0000_0002;
        cpu.dar[8] = 0x0000_1000;

        // SUBA.W D1,A0
        let cycles = dispatch_group_9(&mut cpu, &mut bus, 0x90c1);

        assert_eq!(cycles, 8);
        assert_eq!(cpu.a(0), 0x0000_0ffe);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(4)]
        );
    }

    #[test]
    fn adda_suba_word_data_register_source_sign_extends_without_changing_ccr() {
        for cpu_type in [
            CpuType::M68000,
            CpuType::M68010,
            CpuType::M68020,
            CpuType::M68030,
            CpuType::M68040,
        ] {
            for (source, expected_add, expected_sub) in [
                (0x0001_u32, 0x0000_1001_u32, 0x0000_0fff_u32),
                (0x7fff, 0x0000_8fff, 0xffff_9001),
                (0x8000, 0xffff_9000, 0x0000_9000),
                (0xffff, 0x0000_0fff, 0x0000_1001),
            ] {
                let mut add_cpu = CpuCore::new();
                add_cpu.set_cpu_type(cpu_type);
                add_cpu.pc = 0x2000;
                add_cpu.dar[7] = source;
                add_cpu.dar[15] = 0x0000_1000;
                add_cpu.set_ccr(0x1f);
                let add_ccr = add_cpu.get_ccr();
                let mut add_bus = TraceBus::default();

                // ADDA.W D7,A7
                assert_eq!(dispatch_group_d(&mut add_cpu, &mut add_bus, 0xdec7), 8);
                assert_eq!(add_cpu.a(7), expected_add);
                assert_eq!(add_cpu.get_ccr(), add_ccr);

                let mut sub_cpu = CpuCore::new();
                sub_cpu.set_cpu_type(cpu_type);
                sub_cpu.pc = 0x2000;
                sub_cpu.dar[7] = source;
                sub_cpu.dar[15] = 0x0000_1000;
                sub_cpu.set_ccr(0x1f);
                let sub_ccr = sub_cpu.get_ccr();
                let mut sub_bus = TraceBus::default();

                // SUBA.W D7,A7
                assert_eq!(dispatch_group_9(&mut sub_cpu, &mut sub_bus, 0x9ec7), 8);
                assert_eq!(sub_cpu.a(7), expected_sub);
                assert_eq!(sub_cpu.get_ccr(), sub_ccr);
            }
        }
    }

    #[test]
    fn m68000_addx_long_data_register_flushes_tail_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0x0000_0001;
        cpu.dar[1] = 0x0000_0002;

        // ADDX.L D1,D0
        let cycles = dispatch_group_d(&mut cpu, &mut bus, 0xd181);

        assert_eq!(cycles, 8);
        assert_eq!(cpu.d(0), 0x0000_0003);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(4)]
        );
    }

    #[test]
    fn m68000_cmpa_long_flushes_tail_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[1] = 0x0000_1000;
        cpu.dar[8] = 0x0000_1000;

        // CMPA.L D1,A0
        let cycles = dispatch_group_b(&mut cpu, &mut bus, 0xb1c1);

        assert_eq!(cycles, 6);
        assert_eq!(cpu.not_z_flag, 0);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(2)]
        );
    }

    #[test]
    fn m68000_eor_long_data_register_writes_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0xff00_ff00;
        cpu.dar[1] = 0x0f0f_0f0f;

        // EOR.L D1,D0
        let cycles = dispatch_group_b(&mut cpu, &mut bus, 0xb380);

        assert_eq!(cycles, 8);
        assert_eq!(cpu.d(0), 0xf00f_f00f);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(4)]
        );
    }

    #[test]
    fn m68000_move_sr_data_register_writes_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.set_sr(0x270f);
        cpu.dar[0] = 0xaaaa_0000;

        // MOVE SR,D0
        let cycles = dispatch_group_4(&mut cpu, &mut bus, 0x40c0);

        assert_eq!(cycles, 6);
        assert_eq!(cpu.d(0), 0xaaaa_270f);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![Event::ReadWord(0x2002), Event::IplHold, Event::Sync(2)]
        );
    }

    #[test]
    fn m68010_move_sr_data_register_writes_after_final_prefetch() {
        let mut cpu = m68010_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.set_sr(0x270f);
        cpu.dar[0] = 0xaaaa_0000;

        // MOVE SR,D0
        let cycles = dispatch_group_4(&mut cpu, &mut bus, 0x40c0);

        assert_eq!(cycles, 4);
        assert_eq!(cpu.d(0), 0xaaaa_270f);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(bus.events, vec![Event::ReadWord(0x2002), Event::IplHold]);
    }

    #[test]
    fn m68010_move_ccr_data_register_writes_after_final_prefetch() {
        let mut cpu = m68010_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.set_ccr(0x0f);
        cpu.dar[0] = 0xaaaa_0000;

        // MOVE CCR,D0
        let cycles = dispatch_group_4(&mut cpu, &mut bus, 0x42c0);

        assert_eq!(cycles, 4);
        assert_eq!(cpu.d(0), 0xaaaa_000f);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(bus.events, vec![Event::ReadWord(0x2002), Event::IplHold]);
    }

    #[test]
    fn m68000_move_data_register_to_ccr_syncs_before_refill() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0x0000_000f;

        // MOVE D0,CCR
        let cycles = dispatch_group_4(&mut cpu, &mut bus, 0x44c0);

        assert_eq!(cycles, 12);
        assert_eq!(cpu.get_ccr(), 0x0f);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![
                Event::Sync(4),
                Event::ReadWord(0x2000),
                Event::ReadWord(0x2002)
            ]
        );
    }

    #[test]
    fn m68000_move_data_register_to_sr_syncs_before_refill() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[0] = 0x0000_200f;

        // MOVE D0,SR
        let cycles = dispatch_group_4(&mut cpu, &mut bus, 0x46c0);

        assert_eq!(cycles, 12);
        assert_eq!(cpu.get_sr(), 0x200f);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(
            bus.events,
            vec![
                Event::Sync(4),
                Event::ReadWord(0x2000),
                Event::ReadWord(0x2002)
            ]
        );
    }

    #[test]
    fn m68000_move_an_to_usp_updates_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.dar[8] = 0x1234_5678;
        cpu.sp[0] = 0xaaaa_bbbb;

        // MOVE A0,USP
        let cycles = dispatch_group_4(&mut cpu, &mut bus, 0x4e60);

        assert_eq!(cycles, 4);
        assert_eq!(cpu.get_usp(), 0x1234_5678);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(bus.events, vec![Event::ReadWord(0x2002), Event::IplHold]);
    }

    #[test]
    fn m68000_move_usp_to_an_updates_after_final_prefetch() {
        let mut cpu = m68000_cpu_with_one_prefetch_word();
        let mut bus = TraceBus::default();
        cpu.sp[0] = 0x1234_5678;
        cpu.dar[8] = 0xaaaa_bbbb;

        // MOVE USP,A0
        let cycles = dispatch_group_4(&mut cpu, &mut bus, 0x4e68);

        assert_eq!(cycles, 4);
        assert_eq!(cpu.a(0), 0x1234_5678);
        assert_eq!(cpu.prefetch_count, 2);
        assert_eq!(cpu.pending_sync_clocks, 0);
        assert_eq!(bus.events, vec![Event::ReadWord(0x2002), Event::IplHold]);
    }
}
