

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Wed Feb 14 00:39:53 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        hls_matriz
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-csg325-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |               Modules               | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |               & Loops               | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ matrixmul                          |     -|  0.40|       88|  880.000|         -|       89|     -|        no|     -|   -|  137 (~0%)|  1040 (5%)|    -|
    | + matrixmul_Pipeline_Row_a00_sum00  |     -|  1.35|       18|  180.000|         -|       18|     -|        no|     -|   -|   22 (~0%)|  166 (~0%)|    -|
    |  o Row_a00_sum00                    |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|     -|   -|          -|          -|    -|
    | + matrixmul_Pipeline_Row_a01_sum01  |     -|  1.35|       18|  180.000|         -|       18|     -|        no|     -|   -|   22 (~0%)|  170 (~0%)|    -|
    |  o Row_a01_sum01                    |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|     -|   -|          -|          -|    -|
    | + matrixmul_Pipeline_Row_a10_sum10  |     -|  1.35|       18|  180.000|         -|       18|     -|        no|     -|   -|   22 (~0%)|  184 (~0%)|    -|
    |  o Row_a10_sum10                    |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|     -|   -|          -|          -|    -|
    | + matrixmul_Pipeline_Row_a11_sum11  |     -|  1.35|       18|  180.000|         -|       18|     -|        no|     -|   -|   22 (~0%)|  188 (~0%)|    -|
    |  o Row_a11_sum11                    |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|     -|   -|          -|          -|    -|
    | + matrixmul_Pipeline_Row_r_Col_r    |     -|  0.40|        7|   70.000|         -|        7|     -|        no|     -|   -|   34 (~0%)|   245 (1%)|    -|
    |  o Row_r_Col_r                      |     -|  7.30|        5|   50.000|         3|        1|     4|       yes|     -|   -|          -|          -|    -|
    +-------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| a_address0 | out       | 6        |
| a_q0       | in        | 8        |
| b_address0 | out       | 2        |
| b_q0       | in        | 8        |
| r_address0 | out       | 2        |
| r_d0       | out       | 8        |
+------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| a        | in        | signed char* |
| b        | in        | signed char* |
| r        | out       | signed char* |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| r        | r_address0   | port    | offset   |
| r        | r_ce0        | port    |          |
| r        | r_we0        | port    |          |
| r        | r_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+------------+-----+--------+---------+
| + matrixmul                         | 0   |        |            |     |        |         |
|  + matrixmul_Pipeline_Row_a00_sum00 | 0   |        |            |     |        |         |
|    add_ln57_1_fu_115_p2             | -   |        | add_ln57_1 | add | fabric | 0       |
|    add_ln57_fu_127_p2               | -   |        | add_ln57   | add | fabric | 0       |
|    add_ln59_fu_192_p2               | -   |        | add_ln59   | add | fabric | 0       |
|    add_ln58_fu_168_p2               | -   |        | add_ln58   | add | fabric | 0       |
|  + matrixmul_Pipeline_Row_a01_sum01 | 0   |        |            |     |        |         |
|    add_ln63_1_fu_115_p2             | -   |        | add_ln63_1 | add | fabric | 0       |
|    add_ln63_fu_127_p2               | -   |        | add_ln63   | add | fabric | 0       |
|    add_ln65_fu_198_p2               | -   |        | add_ln65   | add | fabric | 0       |
|    add_ln64_fu_174_p2               | -   |        | add_ln64   | add | fabric | 0       |
|  + matrixmul_Pipeline_Row_a10_sum10 | 0   |        |            |     |        |         |
|    add_ln69_1_fu_117_p2             | -   |        | add_ln69_1 | add | fabric | 0       |
|    add_ln69_fu_129_p2               | -   |        | add_ln69   | add | fabric | 0       |
|    p_mid1_fu_149_p2                 | -   |        | p_mid1     | add | fabric | 0       |
|    add_ln71_fu_214_p2               | -   |        | add_ln71   | add | fabric | 0       |
|    add_ln70_fu_190_p2               | -   |        | add_ln70   | add | fabric | 0       |
|  + matrixmul_Pipeline_Row_a11_sum11 | 0   |        |            |     |        |         |
|    add_ln75_1_fu_117_p2             | -   |        | add_ln75_1 | add | fabric | 0       |
|    add_ln75_fu_129_p2               | -   |        | add_ln75   | add | fabric | 0       |
|    p_mid125_fu_149_p2               | -   |        | p_mid125   | add | fabric | 0       |
|    add_ln77_fu_220_p2               | -   |        | add_ln77   | add | fabric | 0       |
|    add_ln76_fu_196_p2               | -   |        | add_ln76   | add | fabric | 0       |
|  + matrixmul_Pipeline_Row_r_Col_r   | 0   |        |            |     |        |         |
|    add_ln81_1_fu_156_p2             | -   |        | add_ln81_1 | add | fabric | 0       |
|    add_ln81_fu_168_p2               | -   |        | add_ln81   | add | fabric | 0       |
|    add_ln83_fu_206_p2               | -   |        | add_ln83   | add | fabric | 0       |
|    sub_ln83_fu_257_p2               | -   |        | sub_ln83   | sub | fabric | 0       |
|    sub_ln83_1_fu_307_p2             | -   |        | sub_ln83_1 | sub | fabric | 0       |
|    mul_8s_6s_8_1_1_U9               | -   |        | mul_ln83   | mul | auto   | 0       |
|    add_ln82_fu_283_p2               | -   |        | add_ln82   | add | fabric | 0       |
+-------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

