$date
	Thu Jun 15 20:51:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2to1_tb $end
$var wire 8 ! out [7:0] $end
$var parameter 32 " size $end
$var reg 1 # S0 $end
$var reg 8 $ i0 [7:0] $end
$var reg 8 % i1 [7:0] $end
$scope module inst1 $end
$var wire 1 # S0 $end
$var wire 8 & i0 [7:0] $end
$var wire 8 ' i1 [7:0] $end
$var wire 8 ( out [7:0] $end
$var parameter 32 ) size $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 )
b1000 "
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
0#
b0 !
$end
#10
b11110000 !
b11110000 (
b11110000 $
b11110000 &
#20
b11110001 !
b11110001 (
b11110001 %
b11110001 '
b0 $
b0 &
1#
#30
