Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 15:10:30 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   223 |
|    Minimum number of control sets                        |   223 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   223 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   206 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             153 |           29 |
| Yes          | No                    | No                     |            6498 |         1435 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------+-------------------+------------------+----------------+
| Clock Signal |           Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+----------------------------------+-------------------+------------------+----------------+
|  clk         | fsm1/done_reg                    |                   |                1 |              1 |
|  clk         | fsm4/fsm4_write_en               |                   |                1 |              2 |
|  clk         | fsm6/fsm6_write_en               |                   |                1 |              2 |
|  clk         | fsm7/fsm7_write_en               |                   |                1 |              2 |
|  clk         | fsm1/out[1]_i_1__9_n_0           |                   |                1 |              2 |
|  clk         | fsm0/out[1]_i_1__10_n_0          |                   |                2 |              2 |
|  clk         | fsm3/fsm3_write_en               |                   |                1 |              3 |
|  clk         | fsm5/out[2]_i_1__5_n_0           |                   |                1 |              3 |
|  clk         | fsm2/fsm2_write_en               |                   |                2 |              3 |
|  clk         | fsm1/done_reg                    | fsm5/out_reg[1]_2 |                2 |              3 |
|  clk         | fsm8/fsm8_write_en               |                   |                2 |              3 |
|  clk         | fsm/fsm_write_en                 |                   |                2 |              3 |
|  clk         | fsm8/done_reg                    | fsm8/done_reg_0   |                2 |              4 |
|  clk         | fsm3/k0_write_en                 | fsm3/out_reg[2]_2 |                1 |              4 |
|  clk         | fsm5/j1_write_en                 | fsm5/out_reg[0]_6 |                1 |              4 |
|  clk         | fsm5/E[0]                        |                   |                1 |              4 |
|  clk         | fsm7/E[0]                        |                   |                2 |              4 |
|  clk         | i0/out_reg[0]_10                 |                   |               29 |             32 |
|  clk         | i0/out_reg[0]_11                 |                   |               29 |             32 |
|  clk         | i0/out_reg[0]_12                 |                   |               29 |             32 |
|  clk         | i0/out_reg[0]_13                 |                   |               28 |             32 |
|  clk         | bin_read0_0/bin_read0_0_write_en |                   |                9 |             32 |
|  clk         | i0/out_reg[0]_14                 |                   |               30 |             32 |
|  clk         | fsm6/C_sh_read0_0_write_en       |                   |               19 |             32 |
|  clk         | i0/out_reg[0]_15                 |                   |               29 |             32 |
|  clk         | fsm8/alpha__0_write_en           |                   |                9 |             32 |
|  clk         | i0/out_reg[0]_16                 |                   |               30 |             32 |
|  clk         | fsm3/v_0_write_en                |                   |                9 |             32 |
|  clk         | fsm8/beta__0_write_en            |                   |                8 |             32 |
|  clk         | fsm3/bin_read2_0_write_en        |                   |                8 |             32 |
|  clk         | fsm2/out_reg[2]_11[0]            |                   |               24 |             32 |
|  clk         | fsm2/out_reg[1]_21[0]            |                   |               20 |             32 |
|  clk         | fsm2/out_reg[1]_22[0]            |                   |               20 |             32 |
|  clk         | fsm2/out_reg[1]_23[0]            |                   |               24 |             32 |
|  clk         | fsm2/out_reg[1]_24[0]            |                   |               17 |             32 |
|  clk         | fsm2/out_reg[1]_3[0]             |                   |               21 |             32 |
|  clk         | fsm2/out_reg[1]_4[0]             |                   |               21 |             32 |
|  clk         | fsm2/out_reg[1]_5[0]             |                   |               18 |             32 |
|  clk         | fsm2/out_reg[1]_6[0]             |                   |               17 |             32 |
|  clk         | fsm2/out_reg[1]_7[0]             |                   |               19 |             32 |
|  clk         | fsm2/out_reg[1]_8[0]             |                   |               15 |             32 |
|  clk         | fsm2/out_reg[1]_9[0]             |                   |               22 |             32 |
|  clk         | fsm2/out_reg[2]_1[0]             |                   |               21 |             32 |
|  clk         | fsm2/out_reg[2]_10[0]            |                   |               22 |             32 |
|  clk         | i0/out_reg[0]_18                 |                   |               30 |             32 |
|  clk         | fsm2/out_reg[2]_12[0]            |                   |               17 |             32 |
|  clk         | fsm2/out_reg[2]_13[0]            |                   |               19 |             32 |
|  clk         | fsm2/out_reg[2]_14[0]            |                   |               19 |             32 |
|  clk         | fsm2/out_reg[2]_15[0]            |                   |               18 |             32 |
|  clk         | fsm2/out_reg[2]_2[0]             |                   |               19 |             32 |
|  clk         | fsm2/out_reg[2]_3[0]             |                   |               19 |             32 |
|  clk         | fsm2/out_reg[2]_4[0]             |                   |               19 |             32 |
|  clk         | fsm2/out_reg[2]_5[0]             |                   |               18 |             32 |
|  clk         | fsm2/out_reg[2]_6[0]             |                   |               16 |             32 |
|  clk         | fsm2/out_reg[2]_7[0]             |                   |               19 |             32 |
|  clk         | fsm2/out_reg[2]_8[0]             |                   |               20 |             32 |
|  clk         | fsm2/out_reg[2]_9[0]             |                   |               24 |             32 |
|  clk         | fsm3/bin_read1_0_write_en        |                   |                8 |             32 |
|  clk         | i0/out_reg[2]_11                 |                   |               28 |             32 |
|  clk         | i0/out_reg[1]_22                 |                   |               31 |             32 |
|  clk         | i0/out_reg[1]_23                 |                   |               31 |             32 |
|  clk         | i0/out_reg[1]_24                 |                   |               28 |             32 |
|  clk         | i0/out_reg[1]_25                 |                   |               30 |             32 |
|  clk         | i0/out_reg[1]_26                 |                   |               29 |             32 |
|  clk         | i0/out_reg[1]_27                 |                   |               30 |             32 |
|  clk         | i0/out_reg[1]_28                 |                   |               29 |             32 |
|  clk         | i0/out_reg[1]_5                  |                   |               28 |             32 |
|  clk         | i0/out_reg[1]_6                  |                   |               30 |             32 |
|  clk         | i0/out_reg[1]_7                  |                   |               31 |             32 |
|  clk         | i0/out_reg[1]_8                  |                   |               31 |             32 |
|  clk         | i0/out_reg[1]_9                  |                   |               29 |             32 |
|  clk         | i0/out_reg[2]_1                  |                   |               29 |             32 |
|  clk         | i0/out_reg[2]_10                 |                   |               30 |             32 |
|  clk         | i0/out_reg[1]_21                 |                   |               29 |             32 |
|  clk         | i0/out_reg[2]_12                 |                   |               27 |             32 |
|  clk         | i0/out_reg[2]_13                 |                   |               29 |             32 |
|  clk         | i0/out_reg[2]_14                 |                   |               30 |             32 |
|  clk         | i0/out_reg[2]_15                 |                   |               29 |             32 |
|  clk         | i0/out_reg[2]_16                 |                   |               29 |             32 |
|  clk         | i0/out_reg[2]_2                  |                   |               28 |             32 |
|  clk         | i0/out_reg[2]_3                  |                   |               29 |             32 |
|  clk         | i0/out_reg[2]_4                  |                   |               32 |             32 |
|  clk         | i0/out_reg[2]_5                  |                   |               30 |             32 |
|  clk         | i0/out_reg[2]_6                  |                   |               31 |             32 |
|  clk         | i0/out_reg[2]_7                  |                   |               27 |             32 |
|  clk         | i0/out_reg[2]_8                  |                   |               28 |             32 |
|  clk         | i0/out_reg[2]_9                  |                   |               30 |             32 |
|  clk         | i0/out_reg[0]_7                  |                   |               30 |             32 |
|  clk         | fsm2/out_reg[1]_18[0]            |                   |               21 |             32 |
|  clk         | i0/out_reg[0]_19                 |                   |               29 |             32 |
|  clk         | i0/out_reg[0]_20                 |                   |               29 |             32 |
|  clk         | i0/out_reg[0]_21                 |                   |               31 |             32 |
|  clk         | i0/out_reg[0]_22                 |                   |               30 |             32 |
|  clk         | i0/out_reg[0]_23                 |                   |               30 |             32 |
|  clk         | i0/out_reg[0]_24                 |                   |               27 |             32 |
|  clk         | i0/out_reg[0]_25                 |                   |               29 |             32 |
|  clk         | i0/out_reg[0]_26                 |                   |               29 |             32 |
|  clk         | i0/out_reg[0]_27                 |                   |               27 |             32 |
|  clk         | i0/out_reg[0]_28                 |                   |               27 |             32 |
|  clk         | i0/out_reg[0]_5                  |                   |               28 |             32 |
|  clk         | i0/out_reg[0]_6                  |                   |               30 |             32 |
|  clk         | i0/out_reg[0]_17                 |                   |               28 |             32 |
|  clk         | i0/out_reg[0]_8                  |                   |               27 |             32 |
|  clk         | i0/out_reg[0]_9                  |                   |               30 |             32 |
|  clk         | i0/out_reg[1]_10                 |                   |               30 |             32 |
|  clk         | i0/out_reg[1]_11                 |                   |               31 |             32 |
|  clk         | i0/out_reg[1]_12                 |                   |               28 |             32 |
|  clk         | i0/out_reg[1]_13                 |                   |               27 |             32 |
|  clk         | i0/out_reg[1]_14                 |                   |               31 |             32 |
|  clk         | i0/out_reg[1]_15                 |                   |               30 |             32 |
|  clk         | i0/out_reg[1]_16                 |                   |               27 |             32 |
|  clk         | i0/out_reg[1]_17                 |                   |               31 |             32 |
|  clk         | i0/out_reg[1]_18                 |                   |               29 |             32 |
|  clk         | i0/out_reg[1]_19                 |                   |               30 |             32 |
|  clk         | i0/out_reg[1]_20                 |                   |               29 |             32 |
|  clk         | fsm/out_reg[1]_25                |                   |               28 |             32 |
|  clk         | fsm/out_reg[1]_12                |                   |               28 |             32 |
|  clk         | fsm/out_reg[1]_13                |                   |               28 |             32 |
|  clk         | fsm/out_reg[1]_14                |                   |               29 |             32 |
|  clk         | fsm/out_reg[1]_15                |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_16                |                   |               28 |             32 |
|  clk         | fsm/out_reg[1]_17                |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_18                |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_19                |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_20                |                   |               31 |             32 |
|  clk         | fsm/out_reg[1]_21                |                   |               32 |             32 |
|  clk         | fsm/out_reg[1]_22                |                   |               29 |             32 |
|  clk         | fsm/out_reg[1]_23                |                   |               28 |             32 |
|  clk         | fsm/out_reg[1]_24                |                   |               28 |             32 |
|  clk         | fsm/out_reg[1]_11                |                   |               27 |             32 |
|  clk         | fsm/out_reg[1]_26                |                   |               29 |             32 |
|  clk         | fsm/out_reg[1]_27                |                   |               27 |             32 |
|  clk         | fsm/out_reg[1]_28                |                   |               31 |             32 |
|  clk         | fsm/out_reg[1]_29                |                   |               29 |             32 |
|  clk         | fsm/out_reg[1]_30                |                   |               28 |             32 |
|  clk         | fsm/out_reg[1]_31                |                   |               28 |             32 |
|  clk         | fsm/out_reg[1]_32                |                   |               28 |             32 |
|  clk         | fsm/out_reg[1]_33                |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_10                |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_11                |                   |               31 |             32 |
|  clk         | fsm/out_reg[2]_12                |                   |               27 |             32 |
|  clk         | fsm/out_reg[2]_13                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_22                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_10                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_11                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_12                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_13                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_14                |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_15                |                   |               27 |             32 |
|  clk         | fsm/out_reg[0]_16                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_17                |                   |               26 |             32 |
|  clk         | fsm/out_reg[0]_18                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_19                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_20                |                   |               32 |             32 |
|  clk         | fsm/out_reg[0]_21                |                   |               29 |             32 |
|  clk         | fsm2/out_reg[1]_2[0]             |                   |               21 |             32 |
|  clk         | fsm/out_reg[0]_23                |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_24                |                   |               26 |             32 |
|  clk         | fsm/out_reg[0]_25                |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_26                |                   |               30 |             32 |
|  clk         | fsm/out_reg[0]_27                |                   |               32 |             32 |
|  clk         | fsm/out_reg[0]_28                |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_29                |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_30                |                   |               26 |             32 |
|  clk         | fsm/out_reg[0]_7                 |                   |               32 |             32 |
|  clk         | fsm/out_reg[0]_8                 |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_9                 |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_10                |                   |               29 |             32 |
|  clk         | fsm2/out_reg[0]_8[0]             |                   |               18 |             32 |
|  clk         | fsm2/out_reg[0]_2[0]             |                   |               19 |             32 |
|  clk         | fsm2/out_reg[0]_20[0]            |                   |               21 |             32 |
|  clk         | fsm2/out_reg[0]_21[0]            |                   |               19 |             32 |
|  clk         | fsm2/out_reg[0]_22[0]            |                   |               22 |             32 |
|  clk         | fsm2/out_reg[0]_23[0]            |                   |               20 |             32 |
|  clk         | fsm2/out_reg[0]_24[0]            |                   |               17 |             32 |
|  clk         | fsm2/out_reg[0]_25[0]            |                   |               23 |             32 |
|  clk         | fsm2/out_reg[0]_3[0]             |                   |               19 |             32 |
|  clk         | fsm2/out_reg[0]_4[0]             |                   |               20 |             32 |
|  clk         | fsm2/out_reg[0]_5[0]             |                   |               18 |             32 |
|  clk         | fsm2/out_reg[0]_6[0]             |                   |               18 |             32 |
|  clk         | fsm2/out_reg[0]_7[0]             |                   |               18 |             32 |
|  clk         | fsm/out_reg[2]_15                |                   |               28 |             32 |
|  clk         | fsm2/out_reg[0]_9[0]             |                   |               14 |             32 |
|  clk         | fsm2/out_reg[1]_1[0]             |                   |               17 |             32 |
|  clk         | fsm2/out_reg[1]_10[0]            |                   |               13 |             32 |
|  clk         | fsm2/out_reg[1]_11[0]            |                   |               19 |             32 |
|  clk         | fsm2/out_reg[1]_12[0]            |                   |               20 |             32 |
|  clk         | fsm2/out_reg[1]_13[0]            |                   |               19 |             32 |
|  clk         | fsm2/out_reg[1]_14[0]            |                   |               22 |             32 |
|  clk         | fsm2/out_reg[1]_15[0]            |                   |               17 |             32 |
|  clk         | fsm2/out_reg[1]_16[0]            |                   |               16 |             32 |
|  clk         | fsm2/out_reg[1]_17[0]            |                   |               22 |             32 |
|  clk         | fsm2/out_reg[1]_19[0]            |                   |               19 |             32 |
|  clk         | fsm2/out_reg[1]_20[0]            |                   |               19 |             32 |
|  clk         | fsm2/out_reg[0]_18[0]            |                   |               19 |             32 |
|  clk         | fsm/out_reg[2]_14                |                   |               26 |             32 |
|  clk         | fsm/out_reg[2]_16                |                   |               27 |             32 |
|  clk         | fsm/out_reg[2]_17                |                   |               28 |             32 |
|  clk         | fsm/out_reg[2]_2                 |                   |               29 |             32 |
|  clk         | fsm/out_reg[2]_3                 |                   |               31 |             32 |
|  clk         | fsm/out_reg[2]_4                 |                   |               29 |             32 |
|  clk         | fsm/out_reg[2]_5                 |                   |               28 |             32 |
|  clk         | fsm/out_reg[2]_6                 |                   |               31 |             32 |
|  clk         | fsm/out_reg[2]_7                 |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_8                 |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_9                 |                   |               30 |             32 |
|  clk         | fsm/E[0]                         |                   |               29 |             32 |
|  clk         | fsm/done_reg_0[0]                |                   |               30 |             32 |
|  clk         | fsm/done_reg_1[0]                |                   |               12 |             32 |
|  clk         | fsm2/E[0]                        |                   |               17 |             32 |
|  clk         | fsm2/out_reg[0]_10[0]            |                   |               15 |             32 |
|  clk         | fsm2/out_reg[0]_11[0]            |                   |               21 |             32 |
|  clk         | fsm2/out_reg[0]_12[0]            |                   |               17 |             32 |
|  clk         | fsm2/out_reg[0]_13[0]            |                   |               18 |             32 |
|  clk         | fsm2/out_reg[0]_14[0]            |                   |               19 |             32 |
|  clk         | fsm2/out_reg[0]_15[0]            |                   |               20 |             32 |
|  clk         | fsm2/out_reg[0]_16[0]            |                   |               22 |             32 |
|  clk         | fsm2/out_reg[0]_17[0]            |                   |               19 |             32 |
|  clk         | fsm2/out_reg[0]_19[0]            |                   |               14 |             32 |
|  clk         |                                  | bin_read0_0/RSTP  |                9 |             51 |
|  clk         |                                  | fsm3/done_reg_1   |               10 |             51 |
|  clk         |                                  | fsm3/RSTP         |               10 |             51 |
|  clk         |                                  |                   |               32 |             59 |
+--------------+----------------------------------+-------------------+------------------+----------------+


