// SPDX-License-Identifier: BSD-3-Clause
//
// Copyright (c) 2022 Tianrui Wei
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//     * Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     * Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in the
//       documentation and/or other materials provided with the distribution.
//     * Neither the name of the authors nor the
//       names of its contributors may be used to endorse or promote products
//       derived from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE AUTHORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE AUTHORS BE LIABLE FOR ANY
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

// thisinterfacemodule communicates between center memory controller
// and coherent manager
// in essense, it will be inform coherent manager when to start
// monitoring an address

`include "assert_macros.svh"
interface coherency_configure_if 
(
	input clk,
	input rst_n
);

	import coherency_ctrl_pkg::*;

	// ack means that the configuration interface has embraced the change.
	logic ack;

	// valid is a typical valid interface
	logic valid;

	// base address denotes the base address to watch
	addr_t base_addr;

	// size denotes how many cache lines we need to watch
	// they should space out to cache lines instead of adjacent bytes
	size_t size;

	// 

	modport master (output valid, base_addr, size,
					input ack);

	modport slave (input valid, base_addr, size,
					output ack);

	`ifndef VERILATOR
	`fpv_ready_valid_if(valid, ack, {base_addr, size})
	`endif


endinterface : coherency_configure_if