
---------- Begin Simulation Statistics ----------
host_inst_rate                                 252068                       # Simulator instruction rate (inst/s)
host_mem_usage                                 391376                       # Number of bytes of host memory used
host_seconds                                    79.34                       # Real time elapsed on the host
host_tick_rate                              262014126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000006                       # Number of instructions simulated
sim_seconds                                  0.020789                       # Number of seconds simulated
sim_ticks                                 20789252500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2914150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 39295.684272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 35615.519421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2751605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     6387317000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.055778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               162545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            110333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1859557500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52212                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 52626.256080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 47295.549507                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1068563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    9662549000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146631                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              183607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           105346                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   3701397000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78261                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 44073.321876                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  50.799691                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           41311                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1820713000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4166320                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 46366.526844                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 42621.496402                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3820168                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     16049866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.083083                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                346152                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             215679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   5560954500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.990605                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1014.379481                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4166320                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 46366.526844                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 42621.496402                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3820168                       # number of overall hits
system.cpu.dcache.overall_miss_latency    16049866000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.083083                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               346152                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            215679                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   5560954500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77275                       # number of replacements
system.cpu.dcache.sampled_refs                  78299                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1014.379481                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3977565                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500399545000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77244                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12788722                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        58060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 55444.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12788672                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        2903000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2495000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               278014.608696                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12788722                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        58060                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 55444.444444                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12788672                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         2903000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2495000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.078988                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.441807                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12788722                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        58060                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 55444.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12788672                       # number of overall hits
system.cpu.icache.overall_miss_latency        2903000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2495000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.441807                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12788672                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 32046.201268                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1673260353                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 52214                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            55375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        26084                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               221500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.000153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          4                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          160000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.000153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     4                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       54669.671987                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  41324.658426                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          23752                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1558359000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.545477                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        28505                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      2375                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1079772000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.500010                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   26129                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64419.421923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 48749.688536                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3360954500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52173                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2543417500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52173                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77244                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77244                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.006388                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78345                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        54669.770950                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   41324.455669                       # average overall mshr miss latency
system.l2.demand_hits                           49836                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1558580500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.363890                       # miss rate for demand accesses
system.l2.demand_misses                         28509                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       2375                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1079932000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.333563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    26133                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.000875                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.452845                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                     14.339777                       # Average occupied blocks per context
system.l2.occ_blocks::1                   7419.417166                       # Average occupied blocks per context
system.l2.overall_accesses                      78345                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       54669.770950                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  35141.005437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          49836                       # number of overall hits
system.l2.overall_miss_latency             1558580500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.363890                       # miss rate for overall accesses
system.l2.overall_misses                        28509                       # number of overall misses
system.l2.overall_mshr_hits                      2375                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2753192353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.000026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   78347                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.454342                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         23723                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        52217                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            52214                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            3                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          69135                       # number of replacements
system.l2.sampled_refs                          77329                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7433.756943                       # Cycle average of tags in use
system.l2.total_refs                              494                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69052                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29653370                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1344116                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2595912                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       165403                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2295997                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3058235                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         270774                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       522275                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     10786140                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.945023                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.046399                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      7760523     71.95%     71.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       974742      9.04%     80.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       706611      6.55%     87.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       297687      2.76%     90.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       197992      1.84%     92.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        94049      0.87%     93.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       154110      1.43%     94.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78151      0.72%     95.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       522275      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     10786140                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193155                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212346                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       165392                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193155                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      4977522                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.192531                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.192531                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1363510                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       484541                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     20486743                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5743197                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3656861                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       967958                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        22571                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        2953279                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            2951653                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1626                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2269656                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2268466                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1190                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        683623                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            683187                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             436                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3058235                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2788394                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6588828                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        65039                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             21108701                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        523671                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.256449                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2788394                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1614890                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.770075                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     11754098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.795859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.923123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        7953672     67.67%     67.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         215051      1.83%     69.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         198039      1.68%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         588042      5.00%     76.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         442396      3.76%     79.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         251013      2.14%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         493629      4.20%     86.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         151025      1.28%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1461231     12.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     11754098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                171214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1821375                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              311003                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.035509                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3028550                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           683623                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9331919                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11740997                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.681352                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6358319                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.984544                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11750689                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       186820                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        613205                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2524610                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1557219                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       785373                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     15177003                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2344927                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       376509                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12348771                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       142314                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       967958                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       149751                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       586337                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       266767                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       944343                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       153267                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        43129                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       143691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.838553                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.838553                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      5000550     39.30%     39.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35126      0.28%     39.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2331073     18.32%     57.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       262208      2.06%     59.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106216      0.83%     60.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1473091     11.58%     72.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       353328      2.78%     75.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35118      0.28%     75.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2443324     19.20%     94.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       685249      5.38%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12725283                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       512607                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.040283                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        15661      3.06%      3.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         8858      1.73%      4.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp           45      0.01%      4.79% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       283284     55.26%     60.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       109949     21.45%     81.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     81.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        94022     18.34%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          788      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     11754098                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.082625                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.566787                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6515046     55.43%     55.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1795695     15.28%     70.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1439030     12.24%     82.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       862942      7.34%     90.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       617881      5.26%     95.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       245692      2.09%     97.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       200475      1.71%     99.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        58828      0.50%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        18509      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     11754098                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.067082                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         14866000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12725283                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4865821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        76814                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      4487416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2788402                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2788394                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       584210                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       101749                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2524610                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       785373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               11925312                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1044694                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       150302                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      5929628                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       117709                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1872                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     29887436                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     19870735                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15940960                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3515875                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       967958                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       295942                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7927990                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       776451                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 13411                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
