
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-171ECO5

Implementation : synthesis

# Written on Tue Jan  4 12:41:29 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\designer\TOP\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                         Requested     Requested     Clock                                                          Clock                   Clock
Level     Clock                                         Frequency     Period        Type                                                           Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                       default_clkgroup        15   
1 .         FlashFreeze_SB_0/CCC_0/GL0                  100.0 MHz     10.000        generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        1067 
1 .         FlashFreeze_SB_0/CCC_0/GL1                  24.0 MHz      41.667        generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        0    
                                                                                                                                                                                
0 -       System                                        100.0 MHz     10.000        system                                                         system_clkgroup         0    
                                                                                                                                                                                
0 -       led_blink|clkout_inferred_clock               100.0 MHz     10.000        inferred                                                       Inferred_clkgroup_0     2    
                                                                                                                                                                                
0 -       FlashFreeze_SB|BIBUF_1_Y_inferred_clock       100.0 MHz     10.000        inferred                                                       Inferred_clkgroup_1     1    
================================================================================================================================================================================


Clock Load Summary
******************

                                              Clock     Source                                                        Clock Pin                                                                   Non-clock Pin     Non-clock Pin                                               
Clock                                         Load      Pin                                                           Seq Example                                                                 Seq Example       Comb Example                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     15        OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.release_sdif0_core.C     -                 OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
FlashFreeze_SB_0/CCC_0/GL0                    1067      FlashFreeze_SB_0.CCC_0.CCC_INST.GL0(CCC)                      apb3_if_0.cs_o.C                                                            -                 FlashFreeze_SB_0.CCC_0.GL0_INST.I(BUFG)                     
FlashFreeze_SB_0/CCC_0/GL1                    0         FlashFreeze_SB_0.CCC_0.CCC_INST.GL1(CCC)                      -                                                                           -                 FlashFreeze_SB_0.AND2_0.A(AND2)                             
                                                                                                                                                                                                                                                                                
System                                        0         -                                                             -                                                                           -                 -                                                           
                                                                                                                                                                                                                                                                                
led_blink|clkout_inferred_clock               2         led_blink_0.clkout.Q[0](dffre)                                led_blink_0.led[1:0].C                                                      -                 -                                                           
                                                                                                                                                                                                                                                                                
FlashFreeze_SB|BIBUF_1_Y_inferred_clock       1         FlashFreeze_SB_0.BIBUF_1.O(IOBUF)                             FlashFreeze_SB_0.FlashFreeze_SB_MSS_0.MSS_ADLIB_INST.I2C0_SCL_F2H_SCP       -                 -                                                           
================================================================================================================================================================================================================================================================================
