Summary
======
Overall execution cycle = 18435601
Total execution cycles per core:
- Processor 0 = 16944615
- Processor 1 = 16634213
- Processor 2 = 18435601
- Processor 3 = 16734384
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 6514301
- Processor 1 = 6250937
- Processor 2 = 8005263
- Processor 3 = 6339480
======
Data cache miss rate for each core
- Processor 0 = 0.40638573142960793 (1014887/2497349)
- Processor 1 = 0.4062565750694247 (1011769/2490468)
- Processor 2 = 0.4089197654736421 (1026003/2509057)
- Processor 3 = 0.40617835211717185 (1016716/2503127)
======
Amount of Data traffic in bytes on the bus
= 675584
======
Number of invalidations or updates on the bus
= 10885
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2022383, numSharedAccess = 474966
- Cache 1: numPrivateAccess = 2019233, numSharedAccess = 471235
- Cache 2: numPrivateAccess = 2039566, numSharedAccess = 469491
- Cache 3: numPrivateAccess = 2026344, numSharedAccess = 476783
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 1
- Cache 2: numO = 4
- Cache 3: numO = 7
