// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "07/01/2022 15:41:22"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab5_top (
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	CLOCK_50);
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	CLOCK_50;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[0]~input_o ;
wire \SW[9]~input_o ;
wire \IN|LEDR[0]~0_combout ;
wire \SW[1]~input_o ;
wire \IN|LEDR[1]~1_combout ;
wire \SW[2]~input_o ;
wire \IN|LEDR[2]~2_combout ;
wire \SW[3]~input_o ;
wire \IN|LEDR[3]~3_combout ;
wire \SW[4]~input_o ;
wire \IN|LEDR[4]~4_combout ;
wire \SW[5]~input_o ;
wire \IN|LEDR[5]~5_combout ;
wire \SW[6]~input_o ;
wire \IN|LEDR[6]~6_combout ;
wire \SW[7]~input_o ;
wire \IN|LEDR[7]~7_combout ;
wire \SW[8]~input_o ;
wire \IN|LEDR[8]~8_combout ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \DP|REG_S|b[0]~0_combout ;
wire \DP|RF|Dec2|ShiftLeft0~4_combout ;
wire \DP|Ain[0]~0_combout ;
wire \DP|RF|Dec2|ShiftLeft0~1_combout ;
wire \DP|ALU|Add0~66_cout ;
wire \DP|ALU|Add0~22 ;
wire \DP|ALU|Add0~17_sumout ;
wire \DP|REG_C|b[1]~feeder_combout ;
wire \DP|ALU|Mux14~0_combout ;
wire \DP|ALU|Mux14~1_combout ;
wire \DP|data_in[1]~1_combout ;
wire \DP|RF|Regs[2].Reg|b[1]~feeder_combout ;
wire \DP|RF|Dec2|ShiftLeft0~2_combout ;
wire \DP|RF|Mux|b[1]~4_combout ;
wire \DP|RF|Dec2|ShiftLeft0~3_combout ;
wire \DP|RF|Mux|b[1]~5_combout ;
wire \DP|RF|Regs[4].Reg|b[1]~feeder_combout ;
wire \DP|RF|Mux|b[1]~3_combout ;
wire \DP|RF|Dec2|ShiftLeft0~0_combout ;
wire \DP|SF|Mux15~0_combout ;
wire \DP|ALU|Add0~21_sumout ;
wire \DP|REG_C|b[0]~feeder_combout ;
wire \DP|ALU|Mux15~0_combout ;
wire \DP|data_in[0]~5_combout ;
wire \DP|RF|Mux|b[0]~17_combout ;
wire \DP|RF|Mux|b[0]~15_combout ;
wire \DP|RF|Regs[2].Reg|b[0]~feeder_combout ;
wire \DP|RF|Mux|b[0]~16_combout ;
wire \DP|Bin[2]~1_combout ;
wire \DP|SF|Mux0~0_combout ;
wire \DP|ALU|Add0~18 ;
wire \DP|ALU|Add0~38 ;
wire \DP|ALU|Add0~42 ;
wire \DP|ALU|Add0~46 ;
wire \DP|ALU|Add0~30 ;
wire \DP|ALU|Add0~34 ;
wire \DP|ALU|Add0~62 ;
wire \DP|ALU|Add0~50 ;
wire \DP|ALU|Add0~54 ;
wire \DP|ALU|Add0~58 ;
wire \DP|ALU|Add0~6 ;
wire \DP|ALU|Add0~10 ;
wire \DP|ALU|Add0~14 ;
wire \DP|ALU|Add0~26 ;
wire \DP|ALU|Add0~1_sumout ;
wire \DP|REG_C|b[15]~feeder_combout ;
wire \DP|ALU|Mux0~1_combout ;
wire \DP|ALU|Mux0~0_combout ;
wire \DP|ALU|Mux0~2_combout ;
wire \DP|data_in[15]~11_combout ;
wire \DP|RF|Mux|b[15]~34_combout ;
wire \DP|RF|Mux|b[15]~35_combout ;
wire \DP|RF|Regs[1].Reg|b[15]~feeder_combout ;
wire \DP|RF|Mux|b[15]~33_combout ;
wire \DP|Bin[14]~9_combout ;
wire \DP|ALU|Add0~25_sumout ;
wire \DP|REG_C|b[14]~feeder_combout ;
wire \DP|ALU|Mux1~0_combout ;
wire \DP|ALU|Mux1~1_combout ;
wire \DP|data_in[14]~10_combout ;
wire \DP|RF|Mux|b[14]~32_combout ;
wire \DP|RF|Mux|b[14]~30_combout ;
wire \DP|RF|Regs[2].Reg|b[14]~feeder_combout ;
wire \DP|RF|Mux|b[14]~31_combout ;
wire \DP|Bin[13]~10_combout ;
wire \DP|ALU|Add0~13_sumout ;
wire \DP|REG_C|b[13]~feeder_combout ;
wire \DP|ALU|Mux2~0_combout ;
wire \DP|ALU|Mux2~1_combout ;
wire \DP|data_in[13]~9_combout ;
wire \DP|RF|Regs[6].Reg|b[13]~feeder_combout ;
wire \DP|RF|Mux|b[13]~29_combout ;
wire \DP|RF|Mux|b[13]~28_combout ;
wire \DP|RF|Regs[4].Reg|b[13]~feeder_combout ;
wire \DP|RF|Regs[1].Reg|b[13]~feeder_combout ;
wire \DP|RF|Mux|b[13]~27_combout ;
wire \DP|Bin[12]~12_combout ;
wire \DP|ALU|Add0~9_sumout ;
wire \DP|REG_C|b[12]~feeder_combout ;
wire \DP|ALU|Mux3~0_combout ;
wire \DP|ALU|Mux3~1_combout ;
wire \DP|data_in[12]~12_combout ;
wire \DP|RF|Mux|b[12]~38_combout ;
wire \DP|RF|Regs[2].Reg|b[12]~feeder_combout ;
wire \DP|RF|Mux|b[12]~37_combout ;
wire \DP|RF|Regs[4].Reg|b[12]~feeder_combout ;
wire \DP|RF|Mux|b[12]~36_combout ;
wire \DP|Bin[11]~11_combout ;
wire \DP|ALU|Add0~5_sumout ;
wire \DP|REG_C|b[11]~feeder_combout ;
wire \DP|ALU|Mux4~0_combout ;
wire \DP|ALU|Mux4~1_combout ;
wire \DP|data_in[11]~14_combout ;
wire \DP|RF|Mux|b[11]~44_combout ;
wire \DP|RF|Regs[4].Reg|b[11]~feeder_combout ;
wire \DP|RF|Mux|b[11]~42_combout ;
wire \DP|RF|Regs[2].Reg|b[11]~feeder_combout ;
wire \DP|RF|Mux|b[11]~43_combout ;
wire \DP|Bin[10]~15_combout ;
wire \DP|ALU|Add0~57_sumout ;
wire \DP|REG_C|b[10]~feeder_combout ;
wire \DP|ALU|Mux5~0_combout ;
wire \DP|ALU|Mux5~1_combout ;
wire \DP|data_in[10]~13_combout ;
wire \DP|RF|Mux|b[10]~41_combout ;
wire \DP|RF|Regs[1].Reg|b[10]~feeder_combout ;
wire \DP|RF|Mux|b[10]~39_combout ;
wire \DP|RF|Mux|b[10]~40_combout ;
wire \DP|Bin[9]~14_combout ;
wire \DP|ALU|Add0~53_sumout ;
wire \DP|REG_C|b[9]~feeder_combout ;
wire \DP|ALU|Mux6~0_combout ;
wire \DP|ALU|Mux6~1_combout ;
wire \DP|data_in[9]~15_combout ;
wire \DP|RF|Regs[2].Reg|b[9]~feeder_combout ;
wire \DP|RF|Mux|b[9]~46_combout ;
wire \DP|RF|Mux|b[9]~47_combout ;
wire \DP|RF|Regs[4].Reg|b[9]~feeder_combout ;
wire \DP|RF|Mux|b[9]~45_combout ;
wire \DP|Bin[8]~13_combout ;
wire \DP|ALU|Add0~49_sumout ;
wire \DP|REG_C|b[8]~feeder_combout ;
wire \DP|ALU|Mux7~0_combout ;
wire \DP|data_in[8]~6_combout ;
wire \DP|RF|Mux|b[8]~19_combout ;
wire \DP|RF|Mux|b[8]~20_combout ;
wire \DP|RF|Regs[1].Reg|b[8]~feeder_combout ;
wire \DP|RF|Mux|b[8]~18_combout ;
wire \DP|Bin[7]~6_combout ;
wire \DP|ALU|Add0~61_sumout ;
wire \DP|REG_C|b[7]~feeder_combout ;
wire \DP|ALU|Mux8~0_combout ;
wire \DP|ALU|Mux8~1_combout ;
wire \DP|data_in[7]~7_combout ;
wire \DP|RF|Mux|b[7]~22_combout ;
wire \DP|RF|Mux|b[7]~23_combout ;
wire \DP|RF|Regs[4].Reg|b[7]~feeder_combout ;
wire \DP|RF|Mux|b[7]~21_combout ;
wire \DP|Bin[6]~7_combout ;
wire \DP|ALU|Add0~33_sumout ;
wire \DP|REG_C|b[6]~feeder_combout ;
wire \DP|ALU|Mux9~0_combout ;
wire \DP|ALU|Mux9~1_combout ;
wire \DP|data_in[6]~8_combout ;
wire \DP|RF|Regs[4].Reg|b[6]~feeder_combout ;
wire \DP|RF|Mux|b[6]~24_combout ;
wire \DP|RF|Regs[6].Reg|b[6]~feeder_combout ;
wire \DP|RF|Mux|b[6]~26_combout ;
wire \DP|RF|Mux|b[6]~25_combout ;
wire \DP|Bin[5]~8_combout ;
wire \DP|ALU|Add0~29_sumout ;
wire \DP|REG_C|b[5]~feeder_combout ;
wire \DP|ALU|Mux10~0_combout ;
wire \DP|ALU|Mux10~1_combout ;
wire \DP|data_in[5]~4_combout ;
wire \DP|RF|Mux|b[5]~14_combout ;
wire \DP|RF|Regs[1].Reg|b[5]~feeder_combout ;
wire \DP|RF|Mux|b[5]~12_combout ;
wire \DP|RF|Mux|b[5]~13_combout ;
wire \DP|Bin[5]~0_combout ;
wire \DP|Bin[4]~4_combout ;
wire \DP|ALU|Add0~45_sumout ;
wire \DP|REG_C|b[4]~feeder_combout ;
wire \DP|ALU|Mux11~0_combout ;
wire \DP|data_in[4]~3_combout ;
wire \DP|RF|Mux|b[4]~10_combout ;
wire \DP|RF|Mux|b[4]~11_combout ;
wire \DP|RF|Regs[1].Reg|b[4]~feeder_combout ;
wire \DP|RF|Mux|b[4]~9_combout ;
wire \DP|Bin[3]~3_combout ;
wire \DP|ALU|Add0~41_sumout ;
wire \DP|REG_C|b[3]~feeder_combout ;
wire \DP|ALU|Mux12~0_combout ;
wire \DP|data_in[3]~2_combout ;
wire \DP|RF|Regs[4].Reg|b[3]~feeder_combout ;
wire \DP|RF|Regs[1].Reg|b[3]~feeder_combout ;
wire \DP|RF|Mux|b[3]~6_combout ;
wire \DP|RF|Regs[6].Reg|b[3]~feeder_combout ;
wire \DP|RF|Mux|b[3]~8_combout ;
wire \DP|RF|Regs[2].Reg|b[3]~feeder_combout ;
wire \DP|RF|Mux|b[3]~7_combout ;
wire \DP|Bin[2]~2_combout ;
wire \DP|ALU|Add0~37_sumout ;
wire \DP|REG_C|b[2]~feeder_combout ;
wire \DP|ALU|Mux13~0_combout ;
wire \DP|data_in[2]~0_combout ;
wire \DP|RF|Regs[6].Reg|b[2]~feeder_combout ;
wire \DP|RF|Mux|b[2]~2_combout ;
wire \DP|RF|Mux|b[2]~0_combout ;
wire \DP|RF|Regs[2].Reg|b[2]~feeder_combout ;
wire \DP|RF|Mux|b[2]~1_combout ;
wire \DP|Bin[1]~5_combout ;
wire \DP|REG_S|b[0]~1_combout ;
wire \DP|REG_S|b[0]~3_combout ;
wire \DP|REG_S|b[0]~6_combout ;
wire \DP|REG_S|b[0]~7_combout ;
wire \DP|REG_S|b[0]~5_combout ;
wire \DP|REG_S|b[0]~4_combout ;
wire \DP|REG_S|b[0]~2_combout ;
wire \DP|REG_S|b[0]~8_combout ;
wire \DP|REG_S|b[0]~9_combout ;
wire \DP|REG_S|b[0]~10_combout ;
wire \DP|REG_S|b[0]~13_combout ;
wire \DP|REG_S|b[0]~11_combout ;
wire \DP|REG_S|b[0]~12_combout ;
wire \DP|REG_S|b[0]~14_combout ;
wire \H0|WideOr6~0_combout ;
wire \H0|WideOr5~0_combout ;
wire \H0|WideOr4~0_combout ;
wire \H0|WideOr3~0_combout ;
wire \H0|WideOr2~0_combout ;
wire \H0|WideOr1~0_combout ;
wire \H0|WideOr0~0_combout ;
wire \H1|WideOr6~0_combout ;
wire \H1|WideOr5~0_combout ;
wire \H1|WideOr4~0_combout ;
wire \H1|WideOr3~0_combout ;
wire \H1|WideOr2~0_combout ;
wire \H1|WideOr1~0_combout ;
wire \H1|WideOr0~0_combout ;
wire \H2|WideOr6~0_combout ;
wire \H2|WideOr5~0_combout ;
wire \H2|WideOr4~0_combout ;
wire \H2|WideOr3~0_combout ;
wire \H2|WideOr2~0_combout ;
wire \H2|WideOr1~0_combout ;
wire \H2|WideOr0~0_combout ;
wire \H3|WideOr6~0_combout ;
wire \H3|WideOr5~0_combout ;
wire \H3|WideOr4~0_combout ;
wire \H3|WideOr3~0_combout ;
wire \H3|WideOr2~0_combout ;
wire \H3|WideOr1~0_combout ;
wire \H3|WideOr0~0_combout ;
wire [15:0] \IN|DATA|Q ;
wire [15:0] \DP|REG_C|b ;
wire [8:0] \IN|CTRL|Q ;
wire [15:0] \DP|RF|Regs[3].Reg|b ;
wire [0:0] \DP|REG_S|b ;
wire [15:0] \DP|RF|Regs[0].Reg|b ;
wire [15:0] \DP|REG_A|b ;
wire [15:0] \DP|RF|Regs[1].Reg|b ;
wire [15:0] \DP|REG_B|b ;
wire [15:0] \DP|RF|Regs[4].Reg|b ;
wire [15:0] \DP|RF|Regs[2].Reg|b ;
wire [15:0] \DP|RF|Regs[5].Reg|b ;
wire [15:0] \DP|RF|Regs[6].Reg|b ;
wire [15:0] \DP|RF|Regs[7].Reg|b ;
wire [15:0] \DP|RF|Mux|b ;
wire [7:0] \DP|RF|load ;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\IN|LEDR[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\IN|LEDR[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\IN|LEDR[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\IN|LEDR[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\IN|LEDR[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\IN|LEDR[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\IN|LEDR[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\IN|LEDR[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\IN|LEDR[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\DP|REG_S|b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\H0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\H0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\H0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\H0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\H0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\H0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\H0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\H1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\H1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\H1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\H1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\H1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\H1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\H1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\H2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\H2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\H2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\H2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\H2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\H2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\H2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\H3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\H3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\H3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\H3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\H3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\H3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\H3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y4_N20
dffeas \IN|CTRL|Q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|CTRL|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|CTRL|Q[0] .is_wysiwyg = "true";
defparam \IN|CTRL|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N50
dffeas \IN|DATA|Q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|DATA|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|DATA|Q[0] .is_wysiwyg = "true";
defparam \IN|DATA|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N51
cyclonev_lcell_comb \IN|LEDR[0]~0 (
// Equation(s):
// \IN|LEDR[0]~0_combout  = ( \IN|DATA|Q [0] & ( (!\SW[9]~input_o ) # (\IN|CTRL|Q [0]) ) ) # ( !\IN|DATA|Q [0] & ( (\IN|CTRL|Q [0] & \SW[9]~input_o ) ) )

	.dataa(!\IN|CTRL|Q [0]),
	.datab(!\SW[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|DATA|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[0]~0 .extended_lut = "off";
defparam \IN|LEDR[0]~0 .lut_mask = 64'h11111111DDDDDDDD;
defparam \IN|LEDR[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y5_N44
dffeas \IN|CTRL|Q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|CTRL|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|CTRL|Q[1] .is_wysiwyg = "true";
defparam \IN|CTRL|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N32
dffeas \IN|DATA|Q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|DATA|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|DATA|Q[1] .is_wysiwyg = "true";
defparam \IN|DATA|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N3
cyclonev_lcell_comb \IN|LEDR[1]~1 (
// Equation(s):
// \IN|LEDR[1]~1_combout  = ( \IN|DATA|Q [1] & ( (!\SW[9]~input_o ) # (\IN|CTRL|Q [1]) ) ) # ( !\IN|DATA|Q [1] & ( (\IN|CTRL|Q [1] & \SW[9]~input_o ) ) )

	.dataa(!\IN|CTRL|Q [1]),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|DATA|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[1]~1 .extended_lut = "off";
defparam \IN|LEDR[1]~1 .lut_mask = 64'h05050505F5F5F5F5;
defparam \IN|LEDR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y5_N5
dffeas \IN|CTRL|Q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|CTRL|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|CTRL|Q[2] .is_wysiwyg = "true";
defparam \IN|CTRL|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N35
dffeas \IN|DATA|Q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|DATA|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|DATA|Q[2] .is_wysiwyg = "true";
defparam \IN|DATA|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N36
cyclonev_lcell_comb \IN|LEDR[2]~2 (
// Equation(s):
// \IN|LEDR[2]~2_combout  = ( \SW[9]~input_o  & ( \IN|CTRL|Q [2] ) ) # ( !\SW[9]~input_o  & ( \IN|DATA|Q [2] ) )

	.dataa(!\IN|CTRL|Q [2]),
	.datab(gnd),
	.datac(!\IN|DATA|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[2]~2 .extended_lut = "off";
defparam \IN|LEDR[2]~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \IN|LEDR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y4_N44
dffeas \IN|DATA|Q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|DATA|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|DATA|Q[3] .is_wysiwyg = "true";
defparam \IN|DATA|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N56
dffeas \IN|CTRL|Q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|CTRL|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|CTRL|Q[3] .is_wysiwyg = "true";
defparam \IN|CTRL|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \IN|LEDR[3]~3 (
// Equation(s):
// \IN|LEDR[3]~3_combout  = ( \SW[9]~input_o  & ( \IN|CTRL|Q [3] ) ) # ( !\SW[9]~input_o  & ( \IN|DATA|Q [3] ) )

	.dataa(gnd),
	.datab(!\IN|DATA|Q [3]),
	.datac(!\IN|CTRL|Q [3]),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[3]~3 .extended_lut = "off";
defparam \IN|LEDR[3]~3 .lut_mask = 64'h33330F0F33330F0F;
defparam \IN|LEDR[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y4_N41
dffeas \IN|DATA|Q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|DATA|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|DATA|Q[4] .is_wysiwyg = "true";
defparam \IN|DATA|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N2
dffeas \IN|CTRL|Q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|CTRL|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|CTRL|Q[4] .is_wysiwyg = "true";
defparam \IN|CTRL|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N57
cyclonev_lcell_comb \IN|LEDR[4]~4 (
// Equation(s):
// \IN|LEDR[4]~4_combout  = ( \IN|CTRL|Q [4] & ( (\IN|DATA|Q [4]) # (\SW[9]~input_o ) ) ) # ( !\IN|CTRL|Q [4] & ( (!\SW[9]~input_o  & \IN|DATA|Q [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(!\IN|DATA|Q [4]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[4]~4 .extended_lut = "off";
defparam \IN|LEDR[4]~4 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \IN|LEDR[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y5_N26
dffeas \IN|CTRL|Q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|CTRL|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|CTRL|Q[5] .is_wysiwyg = "true";
defparam \IN|CTRL|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N41
dffeas \IN|DATA|Q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|DATA|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|DATA|Q[5] .is_wysiwyg = "true";
defparam \IN|DATA|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N39
cyclonev_lcell_comb \IN|LEDR[5]~5 (
// Equation(s):
// \IN|LEDR[5]~5_combout  = ( \IN|DATA|Q [5] & ( \SW[9]~input_o  & ( \IN|CTRL|Q [5] ) ) ) # ( !\IN|DATA|Q [5] & ( \SW[9]~input_o  & ( \IN|CTRL|Q [5] ) ) ) # ( \IN|DATA|Q [5] & ( !\SW[9]~input_o  ) )

	.dataa(!\IN|CTRL|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IN|DATA|Q [5]),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[5]~5 .extended_lut = "off";
defparam \IN|LEDR[5]~5 .lut_mask = 64'h0000FFFF55555555;
defparam \IN|LEDR[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y6_N20
dffeas \IN|CTRL|Q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|CTRL|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|CTRL|Q[6] .is_wysiwyg = "true";
defparam \IN|CTRL|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N50
dffeas \IN|DATA|Q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|DATA|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|DATA|Q[6] .is_wysiwyg = "true";
defparam \IN|DATA|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N48
cyclonev_lcell_comb \IN|LEDR[6]~6 (
// Equation(s):
// \IN|LEDR[6]~6_combout  = ( \SW[9]~input_o  & ( \IN|CTRL|Q [6] ) ) # ( !\SW[9]~input_o  & ( \IN|DATA|Q [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [6]),
	.datad(!\IN|DATA|Q [6]),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[6]~6 .extended_lut = "off";
defparam \IN|LEDR[6]~6 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \IN|LEDR[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y6_N26
dffeas \IN|DATA|Q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|DATA|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|DATA|Q[7] .is_wysiwyg = "true";
defparam \IN|DATA|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N32
dffeas \IN|CTRL|Q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|CTRL|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|CTRL|Q[7] .is_wysiwyg = "true";
defparam \IN|CTRL|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N24
cyclonev_lcell_comb \IN|LEDR[7]~7 (
// Equation(s):
// \IN|LEDR[7]~7_combout  = ( \IN|CTRL|Q [7] & ( (\IN|DATA|Q [7]) # (\SW[9]~input_o ) ) ) # ( !\IN|CTRL|Q [7] & ( (!\SW[9]~input_o  & \IN|DATA|Q [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(!\IN|DATA|Q [7]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[7]~7 .extended_lut = "off";
defparam \IN|LEDR[7]~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \IN|LEDR[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y6_N59
dffeas \IN|CTRL|Q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|CTRL|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|CTRL|Q[8] .is_wysiwyg = "true";
defparam \IN|CTRL|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N18
cyclonev_lcell_comb \IN|LEDR[8]~8 (
// Equation(s):
// \IN|LEDR[8]~8_combout  = ( \SW[9]~input_o  & ( \IN|CTRL|Q [8] ) )

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[8]~8 .extended_lut = "off";
defparam \IN|LEDR[8]~8 .lut_mask = 64'h0000000033333333;
defparam \IN|LEDR[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N48
cyclonev_lcell_comb \DP|REG_S|b[0]~0 (
// Equation(s):
// \DP|REG_S|b[0]~0_combout  = ( \DP|REG_S|b [0] & ( !\IN|CTRL|Q [8] ) )

	.dataa(!\IN|CTRL|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|REG_S|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~0 .extended_lut = "off";
defparam \DP|REG_S|b[0]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \DP|REG_S|b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N57
cyclonev_lcell_comb \DP|RF|Dec2|ShiftLeft0~4 (
// Equation(s):
// \DP|RF|Dec2|ShiftLeft0~4_combout  = ( \IN|CTRL|Q [1] & ( (\IN|CTRL|Q [3] & \IN|CTRL|Q [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [3]),
	.datad(!\IN|CTRL|Q [2]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Dec2|ShiftLeft0~4 .extended_lut = "off";
defparam \DP|RF|Dec2|ShiftLeft0~4 .lut_mask = 64'h00000000000F000F;
defparam \DP|RF|Dec2|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N59
dffeas \DP|REG_A|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[0] .is_wysiwyg = "true";
defparam \DP|REG_A|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N57
cyclonev_lcell_comb \DP|Ain[0]~0 (
// Equation(s):
// \DP|Ain[0]~0_combout  = ( !\IN|CTRL|Q [3] & ( \DP|REG_A|b [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DP|REG_A|b [0]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Ain[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Ain[0]~0 .extended_lut = "off";
defparam \DP|Ain[0]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \DP|Ain[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N9
cyclonev_lcell_comb \DP|RF|Dec2|ShiftLeft0~1 (
// Equation(s):
// \DP|RF|Dec2|ShiftLeft0~1_combout  = ( !\IN|CTRL|Q [1] & ( !\IN|CTRL|Q [3] & ( \IN|CTRL|Q [2] ) ) )

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IN|CTRL|Q [1]),
	.dataf(!\IN|CTRL|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Dec2|ShiftLeft0~1 .extended_lut = "off";
defparam \DP|RF|Dec2|ShiftLeft0~1 .lut_mask = 64'h3333000000000000;
defparam \DP|RF|Dec2|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N56
dffeas \DP|REG_A|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[1] .is_wysiwyg = "true";
defparam \DP|REG_A|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N0
cyclonev_lcell_comb \DP|ALU|Add0~66 (
// Equation(s):
// \DP|ALU|Add0~66_cout  = CARRY(( \IN|CTRL|Q [5] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\DP|ALU|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~66 .extended_lut = "off";
defparam \DP|ALU|Add0~66 .lut_mask = 64'h0000000000000F0F;
defparam \DP|ALU|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N3
cyclonev_lcell_comb \DP|ALU|Add0~21 (
// Equation(s):
// \DP|ALU|Add0~21_sumout  = SUM(( \DP|Ain[0]~0_combout  ) + ( !\IN|CTRL|Q [5] $ (((!\IN|CTRL|Q [4] & ((!\DP|SF|Mux15~0_combout ))) # (\IN|CTRL|Q [4] & (!\IN|DATA|Q [0])))) ) + ( \DP|ALU|Add0~66_cout  ))
// \DP|ALU|Add0~22  = CARRY(( \DP|Ain[0]~0_combout  ) + ( !\IN|CTRL|Q [5] $ (((!\IN|CTRL|Q [4] & ((!\DP|SF|Mux15~0_combout ))) # (\IN|CTRL|Q [4] & (!\IN|DATA|Q [0])))) ) + ( \DP|ALU|Add0~66_cout  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(!\IN|DATA|Q [0]),
	.datac(!\IN|CTRL|Q [4]),
	.datad(!\DP|Ain[0]~0_combout ),
	.datae(gnd),
	.dataf(!\DP|SF|Mux15~0_combout ),
	.datag(gnd),
	.cin(\DP|ALU|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~21_sumout ),
	.cout(\DP|ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~21 .extended_lut = "off";
defparam \DP|ALU|Add0~21 .lut_mask = 64'h0000A959000000FF;
defparam \DP|ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N6
cyclonev_lcell_comb \DP|ALU|Add0~17 (
// Equation(s):
// \DP|ALU|Add0~17_sumout  = SUM(( !\IN|CTRL|Q [5] $ (!\DP|Bin[1]~5_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [1]) ) + ( \DP|ALU|Add0~22  ))
// \DP|ALU|Add0~18  = CARRY(( !\IN|CTRL|Q [5] $ (!\DP|Bin[1]~5_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [1]) ) + ( \DP|ALU|Add0~22  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|REG_A|b [1]),
	.datad(!\DP|Bin[1]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DP|ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~17_sumout ),
	.cout(\DP|ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~17 .extended_lut = "off";
defparam \DP|ALU|Add0~17 .lut_mask = 64'h0000F3F3000055AA;
defparam \DP|ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N18
cyclonev_lcell_comb \DP|REG_C|b[1]~feeder (
// Equation(s):
// \DP|REG_C|b[1]~feeder_combout  = ( \DP|ALU|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[1]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N0
cyclonev_lcell_comb \DP|ALU|Mux14~0 (
// Equation(s):
// \DP|ALU|Mux14~0_combout  = ( !\IN|CTRL|Q [3] & ( (!\IN|CTRL|Q [5] & \DP|REG_A|b [1]) ) )

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [5]),
	.datac(!\DP|REG_A|b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux14~0 .extended_lut = "off";
defparam \DP|ALU|Mux14~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \DP|ALU|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N15
cyclonev_lcell_comb \DP|ALU|Mux14~1 (
// Equation(s):
// \DP|ALU|Mux14~1_combout  = ( \DP|ALU|Mux14~0_combout  & ( (\DP|Bin[1]~5_combout ) # (\IN|CTRL|Q [5]) ) ) # ( !\DP|ALU|Mux14~0_combout  & ( (\IN|CTRL|Q [5] & !\DP|Bin[1]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [5]),
	.datad(!\DP|Bin[1]~5_combout ),
	.datae(gnd),
	.dataf(!\DP|ALU|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux14~1 .extended_lut = "off";
defparam \DP|ALU|Mux14~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \DP|ALU|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N20
dffeas \DP|REG_C|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[1]~feeder_combout ),
	.asdata(\DP|ALU|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[1] .is_wysiwyg = "true";
defparam \DP|REG_C|b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N57
cyclonev_lcell_comb \DP|data_in[1]~1 (
// Equation(s):
// \DP|data_in[1]~1_combout  = ( \IN|DATA|Q [1] & ( \IN|CTRL|Q [4] ) ) # ( \IN|DATA|Q [1] & ( !\IN|CTRL|Q [4] & ( \DP|REG_C|b [1] ) ) ) # ( !\IN|DATA|Q [1] & ( !\IN|CTRL|Q [4] & ( \DP|REG_C|b [1] ) ) )

	.dataa(!\DP|REG_C|b [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IN|DATA|Q [1]),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[1]~1 .extended_lut = "off";
defparam \DP|data_in[1]~1 .lut_mask = 64'h555555550000FFFF;
defparam \DP|data_in[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N18
cyclonev_lcell_comb \DP|RF|Regs[2].Reg|b[1]~feeder (
// Equation(s):
// \DP|RF|Regs[2].Reg|b[1]~feeder_combout  = \DP|data_in[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|data_in[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[2].Reg|b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[1]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[2].Reg|b[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|RF|Regs[2].Reg|b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N15
cyclonev_lcell_comb \DP|RF|load[2] (
// Equation(s):
// \DP|RF|load [2] = ( \IN|CTRL|Q [0] & ( (\IN|CTRL|Q [2] & (!\IN|CTRL|Q [1] & !\IN|CTRL|Q [3])) ) )

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\IN|CTRL|Q [1]),
	.datad(!\IN|CTRL|Q [3]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|load [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|load[2] .extended_lut = "off";
defparam \DP|RF|load[2] .lut_mask = 64'h0000000030003000;
defparam \DP|RF|load[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N19
dffeas \DP|RF|Regs[2].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[2].Reg|b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[1] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \DP|RF|load[5] (
// Equation(s):
// \DP|RF|load [5] = ( \IN|CTRL|Q [3] & ( \IN|CTRL|Q [0] & ( (!\IN|CTRL|Q [2] & \IN|CTRL|Q [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [2]),
	.datad(!\IN|CTRL|Q [1]),
	.datae(!\IN|CTRL|Q [3]),
	.dataf(!\IN|CTRL|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|load [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|load[5] .extended_lut = "off";
defparam \DP|RF|load[5] .lut_mask = 64'h00000000000000F0;
defparam \DP|RF|load[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N14
dffeas \DP|RF|Regs[5].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[1] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N21
cyclonev_lcell_comb \DP|RF|Dec2|ShiftLeft0~2 (
// Equation(s):
// \DP|RF|Dec2|ShiftLeft0~2_combout  = ( \IN|CTRL|Q [1] & ( \IN|CTRL|Q [3] & ( !\IN|CTRL|Q [2] ) ) )

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IN|CTRL|Q [1]),
	.dataf(!\IN|CTRL|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Dec2|ShiftLeft0~2 .extended_lut = "off";
defparam \DP|RF|Dec2|ShiftLeft0~2 .lut_mask = 64'h000000000000CCCC;
defparam \DP|RF|Dec2|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N12
cyclonev_lcell_comb \DP|RF|Mux|b[1]~4 (
// Equation(s):
// \DP|RF|Mux|b[1]~4_combout  = ( \DP|RF|Dec2|ShiftLeft0~2_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~1_combout  & \DP|RF|Regs[2].Reg|b [1])) # (\DP|RF|Regs[5].Reg|b [1]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~2_combout  & ( (\DP|RF|Dec2|ShiftLeft0~1_combout  & 
// \DP|RF|Regs[2].Reg|b [1]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Regs[2].Reg|b [1]),
	.datad(!\DP|RF|Regs[5].Reg|b [1]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[1]~4 .extended_lut = "off";
defparam \DP|RF|Mux|b[1]~4 .lut_mask = 64'h0505050505FF05FF;
defparam \DP|RF|Mux|b[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N0
cyclonev_lcell_comb \DP|RF|load[6] (
// Equation(s):
// \DP|RF|load [6] = ( \IN|CTRL|Q [0] & ( (!\IN|CTRL|Q [1] & (\IN|CTRL|Q [2] & \IN|CTRL|Q [3])) ) )

	.dataa(!\IN|CTRL|Q [1]),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [2]),
	.datad(!\IN|CTRL|Q [3]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|load [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|load[6] .extended_lut = "off";
defparam \DP|RF|load[6] .lut_mask = 64'h00000000000A000A;
defparam \DP|RF|load[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N26
dffeas \DP|RF|Regs[6].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[1] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \DP|RF|load[7] (
// Equation(s):
// \DP|RF|load [7] = ( \IN|CTRL|Q [3] & ( \IN|CTRL|Q [0] & ( (\IN|CTRL|Q [2] & \IN|CTRL|Q [1]) ) ) )

	.dataa(!\IN|CTRL|Q [2]),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [1]),
	.datad(gnd),
	.datae(!\IN|CTRL|Q [3]),
	.dataf(!\IN|CTRL|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|load [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|load[7] .extended_lut = "off";
defparam \DP|RF|load[7] .lut_mask = 64'h0000000000000505;
defparam \DP|RF|load[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N44
dffeas \DP|RF|Regs[7].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[1] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N9
cyclonev_lcell_comb \DP|RF|Dec2|ShiftLeft0~3 (
// Equation(s):
// \DP|RF|Dec2|ShiftLeft0~3_combout  = ( !\IN|CTRL|Q [1] & ( (\IN|CTRL|Q [3] & \IN|CTRL|Q [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [3]),
	.datad(!\IN|CTRL|Q [2]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Dec2|ShiftLeft0~3 .extended_lut = "off";
defparam \DP|RF|Dec2|ShiftLeft0~3 .lut_mask = 64'h000F000F00000000;
defparam \DP|RF|Dec2|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N42
cyclonev_lcell_comb \DP|RF|Mux|b[1]~5 (
// Equation(s):
// \DP|RF|Mux|b[1]~5_combout  = ( \DP|RF|Regs[7].Reg|b [1] & ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( (\DP|RF|Regs[6].Reg|b [1]) # (\DP|RF|Dec2|ShiftLeft0~4_combout ) ) ) ) # ( !\DP|RF|Regs[7].Reg|b [1] & ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( 
// \DP|RF|Regs[6].Reg|b [1] ) ) ) # ( \DP|RF|Regs[7].Reg|b [1] & ( !\DP|RF|Dec2|ShiftLeft0~3_combout  & ( \DP|RF|Dec2|ShiftLeft0~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datac(!\DP|RF|Regs[6].Reg|b [1]),
	.datad(gnd),
	.datae(!\DP|RF|Regs[7].Reg|b [1]),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[1]~5 .extended_lut = "off";
defparam \DP|RF|Mux|b[1]~5 .lut_mask = 64'h000033330F0F3F3F;
defparam \DP|RF|Mux|b[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N0
cyclonev_lcell_comb \DP|RF|Regs[4].Reg|b[1]~feeder (
// Equation(s):
// \DP|RF|Regs[4].Reg|b[1]~feeder_combout  = \DP|data_in[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|data_in[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[4].Reg|b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[1]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[4].Reg|b[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|RF|Regs[4].Reg|b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N12
cyclonev_lcell_comb \DP|RF|load[4] (
// Equation(s):
// \DP|RF|load [4] = ( \IN|CTRL|Q [0] & ( (!\IN|CTRL|Q [2] & (!\IN|CTRL|Q [1] & \IN|CTRL|Q [3])) ) )

	.dataa(!\IN|CTRL|Q [2]),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [1]),
	.datad(!\IN|CTRL|Q [3]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|load [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|load[4] .extended_lut = "off";
defparam \DP|RF|load[4] .lut_mask = 64'h0000000000A000A0;
defparam \DP|RF|load[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N2
dffeas \DP|RF|Regs[4].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[4].Reg|b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[1] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N3
cyclonev_lcell_comb \DP|RF|load[0] (
// Equation(s):
// \DP|RF|load [0] = ( \IN|CTRL|Q [0] & ( (!\IN|CTRL|Q [1] & (!\IN|CTRL|Q [2] & !\IN|CTRL|Q [3])) ) )

	.dataa(!\IN|CTRL|Q [1]),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [2]),
	.datad(!\IN|CTRL|Q [3]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|load [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|load[0] .extended_lut = "off";
defparam \DP|RF|load[0] .lut_mask = 64'h00000000A000A000;
defparam \DP|RF|load[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N38
dffeas \DP|RF|Regs[0].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[1] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N54
cyclonev_lcell_comb \DP|RF|load[1] (
// Equation(s):
// \DP|RF|load [1] = ( \IN|CTRL|Q [0] & ( (!\IN|CTRL|Q [3] & (\IN|CTRL|Q [1] & !\IN|CTRL|Q [2])) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [1]),
	.datad(!\IN|CTRL|Q [2]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|load [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|load[1] .extended_lut = "off";
defparam \DP|RF|load[1] .lut_mask = 64'h000000000A000A00;
defparam \DP|RF|load[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N44
dffeas \DP|RF|Regs[1].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[1] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N36
cyclonev_lcell_comb \DP|RF|Mux|b[1]~3 (
// Equation(s):
// \DP|RF|Mux|b[1]~3_combout  = ( \DP|RF|Regs[0].Reg|b [1] & ( \DP|RF|Regs[1].Reg|b [1] & ( (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q [3]) # ((!\IN|CTRL|Q [1] & \DP|RF|Regs[4].Reg|b [1])))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [1] & ( \DP|RF|Regs[1].Reg|b [1] & ( 
// (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q [3] & (\IN|CTRL|Q [1])) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & \DP|RF|Regs[4].Reg|b [1])))) ) ) ) # ( \DP|RF|Regs[0].Reg|b [1] & ( !\DP|RF|Regs[1].Reg|b [1] & ( (!\IN|CTRL|Q [1] & (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q [3]) # 
// (\DP|RF|Regs[4].Reg|b [1])))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [1] & ( !\DP|RF|Regs[1].Reg|b [1] & ( (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [1] & !\IN|CTRL|Q [2]))) ) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\IN|CTRL|Q [1]),
	.datac(!\DP|RF|Regs[4].Reg|b [1]),
	.datad(!\IN|CTRL|Q [2]),
	.datae(!\DP|RF|Regs[0].Reg|b [1]),
	.dataf(!\DP|RF|Regs[1].Reg|b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[1]~3 .extended_lut = "off";
defparam \DP|RF|Mux|b[1]~3 .lut_mask = 64'h04008C002600AE00;
defparam \DP|RF|Mux|b[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \DP|RF|load[3] (
// Equation(s):
// \DP|RF|load [3] = ( \IN|CTRL|Q [2] & ( (\IN|CTRL|Q [1] & (\IN|CTRL|Q [0] & !\IN|CTRL|Q [3])) ) )

	.dataa(!\IN|CTRL|Q [1]),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [0]),
	.datad(!\IN|CTRL|Q [3]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|load [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|load[3] .extended_lut = "off";
defparam \DP|RF|load[3] .lut_mask = 64'h0000000005000500;
defparam \DP|RF|load[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N50
dffeas \DP|RF|Regs[3].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[1] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N51
cyclonev_lcell_comb \DP|RF|Dec2|ShiftLeft0~0 (
// Equation(s):
// \DP|RF|Dec2|ShiftLeft0~0_combout  = ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [3] & \IN|CTRL|Q [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [3]),
	.datad(!\IN|CTRL|Q [2]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Dec2|ShiftLeft0~0 .extended_lut = "off";
defparam \DP|RF|Dec2|ShiftLeft0~0 .lut_mask = 64'h0000000000F000F0;
defparam \DP|RF|Dec2|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N48
cyclonev_lcell_comb \DP|RF|Mux|b[1] (
// Equation(s):
// \DP|RF|Mux|b [1] = ( \DP|RF|Dec2|ShiftLeft0~0_combout  & ( (((\DP|RF|Regs[3].Reg|b [1]) # (\DP|RF|Mux|b[1]~3_combout )) # (\DP|RF|Mux|b[1]~5_combout )) # (\DP|RF|Mux|b[1]~4_combout ) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~0_combout  & ( 
// ((\DP|RF|Mux|b[1]~3_combout ) # (\DP|RF|Mux|b[1]~5_combout )) # (\DP|RF|Mux|b[1]~4_combout ) ) )

	.dataa(!\DP|RF|Mux|b[1]~4_combout ),
	.datab(!\DP|RF|Mux|b[1]~5_combout ),
	.datac(!\DP|RF|Mux|b[1]~3_combout ),
	.datad(!\DP|RF|Regs[3].Reg|b [1]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[1] .extended_lut = "off";
defparam \DP|RF|Mux|b[1] .lut_mask = 64'h7F7F7F7F7FFF7FFF;
defparam \DP|RF|Mux|b[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N14
dffeas \DP|REG_B|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[1] .is_wysiwyg = "true";
defparam \DP|REG_B|b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N39
cyclonev_lcell_comb \DP|SF|Mux15~0 (
// Equation(s):
// \DP|SF|Mux15~0_combout  = ( \DP|REG_B|b [1] & ( ((!\IN|CTRL|Q [1] & \DP|REG_B|b [0])) # (\IN|CTRL|Q [2]) ) ) # ( !\DP|REG_B|b [1] & ( (!\IN|CTRL|Q [1] & (!\IN|CTRL|Q [2] & \DP|REG_B|b [0])) ) )

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [1]),
	.datac(!\IN|CTRL|Q [2]),
	.datad(!\DP|REG_B|b [0]),
	.datae(gnd),
	.dataf(!\DP|REG_B|b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|SF|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|SF|Mux15~0 .extended_lut = "off";
defparam \DP|SF|Mux15~0 .lut_mask = 64'h00C000C00FCF0FCF;
defparam \DP|SF|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N24
cyclonev_lcell_comb \DP|REG_C|b[0]~feeder (
// Equation(s):
// \DP|REG_C|b[0]~feeder_combout  = ( \DP|ALU|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[0]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N57
cyclonev_lcell_comb \DP|ALU|Mux15~0 (
// Equation(s):
// \DP|ALU|Mux15~0_combout  = ( \IN|CTRL|Q [4] & ( (!\IN|CTRL|Q [5] & (\IN|DATA|Q [0] & \DP|Ain[0]~0_combout )) # (\IN|CTRL|Q [5] & (!\IN|DATA|Q [0])) ) ) # ( !\IN|CTRL|Q [4] & ( (!\DP|SF|Mux15~0_combout  & (\IN|CTRL|Q [5])) # (\DP|SF|Mux15~0_combout  & 
// (!\IN|CTRL|Q [5] & \DP|Ain[0]~0_combout )) ) )

	.dataa(!\DP|SF|Mux15~0_combout ),
	.datab(!\IN|CTRL|Q [5]),
	.datac(!\IN|DATA|Q [0]),
	.datad(!\DP|Ain[0]~0_combout ),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux15~0 .extended_lut = "off";
defparam \DP|ALU|Mux15~0 .lut_mask = 64'h22662266303C303C;
defparam \DP|ALU|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N26
dffeas \DP|REG_C|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[0]~feeder_combout ),
	.asdata(\DP|ALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[0] .is_wysiwyg = "true";
defparam \DP|REG_C|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N9
cyclonev_lcell_comb \DP|data_in[0]~5 (
// Equation(s):
// \DP|data_in[0]~5_combout  = ( \DP|REG_C|b [0] & ( \IN|CTRL|Q [4] & ( \IN|DATA|Q [0] ) ) ) # ( !\DP|REG_C|b [0] & ( \IN|CTRL|Q [4] & ( \IN|DATA|Q [0] ) ) ) # ( \DP|REG_C|b [0] & ( !\IN|CTRL|Q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|DATA|Q [0]),
	.datad(gnd),
	.datae(!\DP|REG_C|b [0]),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[0]~5 .extended_lut = "off";
defparam \DP|data_in[0]~5 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \DP|data_in[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N43
dffeas \DP|RF|Regs[6].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[0] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N32
dffeas \DP|RF|Regs[7].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[0] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N30
cyclonev_lcell_comb \DP|RF|Mux|b[0]~17 (
// Equation(s):
// \DP|RF|Mux|b[0]~17_combout  = ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~4_combout  & \DP|RF|Regs[7].Reg|b [0])) # (\DP|RF|Regs[6].Reg|b [0]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~3_combout  & ( (\DP|RF|Dec2|ShiftLeft0~4_combout  & 
// \DP|RF|Regs[7].Reg|b [0]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Regs[6].Reg|b [0]),
	.datad(!\DP|RF|Regs[7].Reg|b [0]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[0]~17 .extended_lut = "off";
defparam \DP|RF|Mux|b[0]~17 .lut_mask = 64'h005500550F5F0F5F;
defparam \DP|RF|Mux|b[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N19
dffeas \DP|RF|Regs[4].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[0] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N26
dffeas \DP|RF|Regs[1].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[0] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N8
dffeas \DP|RF|Regs[0].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[0] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N6
cyclonev_lcell_comb \DP|RF|Mux|b[0]~15 (
// Equation(s):
// \DP|RF|Mux|b[0]~15_combout  = ( \DP|RF|Regs[0].Reg|b [0] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & ((!\IN|CTRL|Q [1]) # ((\DP|RF|Regs[1].Reg|b [0])))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [0]))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [0] 
// & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & (\IN|CTRL|Q [1] & ((\DP|RF|Regs[1].Reg|b [0])))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [0]))) ) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\IN|CTRL|Q [1]),
	.datac(!\DP|RF|Regs[4].Reg|b [0]),
	.datad(!\DP|RF|Regs[1].Reg|b [0]),
	.datae(!\DP|RF|Regs[0].Reg|b [0]),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[0]~15 .extended_lut = "off";
defparam \DP|RF|Mux|b[0]~15 .lut_mask = 64'h04268CAE00000000;
defparam \DP|RF|Mux|b[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N3
cyclonev_lcell_comb \DP|RF|Regs[2].Reg|b[0]~feeder (
// Equation(s):
// \DP|RF|Regs[2].Reg|b[0]~feeder_combout  = \DP|data_in[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|data_in[0]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[2].Reg|b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[0]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[2].Reg|b[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|RF|Regs[2].Reg|b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N5
dffeas \DP|RF|Regs[2].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[2].Reg|b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[0] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N14
dffeas \DP|RF|Regs[5].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[0] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N12
cyclonev_lcell_comb \DP|RF|Mux|b[0]~16 (
// Equation(s):
// \DP|RF|Mux|b[0]~16_combout  = ( \DP|RF|Dec2|ShiftLeft0~2_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~1_combout  & \DP|RF|Regs[2].Reg|b [0])) # (\DP|RF|Regs[5].Reg|b [0]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~2_combout  & ( (\DP|RF|Dec2|ShiftLeft0~1_combout  & 
// \DP|RF|Regs[2].Reg|b [0]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Regs[2].Reg|b [0]),
	.datad(!\DP|RF|Regs[5].Reg|b [0]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[0]~16 .extended_lut = "off";
defparam \DP|RF|Mux|b[0]~16 .lut_mask = 64'h0505050505FF05FF;
defparam \DP|RF|Mux|b[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N26
dffeas \DP|RF|Regs[3].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[0] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N24
cyclonev_lcell_comb \DP|RF|Mux|b[0] (
// Equation(s):
// \DP|RF|Mux|b [0] = ( \DP|RF|Dec2|ShiftLeft0~0_combout  & ( (((\DP|RF|Regs[3].Reg|b [0]) # (\DP|RF|Mux|b[0]~16_combout )) # (\DP|RF|Mux|b[0]~15_combout )) # (\DP|RF|Mux|b[0]~17_combout ) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~0_combout  & ( 
// ((\DP|RF|Mux|b[0]~16_combout ) # (\DP|RF|Mux|b[0]~15_combout )) # (\DP|RF|Mux|b[0]~17_combout ) ) )

	.dataa(!\DP|RF|Mux|b[0]~17_combout ),
	.datab(!\DP|RF|Mux|b[0]~15_combout ),
	.datac(!\DP|RF|Mux|b[0]~16_combout ),
	.datad(!\DP|RF|Regs[3].Reg|b [0]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[0] .extended_lut = "off";
defparam \DP|RF|Mux|b[0] .lut_mask = 64'h7F7F7F7F7FFF7FFF;
defparam \DP|RF|Mux|b[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N56
dffeas \DP|REG_B|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[0] .is_wysiwyg = "true";
defparam \DP|REG_B|b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N33
cyclonev_lcell_comb \DP|Bin[2]~1 (
// Equation(s):
// \DP|Bin[2]~1_combout  = ( !\IN|CTRL|Q [2] & ( !\IN|CTRL|Q [4] ) )

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[2]~1 .extended_lut = "off";
defparam \DP|Bin[2]~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \DP|Bin[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N2
dffeas \DP|REG_A|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[2] .is_wysiwyg = "true";
defparam \DP|REG_A|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N47
dffeas \DP|REG_A|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[4] .is_wysiwyg = "true";
defparam \DP|REG_A|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N35
dffeas \DP|REG_A|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[5] .is_wysiwyg = "true";
defparam \DP|REG_A|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N50
dffeas \DP|REG_A|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[6] .is_wysiwyg = "true";
defparam \DP|REG_A|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N14
dffeas \DP|REG_A|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[12] .is_wysiwyg = "true";
defparam \DP|REG_A|b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N47
dffeas \DP|REG_A|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[13] .is_wysiwyg = "true";
defparam \DP|REG_A|b[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N53
dffeas \DP|REG_A|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[14] .is_wysiwyg = "true";
defparam \DP|REG_A|b[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N54
cyclonev_lcell_comb \DP|SF|Mux0~0 (
// Equation(s):
// \DP|SF|Mux0~0_combout  = ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & ((\DP|REG_B|b [14]))) # (\IN|CTRL|Q [2] & (\DP|REG_B|b [15])) ) ) # ( !\IN|CTRL|Q [1] & ( (\DP|REG_B|b [15] & !\IN|CTRL|Q [2]) ) )

	.dataa(!\DP|REG_B|b [15]),
	.datab(!\DP|REG_B|b [14]),
	.datac(!\IN|CTRL|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|SF|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|SF|Mux0~0 .extended_lut = "off";
defparam \DP|SF|Mux0~0 .lut_mask = 64'h5050505035353535;
defparam \DP|SF|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N38
dffeas \DP|REG_A|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[15] .is_wysiwyg = "true";
defparam \DP|REG_A|b[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N47
dffeas \DP|REG_A|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[11] .is_wysiwyg = "true";
defparam \DP|REG_A|b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N29
dffeas \DP|REG_A|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[10] .is_wysiwyg = "true";
defparam \DP|REG_A|b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N17
dffeas \DP|REG_A|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[9] .is_wysiwyg = "true";
defparam \DP|REG_A|b[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N50
dffeas \DP|REG_A|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[8] .is_wysiwyg = "true";
defparam \DP|REG_A|b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N11
dffeas \DP|REG_A|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[7] .is_wysiwyg = "true";
defparam \DP|REG_A|b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N14
dffeas \DP|REG_A|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_A|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_A|b[3] .is_wysiwyg = "true";
defparam \DP|REG_A|b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N9
cyclonev_lcell_comb \DP|ALU|Add0~37 (
// Equation(s):
// \DP|ALU|Add0~37_sumout  = SUM(( !\IN|CTRL|Q [5] $ (!\DP|Bin[2]~2_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [2]) ) + ( \DP|ALU|Add0~18  ))
// \DP|ALU|Add0~38  = CARRY(( !\IN|CTRL|Q [5] $ (!\DP|Bin[2]~2_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [2]) ) + ( \DP|ALU|Add0~18  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|REG_A|b [2]),
	.datad(!\DP|Bin[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DP|ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~37_sumout ),
	.cout(\DP|ALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~37 .extended_lut = "off";
defparam \DP|ALU|Add0~37 .lut_mask = 64'h0000F3F3000055AA;
defparam \DP|ALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N12
cyclonev_lcell_comb \DP|ALU|Add0~41 (
// Equation(s):
// \DP|ALU|Add0~41_sumout  = SUM(( !\IN|CTRL|Q [5] $ (!\DP|Bin[3]~3_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [3]) ) + ( \DP|ALU|Add0~38  ))
// \DP|ALU|Add0~42  = CARRY(( !\IN|CTRL|Q [5] $ (!\DP|Bin[3]~3_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [3]) ) + ( \DP|ALU|Add0~38  ))

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\IN|CTRL|Q [5]),
	.datad(!\DP|Bin[3]~3_combout ),
	.datae(gnd),
	.dataf(!\DP|REG_A|b [3]),
	.datag(gnd),
	.cin(\DP|ALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~41_sumout ),
	.cout(\DP|ALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~41 .extended_lut = "off";
defparam \DP|ALU|Add0~41 .lut_mask = 64'h0000FF3300000FF0;
defparam \DP|ALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N15
cyclonev_lcell_comb \DP|ALU|Add0~45 (
// Equation(s):
// \DP|ALU|Add0~45_sumout  = SUM(( !\IN|CTRL|Q [5] $ (!\DP|Bin[4]~4_combout ) ) + ( (\DP|REG_A|b [4] & !\IN|CTRL|Q [3]) ) + ( \DP|ALU|Add0~42  ))
// \DP|ALU|Add0~46  = CARRY(( !\IN|CTRL|Q [5] $ (!\DP|Bin[4]~4_combout ) ) + ( (\DP|REG_A|b [4] & !\IN|CTRL|Q [3]) ) + ( \DP|ALU|Add0~42  ))

	.dataa(!\DP|REG_A|b [4]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\IN|CTRL|Q [5]),
	.datad(!\DP|Bin[4]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DP|ALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~45_sumout ),
	.cout(\DP|ALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~45 .extended_lut = "off";
defparam \DP|ALU|Add0~45 .lut_mask = 64'h0000BBBB00000FF0;
defparam \DP|ALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N18
cyclonev_lcell_comb \DP|ALU|Add0~29 (
// Equation(s):
// \DP|ALU|Add0~29_sumout  = SUM(( !\IN|CTRL|Q [5] $ (!\DP|Bin[5]~8_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [5]) ) + ( \DP|ALU|Add0~46  ))
// \DP|ALU|Add0~30  = CARRY(( !\IN|CTRL|Q [5] $ (!\DP|Bin[5]~8_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [5]) ) + ( \DP|ALU|Add0~46  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|REG_A|b [5]),
	.datad(!\DP|Bin[5]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DP|ALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~29_sumout ),
	.cout(\DP|ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~29 .extended_lut = "off";
defparam \DP|ALU|Add0~29 .lut_mask = 64'h0000F3F3000055AA;
defparam \DP|ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N21
cyclonev_lcell_comb \DP|ALU|Add0~33 (
// Equation(s):
// \DP|ALU|Add0~33_sumout  = SUM(( !\IN|CTRL|Q [5] $ (!\DP|Bin[6]~7_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [6]) ) + ( \DP|ALU|Add0~30  ))
// \DP|ALU|Add0~34  = CARRY(( !\IN|CTRL|Q [5] $ (!\DP|Bin[6]~7_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [6]) ) + ( \DP|ALU|Add0~30  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|REG_A|b [6]),
	.datad(!\DP|Bin[6]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DP|ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~33_sumout ),
	.cout(\DP|ALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~33 .extended_lut = "off";
defparam \DP|ALU|Add0~33 .lut_mask = 64'h0000F3F3000055AA;
defparam \DP|ALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N24
cyclonev_lcell_comb \DP|ALU|Add0~61 (
// Equation(s):
// \DP|ALU|Add0~61_sumout  = SUM(( (!\IN|CTRL|Q [3] & \DP|REG_A|b [7]) ) + ( !\IN|CTRL|Q [5] $ (!\DP|Bin[7]~6_combout ) ) + ( \DP|ALU|Add0~34  ))
// \DP|ALU|Add0~62  = CARRY(( (!\IN|CTRL|Q [3] & \DP|REG_A|b [7]) ) + ( !\IN|CTRL|Q [5] $ (!\DP|Bin[7]~6_combout ) ) + ( \DP|ALU|Add0~34  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|Bin[7]~6_combout ),
	.datad(!\DP|REG_A|b [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DP|ALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~61_sumout ),
	.cout(\DP|ALU|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~61 .extended_lut = "off";
defparam \DP|ALU|Add0~61 .lut_mask = 64'h0000A5A5000000CC;
defparam \DP|ALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N27
cyclonev_lcell_comb \DP|ALU|Add0~49 (
// Equation(s):
// \DP|ALU|Add0~49_sumout  = SUM(( !\IN|CTRL|Q [5] $ (!\DP|Bin[8]~13_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [8]) ) + ( \DP|ALU|Add0~62  ))
// \DP|ALU|Add0~50  = CARRY(( !\IN|CTRL|Q [5] $ (!\DP|Bin[8]~13_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [8]) ) + ( \DP|ALU|Add0~62  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [3]),
	.datad(!\DP|Bin[8]~13_combout ),
	.datae(gnd),
	.dataf(!\DP|REG_A|b [8]),
	.datag(gnd),
	.cin(\DP|ALU|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~49_sumout ),
	.cout(\DP|ALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~49 .extended_lut = "off";
defparam \DP|ALU|Add0~49 .lut_mask = 64'h0000FF0F000055AA;
defparam \DP|ALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N30
cyclonev_lcell_comb \DP|ALU|Add0~53 (
// Equation(s):
// \DP|ALU|Add0~53_sumout  = SUM(( !\IN|CTRL|Q [5] $ (!\DP|Bin[9]~14_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [9]) ) + ( \DP|ALU|Add0~50  ))
// \DP|ALU|Add0~54  = CARRY(( !\IN|CTRL|Q [5] $ (!\DP|Bin[9]~14_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [9]) ) + ( \DP|ALU|Add0~50  ))

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\IN|CTRL|Q [5]),
	.datad(!\DP|Bin[9]~14_combout ),
	.datae(gnd),
	.dataf(!\DP|REG_A|b [9]),
	.datag(gnd),
	.cin(\DP|ALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~53_sumout ),
	.cout(\DP|ALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~53 .extended_lut = "off";
defparam \DP|ALU|Add0~53 .lut_mask = 64'h0000FF3300000FF0;
defparam \DP|ALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N33
cyclonev_lcell_comb \DP|ALU|Add0~57 (
// Equation(s):
// \DP|ALU|Add0~57_sumout  = SUM(( (!\IN|CTRL|Q [3] & \DP|REG_A|b [10]) ) + ( !\IN|CTRL|Q [5] $ (!\DP|Bin[10]~15_combout ) ) + ( \DP|ALU|Add0~54  ))
// \DP|ALU|Add0~58  = CARRY(( (!\IN|CTRL|Q [3] & \DP|REG_A|b [10]) ) + ( !\IN|CTRL|Q [5] $ (!\DP|Bin[10]~15_combout ) ) + ( \DP|ALU|Add0~54  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|Bin[10]~15_combout ),
	.datad(!\DP|REG_A|b [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DP|ALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~57_sumout ),
	.cout(\DP|ALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~57 .extended_lut = "off";
defparam \DP|ALU|Add0~57 .lut_mask = 64'h0000A5A5000000CC;
defparam \DP|ALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N36
cyclonev_lcell_comb \DP|ALU|Add0~5 (
// Equation(s):
// \DP|ALU|Add0~5_sumout  = SUM(( !\IN|CTRL|Q [5] $ (!\DP|Bin[11]~11_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [11]) ) + ( \DP|ALU|Add0~58  ))
// \DP|ALU|Add0~6  = CARRY(( !\IN|CTRL|Q [5] $ (!\DP|Bin[11]~11_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [11]) ) + ( \DP|ALU|Add0~58  ))

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\IN|CTRL|Q [5]),
	.datad(!\DP|Bin[11]~11_combout ),
	.datae(gnd),
	.dataf(!\DP|REG_A|b [11]),
	.datag(gnd),
	.cin(\DP|ALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~5_sumout ),
	.cout(\DP|ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~5 .extended_lut = "off";
defparam \DP|ALU|Add0~5 .lut_mask = 64'h0000FF3300000FF0;
defparam \DP|ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N39
cyclonev_lcell_comb \DP|ALU|Add0~9 (
// Equation(s):
// \DP|ALU|Add0~9_sumout  = SUM(( !\IN|CTRL|Q [5] $ (!\DP|Bin[12]~12_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [12]) ) + ( \DP|ALU|Add0~6  ))
// \DP|ALU|Add0~10  = CARRY(( !\IN|CTRL|Q [5] $ (!\DP|Bin[12]~12_combout ) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [12]) ) + ( \DP|ALU|Add0~6  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|REG_A|b [12]),
	.datad(!\DP|Bin[12]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DP|ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~9_sumout ),
	.cout(\DP|ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~9 .extended_lut = "off";
defparam \DP|ALU|Add0~9 .lut_mask = 64'h0000F3F3000055AA;
defparam \DP|ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N42
cyclonev_lcell_comb \DP|ALU|Add0~13 (
// Equation(s):
// \DP|ALU|Add0~13_sumout  = SUM(( (!\IN|CTRL|Q [3] & \DP|REG_A|b [13]) ) + ( !\IN|CTRL|Q [5] $ (!\DP|Bin[13]~10_combout ) ) + ( \DP|ALU|Add0~10  ))
// \DP|ALU|Add0~14  = CARRY(( (!\IN|CTRL|Q [3] & \DP|REG_A|b [13]) ) + ( !\IN|CTRL|Q [5] $ (!\DP|Bin[13]~10_combout ) ) + ( \DP|ALU|Add0~10  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [3]),
	.datad(!\DP|REG_A|b [13]),
	.datae(gnd),
	.dataf(!\DP|Bin[13]~10_combout ),
	.datag(gnd),
	.cin(\DP|ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~13_sumout ),
	.cout(\DP|ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~13 .extended_lut = "off";
defparam \DP|ALU|Add0~13 .lut_mask = 64'h0000AA55000000F0;
defparam \DP|ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N45
cyclonev_lcell_comb \DP|ALU|Add0~25 (
// Equation(s):
// \DP|ALU|Add0~25_sumout  = SUM(( (!\IN|CTRL|Q [3] & \DP|REG_A|b [14]) ) + ( !\IN|CTRL|Q [5] $ (!\DP|Bin[14]~9_combout ) ) + ( \DP|ALU|Add0~14  ))
// \DP|ALU|Add0~26  = CARRY(( (!\IN|CTRL|Q [3] & \DP|REG_A|b [14]) ) + ( !\IN|CTRL|Q [5] $ (!\DP|Bin[14]~9_combout ) ) + ( \DP|ALU|Add0~14  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|REG_A|b [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Bin[14]~9_combout ),
	.datag(gnd),
	.cin(\DP|ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~25_sumout ),
	.cout(\DP|ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~25 .extended_lut = "off";
defparam \DP|ALU|Add0~25 .lut_mask = 64'h0000AA5500000C0C;
defparam \DP|ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N48
cyclonev_lcell_comb \DP|ALU|Add0~1 (
// Equation(s):
// \DP|ALU|Add0~1_sumout  = SUM(( !\IN|CTRL|Q [5] $ (((!\DP|SF|Mux0~0_combout ) # (\IN|CTRL|Q [4]))) ) + ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [15]) ) + ( \DP|ALU|Add0~26  ))

	.dataa(!\IN|CTRL|Q [5]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\IN|CTRL|Q [4]),
	.datad(!\DP|SF|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\DP|REG_A|b [15]),
	.datag(gnd),
	.cin(\DP|ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALU|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Add0~1 .extended_lut = "off";
defparam \DP|ALU|Add0~1 .lut_mask = 64'h0000FF33000055A5;
defparam \DP|ALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N21
cyclonev_lcell_comb \DP|REG_C|b[15]~feeder (
// Equation(s):
// \DP|REG_C|b[15]~feeder_combout  = ( \DP|ALU|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[15]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N3
cyclonev_lcell_comb \DP|ALU|Mux0~1 (
// Equation(s):
// \DP|ALU|Mux0~1_combout  = ( !\IN|CTRL|Q [5] & ( (\DP|REG_A|b [15] & !\IN|CTRL|Q [3]) ) )

	.dataa(!\DP|REG_A|b [15]),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux0~1 .extended_lut = "off";
defparam \DP|ALU|Mux0~1 .lut_mask = 64'h5050505000000000;
defparam \DP|ALU|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N0
cyclonev_lcell_comb \DP|ALU|Mux0~0 (
// Equation(s):
// \DP|ALU|Mux0~0_combout  = ( \IN|CTRL|Q [2] & ( (\IN|CTRL|Q [1] & (\DP|REG_B|b [15] & !\IN|CTRL|Q [4])) ) ) # ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [4] & ((!\IN|CTRL|Q [1] & (\DP|REG_B|b [15])) # (\IN|CTRL|Q [1] & ((\DP|REG_B|b [14]))))) ) )

	.dataa(!\IN|CTRL|Q [1]),
	.datab(!\DP|REG_B|b [15]),
	.datac(!\DP|REG_B|b [14]),
	.datad(!\IN|CTRL|Q [4]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux0~0 .extended_lut = "off";
defparam \DP|ALU|Mux0~0 .lut_mask = 64'h2700270011001100;
defparam \DP|ALU|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N3
cyclonev_lcell_comb \DP|ALU|Mux0~2 (
// Equation(s):
// \DP|ALU|Mux0~2_combout  = ( \DP|ALU|Mux0~1_combout  & ( \DP|ALU|Mux0~0_combout  ) ) # ( \DP|ALU|Mux0~1_combout  & ( !\DP|ALU|Mux0~0_combout  & ( \IN|CTRL|Q [5] ) ) ) # ( !\DP|ALU|Mux0~1_combout  & ( !\DP|ALU|Mux0~0_combout  & ( \IN|CTRL|Q [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IN|CTRL|Q [5]),
	.datae(!\DP|ALU|Mux0~1_combout ),
	.dataf(!\DP|ALU|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux0~2 .extended_lut = "off";
defparam \DP|ALU|Mux0~2 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \DP|ALU|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N23
dffeas \DP|REG_C|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[15]~feeder_combout ),
	.asdata(\DP|ALU|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[15] .is_wysiwyg = "true";
defparam \DP|REG_C|b[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N27
cyclonev_lcell_comb \DP|data_in[15]~11 (
// Equation(s):
// \DP|data_in[15]~11_combout  = ( !\IN|CTRL|Q [4] & ( \DP|REG_C|b [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DP|REG_C|b [15]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[15]~11 .extended_lut = "off";
defparam \DP|data_in[15]~11 .lut_mask = 64'h00FF00FF00000000;
defparam \DP|data_in[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N32
dffeas \DP|RF|Regs[5].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[15]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[15] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N20
dffeas \DP|RF|Regs[2].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[15]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[15] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N30
cyclonev_lcell_comb \DP|RF|Mux|b[15]~34 (
// Equation(s):
// \DP|RF|Mux|b[15]~34_combout  = ( \DP|RF|Regs[2].Reg|b [15] & ( ((\DP|RF|Dec2|ShiftLeft0~2_combout  & \DP|RF|Regs[5].Reg|b [15])) # (\DP|RF|Dec2|ShiftLeft0~1_combout ) ) ) # ( !\DP|RF|Regs[2].Reg|b [15] & ( (\DP|RF|Dec2|ShiftLeft0~2_combout  & 
// \DP|RF|Regs[5].Reg|b [15]) ) )

	.dataa(gnd),
	.datab(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datac(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datad(!\DP|RF|Regs[5].Reg|b [15]),
	.datae(gnd),
	.dataf(!\DP|RF|Regs[2].Reg|b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[15]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[15]~34 .extended_lut = "off";
defparam \DP|RF|Mux|b[15]~34 .lut_mask = 64'h003300330F3F0F3F;
defparam \DP|RF|Mux|b[15]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N23
dffeas \DP|RF|Regs[6].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[15]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[15] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N35
dffeas \DP|RF|Regs[7].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[15]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[15] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N33
cyclonev_lcell_comb \DP|RF|Mux|b[15]~35 (
// Equation(s):
// \DP|RF|Mux|b[15]~35_combout  = ( \DP|RF|Regs[7].Reg|b [15] & ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( (\DP|RF|Regs[6].Reg|b [15]) # (\DP|RF|Dec2|ShiftLeft0~4_combout ) ) ) ) # ( !\DP|RF|Regs[7].Reg|b [15] & ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( 
// \DP|RF|Regs[6].Reg|b [15] ) ) ) # ( \DP|RF|Regs[7].Reg|b [15] & ( !\DP|RF|Dec2|ShiftLeft0~3_combout  & ( \DP|RF|Dec2|ShiftLeft0~4_combout  ) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DP|RF|Regs[6].Reg|b [15]),
	.datae(!\DP|RF|Regs[7].Reg|b [15]),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[15]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[15]~35 .extended_lut = "off";
defparam \DP|RF|Mux|b[15]~35 .lut_mask = 64'h0000555500FF55FF;
defparam \DP|RF|Mux|b[15]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N50
dffeas \DP|RF|Regs[3].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[15]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[15] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N1
dffeas \DP|RF|Regs[4].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[15]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[15] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N24
cyclonev_lcell_comb \DP|RF|Regs[1].Reg|b[15]~feeder (
// Equation(s):
// \DP|RF|Regs[1].Reg|b[15]~feeder_combout  = \DP|data_in[15]~11_combout 

	.dataa(gnd),
	.datab(!\DP|data_in[15]~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[1].Reg|b[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[15]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[1].Reg|b[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \DP|RF|Regs[1].Reg|b[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N26
dffeas \DP|RF|Regs[1].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[1].Reg|b[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[15] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N20
dffeas \DP|RF|Regs[0].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[15]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[15] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N18
cyclonev_lcell_comb \DP|RF|Mux|b[15]~33 (
// Equation(s):
// \DP|RF|Mux|b[15]~33_combout  = ( \DP|RF|Regs[0].Reg|b [15] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & ((!\IN|CTRL|Q [1]) # ((\DP|RF|Regs[1].Reg|b [15])))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [15]))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b 
// [15] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & (\IN|CTRL|Q [1] & ((\DP|RF|Regs[1].Reg|b [15])))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [15]))) ) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\IN|CTRL|Q [1]),
	.datac(!\DP|RF|Regs[4].Reg|b [15]),
	.datad(!\DP|RF|Regs[1].Reg|b [15]),
	.datae(!\DP|RF|Regs[0].Reg|b [15]),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[15]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[15]~33 .extended_lut = "off";
defparam \DP|RF|Mux|b[15]~33 .lut_mask = 64'h04268CAE00000000;
defparam \DP|RF|Mux|b[15]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N48
cyclonev_lcell_comb \DP|RF|Mux|b[15] (
// Equation(s):
// \DP|RF|Mux|b [15] = ( \DP|RF|Regs[3].Reg|b [15] & ( \DP|RF|Mux|b[15]~33_combout  ) ) # ( !\DP|RF|Regs[3].Reg|b [15] & ( \DP|RF|Mux|b[15]~33_combout  ) ) # ( \DP|RF|Regs[3].Reg|b [15] & ( !\DP|RF|Mux|b[15]~33_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~0_combout 
// ) # (\DP|RF|Mux|b[15]~35_combout )) # (\DP|RF|Mux|b[15]~34_combout ) ) ) ) # ( !\DP|RF|Regs[3].Reg|b [15] & ( !\DP|RF|Mux|b[15]~33_combout  & ( (\DP|RF|Mux|b[15]~35_combout ) # (\DP|RF|Mux|b[15]~34_combout ) ) ) )

	.dataa(!\DP|RF|Mux|b[15]~34_combout ),
	.datab(!\DP|RF|Mux|b[15]~35_combout ),
	.datac(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datad(gnd),
	.datae(!\DP|RF|Regs[3].Reg|b [15]),
	.dataf(!\DP|RF|Mux|b[15]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[15] .extended_lut = "off";
defparam \DP|RF|Mux|b[15] .lut_mask = 64'h77777F7FFFFFFFFF;
defparam \DP|RF|Mux|b[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N35
dffeas \DP|REG_B|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[15] .is_wysiwyg = "true";
defparam \DP|REG_B|b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N0
cyclonev_lcell_comb \DP|Bin[14]~9 (
// Equation(s):
// \DP|Bin[14]~9_combout  = ( !\IN|CTRL|Q [4] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & ((\DP|REG_B|b [13]))) # (\IN|CTRL|Q [2] & (\DP|REG_B|b [15])) ) ) ) # ( !\IN|CTRL|Q [4] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & ((\DP|REG_B|b [14]))) # (\IN|CTRL|Q [2] 
// & (\DP|REG_B|b [15])) ) ) )

	.dataa(!\DP|REG_B|b [15]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\DP|REG_B|b [14]),
	.datad(!\DP|REG_B|b [13]),
	.datae(!\IN|CTRL|Q [4]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[14]~9 .extended_lut = "off";
defparam \DP|Bin[14]~9 .lut_mask = 64'h1D1D000011DD0000;
defparam \DP|Bin[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N57
cyclonev_lcell_comb \DP|REG_C|b[14]~feeder (
// Equation(s):
// \DP|REG_C|b[14]~feeder_combout  = ( \DP|ALU|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[14]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N15
cyclonev_lcell_comb \DP|ALU|Mux1~0 (
// Equation(s):
// \DP|ALU|Mux1~0_combout  = (\DP|REG_A|b [14] & (!\IN|CTRL|Q [5] & !\IN|CTRL|Q [3]))

	.dataa(!\DP|REG_A|b [14]),
	.datab(!\IN|CTRL|Q [5]),
	.datac(!\IN|CTRL|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux1~0 .extended_lut = "off";
defparam \DP|ALU|Mux1~0 .lut_mask = 64'h4040404040404040;
defparam \DP|ALU|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N51
cyclonev_lcell_comb \DP|ALU|Mux1~1 (
// Equation(s):
// \DP|ALU|Mux1~1_combout  = ( \DP|ALU|Mux1~0_combout  & ( (\IN|CTRL|Q [5]) # (\DP|Bin[14]~9_combout ) ) ) # ( !\DP|ALU|Mux1~0_combout  & ( (!\DP|Bin[14]~9_combout  & \IN|CTRL|Q [5]) ) )

	.dataa(gnd),
	.datab(!\DP|Bin[14]~9_combout ),
	.datac(!\IN|CTRL|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux1~1 .extended_lut = "off";
defparam \DP|ALU|Mux1~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \DP|ALU|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N59
dffeas \DP|REG_C|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[14]~feeder_combout ),
	.asdata(\DP|ALU|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[14] .is_wysiwyg = "true";
defparam \DP|REG_C|b[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N9
cyclonev_lcell_comb \DP|data_in[14]~10 (
// Equation(s):
// \DP|data_in[14]~10_combout  = ( !\IN|CTRL|Q [4] & ( \DP|REG_C|b [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|REG_C|b [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[14]~10 .extended_lut = "off";
defparam \DP|data_in[14]~10 .lut_mask = 64'h0F0F0F0F00000000;
defparam \DP|data_in[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N32
dffeas \DP|RF|Regs[7].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[14]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[14] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N13
dffeas \DP|RF|Regs[6].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[14]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[14] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N9
cyclonev_lcell_comb \DP|RF|Mux|b[14]~32 (
// Equation(s):
// \DP|RF|Mux|b[14]~32_combout  = ( \DP|RF|Regs[6].Reg|b [14] & ( \DP|RF|Dec2|ShiftLeft0~4_combout  & ( (\DP|RF|Regs[7].Reg|b [14]) # (\DP|RF|Dec2|ShiftLeft0~3_combout ) ) ) ) # ( !\DP|RF|Regs[6].Reg|b [14] & ( \DP|RF|Dec2|ShiftLeft0~4_combout  & ( 
// \DP|RF|Regs[7].Reg|b [14] ) ) ) # ( \DP|RF|Regs[6].Reg|b [14] & ( !\DP|RF|Dec2|ShiftLeft0~4_combout  & ( \DP|RF|Dec2|ShiftLeft0~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(!\DP|RF|Regs[7].Reg|b [14]),
	.datad(gnd),
	.datae(!\DP|RF|Regs[6].Reg|b [14]),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[14]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[14]~32 .extended_lut = "off";
defparam \DP|RF|Mux|b[14]~32 .lut_mask = 64'h000033330F0F3F3F;
defparam \DP|RF|Mux|b[14]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N40
dffeas \DP|RF|Regs[4].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[14]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[14] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N4
dffeas \DP|RF|Regs[1].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[14]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[14] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N55
dffeas \DP|RF|Regs[0].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[14]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[14] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N0
cyclonev_lcell_comb \DP|RF|Mux|b[14]~30 (
// Equation(s):
// \DP|RF|Mux|b[14]~30_combout  = ( \DP|RF|Regs[0].Reg|b [14] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & ((!\IN|CTRL|Q [1]) # ((\DP|RF|Regs[1].Reg|b [14])))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [14]))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b 
// [14] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & (\IN|CTRL|Q [1] & ((\DP|RF|Regs[1].Reg|b [14])))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [14]))) ) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\IN|CTRL|Q [1]),
	.datac(!\DP|RF|Regs[4].Reg|b [14]),
	.datad(!\DP|RF|Regs[1].Reg|b [14]),
	.datae(!\DP|RF|Regs[0].Reg|b [14]),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[14]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[14]~30 .extended_lut = "off";
defparam \DP|RF|Mux|b[14]~30 .lut_mask = 64'h04268CAE00000000;
defparam \DP|RF|Mux|b[14]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \DP|RF|Regs[2].Reg|b[14]~feeder (
// Equation(s):
// \DP|RF|Regs[2].Reg|b[14]~feeder_combout  = ( \DP|data_in[14]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|data_in[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[2].Reg|b[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[14]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[2].Reg|b[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|RF|Regs[2].Reg|b[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N2
dffeas \DP|RF|Regs[2].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[2].Reg|b[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[14] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N44
dffeas \DP|RF|Regs[5].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[14]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[14] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N42
cyclonev_lcell_comb \DP|RF|Mux|b[14]~31 (
// Equation(s):
// \DP|RF|Mux|b[14]~31_combout  = ( \DP|RF|Dec2|ShiftLeft0~2_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~1_combout  & \DP|RF|Regs[2].Reg|b [14])) # (\DP|RF|Regs[5].Reg|b [14]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~2_combout  & ( (\DP|RF|Dec2|ShiftLeft0~1_combout  & 
// \DP|RF|Regs[2].Reg|b [14]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Regs[2].Reg|b [14]),
	.datad(!\DP|RF|Regs[5].Reg|b [14]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[14]~31 .extended_lut = "off";
defparam \DP|RF|Mux|b[14]~31 .lut_mask = 64'h0505050505FF05FF;
defparam \DP|RF|Mux|b[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N26
dffeas \DP|RF|Regs[3].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[14]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[14] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N24
cyclonev_lcell_comb \DP|RF|Mux|b[14] (
// Equation(s):
// \DP|RF|Mux|b [14] = ( \DP|RF|Dec2|ShiftLeft0~0_combout  & ( (((\DP|RF|Regs[3].Reg|b [14]) # (\DP|RF|Mux|b[14]~31_combout )) # (\DP|RF|Mux|b[14]~30_combout )) # (\DP|RF|Mux|b[14]~32_combout ) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~0_combout  & ( 
// ((\DP|RF|Mux|b[14]~31_combout ) # (\DP|RF|Mux|b[14]~30_combout )) # (\DP|RF|Mux|b[14]~32_combout ) ) )

	.dataa(!\DP|RF|Mux|b[14]~32_combout ),
	.datab(!\DP|RF|Mux|b[14]~30_combout ),
	.datac(!\DP|RF|Mux|b[14]~31_combout ),
	.datad(!\DP|RF|Regs[3].Reg|b [14]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[14] .extended_lut = "off";
defparam \DP|RF|Mux|b[14] .lut_mask = 64'h7F7F7F7F7FFF7FFF;
defparam \DP|RF|Mux|b[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N38
dffeas \DP|REG_B|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[14] .is_wysiwyg = "true";
defparam \DP|REG_B|b[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N21
cyclonev_lcell_comb \DP|Bin[13]~10 (
// Equation(s):
// \DP|Bin[13]~10_combout  = ( !\IN|CTRL|Q [4] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & ((\DP|REG_B|b [12]))) # (\IN|CTRL|Q [2] & (\DP|REG_B|b [14])) ) ) ) # ( !\IN|CTRL|Q [4] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & ((\DP|REG_B|b [13]))) # (\IN|CTRL|Q 
// [2] & (\DP|REG_B|b [14])) ) ) )

	.dataa(!\DP|REG_B|b [14]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\DP|REG_B|b [13]),
	.datad(!\DP|REG_B|b [12]),
	.datae(!\IN|CTRL|Q [4]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[13]~10 .extended_lut = "off";
defparam \DP|Bin[13]~10 .lut_mask = 64'h1D1D000011DD0000;
defparam \DP|Bin[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N39
cyclonev_lcell_comb \DP|REG_C|b[13]~feeder (
// Equation(s):
// \DP|REG_C|b[13]~feeder_combout  = ( \DP|ALU|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[13]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N24
cyclonev_lcell_comb \DP|ALU|Mux2~0 (
// Equation(s):
// \DP|ALU|Mux2~0_combout  = ( !\IN|CTRL|Q [5] & ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [13]) ) )

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [3]),
	.datac(gnd),
	.datad(!\DP|REG_A|b [13]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux2~0 .extended_lut = "off";
defparam \DP|ALU|Mux2~0 .lut_mask = 64'h00CC00CC00000000;
defparam \DP|ALU|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N36
cyclonev_lcell_comb \DP|ALU|Mux2~1 (
// Equation(s):
// \DP|ALU|Mux2~1_combout  = ( \DP|ALU|Mux2~0_combout  & ( (\IN|CTRL|Q [5]) # (\DP|Bin[13]~10_combout ) ) ) # ( !\DP|ALU|Mux2~0_combout  & ( (!\DP|Bin[13]~10_combout  & \IN|CTRL|Q [5]) ) )

	.dataa(gnd),
	.datab(!\DP|Bin[13]~10_combout ),
	.datac(!\IN|CTRL|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux2~1 .extended_lut = "off";
defparam \DP|ALU|Mux2~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \DP|ALU|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N41
dffeas \DP|REG_C|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[13]~feeder_combout ),
	.asdata(\DP|ALU|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[13] .is_wysiwyg = "true";
defparam \DP|REG_C|b[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N57
cyclonev_lcell_comb \DP|data_in[13]~9 (
// Equation(s):
// \DP|data_in[13]~9_combout  = ( !\IN|CTRL|Q [4] & ( \DP|REG_C|b [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DP|REG_C|b [13]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[13]~9 .extended_lut = "off";
defparam \DP|data_in[13]~9 .lut_mask = 64'h00FF00FF00000000;
defparam \DP|data_in[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N1
dffeas \DP|RF|Regs[3].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[13]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[13] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N56
dffeas \DP|RF|Regs[7].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[13]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[13] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N3
cyclonev_lcell_comb \DP|RF|Regs[6].Reg|b[13]~feeder (
// Equation(s):
// \DP|RF|Regs[6].Reg|b[13]~feeder_combout  = ( \DP|data_in[13]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|data_in[13]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[6].Reg|b[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[13]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[6].Reg|b[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|RF|Regs[6].Reg|b[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N4
dffeas \DP|RF|Regs[6].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[6].Reg|b[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[13] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N51
cyclonev_lcell_comb \DP|RF|Mux|b[13]~29 (
// Equation(s):
// \DP|RF|Mux|b[13]~29_combout  = ( \DP|RF|Dec2|ShiftLeft0~4_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~3_combout  & \DP|RF|Regs[6].Reg|b [13])) # (\DP|RF|Regs[7].Reg|b [13]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~4_combout  & ( (\DP|RF|Dec2|ShiftLeft0~3_combout  & 
// \DP|RF|Regs[6].Reg|b [13]) ) )

	.dataa(!\DP|RF|Regs[7].Reg|b [13]),
	.datab(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(!\DP|RF|Regs[6].Reg|b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[13]~29 .extended_lut = "off";
defparam \DP|RF|Mux|b[13]~29 .lut_mask = 64'h0303030357575757;
defparam \DP|RF|Mux|b[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N4
dffeas \DP|RF|Regs[2].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[13]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[13] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N47
dffeas \DP|RF|Regs[5].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[13]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[13] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N45
cyclonev_lcell_comb \DP|RF|Mux|b[13]~28 (
// Equation(s):
// \DP|RF|Mux|b[13]~28_combout  = (!\DP|RF|Dec2|ShiftLeft0~1_combout  & (\DP|RF|Dec2|ShiftLeft0~2_combout  & ((\DP|RF|Regs[5].Reg|b [13])))) # (\DP|RF|Dec2|ShiftLeft0~1_combout  & (((\DP|RF|Dec2|ShiftLeft0~2_combout  & \DP|RF|Regs[5].Reg|b [13])) # 
// (\DP|RF|Regs[2].Reg|b [13])))

	.dataa(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datac(!\DP|RF|Regs[2].Reg|b [13]),
	.datad(!\DP|RF|Regs[5].Reg|b [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[13]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[13]~28 .extended_lut = "off";
defparam \DP|RF|Mux|b[13]~28 .lut_mask = 64'h0537053705370537;
defparam \DP|RF|Mux|b[13]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N51
cyclonev_lcell_comb \DP|RF|Regs[4].Reg|b[13]~feeder (
// Equation(s):
// \DP|RF|Regs[4].Reg|b[13]~feeder_combout  = ( \DP|data_in[13]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|data_in[13]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[4].Reg|b[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[13]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[4].Reg|b[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|RF|Regs[4].Reg|b[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N53
dffeas \DP|RF|Regs[4].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[4].Reg|b[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[13] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N3
cyclonev_lcell_comb \DP|RF|Regs[1].Reg|b[13]~feeder (
// Equation(s):
// \DP|RF|Regs[1].Reg|b[13]~feeder_combout  = \DP|data_in[13]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|data_in[13]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[1].Reg|b[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[13]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[1].Reg|b[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|RF|Regs[1].Reg|b[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N5
dffeas \DP|RF|Regs[1].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[1].Reg|b[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[13] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N44
dffeas \DP|RF|Regs[0].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[13]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[13] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N42
cyclonev_lcell_comb \DP|RF|Mux|b[13]~27 (
// Equation(s):
// \DP|RF|Mux|b[13]~27_combout  = ( \DP|RF|Regs[0].Reg|b [13] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [1] & (((!\IN|CTRL|Q [3])) # (\DP|RF|Regs[4].Reg|b [13]))) # (\IN|CTRL|Q [1] & (((\DP|RF|Regs[1].Reg|b [13] & !\IN|CTRL|Q [3])))) ) ) ) # ( 
// !\DP|RF|Regs[0].Reg|b [13] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [13] & ((\IN|CTRL|Q [3])))) # (\IN|CTRL|Q [1] & (((\DP|RF|Regs[1].Reg|b [13] & !\IN|CTRL|Q [3])))) ) ) )

	.dataa(!\DP|RF|Regs[4].Reg|b [13]),
	.datab(!\IN|CTRL|Q [1]),
	.datac(!\DP|RF|Regs[1].Reg|b [13]),
	.datad(!\IN|CTRL|Q [3]),
	.datae(!\DP|RF|Regs[0].Reg|b [13]),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[13]~27 .extended_lut = "off";
defparam \DP|RF|Mux|b[13]~27 .lut_mask = 64'h0344CF4400000000;
defparam \DP|RF|Mux|b[13]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N54
cyclonev_lcell_comb \DP|RF|Mux|b[13] (
// Equation(s):
// \DP|RF|Mux|b [13] = ( \DP|RF|Mux|b[13]~28_combout  & ( \DP|RF|Mux|b[13]~27_combout  ) ) # ( !\DP|RF|Mux|b[13]~28_combout  & ( \DP|RF|Mux|b[13]~27_combout  ) ) # ( \DP|RF|Mux|b[13]~28_combout  & ( !\DP|RF|Mux|b[13]~27_combout  ) ) # ( 
// !\DP|RF|Mux|b[13]~28_combout  & ( !\DP|RF|Mux|b[13]~27_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~0_combout  & \DP|RF|Regs[3].Reg|b [13])) # (\DP|RF|Mux|b[13]~29_combout ) ) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datab(!\DP|RF|Regs[3].Reg|b [13]),
	.datac(!\DP|RF|Mux|b[13]~29_combout ),
	.datad(gnd),
	.datae(!\DP|RF|Mux|b[13]~28_combout ),
	.dataf(!\DP|RF|Mux|b[13]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[13] .extended_lut = "off";
defparam \DP|RF|Mux|b[13] .lut_mask = 64'h1F1FFFFFFFFFFFFF;
defparam \DP|RF|Mux|b[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N8
dffeas \DP|REG_B|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[13] .is_wysiwyg = "true";
defparam \DP|REG_B|b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N27
cyclonev_lcell_comb \DP|Bin[12]~12 (
// Equation(s):
// \DP|Bin[12]~12_combout  = ( !\IN|CTRL|Q [4] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & (\DP|REG_B|b [11])) # (\IN|CTRL|Q [2] & ((\DP|REG_B|b [13]))) ) ) ) # ( !\IN|CTRL|Q [4] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & ((\DP|REG_B|b [12]))) # (\IN|CTRL|Q 
// [2] & (\DP|REG_B|b [13])) ) ) )

	.dataa(!\DP|REG_B|b [11]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\DP|REG_B|b [13]),
	.datad(!\DP|REG_B|b [12]),
	.datae(!\IN|CTRL|Q [4]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[12]~12 .extended_lut = "off";
defparam \DP|Bin[12]~12 .lut_mask = 64'h03CF000047470000;
defparam \DP|Bin[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N48
cyclonev_lcell_comb \DP|REG_C|b[12]~feeder (
// Equation(s):
// \DP|REG_C|b[12]~feeder_combout  = \DP|ALU|Add0~9_sumout 

	.dataa(gnd),
	.datab(!\DP|ALU|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[12]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \DP|REG_C|b[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N57
cyclonev_lcell_comb \DP|ALU|Mux3~0 (
// Equation(s):
// \DP|ALU|Mux3~0_combout  = ( !\IN|CTRL|Q [5] & ( (\DP|REG_A|b [12] & !\IN|CTRL|Q [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|REG_A|b [12]),
	.datad(!\IN|CTRL|Q [3]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux3~0 .extended_lut = "off";
defparam \DP|ALU|Mux3~0 .lut_mask = 64'h0F000F0000000000;
defparam \DP|ALU|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N27
cyclonev_lcell_comb \DP|ALU|Mux3~1 (
// Equation(s):
// \DP|ALU|Mux3~1_combout  = ( \DP|ALU|Mux3~0_combout  & ( (\DP|Bin[12]~12_combout ) # (\IN|CTRL|Q [5]) ) ) # ( !\DP|ALU|Mux3~0_combout  & ( (\IN|CTRL|Q [5] & !\DP|Bin[12]~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [5]),
	.datad(!\DP|Bin[12]~12_combout ),
	.datae(gnd),
	.dataf(!\DP|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux3~1 .extended_lut = "off";
defparam \DP|ALU|Mux3~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \DP|ALU|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N50
dffeas \DP|REG_C|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[12]~feeder_combout ),
	.asdata(\DP|ALU|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[12] .is_wysiwyg = "true";
defparam \DP|REG_C|b[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N39
cyclonev_lcell_comb \DP|data_in[12]~12 (
// Equation(s):
// \DP|data_in[12]~12_combout  = ( \DP|REG_C|b [12] & ( !\IN|CTRL|Q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[12]~12 .extended_lut = "off";
defparam \DP|data_in[12]~12 .lut_mask = 64'h00000000F0F0F0F0;
defparam \DP|data_in[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N29
dffeas \DP|RF|Regs[6].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[12] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N17
dffeas \DP|RF|Regs[7].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[12] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N15
cyclonev_lcell_comb \DP|RF|Mux|b[12]~38 (
// Equation(s):
// \DP|RF|Mux|b[12]~38_combout  = ( \DP|RF|Regs[7].Reg|b [12] & ( \DP|RF|Dec2|ShiftLeft0~4_combout  ) ) # ( !\DP|RF|Regs[7].Reg|b [12] & ( \DP|RF|Dec2|ShiftLeft0~4_combout  & ( (\DP|RF|Dec2|ShiftLeft0~3_combout  & \DP|RF|Regs[6].Reg|b [12]) ) ) ) # ( 
// \DP|RF|Regs[7].Reg|b [12] & ( !\DP|RF|Dec2|ShiftLeft0~4_combout  & ( (\DP|RF|Dec2|ShiftLeft0~3_combout  & \DP|RF|Regs[6].Reg|b [12]) ) ) ) # ( !\DP|RF|Regs[7].Reg|b [12] & ( !\DP|RF|Dec2|ShiftLeft0~4_combout  & ( (\DP|RF|Dec2|ShiftLeft0~3_combout  & 
// \DP|RF|Regs[6].Reg|b [12]) ) ) )

	.dataa(gnd),
	.datab(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(gnd),
	.datad(!\DP|RF|Regs[6].Reg|b [12]),
	.datae(!\DP|RF|Regs[7].Reg|b [12]),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[12]~38 .extended_lut = "off";
defparam \DP|RF|Mux|b[12]~38 .lut_mask = 64'h003300330033FFFF;
defparam \DP|RF|Mux|b[12]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N35
dffeas \DP|RF|Regs[5].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[12] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N21
cyclonev_lcell_comb \DP|RF|Regs[2].Reg|b[12]~feeder (
// Equation(s):
// \DP|RF|Regs[2].Reg|b[12]~feeder_combout  = ( \DP|data_in[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|data_in[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[2].Reg|b[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[12]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[2].Reg|b[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|RF|Regs[2].Reg|b[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N22
dffeas \DP|RF|Regs[2].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[2].Reg|b[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[12] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N33
cyclonev_lcell_comb \DP|RF|Mux|b[12]~37 (
// Equation(s):
// \DP|RF|Mux|b[12]~37_combout  = ( \DP|RF|Regs[2].Reg|b [12] & ( ((\DP|RF|Dec2|ShiftLeft0~2_combout  & \DP|RF|Regs[5].Reg|b [12])) # (\DP|RF|Dec2|ShiftLeft0~1_combout ) ) ) # ( !\DP|RF|Regs[2].Reg|b [12] & ( (\DP|RF|Dec2|ShiftLeft0~2_combout  & 
// \DP|RF|Regs[5].Reg|b [12]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datac(gnd),
	.datad(!\DP|RF|Regs[5].Reg|b [12]),
	.datae(gnd),
	.dataf(!\DP|RF|Regs[2].Reg|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[12]~37 .extended_lut = "off";
defparam \DP|RF|Mux|b[12]~37 .lut_mask = 64'h0033003355775577;
defparam \DP|RF|Mux|b[12]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N20
dffeas \DP|RF|Regs[3].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[12] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N1
dffeas \DP|RF|Regs[1].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[12] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N48
cyclonev_lcell_comb \DP|RF|Regs[4].Reg|b[12]~feeder (
// Equation(s):
// \DP|RF|Regs[4].Reg|b[12]~feeder_combout  = ( \DP|data_in[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|data_in[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[4].Reg|b[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[12]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[4].Reg|b[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|RF|Regs[4].Reg|b[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N49
dffeas \DP|RF|Regs[4].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[4].Reg|b[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[12] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N14
dffeas \DP|RF|Regs[0].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[12] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N12
cyclonev_lcell_comb \DP|RF|Mux|b[12]~36 (
// Equation(s):
// \DP|RF|Mux|b[12]~36_combout  = ( \DP|RF|Regs[0].Reg|b [12] & ( \IN|CTRL|Q [3] & ( (!\IN|CTRL|Q [2] & (\DP|RF|Regs[4].Reg|b [12] & !\IN|CTRL|Q [1])) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [12] & ( \IN|CTRL|Q [3] & ( (!\IN|CTRL|Q [2] & (\DP|RF|Regs[4].Reg|b [12] & 
// !\IN|CTRL|Q [1])) ) ) ) # ( \DP|RF|Regs[0].Reg|b [12] & ( !\IN|CTRL|Q [3] & ( (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q [1]) # (\DP|RF|Regs[1].Reg|b [12]))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [12] & ( !\IN|CTRL|Q [3] & ( (!\IN|CTRL|Q [2] & (\DP|RF|Regs[1].Reg|b [12] 
// & \IN|CTRL|Q [1])) ) ) )

	.dataa(!\IN|CTRL|Q [2]),
	.datab(!\DP|RF|Regs[1].Reg|b [12]),
	.datac(!\DP|RF|Regs[4].Reg|b [12]),
	.datad(!\IN|CTRL|Q [1]),
	.datae(!\DP|RF|Regs[0].Reg|b [12]),
	.dataf(!\IN|CTRL|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[12]~36 .extended_lut = "off";
defparam \DP|RF|Mux|b[12]~36 .lut_mask = 64'h0022AA220A000A00;
defparam \DP|RF|Mux|b[12]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N18
cyclonev_lcell_comb \DP|RF|Mux|b[12] (
// Equation(s):
// \DP|RF|Mux|b [12] = ( \DP|RF|Regs[3].Reg|b [12] & ( \DP|RF|Mux|b[12]~36_combout  ) ) # ( !\DP|RF|Regs[3].Reg|b [12] & ( \DP|RF|Mux|b[12]~36_combout  ) ) # ( \DP|RF|Regs[3].Reg|b [12] & ( !\DP|RF|Mux|b[12]~36_combout  & ( ((\DP|RF|Mux|b[12]~37_combout ) # 
// (\DP|RF|Dec2|ShiftLeft0~0_combout )) # (\DP|RF|Mux|b[12]~38_combout ) ) ) ) # ( !\DP|RF|Regs[3].Reg|b [12] & ( !\DP|RF|Mux|b[12]~36_combout  & ( (\DP|RF|Mux|b[12]~37_combout ) # (\DP|RF|Mux|b[12]~38_combout ) ) ) )

	.dataa(!\DP|RF|Mux|b[12]~38_combout ),
	.datab(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datac(!\DP|RF|Mux|b[12]~37_combout ),
	.datad(gnd),
	.datae(!\DP|RF|Regs[3].Reg|b [12]),
	.dataf(!\DP|RF|Mux|b[12]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[12] .extended_lut = "off";
defparam \DP|RF|Mux|b[12] .lut_mask = 64'h5F5F7F7FFFFFFFFF;
defparam \DP|RF|Mux|b[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N20
dffeas \DP|REG_B|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[12] .is_wysiwyg = "true";
defparam \DP|REG_B|b[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N9
cyclonev_lcell_comb \DP|Bin[11]~11 (
// Equation(s):
// \DP|Bin[11]~11_combout  = ( !\IN|CTRL|Q [4] & ( \DP|REG_B|b [12] & ( ((!\IN|CTRL|Q [1] & (\DP|REG_B|b [11])) # (\IN|CTRL|Q [1] & ((\DP|REG_B|b [10])))) # (\IN|CTRL|Q [2]) ) ) ) # ( !\IN|CTRL|Q [4] & ( !\DP|REG_B|b [12] & ( (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q 
// [1] & (\DP|REG_B|b [11])) # (\IN|CTRL|Q [1] & ((\DP|REG_B|b [10]))))) ) ) )

	.dataa(!\DP|REG_B|b [11]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\IN|CTRL|Q [1]),
	.datad(!\DP|REG_B|b [10]),
	.datae(!\IN|CTRL|Q [4]),
	.dataf(!\DP|REG_B|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[11]~11 .extended_lut = "off";
defparam \DP|Bin[11]~11 .lut_mask = 64'h404C0000737F0000;
defparam \DP|Bin[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N12
cyclonev_lcell_comb \DP|REG_C|b[11]~feeder (
// Equation(s):
// \DP|REG_C|b[11]~feeder_combout  = ( \DP|ALU|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[11]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N51
cyclonev_lcell_comb \DP|ALU|Mux4~0 (
// Equation(s):
// \DP|ALU|Mux4~0_combout  = ( \DP|REG_A|b [11] & ( !\IN|CTRL|Q [5] & ( !\IN|CTRL|Q [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IN|CTRL|Q [3]),
	.datae(!\DP|REG_A|b [11]),
	.dataf(!\IN|CTRL|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux4~0 .extended_lut = "off";
defparam \DP|ALU|Mux4~0 .lut_mask = 64'h0000FF0000000000;
defparam \DP|ALU|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N42
cyclonev_lcell_comb \DP|ALU|Mux4~1 (
// Equation(s):
// \DP|ALU|Mux4~1_combout  = ( \DP|ALU|Mux4~0_combout  & ( (\DP|Bin[11]~11_combout ) # (\IN|CTRL|Q [5]) ) ) # ( !\DP|ALU|Mux4~0_combout  & ( (\IN|CTRL|Q [5] & !\DP|Bin[11]~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [5]),
	.datad(!\DP|Bin[11]~11_combout ),
	.datae(gnd),
	.dataf(!\DP|ALU|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux4~1 .extended_lut = "off";
defparam \DP|ALU|Mux4~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \DP|ALU|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N14
dffeas \DP|REG_C|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[11]~feeder_combout ),
	.asdata(\DP|ALU|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[11] .is_wysiwyg = "true";
defparam \DP|REG_C|b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N24
cyclonev_lcell_comb \DP|data_in[11]~14 (
// Equation(s):
// \DP|data_in[11]~14_combout  = ( \DP|REG_C|b [11] & ( !\IN|CTRL|Q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DP|REG_C|b [11]),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[11]~14 .extended_lut = "off";
defparam \DP|data_in[11]~14 .lut_mask = 64'h0000FFFF00000000;
defparam \DP|data_in[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N2
dffeas \DP|RF|Regs[7].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[11] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N7
dffeas \DP|RF|Regs[6].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[11] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N24
cyclonev_lcell_comb \DP|RF|Mux|b[11]~44 (
// Equation(s):
// \DP|RF|Mux|b[11]~44_combout  = ( \DP|RF|Dec2|ShiftLeft0~4_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~3_combout  & \DP|RF|Regs[6].Reg|b [11])) # (\DP|RF|Regs[7].Reg|b [11]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~4_combout  & ( (\DP|RF|Dec2|ShiftLeft0~3_combout  & 
// \DP|RF|Regs[6].Reg|b [11]) ) )

	.dataa(gnd),
	.datab(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(!\DP|RF|Regs[7].Reg|b [11]),
	.datad(!\DP|RF|Regs[6].Reg|b [11]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[11]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[11]~44 .extended_lut = "off";
defparam \DP|RF|Mux|b[11]~44 .lut_mask = 64'h003300330F3F0F3F;
defparam \DP|RF|Mux|b[11]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N18
cyclonev_lcell_comb \DP|RF|Regs[4].Reg|b[11]~feeder (
// Equation(s):
// \DP|RF|Regs[4].Reg|b[11]~feeder_combout  = \DP|data_in[11]~14_combout 

	.dataa(!\DP|data_in[11]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[4].Reg|b[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[11]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[4].Reg|b[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \DP|RF|Regs[4].Reg|b[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N20
dffeas \DP|RF|Regs[4].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[4].Reg|b[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[11] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N14
dffeas \DP|RF|Regs[0].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[11] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N28
dffeas \DP|RF|Regs[1].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[11] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N12
cyclonev_lcell_comb \DP|RF|Mux|b[11]~42 (
// Equation(s):
// \DP|RF|Mux|b[11]~42_combout  = ( \DP|RF|Regs[0].Reg|b [11] & ( \DP|RF|Regs[1].Reg|b [11] & ( (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q [3]) # ((!\IN|CTRL|Q [1] & \DP|RF|Regs[4].Reg|b [11])))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [11] & ( \DP|RF|Regs[1].Reg|b [11] & ( 
// (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q [3] & (\IN|CTRL|Q [1])) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & \DP|RF|Regs[4].Reg|b [11])))) ) ) ) # ( \DP|RF|Regs[0].Reg|b [11] & ( !\DP|RF|Regs[1].Reg|b [11] & ( (!\IN|CTRL|Q [1] & (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q [3]) # 
// (\DP|RF|Regs[4].Reg|b [11])))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [11] & ( !\DP|RF|Regs[1].Reg|b [11] & ( (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [11] & !\IN|CTRL|Q [2]))) ) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\IN|CTRL|Q [1]),
	.datac(!\DP|RF|Regs[4].Reg|b [11]),
	.datad(!\IN|CTRL|Q [2]),
	.datae(!\DP|RF|Regs[0].Reg|b [11]),
	.dataf(!\DP|RF|Regs[1].Reg|b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[11]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[11]~42 .extended_lut = "off";
defparam \DP|RF|Mux|b[11]~42 .lut_mask = 64'h04008C002600AE00;
defparam \DP|RF|Mux|b[11]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N26
dffeas \DP|RF|Regs[3].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[11] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N6
cyclonev_lcell_comb \DP|RF|Regs[2].Reg|b[11]~feeder (
// Equation(s):
// \DP|RF|Regs[2].Reg|b[11]~feeder_combout  = \DP|data_in[11]~14_combout 

	.dataa(!\DP|data_in[11]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[2].Reg|b[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[11]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[2].Reg|b[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \DP|RF|Regs[2].Reg|b[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N8
dffeas \DP|RF|Regs[2].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[2].Reg|b[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[11] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N50
dffeas \DP|RF|Regs[5].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[11] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N48
cyclonev_lcell_comb \DP|RF|Mux|b[11]~43 (
// Equation(s):
// \DP|RF|Mux|b[11]~43_combout  = ( \DP|RF|Dec2|ShiftLeft0~2_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~1_combout  & \DP|RF|Regs[2].Reg|b [11])) # (\DP|RF|Regs[5].Reg|b [11]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~2_combout  & ( (\DP|RF|Dec2|ShiftLeft0~1_combout  & 
// \DP|RF|Regs[2].Reg|b [11]) ) )

	.dataa(gnd),
	.datab(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datac(!\DP|RF|Regs[2].Reg|b [11]),
	.datad(!\DP|RF|Regs[5].Reg|b [11]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[11]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[11]~43 .extended_lut = "off";
defparam \DP|RF|Mux|b[11]~43 .lut_mask = 64'h0303030303FF03FF;
defparam \DP|RF|Mux|b[11]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N24
cyclonev_lcell_comb \DP|RF|Mux|b[11] (
// Equation(s):
// \DP|RF|Mux|b [11] = ( \DP|RF|Regs[3].Reg|b [11] & ( \DP|RF|Mux|b[11]~43_combout  ) ) # ( !\DP|RF|Regs[3].Reg|b [11] & ( \DP|RF|Mux|b[11]~43_combout  ) ) # ( \DP|RF|Regs[3].Reg|b [11] & ( !\DP|RF|Mux|b[11]~43_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~0_combout 
// ) # (\DP|RF|Mux|b[11]~42_combout )) # (\DP|RF|Mux|b[11]~44_combout ) ) ) ) # ( !\DP|RF|Regs[3].Reg|b [11] & ( !\DP|RF|Mux|b[11]~43_combout  & ( (\DP|RF|Mux|b[11]~42_combout ) # (\DP|RF|Mux|b[11]~44_combout ) ) ) )

	.dataa(!\DP|RF|Mux|b[11]~44_combout ),
	.datab(!\DP|RF|Mux|b[11]~42_combout ),
	.datac(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datad(gnd),
	.datae(!\DP|RF|Regs[3].Reg|b [11]),
	.dataf(!\DP|RF|Mux|b[11]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[11] .extended_lut = "off";
defparam \DP|RF|Mux|b[11] .lut_mask = 64'h77777F7FFFFFFFFF;
defparam \DP|RF|Mux|b[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N5
dffeas \DP|REG_B|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[11] .is_wysiwyg = "true";
defparam \DP|REG_B|b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N39
cyclonev_lcell_comb \DP|Bin[10]~15 (
// Equation(s):
// \DP|Bin[10]~15_combout  = ( \DP|REG_B|b [11] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & ((\DP|REG_B|b [9]) # (\IN|CTRL|Q [2]))) ) ) ) # ( !\DP|REG_B|b [11] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & (!\IN|CTRL|Q [4] & \DP|REG_B|b [9])) ) ) ) # ( \DP|REG_B|b 
// [11] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & ((\IN|CTRL|Q [2]) # (\DP|REG_B|b [10]))) ) ) ) # ( !\DP|REG_B|b [11] & ( !\IN|CTRL|Q [1] & ( (\DP|REG_B|b [10] & (!\IN|CTRL|Q [2] & !\IN|CTRL|Q [4])) ) ) )

	.dataa(!\DP|REG_B|b [10]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\IN|CTRL|Q [4]),
	.datad(!\DP|REG_B|b [9]),
	.datae(!\DP|REG_B|b [11]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[10]~15 .extended_lut = "off";
defparam \DP|Bin[10]~15 .lut_mask = 64'h4040707000C030F0;
defparam \DP|Bin[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N0
cyclonev_lcell_comb \DP|REG_C|b[10]~feeder (
// Equation(s):
// \DP|REG_C|b[10]~feeder_combout  = ( \DP|ALU|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[10]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N33
cyclonev_lcell_comb \DP|ALU|Mux5~0 (
// Equation(s):
// \DP|ALU|Mux5~0_combout  = ( !\IN|CTRL|Q [5] & ( (!\IN|CTRL|Q [3] & \DP|REG_A|b [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [3]),
	.datad(!\DP|REG_A|b [10]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux5~0 .extended_lut = "off";
defparam \DP|ALU|Mux5~0 .lut_mask = 64'h00F000F000000000;
defparam \DP|ALU|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N54
cyclonev_lcell_comb \DP|ALU|Mux5~1 (
// Equation(s):
// \DP|ALU|Mux5~1_combout  = ( \DP|Bin[10]~15_combout  & ( \DP|ALU|Mux5~0_combout  ) ) # ( !\DP|Bin[10]~15_combout  & ( \IN|CTRL|Q [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|ALU|Mux5~0_combout ),
	.datad(!\IN|CTRL|Q [5]),
	.datae(gnd),
	.dataf(!\DP|Bin[10]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux5~1 .extended_lut = "off";
defparam \DP|ALU|Mux5~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \DP|ALU|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N2
dffeas \DP|REG_C|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[10]~feeder_combout ),
	.asdata(\DP|ALU|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[10] .is_wysiwyg = "true";
defparam \DP|REG_C|b[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N33
cyclonev_lcell_comb \DP|data_in[10]~13 (
// Equation(s):
// \DP|data_in[10]~13_combout  = ( \DP|REG_C|b [10] & ( !\IN|CTRL|Q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DP|REG_C|b [10]),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[10]~13 .extended_lut = "off";
defparam \DP|data_in[10]~13 .lut_mask = 64'h0000FFFF00000000;
defparam \DP|data_in[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N7
dffeas \DP|RF|Regs[6].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[10] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N2
dffeas \DP|RF|Regs[7].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[10] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \DP|RF|Mux|b[10]~41 (
// Equation(s):
// \DP|RF|Mux|b[10]~41_combout  = ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~4_combout  & \DP|RF|Regs[7].Reg|b [10])) # (\DP|RF|Regs[6].Reg|b [10]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~3_combout  & ( (\DP|RF|Dec2|ShiftLeft0~4_combout  & 
// \DP|RF|Regs[7].Reg|b [10]) ) )

	.dataa(gnd),
	.datab(!\DP|RF|Regs[6].Reg|b [10]),
	.datac(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datad(!\DP|RF|Regs[7].Reg|b [10]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[10]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[10]~41 .extended_lut = "off";
defparam \DP|RF|Mux|b[10]~41 .lut_mask = 64'h000F000F333F333F;
defparam \DP|RF|Mux|b[10]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N0
cyclonev_lcell_comb \DP|RF|Regs[1].Reg|b[10]~feeder (
// Equation(s):
// \DP|RF|Regs[1].Reg|b[10]~feeder_combout  = \DP|data_in[10]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|data_in[10]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[1].Reg|b[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[10]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[1].Reg|b[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|RF|Regs[1].Reg|b[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N2
dffeas \DP|RF|Regs[1].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[1].Reg|b[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[10] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N22
dffeas \DP|RF|Regs[4].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[10] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N8
dffeas \DP|RF|Regs[0].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[10] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N6
cyclonev_lcell_comb \DP|RF|Mux|b[10]~39 (
// Equation(s):
// \DP|RF|Mux|b[10]~39_combout  = ( \DP|RF|Regs[0].Reg|b [10] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & ((!\IN|CTRL|Q [1]) # ((\DP|RF|Regs[1].Reg|b [10])))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & ((\DP|RF|Regs[4].Reg|b [10])))) ) ) ) # ( 
// !\DP|RF|Regs[0].Reg|b [10] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & (\IN|CTRL|Q [1] & (\DP|RF|Regs[1].Reg|b [10]))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & ((\DP|RF|Regs[4].Reg|b [10])))) ) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\IN|CTRL|Q [1]),
	.datac(!\DP|RF|Regs[1].Reg|b [10]),
	.datad(!\DP|RF|Regs[4].Reg|b [10]),
	.datae(!\DP|RF|Regs[0].Reg|b [10]),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[10]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[10]~39 .extended_lut = "off";
defparam \DP|RF|Mux|b[10]~39 .lut_mask = 64'h02468ACE00000000;
defparam \DP|RF|Mux|b[10]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N44
dffeas \DP|RF|Regs[3].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[10] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N20
dffeas \DP|RF|Regs[2].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[10] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N14
dffeas \DP|RF|Regs[5].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[10] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N21
cyclonev_lcell_comb \DP|RF|Mux|b[10]~40 (
// Equation(s):
// \DP|RF|Mux|b[10]~40_combout  = ( \DP|RF|Regs[5].Reg|b [10] & ( ((\DP|RF|Dec2|ShiftLeft0~1_combout  & \DP|RF|Regs[2].Reg|b [10])) # (\DP|RF|Dec2|ShiftLeft0~2_combout ) ) ) # ( !\DP|RF|Regs[5].Reg|b [10] & ( (\DP|RF|Dec2|ShiftLeft0~1_combout  & 
// \DP|RF|Regs[2].Reg|b [10]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datad(!\DP|RF|Regs[2].Reg|b [10]),
	.datae(gnd),
	.dataf(!\DP|RF|Regs[5].Reg|b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[10]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[10]~40 .extended_lut = "off";
defparam \DP|RF|Mux|b[10]~40 .lut_mask = 64'h000F000F555F555F;
defparam \DP|RF|Mux|b[10]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N42
cyclonev_lcell_comb \DP|RF|Mux|b[10] (
// Equation(s):
// \DP|RF|Mux|b [10] = ( \DP|RF|Regs[3].Reg|b [10] & ( \DP|RF|Mux|b[10]~40_combout  ) ) # ( !\DP|RF|Regs[3].Reg|b [10] & ( \DP|RF|Mux|b[10]~40_combout  ) ) # ( \DP|RF|Regs[3].Reg|b [10] & ( !\DP|RF|Mux|b[10]~40_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~0_combout 
// ) # (\DP|RF|Mux|b[10]~39_combout )) # (\DP|RF|Mux|b[10]~41_combout ) ) ) ) # ( !\DP|RF|Regs[3].Reg|b [10] & ( !\DP|RF|Mux|b[10]~40_combout  & ( (\DP|RF|Mux|b[10]~39_combout ) # (\DP|RF|Mux|b[10]~41_combout ) ) ) )

	.dataa(!\DP|RF|Mux|b[10]~41_combout ),
	.datab(!\DP|RF|Mux|b[10]~39_combout ),
	.datac(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datad(gnd),
	.datae(!\DP|RF|Regs[3].Reg|b [10]),
	.dataf(!\DP|RF|Mux|b[10]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[10] .extended_lut = "off";
defparam \DP|RF|Mux|b[10] .lut_mask = 64'h77777F7FFFFFFFFF;
defparam \DP|RF|Mux|b[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N50
dffeas \DP|REG_B|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[10] .is_wysiwyg = "true";
defparam \DP|REG_B|b[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N30
cyclonev_lcell_comb \DP|Bin[9]~14 (
// Equation(s):
// \DP|Bin[9]~14_combout  = ( !\IN|CTRL|Q [4] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & ((\DP|REG_B|b [8]))) # (\IN|CTRL|Q [2] & (\DP|REG_B|b [10])) ) ) ) # ( !\IN|CTRL|Q [4] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & (\DP|REG_B|b [9])) # (\IN|CTRL|Q [2] & 
// ((\DP|REG_B|b [10]))) ) ) )

	.dataa(!\DP|REG_B|b [9]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\DP|REG_B|b [10]),
	.datad(!\DP|REG_B|b [8]),
	.datae(!\IN|CTRL|Q [4]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[9]~14 .extended_lut = "off";
defparam \DP|Bin[9]~14 .lut_mask = 64'h4747000003CF0000;
defparam \DP|Bin[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N21
cyclonev_lcell_comb \DP|REG_C|b[9]~feeder (
// Equation(s):
// \DP|REG_C|b[9]~feeder_combout  = ( \DP|ALU|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[9]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N9
cyclonev_lcell_comb \DP|ALU|Mux6~0 (
// Equation(s):
// \DP|ALU|Mux6~0_combout  = ( !\IN|CTRL|Q [3] & ( (!\IN|CTRL|Q [5] & \DP|REG_A|b [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [5]),
	.datad(!\DP|REG_A|b [9]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux6~0 .extended_lut = "off";
defparam \DP|ALU|Mux6~0 .lut_mask = 64'h00F000F000000000;
defparam \DP|ALU|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N18
cyclonev_lcell_comb \DP|ALU|Mux6~1 (
// Equation(s):
// \DP|ALU|Mux6~1_combout  = ( \IN|CTRL|Q [5] & ( \DP|Bin[9]~14_combout  & ( \DP|ALU|Mux6~0_combout  ) ) ) # ( !\IN|CTRL|Q [5] & ( \DP|Bin[9]~14_combout  & ( \DP|ALU|Mux6~0_combout  ) ) ) # ( \IN|CTRL|Q [5] & ( !\DP|Bin[9]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DP|ALU|Mux6~0_combout ),
	.datae(!\IN|CTRL|Q [5]),
	.dataf(!\DP|Bin[9]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux6~1 .extended_lut = "off";
defparam \DP|ALU|Mux6~1 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \DP|ALU|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N23
dffeas \DP|REG_C|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[9]~feeder_combout ),
	.asdata(\DP|ALU|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[9] .is_wysiwyg = "true";
defparam \DP|REG_C|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N54
cyclonev_lcell_comb \DP|data_in[9]~15 (
// Equation(s):
// \DP|data_in[9]~15_combout  = ( \DP|REG_C|b [9] & ( !\IN|CTRL|Q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DP|REG_C|b [9]),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[9]~15 .extended_lut = "off";
defparam \DP|data_in[9]~15 .lut_mask = 64'h0000FFFF00000000;
defparam \DP|data_in[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N9
cyclonev_lcell_comb \DP|RF|Regs[2].Reg|b[9]~feeder (
// Equation(s):
// \DP|RF|Regs[2].Reg|b[9]~feeder_combout  = ( \DP|data_in[9]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|data_in[9]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[2].Reg|b[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[9]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[2].Reg|b[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|RF|Regs[2].Reg|b[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N11
dffeas \DP|RF|Regs[2].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[2].Reg|b[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[9] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N59
dffeas \DP|RF|Regs[5].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[9]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[9] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N57
cyclonev_lcell_comb \DP|RF|Mux|b[9]~46 (
// Equation(s):
// \DP|RF|Mux|b[9]~46_combout  = (!\DP|RF|Dec2|ShiftLeft0~2_combout  & (\DP|RF|Dec2|ShiftLeft0~1_combout  & (\DP|RF|Regs[2].Reg|b [9]))) # (\DP|RF|Dec2|ShiftLeft0~2_combout  & (((\DP|RF|Dec2|ShiftLeft0~1_combout  & \DP|RF|Regs[2].Reg|b [9])) # 
// (\DP|RF|Regs[5].Reg|b [9])))

	.dataa(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datab(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datac(!\DP|RF|Regs[2].Reg|b [9]),
	.datad(!\DP|RF|Regs[5].Reg|b [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[9]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[9]~46 .extended_lut = "off";
defparam \DP|RF|Mux|b[9]~46 .lut_mask = 64'h0357035703570357;
defparam \DP|RF|Mux|b[9]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N53
dffeas \DP|RF|Regs[6].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[9]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[9] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N41
dffeas \DP|RF|Regs[7].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[9]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[9] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N39
cyclonev_lcell_comb \DP|RF|Mux|b[9]~47 (
// Equation(s):
// \DP|RF|Mux|b[9]~47_combout  = ( \DP|RF|Regs[7].Reg|b [9] & ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( (\DP|RF|Regs[6].Reg|b [9]) # (\DP|RF|Dec2|ShiftLeft0~4_combout ) ) ) ) # ( !\DP|RF|Regs[7].Reg|b [9] & ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( 
// \DP|RF|Regs[6].Reg|b [9] ) ) ) # ( \DP|RF|Regs[7].Reg|b [9] & ( !\DP|RF|Dec2|ShiftLeft0~3_combout  & ( \DP|RF|Dec2|ShiftLeft0~4_combout  ) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DP|RF|Regs[6].Reg|b [9]),
	.datae(!\DP|RF|Regs[7].Reg|b [9]),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[9]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[9]~47 .extended_lut = "off";
defparam \DP|RF|Mux|b[9]~47 .lut_mask = 64'h0000555500FF55FF;
defparam \DP|RF|Mux|b[9]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N21
cyclonev_lcell_comb \DP|RF|Regs[4].Reg|b[9]~feeder (
// Equation(s):
// \DP|RF|Regs[4].Reg|b[9]~feeder_combout  = \DP|data_in[9]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DP|data_in[9]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[4].Reg|b[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[9]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[4].Reg|b[9]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \DP|RF|Regs[4].Reg|b[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N23
dffeas \DP|RF|Regs[4].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[4].Reg|b[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[9] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N55
dffeas \DP|RF|Regs[1].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[9]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[9] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N32
dffeas \DP|RF|Regs[0].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[9]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[9] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N30
cyclonev_lcell_comb \DP|RF|Mux|b[9]~45 (
// Equation(s):
// \DP|RF|Mux|b[9]~45_combout  = ( \DP|RF|Regs[0].Reg|b [9] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & (!\IN|CTRL|Q [3] & \DP|RF|Regs[1].Reg|b [9])) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [9] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & (!\IN|CTRL|Q [3] & 
// \DP|RF|Regs[1].Reg|b [9])) ) ) ) # ( \DP|RF|Regs[0].Reg|b [9] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q [3]) # (\DP|RF|Regs[4].Reg|b [9]))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [9] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & (\IN|CTRL|Q [3] & 
// \DP|RF|Regs[4].Reg|b [9])) ) ) )

	.dataa(!\IN|CTRL|Q [2]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|RF|Regs[4].Reg|b [9]),
	.datad(!\DP|RF|Regs[1].Reg|b [9]),
	.datae(!\DP|RF|Regs[0].Reg|b [9]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[9]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[9]~45 .extended_lut = "off";
defparam \DP|RF|Mux|b[9]~45 .lut_mask = 64'h02028A8A00880088;
defparam \DP|RF|Mux|b[9]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N38
dffeas \DP|RF|Regs[3].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[9]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[9] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N36
cyclonev_lcell_comb \DP|RF|Mux|b[9] (
// Equation(s):
// \DP|RF|Mux|b [9] = ( \DP|RF|Dec2|ShiftLeft0~0_combout  & ( (((\DP|RF|Regs[3].Reg|b [9]) # (\DP|RF|Mux|b[9]~45_combout )) # (\DP|RF|Mux|b[9]~47_combout )) # (\DP|RF|Mux|b[9]~46_combout ) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~0_combout  & ( 
// ((\DP|RF|Mux|b[9]~45_combout ) # (\DP|RF|Mux|b[9]~47_combout )) # (\DP|RF|Mux|b[9]~46_combout ) ) )

	.dataa(!\DP|RF|Mux|b[9]~46_combout ),
	.datab(!\DP|RF|Mux|b[9]~47_combout ),
	.datac(!\DP|RF|Mux|b[9]~45_combout ),
	.datad(!\DP|RF|Regs[3].Reg|b [9]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[9] .extended_lut = "off";
defparam \DP|RF|Mux|b[9] .lut_mask = 64'h7F7F7F7F7FFF7FFF;
defparam \DP|RF|Mux|b[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N56
dffeas \DP|REG_B|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[9] .is_wysiwyg = "true";
defparam \DP|REG_B|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N42
cyclonev_lcell_comb \DP|Bin[8]~13 (
// Equation(s):
// \DP|Bin[8]~13_combout  = ( \DP|REG_B|b [7] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & ((!\IN|CTRL|Q [2]) # (\DP|REG_B|b [9]))) ) ) ) # ( !\DP|REG_B|b [7] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & (\IN|CTRL|Q [2] & \DP|REG_B|b [9])) ) ) ) # ( \DP|REG_B|b 
// [7] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & ((!\IN|CTRL|Q [2] & ((\DP|REG_B|b [8]))) # (\IN|CTRL|Q [2] & (\DP|REG_B|b [9])))) ) ) ) # ( !\DP|REG_B|b [7] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & ((!\IN|CTRL|Q [2] & ((\DP|REG_B|b [8]))) # (\IN|CTRL|Q 
// [2] & (\DP|REG_B|b [9])))) ) ) )

	.dataa(!\IN|CTRL|Q [4]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\DP|REG_B|b [9]),
	.datad(!\DP|REG_B|b [8]),
	.datae(!\DP|REG_B|b [7]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[8]~13 .extended_lut = "off";
defparam \DP|Bin[8]~13 .lut_mask = 64'h028A028A02028A8A;
defparam \DP|Bin[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N15
cyclonev_lcell_comb \DP|REG_C|b[8]~feeder (
// Equation(s):
// \DP|REG_C|b[8]~feeder_combout  = \DP|ALU|Add0~49_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|ALU|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[8]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|REG_C|b[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N18
cyclonev_lcell_comb \DP|ALU|Mux7~0 (
// Equation(s):
// \DP|ALU|Mux7~0_combout  = ( \IN|CTRL|Q [5] & ( !\DP|Bin[8]~13_combout  ) ) # ( !\IN|CTRL|Q [5] & ( (\DP|Bin[8]~13_combout  & (!\IN|CTRL|Q [3] & \DP|REG_A|b [8])) ) )

	.dataa(!\DP|Bin[8]~13_combout ),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|REG_A|b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux7~0 .extended_lut = "off";
defparam \DP|ALU|Mux7~0 .lut_mask = 64'h04040404AAAAAAAA;
defparam \DP|ALU|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N17
dffeas \DP|REG_C|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[8]~feeder_combout ),
	.asdata(\DP|ALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[8] .is_wysiwyg = "true";
defparam \DP|REG_C|b[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N51
cyclonev_lcell_comb \DP|data_in[8]~6 (
// Equation(s):
// \DP|data_in[8]~6_combout  = ( \DP|REG_C|b [8] & ( !\IN|CTRL|Q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DP|REG_C|b [8]),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[8]~6 .extended_lut = "off";
defparam \DP|data_in[8]~6 .lut_mask = 64'h0000FFFF00000000;
defparam \DP|data_in[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N23
dffeas \DP|RF|Regs[2].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[8] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N17
dffeas \DP|RF|Regs[5].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[8] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N15
cyclonev_lcell_comb \DP|RF|Mux|b[8]~19 (
// Equation(s):
// \DP|RF|Mux|b[8]~19_combout  = ( \DP|RF|Regs[5].Reg|b [8] & ( \DP|RF|Dec2|ShiftLeft0~2_combout  ) ) # ( !\DP|RF|Regs[5].Reg|b [8] & ( \DP|RF|Dec2|ShiftLeft0~2_combout  & ( (\DP|RF|Regs[2].Reg|b [8] & \DP|RF|Dec2|ShiftLeft0~1_combout ) ) ) ) # ( 
// \DP|RF|Regs[5].Reg|b [8] & ( !\DP|RF|Dec2|ShiftLeft0~2_combout  & ( (\DP|RF|Regs[2].Reg|b [8] & \DP|RF|Dec2|ShiftLeft0~1_combout ) ) ) ) # ( !\DP|RF|Regs[5].Reg|b [8] & ( !\DP|RF|Dec2|ShiftLeft0~2_combout  & ( (\DP|RF|Regs[2].Reg|b [8] & 
// \DP|RF|Dec2|ShiftLeft0~1_combout ) ) ) )

	.dataa(!\DP|RF|Regs[2].Reg|b [8]),
	.datab(gnd),
	.datac(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datad(gnd),
	.datae(!\DP|RF|Regs[5].Reg|b [8]),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[8]~19 .extended_lut = "off";
defparam \DP|RF|Mux|b[8]~19 .lut_mask = 64'h050505050505FFFF;
defparam \DP|RF|Mux|b[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N11
dffeas \DP|RF|Regs[6].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[8] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N5
dffeas \DP|RF|Regs[7].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[8] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N3
cyclonev_lcell_comb \DP|RF|Mux|b[8]~20 (
// Equation(s):
// \DP|RF|Mux|b[8]~20_combout  = ( \DP|RF|Regs[7].Reg|b [8] & ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( (\DP|RF|Regs[6].Reg|b [8]) # (\DP|RF|Dec2|ShiftLeft0~4_combout ) ) ) ) # ( !\DP|RF|Regs[7].Reg|b [8] & ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( 
// \DP|RF|Regs[6].Reg|b [8] ) ) ) # ( \DP|RF|Regs[7].Reg|b [8] & ( !\DP|RF|Dec2|ShiftLeft0~3_combout  & ( \DP|RF|Dec2|ShiftLeft0~4_combout  ) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Regs[6].Reg|b [8]),
	.datad(gnd),
	.datae(!\DP|RF|Regs[7].Reg|b [8]),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[8]~20 .extended_lut = "off";
defparam \DP|RF|Mux|b[8]~20 .lut_mask = 64'h000055550F0F5F5F;
defparam \DP|RF|Mux|b[8]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N38
dffeas \DP|RF|Regs[3].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[8] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N4
dffeas \DP|RF|Regs[4].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[8] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N27
cyclonev_lcell_comb \DP|RF|Regs[1].Reg|b[8]~feeder (
// Equation(s):
// \DP|RF|Regs[1].Reg|b[8]~feeder_combout  = ( \DP|data_in[8]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|data_in[8]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[1].Reg|b[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[8]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[1].Reg|b[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|RF|Regs[1].Reg|b[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N29
dffeas \DP|RF|Regs[1].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[1].Reg|b[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[8] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N32
dffeas \DP|RF|Regs[0].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[8] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N30
cyclonev_lcell_comb \DP|RF|Mux|b[8]~18 (
// Equation(s):
// \DP|RF|Mux|b[8]~18_combout  = ( \DP|RF|Regs[0].Reg|b [8] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [1] & (((!\IN|CTRL|Q [3])) # (\DP|RF|Regs[4].Reg|b [8]))) # (\IN|CTRL|Q [1] & (((\DP|RF|Regs[1].Reg|b [8] & !\IN|CTRL|Q [3])))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b 
// [8] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [8] & ((\IN|CTRL|Q [3])))) # (\IN|CTRL|Q [1] & (((\DP|RF|Regs[1].Reg|b [8] & !\IN|CTRL|Q [3])))) ) ) )

	.dataa(!\DP|RF|Regs[4].Reg|b [8]),
	.datab(!\IN|CTRL|Q [1]),
	.datac(!\DP|RF|Regs[1].Reg|b [8]),
	.datad(!\IN|CTRL|Q [3]),
	.datae(!\DP|RF|Regs[0].Reg|b [8]),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[8]~18 .extended_lut = "off";
defparam \DP|RF|Mux|b[8]~18 .lut_mask = 64'h0344CF4400000000;
defparam \DP|RF|Mux|b[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N36
cyclonev_lcell_comb \DP|RF|Mux|b[8] (
// Equation(s):
// \DP|RF|Mux|b [8] = ( \DP|RF|Regs[3].Reg|b [8] & ( \DP|RF|Mux|b[8]~18_combout  ) ) # ( !\DP|RF|Regs[3].Reg|b [8] & ( \DP|RF|Mux|b[8]~18_combout  ) ) # ( \DP|RF|Regs[3].Reg|b [8] & ( !\DP|RF|Mux|b[8]~18_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~0_combout ) # 
// (\DP|RF|Mux|b[8]~20_combout )) # (\DP|RF|Mux|b[8]~19_combout ) ) ) ) # ( !\DP|RF|Regs[3].Reg|b [8] & ( !\DP|RF|Mux|b[8]~18_combout  & ( (\DP|RF|Mux|b[8]~20_combout ) # (\DP|RF|Mux|b[8]~19_combout ) ) ) )

	.dataa(!\DP|RF|Mux|b[8]~19_combout ),
	.datab(!\DP|RF|Mux|b[8]~20_combout ),
	.datac(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datad(gnd),
	.datae(!\DP|RF|Regs[3].Reg|b [8]),
	.dataf(!\DP|RF|Mux|b[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[8] .extended_lut = "off";
defparam \DP|RF|Mux|b[8] .lut_mask = 64'h77777F7FFFFFFFFF;
defparam \DP|RF|Mux|b[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N26
dffeas \DP|REG_B|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[8] .is_wysiwyg = "true";
defparam \DP|REG_B|b[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N24
cyclonev_lcell_comb \DP|Bin[7]~6 (
// Equation(s):
// \DP|Bin[7]~6_combout  = ( \DP|REG_B|b [8] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & ((\IN|CTRL|Q [2]) # (\DP|REG_B|b [6]))) ) ) ) # ( !\DP|REG_B|b [8] & ( \IN|CTRL|Q [1] & ( (\DP|REG_B|b [6] & (!\IN|CTRL|Q [2] & !\IN|CTRL|Q [4])) ) ) ) # ( \DP|REG_B|b [8] 
// & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & ((\DP|REG_B|b [7]) # (\IN|CTRL|Q [2]))) ) ) ) # ( !\DP|REG_B|b [8] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & (\DP|REG_B|b [7] & !\IN|CTRL|Q [4])) ) ) )

	.dataa(!\DP|REG_B|b [6]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\DP|REG_B|b [7]),
	.datad(!\IN|CTRL|Q [4]),
	.datae(!\DP|REG_B|b [8]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[7]~6 .extended_lut = "off";
defparam \DP|Bin[7]~6 .lut_mask = 64'h0C003F0044007700;
defparam \DP|Bin[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N12
cyclonev_lcell_comb \DP|REG_C|b[7]~feeder (
// Equation(s):
// \DP|REG_C|b[7]~feeder_combout  = ( \DP|ALU|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[7]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N0
cyclonev_lcell_comb \DP|ALU|Mux8~0 (
// Equation(s):
// \DP|ALU|Mux8~0_combout  = (\DP|REG_A|b [7] & (!\IN|CTRL|Q [5] & !\IN|CTRL|Q [3]))

	.dataa(gnd),
	.datab(!\DP|REG_A|b [7]),
	.datac(!\IN|CTRL|Q [5]),
	.datad(!\IN|CTRL|Q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux8~0 .extended_lut = "off";
defparam \DP|ALU|Mux8~0 .lut_mask = 64'h3000300030003000;
defparam \DP|ALU|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N24
cyclonev_lcell_comb \DP|ALU|Mux8~1 (
// Equation(s):
// \DP|ALU|Mux8~1_combout  = ( \DP|Bin[7]~6_combout  & ( \DP|ALU|Mux8~0_combout  ) ) # ( !\DP|Bin[7]~6_combout  & ( \IN|CTRL|Q [5] ) )

	.dataa(gnd),
	.datab(!\DP|ALU|Mux8~0_combout ),
	.datac(gnd),
	.datad(!\IN|CTRL|Q [5]),
	.datae(gnd),
	.dataf(!\DP|Bin[7]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux8~1 .extended_lut = "off";
defparam \DP|ALU|Mux8~1 .lut_mask = 64'h00FF00FF33333333;
defparam \DP|ALU|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N14
dffeas \DP|REG_C|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[7]~feeder_combout ),
	.asdata(\DP|ALU|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[7] .is_wysiwyg = "true";
defparam \DP|REG_C|b[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N27
cyclonev_lcell_comb \DP|data_in[7]~7 (
// Equation(s):
// \DP|data_in[7]~7_combout  = ( \IN|DATA|Q [7] & ( (\IN|CTRL|Q [4]) # (\DP|REG_C|b [7]) ) ) # ( !\IN|DATA|Q [7] & ( (\DP|REG_C|b [7] & !\IN|CTRL|Q [4]) ) )

	.dataa(gnd),
	.datab(!\DP|REG_C|b [7]),
	.datac(gnd),
	.datad(!\IN|CTRL|Q [4]),
	.datae(gnd),
	.dataf(!\IN|DATA|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[7]~7 .extended_lut = "off";
defparam \DP|data_in[7]~7 .lut_mask = 64'h3300330033FF33FF;
defparam \DP|data_in[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N52
dffeas \DP|RF|Regs[2].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[7] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N41
dffeas \DP|RF|Regs[5].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[7] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N39
cyclonev_lcell_comb \DP|RF|Mux|b[7]~22 (
// Equation(s):
// \DP|RF|Mux|b[7]~22_combout  = ( \DP|RF|Dec2|ShiftLeft0~2_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~1_combout  & \DP|RF|Regs[2].Reg|b [7])) # (\DP|RF|Regs[5].Reg|b [7]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~2_combout  & ( (\DP|RF|Dec2|ShiftLeft0~1_combout  & 
// \DP|RF|Regs[2].Reg|b [7]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Regs[2].Reg|b [7]),
	.datad(!\DP|RF|Regs[5].Reg|b [7]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[7]~22 .extended_lut = "off";
defparam \DP|RF|Mux|b[7]~22 .lut_mask = 64'h0505050505FF05FF;
defparam \DP|RF|Mux|b[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N47
dffeas \DP|RF|Regs[6].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[7] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N59
dffeas \DP|RF|Regs[7].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[7] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N57
cyclonev_lcell_comb \DP|RF|Mux|b[7]~23 (
// Equation(s):
// \DP|RF|Mux|b[7]~23_combout  = ( \DP|RF|Regs[7].Reg|b [7] & ( \DP|RF|Dec2|ShiftLeft0~4_combout  ) ) # ( !\DP|RF|Regs[7].Reg|b [7] & ( \DP|RF|Dec2|ShiftLeft0~4_combout  & ( (\DP|RF|Dec2|ShiftLeft0~3_combout  & \DP|RF|Regs[6].Reg|b [7]) ) ) ) # ( 
// \DP|RF|Regs[7].Reg|b [7] & ( !\DP|RF|Dec2|ShiftLeft0~4_combout  & ( (\DP|RF|Dec2|ShiftLeft0~3_combout  & \DP|RF|Regs[6].Reg|b [7]) ) ) ) # ( !\DP|RF|Regs[7].Reg|b [7] & ( !\DP|RF|Dec2|ShiftLeft0~4_combout  & ( (\DP|RF|Dec2|ShiftLeft0~3_combout  & 
// \DP|RF|Regs[6].Reg|b [7]) ) ) )

	.dataa(gnd),
	.datab(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(!\DP|RF|Regs[6].Reg|b [7]),
	.datad(gnd),
	.datae(!\DP|RF|Regs[7].Reg|b [7]),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[7]~23 .extended_lut = "off";
defparam \DP|RF|Mux|b[7]~23 .lut_mask = 64'h030303030303FFFF;
defparam \DP|RF|Mux|b[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N25
dffeas \DP|RF|Regs[1].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[7] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N36
cyclonev_lcell_comb \DP|RF|Regs[4].Reg|b[7]~feeder (
// Equation(s):
// \DP|RF|Regs[4].Reg|b[7]~feeder_combout  = \DP|data_in[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|data_in[7]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[4].Reg|b[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[7]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[4].Reg|b[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|RF|Regs[4].Reg|b[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N37
dffeas \DP|RF|Regs[4].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[4].Reg|b[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[7] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N26
dffeas \DP|RF|Regs[0].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[7] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N24
cyclonev_lcell_comb \DP|RF|Mux|b[7]~21 (
// Equation(s):
// \DP|RF|Mux|b[7]~21_combout  = ( \DP|RF|Regs[0].Reg|b [7] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & ((!\IN|CTRL|Q [1]) # ((\DP|RF|Regs[1].Reg|b [7])))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & ((\DP|RF|Regs[4].Reg|b [7])))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b 
// [7] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & (\IN|CTRL|Q [1] & (\DP|RF|Regs[1].Reg|b [7]))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & ((\DP|RF|Regs[4].Reg|b [7])))) ) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\IN|CTRL|Q [1]),
	.datac(!\DP|RF|Regs[1].Reg|b [7]),
	.datad(!\DP|RF|Regs[4].Reg|b [7]),
	.datae(!\DP|RF|Regs[0].Reg|b [7]),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[7]~21 .extended_lut = "off";
defparam \DP|RF|Mux|b[7]~21 .lut_mask = 64'h02468ACE00000000;
defparam \DP|RF|Mux|b[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N56
dffeas \DP|RF|Regs[3].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[7] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N54
cyclonev_lcell_comb \DP|RF|Mux|b[7] (
// Equation(s):
// \DP|RF|Mux|b [7] = ( \DP|RF|Dec2|ShiftLeft0~0_combout  & ( (((\DP|RF|Regs[3].Reg|b [7]) # (\DP|RF|Mux|b[7]~21_combout )) # (\DP|RF|Mux|b[7]~23_combout )) # (\DP|RF|Mux|b[7]~22_combout ) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~0_combout  & ( 
// ((\DP|RF|Mux|b[7]~21_combout ) # (\DP|RF|Mux|b[7]~23_combout )) # (\DP|RF|Mux|b[7]~22_combout ) ) )

	.dataa(!\DP|RF|Mux|b[7]~22_combout ),
	.datab(!\DP|RF|Mux|b[7]~23_combout ),
	.datac(!\DP|RF|Mux|b[7]~21_combout ),
	.datad(!\DP|RF|Regs[3].Reg|b [7]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[7] .extended_lut = "off";
defparam \DP|RF|Mux|b[7] .lut_mask = 64'h7F7F7F7F7FFF7FFF;
defparam \DP|RF|Mux|b[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N50
dffeas \DP|REG_B|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[7] .is_wysiwyg = "true";
defparam \DP|REG_B|b[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N57
cyclonev_lcell_comb \DP|Bin[6]~7 (
// Equation(s):
// \DP|Bin[6]~7_combout  = ( \DP|REG_B|b [5] & ( \DP|REG_B|b [6] & ( (!\IN|CTRL|Q [4] & ((!\IN|CTRL|Q [2]) # (\DP|REG_B|b [7]))) ) ) ) # ( !\DP|REG_B|b [5] & ( \DP|REG_B|b [6] & ( (!\IN|CTRL|Q [4] & ((!\IN|CTRL|Q [2] & (!\IN|CTRL|Q [1])) # (\IN|CTRL|Q [2] & 
// ((\DP|REG_B|b [7]))))) ) ) ) # ( \DP|REG_B|b [5] & ( !\DP|REG_B|b [6] & ( (!\IN|CTRL|Q [4] & ((!\IN|CTRL|Q [2] & (\IN|CTRL|Q [1])) # (\IN|CTRL|Q [2] & ((\DP|REG_B|b [7]))))) ) ) ) # ( !\DP|REG_B|b [5] & ( !\DP|REG_B|b [6] & ( (!\IN|CTRL|Q [4] & 
// (\IN|CTRL|Q [2] & \DP|REG_B|b [7])) ) ) )

	.dataa(!\IN|CTRL|Q [4]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\IN|CTRL|Q [1]),
	.datad(!\DP|REG_B|b [7]),
	.datae(!\DP|REG_B|b [5]),
	.dataf(!\DP|REG_B|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[6]~7 .extended_lut = "off";
defparam \DP|Bin[6]~7 .lut_mask = 64'h0022082A80A288AA;
defparam \DP|Bin[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N39
cyclonev_lcell_comb \DP|REG_C|b[6]~feeder (
// Equation(s):
// \DP|REG_C|b[6]~feeder_combout  = ( \DP|ALU|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[6]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N27
cyclonev_lcell_comb \DP|ALU|Mux9~0 (
// Equation(s):
// \DP|ALU|Mux9~0_combout  = ( \DP|REG_A|b [6] & ( (!\IN|CTRL|Q [5] & !\IN|CTRL|Q [3]) ) )

	.dataa(!\IN|CTRL|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IN|CTRL|Q [3]),
	.datae(gnd),
	.dataf(!\DP|REG_A|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux9~0 .extended_lut = "off";
defparam \DP|ALU|Mux9~0 .lut_mask = 64'h00000000AA00AA00;
defparam \DP|ALU|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N21
cyclonev_lcell_comb \DP|ALU|Mux9~1 (
// Equation(s):
// \DP|ALU|Mux9~1_combout  = ( \IN|CTRL|Q [5] & ( (!\DP|Bin[6]~7_combout ) # (\DP|ALU|Mux9~0_combout ) ) ) # ( !\IN|CTRL|Q [5] & ( (\DP|ALU|Mux9~0_combout  & \DP|Bin[6]~7_combout ) ) )

	.dataa(!\DP|ALU|Mux9~0_combout ),
	.datab(!\DP|Bin[6]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux9~1 .extended_lut = "off";
defparam \DP|ALU|Mux9~1 .lut_mask = 64'h11111111DDDDDDDD;
defparam \DP|ALU|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N41
dffeas \DP|REG_C|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[6]~feeder_combout ),
	.asdata(\DP|ALU|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[6] .is_wysiwyg = "true";
defparam \DP|REG_C|b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N51
cyclonev_lcell_comb \DP|data_in[6]~8 (
// Equation(s):
// \DP|data_in[6]~8_combout  = ( \IN|DATA|Q [6] & ( (\IN|CTRL|Q [4]) # (\DP|REG_C|b [6]) ) ) # ( !\IN|DATA|Q [6] & ( (\DP|REG_C|b [6] & !\IN|CTRL|Q [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|REG_C|b [6]),
	.datad(!\IN|CTRL|Q [4]),
	.datae(gnd),
	.dataf(!\IN|DATA|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[6]~8 .extended_lut = "off";
defparam \DP|data_in[6]~8 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \DP|data_in[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N29
dffeas \DP|RF|Regs[1].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[6] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N39
cyclonev_lcell_comb \DP|RF|Regs[4].Reg|b[6]~feeder (
// Equation(s):
// \DP|RF|Regs[4].Reg|b[6]~feeder_combout  = ( \DP|data_in[6]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|data_in[6]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[4].Reg|b[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[6]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[4].Reg|b[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|RF|Regs[4].Reg|b[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N41
dffeas \DP|RF|Regs[4].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[4].Reg|b[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[6] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N56
dffeas \DP|RF|Regs[0].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[6] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N54
cyclonev_lcell_comb \DP|RF|Mux|b[6]~24 (
// Equation(s):
// \DP|RF|Mux|b[6]~24_combout  = ( \DP|RF|Regs[0].Reg|b [6] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [1] & ((!\IN|CTRL|Q [3]) # ((\DP|RF|Regs[4].Reg|b [6])))) # (\IN|CTRL|Q [1] & (!\IN|CTRL|Q [3] & (\DP|RF|Regs[1].Reg|b [6]))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [6] 
// & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [1] & (\IN|CTRL|Q [3] & ((\DP|RF|Regs[4].Reg|b [6])))) # (\IN|CTRL|Q [1] & (!\IN|CTRL|Q [3] & (\DP|RF|Regs[1].Reg|b [6]))) ) ) )

	.dataa(!\IN|CTRL|Q [1]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|RF|Regs[1].Reg|b [6]),
	.datad(!\DP|RF|Regs[4].Reg|b [6]),
	.datae(!\DP|RF|Regs[0].Reg|b [6]),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[6]~24 .extended_lut = "off";
defparam \DP|RF|Mux|b[6]~24 .lut_mask = 64'h04268CAE00000000;
defparam \DP|RF|Mux|b[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N42
cyclonev_lcell_comb \DP|RF|Regs[6].Reg|b[6]~feeder (
// Equation(s):
// \DP|RF|Regs[6].Reg|b[6]~feeder_combout  = ( \DP|data_in[6]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|data_in[6]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[6].Reg|b[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[6]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[6].Reg|b[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|RF|Regs[6].Reg|b[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N43
dffeas \DP|RF|Regs[6].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[6].Reg|b[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[6] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N13
dffeas \DP|RF|Regs[7].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[6] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N42
cyclonev_lcell_comb \DP|RF|Mux|b[6]~26 (
// Equation(s):
// \DP|RF|Mux|b[6]~26_combout  = ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~4_combout  & \DP|RF|Regs[7].Reg|b [6])) # (\DP|RF|Regs[6].Reg|b [6]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~3_combout  & ( (\DP|RF|Dec2|ShiftLeft0~4_combout  & 
// \DP|RF|Regs[7].Reg|b [6]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(!\DP|RF|Regs[6].Reg|b [6]),
	.datac(!\DP|RF|Regs[7].Reg|b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[6]~26 .extended_lut = "off";
defparam \DP|RF|Mux|b[6]~26 .lut_mask = 64'h0505050537373737;
defparam \DP|RF|Mux|b[6]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N20
dffeas \DP|RF|Regs[3].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[6] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N38
dffeas \DP|RF|Regs[5].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[6] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N49
dffeas \DP|RF|Regs[2].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[6] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N36
cyclonev_lcell_comb \DP|RF|Mux|b[6]~25 (
// Equation(s):
// \DP|RF|Mux|b[6]~25_combout  = ( \DP|RF|Regs[2].Reg|b [6] & ( ((\DP|RF|Dec2|ShiftLeft0~2_combout  & \DP|RF|Regs[5].Reg|b [6])) # (\DP|RF|Dec2|ShiftLeft0~1_combout ) ) ) # ( !\DP|RF|Regs[2].Reg|b [6] & ( (\DP|RF|Dec2|ShiftLeft0~2_combout  & 
// \DP|RF|Regs[5].Reg|b [6]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datac(gnd),
	.datad(!\DP|RF|Regs[5].Reg|b [6]),
	.datae(gnd),
	.dataf(!\DP|RF|Regs[2].Reg|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[6]~25 .extended_lut = "off";
defparam \DP|RF|Mux|b[6]~25 .lut_mask = 64'h0033003355775577;
defparam \DP|RF|Mux|b[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N18
cyclonev_lcell_comb \DP|RF|Mux|b[6] (
// Equation(s):
// \DP|RF|Mux|b [6] = ( \DP|RF|Regs[3].Reg|b [6] & ( \DP|RF|Mux|b[6]~25_combout  ) ) # ( !\DP|RF|Regs[3].Reg|b [6] & ( \DP|RF|Mux|b[6]~25_combout  ) ) # ( \DP|RF|Regs[3].Reg|b [6] & ( !\DP|RF|Mux|b[6]~25_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~0_combout ) # 
// (\DP|RF|Mux|b[6]~26_combout )) # (\DP|RF|Mux|b[6]~24_combout ) ) ) ) # ( !\DP|RF|Regs[3].Reg|b [6] & ( !\DP|RF|Mux|b[6]~25_combout  & ( (\DP|RF|Mux|b[6]~26_combout ) # (\DP|RF|Mux|b[6]~24_combout ) ) ) )

	.dataa(!\DP|RF|Mux|b[6]~24_combout ),
	.datab(!\DP|RF|Mux|b[6]~26_combout ),
	.datac(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datad(gnd),
	.datae(!\DP|RF|Regs[3].Reg|b [6]),
	.dataf(!\DP|RF|Mux|b[6]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[6] .extended_lut = "off";
defparam \DP|RF|Mux|b[6] .lut_mask = 64'h77777F7FFFFFFFFF;
defparam \DP|RF|Mux|b[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N53
dffeas \DP|REG_B|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[6] .is_wysiwyg = "true";
defparam \DP|REG_B|b[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N45
cyclonev_lcell_comb \DP|Bin[5]~8 (
// Equation(s):
// \DP|Bin[5]~8_combout  = ( \DP|REG_B|b [4] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & ((!\IN|CTRL|Q [2]) # (\DP|REG_B|b [6]))) ) ) ) # ( !\DP|REG_B|b [4] & ( \IN|CTRL|Q [1] & ( (\DP|REG_B|b [6] & (\IN|CTRL|Q [2] & !\IN|CTRL|Q [4])) ) ) ) # ( \DP|REG_B|b [4] 
// & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & ((!\IN|CTRL|Q [2] & ((\DP|REG_B|b [5]))) # (\IN|CTRL|Q [2] & (\DP|REG_B|b [6])))) ) ) ) # ( !\DP|REG_B|b [4] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & ((!\IN|CTRL|Q [2] & ((\DP|REG_B|b [5]))) # (\IN|CTRL|Q [2] & 
// (\DP|REG_B|b [6])))) ) ) )

	.dataa(!\DP|REG_B|b [6]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\IN|CTRL|Q [4]),
	.datad(!\DP|REG_B|b [5]),
	.datae(!\DP|REG_B|b [4]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[5]~8 .extended_lut = "off";
defparam \DP|Bin[5]~8 .lut_mask = 64'h10D010D01010D0D0;
defparam \DP|Bin[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N54
cyclonev_lcell_comb \DP|REG_C|b[5]~feeder (
// Equation(s):
// \DP|REG_C|b[5]~feeder_combout  = ( \DP|ALU|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[5]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N57
cyclonev_lcell_comb \DP|ALU|Mux10~0 (
// Equation(s):
// \DP|ALU|Mux10~0_combout  = ( !\IN|CTRL|Q [5] & ( (\DP|REG_A|b [5] & !\IN|CTRL|Q [3]) ) )

	.dataa(!\DP|REG_A|b [5]),
	.datab(gnd),
	.datac(!\IN|CTRL|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux10~0 .extended_lut = "off";
defparam \DP|ALU|Mux10~0 .lut_mask = 64'h5050505000000000;
defparam \DP|ALU|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N42
cyclonev_lcell_comb \DP|ALU|Mux10~1 (
// Equation(s):
// \DP|ALU|Mux10~1_combout  = ( \DP|ALU|Mux10~0_combout  & ( (\IN|CTRL|Q [5]) # (\DP|Bin[5]~8_combout ) ) ) # ( !\DP|ALU|Mux10~0_combout  & ( (!\DP|Bin[5]~8_combout  & \IN|CTRL|Q [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|Bin[5]~8_combout ),
	.datad(!\IN|CTRL|Q [5]),
	.datae(gnd),
	.dataf(!\DP|ALU|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux10~1 .extended_lut = "off";
defparam \DP|ALU|Mux10~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \DP|ALU|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N56
dffeas \DP|REG_C|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[5]~feeder_combout ),
	.asdata(\DP|ALU|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[5] .is_wysiwyg = "true";
defparam \DP|REG_C|b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N27
cyclonev_lcell_comb \DP|data_in[5]~4 (
// Equation(s):
// \DP|data_in[5]~4_combout  = ( \IN|CTRL|Q [4] & ( \IN|DATA|Q [5] ) ) # ( !\IN|CTRL|Q [4] & ( \DP|REG_C|b [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|DATA|Q [5]),
	.datad(!\DP|REG_C|b [5]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[5]~4 .extended_lut = "off";
defparam \DP|data_in[5]~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \DP|data_in[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N20
dffeas \DP|RF|Regs[6].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[5] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N38
dffeas \DP|RF|Regs[7].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[5] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N21
cyclonev_lcell_comb \DP|RF|Mux|b[5]~14 (
// Equation(s):
// \DP|RF|Mux|b[5]~14_combout  = ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~4_combout  & \DP|RF|Regs[7].Reg|b [5])) # (\DP|RF|Regs[6].Reg|b [5]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~3_combout  & ( (\DP|RF|Dec2|ShiftLeft0~4_combout  & 
// \DP|RF|Regs[7].Reg|b [5]) ) )

	.dataa(!\DP|RF|Regs[6].Reg|b [5]),
	.datab(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(!\DP|RF|Regs[7].Reg|b [5]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[5]~14 .extended_lut = "off";
defparam \DP|RF|Mux|b[5]~14 .lut_mask = 64'h0033003355775577;
defparam \DP|RF|Mux|b[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N38
dffeas \DP|RF|Regs[4].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[5] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N42
cyclonev_lcell_comb \DP|RF|Regs[1].Reg|b[5]~feeder (
// Equation(s):
// \DP|RF|Regs[1].Reg|b[5]~feeder_combout  = \DP|data_in[5]~4_combout 

	.dataa(gnd),
	.datab(!\DP|data_in[5]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[1].Reg|b[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[5]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[1].Reg|b[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \DP|RF|Regs[1].Reg|b[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N43
dffeas \DP|RF|Regs[1].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[1].Reg|b[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[5] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N44
dffeas \DP|RF|Regs[0].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[5] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N42
cyclonev_lcell_comb \DP|RF|Mux|b[5]~12 (
// Equation(s):
// \DP|RF|Mux|b[5]~12_combout  = ( \DP|RF|Regs[0].Reg|b [5] & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & ((!\IN|CTRL|Q [1]) # ((\DP|RF|Regs[1].Reg|b [5])))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [5]))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [5] 
// & ( !\IN|CTRL|Q [2] & ( (!\IN|CTRL|Q [3] & (\IN|CTRL|Q [1] & ((\DP|RF|Regs[1].Reg|b [5])))) # (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [1] & (\DP|RF|Regs[4].Reg|b [5]))) ) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\IN|CTRL|Q [1]),
	.datac(!\DP|RF|Regs[4].Reg|b [5]),
	.datad(!\DP|RF|Regs[1].Reg|b [5]),
	.datae(!\DP|RF|Regs[0].Reg|b [5]),
	.dataf(!\IN|CTRL|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[5]~12 .extended_lut = "off";
defparam \DP|RF|Mux|b[5]~12 .lut_mask = 64'h04268CAE00000000;
defparam \DP|RF|Mux|b[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N8
dffeas \DP|RF|Regs[3].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[5] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N41
dffeas \DP|RF|Regs[5].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[5] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N1
dffeas \DP|RF|Regs[2].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[5] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N39
cyclonev_lcell_comb \DP|RF|Mux|b[5]~13 (
// Equation(s):
// \DP|RF|Mux|b[5]~13_combout  = ( \DP|RF|Regs[2].Reg|b [5] & ( ((\DP|RF|Dec2|ShiftLeft0~2_combout  & \DP|RF|Regs[5].Reg|b [5])) # (\DP|RF|Dec2|ShiftLeft0~1_combout ) ) ) # ( !\DP|RF|Regs[2].Reg|b [5] & ( (\DP|RF|Dec2|ShiftLeft0~2_combout  & 
// \DP|RF|Regs[5].Reg|b [5]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datac(gnd),
	.datad(!\DP|RF|Regs[5].Reg|b [5]),
	.datae(gnd),
	.dataf(!\DP|RF|Regs[2].Reg|b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[5]~13 .extended_lut = "off";
defparam \DP|RF|Mux|b[5]~13 .lut_mask = 64'h0033003355775577;
defparam \DP|RF|Mux|b[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N6
cyclonev_lcell_comb \DP|RF|Mux|b[5] (
// Equation(s):
// \DP|RF|Mux|b [5] = ( \DP|RF|Mux|b[5]~13_combout  ) # ( !\DP|RF|Mux|b[5]~13_combout  & ( (((\DP|RF|Dec2|ShiftLeft0~0_combout  & \DP|RF|Regs[3].Reg|b [5])) # (\DP|RF|Mux|b[5]~12_combout )) # (\DP|RF|Mux|b[5]~14_combout ) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datab(!\DP|RF|Mux|b[5]~14_combout ),
	.datac(!\DP|RF|Mux|b[5]~12_combout ),
	.datad(!\DP|RF|Regs[3].Reg|b [5]),
	.datae(gnd),
	.dataf(!\DP|RF|Mux|b[5]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[5] .extended_lut = "off";
defparam \DP|RF|Mux|b[5] .lut_mask = 64'h3F7F3F7FFFFFFFFF;
defparam \DP|RF|Mux|b[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N20
dffeas \DP|REG_B|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[5] .is_wysiwyg = "true";
defparam \DP|REG_B|b[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N30
cyclonev_lcell_comb \DP|Bin[5]~0 (
// Equation(s):
// \DP|Bin[5]~0_combout  = ( \IN|CTRL|Q [1] & ( !\IN|CTRL|Q [4] ) ) # ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [4] & \IN|CTRL|Q [2]) ) )

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [4]),
	.datac(!\IN|CTRL|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[5]~0 .extended_lut = "off";
defparam \DP|Bin[5]~0 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \DP|Bin[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N9
cyclonev_lcell_comb \DP|Bin[4]~4 (
// Equation(s):
// \DP|Bin[4]~4_combout  = ( \DP|REG_B|b [4] & ( \DP|Bin[5]~0_combout  & ( (!\DP|Bin[2]~1_combout  & (\DP|REG_B|b [5])) # (\DP|Bin[2]~1_combout  & ((\DP|REG_B|b [3]))) ) ) ) # ( !\DP|REG_B|b [4] & ( \DP|Bin[5]~0_combout  & ( (!\DP|Bin[2]~1_combout  & 
// (\DP|REG_B|b [5])) # (\DP|Bin[2]~1_combout  & ((\DP|REG_B|b [3]))) ) ) ) # ( \DP|REG_B|b [4] & ( !\DP|Bin[5]~0_combout  & ( (\DP|Bin[2]~1_combout ) # (\IN|DATA|Q [4]) ) ) ) # ( !\DP|REG_B|b [4] & ( !\DP|Bin[5]~0_combout  & ( (\IN|DATA|Q [4] & 
// !\DP|Bin[2]~1_combout ) ) ) )

	.dataa(!\DP|REG_B|b [5]),
	.datab(!\IN|DATA|Q [4]),
	.datac(!\DP|REG_B|b [3]),
	.datad(!\DP|Bin[2]~1_combout ),
	.datae(!\DP|REG_B|b [4]),
	.dataf(!\DP|Bin[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[4]~4 .extended_lut = "off";
defparam \DP|Bin[4]~4 .lut_mask = 64'h330033FF550F550F;
defparam \DP|Bin[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N36
cyclonev_lcell_comb \DP|REG_C|b[4]~feeder (
// Equation(s):
// \DP|REG_C|b[4]~feeder_combout  = \DP|ALU|Add0~45_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|ALU|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[4]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|REG_C|b[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N21
cyclonev_lcell_comb \DP|ALU|Mux11~0 (
// Equation(s):
// \DP|ALU|Mux11~0_combout  = (!\IN|CTRL|Q [5] & (!\IN|CTRL|Q [3] & (\DP|REG_A|b [4] & \DP|Bin[4]~4_combout ))) # (\IN|CTRL|Q [5] & (((!\DP|Bin[4]~4_combout ))))

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\DP|REG_A|b [4]),
	.datac(!\IN|CTRL|Q [5]),
	.datad(!\DP|Bin[4]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux11~0 .extended_lut = "off";
defparam \DP|ALU|Mux11~0 .lut_mask = 64'h0F200F200F200F20;
defparam \DP|ALU|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N38
dffeas \DP|REG_C|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[4]~feeder_combout ),
	.asdata(\DP|ALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[4] .is_wysiwyg = "true";
defparam \DP|REG_C|b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N54
cyclonev_lcell_comb \DP|data_in[4]~3 (
// Equation(s):
// \DP|data_in[4]~3_combout  = ( \IN|CTRL|Q [4] & ( \IN|DATA|Q [4] ) ) # ( !\IN|CTRL|Q [4] & ( \DP|REG_C|b [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|DATA|Q [4]),
	.datad(!\DP|REG_C|b [4]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[4]~3 .extended_lut = "off";
defparam \DP|data_in[4]~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \DP|data_in[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N23
dffeas \DP|RF|Regs[2].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[4] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N38
dffeas \DP|RF|Regs[5].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[4] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N36
cyclonev_lcell_comb \DP|RF|Mux|b[4]~10 (
// Equation(s):
// \DP|RF|Mux|b[4]~10_combout  = ( \DP|RF|Dec2|ShiftLeft0~2_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~1_combout  & \DP|RF|Regs[2].Reg|b [4])) # (\DP|RF|Regs[5].Reg|b [4]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~2_combout  & ( (\DP|RF|Dec2|ShiftLeft0~1_combout  & 
// \DP|RF|Regs[2].Reg|b [4]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Regs[2].Reg|b [4]),
	.datad(!\DP|RF|Regs[5].Reg|b [4]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[4]~10 .extended_lut = "off";
defparam \DP|RF|Mux|b[4]~10 .lut_mask = 64'h0505050505FF05FF;
defparam \DP|RF|Mux|b[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N49
dffeas \DP|RF|Regs[6].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[4] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N35
dffeas \DP|RF|Regs[7].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[4] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N33
cyclonev_lcell_comb \DP|RF|Mux|b[4]~11 (
// Equation(s):
// \DP|RF|Mux|b[4]~11_combout  = ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~4_combout  & \DP|RF|Regs[7].Reg|b [4])) # (\DP|RF|Regs[6].Reg|b [4]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~3_combout  & ( (\DP|RF|Dec2|ShiftLeft0~4_combout  & 
// \DP|RF|Regs[7].Reg|b [4]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Regs[6].Reg|b [4]),
	.datad(!\DP|RF|Regs[7].Reg|b [4]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[4]~11 .extended_lut = "off";
defparam \DP|RF|Mux|b[4]~11 .lut_mask = 64'h005500550F5F0F5F;
defparam \DP|RF|Mux|b[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N32
dffeas \DP|RF|Regs[3].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[4] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N50
dffeas \DP|RF|Regs[4].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[4] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N24
cyclonev_lcell_comb \DP|RF|Regs[1].Reg|b[4]~feeder (
// Equation(s):
// \DP|RF|Regs[1].Reg|b[4]~feeder_combout  = \DP|data_in[4]~3_combout 

	.dataa(gnd),
	.datab(!\DP|data_in[4]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[1].Reg|b[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[4]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[1].Reg|b[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \DP|RF|Regs[1].Reg|b[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N25
dffeas \DP|RF|Regs[1].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[1].Reg|b[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[4] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N14
dffeas \DP|RF|Regs[0].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[4] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N12
cyclonev_lcell_comb \DP|RF|Mux|b[4]~9 (
// Equation(s):
// \DP|RF|Mux|b[4]~9_combout  = ( \DP|RF|Regs[0].Reg|b [4] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [3] & (!\IN|CTRL|Q [2] & \DP|RF|Regs[1].Reg|b [4])) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [4] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [3] & (!\IN|CTRL|Q [2] & 
// \DP|RF|Regs[1].Reg|b [4])) ) ) ) # ( \DP|RF|Regs[0].Reg|b [4] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q [3]) # (\DP|RF|Regs[4].Reg|b [4]))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [4] & ( !\IN|CTRL|Q [1] & ( (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [2] & 
// \DP|RF|Regs[4].Reg|b [4])) ) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\DP|RF|Regs[4].Reg|b [4]),
	.datad(!\DP|RF|Regs[1].Reg|b [4]),
	.datae(!\DP|RF|Regs[0].Reg|b [4]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[4]~9 .extended_lut = "off";
defparam \DP|RF|Mux|b[4]~9 .lut_mask = 64'h04048C8C00880088;
defparam \DP|RF|Mux|b[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N30
cyclonev_lcell_comb \DP|RF|Mux|b[4] (
// Equation(s):
// \DP|RF|Mux|b [4] = ( \DP|RF|Regs[3].Reg|b [4] & ( \DP|RF|Mux|b[4]~9_combout  ) ) # ( !\DP|RF|Regs[3].Reg|b [4] & ( \DP|RF|Mux|b[4]~9_combout  ) ) # ( \DP|RF|Regs[3].Reg|b [4] & ( !\DP|RF|Mux|b[4]~9_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~0_combout ) # 
// (\DP|RF|Mux|b[4]~11_combout )) # (\DP|RF|Mux|b[4]~10_combout ) ) ) ) # ( !\DP|RF|Regs[3].Reg|b [4] & ( !\DP|RF|Mux|b[4]~9_combout  & ( (\DP|RF|Mux|b[4]~11_combout ) # (\DP|RF|Mux|b[4]~10_combout ) ) ) )

	.dataa(!\DP|RF|Mux|b[4]~10_combout ),
	.datab(!\DP|RF|Mux|b[4]~11_combout ),
	.datac(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datad(gnd),
	.datae(!\DP|RF|Regs[3].Reg|b [4]),
	.dataf(!\DP|RF|Mux|b[4]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[4] .extended_lut = "off";
defparam \DP|RF|Mux|b[4] .lut_mask = 64'h77777F7FFFFFFFFF;
defparam \DP|RF|Mux|b[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N38
dffeas \DP|REG_B|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[4] .is_wysiwyg = "true";
defparam \DP|REG_B|b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N51
cyclonev_lcell_comb \DP|Bin[3]~3 (
// Equation(s):
// \DP|Bin[3]~3_combout  = ( \DP|REG_B|b [4] & ( \DP|Bin[5]~0_combout  & ( (!\DP|Bin[2]~1_combout ) # (\DP|REG_B|b [2]) ) ) ) # ( !\DP|REG_B|b [4] & ( \DP|Bin[5]~0_combout  & ( (\DP|Bin[2]~1_combout  & \DP|REG_B|b [2]) ) ) ) # ( \DP|REG_B|b [4] & ( 
// !\DP|Bin[5]~0_combout  & ( (!\DP|Bin[2]~1_combout  & (\IN|DATA|Q [3])) # (\DP|Bin[2]~1_combout  & ((\DP|REG_B|b [3]))) ) ) ) # ( !\DP|REG_B|b [4] & ( !\DP|Bin[5]~0_combout  & ( (!\DP|Bin[2]~1_combout  & (\IN|DATA|Q [3])) # (\DP|Bin[2]~1_combout  & 
// ((\DP|REG_B|b [3]))) ) ) )

	.dataa(!\IN|DATA|Q [3]),
	.datab(!\DP|Bin[2]~1_combout ),
	.datac(!\DP|REG_B|b [3]),
	.datad(!\DP|REG_B|b [2]),
	.datae(!\DP|REG_B|b [4]),
	.dataf(!\DP|Bin[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[3]~3 .extended_lut = "off";
defparam \DP|Bin[3]~3 .lut_mask = 64'h474747470033CCFF;
defparam \DP|Bin[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N54
cyclonev_lcell_comb \DP|REG_C|b[3]~feeder (
// Equation(s):
// \DP|REG_C|b[3]~feeder_combout  = ( \DP|ALU|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[3]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N51
cyclonev_lcell_comb \DP|ALU|Mux12~0 (
// Equation(s):
// \DP|ALU|Mux12~0_combout  = ( \DP|REG_A|b [3] & ( (!\IN|CTRL|Q [5] & (\DP|Bin[3]~3_combout  & !\IN|CTRL|Q [3])) # (\IN|CTRL|Q [5] & (!\DP|Bin[3]~3_combout )) ) ) # ( !\DP|REG_A|b [3] & ( (\IN|CTRL|Q [5] & !\DP|Bin[3]~3_combout ) ) )

	.dataa(!\IN|CTRL|Q [5]),
	.datab(gnd),
	.datac(!\DP|Bin[3]~3_combout ),
	.datad(!\IN|CTRL|Q [3]),
	.datae(gnd),
	.dataf(!\DP|REG_A|b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux12~0 .extended_lut = "off";
defparam \DP|ALU|Mux12~0 .lut_mask = 64'h505050505A505A50;
defparam \DP|ALU|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N56
dffeas \DP|REG_C|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[3]~feeder_combout ),
	.asdata(\DP|ALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[3] .is_wysiwyg = "true";
defparam \DP|REG_C|b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N15
cyclonev_lcell_comb \DP|data_in[3]~2 (
// Equation(s):
// \DP|data_in[3]~2_combout  = ( \IN|DATA|Q [3] & ( \IN|CTRL|Q [4] ) ) # ( \IN|DATA|Q [3] & ( !\IN|CTRL|Q [4] & ( \DP|REG_C|b [3] ) ) ) # ( !\IN|DATA|Q [3] & ( !\IN|CTRL|Q [4] & ( \DP|REG_C|b [3] ) ) )

	.dataa(!\DP|REG_C|b [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IN|DATA|Q [3]),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[3]~2 .extended_lut = "off";
defparam \DP|data_in[3]~2 .lut_mask = 64'h555555550000FFFF;
defparam \DP|data_in[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N3
cyclonev_lcell_comb \DP|RF|Regs[4].Reg|b[3]~feeder (
// Equation(s):
// \DP|RF|Regs[4].Reg|b[3]~feeder_combout  = \DP|data_in[3]~2_combout 

	.dataa(!\DP|data_in[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[4].Reg|b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[3]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[4].Reg|b[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \DP|RF|Regs[4].Reg|b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N5
dffeas \DP|RF|Regs[4].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[4].Reg|b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[3] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N45
cyclonev_lcell_comb \DP|RF|Regs[1].Reg|b[3]~feeder (
// Equation(s):
// \DP|RF|Regs[1].Reg|b[3]~feeder_combout  = \DP|data_in[3]~2_combout 

	.dataa(!\DP|data_in[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[1].Reg|b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[3]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[1].Reg|b[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \DP|RF|Regs[1].Reg|b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N47
dffeas \DP|RF|Regs[1].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[1].Reg|b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[3] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N8
dffeas \DP|RF|Regs[0].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[3] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N6
cyclonev_lcell_comb \DP|RF|Mux|b[3]~6 (
// Equation(s):
// \DP|RF|Mux|b[3]~6_combout  = ( \DP|RF|Regs[0].Reg|b [3] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & (!\IN|CTRL|Q [3] & \DP|RF|Regs[1].Reg|b [3])) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [3] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & (!\IN|CTRL|Q [3] & 
// \DP|RF|Regs[1].Reg|b [3])) ) ) ) # ( \DP|RF|Regs[0].Reg|b [3] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q [3]) # (\DP|RF|Regs[4].Reg|b [3]))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [3] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & (\IN|CTRL|Q [3] & 
// \DP|RF|Regs[4].Reg|b [3])) ) ) )

	.dataa(!\IN|CTRL|Q [2]),
	.datab(!\IN|CTRL|Q [3]),
	.datac(!\DP|RF|Regs[4].Reg|b [3]),
	.datad(!\DP|RF|Regs[1].Reg|b [3]),
	.datae(!\DP|RF|Regs[0].Reg|b [3]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[3]~6 .extended_lut = "off";
defparam \DP|RF|Mux|b[3]~6 .lut_mask = 64'h02028A8A00880088;
defparam \DP|RF|Mux|b[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N45
cyclonev_lcell_comb \DP|RF|Regs[6].Reg|b[3]~feeder (
// Equation(s):
// \DP|RF|Regs[6].Reg|b[3]~feeder_combout  = ( \DP|data_in[3]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|data_in[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[6].Reg|b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[3]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[6].Reg|b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|RF|Regs[6].Reg|b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N46
dffeas \DP|RF|Regs[6].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[6].Reg|b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[3] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N47
dffeas \DP|RF|Regs[7].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[3] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N45
cyclonev_lcell_comb \DP|RF|Mux|b[3]~8 (
// Equation(s):
// \DP|RF|Mux|b[3]~8_combout  = ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~4_combout  & \DP|RF|Regs[7].Reg|b [3])) # (\DP|RF|Regs[6].Reg|b [3]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~3_combout  & ( (\DP|RF|Dec2|ShiftLeft0~4_combout  & 
// \DP|RF|Regs[7].Reg|b [3]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Regs[6].Reg|b [3]),
	.datad(!\DP|RF|Regs[7].Reg|b [3]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[3]~8 .extended_lut = "off";
defparam \DP|RF|Mux|b[3]~8 .lut_mask = 64'h005500550F5F0F5F;
defparam \DP|RF|Mux|b[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N17
dffeas \DP|RF|Regs[5].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[3] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N51
cyclonev_lcell_comb \DP|RF|Regs[2].Reg|b[3]~feeder (
// Equation(s):
// \DP|RF|Regs[2].Reg|b[3]~feeder_combout  = \DP|data_in[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DP|data_in[3]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[2].Reg|b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[3]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[2].Reg|b[3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \DP|RF|Regs[2].Reg|b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N53
dffeas \DP|RF|Regs[2].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[2].Reg|b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[3] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N15
cyclonev_lcell_comb \DP|RF|Mux|b[3]~7 (
// Equation(s):
// \DP|RF|Mux|b[3]~7_combout  = ( \DP|RF|Regs[2].Reg|b [3] & ( ((\DP|RF|Dec2|ShiftLeft0~2_combout  & \DP|RF|Regs[5].Reg|b [3])) # (\DP|RF|Dec2|ShiftLeft0~1_combout ) ) ) # ( !\DP|RF|Regs[2].Reg|b [3] & ( (\DP|RF|Dec2|ShiftLeft0~2_combout  & 
// \DP|RF|Regs[5].Reg|b [3]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datad(!\DP|RF|Regs[5].Reg|b [3]),
	.datae(gnd),
	.dataf(!\DP|RF|Regs[2].Reg|b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[3]~7 .extended_lut = "off";
defparam \DP|RF|Mux|b[3]~7 .lut_mask = 64'h000F000F555F555F;
defparam \DP|RF|Mux|b[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N8
dffeas \DP|RF|Regs[3].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[3] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \DP|RF|Mux|b[3] (
// Equation(s):
// \DP|RF|Mux|b [3] = ( \DP|RF|Dec2|ShiftLeft0~0_combout  & ( (((\DP|RF|Regs[3].Reg|b [3]) # (\DP|RF|Mux|b[3]~7_combout )) # (\DP|RF|Mux|b[3]~8_combout )) # (\DP|RF|Mux|b[3]~6_combout ) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~0_combout  & ( 
// ((\DP|RF|Mux|b[3]~7_combout ) # (\DP|RF|Mux|b[3]~8_combout )) # (\DP|RF|Mux|b[3]~6_combout ) ) )

	.dataa(!\DP|RF|Mux|b[3]~6_combout ),
	.datab(!\DP|RF|Mux|b[3]~8_combout ),
	.datac(!\DP|RF|Mux|b[3]~7_combout ),
	.datad(!\DP|RF|Regs[3].Reg|b [3]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[3] .extended_lut = "off";
defparam \DP|RF|Mux|b[3] .lut_mask = 64'h7F7F7F7F7FFF7FFF;
defparam \DP|RF|Mux|b[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N8
dffeas \DP|REG_B|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[3] .is_wysiwyg = "true";
defparam \DP|REG_B|b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N15
cyclonev_lcell_comb \DP|Bin[2]~2 (
// Equation(s):
// \DP|Bin[2]~2_combout  = ( \DP|Bin[5]~0_combout  & ( \IN|DATA|Q [2] & ( (!\DP|Bin[2]~1_combout  & (\DP|REG_B|b [3])) # (\DP|Bin[2]~1_combout  & ((\DP|REG_B|b [1]))) ) ) ) # ( !\DP|Bin[5]~0_combout  & ( \IN|DATA|Q [2] & ( (!\DP|Bin[2]~1_combout ) # 
// (\DP|REG_B|b [2]) ) ) ) # ( \DP|Bin[5]~0_combout  & ( !\IN|DATA|Q [2] & ( (!\DP|Bin[2]~1_combout  & (\DP|REG_B|b [3])) # (\DP|Bin[2]~1_combout  & ((\DP|REG_B|b [1]))) ) ) ) # ( !\DP|Bin[5]~0_combout  & ( !\IN|DATA|Q [2] & ( (\DP|Bin[2]~1_combout  & 
// \DP|REG_B|b [2]) ) ) )

	.dataa(!\DP|Bin[2]~1_combout ),
	.datab(!\DP|REG_B|b [3]),
	.datac(!\DP|REG_B|b [1]),
	.datad(!\DP|REG_B|b [2]),
	.datae(!\DP|Bin[5]~0_combout ),
	.dataf(!\IN|DATA|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[2]~2 .extended_lut = "off";
defparam \DP|Bin[2]~2 .lut_mask = 64'h00552727AAFF2727;
defparam \DP|Bin[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N3
cyclonev_lcell_comb \DP|REG_C|b[2]~feeder (
// Equation(s):
// \DP|REG_C|b[2]~feeder_combout  = ( \DP|ALU|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_C|b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_C|b[2]~feeder .extended_lut = "off";
defparam \DP|REG_C|b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REG_C|b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N3
cyclonev_lcell_comb \DP|ALU|Mux13~0 (
// Equation(s):
// \DP|ALU|Mux13~0_combout  = ( \IN|CTRL|Q [3] & ( (\IN|CTRL|Q [5] & !\DP|Bin[2]~2_combout ) ) ) # ( !\IN|CTRL|Q [3] & ( (!\IN|CTRL|Q [5] & (\DP|Bin[2]~2_combout  & \DP|REG_A|b [2])) # (\IN|CTRL|Q [5] & (!\DP|Bin[2]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\IN|CTRL|Q [5]),
	.datac(!\DP|Bin[2]~2_combout ),
	.datad(!\DP|REG_A|b [2]),
	.datae(gnd),
	.dataf(!\IN|CTRL|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALU|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALU|Mux13~0 .extended_lut = "off";
defparam \DP|ALU|Mux13~0 .lut_mask = 64'h303C303C30303030;
defparam \DP|ALU|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N5
dffeas \DP|REG_C|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_C|b[2]~feeder_combout ),
	.asdata(\DP|ALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IN|CTRL|Q [6]),
	.ena(\IN|CTRL|Q [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_C|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_C|b[2] .is_wysiwyg = "true";
defparam \DP|REG_C|b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N3
cyclonev_lcell_comb \DP|data_in[2]~0 (
// Equation(s):
// \DP|data_in[2]~0_combout  = ( \IN|DATA|Q [2] & ( \IN|CTRL|Q [4] ) ) # ( \IN|DATA|Q [2] & ( !\IN|CTRL|Q [4] & ( \DP|REG_C|b [2] ) ) ) # ( !\IN|DATA|Q [2] & ( !\IN|CTRL|Q [4] & ( \DP|REG_C|b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|REG_C|b [2]),
	.datad(gnd),
	.datae(!\IN|DATA|Q [2]),
	.dataf(!\IN|CTRL|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|data_in[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|data_in[2]~0 .extended_lut = "off";
defparam \DP|data_in[2]~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \DP|data_in[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N15
cyclonev_lcell_comb \DP|RF|Regs[6].Reg|b[2]~feeder (
// Equation(s):
// \DP|RF|Regs[6].Reg|b[2]~feeder_combout  = \DP|data_in[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|data_in[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[6].Reg|b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[2]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[6].Reg|b[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|RF|Regs[6].Reg|b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N16
dffeas \DP|RF|Regs[6].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[6].Reg|b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[6].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[6].Reg|b[2] .is_wysiwyg = "true";
defparam \DP|RF|Regs[6].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N5
dffeas \DP|RF|Regs[7].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[7].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[7].Reg|b[2] .is_wysiwyg = "true";
defparam \DP|RF|Regs[7].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N3
cyclonev_lcell_comb \DP|RF|Mux|b[2]~2 (
// Equation(s):
// \DP|RF|Mux|b[2]~2_combout  = ( \DP|RF|Dec2|ShiftLeft0~3_combout  & ( ((\DP|RF|Dec2|ShiftLeft0~4_combout  & \DP|RF|Regs[7].Reg|b [2])) # (\DP|RF|Regs[6].Reg|b [2]) ) ) # ( !\DP|RF|Dec2|ShiftLeft0~3_combout  & ( (\DP|RF|Dec2|ShiftLeft0~4_combout  & 
// \DP|RF|Regs[7].Reg|b [2]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(!\DP|RF|Regs[6].Reg|b [2]),
	.datad(!\DP|RF|Regs[7].Reg|b [2]),
	.datae(gnd),
	.dataf(!\DP|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[2]~2 .extended_lut = "off";
defparam \DP|RF|Mux|b[2]~2 .lut_mask = 64'h005500550F5F0F5F;
defparam \DP|RF|Mux|b[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N52
dffeas \DP|RF|Regs[4].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[4].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[4].Reg|b[2] .is_wysiwyg = "true";
defparam \DP|RF|Regs[4].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N59
dffeas \DP|RF|Regs[1].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[1].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[1].Reg|b[2] .is_wysiwyg = "true";
defparam \DP|RF|Regs[1].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N50
dffeas \DP|RF|Regs[0].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[0].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[0].Reg|b[2] .is_wysiwyg = "true";
defparam \DP|RF|Regs[0].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N48
cyclonev_lcell_comb \DP|RF|Mux|b[2]~0 (
// Equation(s):
// \DP|RF|Mux|b[2]~0_combout  = ( \DP|RF|Regs[0].Reg|b [2] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [3] & (!\IN|CTRL|Q [2] & \DP|RF|Regs[1].Reg|b [2])) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [2] & ( \IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [3] & (!\IN|CTRL|Q [2] & 
// \DP|RF|Regs[1].Reg|b [2])) ) ) ) # ( \DP|RF|Regs[0].Reg|b [2] & ( !\IN|CTRL|Q [1] & ( (!\IN|CTRL|Q [2] & ((!\IN|CTRL|Q [3]) # (\DP|RF|Regs[4].Reg|b [2]))) ) ) ) # ( !\DP|RF|Regs[0].Reg|b [2] & ( !\IN|CTRL|Q [1] & ( (\IN|CTRL|Q [3] & (!\IN|CTRL|Q [2] & 
// \DP|RF|Regs[4].Reg|b [2])) ) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\IN|CTRL|Q [2]),
	.datac(!\DP|RF|Regs[4].Reg|b [2]),
	.datad(!\DP|RF|Regs[1].Reg|b [2]),
	.datae(!\DP|RF|Regs[0].Reg|b [2]),
	.dataf(!\IN|CTRL|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[2]~0 .extended_lut = "off";
defparam \DP|RF|Mux|b[2]~0 .lut_mask = 64'h04048C8C00880088;
defparam \DP|RF|Mux|b[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N56
dffeas \DP|RF|Regs[3].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[3].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[3].Reg|b[2] .is_wysiwyg = "true";
defparam \DP|RF|Regs[3].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N17
dffeas \DP|RF|Regs[5].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|data_in[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[5].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[5].Reg|b[2] .is_wysiwyg = "true";
defparam \DP|RF|Regs[5].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N48
cyclonev_lcell_comb \DP|RF|Regs[2].Reg|b[2]~feeder (
// Equation(s):
// \DP|RF|Regs[2].Reg|b[2]~feeder_combout  = \DP|data_in[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|data_in[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Regs[2].Reg|b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[2]~feeder .extended_lut = "off";
defparam \DP|RF|Regs[2].Reg|b[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|RF|Regs[2].Reg|b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N50
dffeas \DP|RF|Regs[2].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|RF|Regs[2].Reg|b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|RF|Regs[2].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|RF|Regs[2].Reg|b[2] .is_wysiwyg = "true";
defparam \DP|RF|Regs[2].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N15
cyclonev_lcell_comb \DP|RF|Mux|b[2]~1 (
// Equation(s):
// \DP|RF|Mux|b[2]~1_combout  = ( \DP|RF|Regs[2].Reg|b [2] & ( ((\DP|RF|Dec2|ShiftLeft0~2_combout  & \DP|RF|Regs[5].Reg|b [2])) # (\DP|RF|Dec2|ShiftLeft0~1_combout ) ) ) # ( !\DP|RF|Regs[2].Reg|b [2] & ( (\DP|RF|Dec2|ShiftLeft0~2_combout  & 
// \DP|RF|Regs[5].Reg|b [2]) ) )

	.dataa(!\DP|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(!\DP|RF|Dec2|ShiftLeft0~2_combout ),
	.datac(gnd),
	.datad(!\DP|RF|Regs[5].Reg|b [2]),
	.datae(gnd),
	.dataf(!\DP|RF|Regs[2].Reg|b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[2]~1 .extended_lut = "off";
defparam \DP|RF|Mux|b[2]~1 .lut_mask = 64'h0033003355775577;
defparam \DP|RF|Mux|b[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N54
cyclonev_lcell_comb \DP|RF|Mux|b[2] (
// Equation(s):
// \DP|RF|Mux|b [2] = ( \DP|RF|Mux|b[2]~1_combout  ) # ( !\DP|RF|Mux|b[2]~1_combout  & ( (((\DP|RF|Dec2|ShiftLeft0~0_combout  & \DP|RF|Regs[3].Reg|b [2])) # (\DP|RF|Mux|b[2]~0_combout )) # (\DP|RF|Mux|b[2]~2_combout ) ) )

	.dataa(!\DP|RF|Mux|b[2]~2_combout ),
	.datab(!\DP|RF|Mux|b[2]~0_combout ),
	.datac(!\DP|RF|Dec2|ShiftLeft0~0_combout ),
	.datad(!\DP|RF|Regs[3].Reg|b [2]),
	.datae(gnd),
	.dataf(!\DP|RF|Mux|b[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|RF|Mux|b [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|RF|Mux|b[2] .extended_lut = "off";
defparam \DP|RF|Mux|b[2] .lut_mask = 64'h777F777FFFFFFFFF;
defparam \DP|RF|Mux|b[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N29
dffeas \DP|REG_B|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|RF|Mux|b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IN|CTRL|Q [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_B|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_B|b[2] .is_wysiwyg = "true";
defparam \DP|REG_B|b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N21
cyclonev_lcell_comb \DP|Bin[1]~5 (
// Equation(s):
// \DP|Bin[1]~5_combout  = ( \DP|Bin[5]~0_combout  & ( \IN|DATA|Q [1] & ( (!\DP|Bin[2]~1_combout  & ((\DP|REG_B|b [2]))) # (\DP|Bin[2]~1_combout  & (\DP|REG_B|b [0])) ) ) ) # ( !\DP|Bin[5]~0_combout  & ( \IN|DATA|Q [1] & ( (!\DP|Bin[2]~1_combout ) # 
// (\DP|REG_B|b [1]) ) ) ) # ( \DP|Bin[5]~0_combout  & ( !\IN|DATA|Q [1] & ( (!\DP|Bin[2]~1_combout  & ((\DP|REG_B|b [2]))) # (\DP|Bin[2]~1_combout  & (\DP|REG_B|b [0])) ) ) ) # ( !\DP|Bin[5]~0_combout  & ( !\IN|DATA|Q [1] & ( (\DP|Bin[2]~1_combout  & 
// \DP|REG_B|b [1]) ) ) )

	.dataa(!\DP|REG_B|b [0]),
	.datab(!\DP|Bin[2]~1_combout ),
	.datac(!\DP|REG_B|b [1]),
	.datad(!\DP|REG_B|b [2]),
	.datae(!\DP|Bin[5]~0_combout ),
	.dataf(!\IN|DATA|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Bin[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Bin[1]~5 .extended_lut = "off";
defparam \DP|Bin[1]~5 .lut_mask = 64'h030311DDCFCF11DD;
defparam \DP|Bin[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N12
cyclonev_lcell_comb \DP|REG_S|b[0]~1 (
// Equation(s):
// \DP|REG_S|b[0]~1_combout  = ( !\IN|CTRL|Q [6] & ( \DP|ALU|Mux15~0_combout  & ( !\DP|ALU|Add0~21_sumout  ) ) ) # ( \IN|CTRL|Q [6] & ( !\DP|ALU|Mux15~0_combout  & ( (!\DP|Bin[1]~5_combout  & ((!\IN|CTRL|Q [5]))) # (\DP|Bin[1]~5_combout  & 
// (!\DP|ALU|Mux14~0_combout )) ) ) ) # ( !\IN|CTRL|Q [6] & ( !\DP|ALU|Mux15~0_combout  & ( !\DP|ALU|Add0~21_sumout  ) ) )

	.dataa(!\DP|Bin[1]~5_combout ),
	.datab(!\DP|ALU|Add0~21_sumout ),
	.datac(!\DP|ALU|Mux14~0_combout ),
	.datad(!\IN|CTRL|Q [5]),
	.datae(!\IN|CTRL|Q [6]),
	.dataf(!\DP|ALU|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~1 .extended_lut = "off";
defparam \DP|REG_S|b[0]~1 .lut_mask = 64'hCCCCFA50CCCC0000;
defparam \DP|REG_S|b[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N51
cyclonev_lcell_comb \DP|REG_S|b[0]~3 (
// Equation(s):
// \DP|REG_S|b[0]~3_combout  = ( \IN|CTRL|Q [6] & ( \DP|Bin[5]~8_combout  & ( ((!\DP|Bin[14]~9_combout  & (\IN|CTRL|Q [5])) # (\DP|Bin[14]~9_combout  & ((\DP|ALU|Mux1~0_combout )))) # (\DP|ALU|Mux10~0_combout ) ) ) ) # ( \IN|CTRL|Q [6] & ( 
// !\DP|Bin[5]~8_combout  & ( ((\DP|Bin[14]~9_combout  & \DP|ALU|Mux1~0_combout )) # (\IN|CTRL|Q [5]) ) ) )

	.dataa(!\IN|CTRL|Q [5]),
	.datab(!\DP|Bin[14]~9_combout ),
	.datac(!\DP|ALU|Mux10~0_combout ),
	.datad(!\DP|ALU|Mux1~0_combout ),
	.datae(!\IN|CTRL|Q [6]),
	.dataf(!\DP|Bin[5]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~3 .extended_lut = "off";
defparam \DP|REG_S|b[0]~3 .lut_mask = 64'h0000557700004F7F;
defparam \DP|REG_S|b[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N9
cyclonev_lcell_comb \DP|REG_S|b[0]~6 (
// Equation(s):
// \DP|REG_S|b[0]~6_combout  = ( \DP|Bin[8]~13_combout  & ( \IN|CTRL|Q [5] & ( \IN|CTRL|Q [8] ) ) ) # ( !\DP|Bin[8]~13_combout  & ( \IN|CTRL|Q [5] & ( (!\IN|CTRL|Q [6] & \IN|CTRL|Q [8]) ) ) ) # ( \DP|Bin[8]~13_combout  & ( !\IN|CTRL|Q [5] & ( (\IN|CTRL|Q [8] 
// & (((!\IN|CTRL|Q [6]) # (!\DP|REG_A|b [8])) # (\IN|CTRL|Q [3]))) ) ) ) # ( !\DP|Bin[8]~13_combout  & ( !\IN|CTRL|Q [5] & ( \IN|CTRL|Q [8] ) ) )

	.dataa(!\IN|CTRL|Q [3]),
	.datab(!\IN|CTRL|Q [6]),
	.datac(!\IN|CTRL|Q [8]),
	.datad(!\DP|REG_A|b [8]),
	.datae(!\DP|Bin[8]~13_combout ),
	.dataf(!\IN|CTRL|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~6 .extended_lut = "off";
defparam \DP|REG_S|b[0]~6 .lut_mask = 64'h0F0F0F0D0C0C0F0F;
defparam \DP|REG_S|b[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N24
cyclonev_lcell_comb \DP|REG_S|b[0]~7 (
// Equation(s):
// \DP|REG_S|b[0]~7_combout  = ( \DP|Bin[9]~14_combout  & ( \DP|Bin[10]~15_combout  & ( (\IN|CTRL|Q [6] & ((\DP|ALU|Mux6~0_combout ) # (\DP|ALU|Mux5~0_combout ))) ) ) ) # ( !\DP|Bin[9]~14_combout  & ( \DP|Bin[10]~15_combout  & ( (\IN|CTRL|Q [6] & 
// ((\IN|CTRL|Q [5]) # (\DP|ALU|Mux5~0_combout ))) ) ) ) # ( \DP|Bin[9]~14_combout  & ( !\DP|Bin[10]~15_combout  & ( (\IN|CTRL|Q [6] & ((\IN|CTRL|Q [5]) # (\DP|ALU|Mux6~0_combout ))) ) ) ) # ( !\DP|Bin[9]~14_combout  & ( !\DP|Bin[10]~15_combout  & ( 
// (\IN|CTRL|Q [5] & \IN|CTRL|Q [6]) ) ) )

	.dataa(!\DP|ALU|Mux5~0_combout ),
	.datab(!\DP|ALU|Mux6~0_combout ),
	.datac(!\IN|CTRL|Q [5]),
	.datad(!\IN|CTRL|Q [6]),
	.datae(!\DP|Bin[9]~14_combout ),
	.dataf(!\DP|Bin[10]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~7 .extended_lut = "off";
defparam \DP|REG_S|b[0]~7 .lut_mask = 64'h000F003F005F0077;
defparam \DP|REG_S|b[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N15
cyclonev_lcell_comb \DP|REG_S|b[0]~5 (
// Equation(s):
// \DP|REG_S|b[0]~5_combout  = ( \DP|Bin[11]~11_combout  & ( \IN|CTRL|Q [5] & ( (\IN|CTRL|Q [6] & (((!\DP|Bin[12]~12_combout ) # (\DP|ALU|Mux3~0_combout )) # (\DP|ALU|Mux4~0_combout ))) ) ) ) # ( !\DP|Bin[11]~11_combout  & ( \IN|CTRL|Q [5] & ( \IN|CTRL|Q [6] 
// ) ) ) # ( \DP|Bin[11]~11_combout  & ( !\IN|CTRL|Q [5] & ( (\IN|CTRL|Q [6] & (((\DP|ALU|Mux3~0_combout  & \DP|Bin[12]~12_combout )) # (\DP|ALU|Mux4~0_combout ))) ) ) ) # ( !\DP|Bin[11]~11_combout  & ( !\IN|CTRL|Q [5] & ( (\DP|ALU|Mux3~0_combout  & 
// (\IN|CTRL|Q [6] & \DP|Bin[12]~12_combout )) ) ) )

	.dataa(!\DP|ALU|Mux4~0_combout ),
	.datab(!\DP|ALU|Mux3~0_combout ),
	.datac(!\IN|CTRL|Q [6]),
	.datad(!\DP|Bin[12]~12_combout ),
	.datae(!\DP|Bin[11]~11_combout ),
	.dataf(!\IN|CTRL|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~5 .extended_lut = "off";
defparam \DP|REG_S|b[0]~5 .lut_mask = 64'h000305070F0F0F07;
defparam \DP|REG_S|b[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N15
cyclonev_lcell_comb \DP|REG_S|b[0]~4 (
// Equation(s):
// \DP|REG_S|b[0]~4_combout  = ( \DP|ALU|Mux0~1_combout  & ( \DP|ALU|Mux2~0_combout  & ( (\IN|CTRL|Q [6] & (((\IN|CTRL|Q [5]) # (\DP|Bin[13]~10_combout )) # (\DP|ALU|Mux0~0_combout ))) ) ) ) # ( !\DP|ALU|Mux0~1_combout  & ( \DP|ALU|Mux2~0_combout  & ( 
// (\IN|CTRL|Q [6] & ((\IN|CTRL|Q [5]) # (\DP|Bin[13]~10_combout ))) ) ) ) # ( \DP|ALU|Mux0~1_combout  & ( !\DP|ALU|Mux2~0_combout  & ( (\IN|CTRL|Q [6] & ((\IN|CTRL|Q [5]) # (\DP|ALU|Mux0~0_combout ))) ) ) ) # ( !\DP|ALU|Mux0~1_combout  & ( 
// !\DP|ALU|Mux2~0_combout  & ( (\IN|CTRL|Q [6] & (\IN|CTRL|Q [5] & ((!\DP|ALU|Mux0~0_combout ) # (!\DP|Bin[13]~10_combout )))) ) ) )

	.dataa(!\DP|ALU|Mux0~0_combout ),
	.datab(!\IN|CTRL|Q [6]),
	.datac(!\DP|Bin[13]~10_combout ),
	.datad(!\IN|CTRL|Q [5]),
	.datae(!\DP|ALU|Mux0~1_combout ),
	.dataf(!\DP|ALU|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~4 .extended_lut = "off";
defparam \DP|REG_S|b[0]~4 .lut_mask = 64'h0032113303331333;
defparam \DP|REG_S|b[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N30
cyclonev_lcell_comb \DP|REG_S|b[0]~2 (
// Equation(s):
// \DP|REG_S|b[0]~2_combout  = ( \DP|ALU|Mux8~0_combout  & ( \DP|Bin[7]~6_combout  & ( \IN|CTRL|Q [6] ) ) ) # ( !\DP|ALU|Mux8~0_combout  & ( \DP|Bin[7]~6_combout  & ( (\IN|CTRL|Q [6] & ((!\DP|Bin[6]~7_combout  & ((\IN|CTRL|Q [5]))) # (\DP|Bin[6]~7_combout  & 
// (\DP|ALU|Mux9~0_combout )))) ) ) ) # ( \DP|ALU|Mux8~0_combout  & ( !\DP|Bin[7]~6_combout  & ( (\IN|CTRL|Q [6] & (((\DP|ALU|Mux9~0_combout  & \DP|Bin[6]~7_combout )) # (\IN|CTRL|Q [5]))) ) ) ) # ( !\DP|ALU|Mux8~0_combout  & ( !\DP|Bin[7]~6_combout  & ( 
// (\IN|CTRL|Q [6] & (((\DP|ALU|Mux9~0_combout  & \DP|Bin[6]~7_combout )) # (\IN|CTRL|Q [5]))) ) ) )

	.dataa(!\DP|ALU|Mux9~0_combout ),
	.datab(!\IN|CTRL|Q [6]),
	.datac(!\DP|Bin[6]~7_combout ),
	.datad(!\IN|CTRL|Q [5]),
	.datae(!\DP|ALU|Mux8~0_combout ),
	.dataf(!\DP|Bin[7]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~2 .extended_lut = "off";
defparam \DP|REG_S|b[0]~2 .lut_mask = 64'h0133013301313333;
defparam \DP|REG_S|b[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N18
cyclonev_lcell_comb \DP|REG_S|b[0]~8 (
// Equation(s):
// \DP|REG_S|b[0]~8_combout  = ( !\DP|REG_S|b[0]~4_combout  & ( !\DP|REG_S|b[0]~2_combout  & ( (!\DP|REG_S|b[0]~3_combout  & (\DP|REG_S|b[0]~6_combout  & (!\DP|REG_S|b[0]~7_combout  & !\DP|REG_S|b[0]~5_combout ))) ) ) )

	.dataa(!\DP|REG_S|b[0]~3_combout ),
	.datab(!\DP|REG_S|b[0]~6_combout ),
	.datac(!\DP|REG_S|b[0]~7_combout ),
	.datad(!\DP|REG_S|b[0]~5_combout ),
	.datae(!\DP|REG_S|b[0]~4_combout ),
	.dataf(!\DP|REG_S|b[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~8 .extended_lut = "off";
defparam \DP|REG_S|b[0]~8 .lut_mask = 64'h2000000000000000;
defparam \DP|REG_S|b[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N36
cyclonev_lcell_comb \DP|REG_S|b[0]~9 (
// Equation(s):
// \DP|REG_S|b[0]~9_combout  = ( \DP|ALU|Mux11~0_combout  & ( \DP|REG_S|b[0]~8_combout  & ( (\DP|REG_S|b[0]~1_combout  & !\IN|CTRL|Q [6]) ) ) ) # ( !\DP|ALU|Mux11~0_combout  & ( \DP|REG_S|b[0]~8_combout  & ( (\DP|REG_S|b[0]~1_combout  & ((!\IN|CTRL|Q [6]) # 
// ((!\DP|ALU|Mux12~0_combout  & !\DP|ALU|Mux13~0_combout )))) ) ) )

	.dataa(!\DP|REG_S|b[0]~1_combout ),
	.datab(!\DP|ALU|Mux12~0_combout ),
	.datac(!\DP|ALU|Mux13~0_combout ),
	.datad(!\IN|CTRL|Q [6]),
	.datae(!\DP|ALU|Mux11~0_combout ),
	.dataf(!\DP|REG_S|b[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~9 .extended_lut = "off";
defparam \DP|REG_S|b[0]~9 .lut_mask = 64'h0000000055405500;
defparam \DP|REG_S|b[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N42
cyclonev_lcell_comb \DP|REG_S|b[0]~10 (
// Equation(s):
// \DP|REG_S|b[0]~10_combout  = ( \DP|ALU|Add0~13_sumout  & ( \DP|ALU|Add0~5_sumout  & ( (\DP|REG_S|b[0]~9_combout  & \IN|CTRL|Q [6]) ) ) ) # ( !\DP|ALU|Add0~13_sumout  & ( \DP|ALU|Add0~5_sumout  & ( (\DP|REG_S|b[0]~9_combout  & \IN|CTRL|Q [6]) ) ) ) # ( 
// \DP|ALU|Add0~13_sumout  & ( !\DP|ALU|Add0~5_sumout  & ( (\DP|REG_S|b[0]~9_combout  & \IN|CTRL|Q [6]) ) ) ) # ( !\DP|ALU|Add0~13_sumout  & ( !\DP|ALU|Add0~5_sumout  & ( (\DP|REG_S|b[0]~9_combout  & (((!\DP|ALU|Add0~9_sumout  & !\DP|ALU|Add0~17_sumout )) # 
// (\IN|CTRL|Q [6]))) ) ) )

	.dataa(!\DP|REG_S|b[0]~9_combout ),
	.datab(!\DP|ALU|Add0~9_sumout ),
	.datac(!\DP|ALU|Add0~17_sumout ),
	.datad(!\IN|CTRL|Q [6]),
	.datae(!\DP|ALU|Add0~13_sumout ),
	.dataf(!\DP|ALU|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~10 .extended_lut = "off";
defparam \DP|REG_S|b[0]~10 .lut_mask = 64'h4055005500550055;
defparam \DP|REG_S|b[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N6
cyclonev_lcell_comb \DP|REG_S|b[0]~13 (
// Equation(s):
// \DP|REG_S|b[0]~13_combout  = ( \DP|ALU|Add0~53_sumout  & ( !\IN|CTRL|Q [6] ) ) # ( !\DP|ALU|Add0~53_sumout  & ( (!\IN|CTRL|Q [6] & (((\DP|ALU|Add0~61_sumout ) # (\DP|ALU|Add0~49_sumout )) # (\DP|ALU|Add0~57_sumout ))) ) )

	.dataa(!\DP|ALU|Add0~57_sumout ),
	.datab(!\DP|ALU|Add0~49_sumout ),
	.datac(!\DP|ALU|Add0~61_sumout ),
	.datad(!\IN|CTRL|Q [6]),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~13 .extended_lut = "off";
defparam \DP|REG_S|b[0]~13 .lut_mask = 64'h7F007F00FF00FF00;
defparam \DP|REG_S|b[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N54
cyclonev_lcell_comb \DP|REG_S|b[0]~11 (
// Equation(s):
// \DP|REG_S|b[0]~11_combout  = ( \DP|ALU|Add0~41_sumout  & ( !\IN|CTRL|Q [6] ) ) # ( !\DP|ALU|Add0~41_sumout  & ( (!\IN|CTRL|Q [6] & ((\DP|ALU|Add0~45_sumout ) # (\DP|ALU|Add0~37_sumout ))) ) )

	.dataa(!\DP|ALU|Add0~37_sumout ),
	.datab(!\DP|ALU|Add0~45_sumout ),
	.datac(!\IN|CTRL|Q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~11 .extended_lut = "off";
defparam \DP|REG_S|b[0]~11 .lut_mask = 64'h70707070F0F0F0F0;
defparam \DP|REG_S|b[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N30
cyclonev_lcell_comb \DP|REG_S|b[0]~12 (
// Equation(s):
// \DP|REG_S|b[0]~12_combout  = ( \DP|ALU|Add0~25_sumout  & ( (!\DP|REG_S|b[0]~11_combout  & \IN|CTRL|Q [6]) ) ) # ( !\DP|ALU|Add0~25_sumout  & ( (!\DP|REG_S|b[0]~11_combout  & (((!\DP|ALU|Add0~33_sumout  & !\DP|ALU|Add0~29_sumout )) # (\IN|CTRL|Q [6]))) ) )

	.dataa(!\DP|REG_S|b[0]~11_combout ),
	.datab(!\DP|ALU|Add0~33_sumout ),
	.datac(!\DP|ALU|Add0~29_sumout ),
	.datad(!\IN|CTRL|Q [6]),
	.datae(gnd),
	.dataf(!\DP|ALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~12 .extended_lut = "off";
defparam \DP|REG_S|b[0]~12 .lut_mask = 64'h80AA80AA00AA00AA;
defparam \DP|REG_S|b[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N54
cyclonev_lcell_comb \DP|REG_S|b[0]~14 (
// Equation(s):
// \DP|REG_S|b[0]~14_combout  = ( \IN|CTRL|Q [6] & ( \DP|REG_S|b[0]~12_combout  & ( ((\DP|REG_S|b[0]~10_combout  & !\DP|REG_S|b[0]~13_combout )) # (\DP|REG_S|b[0]~0_combout ) ) ) ) # ( !\IN|CTRL|Q [6] & ( \DP|REG_S|b[0]~12_combout  & ( 
// ((\DP|REG_S|b[0]~10_combout  & (!\DP|ALU|Add0~1_sumout  & !\DP|REG_S|b[0]~13_combout ))) # (\DP|REG_S|b[0]~0_combout ) ) ) ) # ( \IN|CTRL|Q [6] & ( !\DP|REG_S|b[0]~12_combout  & ( \DP|REG_S|b[0]~0_combout  ) ) ) # ( !\IN|CTRL|Q [6] & ( 
// !\DP|REG_S|b[0]~12_combout  & ( \DP|REG_S|b[0]~0_combout  ) ) )

	.dataa(!\DP|REG_S|b[0]~0_combout ),
	.datab(!\DP|REG_S|b[0]~10_combout ),
	.datac(!\DP|ALU|Add0~1_sumout ),
	.datad(!\DP|REG_S|b[0]~13_combout ),
	.datae(!\IN|CTRL|Q [6]),
	.dataf(!\DP|REG_S|b[0]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REG_S|b[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REG_S|b[0]~14 .extended_lut = "off";
defparam \DP|REG_S|b[0]~14 .lut_mask = 64'h5555555575557755;
defparam \DP|REG_S|b[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N56
dffeas \DP|REG_S|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\DP|REG_S|b[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REG_S|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REG_S|b[0] .is_wysiwyg = "true";
defparam \DP|REG_S|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N6
cyclonev_lcell_comb \H0|WideOr6~0 (
// Equation(s):
// \H0|WideOr6~0_combout  = (!\DP|REG_C|b [3] & (!\DP|REG_C|b [1] & (!\DP|REG_C|b [0] $ (!\DP|REG_C|b [2])))) # (\DP|REG_C|b [3] & (\DP|REG_C|b [0] & (!\DP|REG_C|b [1] $ (!\DP|REG_C|b [2]))))

	.dataa(!\DP|REG_C|b [3]),
	.datab(!\DP|REG_C|b [1]),
	.datac(!\DP|REG_C|b [0]),
	.datad(!\DP|REG_C|b [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr6~0 .extended_lut = "off";
defparam \H0|WideOr6~0 .lut_mask = 64'h0984098409840984;
defparam \H0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N12
cyclonev_lcell_comb \H0|WideOr5~0 (
// Equation(s):
// \H0|WideOr5~0_combout  = ( \DP|REG_C|b [0] & ( (!\DP|REG_C|b [1] & (\DP|REG_C|b [2] & !\DP|REG_C|b [3])) # (\DP|REG_C|b [1] & ((\DP|REG_C|b [3]))) ) ) # ( !\DP|REG_C|b [0] & ( (\DP|REG_C|b [2] & ((\DP|REG_C|b [3]) # (\DP|REG_C|b [1]))) ) )

	.dataa(!\DP|REG_C|b [2]),
	.datab(!\DP|REG_C|b [1]),
	.datac(!\DP|REG_C|b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr5~0 .extended_lut = "off";
defparam \H0|WideOr5~0 .lut_mask = 64'h1515151543434343;
defparam \H0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N42
cyclonev_lcell_comb \H0|WideOr4~0 (
// Equation(s):
// \H0|WideOr4~0_combout  = (!\DP|REG_C|b [3] & (\DP|REG_C|b [1] & (!\DP|REG_C|b [2] & !\DP|REG_C|b [0]))) # (\DP|REG_C|b [3] & (\DP|REG_C|b [2] & ((!\DP|REG_C|b [0]) # (\DP|REG_C|b [1]))))

	.dataa(!\DP|REG_C|b [3]),
	.datab(!\DP|REG_C|b [1]),
	.datac(!\DP|REG_C|b [2]),
	.datad(!\DP|REG_C|b [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr4~0 .extended_lut = "off";
defparam \H0|WideOr4~0 .lut_mask = 64'h2501250125012501;
defparam \H0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N36
cyclonev_lcell_comb \H0|WideOr3~0 (
// Equation(s):
// \H0|WideOr3~0_combout  = ( \DP|REG_C|b [0] & ( (!\DP|REG_C|b [1] & (!\DP|REG_C|b [3] & !\DP|REG_C|b [2])) # (\DP|REG_C|b [1] & ((\DP|REG_C|b [2]))) ) ) # ( !\DP|REG_C|b [0] & ( (!\DP|REG_C|b [1] & (!\DP|REG_C|b [3] & \DP|REG_C|b [2])) # (\DP|REG_C|b [1] & 
// (\DP|REG_C|b [3] & !\DP|REG_C|b [2])) ) )

	.dataa(gnd),
	.datab(!\DP|REG_C|b [1]),
	.datac(!\DP|REG_C|b [3]),
	.datad(!\DP|REG_C|b [2]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr3~0 .extended_lut = "off";
defparam \H0|WideOr3~0 .lut_mask = 64'h03C003C0C033C033;
defparam \H0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N45
cyclonev_lcell_comb \H0|WideOr2~0 (
// Equation(s):
// \H0|WideOr2~0_combout  = ( \DP|REG_C|b [0] & ( (!\DP|REG_C|b [3]) # ((!\DP|REG_C|b [1] & !\DP|REG_C|b [2])) ) ) # ( !\DP|REG_C|b [0] & ( (!\DP|REG_C|b [3] & (!\DP|REG_C|b [1] & \DP|REG_C|b [2])) ) )

	.dataa(!\DP|REG_C|b [3]),
	.datab(gnd),
	.datac(!\DP|REG_C|b [1]),
	.datad(!\DP|REG_C|b [2]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr2~0 .extended_lut = "off";
defparam \H0|WideOr2~0 .lut_mask = 64'h00A000A0FAAAFAAA;
defparam \H0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N9
cyclonev_lcell_comb \H0|WideOr1~0 (
// Equation(s):
// \H0|WideOr1~0_combout  = ( \DP|REG_C|b [0] & ( !\DP|REG_C|b [3] $ (((!\DP|REG_C|b [1] & \DP|REG_C|b [2]))) ) ) # ( !\DP|REG_C|b [0] & ( (!\DP|REG_C|b [3] & (\DP|REG_C|b [1] & !\DP|REG_C|b [2])) ) )

	.dataa(!\DP|REG_C|b [3]),
	.datab(!\DP|REG_C|b [1]),
	.datac(gnd),
	.datad(!\DP|REG_C|b [2]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr1~0 .extended_lut = "off";
defparam \H0|WideOr1~0 .lut_mask = 64'h22002200AA66AA66;
defparam \H0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N39
cyclonev_lcell_comb \H0|WideOr0~0 (
// Equation(s):
// \H0|WideOr0~0_combout  = ( \DP|REG_C|b [0] & ( (!\DP|REG_C|b [1] $ (!\DP|REG_C|b [2])) # (\DP|REG_C|b [3]) ) ) # ( !\DP|REG_C|b [0] & ( (!\DP|REG_C|b [3] $ (!\DP|REG_C|b [2])) # (\DP|REG_C|b [1]) ) )

	.dataa(!\DP|REG_C|b [3]),
	.datab(!\DP|REG_C|b [1]),
	.datac(gnd),
	.datad(!\DP|REG_C|b [2]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr0~0 .extended_lut = "off";
defparam \H0|WideOr0~0 .lut_mask = 64'h77BB77BB77DD77DD;
defparam \H0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N3
cyclonev_lcell_comb \H1|WideOr6~0 (
// Equation(s):
// \H1|WideOr6~0_combout  = ( \DP|REG_C|b [4] & ( (!\DP|REG_C|b [5] & (!\DP|REG_C|b [7] $ (\DP|REG_C|b [6]))) # (\DP|REG_C|b [5] & (\DP|REG_C|b [7] & !\DP|REG_C|b [6])) ) ) # ( !\DP|REG_C|b [4] & ( (!\DP|REG_C|b [5] & (!\DP|REG_C|b [7] & \DP|REG_C|b [6])) ) 
// )

	.dataa(!\DP|REG_C|b [5]),
	.datab(!\DP|REG_C|b [7]),
	.datac(!\DP|REG_C|b [6]),
	.datad(gnd),
	.datae(!\DP|REG_C|b [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr6~0 .extended_lut = "off";
defparam \H1|WideOr6~0 .lut_mask = 64'h0808929208089292;
defparam \H1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N30
cyclonev_lcell_comb \H1|WideOr5~0 (
// Equation(s):
// \H1|WideOr5~0_combout  = ( \DP|REG_C|b [6] & ( (!\DP|REG_C|b [5] & (!\DP|REG_C|b [7] $ (!\DP|REG_C|b [4]))) # (\DP|REG_C|b [5] & ((!\DP|REG_C|b [4]) # (\DP|REG_C|b [7]))) ) ) # ( !\DP|REG_C|b [6] & ( (\DP|REG_C|b [5] & (\DP|REG_C|b [7] & \DP|REG_C|b [4])) 
// ) )

	.dataa(!\DP|REG_C|b [5]),
	.datab(!\DP|REG_C|b [7]),
	.datac(!\DP|REG_C|b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr5~0 .extended_lut = "off";
defparam \H1|WideOr5~0 .lut_mask = 64'h0101010179797979;
defparam \H1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N24
cyclonev_lcell_comb \H1|WideOr4~0 (
// Equation(s):
// \H1|WideOr4~0_combout  = ( \DP|REG_C|b [6] & ( (\DP|REG_C|b [7] & ((!\DP|REG_C|b [4]) # (\DP|REG_C|b [5]))) ) ) # ( !\DP|REG_C|b [6] & ( (\DP|REG_C|b [5] & (!\DP|REG_C|b [7] & !\DP|REG_C|b [4])) ) )

	.dataa(!\DP|REG_C|b [5]),
	.datab(!\DP|REG_C|b [7]),
	.datac(!\DP|REG_C|b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr4~0 .extended_lut = "off";
defparam \H1|WideOr4~0 .lut_mask = 64'h4040404031313131;
defparam \H1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N27
cyclonev_lcell_comb \H1|WideOr3~0 (
// Equation(s):
// \H1|WideOr3~0_combout  = ( \DP|REG_C|b [6] & ( (!\DP|REG_C|b [5] & (!\DP|REG_C|b [7] & !\DP|REG_C|b [4])) # (\DP|REG_C|b [5] & ((\DP|REG_C|b [4]))) ) ) # ( !\DP|REG_C|b [6] & ( (!\DP|REG_C|b [5] & (!\DP|REG_C|b [7] & \DP|REG_C|b [4])) # (\DP|REG_C|b [5] & 
// (\DP|REG_C|b [7] & !\DP|REG_C|b [4])) ) )

	.dataa(!\DP|REG_C|b [5]),
	.datab(!\DP|REG_C|b [7]),
	.datac(gnd),
	.datad(!\DP|REG_C|b [4]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr3~0 .extended_lut = "off";
defparam \H1|WideOr3~0 .lut_mask = 64'h1188118888558855;
defparam \H1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N33
cyclonev_lcell_comb \H1|WideOr2~0 (
// Equation(s):
// \H1|WideOr2~0_combout  = ( \DP|REG_C|b [6] & ( (!\DP|REG_C|b [7] & ((!\DP|REG_C|b [5]) # (\DP|REG_C|b [4]))) ) ) # ( !\DP|REG_C|b [6] & ( (\DP|REG_C|b [4] & ((!\DP|REG_C|b [5]) # (!\DP|REG_C|b [7]))) ) )

	.dataa(!\DP|REG_C|b [5]),
	.datab(!\DP|REG_C|b [7]),
	.datac(gnd),
	.datad(!\DP|REG_C|b [4]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr2~0 .extended_lut = "off";
defparam \H1|WideOr2~0 .lut_mask = 64'h00EE00EE88CC88CC;
defparam \H1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N42
cyclonev_lcell_comb \H1|WideOr1~0 (
// Equation(s):
// \H1|WideOr1~0_combout  = ( \DP|REG_C|b [6] & ( (\DP|REG_C|b [4] & (!\DP|REG_C|b [5] $ (!\DP|REG_C|b [7]))) ) ) # ( !\DP|REG_C|b [6] & ( (!\DP|REG_C|b [7] & ((\DP|REG_C|b [4]) # (\DP|REG_C|b [5]))) ) )

	.dataa(!\DP|REG_C|b [5]),
	.datab(!\DP|REG_C|b [7]),
	.datac(!\DP|REG_C|b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr1~0 .extended_lut = "off";
defparam \H1|WideOr1~0 .lut_mask = 64'h4C4C4C4C06060606;
defparam \H1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N45
cyclonev_lcell_comb \H1|WideOr0~0 (
// Equation(s):
// \H1|WideOr0~0_combout  = ( \DP|REG_C|b [7] & ( ((!\DP|REG_C|b [6]) # (\DP|REG_C|b [4])) # (\DP|REG_C|b [5]) ) ) # ( !\DP|REG_C|b [7] & ( (!\DP|REG_C|b [5] & (\DP|REG_C|b [6])) # (\DP|REG_C|b [5] & ((!\DP|REG_C|b [6]) # (!\DP|REG_C|b [4]))) ) )

	.dataa(!\DP|REG_C|b [5]),
	.datab(gnd),
	.datac(!\DP|REG_C|b [6]),
	.datad(!\DP|REG_C|b [4]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr0~0 .extended_lut = "off";
defparam \H1|WideOr0~0 .lut_mask = 64'h5F5A5F5AF5FFF5FF;
defparam \H1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N30
cyclonev_lcell_comb \H2|WideOr6~0 (
// Equation(s):
// \H2|WideOr6~0_combout  = ( \DP|REG_C|b [11] & ( (\DP|REG_C|b [8] & (!\DP|REG_C|b [9] $ (!\DP|REG_C|b [10]))) ) ) # ( !\DP|REG_C|b [11] & ( (!\DP|REG_C|b [9] & (!\DP|REG_C|b [8] $ (!\DP|REG_C|b [10]))) ) )

	.dataa(gnd),
	.datab(!\DP|REG_C|b [8]),
	.datac(!\DP|REG_C|b [9]),
	.datad(!\DP|REG_C|b [10]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr6~0 .extended_lut = "off";
defparam \H2|WideOr6~0 .lut_mask = 64'h30C030C003300330;
defparam \H2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N33
cyclonev_lcell_comb \H2|WideOr5~0 (
// Equation(s):
// \H2|WideOr5~0_combout  = ( \DP|REG_C|b [9] & ( (!\DP|REG_C|b [8] & (\DP|REG_C|b [10])) # (\DP|REG_C|b [8] & ((\DP|REG_C|b [11]))) ) ) # ( !\DP|REG_C|b [9] & ( (\DP|REG_C|b [10] & (!\DP|REG_C|b [8] $ (!\DP|REG_C|b [11]))) ) )

	.dataa(!\DP|REG_C|b [10]),
	.datab(!\DP|REG_C|b [8]),
	.datac(!\DP|REG_C|b [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr5~0 .extended_lut = "off";
defparam \H2|WideOr5~0 .lut_mask = 64'h1414141447474747;
defparam \H2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N45
cyclonev_lcell_comb \H2|WideOr4~0 (
// Equation(s):
// \H2|WideOr4~0_combout  = ( \DP|REG_C|b [11] & ( (\DP|REG_C|b [10] & ((!\DP|REG_C|b [8]) # (\DP|REG_C|b [9]))) ) ) # ( !\DP|REG_C|b [11] & ( (!\DP|REG_C|b [10] & (!\DP|REG_C|b [8] & \DP|REG_C|b [9])) ) )

	.dataa(!\DP|REG_C|b [10]),
	.datab(gnd),
	.datac(!\DP|REG_C|b [8]),
	.datad(!\DP|REG_C|b [9]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr4~0 .extended_lut = "off";
defparam \H2|WideOr4~0 .lut_mask = 64'h00A000A050555055;
defparam \H2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N48
cyclonev_lcell_comb \H2|WideOr3~0 (
// Equation(s):
// \H2|WideOr3~0_combout  = ( \DP|REG_C|b [8] & ( (!\DP|REG_C|b [9] & (!\DP|REG_C|b [11] & !\DP|REG_C|b [10])) # (\DP|REG_C|b [9] & ((\DP|REG_C|b [10]))) ) ) # ( !\DP|REG_C|b [8] & ( (!\DP|REG_C|b [9] & (!\DP|REG_C|b [11] & \DP|REG_C|b [10])) # (\DP|REG_C|b 
// [9] & (\DP|REG_C|b [11] & !\DP|REG_C|b [10])) ) )

	.dataa(!\DP|REG_C|b [9]),
	.datab(!\DP|REG_C|b [11]),
	.datac(!\DP|REG_C|b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr3~0 .extended_lut = "off";
defparam \H2|WideOr3~0 .lut_mask = 64'h1818181885858585;
defparam \H2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N51
cyclonev_lcell_comb \H2|WideOr2~0 (
// Equation(s):
// \H2|WideOr2~0_combout  = (!\DP|REG_C|b [9] & ((!\DP|REG_C|b [10] & ((\DP|REG_C|b [8]))) # (\DP|REG_C|b [10] & (!\DP|REG_C|b [11])))) # (\DP|REG_C|b [9] & (!\DP|REG_C|b [11] & (\DP|REG_C|b [8])))

	.dataa(!\DP|REG_C|b [9]),
	.datab(!\DP|REG_C|b [11]),
	.datac(!\DP|REG_C|b [8]),
	.datad(!\DP|REG_C|b [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr2~0 .extended_lut = "off";
defparam \H2|WideOr2~0 .lut_mask = 64'h0E8C0E8C0E8C0E8C;
defparam \H2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N45
cyclonev_lcell_comb \H2|WideOr1~0 (
// Equation(s):
// \H2|WideOr1~0_combout  = ( \DP|REG_C|b [9] & ( (!\DP|REG_C|b [11] & ((!\DP|REG_C|b [10]) # (\DP|REG_C|b [8]))) ) ) # ( !\DP|REG_C|b [9] & ( (\DP|REG_C|b [8] & (!\DP|REG_C|b [11] $ (\DP|REG_C|b [10]))) ) )

	.dataa(!\DP|REG_C|b [11]),
	.datab(!\DP|REG_C|b [8]),
	.datac(!\DP|REG_C|b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr1~0 .extended_lut = "off";
defparam \H2|WideOr1~0 .lut_mask = 64'h21212121A2A2A2A2;
defparam \H2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N39
cyclonev_lcell_comb \H2|WideOr0~0 (
// Equation(s):
// \H2|WideOr0~0_combout  = ( \DP|REG_C|b [11] & ( ((!\DP|REG_C|b [10]) # (\DP|REG_C|b [8])) # (\DP|REG_C|b [9]) ) ) # ( !\DP|REG_C|b [11] & ( (!\DP|REG_C|b [9] & ((\DP|REG_C|b [10]))) # (\DP|REG_C|b [9] & ((!\DP|REG_C|b [8]) # (!\DP|REG_C|b [10]))) ) )

	.dataa(!\DP|REG_C|b [9]),
	.datab(gnd),
	.datac(!\DP|REG_C|b [8]),
	.datad(!\DP|REG_C|b [10]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr0~0 .extended_lut = "off";
defparam \H2|WideOr0~0 .lut_mask = 64'h55FA55FAFF5FFF5F;
defparam \H2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N39
cyclonev_lcell_comb \H3|WideOr6~0 (
// Equation(s):
// \H3|WideOr6~0_combout  = ( \DP|REG_C|b [15] & ( \DP|REG_C|b [14] & ( (\DP|REG_C|b [12] & !\DP|REG_C|b [13]) ) ) ) # ( !\DP|REG_C|b [15] & ( \DP|REG_C|b [14] & ( (!\DP|REG_C|b [12] & !\DP|REG_C|b [13]) ) ) ) # ( \DP|REG_C|b [15] & ( !\DP|REG_C|b [14] & ( 
// (\DP|REG_C|b [12] & \DP|REG_C|b [13]) ) ) ) # ( !\DP|REG_C|b [15] & ( !\DP|REG_C|b [14] & ( (\DP|REG_C|b [12] & !\DP|REG_C|b [13]) ) ) )

	.dataa(!\DP|REG_C|b [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DP|REG_C|b [13]),
	.datae(!\DP|REG_C|b [15]),
	.dataf(!\DP|REG_C|b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr6~0 .extended_lut = "off";
defparam \H3|WideOr6~0 .lut_mask = 64'h55000055AA005500;
defparam \H3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N51
cyclonev_lcell_comb \H3|WideOr5~0 (
// Equation(s):
// \H3|WideOr5~0_combout  = ( \DP|REG_C|b [12] & ( (!\DP|REG_C|b [13] & (!\DP|REG_C|b [15] & \DP|REG_C|b [14])) # (\DP|REG_C|b [13] & (\DP|REG_C|b [15])) ) ) # ( !\DP|REG_C|b [12] & ( (\DP|REG_C|b [14] & ((\DP|REG_C|b [15]) # (\DP|REG_C|b [13]))) ) )

	.dataa(!\DP|REG_C|b [13]),
	.datab(gnd),
	.datac(!\DP|REG_C|b [15]),
	.datad(!\DP|REG_C|b [14]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr5~0 .extended_lut = "off";
defparam \H3|WideOr5~0 .lut_mask = 64'h005F005F05A505A5;
defparam \H3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N54
cyclonev_lcell_comb \H3|WideOr4~0 (
// Equation(s):
// \H3|WideOr4~0_combout  = ( \DP|REG_C|b [13] & ( \DP|REG_C|b [14] & ( \DP|REG_C|b [15] ) ) ) # ( !\DP|REG_C|b [13] & ( \DP|REG_C|b [14] & ( (\DP|REG_C|b [15] & !\DP|REG_C|b [12]) ) ) ) # ( \DP|REG_C|b [13] & ( !\DP|REG_C|b [14] & ( (!\DP|REG_C|b [15] & 
// !\DP|REG_C|b [12]) ) ) )

	.dataa(!\DP|REG_C|b [15]),
	.datab(gnd),
	.datac(!\DP|REG_C|b [12]),
	.datad(gnd),
	.datae(!\DP|REG_C|b [13]),
	.dataf(!\DP|REG_C|b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr4~0 .extended_lut = "off";
defparam \H3|WideOr4~0 .lut_mask = 64'h0000A0A050505555;
defparam \H3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N33
cyclonev_lcell_comb \H3|WideOr3~0 (
// Equation(s):
// \H3|WideOr3~0_combout  = ( \DP|REG_C|b [12] & ( (!\DP|REG_C|b [13] & (!\DP|REG_C|b [15] & !\DP|REG_C|b [14])) # (\DP|REG_C|b [13] & ((\DP|REG_C|b [14]))) ) ) # ( !\DP|REG_C|b [12] & ( (!\DP|REG_C|b [13] & (!\DP|REG_C|b [15] & \DP|REG_C|b [14])) # 
// (\DP|REG_C|b [13] & (\DP|REG_C|b [15] & !\DP|REG_C|b [14])) ) )

	.dataa(!\DP|REG_C|b [13]),
	.datab(!\DP|REG_C|b [15]),
	.datac(gnd),
	.datad(!\DP|REG_C|b [14]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr3~0 .extended_lut = "off";
defparam \H3|WideOr3~0 .lut_mask = 64'h1188118888558855;
defparam \H3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N3
cyclonev_lcell_comb \H3|WideOr2~0 (
// Equation(s):
// \H3|WideOr2~0_combout  = ( \DP|REG_C|b [12] & ( (!\DP|REG_C|b [15]) # ((!\DP|REG_C|b [13] & !\DP|REG_C|b [14])) ) ) # ( !\DP|REG_C|b [12] & ( (!\DP|REG_C|b [13] & (!\DP|REG_C|b [15] & \DP|REG_C|b [14])) ) )

	.dataa(!\DP|REG_C|b [13]),
	.datab(!\DP|REG_C|b [15]),
	.datac(gnd),
	.datad(!\DP|REG_C|b [14]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr2~0 .extended_lut = "off";
defparam \H3|WideOr2~0 .lut_mask = 64'h00880088EECCEECC;
defparam \H3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N0
cyclonev_lcell_comb \H3|WideOr1~0 (
// Equation(s):
// \H3|WideOr1~0_combout  = ( \DP|REG_C|b [12] & ( !\DP|REG_C|b [15] $ (((!\DP|REG_C|b [13] & \DP|REG_C|b [14]))) ) ) # ( !\DP|REG_C|b [12] & ( (\DP|REG_C|b [13] & (!\DP|REG_C|b [15] & !\DP|REG_C|b [14])) ) )

	.dataa(!\DP|REG_C|b [13]),
	.datab(!\DP|REG_C|b [15]),
	.datac(gnd),
	.datad(!\DP|REG_C|b [14]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr1~0 .extended_lut = "off";
defparam \H3|WideOr1~0 .lut_mask = 64'h44004400CC66CC66;
defparam \H3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N30
cyclonev_lcell_comb \H3|WideOr0~0 (
// Equation(s):
// \H3|WideOr0~0_combout  = ( \DP|REG_C|b [12] & ( (!\DP|REG_C|b [13] $ (!\DP|REG_C|b [14])) # (\DP|REG_C|b [15]) ) ) # ( !\DP|REG_C|b [12] & ( (!\DP|REG_C|b [15] $ (!\DP|REG_C|b [14])) # (\DP|REG_C|b [13]) ) )

	.dataa(!\DP|REG_C|b [13]),
	.datab(!\DP|REG_C|b [15]),
	.datac(gnd),
	.datad(!\DP|REG_C|b [14]),
	.datae(gnd),
	.dataf(!\DP|REG_C|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr0~0 .extended_lut = "off";
defparam \H3|WideOr0~0 .lut_mask = 64'h77DD77DD77BB77BB;
defparam \H3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y33_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
