<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_0ef2c452_A32041200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_0ef2c452_A32041200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_0ef2c452_A32041200')">rsnoc_z_H_R_U_P_F_0ef2c452_A32041200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.99</td>
<td class="s10 cl rt"><a href="mod1558.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1558.html#Toggle" > 93.96</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1558.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1558.html#inst_tag_188485"  onclick="showContent('inst_tag_188485')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s5 cl rt"> 51.96</td>
<td class="s7 cl rt"><a href="mod1558.html#inst_tag_188485_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1558.html#inst_tag_188485_Toggle" >  5.49</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1558.html#inst_tag_188485_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1558.html#inst_tag_188490"  onclick="showContent('inst_tag_188490')">config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s5 cl rt"> 51.96</td>
<td class="s7 cl rt"><a href="mod1558.html#inst_tag_188490_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1558.html#inst_tag_188490_Toggle" >  5.49</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1558.html#inst_tag_188490_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1558.html#inst_tag_188489"  onclick="showContent('inst_tag_188489')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s9 cl rt"> 93.77</td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188489_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1558.html#inst_tag_188489_Toggle" > 81.32</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188489_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1558.html#inst_tag_188487"  onclick="showContent('inst_tag_188487')">config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s9 cl rt"> 95.60</td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188487_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1558.html#inst_tag_188487_Toggle" > 86.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188487_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1558.html#inst_tag_188488"  onclick="showContent('inst_tag_188488')">config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s9 cl rt"> 96.89</td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188488_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1558.html#inst_tag_188488_Toggle" > 90.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188488_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1558.html#inst_tag_188486"  onclick="showContent('inst_tag_188486')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188486_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1558.html#inst_tag_188486_Toggle" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188486_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_188485'>
<hr>
<a name="inst_tag_188485"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188485" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.96</td>
<td class="s7 cl rt"><a href="mod1558.html#inst_tag_188485_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1558.html#inst_tag_188485_Toggle" >  5.49</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1558.html#inst_tag_188485_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.96</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.49</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.81</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod124.html#inst_tag_13011" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188490'>
<hr>
<a name="inst_tag_188490"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188490" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.96</td>
<td class="s7 cl rt"><a href="mod1558.html#inst_tag_188490_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1558.html#inst_tag_188490_Toggle" >  5.49</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1558.html#inst_tag_188490_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.96</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.49</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.81</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod124.html#inst_tag_13016" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188489'>
<hr>
<a name="inst_tag_188489"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188489" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.77</td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188489_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1558.html#inst_tag_188489_Toggle" > 81.32</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188489_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.32</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.13</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 74.04</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td><a href="mod124.html#inst_tag_13015" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188487'>
<hr>
<a name="inst_tag_188487"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188487" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.60</td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188487_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1558.html#inst_tag_188487_Toggle" > 86.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188487_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.60</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.81</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 75.67</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td><a href="mod124.html#inst_tag_13013" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188488'>
<hr>
<a name="inst_tag_188488"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188488" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.89</td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188488_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1558.html#inst_tag_188488_Toggle" > 90.66</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188488_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.87</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 86.06</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td><a href="mod124.html#inst_tag_13014" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188486'>
<hr>
<a name="inst_tag_188486"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188486" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188486_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1558.html#inst_tag_188486_Toggle" > 92.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1558.html#inst_tag_188486_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.91</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s9 cl rt"> 90.38</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.57</td>
<td class="wht cl rt"></td>
<td><a href="mod124.html#inst_tag_13012" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_0ef2c452_A32041200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1558.html" >rsnoc_z_H_R_U_P_F_0ef2c452_A32041200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104177</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104186</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104193</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104200</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104207</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104214</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
104176                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104177     1/1          		if ( ! Sys_Clk_RstN )
104178     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
104179     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
104180                  	assign Sys_Pwr_Idle = ~ TxVld;
104181                  	assign Sys_Pwr_WakeUp = 1'b0;
104182                  	assign RxInt_0 = Rx_0;
104183                  	assign CeVld = RxVld;
104184                  	assign Tx_0 = u_7c15;
104185                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104186     1/1          		if ( ! Sys_Clk_RstN )
104187     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
104188     1/1          		else if ( CeVld &amp; RxRdy )
104189     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
104190                  	assign RxInt_2 = Rx_2;
104191                  	assign Tx_2 = u_79a6;
104192                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104193     1/1          		if ( ! Sys_Clk_RstN )
104194     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
104195     1/1          		else if ( CeVld &amp; RxRdy )
104196     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
104197                  	assign RxInt_3 = Rx_3;
104198                  	assign Tx_3 = u_9e8e;
104199                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104200     1/1          		if ( ! Sys_Clk_RstN )
104201     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
104202     1/1          		else if ( CeVld &amp; RxRdy )
104203     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
104204                  	assign RxInt_5 = Rx_5;
104205                  	assign Tx_5 = u_d68f;
104206                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104207     1/1          		if ( ! Sys_Clk_RstN )
104208     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
104209     1/1          		else if ( CeVld &amp; RxRdy )
104210     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
104211                  	// synopsys translate_off
104212                  	// synthesis translate_off
104213                  	always @( posedge Sys_Clk )
104214     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
104215     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104216     <font color = "grey">unreachable  </font>				dontStop = 0;
104217     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
104218     <font color = "grey">unreachable  </font>				if (!dontStop) begin
104219     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
104220     <font color = "grey">unreachable  </font>					$stop;
104221                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
104222                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1558.html" >rsnoc_z_H_R_U_P_F_0ef2c452_A32041200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">15</td>
<td class="rt">71.43 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">171</td>
<td class="rt">93.96 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">87</td>
<td class="rt">95.60 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">84</td>
<td class="rt">92.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">15</td>
<td class="rt">71.43 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">171</td>
<td class="rt">93.96 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">87</td>
<td class="rt">95.60 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">84</td>
<td class="rt">92.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1558.html" >rsnoc_z_H_R_U_P_F_0ef2c452_A32041200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104186</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104193</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104200</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104207</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104177     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104178     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104179     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104186     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104187     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
104188     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104189     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104193     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104194     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
104195     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104196     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104200     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104201     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104202     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104203     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104207     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104208     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
104209     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104210     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188485'>
<a name="inst_tag_188485_Line"></a>
<b>Line Coverage for Instance : <a href="mod1558.html#inst_tag_188485" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104177</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104186</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104193</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104200</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104207</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104214</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
104176                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104177     1/1          		if ( ! Sys_Clk_RstN )
104178     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
104179     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
104180                  	assign Sys_Pwr_Idle = ~ TxVld;
104181                  	assign Sys_Pwr_WakeUp = 1'b0;
104182                  	assign RxInt_0 = Rx_0;
104183                  	assign CeVld = RxVld;
104184                  	assign Tx_0 = u_7c15;
104185                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104186     1/1          		if ( ! Sys_Clk_RstN )
104187     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
104188     1/1          		else if ( CeVld &amp; RxRdy )
104189     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_0 );</font>
                        MISSING_ELSE
104190                  	assign RxInt_2 = Rx_2;
104191                  	assign Tx_2 = u_79a6;
104192                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104193     1/1          		if ( ! Sys_Clk_RstN )
104194     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
104195     1/1          		else if ( CeVld &amp; RxRdy )
104196     <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_2 );</font>
                        MISSING_ELSE
104197                  	assign RxInt_3 = Rx_3;
104198                  	assign Tx_3 = u_9e8e;
104199                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104200     1/1          		if ( ! Sys_Clk_RstN )
104201     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
104202     1/1          		else if ( CeVld &amp; RxRdy )
104203     <font color = "red">0/1     ==>  			u_9e8e &lt;= #1.0 ( RxInt_3 );</font>
                        MISSING_ELSE
104204                  	assign RxInt_5 = Rx_5;
104205                  	assign Tx_5 = u_d68f;
104206                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104207     1/1          		if ( ! Sys_Clk_RstN )
104208     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
104209     1/1          		else if ( CeVld &amp; RxRdy )
104210     <font color = "red">0/1     ==>  			u_d68f &lt;= #1.0 ( RxInt_5 );</font>
                        MISSING_ELSE
104211                  	// synopsys translate_off
104212                  	// synthesis translate_off
104213                  	always @( posedge Sys_Clk )
104214     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
104215     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104216     <font color = "grey">unreachable  </font>				dontStop = 0;
104217     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
104218     <font color = "grey">unreachable  </font>				if (!dontStop) begin
104219     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
104220     <font color = "grey">unreachable  </font>					$stop;
104221                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
104222                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188485_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1558.html#inst_tag_188485" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">4</td>
<td class="rt">19.05 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">10</td>
<td class="rt">5.49  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">6</td>
<td class="rt">6.59  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">4</td>
<td class="rt">19.05 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">10</td>
<td class="rt">5.49  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">6</td>
<td class="rt">6.59  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188485_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1558.html#inst_tag_188485" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104186</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104193</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104200</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104207</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104177     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104178     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104179     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104186     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104187     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
104188     		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
104189     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104193     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104194     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
104195     		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
104196     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104200     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104201     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104202     		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
104203     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104207     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104208     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
104209     		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
104210     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188490'>
<a name="inst_tag_188490_Line"></a>
<b>Line Coverage for Instance : <a href="mod1558.html#inst_tag_188490" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104177</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104186</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104193</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104200</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>104207</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104214</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
104176                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104177     1/1          		if ( ! Sys_Clk_RstN )
104178     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
104179     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
104180                  	assign Sys_Pwr_Idle = ~ TxVld;
104181                  	assign Sys_Pwr_WakeUp = 1'b0;
104182                  	assign RxInt_0 = Rx_0;
104183                  	assign CeVld = RxVld;
104184                  	assign Tx_0 = u_7c15;
104185                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104186     1/1          		if ( ! Sys_Clk_RstN )
104187     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
104188     1/1          		else if ( CeVld &amp; RxRdy )
104189     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_0 );</font>
                        MISSING_ELSE
104190                  	assign RxInt_2 = Rx_2;
104191                  	assign Tx_2 = u_79a6;
104192                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104193     1/1          		if ( ! Sys_Clk_RstN )
104194     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
104195     1/1          		else if ( CeVld &amp; RxRdy )
104196     <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_2 );</font>
                        MISSING_ELSE
104197                  	assign RxInt_3 = Rx_3;
104198                  	assign Tx_3 = u_9e8e;
104199                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104200     1/1          		if ( ! Sys_Clk_RstN )
104201     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
104202     1/1          		else if ( CeVld &amp; RxRdy )
104203     <font color = "red">0/1     ==>  			u_9e8e &lt;= #1.0 ( RxInt_3 );</font>
                        MISSING_ELSE
104204                  	assign RxInt_5 = Rx_5;
104205                  	assign Tx_5 = u_d68f;
104206                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104207     1/1          		if ( ! Sys_Clk_RstN )
104208     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
104209     1/1          		else if ( CeVld &amp; RxRdy )
104210     <font color = "red">0/1     ==>  			u_d68f &lt;= #1.0 ( RxInt_5 );</font>
                        MISSING_ELSE
104211                  	// synopsys translate_off
104212                  	// synthesis translate_off
104213                  	always @( posedge Sys_Clk )
104214     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
104215     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104216     <font color = "grey">unreachable  </font>				dontStop = 0;
104217     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
104218     <font color = "grey">unreachable  </font>				if (!dontStop) begin
104219     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
104220     <font color = "grey">unreachable  </font>					$stop;
104221                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
104222                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188490_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1558.html#inst_tag_188490" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">4</td>
<td class="rt">19.05 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">10</td>
<td class="rt">5.49  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">6</td>
<td class="rt">6.59  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">4</td>
<td class="rt">19.05 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">10</td>
<td class="rt">5.49  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">6</td>
<td class="rt">6.59  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188490_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1558.html#inst_tag_188490" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104186</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104193</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104200</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">104207</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104177     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104178     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104179     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104186     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104187     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
104188     		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
104189     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104193     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104194     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
104195     		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
104196     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104200     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104201     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104202     		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
104203     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104207     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104208     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
104209     		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
104210     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188489'>
<a name="inst_tag_188489_Line"></a>
<b>Line Coverage for Instance : <a href="mod1558.html#inst_tag_188489" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104177</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104186</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104193</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104200</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104207</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104214</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
104176                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104177     1/1          		if ( ! Sys_Clk_RstN )
104178     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
104179     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
104180                  	assign Sys_Pwr_Idle = ~ TxVld;
104181                  	assign Sys_Pwr_WakeUp = 1'b0;
104182                  	assign RxInt_0 = Rx_0;
104183                  	assign CeVld = RxVld;
104184                  	assign Tx_0 = u_7c15;
104185                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104186     1/1          		if ( ! Sys_Clk_RstN )
104187     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
104188     1/1          		else if ( CeVld &amp; RxRdy )
104189     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
104190                  	assign RxInt_2 = Rx_2;
104191                  	assign Tx_2 = u_79a6;
104192                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104193     1/1          		if ( ! Sys_Clk_RstN )
104194     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
104195     1/1          		else if ( CeVld &amp; RxRdy )
104196     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
104197                  	assign RxInt_3 = Rx_3;
104198                  	assign Tx_3 = u_9e8e;
104199                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104200     1/1          		if ( ! Sys_Clk_RstN )
104201     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
104202     1/1          		else if ( CeVld &amp; RxRdy )
104203     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
104204                  	assign RxInt_5 = Rx_5;
104205                  	assign Tx_5 = u_d68f;
104206                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104207     1/1          		if ( ! Sys_Clk_RstN )
104208     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
104209     1/1          		else if ( CeVld &amp; RxRdy )
104210     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
104211                  	// synopsys translate_off
104212                  	// synthesis translate_off
104213                  	always @( posedge Sys_Clk )
104214     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
104215     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104216     <font color = "grey">unreachable  </font>				dontStop = 0;
104217     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
104218     <font color = "grey">unreachable  </font>				if (!dontStop) begin
104219     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
104220     <font color = "grey">unreachable  </font>					$stop;
104221                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
104222                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188489_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1558.html#inst_tag_188489" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">11</td>
<td class="rt">52.38 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">148</td>
<td class="rt">81.32 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">75</td>
<td class="rt">82.42 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">73</td>
<td class="rt">80.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">11</td>
<td class="rt">52.38 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">148</td>
<td class="rt">81.32 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">75</td>
<td class="rt">82.42 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">73</td>
<td class="rt">80.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188489_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1558.html#inst_tag_188489" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104186</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104193</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104200</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104207</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104177     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104178     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104179     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104186     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104187     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
104188     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104189     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104193     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104194     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
104195     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104196     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104200     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104201     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104202     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104203     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104207     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104208     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
104209     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104210     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188487'>
<a name="inst_tag_188487_Line"></a>
<b>Line Coverage for Instance : <a href="mod1558.html#inst_tag_188487" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104177</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104186</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104193</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104200</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104207</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104214</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
104176                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104177     1/1          		if ( ! Sys_Clk_RstN )
104178     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
104179     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
104180                  	assign Sys_Pwr_Idle = ~ TxVld;
104181                  	assign Sys_Pwr_WakeUp = 1'b0;
104182                  	assign RxInt_0 = Rx_0;
104183                  	assign CeVld = RxVld;
104184                  	assign Tx_0 = u_7c15;
104185                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104186     1/1          		if ( ! Sys_Clk_RstN )
104187     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
104188     1/1          		else if ( CeVld &amp; RxRdy )
104189     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
104190                  	assign RxInt_2 = Rx_2;
104191                  	assign Tx_2 = u_79a6;
104192                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104193     1/1          		if ( ! Sys_Clk_RstN )
104194     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
104195     1/1          		else if ( CeVld &amp; RxRdy )
104196     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
104197                  	assign RxInt_3 = Rx_3;
104198                  	assign Tx_3 = u_9e8e;
104199                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104200     1/1          		if ( ! Sys_Clk_RstN )
104201     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
104202     1/1          		else if ( CeVld &amp; RxRdy )
104203     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
104204                  	assign RxInt_5 = Rx_5;
104205                  	assign Tx_5 = u_d68f;
104206                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104207     1/1          		if ( ! Sys_Clk_RstN )
104208     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
104209     1/1          		else if ( CeVld &amp; RxRdy )
104210     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
104211                  	// synopsys translate_off
104212                  	// synthesis translate_off
104213                  	always @( posedge Sys_Clk )
104214     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
104215     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104216     <font color = "grey">unreachable  </font>				dontStop = 0;
104217     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
104218     <font color = "grey">unreachable  </font>				if (!dontStop) begin
104219     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
104220     <font color = "grey">unreachable  </font>					$stop;
104221                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
104222                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188487_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1558.html#inst_tag_188487" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">11</td>
<td class="rt">52.38 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">158</td>
<td class="rt">86.81 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">84</td>
<td class="rt">92.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">74</td>
<td class="rt">81.32 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">11</td>
<td class="rt">52.38 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">158</td>
<td class="rt">86.81 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">84</td>
<td class="rt">92.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">74</td>
<td class="rt">81.32 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188487_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1558.html#inst_tag_188487" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104186</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104193</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104200</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104207</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104177     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104178     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104179     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104186     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104187     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
104188     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104189     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104193     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104194     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
104195     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104196     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104200     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104201     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104202     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104203     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104207     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104208     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
104209     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104210     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188488'>
<a name="inst_tag_188488_Line"></a>
<b>Line Coverage for Instance : <a href="mod1558.html#inst_tag_188488" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104177</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104186</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104193</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104200</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104207</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104214</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
104176                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104177     1/1          		if ( ! Sys_Clk_RstN )
104178     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
104179     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
104180                  	assign Sys_Pwr_Idle = ~ TxVld;
104181                  	assign Sys_Pwr_WakeUp = 1'b0;
104182                  	assign RxInt_0 = Rx_0;
104183                  	assign CeVld = RxVld;
104184                  	assign Tx_0 = u_7c15;
104185                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104186     1/1          		if ( ! Sys_Clk_RstN )
104187     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
104188     1/1          		else if ( CeVld &amp; RxRdy )
104189     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
104190                  	assign RxInt_2 = Rx_2;
104191                  	assign Tx_2 = u_79a6;
104192                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104193     1/1          		if ( ! Sys_Clk_RstN )
104194     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
104195     1/1          		else if ( CeVld &amp; RxRdy )
104196     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
104197                  	assign RxInt_3 = Rx_3;
104198                  	assign Tx_3 = u_9e8e;
104199                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104200     1/1          		if ( ! Sys_Clk_RstN )
104201     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
104202     1/1          		else if ( CeVld &amp; RxRdy )
104203     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
104204                  	assign RxInt_5 = Rx_5;
104205                  	assign Tx_5 = u_d68f;
104206                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104207     1/1          		if ( ! Sys_Clk_RstN )
104208     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
104209     1/1          		else if ( CeVld &amp; RxRdy )
104210     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
104211                  	// synopsys translate_off
104212                  	// synthesis translate_off
104213                  	always @( posedge Sys_Clk )
104214     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
104215     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104216     <font color = "grey">unreachable  </font>				dontStop = 0;
104217     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
104218     <font color = "grey">unreachable  </font>				if (!dontStop) begin
104219     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
104220     <font color = "grey">unreachable  </font>					$stop;
104221                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
104222                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188488_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1558.html#inst_tag_188488" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">12</td>
<td class="rt">57.14 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">165</td>
<td class="rt">90.66 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">84</td>
<td class="rt">92.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">81</td>
<td class="rt">89.01 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">12</td>
<td class="rt">57.14 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">165</td>
<td class="rt">90.66 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">84</td>
<td class="rt">92.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">81</td>
<td class="rt">89.01 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188488_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1558.html#inst_tag_188488" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104186</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104193</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104200</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104207</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104177     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104178     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104179     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104186     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104187     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
104188     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104189     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104193     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104194     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
104195     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104196     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104200     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104201     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104202     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104203     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104207     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104208     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
104209     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104210     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188486'>
<a name="inst_tag_188486_Line"></a>
<b>Line Coverage for Instance : <a href="mod1558.html#inst_tag_188486" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104177</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104186</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104193</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104200</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104207</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>104214</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
104176                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104177     1/1          		if ( ! Sys_Clk_RstN )
104178     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
104179     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
104180                  	assign Sys_Pwr_Idle = ~ TxVld;
104181                  	assign Sys_Pwr_WakeUp = 1'b0;
104182                  	assign RxInt_0 = Rx_0;
104183                  	assign CeVld = RxVld;
104184                  	assign Tx_0 = u_7c15;
104185                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104186     1/1          		if ( ! Sys_Clk_RstN )
104187     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
104188     1/1          		else if ( CeVld &amp; RxRdy )
104189     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
104190                  	assign RxInt_2 = Rx_2;
104191                  	assign Tx_2 = u_79a6;
104192                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104193     1/1          		if ( ! Sys_Clk_RstN )
104194     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
104195     1/1          		else if ( CeVld &amp; RxRdy )
104196     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
104197                  	assign RxInt_3 = Rx_3;
104198                  	assign Tx_3 = u_9e8e;
104199                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104200     1/1          		if ( ! Sys_Clk_RstN )
104201     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
104202     1/1          		else if ( CeVld &amp; RxRdy )
104203     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
104204                  	assign RxInt_5 = Rx_5;
104205                  	assign Tx_5 = u_d68f;
104206                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
104207     1/1          		if ( ! Sys_Clk_RstN )
104208     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
104209     1/1          		else if ( CeVld &amp; RxRdy )
104210     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
104211                  	// synopsys translate_off
104212                  	// synthesis translate_off
104213                  	always @( posedge Sys_Clk )
104214     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
104215     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
104216     <font color = "grey">unreachable  </font>				dontStop = 0;
104217     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
104218     <font color = "grey">unreachable  </font>				if (!dontStop) begin
104219     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
104220     <font color = "grey">unreachable  </font>					$stop;
104221                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
104222                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188486_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1558.html#inst_tag_188486" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">14</td>
<td class="rt">66.67 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">168</td>
<td class="rt">92.31 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">85</td>
<td class="rt">93.41 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">83</td>
<td class="rt">91.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">14</td>
<td class="rt">66.67 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">168</td>
<td class="rt">92.31 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">85</td>
<td class="rt">93.41 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">83</td>
<td class="rt">91.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188486_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1558.html#inst_tag_188486" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104177</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104186</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104193</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104200</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104207</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104177     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104178     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104179     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104186     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104187     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
104188     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104189     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104193     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104194     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
104195     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104196     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104200     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104201     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
104202     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104203     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104207     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
104208     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
104209     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
104210     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_188485">
    <li>
      <a href="#inst_tag_188485_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188485_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188485_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188486">
    <li>
      <a href="#inst_tag_188486_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188486_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188486_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188487">
    <li>
      <a href="#inst_tag_188487_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188487_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188487_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188488">
    <li>
      <a href="#inst_tag_188488_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188488_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188488_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188489">
    <li>
      <a href="#inst_tag_188489_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188489_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188489_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188490">
    <li>
      <a href="#inst_tag_188490_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188490_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188490_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_0ef2c452_A32041200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
