- ğŸ‘‹ Hi, Iâ€™m @Roshini Udaya
- ğŸ‘€ Iâ€™m interested in exploring CPU architecture/ technologies and trying to implement them using RTL.
- ğŸŒ± Iâ€™m currently learning to verify standard protocols using SystemVerilog and Universal Verification Methodology(UVM). 
- ğŸ’ï¸ Iâ€™m looking to collaborate on projects related to Digital Design.
- ğŸ“« How to reach me: roshiniuday@gmail.com
- âš¡ Fond of Painting, food, and graphic design. 

<!---
RoshiniUdayaKumar/RoshiniUdayaKumar is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
