# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../TP3_BIP.srcs/sources_1/imports/src" \
"../../../../TP3_BIP.srcs/sources_1/imports/src/bip_BIP.v" \
"../../../../TP3_BIP.srcs/sources_1/imports/src/bip_control.v" \
"../../../../TP3_BIP.srcs/sources_1/imports/src/bip_cpu.v" \
"../../../../TP3_BIP.srcs/sources_1/imports/src/bip_data_memory.v" \
"../../../../TP3_BIP.srcs/sources_1/imports/src/bip_datapath.v" \
"../../../../TP3_BIP.srcs/sources_1/imports/src/bip_program_memory.v" \
"../../../../TP3_BIP.srcs/sources_1/new/counter.v" \
"../../../../TP3_BIP.srcs/sim_1/imports/src/tb_bip_BIP.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
