# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do DE2_70_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench {C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench_Histogram
# 
# Top level modules:
# 	testbench_Histogram
# vlog -vlog01compat -work work +incdir+C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project {C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Histo
# 
# Top level modules:
# 	Histo
# vlog -vlog01compat -work work +incdir+C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project {C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/SRAM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# 
vsim -L altera_mf_ver work.testbench_Histogram
# vsim -L altera_mf_ver work.testbench_Histogram 
# Loading work.testbench_Histogram
# Loading work.Histo
# Loading work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v(73): [TFMPC] - Too few port connections. Expected 11, found 10.
# 
#         Region: /testbench_Histogram/coolName2
# ** Warning: (vsim-3015) C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v(73): [PCDPC] - Port size (16 or 16) does not match connection size (5) for port 'iY_Cont'. The port definition is at: C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v(15).
# 
#         Region: /testbench_Histogram/coolName2
# ** Warning: (vsim-3015) C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v(73): [PCDPC] - Port size (16 or 16) does not match connection size (5) for port 'iX_Cont'. The port definition is at: C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v(15).
# 
#         Region: /testbench_Histogram/coolName2
# ** Warning: (vsim-3015) C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v(73): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'Gr_Out_His1'. The port definition is at: C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v(18).
# 
#         Region: /testbench_Histogram/coolName2
# ** Warning: (vsim-3015) C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v(73): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'Gr_Out_His2'. The port definition is at: C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v(18).
# 
#         Region: /testbench_Histogram/coolName2
# ** Warning: (vsim-3015) C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v(73): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'Gr_Out_Cum1'. The port definition is at: C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v(18).
# 
#         Region: /testbench_Histogram/coolName2
# ** Warning: (vsim-3015) C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v(73): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'Gr_Out_Cum2'. The port definition is at: C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Histo.v(18).
# 
#         Region: /testbench_Histogram/coolName2
# ** Warning: (vsim-3722) C:/Users/to300/GIT/ECE4063_Merlin_Tom_Project/Testbench/testbench_Histogram.v(73): [TFMPC] - Missing connection for port 'stateOut'.
# 
add wave -position 2  sim:/testbench_Histogram/coolName2/SRAM_Q_Out
add wave -position 3  sim:/testbench_Histogram/coolName2/Fval
add wave -position 4  sim:/testbench_Histogram/coolName2/Dval


add wave -position 0  sim:/testbench_Histogram/coolName2/Grey
add wave -position end  sim:/testbench_Histogram/coolName2/Dval
add wave -position end  sim:/testbench_Histogram/coolName2/DvalHolding
add wave -position end  sim:/testbench_Histogram/coolName2/DvalHolding2
add wave -position end  sim:/testbench_Histogram/coolName2/DvalHolding3
add wave -position end  sim:/testbench_Histogram/coolName2/addrHolding
add wave -position end  sim:/testbench_Histogram/coolName2/addrHolding2
add wave -position end  sim:/testbench_Histogram/coolName2/addrHolding3
add wave -position end  sim:/testbench_Histogram/coolName2/holding
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[66]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[67]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[68]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[69]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[70]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[71]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[72]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[73]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[74]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[75]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[76]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[77]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[78]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[79]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[80]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[81]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[82]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[83]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[84]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[85]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[86]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[87]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[88]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[89]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[90]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[91]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[92]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[93]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[94]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[95]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[96]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[97]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[98]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[99]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[100]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[101]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[102]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[103]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[104]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[105]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[106]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[107]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[108]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[109]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[110]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[111]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[112]
add wave -position end  sim:/testbench_Histogram/coolName2/HisRam/altsyncram_component/mem_data[113]
run 1ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench_Histogram.coolName2.HisRam.altsyncram_component
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench_Histogram.coolName2.DispRam.altsyncram_component
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: testbench_Histogram.coolName2.HDispRam.altsyncram_component



run 100ns



add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[86]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[87]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[88]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[89]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[90]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[91]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[92]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[93]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[94]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[95]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[96]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[97]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[98]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[99]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[100]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[101]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[102]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[103]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[104]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[105]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[106]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[107]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[108]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[109]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[110]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[111]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[112]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[113]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[114]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[115]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[116]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[117]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[118]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[119]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[120]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[121]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[122]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[123]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[124]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[125]
add wave -position end  sim:/testbench_Histogram/coolName2/DispRam/altsyncram_component/mem_data[126]
run 1ms
