lbl_80CC973C:
/* 80CC973C 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80CC9740 00000004  7C 08 02 A6 */	mflr r0
/* 80CC9744 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80CC9748 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80CC974C 00000010  93 C1 00 08 */	stw r30, 8(r1)
/* 80CC9750 00000014  7C 7F 1B 78 */	mr r31, r3
/* 80CC9754 00000018  4B FF FF 05 */	bl __ct__10fopAc_ac_cFv
/* 80CC9758 0000001C  3C 60 00 00 */	lis r3, __vt__14daSCannonCrs_c@ha
/* 80CC975C 00000020  38 03 00 00 */	addi r0, r3, __vt__14daSCannonCrs_c@l
/* 80CC9760 00000024  90 1F 05 70 */	stw r0, 0x570(r31)
/* 80CC9764 00000028  38 7F 05 80 */	addi r3, r31, 0x580
/* 80CC9768 0000002C  4B FF FE F1 */	bl __ct__10dMsgFlow_cFv
/* 80CC976C 00000030  3B DF 05 CC */	addi r30, r31, 0x5cc
/* 80CC9770 00000034  3C 60 00 00 */	lis r3, __vt__12J3DFrameCtrl@ha
/* 80CC9774 00000038  38 03 00 00 */	addi r0, r3, __vt__12J3DFrameCtrl@l
/* 80CC9778 0000003C  90 1F 05 CC */	stw r0, 0x5cc(r31)
/* 80CC977C 00000040  7F C3 F3 78 */	mr r3, r30
/* 80CC9780 00000044  38 80 00 00 */	li r4, 0
/* 80CC9784 00000048  4B FF FE D5 */	bl init__12J3DFrameCtrlFs
/* 80CC9788 0000004C  38 00 00 00 */	li r0, 0
/* 80CC978C 00000050  90 1E 00 18 */	stw r0, 0x18(r30)
/* 80CC9790 00000054  3B DF 05 E8 */	addi r30, r31, 0x5e8
/* 80CC9794 00000058  3C 60 00 00 */	lis r3, __vt__12J3DFrameCtrl@ha
/* 80CC9798 0000005C  38 03 00 00 */	addi r0, r3, __vt__12J3DFrameCtrl@l
/* 80CC979C 00000060  90 1F 05 E8 */	stw r0, 0x5e8(r31)
/* 80CC97A0 00000064  7F C3 F3 78 */	mr r3, r30
/* 80CC97A4 00000068  38 80 00 00 */	li r4, 0
/* 80CC97A8 0000006C  4B FF FE B1 */	bl init__12J3DFrameCtrlFs
/* 80CC97AC 00000070  38 00 00 00 */	li r0, 0
/* 80CC97B0 00000074  90 1E 00 14 */	stw r0, 0x14(r30)
/* 80CC97B4 00000078  90 1F 06 04 */	stw r0, 0x604(r31)
/* 80CC97B8 0000007C  38 7F 06 54 */	addi r3, r31, 0x654
/* 80CC97BC 00000080  38 80 00 00 */	li r4, 0
/* 80CC97C0 00000084  38 A0 00 10 */	li r5, 0x10
/* 80CC97C4 00000088  4B FF FE 95 */	bl memset
/* 80CC97C8 0000008C  38 7F 06 64 */	addi r3, r31, 0x664
/* 80CC97CC 00000090  38 80 00 00 */	li r4, 0
/* 80CC97D0 00000094  38 A0 00 10 */	li r5, 0x10
/* 80CC97D4 00000098  4B FF FE 85 */	bl memset
/* 80CC97D8 0000009C  7F E3 FB 78 */	mr r3, r31
/* 80CC97DC 000000A0  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80CC97E0 000000A4  83 C1 00 08 */	lwz r30, 8(r1)
/* 80CC97E4 000000A8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80CC97E8 000000AC  7C 08 03 A6 */	mtlr r0
/* 80CC97EC 000000B0  38 21 00 10 */	addi r1, r1, 0x10
/* 80CC97F0 000000B4  4E 80 00 20 */	blr 
