// Seed: 1497283946
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output wire id_3
);
  wire id_5;
  wire id_6;
  tri  id_7 = 1;
  assign #id_8 id_7 = 1 + 1;
  supply0 id_9;
  assign id_9 = 1 - 1'b0;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri id_5,
    input wor id_6,
    input wor id_7,
    input wor id_8,
    output wor id_9,
    input wor id_10,
    input wand id_11,
    output supply1 id_12,
    input wor id_13
);
  wire id_15;
  module_0(
      id_8, id_11, id_4, id_3
  );
endmodule
