Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: vga_driver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_driver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_driver"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : vga_driver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clock_shift.v" in library work
Compiling verilog file "clock_divider.v" in library work
Module <clock_shift> compiled
Compiling verilog file "vga_driver.v" in library work
Module <clock_divider> compiled
Module <vga_driver> compiled
No errors in compilation
Analysis of file <"vga_driver.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <vga_driver> in library <work> with parameters.
	HBackPorch = "00000000000000000000000000110000"
	HDisplayArea = "00000000000000000000001010000000"
	HFrontPorch = "00000000000000000000000000010000"
	HLimit = "00000000000000000000001100100000"
	HSyncWidth = "00000000000000000000000001100000"
	VBackPorch = "00000000000000000000000000100001"
	VDisplayArea = "00000000000000000000000111100000"
	VFrontPorch = "00000000000000000000000000001010"
	VLimit = "00000000000000000000001000001101"
	VSyncWidth = "00000000000000000000000000000010"

Analyzing hierarchy for module <clock_divider> in library <work>.

Analyzing hierarchy for module <clock_shift> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <vga_driver>.
	HBackPorch = 32'sb00000000000000000000000000110000
	HDisplayArea = 32'sb00000000000000000000001010000000
	HFrontPorch = 32'sb00000000000000000000000000010000
	HLimit = 32'sb00000000000000000000001100100000
	HSyncWidth = 32'sb00000000000000000000000001100000
	VBackPorch = 32'sb00000000000000000000000000100001
	VDisplayArea = 32'sb00000000000000000000000111100000
	VFrontPorch = 32'sb00000000000000000000000000001010
	VLimit = 32'sb00000000000000000000001000001101
	VSyncWidth = 32'sb00000000000000000000000000000010
Module <vga_driver> is correct for synthesis.
 
Analyzing module <clock_divider> in library <work>.
Module <clock_divider> is correct for synthesis.
 
Analyzing module <clock_shift> in library <work>.
Module <clock_shift> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_divider>.
    Related source file is "clock_divider.v".
    Found 1-bit register for signal <clk_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <clock_shift>.
    Related source file is "clock_shift.v".
Unit <clock_shift> synthesized.


Synthesizing Unit <vga_driver>.
    Related source file is "vga_driver.v".
    Found 1-bit register for signal <Blank>.
    Found 10-bit up counter for signal <CurHPos>.
    Found 10-bit comparator less for signal <CurHPos$cmp_lt0000> created at line 73.
    Found 10-bit register for signal <CurrentX>.
    Found 10-bit subtractor for signal <CurrentX$addsub0000> created at line 130.
    Found 10-bit subtractor for signal <CurrentX$sub0000> created at line 130.
    Found 9-bit register for signal <CurrentY>.
    Found 9-bit subtractor for signal <CurrentY$addsub0000> created at line 138.
    Found 9-bit subtractor for signal <CurrentY$sub0000> created at line 138.
    Found 10-bit up counter for signal <CurVPos>.
    Found 10-bit comparator less for signal <CurVPos$cmp_lt0000> created at line 79.
    Found 1-bit register for signal <HBlank_reg>.
    Found 10-bit comparator greatequal for signal <HBlank_reg$cmp_ge0000> created at line 104.
    Found 10-bit comparator less for signal <HBlank_reg$cmp_lt0000> created at line 104.
    Found 1-bit register for signal <HS>.
    Found 10-bit comparator less for signal <HS$cmp_lt0000> created at line 90.
    Found 1-bit register for signal <VBlank_reg>.
    Found 10-bit comparator greatequal for signal <VBlank_reg$cmp_ge0000> created at line 111.
    Found 10-bit comparator less for signal <VBlank_reg$cmp_lt0000> created at line 111.
    Found 1-bit register for signal <VS>.
    Found 10-bit comparator less for signal <VS$cmp_lt0000> created at line 97.
    Summary:
	inferred   2 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <vga_driver> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 2
 9-bit subtractor                                      : 2
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 8
 1-bit register                                        : 6
 10-bit register                                       : 1
 9-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 2
 9-bit subtractor                                      : 2
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 8
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_driver, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_driver.ngr
Top Level Output File Name         : vga_driver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 41

Cell Usage :
# BELS                             : 102
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 18
#      LUT2                        : 11
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 5
#      LUT3_D                      : 3
#      LUT4                        : 16
#      LUT4_L                      : 2
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 45
#      FD                          : 1
#      FDR                         : 34
#      FDRE                        : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 8
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       34  out of    960     3%  
 Number of Slice Flip Flops:             45  out of   1920     2%  
 Number of 4 input LUTs:                 62  out of   1920     3%  
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of     83    49%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_div/clk_out1                   | BUFG                   | 44    |
clk_50MHz                          | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.332ns (Maximum Frequency: 187.556MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.447ns
   Maximum combinational path delay: 5.670ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clk_out1'
  Clock period: 5.332ns (frequency: 187.556MHz)
  Total number of paths / destination ports: 598 / 93
-------------------------------------------------------------------------
Delay:               5.332ns (Levels of Logic = 3)
  Source:            CurHPos_9 (FF)
  Destination:       CurVPos_0 (FF)
  Source Clock:      clk_div/clk_out1 rising
  Destination Clock: clk_div/clk_out1 rising

  Data Path: CurHPos_9 to CurVPos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.690  CurHPos_9 (CurHPos_9)
     LUT2_D:I0->O          1   0.612   0.387  CurVPos_and0000218 (CurVPos_and0000218)
     LUT4:I2->O            1   0.612   0.360  CurVPos_and0000221 (CurHPos_not0001)
     LUT4:I3->O           10   0.612   0.750  CurVPos_and0000 (CurVPos_and0000)
     FDRE:R                    0.795          CurVPos_0
    ----------------------------------------
    Total                      5.332ns (3.145ns logic, 2.187ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50MHz'
  Clock period: 2.154ns (frequency: 464.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.154ns (Levels of Logic = 1)
  Source:            clk_div/clk_out (FF)
  Destination:       clk_div/clk_out (FF)
  Source Clock:      clk_50MHz rising
  Destination Clock: clk_50MHz rising

  Data Path: clk_div/clk_out to clk_div/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  clk_div/clk_out (clk_div/clk_out1)
     INV:I->O              2   0.612   0.380  CLK_DATA1_INV_0 (CLK_DATA_OBUF)
     FD:D                      0.268          clk_div/clk_out
    ----------------------------------------
    Total                      2.154ns (1.394ns logic, 0.760ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/clk_out1'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              5.447ns (Levels of Logic = 2)
  Source:            Blank (FF)
  Destination:       BLUE<1> (PAD)
  Source Clock:      clk_div/clk_out1 rising

  Data Path: Blank to BLUE<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.514   0.795  Blank (Blank)
     LUT2:I0->O            1   0.612   0.357  RED<2>1 (RED_2_OBUF)
     OBUF:I->O                 3.169          RED_2_OBUF (RED<2>)
    ----------------------------------------
    Total                      5.447ns (4.295ns logic, 1.152ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50MHz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.055ns (Levels of Logic = 2)
  Source:            clk_div/clk_out (FF)
  Destination:       CLK_DATA (PAD)
  Source Clock:      clk_50MHz rising

  Data Path: clk_div/clk_out to CLK_DATA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  clk_div/clk_out (clk_div/clk_out1)
     INV:I->O              2   0.612   0.380  CLK_DATA1_INV_0 (CLK_DATA_OBUF)
     OBUF:I->O                 3.169          CLK_DATA_OBUF (CLK_DATA)
    ----------------------------------------
    Total                      5.055ns (4.295ns logic, 0.760ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               5.670ns (Levels of Logic = 3)
  Source:            COLOR<1> (PAD)
  Destination:       BLUE<1> (PAD)

  Data Path: COLOR<1> to BLUE<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  COLOR_1_IBUF (COLOR_1_IBUF)
     LUT2:I1->O            1   0.612   0.357  BLUE<1>1 (BLUE_1_OBUF)
     OBUF:I->O                 3.169          BLUE_1_OBUF (BLUE<1>)
    ----------------------------------------
    Total                      5.670ns (4.887ns logic, 0.783ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.43 secs
 
--> 

Total memory usage is 258652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

