###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID it002028.item.uni-bremen.de)
#  Generated on:      Fri Sep 13 14:59:02 2024
#  Design:            ibex_core
#  Command:           report_timing -format {instance pin cell net load slew delay arrival} > $rpt_dir/Timing_report_Floorplan.rpt
###############################################################
Path 1: MET Latch Borrowed Time Check with Pin gen_regfile_latch.register_file_
i/mem_reg[1][20]/EN 
Endpoint:   gen_regfile_latch.register_file_i/mem_reg[1][20]/D    (v) checked 
with  leading edge of 'clk_i'
Beginpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[20]/Q (v) triggered 
by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: ana_wc
Other End Arrival Time          0.900
+ Time Borrowed                 0.189
+ Phase Shift                   0.000
- Uncertainty                   0.010
= Required Time                 1.079
- Arrival Time                  1.079
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.900
     = Beginpoint Arrival Time       0.900
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      | Pin |        Cell        |                       Net                       |  Load |  Slew | Delay | Arrival | 
     |                                                    |     |                    |                                                 |       |       |       |  Time   | 
     |----------------------------------------------------+-----+--------------------+-------------------------------------------------+-------+-------+-------+---------| 
     | gen_regfile_latch.register_file_i/wdata_a_q_reg[20 | CP  |                    | gen_regfile_latch.register_file_i/rc_gclk       | 0.000 | 0.020 |       |   0.900 | 
     | ]                                                  |     |                    |                                                 |       |       |       |         | 
     | gen_regfile_latch.register_file_i/wdata_a_q_reg[20 | Q   | DFCNQD1BWP12T40M1P | gen_regfile_latch.register_file_i/wdata_a_q[20] | 0.001 | 0.020 | 0.179 |   1.079 | 
     | ]                                                  |     |                    |                                                 |       |       |       |         | 
     | gen_regfile_latch.register_file_i/mem_reg[1][20]   | D   | LNQD1BWP12T40M1P   |                                                 | 0.001 | 0.020 | 0.000 |   1.079 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 

