#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 17 18:33:38 2020
# Process ID: 12972
# Current directory: C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9964 C:\Users\kaibr\Desktop\Kais_Files\UCT\EEE4120F\Prac_5\Prac_5\Prac_5.xpr
# Log file: C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/vivado.log
# Journal file: C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac 5_Fullsine/Prac_5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 711.574 ; gain = 104.539
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/LUT_sinefull.coe' provided. It will be converted relative to IP Instance files '../../../../LUT_sinefull.coe'
set_property -dict [list CONFIG.Coe_File {c:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/LUT_sinefull.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/LUT_sinefull.coe' provided. It will be converted relative to IP Instance files '../../../../LUT_sinefull.coe'
generate_target all [get_files  C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = c9cb9d83002f91f7; cache size = 0.120 MB.
catch { [ delete_ip_run [get_ips -all blk_mem_gen_0] ] }
INFO: [Project 1-386] Moving file 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
export_simulation -of_objects [get_files C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.ip_user_files -ipstatic_source_dir C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.cache/compile_simlib/modelsim} {questa=C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.cache/compile_simlib/questa} {riviera=C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.cache/compile_simlib/riviera} {activehdl=C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'C_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinefull.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:15]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_testbench
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xelab -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sw' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.pwm_module
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.C_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/xsim.dir/C_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/xsim.dir/C_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 17 18:36:54 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 92.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun May 17 18:36:54 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 798.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_testbench_behav -key {Behavioral:sim_1:Functional:C_testbench} -tclbatch {C_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source C_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module C_testbench.UUT.myBRAM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 798.484 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 800.984 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'C_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinefull.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xelab -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sw' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module C_testbench.UUT.myBRAM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 800.984 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/LUT_sinequarter.coe' provided. It will be converted relative to IP Instance files '../../../../LUT_sinequarter.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {11} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {11} CONFIG.Write_Width_B {11} CONFIG.Read_Width_B {11} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/LUT_sinequarter.coe}] [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/LUT_sinequarter.coe' provided. It will be converted relative to IP Instance files '../../../../LUT_sinequarter.coe'
generate_target {instantiation_template} [get_files c:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files c:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 2 blk_mem_gen_1_synth_1
[Sun May 17 19:55:18 2020] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.runs/blk_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.ip_user_files -ipstatic_source_dir C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.cache/compile_simlib/modelsim} {questa=C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.cache/compile_simlib/questa} {riviera=C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.cache/compile_simlib/riviera} {activehdl=C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'C_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinefull.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinequarter.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:15]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_testbench
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v:16]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xelab -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sw' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v:16]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addra' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.pwm_module
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.C_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_testbench_behav -key {Behavioral:sim_1:Functional:C_testbench} -tclbatch {C_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source C_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module C_testbench.UUT.myBRAM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 843.813 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'C_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinefull.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinequarter.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xelab -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sw' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v:16]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addra' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module C_testbench.UUT.myBRAM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 843.813 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'C_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinefull.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinequarter.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:15]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_testbench
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v:16]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xelab -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sw' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v:16]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addra' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.pwm_module
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.C_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_testbench_behav -key {Behavioral:sim_1:Functional:C_testbench} -tclbatch {C_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source C_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module C_testbench.UUT.myBRAM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 843.813 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'C_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinefull.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinequarter.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xelab -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sw' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v:16]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addra' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module C_testbench.UUT.myBRAM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 843.813 ; gain = 0.000
run 10 ms
run 100 ms
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 843.813 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 17 22:49:01 2020...
