//--------------------------------------------------------------------------------
// 
//                  STMicroelectronics NOIDA
// 
//                            LIBRARY GROUP
// 
//--------------------------------------------------------------------------------
// 
//--------------------------------------------------------------------------------
// 
//              Verilog models for the C28SOI_SC_12_COREPBP10_LR.CMOS028SOI
//                    (C28SOI_SC_12_COREPBP10_LR   release 2.0.0)
// 
//
//--------------------------------------------------------------------------------
// 
//Date            : Wed Mar 27 12:55:25 2013
// 
//Copyright       : STMicroelectronics N.V. 2013
//                  All rights reserved. Reproduction
//                  in whole or part is prohibited
//                  without the written consent of the
//                  copyright holder.
// 
//Address         : STMicroelectronics
//                  Plot No -1
//                  Knowledge park-III
//                  Greater Noida (INDIA)
//                  FTM-CCDS
//
//--------------------------------------------------------------------------------
//STMicroelectronics RESERVES THE RIGHTS TO MAKE CHANGES WITHOUT 
//NOTICE AT ANY TIME. STMicroelectronics MAKES NO WARRANTY,
//EXPRESSED, IMPLIED OR STATUTARY, INCLUDING BUT NOT LIMITED TO ANY IMPLIED
//WARRANTY OR MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE,
//OR THAT THE USE WILL NOT INFRINGE ANY THIRD PARTY PATENT,
//COPYRIGHT OR TRADEMARK. STMicroelectronics SHALL NOT BE LIABLE 
//FOR ANY LOSS OR DAMAGE ARISING FROM THE USE OF ITS LIBRARIES OR
//SOFTWARE.
//--------------------------------------------------------------------------------

// Verilog model view for C12T28SOI_LR_AND2X16_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND2X16_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND2X16_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_AND2X16_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_AND2X16_P10_B_R_Z_R_1 0.1
`define C12T28SOI_LR_AND2X16_P10_B_F_Z_F_1 0.1

module C12T28SOI_LR_AND2X16_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and   #1 U1 (Z, A, B) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_AND2X16_P10_A_R_Z_R_1,`C12T28SOI_LR_AND2X16_P10_A_F_Z_F_1);
		if (A) (B +=> Z) = (`C12T28SOI_LR_AND2X16_P10_B_R_Z_R_1,`C12T28SOI_LR_AND2X16_P10_B_F_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_AND2X16_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND2X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND2X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND2X25_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_AND2X25_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_AND2X25_P10_B_R_Z_R_1 0.1
`define C12T28SOI_LR_AND2X25_P10_B_F_Z_F_1 0.1

module C12T28SOI_LR_AND2X25_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and   #1 U1 (Z, A, B) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_AND2X25_P10_A_R_Z_R_1,`C12T28SOI_LR_AND2X25_P10_A_F_Z_F_1);
		if (A) (B +=> Z) = (`C12T28SOI_LR_AND2X25_P10_B_R_Z_R_1,`C12T28SOI_LR_AND2X25_P10_B_F_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_AND2X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND2X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND2X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND2X33_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_AND2X33_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_AND2X33_P10_B_R_Z_R_1 0.1
`define C12T28SOI_LR_AND2X33_P10_B_F_Z_F_1 0.1

module C12T28SOI_LR_AND2X33_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and   #1 U1 (Z, A, B) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_AND2X33_P10_A_R_Z_R_1,`C12T28SOI_LR_AND2X33_P10_A_F_Z_F_1);
		if (A) (B +=> Z) = (`C12T28SOI_LR_AND2X33_P10_B_R_Z_R_1,`C12T28SOI_LR_AND2X33_P10_B_F_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_AND2X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND2X42_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND2X42_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND2X42_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_AND2X42_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_AND2X42_P10_B_R_Z_R_1 0.1
`define C12T28SOI_LR_AND2X42_P10_B_F_Z_F_1 0.1

module C12T28SOI_LR_AND2X42_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and   #1 U1 (Z, A, B) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_AND2X42_P10_A_R_Z_R_1,`C12T28SOI_LR_AND2X42_P10_A_F_Z_F_1);
		if (A) (B +=> Z) = (`C12T28SOI_LR_AND2X42_P10_B_R_Z_R_1,`C12T28SOI_LR_AND2X42_P10_B_F_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_AND2X42_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND2X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND2X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND2X8_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_AND2X8_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_AND2X8_P10_B_R_Z_R_1 0.1
`define C12T28SOI_LR_AND2X8_P10_B_F_Z_F_1 0.1

module C12T28SOI_LR_AND2X8_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and   #1 U1 (Z, A, B) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_AND2X8_P10_A_R_Z_R_1,`C12T28SOI_LR_AND2X8_P10_A_F_Z_F_1);
		if (A) (B +=> Z) = (`C12T28SOI_LR_AND2X8_P10_B_R_Z_R_1,`C12T28SOI_LR_AND2X8_P10_B_F_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_AND2X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND3X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND3X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND3X17_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X17_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LR_AND3X17_P10_B_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X17_P10_B_F_Z_F_11 0.1
`define C12T28SOI_LR_AND3X17_P10_C_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X17_P10_C_F_Z_F_11 0.1

module C12T28SOI_LR_AND3X17_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and   #1 U1 (Z, A, B, C) ;



	specify

		if (B && C) (A +=> Z) = (`C12T28SOI_LR_AND3X17_P10_A_R_Z_R_11,`C12T28SOI_LR_AND3X17_P10_A_F_Z_F_11);
		if (A && C) (B +=> Z) = (`C12T28SOI_LR_AND3X17_P10_B_R_Z_R_11,`C12T28SOI_LR_AND3X17_P10_B_F_Z_F_11);
		if (A && B) (C +=> Z) = (`C12T28SOI_LR_AND3X17_P10_C_R_Z_R_11,`C12T28SOI_LR_AND3X17_P10_C_F_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_AND3X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND3X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND3X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND3X25_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X25_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LR_AND3X25_P10_B_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X25_P10_B_F_Z_F_11 0.1
`define C12T28SOI_LR_AND3X25_P10_C_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X25_P10_C_F_Z_F_11 0.1

module C12T28SOI_LR_AND3X25_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and   #1 U1 (Z, A, B, C) ;



	specify

		if (B && C) (A +=> Z) = (`C12T28SOI_LR_AND3X25_P10_A_R_Z_R_11,`C12T28SOI_LR_AND3X25_P10_A_F_Z_F_11);
		if (A && C) (B +=> Z) = (`C12T28SOI_LR_AND3X25_P10_B_R_Z_R_11,`C12T28SOI_LR_AND3X25_P10_B_F_Z_F_11);
		if (A && B) (C +=> Z) = (`C12T28SOI_LR_AND3X25_P10_C_R_Z_R_11,`C12T28SOI_LR_AND3X25_P10_C_F_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_AND3X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND3X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND3X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND3X33_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X33_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LR_AND3X33_P10_B_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X33_P10_B_F_Z_F_11 0.1
`define C12T28SOI_LR_AND3X33_P10_C_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X33_P10_C_F_Z_F_11 0.1

module C12T28SOI_LR_AND3X33_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and   #1 U1 (Z, A, B, C) ;



	specify

		if (B && C) (A +=> Z) = (`C12T28SOI_LR_AND3X33_P10_A_R_Z_R_11,`C12T28SOI_LR_AND3X33_P10_A_F_Z_F_11);
		if (A && C) (B +=> Z) = (`C12T28SOI_LR_AND3X33_P10_B_R_Z_R_11,`C12T28SOI_LR_AND3X33_P10_B_F_Z_F_11);
		if (A && B) (C +=> Z) = (`C12T28SOI_LR_AND3X33_P10_C_R_Z_R_11,`C12T28SOI_LR_AND3X33_P10_C_F_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_AND3X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND3X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND3X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND3X8_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X8_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LR_AND3X8_P10_B_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X8_P10_B_F_Z_F_11 0.1
`define C12T28SOI_LR_AND3X8_P10_C_R_Z_R_11 0.1
`define C12T28SOI_LR_AND3X8_P10_C_F_Z_F_11 0.1

module C12T28SOI_LR_AND3X8_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and   #1 U1 (Z, A, B, C) ;



	specify

		if (B && C) (A +=> Z) = (`C12T28SOI_LR_AND3X8_P10_A_R_Z_R_11,`C12T28SOI_LR_AND3X8_P10_A_F_Z_F_11);
		if (A && C) (B +=> Z) = (`C12T28SOI_LR_AND3X8_P10_B_R_Z_R_11,`C12T28SOI_LR_AND3X8_P10_B_F_Z_F_11);
		if (A && B) (C +=> Z) = (`C12T28SOI_LR_AND3X8_P10_C_R_Z_R_11,`C12T28SOI_LR_AND3X8_P10_C_F_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_AND3X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND4X20_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND4X20_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND4X20_P10_A_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X20_P10_A_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X20_P10_B_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X20_P10_B_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X20_P10_C_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X20_P10_C_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X20_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X20_P10_D_F_Z_F_111 0.1

module C12T28SOI_LR_AND4X20_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and   #1 U1 (Z, A, B, C, D) ;



	specify

		if (B && C && D) (A +=> Z) = (`C12T28SOI_LR_AND4X20_P10_A_R_Z_R_111,`C12T28SOI_LR_AND4X20_P10_A_F_Z_F_111);
		if (A && C && D) (B +=> Z) = (`C12T28SOI_LR_AND4X20_P10_B_R_Z_R_111,`C12T28SOI_LR_AND4X20_P10_B_F_Z_F_111);
		if (A && B && D) (C +=> Z) = (`C12T28SOI_LR_AND4X20_P10_C_R_Z_R_111,`C12T28SOI_LR_AND4X20_P10_C_F_Z_F_111);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_AND4X20_P10_D_R_Z_R_111,`C12T28SOI_LR_AND4X20_P10_D_F_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_AND4X20_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND4X27_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND4X27_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND4X27_P10_A_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X27_P10_A_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X27_P10_B_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X27_P10_B_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X27_P10_C_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X27_P10_C_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X27_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X27_P10_D_F_Z_F_111 0.1

module C12T28SOI_LR_AND4X27_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and   #1 U1 (Z, A, B, C, D) ;



	specify

		if (B && C && D) (A +=> Z) = (`C12T28SOI_LR_AND4X27_P10_A_R_Z_R_111,`C12T28SOI_LR_AND4X27_P10_A_F_Z_F_111);
		if (A && C && D) (B +=> Z) = (`C12T28SOI_LR_AND4X27_P10_B_R_Z_R_111,`C12T28SOI_LR_AND4X27_P10_B_F_Z_F_111);
		if (A && B && D) (C +=> Z) = (`C12T28SOI_LR_AND4X27_P10_C_R_Z_R_111,`C12T28SOI_LR_AND4X27_P10_C_F_Z_F_111);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_AND4X27_P10_D_R_Z_R_111,`C12T28SOI_LR_AND4X27_P10_D_F_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_AND4X27_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND4X4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND4X4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND4X4_P10_A_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X4_P10_A_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X4_P10_B_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X4_P10_B_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X4_P10_C_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X4_P10_C_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X4_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X4_P10_D_F_Z_F_111 0.1

module C12T28SOI_LR_AND4X4_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and   #1 U1 (Z, A, B, C, D) ;



	specify

		if (B && C && D) (A +=> Z) = (`C12T28SOI_LR_AND4X4_P10_A_R_Z_R_111,`C12T28SOI_LR_AND4X4_P10_A_F_Z_F_111);
		if (A && C && D) (B +=> Z) = (`C12T28SOI_LR_AND4X4_P10_B_R_Z_R_111,`C12T28SOI_LR_AND4X4_P10_B_F_Z_F_111);
		if (A && B && D) (C +=> Z) = (`C12T28SOI_LR_AND4X4_P10_C_R_Z_R_111,`C12T28SOI_LR_AND4X4_P10_C_F_Z_F_111);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_AND4X4_P10_D_R_Z_R_111,`C12T28SOI_LR_AND4X4_P10_D_F_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_AND4X4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AND4X6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AND4X6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AND4X6_P10_A_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X6_P10_A_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X6_P10_B_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X6_P10_B_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X6_P10_C_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X6_P10_C_F_Z_F_111 0.1
`define C12T28SOI_LR_AND4X6_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_AND4X6_P10_D_F_Z_F_111 0.1

module C12T28SOI_LR_AND4X6_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and   #1 U1 (Z, A, B, C, D) ;



	specify

		if (B && C && D) (A +=> Z) = (`C12T28SOI_LR_AND4X6_P10_A_R_Z_R_111,`C12T28SOI_LR_AND4X6_P10_A_F_Z_F_111);
		if (A && C && D) (B +=> Z) = (`C12T28SOI_LR_AND4X6_P10_B_R_Z_R_111,`C12T28SOI_LR_AND4X6_P10_B_F_Z_F_111);
		if (A && B && D) (C +=> Z) = (`C12T28SOI_LR_AND4X6_P10_C_R_Z_R_111,`C12T28SOI_LR_AND4X6_P10_C_F_Z_F_111);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_AND4X6_P10_D_R_Z_R_111,`C12T28SOI_LR_AND4X6_P10_D_F_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_AND4X6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO112X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO112X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO112X17_P10_A_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X17_P10_A_F_Z_F_100 0.1
`define C12T28SOI_LR_AO112X17_P10_B_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X17_P10_B_F_Z_F_100 0.1
`define C12T28SOI_LR_AO112X17_P10_C_R_Z_R_010 0.1
`define C12T28SOI_LR_AO112X17_P10_C_F_Z_F_010 0.1
`define C12T28SOI_LR_AO112X17_P10_C_R_Z_R_000 0.1
`define C12T28SOI_LR_AO112X17_P10_C_F_Z_F_000 0.1
`define C12T28SOI_LR_AO112X17_P10_C_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X17_P10_C_F_Z_F_100 0.1
`define C12T28SOI_LR_AO112X17_P10_D_R_Z_R_010 0.1
`define C12T28SOI_LR_AO112X17_P10_D_F_Z_F_010 0.1
`define C12T28SOI_LR_AO112X17_P10_D_R_Z_R_000 0.1
`define C12T28SOI_LR_AO112X17_P10_D_F_Z_F_000 0.1
`define C12T28SOI_LR_AO112X17_P10_D_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X17_P10_D_F_Z_F_100 0.1

module C12T28SOI_LR_AO112X17_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL1, A, B) ;
	or   #1 U2 (Z, INTERNAL1, C, D) ;



	specify

		if (B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_AO112X17_P10_A_R_Z_R_100,`C12T28SOI_LR_AO112X17_P10_A_F_Z_F_100);
		if (A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_AO112X17_P10_B_R_Z_R_100,`C12T28SOI_LR_AO112X17_P10_B_F_Z_F_100);
		if (!A && B && !D) (C +=> Z) = (`C12T28SOI_LR_AO112X17_P10_C_R_Z_R_010,`C12T28SOI_LR_AO112X17_P10_C_F_Z_F_010);
		if (!A && !B && !D) (C +=> Z) = (`C12T28SOI_LR_AO112X17_P10_C_R_Z_R_000,`C12T28SOI_LR_AO112X17_P10_C_F_Z_F_000);
		if (A && !B && !D) (C +=> Z) = (`C12T28SOI_LR_AO112X17_P10_C_R_Z_R_100,`C12T28SOI_LR_AO112X17_P10_C_F_Z_F_100);
		if (!A && B && !C) (D +=> Z) = (`C12T28SOI_LR_AO112X17_P10_D_R_Z_R_010,`C12T28SOI_LR_AO112X17_P10_D_F_Z_F_010);
		if (!A && !B && !C) (D +=> Z) = (`C12T28SOI_LR_AO112X17_P10_D_R_Z_R_000,`C12T28SOI_LR_AO112X17_P10_D_F_Z_F_000);
		if (A && !B && !C) (D +=> Z) = (`C12T28SOI_LR_AO112X17_P10_D_R_Z_R_100,`C12T28SOI_LR_AO112X17_P10_D_F_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_AO112X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO112X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO112X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO112X33_P10_A_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X33_P10_A_F_Z_F_100 0.1
`define C12T28SOI_LR_AO112X33_P10_B_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X33_P10_B_F_Z_F_100 0.1
`define C12T28SOI_LR_AO112X33_P10_C_R_Z_R_010 0.1
`define C12T28SOI_LR_AO112X33_P10_C_F_Z_F_010 0.1
`define C12T28SOI_LR_AO112X33_P10_C_R_Z_R_000 0.1
`define C12T28SOI_LR_AO112X33_P10_C_F_Z_F_000 0.1
`define C12T28SOI_LR_AO112X33_P10_C_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X33_P10_C_F_Z_F_100 0.1
`define C12T28SOI_LR_AO112X33_P10_D_R_Z_R_010 0.1
`define C12T28SOI_LR_AO112X33_P10_D_F_Z_F_010 0.1
`define C12T28SOI_LR_AO112X33_P10_D_R_Z_R_000 0.1
`define C12T28SOI_LR_AO112X33_P10_D_F_Z_F_000 0.1
`define C12T28SOI_LR_AO112X33_P10_D_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X33_P10_D_F_Z_F_100 0.1

module C12T28SOI_LR_AO112X33_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL1, A, B) ;
	or   #1 U2 (Z, INTERNAL1, C, D) ;



	specify

		if (B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_AO112X33_P10_A_R_Z_R_100,`C12T28SOI_LR_AO112X33_P10_A_F_Z_F_100);
		if (A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_AO112X33_P10_B_R_Z_R_100,`C12T28SOI_LR_AO112X33_P10_B_F_Z_F_100);
		if (!A && B && !D) (C +=> Z) = (`C12T28SOI_LR_AO112X33_P10_C_R_Z_R_010,`C12T28SOI_LR_AO112X33_P10_C_F_Z_F_010);
		if (!A && !B && !D) (C +=> Z) = (`C12T28SOI_LR_AO112X33_P10_C_R_Z_R_000,`C12T28SOI_LR_AO112X33_P10_C_F_Z_F_000);
		if (A && !B && !D) (C +=> Z) = (`C12T28SOI_LR_AO112X33_P10_C_R_Z_R_100,`C12T28SOI_LR_AO112X33_P10_C_F_Z_F_100);
		if (!A && B && !C) (D +=> Z) = (`C12T28SOI_LR_AO112X33_P10_D_R_Z_R_010,`C12T28SOI_LR_AO112X33_P10_D_F_Z_F_010);
		if (!A && !B && !C) (D +=> Z) = (`C12T28SOI_LR_AO112X33_P10_D_R_Z_R_000,`C12T28SOI_LR_AO112X33_P10_D_F_Z_F_000);
		if (A && !B && !C) (D +=> Z) = (`C12T28SOI_LR_AO112X33_P10_D_R_Z_R_100,`C12T28SOI_LR_AO112X33_P10_D_F_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_AO112X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO112X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO112X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO112X8_P10_A_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X8_P10_A_F_Z_F_100 0.1
`define C12T28SOI_LR_AO112X8_P10_B_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X8_P10_B_F_Z_F_100 0.1
`define C12T28SOI_LR_AO112X8_P10_C_R_Z_R_010 0.1
`define C12T28SOI_LR_AO112X8_P10_C_F_Z_F_010 0.1
`define C12T28SOI_LR_AO112X8_P10_C_R_Z_R_000 0.1
`define C12T28SOI_LR_AO112X8_P10_C_F_Z_F_000 0.1
`define C12T28SOI_LR_AO112X8_P10_C_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X8_P10_C_F_Z_F_100 0.1
`define C12T28SOI_LR_AO112X8_P10_D_R_Z_R_010 0.1
`define C12T28SOI_LR_AO112X8_P10_D_F_Z_F_010 0.1
`define C12T28SOI_LR_AO112X8_P10_D_R_Z_R_000 0.1
`define C12T28SOI_LR_AO112X8_P10_D_F_Z_F_000 0.1
`define C12T28SOI_LR_AO112X8_P10_D_R_Z_R_100 0.1
`define C12T28SOI_LR_AO112X8_P10_D_F_Z_F_100 0.1

module C12T28SOI_LR_AO112X8_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL1, A, B) ;
	or   #1 U2 (Z, INTERNAL1, C, D) ;



	specify

		if (B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_AO112X8_P10_A_R_Z_R_100,`C12T28SOI_LR_AO112X8_P10_A_F_Z_F_100);
		if (A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_AO112X8_P10_B_R_Z_R_100,`C12T28SOI_LR_AO112X8_P10_B_F_Z_F_100);
		if (!A && B && !D) (C +=> Z) = (`C12T28SOI_LR_AO112X8_P10_C_R_Z_R_010,`C12T28SOI_LR_AO112X8_P10_C_F_Z_F_010);
		if (!A && !B && !D) (C +=> Z) = (`C12T28SOI_LR_AO112X8_P10_C_R_Z_R_000,`C12T28SOI_LR_AO112X8_P10_C_F_Z_F_000);
		if (A && !B && !D) (C +=> Z) = (`C12T28SOI_LR_AO112X8_P10_C_R_Z_R_100,`C12T28SOI_LR_AO112X8_P10_C_F_Z_F_100);
		if (!A && B && !C) (D +=> Z) = (`C12T28SOI_LR_AO112X8_P10_D_R_Z_R_010,`C12T28SOI_LR_AO112X8_P10_D_F_Z_F_010);
		if (!A && !B && !C) (D +=> Z) = (`C12T28SOI_LR_AO112X8_P10_D_R_Z_R_000,`C12T28SOI_LR_AO112X8_P10_D_F_Z_F_000);
		if (A && !B && !C) (D +=> Z) = (`C12T28SOI_LR_AO112X8_P10_D_R_Z_R_100,`C12T28SOI_LR_AO112X8_P10_D_F_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_AO112X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO12X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO12X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO12X17_P10_A_R_Z_R_10 0.1
`define C12T28SOI_LR_AO12X17_P10_A_F_Z_F_10 0.1
`define C12T28SOI_LR_AO12X17_P10_B_R_Z_R_10 0.1
`define C12T28SOI_LR_AO12X17_P10_B_F_Z_F_10 0.1
`define C12T28SOI_LR_AO12X17_P10_C_R_Z_R_00 0.1
`define C12T28SOI_LR_AO12X17_P10_C_F_Z_F_00 0.1
`define C12T28SOI_LR_AO12X17_P10_C_R_Z_R_10 0.1
`define C12T28SOI_LR_AO12X17_P10_C_F_Z_F_10 0.1
`define C12T28SOI_LR_AO12X17_P10_C_R_Z_R_01 0.1
`define C12T28SOI_LR_AO12X17_P10_C_F_Z_F_01 0.1

module C12T28SOI_LR_AO12X17_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B) ;
	or   #1 U2 (Z, INTERNAL1, C) ;



	specify

		if (B && !C) (A +=> Z) = (`C12T28SOI_LR_AO12X17_P10_A_R_Z_R_10,`C12T28SOI_LR_AO12X17_P10_A_F_Z_F_10);
		if (A && !C) (B +=> Z) = (`C12T28SOI_LR_AO12X17_P10_B_R_Z_R_10,`C12T28SOI_LR_AO12X17_P10_B_F_Z_F_10);
		if (!A && !B) (C +=> Z) = (`C12T28SOI_LR_AO12X17_P10_C_R_Z_R_00,`C12T28SOI_LR_AO12X17_P10_C_F_Z_F_00);
		if (A && !B) (C +=> Z) = (`C12T28SOI_LR_AO12X17_P10_C_R_Z_R_10,`C12T28SOI_LR_AO12X17_P10_C_F_Z_F_10);
		if (!A && B) (C +=> Z) = (`C12T28SOI_LR_AO12X17_P10_C_R_Z_R_01,`C12T28SOI_LR_AO12X17_P10_C_F_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AO12X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO12X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO12X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO12X33_P10_A_R_Z_R_10 0.1
`define C12T28SOI_LR_AO12X33_P10_A_F_Z_F_10 0.1
`define C12T28SOI_LR_AO12X33_P10_B_R_Z_R_10 0.1
`define C12T28SOI_LR_AO12X33_P10_B_F_Z_F_10 0.1
`define C12T28SOI_LR_AO12X33_P10_C_R_Z_R_00 0.1
`define C12T28SOI_LR_AO12X33_P10_C_F_Z_F_00 0.1
`define C12T28SOI_LR_AO12X33_P10_C_R_Z_R_10 0.1
`define C12T28SOI_LR_AO12X33_P10_C_F_Z_F_10 0.1
`define C12T28SOI_LR_AO12X33_P10_C_R_Z_R_01 0.1
`define C12T28SOI_LR_AO12X33_P10_C_F_Z_F_01 0.1

module C12T28SOI_LR_AO12X33_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B) ;
	or   #1 U2 (Z, INTERNAL1, C) ;



	specify

		if (B && !C) (A +=> Z) = (`C12T28SOI_LR_AO12X33_P10_A_R_Z_R_10,`C12T28SOI_LR_AO12X33_P10_A_F_Z_F_10);
		if (A && !C) (B +=> Z) = (`C12T28SOI_LR_AO12X33_P10_B_R_Z_R_10,`C12T28SOI_LR_AO12X33_P10_B_F_Z_F_10);
		if (!A && !B) (C +=> Z) = (`C12T28SOI_LR_AO12X33_P10_C_R_Z_R_00,`C12T28SOI_LR_AO12X33_P10_C_F_Z_F_00);
		if (A && !B) (C +=> Z) = (`C12T28SOI_LR_AO12X33_P10_C_R_Z_R_10,`C12T28SOI_LR_AO12X33_P10_C_F_Z_F_10);
		if (!A && B) (C +=> Z) = (`C12T28SOI_LR_AO12X33_P10_C_R_Z_R_01,`C12T28SOI_LR_AO12X33_P10_C_F_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AO12X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO12X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO12X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO12X8_P10_A_R_Z_R_10 0.1
`define C12T28SOI_LR_AO12X8_P10_A_F_Z_F_10 0.1
`define C12T28SOI_LR_AO12X8_P10_B_R_Z_R_10 0.1
`define C12T28SOI_LR_AO12X8_P10_B_F_Z_F_10 0.1
`define C12T28SOI_LR_AO12X8_P10_C_R_Z_R_00 0.1
`define C12T28SOI_LR_AO12X8_P10_C_F_Z_F_00 0.1
`define C12T28SOI_LR_AO12X8_P10_C_R_Z_R_10 0.1
`define C12T28SOI_LR_AO12X8_P10_C_F_Z_F_10 0.1
`define C12T28SOI_LR_AO12X8_P10_C_R_Z_R_01 0.1
`define C12T28SOI_LR_AO12X8_P10_C_F_Z_F_01 0.1

module C12T28SOI_LR_AO12X8_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B) ;
	or   #1 U2 (Z, INTERNAL1, C) ;



	specify

		if (B && !C) (A +=> Z) = (`C12T28SOI_LR_AO12X8_P10_A_R_Z_R_10,`C12T28SOI_LR_AO12X8_P10_A_F_Z_F_10);
		if (A && !C) (B +=> Z) = (`C12T28SOI_LR_AO12X8_P10_B_R_Z_R_10,`C12T28SOI_LR_AO12X8_P10_B_F_Z_F_10);
		if (!A && !B) (C +=> Z) = (`C12T28SOI_LR_AO12X8_P10_C_R_Z_R_00,`C12T28SOI_LR_AO12X8_P10_C_F_Z_F_00);
		if (A && !B) (C +=> Z) = (`C12T28SOI_LR_AO12X8_P10_C_R_Z_R_10,`C12T28SOI_LR_AO12X8_P10_C_F_Z_F_10);
		if (!A && B) (C +=> Z) = (`C12T28SOI_LR_AO12X8_P10_C_R_Z_R_01,`C12T28SOI_LR_AO12X8_P10_C_F_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AO12X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO212X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO212X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO212X17_P10_A_R_Z_R_1000 0.1
`define C12T28SOI_LR_AO212X17_P10_A_F_Z_F_1000 0.1
`define C12T28SOI_LR_AO212X17_P10_A_R_Z_R_1100 0.1
`define C12T28SOI_LR_AO212X17_P10_A_F_Z_F_1100 0.1
`define C12T28SOI_LR_AO212X17_P10_A_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X17_P10_A_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X17_P10_B_R_Z_R_1000 0.1
`define C12T28SOI_LR_AO212X17_P10_B_F_Z_F_1000 0.1
`define C12T28SOI_LR_AO212X17_P10_B_R_Z_R_1100 0.1
`define C12T28SOI_LR_AO212X17_P10_B_F_Z_F_1100 0.1
`define C12T28SOI_LR_AO212X17_P10_B_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X17_P10_B_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X17_P10_C_R_Z_R_0010 0.1
`define C12T28SOI_LR_AO212X17_P10_C_F_Z_F_0010 0.1
`define C12T28SOI_LR_AO212X17_P10_C_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X17_P10_C_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X17_P10_C_R_Z_R_0110 0.1
`define C12T28SOI_LR_AO212X17_P10_C_F_Z_F_0110 0.1
`define C12T28SOI_LR_AO212X17_P10_D_R_Z_R_0010 0.1
`define C12T28SOI_LR_AO212X17_P10_D_F_Z_F_0010 0.1
`define C12T28SOI_LR_AO212X17_P10_D_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X17_P10_D_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X17_P10_D_R_Z_R_0110 0.1
`define C12T28SOI_LR_AO212X17_P10_D_F_Z_F_0110 0.1
`define C12T28SOI_LR_AO212X17_P10_E_R_Z_R_1000 0.1
`define C12T28SOI_LR_AO212X17_P10_E_F_Z_F_1000 0.1
`define C12T28SOI_LR_AO212X17_P10_E_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X17_P10_E_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X17_P10_E_R_Z_R_1001 0.1
`define C12T28SOI_LR_AO212X17_P10_E_F_Z_F_1001 0.1
`define C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0110 0.1
`define C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0110 0.1
`define C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0101 0.1
`define C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0101 0.1
`define C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0000 0.1
`define C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0000 0.1
`define C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0010 0.1
`define C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0010 0.1
`define C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0001 0.1
`define C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0001 0.1
`define C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0100 0.1
`define C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0100 0.1

module C12T28SOI_LR_AO212X17_P10 (Z, A, B, C, D, E);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;

	and    U1 (INTERNAL1, A, B) ;
	and    U2 (INTERNAL2, C, D) ;
	or   #1 U3 (Z, INTERNAL1, INTERNAL2, E) ;



	specify

		if (B && !C && !D && !E) (A +=> Z) = (`C12T28SOI_LR_AO212X17_P10_A_R_Z_R_1000,`C12T28SOI_LR_AO212X17_P10_A_F_Z_F_1000);
		if (B && C && !D && !E) (A +=> Z) = (`C12T28SOI_LR_AO212X17_P10_A_R_Z_R_1100,`C12T28SOI_LR_AO212X17_P10_A_F_Z_F_1100);
		if (B && !C && D && !E) (A +=> Z) = (`C12T28SOI_LR_AO212X17_P10_A_R_Z_R_1010,`C12T28SOI_LR_AO212X17_P10_A_F_Z_F_1010);
		if (A && !C && !D && !E) (B +=> Z) = (`C12T28SOI_LR_AO212X17_P10_B_R_Z_R_1000,`C12T28SOI_LR_AO212X17_P10_B_F_Z_F_1000);
		if (A && C && !D && !E) (B +=> Z) = (`C12T28SOI_LR_AO212X17_P10_B_R_Z_R_1100,`C12T28SOI_LR_AO212X17_P10_B_F_Z_F_1100);
		if (A && !C && D && !E) (B +=> Z) = (`C12T28SOI_LR_AO212X17_P10_B_R_Z_R_1010,`C12T28SOI_LR_AO212X17_P10_B_F_Z_F_1010);
		if (!A && !B && D && !E) (C +=> Z) = (`C12T28SOI_LR_AO212X17_P10_C_R_Z_R_0010,`C12T28SOI_LR_AO212X17_P10_C_F_Z_F_0010);
		if (A && !B && D && !E) (C +=> Z) = (`C12T28SOI_LR_AO212X17_P10_C_R_Z_R_1010,`C12T28SOI_LR_AO212X17_P10_C_F_Z_F_1010);
		if (!A && B && D && !E) (C +=> Z) = (`C12T28SOI_LR_AO212X17_P10_C_R_Z_R_0110,`C12T28SOI_LR_AO212X17_P10_C_F_Z_F_0110);
		if (!A && !B && C && !E) (D +=> Z) = (`C12T28SOI_LR_AO212X17_P10_D_R_Z_R_0010,`C12T28SOI_LR_AO212X17_P10_D_F_Z_F_0010);
		if (A && !B && C && !E) (D +=> Z) = (`C12T28SOI_LR_AO212X17_P10_D_R_Z_R_1010,`C12T28SOI_LR_AO212X17_P10_D_F_Z_F_1010);
		if (!A && B && C && !E) (D +=> Z) = (`C12T28SOI_LR_AO212X17_P10_D_R_Z_R_0110,`C12T28SOI_LR_AO212X17_P10_D_F_Z_F_0110);
		if (A && !B && !C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X17_P10_E_R_Z_R_1000,`C12T28SOI_LR_AO212X17_P10_E_F_Z_F_1000);
		if (A && !B && C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X17_P10_E_R_Z_R_1010,`C12T28SOI_LR_AO212X17_P10_E_F_Z_F_1010);
		if (A && !B && !C && D) (E +=> Z) = (`C12T28SOI_LR_AO212X17_P10_E_R_Z_R_1001,`C12T28SOI_LR_AO212X17_P10_E_F_Z_F_1001);
		if (!A && B && C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0110,`C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0110);
		if (!A && B && !C && D) (E +=> Z) = (`C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0101,`C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0101);
		if (!A && !B && !C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0000,`C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0000);
		if (!A && !B && C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0010,`C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0010);
		if (!A && !B && !C && D) (E +=> Z) = (`C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0001,`C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0001);
		if (!A && B && !C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X17_P10_E_R_Z_R_0100,`C12T28SOI_LR_AO212X17_P10_E_F_Z_F_0100);


	endspecify

endmodule // C12T28SOI_LR_AO212X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO212X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO212X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO212X33_P10_A_R_Z_R_1000 0.1
`define C12T28SOI_LR_AO212X33_P10_A_F_Z_F_1000 0.1
`define C12T28SOI_LR_AO212X33_P10_A_R_Z_R_1100 0.1
`define C12T28SOI_LR_AO212X33_P10_A_F_Z_F_1100 0.1
`define C12T28SOI_LR_AO212X33_P10_A_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X33_P10_A_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X33_P10_B_R_Z_R_1000 0.1
`define C12T28SOI_LR_AO212X33_P10_B_F_Z_F_1000 0.1
`define C12T28SOI_LR_AO212X33_P10_B_R_Z_R_1100 0.1
`define C12T28SOI_LR_AO212X33_P10_B_F_Z_F_1100 0.1
`define C12T28SOI_LR_AO212X33_P10_B_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X33_P10_B_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X33_P10_C_R_Z_R_0010 0.1
`define C12T28SOI_LR_AO212X33_P10_C_F_Z_F_0010 0.1
`define C12T28SOI_LR_AO212X33_P10_C_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X33_P10_C_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X33_P10_C_R_Z_R_0110 0.1
`define C12T28SOI_LR_AO212X33_P10_C_F_Z_F_0110 0.1
`define C12T28SOI_LR_AO212X33_P10_D_R_Z_R_0010 0.1
`define C12T28SOI_LR_AO212X33_P10_D_F_Z_F_0010 0.1
`define C12T28SOI_LR_AO212X33_P10_D_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X33_P10_D_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X33_P10_D_R_Z_R_0110 0.1
`define C12T28SOI_LR_AO212X33_P10_D_F_Z_F_0110 0.1
`define C12T28SOI_LR_AO212X33_P10_E_R_Z_R_1000 0.1
`define C12T28SOI_LR_AO212X33_P10_E_F_Z_F_1000 0.1
`define C12T28SOI_LR_AO212X33_P10_E_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X33_P10_E_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X33_P10_E_R_Z_R_1001 0.1
`define C12T28SOI_LR_AO212X33_P10_E_F_Z_F_1001 0.1
`define C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0110 0.1
`define C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0110 0.1
`define C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0101 0.1
`define C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0101 0.1
`define C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0000 0.1
`define C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0000 0.1
`define C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0010 0.1
`define C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0010 0.1
`define C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0001 0.1
`define C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0001 0.1
`define C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0100 0.1
`define C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0100 0.1

module C12T28SOI_LR_AO212X33_P10 (Z, A, B, C, D, E);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;

	and    U1 (INTERNAL1, A, B) ;
	and    U2 (INTERNAL2, C, D) ;
	or   #1 U3 (Z, INTERNAL1, INTERNAL2, E) ;



	specify

		if (B && !C && !D && !E) (A +=> Z) = (`C12T28SOI_LR_AO212X33_P10_A_R_Z_R_1000,`C12T28SOI_LR_AO212X33_P10_A_F_Z_F_1000);
		if (B && C && !D && !E) (A +=> Z) = (`C12T28SOI_LR_AO212X33_P10_A_R_Z_R_1100,`C12T28SOI_LR_AO212X33_P10_A_F_Z_F_1100);
		if (B && !C && D && !E) (A +=> Z) = (`C12T28SOI_LR_AO212X33_P10_A_R_Z_R_1010,`C12T28SOI_LR_AO212X33_P10_A_F_Z_F_1010);
		if (A && !C && !D && !E) (B +=> Z) = (`C12T28SOI_LR_AO212X33_P10_B_R_Z_R_1000,`C12T28SOI_LR_AO212X33_P10_B_F_Z_F_1000);
		if (A && C && !D && !E) (B +=> Z) = (`C12T28SOI_LR_AO212X33_P10_B_R_Z_R_1100,`C12T28SOI_LR_AO212X33_P10_B_F_Z_F_1100);
		if (A && !C && D && !E) (B +=> Z) = (`C12T28SOI_LR_AO212X33_P10_B_R_Z_R_1010,`C12T28SOI_LR_AO212X33_P10_B_F_Z_F_1010);
		if (!A && !B && D && !E) (C +=> Z) = (`C12T28SOI_LR_AO212X33_P10_C_R_Z_R_0010,`C12T28SOI_LR_AO212X33_P10_C_F_Z_F_0010);
		if (A && !B && D && !E) (C +=> Z) = (`C12T28SOI_LR_AO212X33_P10_C_R_Z_R_1010,`C12T28SOI_LR_AO212X33_P10_C_F_Z_F_1010);
		if (!A && B && D && !E) (C +=> Z) = (`C12T28SOI_LR_AO212X33_P10_C_R_Z_R_0110,`C12T28SOI_LR_AO212X33_P10_C_F_Z_F_0110);
		if (!A && !B && C && !E) (D +=> Z) = (`C12T28SOI_LR_AO212X33_P10_D_R_Z_R_0010,`C12T28SOI_LR_AO212X33_P10_D_F_Z_F_0010);
		if (A && !B && C && !E) (D +=> Z) = (`C12T28SOI_LR_AO212X33_P10_D_R_Z_R_1010,`C12T28SOI_LR_AO212X33_P10_D_F_Z_F_1010);
		if (!A && B && C && !E) (D +=> Z) = (`C12T28SOI_LR_AO212X33_P10_D_R_Z_R_0110,`C12T28SOI_LR_AO212X33_P10_D_F_Z_F_0110);
		if (A && !B && !C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X33_P10_E_R_Z_R_1000,`C12T28SOI_LR_AO212X33_P10_E_F_Z_F_1000);
		if (A && !B && C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X33_P10_E_R_Z_R_1010,`C12T28SOI_LR_AO212X33_P10_E_F_Z_F_1010);
		if (A && !B && !C && D) (E +=> Z) = (`C12T28SOI_LR_AO212X33_P10_E_R_Z_R_1001,`C12T28SOI_LR_AO212X33_P10_E_F_Z_F_1001);
		if (!A && B && C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0110,`C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0110);
		if (!A && B && !C && D) (E +=> Z) = (`C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0101,`C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0101);
		if (!A && !B && !C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0000,`C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0000);
		if (!A && !B && C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0010,`C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0010);
		if (!A && !B && !C && D) (E +=> Z) = (`C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0001,`C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0001);
		if (!A && B && !C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X33_P10_E_R_Z_R_0100,`C12T28SOI_LR_AO212X33_P10_E_F_Z_F_0100);


	endspecify

endmodule // C12T28SOI_LR_AO212X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO212X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO212X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO212X8_P10_A_R_Z_R_1000 0.1
`define C12T28SOI_LR_AO212X8_P10_A_F_Z_F_1000 0.1
`define C12T28SOI_LR_AO212X8_P10_A_R_Z_R_1100 0.1
`define C12T28SOI_LR_AO212X8_P10_A_F_Z_F_1100 0.1
`define C12T28SOI_LR_AO212X8_P10_A_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X8_P10_A_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X8_P10_B_R_Z_R_1000 0.1
`define C12T28SOI_LR_AO212X8_P10_B_F_Z_F_1000 0.1
`define C12T28SOI_LR_AO212X8_P10_B_R_Z_R_1100 0.1
`define C12T28SOI_LR_AO212X8_P10_B_F_Z_F_1100 0.1
`define C12T28SOI_LR_AO212X8_P10_B_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X8_P10_B_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X8_P10_C_R_Z_R_0010 0.1
`define C12T28SOI_LR_AO212X8_P10_C_F_Z_F_0010 0.1
`define C12T28SOI_LR_AO212X8_P10_C_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X8_P10_C_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X8_P10_C_R_Z_R_0110 0.1
`define C12T28SOI_LR_AO212X8_P10_C_F_Z_F_0110 0.1
`define C12T28SOI_LR_AO212X8_P10_D_R_Z_R_0010 0.1
`define C12T28SOI_LR_AO212X8_P10_D_F_Z_F_0010 0.1
`define C12T28SOI_LR_AO212X8_P10_D_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X8_P10_D_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X8_P10_D_R_Z_R_0110 0.1
`define C12T28SOI_LR_AO212X8_P10_D_F_Z_F_0110 0.1
`define C12T28SOI_LR_AO212X8_P10_E_R_Z_R_1000 0.1
`define C12T28SOI_LR_AO212X8_P10_E_F_Z_F_1000 0.1
`define C12T28SOI_LR_AO212X8_P10_E_R_Z_R_1010 0.1
`define C12T28SOI_LR_AO212X8_P10_E_F_Z_F_1010 0.1
`define C12T28SOI_LR_AO212X8_P10_E_R_Z_R_1001 0.1
`define C12T28SOI_LR_AO212X8_P10_E_F_Z_F_1001 0.1
`define C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0110 0.1
`define C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0110 0.1
`define C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0101 0.1
`define C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0101 0.1
`define C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0000 0.1
`define C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0000 0.1
`define C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0010 0.1
`define C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0010 0.1
`define C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0001 0.1
`define C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0001 0.1
`define C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0100 0.1
`define C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0100 0.1

module C12T28SOI_LR_AO212X8_P10 (Z, A, B, C, D, E);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;

	and    U1 (INTERNAL1, A, B) ;
	and    U2 (INTERNAL2, C, D) ;
	or   #1 U3 (Z, INTERNAL1, INTERNAL2, E) ;



	specify

		if (B && !C && !D && !E) (A +=> Z) = (`C12T28SOI_LR_AO212X8_P10_A_R_Z_R_1000,`C12T28SOI_LR_AO212X8_P10_A_F_Z_F_1000);
		if (B && C && !D && !E) (A +=> Z) = (`C12T28SOI_LR_AO212X8_P10_A_R_Z_R_1100,`C12T28SOI_LR_AO212X8_P10_A_F_Z_F_1100);
		if (B && !C && D && !E) (A +=> Z) = (`C12T28SOI_LR_AO212X8_P10_A_R_Z_R_1010,`C12T28SOI_LR_AO212X8_P10_A_F_Z_F_1010);
		if (A && !C && !D && !E) (B +=> Z) = (`C12T28SOI_LR_AO212X8_P10_B_R_Z_R_1000,`C12T28SOI_LR_AO212X8_P10_B_F_Z_F_1000);
		if (A && C && !D && !E) (B +=> Z) = (`C12T28SOI_LR_AO212X8_P10_B_R_Z_R_1100,`C12T28SOI_LR_AO212X8_P10_B_F_Z_F_1100);
		if (A && !C && D && !E) (B +=> Z) = (`C12T28SOI_LR_AO212X8_P10_B_R_Z_R_1010,`C12T28SOI_LR_AO212X8_P10_B_F_Z_F_1010);
		if (!A && !B && D && !E) (C +=> Z) = (`C12T28SOI_LR_AO212X8_P10_C_R_Z_R_0010,`C12T28SOI_LR_AO212X8_P10_C_F_Z_F_0010);
		if (A && !B && D && !E) (C +=> Z) = (`C12T28SOI_LR_AO212X8_P10_C_R_Z_R_1010,`C12T28SOI_LR_AO212X8_P10_C_F_Z_F_1010);
		if (!A && B && D && !E) (C +=> Z) = (`C12T28SOI_LR_AO212X8_P10_C_R_Z_R_0110,`C12T28SOI_LR_AO212X8_P10_C_F_Z_F_0110);
		if (!A && !B && C && !E) (D +=> Z) = (`C12T28SOI_LR_AO212X8_P10_D_R_Z_R_0010,`C12T28SOI_LR_AO212X8_P10_D_F_Z_F_0010);
		if (A && !B && C && !E) (D +=> Z) = (`C12T28SOI_LR_AO212X8_P10_D_R_Z_R_1010,`C12T28SOI_LR_AO212X8_P10_D_F_Z_F_1010);
		if (!A && B && C && !E) (D +=> Z) = (`C12T28SOI_LR_AO212X8_P10_D_R_Z_R_0110,`C12T28SOI_LR_AO212X8_P10_D_F_Z_F_0110);
		if (A && !B && !C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X8_P10_E_R_Z_R_1000,`C12T28SOI_LR_AO212X8_P10_E_F_Z_F_1000);
		if (A && !B && C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X8_P10_E_R_Z_R_1010,`C12T28SOI_LR_AO212X8_P10_E_F_Z_F_1010);
		if (A && !B && !C && D) (E +=> Z) = (`C12T28SOI_LR_AO212X8_P10_E_R_Z_R_1001,`C12T28SOI_LR_AO212X8_P10_E_F_Z_F_1001);
		if (!A && B && C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0110,`C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0110);
		if (!A && B && !C && D) (E +=> Z) = (`C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0101,`C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0101);
		if (!A && !B && !C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0000,`C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0000);
		if (!A && !B && C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0010,`C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0010);
		if (!A && !B && !C && D) (E +=> Z) = (`C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0001,`C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0001);
		if (!A && B && !C && !D) (E +=> Z) = (`C12T28SOI_LR_AO212X8_P10_E_R_Z_R_0100,`C12T28SOI_LR_AO212X8_P10_E_F_Z_F_0100);


	endspecify

endmodule // C12T28SOI_LR_AO212X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO222X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO222X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO222X17_P10_A_R_Z_R_11001 0.1
`define C12T28SOI_LR_AO222X17_P10_A_F_Z_F_11001 0.1
`define C12T28SOI_LR_AO222X17_P10_A_R_Z_R_11010 0.1
`define C12T28SOI_LR_AO222X17_P10_A_F_Z_F_11010 0.1
`define C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_A_R_Z_R_11000 0.1
`define C12T28SOI_LR_AO222X17_P10_A_F_Z_F_11000 0.1
`define C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10000 0.1
`define C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10000 0.1
`define C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10010 0.1
`define C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10010 0.1
`define C12T28SOI_LR_AO222X17_P10_B_R_Z_R_11001 0.1
`define C12T28SOI_LR_AO222X17_P10_B_F_Z_F_11001 0.1
`define C12T28SOI_LR_AO222X17_P10_B_R_Z_R_11010 0.1
`define C12T28SOI_LR_AO222X17_P10_B_F_Z_F_11010 0.1
`define C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_B_R_Z_R_11000 0.1
`define C12T28SOI_LR_AO222X17_P10_B_F_Z_F_11000 0.1
`define C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10000 0.1
`define C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10000 0.1
`define C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10010 0.1
`define C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10010 0.1
`define C12T28SOI_LR_AO222X17_P10_C_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_C_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_C_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X17_P10_C_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X17_P10_C_R_Z_R_01100 0.1
`define C12T28SOI_LR_AO222X17_P10_C_F_Z_F_01100 0.1
`define C12T28SOI_LR_AO222X17_P10_C_R_Z_R_01110 0.1
`define C12T28SOI_LR_AO222X17_P10_C_F_Z_F_01110 0.1
`define C12T28SOI_LR_AO222X17_P10_C_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X17_P10_C_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X17_P10_C_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X17_P10_C_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X17_P10_C_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X17_P10_C_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X17_P10_C_R_Z_R_00100 0.1
`define C12T28SOI_LR_AO222X17_P10_C_F_Z_F_00100 0.1
`define C12T28SOI_LR_AO222X17_P10_C_R_Z_R_00110 0.1
`define C12T28SOI_LR_AO222X17_P10_C_F_Z_F_00110 0.1
`define C12T28SOI_LR_AO222X17_P10_D_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_D_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_D_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X17_P10_D_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X17_P10_D_R_Z_R_01100 0.1
`define C12T28SOI_LR_AO222X17_P10_D_F_Z_F_01100 0.1
`define C12T28SOI_LR_AO222X17_P10_D_R_Z_R_01110 0.1
`define C12T28SOI_LR_AO222X17_P10_D_F_Z_F_01110 0.1
`define C12T28SOI_LR_AO222X17_P10_D_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X17_P10_D_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X17_P10_D_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X17_P10_D_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X17_P10_D_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X17_P10_D_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X17_P10_D_R_Z_R_00100 0.1
`define C12T28SOI_LR_AO222X17_P10_D_F_Z_F_00100 0.1
`define C12T28SOI_LR_AO222X17_P10_D_R_Z_R_00110 0.1
`define C12T28SOI_LR_AO222X17_P10_D_F_Z_F_00110 0.1
`define C12T28SOI_LR_AO222X17_P10_E_R_Z_R_10011 0.1
`define C12T28SOI_LR_AO222X17_P10_E_F_Z_F_10011 0.1
`define C12T28SOI_LR_AO222X17_P10_E_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_E_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_E_R_Z_R_01001 0.1
`define C12T28SOI_LR_AO222X17_P10_E_F_Z_F_01001 0.1
`define C12T28SOI_LR_AO222X17_P10_E_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X17_P10_E_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X17_P10_E_R_Z_R_01011 0.1
`define C12T28SOI_LR_AO222X17_P10_E_F_Z_F_01011 0.1
`define C12T28SOI_LR_AO222X17_P10_E_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X17_P10_E_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X17_P10_E_R_Z_R_00011 0.1
`define C12T28SOI_LR_AO222X17_P10_E_F_Z_F_00011 0.1
`define C12T28SOI_LR_AO222X17_P10_E_R_Z_R_00001 0.1
`define C12T28SOI_LR_AO222X17_P10_E_F_Z_F_00001 0.1
`define C12T28SOI_LR_AO222X17_P10_E_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X17_P10_E_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X17_P10_F_R_Z_R_10011 0.1
`define C12T28SOI_LR_AO222X17_P10_F_F_Z_F_10011 0.1
`define C12T28SOI_LR_AO222X17_P10_F_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_F_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X17_P10_F_R_Z_R_01001 0.1
`define C12T28SOI_LR_AO222X17_P10_F_F_Z_F_01001 0.1
`define C12T28SOI_LR_AO222X17_P10_F_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X17_P10_F_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X17_P10_F_R_Z_R_01011 0.1
`define C12T28SOI_LR_AO222X17_P10_F_F_Z_F_01011 0.1
`define C12T28SOI_LR_AO222X17_P10_F_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X17_P10_F_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X17_P10_F_R_Z_R_00011 0.1
`define C12T28SOI_LR_AO222X17_P10_F_F_Z_F_00011 0.1
`define C12T28SOI_LR_AO222X17_P10_F_R_Z_R_00001 0.1
`define C12T28SOI_LR_AO222X17_P10_F_F_Z_F_00001 0.1
`define C12T28SOI_LR_AO222X17_P10_F_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X17_P10_F_F_Z_F_00101 0.1

module C12T28SOI_LR_AO222X17_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	and    U1 (INTERNAL1, A, B) ;
	and    U2 (INTERNAL2, C, D) ;
	and    U3 (INTERNAL3, E, F) ;
	or   #1 U4 (Z, INTERNAL1, INTERNAL2, INTERNAL3) ;



	specify

		if (B && C && !D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X17_P10_A_R_Z_R_11001,`C12T28SOI_LR_AO222X17_P10_A_F_Z_F_11001);
		if (B && C && !D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X17_P10_A_R_Z_R_11010,`C12T28SOI_LR_AO222X17_P10_A_F_Z_F_11010);
		if (B && !C && D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10100,`C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10100);
		if (B && !C && D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10110,`C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10110);
		if (B && !C && D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10101,`C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10101);
		if (B && C && !D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X17_P10_A_R_Z_R_11000,`C12T28SOI_LR_AO222X17_P10_A_F_Z_F_11000);
		if (B && !C && !D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10001,`C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10001);
		if (B && !C && !D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10000,`C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10000);
		if (B && !C && !D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X17_P10_A_R_Z_R_10010,`C12T28SOI_LR_AO222X17_P10_A_F_Z_F_10010);
		if (A && C && !D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X17_P10_B_R_Z_R_11001,`C12T28SOI_LR_AO222X17_P10_B_F_Z_F_11001);
		if (A && C && !D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X17_P10_B_R_Z_R_11010,`C12T28SOI_LR_AO222X17_P10_B_F_Z_F_11010);
		if (A && !C && D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10100,`C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10100);
		if (A && !C && D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10110,`C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10110);
		if (A && !C && D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10101,`C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10101);
		if (A && C && !D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X17_P10_B_R_Z_R_11000,`C12T28SOI_LR_AO222X17_P10_B_F_Z_F_11000);
		if (A && !C && !D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10001,`C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10001);
		if (A && !C && !D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10000,`C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10000);
		if (A && !C && !D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X17_P10_B_R_Z_R_10010,`C12T28SOI_LR_AO222X17_P10_B_F_Z_F_10010);
		if (A && !B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X17_P10_C_R_Z_R_10101,`C12T28SOI_LR_AO222X17_P10_C_F_Z_F_10101);
		if (A && !B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X17_P10_C_R_Z_R_10110,`C12T28SOI_LR_AO222X17_P10_C_F_Z_F_10110);
		if (!A && B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X17_P10_C_R_Z_R_01100,`C12T28SOI_LR_AO222X17_P10_C_F_Z_F_01100);
		if (!A && B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X17_P10_C_R_Z_R_01110,`C12T28SOI_LR_AO222X17_P10_C_F_Z_F_01110);
		if (!A && B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X17_P10_C_R_Z_R_01101,`C12T28SOI_LR_AO222X17_P10_C_F_Z_F_01101);
		if (A && !B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X17_P10_C_R_Z_R_10100,`C12T28SOI_LR_AO222X17_P10_C_F_Z_F_10100);
		if (!A && !B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X17_P10_C_R_Z_R_00101,`C12T28SOI_LR_AO222X17_P10_C_F_Z_F_00101);
		if (!A && !B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X17_P10_C_R_Z_R_00100,`C12T28SOI_LR_AO222X17_P10_C_F_Z_F_00100);
		if (!A && !B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X17_P10_C_R_Z_R_00110,`C12T28SOI_LR_AO222X17_P10_C_F_Z_F_00110);
		if (A && !B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X17_P10_D_R_Z_R_10101,`C12T28SOI_LR_AO222X17_P10_D_F_Z_F_10101);
		if (A && !B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X17_P10_D_R_Z_R_10110,`C12T28SOI_LR_AO222X17_P10_D_F_Z_F_10110);
		if (!A && B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X17_P10_D_R_Z_R_01100,`C12T28SOI_LR_AO222X17_P10_D_F_Z_F_01100);
		if (!A && B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X17_P10_D_R_Z_R_01110,`C12T28SOI_LR_AO222X17_P10_D_F_Z_F_01110);
		if (!A && B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X17_P10_D_R_Z_R_01101,`C12T28SOI_LR_AO222X17_P10_D_F_Z_F_01101);
		if (A && !B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X17_P10_D_R_Z_R_10100,`C12T28SOI_LR_AO222X17_P10_D_F_Z_F_10100);
		if (!A && !B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X17_P10_D_R_Z_R_00101,`C12T28SOI_LR_AO222X17_P10_D_F_Z_F_00101);
		if (!A && !B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X17_P10_D_R_Z_R_00100,`C12T28SOI_LR_AO222X17_P10_D_F_Z_F_00100);
		if (!A && !B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X17_P10_D_R_Z_R_00110,`C12T28SOI_LR_AO222X17_P10_D_F_Z_F_00110);
		if (A && !B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X17_P10_E_R_Z_R_10011,`C12T28SOI_LR_AO222X17_P10_E_F_Z_F_10011);
		if (A && !B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X17_P10_E_R_Z_R_10101,`C12T28SOI_LR_AO222X17_P10_E_F_Z_F_10101);
		if (!A && B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X17_P10_E_R_Z_R_01001,`C12T28SOI_LR_AO222X17_P10_E_F_Z_F_01001);
		if (!A && B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X17_P10_E_R_Z_R_01101,`C12T28SOI_LR_AO222X17_P10_E_F_Z_F_01101);
		if (!A && B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X17_P10_E_R_Z_R_01011,`C12T28SOI_LR_AO222X17_P10_E_F_Z_F_01011);
		if (A && !B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X17_P10_E_R_Z_R_10001,`C12T28SOI_LR_AO222X17_P10_E_F_Z_F_10001);
		if (!A && !B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X17_P10_E_R_Z_R_00011,`C12T28SOI_LR_AO222X17_P10_E_F_Z_F_00011);
		if (!A && !B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X17_P10_E_R_Z_R_00001,`C12T28SOI_LR_AO222X17_P10_E_F_Z_F_00001);
		if (!A && !B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X17_P10_E_R_Z_R_00101,`C12T28SOI_LR_AO222X17_P10_E_F_Z_F_00101);
		if (A && !B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X17_P10_F_R_Z_R_10011,`C12T28SOI_LR_AO222X17_P10_F_F_Z_F_10011);
		if (A && !B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X17_P10_F_R_Z_R_10101,`C12T28SOI_LR_AO222X17_P10_F_F_Z_F_10101);
		if (!A && B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X17_P10_F_R_Z_R_01001,`C12T28SOI_LR_AO222X17_P10_F_F_Z_F_01001);
		if (!A && B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X17_P10_F_R_Z_R_01101,`C12T28SOI_LR_AO222X17_P10_F_F_Z_F_01101);
		if (!A && B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X17_P10_F_R_Z_R_01011,`C12T28SOI_LR_AO222X17_P10_F_F_Z_F_01011);
		if (A && !B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X17_P10_F_R_Z_R_10001,`C12T28SOI_LR_AO222X17_P10_F_F_Z_F_10001);
		if (!A && !B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X17_P10_F_R_Z_R_00011,`C12T28SOI_LR_AO222X17_P10_F_F_Z_F_00011);
		if (!A && !B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X17_P10_F_R_Z_R_00001,`C12T28SOI_LR_AO222X17_P10_F_F_Z_F_00001);
		if (!A && !B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X17_P10_F_R_Z_R_00101,`C12T28SOI_LR_AO222X17_P10_F_F_Z_F_00101);


	endspecify

endmodule // C12T28SOI_LR_AO222X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO222X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO222X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO222X33_P10_A_R_Z_R_11001 0.1
`define C12T28SOI_LR_AO222X33_P10_A_F_Z_F_11001 0.1
`define C12T28SOI_LR_AO222X33_P10_A_R_Z_R_11010 0.1
`define C12T28SOI_LR_AO222X33_P10_A_F_Z_F_11010 0.1
`define C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_A_R_Z_R_11000 0.1
`define C12T28SOI_LR_AO222X33_P10_A_F_Z_F_11000 0.1
`define C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10000 0.1
`define C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10000 0.1
`define C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10010 0.1
`define C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10010 0.1
`define C12T28SOI_LR_AO222X33_P10_B_R_Z_R_11001 0.1
`define C12T28SOI_LR_AO222X33_P10_B_F_Z_F_11001 0.1
`define C12T28SOI_LR_AO222X33_P10_B_R_Z_R_11010 0.1
`define C12T28SOI_LR_AO222X33_P10_B_F_Z_F_11010 0.1
`define C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_B_R_Z_R_11000 0.1
`define C12T28SOI_LR_AO222X33_P10_B_F_Z_F_11000 0.1
`define C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10000 0.1
`define C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10000 0.1
`define C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10010 0.1
`define C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10010 0.1
`define C12T28SOI_LR_AO222X33_P10_C_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_C_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_C_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X33_P10_C_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X33_P10_C_R_Z_R_01100 0.1
`define C12T28SOI_LR_AO222X33_P10_C_F_Z_F_01100 0.1
`define C12T28SOI_LR_AO222X33_P10_C_R_Z_R_01110 0.1
`define C12T28SOI_LR_AO222X33_P10_C_F_Z_F_01110 0.1
`define C12T28SOI_LR_AO222X33_P10_C_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X33_P10_C_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X33_P10_C_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X33_P10_C_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X33_P10_C_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X33_P10_C_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X33_P10_C_R_Z_R_00100 0.1
`define C12T28SOI_LR_AO222X33_P10_C_F_Z_F_00100 0.1
`define C12T28SOI_LR_AO222X33_P10_C_R_Z_R_00110 0.1
`define C12T28SOI_LR_AO222X33_P10_C_F_Z_F_00110 0.1
`define C12T28SOI_LR_AO222X33_P10_D_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_D_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_D_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X33_P10_D_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X33_P10_D_R_Z_R_01100 0.1
`define C12T28SOI_LR_AO222X33_P10_D_F_Z_F_01100 0.1
`define C12T28SOI_LR_AO222X33_P10_D_R_Z_R_01110 0.1
`define C12T28SOI_LR_AO222X33_P10_D_F_Z_F_01110 0.1
`define C12T28SOI_LR_AO222X33_P10_D_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X33_P10_D_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X33_P10_D_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X33_P10_D_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X33_P10_D_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X33_P10_D_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X33_P10_D_R_Z_R_00100 0.1
`define C12T28SOI_LR_AO222X33_P10_D_F_Z_F_00100 0.1
`define C12T28SOI_LR_AO222X33_P10_D_R_Z_R_00110 0.1
`define C12T28SOI_LR_AO222X33_P10_D_F_Z_F_00110 0.1
`define C12T28SOI_LR_AO222X33_P10_E_R_Z_R_10011 0.1
`define C12T28SOI_LR_AO222X33_P10_E_F_Z_F_10011 0.1
`define C12T28SOI_LR_AO222X33_P10_E_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_E_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_E_R_Z_R_01001 0.1
`define C12T28SOI_LR_AO222X33_P10_E_F_Z_F_01001 0.1
`define C12T28SOI_LR_AO222X33_P10_E_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X33_P10_E_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X33_P10_E_R_Z_R_01011 0.1
`define C12T28SOI_LR_AO222X33_P10_E_F_Z_F_01011 0.1
`define C12T28SOI_LR_AO222X33_P10_E_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X33_P10_E_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X33_P10_E_R_Z_R_00011 0.1
`define C12T28SOI_LR_AO222X33_P10_E_F_Z_F_00011 0.1
`define C12T28SOI_LR_AO222X33_P10_E_R_Z_R_00001 0.1
`define C12T28SOI_LR_AO222X33_P10_E_F_Z_F_00001 0.1
`define C12T28SOI_LR_AO222X33_P10_E_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X33_P10_E_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X33_P10_F_R_Z_R_10011 0.1
`define C12T28SOI_LR_AO222X33_P10_F_F_Z_F_10011 0.1
`define C12T28SOI_LR_AO222X33_P10_F_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_F_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X33_P10_F_R_Z_R_01001 0.1
`define C12T28SOI_LR_AO222X33_P10_F_F_Z_F_01001 0.1
`define C12T28SOI_LR_AO222X33_P10_F_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X33_P10_F_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X33_P10_F_R_Z_R_01011 0.1
`define C12T28SOI_LR_AO222X33_P10_F_F_Z_F_01011 0.1
`define C12T28SOI_LR_AO222X33_P10_F_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X33_P10_F_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X33_P10_F_R_Z_R_00011 0.1
`define C12T28SOI_LR_AO222X33_P10_F_F_Z_F_00011 0.1
`define C12T28SOI_LR_AO222X33_P10_F_R_Z_R_00001 0.1
`define C12T28SOI_LR_AO222X33_P10_F_F_Z_F_00001 0.1
`define C12T28SOI_LR_AO222X33_P10_F_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X33_P10_F_F_Z_F_00101 0.1

module C12T28SOI_LR_AO222X33_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	and    U1 (INTERNAL1, A, B) ;
	and    U2 (INTERNAL2, C, D) ;
	and    U3 (INTERNAL3, E, F) ;
	or   #1 U4 (Z, INTERNAL1, INTERNAL2, INTERNAL3) ;



	specify

		if (B && C && !D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X33_P10_A_R_Z_R_11001,`C12T28SOI_LR_AO222X33_P10_A_F_Z_F_11001);
		if (B && C && !D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X33_P10_A_R_Z_R_11010,`C12T28SOI_LR_AO222X33_P10_A_F_Z_F_11010);
		if (B && !C && D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10100,`C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10100);
		if (B && !C && D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10110,`C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10110);
		if (B && !C && D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10101,`C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10101);
		if (B && C && !D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X33_P10_A_R_Z_R_11000,`C12T28SOI_LR_AO222X33_P10_A_F_Z_F_11000);
		if (B && !C && !D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10001,`C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10001);
		if (B && !C && !D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10000,`C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10000);
		if (B && !C && !D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X33_P10_A_R_Z_R_10010,`C12T28SOI_LR_AO222X33_P10_A_F_Z_F_10010);
		if (A && C && !D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X33_P10_B_R_Z_R_11001,`C12T28SOI_LR_AO222X33_P10_B_F_Z_F_11001);
		if (A && C && !D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X33_P10_B_R_Z_R_11010,`C12T28SOI_LR_AO222X33_P10_B_F_Z_F_11010);
		if (A && !C && D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10100,`C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10100);
		if (A && !C && D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10110,`C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10110);
		if (A && !C && D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10101,`C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10101);
		if (A && C && !D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X33_P10_B_R_Z_R_11000,`C12T28SOI_LR_AO222X33_P10_B_F_Z_F_11000);
		if (A && !C && !D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10001,`C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10001);
		if (A && !C && !D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10000,`C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10000);
		if (A && !C && !D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X33_P10_B_R_Z_R_10010,`C12T28SOI_LR_AO222X33_P10_B_F_Z_F_10010);
		if (A && !B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X33_P10_C_R_Z_R_10101,`C12T28SOI_LR_AO222X33_P10_C_F_Z_F_10101);
		if (A && !B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X33_P10_C_R_Z_R_10110,`C12T28SOI_LR_AO222X33_P10_C_F_Z_F_10110);
		if (!A && B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X33_P10_C_R_Z_R_01100,`C12T28SOI_LR_AO222X33_P10_C_F_Z_F_01100);
		if (!A && B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X33_P10_C_R_Z_R_01110,`C12T28SOI_LR_AO222X33_P10_C_F_Z_F_01110);
		if (!A && B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X33_P10_C_R_Z_R_01101,`C12T28SOI_LR_AO222X33_P10_C_F_Z_F_01101);
		if (A && !B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X33_P10_C_R_Z_R_10100,`C12T28SOI_LR_AO222X33_P10_C_F_Z_F_10100);
		if (!A && !B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X33_P10_C_R_Z_R_00101,`C12T28SOI_LR_AO222X33_P10_C_F_Z_F_00101);
		if (!A && !B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X33_P10_C_R_Z_R_00100,`C12T28SOI_LR_AO222X33_P10_C_F_Z_F_00100);
		if (!A && !B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X33_P10_C_R_Z_R_00110,`C12T28SOI_LR_AO222X33_P10_C_F_Z_F_00110);
		if (A && !B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X33_P10_D_R_Z_R_10101,`C12T28SOI_LR_AO222X33_P10_D_F_Z_F_10101);
		if (A && !B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X33_P10_D_R_Z_R_10110,`C12T28SOI_LR_AO222X33_P10_D_F_Z_F_10110);
		if (!A && B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X33_P10_D_R_Z_R_01100,`C12T28SOI_LR_AO222X33_P10_D_F_Z_F_01100);
		if (!A && B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X33_P10_D_R_Z_R_01110,`C12T28SOI_LR_AO222X33_P10_D_F_Z_F_01110);
		if (!A && B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X33_P10_D_R_Z_R_01101,`C12T28SOI_LR_AO222X33_P10_D_F_Z_F_01101);
		if (A && !B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X33_P10_D_R_Z_R_10100,`C12T28SOI_LR_AO222X33_P10_D_F_Z_F_10100);
		if (!A && !B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X33_P10_D_R_Z_R_00101,`C12T28SOI_LR_AO222X33_P10_D_F_Z_F_00101);
		if (!A && !B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X33_P10_D_R_Z_R_00100,`C12T28SOI_LR_AO222X33_P10_D_F_Z_F_00100);
		if (!A && !B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X33_P10_D_R_Z_R_00110,`C12T28SOI_LR_AO222X33_P10_D_F_Z_F_00110);
		if (A && !B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X33_P10_E_R_Z_R_10011,`C12T28SOI_LR_AO222X33_P10_E_F_Z_F_10011);
		if (A && !B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X33_P10_E_R_Z_R_10101,`C12T28SOI_LR_AO222X33_P10_E_F_Z_F_10101);
		if (!A && B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X33_P10_E_R_Z_R_01001,`C12T28SOI_LR_AO222X33_P10_E_F_Z_F_01001);
		if (!A && B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X33_P10_E_R_Z_R_01101,`C12T28SOI_LR_AO222X33_P10_E_F_Z_F_01101);
		if (!A && B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X33_P10_E_R_Z_R_01011,`C12T28SOI_LR_AO222X33_P10_E_F_Z_F_01011);
		if (A && !B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X33_P10_E_R_Z_R_10001,`C12T28SOI_LR_AO222X33_P10_E_F_Z_F_10001);
		if (!A && !B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X33_P10_E_R_Z_R_00011,`C12T28SOI_LR_AO222X33_P10_E_F_Z_F_00011);
		if (!A && !B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X33_P10_E_R_Z_R_00001,`C12T28SOI_LR_AO222X33_P10_E_F_Z_F_00001);
		if (!A && !B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X33_P10_E_R_Z_R_00101,`C12T28SOI_LR_AO222X33_P10_E_F_Z_F_00101);
		if (A && !B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X33_P10_F_R_Z_R_10011,`C12T28SOI_LR_AO222X33_P10_F_F_Z_F_10011);
		if (A && !B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X33_P10_F_R_Z_R_10101,`C12T28SOI_LR_AO222X33_P10_F_F_Z_F_10101);
		if (!A && B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X33_P10_F_R_Z_R_01001,`C12T28SOI_LR_AO222X33_P10_F_F_Z_F_01001);
		if (!A && B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X33_P10_F_R_Z_R_01101,`C12T28SOI_LR_AO222X33_P10_F_F_Z_F_01101);
		if (!A && B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X33_P10_F_R_Z_R_01011,`C12T28SOI_LR_AO222X33_P10_F_F_Z_F_01011);
		if (A && !B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X33_P10_F_R_Z_R_10001,`C12T28SOI_LR_AO222X33_P10_F_F_Z_F_10001);
		if (!A && !B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X33_P10_F_R_Z_R_00011,`C12T28SOI_LR_AO222X33_P10_F_F_Z_F_00011);
		if (!A && !B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X33_P10_F_R_Z_R_00001,`C12T28SOI_LR_AO222X33_P10_F_F_Z_F_00001);
		if (!A && !B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X33_P10_F_R_Z_R_00101,`C12T28SOI_LR_AO222X33_P10_F_F_Z_F_00101);


	endspecify

endmodule // C12T28SOI_LR_AO222X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO222X4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO222X4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO222X4_P10_A_R_Z_R_11001 0.1
`define C12T28SOI_LR_AO222X4_P10_A_F_Z_F_11001 0.1
`define C12T28SOI_LR_AO222X4_P10_A_R_Z_R_11010 0.1
`define C12T28SOI_LR_AO222X4_P10_A_F_Z_F_11010 0.1
`define C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_A_R_Z_R_11000 0.1
`define C12T28SOI_LR_AO222X4_P10_A_F_Z_F_11000 0.1
`define C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10000 0.1
`define C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10000 0.1
`define C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10010 0.1
`define C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10010 0.1
`define C12T28SOI_LR_AO222X4_P10_B_R_Z_R_11001 0.1
`define C12T28SOI_LR_AO222X4_P10_B_F_Z_F_11001 0.1
`define C12T28SOI_LR_AO222X4_P10_B_R_Z_R_11010 0.1
`define C12T28SOI_LR_AO222X4_P10_B_F_Z_F_11010 0.1
`define C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_B_R_Z_R_11000 0.1
`define C12T28SOI_LR_AO222X4_P10_B_F_Z_F_11000 0.1
`define C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10000 0.1
`define C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10000 0.1
`define C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10010 0.1
`define C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10010 0.1
`define C12T28SOI_LR_AO222X4_P10_C_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_C_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_C_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X4_P10_C_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X4_P10_C_R_Z_R_01100 0.1
`define C12T28SOI_LR_AO222X4_P10_C_F_Z_F_01100 0.1
`define C12T28SOI_LR_AO222X4_P10_C_R_Z_R_01110 0.1
`define C12T28SOI_LR_AO222X4_P10_C_F_Z_F_01110 0.1
`define C12T28SOI_LR_AO222X4_P10_C_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X4_P10_C_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X4_P10_C_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X4_P10_C_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X4_P10_C_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X4_P10_C_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X4_P10_C_R_Z_R_00100 0.1
`define C12T28SOI_LR_AO222X4_P10_C_F_Z_F_00100 0.1
`define C12T28SOI_LR_AO222X4_P10_C_R_Z_R_00110 0.1
`define C12T28SOI_LR_AO222X4_P10_C_F_Z_F_00110 0.1
`define C12T28SOI_LR_AO222X4_P10_D_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_D_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_D_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X4_P10_D_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X4_P10_D_R_Z_R_01100 0.1
`define C12T28SOI_LR_AO222X4_P10_D_F_Z_F_01100 0.1
`define C12T28SOI_LR_AO222X4_P10_D_R_Z_R_01110 0.1
`define C12T28SOI_LR_AO222X4_P10_D_F_Z_F_01110 0.1
`define C12T28SOI_LR_AO222X4_P10_D_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X4_P10_D_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X4_P10_D_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X4_P10_D_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X4_P10_D_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X4_P10_D_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X4_P10_D_R_Z_R_00100 0.1
`define C12T28SOI_LR_AO222X4_P10_D_F_Z_F_00100 0.1
`define C12T28SOI_LR_AO222X4_P10_D_R_Z_R_00110 0.1
`define C12T28SOI_LR_AO222X4_P10_D_F_Z_F_00110 0.1
`define C12T28SOI_LR_AO222X4_P10_E_R_Z_R_10011 0.1
`define C12T28SOI_LR_AO222X4_P10_E_F_Z_F_10011 0.1
`define C12T28SOI_LR_AO222X4_P10_E_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_E_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_E_R_Z_R_01001 0.1
`define C12T28SOI_LR_AO222X4_P10_E_F_Z_F_01001 0.1
`define C12T28SOI_LR_AO222X4_P10_E_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X4_P10_E_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X4_P10_E_R_Z_R_01011 0.1
`define C12T28SOI_LR_AO222X4_P10_E_F_Z_F_01011 0.1
`define C12T28SOI_LR_AO222X4_P10_E_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X4_P10_E_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X4_P10_E_R_Z_R_00011 0.1
`define C12T28SOI_LR_AO222X4_P10_E_F_Z_F_00011 0.1
`define C12T28SOI_LR_AO222X4_P10_E_R_Z_R_00001 0.1
`define C12T28SOI_LR_AO222X4_P10_E_F_Z_F_00001 0.1
`define C12T28SOI_LR_AO222X4_P10_E_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X4_P10_E_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X4_P10_F_R_Z_R_10011 0.1
`define C12T28SOI_LR_AO222X4_P10_F_F_Z_F_10011 0.1
`define C12T28SOI_LR_AO222X4_P10_F_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_F_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X4_P10_F_R_Z_R_01001 0.1
`define C12T28SOI_LR_AO222X4_P10_F_F_Z_F_01001 0.1
`define C12T28SOI_LR_AO222X4_P10_F_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X4_P10_F_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X4_P10_F_R_Z_R_01011 0.1
`define C12T28SOI_LR_AO222X4_P10_F_F_Z_F_01011 0.1
`define C12T28SOI_LR_AO222X4_P10_F_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X4_P10_F_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X4_P10_F_R_Z_R_00011 0.1
`define C12T28SOI_LR_AO222X4_P10_F_F_Z_F_00011 0.1
`define C12T28SOI_LR_AO222X4_P10_F_R_Z_R_00001 0.1
`define C12T28SOI_LR_AO222X4_P10_F_F_Z_F_00001 0.1
`define C12T28SOI_LR_AO222X4_P10_F_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X4_P10_F_F_Z_F_00101 0.1

module C12T28SOI_LR_AO222X4_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	and    U1 (INTERNAL1, A, B) ;
	and    U2 (INTERNAL2, C, D) ;
	and    U3 (INTERNAL3, E, F) ;
	or   #1 U4 (Z, INTERNAL1, INTERNAL2, INTERNAL3) ;



	specify

		if (B && C && !D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X4_P10_A_R_Z_R_11001,`C12T28SOI_LR_AO222X4_P10_A_F_Z_F_11001);
		if (B && C && !D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X4_P10_A_R_Z_R_11010,`C12T28SOI_LR_AO222X4_P10_A_F_Z_F_11010);
		if (B && !C && D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10100,`C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10100);
		if (B && !C && D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10110,`C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10110);
		if (B && !C && D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10101,`C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10101);
		if (B && C && !D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X4_P10_A_R_Z_R_11000,`C12T28SOI_LR_AO222X4_P10_A_F_Z_F_11000);
		if (B && !C && !D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10001,`C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10001);
		if (B && !C && !D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10000,`C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10000);
		if (B && !C && !D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X4_P10_A_R_Z_R_10010,`C12T28SOI_LR_AO222X4_P10_A_F_Z_F_10010);
		if (A && C && !D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X4_P10_B_R_Z_R_11001,`C12T28SOI_LR_AO222X4_P10_B_F_Z_F_11001);
		if (A && C && !D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X4_P10_B_R_Z_R_11010,`C12T28SOI_LR_AO222X4_P10_B_F_Z_F_11010);
		if (A && !C && D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10100,`C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10100);
		if (A && !C && D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10110,`C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10110);
		if (A && !C && D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10101,`C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10101);
		if (A && C && !D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X4_P10_B_R_Z_R_11000,`C12T28SOI_LR_AO222X4_P10_B_F_Z_F_11000);
		if (A && !C && !D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10001,`C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10001);
		if (A && !C && !D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10000,`C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10000);
		if (A && !C && !D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X4_P10_B_R_Z_R_10010,`C12T28SOI_LR_AO222X4_P10_B_F_Z_F_10010);
		if (A && !B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X4_P10_C_R_Z_R_10101,`C12T28SOI_LR_AO222X4_P10_C_F_Z_F_10101);
		if (A && !B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X4_P10_C_R_Z_R_10110,`C12T28SOI_LR_AO222X4_P10_C_F_Z_F_10110);
		if (!A && B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X4_P10_C_R_Z_R_01100,`C12T28SOI_LR_AO222X4_P10_C_F_Z_F_01100);
		if (!A && B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X4_P10_C_R_Z_R_01110,`C12T28SOI_LR_AO222X4_P10_C_F_Z_F_01110);
		if (!A && B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X4_P10_C_R_Z_R_01101,`C12T28SOI_LR_AO222X4_P10_C_F_Z_F_01101);
		if (A && !B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X4_P10_C_R_Z_R_10100,`C12T28SOI_LR_AO222X4_P10_C_F_Z_F_10100);
		if (!A && !B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X4_P10_C_R_Z_R_00101,`C12T28SOI_LR_AO222X4_P10_C_F_Z_F_00101);
		if (!A && !B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X4_P10_C_R_Z_R_00100,`C12T28SOI_LR_AO222X4_P10_C_F_Z_F_00100);
		if (!A && !B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X4_P10_C_R_Z_R_00110,`C12T28SOI_LR_AO222X4_P10_C_F_Z_F_00110);
		if (A && !B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X4_P10_D_R_Z_R_10101,`C12T28SOI_LR_AO222X4_P10_D_F_Z_F_10101);
		if (A && !B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X4_P10_D_R_Z_R_10110,`C12T28SOI_LR_AO222X4_P10_D_F_Z_F_10110);
		if (!A && B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X4_P10_D_R_Z_R_01100,`C12T28SOI_LR_AO222X4_P10_D_F_Z_F_01100);
		if (!A && B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X4_P10_D_R_Z_R_01110,`C12T28SOI_LR_AO222X4_P10_D_F_Z_F_01110);
		if (!A && B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X4_P10_D_R_Z_R_01101,`C12T28SOI_LR_AO222X4_P10_D_F_Z_F_01101);
		if (A && !B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X4_P10_D_R_Z_R_10100,`C12T28SOI_LR_AO222X4_P10_D_F_Z_F_10100);
		if (!A && !B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X4_P10_D_R_Z_R_00101,`C12T28SOI_LR_AO222X4_P10_D_F_Z_F_00101);
		if (!A && !B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X4_P10_D_R_Z_R_00100,`C12T28SOI_LR_AO222X4_P10_D_F_Z_F_00100);
		if (!A && !B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X4_P10_D_R_Z_R_00110,`C12T28SOI_LR_AO222X4_P10_D_F_Z_F_00110);
		if (A && !B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X4_P10_E_R_Z_R_10011,`C12T28SOI_LR_AO222X4_P10_E_F_Z_F_10011);
		if (A && !B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X4_P10_E_R_Z_R_10101,`C12T28SOI_LR_AO222X4_P10_E_F_Z_F_10101);
		if (!A && B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X4_P10_E_R_Z_R_01001,`C12T28SOI_LR_AO222X4_P10_E_F_Z_F_01001);
		if (!A && B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X4_P10_E_R_Z_R_01101,`C12T28SOI_LR_AO222X4_P10_E_F_Z_F_01101);
		if (!A && B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X4_P10_E_R_Z_R_01011,`C12T28SOI_LR_AO222X4_P10_E_F_Z_F_01011);
		if (A && !B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X4_P10_E_R_Z_R_10001,`C12T28SOI_LR_AO222X4_P10_E_F_Z_F_10001);
		if (!A && !B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X4_P10_E_R_Z_R_00011,`C12T28SOI_LR_AO222X4_P10_E_F_Z_F_00011);
		if (!A && !B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X4_P10_E_R_Z_R_00001,`C12T28SOI_LR_AO222X4_P10_E_F_Z_F_00001);
		if (!A && !B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X4_P10_E_R_Z_R_00101,`C12T28SOI_LR_AO222X4_P10_E_F_Z_F_00101);
		if (A && !B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X4_P10_F_R_Z_R_10011,`C12T28SOI_LR_AO222X4_P10_F_F_Z_F_10011);
		if (A && !B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X4_P10_F_R_Z_R_10101,`C12T28SOI_LR_AO222X4_P10_F_F_Z_F_10101);
		if (!A && B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X4_P10_F_R_Z_R_01001,`C12T28SOI_LR_AO222X4_P10_F_F_Z_F_01001);
		if (!A && B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X4_P10_F_R_Z_R_01101,`C12T28SOI_LR_AO222X4_P10_F_F_Z_F_01101);
		if (!A && B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X4_P10_F_R_Z_R_01011,`C12T28SOI_LR_AO222X4_P10_F_F_Z_F_01011);
		if (A && !B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X4_P10_F_R_Z_R_10001,`C12T28SOI_LR_AO222X4_P10_F_F_Z_F_10001);
		if (!A && !B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X4_P10_F_R_Z_R_00011,`C12T28SOI_LR_AO222X4_P10_F_F_Z_F_00011);
		if (!A && !B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X4_P10_F_R_Z_R_00001,`C12T28SOI_LR_AO222X4_P10_F_F_Z_F_00001);
		if (!A && !B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X4_P10_F_R_Z_R_00101,`C12T28SOI_LR_AO222X4_P10_F_F_Z_F_00101);


	endspecify

endmodule // C12T28SOI_LR_AO222X4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO222X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO222X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO222X8_P10_A_R_Z_R_11001 0.1
`define C12T28SOI_LR_AO222X8_P10_A_F_Z_F_11001 0.1
`define C12T28SOI_LR_AO222X8_P10_A_R_Z_R_11010 0.1
`define C12T28SOI_LR_AO222X8_P10_A_F_Z_F_11010 0.1
`define C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_A_R_Z_R_11000 0.1
`define C12T28SOI_LR_AO222X8_P10_A_F_Z_F_11000 0.1
`define C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10000 0.1
`define C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10000 0.1
`define C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10010 0.1
`define C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10010 0.1
`define C12T28SOI_LR_AO222X8_P10_B_R_Z_R_11001 0.1
`define C12T28SOI_LR_AO222X8_P10_B_F_Z_F_11001 0.1
`define C12T28SOI_LR_AO222X8_P10_B_R_Z_R_11010 0.1
`define C12T28SOI_LR_AO222X8_P10_B_F_Z_F_11010 0.1
`define C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_B_R_Z_R_11000 0.1
`define C12T28SOI_LR_AO222X8_P10_B_F_Z_F_11000 0.1
`define C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10000 0.1
`define C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10000 0.1
`define C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10010 0.1
`define C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10010 0.1
`define C12T28SOI_LR_AO222X8_P10_C_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_C_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_C_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X8_P10_C_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X8_P10_C_R_Z_R_01100 0.1
`define C12T28SOI_LR_AO222X8_P10_C_F_Z_F_01100 0.1
`define C12T28SOI_LR_AO222X8_P10_C_R_Z_R_01110 0.1
`define C12T28SOI_LR_AO222X8_P10_C_F_Z_F_01110 0.1
`define C12T28SOI_LR_AO222X8_P10_C_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X8_P10_C_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X8_P10_C_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X8_P10_C_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X8_P10_C_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X8_P10_C_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X8_P10_C_R_Z_R_00100 0.1
`define C12T28SOI_LR_AO222X8_P10_C_F_Z_F_00100 0.1
`define C12T28SOI_LR_AO222X8_P10_C_R_Z_R_00110 0.1
`define C12T28SOI_LR_AO222X8_P10_C_F_Z_F_00110 0.1
`define C12T28SOI_LR_AO222X8_P10_D_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_D_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_D_R_Z_R_10110 0.1
`define C12T28SOI_LR_AO222X8_P10_D_F_Z_F_10110 0.1
`define C12T28SOI_LR_AO222X8_P10_D_R_Z_R_01100 0.1
`define C12T28SOI_LR_AO222X8_P10_D_F_Z_F_01100 0.1
`define C12T28SOI_LR_AO222X8_P10_D_R_Z_R_01110 0.1
`define C12T28SOI_LR_AO222X8_P10_D_F_Z_F_01110 0.1
`define C12T28SOI_LR_AO222X8_P10_D_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X8_P10_D_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X8_P10_D_R_Z_R_10100 0.1
`define C12T28SOI_LR_AO222X8_P10_D_F_Z_F_10100 0.1
`define C12T28SOI_LR_AO222X8_P10_D_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X8_P10_D_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X8_P10_D_R_Z_R_00100 0.1
`define C12T28SOI_LR_AO222X8_P10_D_F_Z_F_00100 0.1
`define C12T28SOI_LR_AO222X8_P10_D_R_Z_R_00110 0.1
`define C12T28SOI_LR_AO222X8_P10_D_F_Z_F_00110 0.1
`define C12T28SOI_LR_AO222X8_P10_E_R_Z_R_10011 0.1
`define C12T28SOI_LR_AO222X8_P10_E_F_Z_F_10011 0.1
`define C12T28SOI_LR_AO222X8_P10_E_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_E_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_E_R_Z_R_01001 0.1
`define C12T28SOI_LR_AO222X8_P10_E_F_Z_F_01001 0.1
`define C12T28SOI_LR_AO222X8_P10_E_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X8_P10_E_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X8_P10_E_R_Z_R_01011 0.1
`define C12T28SOI_LR_AO222X8_P10_E_F_Z_F_01011 0.1
`define C12T28SOI_LR_AO222X8_P10_E_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X8_P10_E_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X8_P10_E_R_Z_R_00011 0.1
`define C12T28SOI_LR_AO222X8_P10_E_F_Z_F_00011 0.1
`define C12T28SOI_LR_AO222X8_P10_E_R_Z_R_00001 0.1
`define C12T28SOI_LR_AO222X8_P10_E_F_Z_F_00001 0.1
`define C12T28SOI_LR_AO222X8_P10_E_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X8_P10_E_F_Z_F_00101 0.1
`define C12T28SOI_LR_AO222X8_P10_F_R_Z_R_10011 0.1
`define C12T28SOI_LR_AO222X8_P10_F_F_Z_F_10011 0.1
`define C12T28SOI_LR_AO222X8_P10_F_R_Z_R_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_F_F_Z_F_10101 0.1
`define C12T28SOI_LR_AO222X8_P10_F_R_Z_R_01001 0.1
`define C12T28SOI_LR_AO222X8_P10_F_F_Z_F_01001 0.1
`define C12T28SOI_LR_AO222X8_P10_F_R_Z_R_01101 0.1
`define C12T28SOI_LR_AO222X8_P10_F_F_Z_F_01101 0.1
`define C12T28SOI_LR_AO222X8_P10_F_R_Z_R_01011 0.1
`define C12T28SOI_LR_AO222X8_P10_F_F_Z_F_01011 0.1
`define C12T28SOI_LR_AO222X8_P10_F_R_Z_R_10001 0.1
`define C12T28SOI_LR_AO222X8_P10_F_F_Z_F_10001 0.1
`define C12T28SOI_LR_AO222X8_P10_F_R_Z_R_00011 0.1
`define C12T28SOI_LR_AO222X8_P10_F_F_Z_F_00011 0.1
`define C12T28SOI_LR_AO222X8_P10_F_R_Z_R_00001 0.1
`define C12T28SOI_LR_AO222X8_P10_F_F_Z_F_00001 0.1
`define C12T28SOI_LR_AO222X8_P10_F_R_Z_R_00101 0.1
`define C12T28SOI_LR_AO222X8_P10_F_F_Z_F_00101 0.1

module C12T28SOI_LR_AO222X8_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	and    U1 (INTERNAL1, A, B) ;
	and    U2 (INTERNAL2, C, D) ;
	and    U3 (INTERNAL3, E, F) ;
	or   #1 U4 (Z, INTERNAL1, INTERNAL2, INTERNAL3) ;



	specify

		if (B && C && !D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X8_P10_A_R_Z_R_11001,`C12T28SOI_LR_AO222X8_P10_A_F_Z_F_11001);
		if (B && C && !D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X8_P10_A_R_Z_R_11010,`C12T28SOI_LR_AO222X8_P10_A_F_Z_F_11010);
		if (B && !C && D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10100,`C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10100);
		if (B && !C && D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10110,`C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10110);
		if (B && !C && D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10101,`C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10101);
		if (B && C && !D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X8_P10_A_R_Z_R_11000,`C12T28SOI_LR_AO222X8_P10_A_F_Z_F_11000);
		if (B && !C && !D && !E && F) (A +=> Z) = (`C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10001,`C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10001);
		if (B && !C && !D && !E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10000,`C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10000);
		if (B && !C && !D && E && !F) (A +=> Z) = (`C12T28SOI_LR_AO222X8_P10_A_R_Z_R_10010,`C12T28SOI_LR_AO222X8_P10_A_F_Z_F_10010);
		if (A && C && !D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X8_P10_B_R_Z_R_11001,`C12T28SOI_LR_AO222X8_P10_B_F_Z_F_11001);
		if (A && C && !D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X8_P10_B_R_Z_R_11010,`C12T28SOI_LR_AO222X8_P10_B_F_Z_F_11010);
		if (A && !C && D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10100,`C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10100);
		if (A && !C && D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10110,`C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10110);
		if (A && !C && D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10101,`C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10101);
		if (A && C && !D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X8_P10_B_R_Z_R_11000,`C12T28SOI_LR_AO222X8_P10_B_F_Z_F_11000);
		if (A && !C && !D && !E && F) (B +=> Z) = (`C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10001,`C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10001);
		if (A && !C && !D && !E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10000,`C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10000);
		if (A && !C && !D && E && !F) (B +=> Z) = (`C12T28SOI_LR_AO222X8_P10_B_R_Z_R_10010,`C12T28SOI_LR_AO222X8_P10_B_F_Z_F_10010);
		if (A && !B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X8_P10_C_R_Z_R_10101,`C12T28SOI_LR_AO222X8_P10_C_F_Z_F_10101);
		if (A && !B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X8_P10_C_R_Z_R_10110,`C12T28SOI_LR_AO222X8_P10_C_F_Z_F_10110);
		if (!A && B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X8_P10_C_R_Z_R_01100,`C12T28SOI_LR_AO222X8_P10_C_F_Z_F_01100);
		if (!A && B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X8_P10_C_R_Z_R_01110,`C12T28SOI_LR_AO222X8_P10_C_F_Z_F_01110);
		if (!A && B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X8_P10_C_R_Z_R_01101,`C12T28SOI_LR_AO222X8_P10_C_F_Z_F_01101);
		if (A && !B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X8_P10_C_R_Z_R_10100,`C12T28SOI_LR_AO222X8_P10_C_F_Z_F_10100);
		if (!A && !B && D && !E && F) (C +=> Z) = (`C12T28SOI_LR_AO222X8_P10_C_R_Z_R_00101,`C12T28SOI_LR_AO222X8_P10_C_F_Z_F_00101);
		if (!A && !B && D && !E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X8_P10_C_R_Z_R_00100,`C12T28SOI_LR_AO222X8_P10_C_F_Z_F_00100);
		if (!A && !B && D && E && !F) (C +=> Z) = (`C12T28SOI_LR_AO222X8_P10_C_R_Z_R_00110,`C12T28SOI_LR_AO222X8_P10_C_F_Z_F_00110);
		if (A && !B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X8_P10_D_R_Z_R_10101,`C12T28SOI_LR_AO222X8_P10_D_F_Z_F_10101);
		if (A && !B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X8_P10_D_R_Z_R_10110,`C12T28SOI_LR_AO222X8_P10_D_F_Z_F_10110);
		if (!A && B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X8_P10_D_R_Z_R_01100,`C12T28SOI_LR_AO222X8_P10_D_F_Z_F_01100);
		if (!A && B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X8_P10_D_R_Z_R_01110,`C12T28SOI_LR_AO222X8_P10_D_F_Z_F_01110);
		if (!A && B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X8_P10_D_R_Z_R_01101,`C12T28SOI_LR_AO222X8_P10_D_F_Z_F_01101);
		if (A && !B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X8_P10_D_R_Z_R_10100,`C12T28SOI_LR_AO222X8_P10_D_F_Z_F_10100);
		if (!A && !B && C && !E && F) (D +=> Z) = (`C12T28SOI_LR_AO222X8_P10_D_R_Z_R_00101,`C12T28SOI_LR_AO222X8_P10_D_F_Z_F_00101);
		if (!A && !B && C && !E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X8_P10_D_R_Z_R_00100,`C12T28SOI_LR_AO222X8_P10_D_F_Z_F_00100);
		if (!A && !B && C && E && !F) (D +=> Z) = (`C12T28SOI_LR_AO222X8_P10_D_R_Z_R_00110,`C12T28SOI_LR_AO222X8_P10_D_F_Z_F_00110);
		if (A && !B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X8_P10_E_R_Z_R_10011,`C12T28SOI_LR_AO222X8_P10_E_F_Z_F_10011);
		if (A && !B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X8_P10_E_R_Z_R_10101,`C12T28SOI_LR_AO222X8_P10_E_F_Z_F_10101);
		if (!A && B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X8_P10_E_R_Z_R_01001,`C12T28SOI_LR_AO222X8_P10_E_F_Z_F_01001);
		if (!A && B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X8_P10_E_R_Z_R_01101,`C12T28SOI_LR_AO222X8_P10_E_F_Z_F_01101);
		if (!A && B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X8_P10_E_R_Z_R_01011,`C12T28SOI_LR_AO222X8_P10_E_F_Z_F_01011);
		if (A && !B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X8_P10_E_R_Z_R_10001,`C12T28SOI_LR_AO222X8_P10_E_F_Z_F_10001);
		if (!A && !B && !C && D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X8_P10_E_R_Z_R_00011,`C12T28SOI_LR_AO222X8_P10_E_F_Z_F_00011);
		if (!A && !B && !C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X8_P10_E_R_Z_R_00001,`C12T28SOI_LR_AO222X8_P10_E_F_Z_F_00001);
		if (!A && !B && C && !D && F) (E +=> Z) = (`C12T28SOI_LR_AO222X8_P10_E_R_Z_R_00101,`C12T28SOI_LR_AO222X8_P10_E_F_Z_F_00101);
		if (A && !B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X8_P10_F_R_Z_R_10011,`C12T28SOI_LR_AO222X8_P10_F_F_Z_F_10011);
		if (A && !B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X8_P10_F_R_Z_R_10101,`C12T28SOI_LR_AO222X8_P10_F_F_Z_F_10101);
		if (!A && B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X8_P10_F_R_Z_R_01001,`C12T28SOI_LR_AO222X8_P10_F_F_Z_F_01001);
		if (!A && B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X8_P10_F_R_Z_R_01101,`C12T28SOI_LR_AO222X8_P10_F_F_Z_F_01101);
		if (!A && B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X8_P10_F_R_Z_R_01011,`C12T28SOI_LR_AO222X8_P10_F_F_Z_F_01011);
		if (A && !B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X8_P10_F_R_Z_R_10001,`C12T28SOI_LR_AO222X8_P10_F_F_Z_F_10001);
		if (!A && !B && !C && D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X8_P10_F_R_Z_R_00011,`C12T28SOI_LR_AO222X8_P10_F_F_Z_F_00011);
		if (!A && !B && !C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X8_P10_F_R_Z_R_00001,`C12T28SOI_LR_AO222X8_P10_F_F_Z_F_00001);
		if (!A && !B && C && !D && E) (F +=> Z) = (`C12T28SOI_LR_AO222X8_P10_F_R_Z_R_00101,`C12T28SOI_LR_AO222X8_P10_F_F_Z_F_00101);


	endspecify

endmodule // C12T28SOI_LR_AO222X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO22X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO22X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO22X17_P10_A_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X17_P10_A_F_Z_F_101 0.1
`define C12T28SOI_LR_AO22X17_P10_A_R_Z_R_100 0.1
`define C12T28SOI_LR_AO22X17_P10_A_F_Z_F_100 0.1
`define C12T28SOI_LR_AO22X17_P10_A_R_Z_R_110 0.1
`define C12T28SOI_LR_AO22X17_P10_A_F_Z_F_110 0.1
`define C12T28SOI_LR_AO22X17_P10_B_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X17_P10_B_F_Z_F_101 0.1
`define C12T28SOI_LR_AO22X17_P10_B_R_Z_R_100 0.1
`define C12T28SOI_LR_AO22X17_P10_B_F_Z_F_100 0.1
`define C12T28SOI_LR_AO22X17_P10_B_R_Z_R_110 0.1
`define C12T28SOI_LR_AO22X17_P10_B_F_Z_F_110 0.1
`define C12T28SOI_LR_AO22X17_P10_C_R_Z_R_011 0.1
`define C12T28SOI_LR_AO22X17_P10_C_F_Z_F_011 0.1
`define C12T28SOI_LR_AO22X17_P10_C_R_Z_R_001 0.1
`define C12T28SOI_LR_AO22X17_P10_C_F_Z_F_001 0.1
`define C12T28SOI_LR_AO22X17_P10_C_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X17_P10_C_F_Z_F_101 0.1
`define C12T28SOI_LR_AO22X17_P10_D_R_Z_R_011 0.1
`define C12T28SOI_LR_AO22X17_P10_D_F_Z_F_011 0.1
`define C12T28SOI_LR_AO22X17_P10_D_R_Z_R_001 0.1
`define C12T28SOI_LR_AO22X17_P10_D_F_Z_F_001 0.1
`define C12T28SOI_LR_AO22X17_P10_D_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X17_P10_D_F_Z_F_101 0.1

module C12T28SOI_LR_AO22X17_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL1, A, B) ;
	and    U2 (INTERNAL2, C, D) ;
	or   #1 U3 (Z, INTERNAL1, INTERNAL2) ;



	specify

		if (B && !C && D) (A +=> Z) = (`C12T28SOI_LR_AO22X17_P10_A_R_Z_R_101,`C12T28SOI_LR_AO22X17_P10_A_F_Z_F_101);
		if (B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_AO22X17_P10_A_R_Z_R_100,`C12T28SOI_LR_AO22X17_P10_A_F_Z_F_100);
		if (B && C && !D) (A +=> Z) = (`C12T28SOI_LR_AO22X17_P10_A_R_Z_R_110,`C12T28SOI_LR_AO22X17_P10_A_F_Z_F_110);
		if (A && !C && D) (B +=> Z) = (`C12T28SOI_LR_AO22X17_P10_B_R_Z_R_101,`C12T28SOI_LR_AO22X17_P10_B_F_Z_F_101);
		if (A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_AO22X17_P10_B_R_Z_R_100,`C12T28SOI_LR_AO22X17_P10_B_F_Z_F_100);
		if (A && C && !D) (B +=> Z) = (`C12T28SOI_LR_AO22X17_P10_B_R_Z_R_110,`C12T28SOI_LR_AO22X17_P10_B_F_Z_F_110);
		if (!A && B && D) (C +=> Z) = (`C12T28SOI_LR_AO22X17_P10_C_R_Z_R_011,`C12T28SOI_LR_AO22X17_P10_C_F_Z_F_011);
		if (!A && !B && D) (C +=> Z) = (`C12T28SOI_LR_AO22X17_P10_C_R_Z_R_001,`C12T28SOI_LR_AO22X17_P10_C_F_Z_F_001);
		if (A && !B && D) (C +=> Z) = (`C12T28SOI_LR_AO22X17_P10_C_R_Z_R_101,`C12T28SOI_LR_AO22X17_P10_C_F_Z_F_101);
		if (!A && B && C) (D +=> Z) = (`C12T28SOI_LR_AO22X17_P10_D_R_Z_R_011,`C12T28SOI_LR_AO22X17_P10_D_F_Z_F_011);
		if (!A && !B && C) (D +=> Z) = (`C12T28SOI_LR_AO22X17_P10_D_R_Z_R_001,`C12T28SOI_LR_AO22X17_P10_D_F_Z_F_001);
		if (A && !B && C) (D +=> Z) = (`C12T28SOI_LR_AO22X17_P10_D_R_Z_R_101,`C12T28SOI_LR_AO22X17_P10_D_F_Z_F_101);


	endspecify

endmodule // C12T28SOI_LR_AO22X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO22X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO22X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO22X33_P10_A_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X33_P10_A_F_Z_F_101 0.1
`define C12T28SOI_LR_AO22X33_P10_A_R_Z_R_100 0.1
`define C12T28SOI_LR_AO22X33_P10_A_F_Z_F_100 0.1
`define C12T28SOI_LR_AO22X33_P10_A_R_Z_R_110 0.1
`define C12T28SOI_LR_AO22X33_P10_A_F_Z_F_110 0.1
`define C12T28SOI_LR_AO22X33_P10_B_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X33_P10_B_F_Z_F_101 0.1
`define C12T28SOI_LR_AO22X33_P10_B_R_Z_R_100 0.1
`define C12T28SOI_LR_AO22X33_P10_B_F_Z_F_100 0.1
`define C12T28SOI_LR_AO22X33_P10_B_R_Z_R_110 0.1
`define C12T28SOI_LR_AO22X33_P10_B_F_Z_F_110 0.1
`define C12T28SOI_LR_AO22X33_P10_C_R_Z_R_011 0.1
`define C12T28SOI_LR_AO22X33_P10_C_F_Z_F_011 0.1
`define C12T28SOI_LR_AO22X33_P10_C_R_Z_R_001 0.1
`define C12T28SOI_LR_AO22X33_P10_C_F_Z_F_001 0.1
`define C12T28SOI_LR_AO22X33_P10_C_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X33_P10_C_F_Z_F_101 0.1
`define C12T28SOI_LR_AO22X33_P10_D_R_Z_R_011 0.1
`define C12T28SOI_LR_AO22X33_P10_D_F_Z_F_011 0.1
`define C12T28SOI_LR_AO22X33_P10_D_R_Z_R_001 0.1
`define C12T28SOI_LR_AO22X33_P10_D_F_Z_F_001 0.1
`define C12T28SOI_LR_AO22X33_P10_D_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X33_P10_D_F_Z_F_101 0.1

module C12T28SOI_LR_AO22X33_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL1, A, B) ;
	and    U2 (INTERNAL2, C, D) ;
	or   #1 U3 (Z, INTERNAL1, INTERNAL2) ;



	specify

		if (B && !C && D) (A +=> Z) = (`C12T28SOI_LR_AO22X33_P10_A_R_Z_R_101,`C12T28SOI_LR_AO22X33_P10_A_F_Z_F_101);
		if (B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_AO22X33_P10_A_R_Z_R_100,`C12T28SOI_LR_AO22X33_P10_A_F_Z_F_100);
		if (B && C && !D) (A +=> Z) = (`C12T28SOI_LR_AO22X33_P10_A_R_Z_R_110,`C12T28SOI_LR_AO22X33_P10_A_F_Z_F_110);
		if (A && !C && D) (B +=> Z) = (`C12T28SOI_LR_AO22X33_P10_B_R_Z_R_101,`C12T28SOI_LR_AO22X33_P10_B_F_Z_F_101);
		if (A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_AO22X33_P10_B_R_Z_R_100,`C12T28SOI_LR_AO22X33_P10_B_F_Z_F_100);
		if (A && C && !D) (B +=> Z) = (`C12T28SOI_LR_AO22X33_P10_B_R_Z_R_110,`C12T28SOI_LR_AO22X33_P10_B_F_Z_F_110);
		if (!A && B && D) (C +=> Z) = (`C12T28SOI_LR_AO22X33_P10_C_R_Z_R_011,`C12T28SOI_LR_AO22X33_P10_C_F_Z_F_011);
		if (!A && !B && D) (C +=> Z) = (`C12T28SOI_LR_AO22X33_P10_C_R_Z_R_001,`C12T28SOI_LR_AO22X33_P10_C_F_Z_F_001);
		if (A && !B && D) (C +=> Z) = (`C12T28SOI_LR_AO22X33_P10_C_R_Z_R_101,`C12T28SOI_LR_AO22X33_P10_C_F_Z_F_101);
		if (!A && B && C) (D +=> Z) = (`C12T28SOI_LR_AO22X33_P10_D_R_Z_R_011,`C12T28SOI_LR_AO22X33_P10_D_F_Z_F_011);
		if (!A && !B && C) (D +=> Z) = (`C12T28SOI_LR_AO22X33_P10_D_R_Z_R_001,`C12T28SOI_LR_AO22X33_P10_D_F_Z_F_001);
		if (A && !B && C) (D +=> Z) = (`C12T28SOI_LR_AO22X33_P10_D_R_Z_R_101,`C12T28SOI_LR_AO22X33_P10_D_F_Z_F_101);


	endspecify

endmodule // C12T28SOI_LR_AO22X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AO22X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AO22X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AO22X8_P10_A_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X8_P10_A_F_Z_F_101 0.1
`define C12T28SOI_LR_AO22X8_P10_A_R_Z_R_100 0.1
`define C12T28SOI_LR_AO22X8_P10_A_F_Z_F_100 0.1
`define C12T28SOI_LR_AO22X8_P10_A_R_Z_R_110 0.1
`define C12T28SOI_LR_AO22X8_P10_A_F_Z_F_110 0.1
`define C12T28SOI_LR_AO22X8_P10_B_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X8_P10_B_F_Z_F_101 0.1
`define C12T28SOI_LR_AO22X8_P10_B_R_Z_R_100 0.1
`define C12T28SOI_LR_AO22X8_P10_B_F_Z_F_100 0.1
`define C12T28SOI_LR_AO22X8_P10_B_R_Z_R_110 0.1
`define C12T28SOI_LR_AO22X8_P10_B_F_Z_F_110 0.1
`define C12T28SOI_LR_AO22X8_P10_C_R_Z_R_011 0.1
`define C12T28SOI_LR_AO22X8_P10_C_F_Z_F_011 0.1
`define C12T28SOI_LR_AO22X8_P10_C_R_Z_R_001 0.1
`define C12T28SOI_LR_AO22X8_P10_C_F_Z_F_001 0.1
`define C12T28SOI_LR_AO22X8_P10_C_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X8_P10_C_F_Z_F_101 0.1
`define C12T28SOI_LR_AO22X8_P10_D_R_Z_R_011 0.1
`define C12T28SOI_LR_AO22X8_P10_D_F_Z_F_011 0.1
`define C12T28SOI_LR_AO22X8_P10_D_R_Z_R_001 0.1
`define C12T28SOI_LR_AO22X8_P10_D_F_Z_F_001 0.1
`define C12T28SOI_LR_AO22X8_P10_D_R_Z_R_101 0.1
`define C12T28SOI_LR_AO22X8_P10_D_F_Z_F_101 0.1

module C12T28SOI_LR_AO22X8_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL1, A, B) ;
	and    U2 (INTERNAL2, C, D) ;
	or   #1 U3 (Z, INTERNAL1, INTERNAL2) ;



	specify

		if (B && !C && D) (A +=> Z) = (`C12T28SOI_LR_AO22X8_P10_A_R_Z_R_101,`C12T28SOI_LR_AO22X8_P10_A_F_Z_F_101);
		if (B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_AO22X8_P10_A_R_Z_R_100,`C12T28SOI_LR_AO22X8_P10_A_F_Z_F_100);
		if (B && C && !D) (A +=> Z) = (`C12T28SOI_LR_AO22X8_P10_A_R_Z_R_110,`C12T28SOI_LR_AO22X8_P10_A_F_Z_F_110);
		if (A && !C && D) (B +=> Z) = (`C12T28SOI_LR_AO22X8_P10_B_R_Z_R_101,`C12T28SOI_LR_AO22X8_P10_B_F_Z_F_101);
		if (A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_AO22X8_P10_B_R_Z_R_100,`C12T28SOI_LR_AO22X8_P10_B_F_Z_F_100);
		if (A && C && !D) (B +=> Z) = (`C12T28SOI_LR_AO22X8_P10_B_R_Z_R_110,`C12T28SOI_LR_AO22X8_P10_B_F_Z_F_110);
		if (!A && B && D) (C +=> Z) = (`C12T28SOI_LR_AO22X8_P10_C_R_Z_R_011,`C12T28SOI_LR_AO22X8_P10_C_F_Z_F_011);
		if (!A && !B && D) (C +=> Z) = (`C12T28SOI_LR_AO22X8_P10_C_R_Z_R_001,`C12T28SOI_LR_AO22X8_P10_C_F_Z_F_001);
		if (A && !B && D) (C +=> Z) = (`C12T28SOI_LR_AO22X8_P10_C_R_Z_R_101,`C12T28SOI_LR_AO22X8_P10_C_F_Z_F_101);
		if (!A && B && C) (D +=> Z) = (`C12T28SOI_LR_AO22X8_P10_D_R_Z_R_011,`C12T28SOI_LR_AO22X8_P10_D_F_Z_F_011);
		if (!A && !B && C) (D +=> Z) = (`C12T28SOI_LR_AO22X8_P10_D_R_Z_R_001,`C12T28SOI_LR_AO22X8_P10_D_F_Z_F_001);
		if (A && !B && C) (D +=> Z) = (`C12T28SOI_LR_AO22X8_P10_D_R_Z_R_101,`C12T28SOI_LR_AO22X8_P10_D_F_Z_F_101);


	endspecify

endmodule // C12T28SOI_LR_AO22X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI112X35_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI112X35_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI112X35_P10_A_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI112X35_P10_A_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI112X35_P10_B_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI112X35_P10_B_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI112X35_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI112X35_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI112X35_P10_C_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI112X35_P10_C_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI112X35_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI112X35_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI112X35_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI112X35_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI112X35_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI112X35_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI112X35_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI112X35_P10_D_F_Z_R_100 0.1

module C12T28SOI_LR_AOI112X35_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI112X35_P10_A_F_Z_R_100,`C12T28SOI_LR_AOI112X35_P10_A_R_Z_F_100);
		if (A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI112X35_P10_B_F_Z_R_100,`C12T28SOI_LR_AOI112X35_P10_B_R_Z_F_100);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI112X35_P10_C_F_Z_R_010,`C12T28SOI_LR_AOI112X35_P10_C_R_Z_F_010);
		if (!A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI112X35_P10_C_F_Z_R_000,`C12T28SOI_LR_AOI112X35_P10_C_R_Z_F_000);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI112X35_P10_C_F_Z_R_100,`C12T28SOI_LR_AOI112X35_P10_C_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI112X35_P10_D_F_Z_R_010,`C12T28SOI_LR_AOI112X35_P10_D_R_Z_F_010);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI112X35_P10_D_F_Z_R_000,`C12T28SOI_LR_AOI112X35_P10_D_R_Z_F_000);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI112X35_P10_D_F_Z_R_100,`C12T28SOI_LR_AOI112X35_P10_D_R_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_AOI112X35_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI112X5_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI112X5_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI112X5_P10_A_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI112X5_P10_A_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI112X5_P10_B_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI112X5_P10_B_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI112X5_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI112X5_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI112X5_P10_C_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI112X5_P10_C_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI112X5_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI112X5_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI112X5_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI112X5_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI112X5_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI112X5_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI112X5_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI112X5_P10_D_F_Z_R_100 0.1

module C12T28SOI_LR_AOI112X5_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI112X5_P10_A_F_Z_R_100,`C12T28SOI_LR_AOI112X5_P10_A_R_Z_F_100);
		if (A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI112X5_P10_B_F_Z_R_100,`C12T28SOI_LR_AOI112X5_P10_B_R_Z_F_100);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI112X5_P10_C_F_Z_R_010,`C12T28SOI_LR_AOI112X5_P10_C_R_Z_F_010);
		if (!A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI112X5_P10_C_F_Z_R_000,`C12T28SOI_LR_AOI112X5_P10_C_R_Z_F_000);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI112X5_P10_C_F_Z_R_100,`C12T28SOI_LR_AOI112X5_P10_C_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI112X5_P10_D_F_Z_R_010,`C12T28SOI_LR_AOI112X5_P10_D_R_Z_F_010);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI112X5_P10_D_F_Z_R_000,`C12T28SOI_LR_AOI112X5_P10_D_R_Z_F_000);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI112X5_P10_D_F_Z_R_100,`C12T28SOI_LR_AOI112X5_P10_D_R_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_AOI112X5_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI12X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI12X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI12X17_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X17_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X17_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X17_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X17_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_AOI12X17_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_AOI12X17_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X17_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X17_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_AOI12X17_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_AOI12X17_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_AOI12X17_P10_A_F_Z_R_10,`C12T28SOI_LR_AOI12X17_P10_A_R_Z_F_10);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_AOI12X17_P10_B_F_Z_R_10,`C12T28SOI_LR_AOI12X17_P10_B_R_Z_F_10);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI12X17_P10_C_F_Z_R_00,`C12T28SOI_LR_AOI12X17_P10_C_R_Z_F_00);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI12X17_P10_C_F_Z_R_10,`C12T28SOI_LR_AOI12X17_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_AOI12X17_P10_C_F_Z_R_01,`C12T28SOI_LR_AOI12X17_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AOI12X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI12X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI12X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI12X33_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X33_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X33_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X33_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X33_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_AOI12X33_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_AOI12X33_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X33_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X33_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_AOI12X33_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_AOI12X33_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_AOI12X33_P10_A_F_Z_R_10,`C12T28SOI_LR_AOI12X33_P10_A_R_Z_F_10);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_AOI12X33_P10_B_F_Z_R_10,`C12T28SOI_LR_AOI12X33_P10_B_R_Z_F_10);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI12X33_P10_C_F_Z_R_00,`C12T28SOI_LR_AOI12X33_P10_C_R_Z_F_00);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI12X33_P10_C_F_Z_R_10,`C12T28SOI_LR_AOI12X33_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_AOI12X33_P10_C_F_Z_R_01,`C12T28SOI_LR_AOI12X33_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AOI12X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI12X44_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI12X44_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI12X44_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X44_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X44_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X44_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X44_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_AOI12X44_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_AOI12X44_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X44_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X44_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_AOI12X44_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_AOI12X44_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_AOI12X44_P10_A_F_Z_R_10,`C12T28SOI_LR_AOI12X44_P10_A_R_Z_F_10);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_AOI12X44_P10_B_F_Z_R_10,`C12T28SOI_LR_AOI12X44_P10_B_R_Z_F_10);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI12X44_P10_C_F_Z_R_00,`C12T28SOI_LR_AOI12X44_P10_C_R_Z_F_00);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI12X44_P10_C_F_Z_R_10,`C12T28SOI_LR_AOI12X44_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_AOI12X44_P10_C_F_Z_R_01,`C12T28SOI_LR_AOI12X44_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AOI12X44_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI12X6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI12X6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI12X6_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X6_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X6_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X6_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X6_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_AOI12X6_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_AOI12X6_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI12X6_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI12X6_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_AOI12X6_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_AOI12X6_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_AOI12X6_P10_A_F_Z_R_10,`C12T28SOI_LR_AOI12X6_P10_A_R_Z_F_10);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_AOI12X6_P10_B_F_Z_R_10,`C12T28SOI_LR_AOI12X6_P10_B_R_Z_F_10);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI12X6_P10_C_F_Z_R_00,`C12T28SOI_LR_AOI12X6_P10_C_R_Z_F_00);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI12X6_P10_C_F_Z_R_10,`C12T28SOI_LR_AOI12X6_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_AOI12X6_P10_C_F_Z_R_01,`C12T28SOI_LR_AOI12X6_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AOI12X6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI13X29_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI13X29_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI13X29_P10_A_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X29_P10_A_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X29_P10_B_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X29_P10_B_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X29_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X29_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_001 0.1

module C12T28SOI_LR_AOI13X29_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B, C) ;
	or    U2 (INTERNAL1, INTERNAL2, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI13X29_P10_A_F_Z_R_110,`C12T28SOI_LR_AOI13X29_P10_A_R_Z_F_110);
		if (A && C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI13X29_P10_B_F_Z_R_110,`C12T28SOI_LR_AOI13X29_P10_B_R_Z_F_110);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI13X29_P10_C_F_Z_R_110,`C12T28SOI_LR_AOI13X29_P10_C_R_Z_F_110);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_110,`C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_110);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_101,`C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_011,`C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_011);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_000,`C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_000);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_100,`C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_010,`C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_010);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI13X29_P10_D_F_Z_R_001,`C12T28SOI_LR_AOI13X29_P10_D_R_Z_F_001);


	endspecify

endmodule // C12T28SOI_LR_AOI13X29_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI13X38_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI13X38_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI13X38_P10_A_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X38_P10_A_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X38_P10_B_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X38_P10_B_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X38_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X38_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_001 0.1

module C12T28SOI_LR_AOI13X38_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B, C) ;
	or    U2 (INTERNAL1, INTERNAL2, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI13X38_P10_A_F_Z_R_110,`C12T28SOI_LR_AOI13X38_P10_A_R_Z_F_110);
		if (A && C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI13X38_P10_B_F_Z_R_110,`C12T28SOI_LR_AOI13X38_P10_B_R_Z_F_110);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI13X38_P10_C_F_Z_R_110,`C12T28SOI_LR_AOI13X38_P10_C_R_Z_F_110);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_110,`C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_110);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_101,`C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_011,`C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_011);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_000,`C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_000);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_100,`C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_010,`C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_010);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI13X38_P10_D_F_Z_R_001,`C12T28SOI_LR_AOI13X38_P10_D_R_Z_F_001);


	endspecify

endmodule // C12T28SOI_LR_AOI13X38_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI13X5_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI13X5_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI13X5_P10_A_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X5_P10_A_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X5_P10_B_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X5_P10_B_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X5_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X5_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_001 0.1

module C12T28SOI_LR_AOI13X5_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B, C) ;
	or    U2 (INTERNAL1, INTERNAL2, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI13X5_P10_A_F_Z_R_110,`C12T28SOI_LR_AOI13X5_P10_A_R_Z_F_110);
		if (A && C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI13X5_P10_B_F_Z_R_110,`C12T28SOI_LR_AOI13X5_P10_B_R_Z_F_110);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI13X5_P10_C_F_Z_R_110,`C12T28SOI_LR_AOI13X5_P10_C_R_Z_F_110);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_110,`C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_110);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_101,`C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_011,`C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_011);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_000,`C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_000);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_100,`C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_010,`C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_010);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI13X5_P10_D_F_Z_R_001,`C12T28SOI_LR_AOI13X5_P10_D_R_Z_F_001);


	endspecify

endmodule // C12T28SOI_LR_AOI13X5_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI211X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI211X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI211X17_P10_A_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X17_P10_A_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI211X17_P10_B_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X17_P10_B_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI211X17_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI211X17_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI211X17_P10_C_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI211X17_P10_C_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI211X17_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X17_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI211X17_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI211X17_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI211X17_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI211X17_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI211X17_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X17_P10_D_F_Z_R_100 0.1

module C12T28SOI_LR_AOI211X17_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI211X17_P10_A_F_Z_R_100,`C12T28SOI_LR_AOI211X17_P10_A_R_Z_F_100);
		if (A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI211X17_P10_B_F_Z_R_100,`C12T28SOI_LR_AOI211X17_P10_B_R_Z_F_100);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI211X17_P10_C_F_Z_R_010,`C12T28SOI_LR_AOI211X17_P10_C_R_Z_F_010);
		if (!A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI211X17_P10_C_F_Z_R_000,`C12T28SOI_LR_AOI211X17_P10_C_R_Z_F_000);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI211X17_P10_C_F_Z_R_100,`C12T28SOI_LR_AOI211X17_P10_C_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI211X17_P10_D_F_Z_R_010,`C12T28SOI_LR_AOI211X17_P10_D_R_Z_F_010);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI211X17_P10_D_F_Z_R_000,`C12T28SOI_LR_AOI211X17_P10_D_R_Z_F_000);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI211X17_P10_D_F_Z_R_100,`C12T28SOI_LR_AOI211X17_P10_D_R_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_AOI211X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI211X34_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI211X34_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI211X34_P10_A_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X34_P10_A_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI211X34_P10_B_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X34_P10_B_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI211X34_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI211X34_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI211X34_P10_C_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI211X34_P10_C_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI211X34_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X34_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI211X34_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI211X34_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI211X34_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI211X34_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI211X34_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X34_P10_D_F_Z_R_100 0.1

module C12T28SOI_LR_AOI211X34_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI211X34_P10_A_F_Z_R_100,`C12T28SOI_LR_AOI211X34_P10_A_R_Z_F_100);
		if (A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI211X34_P10_B_F_Z_R_100,`C12T28SOI_LR_AOI211X34_P10_B_R_Z_F_100);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI211X34_P10_C_F_Z_R_010,`C12T28SOI_LR_AOI211X34_P10_C_R_Z_F_010);
		if (!A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI211X34_P10_C_F_Z_R_000,`C12T28SOI_LR_AOI211X34_P10_C_R_Z_F_000);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI211X34_P10_C_F_Z_R_100,`C12T28SOI_LR_AOI211X34_P10_C_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI211X34_P10_D_F_Z_R_010,`C12T28SOI_LR_AOI211X34_P10_D_R_Z_F_010);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI211X34_P10_D_F_Z_R_000,`C12T28SOI_LR_AOI211X34_P10_D_R_Z_F_000);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI211X34_P10_D_F_Z_R_100,`C12T28SOI_LR_AOI211X34_P10_D_R_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_AOI211X34_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI211X4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI211X4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI211X4_P10_A_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X4_P10_A_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI211X4_P10_B_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X4_P10_B_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI211X4_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI211X4_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI211X4_P10_C_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI211X4_P10_C_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI211X4_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X4_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI211X4_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_AOI211X4_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_AOI211X4_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_AOI211X4_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_AOI211X4_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI211X4_P10_D_F_Z_R_100 0.1

module C12T28SOI_LR_AOI211X4_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI211X4_P10_A_F_Z_R_100,`C12T28SOI_LR_AOI211X4_P10_A_R_Z_F_100);
		if (A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI211X4_P10_B_F_Z_R_100,`C12T28SOI_LR_AOI211X4_P10_B_R_Z_F_100);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI211X4_P10_C_F_Z_R_010,`C12T28SOI_LR_AOI211X4_P10_C_R_Z_F_010);
		if (!A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI211X4_P10_C_F_Z_R_000,`C12T28SOI_LR_AOI211X4_P10_C_R_Z_F_000);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_AOI211X4_P10_C_F_Z_R_100,`C12T28SOI_LR_AOI211X4_P10_C_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI211X4_P10_D_F_Z_R_010,`C12T28SOI_LR_AOI211X4_P10_D_R_Z_F_010);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI211X4_P10_D_F_Z_R_000,`C12T28SOI_LR_AOI211X4_P10_D_R_Z_F_000);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_AOI211X4_P10_D_F_Z_R_100,`C12T28SOI_LR_AOI211X4_P10_D_R_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_AOI211X4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI21X11_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI21X11_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI21X11_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X11_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X11_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X11_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X11_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_AOI21X11_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_AOI21X11_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X11_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X11_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_AOI21X11_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_AOI21X11_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_AOI21X11_P10_A_F_Z_R_10,`C12T28SOI_LR_AOI21X11_P10_A_R_Z_F_10);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_AOI21X11_P10_B_F_Z_R_10,`C12T28SOI_LR_AOI21X11_P10_B_R_Z_F_10);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI21X11_P10_C_F_Z_R_00,`C12T28SOI_LR_AOI21X11_P10_C_R_Z_F_00);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI21X11_P10_C_F_Z_R_10,`C12T28SOI_LR_AOI21X11_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_AOI21X11_P10_C_F_Z_R_01,`C12T28SOI_LR_AOI21X11_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AOI21X11_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI21X16_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI21X16_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI21X16_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X16_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X16_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X16_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X16_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_AOI21X16_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_AOI21X16_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X16_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X16_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_AOI21X16_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_AOI21X16_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_AOI21X16_P10_A_F_Z_R_10,`C12T28SOI_LR_AOI21X16_P10_A_R_Z_F_10);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_AOI21X16_P10_B_F_Z_R_10,`C12T28SOI_LR_AOI21X16_P10_B_R_Z_F_10);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI21X16_P10_C_F_Z_R_00,`C12T28SOI_LR_AOI21X16_P10_C_R_Z_F_00);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI21X16_P10_C_F_Z_R_10,`C12T28SOI_LR_AOI21X16_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_AOI21X16_P10_C_F_Z_R_01,`C12T28SOI_LR_AOI21X16_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AOI21X16_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI21X23_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI21X23_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI21X23_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X23_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X23_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X23_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X23_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_AOI21X23_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_AOI21X23_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X23_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X23_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_AOI21X23_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_AOI21X23_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_AOI21X23_P10_A_F_Z_R_10,`C12T28SOI_LR_AOI21X23_P10_A_R_Z_F_10);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_AOI21X23_P10_B_F_Z_R_10,`C12T28SOI_LR_AOI21X23_P10_B_R_Z_F_10);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI21X23_P10_C_F_Z_R_00,`C12T28SOI_LR_AOI21X23_P10_C_R_Z_F_00);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI21X23_P10_C_F_Z_R_10,`C12T28SOI_LR_AOI21X23_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_AOI21X23_P10_C_F_Z_R_01,`C12T28SOI_LR_AOI21X23_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AOI21X23_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI21X46_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI21X46_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI21X46_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X46_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X46_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X46_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X46_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_AOI21X46_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_AOI21X46_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X46_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X46_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_AOI21X46_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_AOI21X46_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_AOI21X46_P10_A_F_Z_R_10,`C12T28SOI_LR_AOI21X46_P10_A_R_Z_F_10);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_AOI21X46_P10_B_F_Z_R_10,`C12T28SOI_LR_AOI21X46_P10_B_R_Z_F_10);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI21X46_P10_C_F_Z_R_00,`C12T28SOI_LR_AOI21X46_P10_C_R_Z_F_00);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI21X46_P10_C_F_Z_R_10,`C12T28SOI_LR_AOI21X46_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_AOI21X46_P10_C_F_Z_R_01,`C12T28SOI_LR_AOI21X46_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AOI21X46_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI21X6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI21X6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI21X6_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X6_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X6_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X6_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X6_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_AOI21X6_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_AOI21X6_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_AOI21X6_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_AOI21X6_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_AOI21X6_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_AOI21X6_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_AOI21X6_P10_A_F_Z_R_10,`C12T28SOI_LR_AOI21X6_P10_A_R_Z_F_10);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_AOI21X6_P10_B_F_Z_R_10,`C12T28SOI_LR_AOI21X6_P10_B_R_Z_F_10);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI21X6_P10_C_F_Z_R_00,`C12T28SOI_LR_AOI21X6_P10_C_R_Z_F_00);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_AOI21X6_P10_C_F_Z_R_10,`C12T28SOI_LR_AOI21X6_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_AOI21X6_P10_C_F_Z_R_01,`C12T28SOI_LR_AOI21X6_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_AOI21X6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI222X13_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI222X13_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_11001 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_11001 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_11010 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_11010 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_11000 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_11000 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10000 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10000 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10010 0.1
`define C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10010 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_11001 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_11001 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_11010 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_11010 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_11000 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_11000 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10000 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10000 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10010 0.1
`define C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10010 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_01100 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_01100 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_01110 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_01110 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_00100 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_00100 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_00110 0.1
`define C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_00110 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_01100 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_01100 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_01110 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_01110 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_00100 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_00100 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_00110 0.1
`define C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_00110 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_10011 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_10011 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_01001 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_01001 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_01011 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_01011 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_00011 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_00011 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_00001 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_00001 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_10011 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_10011 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_01001 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_01001 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_01011 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_01011 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_00011 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_00011 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_00001 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_00001 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_00101 0.1

module C12T28SOI_LR_AOI222X13_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	and    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL3, C, D) ;
	and    U3 (INTERNAL4, E, F) ;
	or    U4 (INTERNAL1, INTERNAL2, INTERNAL3, INTERNAL4) ;
	not   #1 U5 (Z, INTERNAL1) ;



	specify

		if (B && C && !D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_11001,`C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_11001);
		if (B && C && !D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_11010,`C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_11010);
		if (B && !C && D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10100,`C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10100);
		if (B && !C && D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10110,`C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10110);
		if (B && !C && D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10101,`C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10101);
		if (B && C && !D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_11000,`C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_11000);
		if (B && !C && !D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10001,`C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10001);
		if (B && !C && !D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10000,`C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10000);
		if (B && !C && !D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_A_F_Z_R_10010,`C12T28SOI_LR_AOI222X13_P10_A_R_Z_F_10010);
		if (A && C && !D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_11001,`C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_11001);
		if (A && C && !D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_11010,`C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_11010);
		if (A && !C && D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10100,`C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10100);
		if (A && !C && D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10110,`C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10110);
		if (A && !C && D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10101,`C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10101);
		if (A && C && !D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_11000,`C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_11000);
		if (A && !C && !D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10001,`C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10001);
		if (A && !C && !D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10000,`C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10000);
		if (A && !C && !D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_B_F_Z_R_10010,`C12T28SOI_LR_AOI222X13_P10_B_R_Z_F_10010);
		if (A && !B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_10101,`C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_10101);
		if (A && !B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_10110,`C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_10110);
		if (!A && B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_01100,`C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_01100);
		if (!A && B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_01110,`C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_01110);
		if (!A && B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_01101,`C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_01101);
		if (A && !B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_10100,`C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_10100);
		if (!A && !B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_00101,`C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_00101);
		if (!A && !B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_00100,`C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_00100);
		if (!A && !B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_C_F_Z_R_00110,`C12T28SOI_LR_AOI222X13_P10_C_R_Z_F_00110);
		if (A && !B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_10101,`C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_10101);
		if (A && !B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_10110,`C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_10110);
		if (!A && B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_01100,`C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_01100);
		if (!A && B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_01110,`C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_01110);
		if (!A && B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_01101,`C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_01101);
		if (A && !B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_10100,`C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_10100);
		if (!A && !B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_00101,`C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_00101);
		if (!A && !B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_00100,`C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_00100);
		if (!A && !B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_D_F_Z_R_00110,`C12T28SOI_LR_AOI222X13_P10_D_R_Z_F_00110);
		if (A && !B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_10011,`C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_10011);
		if (A && !B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_10101,`C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_10101);
		if (!A && B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_01001,`C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_01001);
		if (!A && B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_01101,`C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_01101);
		if (!A && B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_01011,`C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_01011);
		if (A && !B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_10001,`C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_10001);
		if (!A && !B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_00011,`C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_00011);
		if (!A && !B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_00001,`C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_00001);
		if (!A && !B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_E_F_Z_R_00101,`C12T28SOI_LR_AOI222X13_P10_E_R_Z_F_00101);
		if (A && !B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_10011,`C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_10011);
		if (A && !B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_10101,`C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_10101);
		if (!A && B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_01001,`C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_01001);
		if (!A && B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_01101,`C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_01101);
		if (!A && B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_01011,`C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_01011);
		if (A && !B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_10001,`C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_10001);
		if (!A && !B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_00011,`C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_00011);
		if (!A && !B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_00001,`C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_00001);
		if (!A && !B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X13_P10_F_F_Z_R_00101,`C12T28SOI_LR_AOI222X13_P10_F_R_Z_F_00101);


	endspecify

endmodule // C12T28SOI_LR_AOI222X13_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI222X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI222X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_11001 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_11001 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_11010 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_11010 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_11000 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_11000 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10000 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10000 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10010 0.1
`define C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10010 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_11001 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_11001 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_11010 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_11010 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_11000 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_11000 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10000 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10000 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10010 0.1
`define C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10010 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_01100 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_01100 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_01110 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_01110 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_00100 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_00100 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_00110 0.1
`define C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_00110 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_01100 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_01100 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_01110 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_01110 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_00100 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_00100 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_00110 0.1
`define C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_00110 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_10011 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_10011 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_01001 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_01001 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_01011 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_01011 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_00011 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_00011 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_00001 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_00001 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_10011 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_10011 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_01001 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_01001 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_01011 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_01011 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_00011 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_00011 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_00001 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_00001 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_00101 0.1

module C12T28SOI_LR_AOI222X17_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	and    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL3, C, D) ;
	and    U3 (INTERNAL4, E, F) ;
	or    U4 (INTERNAL1, INTERNAL2, INTERNAL3, INTERNAL4) ;
	not   #1 U5 (Z, INTERNAL1) ;



	specify

		if (B && C && !D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_11001,`C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_11001);
		if (B && C && !D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_11010,`C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_11010);
		if (B && !C && D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10100,`C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10100);
		if (B && !C && D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10110,`C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10110);
		if (B && !C && D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10101,`C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10101);
		if (B && C && !D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_11000,`C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_11000);
		if (B && !C && !D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10001,`C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10001);
		if (B && !C && !D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10000,`C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10000);
		if (B && !C && !D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_A_F_Z_R_10010,`C12T28SOI_LR_AOI222X17_P10_A_R_Z_F_10010);
		if (A && C && !D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_11001,`C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_11001);
		if (A && C && !D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_11010,`C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_11010);
		if (A && !C && D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10100,`C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10100);
		if (A && !C && D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10110,`C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10110);
		if (A && !C && D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10101,`C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10101);
		if (A && C && !D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_11000,`C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_11000);
		if (A && !C && !D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10001,`C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10001);
		if (A && !C && !D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10000,`C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10000);
		if (A && !C && !D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_B_F_Z_R_10010,`C12T28SOI_LR_AOI222X17_P10_B_R_Z_F_10010);
		if (A && !B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_10101,`C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_10101);
		if (A && !B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_10110,`C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_10110);
		if (!A && B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_01100,`C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_01100);
		if (!A && B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_01110,`C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_01110);
		if (!A && B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_01101,`C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_01101);
		if (A && !B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_10100,`C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_10100);
		if (!A && !B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_00101,`C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_00101);
		if (!A && !B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_00100,`C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_00100);
		if (!A && !B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_C_F_Z_R_00110,`C12T28SOI_LR_AOI222X17_P10_C_R_Z_F_00110);
		if (A && !B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_10101,`C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_10101);
		if (A && !B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_10110,`C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_10110);
		if (!A && B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_01100,`C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_01100);
		if (!A && B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_01110,`C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_01110);
		if (!A && B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_01101,`C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_01101);
		if (A && !B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_10100,`C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_10100);
		if (!A && !B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_00101,`C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_00101);
		if (!A && !B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_00100,`C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_00100);
		if (!A && !B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_D_F_Z_R_00110,`C12T28SOI_LR_AOI222X17_P10_D_R_Z_F_00110);
		if (A && !B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_10011,`C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_10011);
		if (A && !B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_10101,`C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_10101);
		if (!A && B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_01001,`C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_01001);
		if (!A && B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_01101,`C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_01101);
		if (!A && B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_01011,`C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_01011);
		if (A && !B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_10001,`C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_10001);
		if (!A && !B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_00011,`C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_00011);
		if (!A && !B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_00001,`C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_00001);
		if (!A && !B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_E_F_Z_R_00101,`C12T28SOI_LR_AOI222X17_P10_E_R_Z_F_00101);
		if (A && !B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_10011,`C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_10011);
		if (A && !B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_10101,`C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_10101);
		if (!A && B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_01001,`C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_01001);
		if (!A && B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_01101,`C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_01101);
		if (!A && B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_01011,`C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_01011);
		if (A && !B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_10001,`C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_10001);
		if (!A && !B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_00011,`C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_00011);
		if (!A && !B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_00001,`C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_00001);
		if (!A && !B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X17_P10_F_F_Z_R_00101,`C12T28SOI_LR_AOI222X17_P10_F_R_Z_F_00101);


	endspecify

endmodule // C12T28SOI_LR_AOI222X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI222X4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI222X4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_11001 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_11001 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_11010 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_11010 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_11000 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_11000 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10000 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10000 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10010 0.1
`define C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10010 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_11001 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_11001 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_11010 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_11010 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_11000 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_11000 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10000 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10000 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10010 0.1
`define C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10010 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_01100 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_01100 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_01110 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_01110 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_00100 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_00100 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_00110 0.1
`define C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_00110 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_01100 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_01100 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_01110 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_01110 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_00100 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_00100 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_00110 0.1
`define C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_00110 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_10011 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_10011 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_01001 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_01001 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_01011 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_01011 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_00011 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_00011 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_00001 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_00001 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_10011 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_10011 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_01001 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_01001 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_01011 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_01011 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_00011 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_00011 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_00001 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_00001 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_00101 0.1

module C12T28SOI_LR_AOI222X4_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	and    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL3, C, D) ;
	and    U3 (INTERNAL4, E, F) ;
	or    U4 (INTERNAL1, INTERNAL2, INTERNAL3, INTERNAL4) ;
	not   #1 U5 (Z, INTERNAL1) ;



	specify

		if (B && C && !D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_11001,`C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_11001);
		if (B && C && !D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_11010,`C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_11010);
		if (B && !C && D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10100,`C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10100);
		if (B && !C && D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10110,`C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10110);
		if (B && !C && D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10101,`C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10101);
		if (B && C && !D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_11000,`C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_11000);
		if (B && !C && !D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10001,`C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10001);
		if (B && !C && !D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10000,`C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10000);
		if (B && !C && !D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_A_F_Z_R_10010,`C12T28SOI_LR_AOI222X4_P10_A_R_Z_F_10010);
		if (A && C && !D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_11001,`C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_11001);
		if (A && C && !D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_11010,`C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_11010);
		if (A && !C && D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10100,`C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10100);
		if (A && !C && D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10110,`C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10110);
		if (A && !C && D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10101,`C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10101);
		if (A && C && !D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_11000,`C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_11000);
		if (A && !C && !D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10001,`C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10001);
		if (A && !C && !D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10000,`C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10000);
		if (A && !C && !D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_B_F_Z_R_10010,`C12T28SOI_LR_AOI222X4_P10_B_R_Z_F_10010);
		if (A && !B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_10101,`C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_10101);
		if (A && !B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_10110,`C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_10110);
		if (!A && B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_01100,`C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_01100);
		if (!A && B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_01110,`C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_01110);
		if (!A && B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_01101,`C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_01101);
		if (A && !B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_10100,`C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_10100);
		if (!A && !B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_00101,`C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_00101);
		if (!A && !B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_00100,`C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_00100);
		if (!A && !B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_C_F_Z_R_00110,`C12T28SOI_LR_AOI222X4_P10_C_R_Z_F_00110);
		if (A && !B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_10101,`C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_10101);
		if (A && !B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_10110,`C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_10110);
		if (!A && B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_01100,`C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_01100);
		if (!A && B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_01110,`C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_01110);
		if (!A && B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_01101,`C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_01101);
		if (A && !B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_10100,`C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_10100);
		if (!A && !B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_00101,`C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_00101);
		if (!A && !B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_00100,`C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_00100);
		if (!A && !B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_D_F_Z_R_00110,`C12T28SOI_LR_AOI222X4_P10_D_R_Z_F_00110);
		if (A && !B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_10011,`C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_10011);
		if (A && !B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_10101,`C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_10101);
		if (!A && B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_01001,`C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_01001);
		if (!A && B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_01101,`C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_01101);
		if (!A && B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_01011,`C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_01011);
		if (A && !B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_10001,`C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_10001);
		if (!A && !B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_00011,`C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_00011);
		if (!A && !B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_00001,`C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_00001);
		if (!A && !B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_E_F_Z_R_00101,`C12T28SOI_LR_AOI222X4_P10_E_R_Z_F_00101);
		if (A && !B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_10011,`C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_10011);
		if (A && !B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_10101,`C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_10101);
		if (!A && B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_01001,`C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_01001);
		if (!A && B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_01101,`C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_01101);
		if (!A && B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_01011,`C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_01011);
		if (A && !B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_10001,`C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_10001);
		if (!A && !B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_00011,`C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_00011);
		if (!A && !B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_00001,`C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_00001);
		if (!A && !B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X4_P10_F_F_Z_R_00101,`C12T28SOI_LR_AOI222X4_P10_F_R_Z_F_00101);


	endspecify

endmodule // C12T28SOI_LR_AOI222X4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI222X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI222X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_11001 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_11001 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_11010 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_11010 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_11000 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_11000 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10000 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10000 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10010 0.1
`define C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10010 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_11001 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_11001 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_11010 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_11010 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_11000 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_11000 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10000 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10000 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10010 0.1
`define C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10010 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_01100 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_01100 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_01110 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_01110 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_00100 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_00100 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_00110 0.1
`define C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_00110 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_10110 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_10110 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_01100 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_01100 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_01110 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_01110 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_10100 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_10100 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_00100 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_00100 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_00110 0.1
`define C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_00110 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_10011 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_10011 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_01001 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_01001 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_01011 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_01011 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_00011 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_00011 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_00001 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_00001 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_00101 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_10011 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_10011 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_10101 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_01001 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_01001 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_01101 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_01101 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_01011 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_01011 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_10001 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_10001 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_00011 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_00011 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_00001 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_00001 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_00101 0.1
`define C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_00101 0.1

module C12T28SOI_LR_AOI222X8_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	and    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL3, C, D) ;
	and    U3 (INTERNAL4, E, F) ;
	or    U4 (INTERNAL1, INTERNAL2, INTERNAL3, INTERNAL4) ;
	not   #1 U5 (Z, INTERNAL1) ;



	specify

		if (B && C && !D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_11001,`C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_11001);
		if (B && C && !D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_11010,`C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_11010);
		if (B && !C && D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10100,`C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10100);
		if (B && !C && D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10110,`C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10110);
		if (B && !C && D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10101,`C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10101);
		if (B && C && !D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_11000,`C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_11000);
		if (B && !C && !D && !E && F) (A -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10001,`C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10001);
		if (B && !C && !D && !E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10000,`C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10000);
		if (B && !C && !D && E && !F) (A -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_A_F_Z_R_10010,`C12T28SOI_LR_AOI222X8_P10_A_R_Z_F_10010);
		if (A && C && !D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_11001,`C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_11001);
		if (A && C && !D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_11010,`C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_11010);
		if (A && !C && D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10100,`C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10100);
		if (A && !C && D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10110,`C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10110);
		if (A && !C && D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10101,`C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10101);
		if (A && C && !D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_11000,`C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_11000);
		if (A && !C && !D && !E && F) (B -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10001,`C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10001);
		if (A && !C && !D && !E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10000,`C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10000);
		if (A && !C && !D && E && !F) (B -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_B_F_Z_R_10010,`C12T28SOI_LR_AOI222X8_P10_B_R_Z_F_10010);
		if (A && !B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_10101,`C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_10101);
		if (A && !B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_10110,`C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_10110);
		if (!A && B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_01100,`C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_01100);
		if (!A && B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_01110,`C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_01110);
		if (!A && B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_01101,`C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_01101);
		if (A && !B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_10100,`C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_10100);
		if (!A && !B && D && !E && F) (C -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_00101,`C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_00101);
		if (!A && !B && D && !E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_00100,`C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_00100);
		if (!A && !B && D && E && !F) (C -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_C_F_Z_R_00110,`C12T28SOI_LR_AOI222X8_P10_C_R_Z_F_00110);
		if (A && !B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_10101,`C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_10101);
		if (A && !B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_10110,`C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_10110);
		if (!A && B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_01100,`C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_01100);
		if (!A && B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_01110,`C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_01110);
		if (!A && B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_01101,`C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_01101);
		if (A && !B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_10100,`C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_10100);
		if (!A && !B && C && !E && F) (D -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_00101,`C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_00101);
		if (!A && !B && C && !E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_00100,`C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_00100);
		if (!A && !B && C && E && !F) (D -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_D_F_Z_R_00110,`C12T28SOI_LR_AOI222X8_P10_D_R_Z_F_00110);
		if (A && !B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_10011,`C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_10011);
		if (A && !B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_10101,`C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_10101);
		if (!A && B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_01001,`C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_01001);
		if (!A && B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_01101,`C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_01101);
		if (!A && B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_01011,`C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_01011);
		if (A && !B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_10001,`C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_10001);
		if (!A && !B && !C && D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_00011,`C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_00011);
		if (!A && !B && !C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_00001,`C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_00001);
		if (!A && !B && C && !D && F) (E -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_E_F_Z_R_00101,`C12T28SOI_LR_AOI222X8_P10_E_R_Z_F_00101);
		if (A && !B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_10011,`C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_10011);
		if (A && !B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_10101,`C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_10101);
		if (!A && B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_01001,`C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_01001);
		if (!A && B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_01101,`C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_01101);
		if (!A && B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_01011,`C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_01011);
		if (A && !B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_10001,`C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_10001);
		if (!A && !B && !C && D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_00011,`C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_00011);
		if (!A && !B && !C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_00001,`C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_00001);
		if (!A && !B && C && !D && E) (F -=> Z) = (`C12T28SOI_LR_AOI222X8_P10_F_F_Z_R_00101,`C12T28SOI_LR_AOI222X8_P10_F_R_Z_F_00101);


	endspecify

endmodule // C12T28SOI_LR_AOI222X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI22X10_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI22X10_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI22X10_P10_A_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X10_P10_A_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X10_P10_A_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI22X10_P10_A_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI22X10_P10_A_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI22X10_P10_A_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI22X10_P10_B_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X10_P10_B_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X10_P10_B_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI22X10_P10_B_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI22X10_P10_B_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI22X10_P10_B_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI22X10_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI22X10_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI22X10_P10_C_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI22X10_P10_C_F_Z_R_001 0.1
`define C12T28SOI_LR_AOI22X10_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X10_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X10_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI22X10_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI22X10_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI22X10_P10_D_F_Z_R_001 0.1
`define C12T28SOI_LR_AOI22X10_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X10_P10_D_F_Z_R_101 0.1

module C12T28SOI_LR_AOI22X10_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL3, C, D) ;
	or    U3 (INTERNAL1, INTERNAL2, INTERNAL3) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (B && !C && D) (A -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_A_F_Z_R_101,`C12T28SOI_LR_AOI22X10_P10_A_R_Z_F_101);
		if (B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_A_F_Z_R_100,`C12T28SOI_LR_AOI22X10_P10_A_R_Z_F_100);
		if (B && C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_A_F_Z_R_110,`C12T28SOI_LR_AOI22X10_P10_A_R_Z_F_110);
		if (A && !C && D) (B -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_B_F_Z_R_101,`C12T28SOI_LR_AOI22X10_P10_B_R_Z_F_101);
		if (A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_B_F_Z_R_100,`C12T28SOI_LR_AOI22X10_P10_B_R_Z_F_100);
		if (A && C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_B_F_Z_R_110,`C12T28SOI_LR_AOI22X10_P10_B_R_Z_F_110);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_C_F_Z_R_011,`C12T28SOI_LR_AOI22X10_P10_C_R_Z_F_011);
		if (!A && !B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_C_F_Z_R_001,`C12T28SOI_LR_AOI22X10_P10_C_R_Z_F_001);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_C_F_Z_R_101,`C12T28SOI_LR_AOI22X10_P10_C_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_D_F_Z_R_011,`C12T28SOI_LR_AOI22X10_P10_D_R_Z_F_011);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_D_F_Z_R_001,`C12T28SOI_LR_AOI22X10_P10_D_R_Z_F_001);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X10_P10_D_F_Z_R_101,`C12T28SOI_LR_AOI22X10_P10_D_R_Z_F_101);


	endspecify

endmodule // C12T28SOI_LR_AOI22X10_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI22X16_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI22X16_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI22X16_P10_A_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X16_P10_A_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X16_P10_A_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI22X16_P10_A_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI22X16_P10_A_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI22X16_P10_A_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI22X16_P10_B_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X16_P10_B_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X16_P10_B_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI22X16_P10_B_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI22X16_P10_B_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI22X16_P10_B_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI22X16_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI22X16_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI22X16_P10_C_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI22X16_P10_C_F_Z_R_001 0.1
`define C12T28SOI_LR_AOI22X16_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X16_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X16_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI22X16_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI22X16_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI22X16_P10_D_F_Z_R_001 0.1
`define C12T28SOI_LR_AOI22X16_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X16_P10_D_F_Z_R_101 0.1

module C12T28SOI_LR_AOI22X16_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL3, C, D) ;
	or    U3 (INTERNAL1, INTERNAL2, INTERNAL3) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (B && !C && D) (A -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_A_F_Z_R_101,`C12T28SOI_LR_AOI22X16_P10_A_R_Z_F_101);
		if (B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_A_F_Z_R_100,`C12T28SOI_LR_AOI22X16_P10_A_R_Z_F_100);
		if (B && C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_A_F_Z_R_110,`C12T28SOI_LR_AOI22X16_P10_A_R_Z_F_110);
		if (A && !C && D) (B -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_B_F_Z_R_101,`C12T28SOI_LR_AOI22X16_P10_B_R_Z_F_101);
		if (A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_B_F_Z_R_100,`C12T28SOI_LR_AOI22X16_P10_B_R_Z_F_100);
		if (A && C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_B_F_Z_R_110,`C12T28SOI_LR_AOI22X16_P10_B_R_Z_F_110);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_C_F_Z_R_011,`C12T28SOI_LR_AOI22X16_P10_C_R_Z_F_011);
		if (!A && !B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_C_F_Z_R_001,`C12T28SOI_LR_AOI22X16_P10_C_R_Z_F_001);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_C_F_Z_R_101,`C12T28SOI_LR_AOI22X16_P10_C_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_D_F_Z_R_011,`C12T28SOI_LR_AOI22X16_P10_D_R_Z_F_011);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_D_F_Z_R_001,`C12T28SOI_LR_AOI22X16_P10_D_R_Z_F_001);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X16_P10_D_F_Z_R_101,`C12T28SOI_LR_AOI22X16_P10_D_R_Z_F_101);


	endspecify

endmodule // C12T28SOI_LR_AOI22X16_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI22X21_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI22X21_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI22X21_P10_A_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X21_P10_A_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X21_P10_A_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI22X21_P10_A_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI22X21_P10_A_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI22X21_P10_A_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI22X21_P10_B_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X21_P10_B_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X21_P10_B_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI22X21_P10_B_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI22X21_P10_B_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI22X21_P10_B_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI22X21_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI22X21_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI22X21_P10_C_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI22X21_P10_C_F_Z_R_001 0.1
`define C12T28SOI_LR_AOI22X21_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X21_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X21_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI22X21_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI22X21_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI22X21_P10_D_F_Z_R_001 0.1
`define C12T28SOI_LR_AOI22X21_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X21_P10_D_F_Z_R_101 0.1

module C12T28SOI_LR_AOI22X21_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL3, C, D) ;
	or    U3 (INTERNAL1, INTERNAL2, INTERNAL3) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (B && !C && D) (A -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_A_F_Z_R_101,`C12T28SOI_LR_AOI22X21_P10_A_R_Z_F_101);
		if (B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_A_F_Z_R_100,`C12T28SOI_LR_AOI22X21_P10_A_R_Z_F_100);
		if (B && C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_A_F_Z_R_110,`C12T28SOI_LR_AOI22X21_P10_A_R_Z_F_110);
		if (A && !C && D) (B -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_B_F_Z_R_101,`C12T28SOI_LR_AOI22X21_P10_B_R_Z_F_101);
		if (A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_B_F_Z_R_100,`C12T28SOI_LR_AOI22X21_P10_B_R_Z_F_100);
		if (A && C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_B_F_Z_R_110,`C12T28SOI_LR_AOI22X21_P10_B_R_Z_F_110);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_C_F_Z_R_011,`C12T28SOI_LR_AOI22X21_P10_C_R_Z_F_011);
		if (!A && !B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_C_F_Z_R_001,`C12T28SOI_LR_AOI22X21_P10_C_R_Z_F_001);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_C_F_Z_R_101,`C12T28SOI_LR_AOI22X21_P10_C_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_D_F_Z_R_011,`C12T28SOI_LR_AOI22X21_P10_D_R_Z_F_011);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_D_F_Z_R_001,`C12T28SOI_LR_AOI22X21_P10_D_R_Z_F_001);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X21_P10_D_F_Z_R_101,`C12T28SOI_LR_AOI22X21_P10_D_R_Z_F_101);


	endspecify

endmodule // C12T28SOI_LR_AOI22X21_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI22X42_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI22X42_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI22X42_P10_A_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X42_P10_A_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X42_P10_A_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI22X42_P10_A_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI22X42_P10_A_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI22X42_P10_A_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI22X42_P10_B_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X42_P10_B_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X42_P10_B_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI22X42_P10_B_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI22X42_P10_B_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI22X42_P10_B_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI22X42_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI22X42_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI22X42_P10_C_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI22X42_P10_C_F_Z_R_001 0.1
`define C12T28SOI_LR_AOI22X42_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X42_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X42_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI22X42_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI22X42_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI22X42_P10_D_F_Z_R_001 0.1
`define C12T28SOI_LR_AOI22X42_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X42_P10_D_F_Z_R_101 0.1

module C12T28SOI_LR_AOI22X42_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL3, C, D) ;
	or    U3 (INTERNAL1, INTERNAL2, INTERNAL3) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (B && !C && D) (A -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_A_F_Z_R_101,`C12T28SOI_LR_AOI22X42_P10_A_R_Z_F_101);
		if (B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_A_F_Z_R_100,`C12T28SOI_LR_AOI22X42_P10_A_R_Z_F_100);
		if (B && C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_A_F_Z_R_110,`C12T28SOI_LR_AOI22X42_P10_A_R_Z_F_110);
		if (A && !C && D) (B -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_B_F_Z_R_101,`C12T28SOI_LR_AOI22X42_P10_B_R_Z_F_101);
		if (A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_B_F_Z_R_100,`C12T28SOI_LR_AOI22X42_P10_B_R_Z_F_100);
		if (A && C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_B_F_Z_R_110,`C12T28SOI_LR_AOI22X42_P10_B_R_Z_F_110);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_C_F_Z_R_011,`C12T28SOI_LR_AOI22X42_P10_C_R_Z_F_011);
		if (!A && !B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_C_F_Z_R_001,`C12T28SOI_LR_AOI22X42_P10_C_R_Z_F_001);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_C_F_Z_R_101,`C12T28SOI_LR_AOI22X42_P10_C_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_D_F_Z_R_011,`C12T28SOI_LR_AOI22X42_P10_D_R_Z_F_011);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_D_F_Z_R_001,`C12T28SOI_LR_AOI22X42_P10_D_R_Z_F_001);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X42_P10_D_F_Z_R_101,`C12T28SOI_LR_AOI22X42_P10_D_R_Z_F_101);


	endspecify

endmodule // C12T28SOI_LR_AOI22X42_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_AOI22X4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_AOI22X4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_AOI22X4_P10_A_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X4_P10_A_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X4_P10_A_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI22X4_P10_A_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI22X4_P10_A_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI22X4_P10_A_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI22X4_P10_B_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X4_P10_B_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X4_P10_B_R_Z_F_100 0.1
`define C12T28SOI_LR_AOI22X4_P10_B_F_Z_R_100 0.1
`define C12T28SOI_LR_AOI22X4_P10_B_R_Z_F_110 0.1
`define C12T28SOI_LR_AOI22X4_P10_B_F_Z_R_110 0.1
`define C12T28SOI_LR_AOI22X4_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI22X4_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI22X4_P10_C_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI22X4_P10_C_F_Z_R_001 0.1
`define C12T28SOI_LR_AOI22X4_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X4_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_AOI22X4_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_AOI22X4_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_AOI22X4_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_AOI22X4_P10_D_F_Z_R_001 0.1
`define C12T28SOI_LR_AOI22X4_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_AOI22X4_P10_D_F_Z_R_101 0.1

module C12T28SOI_LR_AOI22X4_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL3, C, D) ;
	or    U3 (INTERNAL1, INTERNAL2, INTERNAL3) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (B && !C && D) (A -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_A_F_Z_R_101,`C12T28SOI_LR_AOI22X4_P10_A_R_Z_F_101);
		if (B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_A_F_Z_R_100,`C12T28SOI_LR_AOI22X4_P10_A_R_Z_F_100);
		if (B && C && !D) (A -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_A_F_Z_R_110,`C12T28SOI_LR_AOI22X4_P10_A_R_Z_F_110);
		if (A && !C && D) (B -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_B_F_Z_R_101,`C12T28SOI_LR_AOI22X4_P10_B_R_Z_F_101);
		if (A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_B_F_Z_R_100,`C12T28SOI_LR_AOI22X4_P10_B_R_Z_F_100);
		if (A && C && !D) (B -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_B_F_Z_R_110,`C12T28SOI_LR_AOI22X4_P10_B_R_Z_F_110);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_C_F_Z_R_011,`C12T28SOI_LR_AOI22X4_P10_C_R_Z_F_011);
		if (!A && !B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_C_F_Z_R_001,`C12T28SOI_LR_AOI22X4_P10_C_R_Z_F_001);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_C_F_Z_R_101,`C12T28SOI_LR_AOI22X4_P10_C_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_D_F_Z_R_011,`C12T28SOI_LR_AOI22X4_P10_D_R_Z_F_011);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_D_F_Z_R_001,`C12T28SOI_LR_AOI22X4_P10_D_R_Z_F_001);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_AOI22X4_P10_D_F_Z_R_101,`C12T28SOI_LR_AOI22X4_P10_D_R_Z_F_101);


	endspecify

endmodule // C12T28SOI_LR_AOI22X4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_BFX100_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_BFX100_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_BFX100_P10_A_R_Z_R 0.1
`define C12T28SOI_LR_BFX100_P10_A_F_Z_F 0.1

module C12T28SOI_LR_BFX100_P10 (Z, A);

	output Z;
	input A;

	buf   #1 U1 (Z, A) ;



	specify

		(A +=> Z) = (`C12T28SOI_LR_BFX100_P10_A_R_Z_R,`C12T28SOI_LR_BFX100_P10_A_F_Z_F);


	endspecify

endmodule // C12T28SOI_LR_BFX100_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_BFX134_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_BFX134_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_BFX134_P10_A_R_Z_R 0.1
`define C12T28SOI_LR_BFX134_P10_A_F_Z_F 0.1

module C12T28SOI_LR_BFX134_P10 (Z, A);

	output Z;
	input A;

	buf   #1 U1 (Z, A) ;



	specify

		(A +=> Z) = (`C12T28SOI_LR_BFX134_P10_A_R_Z_R,`C12T28SOI_LR_BFX134_P10_A_F_Z_F);


	endspecify

endmodule // C12T28SOI_LR_BFX134_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_BFX16_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_BFX16_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_BFX16_P10_A_R_Z_R 0.1
`define C12T28SOI_LR_BFX16_P10_A_F_Z_F 0.1

module C12T28SOI_LR_BFX16_P10 (Z, A);

	output Z;
	input A;

	buf   #1 U1 (Z, A) ;



	specify

		(A +=> Z) = (`C12T28SOI_LR_BFX16_P10_A_R_Z_R,`C12T28SOI_LR_BFX16_P10_A_F_Z_F);


	endspecify

endmodule // C12T28SOI_LR_BFX16_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_BFX25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_BFX25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_BFX25_P10_A_R_Z_R 0.1
`define C12T28SOI_LR_BFX25_P10_A_F_Z_F 0.1

module C12T28SOI_LR_BFX25_P10 (Z, A);

	output Z;
	input A;

	buf   #1 U1 (Z, A) ;



	specify

		(A +=> Z) = (`C12T28SOI_LR_BFX25_P10_A_R_Z_R,`C12T28SOI_LR_BFX25_P10_A_F_Z_F);


	endspecify

endmodule // C12T28SOI_LR_BFX25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_BFX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_BFX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_BFX33_P10_A_R_Z_R 0.1
`define C12T28SOI_LR_BFX33_P10_A_F_Z_F 0.1

module C12T28SOI_LR_BFX33_P10 (Z, A);

	output Z;
	input A;

	buf   #1 U1 (Z, A) ;



	specify

		(A +=> Z) = (`C12T28SOI_LR_BFX33_P10_A_R_Z_R,`C12T28SOI_LR_BFX33_P10_A_F_Z_F);


	endspecify

endmodule // C12T28SOI_LR_BFX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_BFX42_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_BFX42_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_BFX42_P10_A_R_Z_R 0.1
`define C12T28SOI_LR_BFX42_P10_A_F_Z_F 0.1

module C12T28SOI_LR_BFX42_P10 (Z, A);

	output Z;
	input A;

	buf   #1 U1 (Z, A) ;



	specify

		(A +=> Z) = (`C12T28SOI_LR_BFX42_P10_A_R_Z_R,`C12T28SOI_LR_BFX42_P10_A_F_Z_F);


	endspecify

endmodule // C12T28SOI_LR_BFX42_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_BFX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_BFX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_BFX4_P10_A_R_Z_R 0.1
`define C12T28SOI_LR_BFX4_P10_A_F_Z_F 0.1

module C12T28SOI_LR_BFX4_P10 (Z, A);

	output Z;
	input A;

	buf   #1 U1 (Z, A) ;



	specify

		(A +=> Z) = (`C12T28SOI_LR_BFX4_P10_A_R_Z_R,`C12T28SOI_LR_BFX4_P10_A_F_Z_F);


	endspecify

endmodule // C12T28SOI_LR_BFX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_BFX50_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_BFX50_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_BFX50_P10_A_R_Z_R 0.1
`define C12T28SOI_LR_BFX50_P10_A_F_Z_F 0.1

module C12T28SOI_LR_BFX50_P10 (Z, A);

	output Z;
	input A;

	buf   #1 U1 (Z, A) ;



	specify

		(A +=> Z) = (`C12T28SOI_LR_BFX50_P10_A_R_Z_R,`C12T28SOI_LR_BFX50_P10_A_F_Z_F);


	endspecify

endmodule // C12T28SOI_LR_BFX50_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_BFX67_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_BFX67_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_BFX67_P10_A_R_Z_R 0.1
`define C12T28SOI_LR_BFX67_P10_A_F_Z_F 0.1

module C12T28SOI_LR_BFX67_P10 (Z, A);

	output Z;
	input A;

	buf   #1 U1 (Z, A) ;



	specify

		(A +=> Z) = (`C12T28SOI_LR_BFX67_P10_A_R_Z_R,`C12T28SOI_LR_BFX67_P10_A_F_Z_F);


	endspecify

endmodule // C12T28SOI_LR_BFX67_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_BFX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_BFX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_BFX8_P10_A_R_Z_R 0.1
`define C12T28SOI_LR_BFX8_P10_A_F_Z_F 0.1

module C12T28SOI_LR_BFX8_P10 (Z, A);

	output Z;
	input A;

	buf   #1 U1 (Z, A) ;



	specify

		(A +=> Z) = (`C12T28SOI_LR_BFX8_P10_A_R_Z_R,`C12T28SOI_LR_BFX8_P10_A_F_Z_F);


	endspecify

endmodule // C12T28SOI_LR_BFX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_CB4I1X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_CB4I1X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_CB4I1X17_P10_A_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X17_P10_A_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X17_P10_B_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X17_P10_B_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X17_P10_C_R_Z_R_001 0.1
`define C12T28SOI_LR_CB4I1X17_P10_C_F_Z_F_001 0.1
`define C12T28SOI_LR_CB4I1X17_P10_C_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X17_P10_C_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X17_P10_C_R_Z_R_011 0.1
`define C12T28SOI_LR_CB4I1X17_P10_C_F_Z_F_011 0.1
`define C12T28SOI_LR_CB4I1X17_P10_D_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X17_P10_D_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X17_P10_D_R_Z_R_011 0.1
`define C12T28SOI_LR_CB4I1X17_P10_D_F_Z_F_011 0.1
`define C12T28SOI_LR_CB4I1X17_P10_D_R_Z_R_001 0.1
`define C12T28SOI_LR_CB4I1X17_P10_D_F_Z_F_001 0.1
`define C12T28SOI_LR_CB4I1X17_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_CB4I1X17_P10_D_F_Z_F_111 0.1
`define C12T28SOI_LR_CB4I1X17_P10_D_R_Z_R_110 0.1
`define C12T28SOI_LR_CB4I1X17_P10_D_F_Z_F_110 0.1

module C12T28SOI_LR_CB4I1X17_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	and   #1 U3 (Z, INTERNAL1, D) ;



	specify

		if (B && !C && D) (A +=> Z) = (`C12T28SOI_LR_CB4I1X17_P10_A_R_Z_R_101,`C12T28SOI_LR_CB4I1X17_P10_A_F_Z_F_101);
		if (A && !C && D) (B +=> Z) = (`C12T28SOI_LR_CB4I1X17_P10_B_R_Z_R_101,`C12T28SOI_LR_CB4I1X17_P10_B_F_Z_F_101);
		if (!A && !B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X17_P10_C_R_Z_R_001,`C12T28SOI_LR_CB4I1X17_P10_C_F_Z_F_001);
		if (A && !B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X17_P10_C_R_Z_R_101,`C12T28SOI_LR_CB4I1X17_P10_C_F_Z_F_101);
		if (!A && B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X17_P10_C_R_Z_R_011,`C12T28SOI_LR_CB4I1X17_P10_C_F_Z_F_011);
		if (A && !B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X17_P10_D_R_Z_R_101,`C12T28SOI_LR_CB4I1X17_P10_D_F_Z_F_101);
		if (!A && B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X17_P10_D_R_Z_R_011,`C12T28SOI_LR_CB4I1X17_P10_D_F_Z_F_011);
		if (!A && !B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X17_P10_D_R_Z_R_001,`C12T28SOI_LR_CB4I1X17_P10_D_F_Z_F_001);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X17_P10_D_R_Z_R_111,`C12T28SOI_LR_CB4I1X17_P10_D_F_Z_F_111);
		if (A && B && !C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X17_P10_D_R_Z_R_110,`C12T28SOI_LR_CB4I1X17_P10_D_F_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_CB4I1X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_CB4I1X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_CB4I1X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_CB4I1X25_P10_A_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X25_P10_A_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X25_P10_B_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X25_P10_B_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X25_P10_C_R_Z_R_001 0.1
`define C12T28SOI_LR_CB4I1X25_P10_C_F_Z_F_001 0.1
`define C12T28SOI_LR_CB4I1X25_P10_C_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X25_P10_C_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X25_P10_C_R_Z_R_011 0.1
`define C12T28SOI_LR_CB4I1X25_P10_C_F_Z_F_011 0.1
`define C12T28SOI_LR_CB4I1X25_P10_D_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X25_P10_D_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X25_P10_D_R_Z_R_011 0.1
`define C12T28SOI_LR_CB4I1X25_P10_D_F_Z_F_011 0.1
`define C12T28SOI_LR_CB4I1X25_P10_D_R_Z_R_001 0.1
`define C12T28SOI_LR_CB4I1X25_P10_D_F_Z_F_001 0.1
`define C12T28SOI_LR_CB4I1X25_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_CB4I1X25_P10_D_F_Z_F_111 0.1
`define C12T28SOI_LR_CB4I1X25_P10_D_R_Z_R_110 0.1
`define C12T28SOI_LR_CB4I1X25_P10_D_F_Z_F_110 0.1

module C12T28SOI_LR_CB4I1X25_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	and   #1 U3 (Z, INTERNAL1, D) ;



	specify

		if (B && !C && D) (A +=> Z) = (`C12T28SOI_LR_CB4I1X25_P10_A_R_Z_R_101,`C12T28SOI_LR_CB4I1X25_P10_A_F_Z_F_101);
		if (A && !C && D) (B +=> Z) = (`C12T28SOI_LR_CB4I1X25_P10_B_R_Z_R_101,`C12T28SOI_LR_CB4I1X25_P10_B_F_Z_F_101);
		if (!A && !B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X25_P10_C_R_Z_R_001,`C12T28SOI_LR_CB4I1X25_P10_C_F_Z_F_001);
		if (A && !B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X25_P10_C_R_Z_R_101,`C12T28SOI_LR_CB4I1X25_P10_C_F_Z_F_101);
		if (!A && B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X25_P10_C_R_Z_R_011,`C12T28SOI_LR_CB4I1X25_P10_C_F_Z_F_011);
		if (A && !B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X25_P10_D_R_Z_R_101,`C12T28SOI_LR_CB4I1X25_P10_D_F_Z_F_101);
		if (!A && B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X25_P10_D_R_Z_R_011,`C12T28SOI_LR_CB4I1X25_P10_D_F_Z_F_011);
		if (!A && !B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X25_P10_D_R_Z_R_001,`C12T28SOI_LR_CB4I1X25_P10_D_F_Z_F_001);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X25_P10_D_R_Z_R_111,`C12T28SOI_LR_CB4I1X25_P10_D_F_Z_F_111);
		if (A && B && !C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X25_P10_D_R_Z_R_110,`C12T28SOI_LR_CB4I1X25_P10_D_F_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_CB4I1X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_CB4I1X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_CB4I1X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_CB4I1X33_P10_A_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X33_P10_A_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X33_P10_B_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X33_P10_B_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X33_P10_C_R_Z_R_001 0.1
`define C12T28SOI_LR_CB4I1X33_P10_C_F_Z_F_001 0.1
`define C12T28SOI_LR_CB4I1X33_P10_C_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X33_P10_C_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X33_P10_C_R_Z_R_011 0.1
`define C12T28SOI_LR_CB4I1X33_P10_C_F_Z_F_011 0.1
`define C12T28SOI_LR_CB4I1X33_P10_D_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X33_P10_D_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X33_P10_D_R_Z_R_011 0.1
`define C12T28SOI_LR_CB4I1X33_P10_D_F_Z_F_011 0.1
`define C12T28SOI_LR_CB4I1X33_P10_D_R_Z_R_001 0.1
`define C12T28SOI_LR_CB4I1X33_P10_D_F_Z_F_001 0.1
`define C12T28SOI_LR_CB4I1X33_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_CB4I1X33_P10_D_F_Z_F_111 0.1
`define C12T28SOI_LR_CB4I1X33_P10_D_R_Z_R_110 0.1
`define C12T28SOI_LR_CB4I1X33_P10_D_F_Z_F_110 0.1

module C12T28SOI_LR_CB4I1X33_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	and   #1 U3 (Z, INTERNAL1, D) ;



	specify

		if (B && !C && D) (A +=> Z) = (`C12T28SOI_LR_CB4I1X33_P10_A_R_Z_R_101,`C12T28SOI_LR_CB4I1X33_P10_A_F_Z_F_101);
		if (A && !C && D) (B +=> Z) = (`C12T28SOI_LR_CB4I1X33_P10_B_R_Z_R_101,`C12T28SOI_LR_CB4I1X33_P10_B_F_Z_F_101);
		if (!A && !B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X33_P10_C_R_Z_R_001,`C12T28SOI_LR_CB4I1X33_P10_C_F_Z_F_001);
		if (A && !B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X33_P10_C_R_Z_R_101,`C12T28SOI_LR_CB4I1X33_P10_C_F_Z_F_101);
		if (!A && B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X33_P10_C_R_Z_R_011,`C12T28SOI_LR_CB4I1X33_P10_C_F_Z_F_011);
		if (A && !B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X33_P10_D_R_Z_R_101,`C12T28SOI_LR_CB4I1X33_P10_D_F_Z_F_101);
		if (!A && B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X33_P10_D_R_Z_R_011,`C12T28SOI_LR_CB4I1X33_P10_D_F_Z_F_011);
		if (!A && !B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X33_P10_D_R_Z_R_001,`C12T28SOI_LR_CB4I1X33_P10_D_F_Z_F_001);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X33_P10_D_R_Z_R_111,`C12T28SOI_LR_CB4I1X33_P10_D_F_Z_F_111);
		if (A && B && !C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X33_P10_D_R_Z_R_110,`C12T28SOI_LR_CB4I1X33_P10_D_F_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_CB4I1X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_CB4I1X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_CB4I1X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_CB4I1X8_P10_A_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X8_P10_A_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X8_P10_B_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X8_P10_B_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X8_P10_C_R_Z_R_001 0.1
`define C12T28SOI_LR_CB4I1X8_P10_C_F_Z_F_001 0.1
`define C12T28SOI_LR_CB4I1X8_P10_C_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X8_P10_C_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X8_P10_C_R_Z_R_011 0.1
`define C12T28SOI_LR_CB4I1X8_P10_C_F_Z_F_011 0.1
`define C12T28SOI_LR_CB4I1X8_P10_D_R_Z_R_101 0.1
`define C12T28SOI_LR_CB4I1X8_P10_D_F_Z_F_101 0.1
`define C12T28SOI_LR_CB4I1X8_P10_D_R_Z_R_011 0.1
`define C12T28SOI_LR_CB4I1X8_P10_D_F_Z_F_011 0.1
`define C12T28SOI_LR_CB4I1X8_P10_D_R_Z_R_001 0.1
`define C12T28SOI_LR_CB4I1X8_P10_D_F_Z_F_001 0.1
`define C12T28SOI_LR_CB4I1X8_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_CB4I1X8_P10_D_F_Z_F_111 0.1
`define C12T28SOI_LR_CB4I1X8_P10_D_R_Z_R_110 0.1
`define C12T28SOI_LR_CB4I1X8_P10_D_F_Z_F_110 0.1

module C12T28SOI_LR_CB4I1X8_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL1, INTERNAL2, C) ;
	and   #1 U3 (Z, INTERNAL1, D) ;



	specify

		if (B && !C && D) (A +=> Z) = (`C12T28SOI_LR_CB4I1X8_P10_A_R_Z_R_101,`C12T28SOI_LR_CB4I1X8_P10_A_F_Z_F_101);
		if (A && !C && D) (B +=> Z) = (`C12T28SOI_LR_CB4I1X8_P10_B_R_Z_R_101,`C12T28SOI_LR_CB4I1X8_P10_B_F_Z_F_101);
		if (!A && !B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X8_P10_C_R_Z_R_001,`C12T28SOI_LR_CB4I1X8_P10_C_F_Z_F_001);
		if (A && !B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X8_P10_C_R_Z_R_101,`C12T28SOI_LR_CB4I1X8_P10_C_F_Z_F_101);
		if (!A && B && D) (C +=> Z) = (`C12T28SOI_LR_CB4I1X8_P10_C_R_Z_R_011,`C12T28SOI_LR_CB4I1X8_P10_C_F_Z_F_011);
		if (A && !B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X8_P10_D_R_Z_R_101,`C12T28SOI_LR_CB4I1X8_P10_D_F_Z_F_101);
		if (!A && B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X8_P10_D_R_Z_R_011,`C12T28SOI_LR_CB4I1X8_P10_D_F_Z_F_011);
		if (!A && !B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X8_P10_D_R_Z_R_001,`C12T28SOI_LR_CB4I1X8_P10_D_F_Z_F_001);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X8_P10_D_R_Z_R_111,`C12T28SOI_LR_CB4I1X8_P10_D_F_Z_F_111);
		if (A && B && !C) (D +=> Z) = (`C12T28SOI_LR_CB4I1X8_P10_D_R_Z_R_110,`C12T28SOI_LR_CB4I1X8_P10_D_F_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_CB4I1X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_CBI4I6X11_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_CBI4I6X11_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_CBI4I6X11_P10_A_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_A_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_B_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_B_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_D_F_Z_R_001 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_D_F_Z_R_110 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_CBI4I6X11_P10_D_F_Z_R_100 0.1

module C12T28SOI_LR_CBI4I6X11_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL3, A, B) ;
	and    U2 (INTERNAL2, INTERNAL3, C) ;
	or    U3 (INTERNAL1, INTERNAL2, D) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && !D) (A -=> Z) = (`C12T28SOI_LR_CBI4I6X11_P10_A_F_Z_R_010,`C12T28SOI_LR_CBI4I6X11_P10_A_R_Z_F_010);
		if (!A && C && !D) (B -=> Z) = (`C12T28SOI_LR_CBI4I6X11_P10_B_F_Z_R_010,`C12T28SOI_LR_CBI4I6X11_P10_B_R_Z_F_010);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X11_P10_C_F_Z_R_010,`C12T28SOI_LR_CBI4I6X11_P10_C_R_Z_F_010);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X11_P10_C_F_Z_R_110,`C12T28SOI_LR_CBI4I6X11_P10_C_R_Z_F_110);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X11_P10_C_F_Z_R_100,`C12T28SOI_LR_CBI4I6X11_P10_C_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X11_P10_D_F_Z_R_010,`C12T28SOI_LR_CBI4I6X11_P10_D_R_Z_F_010);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X11_P10_D_F_Z_R_001,`C12T28SOI_LR_CBI4I6X11_P10_D_R_Z_F_001);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X11_P10_D_F_Z_R_000,`C12T28SOI_LR_CBI4I6X11_P10_D_R_Z_F_000);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X11_P10_D_F_Z_R_110,`C12T28SOI_LR_CBI4I6X11_P10_D_R_Z_F_110);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X11_P10_D_F_Z_R_100,`C12T28SOI_LR_CBI4I6X11_P10_D_R_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_CBI4I6X11_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_CBI4I6X16_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_CBI4I6X16_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_CBI4I6X16_P10_A_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_A_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_B_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_B_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_D_F_Z_R_001 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_D_F_Z_R_110 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_CBI4I6X16_P10_D_F_Z_R_100 0.1

module C12T28SOI_LR_CBI4I6X16_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL3, A, B) ;
	and    U2 (INTERNAL2, INTERNAL3, C) ;
	or    U3 (INTERNAL1, INTERNAL2, D) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && !D) (A -=> Z) = (`C12T28SOI_LR_CBI4I6X16_P10_A_F_Z_R_010,`C12T28SOI_LR_CBI4I6X16_P10_A_R_Z_F_010);
		if (!A && C && !D) (B -=> Z) = (`C12T28SOI_LR_CBI4I6X16_P10_B_F_Z_R_010,`C12T28SOI_LR_CBI4I6X16_P10_B_R_Z_F_010);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X16_P10_C_F_Z_R_010,`C12T28SOI_LR_CBI4I6X16_P10_C_R_Z_F_010);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X16_P10_C_F_Z_R_110,`C12T28SOI_LR_CBI4I6X16_P10_C_R_Z_F_110);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X16_P10_C_F_Z_R_100,`C12T28SOI_LR_CBI4I6X16_P10_C_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X16_P10_D_F_Z_R_010,`C12T28SOI_LR_CBI4I6X16_P10_D_R_Z_F_010);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X16_P10_D_F_Z_R_001,`C12T28SOI_LR_CBI4I6X16_P10_D_R_Z_F_001);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X16_P10_D_F_Z_R_000,`C12T28SOI_LR_CBI4I6X16_P10_D_R_Z_F_000);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X16_P10_D_F_Z_R_110,`C12T28SOI_LR_CBI4I6X16_P10_D_R_Z_F_110);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X16_P10_D_F_Z_R_100,`C12T28SOI_LR_CBI4I6X16_P10_D_R_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_CBI4I6X16_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_CBI4I6X21_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_CBI4I6X21_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_CBI4I6X21_P10_A_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_A_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_B_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_B_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_D_F_Z_R_001 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_D_F_Z_R_110 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_CBI4I6X21_P10_D_F_Z_R_100 0.1

module C12T28SOI_LR_CBI4I6X21_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL3, A, B) ;
	and    U2 (INTERNAL2, INTERNAL3, C) ;
	or    U3 (INTERNAL1, INTERNAL2, D) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && !D) (A -=> Z) = (`C12T28SOI_LR_CBI4I6X21_P10_A_F_Z_R_010,`C12T28SOI_LR_CBI4I6X21_P10_A_R_Z_F_010);
		if (!A && C && !D) (B -=> Z) = (`C12T28SOI_LR_CBI4I6X21_P10_B_F_Z_R_010,`C12T28SOI_LR_CBI4I6X21_P10_B_R_Z_F_010);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X21_P10_C_F_Z_R_010,`C12T28SOI_LR_CBI4I6X21_P10_C_R_Z_F_010);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X21_P10_C_F_Z_R_110,`C12T28SOI_LR_CBI4I6X21_P10_C_R_Z_F_110);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X21_P10_C_F_Z_R_100,`C12T28SOI_LR_CBI4I6X21_P10_C_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X21_P10_D_F_Z_R_010,`C12T28SOI_LR_CBI4I6X21_P10_D_R_Z_F_010);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X21_P10_D_F_Z_R_001,`C12T28SOI_LR_CBI4I6X21_P10_D_R_Z_F_001);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X21_P10_D_F_Z_R_000,`C12T28SOI_LR_CBI4I6X21_P10_D_R_Z_F_000);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X21_P10_D_F_Z_R_110,`C12T28SOI_LR_CBI4I6X21_P10_D_R_Z_F_110);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X21_P10_D_F_Z_R_100,`C12T28SOI_LR_CBI4I6X21_P10_D_R_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_CBI4I6X21_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_CBI4I6X5_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_CBI4I6X5_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_CBI4I6X5_P10_A_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_A_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_B_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_B_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_D_F_Z_R_001 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_D_F_Z_R_000 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_D_F_Z_R_110 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_CBI4I6X5_P10_D_F_Z_R_100 0.1

module C12T28SOI_LR_CBI4I6X5_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL3, A, B) ;
	and    U2 (INTERNAL2, INTERNAL3, C) ;
	or    U3 (INTERNAL1, INTERNAL2, D) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && !D) (A -=> Z) = (`C12T28SOI_LR_CBI4I6X5_P10_A_F_Z_R_010,`C12T28SOI_LR_CBI4I6X5_P10_A_R_Z_F_010);
		if (!A && C && !D) (B -=> Z) = (`C12T28SOI_LR_CBI4I6X5_P10_B_F_Z_R_010,`C12T28SOI_LR_CBI4I6X5_P10_B_R_Z_F_010);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X5_P10_C_F_Z_R_010,`C12T28SOI_LR_CBI4I6X5_P10_C_R_Z_F_010);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X5_P10_C_F_Z_R_110,`C12T28SOI_LR_CBI4I6X5_P10_C_R_Z_F_110);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_CBI4I6X5_P10_C_F_Z_R_100,`C12T28SOI_LR_CBI4I6X5_P10_C_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X5_P10_D_F_Z_R_010,`C12T28SOI_LR_CBI4I6X5_P10_D_R_Z_F_010);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X5_P10_D_F_Z_R_001,`C12T28SOI_LR_CBI4I6X5_P10_D_R_Z_F_001);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X5_P10_D_F_Z_R_000,`C12T28SOI_LR_CBI4I6X5_P10_D_R_Z_F_000);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X5_P10_D_F_Z_R_110,`C12T28SOI_LR_CBI4I6X5_P10_D_R_Z_F_110);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_CBI4I6X5_P10_D_F_Z_R_100,`C12T28SOI_LR_CBI4I6X5_P10_D_R_Z_F_100);


	endspecify

endmodule // C12T28SOI_LR_CBI4I6X5_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPHQNX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPHQNX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPHQNX17_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_DFPHQNX17_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_DFPHQNX17_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX17_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX17_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX17_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX17_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPHQNX17_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPHQNX17_P10 (QN, D, E, CP);

	output QN;
	input CP;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, CP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, dCP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
               xor    X26 (Y, dD,IQ) ;



	specify

		 (posedge CP => (QN -: D)) = (`C12T28SOI_LR_DFPHQNX17_P10_CP_R_QN_R,`C12T28SOI_LR_DFPHQNX17_P10_CP_R_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPHQNX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQNX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPHQNX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQNX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_DFPHQNX17_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQNX17_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, Y, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_DFPHQNX17_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQNX17_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, Y, dCP, dE);
		$width(negedge CP &&& E, `C12T28SOI_LR_DFPHQNX17_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& E, `C12T28SOI_LR_DFPHQNX17_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPHQNX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPHQNX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPHQNX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPHQNX33_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_DFPHQNX33_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_DFPHQNX33_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX33_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX33_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX33_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX33_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPHQNX33_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPHQNX33_P10 (QN, D, E, CP);

	output QN;
	input CP;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, CP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, dCP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
               xor    X26 (Y, dD,IQ) ;



	specify

		 (posedge CP => (QN -: D)) = (`C12T28SOI_LR_DFPHQNX33_P10_CP_R_QN_R,`C12T28SOI_LR_DFPHQNX33_P10_CP_R_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPHQNX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQNX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPHQNX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQNX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_DFPHQNX33_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQNX33_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, Y, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_DFPHQNX33_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQNX33_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, Y, dCP, dE);
		$width(negedge CP &&& E, `C12T28SOI_LR_DFPHQNX33_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& E, `C12T28SOI_LR_DFPHQNX33_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPHQNX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPHQNX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPHQNX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPHQNX8_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_DFPHQNX8_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_DFPHQNX8_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX8_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX8_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX8_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQNX8_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPHQNX8_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPHQNX8_P10 (QN, D, E, CP);

	output QN;
	input CP;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, CP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, dCP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
               xor    X26 (Y, dD,IQ) ;



	specify

		 (posedge CP => (QN -: D)) = (`C12T28SOI_LR_DFPHQNX8_P10_CP_R_QN_R,`C12T28SOI_LR_DFPHQNX8_P10_CP_R_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPHQNX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQNX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPHQNX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQNX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_DFPHQNX8_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQNX8_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, Y, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_DFPHQNX8_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQNX8_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, Y, dCP, dE);
		$width(negedge CP &&& E, `C12T28SOI_LR_DFPHQNX8_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& E, `C12T28SOI_LR_DFPHQNX8_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPHQNX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPHQX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPHQX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPHQX17_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_DFPHQX17_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_DFPHQX17_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX17_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX17_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX17_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX17_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPHQX17_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPHQX17_P10 (Q, D, E, CP);

	output Q;
	input CP;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, CP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, dCP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

        xor    X26 (Y, dD,IQ) ;



	specify

		 (posedge CP => (Q +: D)) = (`C12T28SOI_LR_DFPHQX17_P10_CP_R_Q_R,`C12T28SOI_LR_DFPHQX17_P10_CP_R_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPHQX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPHQX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_DFPHQX17_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQX17_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, Y, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_DFPHQX17_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQX17_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, Y, dCP, dE);
		$width(negedge CP &&& E, `C12T28SOI_LR_DFPHQX17_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& E, `C12T28SOI_LR_DFPHQX17_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPHQX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPHQX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPHQX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPHQX33_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_DFPHQX33_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_DFPHQX33_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX33_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX33_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX33_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX33_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPHQX33_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPHQX33_P10 (Q, D, E, CP);

	output Q;
	input CP;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, CP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, dCP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

        xor    X26 (Y, dD,IQ) ;



	specify

		 (posedge CP => (Q +: D)) = (`C12T28SOI_LR_DFPHQX33_P10_CP_R_Q_R,`C12T28SOI_LR_DFPHQX33_P10_CP_R_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPHQX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPHQX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_DFPHQX33_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQX33_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, Y, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_DFPHQX33_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQX33_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, Y, dCP, dE);
		$width(negedge CP &&& E, `C12T28SOI_LR_DFPHQX33_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& E, `C12T28SOI_LR_DFPHQX33_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPHQX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPHQX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPHQX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPHQX8_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_DFPHQX8_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_DFPHQX8_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX8_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX8_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX8_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPHQX8_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPHQX8_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPHQX8_P10 (Q, D, E, CP);

	output Q;
	input CP;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, CP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, D1, dCP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

        xor    X26 (Y, dD,IQ) ;



	specify

		 (posedge CP => (Q +: D)) = (`C12T28SOI_LR_DFPHQX8_P10_CP_R_Q_R,`C12T28SOI_LR_DFPHQX8_P10_CP_R_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPHQX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPHQX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dE, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_DFPHQX8_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPHQX8_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, Y, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_DFPHQX8_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPHQX8_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, Y, dCP, dE);
		$width(negedge CP &&& E, `C12T28SOI_LR_DFPHQX8_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& E, `C12T28SOI_LR_DFPHQX8_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPHQX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPQNX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPQNX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPQNX17_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_DFPQNX17_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_DFPQNX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX17_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPQNX17_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPQNX17_P10 (QN, D, CP);

	output QN;
	input D;
	input CP;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, D, CP , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, dD, dCP , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;


	specify

		 (posedge CP => (QN -: D)) = (`C12T28SOI_LR_DFPQNX17_P10_CP_R_QN_R,`C12T28SOI_LR_DFPQNX17_P10_CP_R_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPQNX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPQNX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, , dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPQNX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPQNX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, , dCP, dD);
		$width(negedge CP, `C12T28SOI_LR_DFPQNX17_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP, `C12T28SOI_LR_DFPQNX17_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPQNX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPQNX30_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPQNX30_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPQNX30_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_DFPQNX30_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_DFPQNX30_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX30_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX30_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX30_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX30_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPQNX30_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPQNX30_P10 (QN, D, CP);

	output QN;
	input D;
	input CP;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, D, CP , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, dD, dCP , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;


	specify

		 (posedge CP => (QN -: D)) = (`C12T28SOI_LR_DFPQNX30_P10_CP_R_QN_R,`C12T28SOI_LR_DFPQNX30_P10_CP_R_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPQNX30_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPQNX30_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, , dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPQNX30_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPQNX30_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, , dCP, dD);
		$width(negedge CP, `C12T28SOI_LR_DFPQNX30_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP, `C12T28SOI_LR_DFPQNX30_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPQNX30_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPQNX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPQNX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPQNX33_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_DFPQNX33_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_DFPQNX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX33_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPQNX33_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPQNX33_P10 (QN, D, CP);

	output QN;
	input D;
	input CP;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, D, CP , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, dD, dCP , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;


	specify

		 (posedge CP => (QN -: D)) = (`C12T28SOI_LR_DFPQNX33_P10_CP_R_QN_R,`C12T28SOI_LR_DFPQNX33_P10_CP_R_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPQNX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPQNX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, , dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPQNX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPQNX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, , dCP, dD);
		$width(negedge CP, `C12T28SOI_LR_DFPQNX33_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP, `C12T28SOI_LR_DFPQNX33_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPQNX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPQNX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPQNX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPQNX8_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_DFPQNX8_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_DFPQNX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQNX8_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPQNX8_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPQNX8_P10 (QN, D, CP);

	output QN;
	input D;
	input CP;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, D, CP , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, dD, dCP , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;


	specify

		 (posedge CP => (QN -: D)) = (`C12T28SOI_LR_DFPQNX8_P10_CP_R_QN_R,`C12T28SOI_LR_DFPQNX8_P10_CP_R_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPQNX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPQNX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, , dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPQNX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPQNX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, , dCP, dD);
		$width(negedge CP, `C12T28SOI_LR_DFPQNX8_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP, `C12T28SOI_LR_DFPQNX8_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPQNX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPQX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPQX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPQX17_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_DFPQX17_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_DFPQX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQX17_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPQX17_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPQX17_P10 (Q, D, CP);

	output Q;
	input D;
	input CP;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, D, CP , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, dD, dCP , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;


	specify

		 (posedge CP => (Q +: D)) = (`C12T28SOI_LR_DFPQX17_P10_CP_R_Q_R,`C12T28SOI_LR_DFPQX17_P10_CP_R_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPQX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPQX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, , dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPQX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPQX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, , dCP, dD);
		$width(negedge CP, `C12T28SOI_LR_DFPQX17_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP, `C12T28SOI_LR_DFPQX17_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPQX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPQX30_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPQX30_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPQX30_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_DFPQX30_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_DFPQX30_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQX30_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQX30_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQX30_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQX30_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPQX30_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPQX30_P10 (Q, D, CP);

	output Q;
	input D;
	input CP;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, D, CP , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, dD, dCP , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;


	specify

		 (posedge CP => (Q +: D)) = (`C12T28SOI_LR_DFPQX30_P10_CP_R_Q_R,`C12T28SOI_LR_DFPQX30_P10_CP_R_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPQX30_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPQX30_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, , dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPQX30_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPQX30_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, , dCP, dD);
		$width(negedge CP, `C12T28SOI_LR_DFPQX30_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP, `C12T28SOI_LR_DFPQX30_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPQX30_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPQX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPQX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPQX33_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_DFPQX33_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_DFPQX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQX33_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPQX33_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPQX33_P10 (Q, D, CP);

	output Q;
	input D;
	input CP;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, D, CP , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, dD, dCP , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;


	specify

		 (posedge CP => (Q +: D)) = (`C12T28SOI_LR_DFPQX33_P10_CP_R_Q_R,`C12T28SOI_LR_DFPQX33_P10_CP_R_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPQX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPQX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, , dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPQX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPQX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, , dCP, dD);
		$width(negedge CP, `C12T28SOI_LR_DFPQX33_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP, `C12T28SOI_LR_DFPQX33_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPQX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPQX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPQX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPQX8_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_DFPQX8_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_DFPQX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPQX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPQX8_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPQX8_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPQX8_P10 (Q, D, CP);

	output Q;
	input D;
	input CP;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, D, CP , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U1 (IQ, dD, dCP , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;


	specify

		 (posedge CP => (Q +: D)) = (`C12T28SOI_LR_DFPQX8_P10_CP_R_Q_R,`C12T28SOI_LR_DFPQX8_P10_CP_R_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPQX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPQX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, , dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPQX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPQX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, , dCP, dD);
		$width(negedge CP, `C12T28SOI_LR_DFPQX8_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP, `C12T28SOI_LR_DFPQX8_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPQX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPRQNX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPRQNX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPRQNX17_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_DFPRQNX17_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_DFPRQNX17_P10_RN_F_QN_R 0.1
`define C12T28SOI_LR_DFPRQNX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX17_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX17_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX17_P10_RN_PWL 0.01
`define C12T28SOI_LR_DFPRQNX17_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPRQNX17_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPRQNX17_P10 (QN, D, CP, RN);

	output QN;
	input D;
	input CP;
	input RN;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U1 (IQ, D, CP, RN , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U1 (IQ, dD, dCP, dRN , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;


	specify

		 (posedge CP => (QN -: D)) = (`C12T28SOI_LR_DFPRQNX17_P10_CP_R_QN_R,`C12T28SOI_LR_DFPRQNX17_P10_CP_R_QN_F);
		 (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LR_DFPRQNX17_P10_RN_F_QN_R,`C12T28SOI_LR_DFPRQNX17_P10_RN_F_QN_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPRQNX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPRQNX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dRN, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPRQNX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPRQNX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dRN, dCP, dD);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_DFPRQNX17_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_DFPRQNX17_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, D, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_DFPRQNX17_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& RN, `C12T28SOI_LR_DFPRQNX17_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& RN, `C12T28SOI_LR_DFPRQNX17_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPRQNX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPRQNX30_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPRQNX30_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPRQNX30_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_DFPRQNX30_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_DFPRQNX30_P10_RN_F_QN_R 0.1
`define C12T28SOI_LR_DFPRQNX30_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX30_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX30_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX30_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX30_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX30_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQNX30_P10_RN_PWL 0.01
`define C12T28SOI_LR_DFPRQNX30_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPRQNX30_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPRQNX30_P10 (QN, D, CP, RN);

	output QN;
	input D;
	input CP;
	input RN;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U1 (IQ, D, CP, RN , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U1 (IQ, dD, dCP, dRN , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;


	specify

		 (posedge CP => (QN -: D)) = (`C12T28SOI_LR_DFPRQNX30_P10_CP_R_QN_R,`C12T28SOI_LR_DFPRQNX30_P10_CP_R_QN_F);
		 (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LR_DFPRQNX30_P10_RN_F_QN_R,`C12T28SOI_LR_DFPRQNX30_P10_RN_F_QN_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPRQNX30_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPRQNX30_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dRN, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPRQNX30_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPRQNX30_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dRN, dCP, dD);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_DFPRQNX30_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_DFPRQNX30_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, D, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_DFPRQNX30_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& RN, `C12T28SOI_LR_DFPRQNX30_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& RN, `C12T28SOI_LR_DFPRQNX30_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPRQNX30_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPRQX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPRQX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPRQX17_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_DFPRQX17_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_DFPRQX17_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_DFPRQX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX17_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX17_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX17_P10_RN_PWL 0.01
`define C12T28SOI_LR_DFPRQX17_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPRQX17_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPRQX17_P10 (Q, D, CP, RN);

	output Q;
	input D;
	input CP;
	input RN;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U1 (IQ, D, CP, RN , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U1 (IQ, dD, dCP, dRN , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;


	specify

		 (posedge CP => (Q +: D)) = (`C12T28SOI_LR_DFPRQX17_P10_CP_R_Q_R,`C12T28SOI_LR_DFPRQX17_P10_CP_R_Q_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_DFPRQX17_P10_RN_F_Q_F,`C12T28SOI_LR_DFPRQX17_P10_RN_F_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPRQX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPRQX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dRN, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPRQX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPRQX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dRN, dCP, dD);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_DFPRQX17_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_DFPRQX17_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, D, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_DFPRQX17_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& RN, `C12T28SOI_LR_DFPRQX17_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& RN, `C12T28SOI_LR_DFPRQX17_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPRQX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPRQX30_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPRQX30_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPRQX30_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_DFPRQX30_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_DFPRQX30_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_DFPRQX30_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX30_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX30_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX30_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX30_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX30_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_DFPRQX30_P10_RN_PWL 0.01
`define C12T28SOI_LR_DFPRQX30_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPRQX30_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPRQX30_P10 (Q, D, CP, RN);

	output Q;
	input D;
	input CP;
	input RN;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U1 (IQ, D, CP, RN , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U1 (IQ, dD, dCP, dRN , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;


	specify

		 (posedge CP => (Q +: D)) = (`C12T28SOI_LR_DFPRQX30_P10_CP_R_Q_R,`C12T28SOI_LR_DFPRQX30_P10_CP_R_Q_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_DFPRQX30_P10_RN_F_Q_F,`C12T28SOI_LR_DFPRQX30_P10_RN_F_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPRQX30_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPRQX30_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dRN, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPRQX30_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPRQX30_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dRN, dCP, dD);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_DFPRQX30_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_DFPRQX30_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, D, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_DFPRQX30_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& RN, `C12T28SOI_LR_DFPRQX30_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& RN, `C12T28SOI_LR_DFPRQX30_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPRQX30_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPSQNX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPSQNX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPSQNX17_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_DFPSQNX17_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_DFPSQNX17_P10_SN_F_QN_F 0.1
`define C12T28SOI_LR_DFPSQNX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX17_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX17_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX17_P10_SN_PWL 0.01
`define C12T28SOI_LR_DFPSQNX17_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPSQNX17_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPSQNX17_P10 (QN, D, CP, SN);

	output QN;
	input D;
	input CP;
	input SN;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U1 (IQ, D, CP, SN , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U1 (IQ, dD, dCP, dSN , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;

	not    X1 (DX, dD) ;

	specify

		 (posedge CP => (QN -: D)) = (`C12T28SOI_LR_DFPSQNX17_P10_CP_R_QN_R,`C12T28SOI_LR_DFPSQNX17_P10_CP_R_QN_F);
		 (negedge SN => (QN +: 1'b0)) = (`C12T28SOI_LR_DFPSQNX17_P10_SN_F_QN_F,`C12T28SOI_LR_DFPSQNX17_P10_SN_F_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPSQNX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPSQNX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dSN, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPSQNX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPSQNX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dSN, dCP, dD);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_DFPSQNX17_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_DFPSQNX17_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, DX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_DFPSQNX17_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& SN, `C12T28SOI_LR_DFPSQNX17_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& SN, `C12T28SOI_LR_DFPSQNX17_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPSQNX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPSQNX30_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPSQNX30_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPSQNX30_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_DFPSQNX30_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_DFPSQNX30_P10_SN_F_QN_F 0.1
`define C12T28SOI_LR_DFPSQNX30_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX30_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX30_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX30_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX30_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX30_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQNX30_P10_SN_PWL 0.01
`define C12T28SOI_LR_DFPSQNX30_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPSQNX30_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPSQNX30_P10 (QN, D, CP, SN);

	output QN;
	input D;
	input CP;
	input SN;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U1 (IQ, D, CP, SN , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U1 (IQ, dD, dCP, dSN , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;

	not    X1 (DX, dD) ;

	specify

		 (posedge CP => (QN -: D)) = (`C12T28SOI_LR_DFPSQNX30_P10_CP_R_QN_R,`C12T28SOI_LR_DFPSQNX30_P10_CP_R_QN_F);
		 (negedge SN => (QN +: 1'b0)) = (`C12T28SOI_LR_DFPSQNX30_P10_SN_F_QN_F,`C12T28SOI_LR_DFPSQNX30_P10_SN_F_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPSQNX30_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPSQNX30_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dSN, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPSQNX30_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPSQNX30_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dSN, dCP, dD);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_DFPSQNX30_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_DFPSQNX30_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, DX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_DFPSQNX30_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& SN, `C12T28SOI_LR_DFPSQNX30_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& SN, `C12T28SOI_LR_DFPSQNX30_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPSQNX30_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPSQX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPSQX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPSQX17_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_DFPSQX17_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_DFPSQX17_P10_SN_F_Q_R 0.1
`define C12T28SOI_LR_DFPSQX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX17_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX17_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX17_P10_SN_PWL 0.01
`define C12T28SOI_LR_DFPSQX17_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPSQX17_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPSQX17_P10 (Q, D, CP, SN);

	output Q;
	input D;
	input CP;
	input SN;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U1 (IQ, D, CP, SN , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U1 (IQ, dD, dCP, dSN , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

	not    X1 (DX, dD) ;

	specify

	 (posedge CP => (Q +: D)) = (`C12T28SOI_LR_DFPSQX17_P10_CP_R_Q_R,`C12T28SOI_LR_DFPSQX17_P10_CP_R_Q_F);
		 (negedge SN => (Q +: 1'b1)) = (`C12T28SOI_LR_DFPSQX17_P10_SN_F_Q_R,`C12T28SOI_LR_DFPSQX17_P10_SN_F_Q_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPSQX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPSQX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dSN, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPSQX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPSQX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dSN, dCP, dD);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_DFPSQX17_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_DFPSQX17_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, DX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_DFPSQX17_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& SN, `C12T28SOI_LR_DFPSQX17_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& SN, `C12T28SOI_LR_DFPSQX17_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPSQX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_DFPSQX30_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_DFPSQX30_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_DFPSQX30_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_DFPSQX30_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_DFPSQX30_P10_SN_F_Q_R 0.1
`define C12T28SOI_LR_DFPSQX30_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX30_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX30_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX30_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX30_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX30_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_DFPSQX30_P10_SN_PWL 0.01
`define C12T28SOI_LR_DFPSQX30_P10_CP_PWL 0.01
`define C12T28SOI_LR_DFPSQX30_P10_CP_PWH 0.01

module C12T28SOI_LR_DFPSQX30_P10 (Q, D, CP, SN);

	output Q;
	input D;
	input CP;
	input SN;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U1 (IQ, D, CP, SN , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U1 (IQ, dD, dCP, dSN , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

	not    X1 (DX, dD) ;

	specify

	 (posedge CP => (Q +: D)) = (`C12T28SOI_LR_DFPSQX30_P10_CP_R_Q_R,`C12T28SOI_LR_DFPSQX30_P10_CP_R_Q_F);
		 (negedge SN => (Q +: 1'b1)) = (`C12T28SOI_LR_DFPSQX30_P10_SN_F_Q_R,`C12T28SOI_LR_DFPSQX30_P10_SN_F_Q_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_DFPSQX30_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_DFPSQX30_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, dSN, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_DFPSQX30_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_DFPSQX30_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, dSN, dCP, dD);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_DFPSQX30_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_DFPSQX30_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, DX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_DFPSQX30_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& SN, `C12T28SOI_LR_DFPSQX30_P10_CP_PWL ,0, NOTIFIER);
		$width(posedge CP &&& SN, `C12T28SOI_LR_DFPSQX30_P10_CP_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_DFPSQX30_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_FA1X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FA1X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_FA1X33_P10_A0_R_CO_R_10 0.1
`define C12T28SOI_LR_FA1X33_P10_A0_F_CO_F_10 0.1
`define C12T28SOI_LR_FA1X33_P10_A0_R_CO_R_01 0.1
`define C12T28SOI_LR_FA1X33_P10_A0_F_CO_F_01 0.1
`define C12T28SOI_LR_FA1X33_P10_A0_R_S0_F_10 0.1
`define C12T28SOI_LR_FA1X33_P10_A0_F_S0_R_10 0.1
`define C12T28SOI_LR_FA1X33_P10_A0_R_S0_F_01 0.1
`define C12T28SOI_LR_FA1X33_P10_A0_F_S0_R_01 0.1
`define C12T28SOI_LR_FA1X33_P10_A0_R_S0_R_00 0.1
`define C12T28SOI_LR_FA1X33_P10_A0_F_S0_F_00 0.1
`define C12T28SOI_LR_FA1X33_P10_A0_R_S0_R_11 0.1
`define C12T28SOI_LR_FA1X33_P10_A0_F_S0_F_11 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_R_CO_R_10 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_F_CO_F_10 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_R_CO_R_01 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_F_CO_F_01 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_R_S0_F_10 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_F_S0_R_10 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_R_S0_F_01 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_F_S0_R_01 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_R_S0_R_00 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_F_S0_F_00 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_R_S0_R_11 0.1
`define C12T28SOI_LR_FA1X33_P10_B0_F_S0_F_11 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_R_CO_R_10 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_F_CO_F_10 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_R_CO_R_01 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_F_CO_F_01 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_R_S0_F_10 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_F_S0_R_10 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_R_S0_F_01 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_F_S0_R_01 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_R_S0_R_00 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_F_S0_F_00 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_R_S0_R_11 0.1
`define C12T28SOI_LR_FA1X33_P10_CI_F_S0_F_11 0.1

module C12T28SOI_LR_FA1X33_P10 (S0, CO, A0, B0, CI);

	output S0;
	output CO;
	input A0;
	input B0;
	input CI;

	xor   #1 U1 (S0, A0, B0, CI) ;
	or    U2 (INTERNAL2, A0, B0) ;
	and    U3 (INTERNAL1, INTERNAL2, CI) ;
	and    U4 (INTERNAL3, A0, B0) ;
	or   #1 U5 (CO, INTERNAL1, INTERNAL3) ;



	specify

		if (B0 && !CI) (A0 +=> CO) = (`C12T28SOI_LR_FA1X33_P10_A0_R_CO_R_10,`C12T28SOI_LR_FA1X33_P10_A0_F_CO_F_10);
		if (!B0 && CI) (A0 +=> CO) = (`C12T28SOI_LR_FA1X33_P10_A0_R_CO_R_01,`C12T28SOI_LR_FA1X33_P10_A0_F_CO_F_01);
		if (B0 && !CI) (A0 -=> S0) = (`C12T28SOI_LR_FA1X33_P10_A0_F_S0_R_10,`C12T28SOI_LR_FA1X33_P10_A0_R_S0_F_10);
		if (!B0 && CI) (A0 -=> S0) = (`C12T28SOI_LR_FA1X33_P10_A0_F_S0_R_01,`C12T28SOI_LR_FA1X33_P10_A0_R_S0_F_01);
		if (!B0 && !CI) (A0 +=> S0) = (`C12T28SOI_LR_FA1X33_P10_A0_R_S0_R_00,`C12T28SOI_LR_FA1X33_P10_A0_F_S0_F_00);
		if (B0 && CI) (A0 +=> S0) = (`C12T28SOI_LR_FA1X33_P10_A0_R_S0_R_11,`C12T28SOI_LR_FA1X33_P10_A0_F_S0_F_11);
		if (A0 && !CI) (B0 +=> CO) = (`C12T28SOI_LR_FA1X33_P10_B0_R_CO_R_10,`C12T28SOI_LR_FA1X33_P10_B0_F_CO_F_10);
		if (!A0 && CI) (B0 +=> CO) = (`C12T28SOI_LR_FA1X33_P10_B0_R_CO_R_01,`C12T28SOI_LR_FA1X33_P10_B0_F_CO_F_01);
		if (A0 && !CI) (B0 -=> S0) = (`C12T28SOI_LR_FA1X33_P10_B0_F_S0_R_10,`C12T28SOI_LR_FA1X33_P10_B0_R_S0_F_10);
		if (!A0 && CI) (B0 -=> S0) = (`C12T28SOI_LR_FA1X33_P10_B0_F_S0_R_01,`C12T28SOI_LR_FA1X33_P10_B0_R_S0_F_01);
		if (!A0 && !CI) (B0 +=> S0) = (`C12T28SOI_LR_FA1X33_P10_B0_R_S0_R_00,`C12T28SOI_LR_FA1X33_P10_B0_F_S0_F_00);
		if (A0 && CI) (B0 +=> S0) = (`C12T28SOI_LR_FA1X33_P10_B0_R_S0_R_11,`C12T28SOI_LR_FA1X33_P10_B0_F_S0_F_11);
		if (A0 && !B0) (CI +=> CO) = (`C12T28SOI_LR_FA1X33_P10_CI_R_CO_R_10,`C12T28SOI_LR_FA1X33_P10_CI_F_CO_F_10);
		if (!A0 && B0) (CI +=> CO) = (`C12T28SOI_LR_FA1X33_P10_CI_R_CO_R_01,`C12T28SOI_LR_FA1X33_P10_CI_F_CO_F_01);
		if (A0 && !B0) (CI -=> S0) = (`C12T28SOI_LR_FA1X33_P10_CI_F_S0_R_10,`C12T28SOI_LR_FA1X33_P10_CI_R_S0_F_10);
		if (!A0 && B0) (CI -=> S0) = (`C12T28SOI_LR_FA1X33_P10_CI_F_S0_R_01,`C12T28SOI_LR_FA1X33_P10_CI_R_S0_F_01);
		if (!A0 && !B0) (CI +=> S0) = (`C12T28SOI_LR_FA1X33_P10_CI_R_S0_R_00,`C12T28SOI_LR_FA1X33_P10_CI_F_S0_F_00);
		if (A0 && B0) (CI +=> S0) = (`C12T28SOI_LR_FA1X33_P10_CI_R_S0_R_11,`C12T28SOI_LR_FA1X33_P10_CI_F_S0_F_11);


	endspecify

endmodule // C12T28SOI_LR_FA1X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRS1_FA1X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRS1_FA1X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRS1_FA1X33_P10_A0_R_CO_R_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_A0_F_CO_F_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_A0_R_CO_R_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_A0_F_CO_F_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_A0_R_S0_F_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_A0_F_S0_R_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_A0_R_S0_F_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_A0_F_S0_R_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_A0_R_S0_R_00 0.1
`define C12T28SOI_LRS1_FA1X33_P10_A0_F_S0_F_00 0.1
`define C12T28SOI_LRS1_FA1X33_P10_A0_R_S0_R_11 0.1
`define C12T28SOI_LRS1_FA1X33_P10_A0_F_S0_F_11 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_R_CO_R_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_F_CO_F_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_R_CO_R_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_F_CO_F_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_R_S0_F_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_F_S0_R_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_R_S0_F_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_F_S0_R_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_R_S0_R_00 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_F_S0_F_00 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_R_S0_R_11 0.1
`define C12T28SOI_LRS1_FA1X33_P10_B0_F_S0_F_11 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_R_CO_R_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_F_CO_F_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_R_CO_R_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_F_CO_F_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_R_S0_F_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_F_S0_R_10 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_R_S0_F_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_F_S0_R_01 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_R_S0_R_00 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_F_S0_F_00 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_R_S0_R_11 0.1
`define C12T28SOI_LRS1_FA1X33_P10_CI_F_S0_F_11 0.1

module C12T28SOI_LRS1_FA1X33_P10 (S0, CO, A0, B0, CI);

	output S0;
	output CO;
	input A0;
	input B0;
	input CI;

	xor   #1 U1 (S0, A0, B0, CI) ;
	or    U2 (INTERNAL2, A0, B0) ;
	and    U3 (INTERNAL1, INTERNAL2, CI) ;
	and    U4 (INTERNAL3, A0, B0) ;
	or   #1 U5 (CO, INTERNAL1, INTERNAL3) ;



	specify

		if (B0 && !CI) (A0 +=> CO) = (`C12T28SOI_LRS1_FA1X33_P10_A0_R_CO_R_10,`C12T28SOI_LRS1_FA1X33_P10_A0_F_CO_F_10);
		if (!B0 && CI) (A0 +=> CO) = (`C12T28SOI_LRS1_FA1X33_P10_A0_R_CO_R_01,`C12T28SOI_LRS1_FA1X33_P10_A0_F_CO_F_01);
		if (B0 && !CI) (A0 -=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_A0_F_S0_R_10,`C12T28SOI_LRS1_FA1X33_P10_A0_R_S0_F_10);
		if (!B0 && CI) (A0 -=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_A0_F_S0_R_01,`C12T28SOI_LRS1_FA1X33_P10_A0_R_S0_F_01);
		if (!B0 && !CI) (A0 +=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_A0_R_S0_R_00,`C12T28SOI_LRS1_FA1X33_P10_A0_F_S0_F_00);
		if (B0 && CI) (A0 +=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_A0_R_S0_R_11,`C12T28SOI_LRS1_FA1X33_P10_A0_F_S0_F_11);
		if (A0 && !CI) (B0 +=> CO) = (`C12T28SOI_LRS1_FA1X33_P10_B0_R_CO_R_10,`C12T28SOI_LRS1_FA1X33_P10_B0_F_CO_F_10);
		if (!A0 && CI) (B0 +=> CO) = (`C12T28SOI_LRS1_FA1X33_P10_B0_R_CO_R_01,`C12T28SOI_LRS1_FA1X33_P10_B0_F_CO_F_01);
		if (A0 && !CI) (B0 -=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_B0_F_S0_R_10,`C12T28SOI_LRS1_FA1X33_P10_B0_R_S0_F_10);
		if (!A0 && CI) (B0 -=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_B0_F_S0_R_01,`C12T28SOI_LRS1_FA1X33_P10_B0_R_S0_F_01);
		if (!A0 && !CI) (B0 +=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_B0_R_S0_R_00,`C12T28SOI_LRS1_FA1X33_P10_B0_F_S0_F_00);
		if (A0 && CI) (B0 +=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_B0_R_S0_R_11,`C12T28SOI_LRS1_FA1X33_P10_B0_F_S0_F_11);
		if (A0 && !B0) (CI +=> CO) = (`C12T28SOI_LRS1_FA1X33_P10_CI_R_CO_R_10,`C12T28SOI_LRS1_FA1X33_P10_CI_F_CO_F_10);
		if (!A0 && B0) (CI +=> CO) = (`C12T28SOI_LRS1_FA1X33_P10_CI_R_CO_R_01,`C12T28SOI_LRS1_FA1X33_P10_CI_F_CO_F_01);
		if (A0 && !B0) (CI -=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_CI_F_S0_R_10,`C12T28SOI_LRS1_FA1X33_P10_CI_R_S0_F_10);
		if (!A0 && B0) (CI -=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_CI_F_S0_R_01,`C12T28SOI_LRS1_FA1X33_P10_CI_R_S0_F_01);
		if (!A0 && !B0) (CI +=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_CI_R_S0_R_00,`C12T28SOI_LRS1_FA1X33_P10_CI_F_S0_F_00);
		if (A0 && B0) (CI +=> S0) = (`C12T28SOI_LRS1_FA1X33_P10_CI_R_S0_R_11,`C12T28SOI_LRS1_FA1X33_P10_CI_F_S0_F_11);


	endspecify

endmodule // C12T28SOI_LRS1_FA1X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_FA1X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_FA1X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_FA1X8_P10_A0_R_CO_R_10 0.1
`define C12T28SOI_LR_FA1X8_P10_A0_F_CO_F_10 0.1
`define C12T28SOI_LR_FA1X8_P10_A0_R_CO_R_01 0.1
`define C12T28SOI_LR_FA1X8_P10_A0_F_CO_F_01 0.1
`define C12T28SOI_LR_FA1X8_P10_A0_R_S0_F_10 0.1
`define C12T28SOI_LR_FA1X8_P10_A0_F_S0_R_10 0.1
`define C12T28SOI_LR_FA1X8_P10_A0_R_S0_F_01 0.1
`define C12T28SOI_LR_FA1X8_P10_A0_F_S0_R_01 0.1
`define C12T28SOI_LR_FA1X8_P10_A0_R_S0_R_00 0.1
`define C12T28SOI_LR_FA1X8_P10_A0_F_S0_F_00 0.1
`define C12T28SOI_LR_FA1X8_P10_A0_R_S0_R_11 0.1
`define C12T28SOI_LR_FA1X8_P10_A0_F_S0_F_11 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_R_CO_R_10 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_F_CO_F_10 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_R_CO_R_01 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_F_CO_F_01 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_R_S0_F_10 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_F_S0_R_10 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_R_S0_F_01 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_F_S0_R_01 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_R_S0_R_00 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_F_S0_F_00 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_R_S0_R_11 0.1
`define C12T28SOI_LR_FA1X8_P10_B0_F_S0_F_11 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_R_CO_R_10 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_F_CO_F_10 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_R_CO_R_01 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_F_CO_F_01 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_R_S0_F_10 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_F_S0_R_10 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_R_S0_F_01 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_F_S0_R_01 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_R_S0_R_00 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_F_S0_F_00 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_R_S0_R_11 0.1
`define C12T28SOI_LR_FA1X8_P10_CI_F_S0_F_11 0.1

module C12T28SOI_LR_FA1X8_P10 (S0, CO, A0, B0, CI);

	output S0;
	output CO;
	input A0;
	input B0;
	input CI;

	xor   #1 U1 (S0, A0, B0, CI) ;
	or    U2 (INTERNAL2, A0, B0) ;
	and    U3 (INTERNAL1, INTERNAL2, CI) ;
	and    U4 (INTERNAL3, A0, B0) ;
	or   #1 U5 (CO, INTERNAL1, INTERNAL3) ;



	specify

		if (B0 && !CI) (A0 +=> CO) = (`C12T28SOI_LR_FA1X8_P10_A0_R_CO_R_10,`C12T28SOI_LR_FA1X8_P10_A0_F_CO_F_10);
		if (!B0 && CI) (A0 +=> CO) = (`C12T28SOI_LR_FA1X8_P10_A0_R_CO_R_01,`C12T28SOI_LR_FA1X8_P10_A0_F_CO_F_01);
		if (B0 && !CI) (A0 -=> S0) = (`C12T28SOI_LR_FA1X8_P10_A0_F_S0_R_10,`C12T28SOI_LR_FA1X8_P10_A0_R_S0_F_10);
		if (!B0 && CI) (A0 -=> S0) = (`C12T28SOI_LR_FA1X8_P10_A0_F_S0_R_01,`C12T28SOI_LR_FA1X8_P10_A0_R_S0_F_01);
		if (!B0 && !CI) (A0 +=> S0) = (`C12T28SOI_LR_FA1X8_P10_A0_R_S0_R_00,`C12T28SOI_LR_FA1X8_P10_A0_F_S0_F_00);
		if (B0 && CI) (A0 +=> S0) = (`C12T28SOI_LR_FA1X8_P10_A0_R_S0_R_11,`C12T28SOI_LR_FA1X8_P10_A0_F_S0_F_11);
		if (A0 && !CI) (B0 +=> CO) = (`C12T28SOI_LR_FA1X8_P10_B0_R_CO_R_10,`C12T28SOI_LR_FA1X8_P10_B0_F_CO_F_10);
		if (!A0 && CI) (B0 +=> CO) = (`C12T28SOI_LR_FA1X8_P10_B0_R_CO_R_01,`C12T28SOI_LR_FA1X8_P10_B0_F_CO_F_01);
		if (A0 && !CI) (B0 -=> S0) = (`C12T28SOI_LR_FA1X8_P10_B0_F_S0_R_10,`C12T28SOI_LR_FA1X8_P10_B0_R_S0_F_10);
		if (!A0 && CI) (B0 -=> S0) = (`C12T28SOI_LR_FA1X8_P10_B0_F_S0_R_01,`C12T28SOI_LR_FA1X8_P10_B0_R_S0_F_01);
		if (!A0 && !CI) (B0 +=> S0) = (`C12T28SOI_LR_FA1X8_P10_B0_R_S0_R_00,`C12T28SOI_LR_FA1X8_P10_B0_F_S0_F_00);
		if (A0 && CI) (B0 +=> S0) = (`C12T28SOI_LR_FA1X8_P10_B0_R_S0_R_11,`C12T28SOI_LR_FA1X8_P10_B0_F_S0_F_11);
		if (A0 && !B0) (CI +=> CO) = (`C12T28SOI_LR_FA1X8_P10_CI_R_CO_R_10,`C12T28SOI_LR_FA1X8_P10_CI_F_CO_F_10);
		if (!A0 && B0) (CI +=> CO) = (`C12T28SOI_LR_FA1X8_P10_CI_R_CO_R_01,`C12T28SOI_LR_FA1X8_P10_CI_F_CO_F_01);
		if (A0 && !B0) (CI -=> S0) = (`C12T28SOI_LR_FA1X8_P10_CI_F_S0_R_10,`C12T28SOI_LR_FA1X8_P10_CI_R_S0_F_10);
		if (!A0 && B0) (CI -=> S0) = (`C12T28SOI_LR_FA1X8_P10_CI_F_S0_R_01,`C12T28SOI_LR_FA1X8_P10_CI_R_S0_F_01);
		if (!A0 && !B0) (CI +=> S0) = (`C12T28SOI_LR_FA1X8_P10_CI_R_S0_R_00,`C12T28SOI_LR_FA1X8_P10_CI_F_S0_F_00);
		if (A0 && B0) (CI +=> S0) = (`C12T28SOI_LR_FA1X8_P10_CI_R_S0_R_11,`C12T28SOI_LR_FA1X8_P10_CI_F_S0_F_11);


	endspecify

endmodule // C12T28SOI_LR_FA1X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRS1_FA1X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRS1_FA1X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRS1_FA1X8_P10_A0_R_CO_R_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_A0_F_CO_F_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_A0_R_CO_R_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_A0_F_CO_F_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_A0_R_S0_F_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_A0_F_S0_R_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_A0_R_S0_F_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_A0_F_S0_R_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_A0_R_S0_R_00 0.1
`define C12T28SOI_LRS1_FA1X8_P10_A0_F_S0_F_00 0.1
`define C12T28SOI_LRS1_FA1X8_P10_A0_R_S0_R_11 0.1
`define C12T28SOI_LRS1_FA1X8_P10_A0_F_S0_F_11 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_R_CO_R_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_F_CO_F_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_R_CO_R_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_F_CO_F_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_R_S0_F_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_F_S0_R_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_R_S0_F_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_F_S0_R_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_R_S0_R_00 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_F_S0_F_00 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_R_S0_R_11 0.1
`define C12T28SOI_LRS1_FA1X8_P10_B0_F_S0_F_11 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_R_CO_R_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_F_CO_F_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_R_CO_R_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_F_CO_F_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_R_S0_F_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_F_S0_R_10 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_R_S0_F_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_F_S0_R_01 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_R_S0_R_00 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_F_S0_F_00 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_R_S0_R_11 0.1
`define C12T28SOI_LRS1_FA1X8_P10_CI_F_S0_F_11 0.1

module C12T28SOI_LRS1_FA1X8_P10 (S0, CO, A0, B0, CI);

	output S0;
	output CO;
	input A0;
	input B0;
	input CI;

	xor   #1 U1 (S0, A0, B0, CI) ;
	or    U2 (INTERNAL2, A0, B0) ;
	and    U3 (INTERNAL1, INTERNAL2, CI) ;
	and    U4 (INTERNAL3, A0, B0) ;
	or   #1 U5 (CO, INTERNAL1, INTERNAL3) ;



	specify

		if (B0 && !CI) (A0 +=> CO) = (`C12T28SOI_LRS1_FA1X8_P10_A0_R_CO_R_10,`C12T28SOI_LRS1_FA1X8_P10_A0_F_CO_F_10);
		if (!B0 && CI) (A0 +=> CO) = (`C12T28SOI_LRS1_FA1X8_P10_A0_R_CO_R_01,`C12T28SOI_LRS1_FA1X8_P10_A0_F_CO_F_01);
		if (B0 && !CI) (A0 -=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_A0_F_S0_R_10,`C12T28SOI_LRS1_FA1X8_P10_A0_R_S0_F_10);
		if (!B0 && CI) (A0 -=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_A0_F_S0_R_01,`C12T28SOI_LRS1_FA1X8_P10_A0_R_S0_F_01);
		if (!B0 && !CI) (A0 +=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_A0_R_S0_R_00,`C12T28SOI_LRS1_FA1X8_P10_A0_F_S0_F_00);
		if (B0 && CI) (A0 +=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_A0_R_S0_R_11,`C12T28SOI_LRS1_FA1X8_P10_A0_F_S0_F_11);
		if (A0 && !CI) (B0 +=> CO) = (`C12T28SOI_LRS1_FA1X8_P10_B0_R_CO_R_10,`C12T28SOI_LRS1_FA1X8_P10_B0_F_CO_F_10);
		if (!A0 && CI) (B0 +=> CO) = (`C12T28SOI_LRS1_FA1X8_P10_B0_R_CO_R_01,`C12T28SOI_LRS1_FA1X8_P10_B0_F_CO_F_01);
		if (A0 && !CI) (B0 -=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_B0_F_S0_R_10,`C12T28SOI_LRS1_FA1X8_P10_B0_R_S0_F_10);
		if (!A0 && CI) (B0 -=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_B0_F_S0_R_01,`C12T28SOI_LRS1_FA1X8_P10_B0_R_S0_F_01);
		if (!A0 && !CI) (B0 +=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_B0_R_S0_R_00,`C12T28SOI_LRS1_FA1X8_P10_B0_F_S0_F_00);
		if (A0 && CI) (B0 +=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_B0_R_S0_R_11,`C12T28SOI_LRS1_FA1X8_P10_B0_F_S0_F_11);
		if (A0 && !B0) (CI +=> CO) = (`C12T28SOI_LRS1_FA1X8_P10_CI_R_CO_R_10,`C12T28SOI_LRS1_FA1X8_P10_CI_F_CO_F_10);
		if (!A0 && B0) (CI +=> CO) = (`C12T28SOI_LRS1_FA1X8_P10_CI_R_CO_R_01,`C12T28SOI_LRS1_FA1X8_P10_CI_F_CO_F_01);
		if (A0 && !B0) (CI -=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_CI_F_S0_R_10,`C12T28SOI_LRS1_FA1X8_P10_CI_R_S0_F_10);
		if (!A0 && B0) (CI -=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_CI_F_S0_R_01,`C12T28SOI_LRS1_FA1X8_P10_CI_R_S0_F_01);
		if (!A0 && !B0) (CI +=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_CI_R_S0_R_00,`C12T28SOI_LRS1_FA1X8_P10_CI_F_S0_F_00);
		if (A0 && B0) (CI +=> S0) = (`C12T28SOI_LRS1_FA1X8_P10_CI_R_S0_R_11,`C12T28SOI_LRS1_FA1X8_P10_CI_F_S0_F_11);


	endspecify

endmodule // C12T28SOI_LRS1_FA1X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_HA1X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_HA1X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_HA1X33_P10_A0_R_CO_R_1 0.1
`define C12T28SOI_LR_HA1X33_P10_A0_F_CO_F_1 0.1
`define C12T28SOI_LR_HA1X33_P10_A0_R_S0_F_1 0.1
`define C12T28SOI_LR_HA1X33_P10_A0_F_S0_R_1 0.1
`define C12T28SOI_LR_HA1X33_P10_A0_R_S0_R_0 0.1
`define C12T28SOI_LR_HA1X33_P10_A0_F_S0_F_0 0.1
`define C12T28SOI_LR_HA1X33_P10_B0_R_CO_R_1 0.1
`define C12T28SOI_LR_HA1X33_P10_B0_F_CO_F_1 0.1
`define C12T28SOI_LR_HA1X33_P10_B0_R_S0_F_1 0.1
`define C12T28SOI_LR_HA1X33_P10_B0_F_S0_R_1 0.1
`define C12T28SOI_LR_HA1X33_P10_B0_R_S0_R_0 0.1
`define C12T28SOI_LR_HA1X33_P10_B0_F_S0_F_0 0.1

module C12T28SOI_LR_HA1X33_P10 (S0, CO, A0, B0);

	output S0;
	output CO;
	input A0;
	input B0;

	xor   #1 U1 (S0, A0, B0) ;
	and   #1 U2 (CO, A0, B0) ;



	specify

		if (B0) (A0 +=> CO) = (`C12T28SOI_LR_HA1X33_P10_A0_R_CO_R_1,`C12T28SOI_LR_HA1X33_P10_A0_F_CO_F_1);
		if (B0) (A0 -=> S0) = (`C12T28SOI_LR_HA1X33_P10_A0_F_S0_R_1,`C12T28SOI_LR_HA1X33_P10_A0_R_S0_F_1);
		if (!B0) (A0 +=> S0) = (`C12T28SOI_LR_HA1X33_P10_A0_R_S0_R_0,`C12T28SOI_LR_HA1X33_P10_A0_F_S0_F_0);
		if (A0) (B0 +=> CO) = (`C12T28SOI_LR_HA1X33_P10_B0_R_CO_R_1,`C12T28SOI_LR_HA1X33_P10_B0_F_CO_F_1);
		if (A0) (B0 -=> S0) = (`C12T28SOI_LR_HA1X33_P10_B0_F_S0_R_1,`C12T28SOI_LR_HA1X33_P10_B0_R_S0_F_1);
		if (!A0) (B0 +=> S0) = (`C12T28SOI_LR_HA1X33_P10_B0_R_S0_R_0,`C12T28SOI_LR_HA1X33_P10_B0_F_S0_F_0);


	endspecify

endmodule // C12T28SOI_LR_HA1X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_HA1X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_HA1X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_HA1X8_P10_A0_R_CO_R_1 0.1
`define C12T28SOI_LR_HA1X8_P10_A0_F_CO_F_1 0.1
`define C12T28SOI_LR_HA1X8_P10_A0_R_S0_F_1 0.1
`define C12T28SOI_LR_HA1X8_P10_A0_F_S0_R_1 0.1
`define C12T28SOI_LR_HA1X8_P10_A0_R_S0_R_0 0.1
`define C12T28SOI_LR_HA1X8_P10_A0_F_S0_F_0 0.1
`define C12T28SOI_LR_HA1X8_P10_B0_R_CO_R_1 0.1
`define C12T28SOI_LR_HA1X8_P10_B0_F_CO_F_1 0.1
`define C12T28SOI_LR_HA1X8_P10_B0_R_S0_F_1 0.1
`define C12T28SOI_LR_HA1X8_P10_B0_F_S0_R_1 0.1
`define C12T28SOI_LR_HA1X8_P10_B0_R_S0_R_0 0.1
`define C12T28SOI_LR_HA1X8_P10_B0_F_S0_F_0 0.1

module C12T28SOI_LR_HA1X8_P10 (S0, CO, A0, B0);

	output S0;
	output CO;
	input A0;
	input B0;

	xor   #1 U1 (S0, A0, B0) ;
	and   #1 U2 (CO, A0, B0) ;



	specify

		if (B0) (A0 +=> CO) = (`C12T28SOI_LR_HA1X8_P10_A0_R_CO_R_1,`C12T28SOI_LR_HA1X8_P10_A0_F_CO_F_1);
		if (B0) (A0 -=> S0) = (`C12T28SOI_LR_HA1X8_P10_A0_F_S0_R_1,`C12T28SOI_LR_HA1X8_P10_A0_R_S0_F_1);
		if (!B0) (A0 +=> S0) = (`C12T28SOI_LR_HA1X8_P10_A0_R_S0_R_0,`C12T28SOI_LR_HA1X8_P10_A0_F_S0_F_0);
		if (A0) (B0 +=> CO) = (`C12T28SOI_LR_HA1X8_P10_B0_R_CO_R_1,`C12T28SOI_LR_HA1X8_P10_B0_F_CO_F_1);
		if (A0) (B0 -=> S0) = (`C12T28SOI_LR_HA1X8_P10_B0_F_S0_R_1,`C12T28SOI_LR_HA1X8_P10_B0_R_S0_F_1);
		if (!A0) (B0 +=> S0) = (`C12T28SOI_LR_HA1X8_P10_B0_R_S0_R_0,`C12T28SOI_LR_HA1X8_P10_B0_F_S0_F_0);


	endspecify

endmodule // C12T28SOI_LR_HA1X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_IVX100_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_IVX100_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_IVX100_P10_A_R_Z_F 0.1
`define C12T28SOI_LR_IVX100_P10_A_F_Z_R 0.1

module C12T28SOI_LR_IVX100_P10 (Z, A);

	output Z;
	input A;

	not   #1 U1 (Z, A) ;



	specify

		(A -=> Z) = (`C12T28SOI_LR_IVX100_P10_A_F_Z_R,`C12T28SOI_LR_IVX100_P10_A_R_Z_F);


	endspecify

endmodule // C12T28SOI_LR_IVX100_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_IVX134_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_IVX134_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_IVX134_P10_A_R_Z_F 0.1
`define C12T28SOI_LR_IVX134_P10_A_F_Z_R 0.1

module C12T28SOI_LR_IVX134_P10 (Z, A);

	output Z;
	input A;

	not   #1 U1 (Z, A) ;



	specify

		(A -=> Z) = (`C12T28SOI_LR_IVX134_P10_A_F_Z_R,`C12T28SOI_LR_IVX134_P10_A_R_Z_F);


	endspecify

endmodule // C12T28SOI_LR_IVX134_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_IVX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_IVX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_IVX17_P10_A_R_Z_F 0.1
`define C12T28SOI_LR_IVX17_P10_A_F_Z_R 0.1

module C12T28SOI_LR_IVX17_P10 (Z, A);

	output Z;
	input A;

	not   #1 U1 (Z, A) ;



	specify

		(A -=> Z) = (`C12T28SOI_LR_IVX17_P10_A_F_Z_R,`C12T28SOI_LR_IVX17_P10_A_R_Z_F);


	endspecify

endmodule // C12T28SOI_LR_IVX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_IVX25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_IVX25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_IVX25_P10_A_R_Z_F 0.1
`define C12T28SOI_LR_IVX25_P10_A_F_Z_R 0.1

module C12T28SOI_LR_IVX25_P10 (Z, A);

	output Z;
	input A;

	not   #1 U1 (Z, A) ;



	specify

		(A -=> Z) = (`C12T28SOI_LR_IVX25_P10_A_F_Z_R,`C12T28SOI_LR_IVX25_P10_A_R_Z_F);


	endspecify

endmodule // C12T28SOI_LR_IVX25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_IVX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_IVX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_IVX33_P10_A_R_Z_F 0.1
`define C12T28SOI_LR_IVX33_P10_A_F_Z_R 0.1

module C12T28SOI_LR_IVX33_P10 (Z, A);

	output Z;
	input A;

	not   #1 U1 (Z, A) ;



	specify

		(A -=> Z) = (`C12T28SOI_LR_IVX33_P10_A_F_Z_R,`C12T28SOI_LR_IVX33_P10_A_R_Z_F);


	endspecify

endmodule // C12T28SOI_LR_IVX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_IVX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_IVX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_IVX4_P10_A_R_Z_F 0.1
`define C12T28SOI_LR_IVX4_P10_A_F_Z_R 0.1

module C12T28SOI_LR_IVX4_P10 (Z, A);

	output Z;
	input A;

	not   #1 U1 (Z, A) ;



	specify

		(A -=> Z) = (`C12T28SOI_LR_IVX4_P10_A_F_Z_R,`C12T28SOI_LR_IVX4_P10_A_R_Z_F);


	endspecify

endmodule // C12T28SOI_LR_IVX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_IVX50_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_IVX50_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_IVX50_P10_A_R_Z_F 0.1
`define C12T28SOI_LR_IVX50_P10_A_F_Z_R 0.1

module C12T28SOI_LR_IVX50_P10 (Z, A);

	output Z;
	input A;

	not   #1 U1 (Z, A) ;



	specify

		(A -=> Z) = (`C12T28SOI_LR_IVX50_P10_A_F_Z_R,`C12T28SOI_LR_IVX50_P10_A_R_Z_F);


	endspecify

endmodule // C12T28SOI_LR_IVX50_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_IVX58_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_IVX58_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_IVX58_P10_A_R_Z_F 0.1
`define C12T28SOI_LR_IVX58_P10_A_F_Z_R 0.1

module C12T28SOI_LR_IVX58_P10 (Z, A);

	output Z;
	input A;

	not   #1 U1 (Z, A) ;



	specify

		(A -=> Z) = (`C12T28SOI_LR_IVX58_P10_A_F_Z_R,`C12T28SOI_LR_IVX58_P10_A_R_Z_F);


	endspecify

endmodule // C12T28SOI_LR_IVX58_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_IVX67_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_IVX67_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_IVX67_P10_A_R_Z_F 0.1
`define C12T28SOI_LR_IVX67_P10_A_F_Z_R 0.1

module C12T28SOI_LR_IVX67_P10 (Z, A);

	output Z;
	input A;

	not   #1 U1 (Z, A) ;



	specify

		(A -=> Z) = (`C12T28SOI_LR_IVX67_P10_A_F_Z_R,`C12T28SOI_LR_IVX67_P10_A_R_Z_F);


	endspecify

endmodule // C12T28SOI_LR_IVX67_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_IVX6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_IVX6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_IVX6_P10_A_R_Z_F 0.1
`define C12T28SOI_LR_IVX6_P10_A_F_Z_R 0.1

module C12T28SOI_LR_IVX6_P10 (Z, A);

	output Z;
	input A;

	not   #1 U1 (Z, A) ;



	specify

		(A -=> Z) = (`C12T28SOI_LR_IVX6_P10_A_F_Z_R,`C12T28SOI_LR_IVX6_P10_A_R_Z_F);


	endspecify

endmodule // C12T28SOI_LR_IVX6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_IVX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_IVX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_IVX8_P10_A_R_Z_F 0.1
`define C12T28SOI_LR_IVX8_P10_A_F_Z_R 0.1

module C12T28SOI_LR_IVX8_P10 (Z, A);

	output Z;
	input A;

	not   #1 U1 (Z, A) ;



	specify

		(A -=> Z) = (`C12T28SOI_LR_IVX8_P10_A_F_Z_R,`C12T28SOI_LR_IVX8_P10_A_R_Z_F);


	endspecify

endmodule // C12T28SOI_LR_IVX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_LDHQNX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_LDHQNX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_LDHQNX17_P10_D_R_QN_F_1 0.1
`define C12T28SOI_LR_LDHQNX17_P10_D_F_QN_R_1 0.1
`define C12T28SOI_LR_LDHQNX17_P10_G_R_QN_R 0.1
`define C12T28SOI_LR_LDHQNX17_P10_G_R_QN_F 0.1
`define C12T28SOI_LR_LDHQNX17_P10_D_G_HOLD_posedge_negedge 0.01
`define C12T28SOI_LR_LDHQNX17_P10_D_G_HOLD_negedge_negedge 0.01
`define C12T28SOI_LR_LDHQNX17_P10_D_G_SETUP_posedge_negedge 0.01
`define C12T28SOI_LR_LDHQNX17_P10_D_G_SETUP_negedge_negedge 0.01
`define C12T28SOI_LR_LDHQNX17_P10_G_PWH 0.01

module C12T28SOI_LR_LDHQNX17_P10 (QN, D, G);

	output QN;
	input D;
	input G;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U1 (IQ, D, G , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U1 (IQ, dD, dG , NOTIFIER) ;
	not   #1 U2 (QN, IQ) ;


	specify

		if (G) (D -=> QN) = (`C12T28SOI_LR_LDHQNX17_P10_D_F_QN_R_1,`C12T28SOI_LR_LDHQNX17_P10_D_R_QN_F_1);
		 (posedge G => (QN -: D)) = (`C12T28SOI_LR_LDHQNX17_P10_G_R_QN_R,`C12T28SOI_LR_LDHQNX17_P10_G_R_QN_F);

		$setuphold(negedge G, posedge D, `C12T28SOI_LR_LDHQNX17_P10_D_G_SETUP_posedge_negedge, `C12T28SOI_LR_LDHQNX17_P10_D_G_HOLD_posedge_negedge , NOTIFIER,, , dG, dD);
		$setuphold(negedge G, negedge D, `C12T28SOI_LR_LDHQNX17_P10_D_G_SETUP_negedge_negedge, `C12T28SOI_LR_LDHQNX17_P10_D_G_HOLD_negedge_negedge , NOTIFIER,, , dG, dD);
		$width(posedge G, `C12T28SOI_LR_LDHQNX17_P10_G_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_LDHQNX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_LDHQX23_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_LDHQX23_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_LDHQX23_P10_D_R_Q_R_1 0.1
`define C12T28SOI_LR_LDHQX23_P10_D_F_Q_F_1 0.1
`define C12T28SOI_LR_LDHQX23_P10_G_R_Q_R 0.1
`define C12T28SOI_LR_LDHQX23_P10_G_R_Q_F 0.1
`define C12T28SOI_LR_LDHQX23_P10_D_G_HOLD_posedge_negedge 0.01
`define C12T28SOI_LR_LDHQX23_P10_D_G_HOLD_negedge_negedge 0.01
`define C12T28SOI_LR_LDHQX23_P10_D_G_SETUP_posedge_negedge 0.01
`define C12T28SOI_LR_LDHQX23_P10_D_G_SETUP_negedge_negedge 0.01
`define C12T28SOI_LR_LDHQX23_P10_G_PWH 0.01

module C12T28SOI_LR_LDHQX23_P10 (Q, D, G);

	output Q;
	input D;
	input G;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U1 (IQ, D, G , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U1 (IQ, dD, dG , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;


	specify

		if (G) (D +=> Q) = (`C12T28SOI_LR_LDHQX23_P10_D_R_Q_R_1,`C12T28SOI_LR_LDHQX23_P10_D_F_Q_F_1);
		 (posedge G => (Q +: D)) = (`C12T28SOI_LR_LDHQX23_P10_G_R_Q_R,`C12T28SOI_LR_LDHQX23_P10_G_R_Q_F);

		$setuphold(negedge G, posedge D, `C12T28SOI_LR_LDHQX23_P10_D_G_SETUP_posedge_negedge, `C12T28SOI_LR_LDHQX23_P10_D_G_HOLD_posedge_negedge , NOTIFIER,, , dG, dD);
		$setuphold(negedge G, negedge D, `C12T28SOI_LR_LDHQX23_P10_D_G_SETUP_negedge_negedge, `C12T28SOI_LR_LDHQX23_P10_D_G_HOLD_negedge_negedge , NOTIFIER,, , dG, dD);
		$width(posedge G, `C12T28SOI_LR_LDHQX23_P10_G_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_LDHQX23_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_LDHQX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_LDHQX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_LDHQX8_P10_D_R_Q_R_1 0.1
`define C12T28SOI_LR_LDHQX8_P10_D_F_Q_F_1 0.1
`define C12T28SOI_LR_LDHQX8_P10_G_R_Q_R 0.1
`define C12T28SOI_LR_LDHQX8_P10_G_R_Q_F 0.1
`define C12T28SOI_LR_LDHQX8_P10_D_G_HOLD_posedge_negedge 0.01
`define C12T28SOI_LR_LDHQX8_P10_D_G_HOLD_negedge_negedge 0.01
`define C12T28SOI_LR_LDHQX8_P10_D_G_SETUP_posedge_negedge 0.01
`define C12T28SOI_LR_LDHQX8_P10_D_G_SETUP_negedge_negedge 0.01
`define C12T28SOI_LR_LDHQX8_P10_G_PWH 0.01

module C12T28SOI_LR_LDHQX8_P10 (Q, D, G);

	output Q;
	input D;
	input G;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U1 (IQ, D, G , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U1 (IQ, dD, dG , NOTIFIER) ;
	buf   #1 U2 (Q, IQ) ;


	specify

		if (G) (D +=> Q) = (`C12T28SOI_LR_LDHQX8_P10_D_R_Q_R_1,`C12T28SOI_LR_LDHQX8_P10_D_F_Q_F_1);
		 (posedge G => (Q +: D)) = (`C12T28SOI_LR_LDHQX8_P10_G_R_Q_R,`C12T28SOI_LR_LDHQX8_P10_G_R_Q_F);

		$setuphold(negedge G, posedge D, `C12T28SOI_LR_LDHQX8_P10_D_G_SETUP_posedge_negedge, `C12T28SOI_LR_LDHQX8_P10_D_G_HOLD_posedge_negedge , NOTIFIER,, , dG, dD);
		$setuphold(negedge G, negedge D, `C12T28SOI_LR_LDHQX8_P10_D_G_SETUP_negedge_negedge, `C12T28SOI_LR_LDHQX8_P10_D_G_HOLD_negedge_negedge , NOTIFIER,, , dG, dD);
		$width(posedge G, `C12T28SOI_LR_LDHQX8_P10_G_PWH ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_LDHQX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_LDLQX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_LDLQX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_LDLQX17_P10_D_R_Q_R_0 0.1
`define C12T28SOI_LR_LDLQX17_P10_D_F_Q_F_0 0.1
`define C12T28SOI_LR_LDLQX17_P10_GN_F_Q_R 0.1
`define C12T28SOI_LR_LDLQX17_P10_GN_F_Q_F 0.1
`define C12T28SOI_LR_LDLQX17_P10_D_GN_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_LDLQX17_P10_D_GN_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_LDLQX17_P10_D_GN_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_LDLQX17_P10_D_GN_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_LDLQX17_P10_GN_PWL 0.01

module C12T28SOI_LR_LDLQX17_P10 (Q, D, GN);

	output Q;
	input D;
	input GN;

`ifdef functional
	reg  NOTIFIER;
	not    U1 (INTERNAL1, GN) ;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U2 (IQ, D, INTERNAL1 , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	not    U1 (INTERNAL1, dGN) ;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U2 (IQ, dD, INTERNAL1 , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;


	specify

		if (!GN) (D +=> Q) = (`C12T28SOI_LR_LDLQX17_P10_D_R_Q_R_0,`C12T28SOI_LR_LDLQX17_P10_D_F_Q_F_0);
		 (negedge GN => (Q +: D)) = (`C12T28SOI_LR_LDLQX17_P10_GN_F_Q_R,`C12T28SOI_LR_LDLQX17_P10_GN_F_Q_F);

		$setuphold(posedge GN, posedge D, `C12T28SOI_LR_LDLQX17_P10_D_GN_SETUP_posedge_posedge, `C12T28SOI_LR_LDLQX17_P10_D_GN_HOLD_posedge_posedge , NOTIFIER,, , dGN, dD);
		$setuphold(posedge GN, negedge D, `C12T28SOI_LR_LDLQX17_P10_D_GN_SETUP_negedge_posedge, `C12T28SOI_LR_LDLQX17_P10_D_GN_HOLD_negedge_posedge , NOTIFIER,, , dGN, dD);
		$width(negedge GN, `C12T28SOI_LR_LDLQX17_P10_GN_PWL ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_LDLQX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_LDLQX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_LDLQX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_LDLQX33_P10_D_R_Q_R_0 0.1
`define C12T28SOI_LR_LDLQX33_P10_D_F_Q_F_0 0.1
`define C12T28SOI_LR_LDLQX33_P10_GN_F_Q_R 0.1
`define C12T28SOI_LR_LDLQX33_P10_GN_F_Q_F 0.1
`define C12T28SOI_LR_LDLQX33_P10_D_GN_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_LDLQX33_P10_D_GN_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_LDLQX33_P10_D_GN_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_LDLQX33_P10_D_GN_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_LDLQX33_P10_GN_PWL 0.01

module C12T28SOI_LR_LDLQX33_P10 (Q, D, GN);

	output Q;
	input D;
	input GN;

`ifdef functional
	reg  NOTIFIER;
	not    U1 (INTERNAL1, GN) ;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U2 (IQ, D, INTERNAL1 , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	not    U1 (INTERNAL1, dGN) ;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U2 (IQ, dD, INTERNAL1 , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;


	specify

		if (!GN) (D +=> Q) = (`C12T28SOI_LR_LDLQX33_P10_D_R_Q_R_0,`C12T28SOI_LR_LDLQX33_P10_D_F_Q_F_0);
		 (negedge GN => (Q +: D)) = (`C12T28SOI_LR_LDLQX33_P10_GN_F_Q_R,`C12T28SOI_LR_LDLQX33_P10_GN_F_Q_F);

		$setuphold(posedge GN, posedge D, `C12T28SOI_LR_LDLQX33_P10_D_GN_SETUP_posedge_posedge, `C12T28SOI_LR_LDLQX33_P10_D_GN_HOLD_posedge_posedge , NOTIFIER,, , dGN, dD);
		$setuphold(posedge GN, negedge D, `C12T28SOI_LR_LDLQX33_P10_D_GN_SETUP_negedge_posedge, `C12T28SOI_LR_LDLQX33_P10_D_GN_HOLD_negedge_posedge , NOTIFIER,, , dGN, dD);
		$width(negedge GN, `C12T28SOI_LR_LDLQX33_P10_GN_PWL ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_LDLQX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_LDLQX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_LDLQX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_LDLQX8_P10_D_R_Q_R_0 0.1
`define C12T28SOI_LR_LDLQX8_P10_D_F_Q_F_0 0.1
`define C12T28SOI_LR_LDLQX8_P10_GN_F_Q_R 0.1
`define C12T28SOI_LR_LDLQX8_P10_GN_F_Q_F 0.1
`define C12T28SOI_LR_LDLQX8_P10_D_GN_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_LDLQX8_P10_D_GN_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_LDLQX8_P10_D_GN_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_LDLQX8_P10_D_GN_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_LDLQX8_P10_GN_PWL 0.01

module C12T28SOI_LR_LDLQX8_P10 (Q, D, GN);

	output Q;
	input D;
	input GN;

`ifdef functional
	reg  NOTIFIER;
	not    U1 (INTERNAL1, GN) ;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U2 (IQ, D, INTERNAL1 , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	not    U1 (INTERNAL1, dGN) ;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI   U2 (IQ, dD, INTERNAL1 , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;


	specify

		if (!GN) (D +=> Q) = (`C12T28SOI_LR_LDLQX8_P10_D_R_Q_R_0,`C12T28SOI_LR_LDLQX8_P10_D_F_Q_F_0);
		 (negedge GN => (Q +: D)) = (`C12T28SOI_LR_LDLQX8_P10_GN_F_Q_R,`C12T28SOI_LR_LDLQX8_P10_GN_F_Q_F);

		$setuphold(posedge GN, posedge D, `C12T28SOI_LR_LDLQX8_P10_D_GN_SETUP_posedge_posedge, `C12T28SOI_LR_LDLQX8_P10_D_GN_HOLD_posedge_posedge , NOTIFIER,, , dGN, dD);
		$setuphold(posedge GN, negedge D, `C12T28SOI_LR_LDLQX8_P10_D_GN_SETUP_negedge_posedge, `C12T28SOI_LR_LDLQX8_P10_D_GN_HOLD_negedge_posedge , NOTIFIER,, , dGN, dD);
		$width(negedge GN, `C12T28SOI_LR_LDLQX8_P10_GN_PWL ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_LDLQX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_LDLRQX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_LDLRQX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_LDLRQX33_P10_D_R_Q_R_01 0.1
`define C12T28SOI_LR_LDLRQX33_P10_D_F_Q_F_01 0.1
`define C12T28SOI_LR_LDLRQX33_P10_GN_F_Q_R 0.1
`define C12T28SOI_LR_LDLRQX33_P10_GN_F_Q_F 0.1
`define C12T28SOI_LR_LDLRQX33_P10_RN_R_Q_R 0.1
`define C12T28SOI_LR_LDLRQX33_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_LDLRQX33_P10_D_GN_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX33_P10_D_GN_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX33_P10_D_GN_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX33_P10_D_GN_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX33_P10_RN_GN_REC_posedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX33_P10_RN_GN_REM_posedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX33_P10_RN_PWL 0.01
`define C12T28SOI_LR_LDLRQX33_P10_GN_PWL 0.01

module C12T28SOI_LR_LDLRQX33_P10 (Q, D, GN, RN);

	output Q;
	input D;
	input GN;
	input RN;

`ifdef functional
	reg  NOTIFIER;
	not    U1 (INTERNAL1, GN) ;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_RN_NOTI   U2 (IQ, D, INTERNAL1, RN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	not    U1 (INTERNAL1, dGN) ;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_RN_NOTI   U2 (IQ, dD, INTERNAL1, dRN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;


	specify

		if (!GN && RN) (D +=> Q) = (`C12T28SOI_LR_LDLRQX33_P10_D_R_Q_R_01,`C12T28SOI_LR_LDLRQX33_P10_D_F_Q_F_01);
		 (negedge GN => (Q +: D)) = (`C12T28SOI_LR_LDLRQX33_P10_GN_F_Q_R,`C12T28SOI_LR_LDLRQX33_P10_GN_F_Q_F);
		 (posedge RN => (Q +: 1'b1)) = (`C12T28SOI_LR_LDLRQX33_P10_RN_R_Q_R,`C12T28SOI_LR_LDLRQX33_P10_RN_F_Q_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_LDLRQX33_P10_RN_R_Q_R,`C12T28SOI_LR_LDLRQX33_P10_RN_F_Q_F);

		$setuphold(posedge GN, posedge D, `C12T28SOI_LR_LDLRQX33_P10_D_GN_SETUP_posedge_posedge, `C12T28SOI_LR_LDLRQX33_P10_D_GN_HOLD_posedge_posedge , NOTIFIER,, dRN, dGN, dD);
		$setuphold(posedge GN, negedge D, `C12T28SOI_LR_LDLRQX33_P10_D_GN_SETUP_negedge_posedge, `C12T28SOI_LR_LDLRQX33_P10_D_GN_HOLD_negedge_posedge , NOTIFIER,, dRN, dGN, dD);
		$recrem(posedge RN, posedge GN, `C12T28SOI_LR_LDLRQX33_P10_RN_GN_REC_posedge_posedge, `C12T28SOI_LR_LDLRQX33_P10_RN_GN_REM_posedge_posedge , NOTIFIER,, D, dRN, dGN);
		$width(negedge RN &&& GN, `C12T28SOI_LR_LDLRQX33_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge GN &&& RN, `C12T28SOI_LR_LDLRQX33_P10_GN_PWL ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_LDLRQX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_LDLRQX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_LDLRQX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_LDLRQX8_P10_D_R_Q_R_01 0.1
`define C12T28SOI_LR_LDLRQX8_P10_D_F_Q_F_01 0.1
`define C12T28SOI_LR_LDLRQX8_P10_GN_F_Q_R 0.1
`define C12T28SOI_LR_LDLRQX8_P10_GN_F_Q_F 0.1
`define C12T28SOI_LR_LDLRQX8_P10_RN_R_Q_R 0.1
`define C12T28SOI_LR_LDLRQX8_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_LDLRQX8_P10_D_GN_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX8_P10_D_GN_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX8_P10_D_GN_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX8_P10_D_GN_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX8_P10_RN_GN_REC_posedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX8_P10_RN_GN_REM_posedge_posedge 0.01
`define C12T28SOI_LR_LDLRQX8_P10_RN_PWL 0.01
`define C12T28SOI_LR_LDLRQX8_P10_GN_PWL 0.01

module C12T28SOI_LR_LDLRQX8_P10 (Q, D, GN, RN);

	output Q;
	input D;
	input GN;
	input RN;

`ifdef functional
	reg  NOTIFIER;
	not    U1 (INTERNAL1, GN) ;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_RN_NOTI   U2 (IQ, D, INTERNAL1, RN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	not    U1 (INTERNAL1, dGN) ;
	C28SOI_SC_12_COREPBP10_LR_U_LD_P_RN_NOTI   U2 (IQ, dD, INTERNAL1, dRN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;


	specify

		if (!GN && RN) (D +=> Q) = (`C12T28SOI_LR_LDLRQX8_P10_D_R_Q_R_01,`C12T28SOI_LR_LDLRQX8_P10_D_F_Q_F_01);
		 (negedge GN => (Q +: D)) = (`C12T28SOI_LR_LDLRQX8_P10_GN_F_Q_R,`C12T28SOI_LR_LDLRQX8_P10_GN_F_Q_F);
		 (posedge RN => (Q +: 1'b1)) = (`C12T28SOI_LR_LDLRQX8_P10_RN_R_Q_R,`C12T28SOI_LR_LDLRQX8_P10_RN_F_Q_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_LDLRQX8_P10_RN_R_Q_R,`C12T28SOI_LR_LDLRQX8_P10_RN_F_Q_F);

		$setuphold(posedge GN, posedge D, `C12T28SOI_LR_LDLRQX8_P10_D_GN_SETUP_posedge_posedge, `C12T28SOI_LR_LDLRQX8_P10_D_GN_HOLD_posedge_posedge , NOTIFIER,, dRN, dGN, dD);
		$setuphold(posedge GN, negedge D, `C12T28SOI_LR_LDLRQX8_P10_D_GN_SETUP_negedge_posedge, `C12T28SOI_LR_LDLRQX8_P10_D_GN_HOLD_negedge_posedge , NOTIFIER,, dRN, dGN, dD);
		$recrem(posedge RN, posedge GN, `C12T28SOI_LR_LDLRQX8_P10_RN_GN_REC_posedge_posedge, `C12T28SOI_LR_LDLRQX8_P10_RN_GN_REM_posedge_posedge , NOTIFIER,, D, dRN, dGN);
		$width(negedge RN &&& GN, `C12T28SOI_LR_LDLRQX8_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge GN &&& RN, `C12T28SOI_LR_LDLRQX8_P10_GN_PWL ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_LDLRQX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MUX21X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MUX21X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MUX21X17_P10_D0_R_Z_R_00 0.1
`define C12T28SOI_LR_MUX21X17_P10_D0_F_Z_F_00 0.1
`define C12T28SOI_LR_MUX21X17_P10_D0_R_Z_R_10 0.1
`define C12T28SOI_LR_MUX21X17_P10_D0_F_Z_F_10 0.1
`define C12T28SOI_LR_MUX21X17_P10_D1_R_Z_R_01 0.1
`define C12T28SOI_LR_MUX21X17_P10_D1_F_Z_F_01 0.1
`define C12T28SOI_LR_MUX21X17_P10_D1_R_Z_R_11 0.1
`define C12T28SOI_LR_MUX21X17_P10_D1_F_Z_F_11 0.1
`define C12T28SOI_LR_MUX21X17_P10_S0_R_Z_F_10 0.1
`define C12T28SOI_LR_MUX21X17_P10_S0_F_Z_R_10 0.1
`define C12T28SOI_LR_MUX21X17_P10_S0_R_Z_R_01 0.1
`define C12T28SOI_LR_MUX21X17_P10_S0_F_Z_F_01 0.1

module C12T28SOI_LR_MUX21X17_P10 (Z, D0, D1, S0);

	output Z;
	input D0;
	input D1;
	input S0;

	C28SOI_SC_12_COREPBP10_LR_U_MUX2  #1 U1 (Z, D0, D1, S0) ;



	specify

		if (!D1 && !S0) (D0 +=> Z) = (`C12T28SOI_LR_MUX21X17_P10_D0_R_Z_R_00,`C12T28SOI_LR_MUX21X17_P10_D0_F_Z_F_00);
		if (D1 && !S0) (D0 +=> Z) = (`C12T28SOI_LR_MUX21X17_P10_D0_R_Z_R_10,`C12T28SOI_LR_MUX21X17_P10_D0_F_Z_F_10);
		if (!D0 && S0) (D1 +=> Z) = (`C12T28SOI_LR_MUX21X17_P10_D1_R_Z_R_01,`C12T28SOI_LR_MUX21X17_P10_D1_F_Z_F_01);
		if (D0 && S0) (D1 +=> Z) = (`C12T28SOI_LR_MUX21X17_P10_D1_R_Z_R_11,`C12T28SOI_LR_MUX21X17_P10_D1_F_Z_F_11);
		if (D0 && !D1) (S0 -=> Z) = (`C12T28SOI_LR_MUX21X17_P10_S0_F_Z_R_10,`C12T28SOI_LR_MUX21X17_P10_S0_R_Z_F_10);
		if (!D0 && D1) (S0 +=> Z) = (`C12T28SOI_LR_MUX21X17_P10_S0_R_Z_R_01,`C12T28SOI_LR_MUX21X17_P10_S0_F_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_MUX21X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MUX21X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MUX21X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MUX21X25_P10_D0_R_Z_R_00 0.1
`define C12T28SOI_LR_MUX21X25_P10_D0_F_Z_F_00 0.1
`define C12T28SOI_LR_MUX21X25_P10_D0_R_Z_R_10 0.1
`define C12T28SOI_LR_MUX21X25_P10_D0_F_Z_F_10 0.1
`define C12T28SOI_LR_MUX21X25_P10_D1_R_Z_R_01 0.1
`define C12T28SOI_LR_MUX21X25_P10_D1_F_Z_F_01 0.1
`define C12T28SOI_LR_MUX21X25_P10_D1_R_Z_R_11 0.1
`define C12T28SOI_LR_MUX21X25_P10_D1_F_Z_F_11 0.1
`define C12T28SOI_LR_MUX21X25_P10_S0_R_Z_F_10 0.1
`define C12T28SOI_LR_MUX21X25_P10_S0_F_Z_R_10 0.1
`define C12T28SOI_LR_MUX21X25_P10_S0_R_Z_R_01 0.1
`define C12T28SOI_LR_MUX21X25_P10_S0_F_Z_F_01 0.1

module C12T28SOI_LR_MUX21X25_P10 (Z, D0, D1, S0);

	output Z;
	input D0;
	input D1;
	input S0;

	C28SOI_SC_12_COREPBP10_LR_U_MUX2  #1 U1 (Z, D0, D1, S0) ;



	specify

		if (!D1 && !S0) (D0 +=> Z) = (`C12T28SOI_LR_MUX21X25_P10_D0_R_Z_R_00,`C12T28SOI_LR_MUX21X25_P10_D0_F_Z_F_00);
		if (D1 && !S0) (D0 +=> Z) = (`C12T28SOI_LR_MUX21X25_P10_D0_R_Z_R_10,`C12T28SOI_LR_MUX21X25_P10_D0_F_Z_F_10);
		if (!D0 && S0) (D1 +=> Z) = (`C12T28SOI_LR_MUX21X25_P10_D1_R_Z_R_01,`C12T28SOI_LR_MUX21X25_P10_D1_F_Z_F_01);
		if (D0 && S0) (D1 +=> Z) = (`C12T28SOI_LR_MUX21X25_P10_D1_R_Z_R_11,`C12T28SOI_LR_MUX21X25_P10_D1_F_Z_F_11);
		if (D0 && !D1) (S0 -=> Z) = (`C12T28SOI_LR_MUX21X25_P10_S0_F_Z_R_10,`C12T28SOI_LR_MUX21X25_P10_S0_R_Z_F_10);
		if (!D0 && D1) (S0 +=> Z) = (`C12T28SOI_LR_MUX21X25_P10_S0_R_Z_R_01,`C12T28SOI_LR_MUX21X25_P10_S0_F_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_MUX21X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MUX21X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MUX21X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MUX21X33_P10_D0_R_Z_R_00 0.1
`define C12T28SOI_LR_MUX21X33_P10_D0_F_Z_F_00 0.1
`define C12T28SOI_LR_MUX21X33_P10_D0_R_Z_R_10 0.1
`define C12T28SOI_LR_MUX21X33_P10_D0_F_Z_F_10 0.1
`define C12T28SOI_LR_MUX21X33_P10_D1_R_Z_R_01 0.1
`define C12T28SOI_LR_MUX21X33_P10_D1_F_Z_F_01 0.1
`define C12T28SOI_LR_MUX21X33_P10_D1_R_Z_R_11 0.1
`define C12T28SOI_LR_MUX21X33_P10_D1_F_Z_F_11 0.1
`define C12T28SOI_LR_MUX21X33_P10_S0_R_Z_F_10 0.1
`define C12T28SOI_LR_MUX21X33_P10_S0_F_Z_R_10 0.1
`define C12T28SOI_LR_MUX21X33_P10_S0_R_Z_R_01 0.1
`define C12T28SOI_LR_MUX21X33_P10_S0_F_Z_F_01 0.1

module C12T28SOI_LR_MUX21X33_P10 (Z, D0, D1, S0);

	output Z;
	input D0;
	input D1;
	input S0;

	C28SOI_SC_12_COREPBP10_LR_U_MUX2  #1 U1 (Z, D0, D1, S0) ;



	specify

		if (!D1 && !S0) (D0 +=> Z) = (`C12T28SOI_LR_MUX21X33_P10_D0_R_Z_R_00,`C12T28SOI_LR_MUX21X33_P10_D0_F_Z_F_00);
		if (D1 && !S0) (D0 +=> Z) = (`C12T28SOI_LR_MUX21X33_P10_D0_R_Z_R_10,`C12T28SOI_LR_MUX21X33_P10_D0_F_Z_F_10);
		if (!D0 && S0) (D1 +=> Z) = (`C12T28SOI_LR_MUX21X33_P10_D1_R_Z_R_01,`C12T28SOI_LR_MUX21X33_P10_D1_F_Z_F_01);
		if (D0 && S0) (D1 +=> Z) = (`C12T28SOI_LR_MUX21X33_P10_D1_R_Z_R_11,`C12T28SOI_LR_MUX21X33_P10_D1_F_Z_F_11);
		if (D0 && !D1) (S0 -=> Z) = (`C12T28SOI_LR_MUX21X33_P10_S0_F_Z_R_10,`C12T28SOI_LR_MUX21X33_P10_S0_R_Z_F_10);
		if (!D0 && D1) (S0 +=> Z) = (`C12T28SOI_LR_MUX21X33_P10_S0_R_Z_R_01,`C12T28SOI_LR_MUX21X33_P10_S0_F_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_MUX21X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MUX21X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MUX21X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MUX21X8_P10_D0_R_Z_R_00 0.1
`define C12T28SOI_LR_MUX21X8_P10_D0_F_Z_F_00 0.1
`define C12T28SOI_LR_MUX21X8_P10_D0_R_Z_R_10 0.1
`define C12T28SOI_LR_MUX21X8_P10_D0_F_Z_F_10 0.1
`define C12T28SOI_LR_MUX21X8_P10_D1_R_Z_R_01 0.1
`define C12T28SOI_LR_MUX21X8_P10_D1_F_Z_F_01 0.1
`define C12T28SOI_LR_MUX21X8_P10_D1_R_Z_R_11 0.1
`define C12T28SOI_LR_MUX21X8_P10_D1_F_Z_F_11 0.1
`define C12T28SOI_LR_MUX21X8_P10_S0_R_Z_F_10 0.1
`define C12T28SOI_LR_MUX21X8_P10_S0_F_Z_R_10 0.1
`define C12T28SOI_LR_MUX21X8_P10_S0_R_Z_R_01 0.1
`define C12T28SOI_LR_MUX21X8_P10_S0_F_Z_F_01 0.1

module C12T28SOI_LR_MUX21X8_P10 (Z, D0, D1, S0);

	output Z;
	input D0;
	input D1;
	input S0;

	C28SOI_SC_12_COREPBP10_LR_U_MUX2  #1 U1 (Z, D0, D1, S0) ;



	specify

		if (!D1 && !S0) (D0 +=> Z) = (`C12T28SOI_LR_MUX21X8_P10_D0_R_Z_R_00,`C12T28SOI_LR_MUX21X8_P10_D0_F_Z_F_00);
		if (D1 && !S0) (D0 +=> Z) = (`C12T28SOI_LR_MUX21X8_P10_D0_R_Z_R_10,`C12T28SOI_LR_MUX21X8_P10_D0_F_Z_F_10);
		if (!D0 && S0) (D1 +=> Z) = (`C12T28SOI_LR_MUX21X8_P10_D1_R_Z_R_01,`C12T28SOI_LR_MUX21X8_P10_D1_F_Z_F_01);
		if (D0 && S0) (D1 +=> Z) = (`C12T28SOI_LR_MUX21X8_P10_D1_R_Z_R_11,`C12T28SOI_LR_MUX21X8_P10_D1_F_Z_F_11);
		if (D0 && !D1) (S0 -=> Z) = (`C12T28SOI_LR_MUX21X8_P10_S0_F_Z_R_10,`C12T28SOI_LR_MUX21X8_P10_S0_R_Z_F_10);
		if (!D0 && D1) (S0 +=> Z) = (`C12T28SOI_LR_MUX21X8_P10_S0_R_Z_R_01,`C12T28SOI_LR_MUX21X8_P10_S0_F_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_MUX21X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MUX41X31_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MUX41X31_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_00000 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_00000 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_10100 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_10100 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_11000 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_11000 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_11100 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_11100 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_10000 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_10000 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_00100 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_00100 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_01000 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_01000 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_01100 0.1
`define C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_01100 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_00010 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_00010 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_10110 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_10110 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_11010 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_11010 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_11110 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_11110 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_10010 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_10010 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_00110 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_00110 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_01010 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_01010 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_01110 0.1
`define C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_01110 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_00001 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_00001 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_10101 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_10101 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_11001 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_11001 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_11101 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_11101 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_10001 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_10001 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_00101 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_00101 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_01001 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_01001 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_01101 0.1
`define C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_01101 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_00011 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_00011 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_10111 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_10111 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_11011 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_11011 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_11111 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_11111 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_10011 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_10011 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_00111 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_00111 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_01011 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_01011 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_01111 0.1
`define C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_01111 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_00101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_00101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_10101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_10101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_10110 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_10110 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_11101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_11101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_10100 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_10100 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_01101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_01101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_10000 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_10000 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_10010 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_10010 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_00011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_00011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_01110 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_01110 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_10011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_10011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_11011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_11011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_01100 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_01100 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_01000 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_01000 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_01010 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_01010 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_01011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_01011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_01001 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_01001 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_11001 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_11001 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_11010 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_11010 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_11101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_11101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_11000 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_11000 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_01101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_01101 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_10000 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_10000 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_10010 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_10010 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_00011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_00011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_01110 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_01110 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_10011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_10011 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_10111 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_10111 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_01100 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_01100 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_00100 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_00100 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_00110 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_00110 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_00111 0.1
`define C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_00111 0.1

module C12T28SOI_LR_MUX41X31_P10 (Z, D0, D1, D2, D3, S0, S1);

	output Z;
	input D0;
	input D1;
	input D2;
	input D3;
	input S0;
	input S1;

	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D0, D1, S0) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL2, D2, D3, S0) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2  #1 U3 (Z, INTERNAL1, INTERNAL2, S1) ;



	specify

		if (!D1 && !D2 && !D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_00000,`C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_00000);
		if (D1 && !D2 && D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_10100,`C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_10100);
		if (D1 && D2 && !D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_11000,`C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_11000);
		if (D1 && D2 && D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_11100,`C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_11100);
		if (D1 && !D2 && !D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_10000,`C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_10000);
		if (!D1 && !D2 && D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_00100,`C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_00100);
		if (!D1 && D2 && !D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_01000,`C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_01000);
		if (!D1 && D2 && D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D0_R_Z_R_01100,`C12T28SOI_LR_MUX41X31_P10_D0_F_Z_F_01100);
		if (!D0 && !D2 && !D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_00010,`C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_00010);
		if (D0 && !D2 && D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_10110,`C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_10110);
		if (D0 && D2 && !D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_11010,`C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_11010);
		if (D0 && D2 && D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_11110,`C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_11110);
		if (D0 && !D2 && !D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_10010,`C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_10010);
		if (!D0 && !D2 && D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_00110,`C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_00110);
		if (!D0 && D2 && !D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_01010,`C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_01010);
		if (!D0 && D2 && D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D1_R_Z_R_01110,`C12T28SOI_LR_MUX41X31_P10_D1_F_Z_F_01110);
		if (!D0 && !D1 && !D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_00001,`C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_00001);
		if (D0 && !D1 && D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_10101,`C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_10101);
		if (D0 && D1 && !D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_11001,`C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_11001);
		if (D0 && D1 && D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_11101,`C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_11101);
		if (D0 && !D1 && !D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_10001,`C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_10001);
		if (!D0 && !D1 && D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_00101,`C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_00101);
		if (!D0 && D1 && !D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_01001,`C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_01001);
		if (!D0 && D1 && D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D2_R_Z_R_01101,`C12T28SOI_LR_MUX41X31_P10_D2_F_Z_F_01101);
		if (!D0 && !D1 && !D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_00011,`C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_00011);
		if (D0 && !D1 && D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_10111,`C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_10111);
		if (D0 && D1 && !D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_11011,`C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_11011);
		if (D0 && D1 && D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_11111,`C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_11111);
		if (D0 && !D1 && !D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_10011,`C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_10011);
		if (!D0 && !D1 && D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_00111,`C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_00111);
		if (!D0 && D1 && !D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_01011,`C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_01011);
		if (!D0 && D1 && D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_D3_R_Z_R_01111,`C12T28SOI_LR_MUX41X31_P10_D3_F_Z_F_01111);
		if (!D0 && !D1 && D2 && !D3 && S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_00101,`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_00101);
		if (D0 && !D1 && D2 && !D3 && S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_10101,`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_10101);
		if (D0 && !D1 && D2 && D3 && !S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_10110,`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_10110);
		if (D0 && D1 && D2 && !D3 && S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_11101,`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_11101);
		if (D0 && !D1 && D2 && !D3 && !S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_10100,`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_10100);
		if (!D0 && D1 && D2 && !D3 && S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_01101,`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_01101);
		if (D0 && !D1 && !D2 && !D3 && !S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_10000,`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_10000);
		if (D0 && !D1 && !D2 && D3 && !S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_R_10010,`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_F_10010);
		if (!D0 && !D1 && !D2 && D3 && S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_00011,`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_00011);
		if (!D0 && D1 && D2 && D3 && !S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_01110,`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_01110);
		if (D0 && !D1 && !D2 && D3 && S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_10011,`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_10011);
		if (D0 && D1 && !D2 && D3 && S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_11011,`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_11011);
		if (!D0 && D1 && D2 && !D3 && !S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_01100,`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_01100);
		if (!D0 && D1 && !D2 && !D3 && !S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_01000,`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_01000);
		if (!D0 && D1 && !D2 && D3 && !S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_01010,`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_01010);
		if (!D0 && D1 && !D2 && D3 && S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S0_R_Z_R_01011,`C12T28SOI_LR_MUX41X31_P10_S0_F_Z_F_01011);
		if (!D0 && D1 && !D2 && !D3 && S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_01001,`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_01001);
		if (D0 && D1 && !D2 && !D3 && S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_11001,`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_11001);
		if (D0 && D1 && !D2 && D3 && !S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_11010,`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_11010);
		if (D0 && D1 && D2 && !D3 && S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_11101,`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_11101);
		if (D0 && D1 && !D2 && !D3 && !S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_11000,`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_11000);
		if (!D0 && D1 && D2 && !D3 && S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_01101,`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_01101);
		if (D0 && !D1 && !D2 && !D3 && !S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_10000,`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_10000);
		if (D0 && !D1 && !D2 && D3 && !S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_R_10010,`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_F_10010);
		if (!D0 && !D1 && !D2 && D3 && S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_00011,`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_00011);
		if (!D0 && D1 && D2 && D3 && !S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_01110,`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_01110);
		if (D0 && !D1 && !D2 && D3 && S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_10011,`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_10011);
		if (D0 && !D1 && D2 && D3 && S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_10111,`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_10111);
		if (!D0 && D1 && D2 && !D3 && !S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_01100,`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_01100);
		if (!D0 && !D1 && D2 && !D3 && !S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_00100,`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_00100);
		if (!D0 && !D1 && D2 && D3 && !S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_00110,`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_00110);
		if (!D0 && !D1 && D2 && D3 && S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X31_P10_S1_R_Z_R_00111,`C12T28SOI_LR_MUX41X31_P10_S1_F_Z_F_00111);


	endspecify

endmodule // C12T28SOI_LR_MUX41X31_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MUX41X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MUX41X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_00000 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_00000 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_10100 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_10100 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_11000 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_11000 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_11100 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_11100 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_10000 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_10000 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_00100 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_00100 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_01000 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_01000 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_01100 0.1
`define C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_01100 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_00010 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_00010 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_10110 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_10110 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_11010 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_11010 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_11110 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_11110 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_10010 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_10010 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_00110 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_00110 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_01010 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_01010 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_01110 0.1
`define C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_01110 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_00001 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_00001 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_10101 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_10101 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_11001 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_11001 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_11101 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_11101 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_10001 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_10001 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_00101 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_00101 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_01001 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_01001 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_01101 0.1
`define C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_01101 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_00011 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_00011 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_10111 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_10111 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_11011 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_11011 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_11111 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_11111 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_10011 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_10011 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_00111 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_00111 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_01011 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_01011 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_01111 0.1
`define C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_01111 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_00101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_00101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_10101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_10101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_10110 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_10110 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_11101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_11101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_10100 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_10100 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_01101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_01101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_10000 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_10000 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_10010 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_10010 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_00011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_00011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_01110 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_01110 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_10011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_10011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_11011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_11011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_01100 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_01100 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_01000 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_01000 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_01010 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_01010 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_01011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_01011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_01001 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_01001 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_11001 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_11001 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_11010 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_11010 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_11101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_11101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_11000 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_11000 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_01101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_01101 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_10000 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_10000 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_10010 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_10010 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_00011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_00011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_01110 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_01110 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_10011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_10011 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_10111 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_10111 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_01100 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_01100 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_00100 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_00100 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_00110 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_00110 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_00111 0.1
`define C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_00111 0.1

module C12T28SOI_LR_MUX41X8_P10 (Z, D0, D1, D2, D3, S0, S1);

	output Z;
	input D0;
	input D1;
	input D2;
	input D3;
	input S0;
	input S1;

	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D0, D1, S0) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL2, D2, D3, S0) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2  #1 U3 (Z, INTERNAL1, INTERNAL2, S1) ;



	specify

		if (!D1 && !D2 && !D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_00000,`C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_00000);
		if (D1 && !D2 && D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_10100,`C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_10100);
		if (D1 && D2 && !D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_11000,`C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_11000);
		if (D1 && D2 && D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_11100,`C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_11100);
		if (D1 && !D2 && !D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_10000,`C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_10000);
		if (!D1 && !D2 && D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_00100,`C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_00100);
		if (!D1 && D2 && !D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_01000,`C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_01000);
		if (!D1 && D2 && D3 && !S0 && !S1) (D0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D0_R_Z_R_01100,`C12T28SOI_LR_MUX41X8_P10_D0_F_Z_F_01100);
		if (!D0 && !D2 && !D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_00010,`C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_00010);
		if (D0 && !D2 && D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_10110,`C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_10110);
		if (D0 && D2 && !D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_11010,`C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_11010);
		if (D0 && D2 && D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_11110,`C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_11110);
		if (D0 && !D2 && !D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_10010,`C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_10010);
		if (!D0 && !D2 && D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_00110,`C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_00110);
		if (!D0 && D2 && !D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_01010,`C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_01010);
		if (!D0 && D2 && D3 && S0 && !S1) (D1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D1_R_Z_R_01110,`C12T28SOI_LR_MUX41X8_P10_D1_F_Z_F_01110);
		if (!D0 && !D1 && !D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_00001,`C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_00001);
		if (D0 && !D1 && D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_10101,`C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_10101);
		if (D0 && D1 && !D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_11001,`C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_11001);
		if (D0 && D1 && D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_11101,`C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_11101);
		if (D0 && !D1 && !D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_10001,`C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_10001);
		if (!D0 && !D1 && D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_00101,`C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_00101);
		if (!D0 && D1 && !D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_01001,`C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_01001);
		if (!D0 && D1 && D3 && !S0 && S1) (D2 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D2_R_Z_R_01101,`C12T28SOI_LR_MUX41X8_P10_D2_F_Z_F_01101);
		if (!D0 && !D1 && !D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_00011,`C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_00011);
		if (D0 && !D1 && D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_10111,`C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_10111);
		if (D0 && D1 && !D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_11011,`C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_11011);
		if (D0 && D1 && D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_11111,`C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_11111);
		if (D0 && !D1 && !D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_10011,`C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_10011);
		if (!D0 && !D1 && D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_00111,`C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_00111);
		if (!D0 && D1 && !D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_01011,`C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_01011);
		if (!D0 && D1 && D2 && S0 && S1) (D3 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_D3_R_Z_R_01111,`C12T28SOI_LR_MUX41X8_P10_D3_F_Z_F_01111);
		if (!D0 && !D1 && D2 && !D3 && S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_00101,`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_00101);
		if (D0 && !D1 && D2 && !D3 && S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_10101,`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_10101);
		if (D0 && !D1 && D2 && D3 && !S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_10110,`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_10110);
		if (D0 && D1 && D2 && !D3 && S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_11101,`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_11101);
		if (D0 && !D1 && D2 && !D3 && !S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_10100,`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_10100);
		if (!D0 && D1 && D2 && !D3 && S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_01101,`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_01101);
		if (D0 && !D1 && !D2 && !D3 && !S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_10000,`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_10000);
		if (D0 && !D1 && !D2 && D3 && !S1) (S0 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_R_10010,`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_F_10010);
		if (!D0 && !D1 && !D2 && D3 && S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_00011,`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_00011);
		if (!D0 && D1 && D2 && D3 && !S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_01110,`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_01110);
		if (D0 && !D1 && !D2 && D3 && S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_10011,`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_10011);
		if (D0 && D1 && !D2 && D3 && S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_11011,`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_11011);
		if (!D0 && D1 && D2 && !D3 && !S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_01100,`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_01100);
		if (!D0 && D1 && !D2 && !D3 && !S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_01000,`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_01000);
		if (!D0 && D1 && !D2 && D3 && !S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_01010,`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_01010);
		if (!D0 && D1 && !D2 && D3 && S1) (S0 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S0_R_Z_R_01011,`C12T28SOI_LR_MUX41X8_P10_S0_F_Z_F_01011);
		if (!D0 && D1 && !D2 && !D3 && S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_01001,`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_01001);
		if (D0 && D1 && !D2 && !D3 && S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_11001,`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_11001);
		if (D0 && D1 && !D2 && D3 && !S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_11010,`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_11010);
		if (D0 && D1 && D2 && !D3 && S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_11101,`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_11101);
		if (D0 && D1 && !D2 && !D3 && !S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_11000,`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_11000);
		if (!D0 && D1 && D2 && !D3 && S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_01101,`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_01101);
		if (D0 && !D1 && !D2 && !D3 && !S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_10000,`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_10000);
		if (D0 && !D1 && !D2 && D3 && !S0) (S1 -=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_R_10010,`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_F_10010);
		if (!D0 && !D1 && !D2 && D3 && S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_00011,`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_00011);
		if (!D0 && D1 && D2 && D3 && !S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_01110,`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_01110);
		if (D0 && !D1 && !D2 && D3 && S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_10011,`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_10011);
		if (D0 && !D1 && D2 && D3 && S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_10111,`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_10111);
		if (!D0 && D1 && D2 && !D3 && !S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_01100,`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_01100);
		if (!D0 && !D1 && D2 && !D3 && !S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_00100,`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_00100);
		if (!D0 && !D1 && D2 && D3 && !S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_00110,`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_00110);
		if (!D0 && !D1 && D2 && D3 && S0) (S1 +=> Z) = (`C12T28SOI_LR_MUX41X8_P10_S1_R_Z_R_00111,`C12T28SOI_LR_MUX41X8_P10_S1_F_Z_F_00111);


	endspecify

endmodule // C12T28SOI_LR_MUX41X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MUXI21X10_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MUXI21X10_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MUXI21X10_P10_D0_R_Z_F_00 0.1
`define C12T28SOI_LR_MUXI21X10_P10_D0_F_Z_R_00 0.1
`define C12T28SOI_LR_MUXI21X10_P10_D0_R_Z_F_10 0.1
`define C12T28SOI_LR_MUXI21X10_P10_D0_F_Z_R_10 0.1
`define C12T28SOI_LR_MUXI21X10_P10_D1_R_Z_F_01 0.1
`define C12T28SOI_LR_MUXI21X10_P10_D1_F_Z_R_01 0.1
`define C12T28SOI_LR_MUXI21X10_P10_D1_R_Z_F_11 0.1
`define C12T28SOI_LR_MUXI21X10_P10_D1_F_Z_R_11 0.1
`define C12T28SOI_LR_MUXI21X10_P10_S0_R_Z_F_01 0.1
`define C12T28SOI_LR_MUXI21X10_P10_S0_F_Z_R_01 0.1
`define C12T28SOI_LR_MUXI21X10_P10_S0_R_Z_R_10 0.1
`define C12T28SOI_LR_MUXI21X10_P10_S0_F_Z_F_10 0.1

module C12T28SOI_LR_MUXI21X10_P10 (Z, D0, D1, S0);

	output Z;
	input D0;
	input D1;
	input S0;

	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D0, D1, S0) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!D1 && !S0) (D0 -=> Z) = (`C12T28SOI_LR_MUXI21X10_P10_D0_F_Z_R_00,`C12T28SOI_LR_MUXI21X10_P10_D0_R_Z_F_00);
		if (D1 && !S0) (D0 -=> Z) = (`C12T28SOI_LR_MUXI21X10_P10_D0_F_Z_R_10,`C12T28SOI_LR_MUXI21X10_P10_D0_R_Z_F_10);
		if (!D0 && S0) (D1 -=> Z) = (`C12T28SOI_LR_MUXI21X10_P10_D1_F_Z_R_01,`C12T28SOI_LR_MUXI21X10_P10_D1_R_Z_F_01);
		if (D0 && S0) (D1 -=> Z) = (`C12T28SOI_LR_MUXI21X10_P10_D1_F_Z_R_11,`C12T28SOI_LR_MUXI21X10_P10_D1_R_Z_F_11);
		if (!D0 && D1) (S0 -=> Z) = (`C12T28SOI_LR_MUXI21X10_P10_S0_F_Z_R_01,`C12T28SOI_LR_MUXI21X10_P10_S0_R_Z_F_01);
		if (D0 && !D1) (S0 +=> Z) = (`C12T28SOI_LR_MUXI21X10_P10_S0_R_Z_R_10,`C12T28SOI_LR_MUXI21X10_P10_S0_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_MUXI21X10_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MUXI21X16_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MUXI21X16_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MUXI21X16_P10_D0_R_Z_F_00 0.1
`define C12T28SOI_LR_MUXI21X16_P10_D0_F_Z_R_00 0.1
`define C12T28SOI_LR_MUXI21X16_P10_D0_R_Z_F_10 0.1
`define C12T28SOI_LR_MUXI21X16_P10_D0_F_Z_R_10 0.1
`define C12T28SOI_LR_MUXI21X16_P10_D1_R_Z_F_01 0.1
`define C12T28SOI_LR_MUXI21X16_P10_D1_F_Z_R_01 0.1
`define C12T28SOI_LR_MUXI21X16_P10_D1_R_Z_F_11 0.1
`define C12T28SOI_LR_MUXI21X16_P10_D1_F_Z_R_11 0.1
`define C12T28SOI_LR_MUXI21X16_P10_S0_R_Z_F_01 0.1
`define C12T28SOI_LR_MUXI21X16_P10_S0_F_Z_R_01 0.1
`define C12T28SOI_LR_MUXI21X16_P10_S0_R_Z_R_10 0.1
`define C12T28SOI_LR_MUXI21X16_P10_S0_F_Z_F_10 0.1

module C12T28SOI_LR_MUXI21X16_P10 (Z, D0, D1, S0);

	output Z;
	input D0;
	input D1;
	input S0;

	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D0, D1, S0) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!D1 && !S0) (D0 -=> Z) = (`C12T28SOI_LR_MUXI21X16_P10_D0_F_Z_R_00,`C12T28SOI_LR_MUXI21X16_P10_D0_R_Z_F_00);
		if (D1 && !S0) (D0 -=> Z) = (`C12T28SOI_LR_MUXI21X16_P10_D0_F_Z_R_10,`C12T28SOI_LR_MUXI21X16_P10_D0_R_Z_F_10);
		if (!D0 && S0) (D1 -=> Z) = (`C12T28SOI_LR_MUXI21X16_P10_D1_F_Z_R_01,`C12T28SOI_LR_MUXI21X16_P10_D1_R_Z_F_01);
		if (D0 && S0) (D1 -=> Z) = (`C12T28SOI_LR_MUXI21X16_P10_D1_F_Z_R_11,`C12T28SOI_LR_MUXI21X16_P10_D1_R_Z_F_11);
		if (!D0 && D1) (S0 -=> Z) = (`C12T28SOI_LR_MUXI21X16_P10_S0_F_Z_R_01,`C12T28SOI_LR_MUXI21X16_P10_S0_R_Z_F_01);
		if (D0 && !D1) (S0 +=> Z) = (`C12T28SOI_LR_MUXI21X16_P10_S0_R_Z_R_10,`C12T28SOI_LR_MUXI21X16_P10_S0_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_MUXI21X16_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MUXI21X21_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MUXI21X21_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MUXI21X21_P10_D0_R_Z_F_00 0.1
`define C12T28SOI_LR_MUXI21X21_P10_D0_F_Z_R_00 0.1
`define C12T28SOI_LR_MUXI21X21_P10_D0_R_Z_F_10 0.1
`define C12T28SOI_LR_MUXI21X21_P10_D0_F_Z_R_10 0.1
`define C12T28SOI_LR_MUXI21X21_P10_D1_R_Z_F_01 0.1
`define C12T28SOI_LR_MUXI21X21_P10_D1_F_Z_R_01 0.1
`define C12T28SOI_LR_MUXI21X21_P10_D1_R_Z_F_11 0.1
`define C12T28SOI_LR_MUXI21X21_P10_D1_F_Z_R_11 0.1
`define C12T28SOI_LR_MUXI21X21_P10_S0_R_Z_F_01 0.1
`define C12T28SOI_LR_MUXI21X21_P10_S0_F_Z_R_01 0.1
`define C12T28SOI_LR_MUXI21X21_P10_S0_R_Z_R_10 0.1
`define C12T28SOI_LR_MUXI21X21_P10_S0_F_Z_F_10 0.1

module C12T28SOI_LR_MUXI21X21_P10 (Z, D0, D1, S0);

	output Z;
	input D0;
	input D1;
	input S0;

	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D0, D1, S0) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!D1 && !S0) (D0 -=> Z) = (`C12T28SOI_LR_MUXI21X21_P10_D0_F_Z_R_00,`C12T28SOI_LR_MUXI21X21_P10_D0_R_Z_F_00);
		if (D1 && !S0) (D0 -=> Z) = (`C12T28SOI_LR_MUXI21X21_P10_D0_F_Z_R_10,`C12T28SOI_LR_MUXI21X21_P10_D0_R_Z_F_10);
		if (!D0 && S0) (D1 -=> Z) = (`C12T28SOI_LR_MUXI21X21_P10_D1_F_Z_R_01,`C12T28SOI_LR_MUXI21X21_P10_D1_R_Z_F_01);
		if (D0 && S0) (D1 -=> Z) = (`C12T28SOI_LR_MUXI21X21_P10_D1_F_Z_R_11,`C12T28SOI_LR_MUXI21X21_P10_D1_R_Z_F_11);
		if (!D0 && D1) (S0 -=> Z) = (`C12T28SOI_LR_MUXI21X21_P10_S0_F_Z_R_01,`C12T28SOI_LR_MUXI21X21_P10_S0_R_Z_F_01);
		if (D0 && !D1) (S0 +=> Z) = (`C12T28SOI_LR_MUXI21X21_P10_S0_R_Z_R_10,`C12T28SOI_LR_MUXI21X21_P10_S0_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_MUXI21X21_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MUXI21X3_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MUXI21X3_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MUXI21X3_P10_D0_R_Z_F_00 0.1
`define C12T28SOI_LR_MUXI21X3_P10_D0_F_Z_R_00 0.1
`define C12T28SOI_LR_MUXI21X3_P10_D0_R_Z_F_10 0.1
`define C12T28SOI_LR_MUXI21X3_P10_D0_F_Z_R_10 0.1
`define C12T28SOI_LR_MUXI21X3_P10_D1_R_Z_F_01 0.1
`define C12T28SOI_LR_MUXI21X3_P10_D1_F_Z_R_01 0.1
`define C12T28SOI_LR_MUXI21X3_P10_D1_R_Z_F_11 0.1
`define C12T28SOI_LR_MUXI21X3_P10_D1_F_Z_R_11 0.1
`define C12T28SOI_LR_MUXI21X3_P10_S0_R_Z_F_01 0.1
`define C12T28SOI_LR_MUXI21X3_P10_S0_F_Z_R_01 0.1
`define C12T28SOI_LR_MUXI21X3_P10_S0_R_Z_R_10 0.1
`define C12T28SOI_LR_MUXI21X3_P10_S0_F_Z_F_10 0.1

module C12T28SOI_LR_MUXI21X3_P10 (Z, D0, D1, S0);

	output Z;
	input D0;
	input D1;
	input S0;

	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D0, D1, S0) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!D1 && !S0) (D0 -=> Z) = (`C12T28SOI_LR_MUXI21X3_P10_D0_F_Z_R_00,`C12T28SOI_LR_MUXI21X3_P10_D0_R_Z_F_00);
		if (D1 && !S0) (D0 -=> Z) = (`C12T28SOI_LR_MUXI21X3_P10_D0_F_Z_R_10,`C12T28SOI_LR_MUXI21X3_P10_D0_R_Z_F_10);
		if (!D0 && S0) (D1 -=> Z) = (`C12T28SOI_LR_MUXI21X3_P10_D1_F_Z_R_01,`C12T28SOI_LR_MUXI21X3_P10_D1_R_Z_F_01);
		if (D0 && S0) (D1 -=> Z) = (`C12T28SOI_LR_MUXI21X3_P10_D1_F_Z_R_11,`C12T28SOI_LR_MUXI21X3_P10_D1_R_Z_F_11);
		if (!D0 && D1) (S0 -=> Z) = (`C12T28SOI_LR_MUXI21X3_P10_S0_F_Z_R_01,`C12T28SOI_LR_MUXI21X3_P10_S0_R_Z_F_01);
		if (D0 && !D1) (S0 +=> Z) = (`C12T28SOI_LR_MUXI21X3_P10_S0_R_Z_R_10,`C12T28SOI_LR_MUXI21X3_P10_S0_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_MUXI21X3_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MUXI21X5_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MUXI21X5_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MUXI21X5_P10_D0_R_Z_F_00 0.1
`define C12T28SOI_LR_MUXI21X5_P10_D0_F_Z_R_00 0.1
`define C12T28SOI_LR_MUXI21X5_P10_D0_R_Z_F_10 0.1
`define C12T28SOI_LR_MUXI21X5_P10_D0_F_Z_R_10 0.1
`define C12T28SOI_LR_MUXI21X5_P10_D1_R_Z_F_01 0.1
`define C12T28SOI_LR_MUXI21X5_P10_D1_F_Z_R_01 0.1
`define C12T28SOI_LR_MUXI21X5_P10_D1_R_Z_F_11 0.1
`define C12T28SOI_LR_MUXI21X5_P10_D1_F_Z_R_11 0.1
`define C12T28SOI_LR_MUXI21X5_P10_S0_R_Z_F_01 0.1
`define C12T28SOI_LR_MUXI21X5_P10_S0_F_Z_R_01 0.1
`define C12T28SOI_LR_MUXI21X5_P10_S0_R_Z_R_10 0.1
`define C12T28SOI_LR_MUXI21X5_P10_S0_F_Z_F_10 0.1

module C12T28SOI_LR_MUXI21X5_P10 (Z, D0, D1, S0);

	output Z;
	input D0;
	input D1;
	input S0;

	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D0, D1, S0) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!D1 && !S0) (D0 -=> Z) = (`C12T28SOI_LR_MUXI21X5_P10_D0_F_Z_R_00,`C12T28SOI_LR_MUXI21X5_P10_D0_R_Z_F_00);
		if (D1 && !S0) (D0 -=> Z) = (`C12T28SOI_LR_MUXI21X5_P10_D0_F_Z_R_10,`C12T28SOI_LR_MUXI21X5_P10_D0_R_Z_F_10);
		if (!D0 && S0) (D1 -=> Z) = (`C12T28SOI_LR_MUXI21X5_P10_D1_F_Z_R_01,`C12T28SOI_LR_MUXI21X5_P10_D1_R_Z_F_01);
		if (D0 && S0) (D1 -=> Z) = (`C12T28SOI_LR_MUXI21X5_P10_D1_F_Z_R_11,`C12T28SOI_LR_MUXI21X5_P10_D1_R_Z_F_11);
		if (!D0 && D1) (S0 -=> Z) = (`C12T28SOI_LR_MUXI21X5_P10_S0_F_Z_R_01,`C12T28SOI_LR_MUXI21X5_P10_S0_R_Z_F_01);
		if (D0 && !D1) (S0 +=> Z) = (`C12T28SOI_LR_MUXI21X5_P10_S0_R_Z_R_10,`C12T28SOI_LR_MUXI21X5_P10_S0_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_MUXI21X5_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MX41X27_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MX41X27_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001111 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001111 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0011010 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0011010 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0011000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0011000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0011100 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0011100 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0101000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0101000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0011110 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0011110 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0101001 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0101001 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001001 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001001 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001010 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001010 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001100 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001100 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001011 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001011 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001101 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001101 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1001011 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1001011 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001110 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001110 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1011000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1011000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1101000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1101000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1011010 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1011010 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1101001 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1101001 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1111000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1111000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0101100 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0101100 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0111000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0111000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0101101 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0101101 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0111100 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0111100 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1001001 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1001001 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1001000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1001000 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1001010 0.1
`define C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1001010 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0001111 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0001111 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0010110 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0010110 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0010100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0010100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0011100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0011100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0100100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0100100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0011110 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0011110 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0100101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0100101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0000101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0000101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0000100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0000100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0000110 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0000110 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0001100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0001100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0001101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0001101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0001110 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0001110 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1010100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1010100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1100100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1100100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1010110 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1010110 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1100101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1100101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1110100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1110100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0101100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0101100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0110100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0110100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0101101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0101101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0111100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0111100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1000101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1000101 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1000100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1000100 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1000110 0.1
`define C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1000110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0001111 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0001111 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0010110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0010110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0010010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0010010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0011010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0011010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0100010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0100010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0011110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0011110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0100011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0100011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0000011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0000011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0000010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0000010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0000110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0000110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0001010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0001010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0001011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0001011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0001110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0001110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1010010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1010010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1100010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1100010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1010110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1010110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1100011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1100011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1110010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1110010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0101010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0101010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0110010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0110010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0101011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0101011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0111010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0111010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1000011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1000011 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1000010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1000010 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1000110 0.1
`define C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1000110 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0001111 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0001111 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0010101 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0010101 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0010001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0010001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0011001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0011001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0100001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0100001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0011101 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0011101 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0100011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0100011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0000011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0000011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0000001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0000001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0000101 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0000101 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0001001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0001001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0001011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0001011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1000111 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0001101 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0001101 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1010001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1010001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1100001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1100001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1010101 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1010101 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1100011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1100011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1110001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1110001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0101001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0101001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0110001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0110001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0101011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0101011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0111001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0111001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1000011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1000011 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1000001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1000001 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1000101 0.1
`define C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1000101 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000111 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000111 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1001010 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1001010 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1001000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1001000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1001100 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1001100 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1010000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1010000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1001110 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1001110 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1010001 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1010001 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000001 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000001 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000010 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000010 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000100 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000100 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000011 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000011 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000101 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000101 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1100011 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1100011 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000110 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000110 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1101000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1101000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1110000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1110000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1101010 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1101010 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1110001 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1110001 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1010100 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1010100 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1011000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1011000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1010101 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1010101 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1011100 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1011100 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1100001 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1100001 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1100000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1100000 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1100010 0.1
`define C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1100010 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100111 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100111 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0101010 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0101010 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0101000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0101000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0101100 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0101100 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0110000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0110000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0101110 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0101110 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0110001 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0110001 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100001 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100001 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100010 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100010 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100100 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100100 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100011 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100011 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100101 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100101 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1100011 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1100011 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100110 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100110 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1101000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1101000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1110000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1110000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1101010 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1101010 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1110001 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1110001 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0110100 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0110100 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0110101 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0110101 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0111100 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0111100 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1100001 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1100001 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1100000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1100000 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1100010 0.1
`define C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1100010 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010111 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010111 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0011010 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0011010 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0011000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0011000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0011100 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0011100 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0110000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0110000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0011110 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0011110 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0110001 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0110001 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010001 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010001 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010010 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010010 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010100 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010100 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010011 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010011 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010101 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010101 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1010011 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1010011 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010110 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010110 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1011000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1011000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1110000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1110000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1011010 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1011010 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1110001 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1110001 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0110100 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0110100 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0110101 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0110101 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0111100 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0111100 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1010001 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1010001 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1010000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1010000 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1010010 0.1
`define C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1010010 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001111 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001111 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0011010 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0011010 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0011000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0011000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0011100 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0011100 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0101000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0101000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0011110 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0011110 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0101001 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0101001 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001001 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001001 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001010 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001010 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001100 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001100 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001011 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001011 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001101 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001101 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1001011 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1001011 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001110 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001110 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1011000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1011000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1101000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1101000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1011010 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1011010 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1101001 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1101001 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0101100 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0101100 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0111000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0101101 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0101101 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0111100 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0111100 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1001001 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1001001 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1001000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1001000 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1001010 0.1
`define C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1001010 0.1

module C12T28SOI_LR_MX41X27_P10 (Z, D0, D1, D2, D3, S0, S1, S2, S3);

	output Z;
	input D0;
	input D1;
	input D2;
	input D3;
	input S0;
	input S1;
	input S2;
	input S3;

	and    U1 (INTERNAL1, D0, S0) ;
	and    U2 (INTERNAL2, D1, S1) ;
	and    U3 (INTERNAL3, D2, S2) ;
	and    U4 (INTERNAL4, D3, S3) ;
	or   #1 U5 (Z, INTERNAL1, INTERNAL2, INTERNAL3, INTERNAL4) ;



	specify

		if (!D1 && !D2 && !D3 && S0 && S1 && S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001111,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001111);
		if (!D1 && !D2 && D3 && S0 && !S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0011010,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0011010);
		if (!D1 && !D2 && D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0011000,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0011000);
		if (!D1 && !D2 && D3 && S0 && S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0011100,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0011100);
		if (!D1 && D2 && !D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0101000,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0101000);
		if (!D1 && !D2 && D3 && S0 && S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0011110,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0011110);
		if (!D1 && D2 && !D3 && S0 && !S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0101001,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0101001);
		if (!D1 && !D2 && !D3 && S0 && !S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001001,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001001);
		if (!D1 && !D2 && !D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001000,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001000);
		if (!D1 && !D2 && !D3 && S0 && !S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001010,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001010);
		if (!D1 && !D2 && !D3 && S0 && S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001100,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001100);
		if (!D1 && !D2 && !D3 && S0 && !S1 && S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001011,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001011);
		if (!D1 && !D2 && !D3 && S0 && S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001101,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001101);
		if (D1 && !D2 && !D3 && S0 && !S1 && S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1001011,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1001011);
		if (!D1 && !D2 && !D3 && S0 && S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0001110,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0001110);
		if (D1 && !D2 && D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1011000,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1011000);
		if (D1 && D2 && !D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1101000,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1101000);
		if (D1 && !D2 && D3 && S0 && !S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1011010,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1011010);
		if (D1 && D2 && !D3 && S0 && !S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1101001,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1101001);
		if (D1 && D2 && D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1111000,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1111000);
		if (!D1 && D2 && !D3 && S0 && S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0101100,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0101100);
		if (!D1 && D2 && D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0111000,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0111000);
		if (!D1 && D2 && !D3 && S0 && S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0101101,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0101101);
		if (!D1 && D2 && D3 && S0 && S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_0111100,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_0111100);
		if (D1 && !D2 && !D3 && S0 && !S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1001001,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1001001);
		if (D1 && !D2 && !D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1001000,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1001000);
		if (D1 && !D2 && !D3 && S0 && !S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D0_R_Z_R_1001010,`C12T28SOI_LR_MX41X27_P10_D0_F_Z_F_1001010);
		if (!D0 && !D2 && !D3 && S0 && S1 && S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0001111,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0001111);
		if (!D0 && !D2 && D3 && !S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0010110,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0010110);
		if (!D0 && !D2 && D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0010100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0010100);
		if (!D0 && !D2 && D3 && S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0011100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0011100);
		if (!D0 && D2 && !D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0100100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0100100);
		if (!D0 && !D2 && D3 && S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0011110,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0011110);
		if (!D0 && D2 && !D3 && !S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0100101,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0100101);
		if (!D0 && !D2 && !D3 && !S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0000101,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0000101);
		if (!D0 && !D2 && !D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0000100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0000100);
		if (!D0 && !D2 && !D3 && !S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0000110,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0000110);
		if (!D0 && !D2 && !D3 && S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0001100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0001100);
		if (!D0 && !D2 && !D3 && !S0 && S1 && S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0000111,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0000111);
		if (!D0 && !D2 && !D3 && S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0001101,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0001101);
		if (D0 && !D2 && !D3 && !S0 && S1 && S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1000111,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1000111);
		if (!D0 && !D2 && !D3 && S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0001110,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0001110);
		if (D0 && !D2 && D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1010100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1010100);
		if (D0 && D2 && !D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1100100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1100100);
		if (D0 && !D2 && D3 && !S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1010110,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1010110);
		if (D0 && D2 && !D3 && !S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1100101,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1100101);
		if (D0 && D2 && D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1110100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1110100);
		if (!D0 && D2 && !D3 && S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0101100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0101100);
		if (!D0 && D2 && D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0110100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0110100);
		if (!D0 && D2 && !D3 && S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0101101,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0101101);
		if (!D0 && D2 && D3 && S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_0111100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_0111100);
		if (D0 && !D2 && !D3 && !S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1000101,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1000101);
		if (D0 && !D2 && !D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1000100,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1000100);
		if (D0 && !D2 && !D3 && !S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D1_R_Z_R_1000110,`C12T28SOI_LR_MX41X27_P10_D1_F_Z_F_1000110);
		if (!D0 && !D1 && !D3 && S0 && S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0001111,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0001111);
		if (!D0 && !D1 && D3 && !S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0010110,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0010110);
		if (!D0 && !D1 && D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0010010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0010010);
		if (!D0 && !D1 && D3 && S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0011010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0011010);
		if (!D0 && D1 && !D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0100010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0100010);
		if (!D0 && !D1 && D3 && S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0011110,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0011110);
		if (!D0 && D1 && !D3 && !S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0100011,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0100011);
		if (!D0 && !D1 && !D3 && !S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0000011,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0000011);
		if (!D0 && !D1 && !D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0000010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0000010);
		if (!D0 && !D1 && !D3 && !S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0000110,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0000110);
		if (!D0 && !D1 && !D3 && S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0001010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0001010);
		if (!D0 && !D1 && !D3 && !S0 && S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0000111,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0000111);
		if (!D0 && !D1 && !D3 && S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0001011,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0001011);
		if (D0 && !D1 && !D3 && !S0 && S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1000111,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1000111);
		if (!D0 && !D1 && !D3 && S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0001110,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0001110);
		if (D0 && !D1 && D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1010010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1010010);
		if (D0 && D1 && !D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1100010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1100010);
		if (D0 && !D1 && D3 && !S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1010110,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1010110);
		if (D0 && D1 && !D3 && !S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1100011,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1100011);
		if (D0 && D1 && D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1110010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1110010);
		if (!D0 && D1 && !D3 && S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0101010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0101010);
		if (!D0 && D1 && D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0110010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0110010);
		if (!D0 && D1 && !D3 && S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0101011,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0101011);
		if (!D0 && D1 && D3 && S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_0111010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_0111010);
		if (D0 && !D1 && !D3 && !S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1000011,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1000011);
		if (D0 && !D1 && !D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1000010,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1000010);
		if (D0 && !D1 && !D3 && !S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D2_R_Z_R_1000110,`C12T28SOI_LR_MX41X27_P10_D2_F_Z_F_1000110);
		if (!D0 && !D1 && !D2 && S0 && S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0001111,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0001111);
		if (!D0 && !D1 && D2 && !S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0010101,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0010101);
		if (!D0 && !D1 && D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0010001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0010001);
		if (!D0 && !D1 && D2 && S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0011001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0011001);
		if (!D0 && D1 && !D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0100001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0100001);
		if (!D0 && !D1 && D2 && S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0011101,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0011101);
		if (!D0 && D1 && !D2 && !S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0100011,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0100011);
		if (!D0 && !D1 && !D2 && !S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0000011,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0000011);
		if (!D0 && !D1 && !D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0000001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0000001);
		if (!D0 && !D1 && !D2 && !S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0000101,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0000101);
		if (!D0 && !D1 && !D2 && S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0001001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0001001);
		if (!D0 && !D1 && !D2 && !S0 && S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0000111,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0000111);
		if (!D0 && !D1 && !D2 && S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0001011,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0001011);
		if (D0 && !D1 && !D2 && !S0 && S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1000111,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1000111);
		if (!D0 && !D1 && !D2 && S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0001101,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0001101);
		if (D0 && !D1 && D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1010001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1010001);
		if (D0 && D1 && !D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1100001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1100001);
		if (D0 && !D1 && D2 && !S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1010101,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1010101);
		if (D0 && D1 && !D2 && !S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1100011,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1100011);
		if (D0 && D1 && D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1110001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1110001);
		if (!D0 && D1 && !D2 && S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0101001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0101001);
		if (!D0 && D1 && D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0110001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0110001);
		if (!D0 && D1 && !D2 && S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0101011,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0101011);
		if (!D0 && D1 && D2 && S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_0111001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_0111001);
		if (D0 && !D1 && !D2 && !S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1000011,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1000011);
		if (D0 && !D1 && !D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1000001,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1000001);
		if (D0 && !D1 && !D2 && !S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_D3_R_Z_R_1000101,`C12T28SOI_LR_MX41X27_P10_D3_F_Z_F_1000101);
		if (D0 && !D1 && !D2 && !D3 && S1 && S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000111,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000111);
		if (D0 && !D1 && !D2 && D3 && !S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1001010,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1001010);
		if (D0 && !D1 && !D2 && D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1001000,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1001000);
		if (D0 && !D1 && !D2 && D3 && S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1001100,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1001100);
		if (D0 && !D1 && D2 && !D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1010000,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1010000);
		if (D0 && !D1 && !D2 && D3 && S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1001110,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1001110);
		if (D0 && !D1 && D2 && !D3 && !S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1010001,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1010001);
		if (D0 && !D1 && !D2 && !D3 && !S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000001,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000001);
		if (D0 && !D1 && !D2 && !D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000000,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000000);
		if (D0 && !D1 && !D2 && !D3 && !S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000010,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000010);
		if (D0 && !D1 && !D2 && !D3 && S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000100,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000100);
		if (D0 && !D1 && !D2 && !D3 && !S1 && S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000011,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000011);
		if (D0 && !D1 && !D2 && !D3 && S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000101,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000101);
		if (D0 && D1 && !D2 && !D3 && !S1 && S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1100011,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1100011);
		if (D0 && !D1 && !D2 && !D3 && S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1000110,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1000110);
		if (D0 && D1 && !D2 && D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1101000,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1101000);
		if (D0 && D1 && D2 && !D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1110000,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1110000);
		if (D0 && D1 && !D2 && D3 && !S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1101010,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1101010);
		if (D0 && D1 && D2 && !D3 && !S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1110001,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1110001);
		if (D0 && D1 && D2 && D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1111000,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1111000);
		if (D0 && !D1 && D2 && !D3 && S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1010100,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1010100);
		if (D0 && !D1 && D2 && D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1011000,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1011000);
		if (D0 && !D1 && D2 && !D3 && S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1010101,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1010101);
		if (D0 && !D1 && D2 && D3 && S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1011100,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1011100);
		if (D0 && D1 && !D2 && !D3 && !S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1100001,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1100001);
		if (D0 && D1 && !D2 && !D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1100000,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1100000);
		if (D0 && D1 && !D2 && !D3 && !S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S0_R_Z_R_1100010,`C12T28SOI_LR_MX41X27_P10_S0_F_Z_F_1100010);
		if (!D0 && D1 && !D2 && !D3 && S0 && S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100111,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100111);
		if (!D0 && D1 && !D2 && D3 && !S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0101010,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0101010);
		if (!D0 && D1 && !D2 && D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0101000,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0101000);
		if (!D0 && D1 && !D2 && D3 && S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0101100,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0101100);
		if (!D0 && D1 && D2 && !D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0110000,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0110000);
		if (!D0 && D1 && !D2 && D3 && S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0101110,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0101110);
		if (!D0 && D1 && D2 && !D3 && !S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0110001,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0110001);
		if (!D0 && D1 && !D2 && !D3 && !S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100001,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100001);
		if (!D0 && D1 && !D2 && !D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100000,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100000);
		if (!D0 && D1 && !D2 && !D3 && !S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100010,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100010);
		if (!D0 && D1 && !D2 && !D3 && S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100100,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100100);
		if (!D0 && D1 && !D2 && !D3 && !S0 && S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100011,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100011);
		if (!D0 && D1 && !D2 && !D3 && S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100101,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100101);
		if (D0 && D1 && !D2 && !D3 && !S0 && S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1100011,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1100011);
		if (!D0 && D1 && !D2 && !D3 && S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0100110,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0100110);
		if (D0 && D1 && !D2 && D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1101000,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1101000);
		if (D0 && D1 && D2 && !D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1110000,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1110000);
		if (D0 && D1 && !D2 && D3 && !S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1101010,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1101010);
		if (D0 && D1 && D2 && !D3 && !S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1110001,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1110001);
		if (D0 && D1 && D2 && D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1111000,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1111000);
		if (!D0 && D1 && D2 && !D3 && S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0110100,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0110100);
		if (!D0 && D1 && D2 && D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0111000,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0111000);
		if (!D0 && D1 && D2 && !D3 && S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0110101,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0110101);
		if (!D0 && D1 && D2 && D3 && S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_0111100,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_0111100);
		if (D0 && D1 && !D2 && !D3 && !S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1100001,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1100001);
		if (D0 && D1 && !D2 && !D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1100000,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1100000);
		if (D0 && D1 && !D2 && !D3 && !S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S1_R_Z_R_1100010,`C12T28SOI_LR_MX41X27_P10_S1_F_Z_F_1100010);
		if (!D0 && !D1 && D2 && !D3 && S0 && S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010111,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010111);
		if (!D0 && !D1 && D2 && D3 && !S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0011010,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0011010);
		if (!D0 && !D1 && D2 && D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0011000,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0011000);
		if (!D0 && !D1 && D2 && D3 && S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0011100,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0011100);
		if (!D0 && D1 && D2 && !D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0110000,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0110000);
		if (!D0 && !D1 && D2 && D3 && S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0011110,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0011110);
		if (!D0 && D1 && D2 && !D3 && !S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0110001,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0110001);
		if (!D0 && !D1 && D2 && !D3 && !S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010001,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010001);
		if (!D0 && !D1 && D2 && !D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010000,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010000);
		if (!D0 && !D1 && D2 && !D3 && !S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010010,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010010);
		if (!D0 && !D1 && D2 && !D3 && S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010100,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010100);
		if (!D0 && !D1 && D2 && !D3 && !S0 && S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010011,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010011);
		if (!D0 && !D1 && D2 && !D3 && S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010101,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010101);
		if (D0 && !D1 && D2 && !D3 && !S0 && S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1010011,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1010011);
		if (!D0 && !D1 && D2 && !D3 && S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0010110,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0010110);
		if (D0 && !D1 && D2 && D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1011000,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1011000);
		if (D0 && D1 && D2 && !D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1110000,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1110000);
		if (D0 && !D1 && D2 && D3 && !S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1011010,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1011010);
		if (D0 && D1 && D2 && !D3 && !S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1110001,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1110001);
		if (D0 && D1 && D2 && D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1111000,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1111000);
		if (!D0 && D1 && D2 && !D3 && S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0110100,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0110100);
		if (!D0 && D1 && D2 && D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0111000,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0111000);
		if (!D0 && D1 && D2 && !D3 && S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0110101,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0110101);
		if (!D0 && D1 && D2 && D3 && S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_0111100,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_0111100);
		if (D0 && !D1 && D2 && !D3 && !S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1010001,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1010001);
		if (D0 && !D1 && D2 && !D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1010000,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1010000);
		if (D0 && !D1 && D2 && !D3 && !S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S2_R_Z_R_1010010,`C12T28SOI_LR_MX41X27_P10_S2_F_Z_F_1010010);
		if (!D0 && !D1 && !D2 && D3 && S0 && S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001111,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001111);
		if (!D0 && !D1 && D2 && D3 && !S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0011010,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0011010);
		if (!D0 && !D1 && D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0011000,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0011000);
		if (!D0 && !D1 && D2 && D3 && S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0011100,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0011100);
		if (!D0 && D1 && !D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0101000,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0101000);
		if (!D0 && !D1 && D2 && D3 && S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0011110,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0011110);
		if (!D0 && D1 && !D2 && D3 && !S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0101001,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0101001);
		if (!D0 && !D1 && !D2 && D3 && !S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001001,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001001);
		if (!D0 && !D1 && !D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001000,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001000);
		if (!D0 && !D1 && !D2 && D3 && !S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001010,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001010);
		if (!D0 && !D1 && !D2 && D3 && S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001100,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001100);
		if (!D0 && !D1 && !D2 && D3 && !S0 && S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001011,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001011);
		if (!D0 && !D1 && !D2 && D3 && S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001101,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001101);
		if (D0 && !D1 && !D2 && D3 && !S0 && S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1001011,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1001011);
		if (!D0 && !D1 && !D2 && D3 && S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0001110,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0001110);
		if (D0 && !D1 && D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1011000,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1011000);
		if (D0 && D1 && !D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1101000,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1101000);
		if (D0 && !D1 && D2 && D3 && !S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1011010,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1011010);
		if (D0 && D1 && !D2 && D3 && !S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1101001,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1101001);
		if (D0 && D1 && D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1111000,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1111000);
		if (!D0 && D1 && !D2 && D3 && S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0101100,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0101100);
		if (!D0 && D1 && D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0111000,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0111000);
		if (!D0 && D1 && !D2 && D3 && S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0101101,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0101101);
		if (!D0 && D1 && D2 && D3 && S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_0111100,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_0111100);
		if (D0 && !D1 && !D2 && D3 && !S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1001001,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1001001);
		if (D0 && !D1 && !D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1001000,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1001000);
		if (D0 && !D1 && !D2 && D3 && !S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X27_P10_S3_R_Z_R_1001010,`C12T28SOI_LR_MX41X27_P10_S3_F_Z_F_1001010);


	endspecify

endmodule // C12T28SOI_LR_MX41X27_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_MX41X7_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_MX41X7_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001111 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001111 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0011010 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0011010 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0011000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0011000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0011100 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0011100 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0101000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0101000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0011110 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0011110 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0101001 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0101001 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001001 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001001 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001010 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001010 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001100 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001100 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001011 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001011 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001101 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001101 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1001011 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1001011 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001110 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001110 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1011000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1011000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1101000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1101000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1011010 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1011010 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1101001 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1101001 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1111000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1111000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0101100 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0101100 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0111000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0111000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0101101 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0101101 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0111100 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0111100 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1001001 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1001001 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1001000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1001000 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1001010 0.1
`define C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1001010 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0001111 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0001111 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0010110 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0010110 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0010100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0010100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0011100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0011100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0100100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0100100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0011110 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0011110 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0100101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0100101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0000101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0000101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0000100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0000100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0000110 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0000110 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0001100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0001100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0001101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0001101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0001110 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0001110 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1010100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1010100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1100100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1100100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1010110 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1010110 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1100101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1100101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1110100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1110100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0101100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0101100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0110100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0110100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0101101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0101101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0111100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0111100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1000101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1000101 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1000100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1000100 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1000110 0.1
`define C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1000110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0001111 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0001111 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0010110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0010110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0010010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0010010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0011010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0011010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0100010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0100010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0011110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0011110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0100011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0100011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0000011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0000011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0000010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0000010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0000110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0000110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0001010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0001010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0001011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0001011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0001110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0001110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1010010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1010010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1100010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1100010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1010110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1010110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1100011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1100011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1110010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1110010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0101010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0101010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0110010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0110010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0101011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0101011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0111010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0111010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1000011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1000011 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1000010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1000010 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1000110 0.1
`define C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1000110 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0001111 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0001111 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0010101 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0010101 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0010001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0010001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0011001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0011001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0100001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0100001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0011101 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0011101 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0100011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0100011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0000011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0000011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0000001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0000001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0000101 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0000101 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0001001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0001001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0001011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0001011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1000111 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0001101 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0001101 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1010001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1010001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1100001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1100001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1010101 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1010101 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1100011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1100011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1110001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1110001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0101001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0101001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0110001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0110001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0101011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0101011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0111001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0111001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1000011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1000011 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1000001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1000001 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1000101 0.1
`define C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1000101 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000111 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000111 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1001010 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1001010 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1001000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1001000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1001100 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1001100 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1010000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1010000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1001110 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1001110 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1010001 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1010001 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000001 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000001 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000010 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000010 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000100 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000100 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000011 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000011 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000101 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000101 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1100011 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1100011 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000110 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000110 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1101000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1101000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1110000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1110000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1101010 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1101010 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1110001 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1110001 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1010100 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1010100 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1011000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1011000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1010101 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1010101 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1011100 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1011100 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1100001 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1100001 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1100000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1100000 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1100010 0.1
`define C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1100010 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100111 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100111 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0101010 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0101010 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0101000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0101000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0101100 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0101100 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0110000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0110000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0101110 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0101110 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0110001 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0110001 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100001 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100001 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100010 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100010 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100100 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100100 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100011 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100011 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100101 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100101 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1100011 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1100011 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100110 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100110 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1101000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1101000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1110000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1110000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1101010 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1101010 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1110001 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1110001 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0110100 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0110100 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0110101 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0110101 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0111100 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0111100 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1100001 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1100001 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1100000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1100000 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1100010 0.1
`define C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1100010 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010111 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010111 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0011010 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0011010 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0011000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0011000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0011100 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0011100 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0110000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0110000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0011110 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0011110 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0110001 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0110001 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010001 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010001 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010010 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010010 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010100 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010100 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010011 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010011 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010101 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010101 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1010011 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1010011 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010110 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010110 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1011000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1011000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1110000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1110000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1011010 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1011010 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1110001 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1110001 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0110100 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0110100 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0110101 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0110101 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0111100 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0111100 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1010001 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1010001 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1010000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1010000 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1010010 0.1
`define C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1010010 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001111 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001111 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0011010 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0011010 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0011000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0011000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0011100 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0011100 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0101000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0101000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0011110 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0011110 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0101001 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0101001 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001001 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001001 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001010 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001010 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001100 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001100 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001011 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001011 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001101 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001101 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1001011 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1001011 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001110 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001110 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1011000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1011000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1101000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1101000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1011010 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1011010 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1101001 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1101001 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0101100 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0101100 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0111000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0101101 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0101101 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0111100 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0111100 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1001001 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1001001 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1001000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1001000 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1001010 0.1
`define C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1001010 0.1

module C12T28SOI_LR_MX41X7_P10 (Z, D0, D1, D2, D3, S0, S1, S2, S3);

	output Z;
	input D0;
	input D1;
	input D2;
	input D3;
	input S0;
	input S1;
	input S2;
	input S3;

	and    U1 (INTERNAL1, D0, S0) ;
	and    U2 (INTERNAL2, D1, S1) ;
	and    U3 (INTERNAL3, D2, S2) ;
	and    U4 (INTERNAL4, D3, S3) ;
	or   #1 U5 (Z, INTERNAL1, INTERNAL2, INTERNAL3, INTERNAL4) ;



	specify

		if (!D1 && !D2 && !D3 && S0 && S1 && S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001111,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001111);
		if (!D1 && !D2 && D3 && S0 && !S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0011010,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0011010);
		if (!D1 && !D2 && D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0011000,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0011000);
		if (!D1 && !D2 && D3 && S0 && S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0011100,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0011100);
		if (!D1 && D2 && !D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0101000,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0101000);
		if (!D1 && !D2 && D3 && S0 && S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0011110,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0011110);
		if (!D1 && D2 && !D3 && S0 && !S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0101001,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0101001);
		if (!D1 && !D2 && !D3 && S0 && !S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001001,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001001);
		if (!D1 && !D2 && !D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001000,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001000);
		if (!D1 && !D2 && !D3 && S0 && !S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001010,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001010);
		if (!D1 && !D2 && !D3 && S0 && S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001100,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001100);
		if (!D1 && !D2 && !D3 && S0 && !S1 && S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001011,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001011);
		if (!D1 && !D2 && !D3 && S0 && S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001101,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001101);
		if (D1 && !D2 && !D3 && S0 && !S1 && S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1001011,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1001011);
		if (!D1 && !D2 && !D3 && S0 && S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0001110,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0001110);
		if (D1 && !D2 && D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1011000,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1011000);
		if (D1 && D2 && !D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1101000,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1101000);
		if (D1 && !D2 && D3 && S0 && !S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1011010,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1011010);
		if (D1 && D2 && !D3 && S0 && !S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1101001,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1101001);
		if (D1 && D2 && D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1111000,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1111000);
		if (!D1 && D2 && !D3 && S0 && S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0101100,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0101100);
		if (!D1 && D2 && D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0111000,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0111000);
		if (!D1 && D2 && !D3 && S0 && S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0101101,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0101101);
		if (!D1 && D2 && D3 && S0 && S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_0111100,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_0111100);
		if (D1 && !D2 && !D3 && S0 && !S1 && !S2 && S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1001001,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1001001);
		if (D1 && !D2 && !D3 && S0 && !S1 && !S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1001000,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1001000);
		if (D1 && !D2 && !D3 && S0 && !S1 && S2 && !S3) (D0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D0_R_Z_R_1001010,`C12T28SOI_LR_MX41X7_P10_D0_F_Z_F_1001010);
		if (!D0 && !D2 && !D3 && S0 && S1 && S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0001111,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0001111);
		if (!D0 && !D2 && D3 && !S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0010110,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0010110);
		if (!D0 && !D2 && D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0010100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0010100);
		if (!D0 && !D2 && D3 && S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0011100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0011100);
		if (!D0 && D2 && !D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0100100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0100100);
		if (!D0 && !D2 && D3 && S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0011110,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0011110);
		if (!D0 && D2 && !D3 && !S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0100101,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0100101);
		if (!D0 && !D2 && !D3 && !S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0000101,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0000101);
		if (!D0 && !D2 && !D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0000100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0000100);
		if (!D0 && !D2 && !D3 && !S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0000110,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0000110);
		if (!D0 && !D2 && !D3 && S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0001100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0001100);
		if (!D0 && !D2 && !D3 && !S0 && S1 && S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0000111,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0000111);
		if (!D0 && !D2 && !D3 && S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0001101,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0001101);
		if (D0 && !D2 && !D3 && !S0 && S1 && S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1000111,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1000111);
		if (!D0 && !D2 && !D3 && S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0001110,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0001110);
		if (D0 && !D2 && D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1010100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1010100);
		if (D0 && D2 && !D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1100100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1100100);
		if (D0 && !D2 && D3 && !S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1010110,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1010110);
		if (D0 && D2 && !D3 && !S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1100101,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1100101);
		if (D0 && D2 && D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1110100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1110100);
		if (!D0 && D2 && !D3 && S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0101100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0101100);
		if (!D0 && D2 && D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0110100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0110100);
		if (!D0 && D2 && !D3 && S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0101101,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0101101);
		if (!D0 && D2 && D3 && S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_0111100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_0111100);
		if (D0 && !D2 && !D3 && !S0 && S1 && !S2 && S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1000101,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1000101);
		if (D0 && !D2 && !D3 && !S0 && S1 && !S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1000100,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1000100);
		if (D0 && !D2 && !D3 && !S0 && S1 && S2 && !S3) (D1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D1_R_Z_R_1000110,`C12T28SOI_LR_MX41X7_P10_D1_F_Z_F_1000110);
		if (!D0 && !D1 && !D3 && S0 && S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0001111,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0001111);
		if (!D0 && !D1 && D3 && !S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0010110,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0010110);
		if (!D0 && !D1 && D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0010010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0010010);
		if (!D0 && !D1 && D3 && S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0011010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0011010);
		if (!D0 && D1 && !D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0100010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0100010);
		if (!D0 && !D1 && D3 && S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0011110,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0011110);
		if (!D0 && D1 && !D3 && !S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0100011,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0100011);
		if (!D0 && !D1 && !D3 && !S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0000011,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0000011);
		if (!D0 && !D1 && !D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0000010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0000010);
		if (!D0 && !D1 && !D3 && !S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0000110,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0000110);
		if (!D0 && !D1 && !D3 && S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0001010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0001010);
		if (!D0 && !D1 && !D3 && !S0 && S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0000111,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0000111);
		if (!D0 && !D1 && !D3 && S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0001011,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0001011);
		if (D0 && !D1 && !D3 && !S0 && S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1000111,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1000111);
		if (!D0 && !D1 && !D3 && S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0001110,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0001110);
		if (D0 && !D1 && D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1010010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1010010);
		if (D0 && D1 && !D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1100010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1100010);
		if (D0 && !D1 && D3 && !S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1010110,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1010110);
		if (D0 && D1 && !D3 && !S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1100011,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1100011);
		if (D0 && D1 && D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1110010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1110010);
		if (!D0 && D1 && !D3 && S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0101010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0101010);
		if (!D0 && D1 && D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0110010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0110010);
		if (!D0 && D1 && !D3 && S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0101011,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0101011);
		if (!D0 && D1 && D3 && S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_0111010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_0111010);
		if (D0 && !D1 && !D3 && !S0 && !S1 && S2 && S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1000011,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1000011);
		if (D0 && !D1 && !D3 && !S0 && !S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1000010,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1000010);
		if (D0 && !D1 && !D3 && !S0 && S1 && S2 && !S3) (D2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D2_R_Z_R_1000110,`C12T28SOI_LR_MX41X7_P10_D2_F_Z_F_1000110);
		if (!D0 && !D1 && !D2 && S0 && S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0001111,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0001111);
		if (!D0 && !D1 && D2 && !S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0010101,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0010101);
		if (!D0 && !D1 && D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0010001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0010001);
		if (!D0 && !D1 && D2 && S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0011001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0011001);
		if (!D0 && D1 && !D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0100001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0100001);
		if (!D0 && !D1 && D2 && S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0011101,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0011101);
		if (!D0 && D1 && !D2 && !S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0100011,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0100011);
		if (!D0 && !D1 && !D2 && !S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0000011,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0000011);
		if (!D0 && !D1 && !D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0000001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0000001);
		if (!D0 && !D1 && !D2 && !S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0000101,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0000101);
		if (!D0 && !D1 && !D2 && S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0001001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0001001);
		if (!D0 && !D1 && !D2 && !S0 && S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0000111,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0000111);
		if (!D0 && !D1 && !D2 && S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0001011,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0001011);
		if (D0 && !D1 && !D2 && !S0 && S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1000111,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1000111);
		if (!D0 && !D1 && !D2 && S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0001101,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0001101);
		if (D0 && !D1 && D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1010001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1010001);
		if (D0 && D1 && !D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1100001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1100001);
		if (D0 && !D1 && D2 && !S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1010101,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1010101);
		if (D0 && D1 && !D2 && !S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1100011,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1100011);
		if (D0 && D1 && D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1110001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1110001);
		if (!D0 && D1 && !D2 && S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0101001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0101001);
		if (!D0 && D1 && D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0110001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0110001);
		if (!D0 && D1 && !D2 && S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0101011,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0101011);
		if (!D0 && D1 && D2 && S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_0111001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_0111001);
		if (D0 && !D1 && !D2 && !S0 && !S1 && S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1000011,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1000011);
		if (D0 && !D1 && !D2 && !S0 && !S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1000001,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1000001);
		if (D0 && !D1 && !D2 && !S0 && S1 && !S2 && S3) (D3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_D3_R_Z_R_1000101,`C12T28SOI_LR_MX41X7_P10_D3_F_Z_F_1000101);
		if (D0 && !D1 && !D2 && !D3 && S1 && S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000111,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000111);
		if (D0 && !D1 && !D2 && D3 && !S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1001010,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1001010);
		if (D0 && !D1 && !D2 && D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1001000,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1001000);
		if (D0 && !D1 && !D2 && D3 && S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1001100,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1001100);
		if (D0 && !D1 && D2 && !D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1010000,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1010000);
		if (D0 && !D1 && !D2 && D3 && S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1001110,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1001110);
		if (D0 && !D1 && D2 && !D3 && !S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1010001,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1010001);
		if (D0 && !D1 && !D2 && !D3 && !S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000001,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000001);
		if (D0 && !D1 && !D2 && !D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000000,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000000);
		if (D0 && !D1 && !D2 && !D3 && !S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000010,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000010);
		if (D0 && !D1 && !D2 && !D3 && S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000100,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000100);
		if (D0 && !D1 && !D2 && !D3 && !S1 && S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000011,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000011);
		if (D0 && !D1 && !D2 && !D3 && S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000101,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000101);
		if (D0 && D1 && !D2 && !D3 && !S1 && S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1100011,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1100011);
		if (D0 && !D1 && !D2 && !D3 && S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1000110,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1000110);
		if (D0 && D1 && !D2 && D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1101000,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1101000);
		if (D0 && D1 && D2 && !D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1110000,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1110000);
		if (D0 && D1 && !D2 && D3 && !S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1101010,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1101010);
		if (D0 && D1 && D2 && !D3 && !S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1110001,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1110001);
		if (D0 && D1 && D2 && D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1111000,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1111000);
		if (D0 && !D1 && D2 && !D3 && S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1010100,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1010100);
		if (D0 && !D1 && D2 && D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1011000,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1011000);
		if (D0 && !D1 && D2 && !D3 && S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1010101,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1010101);
		if (D0 && !D1 && D2 && D3 && S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1011100,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1011100);
		if (D0 && D1 && !D2 && !D3 && !S1 && !S2 && S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1100001,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1100001);
		if (D0 && D1 && !D2 && !D3 && !S1 && !S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1100000,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1100000);
		if (D0 && D1 && !D2 && !D3 && !S1 && S2 && !S3) (S0 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S0_R_Z_R_1100010,`C12T28SOI_LR_MX41X7_P10_S0_F_Z_F_1100010);
		if (!D0 && D1 && !D2 && !D3 && S0 && S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100111,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100111);
		if (!D0 && D1 && !D2 && D3 && !S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0101010,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0101010);
		if (!D0 && D1 && !D2 && D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0101000,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0101000);
		if (!D0 && D1 && !D2 && D3 && S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0101100,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0101100);
		if (!D0 && D1 && D2 && !D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0110000,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0110000);
		if (!D0 && D1 && !D2 && D3 && S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0101110,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0101110);
		if (!D0 && D1 && D2 && !D3 && !S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0110001,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0110001);
		if (!D0 && D1 && !D2 && !D3 && !S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100001,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100001);
		if (!D0 && D1 && !D2 && !D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100000,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100000);
		if (!D0 && D1 && !D2 && !D3 && !S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100010,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100010);
		if (!D0 && D1 && !D2 && !D3 && S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100100,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100100);
		if (!D0 && D1 && !D2 && !D3 && !S0 && S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100011,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100011);
		if (!D0 && D1 && !D2 && !D3 && S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100101,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100101);
		if (D0 && D1 && !D2 && !D3 && !S0 && S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1100011,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1100011);
		if (!D0 && D1 && !D2 && !D3 && S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0100110,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0100110);
		if (D0 && D1 && !D2 && D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1101000,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1101000);
		if (D0 && D1 && D2 && !D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1110000,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1110000);
		if (D0 && D1 && !D2 && D3 && !S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1101010,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1101010);
		if (D0 && D1 && D2 && !D3 && !S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1110001,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1110001);
		if (D0 && D1 && D2 && D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1111000,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1111000);
		if (!D0 && D1 && D2 && !D3 && S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0110100,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0110100);
		if (!D0 && D1 && D2 && D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0111000,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0111000);
		if (!D0 && D1 && D2 && !D3 && S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0110101,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0110101);
		if (!D0 && D1 && D2 && D3 && S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_0111100,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_0111100);
		if (D0 && D1 && !D2 && !D3 && !S0 && !S2 && S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1100001,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1100001);
		if (D0 && D1 && !D2 && !D3 && !S0 && !S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1100000,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1100000);
		if (D0 && D1 && !D2 && !D3 && !S0 && S2 && !S3) (S1 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S1_R_Z_R_1100010,`C12T28SOI_LR_MX41X7_P10_S1_F_Z_F_1100010);
		if (!D0 && !D1 && D2 && !D3 && S0 && S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010111,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010111);
		if (!D0 && !D1 && D2 && D3 && !S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0011010,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0011010);
		if (!D0 && !D1 && D2 && D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0011000,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0011000);
		if (!D0 && !D1 && D2 && D3 && S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0011100,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0011100);
		if (!D0 && D1 && D2 && !D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0110000,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0110000);
		if (!D0 && !D1 && D2 && D3 && S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0011110,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0011110);
		if (!D0 && D1 && D2 && !D3 && !S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0110001,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0110001);
		if (!D0 && !D1 && D2 && !D3 && !S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010001,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010001);
		if (!D0 && !D1 && D2 && !D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010000,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010000);
		if (!D0 && !D1 && D2 && !D3 && !S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010010,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010010);
		if (!D0 && !D1 && D2 && !D3 && S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010100,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010100);
		if (!D0 && !D1 && D2 && !D3 && !S0 && S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010011,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010011);
		if (!D0 && !D1 && D2 && !D3 && S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010101,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010101);
		if (D0 && !D1 && D2 && !D3 && !S0 && S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1010011,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1010011);
		if (!D0 && !D1 && D2 && !D3 && S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0010110,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0010110);
		if (D0 && !D1 && D2 && D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1011000,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1011000);
		if (D0 && D1 && D2 && !D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1110000,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1110000);
		if (D0 && !D1 && D2 && D3 && !S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1011010,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1011010);
		if (D0 && D1 && D2 && !D3 && !S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1110001,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1110001);
		if (D0 && D1 && D2 && D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1111000,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1111000);
		if (!D0 && D1 && D2 && !D3 && S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0110100,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0110100);
		if (!D0 && D1 && D2 && D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0111000,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0111000);
		if (!D0 && D1 && D2 && !D3 && S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0110101,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0110101);
		if (!D0 && D1 && D2 && D3 && S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_0111100,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_0111100);
		if (D0 && !D1 && D2 && !D3 && !S0 && !S1 && S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1010001,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1010001);
		if (D0 && !D1 && D2 && !D3 && !S0 && !S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1010000,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1010000);
		if (D0 && !D1 && D2 && !D3 && !S0 && S1 && !S3) (S2 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S2_R_Z_R_1010010,`C12T28SOI_LR_MX41X7_P10_S2_F_Z_F_1010010);
		if (!D0 && !D1 && !D2 && D3 && S0 && S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001111,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001111);
		if (!D0 && !D1 && D2 && D3 && !S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0011010,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0011010);
		if (!D0 && !D1 && D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0011000,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0011000);
		if (!D0 && !D1 && D2 && D3 && S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0011100,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0011100);
		if (!D0 && D1 && !D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0101000,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0101000);
		if (!D0 && !D1 && D2 && D3 && S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0011110,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0011110);
		if (!D0 && D1 && !D2 && D3 && !S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0101001,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0101001);
		if (!D0 && !D1 && !D2 && D3 && !S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001001,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001001);
		if (!D0 && !D1 && !D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001000,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001000);
		if (!D0 && !D1 && !D2 && D3 && !S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001010,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001010);
		if (!D0 && !D1 && !D2 && D3 && S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001100,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001100);
		if (!D0 && !D1 && !D2 && D3 && !S0 && S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001011,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001011);
		if (!D0 && !D1 && !D2 && D3 && S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001101,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001101);
		if (D0 && !D1 && !D2 && D3 && !S0 && S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1001011,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1001011);
		if (!D0 && !D1 && !D2 && D3 && S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0001110,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0001110);
		if (D0 && !D1 && D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1011000,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1011000);
		if (D0 && D1 && !D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1101000,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1101000);
		if (D0 && !D1 && D2 && D3 && !S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1011010,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1011010);
		if (D0 && D1 && !D2 && D3 && !S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1101001,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1101001);
		if (D0 && D1 && D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1111000,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1111000);
		if (!D0 && D1 && !D2 && D3 && S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0101100,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0101100);
		if (!D0 && D1 && D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0111000,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0111000);
		if (!D0 && D1 && !D2 && D3 && S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0101101,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0101101);
		if (!D0 && D1 && D2 && D3 && S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_0111100,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_0111100);
		if (D0 && !D1 && !D2 && D3 && !S0 && !S1 && S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1001001,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1001001);
		if (D0 && !D1 && !D2 && D3 && !S0 && !S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1001000,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1001000);
		if (D0 && !D1 && !D2 && D3 && !S0 && S1 && !S2) (S3 +=> Z) = (`C12T28SOI_LR_MX41X7_P10_S3_R_Z_R_1001010,`C12T28SOI_LR_MX41X7_P10_S3_F_Z_F_1001010);


	endspecify

endmodule // C12T28SOI_LR_MX41X7_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2AX13_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2AX13_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2AX13_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_NAND2AX13_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_NAND2AX13_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NAND2AX13_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NAND2AX13_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	or   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_NAND2AX13_P10_A_R_Z_R_1,`C12T28SOI_LR_NAND2AX13_P10_A_F_Z_F_1);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NAND2AX13_P10_B_F_Z_R_0,`C12T28SOI_LR_NAND2AX13_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NAND2AX13_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2AX27_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2AX27_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2AX27_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_NAND2AX27_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_NAND2AX27_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NAND2AX27_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NAND2AX27_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	or   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_NAND2AX27_P10_A_R_Z_R_1,`C12T28SOI_LR_NAND2AX27_P10_A_F_Z_F_1);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NAND2AX27_P10_B_F_Z_R_0,`C12T28SOI_LR_NAND2AX27_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NAND2AX27_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2AX3_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2AX3_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2AX3_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_NAND2AX3_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_NAND2AX3_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NAND2AX3_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NAND2AX3_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	or   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_NAND2AX3_P10_A_R_Z_R_1,`C12T28SOI_LR_NAND2AX3_P10_A_F_Z_F_1);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NAND2AX3_P10_B_F_Z_R_0,`C12T28SOI_LR_NAND2AX3_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NAND2AX3_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2AX40_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2AX40_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2AX40_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_NAND2AX40_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_NAND2AX40_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NAND2AX40_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NAND2AX40_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	or   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_NAND2AX40_P10_A_R_Z_R_1,`C12T28SOI_LR_NAND2AX40_P10_A_F_Z_F_1);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NAND2AX40_P10_B_F_Z_R_0,`C12T28SOI_LR_NAND2AX40_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NAND2AX40_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2AX54_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2AX54_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2AX54_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_NAND2AX54_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_NAND2AX54_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NAND2AX54_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NAND2AX54_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	or   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_NAND2AX54_P10_A_R_Z_R_1,`C12T28SOI_LR_NAND2AX54_P10_A_F_Z_F_1);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NAND2AX54_P10_B_F_Z_R_0,`C12T28SOI_LR_NAND2AX54_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NAND2AX54_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2AX7_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2AX7_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2AX7_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_NAND2AX7_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_NAND2AX7_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NAND2AX7_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NAND2AX7_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	or   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_NAND2AX7_P10_A_R_Z_R_1,`C12T28SOI_LR_NAND2AX7_P10_A_F_Z_F_1);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NAND2AX7_P10_B_F_Z_R_0,`C12T28SOI_LR_NAND2AX7_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NAND2AX7_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2X13_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2X13_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2X13_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X13_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_NAND2X13_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X13_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NAND2X13_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LR_NAND2X13_P10_A_F_Z_R_1,`C12T28SOI_LR_NAND2X13_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NAND2X13_P10_B_F_Z_R_1,`C12T28SOI_LR_NAND2X13_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NAND2X13_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRBR0D8_NAND2X14_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRBR0D8_NAND2X14_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRBR0D8_NAND2X14_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LRBR0D8_NAND2X14_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LRBR0D8_NAND2X14_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LRBR0D8_NAND2X14_P10_B_F_Z_R_1 0.1

module C12T28SOI_LRBR0D8_NAND2X14_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LRBR0D8_NAND2X14_P10_A_F_Z_R_1,`C12T28SOI_LRBR0D8_NAND2X14_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LRBR0D8_NAND2X14_P10_B_F_Z_R_1,`C12T28SOI_LRBR0D8_NAND2X14_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LRBR0D8_NAND2X14_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2X20_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2X20_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2X20_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X20_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_NAND2X20_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X20_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NAND2X20_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LR_NAND2X20_P10_A_F_Z_R_1,`C12T28SOI_LR_NAND2X20_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NAND2X20_P10_B_F_Z_R_1,`C12T28SOI_LR_NAND2X20_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NAND2X20_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2X27_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2X27_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2X27_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X27_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_NAND2X27_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X27_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NAND2X27_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LR_NAND2X27_P10_A_F_Z_R_1,`C12T28SOI_LR_NAND2X27_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NAND2X27_P10_B_F_Z_R_1,`C12T28SOI_LR_NAND2X27_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NAND2X27_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2X3_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2X3_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2X3_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X3_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_NAND2X3_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X3_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NAND2X3_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LR_NAND2X3_P10_A_F_Z_R_1,`C12T28SOI_LR_NAND2X3_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NAND2X3_P10_B_F_Z_R_1,`C12T28SOI_LR_NAND2X3_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NAND2X3_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRS_NAND2X40_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRS_NAND2X40_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRS_NAND2X40_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LRS_NAND2X40_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LRS_NAND2X40_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LRS_NAND2X40_P10_B_F_Z_R_1 0.1

module C12T28SOI_LRS_NAND2X40_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LRS_NAND2X40_P10_A_F_Z_R_1,`C12T28SOI_LRS_NAND2X40_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LRS_NAND2X40_P10_B_F_Z_R_1,`C12T28SOI_LRS_NAND2X40_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LRS_NAND2X40_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2X42_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2X42_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2X42_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X42_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_NAND2X42_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X42_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NAND2X42_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LR_NAND2X42_P10_A_F_Z_R_1,`C12T28SOI_LR_NAND2X42_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NAND2X42_P10_B_F_Z_R_1,`C12T28SOI_LR_NAND2X42_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NAND2X42_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2X50_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2X50_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2X50_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X50_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_NAND2X50_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X50_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NAND2X50_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LR_NAND2X50_P10_A_F_Z_R_1,`C12T28SOI_LR_NAND2X50_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NAND2X50_P10_B_F_Z_R_1,`C12T28SOI_LR_NAND2X50_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NAND2X50_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRS_NAND2X54_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRS_NAND2X54_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRS_NAND2X54_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LRS_NAND2X54_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LRS_NAND2X54_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LRS_NAND2X54_P10_B_F_Z_R_1 0.1

module C12T28SOI_LRS_NAND2X54_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LRS_NAND2X54_P10_A_F_Z_R_1,`C12T28SOI_LRS_NAND2X54_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LRS_NAND2X54_P10_B_F_Z_R_1,`C12T28SOI_LRS_NAND2X54_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LRS_NAND2X54_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND2X7_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND2X7_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND2X7_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X7_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_NAND2X7_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NAND2X7_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NAND2X7_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LR_NAND2X7_P10_A_F_Z_R_1,`C12T28SOI_LR_NAND2X7_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NAND2X7_P10_B_F_Z_R_1,`C12T28SOI_LR_NAND2X7_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NAND2X7_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRBR0D8_NAND2X7_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRBR0D8_NAND2X7_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRBR0D8_NAND2X7_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LRBR0D8_NAND2X7_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LRBR0D8_NAND2X7_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LRBR0D8_NAND2X7_P10_B_F_Z_R_1 0.1

module C12T28SOI_LRBR0D8_NAND2X7_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LRBR0D8_NAND2X7_P10_A_F_Z_R_1,`C12T28SOI_LRBR0D8_NAND2X7_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LRBR0D8_NAND2X7_P10_B_F_Z_R_1,`C12T28SOI_LRBR0D8_NAND2X7_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LRBR0D8_NAND2X7_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3ABX13_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3ABX13_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3ABX13_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_NAND3ABX13_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_NAND3ABX13_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_NAND3ABX13_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_NAND3ABX13_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_NAND3ABX13_P10_C_F_Z_R_00 0.1

module C12T28SOI_LR_NAND3ABX13_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	not    U2 (INTERNAL3, B) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3, C) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A +=> Z) = (`C12T28SOI_LR_NAND3ABX13_P10_A_R_Z_R_01,`C12T28SOI_LR_NAND3ABX13_P10_A_F_Z_F_01);
		if (!A && C) (B +=> Z) = (`C12T28SOI_LR_NAND3ABX13_P10_B_R_Z_R_01,`C12T28SOI_LR_NAND3ABX13_P10_B_F_Z_F_01);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_NAND3ABX13_P10_C_F_Z_R_00,`C12T28SOI_LR_NAND3ABX13_P10_C_R_Z_F_00);


	endspecify

endmodule // C12T28SOI_LR_NAND3ABX13_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3ABX20_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3ABX20_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3ABX20_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_NAND3ABX20_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_NAND3ABX20_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_NAND3ABX20_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_NAND3ABX20_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_NAND3ABX20_P10_C_F_Z_R_00 0.1

module C12T28SOI_LR_NAND3ABX20_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	not    U2 (INTERNAL3, B) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3, C) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A +=> Z) = (`C12T28SOI_LR_NAND3ABX20_P10_A_R_Z_R_01,`C12T28SOI_LR_NAND3ABX20_P10_A_F_Z_F_01);
		if (!A && C) (B +=> Z) = (`C12T28SOI_LR_NAND3ABX20_P10_B_R_Z_R_01,`C12T28SOI_LR_NAND3ABX20_P10_B_F_Z_F_01);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_NAND3ABX20_P10_C_F_Z_R_00,`C12T28SOI_LR_NAND3ABX20_P10_C_R_Z_F_00);


	endspecify

endmodule // C12T28SOI_LR_NAND3ABX20_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3ABX27_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3ABX27_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3ABX27_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_NAND3ABX27_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_NAND3ABX27_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_NAND3ABX27_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_NAND3ABX27_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_NAND3ABX27_P10_C_F_Z_R_00 0.1

module C12T28SOI_LR_NAND3ABX27_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	not    U2 (INTERNAL3, B) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3, C) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A +=> Z) = (`C12T28SOI_LR_NAND3ABX27_P10_A_R_Z_R_01,`C12T28SOI_LR_NAND3ABX27_P10_A_F_Z_F_01);
		if (!A && C) (B +=> Z) = (`C12T28SOI_LR_NAND3ABX27_P10_B_R_Z_R_01,`C12T28SOI_LR_NAND3ABX27_P10_B_F_Z_F_01);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_NAND3ABX27_P10_C_F_Z_R_00,`C12T28SOI_LR_NAND3ABX27_P10_C_R_Z_F_00);


	endspecify

endmodule // C12T28SOI_LR_NAND3ABX27_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3ABX7_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3ABX7_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3ABX7_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_NAND3ABX7_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_NAND3ABX7_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_NAND3ABX7_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_NAND3ABX7_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_NAND3ABX7_P10_C_F_Z_R_00 0.1

module C12T28SOI_LR_NAND3ABX7_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	not    U2 (INTERNAL3, B) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3, C) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A +=> Z) = (`C12T28SOI_LR_NAND3ABX7_P10_A_R_Z_R_01,`C12T28SOI_LR_NAND3ABX7_P10_A_F_Z_F_01);
		if (!A && C) (B +=> Z) = (`C12T28SOI_LR_NAND3ABX7_P10_B_R_Z_R_01,`C12T28SOI_LR_NAND3ABX7_P10_B_F_Z_F_01);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_NAND3ABX7_P10_C_F_Z_R_00,`C12T28SOI_LR_NAND3ABX7_P10_C_R_Z_F_00);


	endspecify

endmodule // C12T28SOI_LR_NAND3ABX7_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3AX12_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3AX12_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3AX12_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LR_NAND3AX12_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LR_NAND3AX12_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_NAND3AX12_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_NAND3AX12_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_NAND3AX12_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_NAND3AX12_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	and    U2 (INTERNAL1, INTERNAL2, B, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && C) (A +=> Z) = (`C12T28SOI_LR_NAND3AX12_P10_A_R_Z_R_11,`C12T28SOI_LR_NAND3AX12_P10_A_F_Z_F_11);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_NAND3AX12_P10_B_F_Z_R_01,`C12T28SOI_LR_NAND3AX12_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_NAND3AX12_P10_C_F_Z_R_01,`C12T28SOI_LR_NAND3AX12_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_NAND3AX12_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3AX18_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3AX18_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3AX18_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LR_NAND3AX18_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LR_NAND3AX18_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_NAND3AX18_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_NAND3AX18_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_NAND3AX18_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_NAND3AX18_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	and    U2 (INTERNAL1, INTERNAL2, B, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && C) (A +=> Z) = (`C12T28SOI_LR_NAND3AX18_P10_A_R_Z_R_11,`C12T28SOI_LR_NAND3AX18_P10_A_F_Z_F_11);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_NAND3AX18_P10_B_F_Z_R_01,`C12T28SOI_LR_NAND3AX18_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_NAND3AX18_P10_C_F_Z_R_01,`C12T28SOI_LR_NAND3AX18_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_NAND3AX18_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3AX24_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3AX24_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3AX24_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LR_NAND3AX24_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LR_NAND3AX24_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_NAND3AX24_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_NAND3AX24_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_NAND3AX24_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_NAND3AX24_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	and    U2 (INTERNAL1, INTERNAL2, B, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && C) (A +=> Z) = (`C12T28SOI_LR_NAND3AX24_P10_A_R_Z_R_11,`C12T28SOI_LR_NAND3AX24_P10_A_F_Z_F_11);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_NAND3AX24_P10_B_F_Z_R_01,`C12T28SOI_LR_NAND3AX24_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_NAND3AX24_P10_C_F_Z_R_01,`C12T28SOI_LR_NAND3AX24_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_NAND3AX24_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3AX6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3AX6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3AX6_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LR_NAND3AX6_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LR_NAND3AX6_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_NAND3AX6_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_NAND3AX6_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_NAND3AX6_P10_C_F_Z_R_01 0.1

module C12T28SOI_LR_NAND3AX6_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	and    U2 (INTERNAL1, INTERNAL2, B, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (B && C) (A +=> Z) = (`C12T28SOI_LR_NAND3AX6_P10_A_R_Z_R_11,`C12T28SOI_LR_NAND3AX6_P10_A_F_Z_F_11);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_NAND3AX6_P10_B_F_Z_R_01,`C12T28SOI_LR_NAND3AX6_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_NAND3AX6_P10_C_F_Z_R_01,`C12T28SOI_LR_NAND3AX6_P10_C_R_Z_F_01);


	endspecify

endmodule // C12T28SOI_LR_NAND3AX6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3X12_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3X12_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3X12_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X12_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X12_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X12_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X12_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X12_P10_C_F_Z_R_11 0.1

module C12T28SOI_LR_NAND3X12_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LR_NAND3X12_P10_A_F_Z_R_11,`C12T28SOI_LR_NAND3X12_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LR_NAND3X12_P10_B_F_Z_R_11,`C12T28SOI_LR_NAND3X12_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_NAND3X12_P10_C_F_Z_R_11,`C12T28SOI_LR_NAND3X12_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_NAND3X12_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRBR0P6_NAND3X12_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRBR0P6_NAND3X12_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRBR0P6_NAND3X12_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X12_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X12_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X12_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X12_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X12_P10_C_F_Z_R_11 0.1

module C12T28SOI_LRBR0P6_NAND3X12_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X12_P10_A_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X12_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X12_P10_B_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X12_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X12_P10_C_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X12_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LRBR0P6_NAND3X12_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3X18_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3X18_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3X18_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X18_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X18_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X18_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X18_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X18_P10_C_F_Z_R_11 0.1

module C12T28SOI_LR_NAND3X18_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LR_NAND3X18_P10_A_F_Z_R_11,`C12T28SOI_LR_NAND3X18_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LR_NAND3X18_P10_B_F_Z_R_11,`C12T28SOI_LR_NAND3X18_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_NAND3X18_P10_C_F_Z_R_11,`C12T28SOI_LR_NAND3X18_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_NAND3X18_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRBR0P6_NAND3X18_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRBR0P6_NAND3X18_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRBR0P6_NAND3X18_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X18_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X18_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X18_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X18_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X18_P10_C_F_Z_R_11 0.1

module C12T28SOI_LRBR0P6_NAND3X18_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X18_P10_A_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X18_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X18_P10_B_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X18_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X18_P10_C_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X18_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LRBR0P6_NAND3X18_P10


`endcelldefine

// Verilog model view for C12T28SOIDV_LRBR0P6_NAND3X18_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOIDV_LRBR0P6_NAND3X18_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOIDV_LRBR0P6_NAND3X18_P10_A_R_Z_F_11 0.1
`define C12T28SOIDV_LRBR0P6_NAND3X18_P10_A_F_Z_R_11 0.1
`define C12T28SOIDV_LRBR0P6_NAND3X18_P10_B_R_Z_F_11 0.1
`define C12T28SOIDV_LRBR0P6_NAND3X18_P10_B_F_Z_R_11 0.1
`define C12T28SOIDV_LRBR0P6_NAND3X18_P10_C_R_Z_F_11 0.1
`define C12T28SOIDV_LRBR0P6_NAND3X18_P10_C_F_Z_R_11 0.1

module C12T28SOIDV_LRBR0P6_NAND3X18_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOIDV_LRBR0P6_NAND3X18_P10_A_F_Z_R_11,`C12T28SOIDV_LRBR0P6_NAND3X18_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOIDV_LRBR0P6_NAND3X18_P10_B_F_Z_R_11,`C12T28SOIDV_LRBR0P6_NAND3X18_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOIDV_LRBR0P6_NAND3X18_P10_C_F_Z_R_11,`C12T28SOIDV_LRBR0P6_NAND3X18_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOIDV_LRBR0P6_NAND3X18_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3X24_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3X24_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3X24_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X24_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X24_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X24_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X24_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X24_P10_C_F_Z_R_11 0.1

module C12T28SOI_LR_NAND3X24_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LR_NAND3X24_P10_A_F_Z_R_11,`C12T28SOI_LR_NAND3X24_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LR_NAND3X24_P10_B_F_Z_R_11,`C12T28SOI_LR_NAND3X24_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_NAND3X24_P10_C_F_Z_R_11,`C12T28SOI_LR_NAND3X24_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_NAND3X24_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRBR0P6_NAND3X24_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRBR0P6_NAND3X24_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRBR0P6_NAND3X24_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X24_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X24_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X24_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X24_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X24_P10_C_F_Z_R_11 0.1

module C12T28SOI_LRBR0P6_NAND3X24_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X24_P10_A_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X24_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X24_P10_B_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X24_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X24_P10_C_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X24_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LRBR0P6_NAND3X24_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3X35_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3X35_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3X35_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X35_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X35_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X35_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X35_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X35_P10_C_F_Z_R_11 0.1

module C12T28SOI_LR_NAND3X35_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LR_NAND3X35_P10_A_F_Z_R_11,`C12T28SOI_LR_NAND3X35_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LR_NAND3X35_P10_B_F_Z_R_11,`C12T28SOI_LR_NAND3X35_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_NAND3X35_P10_C_F_Z_R_11,`C12T28SOI_LR_NAND3X35_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_NAND3X35_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRBR0P6_NAND3X35_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRBR0P6_NAND3X35_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRBR0P6_NAND3X35_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X35_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X35_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X35_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X35_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X35_P10_C_F_Z_R_11 0.1

module C12T28SOI_LRBR0P6_NAND3X35_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X35_P10_A_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X35_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X35_P10_B_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X35_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X35_P10_C_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X35_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LRBR0P6_NAND3X35_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3X47_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3X47_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3X47_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X47_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X47_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X47_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X47_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X47_P10_C_F_Z_R_11 0.1

module C12T28SOI_LR_NAND3X47_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LR_NAND3X47_P10_A_F_Z_R_11,`C12T28SOI_LR_NAND3X47_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LR_NAND3X47_P10_B_F_Z_R_11,`C12T28SOI_LR_NAND3X47_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_NAND3X47_P10_C_F_Z_R_11,`C12T28SOI_LR_NAND3X47_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_NAND3X47_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRBR0P6_NAND3X47_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRBR0P6_NAND3X47_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRBR0P6_NAND3X47_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X47_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X47_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X47_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X47_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X47_P10_C_F_Z_R_11 0.1

module C12T28SOI_LRBR0P6_NAND3X47_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X47_P10_A_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X47_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X47_P10_B_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X47_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X47_P10_C_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X47_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LRBR0P6_NAND3X47_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND3X6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND3X6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND3X6_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X6_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X6_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X6_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LR_NAND3X6_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_NAND3X6_P10_C_F_Z_R_11 0.1

module C12T28SOI_LR_NAND3X6_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LR_NAND3X6_P10_A_F_Z_R_11,`C12T28SOI_LR_NAND3X6_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LR_NAND3X6_P10_B_F_Z_R_11,`C12T28SOI_LR_NAND3X6_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_NAND3X6_P10_C_F_Z_R_11,`C12T28SOI_LR_NAND3X6_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_NAND3X6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRBR0P6_NAND3X6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRBR0P6_NAND3X6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRBR0P6_NAND3X6_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X6_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X6_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X6_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X6_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LRBR0P6_NAND3X6_P10_C_F_Z_R_11 0.1

module C12T28SOI_LRBR0P6_NAND3X6_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	and    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X6_P10_A_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X6_P10_A_R_Z_F_11);
		if (A && C) (B -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X6_P10_B_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X6_P10_B_R_Z_F_11);
		if (A && B) (C -=> Z) = (`C12T28SOI_LRBR0P6_NAND3X6_P10_C_F_Z_R_11,`C12T28SOI_LRBR0P6_NAND3X6_P10_C_R_Z_F_11);


	endspecify

endmodule // C12T28SOI_LRBR0P6_NAND3X6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND4ABX12_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND4ABX12_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND4ABX12_P10_A_R_Z_R_011 0.1
`define C12T28SOI_LR_NAND4ABX12_P10_A_F_Z_F_011 0.1
`define C12T28SOI_LR_NAND4ABX12_P10_B_R_Z_R_011 0.1
`define C12T28SOI_LR_NAND4ABX12_P10_B_F_Z_F_011 0.1
`define C12T28SOI_LR_NAND4ABX12_P10_C_R_Z_F_001 0.1
`define C12T28SOI_LR_NAND4ABX12_P10_C_F_Z_R_001 0.1
`define C12T28SOI_LR_NAND4ABX12_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_NAND4ABX12_P10_D_F_Z_R_001 0.1

module C12T28SOI_LR_NAND4ABX12_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	not    U1 (INTERNAL2, A) ;
	not    U2 (INTERNAL3, B) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3, C, D) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A +=> Z) = (`C12T28SOI_LR_NAND4ABX12_P10_A_R_Z_R_011,`C12T28SOI_LR_NAND4ABX12_P10_A_F_Z_F_011);
		if (!A && C && D) (B +=> Z) = (`C12T28SOI_LR_NAND4ABX12_P10_B_R_Z_R_011,`C12T28SOI_LR_NAND4ABX12_P10_B_F_Z_F_011);
		if (!A && !B && D) (C -=> Z) = (`C12T28SOI_LR_NAND4ABX12_P10_C_F_Z_R_001,`C12T28SOI_LR_NAND4ABX12_P10_C_R_Z_F_001);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_NAND4ABX12_P10_D_F_Z_R_001,`C12T28SOI_LR_NAND4ABX12_P10_D_R_Z_F_001);


	endspecify

endmodule // C12T28SOI_LR_NAND4ABX12_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND4ABX18_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND4ABX18_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND4ABX18_P10_A_R_Z_R_011 0.1
`define C12T28SOI_LR_NAND4ABX18_P10_A_F_Z_F_011 0.1
`define C12T28SOI_LR_NAND4ABX18_P10_B_R_Z_R_011 0.1
`define C12T28SOI_LR_NAND4ABX18_P10_B_F_Z_F_011 0.1
`define C12T28SOI_LR_NAND4ABX18_P10_C_R_Z_F_001 0.1
`define C12T28SOI_LR_NAND4ABX18_P10_C_F_Z_R_001 0.1
`define C12T28SOI_LR_NAND4ABX18_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_NAND4ABX18_P10_D_F_Z_R_001 0.1

module C12T28SOI_LR_NAND4ABX18_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	not    U1 (INTERNAL2, A) ;
	not    U2 (INTERNAL3, B) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3, C, D) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A +=> Z) = (`C12T28SOI_LR_NAND4ABX18_P10_A_R_Z_R_011,`C12T28SOI_LR_NAND4ABX18_P10_A_F_Z_F_011);
		if (!A && C && D) (B +=> Z) = (`C12T28SOI_LR_NAND4ABX18_P10_B_R_Z_R_011,`C12T28SOI_LR_NAND4ABX18_P10_B_F_Z_F_011);
		if (!A && !B && D) (C -=> Z) = (`C12T28SOI_LR_NAND4ABX18_P10_C_F_Z_R_001,`C12T28SOI_LR_NAND4ABX18_P10_C_R_Z_F_001);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_NAND4ABX18_P10_D_F_Z_R_001,`C12T28SOI_LR_NAND4ABX18_P10_D_R_Z_F_001);


	endspecify

endmodule // C12T28SOI_LR_NAND4ABX18_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND4ABX24_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND4ABX24_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND4ABX24_P10_A_R_Z_R_011 0.1
`define C12T28SOI_LR_NAND4ABX24_P10_A_F_Z_F_011 0.1
`define C12T28SOI_LR_NAND4ABX24_P10_B_R_Z_R_011 0.1
`define C12T28SOI_LR_NAND4ABX24_P10_B_F_Z_F_011 0.1
`define C12T28SOI_LR_NAND4ABX24_P10_C_R_Z_F_001 0.1
`define C12T28SOI_LR_NAND4ABX24_P10_C_F_Z_R_001 0.1
`define C12T28SOI_LR_NAND4ABX24_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_NAND4ABX24_P10_D_F_Z_R_001 0.1

module C12T28SOI_LR_NAND4ABX24_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	not    U1 (INTERNAL2, A) ;
	not    U2 (INTERNAL3, B) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3, C, D) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A +=> Z) = (`C12T28SOI_LR_NAND4ABX24_P10_A_R_Z_R_011,`C12T28SOI_LR_NAND4ABX24_P10_A_F_Z_F_011);
		if (!A && C && D) (B +=> Z) = (`C12T28SOI_LR_NAND4ABX24_P10_B_R_Z_R_011,`C12T28SOI_LR_NAND4ABX24_P10_B_F_Z_F_011);
		if (!A && !B && D) (C -=> Z) = (`C12T28SOI_LR_NAND4ABX24_P10_C_F_Z_R_001,`C12T28SOI_LR_NAND4ABX24_P10_C_R_Z_F_001);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_NAND4ABX24_P10_D_F_Z_R_001,`C12T28SOI_LR_NAND4ABX24_P10_D_R_Z_F_001);


	endspecify

endmodule // C12T28SOI_LR_NAND4ABX24_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND4ABX6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND4ABX6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND4ABX6_P10_A_R_Z_R_011 0.1
`define C12T28SOI_LR_NAND4ABX6_P10_A_F_Z_F_011 0.1
`define C12T28SOI_LR_NAND4ABX6_P10_B_R_Z_R_011 0.1
`define C12T28SOI_LR_NAND4ABX6_P10_B_F_Z_F_011 0.1
`define C12T28SOI_LR_NAND4ABX6_P10_C_R_Z_F_001 0.1
`define C12T28SOI_LR_NAND4ABX6_P10_C_F_Z_R_001 0.1
`define C12T28SOI_LR_NAND4ABX6_P10_D_R_Z_F_001 0.1
`define C12T28SOI_LR_NAND4ABX6_P10_D_F_Z_R_001 0.1

module C12T28SOI_LR_NAND4ABX6_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	not    U1 (INTERNAL2, A) ;
	not    U2 (INTERNAL3, B) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3, C, D) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A +=> Z) = (`C12T28SOI_LR_NAND4ABX6_P10_A_R_Z_R_011,`C12T28SOI_LR_NAND4ABX6_P10_A_F_Z_F_011);
		if (!A && C && D) (B +=> Z) = (`C12T28SOI_LR_NAND4ABX6_P10_B_R_Z_R_011,`C12T28SOI_LR_NAND4ABX6_P10_B_F_Z_F_011);
		if (!A && !B && D) (C -=> Z) = (`C12T28SOI_LR_NAND4ABX6_P10_C_F_Z_R_001,`C12T28SOI_LR_NAND4ABX6_P10_C_R_Z_F_001);
		if (!A && !B && C) (D -=> Z) = (`C12T28SOI_LR_NAND4ABX6_P10_D_F_Z_R_001,`C12T28SOI_LR_NAND4ABX6_P10_D_R_Z_F_001);


	endspecify

endmodule // C12T28SOI_LR_NAND4ABX6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND4X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND4X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND4X17_P10_A_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X17_P10_A_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X17_P10_B_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X17_P10_B_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X17_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X17_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X17_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X17_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_NAND4X17_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL1, A, B, C, D) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C && D) (A -=> Z) = (`C12T28SOI_LR_NAND4X17_P10_A_F_Z_R_111,`C12T28SOI_LR_NAND4X17_P10_A_R_Z_F_111);
		if (A && C && D) (B -=> Z) = (`C12T28SOI_LR_NAND4X17_P10_B_F_Z_R_111,`C12T28SOI_LR_NAND4X17_P10_B_R_Z_F_111);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_NAND4X17_P10_C_F_Z_R_111,`C12T28SOI_LR_NAND4X17_P10_C_R_Z_F_111);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_NAND4X17_P10_D_F_Z_R_111,`C12T28SOI_LR_NAND4X17_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_NAND4X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND4X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND4X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND4X25_P10_A_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X25_P10_A_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X25_P10_B_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X25_P10_B_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X25_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X25_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X25_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X25_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_NAND4X25_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL1, A, B, C, D) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C && D) (A -=> Z) = (`C12T28SOI_LR_NAND4X25_P10_A_F_Z_R_111,`C12T28SOI_LR_NAND4X25_P10_A_R_Z_F_111);
		if (A && C && D) (B -=> Z) = (`C12T28SOI_LR_NAND4X25_P10_B_F_Z_R_111,`C12T28SOI_LR_NAND4X25_P10_B_R_Z_F_111);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_NAND4X25_P10_C_F_Z_R_111,`C12T28SOI_LR_NAND4X25_P10_C_R_Z_F_111);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_NAND4X25_P10_D_F_Z_R_111,`C12T28SOI_LR_NAND4X25_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_NAND4X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND4X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND4X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND4X33_P10_A_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X33_P10_A_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X33_P10_B_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X33_P10_B_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X33_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X33_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X33_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X33_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_NAND4X33_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL1, A, B, C, D) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C && D) (A -=> Z) = (`C12T28SOI_LR_NAND4X33_P10_A_F_Z_R_111,`C12T28SOI_LR_NAND4X33_P10_A_R_Z_F_111);
		if (A && C && D) (B -=> Z) = (`C12T28SOI_LR_NAND4X33_P10_B_F_Z_R_111,`C12T28SOI_LR_NAND4X33_P10_B_R_Z_F_111);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_NAND4X33_P10_C_F_Z_R_111,`C12T28SOI_LR_NAND4X33_P10_C_R_Z_F_111);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_NAND4X33_P10_D_F_Z_R_111,`C12T28SOI_LR_NAND4X33_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_NAND4X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NAND4X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NAND4X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NAND4X8_P10_A_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X8_P10_A_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X8_P10_B_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X8_P10_B_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X8_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X8_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_NAND4X8_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_NAND4X8_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_NAND4X8_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	and    U1 (INTERNAL1, A, B, C, D) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C && D) (A -=> Z) = (`C12T28SOI_LR_NAND4X8_P10_A_F_Z_R_111,`C12T28SOI_LR_NAND4X8_P10_A_R_Z_F_111);
		if (A && C && D) (B -=> Z) = (`C12T28SOI_LR_NAND4X8_P10_B_F_Z_R_111,`C12T28SOI_LR_NAND4X8_P10_B_R_Z_F_111);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_NAND4X8_P10_C_F_Z_R_111,`C12T28SOI_LR_NAND4X8_P10_C_R_Z_F_111);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_NAND4X8_P10_D_F_Z_R_111,`C12T28SOI_LR_NAND4X8_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_NAND4X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2AX13_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2AX13_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2AX13_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_NOR2AX13_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_NOR2AX13_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NOR2AX13_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NOR2AX13_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	and   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_NOR2AX13_P10_A_R_Z_R_0,`C12T28SOI_LR_NOR2AX13_P10_A_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NOR2AX13_P10_B_F_Z_R_1,`C12T28SOI_LR_NOR2AX13_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NOR2AX13_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2AX27_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2AX27_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2AX27_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_NOR2AX27_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_NOR2AX27_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NOR2AX27_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NOR2AX27_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	and   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_NOR2AX27_P10_A_R_Z_R_0,`C12T28SOI_LR_NOR2AX27_P10_A_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NOR2AX27_P10_B_F_Z_R_1,`C12T28SOI_LR_NOR2AX27_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NOR2AX27_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2AX3_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2AX3_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2AX3_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_NOR2AX3_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_NOR2AX3_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NOR2AX3_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NOR2AX3_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	and   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_NOR2AX3_P10_A_R_Z_R_0,`C12T28SOI_LR_NOR2AX3_P10_A_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NOR2AX3_P10_B_F_Z_R_1,`C12T28SOI_LR_NOR2AX3_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NOR2AX3_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2AX41_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2AX41_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2AX41_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_NOR2AX41_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_NOR2AX41_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NOR2AX41_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NOR2AX41_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	and   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_NOR2AX41_P10_A_R_Z_R_0,`C12T28SOI_LR_NOR2AX41_P10_A_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NOR2AX41_P10_B_F_Z_R_1,`C12T28SOI_LR_NOR2AX41_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NOR2AX41_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2AX55_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2AX55_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2AX55_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_NOR2AX55_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_NOR2AX55_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NOR2AX55_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NOR2AX55_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	and   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_NOR2AX55_P10_A_R_Z_R_0,`C12T28SOI_LR_NOR2AX55_P10_A_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NOR2AX55_P10_B_F_Z_R_1,`C12T28SOI_LR_NOR2AX55_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NOR2AX55_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2AX6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2AX6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2AX6_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_NOR2AX6_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_NOR2AX6_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NOR2AX6_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NOR2AX6_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	and   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_NOR2AX6_P10_A_R_Z_R_0,`C12T28SOI_LR_NOR2AX6_P10_A_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NOR2AX6_P10_B_F_Z_R_1,`C12T28SOI_LR_NOR2AX6_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NOR2AX6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2AX7_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2AX7_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2AX7_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_NOR2AX7_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_NOR2AX7_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_NOR2AX7_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_NOR2AX7_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	not    U1 (INTERNAL1, B) ;
	and   #1 U2 (Z, A, INTERNAL1) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_NOR2AX7_P10_A_R_Z_R_0,`C12T28SOI_LR_NOR2AX7_P10_A_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_NOR2AX7_P10_B_F_Z_R_1,`C12T28SOI_LR_NOR2AX7_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_NOR2AX7_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2X14_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2X14_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2X14_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X14_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_NOR2X14_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X14_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NOR2X14_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LR_NOR2X14_P10_A_F_Z_R_0,`C12T28SOI_LR_NOR2X14_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NOR2X14_P10_B_F_Z_R_0,`C12T28SOI_LR_NOR2X14_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NOR2X14_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2X21_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2X21_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2X21_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X21_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_NOR2X21_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X21_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NOR2X21_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LR_NOR2X21_P10_A_F_Z_R_0,`C12T28SOI_LR_NOR2X21_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NOR2X21_P10_B_F_Z_R_0,`C12T28SOI_LR_NOR2X21_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NOR2X21_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2X27_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2X27_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2X27_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X27_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_NOR2X27_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X27_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NOR2X27_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LR_NOR2X27_P10_A_F_Z_R_0,`C12T28SOI_LR_NOR2X27_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NOR2X27_P10_B_F_Z_R_0,`C12T28SOI_LR_NOR2X27_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NOR2X27_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRS_NOR2X34_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRS_NOR2X34_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRS_NOR2X34_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LRS_NOR2X34_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LRS_NOR2X34_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LRS_NOR2X34_P10_B_F_Z_R_0 0.1

module C12T28SOI_LRS_NOR2X34_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LRS_NOR2X34_P10_A_F_Z_R_0,`C12T28SOI_LRS_NOR2X34_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LRS_NOR2X34_P10_B_F_Z_R_0,`C12T28SOI_LRS_NOR2X34_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LRS_NOR2X34_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2X3_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2X3_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2X3_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X3_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_NOR2X3_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X3_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NOR2X3_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LR_NOR2X3_P10_A_F_Z_R_0,`C12T28SOI_LR_NOR2X3_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NOR2X3_P10_B_F_Z_R_0,`C12T28SOI_LR_NOR2X3_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NOR2X3_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2X40_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2X40_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2X40_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X40_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_NOR2X40_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X40_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NOR2X40_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LR_NOR2X40_P10_A_F_Z_R_0,`C12T28SOI_LR_NOR2X40_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NOR2X40_P10_B_F_Z_R_0,`C12T28SOI_LR_NOR2X40_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NOR2X40_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRS_NOR2X41_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRS_NOR2X41_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRS_NOR2X41_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LRS_NOR2X41_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LRS_NOR2X41_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LRS_NOR2X41_P10_B_F_Z_R_0 0.1

module C12T28SOI_LRS_NOR2X41_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LRS_NOR2X41_P10_A_F_Z_R_0,`C12T28SOI_LRS_NOR2X41_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LRS_NOR2X41_P10_B_F_Z_R_0,`C12T28SOI_LRS_NOR2X41_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LRS_NOR2X41_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2X49_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2X49_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2X49_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X49_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_NOR2X49_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X49_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NOR2X49_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LR_NOR2X49_P10_A_F_Z_R_0,`C12T28SOI_LR_NOR2X49_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NOR2X49_P10_B_F_Z_R_0,`C12T28SOI_LR_NOR2X49_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NOR2X49_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2X53_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2X53_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2X53_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X53_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_NOR2X53_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X53_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NOR2X53_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LR_NOR2X53_P10_A_F_Z_R_0,`C12T28SOI_LR_NOR2X53_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NOR2X53_P10_B_F_Z_R_0,`C12T28SOI_LR_NOR2X53_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NOR2X53_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRS_NOR2X55_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRS_NOR2X55_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRS_NOR2X55_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LRS_NOR2X55_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LRS_NOR2X55_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LRS_NOR2X55_P10_B_F_Z_R_0 0.1

module C12T28SOI_LRS_NOR2X55_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LRS_NOR2X55_P10_A_F_Z_R_0,`C12T28SOI_LRS_NOR2X55_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LRS_NOR2X55_P10_B_F_Z_R_0,`C12T28SOI_LRS_NOR2X55_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LRS_NOR2X55_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2X57_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2X57_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2X57_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X57_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_NOR2X57_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X57_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NOR2X57_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LR_NOR2X57_P10_A_F_Z_R_0,`C12T28SOI_LR_NOR2X57_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NOR2X57_P10_B_F_Z_R_0,`C12T28SOI_LR_NOR2X57_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NOR2X57_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2X65_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2X65_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2X65_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X65_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_NOR2X65_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X65_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NOR2X65_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LR_NOR2X65_P10_A_F_Z_R_0,`C12T28SOI_LR_NOR2X65_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NOR2X65_P10_B_F_Z_R_0,`C12T28SOI_LR_NOR2X65_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NOR2X65_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2X7_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2X7_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2X7_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X7_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_NOR2X7_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X7_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NOR2X7_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LR_NOR2X7_P10_A_F_Z_R_0,`C12T28SOI_LR_NOR2X7_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NOR2X7_P10_B_F_Z_R_0,`C12T28SOI_LR_NOR2X7_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NOR2X7_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR2X84_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR2X84_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR2X84_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X84_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_NOR2X84_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_NOR2X84_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_NOR2X84_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B) (A -=> Z) = (`C12T28SOI_LR_NOR2X84_P10_A_F_Z_R_0,`C12T28SOI_LR_NOR2X84_P10_A_R_Z_F_0);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_NOR2X84_P10_B_F_Z_R_0,`C12T28SOI_LR_NOR2X84_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_NOR2X84_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR3AX13_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR3AX13_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR3AX13_P10_A_R_Z_R_00 0.1
`define C12T28SOI_LR_NOR3AX13_P10_A_F_Z_F_00 0.1
`define C12T28SOI_LR_NOR3AX13_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_NOR3AX13_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_NOR3AX13_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_NOR3AX13_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_NOR3AX13_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	or    U2 (INTERNAL1, INTERNAL2, B, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && !C) (A +=> Z) = (`C12T28SOI_LR_NOR3AX13_P10_A_R_Z_R_00,`C12T28SOI_LR_NOR3AX13_P10_A_F_Z_F_00);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_NOR3AX13_P10_B_F_Z_R_10,`C12T28SOI_LR_NOR3AX13_P10_B_R_Z_F_10);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_NOR3AX13_P10_C_F_Z_R_10,`C12T28SOI_LR_NOR3AX13_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_NOR3AX13_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR3AX19_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR3AX19_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR3AX19_P10_A_R_Z_R_00 0.1
`define C12T28SOI_LR_NOR3AX19_P10_A_F_Z_F_00 0.1
`define C12T28SOI_LR_NOR3AX19_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_NOR3AX19_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_NOR3AX19_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_NOR3AX19_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_NOR3AX19_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	or    U2 (INTERNAL1, INTERNAL2, B, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && !C) (A +=> Z) = (`C12T28SOI_LR_NOR3AX19_P10_A_R_Z_R_00,`C12T28SOI_LR_NOR3AX19_P10_A_F_Z_F_00);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_NOR3AX19_P10_B_F_Z_R_10,`C12T28SOI_LR_NOR3AX19_P10_B_R_Z_F_10);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_NOR3AX19_P10_C_F_Z_R_10,`C12T28SOI_LR_NOR3AX19_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_NOR3AX19_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR3AX25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR3AX25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR3AX25_P10_A_R_Z_R_00 0.1
`define C12T28SOI_LR_NOR3AX25_P10_A_F_Z_F_00 0.1
`define C12T28SOI_LR_NOR3AX25_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_NOR3AX25_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_NOR3AX25_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_NOR3AX25_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_NOR3AX25_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	or    U2 (INTERNAL1, INTERNAL2, B, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && !C) (A +=> Z) = (`C12T28SOI_LR_NOR3AX25_P10_A_R_Z_R_00,`C12T28SOI_LR_NOR3AX25_P10_A_F_Z_F_00);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_NOR3AX25_P10_B_F_Z_R_10,`C12T28SOI_LR_NOR3AX25_P10_B_R_Z_F_10);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_NOR3AX25_P10_C_F_Z_R_10,`C12T28SOI_LR_NOR3AX25_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_NOR3AX25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR3AX6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR3AX6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR3AX6_P10_A_R_Z_R_00 0.1
`define C12T28SOI_LR_NOR3AX6_P10_A_F_Z_F_00 0.1
`define C12T28SOI_LR_NOR3AX6_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_NOR3AX6_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_NOR3AX6_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_NOR3AX6_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_NOR3AX6_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	not    U1 (INTERNAL2, A) ;
	or    U2 (INTERNAL1, INTERNAL2, B, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && !C) (A +=> Z) = (`C12T28SOI_LR_NOR3AX6_P10_A_R_Z_R_00,`C12T28SOI_LR_NOR3AX6_P10_A_F_Z_F_00);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_NOR3AX6_P10_B_F_Z_R_10,`C12T28SOI_LR_NOR3AX6_P10_B_R_Z_F_10);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_NOR3AX6_P10_C_F_Z_R_10,`C12T28SOI_LR_NOR3AX6_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_NOR3AX6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR3X13_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR3X13_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR3X13_P10_A_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X13_P10_A_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X13_P10_B_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X13_P10_B_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X13_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X13_P10_C_F_Z_R_00 0.1

module C12T28SOI_LR_NOR3X13_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B && !C) (A -=> Z) = (`C12T28SOI_LR_NOR3X13_P10_A_F_Z_R_00,`C12T28SOI_LR_NOR3X13_P10_A_R_Z_F_00);
		if (!A && !C) (B -=> Z) = (`C12T28SOI_LR_NOR3X13_P10_B_F_Z_R_00,`C12T28SOI_LR_NOR3X13_P10_B_R_Z_F_00);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_NOR3X13_P10_C_F_Z_R_00,`C12T28SOI_LR_NOR3X13_P10_C_R_Z_F_00);


	endspecify

endmodule // C12T28SOI_LR_NOR3X13_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR3X19_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR3X19_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR3X19_P10_A_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X19_P10_A_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X19_P10_B_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X19_P10_B_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X19_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X19_P10_C_F_Z_R_00 0.1

module C12T28SOI_LR_NOR3X19_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B && !C) (A -=> Z) = (`C12T28SOI_LR_NOR3X19_P10_A_F_Z_R_00,`C12T28SOI_LR_NOR3X19_P10_A_R_Z_F_00);
		if (!A && !C) (B -=> Z) = (`C12T28SOI_LR_NOR3X19_P10_B_F_Z_R_00,`C12T28SOI_LR_NOR3X19_P10_B_R_Z_F_00);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_NOR3X19_P10_C_F_Z_R_00,`C12T28SOI_LR_NOR3X19_P10_C_R_Z_F_00);


	endspecify

endmodule // C12T28SOI_LR_NOR3X19_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR3X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR3X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR3X25_P10_A_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X25_P10_A_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X25_P10_B_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X25_P10_B_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X25_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X25_P10_C_F_Z_R_00 0.1

module C12T28SOI_LR_NOR3X25_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B && !C) (A -=> Z) = (`C12T28SOI_LR_NOR3X25_P10_A_F_Z_R_00,`C12T28SOI_LR_NOR3X25_P10_A_R_Z_F_00);
		if (!A && !C) (B -=> Z) = (`C12T28SOI_LR_NOR3X25_P10_B_F_Z_R_00,`C12T28SOI_LR_NOR3X25_P10_B_R_Z_F_00);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_NOR3X25_P10_C_F_Z_R_00,`C12T28SOI_LR_NOR3X25_P10_C_R_Z_F_00);


	endspecify

endmodule // C12T28SOI_LR_NOR3X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR3X37_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR3X37_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR3X37_P10_A_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X37_P10_A_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X37_P10_B_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X37_P10_B_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X37_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X37_P10_C_F_Z_R_00 0.1

module C12T28SOI_LR_NOR3X37_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B && !C) (A -=> Z) = (`C12T28SOI_LR_NOR3X37_P10_A_F_Z_R_00,`C12T28SOI_LR_NOR3X37_P10_A_R_Z_F_00);
		if (!A && !C) (B -=> Z) = (`C12T28SOI_LR_NOR3X37_P10_B_F_Z_R_00,`C12T28SOI_LR_NOR3X37_P10_B_R_Z_F_00);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_NOR3X37_P10_C_F_Z_R_00,`C12T28SOI_LR_NOR3X37_P10_C_R_Z_F_00);


	endspecify

endmodule // C12T28SOI_LR_NOR3X37_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR3X49_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR3X49_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR3X49_P10_A_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X49_P10_A_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X49_P10_B_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X49_P10_B_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X49_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X49_P10_C_F_Z_R_00 0.1

module C12T28SOI_LR_NOR3X49_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B && !C) (A -=> Z) = (`C12T28SOI_LR_NOR3X49_P10_A_F_Z_R_00,`C12T28SOI_LR_NOR3X49_P10_A_R_Z_F_00);
		if (!A && !C) (B -=> Z) = (`C12T28SOI_LR_NOR3X49_P10_B_F_Z_R_00,`C12T28SOI_LR_NOR3X49_P10_B_R_Z_F_00);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_NOR3X49_P10_C_F_Z_R_00,`C12T28SOI_LR_NOR3X49_P10_C_R_Z_F_00);


	endspecify

endmodule // C12T28SOI_LR_NOR3X49_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR3X6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR3X6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR3X6_P10_A_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X6_P10_A_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X6_P10_B_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X6_P10_B_F_Z_R_00 0.1
`define C12T28SOI_LR_NOR3X6_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_NOR3X6_P10_C_F_Z_R_00 0.1

module C12T28SOI_LR_NOR3X6_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B && !C) (A -=> Z) = (`C12T28SOI_LR_NOR3X6_P10_A_F_Z_R_00,`C12T28SOI_LR_NOR3X6_P10_A_R_Z_F_00);
		if (!A && !C) (B -=> Z) = (`C12T28SOI_LR_NOR3X6_P10_B_F_Z_R_00,`C12T28SOI_LR_NOR3X6_P10_B_R_Z_F_00);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_NOR3X6_P10_C_F_Z_R_00,`C12T28SOI_LR_NOR3X6_P10_C_R_Z_F_00);


	endspecify

endmodule // C12T28SOI_LR_NOR3X6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR4ABX13_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR4ABX13_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR4ABX13_P10_A_R_Z_R_100 0.1
`define C12T28SOI_LR_NOR4ABX13_P10_A_F_Z_F_100 0.1
`define C12T28SOI_LR_NOR4ABX13_P10_B_R_Z_R_100 0.1
`define C12T28SOI_LR_NOR4ABX13_P10_B_F_Z_F_100 0.1
`define C12T28SOI_LR_NOR4ABX13_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_NOR4ABX13_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_NOR4ABX13_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_NOR4ABX13_P10_D_F_Z_R_110 0.1

module C12T28SOI_LR_NOR4ABX13_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	not    U1 (INTERNAL1, C) ;
	not    U2 (INTERNAL2, D) ;
	and   #1 U3 (Z, A, B, INTERNAL1, INTERNAL2) ;



	specify

		if (B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_NOR4ABX13_P10_A_R_Z_R_100,`C12T28SOI_LR_NOR4ABX13_P10_A_F_Z_F_100);
		if (A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_NOR4ABX13_P10_B_R_Z_R_100,`C12T28SOI_LR_NOR4ABX13_P10_B_F_Z_F_100);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_NOR4ABX13_P10_C_F_Z_R_110,`C12T28SOI_LR_NOR4ABX13_P10_C_R_Z_F_110);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_NOR4ABX13_P10_D_F_Z_R_110,`C12T28SOI_LR_NOR4ABX13_P10_D_R_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_NOR4ABX13_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR4ABX19_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR4ABX19_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR4ABX19_P10_A_R_Z_R_100 0.1
`define C12T28SOI_LR_NOR4ABX19_P10_A_F_Z_F_100 0.1
`define C12T28SOI_LR_NOR4ABX19_P10_B_R_Z_R_100 0.1
`define C12T28SOI_LR_NOR4ABX19_P10_B_F_Z_F_100 0.1
`define C12T28SOI_LR_NOR4ABX19_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_NOR4ABX19_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_NOR4ABX19_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_NOR4ABX19_P10_D_F_Z_R_110 0.1

module C12T28SOI_LR_NOR4ABX19_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	not    U1 (INTERNAL1, C) ;
	not    U2 (INTERNAL2, D) ;
	and   #1 U3 (Z, A, B, INTERNAL1, INTERNAL2) ;



	specify

		if (B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_NOR4ABX19_P10_A_R_Z_R_100,`C12T28SOI_LR_NOR4ABX19_P10_A_F_Z_F_100);
		if (A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_NOR4ABX19_P10_B_R_Z_R_100,`C12T28SOI_LR_NOR4ABX19_P10_B_F_Z_F_100);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_NOR4ABX19_P10_C_F_Z_R_110,`C12T28SOI_LR_NOR4ABX19_P10_C_R_Z_F_110);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_NOR4ABX19_P10_D_F_Z_R_110,`C12T28SOI_LR_NOR4ABX19_P10_D_R_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_NOR4ABX19_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR4ABX25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR4ABX25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR4ABX25_P10_A_R_Z_R_100 0.1
`define C12T28SOI_LR_NOR4ABX25_P10_A_F_Z_F_100 0.1
`define C12T28SOI_LR_NOR4ABX25_P10_B_R_Z_R_100 0.1
`define C12T28SOI_LR_NOR4ABX25_P10_B_F_Z_F_100 0.1
`define C12T28SOI_LR_NOR4ABX25_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_NOR4ABX25_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_NOR4ABX25_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_NOR4ABX25_P10_D_F_Z_R_110 0.1

module C12T28SOI_LR_NOR4ABX25_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	not    U1 (INTERNAL1, C) ;
	not    U2 (INTERNAL2, D) ;
	and   #1 U3 (Z, A, B, INTERNAL1, INTERNAL2) ;



	specify

		if (B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_NOR4ABX25_P10_A_R_Z_R_100,`C12T28SOI_LR_NOR4ABX25_P10_A_F_Z_F_100);
		if (A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_NOR4ABX25_P10_B_R_Z_R_100,`C12T28SOI_LR_NOR4ABX25_P10_B_F_Z_F_100);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_NOR4ABX25_P10_C_F_Z_R_110,`C12T28SOI_LR_NOR4ABX25_P10_C_R_Z_F_110);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_NOR4ABX25_P10_D_F_Z_R_110,`C12T28SOI_LR_NOR4ABX25_P10_D_R_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_NOR4ABX25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR4ABX6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR4ABX6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR4ABX6_P10_A_R_Z_R_100 0.1
`define C12T28SOI_LR_NOR4ABX6_P10_A_F_Z_F_100 0.1
`define C12T28SOI_LR_NOR4ABX6_P10_B_R_Z_R_100 0.1
`define C12T28SOI_LR_NOR4ABX6_P10_B_F_Z_F_100 0.1
`define C12T28SOI_LR_NOR4ABX6_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_NOR4ABX6_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_NOR4ABX6_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_NOR4ABX6_P10_D_F_Z_R_110 0.1

module C12T28SOI_LR_NOR4ABX6_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	not    U1 (INTERNAL1, C) ;
	not    U2 (INTERNAL2, D) ;
	and   #1 U3 (Z, A, B, INTERNAL1, INTERNAL2) ;



	specify

		if (B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_NOR4ABX6_P10_A_R_Z_R_100,`C12T28SOI_LR_NOR4ABX6_P10_A_F_Z_F_100);
		if (A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_NOR4ABX6_P10_B_R_Z_R_100,`C12T28SOI_LR_NOR4ABX6_P10_B_F_Z_F_100);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_NOR4ABX6_P10_C_F_Z_R_110,`C12T28SOI_LR_NOR4ABX6_P10_C_R_Z_F_110);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_NOR4ABX6_P10_D_F_Z_R_110,`C12T28SOI_LR_NOR4ABX6_P10_D_R_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_NOR4ABX6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR4X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR4X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR4X17_P10_A_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X17_P10_A_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X17_P10_B_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X17_P10_B_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X17_P10_C_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X17_P10_C_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X17_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X17_P10_D_F_Z_R_000 0.1

module C12T28SOI_LR_NOR4X17_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL1, A, B, C, D) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_NOR4X17_P10_A_F_Z_R_000,`C12T28SOI_LR_NOR4X17_P10_A_R_Z_F_000);
		if (!A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_NOR4X17_P10_B_F_Z_R_000,`C12T28SOI_LR_NOR4X17_P10_B_R_Z_F_000);
		if (!A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_NOR4X17_P10_C_F_Z_R_000,`C12T28SOI_LR_NOR4X17_P10_C_R_Z_F_000);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_NOR4X17_P10_D_F_Z_R_000,`C12T28SOI_LR_NOR4X17_P10_D_R_Z_F_000);


	endspecify

endmodule // C12T28SOI_LR_NOR4X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR4X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR4X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR4X25_P10_A_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X25_P10_A_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X25_P10_B_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X25_P10_B_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X25_P10_C_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X25_P10_C_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X25_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X25_P10_D_F_Z_R_000 0.1

module C12T28SOI_LR_NOR4X25_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL1, A, B, C, D) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_NOR4X25_P10_A_F_Z_R_000,`C12T28SOI_LR_NOR4X25_P10_A_R_Z_F_000);
		if (!A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_NOR4X25_P10_B_F_Z_R_000,`C12T28SOI_LR_NOR4X25_P10_B_R_Z_F_000);
		if (!A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_NOR4X25_P10_C_F_Z_R_000,`C12T28SOI_LR_NOR4X25_P10_C_R_Z_F_000);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_NOR4X25_P10_D_F_Z_R_000,`C12T28SOI_LR_NOR4X25_P10_D_R_Z_F_000);


	endspecify

endmodule // C12T28SOI_LR_NOR4X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR4X32_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR4X32_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR4X32_P10_A_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X32_P10_A_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X32_P10_B_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X32_P10_B_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X32_P10_C_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X32_P10_C_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X32_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X32_P10_D_F_Z_R_000 0.1

module C12T28SOI_LR_NOR4X32_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL1, A, B, C, D) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_NOR4X32_P10_A_F_Z_R_000,`C12T28SOI_LR_NOR4X32_P10_A_R_Z_F_000);
		if (!A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_NOR4X32_P10_B_F_Z_R_000,`C12T28SOI_LR_NOR4X32_P10_B_R_Z_F_000);
		if (!A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_NOR4X32_P10_C_F_Z_R_000,`C12T28SOI_LR_NOR4X32_P10_C_R_Z_F_000);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_NOR4X32_P10_D_F_Z_R_000,`C12T28SOI_LR_NOR4X32_P10_D_R_Z_F_000);


	endspecify

endmodule // C12T28SOI_LR_NOR4X32_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_NOR4X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_NOR4X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_NOR4X8_P10_A_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X8_P10_A_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X8_P10_B_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X8_P10_B_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X8_P10_C_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X8_P10_C_F_Z_R_000 0.1
`define C12T28SOI_LR_NOR4X8_P10_D_R_Z_F_000 0.1
`define C12T28SOI_LR_NOR4X8_P10_D_F_Z_R_000 0.1

module C12T28SOI_LR_NOR4X8_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL1, A, B, C, D) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (!B && !C && !D) (A -=> Z) = (`C12T28SOI_LR_NOR4X8_P10_A_F_Z_R_000,`C12T28SOI_LR_NOR4X8_P10_A_R_Z_F_000);
		if (!A && !C && !D) (B -=> Z) = (`C12T28SOI_LR_NOR4X8_P10_B_F_Z_R_000,`C12T28SOI_LR_NOR4X8_P10_B_R_Z_F_000);
		if (!A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_NOR4X8_P10_C_F_Z_R_000,`C12T28SOI_LR_NOR4X8_P10_C_R_Z_F_000);
		if (!A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_NOR4X8_P10_D_F_Z_R_000,`C12T28SOI_LR_NOR4X8_P10_D_R_Z_F_000);


	endspecify

endmodule // C12T28SOI_LR_NOR4X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA112X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA112X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA112X17_P10_A_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X17_P10_A_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X17_P10_B_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X17_P10_B_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X17_P10_C_R_Z_R_101 0.1
`define C12T28SOI_LR_OA112X17_P10_C_F_Z_F_101 0.1
`define C12T28SOI_LR_OA112X17_P10_C_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X17_P10_C_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X17_P10_C_R_Z_R_111 0.1
`define C12T28SOI_LR_OA112X17_P10_C_F_Z_F_111 0.1
`define C12T28SOI_LR_OA112X17_P10_D_R_Z_R_101 0.1
`define C12T28SOI_LR_OA112X17_P10_D_F_Z_F_101 0.1
`define C12T28SOI_LR_OA112X17_P10_D_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X17_P10_D_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X17_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_OA112X17_P10_D_F_Z_F_111 0.1

module C12T28SOI_LR_OA112X17_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL1, A, B) ;
	and   #1 U2 (Z, INTERNAL1, C, D) ;



	specify

		if (!B && C && D) (A +=> Z) = (`C12T28SOI_LR_OA112X17_P10_A_R_Z_R_011,`C12T28SOI_LR_OA112X17_P10_A_F_Z_F_011);
		if (!A && C && D) (B +=> Z) = (`C12T28SOI_LR_OA112X17_P10_B_R_Z_R_011,`C12T28SOI_LR_OA112X17_P10_B_F_Z_F_011);
		if (A && !B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X17_P10_C_R_Z_R_101,`C12T28SOI_LR_OA112X17_P10_C_F_Z_F_101);
		if (!A && B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X17_P10_C_R_Z_R_011,`C12T28SOI_LR_OA112X17_P10_C_F_Z_F_011);
		if (A && B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X17_P10_C_R_Z_R_111,`C12T28SOI_LR_OA112X17_P10_C_F_Z_F_111);
		if (A && !B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X17_P10_D_R_Z_R_101,`C12T28SOI_LR_OA112X17_P10_D_F_Z_F_101);
		if (!A && B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X17_P10_D_R_Z_R_011,`C12T28SOI_LR_OA112X17_P10_D_F_Z_F_011);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X17_P10_D_R_Z_R_111,`C12T28SOI_LR_OA112X17_P10_D_F_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OA112X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA112X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA112X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA112X25_P10_A_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X25_P10_A_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X25_P10_B_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X25_P10_B_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X25_P10_C_R_Z_R_101 0.1
`define C12T28SOI_LR_OA112X25_P10_C_F_Z_F_101 0.1
`define C12T28SOI_LR_OA112X25_P10_C_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X25_P10_C_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X25_P10_C_R_Z_R_111 0.1
`define C12T28SOI_LR_OA112X25_P10_C_F_Z_F_111 0.1
`define C12T28SOI_LR_OA112X25_P10_D_R_Z_R_101 0.1
`define C12T28SOI_LR_OA112X25_P10_D_F_Z_F_101 0.1
`define C12T28SOI_LR_OA112X25_P10_D_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X25_P10_D_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X25_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_OA112X25_P10_D_F_Z_F_111 0.1

module C12T28SOI_LR_OA112X25_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL1, A, B) ;
	and   #1 U2 (Z, INTERNAL1, C, D) ;



	specify

		if (!B && C && D) (A +=> Z) = (`C12T28SOI_LR_OA112X25_P10_A_R_Z_R_011,`C12T28SOI_LR_OA112X25_P10_A_F_Z_F_011);
		if (!A && C && D) (B +=> Z) = (`C12T28SOI_LR_OA112X25_P10_B_R_Z_R_011,`C12T28SOI_LR_OA112X25_P10_B_F_Z_F_011);
		if (A && !B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X25_P10_C_R_Z_R_101,`C12T28SOI_LR_OA112X25_P10_C_F_Z_F_101);
		if (!A && B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X25_P10_C_R_Z_R_011,`C12T28SOI_LR_OA112X25_P10_C_F_Z_F_011);
		if (A && B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X25_P10_C_R_Z_R_111,`C12T28SOI_LR_OA112X25_P10_C_F_Z_F_111);
		if (A && !B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X25_P10_D_R_Z_R_101,`C12T28SOI_LR_OA112X25_P10_D_F_Z_F_101);
		if (!A && B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X25_P10_D_R_Z_R_011,`C12T28SOI_LR_OA112X25_P10_D_F_Z_F_011);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X25_P10_D_R_Z_R_111,`C12T28SOI_LR_OA112X25_P10_D_F_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OA112X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA112X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA112X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA112X33_P10_A_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X33_P10_A_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X33_P10_B_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X33_P10_B_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X33_P10_C_R_Z_R_101 0.1
`define C12T28SOI_LR_OA112X33_P10_C_F_Z_F_101 0.1
`define C12T28SOI_LR_OA112X33_P10_C_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X33_P10_C_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X33_P10_C_R_Z_R_111 0.1
`define C12T28SOI_LR_OA112X33_P10_C_F_Z_F_111 0.1
`define C12T28SOI_LR_OA112X33_P10_D_R_Z_R_101 0.1
`define C12T28SOI_LR_OA112X33_P10_D_F_Z_F_101 0.1
`define C12T28SOI_LR_OA112X33_P10_D_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X33_P10_D_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X33_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_OA112X33_P10_D_F_Z_F_111 0.1

module C12T28SOI_LR_OA112X33_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL1, A, B) ;
	and   #1 U2 (Z, INTERNAL1, C, D) ;



	specify

		if (!B && C && D) (A +=> Z) = (`C12T28SOI_LR_OA112X33_P10_A_R_Z_R_011,`C12T28SOI_LR_OA112X33_P10_A_F_Z_F_011);
		if (!A && C && D) (B +=> Z) = (`C12T28SOI_LR_OA112X33_P10_B_R_Z_R_011,`C12T28SOI_LR_OA112X33_P10_B_F_Z_F_011);
		if (A && !B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X33_P10_C_R_Z_R_101,`C12T28SOI_LR_OA112X33_P10_C_F_Z_F_101);
		if (!A && B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X33_P10_C_R_Z_R_011,`C12T28SOI_LR_OA112X33_P10_C_F_Z_F_011);
		if (A && B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X33_P10_C_R_Z_R_111,`C12T28SOI_LR_OA112X33_P10_C_F_Z_F_111);
		if (A && !B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X33_P10_D_R_Z_R_101,`C12T28SOI_LR_OA112X33_P10_D_F_Z_F_101);
		if (!A && B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X33_P10_D_R_Z_R_011,`C12T28SOI_LR_OA112X33_P10_D_F_Z_F_011);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X33_P10_D_R_Z_R_111,`C12T28SOI_LR_OA112X33_P10_D_F_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OA112X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA112X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA112X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA112X8_P10_A_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X8_P10_A_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X8_P10_B_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X8_P10_B_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X8_P10_C_R_Z_R_101 0.1
`define C12T28SOI_LR_OA112X8_P10_C_F_Z_F_101 0.1
`define C12T28SOI_LR_OA112X8_P10_C_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X8_P10_C_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X8_P10_C_R_Z_R_111 0.1
`define C12T28SOI_LR_OA112X8_P10_C_F_Z_F_111 0.1
`define C12T28SOI_LR_OA112X8_P10_D_R_Z_R_101 0.1
`define C12T28SOI_LR_OA112X8_P10_D_F_Z_F_101 0.1
`define C12T28SOI_LR_OA112X8_P10_D_R_Z_R_011 0.1
`define C12T28SOI_LR_OA112X8_P10_D_F_Z_F_011 0.1
`define C12T28SOI_LR_OA112X8_P10_D_R_Z_R_111 0.1
`define C12T28SOI_LR_OA112X8_P10_D_F_Z_F_111 0.1

module C12T28SOI_LR_OA112X8_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL1, A, B) ;
	and   #1 U2 (Z, INTERNAL1, C, D) ;



	specify

		if (!B && C && D) (A +=> Z) = (`C12T28SOI_LR_OA112X8_P10_A_R_Z_R_011,`C12T28SOI_LR_OA112X8_P10_A_F_Z_F_011);
		if (!A && C && D) (B +=> Z) = (`C12T28SOI_LR_OA112X8_P10_B_R_Z_R_011,`C12T28SOI_LR_OA112X8_P10_B_F_Z_F_011);
		if (A && !B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X8_P10_C_R_Z_R_101,`C12T28SOI_LR_OA112X8_P10_C_F_Z_F_101);
		if (!A && B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X8_P10_C_R_Z_R_011,`C12T28SOI_LR_OA112X8_P10_C_F_Z_F_011);
		if (A && B && D) (C +=> Z) = (`C12T28SOI_LR_OA112X8_P10_C_R_Z_R_111,`C12T28SOI_LR_OA112X8_P10_C_F_Z_F_111);
		if (A && !B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X8_P10_D_R_Z_R_101,`C12T28SOI_LR_OA112X8_P10_D_F_Z_F_101);
		if (!A && B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X8_P10_D_R_Z_R_011,`C12T28SOI_LR_OA112X8_P10_D_F_Z_F_011);
		if (A && B && C) (D +=> Z) = (`C12T28SOI_LR_OA112X8_P10_D_R_Z_R_111,`C12T28SOI_LR_OA112X8_P10_D_F_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OA112X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA12X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA12X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA12X17_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_OA12X17_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_OA12X17_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_OA12X17_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_OA12X17_P10_C_R_Z_R_01 0.1
`define C12T28SOI_LR_OA12X17_P10_C_F_Z_F_01 0.1
`define C12T28SOI_LR_OA12X17_P10_C_R_Z_R_11 0.1
`define C12T28SOI_LR_OA12X17_P10_C_F_Z_F_11 0.1
`define C12T28SOI_LR_OA12X17_P10_C_R_Z_R_10 0.1
`define C12T28SOI_LR_OA12X17_P10_C_F_Z_F_10 0.1

module C12T28SOI_LR_OA12X17_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL1, A, B) ;
	and   #1 U2 (Z, INTERNAL1, C) ;



	specify

		if (!B && C) (A +=> Z) = (`C12T28SOI_LR_OA12X17_P10_A_R_Z_R_01,`C12T28SOI_LR_OA12X17_P10_A_F_Z_F_01);
		if (!A && C) (B +=> Z) = (`C12T28SOI_LR_OA12X17_P10_B_R_Z_R_01,`C12T28SOI_LR_OA12X17_P10_B_F_Z_F_01);
		if (!A && B) (C +=> Z) = (`C12T28SOI_LR_OA12X17_P10_C_R_Z_R_01,`C12T28SOI_LR_OA12X17_P10_C_F_Z_F_01);
		if (A && B) (C +=> Z) = (`C12T28SOI_LR_OA12X17_P10_C_R_Z_R_11,`C12T28SOI_LR_OA12X17_P10_C_F_Z_F_11);
		if (A && !B) (C +=> Z) = (`C12T28SOI_LR_OA12X17_P10_C_R_Z_R_10,`C12T28SOI_LR_OA12X17_P10_C_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OA12X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA12X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA12X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA12X33_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_OA12X33_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_OA12X33_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_OA12X33_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_OA12X33_P10_C_R_Z_R_01 0.1
`define C12T28SOI_LR_OA12X33_P10_C_F_Z_F_01 0.1
`define C12T28SOI_LR_OA12X33_P10_C_R_Z_R_11 0.1
`define C12T28SOI_LR_OA12X33_P10_C_F_Z_F_11 0.1
`define C12T28SOI_LR_OA12X33_P10_C_R_Z_R_10 0.1
`define C12T28SOI_LR_OA12X33_P10_C_F_Z_F_10 0.1

module C12T28SOI_LR_OA12X33_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL1, A, B) ;
	and   #1 U2 (Z, INTERNAL1, C) ;



	specify

		if (!B && C) (A +=> Z) = (`C12T28SOI_LR_OA12X33_P10_A_R_Z_R_01,`C12T28SOI_LR_OA12X33_P10_A_F_Z_F_01);
		if (!A && C) (B +=> Z) = (`C12T28SOI_LR_OA12X33_P10_B_R_Z_R_01,`C12T28SOI_LR_OA12X33_P10_B_F_Z_F_01);
		if (!A && B) (C +=> Z) = (`C12T28SOI_LR_OA12X33_P10_C_R_Z_R_01,`C12T28SOI_LR_OA12X33_P10_C_F_Z_F_01);
		if (A && B) (C +=> Z) = (`C12T28SOI_LR_OA12X33_P10_C_R_Z_R_11,`C12T28SOI_LR_OA12X33_P10_C_F_Z_F_11);
		if (A && !B) (C +=> Z) = (`C12T28SOI_LR_OA12X33_P10_C_R_Z_R_10,`C12T28SOI_LR_OA12X33_P10_C_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OA12X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA12X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA12X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA12X8_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_OA12X8_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_OA12X8_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_OA12X8_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_OA12X8_P10_C_R_Z_R_01 0.1
`define C12T28SOI_LR_OA12X8_P10_C_F_Z_F_01 0.1
`define C12T28SOI_LR_OA12X8_P10_C_R_Z_R_11 0.1
`define C12T28SOI_LR_OA12X8_P10_C_F_Z_F_11 0.1
`define C12T28SOI_LR_OA12X8_P10_C_R_Z_R_10 0.1
`define C12T28SOI_LR_OA12X8_P10_C_F_Z_F_10 0.1

module C12T28SOI_LR_OA12X8_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL1, A, B) ;
	and   #1 U2 (Z, INTERNAL1, C) ;



	specify

		if (!B && C) (A +=> Z) = (`C12T28SOI_LR_OA12X8_P10_A_R_Z_R_01,`C12T28SOI_LR_OA12X8_P10_A_F_Z_F_01);
		if (!A && C) (B +=> Z) = (`C12T28SOI_LR_OA12X8_P10_B_R_Z_R_01,`C12T28SOI_LR_OA12X8_P10_B_F_Z_F_01);
		if (!A && B) (C +=> Z) = (`C12T28SOI_LR_OA12X8_P10_C_R_Z_R_01,`C12T28SOI_LR_OA12X8_P10_C_F_Z_F_01);
		if (A && B) (C +=> Z) = (`C12T28SOI_LR_OA12X8_P10_C_R_Z_R_11,`C12T28SOI_LR_OA12X8_P10_C_F_Z_F_11);
		if (A && !B) (C +=> Z) = (`C12T28SOI_LR_OA12X8_P10_C_R_Z_R_10,`C12T28SOI_LR_OA12X8_P10_C_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OA12X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA222X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA222X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01110 0.1
`define C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01111 0.1
`define C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01111 0.1
`define C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01101 0.1
`define C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01101 0.1
`define C12T28SOI_LR_OA222X17_P10_A_R_Z_R_00110 0.1
`define C12T28SOI_LR_OA222X17_P10_A_F_Z_F_00110 0.1
`define C12T28SOI_LR_OA222X17_P10_A_R_Z_R_00101 0.1
`define C12T28SOI_LR_OA222X17_P10_A_F_Z_F_00101 0.1
`define C12T28SOI_LR_OA222X17_P10_A_R_Z_R_00111 0.1
`define C12T28SOI_LR_OA222X17_P10_A_F_Z_F_00111 0.1
`define C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01110 0.1
`define C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01111 0.1
`define C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01111 0.1
`define C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01101 0.1
`define C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01101 0.1
`define C12T28SOI_LR_OA222X17_P10_B_R_Z_R_00110 0.1
`define C12T28SOI_LR_OA222X17_P10_B_F_Z_F_00110 0.1
`define C12T28SOI_LR_OA222X17_P10_B_R_Z_R_00101 0.1
`define C12T28SOI_LR_OA222X17_P10_B_F_Z_F_00101 0.1
`define C12T28SOI_LR_OA222X17_P10_B_R_Z_R_00111 0.1
`define C12T28SOI_LR_OA222X17_P10_B_F_Z_F_00111 0.1
`define C12T28SOI_LR_OA222X17_P10_C_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X17_P10_C_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X17_P10_C_R_Z_R_11011 0.1
`define C12T28SOI_LR_OA222X17_P10_C_F_Z_F_11011 0.1
`define C12T28SOI_LR_OA222X17_P10_C_R_Z_R_10001 0.1
`define C12T28SOI_LR_OA222X17_P10_C_F_Z_F_10001 0.1
`define C12T28SOI_LR_OA222X17_P10_C_R_Z_R_10011 0.1
`define C12T28SOI_LR_OA222X17_P10_C_F_Z_F_10011 0.1
`define C12T28SOI_LR_OA222X17_P10_C_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X17_P10_C_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X17_P10_C_R_Z_R_11001 0.1
`define C12T28SOI_LR_OA222X17_P10_C_F_Z_F_11001 0.1
`define C12T28SOI_LR_OA222X17_P10_C_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_C_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_C_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X17_P10_C_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X17_P10_C_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X17_P10_C_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X17_P10_D_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X17_P10_D_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X17_P10_D_R_Z_R_11011 0.1
`define C12T28SOI_LR_OA222X17_P10_D_F_Z_F_11011 0.1
`define C12T28SOI_LR_OA222X17_P10_D_R_Z_R_10001 0.1
`define C12T28SOI_LR_OA222X17_P10_D_F_Z_F_10001 0.1
`define C12T28SOI_LR_OA222X17_P10_D_R_Z_R_10011 0.1
`define C12T28SOI_LR_OA222X17_P10_D_F_Z_F_10011 0.1
`define C12T28SOI_LR_OA222X17_P10_D_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X17_P10_D_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X17_P10_D_R_Z_R_11001 0.1
`define C12T28SOI_LR_OA222X17_P10_D_F_Z_F_11001 0.1
`define C12T28SOI_LR_OA222X17_P10_D_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_D_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_D_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X17_P10_D_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X17_P10_D_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X17_P10_D_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X17_P10_E_R_Z_R_11100 0.1
`define C12T28SOI_LR_OA222X17_P10_E_F_Z_F_11100 0.1
`define C12T28SOI_LR_OA222X17_P10_E_R_Z_R_11110 0.1
`define C12T28SOI_LR_OA222X17_P10_E_F_Z_F_11110 0.1
`define C12T28SOI_LR_OA222X17_P10_E_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X17_P10_E_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X17_P10_E_R_Z_R_10110 0.1
`define C12T28SOI_LR_OA222X17_P10_E_F_Z_F_10110 0.1
`define C12T28SOI_LR_OA222X17_P10_E_R_Z_R_10100 0.1
`define C12T28SOI_LR_OA222X17_P10_E_F_Z_F_10100 0.1
`define C12T28SOI_LR_OA222X17_P10_E_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X17_P10_E_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X17_P10_E_R_Z_R_01100 0.1
`define C12T28SOI_LR_OA222X17_P10_E_F_Z_F_01100 0.1
`define C12T28SOI_LR_OA222X17_P10_E_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_E_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_E_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X17_P10_E_F_Z_F_01110 0.1
`define C12T28SOI_LR_OA222X17_P10_F_R_Z_R_11100 0.1
`define C12T28SOI_LR_OA222X17_P10_F_F_Z_F_11100 0.1
`define C12T28SOI_LR_OA222X17_P10_F_R_Z_R_11110 0.1
`define C12T28SOI_LR_OA222X17_P10_F_F_Z_F_11110 0.1
`define C12T28SOI_LR_OA222X17_P10_F_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X17_P10_F_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X17_P10_F_R_Z_R_10110 0.1
`define C12T28SOI_LR_OA222X17_P10_F_F_Z_F_10110 0.1
`define C12T28SOI_LR_OA222X17_P10_F_R_Z_R_10100 0.1
`define C12T28SOI_LR_OA222X17_P10_F_F_Z_F_10100 0.1
`define C12T28SOI_LR_OA222X17_P10_F_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X17_P10_F_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X17_P10_F_R_Z_R_01100 0.1
`define C12T28SOI_LR_OA222X17_P10_F_F_Z_F_01100 0.1
`define C12T28SOI_LR_OA222X17_P10_F_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_F_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X17_P10_F_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X17_P10_F_F_Z_F_01110 0.1

module C12T28SOI_LR_OA222X17_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	or    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL3, C, D) ;
	or    U3 (INTERNAL4, E, F) ;
	and    U4 (INTERNAL1, INTERNAL2, INTERNAL3, INTERNAL4) ;
	not    U5 (NET1, INTERNAL1) ;
	not   #1 U6 (Z, NET1) ;



	specify

		if (!B && C && D && E && !F) (A +=> Z) = (`C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01110,`C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01110);
		if (!B && C && D && E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01111,`C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01111);
		if (!B && C && !D && !E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01001,`C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01001);
		if (!B && C && !D && E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01011,`C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01011);
		if (!B && C && !D && E && !F) (A +=> Z) = (`C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01010,`C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01010);
		if (!B && C && D && !E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X17_P10_A_R_Z_R_01101,`C12T28SOI_LR_OA222X17_P10_A_F_Z_F_01101);
		if (!B && !C && D && E && !F) (A +=> Z) = (`C12T28SOI_LR_OA222X17_P10_A_R_Z_R_00110,`C12T28SOI_LR_OA222X17_P10_A_F_Z_F_00110);
		if (!B && !C && D && !E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X17_P10_A_R_Z_R_00101,`C12T28SOI_LR_OA222X17_P10_A_F_Z_F_00101);
		if (!B && !C && D && E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X17_P10_A_R_Z_R_00111,`C12T28SOI_LR_OA222X17_P10_A_F_Z_F_00111);
		if (!A && C && D && E && !F) (B +=> Z) = (`C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01110,`C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01110);
		if (!A && C && D && E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01111,`C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01111);
		if (!A && C && !D && !E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01001,`C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01001);
		if (!A && C && !D && E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01011,`C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01011);
		if (!A && C && !D && E && !F) (B +=> Z) = (`C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01010,`C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01010);
		if (!A && C && D && !E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X17_P10_B_R_Z_R_01101,`C12T28SOI_LR_OA222X17_P10_B_F_Z_F_01101);
		if (!A && !C && D && E && !F) (B +=> Z) = (`C12T28SOI_LR_OA222X17_P10_B_R_Z_R_00110,`C12T28SOI_LR_OA222X17_P10_B_F_Z_F_00110);
		if (!A && !C && D && !E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X17_P10_B_R_Z_R_00101,`C12T28SOI_LR_OA222X17_P10_B_F_Z_F_00101);
		if (!A && !C && D && E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X17_P10_B_R_Z_R_00111,`C12T28SOI_LR_OA222X17_P10_B_F_Z_F_00111);
		if (A && B && !D && E && !F) (C +=> Z) = (`C12T28SOI_LR_OA222X17_P10_C_R_Z_R_11010,`C12T28SOI_LR_OA222X17_P10_C_F_Z_F_11010);
		if (A && B && !D && E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X17_P10_C_R_Z_R_11011,`C12T28SOI_LR_OA222X17_P10_C_F_Z_F_11011);
		if (A && !B && !D && !E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X17_P10_C_R_Z_R_10001,`C12T28SOI_LR_OA222X17_P10_C_F_Z_F_10001);
		if (A && !B && !D && E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X17_P10_C_R_Z_R_10011,`C12T28SOI_LR_OA222X17_P10_C_F_Z_F_10011);
		if (A && !B && !D && E && !F) (C +=> Z) = (`C12T28SOI_LR_OA222X17_P10_C_R_Z_R_10010,`C12T28SOI_LR_OA222X17_P10_C_F_Z_F_10010);
		if (A && B && !D && !E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X17_P10_C_R_Z_R_11001,`C12T28SOI_LR_OA222X17_P10_C_F_Z_F_11001);
		if (!A && B && !D && E && !F) (C +=> Z) = (`C12T28SOI_LR_OA222X17_P10_C_R_Z_R_01010,`C12T28SOI_LR_OA222X17_P10_C_F_Z_F_01010);
		if (!A && B && !D && !E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X17_P10_C_R_Z_R_01001,`C12T28SOI_LR_OA222X17_P10_C_F_Z_F_01001);
		if (!A && B && !D && E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X17_P10_C_R_Z_R_01011,`C12T28SOI_LR_OA222X17_P10_C_F_Z_F_01011);
		if (A && B && !C && E && !F) (D +=> Z) = (`C12T28SOI_LR_OA222X17_P10_D_R_Z_R_11010,`C12T28SOI_LR_OA222X17_P10_D_F_Z_F_11010);
		if (A && B && !C && E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X17_P10_D_R_Z_R_11011,`C12T28SOI_LR_OA222X17_P10_D_F_Z_F_11011);
		if (A && !B && !C && !E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X17_P10_D_R_Z_R_10001,`C12T28SOI_LR_OA222X17_P10_D_F_Z_F_10001);
		if (A && !B && !C && E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X17_P10_D_R_Z_R_10011,`C12T28SOI_LR_OA222X17_P10_D_F_Z_F_10011);
		if (A && !B && !C && E && !F) (D +=> Z) = (`C12T28SOI_LR_OA222X17_P10_D_R_Z_R_10010,`C12T28SOI_LR_OA222X17_P10_D_F_Z_F_10010);
		if (A && B && !C && !E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X17_P10_D_R_Z_R_11001,`C12T28SOI_LR_OA222X17_P10_D_F_Z_F_11001);
		if (!A && B && !C && E && !F) (D +=> Z) = (`C12T28SOI_LR_OA222X17_P10_D_R_Z_R_01010,`C12T28SOI_LR_OA222X17_P10_D_F_Z_F_01010);
		if (!A && B && !C && !E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X17_P10_D_R_Z_R_01001,`C12T28SOI_LR_OA222X17_P10_D_F_Z_F_01001);
		if (!A && B && !C && E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X17_P10_D_R_Z_R_01011,`C12T28SOI_LR_OA222X17_P10_D_F_Z_F_01011);
		if (A && B && C && !D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X17_P10_E_R_Z_R_11100,`C12T28SOI_LR_OA222X17_P10_E_F_Z_F_11100);
		if (A && B && C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X17_P10_E_R_Z_R_11110,`C12T28SOI_LR_OA222X17_P10_E_F_Z_F_11110);
		if (A && !B && !C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X17_P10_E_R_Z_R_10010,`C12T28SOI_LR_OA222X17_P10_E_F_Z_F_10010);
		if (A && !B && C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X17_P10_E_R_Z_R_10110,`C12T28SOI_LR_OA222X17_P10_E_F_Z_F_10110);
		if (A && !B && C && !D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X17_P10_E_R_Z_R_10100,`C12T28SOI_LR_OA222X17_P10_E_F_Z_F_10100);
		if (A && B && !C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X17_P10_E_R_Z_R_11010,`C12T28SOI_LR_OA222X17_P10_E_F_Z_F_11010);
		if (!A && B && C && !D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X17_P10_E_R_Z_R_01100,`C12T28SOI_LR_OA222X17_P10_E_F_Z_F_01100);
		if (!A && B && !C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X17_P10_E_R_Z_R_01010,`C12T28SOI_LR_OA222X17_P10_E_F_Z_F_01010);
		if (!A && B && C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X17_P10_E_R_Z_R_01110,`C12T28SOI_LR_OA222X17_P10_E_F_Z_F_01110);
		if (A && B && C && !D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X17_P10_F_R_Z_R_11100,`C12T28SOI_LR_OA222X17_P10_F_F_Z_F_11100);
		if (A && B && C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X17_P10_F_R_Z_R_11110,`C12T28SOI_LR_OA222X17_P10_F_F_Z_F_11110);
		if (A && !B && !C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X17_P10_F_R_Z_R_10010,`C12T28SOI_LR_OA222X17_P10_F_F_Z_F_10010);
		if (A && !B && C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X17_P10_F_R_Z_R_10110,`C12T28SOI_LR_OA222X17_P10_F_F_Z_F_10110);
		if (A && !B && C && !D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X17_P10_F_R_Z_R_10100,`C12T28SOI_LR_OA222X17_P10_F_F_Z_F_10100);
		if (A && B && !C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X17_P10_F_R_Z_R_11010,`C12T28SOI_LR_OA222X17_P10_F_F_Z_F_11010);
		if (!A && B && C && !D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X17_P10_F_R_Z_R_01100,`C12T28SOI_LR_OA222X17_P10_F_F_Z_F_01100);
		if (!A && B && !C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X17_P10_F_R_Z_R_01010,`C12T28SOI_LR_OA222X17_P10_F_F_Z_F_01010);
		if (!A && B && C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X17_P10_F_R_Z_R_01110,`C12T28SOI_LR_OA222X17_P10_F_F_Z_F_01110);


	endspecify

endmodule // C12T28SOI_LR_OA222X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA222X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA222X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01110 0.1
`define C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01111 0.1
`define C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01111 0.1
`define C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01101 0.1
`define C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01101 0.1
`define C12T28SOI_LR_OA222X33_P10_A_R_Z_R_00110 0.1
`define C12T28SOI_LR_OA222X33_P10_A_F_Z_F_00110 0.1
`define C12T28SOI_LR_OA222X33_P10_A_R_Z_R_00101 0.1
`define C12T28SOI_LR_OA222X33_P10_A_F_Z_F_00101 0.1
`define C12T28SOI_LR_OA222X33_P10_A_R_Z_R_00111 0.1
`define C12T28SOI_LR_OA222X33_P10_A_F_Z_F_00111 0.1
`define C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01110 0.1
`define C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01111 0.1
`define C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01111 0.1
`define C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01101 0.1
`define C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01101 0.1
`define C12T28SOI_LR_OA222X33_P10_B_R_Z_R_00110 0.1
`define C12T28SOI_LR_OA222X33_P10_B_F_Z_F_00110 0.1
`define C12T28SOI_LR_OA222X33_P10_B_R_Z_R_00101 0.1
`define C12T28SOI_LR_OA222X33_P10_B_F_Z_F_00101 0.1
`define C12T28SOI_LR_OA222X33_P10_B_R_Z_R_00111 0.1
`define C12T28SOI_LR_OA222X33_P10_B_F_Z_F_00111 0.1
`define C12T28SOI_LR_OA222X33_P10_C_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X33_P10_C_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X33_P10_C_R_Z_R_11011 0.1
`define C12T28SOI_LR_OA222X33_P10_C_F_Z_F_11011 0.1
`define C12T28SOI_LR_OA222X33_P10_C_R_Z_R_10001 0.1
`define C12T28SOI_LR_OA222X33_P10_C_F_Z_F_10001 0.1
`define C12T28SOI_LR_OA222X33_P10_C_R_Z_R_10011 0.1
`define C12T28SOI_LR_OA222X33_P10_C_F_Z_F_10011 0.1
`define C12T28SOI_LR_OA222X33_P10_C_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X33_P10_C_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X33_P10_C_R_Z_R_11001 0.1
`define C12T28SOI_LR_OA222X33_P10_C_F_Z_F_11001 0.1
`define C12T28SOI_LR_OA222X33_P10_C_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_C_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_C_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X33_P10_C_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X33_P10_C_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X33_P10_C_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X33_P10_D_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X33_P10_D_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X33_P10_D_R_Z_R_11011 0.1
`define C12T28SOI_LR_OA222X33_P10_D_F_Z_F_11011 0.1
`define C12T28SOI_LR_OA222X33_P10_D_R_Z_R_10001 0.1
`define C12T28SOI_LR_OA222X33_P10_D_F_Z_F_10001 0.1
`define C12T28SOI_LR_OA222X33_P10_D_R_Z_R_10011 0.1
`define C12T28SOI_LR_OA222X33_P10_D_F_Z_F_10011 0.1
`define C12T28SOI_LR_OA222X33_P10_D_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X33_P10_D_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X33_P10_D_R_Z_R_11001 0.1
`define C12T28SOI_LR_OA222X33_P10_D_F_Z_F_11001 0.1
`define C12T28SOI_LR_OA222X33_P10_D_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_D_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_D_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X33_P10_D_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X33_P10_D_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X33_P10_D_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X33_P10_E_R_Z_R_11100 0.1
`define C12T28SOI_LR_OA222X33_P10_E_F_Z_F_11100 0.1
`define C12T28SOI_LR_OA222X33_P10_E_R_Z_R_11110 0.1
`define C12T28SOI_LR_OA222X33_P10_E_F_Z_F_11110 0.1
`define C12T28SOI_LR_OA222X33_P10_E_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X33_P10_E_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X33_P10_E_R_Z_R_10110 0.1
`define C12T28SOI_LR_OA222X33_P10_E_F_Z_F_10110 0.1
`define C12T28SOI_LR_OA222X33_P10_E_R_Z_R_10100 0.1
`define C12T28SOI_LR_OA222X33_P10_E_F_Z_F_10100 0.1
`define C12T28SOI_LR_OA222X33_P10_E_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X33_P10_E_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X33_P10_E_R_Z_R_01100 0.1
`define C12T28SOI_LR_OA222X33_P10_E_F_Z_F_01100 0.1
`define C12T28SOI_LR_OA222X33_P10_E_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_E_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_E_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X33_P10_E_F_Z_F_01110 0.1
`define C12T28SOI_LR_OA222X33_P10_F_R_Z_R_11100 0.1
`define C12T28SOI_LR_OA222X33_P10_F_F_Z_F_11100 0.1
`define C12T28SOI_LR_OA222X33_P10_F_R_Z_R_11110 0.1
`define C12T28SOI_LR_OA222X33_P10_F_F_Z_F_11110 0.1
`define C12T28SOI_LR_OA222X33_P10_F_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X33_P10_F_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X33_P10_F_R_Z_R_10110 0.1
`define C12T28SOI_LR_OA222X33_P10_F_F_Z_F_10110 0.1
`define C12T28SOI_LR_OA222X33_P10_F_R_Z_R_10100 0.1
`define C12T28SOI_LR_OA222X33_P10_F_F_Z_F_10100 0.1
`define C12T28SOI_LR_OA222X33_P10_F_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X33_P10_F_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X33_P10_F_R_Z_R_01100 0.1
`define C12T28SOI_LR_OA222X33_P10_F_F_Z_F_01100 0.1
`define C12T28SOI_LR_OA222X33_P10_F_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_F_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X33_P10_F_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X33_P10_F_F_Z_F_01110 0.1

module C12T28SOI_LR_OA222X33_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	or    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL3, C, D) ;
	or    U3 (INTERNAL4, E, F) ;
	and    U4 (INTERNAL1, INTERNAL2, INTERNAL3, INTERNAL4) ;
	not    U5 (NET1, INTERNAL1) ;
	not   #1 U6 (Z, NET1) ;



	specify

		if (!B && C && D && E && !F) (A +=> Z) = (`C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01110,`C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01110);
		if (!B && C && D && E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01111,`C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01111);
		if (!B && C && !D && !E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01001,`C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01001);
		if (!B && C && !D && E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01011,`C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01011);
		if (!B && C && !D && E && !F) (A +=> Z) = (`C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01010,`C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01010);
		if (!B && C && D && !E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X33_P10_A_R_Z_R_01101,`C12T28SOI_LR_OA222X33_P10_A_F_Z_F_01101);
		if (!B && !C && D && E && !F) (A +=> Z) = (`C12T28SOI_LR_OA222X33_P10_A_R_Z_R_00110,`C12T28SOI_LR_OA222X33_P10_A_F_Z_F_00110);
		if (!B && !C && D && !E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X33_P10_A_R_Z_R_00101,`C12T28SOI_LR_OA222X33_P10_A_F_Z_F_00101);
		if (!B && !C && D && E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X33_P10_A_R_Z_R_00111,`C12T28SOI_LR_OA222X33_P10_A_F_Z_F_00111);
		if (!A && C && D && E && !F) (B +=> Z) = (`C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01110,`C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01110);
		if (!A && C && D && E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01111,`C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01111);
		if (!A && C && !D && !E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01001,`C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01001);
		if (!A && C && !D && E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01011,`C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01011);
		if (!A && C && !D && E && !F) (B +=> Z) = (`C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01010,`C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01010);
		if (!A && C && D && !E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X33_P10_B_R_Z_R_01101,`C12T28SOI_LR_OA222X33_P10_B_F_Z_F_01101);
		if (!A && !C && D && E && !F) (B +=> Z) = (`C12T28SOI_LR_OA222X33_P10_B_R_Z_R_00110,`C12T28SOI_LR_OA222X33_P10_B_F_Z_F_00110);
		if (!A && !C && D && !E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X33_P10_B_R_Z_R_00101,`C12T28SOI_LR_OA222X33_P10_B_F_Z_F_00101);
		if (!A && !C && D && E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X33_P10_B_R_Z_R_00111,`C12T28SOI_LR_OA222X33_P10_B_F_Z_F_00111);
		if (A && B && !D && E && !F) (C +=> Z) = (`C12T28SOI_LR_OA222X33_P10_C_R_Z_R_11010,`C12T28SOI_LR_OA222X33_P10_C_F_Z_F_11010);
		if (A && B && !D && E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X33_P10_C_R_Z_R_11011,`C12T28SOI_LR_OA222X33_P10_C_F_Z_F_11011);
		if (A && !B && !D && !E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X33_P10_C_R_Z_R_10001,`C12T28SOI_LR_OA222X33_P10_C_F_Z_F_10001);
		if (A && !B && !D && E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X33_P10_C_R_Z_R_10011,`C12T28SOI_LR_OA222X33_P10_C_F_Z_F_10011);
		if (A && !B && !D && E && !F) (C +=> Z) = (`C12T28SOI_LR_OA222X33_P10_C_R_Z_R_10010,`C12T28SOI_LR_OA222X33_P10_C_F_Z_F_10010);
		if (A && B && !D && !E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X33_P10_C_R_Z_R_11001,`C12T28SOI_LR_OA222X33_P10_C_F_Z_F_11001);
		if (!A && B && !D && E && !F) (C +=> Z) = (`C12T28SOI_LR_OA222X33_P10_C_R_Z_R_01010,`C12T28SOI_LR_OA222X33_P10_C_F_Z_F_01010);
		if (!A && B && !D && !E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X33_P10_C_R_Z_R_01001,`C12T28SOI_LR_OA222X33_P10_C_F_Z_F_01001);
		if (!A && B && !D && E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X33_P10_C_R_Z_R_01011,`C12T28SOI_LR_OA222X33_P10_C_F_Z_F_01011);
		if (A && B && !C && E && !F) (D +=> Z) = (`C12T28SOI_LR_OA222X33_P10_D_R_Z_R_11010,`C12T28SOI_LR_OA222X33_P10_D_F_Z_F_11010);
		if (A && B && !C && E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X33_P10_D_R_Z_R_11011,`C12T28SOI_LR_OA222X33_P10_D_F_Z_F_11011);
		if (A && !B && !C && !E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X33_P10_D_R_Z_R_10001,`C12T28SOI_LR_OA222X33_P10_D_F_Z_F_10001);
		if (A && !B && !C && E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X33_P10_D_R_Z_R_10011,`C12T28SOI_LR_OA222X33_P10_D_F_Z_F_10011);
		if (A && !B && !C && E && !F) (D +=> Z) = (`C12T28SOI_LR_OA222X33_P10_D_R_Z_R_10010,`C12T28SOI_LR_OA222X33_P10_D_F_Z_F_10010);
		if (A && B && !C && !E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X33_P10_D_R_Z_R_11001,`C12T28SOI_LR_OA222X33_P10_D_F_Z_F_11001);
		if (!A && B && !C && E && !F) (D +=> Z) = (`C12T28SOI_LR_OA222X33_P10_D_R_Z_R_01010,`C12T28SOI_LR_OA222X33_P10_D_F_Z_F_01010);
		if (!A && B && !C && !E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X33_P10_D_R_Z_R_01001,`C12T28SOI_LR_OA222X33_P10_D_F_Z_F_01001);
		if (!A && B && !C && E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X33_P10_D_R_Z_R_01011,`C12T28SOI_LR_OA222X33_P10_D_F_Z_F_01011);
		if (A && B && C && !D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X33_P10_E_R_Z_R_11100,`C12T28SOI_LR_OA222X33_P10_E_F_Z_F_11100);
		if (A && B && C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X33_P10_E_R_Z_R_11110,`C12T28SOI_LR_OA222X33_P10_E_F_Z_F_11110);
		if (A && !B && !C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X33_P10_E_R_Z_R_10010,`C12T28SOI_LR_OA222X33_P10_E_F_Z_F_10010);
		if (A && !B && C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X33_P10_E_R_Z_R_10110,`C12T28SOI_LR_OA222X33_P10_E_F_Z_F_10110);
		if (A && !B && C && !D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X33_P10_E_R_Z_R_10100,`C12T28SOI_LR_OA222X33_P10_E_F_Z_F_10100);
		if (A && B && !C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X33_P10_E_R_Z_R_11010,`C12T28SOI_LR_OA222X33_P10_E_F_Z_F_11010);
		if (!A && B && C && !D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X33_P10_E_R_Z_R_01100,`C12T28SOI_LR_OA222X33_P10_E_F_Z_F_01100);
		if (!A && B && !C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X33_P10_E_R_Z_R_01010,`C12T28SOI_LR_OA222X33_P10_E_F_Z_F_01010);
		if (!A && B && C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X33_P10_E_R_Z_R_01110,`C12T28SOI_LR_OA222X33_P10_E_F_Z_F_01110);
		if (A && B && C && !D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X33_P10_F_R_Z_R_11100,`C12T28SOI_LR_OA222X33_P10_F_F_Z_F_11100);
		if (A && B && C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X33_P10_F_R_Z_R_11110,`C12T28SOI_LR_OA222X33_P10_F_F_Z_F_11110);
		if (A && !B && !C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X33_P10_F_R_Z_R_10010,`C12T28SOI_LR_OA222X33_P10_F_F_Z_F_10010);
		if (A && !B && C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X33_P10_F_R_Z_R_10110,`C12T28SOI_LR_OA222X33_P10_F_F_Z_F_10110);
		if (A && !B && C && !D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X33_P10_F_R_Z_R_10100,`C12T28SOI_LR_OA222X33_P10_F_F_Z_F_10100);
		if (A && B && !C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X33_P10_F_R_Z_R_11010,`C12T28SOI_LR_OA222X33_P10_F_F_Z_F_11010);
		if (!A && B && C && !D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X33_P10_F_R_Z_R_01100,`C12T28SOI_LR_OA222X33_P10_F_F_Z_F_01100);
		if (!A && B && !C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X33_P10_F_R_Z_R_01010,`C12T28SOI_LR_OA222X33_P10_F_F_Z_F_01010);
		if (!A && B && C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X33_P10_F_R_Z_R_01110,`C12T28SOI_LR_OA222X33_P10_F_F_Z_F_01110);


	endspecify

endmodule // C12T28SOI_LR_OA222X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA222X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA222X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01110 0.1
`define C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01111 0.1
`define C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01111 0.1
`define C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01101 0.1
`define C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01101 0.1
`define C12T28SOI_LR_OA222X8_P10_A_R_Z_R_00110 0.1
`define C12T28SOI_LR_OA222X8_P10_A_F_Z_F_00110 0.1
`define C12T28SOI_LR_OA222X8_P10_A_R_Z_R_00101 0.1
`define C12T28SOI_LR_OA222X8_P10_A_F_Z_F_00101 0.1
`define C12T28SOI_LR_OA222X8_P10_A_R_Z_R_00111 0.1
`define C12T28SOI_LR_OA222X8_P10_A_F_Z_F_00111 0.1
`define C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01110 0.1
`define C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01111 0.1
`define C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01111 0.1
`define C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01101 0.1
`define C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01101 0.1
`define C12T28SOI_LR_OA222X8_P10_B_R_Z_R_00110 0.1
`define C12T28SOI_LR_OA222X8_P10_B_F_Z_F_00110 0.1
`define C12T28SOI_LR_OA222X8_P10_B_R_Z_R_00101 0.1
`define C12T28SOI_LR_OA222X8_P10_B_F_Z_F_00101 0.1
`define C12T28SOI_LR_OA222X8_P10_B_R_Z_R_00111 0.1
`define C12T28SOI_LR_OA222X8_P10_B_F_Z_F_00111 0.1
`define C12T28SOI_LR_OA222X8_P10_C_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X8_P10_C_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X8_P10_C_R_Z_R_11011 0.1
`define C12T28SOI_LR_OA222X8_P10_C_F_Z_F_11011 0.1
`define C12T28SOI_LR_OA222X8_P10_C_R_Z_R_10001 0.1
`define C12T28SOI_LR_OA222X8_P10_C_F_Z_F_10001 0.1
`define C12T28SOI_LR_OA222X8_P10_C_R_Z_R_10011 0.1
`define C12T28SOI_LR_OA222X8_P10_C_F_Z_F_10011 0.1
`define C12T28SOI_LR_OA222X8_P10_C_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X8_P10_C_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X8_P10_C_R_Z_R_11001 0.1
`define C12T28SOI_LR_OA222X8_P10_C_F_Z_F_11001 0.1
`define C12T28SOI_LR_OA222X8_P10_C_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_C_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_C_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X8_P10_C_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X8_P10_C_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X8_P10_C_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X8_P10_D_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X8_P10_D_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X8_P10_D_R_Z_R_11011 0.1
`define C12T28SOI_LR_OA222X8_P10_D_F_Z_F_11011 0.1
`define C12T28SOI_LR_OA222X8_P10_D_R_Z_R_10001 0.1
`define C12T28SOI_LR_OA222X8_P10_D_F_Z_F_10001 0.1
`define C12T28SOI_LR_OA222X8_P10_D_R_Z_R_10011 0.1
`define C12T28SOI_LR_OA222X8_P10_D_F_Z_F_10011 0.1
`define C12T28SOI_LR_OA222X8_P10_D_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X8_P10_D_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X8_P10_D_R_Z_R_11001 0.1
`define C12T28SOI_LR_OA222X8_P10_D_F_Z_F_11001 0.1
`define C12T28SOI_LR_OA222X8_P10_D_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_D_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_D_R_Z_R_01001 0.1
`define C12T28SOI_LR_OA222X8_P10_D_F_Z_F_01001 0.1
`define C12T28SOI_LR_OA222X8_P10_D_R_Z_R_01011 0.1
`define C12T28SOI_LR_OA222X8_P10_D_F_Z_F_01011 0.1
`define C12T28SOI_LR_OA222X8_P10_E_R_Z_R_11100 0.1
`define C12T28SOI_LR_OA222X8_P10_E_F_Z_F_11100 0.1
`define C12T28SOI_LR_OA222X8_P10_E_R_Z_R_11110 0.1
`define C12T28SOI_LR_OA222X8_P10_E_F_Z_F_11110 0.1
`define C12T28SOI_LR_OA222X8_P10_E_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X8_P10_E_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X8_P10_E_R_Z_R_10110 0.1
`define C12T28SOI_LR_OA222X8_P10_E_F_Z_F_10110 0.1
`define C12T28SOI_LR_OA222X8_P10_E_R_Z_R_10100 0.1
`define C12T28SOI_LR_OA222X8_P10_E_F_Z_F_10100 0.1
`define C12T28SOI_LR_OA222X8_P10_E_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X8_P10_E_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X8_P10_E_R_Z_R_01100 0.1
`define C12T28SOI_LR_OA222X8_P10_E_F_Z_F_01100 0.1
`define C12T28SOI_LR_OA222X8_P10_E_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_E_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_E_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X8_P10_E_F_Z_F_01110 0.1
`define C12T28SOI_LR_OA222X8_P10_F_R_Z_R_11100 0.1
`define C12T28SOI_LR_OA222X8_P10_F_F_Z_F_11100 0.1
`define C12T28SOI_LR_OA222X8_P10_F_R_Z_R_11110 0.1
`define C12T28SOI_LR_OA222X8_P10_F_F_Z_F_11110 0.1
`define C12T28SOI_LR_OA222X8_P10_F_R_Z_R_10010 0.1
`define C12T28SOI_LR_OA222X8_P10_F_F_Z_F_10010 0.1
`define C12T28SOI_LR_OA222X8_P10_F_R_Z_R_10110 0.1
`define C12T28SOI_LR_OA222X8_P10_F_F_Z_F_10110 0.1
`define C12T28SOI_LR_OA222X8_P10_F_R_Z_R_10100 0.1
`define C12T28SOI_LR_OA222X8_P10_F_F_Z_F_10100 0.1
`define C12T28SOI_LR_OA222X8_P10_F_R_Z_R_11010 0.1
`define C12T28SOI_LR_OA222X8_P10_F_F_Z_F_11010 0.1
`define C12T28SOI_LR_OA222X8_P10_F_R_Z_R_01100 0.1
`define C12T28SOI_LR_OA222X8_P10_F_F_Z_F_01100 0.1
`define C12T28SOI_LR_OA222X8_P10_F_R_Z_R_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_F_F_Z_F_01010 0.1
`define C12T28SOI_LR_OA222X8_P10_F_R_Z_R_01110 0.1
`define C12T28SOI_LR_OA222X8_P10_F_F_Z_F_01110 0.1

module C12T28SOI_LR_OA222X8_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	or    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL3, C, D) ;
	or    U3 (INTERNAL4, E, F) ;
	and    U4 (INTERNAL1, INTERNAL2, INTERNAL3, INTERNAL4) ;
	not    U5 (NET1, INTERNAL1) ;
	not   #1 U6 (Z, NET1) ;



	specify

		if (!B && C && D && E && !F) (A +=> Z) = (`C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01110,`C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01110);
		if (!B && C && D && E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01111,`C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01111);
		if (!B && C && !D && !E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01001,`C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01001);
		if (!B && C && !D && E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01011,`C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01011);
		if (!B && C && !D && E && !F) (A +=> Z) = (`C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01010,`C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01010);
		if (!B && C && D && !E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X8_P10_A_R_Z_R_01101,`C12T28SOI_LR_OA222X8_P10_A_F_Z_F_01101);
		if (!B && !C && D && E && !F) (A +=> Z) = (`C12T28SOI_LR_OA222X8_P10_A_R_Z_R_00110,`C12T28SOI_LR_OA222X8_P10_A_F_Z_F_00110);
		if (!B && !C && D && !E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X8_P10_A_R_Z_R_00101,`C12T28SOI_LR_OA222X8_P10_A_F_Z_F_00101);
		if (!B && !C && D && E && F) (A +=> Z) = (`C12T28SOI_LR_OA222X8_P10_A_R_Z_R_00111,`C12T28SOI_LR_OA222X8_P10_A_F_Z_F_00111);
		if (!A && C && D && E && !F) (B +=> Z) = (`C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01110,`C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01110);
		if (!A && C && D && E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01111,`C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01111);
		if (!A && C && !D && !E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01001,`C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01001);
		if (!A && C && !D && E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01011,`C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01011);
		if (!A && C && !D && E && !F) (B +=> Z) = (`C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01010,`C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01010);
		if (!A && C && D && !E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X8_P10_B_R_Z_R_01101,`C12T28SOI_LR_OA222X8_P10_B_F_Z_F_01101);
		if (!A && !C && D && E && !F) (B +=> Z) = (`C12T28SOI_LR_OA222X8_P10_B_R_Z_R_00110,`C12T28SOI_LR_OA222X8_P10_B_F_Z_F_00110);
		if (!A && !C && D && !E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X8_P10_B_R_Z_R_00101,`C12T28SOI_LR_OA222X8_P10_B_F_Z_F_00101);
		if (!A && !C && D && E && F) (B +=> Z) = (`C12T28SOI_LR_OA222X8_P10_B_R_Z_R_00111,`C12T28SOI_LR_OA222X8_P10_B_F_Z_F_00111);
		if (A && B && !D && E && !F) (C +=> Z) = (`C12T28SOI_LR_OA222X8_P10_C_R_Z_R_11010,`C12T28SOI_LR_OA222X8_P10_C_F_Z_F_11010);
		if (A && B && !D && E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X8_P10_C_R_Z_R_11011,`C12T28SOI_LR_OA222X8_P10_C_F_Z_F_11011);
		if (A && !B && !D && !E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X8_P10_C_R_Z_R_10001,`C12T28SOI_LR_OA222X8_P10_C_F_Z_F_10001);
		if (A && !B && !D && E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X8_P10_C_R_Z_R_10011,`C12T28SOI_LR_OA222X8_P10_C_F_Z_F_10011);
		if (A && !B && !D && E && !F) (C +=> Z) = (`C12T28SOI_LR_OA222X8_P10_C_R_Z_R_10010,`C12T28SOI_LR_OA222X8_P10_C_F_Z_F_10010);
		if (A && B && !D && !E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X8_P10_C_R_Z_R_11001,`C12T28SOI_LR_OA222X8_P10_C_F_Z_F_11001);
		if (!A && B && !D && E && !F) (C +=> Z) = (`C12T28SOI_LR_OA222X8_P10_C_R_Z_R_01010,`C12T28SOI_LR_OA222X8_P10_C_F_Z_F_01010);
		if (!A && B && !D && !E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X8_P10_C_R_Z_R_01001,`C12T28SOI_LR_OA222X8_P10_C_F_Z_F_01001);
		if (!A && B && !D && E && F) (C +=> Z) = (`C12T28SOI_LR_OA222X8_P10_C_R_Z_R_01011,`C12T28SOI_LR_OA222X8_P10_C_F_Z_F_01011);
		if (A && B && !C && E && !F) (D +=> Z) = (`C12T28SOI_LR_OA222X8_P10_D_R_Z_R_11010,`C12T28SOI_LR_OA222X8_P10_D_F_Z_F_11010);
		if (A && B && !C && E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X8_P10_D_R_Z_R_11011,`C12T28SOI_LR_OA222X8_P10_D_F_Z_F_11011);
		if (A && !B && !C && !E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X8_P10_D_R_Z_R_10001,`C12T28SOI_LR_OA222X8_P10_D_F_Z_F_10001);
		if (A && !B && !C && E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X8_P10_D_R_Z_R_10011,`C12T28SOI_LR_OA222X8_P10_D_F_Z_F_10011);
		if (A && !B && !C && E && !F) (D +=> Z) = (`C12T28SOI_LR_OA222X8_P10_D_R_Z_R_10010,`C12T28SOI_LR_OA222X8_P10_D_F_Z_F_10010);
		if (A && B && !C && !E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X8_P10_D_R_Z_R_11001,`C12T28SOI_LR_OA222X8_P10_D_F_Z_F_11001);
		if (!A && B && !C && E && !F) (D +=> Z) = (`C12T28SOI_LR_OA222X8_P10_D_R_Z_R_01010,`C12T28SOI_LR_OA222X8_P10_D_F_Z_F_01010);
		if (!A && B && !C && !E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X8_P10_D_R_Z_R_01001,`C12T28SOI_LR_OA222X8_P10_D_F_Z_F_01001);
		if (!A && B && !C && E && F) (D +=> Z) = (`C12T28SOI_LR_OA222X8_P10_D_R_Z_R_01011,`C12T28SOI_LR_OA222X8_P10_D_F_Z_F_01011);
		if (A && B && C && !D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X8_P10_E_R_Z_R_11100,`C12T28SOI_LR_OA222X8_P10_E_F_Z_F_11100);
		if (A && B && C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X8_P10_E_R_Z_R_11110,`C12T28SOI_LR_OA222X8_P10_E_F_Z_F_11110);
		if (A && !B && !C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X8_P10_E_R_Z_R_10010,`C12T28SOI_LR_OA222X8_P10_E_F_Z_F_10010);
		if (A && !B && C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X8_P10_E_R_Z_R_10110,`C12T28SOI_LR_OA222X8_P10_E_F_Z_F_10110);
		if (A && !B && C && !D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X8_P10_E_R_Z_R_10100,`C12T28SOI_LR_OA222X8_P10_E_F_Z_F_10100);
		if (A && B && !C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X8_P10_E_R_Z_R_11010,`C12T28SOI_LR_OA222X8_P10_E_F_Z_F_11010);
		if (!A && B && C && !D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X8_P10_E_R_Z_R_01100,`C12T28SOI_LR_OA222X8_P10_E_F_Z_F_01100);
		if (!A && B && !C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X8_P10_E_R_Z_R_01010,`C12T28SOI_LR_OA222X8_P10_E_F_Z_F_01010);
		if (!A && B && C && D && !F) (E +=> Z) = (`C12T28SOI_LR_OA222X8_P10_E_R_Z_R_01110,`C12T28SOI_LR_OA222X8_P10_E_F_Z_F_01110);
		if (A && B && C && !D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X8_P10_F_R_Z_R_11100,`C12T28SOI_LR_OA222X8_P10_F_F_Z_F_11100);
		if (A && B && C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X8_P10_F_R_Z_R_11110,`C12T28SOI_LR_OA222X8_P10_F_F_Z_F_11110);
		if (A && !B && !C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X8_P10_F_R_Z_R_10010,`C12T28SOI_LR_OA222X8_P10_F_F_Z_F_10010);
		if (A && !B && C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X8_P10_F_R_Z_R_10110,`C12T28SOI_LR_OA222X8_P10_F_F_Z_F_10110);
		if (A && !B && C && !D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X8_P10_F_R_Z_R_10100,`C12T28SOI_LR_OA222X8_P10_F_F_Z_F_10100);
		if (A && B && !C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X8_P10_F_R_Z_R_11010,`C12T28SOI_LR_OA222X8_P10_F_F_Z_F_11010);
		if (!A && B && C && !D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X8_P10_F_R_Z_R_01100,`C12T28SOI_LR_OA222X8_P10_F_F_Z_F_01100);
		if (!A && B && !C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X8_P10_F_R_Z_R_01010,`C12T28SOI_LR_OA222X8_P10_F_F_Z_F_01010);
		if (!A && B && C && D && !E) (F +=> Z) = (`C12T28SOI_LR_OA222X8_P10_F_R_Z_R_01110,`C12T28SOI_LR_OA222X8_P10_F_F_Z_F_01110);


	endspecify

endmodule // C12T28SOI_LR_OA222X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA22X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA22X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA22X17_P10_A_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X17_P10_A_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X17_P10_A_R_Z_R_001 0.1
`define C12T28SOI_LR_OA22X17_P10_A_F_Z_F_001 0.1
`define C12T28SOI_LR_OA22X17_P10_A_R_Z_R_011 0.1
`define C12T28SOI_LR_OA22X17_P10_A_F_Z_F_011 0.1
`define C12T28SOI_LR_OA22X17_P10_B_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X17_P10_B_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X17_P10_B_R_Z_R_001 0.1
`define C12T28SOI_LR_OA22X17_P10_B_F_Z_F_001 0.1
`define C12T28SOI_LR_OA22X17_P10_B_R_Z_R_011 0.1
`define C12T28SOI_LR_OA22X17_P10_B_F_Z_F_011 0.1
`define C12T28SOI_LR_OA22X17_P10_C_R_Z_R_100 0.1
`define C12T28SOI_LR_OA22X17_P10_C_F_Z_F_100 0.1
`define C12T28SOI_LR_OA22X17_P10_C_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X17_P10_C_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X17_P10_C_R_Z_R_110 0.1
`define C12T28SOI_LR_OA22X17_P10_C_F_Z_F_110 0.1
`define C12T28SOI_LR_OA22X17_P10_D_R_Z_R_100 0.1
`define C12T28SOI_LR_OA22X17_P10_D_F_Z_F_100 0.1
`define C12T28SOI_LR_OA22X17_P10_D_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X17_P10_D_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X17_P10_D_R_Z_R_110 0.1
`define C12T28SOI_LR_OA22X17_P10_D_F_Z_F_110 0.1

module C12T28SOI_LR_OA22X17_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL1, A, B) ;
	or    U2 (INTERNAL2, C, D) ;
	and   #1 U3 (Z, INTERNAL1, INTERNAL2) ;



	specify

		if (!B && C && !D) (A +=> Z) = (`C12T28SOI_LR_OA22X17_P10_A_R_Z_R_010,`C12T28SOI_LR_OA22X17_P10_A_F_Z_F_010);
		if (!B && !C && D) (A +=> Z) = (`C12T28SOI_LR_OA22X17_P10_A_R_Z_R_001,`C12T28SOI_LR_OA22X17_P10_A_F_Z_F_001);
		if (!B && C && D) (A +=> Z) = (`C12T28SOI_LR_OA22X17_P10_A_R_Z_R_011,`C12T28SOI_LR_OA22X17_P10_A_F_Z_F_011);
		if (!A && C && !D) (B +=> Z) = (`C12T28SOI_LR_OA22X17_P10_B_R_Z_R_010,`C12T28SOI_LR_OA22X17_P10_B_F_Z_F_010);
		if (!A && !C && D) (B +=> Z) = (`C12T28SOI_LR_OA22X17_P10_B_R_Z_R_001,`C12T28SOI_LR_OA22X17_P10_B_F_Z_F_001);
		if (!A && C && D) (B +=> Z) = (`C12T28SOI_LR_OA22X17_P10_B_R_Z_R_011,`C12T28SOI_LR_OA22X17_P10_B_F_Z_F_011);
		if (A && !B && !D) (C +=> Z) = (`C12T28SOI_LR_OA22X17_P10_C_R_Z_R_100,`C12T28SOI_LR_OA22X17_P10_C_F_Z_F_100);
		if (!A && B && !D) (C +=> Z) = (`C12T28SOI_LR_OA22X17_P10_C_R_Z_R_010,`C12T28SOI_LR_OA22X17_P10_C_F_Z_F_010);
		if (A && B && !D) (C +=> Z) = (`C12T28SOI_LR_OA22X17_P10_C_R_Z_R_110,`C12T28SOI_LR_OA22X17_P10_C_F_Z_F_110);
		if (A && !B && !C) (D +=> Z) = (`C12T28SOI_LR_OA22X17_P10_D_R_Z_R_100,`C12T28SOI_LR_OA22X17_P10_D_F_Z_F_100);
		if (!A && B && !C) (D +=> Z) = (`C12T28SOI_LR_OA22X17_P10_D_R_Z_R_010,`C12T28SOI_LR_OA22X17_P10_D_F_Z_F_010);
		if (A && B && !C) (D +=> Z) = (`C12T28SOI_LR_OA22X17_P10_D_R_Z_R_110,`C12T28SOI_LR_OA22X17_P10_D_F_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_OA22X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA22X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA22X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA22X33_P10_A_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X33_P10_A_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X33_P10_A_R_Z_R_001 0.1
`define C12T28SOI_LR_OA22X33_P10_A_F_Z_F_001 0.1
`define C12T28SOI_LR_OA22X33_P10_A_R_Z_R_011 0.1
`define C12T28SOI_LR_OA22X33_P10_A_F_Z_F_011 0.1
`define C12T28SOI_LR_OA22X33_P10_B_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X33_P10_B_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X33_P10_B_R_Z_R_001 0.1
`define C12T28SOI_LR_OA22X33_P10_B_F_Z_F_001 0.1
`define C12T28SOI_LR_OA22X33_P10_B_R_Z_R_011 0.1
`define C12T28SOI_LR_OA22X33_P10_B_F_Z_F_011 0.1
`define C12T28SOI_LR_OA22X33_P10_C_R_Z_R_100 0.1
`define C12T28SOI_LR_OA22X33_P10_C_F_Z_F_100 0.1
`define C12T28SOI_LR_OA22X33_P10_C_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X33_P10_C_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X33_P10_C_R_Z_R_110 0.1
`define C12T28SOI_LR_OA22X33_P10_C_F_Z_F_110 0.1
`define C12T28SOI_LR_OA22X33_P10_D_R_Z_R_100 0.1
`define C12T28SOI_LR_OA22X33_P10_D_F_Z_F_100 0.1
`define C12T28SOI_LR_OA22X33_P10_D_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X33_P10_D_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X33_P10_D_R_Z_R_110 0.1
`define C12T28SOI_LR_OA22X33_P10_D_F_Z_F_110 0.1

module C12T28SOI_LR_OA22X33_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL1, A, B) ;
	or    U2 (INTERNAL2, C, D) ;
	and   #1 U3 (Z, INTERNAL1, INTERNAL2) ;



	specify

		if (!B && C && !D) (A +=> Z) = (`C12T28SOI_LR_OA22X33_P10_A_R_Z_R_010,`C12T28SOI_LR_OA22X33_P10_A_F_Z_F_010);
		if (!B && !C && D) (A +=> Z) = (`C12T28SOI_LR_OA22X33_P10_A_R_Z_R_001,`C12T28SOI_LR_OA22X33_P10_A_F_Z_F_001);
		if (!B && C && D) (A +=> Z) = (`C12T28SOI_LR_OA22X33_P10_A_R_Z_R_011,`C12T28SOI_LR_OA22X33_P10_A_F_Z_F_011);
		if (!A && C && !D) (B +=> Z) = (`C12T28SOI_LR_OA22X33_P10_B_R_Z_R_010,`C12T28SOI_LR_OA22X33_P10_B_F_Z_F_010);
		if (!A && !C && D) (B +=> Z) = (`C12T28SOI_LR_OA22X33_P10_B_R_Z_R_001,`C12T28SOI_LR_OA22X33_P10_B_F_Z_F_001);
		if (!A && C && D) (B +=> Z) = (`C12T28SOI_LR_OA22X33_P10_B_R_Z_R_011,`C12T28SOI_LR_OA22X33_P10_B_F_Z_F_011);
		if (A && !B && !D) (C +=> Z) = (`C12T28SOI_LR_OA22X33_P10_C_R_Z_R_100,`C12T28SOI_LR_OA22X33_P10_C_F_Z_F_100);
		if (!A && B && !D) (C +=> Z) = (`C12T28SOI_LR_OA22X33_P10_C_R_Z_R_010,`C12T28SOI_LR_OA22X33_P10_C_F_Z_F_010);
		if (A && B && !D) (C +=> Z) = (`C12T28SOI_LR_OA22X33_P10_C_R_Z_R_110,`C12T28SOI_LR_OA22X33_P10_C_F_Z_F_110);
		if (A && !B && !C) (D +=> Z) = (`C12T28SOI_LR_OA22X33_P10_D_R_Z_R_100,`C12T28SOI_LR_OA22X33_P10_D_F_Z_F_100);
		if (!A && B && !C) (D +=> Z) = (`C12T28SOI_LR_OA22X33_P10_D_R_Z_R_010,`C12T28SOI_LR_OA22X33_P10_D_F_Z_F_010);
		if (A && B && !C) (D +=> Z) = (`C12T28SOI_LR_OA22X33_P10_D_R_Z_R_110,`C12T28SOI_LR_OA22X33_P10_D_F_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_OA22X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OA22X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OA22X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OA22X8_P10_A_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X8_P10_A_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X8_P10_A_R_Z_R_001 0.1
`define C12T28SOI_LR_OA22X8_P10_A_F_Z_F_001 0.1
`define C12T28SOI_LR_OA22X8_P10_A_R_Z_R_011 0.1
`define C12T28SOI_LR_OA22X8_P10_A_F_Z_F_011 0.1
`define C12T28SOI_LR_OA22X8_P10_B_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X8_P10_B_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X8_P10_B_R_Z_R_001 0.1
`define C12T28SOI_LR_OA22X8_P10_B_F_Z_F_001 0.1
`define C12T28SOI_LR_OA22X8_P10_B_R_Z_R_011 0.1
`define C12T28SOI_LR_OA22X8_P10_B_F_Z_F_011 0.1
`define C12T28SOI_LR_OA22X8_P10_C_R_Z_R_100 0.1
`define C12T28SOI_LR_OA22X8_P10_C_F_Z_F_100 0.1
`define C12T28SOI_LR_OA22X8_P10_C_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X8_P10_C_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X8_P10_C_R_Z_R_110 0.1
`define C12T28SOI_LR_OA22X8_P10_C_F_Z_F_110 0.1
`define C12T28SOI_LR_OA22X8_P10_D_R_Z_R_100 0.1
`define C12T28SOI_LR_OA22X8_P10_D_F_Z_F_100 0.1
`define C12T28SOI_LR_OA22X8_P10_D_R_Z_R_010 0.1
`define C12T28SOI_LR_OA22X8_P10_D_F_Z_F_010 0.1
`define C12T28SOI_LR_OA22X8_P10_D_R_Z_R_110 0.1
`define C12T28SOI_LR_OA22X8_P10_D_F_Z_F_110 0.1

module C12T28SOI_LR_OA22X8_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL1, A, B) ;
	or    U2 (INTERNAL2, C, D) ;
	and   #1 U3 (Z, INTERNAL1, INTERNAL2) ;



	specify

		if (!B && C && !D) (A +=> Z) = (`C12T28SOI_LR_OA22X8_P10_A_R_Z_R_010,`C12T28SOI_LR_OA22X8_P10_A_F_Z_F_010);
		if (!B && !C && D) (A +=> Z) = (`C12T28SOI_LR_OA22X8_P10_A_R_Z_R_001,`C12T28SOI_LR_OA22X8_P10_A_F_Z_F_001);
		if (!B && C && D) (A +=> Z) = (`C12T28SOI_LR_OA22X8_P10_A_R_Z_R_011,`C12T28SOI_LR_OA22X8_P10_A_F_Z_F_011);
		if (!A && C && !D) (B +=> Z) = (`C12T28SOI_LR_OA22X8_P10_B_R_Z_R_010,`C12T28SOI_LR_OA22X8_P10_B_F_Z_F_010);
		if (!A && !C && D) (B +=> Z) = (`C12T28SOI_LR_OA22X8_P10_B_R_Z_R_001,`C12T28SOI_LR_OA22X8_P10_B_F_Z_F_001);
		if (!A && C && D) (B +=> Z) = (`C12T28SOI_LR_OA22X8_P10_B_R_Z_R_011,`C12T28SOI_LR_OA22X8_P10_B_F_Z_F_011);
		if (A && !B && !D) (C +=> Z) = (`C12T28SOI_LR_OA22X8_P10_C_R_Z_R_100,`C12T28SOI_LR_OA22X8_P10_C_F_Z_F_100);
		if (!A && B && !D) (C +=> Z) = (`C12T28SOI_LR_OA22X8_P10_C_R_Z_R_010,`C12T28SOI_LR_OA22X8_P10_C_F_Z_F_010);
		if (A && B && !D) (C +=> Z) = (`C12T28SOI_LR_OA22X8_P10_C_R_Z_R_110,`C12T28SOI_LR_OA22X8_P10_C_F_Z_F_110);
		if (A && !B && !C) (D +=> Z) = (`C12T28SOI_LR_OA22X8_P10_D_R_Z_R_100,`C12T28SOI_LR_OA22X8_P10_D_F_Z_F_100);
		if (!A && B && !C) (D +=> Z) = (`C12T28SOI_LR_OA22X8_P10_D_R_Z_R_010,`C12T28SOI_LR_OA22X8_P10_D_F_Z_F_010);
		if (A && B && !C) (D +=> Z) = (`C12T28SOI_LR_OA22X8_P10_D_R_Z_R_110,`C12T28SOI_LR_OA22X8_P10_D_F_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_OA22X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI112X10_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI112X10_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI112X10_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X10_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X10_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X10_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X10_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI112X10_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI112X10_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X10_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X10_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI112X10_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_OAI112X10_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI112X10_P10_D_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI112X10_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X10_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X10_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI112X10_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_OAI112X10_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI112X10_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI112X10_P10_A_R_Z_F_011);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI112X10_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI112X10_P10_B_R_Z_F_011);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X10_P10_C_F_Z_R_101,`C12T28SOI_LR_OAI112X10_P10_C_R_Z_F_101);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X10_P10_C_F_Z_R_011,`C12T28SOI_LR_OAI112X10_P10_C_R_Z_F_011);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X10_P10_C_F_Z_R_111,`C12T28SOI_LR_OAI112X10_P10_C_R_Z_F_111);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X10_P10_D_F_Z_R_101,`C12T28SOI_LR_OAI112X10_P10_D_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X10_P10_D_F_Z_R_011,`C12T28SOI_LR_OAI112X10_P10_D_R_Z_F_011);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X10_P10_D_F_Z_R_111,`C12T28SOI_LR_OAI112X10_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OAI112X10_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI112X21_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI112X21_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI112X21_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X21_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X21_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X21_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X21_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI112X21_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI112X21_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X21_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X21_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI112X21_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_OAI112X21_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI112X21_P10_D_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI112X21_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X21_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X21_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI112X21_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_OAI112X21_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI112X21_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI112X21_P10_A_R_Z_F_011);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI112X21_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI112X21_P10_B_R_Z_F_011);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X21_P10_C_F_Z_R_101,`C12T28SOI_LR_OAI112X21_P10_C_R_Z_F_101);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X21_P10_C_F_Z_R_011,`C12T28SOI_LR_OAI112X21_P10_C_R_Z_F_011);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X21_P10_C_F_Z_R_111,`C12T28SOI_LR_OAI112X21_P10_C_R_Z_F_111);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X21_P10_D_F_Z_R_101,`C12T28SOI_LR_OAI112X21_P10_D_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X21_P10_D_F_Z_R_011,`C12T28SOI_LR_OAI112X21_P10_D_R_Z_F_011);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X21_P10_D_F_Z_R_111,`C12T28SOI_LR_OAI112X21_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OAI112X21_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI112X31_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI112X31_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI112X31_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X31_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X31_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X31_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X31_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI112X31_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI112X31_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X31_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X31_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI112X31_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_OAI112X31_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI112X31_P10_D_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI112X31_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X31_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X31_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI112X31_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_OAI112X31_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI112X31_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI112X31_P10_A_R_Z_F_011);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI112X31_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI112X31_P10_B_R_Z_F_011);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X31_P10_C_F_Z_R_101,`C12T28SOI_LR_OAI112X31_P10_C_R_Z_F_101);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X31_P10_C_F_Z_R_011,`C12T28SOI_LR_OAI112X31_P10_C_R_Z_F_011);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X31_P10_C_F_Z_R_111,`C12T28SOI_LR_OAI112X31_P10_C_R_Z_F_111);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X31_P10_D_F_Z_R_101,`C12T28SOI_LR_OAI112X31_P10_D_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X31_P10_D_F_Z_R_011,`C12T28SOI_LR_OAI112X31_P10_D_R_Z_F_011);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X31_P10_D_F_Z_R_111,`C12T28SOI_LR_OAI112X31_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OAI112X31_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI112X5_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI112X5_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI112X5_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X5_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X5_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X5_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X5_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI112X5_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI112X5_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X5_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X5_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI112X5_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_OAI112X5_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI112X5_P10_D_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI112X5_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI112X5_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI112X5_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI112X5_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_OAI112X5_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI112X5_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI112X5_P10_A_R_Z_F_011);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI112X5_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI112X5_P10_B_R_Z_F_011);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X5_P10_C_F_Z_R_101,`C12T28SOI_LR_OAI112X5_P10_C_R_Z_F_101);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X5_P10_C_F_Z_R_011,`C12T28SOI_LR_OAI112X5_P10_C_R_Z_F_011);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI112X5_P10_C_F_Z_R_111,`C12T28SOI_LR_OAI112X5_P10_C_R_Z_F_111);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X5_P10_D_F_Z_R_101,`C12T28SOI_LR_OAI112X5_P10_D_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X5_P10_D_F_Z_R_011,`C12T28SOI_LR_OAI112X5_P10_D_R_Z_F_011);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI112X5_P10_D_F_Z_R_111,`C12T28SOI_LR_OAI112X5_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OAI112X5_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI12X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI12X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI12X17_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X17_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X17_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X17_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X17_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X17_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X17_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_OAI12X17_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_OAI12X17_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_OAI12X17_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_OAI12X17_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_OAI12X17_P10_A_F_Z_R_01,`C12T28SOI_LR_OAI12X17_P10_A_R_Z_F_01);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_OAI12X17_P10_B_F_Z_R_01,`C12T28SOI_LR_OAI12X17_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_OAI12X17_P10_C_F_Z_R_01,`C12T28SOI_LR_OAI12X17_P10_C_R_Z_F_01);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_OAI12X17_P10_C_F_Z_R_11,`C12T28SOI_LR_OAI12X17_P10_C_R_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_OAI12X17_P10_C_F_Z_R_10,`C12T28SOI_LR_OAI12X17_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OAI12X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI12X34_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI12X34_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI12X34_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X34_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X34_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X34_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X34_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X34_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X34_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_OAI12X34_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_OAI12X34_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_OAI12X34_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_OAI12X34_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_OAI12X34_P10_A_F_Z_R_01,`C12T28SOI_LR_OAI12X34_P10_A_R_Z_F_01);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_OAI12X34_P10_B_F_Z_R_01,`C12T28SOI_LR_OAI12X34_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_OAI12X34_P10_C_F_Z_R_01,`C12T28SOI_LR_OAI12X34_P10_C_R_Z_F_01);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_OAI12X34_P10_C_F_Z_R_11,`C12T28SOI_LR_OAI12X34_P10_C_R_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_OAI12X34_P10_C_F_Z_R_10,`C12T28SOI_LR_OAI12X34_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OAI12X34_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI12X46_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI12X46_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI12X46_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X46_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X46_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X46_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X46_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X46_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X46_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_OAI12X46_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_OAI12X46_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_OAI12X46_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_OAI12X46_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_OAI12X46_P10_A_F_Z_R_01,`C12T28SOI_LR_OAI12X46_P10_A_R_Z_F_01);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_OAI12X46_P10_B_F_Z_R_01,`C12T28SOI_LR_OAI12X46_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_OAI12X46_P10_C_F_Z_R_01,`C12T28SOI_LR_OAI12X46_P10_C_R_Z_F_01);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_OAI12X46_P10_C_F_Z_R_11,`C12T28SOI_LR_OAI12X46_P10_C_R_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_OAI12X46_P10_C_F_Z_R_10,`C12T28SOI_LR_OAI12X46_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OAI12X46_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI12X6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI12X6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI12X6_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X6_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X6_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X6_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X6_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI12X6_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI12X6_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_OAI12X6_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_OAI12X6_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_OAI12X6_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_OAI12X6_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_OAI12X6_P10_A_F_Z_R_01,`C12T28SOI_LR_OAI12X6_P10_A_R_Z_F_01);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_OAI12X6_P10_B_F_Z_R_01,`C12T28SOI_LR_OAI12X6_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_OAI12X6_P10_C_F_Z_R_01,`C12T28SOI_LR_OAI12X6_P10_C_R_Z_F_01);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_OAI12X6_P10_C_F_Z_R_11,`C12T28SOI_LR_OAI12X6_P10_C_R_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_OAI12X6_P10_C_F_Z_R_10,`C12T28SOI_LR_OAI12X6_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OAI12X6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI211X10_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI211X10_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI211X10_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X10_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X10_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X10_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X10_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI211X10_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI211X10_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X10_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X10_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI211X10_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_OAI211X10_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI211X10_P10_D_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI211X10_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X10_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X10_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI211X10_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_OAI211X10_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI211X10_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI211X10_P10_A_R_Z_F_011);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI211X10_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI211X10_P10_B_R_Z_F_011);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X10_P10_C_F_Z_R_101,`C12T28SOI_LR_OAI211X10_P10_C_R_Z_F_101);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X10_P10_C_F_Z_R_011,`C12T28SOI_LR_OAI211X10_P10_C_R_Z_F_011);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X10_P10_C_F_Z_R_111,`C12T28SOI_LR_OAI211X10_P10_C_R_Z_F_111);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X10_P10_D_F_Z_R_101,`C12T28SOI_LR_OAI211X10_P10_D_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X10_P10_D_F_Z_R_011,`C12T28SOI_LR_OAI211X10_P10_D_R_Z_F_011);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X10_P10_D_F_Z_R_111,`C12T28SOI_LR_OAI211X10_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OAI211X10_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI211X15_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI211X15_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI211X15_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X15_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X15_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X15_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X15_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI211X15_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI211X15_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X15_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X15_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI211X15_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_OAI211X15_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI211X15_P10_D_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI211X15_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X15_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X15_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI211X15_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_OAI211X15_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI211X15_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI211X15_P10_A_R_Z_F_011);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI211X15_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI211X15_P10_B_R_Z_F_011);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X15_P10_C_F_Z_R_101,`C12T28SOI_LR_OAI211X15_P10_C_R_Z_F_101);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X15_P10_C_F_Z_R_011,`C12T28SOI_LR_OAI211X15_P10_C_R_Z_F_011);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X15_P10_C_F_Z_R_111,`C12T28SOI_LR_OAI211X15_P10_C_R_Z_F_111);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X15_P10_D_F_Z_R_101,`C12T28SOI_LR_OAI211X15_P10_D_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X15_P10_D_F_Z_R_011,`C12T28SOI_LR_OAI211X15_P10_D_R_Z_F_011);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X15_P10_D_F_Z_R_111,`C12T28SOI_LR_OAI211X15_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OAI211X15_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI211X21_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI211X21_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI211X21_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X21_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X21_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X21_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X21_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI211X21_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI211X21_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X21_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X21_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI211X21_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_OAI211X21_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI211X21_P10_D_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI211X21_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X21_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X21_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI211X21_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_OAI211X21_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI211X21_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI211X21_P10_A_R_Z_F_011);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI211X21_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI211X21_P10_B_R_Z_F_011);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X21_P10_C_F_Z_R_101,`C12T28SOI_LR_OAI211X21_P10_C_R_Z_F_101);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X21_P10_C_F_Z_R_011,`C12T28SOI_LR_OAI211X21_P10_C_R_Z_F_011);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X21_P10_C_F_Z_R_111,`C12T28SOI_LR_OAI211X21_P10_C_R_Z_F_111);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X21_P10_D_F_Z_R_101,`C12T28SOI_LR_OAI211X21_P10_D_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X21_P10_D_F_Z_R_011,`C12T28SOI_LR_OAI211X21_P10_D_R_Z_F_011);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X21_P10_D_F_Z_R_111,`C12T28SOI_LR_OAI211X21_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OAI211X21_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI211X5_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI211X5_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI211X5_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X5_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X5_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X5_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X5_P10_C_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI211X5_P10_C_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI211X5_P10_C_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X5_P10_C_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X5_P10_C_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI211X5_P10_C_F_Z_R_111 0.1
`define C12T28SOI_LR_OAI211X5_P10_D_R_Z_F_101 0.1
`define C12T28SOI_LR_OAI211X5_P10_D_F_Z_R_101 0.1
`define C12T28SOI_LR_OAI211X5_P10_D_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI211X5_P10_D_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI211X5_P10_D_R_Z_F_111 0.1
`define C12T28SOI_LR_OAI211X5_P10_D_F_Z_R_111 0.1

module C12T28SOI_LR_OAI211X5_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C, D) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI211X5_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI211X5_P10_A_R_Z_F_011);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI211X5_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI211X5_P10_B_R_Z_F_011);
		if (A && !B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X5_P10_C_F_Z_R_101,`C12T28SOI_LR_OAI211X5_P10_C_R_Z_F_101);
		if (!A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X5_P10_C_F_Z_R_011,`C12T28SOI_LR_OAI211X5_P10_C_R_Z_F_011);
		if (A && B && D) (C -=> Z) = (`C12T28SOI_LR_OAI211X5_P10_C_F_Z_R_111,`C12T28SOI_LR_OAI211X5_P10_C_R_Z_F_111);
		if (A && !B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X5_P10_D_F_Z_R_101,`C12T28SOI_LR_OAI211X5_P10_D_R_Z_F_101);
		if (!A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X5_P10_D_F_Z_R_011,`C12T28SOI_LR_OAI211X5_P10_D_R_Z_F_011);
		if (A && B && C) (D -=> Z) = (`C12T28SOI_LR_OAI211X5_P10_D_F_Z_R_111,`C12T28SOI_LR_OAI211X5_P10_D_R_Z_F_111);


	endspecify

endmodule // C12T28SOI_LR_OAI211X5_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI21X11_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI21X11_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI21X11_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X11_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X11_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X11_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X11_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X11_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X11_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_OAI21X11_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_OAI21X11_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_OAI21X11_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_OAI21X11_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_OAI21X11_P10_A_F_Z_R_01,`C12T28SOI_LR_OAI21X11_P10_A_R_Z_F_01);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_OAI21X11_P10_B_F_Z_R_01,`C12T28SOI_LR_OAI21X11_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_OAI21X11_P10_C_F_Z_R_01,`C12T28SOI_LR_OAI21X11_P10_C_R_Z_F_01);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_OAI21X11_P10_C_F_Z_R_11,`C12T28SOI_LR_OAI21X11_P10_C_R_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_OAI21X11_P10_C_F_Z_R_10,`C12T28SOI_LR_OAI21X11_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OAI21X11_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI21X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI21X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI21X17_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X17_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X17_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X17_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X17_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X17_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X17_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_OAI21X17_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_OAI21X17_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_OAI21X17_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_OAI21X17_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_OAI21X17_P10_A_F_Z_R_01,`C12T28SOI_LR_OAI21X17_P10_A_R_Z_F_01);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_OAI21X17_P10_B_F_Z_R_01,`C12T28SOI_LR_OAI21X17_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_OAI21X17_P10_C_F_Z_R_01,`C12T28SOI_LR_OAI21X17_P10_C_R_Z_F_01);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_OAI21X17_P10_C_F_Z_R_11,`C12T28SOI_LR_OAI21X17_P10_C_R_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_OAI21X17_P10_C_F_Z_R_10,`C12T28SOI_LR_OAI21X17_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OAI21X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI21X23_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI21X23_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI21X23_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X23_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X23_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X23_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X23_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X23_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X23_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_OAI21X23_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_OAI21X23_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_OAI21X23_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_OAI21X23_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_OAI21X23_P10_A_F_Z_R_01,`C12T28SOI_LR_OAI21X23_P10_A_R_Z_F_01);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_OAI21X23_P10_B_F_Z_R_01,`C12T28SOI_LR_OAI21X23_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_OAI21X23_P10_C_F_Z_R_01,`C12T28SOI_LR_OAI21X23_P10_C_R_Z_F_01);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_OAI21X23_P10_C_F_Z_R_11,`C12T28SOI_LR_OAI21X23_P10_C_R_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_OAI21X23_P10_C_F_Z_R_10,`C12T28SOI_LR_OAI21X23_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OAI21X23_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI21X46_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI21X46_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI21X46_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X46_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X46_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X46_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X46_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X46_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X46_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_OAI21X46_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_OAI21X46_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_OAI21X46_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_OAI21X46_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_OAI21X46_P10_A_F_Z_R_01,`C12T28SOI_LR_OAI21X46_P10_A_R_Z_F_01);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_OAI21X46_P10_B_F_Z_R_01,`C12T28SOI_LR_OAI21X46_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_OAI21X46_P10_C_F_Z_R_01,`C12T28SOI_LR_OAI21X46_P10_C_R_Z_F_01);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_OAI21X46_P10_C_F_Z_R_11,`C12T28SOI_LR_OAI21X46_P10_C_R_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_OAI21X46_P10_C_F_Z_R_10,`C12T28SOI_LR_OAI21X46_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OAI21X46_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI21X5_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI21X5_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI21X5_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X5_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X5_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X5_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X5_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_OAI21X5_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_OAI21X5_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_OAI21X5_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_OAI21X5_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_OAI21X5_P10_C_F_Z_R_10 0.1

module C12T28SOI_LR_OAI21X5_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	or    U1 (INTERNAL2, A, B) ;
	and    U2 (INTERNAL1, INTERNAL2, C) ;
	not   #1 U3 (Z, INTERNAL1) ;



	specify

		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_OAI21X5_P10_A_F_Z_R_01,`C12T28SOI_LR_OAI21X5_P10_A_R_Z_F_01);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_OAI21X5_P10_B_F_Z_R_01,`C12T28SOI_LR_OAI21X5_P10_B_R_Z_F_01);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_OAI21X5_P10_C_F_Z_R_01,`C12T28SOI_LR_OAI21X5_P10_C_R_Z_F_01);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_OAI21X5_P10_C_F_Z_R_11,`C12T28SOI_LR_OAI21X5_P10_C_R_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_OAI21X5_P10_C_F_Z_R_10,`C12T28SOI_LR_OAI21X5_P10_C_R_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_OAI21X5_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI222X3_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI222X3_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01110 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01110 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01111 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01111 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01001 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01001 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01011 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01011 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01101 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01101 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_00110 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_00110 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_00101 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_00101 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_00111 0.1
`define C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_00111 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01110 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01110 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01111 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01111 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01001 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01001 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01011 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01011 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01101 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01101 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_00110 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_00110 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_00101 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_00101 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_00111 0.1
`define C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_00111 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_11010 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_11010 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_11011 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_11011 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_10001 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_10001 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_10011 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_10011 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_10010 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_10010 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_11001 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_11001 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_01001 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_01001 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_01011 0.1
`define C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_01011 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_11010 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_11010 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_11011 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_11011 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_10001 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_10001 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_10011 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_10011 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_10010 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_10010 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_11001 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_11001 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_01001 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_01001 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_01011 0.1
`define C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_01011 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_11100 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_11100 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_11110 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_11110 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_10010 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_10010 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_10110 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_10110 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_10100 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_10100 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_11010 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_11010 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_01100 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_01100 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_01110 0.1
`define C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_01110 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_11100 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_11100 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_11110 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_11110 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_10010 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_10010 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_10110 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_10110 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_10100 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_10100 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_11010 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_11010 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_01100 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_01100 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_01110 0.1
`define C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_01110 0.1

module C12T28SOI_LR_OAI222X3_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	or    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL3, C, D) ;
	or    U3 (INTERNAL4, E, F) ;
	and    U4 (INTERNAL1, INTERNAL2, INTERNAL3, INTERNAL4) ;
	not   #1 U5 (Z, INTERNAL1) ;



	specify

		if (!B && C && D && E && !F) (A -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01110,`C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01110);
		if (!B && C && D && E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01111,`C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01111);
		if (!B && C && !D && !E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01001,`C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01001);
		if (!B && C && !D && E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01011,`C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01011);
		if (!B && C && !D && E && !F) (A -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01010,`C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01010);
		if (!B && C && D && !E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_01101,`C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_01101);
		if (!B && !C && D && E && !F) (A -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_00110,`C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_00110);
		if (!B && !C && D && !E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_00101,`C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_00101);
		if (!B && !C && D && E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_A_F_Z_R_00111,`C12T28SOI_LR_OAI222X3_P10_A_R_Z_F_00111);
		if (!A && C && D && E && !F) (B -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01110,`C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01110);
		if (!A && C && D && E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01111,`C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01111);
		if (!A && C && !D && !E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01001,`C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01001);
		if (!A && C && !D && E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01011,`C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01011);
		if (!A && C && !D && E && !F) (B -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01010,`C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01010);
		if (!A && C && D && !E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_01101,`C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_01101);
		if (!A && !C && D && E && !F) (B -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_00110,`C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_00110);
		if (!A && !C && D && !E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_00101,`C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_00101);
		if (!A && !C && D && E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_B_F_Z_R_00111,`C12T28SOI_LR_OAI222X3_P10_B_R_Z_F_00111);
		if (A && B && !D && E && !F) (C -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_11010,`C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_11010);
		if (A && B && !D && E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_11011,`C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_11011);
		if (A && !B && !D && !E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_10001,`C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_10001);
		if (A && !B && !D && E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_10011,`C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_10011);
		if (A && !B && !D && E && !F) (C -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_10010,`C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_10010);
		if (A && B && !D && !E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_11001,`C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_11001);
		if (!A && B && !D && E && !F) (C -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_01010,`C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_01010);
		if (!A && B && !D && !E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_01001,`C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_01001);
		if (!A && B && !D && E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_C_F_Z_R_01011,`C12T28SOI_LR_OAI222X3_P10_C_R_Z_F_01011);
		if (A && B && !C && E && !F) (D -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_11010,`C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_11010);
		if (A && B && !C && E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_11011,`C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_11011);
		if (A && !B && !C && !E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_10001,`C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_10001);
		if (A && !B && !C && E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_10011,`C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_10011);
		if (A && !B && !C && E && !F) (D -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_10010,`C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_10010);
		if (A && B && !C && !E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_11001,`C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_11001);
		if (!A && B && !C && E && !F) (D -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_01010,`C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_01010);
		if (!A && B && !C && !E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_01001,`C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_01001);
		if (!A && B && !C && E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_D_F_Z_R_01011,`C12T28SOI_LR_OAI222X3_P10_D_R_Z_F_01011);
		if (A && B && C && !D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_11100,`C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_11100);
		if (A && B && C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_11110,`C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_11110);
		if (A && !B && !C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_10010,`C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_10010);
		if (A && !B && C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_10110,`C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_10110);
		if (A && !B && C && !D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_10100,`C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_10100);
		if (A && B && !C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_11010,`C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_11010);
		if (!A && B && C && !D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_01100,`C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_01100);
		if (!A && B && !C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_01010,`C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_01010);
		if (!A && B && C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_E_F_Z_R_01110,`C12T28SOI_LR_OAI222X3_P10_E_R_Z_F_01110);
		if (A && B && C && !D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_11100,`C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_11100);
		if (A && B && C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_11110,`C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_11110);
		if (A && !B && !C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_10010,`C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_10010);
		if (A && !B && C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_10110,`C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_10110);
		if (A && !B && C && !D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_10100,`C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_10100);
		if (A && B && !C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_11010,`C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_11010);
		if (!A && B && C && !D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_01100,`C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_01100);
		if (!A && B && !C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_01010,`C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_01010);
		if (!A && B && C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X3_P10_F_F_Z_R_01110,`C12T28SOI_LR_OAI222X3_P10_F_R_Z_F_01110);


	endspecify

endmodule // C12T28SOI_LR_OAI222X3_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI222X9_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI222X9_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01110 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01110 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01111 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01111 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01001 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01001 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01011 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01011 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01101 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01101 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_00110 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_00110 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_00101 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_00101 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_00111 0.1
`define C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_00111 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01110 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01110 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01111 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01111 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01001 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01001 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01011 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01011 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01101 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01101 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_00110 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_00110 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_00101 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_00101 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_00111 0.1
`define C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_00111 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_11010 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_11010 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_11011 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_11011 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_10001 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_10001 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_10011 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_10011 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_10010 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_10010 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_11001 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_11001 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_01001 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_01001 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_01011 0.1
`define C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_01011 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_11010 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_11010 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_11011 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_11011 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_10001 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_10001 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_10011 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_10011 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_10010 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_10010 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_11001 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_11001 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_01001 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_01001 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_01011 0.1
`define C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_01011 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_11100 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_11100 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_11110 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_11110 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_10010 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_10010 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_10110 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_10110 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_10100 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_10100 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_11010 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_11010 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_01100 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_01100 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_01110 0.1
`define C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_01110 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_11100 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_11100 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_11110 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_11110 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_10010 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_10010 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_10110 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_10110 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_10100 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_10100 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_11010 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_11010 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_01100 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_01100 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_01010 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_01110 0.1
`define C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_01110 0.1

module C12T28SOI_LR_OAI222X9_P10 (Z, A, B, C, D, E, F);

	output Z;
	input A;
	input B;
	input C;
	input D;
	input E;
	input F;

	or    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL3, C, D) ;
	or    U3 (INTERNAL4, E, F) ;
	and    U4 (INTERNAL1, INTERNAL2, INTERNAL3, INTERNAL4) ;
	not   #1 U5 (Z, INTERNAL1) ;



	specify

		if (!B && C && D && E && !F) (A -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01110,`C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01110);
		if (!B && C && D && E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01111,`C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01111);
		if (!B && C && !D && !E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01001,`C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01001);
		if (!B && C && !D && E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01011,`C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01011);
		if (!B && C && !D && E && !F) (A -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01010,`C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01010);
		if (!B && C && D && !E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_01101,`C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_01101);
		if (!B && !C && D && E && !F) (A -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_00110,`C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_00110);
		if (!B && !C && D && !E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_00101,`C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_00101);
		if (!B && !C && D && E && F) (A -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_A_F_Z_R_00111,`C12T28SOI_LR_OAI222X9_P10_A_R_Z_F_00111);
		if (!A && C && D && E && !F) (B -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01110,`C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01110);
		if (!A && C && D && E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01111,`C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01111);
		if (!A && C && !D && !E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01001,`C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01001);
		if (!A && C && !D && E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01011,`C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01011);
		if (!A && C && !D && E && !F) (B -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01010,`C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01010);
		if (!A && C && D && !E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_01101,`C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_01101);
		if (!A && !C && D && E && !F) (B -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_00110,`C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_00110);
		if (!A && !C && D && !E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_00101,`C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_00101);
		if (!A && !C && D && E && F) (B -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_B_F_Z_R_00111,`C12T28SOI_LR_OAI222X9_P10_B_R_Z_F_00111);
		if (A && B && !D && E && !F) (C -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_11010,`C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_11010);
		if (A && B && !D && E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_11011,`C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_11011);
		if (A && !B && !D && !E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_10001,`C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_10001);
		if (A && !B && !D && E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_10011,`C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_10011);
		if (A && !B && !D && E && !F) (C -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_10010,`C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_10010);
		if (A && B && !D && !E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_11001,`C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_11001);
		if (!A && B && !D && E && !F) (C -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_01010,`C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_01010);
		if (!A && B && !D && !E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_01001,`C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_01001);
		if (!A && B && !D && E && F) (C -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_C_F_Z_R_01011,`C12T28SOI_LR_OAI222X9_P10_C_R_Z_F_01011);
		if (A && B && !C && E && !F) (D -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_11010,`C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_11010);
		if (A && B && !C && E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_11011,`C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_11011);
		if (A && !B && !C && !E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_10001,`C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_10001);
		if (A && !B && !C && E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_10011,`C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_10011);
		if (A && !B && !C && E && !F) (D -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_10010,`C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_10010);
		if (A && B && !C && !E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_11001,`C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_11001);
		if (!A && B && !C && E && !F) (D -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_01010,`C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_01010);
		if (!A && B && !C && !E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_01001,`C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_01001);
		if (!A && B && !C && E && F) (D -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_D_F_Z_R_01011,`C12T28SOI_LR_OAI222X9_P10_D_R_Z_F_01011);
		if (A && B && C && !D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_11100,`C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_11100);
		if (A && B && C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_11110,`C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_11110);
		if (A && !B && !C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_10010,`C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_10010);
		if (A && !B && C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_10110,`C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_10110);
		if (A && !B && C && !D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_10100,`C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_10100);
		if (A && B && !C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_11010,`C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_11010);
		if (!A && B && C && !D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_01100,`C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_01100);
		if (!A && B && !C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_01010,`C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_01010);
		if (!A && B && C && D && !F) (E -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_E_F_Z_R_01110,`C12T28SOI_LR_OAI222X9_P10_E_R_Z_F_01110);
		if (A && B && C && !D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_11100,`C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_11100);
		if (A && B && C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_11110,`C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_11110);
		if (A && !B && !C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_10010,`C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_10010);
		if (A && !B && C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_10110,`C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_10110);
		if (A && !B && C && !D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_10100,`C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_10100);
		if (A && B && !C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_11010,`C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_11010);
		if (!A && B && C && !D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_01100,`C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_01100);
		if (!A && B && !C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_01010,`C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_01010);
		if (!A && B && C && D && !E) (F -=> Z) = (`C12T28SOI_LR_OAI222X9_P10_F_F_Z_R_01110,`C12T28SOI_LR_OAI222X9_P10_F_R_Z_F_01110);


	endspecify

endmodule // C12T28SOI_LR_OAI222X9_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI22X10_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI22X10_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI22X10_P10_A_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X10_P10_A_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X10_P10_A_R_Z_F_001 0.1
`define C12T28SOI_LR_OAI22X10_P10_A_F_Z_R_001 0.1
`define C12T28SOI_LR_OAI22X10_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI22X10_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI22X10_P10_B_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X10_P10_B_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X10_P10_B_R_Z_F_001 0.1
`define C12T28SOI_LR_OAI22X10_P10_B_F_Z_R_001 0.1
`define C12T28SOI_LR_OAI22X10_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI22X10_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI22X10_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_OAI22X10_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_OAI22X10_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X10_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X10_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_OAI22X10_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_OAI22X10_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_OAI22X10_P10_D_F_Z_R_100 0.1
`define C12T28SOI_LR_OAI22X10_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X10_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X10_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_OAI22X10_P10_D_F_Z_R_110 0.1

module C12T28SOI_LR_OAI22X10_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL3, C, D) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && !D) (A -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_A_F_Z_R_010,`C12T28SOI_LR_OAI22X10_P10_A_R_Z_F_010);
		if (!B && !C && D) (A -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_A_F_Z_R_001,`C12T28SOI_LR_OAI22X10_P10_A_R_Z_F_001);
		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI22X10_P10_A_R_Z_F_011);
		if (!A && C && !D) (B -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_B_F_Z_R_010,`C12T28SOI_LR_OAI22X10_P10_B_R_Z_F_010);
		if (!A && !C && D) (B -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_B_F_Z_R_001,`C12T28SOI_LR_OAI22X10_P10_B_R_Z_F_001);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI22X10_P10_B_R_Z_F_011);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_C_F_Z_R_100,`C12T28SOI_LR_OAI22X10_P10_C_R_Z_F_100);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_C_F_Z_R_010,`C12T28SOI_LR_OAI22X10_P10_C_R_Z_F_010);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_C_F_Z_R_110,`C12T28SOI_LR_OAI22X10_P10_C_R_Z_F_110);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_D_F_Z_R_100,`C12T28SOI_LR_OAI22X10_P10_D_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_D_F_Z_R_010,`C12T28SOI_LR_OAI22X10_P10_D_R_Z_F_010);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X10_P10_D_F_Z_R_110,`C12T28SOI_LR_OAI22X10_P10_D_R_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_OAI22X10_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI22X15_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI22X15_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI22X15_P10_A_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X15_P10_A_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X15_P10_A_R_Z_F_001 0.1
`define C12T28SOI_LR_OAI22X15_P10_A_F_Z_R_001 0.1
`define C12T28SOI_LR_OAI22X15_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI22X15_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI22X15_P10_B_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X15_P10_B_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X15_P10_B_R_Z_F_001 0.1
`define C12T28SOI_LR_OAI22X15_P10_B_F_Z_R_001 0.1
`define C12T28SOI_LR_OAI22X15_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI22X15_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI22X15_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_OAI22X15_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_OAI22X15_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X15_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X15_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_OAI22X15_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_OAI22X15_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_OAI22X15_P10_D_F_Z_R_100 0.1
`define C12T28SOI_LR_OAI22X15_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X15_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X15_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_OAI22X15_P10_D_F_Z_R_110 0.1

module C12T28SOI_LR_OAI22X15_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL3, C, D) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && !D) (A -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_A_F_Z_R_010,`C12T28SOI_LR_OAI22X15_P10_A_R_Z_F_010);
		if (!B && !C && D) (A -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_A_F_Z_R_001,`C12T28SOI_LR_OAI22X15_P10_A_R_Z_F_001);
		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI22X15_P10_A_R_Z_F_011);
		if (!A && C && !D) (B -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_B_F_Z_R_010,`C12T28SOI_LR_OAI22X15_P10_B_R_Z_F_010);
		if (!A && !C && D) (B -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_B_F_Z_R_001,`C12T28SOI_LR_OAI22X15_P10_B_R_Z_F_001);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI22X15_P10_B_R_Z_F_011);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_C_F_Z_R_100,`C12T28SOI_LR_OAI22X15_P10_C_R_Z_F_100);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_C_F_Z_R_010,`C12T28SOI_LR_OAI22X15_P10_C_R_Z_F_010);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_C_F_Z_R_110,`C12T28SOI_LR_OAI22X15_P10_C_R_Z_F_110);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_D_F_Z_R_100,`C12T28SOI_LR_OAI22X15_P10_D_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_D_F_Z_R_010,`C12T28SOI_LR_OAI22X15_P10_D_R_Z_F_010);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X15_P10_D_F_Z_R_110,`C12T28SOI_LR_OAI22X15_P10_D_R_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_OAI22X15_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI22X21_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI22X21_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI22X21_P10_A_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X21_P10_A_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X21_P10_A_R_Z_F_001 0.1
`define C12T28SOI_LR_OAI22X21_P10_A_F_Z_R_001 0.1
`define C12T28SOI_LR_OAI22X21_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI22X21_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI22X21_P10_B_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X21_P10_B_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X21_P10_B_R_Z_F_001 0.1
`define C12T28SOI_LR_OAI22X21_P10_B_F_Z_R_001 0.1
`define C12T28SOI_LR_OAI22X21_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI22X21_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI22X21_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_OAI22X21_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_OAI22X21_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X21_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X21_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_OAI22X21_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_OAI22X21_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_OAI22X21_P10_D_F_Z_R_100 0.1
`define C12T28SOI_LR_OAI22X21_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X21_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X21_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_OAI22X21_P10_D_F_Z_R_110 0.1

module C12T28SOI_LR_OAI22X21_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL3, C, D) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && !D) (A -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_A_F_Z_R_010,`C12T28SOI_LR_OAI22X21_P10_A_R_Z_F_010);
		if (!B && !C && D) (A -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_A_F_Z_R_001,`C12T28SOI_LR_OAI22X21_P10_A_R_Z_F_001);
		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI22X21_P10_A_R_Z_F_011);
		if (!A && C && !D) (B -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_B_F_Z_R_010,`C12T28SOI_LR_OAI22X21_P10_B_R_Z_F_010);
		if (!A && !C && D) (B -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_B_F_Z_R_001,`C12T28SOI_LR_OAI22X21_P10_B_R_Z_F_001);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI22X21_P10_B_R_Z_F_011);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_C_F_Z_R_100,`C12T28SOI_LR_OAI22X21_P10_C_R_Z_F_100);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_C_F_Z_R_010,`C12T28SOI_LR_OAI22X21_P10_C_R_Z_F_010);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_C_F_Z_R_110,`C12T28SOI_LR_OAI22X21_P10_C_R_Z_F_110);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_D_F_Z_R_100,`C12T28SOI_LR_OAI22X21_P10_D_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_D_F_Z_R_010,`C12T28SOI_LR_OAI22X21_P10_D_R_Z_F_010);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X21_P10_D_F_Z_R_110,`C12T28SOI_LR_OAI22X21_P10_D_R_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_OAI22X21_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI22X42_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI22X42_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI22X42_P10_A_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X42_P10_A_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X42_P10_A_R_Z_F_001 0.1
`define C12T28SOI_LR_OAI22X42_P10_A_F_Z_R_001 0.1
`define C12T28SOI_LR_OAI22X42_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI22X42_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI22X42_P10_B_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X42_P10_B_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X42_P10_B_R_Z_F_001 0.1
`define C12T28SOI_LR_OAI22X42_P10_B_F_Z_R_001 0.1
`define C12T28SOI_LR_OAI22X42_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI22X42_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI22X42_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_OAI22X42_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_OAI22X42_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X42_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X42_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_OAI22X42_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_OAI22X42_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_OAI22X42_P10_D_F_Z_R_100 0.1
`define C12T28SOI_LR_OAI22X42_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X42_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X42_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_OAI22X42_P10_D_F_Z_R_110 0.1

module C12T28SOI_LR_OAI22X42_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL3, C, D) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && !D) (A -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_A_F_Z_R_010,`C12T28SOI_LR_OAI22X42_P10_A_R_Z_F_010);
		if (!B && !C && D) (A -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_A_F_Z_R_001,`C12T28SOI_LR_OAI22X42_P10_A_R_Z_F_001);
		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI22X42_P10_A_R_Z_F_011);
		if (!A && C && !D) (B -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_B_F_Z_R_010,`C12T28SOI_LR_OAI22X42_P10_B_R_Z_F_010);
		if (!A && !C && D) (B -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_B_F_Z_R_001,`C12T28SOI_LR_OAI22X42_P10_B_R_Z_F_001);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI22X42_P10_B_R_Z_F_011);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_C_F_Z_R_100,`C12T28SOI_LR_OAI22X42_P10_C_R_Z_F_100);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_C_F_Z_R_010,`C12T28SOI_LR_OAI22X42_P10_C_R_Z_F_010);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_C_F_Z_R_110,`C12T28SOI_LR_OAI22X42_P10_C_R_Z_F_110);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_D_F_Z_R_100,`C12T28SOI_LR_OAI22X42_P10_D_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_D_F_Z_R_010,`C12T28SOI_LR_OAI22X42_P10_D_R_Z_F_010);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X42_P10_D_F_Z_R_110,`C12T28SOI_LR_OAI22X42_P10_D_R_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_OAI22X42_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OAI22X5_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OAI22X5_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OAI22X5_P10_A_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X5_P10_A_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X5_P10_A_R_Z_F_001 0.1
`define C12T28SOI_LR_OAI22X5_P10_A_F_Z_R_001 0.1
`define C12T28SOI_LR_OAI22X5_P10_A_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI22X5_P10_A_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI22X5_P10_B_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X5_P10_B_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X5_P10_B_R_Z_F_001 0.1
`define C12T28SOI_LR_OAI22X5_P10_B_F_Z_R_001 0.1
`define C12T28SOI_LR_OAI22X5_P10_B_R_Z_F_011 0.1
`define C12T28SOI_LR_OAI22X5_P10_B_F_Z_R_011 0.1
`define C12T28SOI_LR_OAI22X5_P10_C_R_Z_F_100 0.1
`define C12T28SOI_LR_OAI22X5_P10_C_F_Z_R_100 0.1
`define C12T28SOI_LR_OAI22X5_P10_C_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X5_P10_C_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X5_P10_C_R_Z_F_110 0.1
`define C12T28SOI_LR_OAI22X5_P10_C_F_Z_R_110 0.1
`define C12T28SOI_LR_OAI22X5_P10_D_R_Z_F_100 0.1
`define C12T28SOI_LR_OAI22X5_P10_D_F_Z_R_100 0.1
`define C12T28SOI_LR_OAI22X5_P10_D_R_Z_F_010 0.1
`define C12T28SOI_LR_OAI22X5_P10_D_F_Z_R_010 0.1
`define C12T28SOI_LR_OAI22X5_P10_D_R_Z_F_110 0.1
`define C12T28SOI_LR_OAI22X5_P10_D_F_Z_R_110 0.1

module C12T28SOI_LR_OAI22X5_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or    U1 (INTERNAL2, A, B) ;
	or    U2 (INTERNAL3, C, D) ;
	and    U3 (INTERNAL1, INTERNAL2, INTERNAL3) ;
	not   #1 U4 (Z, INTERNAL1) ;



	specify

		if (!B && C && !D) (A -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_A_F_Z_R_010,`C12T28SOI_LR_OAI22X5_P10_A_R_Z_F_010);
		if (!B && !C && D) (A -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_A_F_Z_R_001,`C12T28SOI_LR_OAI22X5_P10_A_R_Z_F_001);
		if (!B && C && D) (A -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_A_F_Z_R_011,`C12T28SOI_LR_OAI22X5_P10_A_R_Z_F_011);
		if (!A && C && !D) (B -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_B_F_Z_R_010,`C12T28SOI_LR_OAI22X5_P10_B_R_Z_F_010);
		if (!A && !C && D) (B -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_B_F_Z_R_001,`C12T28SOI_LR_OAI22X5_P10_B_R_Z_F_001);
		if (!A && C && D) (B -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_B_F_Z_R_011,`C12T28SOI_LR_OAI22X5_P10_B_R_Z_F_011);
		if (A && !B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_C_F_Z_R_100,`C12T28SOI_LR_OAI22X5_P10_C_R_Z_F_100);
		if (!A && B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_C_F_Z_R_010,`C12T28SOI_LR_OAI22X5_P10_C_R_Z_F_010);
		if (A && B && !D) (C -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_C_F_Z_R_110,`C12T28SOI_LR_OAI22X5_P10_C_R_Z_F_110);
		if (A && !B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_D_F_Z_R_100,`C12T28SOI_LR_OAI22X5_P10_D_R_Z_F_100);
		if (!A && B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_D_F_Z_R_010,`C12T28SOI_LR_OAI22X5_P10_D_R_Z_F_010);
		if (A && B && !C) (D -=> Z) = (`C12T28SOI_LR_OAI22X5_P10_D_F_Z_R_110,`C12T28SOI_LR_OAI22X5_P10_D_R_Z_F_110);


	endspecify

endmodule // C12T28SOI_LR_OAI22X5_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OR2ABX16_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OR2ABX16_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OR2ABX16_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_OR2ABX16_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_OR2ABX16_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_OR2ABX16_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_OR2ABX16_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LR_OR2ABX16_P10_A_F_Z_R_1,`C12T28SOI_LR_OR2ABX16_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LR_OR2ABX16_P10_B_F_Z_R_1,`C12T28SOI_LR_OR2ABX16_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_OR2ABX16_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OR2ABX24_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OR2ABX24_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OR2ABX24_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_OR2ABX24_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_OR2ABX24_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_OR2ABX24_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_OR2ABX24_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LR_OR2ABX24_P10_A_F_Z_R_1,`C12T28SOI_LR_OR2ABX24_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LR_OR2ABX24_P10_B_F_Z_R_1,`C12T28SOI_LR_OR2ABX24_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_OR2ABX24_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OR2ABX32_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OR2ABX32_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OR2ABX32_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_OR2ABX32_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_OR2ABX32_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_OR2ABX32_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_OR2ABX32_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LR_OR2ABX32_P10_A_F_Z_R_1,`C12T28SOI_LR_OR2ABX32_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LR_OR2ABX32_P10_B_F_Z_R_1,`C12T28SOI_LR_OR2ABX32_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_OR2ABX32_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OR2ABX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OR2ABX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OR2ABX8_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_OR2ABX8_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_OR2ABX8_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_OR2ABX8_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_OR2ABX8_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	and    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A -=> Z) = (`C12T28SOI_LR_OR2ABX8_P10_A_F_Z_R_1,`C12T28SOI_LR_OR2ABX8_P10_A_R_Z_F_1);
		if (A) (B -=> Z) = (`C12T28SOI_LR_OR2ABX8_P10_B_F_Z_R_1,`C12T28SOI_LR_OR2ABX8_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_OR2ABX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OR2X16_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OR2X16_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OR2X16_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_OR2X16_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_OR2X16_P10_B_R_Z_R_0 0.1
`define C12T28SOI_LR_OR2X16_P10_B_F_Z_F_0 0.1

module C12T28SOI_LR_OR2X16_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or   #1 U1 (Z, A, B) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_OR2X16_P10_A_R_Z_R_0,`C12T28SOI_LR_OR2X16_P10_A_F_Z_F_0);
		if (!A) (B +=> Z) = (`C12T28SOI_LR_OR2X16_P10_B_R_Z_R_0,`C12T28SOI_LR_OR2X16_P10_B_F_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_OR2X16_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OR2X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OR2X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OR2X33_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_OR2X33_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_OR2X33_P10_B_R_Z_R_0 0.1
`define C12T28SOI_LR_OR2X33_P10_B_F_Z_F_0 0.1

module C12T28SOI_LR_OR2X33_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or   #1 U1 (Z, A, B) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_OR2X33_P10_A_R_Z_R_0,`C12T28SOI_LR_OR2X33_P10_A_F_Z_F_0);
		if (!A) (B +=> Z) = (`C12T28SOI_LR_OR2X33_P10_B_R_Z_R_0,`C12T28SOI_LR_OR2X33_P10_B_F_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_OR2X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OR2X50_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OR2X50_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OR2X50_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_OR2X50_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_OR2X50_P10_B_R_Z_R_0 0.1
`define C12T28SOI_LR_OR2X50_P10_B_F_Z_F_0 0.1

module C12T28SOI_LR_OR2X50_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or   #1 U1 (Z, A, B) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_OR2X50_P10_A_R_Z_R_0,`C12T28SOI_LR_OR2X50_P10_A_F_Z_F_0);
		if (!A) (B +=> Z) = (`C12T28SOI_LR_OR2X50_P10_B_R_Z_R_0,`C12T28SOI_LR_OR2X50_P10_B_F_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_OR2X50_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OR2X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OR2X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OR2X8_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_OR2X8_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_OR2X8_P10_B_R_Z_R_0 0.1
`define C12T28SOI_LR_OR2X8_P10_B_F_Z_F_0 0.1

module C12T28SOI_LR_OR2X8_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	or   #1 U1 (Z, A, B) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_OR2X8_P10_A_R_Z_R_0,`C12T28SOI_LR_OR2X8_P10_A_F_Z_F_0);
		if (!A) (B +=> Z) = (`C12T28SOI_LR_OR2X8_P10_B_R_Z_R_0,`C12T28SOI_LR_OR2X8_P10_B_F_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_OR2X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OR4X20_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OR4X20_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OR4X20_P10_A_R_Z_R_000 0.1
`define C12T28SOI_LR_OR4X20_P10_A_F_Z_F_000 0.1
`define C12T28SOI_LR_OR4X20_P10_B_R_Z_R_000 0.1
`define C12T28SOI_LR_OR4X20_P10_B_F_Z_F_000 0.1
`define C12T28SOI_LR_OR4X20_P10_C_R_Z_R_000 0.1
`define C12T28SOI_LR_OR4X20_P10_C_F_Z_F_000 0.1
`define C12T28SOI_LR_OR4X20_P10_D_R_Z_R_000 0.1
`define C12T28SOI_LR_OR4X20_P10_D_F_Z_F_000 0.1

module C12T28SOI_LR_OR4X20_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or   #1 U1 (Z, A, B, C, D) ;



	specify

		if (!B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_OR4X20_P10_A_R_Z_R_000,`C12T28SOI_LR_OR4X20_P10_A_F_Z_F_000);
		if (!A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_OR4X20_P10_B_R_Z_R_000,`C12T28SOI_LR_OR4X20_P10_B_F_Z_F_000);
		if (!A && !B && !D) (C +=> Z) = (`C12T28SOI_LR_OR4X20_P10_C_R_Z_R_000,`C12T28SOI_LR_OR4X20_P10_C_F_Z_F_000);
		if (!A && !B && !C) (D +=> Z) = (`C12T28SOI_LR_OR4X20_P10_D_R_Z_R_000,`C12T28SOI_LR_OR4X20_P10_D_F_Z_F_000);


	endspecify

endmodule // C12T28SOI_LR_OR4X20_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_OR4X27_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_OR4X27_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_OR4X27_P10_A_R_Z_R_000 0.1
`define C12T28SOI_LR_OR4X27_P10_A_F_Z_F_000 0.1
`define C12T28SOI_LR_OR4X27_P10_B_R_Z_R_000 0.1
`define C12T28SOI_LR_OR4X27_P10_B_F_Z_F_000 0.1
`define C12T28SOI_LR_OR4X27_P10_C_R_Z_R_000 0.1
`define C12T28SOI_LR_OR4X27_P10_C_F_Z_F_000 0.1
`define C12T28SOI_LR_OR4X27_P10_D_R_Z_R_000 0.1
`define C12T28SOI_LR_OR4X27_P10_D_F_Z_F_000 0.1

module C12T28SOI_LR_OR4X27_P10 (Z, A, B, C, D);

	output Z;
	input A;
	input B;
	input C;
	input D;

	or   #1 U1 (Z, A, B, C, D) ;



	specify

		if (!B && !C && !D) (A +=> Z) = (`C12T28SOI_LR_OR4X27_P10_A_R_Z_R_000,`C12T28SOI_LR_OR4X27_P10_A_F_Z_F_000);
		if (!A && !C && !D) (B +=> Z) = (`C12T28SOI_LR_OR4X27_P10_B_R_Z_R_000,`C12T28SOI_LR_OR4X27_P10_B_F_Z_F_000);
		if (!A && !B && !D) (C +=> Z) = (`C12T28SOI_LR_OR4X27_P10_C_R_Z_R_000,`C12T28SOI_LR_OR4X27_P10_C_F_Z_F_000);
		if (!A && !B && !C) (D +=> Z) = (`C12T28SOI_LR_OR4X27_P10_D_R_Z_R_000,`C12T28SOI_LR_OR4X27_P10_D_F_Z_F_000);


	endspecify

endmodule // C12T28SOI_LR_OR4X27_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_PAO2X16_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_PAO2X16_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_PAO2X16_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X16_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X16_P10_A_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X16_P10_A_F_Z_F_10 0.1
`define C12T28SOI_LR_PAO2X16_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X16_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X16_P10_B_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X16_P10_B_F_Z_F_10 0.1
`define C12T28SOI_LR_PAO2X16_P10_P_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X16_P10_P_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X16_P10_P_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X16_P10_P_F_Z_F_10 0.1

module C12T28SOI_LR_PAO2X16_P10 (Z, A, B, P);

	output Z;
	input A;
	input B;
	input P;

	or    U1 (INTERNAL2, B, P) ;
	and    U2 (INTERNAL1, INTERNAL2, A) ;
	and    U3 (INTERNAL3, B, P) ;
	or   #1 U4 (Z, INTERNAL1, INTERNAL3) ;



	specify

		if (!B && P) (A +=> Z) = (`C12T28SOI_LR_PAO2X16_P10_A_R_Z_R_01,`C12T28SOI_LR_PAO2X16_P10_A_F_Z_F_01);
		if (B && !P) (A +=> Z) = (`C12T28SOI_LR_PAO2X16_P10_A_R_Z_R_10,`C12T28SOI_LR_PAO2X16_P10_A_F_Z_F_10);
		if (!A && P) (B +=> Z) = (`C12T28SOI_LR_PAO2X16_P10_B_R_Z_R_01,`C12T28SOI_LR_PAO2X16_P10_B_F_Z_F_01);
		if (A && !P) (B +=> Z) = (`C12T28SOI_LR_PAO2X16_P10_B_R_Z_R_10,`C12T28SOI_LR_PAO2X16_P10_B_F_Z_F_10);
		if (!A && B) (P +=> Z) = (`C12T28SOI_LR_PAO2X16_P10_P_R_Z_R_01,`C12T28SOI_LR_PAO2X16_P10_P_F_Z_F_01);
		if (A && !B) (P +=> Z) = (`C12T28SOI_LR_PAO2X16_P10_P_R_Z_R_10,`C12T28SOI_LR_PAO2X16_P10_P_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_PAO2X16_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_PAO2X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_PAO2X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_PAO2X25_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X25_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X25_P10_A_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X25_P10_A_F_Z_F_10 0.1
`define C12T28SOI_LR_PAO2X25_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X25_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X25_P10_B_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X25_P10_B_F_Z_F_10 0.1
`define C12T28SOI_LR_PAO2X25_P10_P_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X25_P10_P_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X25_P10_P_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X25_P10_P_F_Z_F_10 0.1

module C12T28SOI_LR_PAO2X25_P10 (Z, A, B, P);

	output Z;
	input A;
	input B;
	input P;

	or    U1 (INTERNAL2, B, P) ;
	and    U2 (INTERNAL1, INTERNAL2, A) ;
	and    U3 (INTERNAL3, B, P) ;
	or   #1 U4 (Z, INTERNAL1, INTERNAL3) ;



	specify

		if (!B && P) (A +=> Z) = (`C12T28SOI_LR_PAO2X25_P10_A_R_Z_R_01,`C12T28SOI_LR_PAO2X25_P10_A_F_Z_F_01);
		if (B && !P) (A +=> Z) = (`C12T28SOI_LR_PAO2X25_P10_A_R_Z_R_10,`C12T28SOI_LR_PAO2X25_P10_A_F_Z_F_10);
		if (!A && P) (B +=> Z) = (`C12T28SOI_LR_PAO2X25_P10_B_R_Z_R_01,`C12T28SOI_LR_PAO2X25_P10_B_F_Z_F_01);
		if (A && !P) (B +=> Z) = (`C12T28SOI_LR_PAO2X25_P10_B_R_Z_R_10,`C12T28SOI_LR_PAO2X25_P10_B_F_Z_F_10);
		if (!A && B) (P +=> Z) = (`C12T28SOI_LR_PAO2X25_P10_P_R_Z_R_01,`C12T28SOI_LR_PAO2X25_P10_P_F_Z_F_01);
		if (A && !B) (P +=> Z) = (`C12T28SOI_LR_PAO2X25_P10_P_R_Z_R_10,`C12T28SOI_LR_PAO2X25_P10_P_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_PAO2X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_PAO2X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_PAO2X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_PAO2X33_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X33_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X33_P10_A_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X33_P10_A_F_Z_F_10 0.1
`define C12T28SOI_LR_PAO2X33_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X33_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X33_P10_B_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X33_P10_B_F_Z_F_10 0.1
`define C12T28SOI_LR_PAO2X33_P10_P_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X33_P10_P_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X33_P10_P_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X33_P10_P_F_Z_F_10 0.1

module C12T28SOI_LR_PAO2X33_P10 (Z, A, B, P);

	output Z;
	input A;
	input B;
	input P;

	or    U1 (INTERNAL2, B, P) ;
	and    U2 (INTERNAL1, INTERNAL2, A) ;
	and    U3 (INTERNAL3, B, P) ;
	or   #1 U4 (Z, INTERNAL1, INTERNAL3) ;



	specify

		if (!B && P) (A +=> Z) = (`C12T28SOI_LR_PAO2X33_P10_A_R_Z_R_01,`C12T28SOI_LR_PAO2X33_P10_A_F_Z_F_01);
		if (B && !P) (A +=> Z) = (`C12T28SOI_LR_PAO2X33_P10_A_R_Z_R_10,`C12T28SOI_LR_PAO2X33_P10_A_F_Z_F_10);
		if (!A && P) (B +=> Z) = (`C12T28SOI_LR_PAO2X33_P10_B_R_Z_R_01,`C12T28SOI_LR_PAO2X33_P10_B_F_Z_F_01);
		if (A && !P) (B +=> Z) = (`C12T28SOI_LR_PAO2X33_P10_B_R_Z_R_10,`C12T28SOI_LR_PAO2X33_P10_B_F_Z_F_10);
		if (!A && B) (P +=> Z) = (`C12T28SOI_LR_PAO2X33_P10_P_R_Z_R_01,`C12T28SOI_LR_PAO2X33_P10_P_F_Z_F_01);
		if (A && !B) (P +=> Z) = (`C12T28SOI_LR_PAO2X33_P10_P_R_Z_R_10,`C12T28SOI_LR_PAO2X33_P10_P_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_PAO2X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_PAO2X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_PAO2X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_PAO2X8_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X8_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X8_P10_A_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X8_P10_A_F_Z_F_10 0.1
`define C12T28SOI_LR_PAO2X8_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X8_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X8_P10_B_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X8_P10_B_F_Z_F_10 0.1
`define C12T28SOI_LR_PAO2X8_P10_P_R_Z_R_01 0.1
`define C12T28SOI_LR_PAO2X8_P10_P_F_Z_F_01 0.1
`define C12T28SOI_LR_PAO2X8_P10_P_R_Z_R_10 0.1
`define C12T28SOI_LR_PAO2X8_P10_P_F_Z_F_10 0.1

module C12T28SOI_LR_PAO2X8_P10 (Z, A, B, P);

	output Z;
	input A;
	input B;
	input P;

	or    U1 (INTERNAL2, B, P) ;
	and    U2 (INTERNAL1, INTERNAL2, A) ;
	and    U3 (INTERNAL3, B, P) ;
	or   #1 U4 (Z, INTERNAL1, INTERNAL3) ;



	specify

		if (!B && P) (A +=> Z) = (`C12T28SOI_LR_PAO2X8_P10_A_R_Z_R_01,`C12T28SOI_LR_PAO2X8_P10_A_F_Z_F_01);
		if (B && !P) (A +=> Z) = (`C12T28SOI_LR_PAO2X8_P10_A_R_Z_R_10,`C12T28SOI_LR_PAO2X8_P10_A_F_Z_F_10);
		if (!A && P) (B +=> Z) = (`C12T28SOI_LR_PAO2X8_P10_B_R_Z_R_01,`C12T28SOI_LR_PAO2X8_P10_B_F_Z_F_01);
		if (A && !P) (B +=> Z) = (`C12T28SOI_LR_PAO2X8_P10_B_R_Z_R_10,`C12T28SOI_LR_PAO2X8_P10_B_F_Z_F_10);
		if (!A && B) (P +=> Z) = (`C12T28SOI_LR_PAO2X8_P10_P_R_Z_R_01,`C12T28SOI_LR_PAO2X8_P10_P_F_Z_F_01);
		if (A && !B) (P +=> Z) = (`C12T28SOI_LR_PAO2X8_P10_P_R_Z_R_10,`C12T28SOI_LR_PAO2X8_P10_P_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_PAO2X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPHRQNX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPHRQNX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPHRQNX17_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPHRQNX17_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPHRQNX17_P10_RN_F_QN_R 0.1
`define C12T28SOI_LR_SDFPHRQNX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPHRQNX17_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPHRQNX17_P10 (QN,  D, E, CP, RN, TI, TE);

	output QN;
	input CP;
	input RN;
	input TE;
	input TI;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U4 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U4 (QN, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DETEX, dD, dE, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DETEXAND_TETI, AND_DETEX, AND_TETI) ;
	and    X5 (AND_ERN, dE, dRN) ;
	and    X6 (AND_RNTE, dRN, dTE) ;
	or    X7 (OR_AND_ERNAND_RNTE, AND_ERN, AND_RNTE) ;
	not    X8 (DX, dD) ;
	and    X9 (AND_DXERNTI, DX, dE, dRN, dTI) ;
	not    X10 (TIX, dTI) ;
	and    X11 (AND_DERNTIX, dD, dE, dRN, TIX) ;
	or    X12 (OR_AND_DXERNTIAND_DERNTIX, AND_DXERNTI, AND_DERNTIX) ;
	and    X13 (AND_DXRNTI, DX, dRN, dTI) ;
	and    X14 (AND_DRNTIX, dD, dRN, TIX) ;
	not    X15 (EX, dE) ;
	and    X16 (AND_EXRN, EX, dRN) ;
	or    X17 (OR_AND_DXRNTIAND_DRNTIXAND_EXRN, AND_DXRNTI, AND_DRNTIX, AND_EXRN) ;
	and    X18 (AND_RNTEX, dRN, TEX) ;
	and    X19 (AND_ERNTEX, dE, dRN, TEX) ;

        and  X20 (DE_, dD, dE);
        not X25 (QX_, QN);
     and  X21 (QE_, QX_, EX); 
    or  X22 (DEor_, DE_, QE_);
   xor  X23 (D_orTI, DEor_, dTI);
   and  X24 (AND_D_orTI_RN, D_orTI, RN);

        xor    X26 (Y, dD,IQ) ;
        and    X27 (AND_RNTEXY ,dRN,TEX,Y) ;





	specify


      (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPHRQNX17_P10_CP_R_QN_R, `C12T28SOI_LR_SDFPHRQNX17_P10_CP_R_QN_F);
      (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LR_SDFPHRQNX17_P10_RN_F_QN_R,`C12T28SOI_LR_SDFPHRQNX17_P10_RN_F_QN_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPHRQNX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPHRQNX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQNX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_SDFPHRQNX17_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX17_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_SDFPHRQNX17_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQNX17_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
                $setuphold(posedge CP,posedge TE, `C12T28SOI_LR_SDFPHRQNX17_P10_TE_CP_SETUP_posedge_posedge , `C12T28SOI_LR_SDFPHRQNX17_P10_TE_CP_HOLD_posedge_posedge,NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
                $setuphold(posedge CP,negedge TE, `C12T28SOI_LR_SDFPHRQNX17_P10_TE_CP_SETUP_negedge_posedge ,`C12T28SOI_LR_SDFPHRQNX17_P10_TE_CP_HOLD_negedge_posedge, NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPHRQNX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPHRQNX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQNX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPHRQNX17_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX17_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DETEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPHRQNX17_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQNX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQNX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQNX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQNX17_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPHRQNX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPHRQNX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPHRQNX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPHRQNX33_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPHRQNX33_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPHRQNX33_P10_RN_F_QN_R 0.1
`define C12T28SOI_LR_SDFPHRQNX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPHRQNX33_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPHRQNX33_P10 (QN,  D, E, CP, RN, TI, TE);

	output QN;
	input CP;
	input RN;
	input TE;
	input TI;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U4 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U4 (QN, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DETEX, dD, dE, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DETEXAND_TETI, AND_DETEX, AND_TETI) ;
	and    X5 (AND_ERN, dE, dRN) ;
	and    X6 (AND_RNTE, dRN, dTE) ;
	or    X7 (OR_AND_ERNAND_RNTE, AND_ERN, AND_RNTE) ;
	not    X8 (DX, dD) ;
	and    X9 (AND_DXERNTI, DX, dE, dRN, dTI) ;
	not    X10 (TIX, dTI) ;
	and    X11 (AND_DERNTIX, dD, dE, dRN, TIX) ;
	or    X12 (OR_AND_DXERNTIAND_DERNTIX, AND_DXERNTI, AND_DERNTIX) ;
	and    X13 (AND_DXRNTI, DX, dRN, dTI) ;
	and    X14 (AND_DRNTIX, dD, dRN, TIX) ;
	not    X15 (EX, dE) ;
	and    X16 (AND_EXRN, EX, dRN) ;
	or    X17 (OR_AND_DXRNTIAND_DRNTIXAND_EXRN, AND_DXRNTI, AND_DRNTIX, AND_EXRN) ;
	and    X18 (AND_RNTEX, dRN, TEX) ;
	and    X19 (AND_ERNTEX, dE, dRN, TEX) ;

        and  X20 (DE_, dD, dE);
        not X25 (QX_, QN);
     and  X21 (QE_, QX_, EX); 
    or  X22 (DEor_, DE_, QE_);
   xor  X23 (D_orTI, DEor_, dTI);
   and  X24 (AND_D_orTI_RN, D_orTI, RN);

        xor    X26 (Y, dD,IQ) ;
        and    X27 (AND_RNTEXY ,dRN,TEX,Y) ;





	specify


      (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPHRQNX33_P10_CP_R_QN_R, `C12T28SOI_LR_SDFPHRQNX33_P10_CP_R_QN_F);
      (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LR_SDFPHRQNX33_P10_RN_F_QN_R,`C12T28SOI_LR_SDFPHRQNX33_P10_RN_F_QN_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPHRQNX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPHRQNX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQNX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_SDFPHRQNX33_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX33_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_SDFPHRQNX33_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQNX33_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
                $setuphold(posedge CP,posedge TE, `C12T28SOI_LR_SDFPHRQNX33_P10_TE_CP_SETUP_posedge_posedge , `C12T28SOI_LR_SDFPHRQNX33_P10_TE_CP_HOLD_posedge_posedge,NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
                $setuphold(posedge CP,negedge TE, `C12T28SOI_LR_SDFPHRQNX33_P10_TE_CP_SETUP_negedge_posedge ,`C12T28SOI_LR_SDFPHRQNX33_P10_TE_CP_HOLD_negedge_posedge, NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPHRQNX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPHRQNX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQNX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPHRQNX33_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX33_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DETEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPHRQNX33_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQNX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQNX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQNX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQNX33_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPHRQNX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPHRQNX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPHRQNX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_R_QN_R 0.1
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_R_QN_F 0.1
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_RN_F_QN_R 0.1
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_RN_PWL 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_PWH_state_1 0.01

module C12T28SOI_LRHF_SDFPHRQNX4_P10 (QN,  D, E, CP, RN, TI, TE);

	output QN;
	input CP;
	input RN;
	input TE;
	input TI;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U4 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U4 (QN, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DETEX, dD, dE, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DETEXAND_TETI, AND_DETEX, AND_TETI) ;
	and    X5 (AND_ERN, dE, dRN) ;
	and    X6 (AND_RNTE, dRN, dTE) ;
	or    X7 (OR_AND_ERNAND_RNTE, AND_ERN, AND_RNTE) ;
	not    X8 (DX, dD) ;
	and    X9 (AND_DXERNTI, DX, dE, dRN, dTI) ;
	not    X10 (TIX, dTI) ;
	and    X11 (AND_DERNTIX, dD, dE, dRN, TIX) ;
	or    X12 (OR_AND_DXERNTIAND_DERNTIX, AND_DXERNTI, AND_DERNTIX) ;
	and    X13 (AND_DXRNTI, DX, dRN, dTI) ;
	and    X14 (AND_DRNTIX, dD, dRN, TIX) ;
	not    X15 (EX, dE) ;
	and    X16 (AND_EXRN, EX, dRN) ;
	or    X17 (OR_AND_DXRNTIAND_DRNTIXAND_EXRN, AND_DXRNTI, AND_DRNTIX, AND_EXRN) ;
	and    X18 (AND_RNTEX, dRN, TEX) ;
	and    X19 (AND_ERNTEX, dE, dRN, TEX) ;

        and  X20 (DE_, dD, dE);
        not X25 (QX_, QN);
     and  X21 (QE_, QX_, EX); 
    or  X22 (DEor_, DE_, QE_);
   xor  X23 (D_orTI, DEor_, dTI);
   and  X24 (AND_D_orTI_RN, D_orTI, RN);

        xor    X26 (Y, dD,IQ) ;
        and    X27 (AND_RNTEXY ,dRN,TEX,Y) ;





	specify


      (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_R_QN_R, `C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_R_QN_F);
      (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LRHF_SDFPHRQNX4_P10_RN_F_QN_R,`C12T28SOI_LRHF_SDFPHRQNX4_P10_RN_F_QN_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPHRQNX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPHRQNX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPHRQNX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPHRQNX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LRHF_SDFPHRQNX4_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPHRQNX4_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LRHF_SDFPHRQNX4_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPHRQNX4_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
                $setuphold(posedge CP,posedge TE, `C12T28SOI_LRHF_SDFPHRQNX4_P10_TE_CP_SETUP_posedge_posedge , `C12T28SOI_LRHF_SDFPHRQNX4_P10_TE_CP_HOLD_posedge_posedge,NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
                $setuphold(posedge CP,negedge TE, `C12T28SOI_LRHF_SDFPHRQNX4_P10_TE_CP_SETUP_negedge_posedge ,`C12T28SOI_LRHF_SDFPHRQNX4_P10_TE_CP_HOLD_negedge_posedge, NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPHRQNX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPHRQNX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPHRQNX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPHRQNX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LRHF_SDFPHRQNX4_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LRHF_SDFPHRQNX4_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DETEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LRHF_SDFPHRQNX4_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_ERNTEX, `C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_ERNTEX, `C12T28SOI_LRHF_SDFPHRQNX4_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPHRQNX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPHRQNX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPHRQNX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPHRQNX8_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPHRQNX8_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPHRQNX8_P10_RN_F_QN_R 0.1
`define C12T28SOI_LR_SDFPHRQNX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPHRQNX8_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPHRQNX8_P10 (QN,  D, E, CP, RN, TI, TE);

	output QN;
	input CP;
	input RN;
	input TE;
	input TI;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U4 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U4 (QN, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DETEX, dD, dE, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DETEXAND_TETI, AND_DETEX, AND_TETI) ;
	and    X5 (AND_ERN, dE, dRN) ;
	and    X6 (AND_RNTE, dRN, dTE) ;
	or    X7 (OR_AND_ERNAND_RNTE, AND_ERN, AND_RNTE) ;
	not    X8 (DX, dD) ;
	and    X9 (AND_DXERNTI, DX, dE, dRN, dTI) ;
	not    X10 (TIX, dTI) ;
	and    X11 (AND_DERNTIX, dD, dE, dRN, TIX) ;
	or    X12 (OR_AND_DXERNTIAND_DERNTIX, AND_DXERNTI, AND_DERNTIX) ;
	and    X13 (AND_DXRNTI, DX, dRN, dTI) ;
	and    X14 (AND_DRNTIX, dD, dRN, TIX) ;
	not    X15 (EX, dE) ;
	and    X16 (AND_EXRN, EX, dRN) ;
	or    X17 (OR_AND_DXRNTIAND_DRNTIXAND_EXRN, AND_DXRNTI, AND_DRNTIX, AND_EXRN) ;
	and    X18 (AND_RNTEX, dRN, TEX) ;
	and    X19 (AND_ERNTEX, dE, dRN, TEX) ;

        and  X20 (DE_, dD, dE);
        not X25 (QX_, QN);
     and  X21 (QE_, QX_, EX); 
    or  X22 (DEor_, DE_, QE_);
   xor  X23 (D_orTI, DEor_, dTI);
   and  X24 (AND_D_orTI_RN, D_orTI, RN);

        xor    X26 (Y, dD,IQ) ;
        and    X27 (AND_RNTEXY ,dRN,TEX,Y) ;





	specify


      (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPHRQNX8_P10_CP_R_QN_R, `C12T28SOI_LR_SDFPHRQNX8_P10_CP_R_QN_F);
      (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LR_SDFPHRQNX8_P10_RN_F_QN_R,`C12T28SOI_LR_SDFPHRQNX8_P10_RN_F_QN_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPHRQNX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPHRQNX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQNX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_SDFPHRQNX8_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX8_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_SDFPHRQNX8_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQNX8_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
                $setuphold(posedge CP,posedge TE, `C12T28SOI_LR_SDFPHRQNX8_P10_TE_CP_SETUP_posedge_posedge , `C12T28SOI_LR_SDFPHRQNX8_P10_TE_CP_HOLD_posedge_posedge,NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
                $setuphold(posedge CP,negedge TE, `C12T28SOI_LR_SDFPHRQNX8_P10_TE_CP_SETUP_negedge_posedge ,`C12T28SOI_LR_SDFPHRQNX8_P10_TE_CP_HOLD_negedge_posedge, NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPHRQNX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPHRQNX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQNX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPHRQNX8_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPHRQNX8_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DETEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPHRQNX8_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQNX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQNX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQNX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQNX8_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPHRQNX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPHRQX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPHRQX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPHRQX17_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPHRQX17_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPHRQX17_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_SDFPHRQX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPHRQX17_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPHRQX17_P10 (Q,  D, E, CP, RN, TI, TE);

	output Q;
	input CP;
	input RN;
	input TE;
	input TI;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U4 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U4 (Q, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DETEX, dD, dE, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DETEXAND_TETI, AND_DETEX, AND_TETI) ;
	and    X5 (AND_ERN, dE, dRN) ;
	and    X6 (AND_RNTE, dRN, dTE) ;
	or    X7 (OR_AND_ERNAND_RNTE, AND_ERN, AND_RNTE) ;
	not    X8 (DX, dD) ;
	and    X9 (AND_DXERNTI, DX, dE, dRN, dTI) ;
	not    X10 (TIX, dTI) ;
	and    X11 (AND_DERNTIX, dD, dE, dRN, TIX) ;
	or    X12 (OR_AND_DXERNTIAND_DERNTIX, AND_DXERNTI, AND_DERNTIX) ;
	and    X13 (AND_DXRNTI, DX, dRN, dTI) ;
	and    X14 (AND_DRNTIX, dD, dRN, TIX) ;
	not    X15 (EX, dE) ;
	and    X16 (AND_EXRN, EX, dRN) ;
	or    X17 (OR_AND_DXRNTIAND_DRNTIXAND_EXRN, AND_DXRNTI, AND_DRNTIX, AND_EXRN) ;
	and    X18 (AND_RNTEX, dRN, TEX) ;
	and    X19 (AND_ERNTEX, dE, dRN, TEX) ;

   and  X20 (DE_, dD, dE);
   and  X21 (QE_, Q, EX);
    or  X22 (DEor_, DE_, QE_);
   xor  X23 (D_orTI, DEor_, dTI);
   and  X24 (AND_D_orTI_RN, D_orTI, RN);

        xor    X26 (Y, dD,IQ) ;
        and    X27 (AND_RNTEXY ,dRN,TEX,Y) ;



	specify

      (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPHRQX17_P10_CP_R_Q_R, `C12T28SOI_LR_SDFPHRQX17_P10_CP_R_Q_F);
      (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_SDFPHRQX17_P10_RN_F_Q_F,`C12T28SOI_LR_SDFPHRQX17_P10_RN_F_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPHRQX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPHRQX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_SDFPHRQX17_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQX17_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_SDFPHRQX17_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQX17_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP,posedge TE, `C12T28SOI_LR_SDFPHRQX17_P10_TE_CP_SETUP_posedge_posedge , `C12T28SOI_LR_SDFPHRQX17_P10_TE_CP_HOLD_posedge_posedge,NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP,negedge TE, `C12T28SOI_LR_SDFPHRQX17_P10_TE_CP_SETUP_negedge_posedge ,`C12T28SOI_LR_SDFPHRQX17_P10_TE_CP_HOLD_negedge_posedge, NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPHRQX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPHRQX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPHRQX17_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPHRQX17_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DETEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPHRQX17_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQX17_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPHRQX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPHRQX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPHRQX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPHRQX33_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPHRQX33_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPHRQX33_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_SDFPHRQX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPHRQX33_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPHRQX33_P10 (Q,  D, E, CP, RN, TI, TE);

	output Q;
	input CP;
	input RN;
	input TE;
	input TI;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U4 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U4 (Q, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DETEX, dD, dE, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DETEXAND_TETI, AND_DETEX, AND_TETI) ;
	and    X5 (AND_ERN, dE, dRN) ;
	and    X6 (AND_RNTE, dRN, dTE) ;
	or    X7 (OR_AND_ERNAND_RNTE, AND_ERN, AND_RNTE) ;
	not    X8 (DX, dD) ;
	and    X9 (AND_DXERNTI, DX, dE, dRN, dTI) ;
	not    X10 (TIX, dTI) ;
	and    X11 (AND_DERNTIX, dD, dE, dRN, TIX) ;
	or    X12 (OR_AND_DXERNTIAND_DERNTIX, AND_DXERNTI, AND_DERNTIX) ;
	and    X13 (AND_DXRNTI, DX, dRN, dTI) ;
	and    X14 (AND_DRNTIX, dD, dRN, TIX) ;
	not    X15 (EX, dE) ;
	and    X16 (AND_EXRN, EX, dRN) ;
	or    X17 (OR_AND_DXRNTIAND_DRNTIXAND_EXRN, AND_DXRNTI, AND_DRNTIX, AND_EXRN) ;
	and    X18 (AND_RNTEX, dRN, TEX) ;
	and    X19 (AND_ERNTEX, dE, dRN, TEX) ;

   and  X20 (DE_, dD, dE);
   and  X21 (QE_, Q, EX);
    or  X22 (DEor_, DE_, QE_);
   xor  X23 (D_orTI, DEor_, dTI);
   and  X24 (AND_D_orTI_RN, D_orTI, RN);

        xor    X26 (Y, dD,IQ) ;
        and    X27 (AND_RNTEXY ,dRN,TEX,Y) ;



	specify

      (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPHRQX33_P10_CP_R_Q_R, `C12T28SOI_LR_SDFPHRQX33_P10_CP_R_Q_F);
      (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_SDFPHRQX33_P10_RN_F_Q_F,`C12T28SOI_LR_SDFPHRQX33_P10_RN_F_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPHRQX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPHRQX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_SDFPHRQX33_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQX33_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_SDFPHRQX33_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQX33_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP,posedge TE, `C12T28SOI_LR_SDFPHRQX33_P10_TE_CP_SETUP_posedge_posedge , `C12T28SOI_LR_SDFPHRQX33_P10_TE_CP_HOLD_posedge_posedge,NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP,negedge TE, `C12T28SOI_LR_SDFPHRQX33_P10_TE_CP_SETUP_negedge_posedge ,`C12T28SOI_LR_SDFPHRQX33_P10_TE_CP_HOLD_negedge_posedge, NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPHRQX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPHRQX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPHRQX33_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPHRQX33_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DETEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPHRQX33_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQX33_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPHRQX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPHRQX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPHRQX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPHRQX4_P10_CP_R_Q_R 0.1
`define C12T28SOI_LRHF_SDFPHRQX4_P10_CP_R_Q_F 0.1
`define C12T28SOI_LRHF_SDFPHRQX4_P10_RN_F_Q_F 0.1
`define C12T28SOI_LRHF_SDFPHRQX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_RN_PWL 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPHRQX4_P10_CP_PWH_state_1 0.01

module C12T28SOI_LRHF_SDFPHRQX4_P10 (Q,  D, E, CP, RN, TI, TE);

	output Q;
	input CP;
	input RN;
	input TE;
	input TI;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U4 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U4 (Q, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DETEX, dD, dE, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DETEXAND_TETI, AND_DETEX, AND_TETI) ;
	and    X5 (AND_ERN, dE, dRN) ;
	and    X6 (AND_RNTE, dRN, dTE) ;
	or    X7 (OR_AND_ERNAND_RNTE, AND_ERN, AND_RNTE) ;
	not    X8 (DX, dD) ;
	and    X9 (AND_DXERNTI, DX, dE, dRN, dTI) ;
	not    X10 (TIX, dTI) ;
	and    X11 (AND_DERNTIX, dD, dE, dRN, TIX) ;
	or    X12 (OR_AND_DXERNTIAND_DERNTIX, AND_DXERNTI, AND_DERNTIX) ;
	and    X13 (AND_DXRNTI, DX, dRN, dTI) ;
	and    X14 (AND_DRNTIX, dD, dRN, TIX) ;
	not    X15 (EX, dE) ;
	and    X16 (AND_EXRN, EX, dRN) ;
	or    X17 (OR_AND_DXRNTIAND_DRNTIXAND_EXRN, AND_DXRNTI, AND_DRNTIX, AND_EXRN) ;
	and    X18 (AND_RNTEX, dRN, TEX) ;
	and    X19 (AND_ERNTEX, dE, dRN, TEX) ;

   and  X20 (DE_, dD, dE);
   and  X21 (QE_, Q, EX);
    or  X22 (DEor_, DE_, QE_);
   xor  X23 (D_orTI, DEor_, dTI);
   and  X24 (AND_D_orTI_RN, D_orTI, RN);

        xor    X26 (Y, dD,IQ) ;
        and    X27 (AND_RNTEXY ,dRN,TEX,Y) ;



	specify

      (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPHRQX4_P10_CP_R_Q_R, `C12T28SOI_LRHF_SDFPHRQX4_P10_CP_R_Q_F);
      (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LRHF_SDFPHRQX4_P10_RN_F_Q_F,`C12T28SOI_LRHF_SDFPHRQX4_P10_RN_F_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPHRQX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPHRQX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPHRQX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPHRQX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LRHF_SDFPHRQX4_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPHRQX4_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LRHF_SDFPHRQX4_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPHRQX4_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP,posedge TE, `C12T28SOI_LRHF_SDFPHRQX4_P10_TE_CP_SETUP_posedge_posedge , `C12T28SOI_LRHF_SDFPHRQX4_P10_TE_CP_HOLD_posedge_posedge,NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP,negedge TE, `C12T28SOI_LRHF_SDFPHRQX4_P10_TE_CP_SETUP_negedge_posedge ,`C12T28SOI_LRHF_SDFPHRQX4_P10_TE_CP_HOLD_negedge_posedge, NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPHRQX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPHRQX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPHRQX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPHRQX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LRHF_SDFPHRQX4_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LRHF_SDFPHRQX4_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DETEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LRHF_SDFPHRQX4_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPHRQX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_ERNTEX, `C12T28SOI_LRHF_SDFPHRQX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPHRQX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_ERNTEX, `C12T28SOI_LRHF_SDFPHRQX4_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPHRQX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPHRQX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPHRQX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPHRQX8_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPHRQX8_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPHRQX8_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_SDFPHRQX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_E_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_E_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_E_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_E_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPHRQX8_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPHRQX8_P10 (Q,  D, E, CP, RN, TI, TE);

	output Q;
	input CP;
	input RN;
	input TE;
	input TI;
	input E;
	input D;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, D, E) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U4 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (D1, IQ, dD, dE) ;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U2 (INTERNAL1, D1, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U3 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U4 (Q, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DETEX, dD, dE, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DETEXAND_TETI, AND_DETEX, AND_TETI) ;
	and    X5 (AND_ERN, dE, dRN) ;
	and    X6 (AND_RNTE, dRN, dTE) ;
	or    X7 (OR_AND_ERNAND_RNTE, AND_ERN, AND_RNTE) ;
	not    X8 (DX, dD) ;
	and    X9 (AND_DXERNTI, DX, dE, dRN, dTI) ;
	not    X10 (TIX, dTI) ;
	and    X11 (AND_DERNTIX, dD, dE, dRN, TIX) ;
	or    X12 (OR_AND_DXERNTIAND_DERNTIX, AND_DXERNTI, AND_DERNTIX) ;
	and    X13 (AND_DXRNTI, DX, dRN, dTI) ;
	and    X14 (AND_DRNTIX, dD, dRN, TIX) ;
	not    X15 (EX, dE) ;
	and    X16 (AND_EXRN, EX, dRN) ;
	or    X17 (OR_AND_DXRNTIAND_DRNTIXAND_EXRN, AND_DXRNTI, AND_DRNTIX, AND_EXRN) ;
	and    X18 (AND_RNTEX, dRN, TEX) ;
	and    X19 (AND_ERNTEX, dE, dRN, TEX) ;

   and  X20 (DE_, dD, dE);
   and  X21 (QE_, Q, EX);
    or  X22 (DEor_, DE_, QE_);
   xor  X23 (D_orTI, DEor_, dTI);
   and  X24 (AND_D_orTI_RN, D_orTI, RN);

        xor    X26 (Y, dD,IQ) ;
        and    X27 (AND_RNTEXY ,dRN,TEX,Y) ;



	specify

      (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPHRQX8_P10_CP_R_Q_R, `C12T28SOI_LR_SDFPHRQX8_P10_CP_R_Q_F);
      (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_SDFPHRQX8_P10_RN_F_Q_F,`C12T28SOI_LR_SDFPHRQX8_P10_RN_F_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPHRQX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPHRQX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_ERNTEX, dCP, dD);
		$setuphold(posedge CP, posedge E, `C12T28SOI_LR_SDFPHRQX8_P10_E_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQX8_P10_E_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP, negedge E, `C12T28SOI_LR_SDFPHRQX8_P10_E_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQX8_P10_E_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEXY, dCP, dE);
		$setuphold(posedge CP,posedge TE, `C12T28SOI_LR_SDFPHRQX8_P10_TE_CP_SETUP_posedge_posedge , `C12T28SOI_LR_SDFPHRQX8_P10_TE_CP_HOLD_posedge_posedge,NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP,negedge TE, `C12T28SOI_LR_SDFPHRQX8_P10_TE_CP_SETUP_negedge_posedge ,`C12T28SOI_LR_SDFPHRQX8_P10_TE_CP_HOLD_negedge_posedge, NOTIFIER,,AND_D_orTI_RN,dCP,dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPHRQX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPHRQX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPHRQX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPHRQX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPHRQX8_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPHRQX8_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DETEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPHRQX8_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPHRQX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_ERNTEX, `C12T28SOI_LR_SDFPHRQX8_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPHRQX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQNX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQNX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQNX17_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPQNX17_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPQNX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQNX17_P10_CP_PWH_state_1 0.01


module C12T28SOI_LR_SDFPQNX17_P10 (QN, D, CP, TI, TE);

	output QN;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPQNX17_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPQNX17_P10_CP_R_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQNX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQNX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQNX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQNX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQNX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQNX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQNX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQNX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQNX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQNX17_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQNX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQNX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQNX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQNX33_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPQNX33_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPQNX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQNX33_P10_CP_PWH_state_1 0.01


module C12T28SOI_LR_SDFPQNX33_P10 (QN, D, CP, TI, TE);

	output QN;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPQNX33_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPQNX33_P10_CP_R_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQNX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQNX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQNX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQNX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQNX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQNX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQNX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQNX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQNX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQNX33_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQNX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPQNX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPQNX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPQNX4_P10_CP_R_QN_R 0.1
`define C12T28SOI_LRHF_SDFPQNX4_P10_CP_R_QN_F 0.1
`define C12T28SOI_LRHF_SDFPQNX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPQNX4_P10_CP_PWH_state_1 0.01


module C12T28SOI_LRHF_SDFPQNX4_P10 (QN, D, CP, TI, TE);

	output QN;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPQNX4_P10_CP_R_QN_R,`C12T28SOI_LRHF_SDFPQNX4_P10_CP_R_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPQNX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQNX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPQNX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQNX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPQNX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQNX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPQNX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQNX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPQNX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQNX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPQNX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQNX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LRHF_SDFPQNX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LRHF_SDFPQNX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LRHF_SDFPQNX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LRHF_SDFPQNX4_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPQNX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQNX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQNX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQNX8_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPQNX8_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPQNX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQNX8_P10_CP_PWH_state_1 0.01


module C12T28SOI_LR_SDFPQNX8_P10 (QN, D, CP, TI, TE);

	output QN;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPQNX8_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPQNX8_P10_CP_R_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQNX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQNX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQNX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQNX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQNX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQNX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQNX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQNX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQNX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQNX8_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQNX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQNTX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQNTX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQNTX17_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPQNTX17_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPQNTX17_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPQNTX17_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPQNTX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQNTX17_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPQNTX17_P10 (QN, TQ, D, CP, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPQNTX17_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPQNTX17_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQNTX17_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPQNTX17_P10_CP_R_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQNTX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNTX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQNTX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNTX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQNTX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNTX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQNTX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNTX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQNTX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNTX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQNTX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNTX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQNTX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQNTX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQNTX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQNTX17_P10_CP_PWH_state_1 ,0, NOTIFIER);
	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQNTX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQNTX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQNTX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQNTX33_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPQNTX33_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPQNTX33_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPQNTX33_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPQNTX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQNTX33_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPQNTX33_P10 (QN, TQ, D, CP, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPQNTX33_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPQNTX33_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQNTX33_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPQNTX33_P10_CP_R_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQNTX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNTX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQNTX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNTX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQNTX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNTX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQNTX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNTX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQNTX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNTX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQNTX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNTX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQNTX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQNTX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQNTX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQNTX33_P10_CP_PWH_state_1 ,0, NOTIFIER);
	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQNTX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPQNTX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPQNTX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPQNTX4_P10_CP_R_QN_R 0.1
`define C12T28SOI_LRHF_SDFPQNTX4_P10_CP_R_QN_F 0.1
`define C12T28SOI_LRHF_SDFPQNTX4_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LRHF_SDFPQNTX4_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LRHF_SDFPQNTX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPQNTX4_P10_CP_PWH_state_1 0.01

module C12T28SOI_LRHF_SDFPQNTX4_P10 (QN, TQ, D, CP, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPQNTX4_P10_CP_R_QN_R,`C12T28SOI_LRHF_SDFPQNTX4_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPQNTX4_P10_CP_R_TQ_R,`C12T28SOI_LRHF_SDFPQNTX4_P10_CP_R_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPQNTX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQNTX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPQNTX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQNTX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPQNTX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQNTX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPQNTX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQNTX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPQNTX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQNTX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPQNTX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQNTX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LRHF_SDFPQNTX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LRHF_SDFPQNTX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LRHF_SDFPQNTX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LRHF_SDFPQNTX4_P10_CP_PWH_state_1 ,0, NOTIFIER);
	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPQNTX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQNTX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQNTX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQNTX8_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPQNTX8_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPQNTX8_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPQNTX8_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPQNTX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQNTX8_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPQNTX8_P10 (QN, TQ, D, CP, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPQNTX8_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPQNTX8_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQNTX8_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPQNTX8_P10_CP_R_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQNTX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNTX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQNTX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNTX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQNTX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNTX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQNTX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNTX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQNTX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQNTX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQNTX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQNTX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQNTX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQNTX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQNTX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQNTX8_P10_CP_PWH_state_1 ,0, NOTIFIER);
	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQNTX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQX17_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPQX17_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPQX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQX17_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPQX17_P10 (Q, D, CP, TI, TE);

	output Q;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQX17_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPQX17_P10_CP_R_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQX17_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQX33_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPQX33_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPQX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQX33_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPQX33_P10 (Q, D, CP, TI, TE);

	output Q;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQX33_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPQX33_P10_CP_R_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQX33_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPQX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPQX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPQX4_P10_CP_R_Q_R 0.1
`define C12T28SOI_LRHF_SDFPQX4_P10_CP_R_Q_F 0.1
`define C12T28SOI_LRHF_SDFPQX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPQX4_P10_CP_PWH_state_1 0.01

module C12T28SOI_LRHF_SDFPQX4_P10 (Q, D, CP, TI, TE);

	output Q;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPQX4_P10_CP_R_Q_R,`C12T28SOI_LRHF_SDFPQX4_P10_CP_R_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPQX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPQX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPQX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPQX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPQX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPQX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LRHF_SDFPQX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LRHF_SDFPQX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LRHF_SDFPQX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LRHF_SDFPQX4_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPQX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQX8_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPQX8_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPQX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQX8_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPQX8_P10 (Q, D, CP, TI, TE);

	output Q;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQX8_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPQX8_P10_CP_R_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQX8_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQTX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQTX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQTX17_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPQTX17_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPQTX17_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPQTX17_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPQTX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQTX17_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPQTX17_P10 (Q, TQ, D, CP, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQTX17_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPQTX17_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQTX17_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPQTX17_P10_CP_R_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQTX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQTX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQTX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQTX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQTX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQTX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQTX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQTX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQTX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQTX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQTX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQTX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQTX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQTX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQTX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQTX17_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQTX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQTX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQTX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQTX33_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPQTX33_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPQTX33_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPQTX33_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPQTX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQTX33_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPQTX33_P10 (Q, TQ, D, CP, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQTX33_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPQTX33_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQTX33_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPQTX33_P10_CP_R_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQTX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQTX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQTX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQTX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQTX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQTX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQTX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQTX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQTX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQTX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQTX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQTX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQTX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQTX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQTX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQTX33_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQTX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPQTX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPQTX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPQTX4_P10_CP_R_Q_R 0.1
`define C12T28SOI_LRHF_SDFPQTX4_P10_CP_R_Q_F 0.1
`define C12T28SOI_LRHF_SDFPQTX4_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LRHF_SDFPQTX4_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LRHF_SDFPQTX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPQTX4_P10_CP_PWH_state_1 0.01

module C12T28SOI_LRHF_SDFPQTX4_P10 (Q, TQ, D, CP, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPQTX4_P10_CP_R_Q_R,`C12T28SOI_LRHF_SDFPQTX4_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPQTX4_P10_CP_R_TQ_R,`C12T28SOI_LRHF_SDFPQTX4_P10_CP_R_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPQTX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQTX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPQTX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQTX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPQTX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQTX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPQTX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQTX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPQTX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPQTX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPQTX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPQTX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LRHF_SDFPQTX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LRHF_SDFPQTX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LRHF_SDFPQTX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LRHF_SDFPQTX4_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPQTX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPQTX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPQTX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPQTX8_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPQTX8_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPQTX8_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPQTX8_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPQTX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPQTX8_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPQTX8_P10 (Q, TQ, D, CP, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, CP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI   U2 (IQ, INTERNAL1, dCP , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	and    X2 (AND_DXTI, DX, dTI) ;
	not    X3 (TIX, dTI) ;
	and    X4 (AND_DTIX, dD, TIX) ;
	or    X5 (OR_AND_DXTIAND_DTIX, AND_DXTI, AND_DTIX) ;
	not    X6 (TEX, dTE) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQTX8_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPQTX8_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPQTX8_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPQTX8_P10_CP_R_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPQTX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQTX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPQTX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQTX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, TEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPQTX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQTX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPQTX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQTX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXTIAND_DTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPQTX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPQTX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPQTX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPQTX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, dTE, dCP, dTI);
		$width(negedge CP &&& TE, `C12T28SOI_LR_SDFPQTX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& TEX, `C12T28SOI_LR_SDFPQTX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& TE, `C12T28SOI_LR_SDFPQTX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& TEX, `C12T28SOI_LR_SDFPQTX8_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPQTX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQNX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQNX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQNX17_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNX17_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPRQNX17_P10_RN_F_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQNX17_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPRQNX17_P10 (QN, D, CP, RN, TI, TE);

	output QN;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQNX17_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPRQNX17_P10_CP_R_QN_F);
		 (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LR_SDFPRQNX17_P10_RN_F_QN_R,`C12T28SOI_LR_SDFPRQNX17_P10_RN_F_QN_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQNX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQNX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQNX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQNX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQNX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQNX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQNX17_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQNX17_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQNX17_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNX17_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQNX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQNX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQNX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQNX33_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNX33_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPRQNX33_P10_RN_F_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQNX33_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPRQNX33_P10 (QN, D, CP, RN, TI, TE);

	output QN;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQNX33_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPRQNX33_P10_CP_R_QN_F);
		 (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LR_SDFPRQNX33_P10_RN_F_QN_R,`C12T28SOI_LR_SDFPRQNX33_P10_RN_F_QN_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQNX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQNX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQNX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQNX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQNX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQNX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQNX33_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQNX33_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQNX33_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNX33_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQNX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPRQNX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPRQNX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPRQNX4_P10_CP_R_QN_R 0.1
`define C12T28SOI_LRHF_SDFPRQNX4_P10_CP_R_QN_F 0.1
`define C12T28SOI_LRHF_SDFPRQNX4_P10_RN_F_QN_R 0.1
`define C12T28SOI_LRHF_SDFPRQNX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_RN_PWL 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPRQNX4_P10_CP_PWH_state_1 0.01

module C12T28SOI_LRHF_SDFPRQNX4_P10 (QN, D, CP, RN, TI, TE);

	output QN;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPRQNX4_P10_CP_R_QN_R,`C12T28SOI_LRHF_SDFPRQNX4_P10_CP_R_QN_F);
		 (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LRHF_SDFPRQNX4_P10_RN_F_QN_R,`C12T28SOI_LRHF_SDFPRQNX4_P10_RN_F_QN_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPRQNX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQNX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPRQNX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQNX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPRQNX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQNX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPRQNX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQNX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPRQNX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQNX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPRQNX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQNX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LRHF_SDFPRQNX4_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LRHF_SDFPRQNX4_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LRHF_SDFPRQNX4_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPRQNX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LRHF_SDFPRQNX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPRQNX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LRHF_SDFPRQNX4_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPRQNX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQNX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQNX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQNX8_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNX8_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPRQNX8_P10_RN_F_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQNX8_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPRQNX8_P10 (QN, D, CP, RN, TI, TE);

	output QN;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQNX8_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPRQNX8_P10_CP_R_QN_F);
		 (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LR_SDFPRQNX8_P10_RN_F_QN_R,`C12T28SOI_LR_SDFPRQNX8_P10_RN_F_QN_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQNX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQNX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQNX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQNX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQNX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQNX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQNX8_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQNX8_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQNX8_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNX8_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQNX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQNTX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQNTX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQNTX17_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNTX17_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPRQNTX17_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPRQNTX17_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQNTX17_P10_RN_F_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNTX17_P10_RN_F_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQNTX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQNTX17_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPRQNTX17_P10 (QN, TQ, D, CP, RN, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQNTX17_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPRQNTX17_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQNTX17_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPRQNTX17_P10_CP_R_TQ_F);
		 (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LR_SDFPRQNTX17_P10_RN_F_QN_R,`C12T28SOI_LR_SDFPRQNTX17_P10_RN_F_QN_R);
		 (negedge RN => (TQ +: 1'b0)) = (`C12T28SOI_LR_SDFPRQNTX17_P10_RN_F_TQ_F,`C12T28SOI_LR_SDFPRQNTX17_P10_RN_F_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQNTX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQNTX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNTX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQNTX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQNTX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNTX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQNTX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQNTX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNTX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQNTX17_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX17_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQNTX17_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNTX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNTX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNTX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNTX17_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQNTX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQNTX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQNTX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQNTX33_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNTX33_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPRQNTX33_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPRQNTX33_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQNTX33_P10_RN_F_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNTX33_P10_RN_F_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQNTX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQNTX33_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPRQNTX33_P10 (QN, TQ, D, CP, RN, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQNTX33_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPRQNTX33_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQNTX33_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPRQNTX33_P10_CP_R_TQ_F);
		 (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LR_SDFPRQNTX33_P10_RN_F_QN_R,`C12T28SOI_LR_SDFPRQNTX33_P10_RN_F_QN_R);
		 (negedge RN => (TQ +: 1'b0)) = (`C12T28SOI_LR_SDFPRQNTX33_P10_RN_F_TQ_F,`C12T28SOI_LR_SDFPRQNTX33_P10_RN_F_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQNTX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQNTX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNTX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQNTX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQNTX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNTX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQNTX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQNTX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNTX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQNTX33_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX33_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQNTX33_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNTX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNTX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNTX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNTX33_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQNTX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPRQNTX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPRQNTX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_R_QN_R 0.1
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_R_QN_F 0.1
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_F_QN_R 0.1
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_F_TQ_F 0.1
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_PWL 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_PWH_state_1 0.01

module C12T28SOI_LRHF_SDFPRQNTX4_P10 (QN, TQ, D, CP, RN, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_R_QN_R,`C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_R_TQ_R,`C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_R_TQ_F);
		 (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_F_QN_R,`C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_F_QN_R);
		 (negedge RN => (TQ +: 1'b0)) = (`C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_F_TQ_F,`C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_F_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPRQNTX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQNTX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPRQNTX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQNTX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPRQNTX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQNTX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPRQNTX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQNTX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPRQNTX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQNTX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPRQNTX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQNTX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LRHF_SDFPRQNTX4_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LRHF_SDFPRQNTX4_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPRQNTX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQNTX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQNTX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQNTX8_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNTX8_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPRQNTX8_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPRQNTX8_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQNTX8_P10_RN_F_QN_R 0.1
`define C12T28SOI_LR_SDFPRQNTX8_P10_RN_F_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQNTX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQNTX8_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPRQNTX8_P10 (QN, TQ, D, CP, RN, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQNTX8_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPRQNTX8_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQNTX8_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPRQNTX8_P10_CP_R_TQ_F);
		 (negedge RN => (QN +: 1'b1)) = (`C12T28SOI_LR_SDFPRQNTX8_P10_RN_F_QN_R,`C12T28SOI_LR_SDFPRQNTX8_P10_RN_F_QN_R);
		 (negedge RN => (TQ +: 1'b0)) = (`C12T28SOI_LR_SDFPRQNTX8_P10_RN_F_TQ_F,`C12T28SOI_LR_SDFPRQNTX8_P10_RN_F_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQNTX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQNTX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNTX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQNTX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQNTX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNTX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQNTX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQNTX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQNTX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQNTX8_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQNTX8_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQNTX8_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNTX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNTX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQNTX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQNTX8_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQNTX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQX17_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPRQX17_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPRQX17_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_SDFPRQX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQX17_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPRQX17_P10 (Q, D, CP, RN, TI, TE);

	output Q;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQX17_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPRQX17_P10_CP_R_Q_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_SDFPRQX17_P10_RN_F_Q_F,`C12T28SOI_LR_SDFPRQX17_P10_RN_F_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQX17_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQX17_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQX17_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQX17_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQX33_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPRQX33_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPRQX33_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_SDFPRQX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQX33_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPRQX33_P10 (Q, D, CP, RN, TI, TE);

	output Q;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQX33_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPRQX33_P10_CP_R_Q_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_SDFPRQX33_P10_RN_F_Q_F,`C12T28SOI_LR_SDFPRQX33_P10_RN_F_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQX33_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQX33_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQX33_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQX33_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPRQX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPRQX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPRQX4_P10_CP_R_Q_R 0.1
`define C12T28SOI_LRHF_SDFPRQX4_P10_CP_R_Q_F 0.1
`define C12T28SOI_LRHF_SDFPRQX4_P10_RN_F_Q_F 0.1
`define C12T28SOI_LRHF_SDFPRQX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_RN_PWL 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPRQX4_P10_CP_PWH_state_1 0.01

module C12T28SOI_LRHF_SDFPRQX4_P10 (Q, D, CP, RN, TI, TE);

	output Q;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPRQX4_P10_CP_R_Q_R,`C12T28SOI_LRHF_SDFPRQX4_P10_CP_R_Q_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LRHF_SDFPRQX4_P10_RN_F_Q_F,`C12T28SOI_LRHF_SDFPRQX4_P10_RN_F_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPRQX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPRQX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPRQX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPRQX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPRQX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPRQX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LRHF_SDFPRQX4_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LRHF_SDFPRQX4_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LRHF_SDFPRQX4_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPRQX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LRHF_SDFPRQX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPRQX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LRHF_SDFPRQX4_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPRQX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQX8_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPRQX8_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPRQX8_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_SDFPRQX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQX8_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPRQX8_P10 (Q, D, CP, RN, TI, TE);

	output Q;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQX8_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPRQX8_P10_CP_R_Q_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_SDFPRQX8_P10_RN_F_Q_F,`C12T28SOI_LR_SDFPRQX8_P10_RN_F_Q_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQX8_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQX8_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQX8_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQX8_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQTX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQTX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQTX17_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPRQTX17_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPRQTX17_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPRQTX17_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQTX17_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_SDFPRQTX17_P10_RN_F_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQTX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQTX17_P10_CP_PWH_state_1 0.01




module C12T28SOI_LR_SDFPRQTX17_P10 (Q, TQ, D, CP, RN, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQTX17_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPRQTX17_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQTX17_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPRQTX17_P10_CP_R_TQ_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_SDFPRQTX17_P10_RN_F_Q_F,`C12T28SOI_LR_SDFPRQTX17_P10_RN_F_Q_F);
		 (negedge RN => (TQ +: 1'b0)) = (`C12T28SOI_LR_SDFPRQTX17_P10_RN_F_TQ_F,`C12T28SOI_LR_SDFPRQTX17_P10_RN_F_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQTX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQTX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQTX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQTX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQTX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQTX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQTX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQTX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQTX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQTX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQTX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQTX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQTX17_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQTX17_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQTX17_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQTX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQTX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQTX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQTX17_P10_CP_PWH_state_1 ,0, NOTIFIER);
		
	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQTX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQTX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQTX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQTX33_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPRQTX33_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPRQTX33_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPRQTX33_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQTX33_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_SDFPRQTX33_P10_RN_F_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQTX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQTX33_P10_CP_PWH_state_1 0.01




module C12T28SOI_LR_SDFPRQTX33_P10 (Q, TQ, D, CP, RN, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQTX33_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPRQTX33_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQTX33_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPRQTX33_P10_CP_R_TQ_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_SDFPRQTX33_P10_RN_F_Q_F,`C12T28SOI_LR_SDFPRQTX33_P10_RN_F_Q_F);
		 (negedge RN => (TQ +: 1'b0)) = (`C12T28SOI_LR_SDFPRQTX33_P10_RN_F_TQ_F,`C12T28SOI_LR_SDFPRQTX33_P10_RN_F_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQTX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQTX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQTX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQTX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQTX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQTX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQTX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQTX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQTX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQTX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQTX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQTX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQTX33_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQTX33_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQTX33_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQTX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQTX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQTX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQTX33_P10_CP_PWH_state_1 ,0, NOTIFIER);
		
	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQTX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPRQTX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPRQTX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPRQTX4_P10_CP_R_Q_R 0.1
`define C12T28SOI_LRHF_SDFPRQTX4_P10_CP_R_Q_F 0.1
`define C12T28SOI_LRHF_SDFPRQTX4_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LRHF_SDFPRQTX4_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LRHF_SDFPRQTX4_P10_RN_F_Q_F 0.1
`define C12T28SOI_LRHF_SDFPRQTX4_P10_RN_F_TQ_F 0.1
`define C12T28SOI_LRHF_SDFPRQTX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_RN_PWL 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPRQTX4_P10_CP_PWH_state_1 0.01




module C12T28SOI_LRHF_SDFPRQTX4_P10 (Q, TQ, D, CP, RN, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPRQTX4_P10_CP_R_Q_R,`C12T28SOI_LRHF_SDFPRQTX4_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPRQTX4_P10_CP_R_TQ_R,`C12T28SOI_LRHF_SDFPRQTX4_P10_CP_R_TQ_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LRHF_SDFPRQTX4_P10_RN_F_Q_F,`C12T28SOI_LRHF_SDFPRQTX4_P10_RN_F_Q_F);
		 (negedge RN => (TQ +: 1'b0)) = (`C12T28SOI_LRHF_SDFPRQTX4_P10_RN_F_TQ_F,`C12T28SOI_LRHF_SDFPRQTX4_P10_RN_F_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPRQTX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQTX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPRQTX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQTX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPRQTX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQTX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPRQTX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQTX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPRQTX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPRQTX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPRQTX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPRQTX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LRHF_SDFPRQTX4_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LRHF_SDFPRQTX4_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LRHF_SDFPRQTX4_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPRQTX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LRHF_SDFPRQTX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LRHF_SDFPRQTX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LRHF_SDFPRQTX4_P10_CP_PWH_state_1 ,0, NOTIFIER);
		
	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPRQTX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPRQTX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPRQTX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPRQTX8_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPRQTX8_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPRQTX8_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPRQTX8_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQTX8_P10_RN_F_Q_F 0.1
`define C12T28SOI_LR_SDFPRQTX8_P10_RN_F_TQ_F 0.1
`define C12T28SOI_LR_SDFPRQTX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_RN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_RN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_RN_PWL 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPRQTX8_P10_CP_PWH_state_1 0.01




module C12T28SOI_LR_SDFPRQTX8_P10 (Q, TQ, D, CP, RN, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input RN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, CP, RN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI   U2 (IQ, INTERNAL1, dCP, dRN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (TEX, dTE) ;
	and    X2 (AND_DTEX, dD, TEX) ;
	and    X3 (AND_TETI, dTE, dTI) ;
	or    X4 (OR_AND_DTEXAND_TETI, AND_DTEX, AND_TETI) ;
	and    X5 (AND_RNTE, dRN, dTE) ;
	not    X6 (DX, dD) ;
	and    X7 (AND_DXRNTI, DX, dRN, dTI) ;
	not    X8 (TIX, dTI) ;
	and    X9 (AND_DRNTIX, dD, dRN, TIX) ;
	or    X10 (OR_AND_DXRNTIAND_DRNTIX, AND_DXRNTI, AND_DRNTIX) ;
	and    X11 (AND_RNTEX, dRN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQTX8_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPRQTX8_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPRQTX8_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPRQTX8_P10_CP_R_TQ_F);
		 (negedge RN => (Q +: 1'b0)) = (`C12T28SOI_LR_SDFPRQTX8_P10_RN_F_Q_F,`C12T28SOI_LR_SDFPRQTX8_P10_RN_F_Q_F);
		 (negedge RN => (TQ +: 1'b0)) = (`C12T28SOI_LR_SDFPRQTX8_P10_RN_F_TQ_F,`C12T28SOI_LR_SDFPRQTX8_P10_RN_F_TQ_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPRQTX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQTX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPRQTX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQTX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPRQTX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQTX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPRQTX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQTX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXRNTIAND_DRNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPRQTX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPRQTX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPRQTX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPRQTX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_RNTE, dCP, dTI);
		$recrem(posedge RN, posedge CP, `C12T28SOI_LR_SDFPRQTX8_P10_RN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPRQTX8_P10_RN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DTEXAND_TETI, dRN, dCP);
		$width(negedge RN, `C12T28SOI_LR_SDFPRQTX8_P10_RN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQTX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQTX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTE, `C12T28SOI_LR_SDFPRQTX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_RNTEX, `C12T28SOI_LR_SDFPRQTX8_P10_CP_PWH_state_1 ,0, NOTIFIER);
		
	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPRQTX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQNX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQNX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQNX17_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPSQNX17_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNX17_P10_SN_F_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQNX17_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPSQNX17_P10 (QN, D, CP, SN, TI, TE);

	output QN;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQNX17_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPSQNX17_P10_CP_R_QN_F);
		 (negedge SN => (QN +: 1'b0)) = (`C12T28SOI_LR_SDFPSQNX17_P10_SN_F_QN_F,`C12T28SOI_LR_SDFPSQNX17_P10_SN_F_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQNX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQNX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQNX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQNX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQNX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQNX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQNX17_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQNX17_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQNX17_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNX17_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQNX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQNX25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQNX25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQNX25_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPSQNX25_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNX25_P10_SN_F_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNX25_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQNX25_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPSQNX25_P10 (QN, D, CP, SN, TI, TE);

	output QN;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQNX25_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPSQNX25_P10_CP_R_QN_F);
		 (negedge SN => (QN +: 1'b0)) = (`C12T28SOI_LR_SDFPSQNX25_P10_SN_F_QN_F,`C12T28SOI_LR_SDFPSQNX25_P10_SN_F_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQNX25_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX25_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQNX25_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX25_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQNX25_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX25_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQNX25_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX25_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQNX25_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX25_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQNX25_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX25_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQNX25_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQNX25_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQNX25_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNX25_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNX25_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNX25_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNX25_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQNX25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQNX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQNX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQNX33_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPSQNX33_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNX33_P10_SN_F_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQNX33_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPSQNX33_P10 (QN, D, CP, SN, TI, TE);

	output QN;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQNX33_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPSQNX33_P10_CP_R_QN_F);
		 (negedge SN => (QN +: 1'b0)) = (`C12T28SOI_LR_SDFPSQNX33_P10_SN_F_QN_F,`C12T28SOI_LR_SDFPSQNX33_P10_SN_F_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQNX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQNX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQNX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQNX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQNX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQNX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQNX33_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQNX33_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQNX33_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNX33_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQNX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPSQNX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPSQNX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPSQNX4_P10_CP_R_QN_R 0.1
`define C12T28SOI_LRHF_SDFPSQNX4_P10_CP_R_QN_F 0.1
`define C12T28SOI_LRHF_SDFPSQNX4_P10_SN_F_QN_F 0.1
`define C12T28SOI_LRHF_SDFPSQNX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_SN_PWL 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPSQNX4_P10_CP_PWH_state_1 0.01

module C12T28SOI_LRHF_SDFPSQNX4_P10 (QN, D, CP, SN, TI, TE);

	output QN;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPSQNX4_P10_CP_R_QN_R,`C12T28SOI_LRHF_SDFPSQNX4_P10_CP_R_QN_F);
		 (negedge SN => (QN +: 1'b0)) = (`C12T28SOI_LRHF_SDFPSQNX4_P10_SN_F_QN_F,`C12T28SOI_LRHF_SDFPSQNX4_P10_SN_F_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPSQNX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQNX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPSQNX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQNX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPSQNX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQNX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPSQNX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQNX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPSQNX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQNX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPSQNX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQNX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LRHF_SDFPSQNX4_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LRHF_SDFPSQNX4_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LRHF_SDFPSQNX4_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LRHF_SDFPSQNX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LRHF_SDFPSQNX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LRHF_SDFPSQNX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LRHF_SDFPSQNX4_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPSQNX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQNX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQNX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQNX8_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPSQNX8_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNX8_P10_SN_F_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQNX8_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPSQNX8_P10 (QN, D, CP, SN, TI, TE);

	output QN;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQNX8_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPSQNX8_P10_CP_R_QN_F);
		 (negedge SN => (QN +: 1'b0)) = (`C12T28SOI_LR_SDFPSQNX8_P10_SN_F_QN_F,`C12T28SOI_LR_SDFPSQNX8_P10_SN_F_QN_F);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQNX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQNX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQNX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQNX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQNX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQNX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQNX8_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQNX8_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQNX8_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNX8_P10_CP_PWH_state_1 ,0, NOTIFIER);


	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQNX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQNTX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQNTX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQNTX17_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPSQNTX17_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNTX17_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQNTX17_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPSQNTX17_P10_SN_F_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNTX17_P10_SN_F_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQNTX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQNTX17_P10_CP_PWH_state_1 0.01


module C12T28SOI_LR_SDFPSQNTX17_P10 (QN, TQ, D, CP, SN, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQNTX17_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPSQNTX17_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQNTX17_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPSQNTX17_P10_CP_R_TQ_F);
		 (negedge SN => (QN +: 1'b0)) = (`C12T28SOI_LR_SDFPSQNTX17_P10_SN_F_QN_F,`C12T28SOI_LR_SDFPSQNTX17_P10_SN_F_QN_F);
		 (negedge SN => (TQ +: 1'b1)) = (`C12T28SOI_LR_SDFPSQNTX17_P10_SN_F_TQ_R,`C12T28SOI_LR_SDFPSQNTX17_P10_SN_F_TQ_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQNTX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQNTX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNTX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQNTX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQNTX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNTX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQNTX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQNTX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNTX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQNTX17_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX17_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQNTX17_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNTX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNTX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNTX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNTX17_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQNTX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQNTX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQNTX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQNTX33_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPSQNTX33_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNTX33_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQNTX33_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPSQNTX33_P10_SN_F_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNTX33_P10_SN_F_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQNTX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQNTX33_P10_CP_PWH_state_1 0.01


module C12T28SOI_LR_SDFPSQNTX33_P10 (QN, TQ, D, CP, SN, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQNTX33_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPSQNTX33_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQNTX33_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPSQNTX33_P10_CP_R_TQ_F);
		 (negedge SN => (QN +: 1'b0)) = (`C12T28SOI_LR_SDFPSQNTX33_P10_SN_F_QN_F,`C12T28SOI_LR_SDFPSQNTX33_P10_SN_F_QN_F);
		 (negedge SN => (TQ +: 1'b1)) = (`C12T28SOI_LR_SDFPSQNTX33_P10_SN_F_TQ_R,`C12T28SOI_LR_SDFPSQNTX33_P10_SN_F_TQ_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQNTX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQNTX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNTX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQNTX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQNTX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNTX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQNTX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQNTX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNTX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQNTX33_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX33_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQNTX33_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNTX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNTX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNTX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNTX33_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQNTX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPSQNTX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPSQNTX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_R_QN_R 0.1
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_R_QN_F 0.1
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_F_QN_F 0.1
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_F_TQ_R 0.1
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_PWL 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_PWH_state_1 0.01


module C12T28SOI_LRHF_SDFPSQNTX4_P10 (QN, TQ, D, CP, SN, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_R_QN_R,`C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_R_TQ_R,`C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_R_TQ_F);
		 (negedge SN => (QN +: 1'b0)) = (`C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_F_QN_F,`C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_F_QN_F);
		 (negedge SN => (TQ +: 1'b1)) = (`C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_F_TQ_R,`C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_F_TQ_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPSQNTX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQNTX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPSQNTX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQNTX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPSQNTX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQNTX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPSQNTX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQNTX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPSQNTX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQNTX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPSQNTX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQNTX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LRHF_SDFPSQNTX4_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LRHF_SDFPSQNTX4_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPSQNTX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQNTX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQNTX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQNTX8_P10_CP_R_QN_R 0.1
`define C12T28SOI_LR_SDFPSQNTX8_P10_CP_R_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNTX8_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQNTX8_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPSQNTX8_P10_SN_F_QN_F 0.1
`define C12T28SOI_LR_SDFPSQNTX8_P10_SN_F_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQNTX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQNTX8_P10_CP_PWH_state_1 0.01


module C12T28SOI_LR_SDFPSQNTX8_P10 (QN, TQ, D, CP, SN, TI, TE);

	output QN;
	output TQ;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	not   #1 U3 (QN, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (QN -: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQNTX8_P10_CP_R_QN_R,`C12T28SOI_LR_SDFPSQNTX8_P10_CP_R_QN_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQNTX8_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPSQNTX8_P10_CP_R_TQ_F);
		 (negedge SN => (QN +: 1'b0)) = (`C12T28SOI_LR_SDFPSQNTX8_P10_SN_F_QN_F,`C12T28SOI_LR_SDFPSQNTX8_P10_SN_F_QN_F);
		 (negedge SN => (TQ +: 1'b1)) = (`C12T28SOI_LR_SDFPSQNTX8_P10_SN_F_TQ_R,`C12T28SOI_LR_SDFPSQNTX8_P10_SN_F_TQ_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQNTX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQNTX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNTX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQNTX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQNTX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNTX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQNTX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQNTX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQNTX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQNTX8_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQNTX8_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQNTX8_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNTX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNTX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQNTX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQNTX8_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQNTX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQX17_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPSQX17_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPSQX17_P10_SN_F_Q_R 0.1
`define C12T28SOI_LR_SDFPSQX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQX17_P10_CP_PWH_state_1 0.01


module C12T28SOI_LR_SDFPSQX17_P10 (Q, D, CP, SN, TI, TE);

	output Q;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQX17_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPSQX17_P10_CP_R_Q_F);
		 (negedge SN => (Q +: 1'b1)) = (`C12T28SOI_LR_SDFPSQX17_P10_SN_F_Q_R,`C12T28SOI_LR_SDFPSQX17_P10_SN_F_Q_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQX17_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQX17_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQX17_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQX17_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQX25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQX25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQX25_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPSQX25_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPSQX25_P10_SN_F_Q_R 0.1
`define C12T28SOI_LR_SDFPSQX25_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQX25_P10_CP_PWH_state_1 0.01


module C12T28SOI_LR_SDFPSQX25_P10 (Q, D, CP, SN, TI, TE);

	output Q;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQX25_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPSQX25_P10_CP_R_Q_F);
		 (negedge SN => (Q +: 1'b1)) = (`C12T28SOI_LR_SDFPSQX25_P10_SN_F_Q_R,`C12T28SOI_LR_SDFPSQX25_P10_SN_F_Q_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQX25_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX25_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQX25_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX25_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQX25_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX25_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQX25_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX25_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQX25_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX25_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQX25_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX25_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQX25_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQX25_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQX25_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQX25_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQX25_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQX25_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQX25_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQX25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQX33_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPSQX33_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPSQX33_P10_SN_F_Q_R 0.1
`define C12T28SOI_LR_SDFPSQX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQX33_P10_CP_PWH_state_1 0.01


module C12T28SOI_LR_SDFPSQX33_P10 (Q, D, CP, SN, TI, TE);

	output Q;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQX33_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPSQX33_P10_CP_R_Q_F);
		 (negedge SN => (Q +: 1'b1)) = (`C12T28SOI_LR_SDFPSQX33_P10_SN_F_Q_R,`C12T28SOI_LR_SDFPSQX33_P10_SN_F_Q_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQX33_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQX33_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQX33_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQX33_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPSQX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPSQX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPSQX4_P10_CP_R_Q_R 0.1
`define C12T28SOI_LRHF_SDFPSQX4_P10_CP_R_Q_F 0.1
`define C12T28SOI_LRHF_SDFPSQX4_P10_SN_F_Q_R 0.1
`define C12T28SOI_LRHF_SDFPSQX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_SN_PWL 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPSQX4_P10_CP_PWH_state_1 0.01


module C12T28SOI_LRHF_SDFPSQX4_P10 (Q, D, CP, SN, TI, TE);

	output Q;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPSQX4_P10_CP_R_Q_R,`C12T28SOI_LRHF_SDFPSQX4_P10_CP_R_Q_F);
		 (negedge SN => (Q +: 1'b1)) = (`C12T28SOI_LRHF_SDFPSQX4_P10_SN_F_Q_R,`C12T28SOI_LRHF_SDFPSQX4_P10_SN_F_Q_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPSQX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPSQX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPSQX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPSQX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPSQX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPSQX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LRHF_SDFPSQX4_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LRHF_SDFPSQX4_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LRHF_SDFPSQX4_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LRHF_SDFPSQX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LRHF_SDFPSQX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LRHF_SDFPSQX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LRHF_SDFPSQX4_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPSQX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQX8_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPSQX8_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPSQX8_P10_SN_F_Q_R 0.1
`define C12T28SOI_LR_SDFPSQX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQX8_P10_CP_PWH_state_1 0.01


module C12T28SOI_LR_SDFPSQX8_P10 (Q, D, CP, SN, TI, TE);

	output Q;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQX8_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPSQX8_P10_CP_R_Q_F);
		 (negedge SN => (Q +: 1'b1)) = (`C12T28SOI_LR_SDFPSQX8_P10_SN_F_Q_R,`C12T28SOI_LR_SDFPSQX8_P10_SN_F_Q_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQX8_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQX8_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQX8_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQX8_P10_CP_PWH_state_1 ,0, NOTIFIER);

	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQTX17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQTX17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQTX17_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPSQTX17_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPSQTX17_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQTX17_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPSQTX17_P10_SN_F_Q_R 0.1
`define C12T28SOI_LR_SDFPSQTX17_P10_SN_F_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQTX17_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQTX17_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPSQTX17_P10 (Q, TQ, D, CP, SN, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQTX17_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPSQTX17_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQTX17_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPSQTX17_P10_CP_R_TQ_F);
		 (negedge SN => (Q +: 1'b1)) = (`C12T28SOI_LR_SDFPSQTX17_P10_SN_F_Q_R,`C12T28SOI_LR_SDFPSQTX17_P10_SN_F_Q_R);
		 (negedge SN => (TQ +: 1'b1)) = (`C12T28SOI_LR_SDFPSQTX17_P10_SN_F_TQ_R,`C12T28SOI_LR_SDFPSQTX17_P10_SN_F_TQ_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQTX17_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQTX17_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQTX17_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQTX17_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQTX17_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQTX17_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQTX17_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQTX17_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQTX17_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQTX17_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQTX17_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQTX17_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQTX17_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQTX17_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQTX17_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQTX17_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQTX17_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQTX17_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQTX17_P10_CP_PWH_state_1 ,0, NOTIFIER);



	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQTX17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQTX33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQTX33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQTX33_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPSQTX33_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPSQTX33_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQTX33_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPSQTX33_P10_SN_F_Q_R 0.1
`define C12T28SOI_LR_SDFPSQTX33_P10_SN_F_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQTX33_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQTX33_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPSQTX33_P10 (Q, TQ, D, CP, SN, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQTX33_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPSQTX33_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQTX33_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPSQTX33_P10_CP_R_TQ_F);
		 (negedge SN => (Q +: 1'b1)) = (`C12T28SOI_LR_SDFPSQTX33_P10_SN_F_Q_R,`C12T28SOI_LR_SDFPSQTX33_P10_SN_F_Q_R);
		 (negedge SN => (TQ +: 1'b1)) = (`C12T28SOI_LR_SDFPSQTX33_P10_SN_F_TQ_R,`C12T28SOI_LR_SDFPSQTX33_P10_SN_F_TQ_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQTX33_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQTX33_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQTX33_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQTX33_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQTX33_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQTX33_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQTX33_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQTX33_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQTX33_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQTX33_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQTX33_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQTX33_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQTX33_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQTX33_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQTX33_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQTX33_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQTX33_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQTX33_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQTX33_P10_CP_PWH_state_1 ,0, NOTIFIER);



	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQTX33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRHF_SDFPSQTX4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRHF_SDFPSQTX4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRHF_SDFPSQTX4_P10_CP_R_Q_R 0.1
`define C12T28SOI_LRHF_SDFPSQTX4_P10_CP_R_Q_F 0.1
`define C12T28SOI_LRHF_SDFPSQTX4_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LRHF_SDFPSQTX4_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LRHF_SDFPSQTX4_P10_SN_F_Q_R 0.1
`define C12T28SOI_LRHF_SDFPSQTX4_P10_SN_F_TQ_R 0.1
`define C12T28SOI_LRHF_SDFPSQTX4_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_SN_PWL 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LRHF_SDFPSQTX4_P10_CP_PWH_state_1 0.01

module C12T28SOI_LRHF_SDFPSQTX4_P10 (Q, TQ, D, CP, SN, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPSQTX4_P10_CP_R_Q_R,`C12T28SOI_LRHF_SDFPSQTX4_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LRHF_SDFPSQTX4_P10_CP_R_TQ_R,`C12T28SOI_LRHF_SDFPSQTX4_P10_CP_R_TQ_F);
		 (negedge SN => (Q +: 1'b1)) = (`C12T28SOI_LRHF_SDFPSQTX4_P10_SN_F_Q_R,`C12T28SOI_LRHF_SDFPSQTX4_P10_SN_F_Q_R);
		 (negedge SN => (TQ +: 1'b1)) = (`C12T28SOI_LRHF_SDFPSQTX4_P10_SN_F_TQ_R,`C12T28SOI_LRHF_SDFPSQTX4_P10_SN_F_TQ_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LRHF_SDFPSQTX4_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQTX4_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LRHF_SDFPSQTX4_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQTX4_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LRHF_SDFPSQTX4_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQTX4_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LRHF_SDFPSQTX4_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQTX4_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LRHF_SDFPSQTX4_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LRHF_SDFPSQTX4_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LRHF_SDFPSQTX4_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LRHF_SDFPSQTX4_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LRHF_SDFPSQTX4_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LRHF_SDFPSQTX4_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LRHF_SDFPSQTX4_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LRHF_SDFPSQTX4_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LRHF_SDFPSQTX4_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LRHF_SDFPSQTX4_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LRHF_SDFPSQTX4_P10_CP_PWH_state_1 ,0, NOTIFIER);



	endspecify

`endif

endmodule // C12T28SOI_LRHF_SDFPSQTX4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_SDFPSQTX8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_SDFPSQTX8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_unit
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_SDFPSQTX8_P10_CP_R_Q_R 0.1
`define C12T28SOI_LR_SDFPSQTX8_P10_CP_R_Q_F 0.1
`define C12T28SOI_LR_SDFPSQTX8_P10_CP_R_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQTX8_P10_CP_R_TQ_F 0.1
`define C12T28SOI_LR_SDFPSQTX8_P10_SN_F_Q_R 0.1
`define C12T28SOI_LR_SDFPSQTX8_P10_SN_F_TQ_R 0.1
`define C12T28SOI_LR_SDFPSQTX8_P10_TI_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_TI_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_TI_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_TI_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_TE_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_TE_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_TE_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_TE_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_D_CP_HOLD_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_D_CP_HOLD_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_D_CP_SETUP_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_D_CP_SETUP_negedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_SN_CP_REC_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_SN_CP_REM_posedge_posedge 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_SN_PWL 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_CP_PWL_state_4 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_CP_PWL_state_3 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_CP_PWH_state_2 0.01
`define C12T28SOI_LR_SDFPSQTX8_P10_CP_PWH_state_1 0.01

module C12T28SOI_LR_SDFPSQTX8_P10 (Q, TQ, D, CP, SN, TI, TE);

	output Q;
	output TQ;
	input D;
	input CP;
	input SN;
	input TI;
	input TE;

`ifdef functional
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, D, TI, TE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, CP, SN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

`else
	reg  NOTIFIER;
	C28SOI_SC_12_COREPBP10_LR_U_MUX2   U1 (INTERNAL1, dD, dTI, dTE) ;
	C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI   U2 (IQ, INTERNAL1, dCP, dSN , NOTIFIER) ;
	buf   #1 U3 (Q, IQ) ;
	buf   #1 U4 (TQ, IQ) ;

	not    X1 (DX, dD) ;
	not    X2 (TEX, dTE) ;
	and    X3 (AND_DXTEX, DX, TEX) ;
	not    X4 (TIX, dTI) ;
	and    X5 (AND_TETIX, dTE, TIX) ;
	or    X6 (OR_AND_DXTEXAND_TETIX, AND_DXTEX, AND_TETIX) ;
	and    X7 (AND_SNTE, dSN, dTE) ;
	and    X8 (AND_DXSNTI, DX, dSN, dTI) ;
	and    X9 (AND_DSNTIX, dD, dSN, TIX) ;
	or    X10 (OR_AND_DXSNTIAND_DSNTIX, AND_DXSNTI, AND_DSNTIX) ;
	and    X11 (AND_SNTEX, dSN, TEX) ;

	specify

		 (posedge CP => (Q +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQTX8_P10_CP_R_Q_R,`C12T28SOI_LR_SDFPSQTX8_P10_CP_R_Q_F);
		 (posedge CP => (TQ +: INTERNAL1)) = (`C12T28SOI_LR_SDFPSQTX8_P10_CP_R_TQ_R,`C12T28SOI_LR_SDFPSQTX8_P10_CP_R_TQ_F);
		 (negedge SN => (Q +: 1'b1)) = (`C12T28SOI_LR_SDFPSQTX8_P10_SN_F_Q_R,`C12T28SOI_LR_SDFPSQTX8_P10_SN_F_Q_R);
		 (negedge SN => (TQ +: 1'b1)) = (`C12T28SOI_LR_SDFPSQTX8_P10_SN_F_TQ_R,`C12T28SOI_LR_SDFPSQTX8_P10_SN_F_TQ_R);

		$setuphold(posedge CP, posedge D, `C12T28SOI_LR_SDFPSQTX8_P10_D_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQTX8_P10_D_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, negedge D, `C12T28SOI_LR_SDFPSQTX8_P10_D_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQTX8_P10_D_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTEX, dCP, dD);
		$setuphold(posedge CP, posedge TE, `C12T28SOI_LR_SDFPSQTX8_P10_TE_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQTX8_P10_TE_CP_HOLD_posedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, negedge TE, `C12T28SOI_LR_SDFPSQTX8_P10_TE_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQTX8_P10_TE_CP_HOLD_negedge_posedge , NOTIFIER,, OR_AND_DXSNTIAND_DSNTIX, dCP, dTE);
		$setuphold(posedge CP, posedge TI, `C12T28SOI_LR_SDFPSQTX8_P10_TI_CP_SETUP_posedge_posedge, `C12T28SOI_LR_SDFPSQTX8_P10_TI_CP_HOLD_posedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$setuphold(posedge CP, negedge TI, `C12T28SOI_LR_SDFPSQTX8_P10_TI_CP_SETUP_negedge_posedge, `C12T28SOI_LR_SDFPSQTX8_P10_TI_CP_HOLD_negedge_posedge , NOTIFIER,, AND_SNTE, dCP, dTI);
		$recrem(posedge SN, posedge CP, `C12T28SOI_LR_SDFPSQTX8_P10_SN_CP_REC_posedge_posedge, `C12T28SOI_LR_SDFPSQTX8_P10_SN_CP_REM_posedge_posedge , NOTIFIER,, OR_AND_DXTEXAND_TETIX, dSN, dCP);
		$width(negedge SN, `C12T28SOI_LR_SDFPSQTX8_P10_SN_PWL ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQTX8_P10_CP_PWL_state_4 ,0, NOTIFIER);
		$width(negedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQTX8_P10_CP_PWL_state_3 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTE, `C12T28SOI_LR_SDFPSQTX8_P10_CP_PWH_state_2 ,0, NOTIFIER);
		$width(posedge CP &&& AND_SNTEX, `C12T28SOI_LR_SDFPSQTX8_P10_CP_PWH_state_1 ,0, NOTIFIER);



	endspecify

`endif

endmodule // C12T28SOI_LR_SDFPSQTX8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XNOR2X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XNOR2X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XNOR2X17_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_XNOR2X17_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_XNOR2X17_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_XNOR2X17_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_XNOR2X17_P10_B_R_Z_R_1 0.1
`define C12T28SOI_LR_XNOR2X17_P10_B_F_Z_F_1 0.1
`define C12T28SOI_LR_XNOR2X17_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_XNOR2X17_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_XNOR2X17_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	xor    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_XNOR2X17_P10_A_R_Z_R_1,`C12T28SOI_LR_XNOR2X17_P10_A_F_Z_F_1);
		if (!B) (A -=> Z) = (`C12T28SOI_LR_XNOR2X17_P10_A_F_Z_R_0,`C12T28SOI_LR_XNOR2X17_P10_A_R_Z_F_0);
		if (A) (B +=> Z) = (`C12T28SOI_LR_XNOR2X17_P10_B_R_Z_R_1,`C12T28SOI_LR_XNOR2X17_P10_B_F_Z_F_1);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_XNOR2X17_P10_B_F_Z_R_0,`C12T28SOI_LR_XNOR2X17_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_XNOR2X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XNOR2X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XNOR2X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XNOR2X25_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_XNOR2X25_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_XNOR2X25_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_XNOR2X25_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_XNOR2X25_P10_B_R_Z_R_1 0.1
`define C12T28SOI_LR_XNOR2X25_P10_B_F_Z_F_1 0.1
`define C12T28SOI_LR_XNOR2X25_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_XNOR2X25_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_XNOR2X25_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	xor    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_XNOR2X25_P10_A_R_Z_R_1,`C12T28SOI_LR_XNOR2X25_P10_A_F_Z_F_1);
		if (!B) (A -=> Z) = (`C12T28SOI_LR_XNOR2X25_P10_A_F_Z_R_0,`C12T28SOI_LR_XNOR2X25_P10_A_R_Z_F_0);
		if (A) (B +=> Z) = (`C12T28SOI_LR_XNOR2X25_P10_B_R_Z_R_1,`C12T28SOI_LR_XNOR2X25_P10_B_F_Z_F_1);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_XNOR2X25_P10_B_F_Z_R_0,`C12T28SOI_LR_XNOR2X25_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_XNOR2X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XNOR2X33_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XNOR2X33_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XNOR2X33_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_XNOR2X33_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_XNOR2X33_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_XNOR2X33_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_XNOR2X33_P10_B_R_Z_R_1 0.1
`define C12T28SOI_LR_XNOR2X33_P10_B_F_Z_F_1 0.1
`define C12T28SOI_LR_XNOR2X33_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_XNOR2X33_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_XNOR2X33_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	xor    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_XNOR2X33_P10_A_R_Z_R_1,`C12T28SOI_LR_XNOR2X33_P10_A_F_Z_F_1);
		if (!B) (A -=> Z) = (`C12T28SOI_LR_XNOR2X33_P10_A_F_Z_R_0,`C12T28SOI_LR_XNOR2X33_P10_A_R_Z_F_0);
		if (A) (B +=> Z) = (`C12T28SOI_LR_XNOR2X33_P10_B_R_Z_R_1,`C12T28SOI_LR_XNOR2X33_P10_B_F_Z_F_1);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_XNOR2X33_P10_B_F_Z_R_0,`C12T28SOI_LR_XNOR2X33_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_XNOR2X33_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRS_XNOR2X6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRS_XNOR2X6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRS_XNOR2X6_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LRS_XNOR2X6_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LRS_XNOR2X6_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LRS_XNOR2X6_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LRS_XNOR2X6_P10_B_R_Z_R_1 0.1
`define C12T28SOI_LRS_XNOR2X6_P10_B_F_Z_F_1 0.1
`define C12T28SOI_LRS_XNOR2X6_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LRS_XNOR2X6_P10_B_F_Z_R_0 0.1

module C12T28SOI_LRS_XNOR2X6_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	xor    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LRS_XNOR2X6_P10_A_R_Z_R_1,`C12T28SOI_LRS_XNOR2X6_P10_A_F_Z_F_1);
		if (!B) (A -=> Z) = (`C12T28SOI_LRS_XNOR2X6_P10_A_F_Z_R_0,`C12T28SOI_LRS_XNOR2X6_P10_A_R_Z_F_0);
		if (A) (B +=> Z) = (`C12T28SOI_LRS_XNOR2X6_P10_B_R_Z_R_1,`C12T28SOI_LRS_XNOR2X6_P10_B_F_Z_F_1);
		if (!A) (B -=> Z) = (`C12T28SOI_LRS_XNOR2X6_P10_B_F_Z_R_0,`C12T28SOI_LRS_XNOR2X6_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LRS_XNOR2X6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XNOR2X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XNOR2X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XNOR2X8_P10_A_R_Z_R_1 0.1
`define C12T28SOI_LR_XNOR2X8_P10_A_F_Z_F_1 0.1
`define C12T28SOI_LR_XNOR2X8_P10_A_R_Z_F_0 0.1
`define C12T28SOI_LR_XNOR2X8_P10_A_F_Z_R_0 0.1
`define C12T28SOI_LR_XNOR2X8_P10_B_R_Z_R_1 0.1
`define C12T28SOI_LR_XNOR2X8_P10_B_F_Z_F_1 0.1
`define C12T28SOI_LR_XNOR2X8_P10_B_R_Z_F_0 0.1
`define C12T28SOI_LR_XNOR2X8_P10_B_F_Z_R_0 0.1

module C12T28SOI_LR_XNOR2X8_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	xor    U1 (INTERNAL1, A, B) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B) (A +=> Z) = (`C12T28SOI_LR_XNOR2X8_P10_A_R_Z_R_1,`C12T28SOI_LR_XNOR2X8_P10_A_F_Z_F_1);
		if (!B) (A -=> Z) = (`C12T28SOI_LR_XNOR2X8_P10_A_F_Z_R_0,`C12T28SOI_LR_XNOR2X8_P10_A_R_Z_F_0);
		if (A) (B +=> Z) = (`C12T28SOI_LR_XNOR2X8_P10_B_R_Z_R_1,`C12T28SOI_LR_XNOR2X8_P10_B_F_Z_F_1);
		if (!A) (B -=> Z) = (`C12T28SOI_LR_XNOR2X8_P10_B_F_Z_R_0,`C12T28SOI_LR_XNOR2X8_P10_B_R_Z_F_0);


	endspecify

endmodule // C12T28SOI_LR_XNOR2X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XNOR3X16_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XNOR3X16_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XNOR3X16_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LR_XNOR3X16_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LR_XNOR3X16_P10_A_R_Z_F_00 0.1
`define C12T28SOI_LR_XNOR3X16_P10_A_F_Z_R_00 0.1
`define C12T28SOI_LR_XNOR3X16_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_XNOR3X16_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_XNOR3X16_P10_A_R_Z_R_10 0.1
`define C12T28SOI_LR_XNOR3X16_P10_A_F_Z_F_10 0.1
`define C12T28SOI_LR_XNOR3X16_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LR_XNOR3X16_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LR_XNOR3X16_P10_B_R_Z_F_00 0.1
`define C12T28SOI_LR_XNOR3X16_P10_B_F_Z_R_00 0.1
`define C12T28SOI_LR_XNOR3X16_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_XNOR3X16_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_XNOR3X16_P10_B_R_Z_R_10 0.1
`define C12T28SOI_LR_XNOR3X16_P10_B_F_Z_F_10 0.1
`define C12T28SOI_LR_XNOR3X16_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_XNOR3X16_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_XNOR3X16_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_XNOR3X16_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_XNOR3X16_P10_C_R_Z_R_01 0.1
`define C12T28SOI_LR_XNOR3X16_P10_C_F_Z_F_01 0.1
`define C12T28SOI_LR_XNOR3X16_P10_C_R_Z_R_10 0.1
`define C12T28SOI_LR_XNOR3X16_P10_C_F_Z_F_10 0.1

module C12T28SOI_LR_XNOR3X16_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	xor    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_A_F_Z_R_11,`C12T28SOI_LR_XNOR3X16_P10_A_R_Z_F_11);
		if (!B && !C) (A -=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_A_F_Z_R_00,`C12T28SOI_LR_XNOR3X16_P10_A_R_Z_F_00);
		if (!B && C) (A +=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_A_R_Z_R_01,`C12T28SOI_LR_XNOR3X16_P10_A_F_Z_F_01);
		if (B && !C) (A +=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_A_R_Z_R_10,`C12T28SOI_LR_XNOR3X16_P10_A_F_Z_F_10);
		if (A && C) (B -=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_B_F_Z_R_11,`C12T28SOI_LR_XNOR3X16_P10_B_R_Z_F_11);
		if (!A && !C) (B -=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_B_F_Z_R_00,`C12T28SOI_LR_XNOR3X16_P10_B_R_Z_F_00);
		if (!A && C) (B +=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_B_R_Z_R_01,`C12T28SOI_LR_XNOR3X16_P10_B_F_Z_F_01);
		if (A && !C) (B +=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_B_R_Z_R_10,`C12T28SOI_LR_XNOR3X16_P10_B_F_Z_F_10);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_C_F_Z_R_11,`C12T28SOI_LR_XNOR3X16_P10_C_R_Z_F_11);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_C_F_Z_R_00,`C12T28SOI_LR_XNOR3X16_P10_C_R_Z_F_00);
		if (!A && B) (C +=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_C_R_Z_R_01,`C12T28SOI_LR_XNOR3X16_P10_C_F_Z_F_01);
		if (A && !B) (C +=> Z) = (`C12T28SOI_LR_XNOR3X16_P10_C_R_Z_R_10,`C12T28SOI_LR_XNOR3X16_P10_C_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_XNOR3X16_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XNOR3X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XNOR3X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XNOR3X25_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LR_XNOR3X25_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LR_XNOR3X25_P10_A_R_Z_F_00 0.1
`define C12T28SOI_LR_XNOR3X25_P10_A_F_Z_R_00 0.1
`define C12T28SOI_LR_XNOR3X25_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_XNOR3X25_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_XNOR3X25_P10_A_R_Z_R_10 0.1
`define C12T28SOI_LR_XNOR3X25_P10_A_F_Z_F_10 0.1
`define C12T28SOI_LR_XNOR3X25_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LR_XNOR3X25_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LR_XNOR3X25_P10_B_R_Z_F_00 0.1
`define C12T28SOI_LR_XNOR3X25_P10_B_F_Z_R_00 0.1
`define C12T28SOI_LR_XNOR3X25_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_XNOR3X25_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_XNOR3X25_P10_B_R_Z_R_10 0.1
`define C12T28SOI_LR_XNOR3X25_P10_B_F_Z_F_10 0.1
`define C12T28SOI_LR_XNOR3X25_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_XNOR3X25_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_XNOR3X25_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_XNOR3X25_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_XNOR3X25_P10_C_R_Z_R_01 0.1
`define C12T28SOI_LR_XNOR3X25_P10_C_F_Z_F_01 0.1
`define C12T28SOI_LR_XNOR3X25_P10_C_R_Z_R_10 0.1
`define C12T28SOI_LR_XNOR3X25_P10_C_F_Z_F_10 0.1

module C12T28SOI_LR_XNOR3X25_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	xor    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_A_F_Z_R_11,`C12T28SOI_LR_XNOR3X25_P10_A_R_Z_F_11);
		if (!B && !C) (A -=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_A_F_Z_R_00,`C12T28SOI_LR_XNOR3X25_P10_A_R_Z_F_00);
		if (!B && C) (A +=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_A_R_Z_R_01,`C12T28SOI_LR_XNOR3X25_P10_A_F_Z_F_01);
		if (B && !C) (A +=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_A_R_Z_R_10,`C12T28SOI_LR_XNOR3X25_P10_A_F_Z_F_10);
		if (A && C) (B -=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_B_F_Z_R_11,`C12T28SOI_LR_XNOR3X25_P10_B_R_Z_F_11);
		if (!A && !C) (B -=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_B_F_Z_R_00,`C12T28SOI_LR_XNOR3X25_P10_B_R_Z_F_00);
		if (!A && C) (B +=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_B_R_Z_R_01,`C12T28SOI_LR_XNOR3X25_P10_B_F_Z_F_01);
		if (A && !C) (B +=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_B_R_Z_R_10,`C12T28SOI_LR_XNOR3X25_P10_B_F_Z_F_10);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_C_F_Z_R_11,`C12T28SOI_LR_XNOR3X25_P10_C_R_Z_F_11);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_C_F_Z_R_00,`C12T28SOI_LR_XNOR3X25_P10_C_R_Z_F_00);
		if (!A && B) (C +=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_C_R_Z_R_01,`C12T28SOI_LR_XNOR3X25_P10_C_F_Z_F_01);
		if (A && !B) (C +=> Z) = (`C12T28SOI_LR_XNOR3X25_P10_C_R_Z_R_10,`C12T28SOI_LR_XNOR3X25_P10_C_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_XNOR3X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRS_XNOR3X4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRS_XNOR3X4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRS_XNOR3X4_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_A_R_Z_F_00 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_A_F_Z_R_00 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_A_R_Z_R_10 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_A_F_Z_F_10 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_B_R_Z_F_00 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_B_F_Z_R_00 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_B_R_Z_R_10 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_B_F_Z_F_10 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_C_R_Z_R_01 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_C_F_Z_F_01 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_C_R_Z_R_10 0.1
`define C12T28SOI_LRS_XNOR3X4_P10_C_F_Z_F_10 0.1

module C12T28SOI_LRS_XNOR3X4_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	xor    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_A_F_Z_R_11,`C12T28SOI_LRS_XNOR3X4_P10_A_R_Z_F_11);
		if (!B && !C) (A -=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_A_F_Z_R_00,`C12T28SOI_LRS_XNOR3X4_P10_A_R_Z_F_00);
		if (!B && C) (A +=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_A_R_Z_R_01,`C12T28SOI_LRS_XNOR3X4_P10_A_F_Z_F_01);
		if (B && !C) (A +=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_A_R_Z_R_10,`C12T28SOI_LRS_XNOR3X4_P10_A_F_Z_F_10);
		if (A && C) (B -=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_B_F_Z_R_11,`C12T28SOI_LRS_XNOR3X4_P10_B_R_Z_F_11);
		if (!A && !C) (B -=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_B_F_Z_R_00,`C12T28SOI_LRS_XNOR3X4_P10_B_R_Z_F_00);
		if (!A && C) (B +=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_B_R_Z_R_01,`C12T28SOI_LRS_XNOR3X4_P10_B_F_Z_F_01);
		if (A && !C) (B +=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_B_R_Z_R_10,`C12T28SOI_LRS_XNOR3X4_P10_B_F_Z_F_10);
		if (A && B) (C -=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_C_F_Z_R_11,`C12T28SOI_LRS_XNOR3X4_P10_C_R_Z_F_11);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_C_F_Z_R_00,`C12T28SOI_LRS_XNOR3X4_P10_C_R_Z_F_00);
		if (!A && B) (C +=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_C_R_Z_R_01,`C12T28SOI_LRS_XNOR3X4_P10_C_F_Z_F_01);
		if (A && !B) (C +=> Z) = (`C12T28SOI_LRS_XNOR3X4_P10_C_R_Z_R_10,`C12T28SOI_LRS_XNOR3X4_P10_C_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LRS_XNOR3X4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XNOR3X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XNOR3X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XNOR3X8_P10_A_R_Z_F_11 0.1
`define C12T28SOI_LR_XNOR3X8_P10_A_F_Z_R_11 0.1
`define C12T28SOI_LR_XNOR3X8_P10_A_R_Z_F_00 0.1
`define C12T28SOI_LR_XNOR3X8_P10_A_F_Z_R_00 0.1
`define C12T28SOI_LR_XNOR3X8_P10_A_R_Z_R_01 0.1
`define C12T28SOI_LR_XNOR3X8_P10_A_F_Z_F_01 0.1
`define C12T28SOI_LR_XNOR3X8_P10_A_R_Z_R_10 0.1
`define C12T28SOI_LR_XNOR3X8_P10_A_F_Z_F_10 0.1
`define C12T28SOI_LR_XNOR3X8_P10_B_R_Z_F_11 0.1
`define C12T28SOI_LR_XNOR3X8_P10_B_F_Z_R_11 0.1
`define C12T28SOI_LR_XNOR3X8_P10_B_R_Z_F_00 0.1
`define C12T28SOI_LR_XNOR3X8_P10_B_F_Z_R_00 0.1
`define C12T28SOI_LR_XNOR3X8_P10_B_R_Z_R_01 0.1
`define C12T28SOI_LR_XNOR3X8_P10_B_F_Z_F_01 0.1
`define C12T28SOI_LR_XNOR3X8_P10_B_R_Z_R_10 0.1
`define C12T28SOI_LR_XNOR3X8_P10_B_F_Z_F_10 0.1
`define C12T28SOI_LR_XNOR3X8_P10_C_R_Z_F_11 0.1
`define C12T28SOI_LR_XNOR3X8_P10_C_F_Z_R_11 0.1
`define C12T28SOI_LR_XNOR3X8_P10_C_R_Z_F_00 0.1
`define C12T28SOI_LR_XNOR3X8_P10_C_F_Z_R_00 0.1
`define C12T28SOI_LR_XNOR3X8_P10_C_R_Z_R_01 0.1
`define C12T28SOI_LR_XNOR3X8_P10_C_F_Z_F_01 0.1
`define C12T28SOI_LR_XNOR3X8_P10_C_R_Z_R_10 0.1
`define C12T28SOI_LR_XNOR3X8_P10_C_F_Z_F_10 0.1

module C12T28SOI_LR_XNOR3X8_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	xor    U1 (INTERNAL1, A, B, C) ;
	not   #1 U2 (Z, INTERNAL1) ;



	specify

		if (B && C) (A -=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_A_F_Z_R_11,`C12T28SOI_LR_XNOR3X8_P10_A_R_Z_F_11);
		if (!B && !C) (A -=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_A_F_Z_R_00,`C12T28SOI_LR_XNOR3X8_P10_A_R_Z_F_00);
		if (!B && C) (A +=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_A_R_Z_R_01,`C12T28SOI_LR_XNOR3X8_P10_A_F_Z_F_01);
		if (B && !C) (A +=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_A_R_Z_R_10,`C12T28SOI_LR_XNOR3X8_P10_A_F_Z_F_10);
		if (A && C) (B -=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_B_F_Z_R_11,`C12T28SOI_LR_XNOR3X8_P10_B_R_Z_F_11);
		if (!A && !C) (B -=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_B_F_Z_R_00,`C12T28SOI_LR_XNOR3X8_P10_B_R_Z_F_00);
		if (!A && C) (B +=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_B_R_Z_R_01,`C12T28SOI_LR_XNOR3X8_P10_B_F_Z_F_01);
		if (A && !C) (B +=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_B_R_Z_R_10,`C12T28SOI_LR_XNOR3X8_P10_B_F_Z_F_10);
		if (A && B) (C -=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_C_F_Z_R_11,`C12T28SOI_LR_XNOR3X8_P10_C_R_Z_F_11);
		if (!A && !B) (C -=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_C_F_Z_R_00,`C12T28SOI_LR_XNOR3X8_P10_C_R_Z_F_00);
		if (!A && B) (C +=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_C_R_Z_R_01,`C12T28SOI_LR_XNOR3X8_P10_C_F_Z_F_01);
		if (A && !B) (C +=> Z) = (`C12T28SOI_LR_XNOR3X8_P10_C_R_Z_R_10,`C12T28SOI_LR_XNOR3X8_P10_C_F_Z_F_10);


	endspecify

endmodule // C12T28SOI_LR_XNOR3X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XOR2X16_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XOR2X16_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XOR2X16_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_XOR2X16_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_XOR2X16_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_XOR2X16_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_XOR2X16_P10_B_R_Z_R_0 0.1
`define C12T28SOI_LR_XOR2X16_P10_B_F_Z_F_0 0.1
`define C12T28SOI_LR_XOR2X16_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_XOR2X16_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_XOR2X16_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	xor   #1 U1 (Z, A, B) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_XOR2X16_P10_A_R_Z_R_0,`C12T28SOI_LR_XOR2X16_P10_A_F_Z_F_0);
		if (B) (A -=> Z) = (`C12T28SOI_LR_XOR2X16_P10_A_F_Z_R_1,`C12T28SOI_LR_XOR2X16_P10_A_R_Z_F_1);
		if (!A) (B +=> Z) = (`C12T28SOI_LR_XOR2X16_P10_B_R_Z_R_0,`C12T28SOI_LR_XOR2X16_P10_B_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_XOR2X16_P10_B_F_Z_R_1,`C12T28SOI_LR_XOR2X16_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_XOR2X16_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XOR2X25_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XOR2X25_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XOR2X25_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_XOR2X25_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_XOR2X25_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_XOR2X25_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_XOR2X25_P10_B_R_Z_R_0 0.1
`define C12T28SOI_LR_XOR2X25_P10_B_F_Z_F_0 0.1
`define C12T28SOI_LR_XOR2X25_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_XOR2X25_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_XOR2X25_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	xor   #1 U1 (Z, A, B) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_XOR2X25_P10_A_R_Z_R_0,`C12T28SOI_LR_XOR2X25_P10_A_F_Z_F_0);
		if (B) (A -=> Z) = (`C12T28SOI_LR_XOR2X25_P10_A_F_Z_R_1,`C12T28SOI_LR_XOR2X25_P10_A_R_Z_F_1);
		if (!A) (B +=> Z) = (`C12T28SOI_LR_XOR2X25_P10_B_R_Z_R_0,`C12T28SOI_LR_XOR2X25_P10_B_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_XOR2X25_P10_B_F_Z_R_1,`C12T28SOI_LR_XOR2X25_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_XOR2X25_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XOR2X31_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XOR2X31_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XOR2X31_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_XOR2X31_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_XOR2X31_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_XOR2X31_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_XOR2X31_P10_B_R_Z_R_0 0.1
`define C12T28SOI_LR_XOR2X31_P10_B_F_Z_F_0 0.1
`define C12T28SOI_LR_XOR2X31_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_XOR2X31_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_XOR2X31_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	xor   #1 U1 (Z, A, B) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_XOR2X31_P10_A_R_Z_R_0,`C12T28SOI_LR_XOR2X31_P10_A_F_Z_F_0);
		if (B) (A -=> Z) = (`C12T28SOI_LR_XOR2X31_P10_A_F_Z_R_1,`C12T28SOI_LR_XOR2X31_P10_A_R_Z_F_1);
		if (!A) (B +=> Z) = (`C12T28SOI_LR_XOR2X31_P10_B_R_Z_R_0,`C12T28SOI_LR_XOR2X31_P10_B_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_XOR2X31_P10_B_F_Z_R_1,`C12T28SOI_LR_XOR2X31_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_XOR2X31_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XOR2X4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XOR2X4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XOR2X4_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_XOR2X4_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_XOR2X4_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_XOR2X4_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_XOR2X4_P10_B_R_Z_R_0 0.1
`define C12T28SOI_LR_XOR2X4_P10_B_F_Z_F_0 0.1
`define C12T28SOI_LR_XOR2X4_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_XOR2X4_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_XOR2X4_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	xor   #1 U1 (Z, A, B) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_XOR2X4_P10_A_R_Z_R_0,`C12T28SOI_LR_XOR2X4_P10_A_F_Z_F_0);
		if (B) (A -=> Z) = (`C12T28SOI_LR_XOR2X4_P10_A_F_Z_R_1,`C12T28SOI_LR_XOR2X4_P10_A_R_Z_F_1);
		if (!A) (B +=> Z) = (`C12T28SOI_LR_XOR2X4_P10_B_R_Z_R_0,`C12T28SOI_LR_XOR2X4_P10_B_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_XOR2X4_P10_B_F_Z_R_1,`C12T28SOI_LR_XOR2X4_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_XOR2X4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRS_XOR2X6_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRS_XOR2X6_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRS_XOR2X6_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LRS_XOR2X6_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LRS_XOR2X6_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LRS_XOR2X6_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LRS_XOR2X6_P10_B_R_Z_R_0 0.1
`define C12T28SOI_LRS_XOR2X6_P10_B_F_Z_F_0 0.1
`define C12T28SOI_LRS_XOR2X6_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LRS_XOR2X6_P10_B_F_Z_R_1 0.1

module C12T28SOI_LRS_XOR2X6_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	xor   #1 U1 (Z, A, B) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LRS_XOR2X6_P10_A_R_Z_R_0,`C12T28SOI_LRS_XOR2X6_P10_A_F_Z_F_0);
		if (B) (A -=> Z) = (`C12T28SOI_LRS_XOR2X6_P10_A_F_Z_R_1,`C12T28SOI_LRS_XOR2X6_P10_A_R_Z_F_1);
		if (!A) (B +=> Z) = (`C12T28SOI_LRS_XOR2X6_P10_B_R_Z_R_0,`C12T28SOI_LRS_XOR2X6_P10_B_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LRS_XOR2X6_P10_B_F_Z_R_1,`C12T28SOI_LRS_XOR2X6_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LRS_XOR2X6_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XOR2X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XOR2X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XOR2X8_P10_A_R_Z_R_0 0.1
`define C12T28SOI_LR_XOR2X8_P10_A_F_Z_F_0 0.1
`define C12T28SOI_LR_XOR2X8_P10_A_R_Z_F_1 0.1
`define C12T28SOI_LR_XOR2X8_P10_A_F_Z_R_1 0.1
`define C12T28SOI_LR_XOR2X8_P10_B_R_Z_R_0 0.1
`define C12T28SOI_LR_XOR2X8_P10_B_F_Z_F_0 0.1
`define C12T28SOI_LR_XOR2X8_P10_B_R_Z_F_1 0.1
`define C12T28SOI_LR_XOR2X8_P10_B_F_Z_R_1 0.1

module C12T28SOI_LR_XOR2X8_P10 (Z, A, B);

	output Z;
	input A;
	input B;

	xor   #1 U1 (Z, A, B) ;



	specify

		if (!B) (A +=> Z) = (`C12T28SOI_LR_XOR2X8_P10_A_R_Z_R_0,`C12T28SOI_LR_XOR2X8_P10_A_F_Z_F_0);
		if (B) (A -=> Z) = (`C12T28SOI_LR_XOR2X8_P10_A_F_Z_R_1,`C12T28SOI_LR_XOR2X8_P10_A_R_Z_F_1);
		if (!A) (B +=> Z) = (`C12T28SOI_LR_XOR2X8_P10_B_R_Z_R_0,`C12T28SOI_LR_XOR2X8_P10_B_F_Z_F_0);
		if (A) (B -=> Z) = (`C12T28SOI_LR_XOR2X8_P10_B_F_Z_R_1,`C12T28SOI_LR_XOR2X8_P10_B_R_Z_F_1);


	endspecify

endmodule // C12T28SOI_LR_XOR2X8_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XOR3X17_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XOR3X17_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XOR3X17_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_XOR3X17_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_XOR3X17_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_XOR3X17_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_XOR3X17_P10_A_R_Z_R_00 0.1
`define C12T28SOI_LR_XOR3X17_P10_A_F_Z_F_00 0.1
`define C12T28SOI_LR_XOR3X17_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LR_XOR3X17_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LR_XOR3X17_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_XOR3X17_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_XOR3X17_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_XOR3X17_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_XOR3X17_P10_B_R_Z_R_00 0.1
`define C12T28SOI_LR_XOR3X17_P10_B_F_Z_F_00 0.1
`define C12T28SOI_LR_XOR3X17_P10_B_R_Z_R_11 0.1
`define C12T28SOI_LR_XOR3X17_P10_B_F_Z_F_11 0.1
`define C12T28SOI_LR_XOR3X17_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_XOR3X17_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_XOR3X17_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_XOR3X17_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_XOR3X17_P10_C_R_Z_R_00 0.1
`define C12T28SOI_LR_XOR3X17_P10_C_F_Z_F_00 0.1
`define C12T28SOI_LR_XOR3X17_P10_C_R_Z_R_11 0.1
`define C12T28SOI_LR_XOR3X17_P10_C_F_Z_F_11 0.1

module C12T28SOI_LR_XOR3X17_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	xor   #1 U1 (Z, A, B, C) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_XOR3X17_P10_A_F_Z_R_10,`C12T28SOI_LR_XOR3X17_P10_A_R_Z_F_10);
		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_XOR3X17_P10_A_F_Z_R_01,`C12T28SOI_LR_XOR3X17_P10_A_R_Z_F_01);
		if (!B && !C) (A +=> Z) = (`C12T28SOI_LR_XOR3X17_P10_A_R_Z_R_00,`C12T28SOI_LR_XOR3X17_P10_A_F_Z_F_00);
		if (B && C) (A +=> Z) = (`C12T28SOI_LR_XOR3X17_P10_A_R_Z_R_11,`C12T28SOI_LR_XOR3X17_P10_A_F_Z_F_11);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_XOR3X17_P10_B_F_Z_R_10,`C12T28SOI_LR_XOR3X17_P10_B_R_Z_F_10);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_XOR3X17_P10_B_F_Z_R_01,`C12T28SOI_LR_XOR3X17_P10_B_R_Z_F_01);
		if (!A && !C) (B +=> Z) = (`C12T28SOI_LR_XOR3X17_P10_B_R_Z_R_00,`C12T28SOI_LR_XOR3X17_P10_B_F_Z_F_00);
		if (A && C) (B +=> Z) = (`C12T28SOI_LR_XOR3X17_P10_B_R_Z_R_11,`C12T28SOI_LR_XOR3X17_P10_B_F_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_XOR3X17_P10_C_F_Z_R_10,`C12T28SOI_LR_XOR3X17_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_XOR3X17_P10_C_F_Z_R_01,`C12T28SOI_LR_XOR3X17_P10_C_R_Z_F_01);
		if (!A && !B) (C +=> Z) = (`C12T28SOI_LR_XOR3X17_P10_C_R_Z_R_00,`C12T28SOI_LR_XOR3X17_P10_C_F_Z_F_00);
		if (A && B) (C +=> Z) = (`C12T28SOI_LR_XOR3X17_P10_C_R_Z_R_11,`C12T28SOI_LR_XOR3X17_P10_C_F_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_XOR3X17_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XOR3X24_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XOR3X24_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XOR3X24_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_XOR3X24_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_XOR3X24_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_XOR3X24_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_XOR3X24_P10_A_R_Z_R_00 0.1
`define C12T28SOI_LR_XOR3X24_P10_A_F_Z_F_00 0.1
`define C12T28SOI_LR_XOR3X24_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LR_XOR3X24_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LR_XOR3X24_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_XOR3X24_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_XOR3X24_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_XOR3X24_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_XOR3X24_P10_B_R_Z_R_00 0.1
`define C12T28SOI_LR_XOR3X24_P10_B_F_Z_F_00 0.1
`define C12T28SOI_LR_XOR3X24_P10_B_R_Z_R_11 0.1
`define C12T28SOI_LR_XOR3X24_P10_B_F_Z_F_11 0.1
`define C12T28SOI_LR_XOR3X24_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_XOR3X24_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_XOR3X24_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_XOR3X24_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_XOR3X24_P10_C_R_Z_R_00 0.1
`define C12T28SOI_LR_XOR3X24_P10_C_F_Z_F_00 0.1
`define C12T28SOI_LR_XOR3X24_P10_C_R_Z_R_11 0.1
`define C12T28SOI_LR_XOR3X24_P10_C_F_Z_F_11 0.1

module C12T28SOI_LR_XOR3X24_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	xor   #1 U1 (Z, A, B, C) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_XOR3X24_P10_A_F_Z_R_10,`C12T28SOI_LR_XOR3X24_P10_A_R_Z_F_10);
		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_XOR3X24_P10_A_F_Z_R_01,`C12T28SOI_LR_XOR3X24_P10_A_R_Z_F_01);
		if (!B && !C) (A +=> Z) = (`C12T28SOI_LR_XOR3X24_P10_A_R_Z_R_00,`C12T28SOI_LR_XOR3X24_P10_A_F_Z_F_00);
		if (B && C) (A +=> Z) = (`C12T28SOI_LR_XOR3X24_P10_A_R_Z_R_11,`C12T28SOI_LR_XOR3X24_P10_A_F_Z_F_11);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_XOR3X24_P10_B_F_Z_R_10,`C12T28SOI_LR_XOR3X24_P10_B_R_Z_F_10);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_XOR3X24_P10_B_F_Z_R_01,`C12T28SOI_LR_XOR3X24_P10_B_R_Z_F_01);
		if (!A && !C) (B +=> Z) = (`C12T28SOI_LR_XOR3X24_P10_B_R_Z_R_00,`C12T28SOI_LR_XOR3X24_P10_B_F_Z_F_00);
		if (A && C) (B +=> Z) = (`C12T28SOI_LR_XOR3X24_P10_B_R_Z_R_11,`C12T28SOI_LR_XOR3X24_P10_B_F_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_XOR3X24_P10_C_F_Z_R_10,`C12T28SOI_LR_XOR3X24_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_XOR3X24_P10_C_F_Z_R_01,`C12T28SOI_LR_XOR3X24_P10_C_R_Z_F_01);
		if (!A && !B) (C +=> Z) = (`C12T28SOI_LR_XOR3X24_P10_C_R_Z_R_00,`C12T28SOI_LR_XOR3X24_P10_C_F_Z_F_00);
		if (A && B) (C +=> Z) = (`C12T28SOI_LR_XOR3X24_P10_C_R_Z_R_11,`C12T28SOI_LR_XOR3X24_P10_C_F_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_XOR3X24_P10


`endcelldefine

// Verilog model view for C12T28SOI_LRS_XOR3X4_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LRS_XOR3X4_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LRS_XOR3X4_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LRS_XOR3X4_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LRS_XOR3X4_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LRS_XOR3X4_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LRS_XOR3X4_P10_A_R_Z_R_00 0.1
`define C12T28SOI_LRS_XOR3X4_P10_A_F_Z_F_00 0.1
`define C12T28SOI_LRS_XOR3X4_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LRS_XOR3X4_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LRS_XOR3X4_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LRS_XOR3X4_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LRS_XOR3X4_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LRS_XOR3X4_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LRS_XOR3X4_P10_B_R_Z_R_00 0.1
`define C12T28SOI_LRS_XOR3X4_P10_B_F_Z_F_00 0.1
`define C12T28SOI_LRS_XOR3X4_P10_B_R_Z_R_11 0.1
`define C12T28SOI_LRS_XOR3X4_P10_B_F_Z_F_11 0.1
`define C12T28SOI_LRS_XOR3X4_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LRS_XOR3X4_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LRS_XOR3X4_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LRS_XOR3X4_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LRS_XOR3X4_P10_C_R_Z_R_00 0.1
`define C12T28SOI_LRS_XOR3X4_P10_C_F_Z_F_00 0.1
`define C12T28SOI_LRS_XOR3X4_P10_C_R_Z_R_11 0.1
`define C12T28SOI_LRS_XOR3X4_P10_C_F_Z_F_11 0.1

module C12T28SOI_LRS_XOR3X4_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	xor   #1 U1 (Z, A, B, C) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_A_F_Z_R_10,`C12T28SOI_LRS_XOR3X4_P10_A_R_Z_F_10);
		if (!B && C) (A -=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_A_F_Z_R_01,`C12T28SOI_LRS_XOR3X4_P10_A_R_Z_F_01);
		if (!B && !C) (A +=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_A_R_Z_R_00,`C12T28SOI_LRS_XOR3X4_P10_A_F_Z_F_00);
		if (B && C) (A +=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_A_R_Z_R_11,`C12T28SOI_LRS_XOR3X4_P10_A_F_Z_F_11);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_B_F_Z_R_10,`C12T28SOI_LRS_XOR3X4_P10_B_R_Z_F_10);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_B_F_Z_R_01,`C12T28SOI_LRS_XOR3X4_P10_B_R_Z_F_01);
		if (!A && !C) (B +=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_B_R_Z_R_00,`C12T28SOI_LRS_XOR3X4_P10_B_F_Z_F_00);
		if (A && C) (B +=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_B_R_Z_R_11,`C12T28SOI_LRS_XOR3X4_P10_B_F_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_C_F_Z_R_10,`C12T28SOI_LRS_XOR3X4_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_C_F_Z_R_01,`C12T28SOI_LRS_XOR3X4_P10_C_R_Z_F_01);
		if (!A && !B) (C +=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_C_R_Z_R_00,`C12T28SOI_LRS_XOR3X4_P10_C_F_Z_F_00);
		if (A && B) (C +=> Z) = (`C12T28SOI_LRS_XOR3X4_P10_C_R_Z_R_11,`C12T28SOI_LRS_XOR3X4_P10_C_F_Z_F_11);


	endspecify

endmodule // C12T28SOI_LRS_XOR3X4_P10


`endcelldefine

// Verilog model view for C12T28SOI_LR_XOR3X8_P10
// STMicroelectronics TRND/CCDS
// Cell C12T28SOI_LR_XOR3X8_P10

`celldefine

`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif

`ifdef functional
   `delay_mode_zero
`else
   `delay_mode_path
`endif

`define C12T28SOI_LR_XOR3X8_P10_A_R_Z_F_10 0.1
`define C12T28SOI_LR_XOR3X8_P10_A_F_Z_R_10 0.1
`define C12T28SOI_LR_XOR3X8_P10_A_R_Z_F_01 0.1
`define C12T28SOI_LR_XOR3X8_P10_A_F_Z_R_01 0.1
`define C12T28SOI_LR_XOR3X8_P10_A_R_Z_R_00 0.1
`define C12T28SOI_LR_XOR3X8_P10_A_F_Z_F_00 0.1
`define C12T28SOI_LR_XOR3X8_P10_A_R_Z_R_11 0.1
`define C12T28SOI_LR_XOR3X8_P10_A_F_Z_F_11 0.1
`define C12T28SOI_LR_XOR3X8_P10_B_R_Z_F_10 0.1
`define C12T28SOI_LR_XOR3X8_P10_B_F_Z_R_10 0.1
`define C12T28SOI_LR_XOR3X8_P10_B_R_Z_F_01 0.1
`define C12T28SOI_LR_XOR3X8_P10_B_F_Z_R_01 0.1
`define C12T28SOI_LR_XOR3X8_P10_B_R_Z_R_00 0.1
`define C12T28SOI_LR_XOR3X8_P10_B_F_Z_F_00 0.1
`define C12T28SOI_LR_XOR3X8_P10_B_R_Z_R_11 0.1
`define C12T28SOI_LR_XOR3X8_P10_B_F_Z_F_11 0.1
`define C12T28SOI_LR_XOR3X8_P10_C_R_Z_F_10 0.1
`define C12T28SOI_LR_XOR3X8_P10_C_F_Z_R_10 0.1
`define C12T28SOI_LR_XOR3X8_P10_C_R_Z_F_01 0.1
`define C12T28SOI_LR_XOR3X8_P10_C_F_Z_R_01 0.1
`define C12T28SOI_LR_XOR3X8_P10_C_R_Z_R_00 0.1
`define C12T28SOI_LR_XOR3X8_P10_C_F_Z_F_00 0.1
`define C12T28SOI_LR_XOR3X8_P10_C_R_Z_R_11 0.1
`define C12T28SOI_LR_XOR3X8_P10_C_F_Z_F_11 0.1

module C12T28SOI_LR_XOR3X8_P10 (Z, A, B, C);

	output Z;
	input A;
	input B;
	input C;

	xor   #1 U1 (Z, A, B, C) ;



	specify

		if (B && !C) (A -=> Z) = (`C12T28SOI_LR_XOR3X8_P10_A_F_Z_R_10,`C12T28SOI_LR_XOR3X8_P10_A_R_Z_F_10);
		if (!B && C) (A -=> Z) = (`C12T28SOI_LR_XOR3X8_P10_A_F_Z_R_01,`C12T28SOI_LR_XOR3X8_P10_A_R_Z_F_01);
		if (!B && !C) (A +=> Z) = (`C12T28SOI_LR_XOR3X8_P10_A_R_Z_R_00,`C12T28SOI_LR_XOR3X8_P10_A_F_Z_F_00);
		if (B && C) (A +=> Z) = (`C12T28SOI_LR_XOR3X8_P10_A_R_Z_R_11,`C12T28SOI_LR_XOR3X8_P10_A_F_Z_F_11);
		if (A && !C) (B -=> Z) = (`C12T28SOI_LR_XOR3X8_P10_B_F_Z_R_10,`C12T28SOI_LR_XOR3X8_P10_B_R_Z_F_10);
		if (!A && C) (B -=> Z) = (`C12T28SOI_LR_XOR3X8_P10_B_F_Z_R_01,`C12T28SOI_LR_XOR3X8_P10_B_R_Z_F_01);
		if (!A && !C) (B +=> Z) = (`C12T28SOI_LR_XOR3X8_P10_B_R_Z_R_00,`C12T28SOI_LR_XOR3X8_P10_B_F_Z_F_00);
		if (A && C) (B +=> Z) = (`C12T28SOI_LR_XOR3X8_P10_B_R_Z_R_11,`C12T28SOI_LR_XOR3X8_P10_B_F_Z_F_11);
		if (A && !B) (C -=> Z) = (`C12T28SOI_LR_XOR3X8_P10_C_F_Z_R_10,`C12T28SOI_LR_XOR3X8_P10_C_R_Z_F_10);
		if (!A && B) (C -=> Z) = (`C12T28SOI_LR_XOR3X8_P10_C_F_Z_R_01,`C12T28SOI_LR_XOR3X8_P10_C_R_Z_F_01);
		if (!A && !B) (C +=> Z) = (`C12T28SOI_LR_XOR3X8_P10_C_R_Z_R_00,`C12T28SOI_LR_XOR3X8_P10_C_F_Z_F_00);
		if (A && B) (C +=> Z) = (`C12T28SOI_LR_XOR3X8_P10_C_R_Z_R_11,`C12T28SOI_LR_XOR3X8_P10_C_F_Z_F_11);


	endspecify

endmodule // C12T28SOI_LR_XOR3X8_P10


`endcelldefine



primitive C28SOI_SC_12_COREPBP10_LR_U_FD_P_NOTI (Q, D, CP, NOTI_REG);

   output Q;
   input  D,		// data
          CP,		// clock
          NOTI_REG;
   reg    Q;

   table

      // D     CP    NOTI_REG    : Qtn : Qtn+1

         0     (01)  ?           :  ?  :  0  ;		// Normal clocking
         1     (01)  ?           :  ?  :  1  ;

         *     b     ?           :  ?  :  -  ;		// Ignore edges on data

         ?     (?0)  ?           :  ?  :  -  ;		// Ignore falling edges on clock

         0     (1x)  ?           :  0  :  0  ;		// Cases reducing pessimism
         1     (1x)  ?           :  1  :  1  ;
         0     (0x)  ?           :  0  :  0  ;
         0     (x1)  ?           :  0  :  0  ;
         1     (0x)  ?           :  1  :  1  ;
         1     (x1)  ?           :  1  :  1  ;

         ?     ?     *           :  ?  :  x  ;		// X for timing violations

   endtable

endprimitive


primitive C28SOI_SC_12_COREPBP10_LR_U_FD_P_RN_NOTI (Q, D, CP, RN, NOTI_REG);

   output Q;
   input  D,		// data
          CP,		// clock
          RN,		// clear active low
          NOTI_REG;
   reg    Q;

   table
 
      // D     CP    RN    NOTI_REG    : Qtn : Qtn+1

         ?     ?     0     ?           :  ?  :  0  ;	// Asynchronous clear

         1     (01)  1     ?           :  ?  :  1  ;	// Normal clocking
         0     (01)  1     ?           :  ?  :  0  ;

         *     b     ?     ?           :  ?  :  -  ;	// Ignore edges on data

         ?     (?0)  ?     ?           :  ?  :  -  ;	// Ignore falling edges on clock

         0     (1x)  ?     ?           :  0  :  0  ;
         1     (1x)  1     ?           :  1  :  1  ;

         ?     b     (?1)  ?           :  ?  :  -  ;	// Ignore rising edges on clear
         0     x     (?1)  ?           :  0  :  0  ;	// Ignore rising edges on clear

         0     (0x)  ?     ?           :  0  :  0  ;	// Cases reducing pessimism
         0     (x1)  ?     ?           :  0  :  0  ;
         1     (0x)  1     ?           :  1  :  1  ;
         1     (x1)  1     ?           :  1  :  1  ;

         0     (01)  x     ?           :  ?  :  0  ;
         ?     b     (?x)  ?           :  0  :  0  ;
         0     x     (?x)  ?           :  0  :  0  ;

         ?     ?     ?     *           :  ?  :  x  ;	// X for timing violations

   endtable

endprimitive


primitive C28SOI_SC_12_COREPBP10_LR_U_FD_P_SN_NOTI (Q, D, CP, SN, NOTI_REG);

   output Q;
   input  D,		// data
          CP,		// clock
          SN,		// preset active low
          NOTI_REG;
   reg    Q;

   table
 
      // D     CP    SN    NOTI_REG    : Qtn : Qtn+1

         ?     ?     0     ?           :  ?  :  1  ;	// Asynchronous preset

         1     (01)  1     ?           :  ?  :  1  ;	// Normal clocking
         0     (01)  1     ?           :  ?  :  0  ;

         *     b     ?     ?           :  ?  :  -  ;	// Ignore edges on data

         ?     (?0)  ?     ?           :  ?  :  -  ;	// Ignore falling edges on clock

         0     (1x)  1     ?           :  0  :  0  ;
         1     (1x)  ?     ?           :  1  :  1  ;

         ?     b     (?1)  ?           :  ?  :  -  ;	// Ignore rising edges on set
         1     x     (?1)  ?           :  1  :  1  ;	// Ignore rising edges on set

         0     (0x)  1     ?           :  0  :  0  ;	// Cases reducing pessimism
         0     (x1)  1     ?           :  0  :  0  ;
         1     (0x)  ?     ?           :  1  :  1  ;
         1     (x1)  ?     ?           :  1  :  1  ;

         1     (01)  x     ?           :  ?  :  1  ;
         ?     b     (?x)  ?           :  1  :  1  ;
         1     x     (?x)  ?           :  1  :  1  ;

         ?     ?     ?     *           :  ?  :  x  ;	// X for timing violations

   endtable

endprimitive


primitive C28SOI_SC_12_COREPBP10_LR_U_LD_P_NOTI (Q, D, G, NOTI_REG);
 
   output Q;
   input  D,            // data
          G,            // clock
          NOTI_REG;
   reg    Q;
 
   table
 
      // D     G     NOTI_REG    : Qtn : Qtn+1
 
         (?0)  1     ?           :  ?  :  0  ;          // Transparency
         (?1)  1     ?           :  ?  :  1  ;
 
         0     (?1)  ?           :  ?  :  0  ;
         1     (?1)  ?           :  ?  :  1  ;
 
         *     0     ?           :  ?  :  -  ;          // Latching
 
         ?     (?0)  ?           :  ?  :  -  ;          // Ignore falling edges on clock
         ?     (1x)  ?           :  ?  :  -  ;
 
         0     (0x)  ?           :  0  :  0  ;          // Cases reducing pessimism
         1     (0x)  ?           :  1  :  1  ;
         (?0)  x     ?           :  0  :  0  ;
         (?1)  x     ?           :  1  :  1  ;
 
         ?     ?     *           :  ?  :  x  ;          // X for timing violations
 
   endtable
 

endprimitive


primitive C28SOI_SC_12_COREPBP10_LR_U_LD_P_RN_NOTI (Q, D, G, RN, NOTI_REG);
 
   output Q;
   input  D,            // data
          G,            // clock
          RN,           // clear active low
          NOTI_REG;
   reg    Q;
 
   table
 
      // D     G     RN    NOTI_REG : Qtn : Qtn+1
 
         ?     ?     0     ?        :  ?  :  0  ;       // Asynchronous clear
 
         (?0)  1     1     ?        :  ?  :  0  ;       // Transparency
         (?1)  1     1     ?        :  ?  :  1  ;
 
         0     (?1)  1     ?        :  ?  :  0  ;
         1     (?1)  1     ?        :  ?  :  1  ;
 
         *     0     1     ?        :  ?  :  -  ;       // Latching
         *     0     x     ?        :  ?  :  -  ;
 
         ?     (?0)  ?     ?        :  ?  :  -  ;       // Ignore falling edges on clock
         ?     (1x)  ?     ?        :  ?  :  -  ;
 
         ?     0     (?1)  ?        :  ?  :  -  ;       // Rising edge on clear
         0     1     (?1)  ?        :  ?  :  0  ;
         1     1     (?1)  ?        :  ?  :  1  ;
         0     X     (?1)  ?        :  0  :  0  ;
 
         0     (0x)  1     ?        :  0  :  0  ;       // Cases reducing pessimism
         1     (0x)  1     ?        :  1  :  1  ;
         0     (0x)  X     ?        :  0  :  0  ;
 
         (?0)  x     1     ?        :  0  :  0  ;
         (?1)  x     1     ?        :  1  :  1  ;
 
         (?0)  1     x     ?        :  ?  :  0  ;
         0     (?1)  x     ?        :  ?  :  0  ;
 
         0     ?     (?x)  ?        :  0  :  0  ;
         1     0     (?x)  ?        :  0  :  0  ;
         X     0     (?x)  ?        :  0  :  0  ;
         ?     ?     ?     *        :  ?  :  x  ;       // X for timing violations

   endtable
 
endprimitive


primitive C28SOI_SC_12_COREPBP10_LR_U_MUX2 (Z, A, B, S);

   output Z;
   input  A, B, S;

   table

      // A  B  S  :  Z

         0  ?  0  :  0  ;
         1  ?  0  :  1  ;

         ?  0  1  :  0  ;
         ?  1  1  :  1  ;

      // Cases reducing pessimism

         0  0  x  :  0  ;
         1  1  x  :  1  ;

   endtable


endprimitive
