# Single Port Memory (sp_memory) Regression Results

**Date:** 2026-01-02 22:19:44.198892

| Test Name | Status | Duration (s) |
|---|---|---|
| ✅ Native_SV | **PASS** | 0.37 |
| ✅ Native_SV_AXI | **PASS** | 0.03 |
| ✅ Native_SV_APB | **PASS** | 0.03 |
| ✅ Native_SV_WB | **PASS** | 0.03 |
| ✅ Native_SV_AHB | **PASS** | 0.03 |
| ✅ Native_VHDL | **PASS** | 0.53 |
| ✅ Xilinx_SV_Native | **PASS** | 8.14 |
| ✅ Xilinx_SV_AXI | **PASS** | 8.12 |
| ✅ Xilinx_VHDL_AXI | **PASS** | 9.82 |
| ✅ SV_Core_32 | **PASS** | 12.82 |
| ✅ SV_Core_128 | **PASS** | 12.63 |
| ✅ VHDL_Core_32 | **PASS** | 2.23 |
| ❌ VHDL_Core_128 | **FAIL** | 2.06 |
| ✅ SV_AXI_32 | **PASS** | 12.70 |
| ❌ VHDL_AXI_32 | **FAIL** | 1187.24 |
| ✅ SV_APB_32 | **PASS** | 11.45 |
| ✅ VHDL_APB_32 | **PASS** | 2.04 |
| ✅ SV_WB_32 | **PASS** | 11.24 |
| ✅ VHDL_WB_32 | **PASS** | 2.11 |
| ✅ SV_AHB_32 | **PASS** | 11.34 |
| ✅ VHDL_AHB_32 | **PASS** | 2.05 |
