// Seed: 347693227
module module_0;
  parameter id_1 = -1;
  assign module_1.id_2 = 0;
  always @(negedge -1) if (1) if (1) assume (1 * id_1 - -1);
  wire [-1 : -1] id_2;
endmodule
module module_0 (
    output wand id_0,
    output supply1 id_1,
    inout wor id_2
);
  module_0 modCall_1 ();
  logic [1 : module_1] id_4;
  genvar id_5;
endmodule
module module_2 (
    output uwire id_0,
    output uwire id_1,
    input  tri0  id_2,
    output tri1  id_3,
    output wire  id_4
);
  assign id_3 = id_2;
  module_0 modCall_1 ();
endmodule
