INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:43:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.005ns period=4.010ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.005ns period=4.010ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.010ns  (clk rise@4.010ns - clk rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.771ns (43.149%)  route 2.333ns (56.851%))
  Logic Levels:           17  (CARRY4=11 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.493 - 4.010 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1721, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X17Y160        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y160        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=19, routed)          0.428     1.152    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X19Y160        LUT4 (Prop_lut4_I0_O)        0.043     1.195 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.195    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X19Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.446 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.446    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.495 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.495    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X19Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.640 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[3]
                         net (fo=5, routed)           0.329     1.969    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_4
    SLICE_X20Y162        LUT3 (Prop_lut3_I1_O)        0.120     2.089 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_10/O
                         net (fo=33, routed)          0.298     2.387    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_5
    SLICE_X21Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.430 r  lsq1/handshake_lsq_lsq1_core/dataReg[0]_i_2/O
                         net (fo=1, routed)           0.399     2.828    lsq1/handshake_lsq_lsq1_core/dataReg[0]_i_2_n_0
    SLICE_X19Y158        LUT6 (Prop_lut6_I4_O)        0.043     2.871 r  lsq1/handshake_lsq_lsq1_core/dataReg[0]_i_1/O
                         net (fo=3, routed)           0.222     3.093    load2/data_tehb/control/D[0]
    SLICE_X18Y159        LUT4 (Prop_lut4_I0_O)        0.043     3.136 r  load2/data_tehb/control/Memory[0][3]_i_9/O
                         net (fo=1, routed)           0.000     3.136    load2/data_tehb/control/Memory[0][3]_i_9_n_0
    SLICE_X18Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     3.374 r  load2/data_tehb/control/Memory_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.374    load2/data_tehb/control/Memory_reg[0][3]_i_1_n_0
    SLICE_X18Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.424 r  load2/data_tehb/control/Memory_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.424    load2/data_tehb/control/Memory_reg[0][7]_i_1_n_0
    SLICE_X18Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.474 r  load2/data_tehb/control/Memory_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.474    load2/data_tehb/control/Memory_reg[0][11]_i_1_n_0
    SLICE_X18Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.524 r  load2/data_tehb/control/Memory_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.524    load2/data_tehb/control/Memory_reg[0][15]_i_1_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.574 r  load2/data_tehb/control/Memory_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.574    load2/data_tehb/control/Memory_reg[0][19]_i_1_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.624 r  load2/data_tehb/control/Memory_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.624    load2/data_tehb/control/Memory_reg[0][23]_i_1_n_0
    SLICE_X18Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.674 r  load2/data_tehb/control/Memory_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.674    load2/data_tehb/control/Memory_reg[0][27]_i_1_n_0
    SLICE_X18Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     3.833 r  load2/data_tehb/control/Memory_reg[0][31]_i_2/O[1]
                         net (fo=2, routed)           0.228     4.061    buffer37/fifo/result[29]
    SLICE_X18Y167        LUT3 (Prop_lut3_I1_O)        0.121     4.182 r  buffer37/fifo/stq_data_0_q[29]_i_1/O
                         net (fo=6, routed)           0.430     4.612    lsq1/handshake_lsq_lsq1_core/stq_data_4_q_reg[31]_0[29]
    SLICE_X15Y166        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.010     4.010 r  
                                                      0.000     4.010 r  clk (IN)
                         net (fo=1721, unset)         0.483     4.493    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X15Y166        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[29]/C
                         clock pessimism              0.000     4.493    
                         clock uncertainty           -0.035     4.457    
    SLICE_X15Y166        FDRE (Setup_fdre_C_D)       -0.015     4.442    lsq1/handshake_lsq_lsq1_core/stq_data_1_q_reg[29]
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                 -0.170    




