{
  "DESIGN_NAME": "blinky",
  "VERILOG_FILES": ["src/blinky.v"],
  "PDK": "sky130A",
  "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
  "DIE_AREA": "0 0 100 100",
  "FP_CORE_UTIL": 40,
  "FP_SIZING": "absolute",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10.0
}
