<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_piof.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_piof.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__piof_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6d16ed26ad612802f78857ff02ba2e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a6d16ed26ad612802f78857ff02ba2e73">REG_PIOF_PER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1800U)</td></tr>
<tr class="memdesc:a6d16ed26ad612802f78857ff02ba2e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) PIO Enable Register  <a href="#a6d16ed26ad612802f78857ff02ba2e73">More...</a><br /></td></tr>
<tr class="separator:a6d16ed26ad612802f78857ff02ba2e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa385f5e5bfb31a2315df40b2e4be1743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#aa385f5e5bfb31a2315df40b2e4be1743">REG_PIOF_PDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1804U)</td></tr>
<tr class="memdesc:aa385f5e5bfb31a2315df40b2e4be1743"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) PIO Disable Register  <a href="#aa385f5e5bfb31a2315df40b2e4be1743">More...</a><br /></td></tr>
<tr class="separator:aa385f5e5bfb31a2315df40b2e4be1743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7818e835756f66255416ce1a39df16c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a7818e835756f66255416ce1a39df16c3">REG_PIOF_PSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1808U)</td></tr>
<tr class="memdesc:a7818e835756f66255416ce1a39df16c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) PIO Status Register  <a href="#a7818e835756f66255416ce1a39df16c3">More...</a><br /></td></tr>
<tr class="separator:a7818e835756f66255416ce1a39df16c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e1df36ce0b911f40190e366ddb7f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a93e1df36ce0b911f40190e366ddb7f86">REG_PIOF_OER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1810U)</td></tr>
<tr class="memdesc:a93e1df36ce0b911f40190e366ddb7f86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Output Enable Register  <a href="#a93e1df36ce0b911f40190e366ddb7f86">More...</a><br /></td></tr>
<tr class="separator:a93e1df36ce0b911f40190e366ddb7f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871a90a4768d0d4213fba25ed3b66b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a871a90a4768d0d4213fba25ed3b66b34">REG_PIOF_ODR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1814U)</td></tr>
<tr class="memdesc:a871a90a4768d0d4213fba25ed3b66b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Output Disable Register  <a href="#a871a90a4768d0d4213fba25ed3b66b34">More...</a><br /></td></tr>
<tr class="separator:a871a90a4768d0d4213fba25ed3b66b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d009d49b8cbc5b8f9633e85b34d740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#ab4d009d49b8cbc5b8f9633e85b34d740">REG_PIOF_OSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1818U)</td></tr>
<tr class="memdesc:ab4d009d49b8cbc5b8f9633e85b34d740"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Output Status Register  <a href="#ab4d009d49b8cbc5b8f9633e85b34d740">More...</a><br /></td></tr>
<tr class="separator:ab4d009d49b8cbc5b8f9633e85b34d740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45062fdd6cd7beb5c8b4f2c8032eb8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a45062fdd6cd7beb5c8b4f2c8032eb8bb">REG_PIOF_IFER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1820U)</td></tr>
<tr class="memdesc:a45062fdd6cd7beb5c8b4f2c8032eb8bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Glitch Input Filter Enable Register  <a href="#a45062fdd6cd7beb5c8b4f2c8032eb8bb">More...</a><br /></td></tr>
<tr class="separator:a45062fdd6cd7beb5c8b4f2c8032eb8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69da7d10d5d60c4c0ec4b4c4e97bfe44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a69da7d10d5d60c4c0ec4b4c4e97bfe44">REG_PIOF_IFDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1824U)</td></tr>
<tr class="memdesc:a69da7d10d5d60c4c0ec4b4c4e97bfe44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Glitch Input Filter Disable Register  <a href="#a69da7d10d5d60c4c0ec4b4c4e97bfe44">More...</a><br /></td></tr>
<tr class="separator:a69da7d10d5d60c4c0ec4b4c4e97bfe44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588e0cf744b1c19082316cb5f8e06b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a588e0cf744b1c19082316cb5f8e06b90">REG_PIOF_IFSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1828U)</td></tr>
<tr class="memdesc:a588e0cf744b1c19082316cb5f8e06b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Glitch Input Filter Status Register  <a href="#a588e0cf744b1c19082316cb5f8e06b90">More...</a><br /></td></tr>
<tr class="separator:a588e0cf744b1c19082316cb5f8e06b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30def7772b585f5af834271b85537d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#aa30def7772b585f5af834271b85537d5">REG_PIOF_SODR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1830U)</td></tr>
<tr class="memdesc:aa30def7772b585f5af834271b85537d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Set Output Data Register  <a href="#aa30def7772b585f5af834271b85537d5">More...</a><br /></td></tr>
<tr class="separator:aa30def7772b585f5af834271b85537d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ef3bdda70f999ec7763f598ca37ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a90ef3bdda70f999ec7763f598ca37ddf">REG_PIOF_CODR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1834U)</td></tr>
<tr class="memdesc:a90ef3bdda70f999ec7763f598ca37ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Clear Output Data Register  <a href="#a90ef3bdda70f999ec7763f598ca37ddf">More...</a><br /></td></tr>
<tr class="separator:a90ef3bdda70f999ec7763f598ca37ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e34083369afe60fe16f14305f48560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#ae7e34083369afe60fe16f14305f48560">REG_PIOF_ODSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E1838U)</td></tr>
<tr class="memdesc:ae7e34083369afe60fe16f14305f48560"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Output Data Status Register  <a href="#ae7e34083369afe60fe16f14305f48560">More...</a><br /></td></tr>
<tr class="separator:ae7e34083369afe60fe16f14305f48560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e93559461915527075c07eba95c116e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a3e93559461915527075c07eba95c116e">REG_PIOF_PDSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E183CU)</td></tr>
<tr class="memdesc:a3e93559461915527075c07eba95c116e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Pin Data Status Register  <a href="#a3e93559461915527075c07eba95c116e">More...</a><br /></td></tr>
<tr class="separator:a3e93559461915527075c07eba95c116e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c5063e83b546b8fb83511e362b486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a32c5063e83b546b8fb83511e362b486e">REG_PIOF_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1840U)</td></tr>
<tr class="memdesc:a32c5063e83b546b8fb83511e362b486e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Interrupt Enable Register  <a href="#a32c5063e83b546b8fb83511e362b486e">More...</a><br /></td></tr>
<tr class="separator:a32c5063e83b546b8fb83511e362b486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5f2c09eaf251ebe16305cb91ef1dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a8c5f2c09eaf251ebe16305cb91ef1dfc">REG_PIOF_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1844U)</td></tr>
<tr class="memdesc:a8c5f2c09eaf251ebe16305cb91ef1dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Interrupt Disable Register  <a href="#a8c5f2c09eaf251ebe16305cb91ef1dfc">More...</a><br /></td></tr>
<tr class="separator:a8c5f2c09eaf251ebe16305cb91ef1dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59b63132939221101e890451166eff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#ab59b63132939221101e890451166eff4">REG_PIOF_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1848U)</td></tr>
<tr class="memdesc:ab59b63132939221101e890451166eff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Interrupt Mask Register  <a href="#ab59b63132939221101e890451166eff4">More...</a><br /></td></tr>
<tr class="separator:ab59b63132939221101e890451166eff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f472accd948984d11ad4e8ee30241f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a4f472accd948984d11ad4e8ee30241f9">REG_PIOF_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E184CU)</td></tr>
<tr class="memdesc:a4f472accd948984d11ad4e8ee30241f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Interrupt Status Register  <a href="#a4f472accd948984d11ad4e8ee30241f9">More...</a><br /></td></tr>
<tr class="separator:a4f472accd948984d11ad4e8ee30241f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc573c92b2037e3af20a002fe97e9013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#adc573c92b2037e3af20a002fe97e9013">REG_PIOF_MDER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1850U)</td></tr>
<tr class="memdesc:adc573c92b2037e3af20a002fe97e9013"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Multi-driver Enable Register  <a href="#adc573c92b2037e3af20a002fe97e9013">More...</a><br /></td></tr>
<tr class="separator:adc573c92b2037e3af20a002fe97e9013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ef89cc655f8b6dc7ad0329f8dc0482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a05ef89cc655f8b6dc7ad0329f8dc0482">REG_PIOF_MDDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1854U)</td></tr>
<tr class="memdesc:a05ef89cc655f8b6dc7ad0329f8dc0482"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Multi-driver Disable Register  <a href="#a05ef89cc655f8b6dc7ad0329f8dc0482">More...</a><br /></td></tr>
<tr class="separator:a05ef89cc655f8b6dc7ad0329f8dc0482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba53e8ae072421a0b88af1232d85bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a2ba53e8ae072421a0b88af1232d85bac">REG_PIOF_MDSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1858U)</td></tr>
<tr class="memdesc:a2ba53e8ae072421a0b88af1232d85bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Multi-driver Status Register  <a href="#a2ba53e8ae072421a0b88af1232d85bac">More...</a><br /></td></tr>
<tr class="separator:a2ba53e8ae072421a0b88af1232d85bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10242bc0345f5dec425c9746ddbce81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a10242bc0345f5dec425c9746ddbce81e">REG_PIOF_PUDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1860U)</td></tr>
<tr class="memdesc:a10242bc0345f5dec425c9746ddbce81e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Pull-up Disable Register  <a href="#a10242bc0345f5dec425c9746ddbce81e">More...</a><br /></td></tr>
<tr class="separator:a10242bc0345f5dec425c9746ddbce81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f78d37567363abb2da2dd0f126c0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#ad4f78d37567363abb2da2dd0f126c0f1">REG_PIOF_PUER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1864U)</td></tr>
<tr class="memdesc:ad4f78d37567363abb2da2dd0f126c0f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Pull-up Enable Register  <a href="#ad4f78d37567363abb2da2dd0f126c0f1">More...</a><br /></td></tr>
<tr class="separator:ad4f78d37567363abb2da2dd0f126c0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f38cf53db61be559f75009c0289c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a04f38cf53db61be559f75009c0289c8b">REG_PIOF_PUSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1868U)</td></tr>
<tr class="memdesc:a04f38cf53db61be559f75009c0289c8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Pad Pull-up Status Register  <a href="#a04f38cf53db61be559f75009c0289c8b">More...</a><br /></td></tr>
<tr class="separator:a04f38cf53db61be559f75009c0289c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e0d4fe4465a81172104e73eeb97441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a26e0d4fe4465a81172104e73eeb97441">REG_PIOF_ABSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E1870U)</td></tr>
<tr class="memdesc:a26e0d4fe4465a81172104e73eeb97441"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Peripheral AB Select Register  <a href="#a26e0d4fe4465a81172104e73eeb97441">More...</a><br /></td></tr>
<tr class="separator:a26e0d4fe4465a81172104e73eeb97441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e50a8019dca83edf7929ce68b537b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a22e50a8019dca83edf7929ce68b537b5">REG_PIOF_SCIFSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1880U)</td></tr>
<tr class="memdesc:a22e50a8019dca83edf7929ce68b537b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) System Clock Glitch Input Filter Select Register  <a href="#a22e50a8019dca83edf7929ce68b537b5">More...</a><br /></td></tr>
<tr class="separator:a22e50a8019dca83edf7929ce68b537b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a66f546b82a132db906594f8dcc24af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a6a66f546b82a132db906594f8dcc24af">REG_PIOF_DIFSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1884U)</td></tr>
<tr class="memdesc:a6a66f546b82a132db906594f8dcc24af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Debouncing Input Filter Select Register  <a href="#a6a66f546b82a132db906594f8dcc24af">More...</a><br /></td></tr>
<tr class="separator:a6a66f546b82a132db906594f8dcc24af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7d09cb10224f8c9fad09baa68207f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#aae7d09cb10224f8c9fad09baa68207f8">REG_PIOF_IFDGSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1888U)</td></tr>
<tr class="memdesc:aae7d09cb10224f8c9fad09baa68207f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Glitch or Debouncing Input Filter Clock Selection Status Register  <a href="#aae7d09cb10224f8c9fad09baa68207f8">More...</a><br /></td></tr>
<tr class="separator:aae7d09cb10224f8c9fad09baa68207f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0db0161e0e889a730ee162f86f0bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#abf0db0161e0e889a730ee162f86f0bf1">REG_PIOF_SCDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E188CU)</td></tr>
<tr class="memdesc:abf0db0161e0e889a730ee162f86f0bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Slow Clock Divider Debouncing Register  <a href="#abf0db0161e0e889a730ee162f86f0bf1">More...</a><br /></td></tr>
<tr class="separator:abf0db0161e0e889a730ee162f86f0bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35f5262d83212a608d12681e33276fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#ab35f5262d83212a608d12681e33276fc">REG_PIOF_OWER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18A0U)</td></tr>
<tr class="memdesc:ab35f5262d83212a608d12681e33276fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Output Write Enable  <a href="#ab35f5262d83212a608d12681e33276fc">More...</a><br /></td></tr>
<tr class="separator:ab35f5262d83212a608d12681e33276fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae01bbfb94fd102565391f89620069295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#ae01bbfb94fd102565391f89620069295">REG_PIOF_OWDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18A4U)</td></tr>
<tr class="memdesc:ae01bbfb94fd102565391f89620069295"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Output Write Disable  <a href="#ae01bbfb94fd102565391f89620069295">More...</a><br /></td></tr>
<tr class="separator:ae01bbfb94fd102565391f89620069295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b25d0123d4b42bbe067e482b9f7d521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a0b25d0123d4b42bbe067e482b9f7d521">REG_PIOF_OWSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18A8U)</td></tr>
<tr class="memdesc:a0b25d0123d4b42bbe067e482b9f7d521"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Output Write Status Register  <a href="#a0b25d0123d4b42bbe067e482b9f7d521">More...</a><br /></td></tr>
<tr class="separator:a0b25d0123d4b42bbe067e482b9f7d521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb3a4fa550ebd9e475c268d0c84fc18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a1eb3a4fa550ebd9e475c268d0c84fc18">REG_PIOF_AIMER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18B0U)</td></tr>
<tr class="memdesc:a1eb3a4fa550ebd9e475c268d0c84fc18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Additional Interrupt Modes Enable Register  <a href="#a1eb3a4fa550ebd9e475c268d0c84fc18">More...</a><br /></td></tr>
<tr class="separator:a1eb3a4fa550ebd9e475c268d0c84fc18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e204b0ef4b3c9bbd28882e96b20e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#ac5e204b0ef4b3c9bbd28882e96b20e99">REG_PIOF_AIMDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18B4U)</td></tr>
<tr class="memdesc:ac5e204b0ef4b3c9bbd28882e96b20e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Additional Interrupt Modes Disables Register  <a href="#ac5e204b0ef4b3c9bbd28882e96b20e99">More...</a><br /></td></tr>
<tr class="separator:ac5e204b0ef4b3c9bbd28882e96b20e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1193c30d4e29790d6c41dda3a1ab52d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a1193c30d4e29790d6c41dda3a1ab52d4">REG_PIOF_AIMMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18B8U)</td></tr>
<tr class="memdesc:a1193c30d4e29790d6c41dda3a1ab52d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Additional Interrupt Modes Mask Register  <a href="#a1193c30d4e29790d6c41dda3a1ab52d4">More...</a><br /></td></tr>
<tr class="separator:a1193c30d4e29790d6c41dda3a1ab52d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b0e5c4d174b80deb1150313ecf02968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a8b0e5c4d174b80deb1150313ecf02968">REG_PIOF_ESR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18C0U)</td></tr>
<tr class="memdesc:a8b0e5c4d174b80deb1150313ecf02968"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Edge Select Register  <a href="#a8b0e5c4d174b80deb1150313ecf02968">More...</a><br /></td></tr>
<tr class="separator:a8b0e5c4d174b80deb1150313ecf02968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060e0560c0d94dbf3deec9b1956d6fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a060e0560c0d94dbf3deec9b1956d6fce">REG_PIOF_LSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18C4U)</td></tr>
<tr class="memdesc:a060e0560c0d94dbf3deec9b1956d6fce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Level Select Register  <a href="#a060e0560c0d94dbf3deec9b1956d6fce">More...</a><br /></td></tr>
<tr class="separator:a060e0560c0d94dbf3deec9b1956d6fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9ddc685bf7962fd201342bba46d5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a7d9ddc685bf7962fd201342bba46d5ad">REG_PIOF_ELSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18C8U)</td></tr>
<tr class="memdesc:a7d9ddc685bf7962fd201342bba46d5ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Edge/Level Status Register  <a href="#a7d9ddc685bf7962fd201342bba46d5ad">More...</a><br /></td></tr>
<tr class="separator:a7d9ddc685bf7962fd201342bba46d5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999ced7e0e7832d3ccd9e908489cc6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a999ced7e0e7832d3ccd9e908489cc6ce">REG_PIOF_FELLSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18D0U)</td></tr>
<tr class="memdesc:a999ced7e0e7832d3ccd9e908489cc6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Falling Edge/Low Level Select Register  <a href="#a999ced7e0e7832d3ccd9e908489cc6ce">More...</a><br /></td></tr>
<tr class="separator:a999ced7e0e7832d3ccd9e908489cc6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4b1ba1ed2c3a10aecea3bd5f682269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#adf4b1ba1ed2c3a10aecea3bd5f682269">REG_PIOF_REHLSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18D4U)</td></tr>
<tr class="memdesc:adf4b1ba1ed2c3a10aecea3bd5f682269"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Rising Edge/ High Level Select Register  <a href="#adf4b1ba1ed2c3a10aecea3bd5f682269">More...</a><br /></td></tr>
<tr class="separator:adf4b1ba1ed2c3a10aecea3bd5f682269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43db541d574b185191f7dd7e224f252f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a43db541d574b185191f7dd7e224f252f">REG_PIOF_FRLHSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18D8U)</td></tr>
<tr class="memdesc:a43db541d574b185191f7dd7e224f252f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Fall/Rise - Low/High Status Register  <a href="#a43db541d574b185191f7dd7e224f252f">More...</a><br /></td></tr>
<tr class="separator:a43db541d574b185191f7dd7e224f252f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84144f9a45795a4318d3810844aba190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a84144f9a45795a4318d3810844aba190">REG_PIOF_LOCKSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18E0U)</td></tr>
<tr class="memdesc:a84144f9a45795a4318d3810844aba190"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Lock Status  <a href="#a84144f9a45795a4318d3810844aba190">More...</a><br /></td></tr>
<tr class="separator:a84144f9a45795a4318d3810844aba190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c5619ea6db87a281dbeec655eda9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a28c5619ea6db87a281dbeec655eda9df">REG_PIOF_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E18E4U)</td></tr>
<tr class="memdesc:a28c5619ea6db87a281dbeec655eda9df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Write Protect Mode Register  <a href="#a28c5619ea6db87a281dbeec655eda9df">More...</a><br /></td></tr>
<tr class="separator:a28c5619ea6db87a281dbeec655eda9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93181f174153472abad9bb768c5b34dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__piof_8h.html#a93181f174153472abad9bb768c5b34dd">REG_PIOF_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18E8U)</td></tr>
<tr class="memdesc:a93181f174153472abad9bb768c5b34dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOF) Write Protect Status Register  <a href="#a93181f174153472abad9bb768c5b34dd">More...</a><br /></td></tr>
<tr class="separator:a93181f174153472abad9bb768c5b34dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a26e0d4fe4465a81172104e73eeb97441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e0d4fe4465a81172104e73eeb97441">&#9670;&nbsp;</a></span>REG_PIOF_ABSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_ABSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E1870U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Peripheral AB Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00106">106</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="ac5e204b0ef4b3c9bbd28882e96b20e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e204b0ef4b3c9bbd28882e96b20e99">&#9670;&nbsp;</a></span>REG_PIOF_AIMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_AIMDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Additional Interrupt Modes Disables Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00115">115</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a1eb3a4fa550ebd9e475c268d0c84fc18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb3a4fa550ebd9e475c268d0c84fc18">&#9670;&nbsp;</a></span>REG_PIOF_AIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_AIMER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Additional Interrupt Modes Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00114">114</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a1193c30d4e29790d6c41dda3a1ab52d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1193c30d4e29790d6c41dda3a1ab52d4">&#9670;&nbsp;</a></span>REG_PIOF_AIMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_AIMMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Additional Interrupt Modes Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00116">116</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a90ef3bdda70f999ec7763f598ca37ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ef3bdda70f999ec7763f598ca37ddf">&#9670;&nbsp;</a></span>REG_PIOF_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_CODR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1834U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Clear Output Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00093">93</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a6a66f546b82a132db906594f8dcc24af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a66f546b82a132db906594f8dcc24af">&#9670;&nbsp;</a></span>REG_PIOF_DIFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_DIFSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1884U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Debouncing Input Filter Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00108">108</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a7d9ddc685bf7962fd201342bba46d5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9ddc685bf7962fd201342bba46d5ad">&#9670;&nbsp;</a></span>REG_PIOF_ELSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_ELSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Edge/Level Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00119">119</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a8b0e5c4d174b80deb1150313ecf02968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b0e5c4d174b80deb1150313ecf02968">&#9670;&nbsp;</a></span>REG_PIOF_ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_ESR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Edge Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00117">117</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a999ced7e0e7832d3ccd9e908489cc6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999ced7e0e7832d3ccd9e908489cc6ce">&#9670;&nbsp;</a></span>REG_PIOF_FELLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_FELLSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Falling Edge/Low Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00120">120</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a43db541d574b185191f7dd7e224f252f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43db541d574b185191f7dd7e224f252f">&#9670;&nbsp;</a></span>REG_PIOF_FRLHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_FRLHSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Fall/Rise - Low/High Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00122">122</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a8c5f2c09eaf251ebe16305cb91ef1dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5f2c09eaf251ebe16305cb91ef1dfc">&#9670;&nbsp;</a></span>REG_PIOF_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1844U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00097">97</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a32c5063e83b546b8fb83511e362b486e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c5063e83b546b8fb83511e362b486e">&#9670;&nbsp;</a></span>REG_PIOF_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1840U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00096">96</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="aae7d09cb10224f8c9fad09baa68207f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7d09cb10224f8c9fad09baa68207f8">&#9670;&nbsp;</a></span>REG_PIOF_IFDGSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_IFDGSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1888U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Glitch or Debouncing Input Filter Clock Selection Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00109">109</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a69da7d10d5d60c4c0ec4b4c4e97bfe44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69da7d10d5d60c4c0ec4b4c4e97bfe44">&#9670;&nbsp;</a></span>REG_PIOF_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_IFDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1824U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Glitch Input Filter Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00090">90</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a45062fdd6cd7beb5c8b4f2c8032eb8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45062fdd6cd7beb5c8b4f2c8032eb8bb">&#9670;&nbsp;</a></span>REG_PIOF_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_IFER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1820U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Glitch Input Filter Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00089">89</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a588e0cf744b1c19082316cb5f8e06b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588e0cf744b1c19082316cb5f8e06b90">&#9670;&nbsp;</a></span>REG_PIOF_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_IFSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1828U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Glitch Input Filter Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00091">91</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="ab59b63132939221101e890451166eff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab59b63132939221101e890451166eff4">&#9670;&nbsp;</a></span>REG_PIOF_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1848U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00098">98</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a4f472accd948984d11ad4e8ee30241f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f472accd948984d11ad4e8ee30241f9">&#9670;&nbsp;</a></span>REG_PIOF_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_ISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E184CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00099">99</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a84144f9a45795a4318d3810844aba190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84144f9a45795a4318d3810844aba190">&#9670;&nbsp;</a></span>REG_PIOF_LOCKSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_LOCKSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Lock Status </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00123">123</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a060e0560c0d94dbf3deec9b1956d6fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a060e0560c0d94dbf3deec9b1956d6fce">&#9670;&nbsp;</a></span>REG_PIOF_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_LSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00118">118</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a05ef89cc655f8b6dc7ad0329f8dc0482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ef89cc655f8b6dc7ad0329f8dc0482">&#9670;&nbsp;</a></span>REG_PIOF_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_MDDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1854U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Multi-driver Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00101">101</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="adc573c92b2037e3af20a002fe97e9013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc573c92b2037e3af20a002fe97e9013">&#9670;&nbsp;</a></span>REG_PIOF_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_MDER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1850U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Multi-driver Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00100">100</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a2ba53e8ae072421a0b88af1232d85bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba53e8ae072421a0b88af1232d85bac">&#9670;&nbsp;</a></span>REG_PIOF_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_MDSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1858U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Multi-driver Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00102">102</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a871a90a4768d0d4213fba25ed3b66b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871a90a4768d0d4213fba25ed3b66b34">&#9670;&nbsp;</a></span>REG_PIOF_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_ODR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1814U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Output Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00087">87</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="ae7e34083369afe60fe16f14305f48560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e34083369afe60fe16f14305f48560">&#9670;&nbsp;</a></span>REG_PIOF_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_ODSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E1838U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Output Data Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00094">94</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a93e1df36ce0b911f40190e366ddb7f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e1df36ce0b911f40190e366ddb7f86">&#9670;&nbsp;</a></span>REG_PIOF_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_OER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1810U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Output Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00086">86</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="ab4d009d49b8cbc5b8f9633e85b34d740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d009d49b8cbc5b8f9633e85b34d740">&#9670;&nbsp;</a></span>REG_PIOF_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_OSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1818U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Output Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00088">88</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="ae01bbfb94fd102565391f89620069295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae01bbfb94fd102565391f89620069295">&#9670;&nbsp;</a></span>REG_PIOF_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_OWDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Output Write Disable </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00112">112</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="ab35f5262d83212a608d12681e33276fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35f5262d83212a608d12681e33276fc">&#9670;&nbsp;</a></span>REG_PIOF_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_OWER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Output Write Enable </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00111">111</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a0b25d0123d4b42bbe067e482b9f7d521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b25d0123d4b42bbe067e482b9f7d521">&#9670;&nbsp;</a></span>REG_PIOF_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_OWSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Output Write Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00113">113</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="aa385f5e5bfb31a2315df40b2e4be1743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa385f5e5bfb31a2315df40b2e4be1743">&#9670;&nbsp;</a></span>REG_PIOF_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_PDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1804U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) PIO Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00084">84</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a3e93559461915527075c07eba95c116e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e93559461915527075c07eba95c116e">&#9670;&nbsp;</a></span>REG_PIOF_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_PDSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E183CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Pin Data Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00095">95</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a6d16ed26ad612802f78857ff02ba2e73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d16ed26ad612802f78857ff02ba2e73">&#9670;&nbsp;</a></span>REG_PIOF_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_PER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1800U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) PIO Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00083">83</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a7818e835756f66255416ce1a39df16c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7818e835756f66255416ce1a39df16c3">&#9670;&nbsp;</a></span>REG_PIOF_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_PSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1808U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) PIO Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00085">85</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a10242bc0345f5dec425c9746ddbce81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10242bc0345f5dec425c9746ddbce81e">&#9670;&nbsp;</a></span>REG_PIOF_PUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_PUDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1860U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Pull-up Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00103">103</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="ad4f78d37567363abb2da2dd0f126c0f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f78d37567363abb2da2dd0f126c0f1">&#9670;&nbsp;</a></span>REG_PIOF_PUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_PUER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1864U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Pull-up Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00104">104</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a04f38cf53db61be559f75009c0289c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f38cf53db61be559f75009c0289c8b">&#9670;&nbsp;</a></span>REG_PIOF_PUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_PUSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E1868U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Pad Pull-up Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00105">105</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="adf4b1ba1ed2c3a10aecea3bd5f682269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4b1ba1ed2c3a10aecea3bd5f682269">&#9670;&nbsp;</a></span>REG_PIOF_REHLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_REHLSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E18D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Rising Edge/ High Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00121">121</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="abf0db0161e0e889a730ee162f86f0bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf0db0161e0e889a730ee162f86f0bf1">&#9670;&nbsp;</a></span>REG_PIOF_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_SCDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E188CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Slow Clock Divider Debouncing Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00110">110</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a22e50a8019dca83edf7929ce68b537b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e50a8019dca83edf7929ce68b537b5">&#9670;&nbsp;</a></span>REG_PIOF_SCIFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_SCIFSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1880U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) System Clock Glitch Input Filter Select Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00107">107</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="aa30def7772b585f5af834271b85537d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30def7772b585f5af834271b85537d5">&#9670;&nbsp;</a></span>REG_PIOF_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_SODR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400E1830U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Set Output Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00092">92</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a28c5619ea6db87a281dbeec655eda9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28c5619ea6db87a281dbeec655eda9df">&#9670;&nbsp;</a></span>REG_PIOF_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400E18E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00124">124</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
<a id="a93181f174153472abad9bb768c5b34dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93181f174153472abad9bb768c5b34dd">&#9670;&nbsp;</a></span>REG_PIOF_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOF_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400E18E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOF) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__piof_8h_source.html#l00125">125</a> of file <a class="el" href="instance__piof_8h_source.html">instance_piof.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
