#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x145704220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x145704420 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x14571cd70 .functor BUFZ 32, L_0x14571ccd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1457049e0_0 .net *"_ivl_0", 31 0, L_0x14571ccd0;  1 drivers
o0x138008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x145714a90_0 .net "clk", 0 0, o0x138008040;  0 drivers
o0x138008070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x145714b30_0 .net "data_address", 31 0, o0x138008070;  0 drivers
o0x1380080a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x145714bd0_0 .net "data_read", 0 0, o0x1380080a0;  0 drivers
v0x145714c70_0 .net "data_readdata", 31 0, L_0x14571cd70;  1 drivers
o0x138008100 .functor BUFZ 1, C4<z>; HiZ drive
v0x145714d60_0 .net "data_write", 0 0, o0x138008100;  0 drivers
o0x138008130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x145714e00_0 .net "data_writedata", 31 0, o0x138008130;  0 drivers
v0x145714eb0_0 .var/i "i", 31 0;
v0x145714f60 .array "ram", 0 65535, 31 0;
E_0x1457041f0 .event posedge, v0x145714a90_0;
L_0x14571ccd0 .array/port v0x145714f60, o0x138008070;
S_0x145704650 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x1457047c0 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x14571cfe0 .functor BUFZ 32, L_0x14571ce40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x145715340_0 .net *"_ivl_0", 31 0, L_0x14571ce40;  1 drivers
v0x145715400_0 .net *"_ivl_3", 29 0, L_0x14571cf00;  1 drivers
o0x138008340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1457154a0_0 .net "instr_address", 31 0, o0x138008340;  0 drivers
v0x145715540_0 .net "instr_readdata", 31 0, L_0x14571cfe0;  1 drivers
v0x1457155f0 .array "memory1", 0 65535, 31 0;
L_0x14571ce40 .array/port v0x1457155f0, L_0x14571cf00;
L_0x14571cf00 .part o0x138008340, 0, 30;
S_0x1457150f0 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x145704650;
 .timescale 0 0;
v0x1457152b0_0 .var/i "i", 31 0;
S_0x145704870 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x14571c490_0 .net "active", 0 0, v0x14571a820_0;  1 drivers
v0x14571c540_0 .var "clk", 0 0;
v0x14571c5d0_0 .var "clk_enable", 0 0;
v0x14571c660_0 .net "data_address", 31 0, L_0x14571f510;  1 drivers
v0x14571c6f0_0 .net "data_read", 0 0, L_0x14571e150;  1 drivers
v0x14571c7c0_0 .var "data_readdata", 31 0;
v0x14571c850_0 .net "data_write", 0 0, L_0x14571e0e0;  1 drivers
v0x14571c900_0 .net "data_writedata", 31 0, L_0x14571eec0;  1 drivers
v0x14571c9b0_0 .net "instr_address", 31 0, L_0x1457203b0;  1 drivers
v0x14571cae0_0 .var "instr_readdata", 31 0;
v0x14571cb70_0 .net "register_v0", 31 0, L_0x14571ee50;  1 drivers
v0x14571cc40_0 .var "reset", 0 0;
S_0x145715700 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x145704870;
 .timescale 0 0;
v0x1457158f0_0 .var "imm", 15 0;
v0x1457159b0_0 .var "imm_instr", 31 0;
v0x145715a60_0 .var "opcode", 5 0;
v0x145715b20_0 .var "rs", 4 0;
v0x145715bd0_0 .var "rt", 4 0;
E_0x1457158c0 .event posedge, v0x145718210_0;
S_0x145715cc0 .scope module, "dut" "mips_cpu_harvard" 5 110, 6 1 0, S_0x145704870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14571e0e0 .functor BUFZ 1, L_0x14571dc70, C4<0>, C4<0>, C4<0>;
L_0x14571e150 .functor BUFZ 1, L_0x14571dbd0, C4<0>, C4<0>, C4<0>;
L_0x14571e840 .functor BUFZ 1, L_0x14571daa0, C4<0>, C4<0>, C4<0>;
L_0x14571eec0 .functor BUFZ 32, L_0x14571ed60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14571f050 .functor BUFZ 32, L_0x14571eab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14571f510 .functor BUFZ 32, v0x145716620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14571fd10 .functor OR 1, L_0x14571f9b0, L_0x14571fc30, C4<0>, C4<0>;
L_0x14571fee0 .functor AND 1, L_0x14571ffb0, L_0x145720290, C4<1>, C4<1>;
L_0x1457203b0 .functor BUFZ 32, v0x1457182c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x145719a00_0 .net *"_ivl_11", 4 0, L_0x14571e440;  1 drivers
v0x145719a90_0 .net *"_ivl_13", 4 0, L_0x14571e4e0;  1 drivers
L_0x138040208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145719b20_0 .net/2u *"_ivl_26", 15 0, L_0x138040208;  1 drivers
v0x145719bb0_0 .net *"_ivl_29", 15 0, L_0x14571f100;  1 drivers
L_0x138040298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x145719c40_0 .net/2u *"_ivl_36", 31 0, L_0x138040298;  1 drivers
v0x145719cf0_0 .net *"_ivl_40", 31 0, L_0x14571f860;  1 drivers
L_0x1380402e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145719da0_0 .net *"_ivl_43", 25 0, L_0x1380402e0;  1 drivers
L_0x138040328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x145719e50_0 .net/2u *"_ivl_44", 31 0, L_0x138040328;  1 drivers
v0x145719f00_0 .net *"_ivl_46", 0 0, L_0x14571f9b0;  1 drivers
v0x14571a010_0 .net *"_ivl_48", 31 0, L_0x14571fa90;  1 drivers
L_0x138040370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14571a0b0_0 .net *"_ivl_51", 25 0, L_0x138040370;  1 drivers
L_0x1380403b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14571a160_0 .net/2u *"_ivl_52", 31 0, L_0x1380403b8;  1 drivers
v0x14571a210_0 .net *"_ivl_54", 0 0, L_0x14571fc30;  1 drivers
v0x14571a2b0_0 .net *"_ivl_58", 31 0, L_0x14571fe40;  1 drivers
L_0x138040400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14571a360_0 .net *"_ivl_61", 25 0, L_0x138040400;  1 drivers
L_0x138040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14571a410_0 .net/2u *"_ivl_62", 31 0, L_0x138040448;  1 drivers
v0x14571a4c0_0 .net *"_ivl_64", 0 0, L_0x14571ffb0;  1 drivers
v0x14571a650_0 .net *"_ivl_67", 5 0, L_0x145720050;  1 drivers
L_0x138040490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14571a6e0_0 .net/2u *"_ivl_68", 5 0, L_0x138040490;  1 drivers
v0x14571a780_0 .net *"_ivl_70", 0 0, L_0x145720290;  1 drivers
v0x14571a820_0 .var "active", 0 0;
v0x14571a8c0_0 .net "alu_control_out", 3 0, v0x145716a70_0;  1 drivers
v0x14571a9a0_0 .net "alu_fcode", 5 0, L_0x14571ef70;  1 drivers
v0x14571aa30_0 .net "alu_op", 1 0, L_0x14571df40;  1 drivers
v0x14571aac0_0 .net "alu_op1", 31 0, L_0x14571f050;  1 drivers
v0x14571ab50_0 .net "alu_op2", 31 0, L_0x14571f390;  1 drivers
v0x14571abe0_0 .net "alu_out", 31 0, v0x145716620_0;  1 drivers
v0x14571ac90_0 .net "alu_src", 0 0, L_0x14571d8c0;  1 drivers
v0x14571ad40_0 .net "alu_z_flag", 0 0, L_0x14571f600;  1 drivers
v0x14571adf0_0 .net "branch", 0 0, L_0x14571dd20;  1 drivers
v0x14571aea0_0 .net "clk", 0 0, v0x14571c540_0;  1 drivers
v0x14571af70_0 .net "clk_enable", 0 0, v0x14571c5d0_0;  1 drivers
v0x14571b000_0 .net "curr_addr", 31 0, v0x1457182c0_0;  1 drivers
v0x14571a570_0 .net "curr_addr_p4", 31 0, L_0x14571f720;  1 drivers
v0x14571b290_0 .net "data_address", 31 0, L_0x14571f510;  alias, 1 drivers
v0x14571b320_0 .net "data_read", 0 0, L_0x14571e150;  alias, 1 drivers
v0x14571b3b0_0 .net "data_readdata", 31 0, v0x14571c7c0_0;  1 drivers
v0x14571b440_0 .net "data_write", 0 0, L_0x14571e0e0;  alias, 1 drivers
v0x14571b4d0_0 .net "data_writedata", 31 0, L_0x14571eec0;  alias, 1 drivers
v0x14571b560_0 .net "instr_address", 31 0, L_0x1457203b0;  alias, 1 drivers
v0x14571b610_0 .net "instr_opcode", 5 0, L_0x14571d0b0;  1 drivers
v0x14571b6d0_0 .net "instr_readdata", 31 0, v0x14571cae0_0;  1 drivers
v0x14571b770_0 .net "j_type", 0 0, L_0x14571fd10;  1 drivers
v0x14571b810_0 .net "jr_type", 0 0, L_0x14571fee0;  1 drivers
v0x14571b8b0_0 .net "mem_read", 0 0, L_0x14571dbd0;  1 drivers
v0x14571b960_0 .net "mem_to_reg", 0 0, L_0x14571d9f0;  1 drivers
v0x14571ba10_0 .net "mem_write", 0 0, L_0x14571dc70;  1 drivers
v0x14571bac0_0 .var "next_instr_addr", 31 0;
v0x14571bb70_0 .net "offset", 31 0, L_0x14571f2f0;  1 drivers
v0x14571bc00_0 .net "reg_a_read_data", 31 0, L_0x14571eab0;  1 drivers
v0x14571bcb0_0 .net "reg_a_read_index", 4 0, L_0x14571e200;  1 drivers
v0x14571bd60_0 .net "reg_b_read_data", 31 0, L_0x14571ed60;  1 drivers
v0x14571be10_0 .net "reg_b_read_index", 4 0, L_0x14571e2e0;  1 drivers
v0x14571bec0_0 .net "reg_dst", 0 0, L_0x14571d7d0;  1 drivers
v0x14571bf70_0 .net "reg_write", 0 0, L_0x14571daa0;  1 drivers
v0x14571c020_0 .net "reg_write_data", 31 0, L_0x14571e6a0;  1 drivers
v0x14571c0d0_0 .net "reg_write_enable", 0 0, L_0x14571e840;  1 drivers
v0x14571c180_0 .net "reg_write_index", 4 0, L_0x14571e580;  1 drivers
v0x14571c230_0 .net "register_v0", 31 0, L_0x14571ee50;  alias, 1 drivers
v0x14571c2e0_0 .net "reset", 0 0, v0x14571cc40_0;  1 drivers
E_0x145716010/0 .event edge, v0x145717800_0, v0x145716710_0, v0x14571a570_0, v0x14571bb70_0;
E_0x145716010/1 .event edge, v0x14571b770_0, v0x14571b6d0_0, v0x14571b810_0, v0x145718e00_0;
E_0x145716010 .event/or E_0x145716010/0, E_0x145716010/1;
L_0x14571d0b0 .part v0x14571cae0_0, 26, 6;
L_0x14571e200 .part v0x14571cae0_0, 21, 5;
L_0x14571e2e0 .part v0x14571cae0_0, 16, 5;
L_0x14571e440 .part v0x14571cae0_0, 11, 5;
L_0x14571e4e0 .part v0x14571cae0_0, 16, 5;
L_0x14571e580 .functor MUXZ 5, L_0x14571e4e0, L_0x14571e440, L_0x14571d7d0, C4<>;
L_0x14571e6a0 .functor MUXZ 32, v0x145716620_0, v0x14571c7c0_0, L_0x14571d9f0, C4<>;
L_0x14571ef70 .part v0x14571cae0_0, 0, 6;
L_0x14571f100 .part v0x14571cae0_0, 0, 16;
L_0x14571f2f0 .concat [ 16 16 0 0], L_0x14571f100, L_0x138040208;
L_0x14571f390 .functor MUXZ 32, L_0x14571ed60, L_0x14571f2f0, L_0x14571d8c0, C4<>;
L_0x14571f720 .arith/sum 32, v0x1457182c0_0, L_0x138040298;
L_0x14571f860 .concat [ 6 26 0 0], L_0x14571d0b0, L_0x1380402e0;
L_0x14571f9b0 .cmp/eq 32, L_0x14571f860, L_0x138040328;
L_0x14571fa90 .concat [ 6 26 0 0], L_0x14571d0b0, L_0x138040370;
L_0x14571fc30 .cmp/eq 32, L_0x14571fa90, L_0x1380403b8;
L_0x14571fe40 .concat [ 6 26 0 0], L_0x14571d0b0, L_0x138040400;
L_0x14571ffb0 .cmp/eq 32, L_0x14571fe40, L_0x138040448;
L_0x145720050 .part v0x14571cae0_0, 0, 6;
L_0x145720290 .cmp/ne 6, L_0x145720050, L_0x138040490;
S_0x145716080 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x145715cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x138040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145716340_0 .net/2u *"_ivl_0", 31 0, L_0x138040250;  1 drivers
v0x145716400_0 .net "control", 3 0, v0x145716a70_0;  alias, 1 drivers
v0x1457164b0_0 .net "op1", 31 0, L_0x14571f050;  alias, 1 drivers
v0x145716570_0 .net "op2", 31 0, L_0x14571f390;  alias, 1 drivers
v0x145716620_0 .var "result", 31 0;
v0x145716710_0 .net "z_flag", 0 0, L_0x14571f600;  alias, 1 drivers
E_0x1457162f0 .event edge, v0x145716570_0, v0x1457164b0_0, v0x145716400_0;
L_0x14571f600 .cmp/eq 32, v0x145716620_0, L_0x138040250;
S_0x145716830 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x145715cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x145716a70_0 .var "alu_control_out", 3 0;
v0x145716b30_0 .net "alu_fcode", 5 0, L_0x14571ef70;  alias, 1 drivers
v0x145716bd0_0 .net "alu_opcode", 1 0, L_0x14571df40;  alias, 1 drivers
E_0x145716a40 .event edge, v0x145716bd0_0, v0x145716b30_0;
S_0x145716ce0 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x145715cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x14571d7d0 .functor BUFZ 1, L_0x14571d300, C4<0>, C4<0>, C4<0>;
L_0x14571d8c0 .functor OR 1, L_0x14571d420, L_0x14571d580, C4<0>, C4<0>;
L_0x14571d9f0 .functor BUFZ 1, L_0x14571d420, C4<0>, C4<0>, C4<0>;
L_0x14571daa0 .functor OR 1, L_0x14571d300, L_0x14571d420, C4<0>, C4<0>;
L_0x14571dbd0 .functor BUFZ 1, L_0x14571d420, C4<0>, C4<0>, C4<0>;
L_0x14571dc70 .functor BUFZ 1, L_0x14571d580, C4<0>, C4<0>, C4<0>;
L_0x14571dd20 .functor BUFZ 1, L_0x14571d6c0, C4<0>, C4<0>, C4<0>;
L_0x14571de50 .functor BUFZ 1, L_0x14571d300, C4<0>, C4<0>, C4<0>;
L_0x14571dfe0 .functor BUFZ 1, L_0x14571d6c0, C4<0>, C4<0>, C4<0>;
v0x145716fe0_0 .net *"_ivl_0", 31 0, L_0x14571d1d0;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x145717090_0 .net/2u *"_ivl_12", 5 0, L_0x1380400e8;  1 drivers
L_0x138040130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x145717140_0 .net/2u *"_ivl_16", 5 0, L_0x138040130;  1 drivers
L_0x138040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145717200_0 .net *"_ivl_3", 25 0, L_0x138040010;  1 drivers
v0x1457172b0_0 .net *"_ivl_37", 0 0, L_0x14571de50;  1 drivers
L_0x138040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1457173a0_0 .net/2u *"_ivl_4", 31 0, L_0x138040058;  1 drivers
v0x145717450_0 .net *"_ivl_42", 0 0, L_0x14571dfe0;  1 drivers
L_0x1380400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x145717500_0 .net/2u *"_ivl_8", 5 0, L_0x1380400a0;  1 drivers
v0x1457175b0_0 .net "alu_op", 1 0, L_0x14571df40;  alias, 1 drivers
v0x1457176e0_0 .net "alu_src", 0 0, L_0x14571d8c0;  alias, 1 drivers
v0x145717770_0 .net "beq", 0 0, L_0x14571d6c0;  1 drivers
v0x145717800_0 .net "branch", 0 0, L_0x14571dd20;  alias, 1 drivers
v0x145717890_0 .net "instr_opcode", 5 0, L_0x14571d0b0;  alias, 1 drivers
v0x145717920_0 .var "jump", 0 0;
v0x1457179b0_0 .net "lw", 0 0, L_0x14571d420;  1 drivers
v0x145717a50_0 .net "mem_read", 0 0, L_0x14571dbd0;  alias, 1 drivers
v0x145717af0_0 .net "mem_to_reg", 0 0, L_0x14571d9f0;  alias, 1 drivers
v0x145717c90_0 .net "mem_write", 0 0, L_0x14571dc70;  alias, 1 drivers
v0x145717d30_0 .net "r_format", 0 0, L_0x14571d300;  1 drivers
v0x145717dd0_0 .net "reg_dst", 0 0, L_0x14571d7d0;  alias, 1 drivers
v0x145717e70_0 .net "reg_write", 0 0, L_0x14571daa0;  alias, 1 drivers
v0x145717f10_0 .net "sw", 0 0, L_0x14571d580;  1 drivers
L_0x14571d1d0 .concat [ 6 26 0 0], L_0x14571d0b0, L_0x138040010;
L_0x14571d300 .cmp/eq 32, L_0x14571d1d0, L_0x138040058;
L_0x14571d420 .cmp/eq 6, L_0x14571d0b0, L_0x1380400a0;
L_0x14571d580 .cmp/eq 6, L_0x14571d0b0, L_0x1380400e8;
L_0x14571d6c0 .cmp/eq 6, L_0x14571d0b0, L_0x138040130;
L_0x14571df40 .concat8 [ 1 1 0 0], L_0x14571dfe0, L_0x14571de50;
S_0x1457180a0 .scope module, "cpu_pc" "pc" 6 150, 10 1 0, S_0x145715cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x145718210_0 .net "clk", 0 0, v0x14571c540_0;  alias, 1 drivers
v0x1457182c0_0 .var "curr_addr", 31 0;
v0x145718370_0 .net "next_addr", 31 0, v0x14571bac0_0;  1 drivers
v0x145718430_0 .net "reset", 0 0, v0x14571cc40_0;  alias, 1 drivers
S_0x145718530 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x145715cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14571eab0 .functor BUFZ 32, L_0x14571e8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14571ed60 .functor BUFZ 32, L_0x14571eba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1457191f0_2 .array/port v0x1457191f0, 2;
L_0x14571ee50 .functor BUFZ 32, v0x1457191f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1457188a0_0 .net *"_ivl_0", 31 0, L_0x14571e8f0;  1 drivers
v0x145718940_0 .net *"_ivl_10", 6 0, L_0x14571ec40;  1 drivers
L_0x1380401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1457189e0_0 .net *"_ivl_13", 1 0, L_0x1380401c0;  1 drivers
v0x145718a90_0 .net *"_ivl_2", 6 0, L_0x14571e990;  1 drivers
L_0x138040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x145718b40_0 .net *"_ivl_5", 1 0, L_0x138040178;  1 drivers
v0x145718c30_0 .net *"_ivl_8", 31 0, L_0x14571eba0;  1 drivers
v0x145718ce0_0 .net "r_clk", 0 0, v0x14571c540_0;  alias, 1 drivers
v0x145718d70_0 .net "r_clk_enable", 0 0, v0x14571c5d0_0;  alias, 1 drivers
v0x145718e00_0 .net "read_data1", 31 0, L_0x14571eab0;  alias, 1 drivers
v0x145718f30_0 .net "read_data2", 31 0, L_0x14571ed60;  alias, 1 drivers
v0x145718fe0_0 .net "read_reg1", 4 0, L_0x14571e200;  alias, 1 drivers
v0x145719090_0 .net "read_reg2", 4 0, L_0x14571e2e0;  alias, 1 drivers
v0x145719140_0 .net "register_v0", 31 0, L_0x14571ee50;  alias, 1 drivers
v0x1457191f0 .array "registers", 0 31, 31 0;
v0x145719590_0 .net "reset", 0 0, v0x14571cc40_0;  alias, 1 drivers
v0x145719640_0 .net "write_control", 0 0, L_0x14571e840;  alias, 1 drivers
v0x1457196d0_0 .net "write_data", 31 0, L_0x14571e6a0;  alias, 1 drivers
v0x145719860_0 .net "write_reg", 4 0, L_0x14571e580;  alias, 1 drivers
L_0x14571e8f0 .array/port v0x1457191f0, L_0x14571e990;
L_0x14571e990 .concat [ 5 2 0 0], L_0x14571e200, L_0x138040178;
L_0x14571eba0 .array/port v0x1457191f0, L_0x14571ec40;
L_0x14571ec40 .concat [ 5 2 0 0], L_0x14571e2e0, L_0x1380401c0;
    .scope S_0x145704420;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145714eb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x145714eb0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x145714eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145714f60, 0, 4;
    %load/vec4 v0x145714eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145714eb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x145704420;
T_1 ;
    %wait E_0x1457041f0;
    %load/vec4 v0x145714d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x145714e00_0;
    %ix/getv 3, v0x145714b30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145714f60, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x145704650;
T_2 ;
    %fork t_1, S_0x1457150f0;
    %jmp t_0;
    .scope S_0x1457150f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1457152b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1457152b0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1457152b0_0;
    %store/vec4a v0x1457155f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1457152b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1457152b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457155f0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457155f0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457155f0, 4, 0;
    %end;
    .scope S_0x145704650;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x145718530;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1457191f0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x145718530;
T_4 ;
    %wait E_0x1457158c0;
    %load/vec4 v0x145719590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x145718d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x145719640_0;
    %load/vec4 v0x145719860_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x1457196d0_0;
    %load/vec4 v0x145719860_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1457191f0, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x145716830;
T_5 ;
    %wait E_0x145716a40;
    %load/vec4 v0x145716bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x145716a70_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x145716bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x145716a70_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x145716bd0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x145716b30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x145716a70_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x145716a70_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x145716a70_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x145716a70_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x145716a70_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x145716080;
T_6 ;
    %wait E_0x1457162f0;
    %load/vec4 v0x145716400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145716620_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x1457164b0_0;
    %load/vec4 v0x145716570_0;
    %and;
    %assign/vec4 v0x145716620_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x1457164b0_0;
    %load/vec4 v0x145716570_0;
    %or;
    %assign/vec4 v0x145716620_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x1457164b0_0;
    %load/vec4 v0x145716570_0;
    %add;
    %assign/vec4 v0x145716620_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x1457164b0_0;
    %load/vec4 v0x145716570_0;
    %sub;
    %assign/vec4 v0x145716620_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x1457164b0_0;
    %load/vec4 v0x145716570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x145716620_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x1457164b0_0;
    %load/vec4 v0x145716570_0;
    %or;
    %inv;
    %assign/vec4 v0x145716620_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1457180a0;
T_7 ;
    %wait E_0x1457158c0;
    %load/vec4 v0x145718430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1457182c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x145718370_0;
    %assign/vec4 v0x1457182c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x145715cc0;
T_8 ;
    %wait E_0x145716010;
    %load/vec4 v0x14571adf0_0;
    %load/vec4 v0x14571ad40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14571a570_0;
    %load/vec4 v0x14571bb70_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14571bac0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14571b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14571a570_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14571b6d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14571bac0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14571b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14571bc00_0;
    %store/vec4 v0x14571bac0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x14571a570_0;
    %store/vec4 v0x14571bac0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x145704870;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14571c540_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14571c540_0;
    %inv;
    %store/vec4 v0x14571c540_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x145704870;
T_10 ;
    %fork t_3, S_0x145715700;
    %jmp t_2;
    .scope S_0x145715700;
t_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14571cc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14571c5d0_0, 0, 1;
    %wait E_0x1457158c0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14571cc40_0, 0, 1;
    %wait E_0x1457158c0;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x145715a60_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x145715b20_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x145715bd0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1457158f0_0, 0, 16;
    %load/vec4 v0x145715a60_0;
    %load/vec4 v0x145715b20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x145715bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1457158f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1457159b0_0, 0, 32;
    %load/vec4 v0x1457159b0_0;
    %store/vec4 v0x14571cae0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x14571c7c0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x1457158c0;
    %delay 2, 0;
    %load/vec4 v0x14571c850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.1 ;
    %load/vec4 v0x14571c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x14571c660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 70 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.5 ;
    %load/vec4 v0x14571cb70_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 71 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.7 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x145715a60_0, 0, 6;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x145715b20_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x145715bd0_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x1457158f0_0, 0, 16;
    %load/vec4 v0x145715a60_0;
    %load/vec4 v0x145715b20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x145715bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1457158f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1457159b0_0, 0, 32;
    %load/vec4 v0x1457159b0_0;
    %store/vec4 v0x14571cae0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x14571c7c0_0, 0, 32;
    %wait E_0x1457158c0;
    %delay 2, 0;
    %load/vec4 v0x14571c850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 5 86 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.9 ;
    %load/vec4 v0x14571c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 87 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.11 ;
    %load/vec4 v0x14571c660_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1457158f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 0, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.13 ;
    %load/vec4 v0x14571cb70_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %jmp T_10.15;
T_10.14 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.15 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x145715a60_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x145715b20_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x145715bd0_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x1457158f0_0, 0, 16;
    %load/vec4 v0x145715a60_0;
    %load/vec4 v0x145715b20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x145715bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1457158f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1457159b0_0, 0, 32;
    %load/vec4 v0x1457159b0_0;
    %store/vec4 v0x14571cae0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x14571c7c0_0, 0, 32;
    %wait E_0x1457158c0;
    %delay 2, 0;
    %load/vec4 v0x14571c850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %jmp T_10.17;
T_10.16 ;
    %vpi_call/w 5 104 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.17 ;
    %load/vec4 v0x14571c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %jmp T_10.19;
T_10.18 ;
    %vpi_call/w 5 105 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.19 ;
    %load/vec4 v0x14571c660_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1457158f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 16, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.20, 4;
    %jmp T_10.21;
T_10.20 ;
    %vpi_call/w 5 106 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.21 ;
    %load/vec4 v0x14571cb70_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %jmp T_10.23;
T_10.22 ;
    %vpi_call/w 5 107 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.23 ;
    %end;
    .scope S_0x145704870;
t_2 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
