// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/11/2014 22:09:37"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sketch (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA|mypll|altpll_component|_clk1 ;
wire \VGA|mypll|altpll_component|_clk2 ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \Add1~1_cout ;
wire \Add1~3 ;
wire \Add1~2_combout ;
wire \Add1~5 ;
wire \Add1~4_combout ;
wire \Add1~7 ;
wire \Add1~6_combout ;
wire \Add1~9 ;
wire \Add1~8_combout ;
wire \Add1~10_combout ;
wire \LessThan3~1_cout ;
wire \LessThan3~3_cout ;
wire \LessThan3~5_cout ;
wire \LessThan3~7_cout ;
wire \LessThan3~9_cout ;
wire \LessThan3~11_cout ;
wire \LessThan3~12_combout ;
wire \Add0~2_combout ;
wire \Add0~4_combout ;
wire \Add0~10_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \Add2~4_combout ;
wire \Add2~10_combout ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~0_combout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~1_combout ;
wire \ps|yActual[4]~0_combout ;
wire \ps|yActual[3]~1_combout ;
wire \VGA|LessThan3~0_combout ;
wire \ps|yActual[0]~6_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|always1~0_combout ;
wire \CLOCK_50~combout ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Equal0~3_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~regout ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~regout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|y[3]~3_combout ;
wire \VGA|controller|y[6]~0_combout ;
wire \VGA|controller|yCounter[1]~0_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|y[2]~4_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|y[4]~2_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|y[5]~1_combout ;
wire \VGA|controller|LessThan5~0_combout ;
wire \VGA|controller|yCounter[0]~1_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~regout ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~regout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~2_combout ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~regout ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~regout ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|y[1]~5_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ;
wire \VGA|SCS|outs[1]~0_combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ps|yActual[5]~2_combout ;
wire \ps|yActual[6]~3_combout ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|y[0]~6_combout ;
wire \ps|yActual[2]~4_combout ;
wire \ps|yActual[1]~5_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \ps|xActual[7]~2_combout ;
wire \ps|xActual[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \LessThan0~1_cout ;
wire \LessThan0~3_cout ;
wire \LessThan0~5_cout ;
wire \LessThan0~7_cout ;
wire \LessThan0~9_cout ;
wire \LessThan0~11_cout ;
wire \LessThan0~13_cout ;
wire \LessThan0~14_combout ;
wire \LessThan2~1_cout ;
wire \LessThan2~3_cout ;
wire \LessThan2~5_cout ;
wire \LessThan2~7_cout ;
wire \LessThan2~9_cout ;
wire \LessThan2~11_cout ;
wire \LessThan2~12_combout ;
wire \Add0~1_cout ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~8_combout ;
wire \Add0~6_combout ;
wire \LessThan1~1_cout ;
wire \LessThan1~3_cout ;
wire \LessThan1~5_cout ;
wire \LessThan1~7_cout ;
wire \LessThan1~9_cout ;
wire \LessThan1~11_cout ;
wire \LessThan1~13_cout ;
wire \LessThan1~14_combout ;
wire \VGA|writeEn~1_combout ;
wire \ps|xActual[6]~1_combout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|writeEn~2_combout ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Add2~8_combout ;
wire \Add2~6_combout ;
wire \Add2~2_combout ;
wire \Add2~0_combout ;
wire \LessThan4~1_cout ;
wire \LessThan4~3_cout ;
wire \LessThan4~5_cout ;
wire \LessThan4~7_cout ;
wire \LessThan4~9_cout ;
wire \LessThan4~11_cout ;
wire \LessThan4~12_combout ;
wire \kk|colour[2]~0_combout ;
wire \ps|xActual[0]~3_combout ;
wire \ps|xActual[1]~4_combout ;
wire \ps|xActual[2]~5_combout ;
wire \ps|xActual[3]~6_combout ;
wire \ps|xActual[4]~7_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~0_combout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~1_combout ;
wire \VGA|SCS|outs[2]~1_combout ;
wire \VGA|SCS|outs[2]~2_combout ;
wire \kk|colour[1]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~0_combout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~1_combout ;
wire \VGA|SCS|outs[1]~3_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ;
wire \VGA|SCS|outs[1]~4_combout ;
wire \kk|colour[0]~2_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ;
wire \VGA|SCS|outs[0]~5_combout ;
wire \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \VGA|SCS|outs[0]~6_combout ;
wire \y1|hex_decoder~0_combout ;
wire \y1|hex_decoder~1_combout ;
wire \y1|hex_decoder~2_combout ;
wire \y1|hex_decoder~3_combout ;
wire \y1|hex_decoder~4_combout ;
wire \y1|hex_decoder~5_combout ;
wire \y1|hex_decoder~6_combout ;
wire \y2|hex_decoder~0_combout ;
wire \y2|hex_decoder~1_combout ;
wire \y2|hex_decoder~2_combout ;
wire \y2|hex_decoder~3_combout ;
wire \y2|hex_decoder~4_combout ;
wire \y2|hex_decoder~5_combout ;
wire \y2|hex_decoder~6_combout ;
wire \x1|hex_decoder~0_combout ;
wire \x1|hex_decoder~1_combout ;
wire \x1|hex_decoder~2_combout ;
wire \x1|hex_decoder~3_combout ;
wire \x1|hex_decoder~4_combout ;
wire \x1|hex_decoder~5_combout ;
wire \x1|hex_decoder~6_combout ;
wire \x2|hex_decoder~0_combout ;
wire \x2|hex_decoder~1_combout ;
wire \x2|hex_decoder~2_combout ;
wire \x2|hex_decoder~3_combout ;
wire \x2|hex_decoder~4_combout ;
wire \x2|hex_decoder~5_combout ;
wire \x2|hex_decoder~6_combout ;
wire [17:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w ;
wire [6:0] ya;
wire [7:0] xa;
wire [2:0] \VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \VGA|asdf_insta|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w ;
wire [3:0] \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w ;
wire [3:0] \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w ;
wire [2:0] \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a ;
wire [2:0] \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a ;
wire [9:0] \VGA|controller|yCounter ;
wire [6:0] \VGA|controller|y ;
wire [9:0] \VGA|controller|xCounter ;
wire [7:0] \VGA|controller|x ;

wire [2:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|_clk1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|_clk2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];

// Location: M4K_X52_Y17
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[2]~0_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFE0000000000000000000000000000000007FFFFFE0000000000000000000000000000000007FFFFFE0;
// synopsys translate_on

// Location: M4K_X52_Y16
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[2]~0_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init1 = 2048'h00000000000000000000000000000000FFFFFFE000000000000000000000000000000000FFFFFFE000000000000000000000000000000001FFFFFFE000000000000000000000000000000001FFFFFFE000000000000000000000000000000003FFFFFFE000000000000000000000000000000007FFFFFFE00000000000000000000000000000000FFFFFFFE00000000000000000000000000000001FFFFFFFE00000000000000000000000000000001FFFFFFFE00000000000000000000000000000003FFFFFFFE0000000000000000000000000000000FFFFFFFFE0000000000000000000000000000001FFFFFFFFE0000000000000000000000000000003FF;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init0 = 2048'hFFFFFFE0000000000000000000000000000007FFFFFFFFE000000000000000000000000000001FFFFFFFFFE000000000000000000000000000007FFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE0000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y19
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[2]~0_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init1 = 2048'h0001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFE00000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init0 = 2048'h000000000001FFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y18
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[2]~0_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y17
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFC0000000000000;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000001FFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFE000000600000000001FFFFFFFFFFFFFFFFFFFFFFC00003E00000000001FFFFFFFFFFFFFFFFFFFFFFFE007FE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X13_Y21
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000003FFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF0;
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[1]~1_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init0 = 2048'h00000003FFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF0;
// synopsys translate_on

// Location: M4K_X13_Y20
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000003FFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF0;
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[0]~2_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF00000000000000000000000000000003FFFFFFFF80000000000000000000000000000007FFFFFFFFE000000000000000000000000000001FFFFFFFFFF800000000000000000000000000003FFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFE0000000000000000000000000001FFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFFFFC000000000000000000000000007FFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFF80000000000000000000000003FFFFFFF;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init0 = 2048'hFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000F;
// synopsys translate_on

// Location: M4K_X13_Y22
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001F;
// synopsys translate_on

// Location: M4K_X13_Y18
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFF;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X13_Y19
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|y [0] & (\VGA|controller|y [2] $ (VCC))) # (!\VGA|controller|y [0] & (\VGA|controller|y [2] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|y [0] & \VGA|controller|y [2]))

	.dataa(\VGA|controller|y [0]),
	.datab(\VGA|controller|y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|y [6] $ (\VGA|controller|y [4] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|y [6] & ((\VGA|controller|y [4]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|y [6] & (\VGA|controller|y [4] & !\VGA|controller|controller_translator|Add0~7 
// )))

	.dataa(\VGA|controller|y [6]),
	.datab(\VGA|controller|y [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|y [5] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|y [5] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|y [5]))

	.dataa(vcc),
	.datab(\VGA|controller|y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N16
cycloneii_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_cout  = CARRY(\SW~combout [9])

	.dataa(\SW~combout [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add1~1_cout ));
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h00AA;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N18
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\SW~combout [10] & (\Add1~1_cout  & VCC)) # (!\SW~combout [10] & (!\Add1~1_cout ))
// \Add1~3  = CARRY((!\SW~combout [10] & !\Add1~1_cout ))

	.dataa(vcc),
	.datab(\SW~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1_cout ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hC303;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N20
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\SW~combout [11] & (\Add1~3  $ (GND))) # (!\SW~combout [11] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((\SW~combout [11] & !\Add1~3 ))

	.dataa(vcc),
	.datab(\SW~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N22
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\SW~combout [12] & (!\Add1~5 )) # (!\SW~combout [12] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!\SW~combout [12]))

	.dataa(\SW~combout [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N24
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\SW~combout [13] & (\Add1~7  $ (GND))) # (!\SW~combout [13] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((\SW~combout [13] & !\Add1~7 ))

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N26
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = \Add1~9  $ (\SW~combout [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [14]),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h0FF0;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N2
cycloneii_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_cout  = CARRY((!ya[0] & \SW~combout [8]))

	.dataa(ya[0]),
	.datab(\SW~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan3~1_cout ));
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'h0044;
defparam \LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N4
cycloneii_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_cout  = CARRY((ya[1] & ((\SW~combout [9]) # (!\LessThan3~1_cout ))) # (!ya[1] & (\SW~combout [9] & !\LessThan3~1_cout )))

	.dataa(ya[1]),
	.datab(\SW~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan3~1_cout ),
	.combout(),
	.cout(\LessThan3~3_cout ));
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = 16'h008E;
defparam \LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N6
cycloneii_lcell_comb \LessThan3~5 (
// Equation(s):
// \LessThan3~5_cout  = CARRY((ya[2] & (\Add1~2_combout  & !\LessThan3~3_cout )) # (!ya[2] & ((\Add1~2_combout ) # (!\LessThan3~3_cout ))))

	.dataa(ya[2]),
	.datab(\Add1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan3~3_cout ),
	.combout(),
	.cout(\LessThan3~5_cout ));
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = 16'h004D;
defparam \LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N8
cycloneii_lcell_comb \LessThan3~7 (
// Equation(s):
// \LessThan3~7_cout  = CARRY((\Add1~4_combout  & (ya[3] & !\LessThan3~5_cout )) # (!\Add1~4_combout  & ((ya[3]) # (!\LessThan3~5_cout ))))

	.dataa(\Add1~4_combout ),
	.datab(ya[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan3~5_cout ),
	.combout(),
	.cout(\LessThan3~7_cout ));
// synopsys translate_off
defparam \LessThan3~7 .lut_mask = 16'h004D;
defparam \LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N10
cycloneii_lcell_comb \LessThan3~9 (
// Equation(s):
// \LessThan3~9_cout  = CARRY((ya[4] & (\Add1~6_combout  & !\LessThan3~7_cout )) # (!ya[4] & ((\Add1~6_combout ) # (!\LessThan3~7_cout ))))

	.dataa(ya[4]),
	.datab(\Add1~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan3~7_cout ),
	.combout(),
	.cout(\LessThan3~9_cout ));
// synopsys translate_off
defparam \LessThan3~9 .lut_mask = 16'h004D;
defparam \LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N12
cycloneii_lcell_comb \LessThan3~11 (
// Equation(s):
// \LessThan3~11_cout  = CARRY((ya[5] & ((!\LessThan3~9_cout ) # (!\Add1~8_combout ))) # (!ya[5] & (!\Add1~8_combout  & !\LessThan3~9_cout )))

	.dataa(ya[5]),
	.datab(\Add1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan3~9_cout ),
	.combout(),
	.cout(\LessThan3~11_cout ));
// synopsys translate_off
defparam \LessThan3~11 .lut_mask = 16'h002B;
defparam \LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N14
cycloneii_lcell_comb \LessThan3~12 (
// Equation(s):
// \LessThan3~12_combout  = (\Add1~10_combout  & ((!ya[6]) # (!\LessThan3~11_cout ))) # (!\Add1~10_combout  & (!\LessThan3~11_cout  & !ya[6]))

	.dataa(vcc),
	.datab(\Add1~10_combout ),
	.datac(vcc),
	.datad(ya[6]),
	.cin(\LessThan3~11_cout ),
	.combout(\LessThan3~12_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~12 .lut_mask = 16'h0CCF;
defparam \LessThan3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\SW~combout [2] & (\Add0~1_cout  & VCC)) # (!\SW~combout [2] & (!\Add0~1_cout ))
// \Add0~3  = CARRY((!\SW~combout [2] & !\Add0~1_cout ))

	.dataa(vcc),
	.datab(\SW~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1_cout ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hC303;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\SW~combout [3] & (\Add0~3  $ (GND))) # (!\SW~combout [3] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((\SW~combout [3] & !\Add0~3 ))

	.dataa(vcc),
	.datab(\SW~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\SW~combout [6] & (!\Add0~9 )) # (!\SW~combout [6] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!\SW~combout [6]))

	.dataa(vcc),
	.datab(\SW~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneii_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\ps|yActual[0]~6_combout  & (\ps|yActual[2]~4_combout  $ (VCC))) # (!\ps|yActual[0]~6_combout  & (\ps|yActual[2]~4_combout  & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\ps|yActual[0]~6_combout  & \ps|yActual[2]~4_combout ))

	.dataa(\ps|yActual[0]~6_combout ),
	.datab(\ps|yActual[2]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneii_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\ps|yActual[3]~1_combout  & ((\ps|yActual[1]~5_combout  & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\ps|yActual[1]~5_combout  & (!\VGA|user_input_translator|Add0~1 )))) # (!\ps|yActual[3]~1_combout  & 
// ((\ps|yActual[1]~5_combout  & (!\VGA|user_input_translator|Add0~1 )) # (!\ps|yActual[1]~5_combout  & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\ps|yActual[3]~1_combout  & (!\ps|yActual[1]~5_combout  & !\VGA|user_input_translator|Add0~1 )) # (!\ps|yActual[3]~1_combout  & ((!\VGA|user_input_translator|Add0~1 ) # (!\ps|yActual[1]~5_combout ))))

	.dataa(\ps|yActual[3]~1_combout ),
	.datab(\ps|yActual[1]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneii_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\ps|yActual[6]~3_combout  & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\ps|yActual[6]~3_combout  & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\ps|yActual[6]~3_combout  & !\VGA|user_input_translator|Add0~11 ))

	.dataa(vcc),
	.datab(\ps|yActual[6]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneii_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (\SW~combout [10] & (\Add2~3  $ (GND))) # (!\SW~combout [10] & (!\Add2~3  & VCC))
// \Add2~5  = CARRY((\SW~combout [10] & !\Add2~3 ))

	.dataa(\SW~combout [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hA50A;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (\SW~combout [13] & (!\Add2~9 )) # (!\SW~combout [13] & ((\Add2~9 ) # (GND)))
// \Add2~11  = CARRY((!\Add2~9 ) # (!\SW~combout [13]))

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h5A5F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneii_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneii_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneii_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|y [1] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|y [1] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|y [1]))

	.dataa(\VGA|controller|y [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneii_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|y [3] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|y [3] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|y [3]))

	.dataa(\VGA|controller|y [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneii_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|y [5] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|y [5] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|y [5]))

	.dataa(vcc),
	.datab(\VGA|controller|y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneii_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|y [6] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|y [6] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|y [6] & !\VGA|controller|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA|controller|y [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N28
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ) # 
// ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .lut_mask = 16'hADA8;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N22
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & 
// (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout )) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ))))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .lut_mask = 16'hDDA0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneii_lcell_comb \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~0 (
// Equation(s):
// \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~0_combout  = (\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (!\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0] & (\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~0 .lut_mask = 16'hF4A4;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneii_lcell_comb \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~1 (
// Equation(s):
// \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~1_combout  = (\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~0_combout  & ((\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (!\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~0_combout  & (\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (!\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (((\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~0_combout ))))

	.dataa(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~1 .lut_mask = 16'hCFA0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneii_lcell_comb \ps|yActual[4]~0 (
// Equation(s):
// \ps|yActual[4]~0_combout  = (\KEY~combout [2] & ((ya[4]))) # (!\KEY~combout [2] & (\VGA|controller|y [2]))

	.dataa(vcc),
	.datab(\VGA|controller|y [2]),
	.datac(ya[4]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|yActual[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ps|yActual[4]~0 .lut_mask = 16'hF0CC;
defparam \ps|yActual[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N25
cycloneii_lcell_ff \ya[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|y [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ya[3]));

// Location: LCCOMB_X29_Y18_N24
cycloneii_lcell_comb \ps|yActual[3]~1 (
// Equation(s):
// \ps|yActual[3]~1_combout  = (\KEY~combout [2] & ((ya[3]))) # (!\KEY~combout [2] & (\VGA|controller|y [1]))

	.dataa(\VGA|controller|y [1]),
	.datab(vcc),
	.datac(ya[3]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|yActual[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ps|yActual[3]~1 .lut_mask = 16'hF0AA;
defparam \ps|yActual[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneii_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!\ps|yActual[3]~1_combout ) # (!\ps|yActual[6]~3_combout )) # (!\ps|yActual[4]~0_combout )) # (!\ps|yActual[5]~2_combout )

	.dataa(\ps|yActual[5]~2_combout ),
	.datab(\ps|yActual[4]~0_combout ),
	.datac(\ps|yActual[6]~3_combout ),
	.datad(\ps|yActual[3]~1_combout ),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N11
cycloneii_lcell_ff \xa[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|x [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(xa[5]));

// Location: LCCOMB_X29_Y18_N26
cycloneii_lcell_comb \ps|yActual[0]~6 (
// Equation(s):
// \ps|yActual[0]~6_combout  = (\KEY~combout [2] & ((ya[0]))) # (!\KEY~combout [2] & (\VGA|controller|yCounter [0]))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(vcc),
	.datac(ya[0]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|yActual[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ps|yActual[0]~6 .lut_mask = 16'hF0AA;
defparam \ps|yActual[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3] = (\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & (\VGA|user_input_translator|mem_address[12]~14_combout  & 
// \VGA|writeEn~2_combout )))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|writeEn~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] .lut_mask = 16'h2000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneii_lcell_comb \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w[3] (
// Equation(s):
// \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w [3] = (\VGA|controller|controller_translator|mem_address[12]~14_combout  & (\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w[3] .lut_mask = 16'h00C0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode272w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout  = (\VGA|user_input_translator|mem_address[12]~14_combout  & (\VGA|user_input_translator|mem_address[13]~16_combout  & !\VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneii_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ((\VGA|controller|yCounter [9]) # ((\VGA|controller|y [2]) # (!\VGA|controller|y [1]))) # (!\VGA|controller|y [0])

	.dataa(\VGA|controller|y [0]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|y [1]),
	.datad(\VGA|controller|y [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFFDF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (!\VGA|controller|y [2] & (\VGA|controller|y [0] & (\VGA|controller|yCounter [9] & \VGA|controller|y [1])))

	.dataa(\VGA|controller|y [2]),
	.datab(\VGA|controller|y [0]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|y [1]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h4000;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \VGA|mypll|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_50~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .bandwidth = 0;
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "low";
defparam \VGA|mypll|altpll_component|pll .c0_high = 16;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 16;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .charge_pump_current = 80;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clk0";
defparam \VGA|mypll|altpll_component|pll .gate_lock_counter = 0;
defparam \VGA|mypll|altpll_component|pll .gate_lock_signal = "no";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c = 3;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \VGA|mypll|altpll_component|pll .m = 16;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 100000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 2484;
defparam \VGA|mypll|altpll_component|pll .pll_compensation_delay = 5370;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "functional";
defparam \VGA|mypll|altpll_component|pll .valid_lock_multiplier = 1;
defparam \VGA|mypll|altpll_component|pll .vco_center = 1333;
defparam \VGA|mypll|altpll_component|pll .vco_max = 2000;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y20_N15
cycloneii_lcell_ff \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [1]));

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|x [0] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|x [0] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|x [0] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|x [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y20_N17
cycloneii_lcell_ff \VGA|controller|x[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|x [0]));

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \VGA|controller|Equal0~3 (
// Equation(s):
// \VGA|controller|Equal0~3_combout  = (\VGA|controller|x [1] & \VGA|controller|x [0])

	.dataa(\VGA|controller|x [1]),
	.datab(vcc),
	.datac(\VGA|controller|x [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~3 .lut_mask = 16'hA0A0;
defparam \VGA|controller|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|x [1] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|x [1] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|x [1]))

	.dataa(vcc),
	.datab(\VGA|controller|x [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y20_N19
cycloneii_lcell_ff \VGA|controller|x[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|x [1]));

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|x [2] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|x [2] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|x [2] & !\VGA|controller|Add0~7 ))

	.dataa(\VGA|controller|x [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|x [3] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|x [3] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|x [3]))

	.dataa(vcc),
	.datab(\VGA|controller|x [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & (((!\VGA|controller|Equal0~1_combout ) # (!\VGA|controller|Equal0~3_combout )) # (!\VGA|controller|Equal0~0_combout )))

	.dataa(\VGA|controller|Equal0~0_combout ),
	.datab(\VGA|controller|Equal0~3_combout ),
	.datac(\VGA|controller|Equal0~1_combout ),
	.datad(\VGA|controller|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h7F00;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N5
cycloneii_lcell_ff \VGA|controller|x[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|x [3]));

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|x [4] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|x [4] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|x [4] & !\VGA|controller|Add0~11 ))

	.dataa(\VGA|controller|x [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|x [5] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|x [5] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|x [5]))

	.dataa(vcc),
	.datab(\VGA|controller|x [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y20_N27
cycloneii_lcell_ff \VGA|controller|x[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~14_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|x [5]));

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|x [6] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|x [6] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|x [6] & !\VGA|controller|Add0~15 ))

	.dataa(\VGA|controller|x [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|Add0~17  $ (\VGA|controller|x [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|x [7]),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & (((!\VGA|controller|Equal0~1_combout ) # (!\VGA|controller|Equal0~3_combout )) # (!\VGA|controller|Equal0~0_combout )))

	.dataa(\VGA|controller|Equal0~0_combout ),
	.datab(\VGA|controller|Equal0~3_combout ),
	.datac(\VGA|controller|Equal0~1_combout ),
	.datad(\VGA|controller|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h7F00;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N1
cycloneii_lcell_ff \VGA|controller|x[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|x [7]));

// Location: LCFF_X29_Y20_N21
cycloneii_lcell_ff \VGA|controller|x[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~8_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|x [2]));

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (!\VGA|controller|x [5] & (\VGA|controller|x [6] & (\VGA|controller|x [7] & \VGA|controller|x [2])))

	.dataa(\VGA|controller|x [5]),
	.datab(\VGA|controller|x [6]),
	.datac(\VGA|controller|x [7]),
	.datad(\VGA|controller|x [2]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h4000;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & (((!\VGA|controller|Equal0~1_combout ) # (!\VGA|controller|Equal0~3_combout )) # (!\VGA|controller|Equal0~0_combout )))

	.dataa(\VGA|controller|Equal0~0_combout ),
	.datab(\VGA|controller|Equal0~3_combout ),
	.datac(\VGA|controller|Equal0~1_combout ),
	.datad(\VGA|controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h7F00;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N11
cycloneii_lcell_ff \VGA|controller|x[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|x [6]));

// Location: LCFF_X29_Y20_N25
cycloneii_lcell_ff \VGA|controller|x[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~12_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|x [4]));

// Location: LCFF_X29_Y20_N13
cycloneii_lcell_ff \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [0]));

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|x [0]) # ((\VGA|controller|x [1]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|x [0]),
	.datab(\VGA|controller|xCounter [1]),
	.datac(\VGA|controller|xCounter [0]),
	.datad(\VGA|controller|x [1]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFEA;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|x [4] & (\VGA|controller|x [2] & (\VGA|controller|VGA_HS1~0_combout  & \VGA|controller|x [3]))) # (!\VGA|controller|x [4] & (!\VGA|controller|x [3] & ((!\VGA|controller|VGA_HS1~0_combout ) # 
// (!\VGA|controller|x [2]))))

	.dataa(\VGA|controller|x [2]),
	.datab(\VGA|controller|x [4]),
	.datac(\VGA|controller|VGA_HS1~0_combout ),
	.datad(\VGA|controller|x [3]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8013;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = ((\VGA|controller|x [6]) # ((\VGA|controller|VGA_HS1~1_combout ) # (!\VGA|controller|x [7]))) # (!\VGA|controller|x [5])

	.dataa(\VGA|controller|x [5]),
	.datab(\VGA|controller|x [6]),
	.datac(\VGA|controller|x [7]),
	.datad(\VGA|controller|VGA_HS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFFDF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N11
cycloneii_lcell_ff \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_HS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_HS1~regout ));

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = \VGA|controller|VGA_HS1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|VGA_HS1~regout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N25
cycloneii_lcell_ff \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_HS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_HS~regout ));

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (!\VGA|controller|x [4] & (!\VGA|controller|x [3] & (\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|x [4]),
	.datab(\VGA|controller|x [3]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h1000;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~1_combout  & (\VGA|controller|x [1] & (\VGA|controller|x [0] & \VGA|controller|Equal0~0_combout )))

	.dataa(\VGA|controller|Equal0~1_combout ),
	.datab(\VGA|controller|x [1]),
	.datac(\VGA|controller|x [0]),
	.datad(\VGA|controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneii_lcell_comb \VGA|controller|y[3]~3 (
// Equation(s):
// \VGA|controller|y[3]~3_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~10_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|y [3]))))

	.dataa(\VGA|controller|Add1~10_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|y [3]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|y[3]~3 .lut_mask = 16'h22F0;
defparam \VGA|controller|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N31
cycloneii_lcell_ff \VGA|controller|y[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|y[3]~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|y [3]));

// Location: LCCOMB_X28_Y17_N24
cycloneii_lcell_comb \VGA|controller|y[6]~0 (
// Equation(s):
// \VGA|controller|y[6]~0_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~16_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|y [6]))))

	.dataa(\VGA|controller|Add1~16_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|y [6]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|y[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|y[6]~0 .lut_mask = 16'h22F0;
defparam \VGA|controller|y[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N25
cycloneii_lcell_ff \VGA|controller|y[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|y[6]~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|y [6]));

// Location: LCCOMB_X29_Y18_N20
cycloneii_lcell_comb \VGA|controller|yCounter[1]~0 (
// Equation(s):
// \VGA|controller|yCounter[1]~0_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~2_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [1]))))

	.dataa(\VGA|controller|Add1~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~0 .lut_mask = 16'h22F0;
defparam \VGA|controller|yCounter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N21
cycloneii_lcell_ff \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [1]));

// Location: LCCOMB_X28_Y17_N20
cycloneii_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [0] & (!\VGA|controller|y [5] & (!\VGA|controller|y [6] & !\VGA|controller|yCounter [1])))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|y [5]),
	.datac(\VGA|controller|y [6]),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneii_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|y [0] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|y [0] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|y [0] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|y [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneii_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|y [2] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|y [2] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|y [2] & !\VGA|controller|Add1~7 ))

	.dataa(vcc),
	.datab(\VGA|controller|y [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneii_lcell_comb \VGA|controller|y[2]~4 (
// Equation(s):
// \VGA|controller|y[2]~4_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~8_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|y [2]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|y [2]),
	.datad(\VGA|controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA|controller|y[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|y[2]~4 .lut_mask = 16'h7250;
defparam \VGA|controller|y[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N17
cycloneii_lcell_ff \VGA|controller|y[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|y[2]~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|y [2]));

// Location: LCCOMB_X29_Y17_N22
cycloneii_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|y [4] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|y [4] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|y [4] & !\VGA|controller|Add1~11 ))

	.dataa(vcc),
	.datab(\VGA|controller|y [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneii_lcell_comb \VGA|controller|y[4]~2 (
// Equation(s):
// \VGA|controller|y[4]~2_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~12_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|y [4]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|y [4]),
	.datad(\VGA|controller|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA|controller|y[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|y[4]~2 .lut_mask = 16'h7250;
defparam \VGA|controller|y[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N29
cycloneii_lcell_ff \VGA|controller|y[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|y[4]~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|y [4]));

// Location: LCCOMB_X28_Y17_N22
cycloneii_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (\VGA|controller|always1~0_combout  & (!\VGA|controller|y [3] & (\VGA|controller|always1~1_combout  & !\VGA|controller|y [4])))

	.dataa(\VGA|controller|always1~0_combout ),
	.datab(\VGA|controller|y [3]),
	.datac(\VGA|controller|always1~1_combout ),
	.datad(\VGA|controller|y [4]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0020;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneii_lcell_comb \VGA|controller|y[5]~1 (
// Equation(s):
// \VGA|controller|y[5]~1_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~14_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|y [5]))))

	.dataa(\VGA|controller|Add1~14_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|y [5]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|y[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|y[5]~1 .lut_mask = 16'h22F0;
defparam \VGA|controller|y[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N19
cycloneii_lcell_ff \VGA|controller|y[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|y[5]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|y [5]));

// Location: LCCOMB_X28_Y17_N26
cycloneii_lcell_comb \VGA|controller|LessThan5~0 (
// Equation(s):
// \VGA|controller|LessThan5~0_combout  = (\VGA|controller|y [3] & (\VGA|controller|y [5] & (\VGA|controller|y [6] & \VGA|controller|y [4])))

	.dataa(\VGA|controller|y [3]),
	.datab(\VGA|controller|y [5]),
	.datac(\VGA|controller|y [6]),
	.datad(\VGA|controller|y [4]),
	.cin(gnd),
	.combout(\VGA|controller|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|LessThan5~0 .lut_mask = 16'h8000;
defparam \VGA|controller|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneii_lcell_comb \VGA|controller|yCounter[0]~1 (
// Equation(s):
// \VGA|controller|yCounter[0]~1_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~0_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [0]))))

	.dataa(\VGA|controller|Add1~0_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~1 .lut_mask = 16'h22F0;
defparam \VGA|controller|yCounter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N31
cycloneii_lcell_ff \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [0]));

// Location: LCCOMB_X29_Y17_N0
cycloneii_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1])) # (!\VGA|controller|LessThan5~0_combout ))

	.dataa(\VGA|controller|VGA_VS1~0_combout ),
	.datab(\VGA|controller|LessThan5~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'hFBBF;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N1
cycloneii_lcell_ff \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_VS1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_VS1~regout ));

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = \VGA|controller|VGA_VS1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|VGA_VS1~regout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N25
cycloneii_lcell_ff \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_VS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_VS~regout ));

// Location: LCCOMB_X29_Y17_N28
cycloneii_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneii_lcell_comb \VGA|controller|yCounter[9]~2 (
// Equation(s):
// \VGA|controller|yCounter[9]~2_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~18_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [9]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~2 .lut_mask = 16'h7250;
defparam \VGA|controller|yCounter[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N9
cycloneii_lcell_ff \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[9]~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [9]));

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|x [5] & !\VGA|controller|x [6])) # (!\VGA|controller|x [7])))

	.dataa(\VGA|controller|x [5]),
	.datab(\VGA|controller|x [6]),
	.datac(\VGA|controller|x [7]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h001F;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|LessThan5~0_combout )

	.dataa(vcc),
	.datab(\VGA|controller|VGA_BLANK1~0_combout ),
	.datac(\VGA|controller|LessThan5~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h0C0C;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N3
cycloneii_lcell_ff \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_BLANK1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_BLANK1~regout ));

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = \VGA|controller|VGA_BLANK1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|VGA_BLANK1~regout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N9
cycloneii_lcell_ff \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_BLANK~regout ));

// Location: LCCOMB_X28_Y17_N2
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|y [1] & ((\VGA|controller|y [3] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|y [3] & (!\VGA|controller|controller_translator|Add0~1 )))) # 
// (!\VGA|controller|y [1] & ((\VGA|controller|y [3] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|y [3] & ((\VGA|controller|controller_translator|Add0~1 ) # (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|y [1] & (!\VGA|controller|y [3] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|y [1] & ((!\VGA|controller|controller_translator|Add0~1 ) # (!\VGA|controller|y 
// [3]))))

	.dataa(\VGA|controller|y [1]),
	.datab(\VGA|controller|y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|y [2] $ (\VGA|controller|y [4] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|y [2] & ((\VGA|controller|y [4]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|y [2] & (\VGA|controller|y [4] & !\VGA|controller|controller_translator|Add0~3 
// )))

	.dataa(\VGA|controller|y [2]),
	.datab(\VGA|controller|y [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|y [3] & ((\VGA|controller|y [5] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|y [5] & (!\VGA|controller|controller_translator|Add0~5 )))) # 
// (!\VGA|controller|y [3] & ((\VGA|controller|y [5] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|y [5] & ((\VGA|controller|controller_translator|Add0~5 ) # (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|y [3] & (!\VGA|controller|y [5] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|y [3] & ((!\VGA|controller|controller_translator|Add0~5 ) # (!\VGA|controller|y 
// [5]))))

	.dataa(\VGA|controller|y [3]),
	.datab(\VGA|controller|y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|y [6] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|y [6] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|y [6] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(\VGA|controller|y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneii_lcell_comb \VGA|controller|y[1]~5 (
// Equation(s):
// \VGA|controller|y[1]~5_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~6_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|y [1]))))

	.dataa(\VGA|controller|Add1~6_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|y [1]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|y[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|y[1]~5 .lut_mask = 16'h22F0;
defparam \VGA|controller|y[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N3
cycloneii_lcell_ff \VGA|controller|y[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|y[1]~5_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|y [1]));

// Location: LCCOMB_X28_Y19_N4
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|y [0] & (\VGA|controller|x [5] $ (VCC))) # (!\VGA|controller|y [0] & (\VGA|controller|x [5] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|y [0] & \VGA|controller|x [5]))

	.dataa(\VGA|controller|y [0]),
	.datab(\VGA|controller|x [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|x [6] & ((\VGA|controller|y [1] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|y [1] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|x [6] & ((\VGA|controller|y [1] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|y [1] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|x [6] & (!\VGA|controller|y [1] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|x [6] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|y [1]))))

	.dataa(\VGA|controller|x [6]),
	.datab(\VGA|controller|y [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|x [7] $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|x [7]) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|x [7] & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|x [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y19_N23
cycloneii_lcell_ff \VGA|asdf_insta|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|asdf_insta|altsyncram_component|auto_generated|address_reg_a [2]));

// Location: LCFF_X25_Y19_N3
cycloneii_lcell_ff \VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|asdf_insta|altsyncram_component|auto_generated|address_reg_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [2]));

// Location: LCCOMB_X25_Y19_N12
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout  = \VGA|controller|controller_translator|mem_address[14]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N13
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]));

// Location: LCFF_X25_Y19_N25
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]));

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneii_lcell_comb \VGA|SCS|outs[1]~0 (
// Equation(s):
// \VGA|SCS|outs[1]~0_combout  = (\KEY~combout [3] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]))) # (!\KEY~combout [3] & (\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [2]))

	.dataa(vcc),
	.datab(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\VGA|SCS|outs[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|SCS|outs[1]~0 .lut_mask = 16'hF0CC;
defparam \VGA|SCS|outs[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// \VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .lut_mask = 16'h0300;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y14
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFF;
// synopsys translate_on

// Location: LCFF_X29_Y18_N3
cycloneii_lcell_ff \ya[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|y [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ya[5]));

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneii_lcell_comb \ps|yActual[5]~2 (
// Equation(s):
// \ps|yActual[5]~2_combout  = (\KEY~combout [2] & ((ya[5]))) # (!\KEY~combout [2] & (\VGA|controller|y [3]))

	.dataa(vcc),
	.datab(\VGA|controller|y [3]),
	.datac(ya[5]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|yActual[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ps|yActual[5]~2 .lut_mask = 16'hF0CC;
defparam \ps|yActual[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N29
cycloneii_lcell_ff \ya[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|y [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ya[6]));

// Location: LCCOMB_X29_Y18_N28
cycloneii_lcell_comb \ps|yActual[6]~3 (
// Equation(s):
// \ps|yActual[6]~3_combout  = (\KEY~combout [2] & ((ya[6]))) # (!\KEY~combout [2] & (\VGA|controller|y [4]))

	.dataa(vcc),
	.datab(\VGA|controller|y [4]),
	.datac(ya[6]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|yActual[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ps|yActual[6]~3 .lut_mask = 16'hF0CC;
defparam \ps|yActual[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneii_lcell_comb \VGA|controller|y[0]~6 (
// Equation(s):
// \VGA|controller|y[0]~6_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~4_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|y [0]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~4_combout ),
	.datac(\VGA|controller|y [0]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|y[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|y[0]~6 .lut_mask = 16'h50D8;
defparam \VGA|controller|y[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N5
cycloneii_lcell_ff \VGA|controller|y[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|y[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|y [0]));

// Location: LCFF_X29_Y18_N31
cycloneii_lcell_ff \ya[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|y [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ya[2]));

// Location: LCCOMB_X29_Y18_N30
cycloneii_lcell_comb \ps|yActual[2]~4 (
// Equation(s):
// \ps|yActual[2]~4_combout  = (\KEY~combout [2] & ((ya[2]))) # (!\KEY~combout [2] & (\VGA|controller|y [0]))

	.dataa(vcc),
	.datab(\VGA|controller|y [0]),
	.datac(ya[2]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|yActual[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ps|yActual[2]~4 .lut_mask = 16'hF0CC;
defparam \ps|yActual[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N1
cycloneii_lcell_ff \ya[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|yCounter [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ya[1]));

// Location: LCCOMB_X29_Y18_N0
cycloneii_lcell_comb \ps|yActual[1]~5 (
// Equation(s):
// \ps|yActual[1]~5_combout  = (\KEY~combout [2] & ((ya[1]))) # (!\KEY~combout [2] & (\VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(vcc),
	.datac(ya[1]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|yActual[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ps|yActual[1]~5 .lut_mask = 16'hF0AA;
defparam \ps|yActual[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneii_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\ps|yActual[4]~0_combout  $ (\ps|yActual[2]~4_combout  $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\ps|yActual[4]~0_combout  & ((\ps|yActual[2]~4_combout ) # (!\VGA|user_input_translator|Add0~3 ))) # (!\ps|yActual[4]~0_combout  & (\ps|yActual[2]~4_combout  & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\ps|yActual[4]~0_combout ),
	.datab(\ps|yActual[2]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneii_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\ps|yActual[3]~1_combout  & ((\ps|yActual[5]~2_combout  & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\ps|yActual[5]~2_combout  & (!\VGA|user_input_translator|Add0~5 )))) # (!\ps|yActual[3]~1_combout  & 
// ((\ps|yActual[5]~2_combout  & (!\VGA|user_input_translator|Add0~5 )) # (!\ps|yActual[5]~2_combout  & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\ps|yActual[3]~1_combout  & (!\ps|yActual[5]~2_combout  & !\VGA|user_input_translator|Add0~5 )) # (!\ps|yActual[3]~1_combout  & ((!\VGA|user_input_translator|Add0~5 ) # (!\ps|yActual[5]~2_combout ))))

	.dataa(\ps|yActual[3]~1_combout ),
	.datab(\ps|yActual[5]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneii_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\ps|yActual[4]~0_combout  $ (\ps|yActual[6]~3_combout  $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\ps|yActual[4]~0_combout  & ((\ps|yActual[6]~3_combout ) # (!\VGA|user_input_translator|Add0~7 ))) # (!\ps|yActual[4]~0_combout  & (\ps|yActual[6]~3_combout  & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\ps|yActual[4]~0_combout ),
	.datab(\ps|yActual[6]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneii_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\ps|yActual[5]~2_combout  & (!\VGA|user_input_translator|Add0~9 )) # (!\ps|yActual[5]~2_combout  & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\ps|yActual[5]~2_combout ))

	.dataa(vcc),
	.datab(\ps|yActual[5]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y20_N9
cycloneii_lcell_ff \xa[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|x [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(xa[7]));

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \ps|xActual[7]~2 (
// Equation(s):
// \ps|xActual[7]~2_combout  = (\KEY~combout [2] & ((xa[7]))) # (!\KEY~combout [2] & (\VGA|controller|x [5]))

	.dataa(\VGA|controller|x [5]),
	.datab(vcc),
	.datac(xa[7]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|xActual[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ps|xActual[7]~2 .lut_mask = 16'hF0AA;
defparam \ps|xActual[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \ps|xActual[5]~0 (
// Equation(s):
// \ps|xActual[5]~0_combout  = (\KEY~combout [2] & (xa[5])) # (!\KEY~combout [2] & ((\VGA|controller|x [3])))

	.dataa(xa[5]),
	.datab(\KEY~combout [2]),
	.datac(vcc),
	.datad(\VGA|controller|x [3]),
	.cin(gnd),
	.combout(\ps|xActual[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ps|xActual[5]~0 .lut_mask = 16'hBB88;
defparam \ps|xActual[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\ps|yActual[0]~6_combout  & (\ps|xActual[5]~0_combout  $ (VCC))) # (!\ps|yActual[0]~6_combout  & (\ps|xActual[5]~0_combout  & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\ps|yActual[0]~6_combout  & \ps|xActual[5]~0_combout ))

	.dataa(\ps|yActual[0]~6_combout ),
	.datab(\ps|xActual[5]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\ps|xActual[6]~1_combout  & ((\ps|yActual[1]~5_combout  & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\ps|yActual[1]~5_combout  & (!\VGA|user_input_translator|mem_address[5]~1 )))) # 
// (!\ps|xActual[6]~1_combout  & ((\ps|yActual[1]~5_combout  & (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\ps|yActual[1]~5_combout  & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\ps|xActual[6]~1_combout  & (!\ps|yActual[1]~5_combout  & !\VGA|user_input_translator|mem_address[5]~1 )) # (!\ps|xActual[6]~1_combout  & ((!\VGA|user_input_translator|mem_address[5]~1 ) # 
// (!\ps|yActual[1]~5_combout ))))

	.dataa(\ps|xActual[6]~1_combout ),
	.datab(\ps|yActual[1]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = ((\VGA|user_input_translator|Add0~0_combout  $ (\ps|xActual[7]~2_combout  $ (!\VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & ((\ps|xActual[7]~2_combout ) # (!\VGA|user_input_translator|mem_address[6]~3 ))) # (!\VGA|user_input_translator|Add0~0_combout  & (\ps|xActual[7]~2_combout  
// & !\VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\VGA|user_input_translator|Add0~0_combout ),
	.datab(\ps|xActual[7]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(\VGA|user_input_translator|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y20_N29
cycloneii_lcell_ff \xa[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|x [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(xa[6]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y20_N23
cycloneii_lcell_ff \xa[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|x [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(xa[3]));

// Location: LCFF_X27_Y20_N5
cycloneii_lcell_ff \xa[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|x [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(xa[2]));

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y20_N1
cycloneii_lcell_ff \xa[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|xCounter [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(xa[0]));

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_cout  = CARRY((\SW~combout [0] & !xa[0]))

	.dataa(\SW~combout [0]),
	.datab(xa[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan0~1_cout ));
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0022;
defparam \LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_cout  = CARRY((xa[1] & ((!\LessThan0~1_cout ) # (!\SW~combout [1]))) # (!xa[1] & (!\SW~combout [1] & !\LessThan0~1_cout )))

	.dataa(xa[1]),
	.datab(\SW~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~1_cout ),
	.combout(),
	.cout(\LessThan0~3_cout ));
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h002B;
defparam \LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_cout  = CARRY((\SW~combout [2] & ((!\LessThan0~3_cout ) # (!xa[2]))) # (!\SW~combout [2] & (!xa[2] & !\LessThan0~3_cout )))

	.dataa(\SW~combout [2]),
	.datab(xa[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~3_cout ),
	.combout(),
	.cout(\LessThan0~5_cout ));
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h002B;
defparam \LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_cout  = CARRY((\SW~combout [3] & (xa[3] & !\LessThan0~5_cout )) # (!\SW~combout [3] & ((xa[3]) # (!\LessThan0~5_cout ))))

	.dataa(\SW~combout [3]),
	.datab(xa[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~5_cout ),
	.combout(),
	.cout(\LessThan0~7_cout ));
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h004D;
defparam \LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_cout  = CARRY((xa[4] & (\SW~combout [4] & !\LessThan0~7_cout )) # (!xa[4] & ((\SW~combout [4]) # (!\LessThan0~7_cout ))))

	.dataa(xa[4]),
	.datab(\SW~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~7_cout ),
	.combout(),
	.cout(\LessThan0~9_cout ));
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'h004D;
defparam \LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_cout  = CARRY((xa[5] & ((!\LessThan0~9_cout ) # (!\SW~combout [5]))) # (!xa[5] & (!\SW~combout [5] & !\LessThan0~9_cout )))

	.dataa(xa[5]),
	.datab(\SW~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~9_cout ),
	.combout(),
	.cout(\LessThan0~11_cout ));
// synopsys translate_off
defparam \LessThan0~11 .lut_mask = 16'h002B;
defparam \LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_cout  = CARRY((\SW~combout [6] & ((!\LessThan0~11_cout ) # (!xa[6]))) # (!\SW~combout [6] & (!xa[6] & !\LessThan0~11_cout )))

	.dataa(\SW~combout [6]),
	.datab(xa[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~11_cout ),
	.combout(),
	.cout(\LessThan0~13_cout ));
// synopsys translate_off
defparam \LessThan0~13 .lut_mask = 16'h002B;
defparam \LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = (xa[7] & (\LessThan0~13_cout  & \SW~combout [7])) # (!xa[7] & ((\LessThan0~13_cout ) # (\SW~combout [7])))

	.dataa(xa[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [7]),
	.cin(\LessThan0~13_cout ),
	.combout(\LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~14 .lut_mask = 16'hF550;
defparam \LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y18_N1
cycloneii_lcell_ff \ya[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|y [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ya[4]));

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y18_N27
cycloneii_lcell_ff \ya[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|yCounter [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ya[0]));

// Location: LCCOMB_X27_Y18_N12
cycloneii_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_cout  = CARRY((\SW~combout [8] & !ya[0]))

	.dataa(\SW~combout [8]),
	.datab(ya[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan2~1_cout ));
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h0022;
defparam \LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneii_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_cout  = CARRY((ya[1] & ((!\LessThan2~1_cout ) # (!\SW~combout [9]))) # (!ya[1] & (!\SW~combout [9] & !\LessThan2~1_cout )))

	.dataa(ya[1]),
	.datab(\SW~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan2~1_cout ),
	.combout(),
	.cout(\LessThan2~3_cout ));
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'h002B;
defparam \LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneii_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_cout  = CARRY((\SW~combout [10] & ((!\LessThan2~3_cout ) # (!ya[2]))) # (!\SW~combout [10] & (!ya[2] & !\LessThan2~3_cout )))

	.dataa(\SW~combout [10]),
	.datab(ya[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan2~3_cout ),
	.combout(),
	.cout(\LessThan2~5_cout ));
// synopsys translate_off
defparam \LessThan2~5 .lut_mask = 16'h002B;
defparam \LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneii_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_cout  = CARRY((ya[3] & ((!\LessThan2~5_cout ) # (!\SW~combout [11]))) # (!ya[3] & (!\SW~combout [11] & !\LessThan2~5_cout )))

	.dataa(ya[3]),
	.datab(\SW~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan2~5_cout ),
	.combout(),
	.cout(\LessThan2~7_cout ));
// synopsys translate_off
defparam \LessThan2~7 .lut_mask = 16'h002B;
defparam \LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneii_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_cout  = CARRY((\SW~combout [12] & ((!\LessThan2~7_cout ) # (!ya[4]))) # (!\SW~combout [12] & (!ya[4] & !\LessThan2~7_cout )))

	.dataa(\SW~combout [12]),
	.datab(ya[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan2~7_cout ),
	.combout(),
	.cout(\LessThan2~9_cout ));
// synopsys translate_off
defparam \LessThan2~9 .lut_mask = 16'h002B;
defparam \LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneii_lcell_comb \LessThan2~11 (
// Equation(s):
// \LessThan2~11_cout  = CARRY((\SW~combout [13] & (ya[5] & !\LessThan2~9_cout )) # (!\SW~combout [13] & ((ya[5]) # (!\LessThan2~9_cout ))))

	.dataa(\SW~combout [13]),
	.datab(ya[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan2~9_cout ),
	.combout(),
	.cout(\LessThan2~11_cout ));
// synopsys translate_off
defparam \LessThan2~11 .lut_mask = 16'h004D;
defparam \LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneii_lcell_comb \LessThan2~12 (
// Equation(s):
// \LessThan2~12_combout  = (\SW~combout [14] & ((!\LessThan2~11_cout ) # (!ya[6]))) # (!\SW~combout [14] & (!ya[6] & !\LessThan2~11_cout ))

	.dataa(\SW~combout [14]),
	.datab(ya[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan2~11_cout ),
	.combout(\LessThan2~12_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~12 .lut_mask = 16'h2B2B;
defparam \LessThan2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_cout  = CARRY(\SW~combout [1])

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add0~1_cout ));
// synopsys translate_off
defparam \Add0~1 .lut_mask = 16'h00CC;
defparam \Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\SW~combout [4] & (!\Add0~5 )) # (!\SW~combout [4] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!\SW~combout [4]))

	.dataa(vcc),
	.datab(\SW~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\SW~combout [5] & (\Add0~7  $ (GND))) # (!\SW~combout [5] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((\SW~combout [5] & !\Add0~7 ))

	.dataa(\SW~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = \SW~combout [7] $ (!\Add0~11 )

	.dataa(\SW~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA5A5;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_cout  = CARRY((\SW~combout [0] & !xa[0]))

	.dataa(\SW~combout [0]),
	.datab(xa[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan1~1_cout ));
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0022;
defparam \LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_cout  = CARRY((xa[1] & ((\SW~combout [1]) # (!\LessThan1~1_cout ))) # (!xa[1] & (\SW~combout [1] & !\LessThan1~1_cout )))

	.dataa(xa[1]),
	.datab(\SW~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan1~1_cout ),
	.combout(),
	.cout(\LessThan1~3_cout ));
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h008E;
defparam \LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_cout  = CARRY((\Add0~2_combout  & ((!\LessThan1~3_cout ) # (!xa[2]))) # (!\Add0~2_combout  & (!xa[2] & !\LessThan1~3_cout )))

	.dataa(\Add0~2_combout ),
	.datab(xa[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan1~3_cout ),
	.combout(),
	.cout(\LessThan1~5_cout ));
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'h002B;
defparam \LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_cout  = CARRY((\Add0~4_combout  & (xa[3] & !\LessThan1~5_cout )) # (!\Add0~4_combout  & ((xa[3]) # (!\LessThan1~5_cout ))))

	.dataa(\Add0~4_combout ),
	.datab(xa[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan1~5_cout ),
	.combout(),
	.cout(\LessThan1~7_cout ));
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'h004D;
defparam \LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_cout  = CARRY((xa[4] & (\Add0~6_combout  & !\LessThan1~7_cout )) # (!xa[4] & ((\Add0~6_combout ) # (!\LessThan1~7_cout ))))

	.dataa(xa[4]),
	.datab(\Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan1~7_cout ),
	.combout(),
	.cout(\LessThan1~9_cout ));
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = 16'h004D;
defparam \LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_cout  = CARRY((xa[5] & ((!\LessThan1~9_cout ) # (!\Add0~8_combout ))) # (!xa[5] & (!\Add0~8_combout  & !\LessThan1~9_cout )))

	.dataa(xa[5]),
	.datab(\Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan1~9_cout ),
	.combout(),
	.cout(\LessThan1~11_cout ));
// synopsys translate_off
defparam \LessThan1~11 .lut_mask = 16'h002B;
defparam \LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_cout  = CARRY((\Add0~10_combout  & ((!\LessThan1~11_cout ) # (!xa[6]))) # (!\Add0~10_combout  & (!xa[6] & !\LessThan1~11_cout )))

	.dataa(\Add0~10_combout ),
	.datab(xa[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan1~11_cout ),
	.combout(),
	.cout(\LessThan1~13_cout ));
// synopsys translate_off
defparam \LessThan1~13 .lut_mask = 16'h002B;
defparam \LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = (\Add0~12_combout  & ((\LessThan1~13_cout ) # (!xa[7]))) # (!\Add0~12_combout  & (\LessThan1~13_cout  & !xa[7]))

	.dataa(vcc),
	.datab(\Add0~12_combout ),
	.datac(vcc),
	.datad(xa[7]),
	.cin(\LessThan1~13_cout ),
	.combout(\LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~14 .lut_mask = 16'hC0FC;
defparam \LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneii_lcell_comb \VGA|writeEn~1 (
// Equation(s):
// \VGA|writeEn~1_combout  = (!\KEY~combout [1] & (!\LessThan0~14_combout  & (!\LessThan2~12_combout  & \LessThan1~14_combout )))

	.dataa(\KEY~combout [1]),
	.datab(\LessThan0~14_combout ),
	.datac(\LessThan2~12_combout ),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\VGA|writeEn~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~1 .lut_mask = 16'h0100;
defparam \VGA|writeEn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \ps|xActual[6]~1 (
// Equation(s):
// \ps|xActual[6]~1_combout  = (\KEY~combout [2] & ((xa[6]))) # (!\KEY~combout [2] & (\VGA|controller|x [4]))

	.dataa(vcc),
	.datab(\VGA|controller|x [4]),
	.datac(xa[6]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|xActual[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ps|xActual[6]~1 .lut_mask = 16'hF0CC;
defparam \ps|xActual[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneii_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = (\VGA|LessThan3~0_combout  & (((!\ps|xActual[6]~1_combout  & !\ps|xActual[5]~0_combout )) # (!\ps|xActual[7]~2_combout )))

	.dataa(\VGA|LessThan3~0_combout ),
	.datab(\ps|xActual[7]~2_combout ),
	.datac(\ps|xActual[6]~1_combout ),
	.datad(\ps|xActual[5]~0_combout ),
	.cin(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~0 .lut_mask = 16'h222A;
defparam \VGA|writeEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneii_lcell_comb \VGA|writeEn~2 (
// Equation(s):
// \VGA|writeEn~2_combout  = (\VGA|writeEn~0_combout  & (((\LessThan3~12_combout  & \VGA|writeEn~1_combout )) # (!\KEY~combout [2])))

	.dataa(\LessThan3~12_combout ),
	.datab(\VGA|writeEn~1_combout ),
	.datac(\VGA|writeEn~0_combout ),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\VGA|writeEn~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~2 .lut_mask = 16'h80F0;
defparam \VGA|writeEn~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3] = (\VGA|user_input_translator|mem_address[14]~18_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & 
// \VGA|writeEn~2_combout )))

	.dataa(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datab(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|writeEn~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] .lut_mask = 16'h0200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneii_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[12]~14_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & \VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 .lut_mask = 16'h0300;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneii_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \SW~combout [8] $ (VCC)
// \Add2~1  = CARRY(\SW~combout [8])

	.dataa(vcc),
	.datab(\SW~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h33CC;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneii_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\SW~combout [9] & (\Add2~1  & VCC)) # (!\SW~combout [9] & (!\Add2~1 ))
// \Add2~3  = CARRY((!\SW~combout [9] & !\Add2~1 ))

	.dataa(\SW~combout [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hA505;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneii_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\SW~combout [11] & (!\Add2~5 )) # (!\SW~combout [11] & ((\Add2~5 ) # (GND)))
// \Add2~7  = CARRY((!\Add2~5 ) # (!\SW~combout [11]))

	.dataa(vcc),
	.datab(\SW~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h3C3F;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (\SW~combout [12] & (\Add2~7  $ (GND))) # (!\SW~combout [12] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((\SW~combout [12] & !\Add2~7 ))

	.dataa(\SW~combout [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hA50A;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneii_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = \Add2~11  $ (!\SW~combout [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [14]),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hF00F;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_cout  = CARRY((!\VGA|controller|yCounter [0] & \Add2~0_combout ))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\Add2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan4~1_cout ));
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'h0044;
defparam \LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneii_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_cout  = CARRY((\VGA|controller|yCounter [1] & ((!\LessThan4~1_cout ) # (!\Add2~2_combout ))) # (!\VGA|controller|yCounter [1] & (!\Add2~2_combout  & !\LessThan4~1_cout )))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\Add2~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan4~1_cout ),
	.combout(),
	.cout(\LessThan4~3_cout ));
// synopsys translate_off
defparam \LessThan4~3 .lut_mask = 16'h002B;
defparam \LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \LessThan4~5 (
// Equation(s):
// \LessThan4~5_cout  = CARRY((\Add2~4_combout  & ((!\LessThan4~3_cout ) # (!\VGA|controller|y [0]))) # (!\Add2~4_combout  & (!\VGA|controller|y [0] & !\LessThan4~3_cout )))

	.dataa(\Add2~4_combout ),
	.datab(\VGA|controller|y [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan4~3_cout ),
	.combout(),
	.cout(\LessThan4~5_cout ));
// synopsys translate_off
defparam \LessThan4~5 .lut_mask = 16'h002B;
defparam \LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneii_lcell_comb \LessThan4~7 (
// Equation(s):
// \LessThan4~7_cout  = CARRY((\VGA|controller|y [1] & ((!\LessThan4~5_cout ) # (!\Add2~6_combout ))) # (!\VGA|controller|y [1] & (!\Add2~6_combout  & !\LessThan4~5_cout )))

	.dataa(\VGA|controller|y [1]),
	.datab(\Add2~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan4~5_cout ),
	.combout(),
	.cout(\LessThan4~7_cout ));
// synopsys translate_off
defparam \LessThan4~7 .lut_mask = 16'h002B;
defparam \LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneii_lcell_comb \LessThan4~9 (
// Equation(s):
// \LessThan4~9_cout  = CARRY((\VGA|controller|y [2] & (\Add2~8_combout  & !\LessThan4~7_cout )) # (!\VGA|controller|y [2] & ((\Add2~8_combout ) # (!\LessThan4~7_cout ))))

	.dataa(\VGA|controller|y [2]),
	.datab(\Add2~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan4~7_cout ),
	.combout(),
	.cout(\LessThan4~9_cout ));
// synopsys translate_off
defparam \LessThan4~9 .lut_mask = 16'h004D;
defparam \LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneii_lcell_comb \LessThan4~11 (
// Equation(s):
// \LessThan4~11_cout  = CARRY((\Add2~10_combout  & (\VGA|controller|y [3] & !\LessThan4~9_cout )) # (!\Add2~10_combout  & ((\VGA|controller|y [3]) # (!\LessThan4~9_cout ))))

	.dataa(\Add2~10_combout ),
	.datab(\VGA|controller|y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan4~9_cout ),
	.combout(),
	.cout(\LessThan4~11_cout ));
// synopsys translate_off
defparam \LessThan4~11 .lut_mask = 16'h004D;
defparam \LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneii_lcell_comb \LessThan4~12 (
// Equation(s):
// \LessThan4~12_combout  = (\VGA|controller|y [4] & (\Add2~12_combout  & !\LessThan4~11_cout )) # (!\VGA|controller|y [4] & ((\Add2~12_combout ) # (!\LessThan4~11_cout )))

	.dataa(\VGA|controller|y [4]),
	.datab(\Add2~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan4~11_cout ),
	.combout(\LessThan4~12_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~12 .lut_mask = 16'h4D4D;
defparam \LessThan4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneii_lcell_comb \kk|colour[2]~0 (
// Equation(s):
// \kk|colour[2]~0_combout  = (\KEY~combout [2] & (\SW~combout [17] $ (\LessThan4~12_combout )))

	.dataa(vcc),
	.datab(\SW~combout [17]),
	.datac(\KEY~combout [2]),
	.datad(\LessThan4~12_combout ),
	.cin(gnd),
	.combout(\kk|colour[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kk|colour[2]~0 .lut_mask = 16'h30C0;
defparam \kk|colour[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \ps|xActual[0]~3 (
// Equation(s):
// \ps|xActual[0]~3_combout  = (\KEY~combout [2] & (xa[0])) # (!\KEY~combout [2] & ((\VGA|controller|xCounter [0])))

	.dataa(xa[0]),
	.datab(vcc),
	.datac(\VGA|controller|xCounter [0]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|xActual[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ps|xActual[0]~3 .lut_mask = 16'hAAF0;
defparam \ps|xActual[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N19
cycloneii_lcell_ff \xa[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|xCounter [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(xa[1]));

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \ps|xActual[1]~4 (
// Equation(s):
// \ps|xActual[1]~4_combout  = (\KEY~combout [2] & (xa[1])) # (!\KEY~combout [2] & ((\VGA|controller|xCounter [1])))

	.dataa(vcc),
	.datab(xa[1]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|xActual[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ps|xActual[1]~4 .lut_mask = 16'hCCF0;
defparam \ps|xActual[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \ps|xActual[2]~5 (
// Equation(s):
// \ps|xActual[2]~5_combout  = (\KEY~combout [2] & (xa[2])) # (!\KEY~combout [2] & ((\VGA|controller|x [0])))

	.dataa(vcc),
	.datab(xa[2]),
	.datac(\VGA|controller|x [0]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|xActual[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ps|xActual[2]~5 .lut_mask = 16'hCCF0;
defparam \ps|xActual[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \ps|xActual[3]~6 (
// Equation(s):
// \ps|xActual[3]~6_combout  = (\KEY~combout [2] & (xa[3])) # (!\KEY~combout [2] & ((\VGA|controller|x [1])))

	.dataa(vcc),
	.datab(xa[3]),
	.datac(\VGA|controller|x [1]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|xActual[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ps|xActual[3]~6 .lut_mask = 16'hCCF0;
defparam \ps|xActual[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N25
cycloneii_lcell_ff \xa[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|x [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(xa[4]));

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \ps|xActual[4]~7 (
// Equation(s):
// \ps|xActual[4]~7_combout  = (\KEY~combout [2] & (xa[4])) # (!\KEY~combout [2] & ((\VGA|controller|x [2])))

	.dataa(vcc),
	.datab(xa[4]),
	.datac(\VGA|controller|x [2]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\ps|xActual[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ps|xActual[4]~7 .lut_mask = 16'hCCF0;
defparam \ps|xActual[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y17
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[2]~0_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w[3] (
// Equation(s):
// \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w [3] = (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & (\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w[3] .lut_mask = 16'h0030;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y23
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFF;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFE00000000000000000000001F;
// synopsys translate_on

// Location: LCFF_X28_Y19_N21
cycloneii_lcell_ff \VGA|asdf_insta|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|asdf_insta|altsyncram_component|auto_generated|address_reg_a [1]));

// Location: LCFF_X25_Y19_N21
cycloneii_lcell_ff \VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|asdf_insta|altsyncram_component|auto_generated|address_reg_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1]));

// Location: LCFF_X28_Y19_N19
cycloneii_lcell_ff \VGA|asdf_insta|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|asdf_insta|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: LCFF_X25_Y19_N23
cycloneii_lcell_ff \VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|asdf_insta|altsyncram_component|auto_generated|address_reg_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0]));

// Location: LCCOMB_X28_Y19_N28
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3] = (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .lut_mask = 16'h0003;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFF;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneii_lcell_comb \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~0 (
// Equation(s):
// \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~0_combout  = (\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # 
// ((\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~0 .lut_mask = 16'hCBC8;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneii_lcell_comb \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~1 (
// Equation(s):
// \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~1_combout  = (\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~0_combout  & (\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (!\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~0_combout  & ((\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) # (!\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~0_combout ))))

	.dataa(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~1 .lut_mask = 16'hAFC0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneii_lcell_comb \VGA|SCS|outs[2]~1 (
// Equation(s):
// \VGA|SCS|outs[2]~1_combout  = (\VGA|SCS|outs[1]~0_combout  & (((\KEY~combout [3])))) # (!\VGA|SCS|outs[1]~0_combout  & ((\KEY~combout [3] & (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout )) # (!\KEY~combout [3] & 
// ((\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~1_combout )))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.datab(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs441w[0]~1_combout ),
	.datac(\VGA|SCS|outs[1]~0_combout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\VGA|SCS|outs[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|SCS|outs[2]~1 .lut_mask = 16'hFA0C;
defparam \VGA|SCS|outs[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneii_lcell_comb \VGA|SCS|outs[2]~2 (
// Equation(s):
// \VGA|SCS|outs[2]~2_combout  = (\VGA|SCS|outs[1]~0_combout  & ((\VGA|SCS|outs[2]~1_combout  & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ))) # (!\VGA|SCS|outs[2]~1_combout  & 
// (\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (!\VGA|SCS|outs[1]~0_combout  & (((\VGA|SCS|outs[2]~1_combout ))))

	.dataa(\VGA|SCS|outs[1]~0_combout ),
	.datab(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ),
	.datad(\VGA|SCS|outs[2]~1_combout ),
	.cin(gnd),
	.combout(\VGA|SCS|outs[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|SCS|outs[2]~2 .lut_mask = 16'hF588;
defparam \VGA|SCS|outs[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneii_lcell_comb \kk|colour[1]~1 (
// Equation(s):
// \kk|colour[1]~1_combout  = (\KEY~combout [2] & (\SW~combout [16] $ (\LessThan4~12_combout )))

	.dataa(vcc),
	.datab(\SW~combout [16]),
	.datac(\KEY~combout [2]),
	.datad(\LessThan4~12_combout ),
	.cin(gnd),
	.combout(\kk|colour[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kk|colour[1]~1 .lut_mask = 16'h30C0;
defparam \kk|colour[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y16
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[1]~1_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFF;
// synopsys translate_on

// Location: M4K_X13_Y16
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFF;
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w[3] (
// Equation(s):
// \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w [3] = (\VGA|controller|controller_translator|mem_address[12]~14_combout  & (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w[3] .lut_mask = 16'h000C;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y14
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFC0000000000000;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000001FFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFE000000600000000001FFFFFFFFFFFFFFFFFFFFFFC00003E00000000001FFFFFFFFFFFFFFFFFFFFFFFE007FE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFF;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X52_Y23
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFF;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFE00000000000000000000001F;
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneii_lcell_comb \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~0 (
// Equation(s):
// \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~0_combout  = (\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # 
// (\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1] & (\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ((!\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~0 .lut_mask = 16'hAAE4;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneii_lcell_comb \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~1 (
// Equation(s):
// \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~1_combout  = (\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~0_combout  & (\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # 
// (!\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~0_combout  & ((\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))) # (!\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (((\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~0_combout ))))

	.dataa(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\VGA|asdf_insta|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~1 .lut_mask = 16'hBBC0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneii_lcell_comb \VGA|SCS|outs[1]~3 (
// Equation(s):
// \VGA|SCS|outs[1]~3_combout  = (\VGA|SCS|outs[1]~0_combout  & ((\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13~portadataout ) # ((\KEY~combout [3])))) # (!\VGA|SCS|outs[1]~0_combout  & 
// (((\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~1_combout  & !\KEY~combout [3]))))

	.dataa(\VGA|SCS|outs[1]~0_combout ),
	.datab(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs393w[0]~1_combout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\VGA|SCS|outs[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|SCS|outs[1]~3 .lut_mask = 16'hAAD8;
defparam \VGA|SCS|outs[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3] = (!\VGA|user_input_translator|mem_address[14]~18_combout  & (\VGA|user_input_translator|mem_address[12]~14_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & 
// \VGA|writeEn~2_combout )))

	.dataa(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datab(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|writeEn~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] .lut_mask = 16'h0400;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[14]~18_combout  & (\VGA|user_input_translator|mem_address[12]~14_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datab(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 .lut_mask = 16'h0404;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y14
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[1]~1_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFC0000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'h0000001FFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFFFFFE000000600000000001FFFFFFFFFFFFFFFFFFFFFFC00003E00000000001FFFFFFFFFFFFFFFFFFFFFFFE007FE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout  = \VGA|controller|controller_translator|mem_address[12]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N27
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]));

// Location: LCFF_X51_Y19_N27
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]));

// Location: LCCOMB_X28_Y18_N20
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3] = (\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & 
// \VGA|writeEn~2_combout )))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|writeEn~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] .lut_mask = 16'h0200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[14]~18_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & \VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datab(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 .lut_mask = 16'h1010;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y18
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[1]~1_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init1 = 2048'h00000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init0 = 2048'hFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFE00000000000000000000001F;
// synopsys translate_on

// Location: LCFF_X51_Y19_N21
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]));

// Location: LCFF_X51_Y19_N25
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]));

// Location: LCCOMB_X28_Y18_N22
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3] = (!\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & 
// \VGA|writeEn~2_combout )))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|writeEn~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] .lut_mask = 16'h0100;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[12]~14_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & !\VGA|user_input_translator|mem_address[14]~18_combout 
// ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 .lut_mask = 16'h0003;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y20
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[1]~1_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init1 = 2048'hFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init0 = 2048'hFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N16
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .lut_mask = 16'hE5E0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N18
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & 
// (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout )) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ))))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .lut_mask = 16'hAFC0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneii_lcell_comb \VGA|SCS|outs[1]~4 (
// Equation(s):
// \VGA|SCS|outs[1]~4_combout  = (\VGA|SCS|outs[1]~3_combout  & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ) # ((!\KEY~combout [3])))) # (!\VGA|SCS|outs[1]~3_combout  & 
// (((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout  & \KEY~combout [3]))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ),
	.datab(\VGA|SCS|outs[1]~3_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\VGA|SCS|outs[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|SCS|outs[1]~4 .lut_mask = 16'hB8CC;
defparam \VGA|SCS|outs[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneii_lcell_comb \kk|colour[0]~2 (
// Equation(s):
// \kk|colour[0]~2_combout  = (\KEY~combout [2] & (\SW~combout [15] $ (\LessThan4~12_combout )))

	.dataa(vcc),
	.datab(\SW~combout [15]),
	.datac(\KEY~combout [2]),
	.datad(\LessThan4~12_combout ),
	.cin(gnd),
	.combout(\kk|colour[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \kk|colour[0]~2 .lut_mask = 16'h30C0;
defparam \kk|colour[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y22
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[0]~2_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0C0000;
// synopsys translate_on

// Location: M4K_X52_Y15
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[0]~2_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init1 = 2048'h0000000000000000FFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFF80000000000000000000000000FFFFFFFFFFFFFF00000000000000000000000000FFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFE000000000000000000000000003FFFFFFFFFFFFC000000000000000000000000000FFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFE00000000000000000000000000003FFFFFFFFFFC00;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init0 = 2048'h000000000000000000000000001FFFFFFFFFF8000000000000000000000000000007FFFFFFFFE0000000000000000000000000000001FFFFFFFF800000000000000000000000000000007FFFFFFE000000000000000000000000000000001FFFFFF80000000000000000000000000000000003FFFFC000000000000000000000000000000000001FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N26
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .lut_mask = 16'hF4A4;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y21
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|asdf_insta|altsyncram_component|auto_generated|deep_decode|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[0]~2_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFF800000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init0 = 2048'h0000001FFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFFFFFFFFFFF800000000000000000000001FFFFFFFFFFFFFFFF80000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N24
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ) # 
// ((!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .lut_mask = 16'hBC8C;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneii_lcell_comb \VGA|SCS|outs[0]~5 (
// Equation(s):
// \VGA|SCS|outs[0]~5_combout  = (\VGA|SCS|outs[1]~0_combout  & (((\KEY~combout [3])))) # (!\VGA|SCS|outs[1]~0_combout  & ((\KEY~combout [3] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ))) # (!\KEY~combout [3] & 
// (\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~1_combout ))))

	.dataa(\VGA|asdf_insta|altsyncram_component|auto_generated|mux2|w_mux_outputs345w[0]~1_combout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.datac(\VGA|SCS|outs[1]~0_combout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\VGA|SCS|outs[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|SCS|outs[0]~5 .lut_mask = 16'hFC0A;
defparam \VGA|SCS|outs[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y15
cycloneii_ram_block \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .init_file = "asdfj.mif";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|asdf:asdf_insta|altsyncram:altsyncram_component|altsyncram_0ja1:auto_generated|ALTSYNCRAM";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y15
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|x [4],\VGA|controller|x [3],\VGA|controller|x [2],
\VGA|controller|x [1],\VGA|controller|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\kk|colour[0]~2_combout }),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\ps|xActual[4]~7_combout ,\ps|xActual[3]~6_combout ,\ps|xActual[2]~5_combout ,\ps|xActual[1]~4_combout ,
\ps|xActual[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file = "display.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8000000000000000000000000000000000003FFFFC0000000000000000000000000000000001FFFFFF80000;
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneii_lcell_comb \VGA|SCS|outs[0]~6 (
// Equation(s):
// \VGA|SCS|outs[0]~6_combout  = (\VGA|SCS|outs[1]~0_combout  & ((\VGA|SCS|outs[0]~5_combout  & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ))) # (!\VGA|SCS|outs[0]~5_combout  & 
// (\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (!\VGA|SCS|outs[1]~0_combout  & (\VGA|SCS|outs[0]~5_combout ))

	.dataa(\VGA|SCS|outs[1]~0_combout ),
	.datab(\VGA|SCS|outs[0]~5_combout ),
	.datac(\VGA|asdf_insta|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.cin(gnd),
	.combout(\VGA|SCS|outs[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|SCS|outs[0]~6 .lut_mask = 16'hEC64;
defparam \VGA|SCS|outs[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N24
cycloneii_lcell_comb \y1|hex_decoder~0 (
// Equation(s):
// \y1|hex_decoder~0_combout  = (\SW~combout [11] & ((\SW~combout [9] $ (!\SW~combout [10])) # (!\SW~combout [8]))) # (!\SW~combout [11] & ((\SW~combout [9]) # (\SW~combout [8] $ (!\SW~combout [10]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\y1|hex_decoder~0_combout ),
	.cout());
// synopsys translate_off
defparam \y1|hex_decoder~0 .lut_mask = 16'hF67B;
defparam \y1|hex_decoder~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N16
cycloneii_lcell_comb \y1|hex_decoder~1 (
// Equation(s):
// \y1|hex_decoder~1_combout  = (\SW~combout [11] & ((\SW~combout [8] & (!\SW~combout [9])) # (!\SW~combout [8] & ((!\SW~combout [10]))))) # (!\SW~combout [11] & ((\SW~combout [8] $ (!\SW~combout [9])) # (!\SW~combout [10])))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\y1|hex_decoder~1_combout ),
	.cout());
// synopsys translate_off
defparam \y1|hex_decoder~1 .lut_mask = 16'h497F;
defparam \y1|hex_decoder~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N18
cycloneii_lcell_comb \y1|hex_decoder~2 (
// Equation(s):
// \y1|hex_decoder~2_combout  = (\SW~combout [11] & (((\SW~combout [8] & !\SW~combout [9])) # (!\SW~combout [10]))) # (!\SW~combout [11] & ((\SW~combout [8]) # ((\SW~combout [10]) # (!\SW~combout [9]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\y1|hex_decoder~2_combout ),
	.cout());
// synopsys translate_off
defparam \y1|hex_decoder~2 .lut_mask = 16'h5DEF;
defparam \y1|hex_decoder~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N20
cycloneii_lcell_comb \y1|hex_decoder~3 (
// Equation(s):
// \y1|hex_decoder~3_combout  = (\SW~combout [9] & ((\SW~combout [8] & ((!\SW~combout [10]))) # (!\SW~combout [8] & ((\SW~combout [10]) # (!\SW~combout [11]))))) # (!\SW~combout [9] & ((\SW~combout [11]) # (\SW~combout [8] $ (!\SW~combout [10]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\y1|hex_decoder~3_combout ),
	.cout());
// synopsys translate_off
defparam \y1|hex_decoder~3 .lut_mask = 16'h3EDB;
defparam \y1|hex_decoder~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N22
cycloneii_lcell_comb \y1|hex_decoder~4 (
// Equation(s):
// \y1|hex_decoder~4_combout  = (\SW~combout [9] & ((\SW~combout [11]) # ((!\SW~combout [8])))) # (!\SW~combout [9] & ((\SW~combout [10] & (\SW~combout [11])) # (!\SW~combout [10] & ((!\SW~combout [8])))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\y1|hex_decoder~4_combout ),
	.cout());
// synopsys translate_off
defparam \y1|hex_decoder~4 .lut_mask = 16'hBAB3;
defparam \y1|hex_decoder~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N0
cycloneii_lcell_comb \y1|hex_decoder~5 (
// Equation(s):
// \y1|hex_decoder~5_combout  = (\SW~combout [8] & (\SW~combout [11] $ (((!\SW~combout [9] & \SW~combout [10]))))) # (!\SW~combout [8] & ((\SW~combout [11]) # ((\SW~combout [10]) # (!\SW~combout [9]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\y1|hex_decoder~5_combout ),
	.cout());
// synopsys translate_off
defparam \y1|hex_decoder~5 .lut_mask = 16'hB7AB;
defparam \y1|hex_decoder~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N26
cycloneii_lcell_comb \y1|hex_decoder~6 (
// Equation(s):
// \y1|hex_decoder~6_combout  = (\SW~combout [8] & ((\SW~combout [11]) # (\SW~combout [9] $ (\SW~combout [10])))) # (!\SW~combout [8] & ((\SW~combout [9]) # (\SW~combout [11] $ (\SW~combout [10]))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\y1|hex_decoder~6_combout ),
	.cout());
// synopsys translate_off
defparam \y1|hex_decoder~6 .lut_mask = 16'hBDFA;
defparam \y1|hex_decoder~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N8
cycloneii_lcell_comb \y2|hex_decoder~0 (
// Equation(s):
// \y2|hex_decoder~0_combout  = (\SW~combout [13]) # (\SW~combout [12] $ (!\SW~combout [14]))

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\y2|hex_decoder~0_combout ),
	.cout());
// synopsys translate_off
defparam \y2|hex_decoder~0 .lut_mask = 16'hFAAF;
defparam \y2|hex_decoder~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N2
cycloneii_lcell_comb \y2|hex_decoder~1 (
// Equation(s):
// \y2|hex_decoder~1_combout  = (\SW~combout [13] $ (!\SW~combout [12])) # (!\SW~combout [14])

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\y2|hex_decoder~1_combout ),
	.cout());
// synopsys translate_off
defparam \y2|hex_decoder~1 .lut_mask = 16'hA5FF;
defparam \y2|hex_decoder~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N4
cycloneii_lcell_comb \y2|hex_decoder~2 (
// Equation(s):
// \y2|hex_decoder~2_combout  = ((\SW~combout [12]) # (\SW~combout [14])) # (!\SW~combout [13])

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\y2|hex_decoder~2_combout ),
	.cout());
// synopsys translate_off
defparam \y2|hex_decoder~2 .lut_mask = 16'hFFF5;
defparam \y2|hex_decoder~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N30
cycloneii_lcell_comb \y2|hex_decoder~3 (
// Equation(s):
// \y2|hex_decoder~3_combout  = (\SW~combout [13] & ((!\SW~combout [14]) # (!\SW~combout [12]))) # (!\SW~combout [13] & (\SW~combout [12] $ (!\SW~combout [14])))

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\y2|hex_decoder~3_combout ),
	.cout());
// synopsys translate_off
defparam \y2|hex_decoder~3 .lut_mask = 16'h5AAF;
defparam \y2|hex_decoder~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N0
cycloneii_lcell_comb \y2|hex_decoder~4 (
// Equation(s):
// \y2|hex_decoder~4_combout  = (!\SW~combout [12] & ((\SW~combout [13]) # (!\SW~combout [14])))

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\y2|hex_decoder~4_combout ),
	.cout());
// synopsys translate_off
defparam \y2|hex_decoder~4 .lut_mask = 16'h0A0F;
defparam \y2|hex_decoder~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N10
cycloneii_lcell_comb \y2|hex_decoder~5 (
// Equation(s):
// \y2|hex_decoder~5_combout  = (\SW~combout [13] & (!\SW~combout [12] & \SW~combout [14])) # (!\SW~combout [13] & ((\SW~combout [14]) # (!\SW~combout [12])))

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\y2|hex_decoder~5_combout ),
	.cout());
// synopsys translate_off
defparam \y2|hex_decoder~5 .lut_mask = 16'h5F05;
defparam \y2|hex_decoder~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N28
cycloneii_lcell_comb \y2|hex_decoder~6 (
// Equation(s):
// \y2|hex_decoder~6_combout  = (\SW~combout [13] & ((!\SW~combout [14]) # (!\SW~combout [12]))) # (!\SW~combout [13] & ((\SW~combout [14])))

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\y2|hex_decoder~6_combout ),
	.cout());
// synopsys translate_off
defparam \y2|hex_decoder~6 .lut_mask = 16'h5FAA;
defparam \y2|hex_decoder~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \x1|hex_decoder~0 (
// Equation(s):
// \x1|hex_decoder~0_combout  = (\SW~combout [3] & ((\SW~combout [1] $ (!\SW~combout [2])) # (!\SW~combout [0]))) # (!\SW~combout [3] & ((\SW~combout [1]) # (\SW~combout [0] $ (!\SW~combout [2]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\x1|hex_decoder~0_combout ),
	.cout());
// synopsys translate_off
defparam \x1|hex_decoder~0 .lut_mask = 16'hF67D;
defparam \x1|hex_decoder~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N10
cycloneii_lcell_comb \x1|hex_decoder~1 (
// Equation(s):
// \x1|hex_decoder~1_combout  = (\SW~combout [3] & ((\SW~combout [0] & (!\SW~combout [1])) # (!\SW~combout [0] & ((!\SW~combout [2]))))) # (!\SW~combout [3] & ((\SW~combout [0] $ (!\SW~combout [1])) # (!\SW~combout [2])))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\x1|hex_decoder~1_combout ),
	.cout());
// synopsys translate_off
defparam \x1|hex_decoder~1 .lut_mask = 16'h297F;
defparam \x1|hex_decoder~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
cycloneii_lcell_comb \x1|hex_decoder~2 (
// Equation(s):
// \x1|hex_decoder~2_combout  = (\SW~combout [3] & (((\SW~combout [0] & !\SW~combout [1])) # (!\SW~combout [2]))) # (!\SW~combout [3] & ((\SW~combout [0]) # ((\SW~combout [2]) # (!\SW~combout [1]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\x1|hex_decoder~2_combout ),
	.cout());
// synopsys translate_off
defparam \x1|hex_decoder~2 .lut_mask = 16'h3BEF;
defparam \x1|hex_decoder~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N14
cycloneii_lcell_comb \x1|hex_decoder~3 (
// Equation(s):
// \x1|hex_decoder~3_combout  = (\SW~combout [1] & ((\SW~combout [0] & ((!\SW~combout [2]))) # (!\SW~combout [0] & ((\SW~combout [2]) # (!\SW~combout [3]))))) # (!\SW~combout [1] & ((\SW~combout [3]) # (\SW~combout [0] $ (!\SW~combout [2]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\x1|hex_decoder~3_combout ),
	.cout());
// synopsys translate_off
defparam \x1|hex_decoder~3 .lut_mask = 16'h5EBD;
defparam \x1|hex_decoder~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N0
cycloneii_lcell_comb \x1|hex_decoder~4 (
// Equation(s):
// \x1|hex_decoder~4_combout  = (\SW~combout [1] & (((\SW~combout [3])) # (!\SW~combout [0]))) # (!\SW~combout [1] & ((\SW~combout [2] & ((\SW~combout [3]))) # (!\SW~combout [2] & (!\SW~combout [0]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\x1|hex_decoder~4_combout ),
	.cout());
// synopsys translate_off
defparam \x1|hex_decoder~4 .lut_mask = 16'hDCD5;
defparam \x1|hex_decoder~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
cycloneii_lcell_comb \x1|hex_decoder~5 (
// Equation(s):
// \x1|hex_decoder~5_combout  = (\SW~combout [0] & (\SW~combout [3] $ (((!\SW~combout [1] & \SW~combout [2]))))) # (!\SW~combout [0] & ((\SW~combout [3]) # ((\SW~combout [2]) # (!\SW~combout [1]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\x1|hex_decoder~5_combout ),
	.cout());
// synopsys translate_off
defparam \x1|hex_decoder~5 .lut_mask = 16'hD7CD;
defparam \x1|hex_decoder~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
cycloneii_lcell_comb \x1|hex_decoder~6 (
// Equation(s):
// \x1|hex_decoder~6_combout  = (\SW~combout [0] & ((\SW~combout [3]) # (\SW~combout [1] $ (\SW~combout [2])))) # (!\SW~combout [0] & ((\SW~combout [1]) # (\SW~combout [3] $ (\SW~combout [2]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\x1|hex_decoder~6_combout ),
	.cout());
// synopsys translate_off
defparam \x1|hex_decoder~6 .lut_mask = 16'hDBFC;
defparam \x1|hex_decoder~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \x2|hex_decoder~0 (
// Equation(s):
// \x2|hex_decoder~0_combout  = (\SW~combout [7] & ((\SW~combout [5] $ (!\SW~combout [6])) # (!\SW~combout [4]))) # (!\SW~combout [7] & ((\SW~combout [5]) # (\SW~combout [4] $ (!\SW~combout [6]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\x2|hex_decoder~0_combout ),
	.cout());
// synopsys translate_off
defparam \x2|hex_decoder~0 .lut_mask = 16'hBE7B;
defparam \x2|hex_decoder~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \x2|hex_decoder~1 (
// Equation(s):
// \x2|hex_decoder~1_combout  = (\SW~combout [5] & ((\SW~combout [4] & (!\SW~combout [7])) # (!\SW~combout [4] & ((!\SW~combout [6]))))) # (!\SW~combout [5] & ((\SW~combout [4] $ (!\SW~combout [7])) # (!\SW~combout [6])))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\x2|hex_decoder~1_combout ),
	.cout());
// synopsys translate_off
defparam \x2|hex_decoder~1 .lut_mask = 16'h497F;
defparam \x2|hex_decoder~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \x2|hex_decoder~2 (
// Equation(s):
// \x2|hex_decoder~2_combout  = (\SW~combout [7] & (((!\SW~combout [5] & \SW~combout [4])) # (!\SW~combout [6]))) # (!\SW~combout [7] & (((\SW~combout [4]) # (\SW~combout [6])) # (!\SW~combout [5])))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\x2|hex_decoder~2_combout ),
	.cout());
// synopsys translate_off
defparam \x2|hex_decoder~2 .lut_mask = 16'h4FFD;
defparam \x2|hex_decoder~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \x2|hex_decoder~3 (
// Equation(s):
// \x2|hex_decoder~3_combout  = (\SW~combout [5] & ((\SW~combout [4] & ((!\SW~combout [6]))) # (!\SW~combout [4] & ((\SW~combout [6]) # (!\SW~combout [7]))))) # (!\SW~combout [5] & ((\SW~combout [7]) # (\SW~combout [4] $ (!\SW~combout [6]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\x2|hex_decoder~3_combout ),
	.cout());
// synopsys translate_off
defparam \x2|hex_decoder~3 .lut_mask = 16'h76DB;
defparam \x2|hex_decoder~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \x2|hex_decoder~4 (
// Equation(s):
// \x2|hex_decoder~4_combout  = (\SW~combout [5] & (((\SW~combout [7])) # (!\SW~combout [4]))) # (!\SW~combout [5] & ((\SW~combout [6] & ((\SW~combout [7]))) # (!\SW~combout [6] & (!\SW~combout [4]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\x2|hex_decoder~4_combout ),
	.cout());
// synopsys translate_off
defparam \x2|hex_decoder~4 .lut_mask = 16'hF2B3;
defparam \x2|hex_decoder~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \x2|hex_decoder~5 (
// Equation(s):
// \x2|hex_decoder~5_combout  = (\SW~combout [5] & ((\SW~combout [7]) # ((!\SW~combout [4] & \SW~combout [6])))) # (!\SW~combout [5] & ((\SW~combout [7] $ (\SW~combout [6])) # (!\SW~combout [4])))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\x2|hex_decoder~5_combout ),
	.cout());
// synopsys translate_off
defparam \x2|hex_decoder~5 .lut_mask = 16'hB7F1;
defparam \x2|hex_decoder~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \x2|hex_decoder~6 (
// Equation(s):
// \x2|hex_decoder~6_combout  = (\SW~combout [4] & ((\SW~combout [7]) # (\SW~combout [5] $ (\SW~combout [6])))) # (!\SW~combout [4] & ((\SW~combout [5]) # (\SW~combout [7] $ (\SW~combout [6]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\x2|hex_decoder~6_combout ),
	.cout());
// synopsys translate_off
defparam \x2|hex_decoder~6 .lut_mask = 16'hE7FA;
defparam \x2|hex_decoder~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLK~I (
	.datain(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(\VGA|controller|VGA_HS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(\VGA|controller|VGA_VS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK~I (
	.datain(\VGA|controller|VGA_BLANK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(\VGA|SCS|outs[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(\VGA|SCS|outs[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(\VGA|SCS|outs[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(\VGA|SCS|outs[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[4]~I (
	.datain(\VGA|SCS|outs[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[5]~I (
	.datain(\VGA|SCS|outs[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[6]~I (
	.datain(\VGA|SCS|outs[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[7]~I (
	.datain(\VGA|SCS|outs[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[8]~I (
	.datain(\VGA|SCS|outs[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[9]~I (
	.datain(\VGA|SCS|outs[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(\VGA|SCS|outs[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(\VGA|SCS|outs[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(\VGA|SCS|outs[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(\VGA|SCS|outs[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[4]~I (
	.datain(\VGA|SCS|outs[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[5]~I (
	.datain(\VGA|SCS|outs[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[6]~I (
	.datain(\VGA|SCS|outs[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[7]~I (
	.datain(\VGA|SCS|outs[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[8]~I (
	.datain(\VGA|SCS|outs[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[9]~I (
	.datain(\VGA|SCS|outs[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(\VGA|SCS|outs[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(\VGA|SCS|outs[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(\VGA|SCS|outs[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(\VGA|SCS|outs[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[4]~I (
	.datain(\VGA|SCS|outs[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[5]~I (
	.datain(\VGA|SCS|outs[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[6]~I (
	.datain(\VGA|SCS|outs[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[7]~I (
	.datain(\VGA|SCS|outs[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[8]~I (
	.datain(\VGA|SCS|outs[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[9]~I (
	.datain(\VGA|SCS|outs[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(!\y1|hex_decoder~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(!\y1|hex_decoder~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(!\y1|hex_decoder~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(!\y1|hex_decoder~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(!\y1|hex_decoder~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(!\y1|hex_decoder~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\y1|hex_decoder~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(!\y2|hex_decoder~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(!\y2|hex_decoder~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(!\y2|hex_decoder~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(!\y2|hex_decoder~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(!\y2|hex_decoder~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(!\y2|hex_decoder~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(!\y2|hex_decoder~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(!\x1|hex_decoder~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(!\x1|hex_decoder~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(!\x1|hex_decoder~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(!\x1|hex_decoder~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(!\x1|hex_decoder~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(!\x1|hex_decoder~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(!\x1|hex_decoder~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(!\x2|hex_decoder~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(!\x2|hex_decoder~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(!\x2|hex_decoder~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(!\x2|hex_decoder~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(!\x2|hex_decoder~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(!\x2|hex_decoder~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(!\x2|hex_decoder~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
