#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May  5 18:06:43 2024
# Process ID: 48600
# Current directory: D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.runs/design_1_conv_axi_0_0_synth_1
# Command line: vivado.exe -log design_1_conv_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv_axi_0_0.tcl
# Log file: D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.runs/design_1_conv_axi_0_0_synth_1/design_1_conv_axi_0_0.vds
# Journal file: D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.runs/design_1_conv_axi_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_conv_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/BaiduSyncdisk/course/Software_Hardware_Co-Design/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/BaiduSyncdisk/course/Software_Hardware_Co-Design/ip/conv'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.cache/ip 
Command: synth_design -top design_1_conv_axi_0_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1169.820 ; gain = 58.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv_axi_0_0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ip/design_1_conv_axi_0_0/synth/design_1_conv_axi_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'conv_axi_v1_0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/hdl/conv_axi_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_axi_v1_0_S00_AXI' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/hdl/conv_axi_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/hdl/conv_axi_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/hdl/conv_axi_v1_0_S00_AXI.v:373]
INFO: [Synth 8-6157] synthesizing module 'top_conv_acc' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/top_conv_acc.sv:11]
INFO: [Synth 8-6157] synthesizing module 'top_im2col' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/top_im2col.sv:11]
INFO: [Synth 8-6157] synthesizing module 'img_buffer' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/img_buffer.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'img_buffer' (1#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/img_buffer.sv:11]
INFO: [Synth 8-6157] synthesizing module 'im2col' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/im2col.sv:11]
INFO: [Synth 8-6157] synthesizing module 'lib_reg' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'lib_reg' (2#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
INFO: [Synth 8-6157] synthesizing module 'lib_reg__parameterized0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_reg__parameterized0' (2#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'im2col' (3#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/im2col.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'top_im2col' (4#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/top_im2col.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_weight_buffer' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/weight_buffer.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_weight_buffer' (5#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/weight_buffer.sv:11]
INFO: [Synth 8-6157] synthesizing module 'fc_weight_buffer' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/weight_buffer.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'fc_weight_buffer' (6#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/weight_buffer.sv:34]
INFO: [Synth 8-6157] synthesizing module 'top_conv_fc' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/top_conv_fc.sv:11]
INFO: [Synth 8-6157] synthesizing module 'matu' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:11]
	Parameter INA_ROWS bound to: 26 - type: integer 
	Parameter INA_COLS bound to: 9 - type: integer 
	Parameter INB_ROWS bound to: 1 - type: integer 
	Parameter INB_COLS bound to: 9 - type: integer 
	Parameter SA_ROWS bound to: 26 - type: integer 
	Parameter SA_COLS bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter QT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'controller' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:11]
	Parameter INA_ROWS bound to: 26 - type: integer 
	Parameter INA_COLS bound to: 9 - type: integer 
	Parameter SA_ROWS bound to: 26 - type: integer 
	Parameter SA_COLS bound to: 1 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_COMPUTE bound to: 2'b01 
	Parameter S_STALL bound to: 2'b10 
	Parameter S_OUTPUT bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:119]
	Parameter MAX_COUNT bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (7#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:119]
INFO: [Synth 8-6157] synthesizing module 'tick_generator__parameterized0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:119]
	Parameter MAX_COUNT bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_generator__parameterized0' (7#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'controller' (8#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:11]
INFO: [Synth 8-6157] synthesizing module 'input_buffer' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:11]
	Parameter QUEUE_NUM bound to: 26 - type: integer 
	Parameter QUEUE_LEN bound to: 9 - type: integer 
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter S_PREPARE bound to: 1'b0 
	Parameter S_DATA_OUT bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'MultiWritePortFIFO' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_fifo.sv:89]
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lib_reg__parameterized1' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_reg__parameterized1' (8#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'MultiWritePortFIFO' (9#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_fifo.sv:89]
INFO: [Synth 8-226] default block is never used [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'input_buffer' (10#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:11]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
WARNING: [Synth 8-6104] Input port 'i_a' has an internal driver [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:84]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'input_buffer__parameterized0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:11]
	Parameter QUEUE_NUM bound to: 1 - type: integer 
	Parameter QUEUE_LEN bound to: 9 - type: integer 
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter S_PREPARE bound to: 1'b0 
	Parameter S_DATA_OUT bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'input_buffer__parameterized0' (10#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:11]
INFO: [Synth 8-6157] synthesizing module 'sa' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/sa.sv:11]
	Parameter SA_ROWS bound to: 26 - type: integer 
	Parameter SA_COLS bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter QT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/pe.sv:11]
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter QT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lib_reg__parameterized2' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter RESET_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_reg__parameterized2' (10#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mac' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/pe.sv:79]
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter QT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac' (11#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/pe.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'pe' (12#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/pe.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'sa' (13#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/sa.sv:11]
INFO: [Synth 8-6157] synthesizing module 'output_buffer' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/output_buffer.sv:11]
	Parameter QUEUE_NUM bound to: 1 - type: integer 
	Parameter QUEUE_LEN bound to: 26 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MultiReadPortFIFO' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_fifo.sv:165]
	Parameter DEPTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lib_reg__parameterized3' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RESET_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_reg__parameterized3' (13#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'MultiReadPortFIFO' (14#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_fifo.sv:165]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer' (15#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/output_buffer.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'matu' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:11]
INFO: [Synth 8-6157] synthesizing module 'matu__parameterized0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:11]
	Parameter INA_ROWS bound to: 1 - type: integer 
	Parameter INA_COLS bound to: 26 - type: integer 
	Parameter INB_ROWS bound to: 10 - type: integer 
	Parameter INB_COLS bound to: 26 - type: integer 
	Parameter SA_ROWS bound to: 1 - type: integer 
	Parameter SA_COLS bound to: 10 - type: integer 
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter QT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'controller__parameterized0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:11]
	Parameter INA_ROWS bound to: 1 - type: integer 
	Parameter INA_COLS bound to: 26 - type: integer 
	Parameter SA_ROWS bound to: 1 - type: integer 
	Parameter SA_COLS bound to: 10 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_COMPUTE bound to: 2'b01 
	Parameter S_STALL bound to: 2'b10 
	Parameter S_OUTPUT bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'tick_generator__parameterized1' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:119]
	Parameter MAX_COUNT bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_generator__parameterized1' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:119]
INFO: [Synth 8-6157] synthesizing module 'tick_generator__parameterized2' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:119]
	Parameter MAX_COUNT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_generator__parameterized2' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'controller__parameterized0' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/controller.sv:11]
INFO: [Synth 8-6157] synthesizing module 'input_buffer__parameterized1' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:11]
	Parameter QUEUE_NUM bound to: 1 - type: integer 
	Parameter QUEUE_LEN bound to: 26 - type: integer 
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter S_PREPARE bound to: 1'b0 
	Parameter S_DATA_OUT bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'MultiWritePortFIFO__parameterized0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_fifo.sv:89]
	Parameter DEPTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MultiWritePortFIFO__parameterized0' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_fifo.sv:89]
INFO: [Synth 8-226] default block is never used [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'input_buffer__parameterized1' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:11]
INFO: [Synth 8-6157] synthesizing module 'input_buffer__parameterized2' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:11]
	Parameter QUEUE_NUM bound to: 10 - type: integer 
	Parameter QUEUE_LEN bound to: 26 - type: integer 
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter S_PREPARE bound to: 1'b0 
	Parameter S_DATA_OUT bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'input_buffer__parameterized2' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/input_buffer.sv:11]
INFO: [Synth 8-6157] synthesizing module 'sa__parameterized0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/sa.sv:11]
	Parameter SA_ROWS bound to: 1 - type: integer 
	Parameter SA_COLS bound to: 10 - type: integer 
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter QT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe__parameterized0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/pe.sv:11]
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter QT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lib_reg__parameterized4' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter RESET_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_reg__parameterized4' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_reg.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/pe.sv:79]
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter QT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized0' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/pe.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'pe__parameterized0' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/pe.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'sa__parameterized0' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/sa.sv:11]
INFO: [Synth 8-6157] synthesizing module 'output_buffer__parameterized0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/output_buffer.sv:11]
	Parameter QUEUE_NUM bound to: 10 - type: integer 
	Parameter QUEUE_LEN bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MultiReadPortFIFO__parameterized0' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_fifo.sv:165]
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MultiReadPortFIFO__parameterized0' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/lib_fifo.sv:165]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer__parameterized0' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/output_buffer.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'matu__parameterized0' (16#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/matu.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'top_conv_fc' (17#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/top_conv_fc.sv:11]
INFO: [Synth 8-6157] synthesizing module 'acc_reg' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/acc_reg.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'acc_reg' (18#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/acc_reg.sv:11]
INFO: [Synth 8-6157] synthesizing module 'reorder' [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/reorder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reorder' (19#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/reorder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_conv_acc' (20#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/src/top_conv_acc.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_axi_v1_0_S00_AXI' (21#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/hdl/conv_axi_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'conv_axi_v1_0' (22#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ipshared/68d0/hdl/conv_axi_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv_axi_0_0' (23#1) [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.gen/sources_1/bd/design_1/ip/design_1_conv_axi_0_0/synth/design_1_conv_axi_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1940.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1940.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1940.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
               S_COMPUTE |                               01 |                               01
                 S_STALL |                               10 |                               10
                S_OUTPUT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
               S_COMPUTE |                               01 |                               01
                 S_STALL |                               10 |                               10
                S_OUTPUT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controller__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[0].genblk1[0].genblk1[1].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[0].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[0].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[0].genblk1[1].genblk1[1].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[0].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[0].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[0].genblk1[2].genblk1[1].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[0].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[0].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[1].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[2].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[3].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[4].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[5].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[6].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[7].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[8].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[9].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[10].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[11].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[12].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[13].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[16].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[16].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[14].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[16].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[16].genblk1[0].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[17].genblk1[0].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[16].genblk1[1].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[1].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[17].genblk1[1].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[16].genblk1[2].genblk1[1].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[15].genblk1[2].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[17].genblk1[2].genblk1[0].u_row'
INFO: [Synth 8-223] decloning instance 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[16].genblk1[0].genblk1[2].u_row' (lib_reg) to 'inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/genblk1[17].genblk1[0].genblk1[1].u_row'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 72    
	   3 Input   32 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 65    
	   2 Input    4 Bit       Adders := 91    
	   2 Input    2 Bit       Adders := 32    
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 383   
	               16 Bit    Registers := 26    
	                8 Bit    Registers := 354   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 53    
	                4 Bit    Registers := 66    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 24    
+---Multipliers : 
	              32x32  Multipliers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 123   
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 29    
	  28 Input    8 Bit        Muxes := 44    
	   8 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 72    
	   3 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 68    
	   3 Input    4 Bit        Muxes := 6     
	  28 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 27    
	   2 Input    1 Bit        Muxes := 123   
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0, operation Mode is: A*B.
DSP Report: operator genblk3[0].genblk1[0].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[0].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk3[0].genblk1[0].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[0].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0, operation Mode is: A*B.
DSP Report: operator genblk3[0].genblk1[0].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[0].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk3[0].genblk1[0].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[0].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[0].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0, operation Mode is: A*B2.
DSP Report: register genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0, operation Mode is: A2*B.
DSP Report: register genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[1].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[1].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0, operation Mode is: A*B''.
DSP Report: register genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0, operation Mode is: A''*B.
DSP Report: register genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[2].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[2].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0, operation Mode is: A*B''.
DSP Report: register genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0, operation Mode is: A''*B.
DSP Report: register genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[3].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[3].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0, operation Mode is: A*B''.
DSP Report: register genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0, operation Mode is: A''*B.
DSP Report: register genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[4].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[4].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0, operation Mode is: A*B''.
DSP Report: register genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0, operation Mode is: A''*B.
DSP Report: register genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[5].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[5].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0, operation Mode is: A*B''.
DSP Report: register genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0, operation Mode is: A''*B.
DSP Report: register genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[6].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[6].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0, operation Mode is: A*B''.
DSP Report: register genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0, operation Mode is: A''*B.
DSP Report: register genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[7].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[7].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0, operation Mode is: A*B''.
DSP Report: register genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0, operation Mode is: A''*B.
DSP Report: register genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[8].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[8].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0, operation Mode is: A*B''.
DSP Report: register genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0, operation Mode is: A''*B.
DSP Report: register genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: Generating DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: register genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
DSP Report: operator genblk3[0].genblk1[9].u_pe/u_mac/o_c0 is absorbed into DSP genblk3[0].genblk1[9].u_pe/u_mac/o_c0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:02:38 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sa          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A2*B  | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|sa          | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:02:50 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:02:50 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:02:54 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:02:58 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:02:58 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:03:00 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:03:00 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:03:00 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:03:00 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_conv_axi_0_0 | inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_sa/genblk3[3].genblk1[0].u_pe/u_pe/dout_reg[6] | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
+----------------------+----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   621|
|2     |DSP48E1 |    24|
|7     |LUT1    |    46|
|8     |LUT2    |  1892|
|9     |LUT3    |  1152|
|10    |LUT4    |  1429|
|11    |LUT5    |  1465|
|12    |LUT6    |  2863|
|13    |MUXF7   |   177|
|14    |SRL16E  |     7|
|15    |FDRE    |  6099|
|16    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:03:01 . Memory (MB): peak = 1940.137 ; gain = 829.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:02:57 . Memory (MB): peak = 1940.137 ; gain = 829.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:03:01 . Memory (MB): peak = 1940.137 ; gain = 829.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1940.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 822 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1940.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:03:10 . Memory (MB): peak = 1940.137 ; gain = 829.105
INFO: [Common 17-1381] The checkpoint 'D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.runs/design_1_conv_axi_0_0_synth_1/design_1_conv_axi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_conv_axi_0_0, cache-ID = 57af7b0e734211e5
INFO: [Coretcl 2-1174] Renamed 509 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/project/240507_e203_soc/e203_soc.runs/design_1_conv_axi_0_0_synth_1/design_1_conv_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_conv_axi_0_0_utilization_synth.rpt -pb design_1_conv_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  5 18:10:09 2024...
