INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 22 11:15:27 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : golden_ratio
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.556ns  (required time - arrival time)
  Source:                 buffer14/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.852ns (14.592%)  route 4.987ns (85.408%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3184, unset)         0.537     0.537    buffer14/clk
                         FDRE                                         r  buffer14/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  buffer14/outs_reg[5]/Q
                         net (fo=4, unplaced)         0.551     1.263    cmpi0/Q[5]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.386 r  cmpi0/out0_valid_INST_0_i_4/O
                         net (fo=1, unplaced)         0.497     1.883    cmpi0/out0_valid_INST_0_i_4_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.136 f  cmpi0/out0_valid_INST_0_i_1/CO[3]
                         net (fo=21, unplaced)        0.689     2.825    control_merge0/one_slot_break_r/control/result[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     2.868 f  control_merge0/one_slot_break_r/control/x0_ready_INST_0_i_3/O
                         net (fo=7, unplaced)         0.305     3.173    control_merge0/fork_valid/generateBlocks[1].regblock/control_merge0_index
                         LUT5 (Prop_lut5_I4_O)        0.043     3.216 r  control_merge0/fork_valid/generateBlocks[1].regblock/x1_ready_INST_0_i_1/O
                         net (fo=38, unplaced)        0.817     4.033    divf0/ip/p_1_in
                         LUT6 (Prop_lut6_I0_O)        0.043     4.076 r  divf0/ip/dataReg[27]_i_1/O
                         net (fo=2, unplaced)         0.281     4.357    buffer1/control/D[27]
                         LUT6 (Prop_lut6_I3_O)        0.043     4.400 r  buffer1/control/dataReg[27]_i_1__2/O
                         net (fo=2, unplaced)         0.281     4.681    buffer6/control/outs_reg[31][27]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.724 r  buffer6/control/outs[27]_i_1__0/O
                         net (fo=4, unplaced)         0.766     5.490    buffer6/control/D[27]
                         LUT5 (Prop_lut5_I0_O)        0.043     5.533 f  buffer6/control/Mint_i_42/O
                         net (fo=24, unplaced)        0.334     5.867    buffer6/control/mulf0/ieee2nfloat_rhs/eqOp1_in
                         LUT6 (Prop_lut6_I5_O)        0.043     5.910 r  buffer6/control/Mint_i_40/O
                         net (fo=2, unplaced)         0.466     6.376    mulf0/ip/SignificandMultiplication/tile_0_mult/A[0]
                         DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=3184, unset)         0.510     5.510    mulf0/ip/SignificandMultiplication/tile_0_mult/clk
                         DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -2.655     2.820    mulf0/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          2.820    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                 -3.556    




