// Seed: 3034956550
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6[-1] = -1;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply1 id_1
);
  logic [7:0]
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18;
  logic [7:0] id_19;
  assign id_19[1] = -1;
  wire id_20;
  ;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_6
  );
  assign id_4[-1] = id_17;
endmodule
