
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl

WARNING: /apps/xilinx24/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb  4 14:26:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 40323
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1654.203 ; gain = 75.828 ; free physical = 78116 ; free virtual = 156745
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx24/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xczu48dr-ffvg1517-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5842
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2948.734 ; gain = 326.844 ; free physical = 76663 ; free virtual = 155292
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fir' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_fir_Pipeline_1' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_fir_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_flow_control_loop_pipe_sequential_init' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_flow_control_loop_pipe_sequential_init' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_fir_Pipeline_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_fir_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_fir_Pipeline_read_a' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_fir_Pipeline_read_a.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_fir_Pipeline_read_a' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_fir_Pipeline_read_a.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_fir_Pipeline_sample_loop' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_fir_Pipeline_sample_loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_32s_32s_32_1_1' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_32s_32s_32_1_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_fir_Pipeline_sample_loop' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_fir_Pipeline_sample_loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_control_s_axi' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_control_s_axi.v:200]
INFO: [Synth 8-6155] done synthesizing module 'fir_control_s_axi' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_regslice_both' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_regslice_both' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c059/hdl/verilog/fir_control_s_axi.v:258]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port AWADDR[1] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module fir_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3028.719 ; gain = 406.828 ; free physical = 76577 ; free virtual = 155208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3046.516 ; gain = 424.625 ; free physical = 76566 ; free virtual = 155196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3046.516 ; gain = 424.625 ; free physical = 76566 ; free virtual = 155196
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.516 ; gain = 0.000 ; free physical = 76566 ; free virtual = 155196
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3196.234 ; gain = 0.000 ; free physical = 76525 ; free virtual = 155158
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3196.234 ; gain = 0.000 ; free physical = 76525 ; free virtual = 155158
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3196.242 ; gain = 0.008 ; free physical = 76524 ; free virtual = 155158
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3196.242 ; gain = 574.352 ; free physical = 76528 ; free virtual = 155159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3204.246 ; gain = 582.355 ; free physical = 76528 ; free virtual = 155159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3204.246 ; gain = 582.355 ; free physical = 76528 ; free virtual = 155159
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3204.254 ; gain = 582.363 ; free physical = 76524 ; free virtual = 155156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  10 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 37    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---Multipliers : 
	              32x32  Multipliers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product, operation Mode is: A''*B2.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_4_fu_98_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_9_fu_110_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_4_fu_98_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_9_fu_110_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product, operation Mode is: A''*B2.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_2_fu_90_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_5_fu_94_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_2_fu_90_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_5_fu_94_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product, operation Mode is: A''*B2.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_3_fu_94_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_7_fu_102_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_3_fu_94_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_7_fu_102_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_4_reg_626_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product, operation Mode is: A''*B2.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_8_fu_114_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_8_fu_106_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_8_fu_114_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_8_fu_106_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_5_reg_631_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product, operation Mode is: A''*B2.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_1_fu_86_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_3_fu_86_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_1_fu_86_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_3_fu_86_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_9_reg_651_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product, operation Mode is: A''*B2.
DSP Report: register regslice_both_in_r_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_fu_74_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: register regslice_both_in_r_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_fu_74_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_2_reg_616_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product, operation Mode is: A''*B2.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_5_fu_102_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_2_fu_82_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_5_fu_102_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_2_fu_82_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_6_reg_636_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product, operation Mode is: A''*B2.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_6_fu_106_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_4_fu_90_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_6_fu_106_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_4_fu_90_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_reg_606_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product, operation Mode is: A''*B2.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_7_fu_110_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_6_fu_98_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_7_fu_110_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_6_fu_98_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_1_reg_611_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product, operation Mode is: A''*B2.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_1_fu_78_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product, operation Mode is: A2*B''.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product.
DSP Report: Generating DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register regslice_both_a_U/data_p1_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
DSP Report: register grp_fir_Pipeline_read_a_fu_129/a_local_1_fu_78_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
DSP Report: register grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
DSP Report: operator grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product is absorbed into DSP grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg.
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[0] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[9] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[8] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[6] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[5] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[37]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[36]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[35]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[34]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[33]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[32]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[31]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[30]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[29]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[28]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[27]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[26]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[25]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[24]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[23]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[22]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[21]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[20]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[19]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[18]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[17]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[16]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[15]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[47]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[46]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[45]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[44]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[43]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[42]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[41]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[40]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[39]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[38]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[37]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[36]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[35]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[34]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[33]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[32]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[31]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[30]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[29]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[28]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[27]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[26]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[25]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[24]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[23]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[22]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[21]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[20]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[19]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[18]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_3_reg_621_reg[17]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[37]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[36]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[35]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[34]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[33]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[32]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[31]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[30]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[29]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[28]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[27]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[26]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[25]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[24]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[23]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[22]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[21]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[20]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[19]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[18]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[17]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[16]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[15]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_8_reg_646_reg[47]__0) is unused and will be removed from module fir.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3204.254 ; gain = 582.363 ; free physical = 76525 ; free virtual = 155157
---------------------------------------------------------------------------------
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product_8 : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product_8 : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product_6 : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product_6 : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product_c : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product_c : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product_16 : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product_16 : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product_12 : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product_12 : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product_10 : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product_10 : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_a : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_a : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_0 : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_0 : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_14 : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_14 : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product_e : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product_e : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product_9 : 0 0 : 2685 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product_9 : 0 1 : 2578 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product_7 : 0 0 : 2685 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product_7 : 0 1 : 2578 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product_d : 0 0 : 2685 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product_d : 0 1 : 2578 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product_17 : 0 0 : 2685 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product_17 : 0 1 : 2578 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product_13 : 0 0 : 2685 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product_13 : 0 1 : 2578 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product_11 : 0 0 : 2685 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product_11 : 0 1 : 2578 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_b : 0 0 : 2685 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_b : 0 1 : 2578 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_3 : 0 0 : 2685 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_3 : 0 1 : 2578 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_15 : 0 0 : 2685 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_15 : 0 1 : 2578 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product_f : 0 0 : 2685 5263 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product_f : 0 1 : 2578 5263 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3660.906 ; gain = 1039.016 ; free physical = 76066 ; free virtual = 154700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3757.531 ; gain = 1135.641 ; free physical = 75973 ; free virtual = 154605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3757.531 ; gain = 1135.641 ; free physical = 75975 ; free virtual = 154606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3858.344 ; gain = 1236.453 ; free physical = 75899 ; free virtual = 154531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3858.344 ; gain = 1236.453 ; free physical = 75899 ; free virtual = 154531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3858.344 ; gain = 1236.453 ; free physical = 75896 ; free virtual = 154527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3858.344 ; gain = 1236.453 ; free physical = 75895 ; free virtual = 154527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3858.344 ; gain = 1236.453 ; free physical = 75877 ; free virtual = 154509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3858.344 ; gain = 1236.453 ; free physical = 75859 ; free virtual = 154491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN>>17+A'*B'')' | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fir         | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fir         | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    36|
|2     |DSP_ALU         |    30|
|3     |DSP_A_B_DATA    |    30|
|5     |DSP_C_DATA      |    30|
|6     |DSP_MULTIPLIER  |    30|
|7     |DSP_M_DATA      |    30|
|8     |DSP_OUTPUT      |    30|
|10    |DSP_PREADD      |    30|
|11    |DSP_PREADD_DATA |    30|
|12    |LUT1            |     1|
|13    |LUT2            |   451|
|14    |LUT3            |   198|
|15    |LUT4            |   152|
|16    |LUT5            |    51|
|17    |LUT6            |   158|
|18    |FDRE            |   697|
|19    |FDSE            |     7|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3858.344 ; gain = 1236.453 ; free physical = 75850 ; free virtual = 154481
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 676 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3858.344 ; gain = 1086.727 ; free physical = 75826 ; free virtual = 154457
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3858.344 ; gain = 1236.453 ; free physical = 75826 ; free virtual = 154457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3858.344 ; gain = 0.000 ; free physical = 75990 ; free virtual = 154621
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3867.992 ; gain = 0.000 ; free physical = 75989 ; free virtual = 154621
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 30 instances

Synth Design complete | Checksum: dc5005ba
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3867.992 ; gain = 2165.188 ; free physical = 75991 ; free virtual = 154622
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2762.495; main = 2762.495; forked = 225.461
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4800.641; main = 3867.996; forked = 1234.418
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3892.004 ; gain = 0.000 ; free physical = 75990 ; free virtual = 154621
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 5f226e7bb2cc4179
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3892.020 ; gain = 0.000 ; free physical = 76042 ; free virtual = 154677
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 14:27:22 2025...
