// Seed: 3750255258
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4
);
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output supply1 id_2,
    output tri1 id_3,
    output tri id_4,
    output wire id_5,
    input supply1 id_6,
    input wand id_7,
    input uwire id_8,
    input wor id_9,
    input tri1 id_10,
    output tri id_11,
    input uwire id_12,
    input supply0 id_13,
    input wire id_14,
    output wor id_15,
    input supply1 id_16,
    output supply0 id_17,
    input supply1 id_18,
    input supply1 id_19,
    output wire id_20,
    input wand id_21,
    input tri id_22,
    input supply1 id_23,
    input wor id_24
);
  id_26(
      id_21
  );
  assign id_11 = 1;
  module_0(
      id_22, id_10, id_8, id_9, id_8
  );
  wire id_27;
endmodule
