# Performance Monitoring Events for the Fourth Generation Intel Core Processors Based on the Haswell Microarchitecture - V28
# 8/7/2018 1:02:46 AM
# Copyright (c) 2007 - 2017 Intel Corporation. All rights reserved.
MATRIX_REQUEST	MATRIX_RESPONSE	MATRIX_VALUE	MATRIX_REGISTER	DESCRIPTION
DEMAND_DATA_RD	Null	0x0001	0,1	Counts demand data reads
DEMAND_RFO	Null	0x0002	0,1	Counts all demand data writes (RFOs)
DEMAND_CODE_RD	Null	0x0004	0,1	Counts all demand code reads
PF_L2_DATA_RD	Null	0x0010	0,1	Counts prefetch (that bring data to L2) data reads
PF_L2_RFO	Null	0x0020	0,1	Counts all prefetch (that bring data to L2) RFOs
PF_L2_CODE_RD	Null	0x0040	0,1	Counts all prefetch (that bring data to LLC only) code reads
PF_L3_DATA_RD	Null	0x0080	0,1	Counts all prefetch (that bring data to LLC only) data reads
PF_L3_RFO	Null	0x0100	0,1	Counts all prefetch (that bring data to LLC only) RFOs
PF_L3_CODE_RD	Null	0x0200	0,1	Counts prefetch (that bring data to LLC only) code reads
OTHER	Null	0x8000	0,1	Counts any other requests
ALL_PF_DATA_RD	Null	0x0090	0,1	Counts all prefetch data reads
ALL_PF_RFO	Null	0x0120	0,1	Counts prefetch RFOs
ALL_PF_CODE_RD	Null	0x0240	0,1	Counts all prefetch code reads
ALL_DATA_RD	Null	0x0091	0,1	Counts all demand & prefetch data reads
ALL_RFO	Null	0x0122	0,1	Counts all demand & prefetch RFOs
ALL_CODE_RD	Null	0x0244	0,1	Counts all demand & prefetch code reads
ALL_READS	Null	0x07f7	0,1	Counts all data/code/rfo reads (demand & prefetch)
ALL_REQUESTS	Null	0x8fff	0,1	Counts all requests
Null	L3_HIT.ANY_RESPONSE	0x3f803c	0,1	hit in the L3
Null	L3_HIT.NO_SNOOP_NEEDED	0x01003c	0,1	hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores
Null	L3_HIT.SNOOP_MISS	0x02003c	0,1	hit in the L3 and the snoops sent to sibling cores return clean response
Null	L3_HIT.HIT_OTHER_CORE_NO_FWD	0x04003c	0,1	hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded
Null	L3_HIT.HITM_OTHER_CORE	0x10003c	0,1	hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded
Null	L3_MISS.ANY_RESPONSE	0x3fffc0	0,1	miss in the L3
Null	L3_MISS.LOCAL_DRAM	0x010040	0,1	miss the L3 and the data is returned from local dram
