

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Mon May  9 13:05:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_91_2  |        ?|        ?|         5|          -|          -|     ?|        no|
        |- VITIS_LOOP_16_1   |        ?|        ?|         2|          -|          -|     ?|        no|
        |- VITIS_LOOP_30_1   |        ?|        ?|        31|          -|          -|     ?|        no|
        |- VITIS_LOOP_45_1   |        ?|        ?|         3|          -|          -|     ?|        no|
        |- VITIS_LOOP_52_2   |        ?|        ?|   10 ~ 40|          -|          -|     ?|        no|
        |- VITIS_LOOP_77_3   |        ?|        ?|        61|          -|          -|     ?|        no|
        |- VITIS_LOOP_112_1  |        ?|        ?|         2|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 149
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 115 146 148 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 54 14 
12 --> 13 
13 --> 11 
14 --> 15 54 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 52 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 14 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 54 
115 --> 116 54 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 115 
146 --> 147 54 
147 --> 146 
148 --> 149 54 
149 --> 148 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%outNeurons = alloca i32 1"   --->   Operation 150 'alloca' 'outNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 151 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 158 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias, i64 666, i64 207, i64 1"   --->   Operation 162 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 166 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfInNeurons"   --->   Operation 168 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfOutputNeurons"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %activation"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.00ns)   --->   "%activation_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %activation"   --->   Operation 178 'read' 'activation_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 179 [1/1] (1.00ns)   --->   "%numOfOutputNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfOutputNeurons"   --->   Operation 179 'read' 'numOfOutputNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 180 [1/1] (1.00ns)   --->   "%numOfInNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfInNeurons"   --->   Operation 180 'read' 'numOfInNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%resArray_V = alloca i64 1" [HLS_Project/neural_layer.cpp:42]   --->   Operation 181 'alloca' 'resArray_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%empty = trunc i16 %numOfInNeurons_read"   --->   Operation 182 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (2.42ns)   --->   "%icmp_ln87 = icmp_eq  i16 %numOfOutputNeurons_read, i16 0" [HLS_Project/neural_layer.cpp:87]   --->   Operation 183 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (1.58ns)   --->   "%store_ln87 = store i16 0, i16 %outNeurons" [HLS_Project/neural_layer.cpp:87]   --->   Operation 184 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_Project/neural_layer.cpp:87]   --->   Operation 185 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.68>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%outNeurons_1 = load i16 %outNeurons"   --->   Operation 186 'load' 'outNeurons_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%empty_35 = trunc i16 %outNeurons_1"   --->   Operation 187 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (2.42ns)   --->   "%icmp_ln87_1 = icmp_eq  i16 %outNeurons_1, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:87]   --->   Operation 188 'icmp' 'icmp_ln87_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (2.07ns)   --->   "%outNeurons_2 = add i16 %outNeurons_1, i16 1" [HLS_Project/neural_layer.cpp:87]   --->   Operation 189 'add' 'outNeurons_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87_1, void %.split19, void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_tt.exit.loopexit" [HLS_Project/neural_layer.cpp:87]   --->   Operation 190 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 191 'mul' 'mul_i' <Predicate = (!icmp_ln87_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 192 [1/1] (1.30ns)   --->   "%switch_ln102 = switch i8 %activation_read, void %.lr.ph874.preheader, i8 1, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader, i8 2, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader, i8 3, void %._crit_edge" [HLS_Project/neural_layer.cpp:102]   --->   Operation 192 'switch' 'switch_ln102' <Predicate = (icmp_ln87_1)> <Delay = 1.30>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 193 'alloca' 'rhs' <Predicate = (icmp_ln87_1 & activation_read == 3)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 194 'alloca' 'i_6' <Predicate = (icmp_ln87_1 & activation_read == 3)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%resArray_V_addr = getelementptr i32 %resArray_V, i64 0, i64 0"   --->   Operation 195 'getelementptr' 'resArray_V_addr' <Predicate = (icmp_ln87_1 & activation_read == 3)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln740 = store i32 0, i7 %resArray_V_addr"   --->   Operation 196 'store' 'store_ln740' <Predicate = (icmp_ln87_1 & activation_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 197 [1/1] (1.58ns)   --->   "%store_ln45 = store i16 0, i16 %i_6" [HLS_Project/neural_layer.cpp:45]   --->   Operation 197 'store' 'store_ln45' <Predicate = (icmp_ln87_1 & activation_read == 3)> <Delay = 1.58>
ST_2 : Operation 198 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 0, i8 %rhs" [HLS_Project/neural_layer.cpp:45]   --->   Operation 198 'store' 'store_ln45' <Predicate = (icmp_ln87_1 & activation_read == 3)> <Delay = 1.58>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln45 = br void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i" [HLS_Project/neural_layer.cpp:45]   --->   Operation 199 'br' 'br_ln45' <Predicate = (icmp_ln87_1 & activation_read == 3)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 200 'alloca' 'i_4' <Predicate = (icmp_ln87_1 & activation_read == 2)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (1.58ns)   --->   "%store_ln30 = store i16 0, i16 %i_4" [HLS_Project/neural_layer.cpp:30]   --->   Operation 201 'store' 'store_ln30' <Predicate = (icmp_ln87_1 & activation_read == 2)> <Delay = 1.58>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln30 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i" [HLS_Project/neural_layer.cpp:30]   --->   Operation 202 'br' 'br_ln30' <Predicate = (icmp_ln87_1 & activation_read == 2)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 203 'alloca' 'i_2' <Predicate = (icmp_ln87_1 & activation_read == 1)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln16 = store i16 0, i16 %i_2" [HLS_Project/neural_layer.cpp:16]   --->   Operation 204 'store' 'store_ln16' <Predicate = (icmp_ln87_1 & activation_read == 1)> <Delay = 1.58>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i" [HLS_Project/neural_layer.cpp:16]   --->   Operation 205 'br' 'br_ln16' <Predicate = (icmp_ln87_1 & activation_read == 1)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 206 'alloca' 'i' <Predicate = (icmp_ln87_1 & activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln112 = store i16 0, i16 %i" [HLS_Project/neural_layer.cpp:112]   --->   Operation 207 'store' 'store_ln112' <Predicate = (icmp_ln87_1 & activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 1.58>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.lr.ph874" [HLS_Project/neural_layer.cpp:112]   --->   Operation 208 'br' 'br_ln112' <Predicate = (icmp_ln87_1 & activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 209 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 209 'mul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i16 %outNeurons_1" [HLS_Project/neural_layer.cpp:90]   --->   Operation 210 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr i16 %bias, i64 0, i64 %zext_ln90" [HLS_Project/neural_layer.cpp:90]   --->   Operation 211 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [2/2] (3.25ns)   --->   "%bias_load = load i7 %bias_addr" [HLS_Project/neural_layer.cpp:90]   --->   Operation 212 'load' 'bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i16 %output_V, i64 0, i64 %zext_ln90" [HLS_Project/neural_layer.cpp:90]   --->   Operation 213 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 214 'mul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS_Project/neural_layer.cpp:87]   --->   Operation 215 'specloopname' 'specloopname_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/2] (3.25ns)   --->   "%bias_load = load i7 %bias_addr" [HLS_Project/neural_layer.cpp:90]   --->   Operation 216 'load' 'bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 217 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 217 'mul' 'mul_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [1/1] (1.58ns)   --->   "%br_ln91 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [HLS_Project/neural_layer.cpp:91]   --->   Operation 218 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.68>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%inNeurons = phi i16 0, void %.split19, i16 %inNeurons_1, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split"   --->   Operation 219 'phi' 'inNeurons' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%lhs = phi i16 %bias_load, void %.split19, i16 %trunc_ln1, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split" [HLS_Project/neural_layer.cpp:90]   --->   Operation 220 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i16 %inNeurons" [HLS_Project/neural_layer.cpp:91]   --->   Operation 221 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (2.42ns)   --->   "%icmp_ln91 = icmp_eq  i16 %inNeurons, i16 %numOfInNeurons_read" [HLS_Project/neural_layer.cpp:91]   --->   Operation 222 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (2.07ns)   --->   "%inNeurons_1 = add i16 %inNeurons, i16 1" [HLS_Project/neural_layer.cpp:91]   --->   Operation 223 'add' 'inNeurons_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void %._crit_edge880.loopexit" [HLS_Project/neural_layer.cpp:91]   --->   Operation 224 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (1.81ns)   --->   "%add_ln94 = add i14 %mul_i, i14 %trunc_ln91" [HLS_Project/neural_layer.cpp:94]   --->   Operation 225 'add' 'add_ln94' <Predicate = (!icmp_ln91)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i14 %add_ln94" [HLS_Project/neural_layer.cpp:94]   --->   Operation 226 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i16 %inNeurons" [HLS_Project/neural_layer.cpp:94]   --->   Operation 227 'zext' 'zext_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i16 %weights, i64 0, i64 %zext_ln94_1"   --->   Operation 228 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 229 [2/2] (3.25ns)   --->   "%r_V = load i14 %weights_addr"   --->   Operation 229 'load' 'r_V' <Predicate = (!icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16384> <RAM>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln94"   --->   Operation 230 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 231 [2/2] (3.25ns)   --->   "%input_r_load = load i7 %input_r_addr"   --->   Operation 231 'load' 'input_r_load' <Predicate = (!icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_6 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln1318 = store i16 %lhs, i7 %output_V_addr"   --->   Operation 232 'store' 'store_ln1318' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_6 : Operation 233 [1/1] (1.58ns)   --->   "%store_ln87 = store i16 %outNeurons_2, i16 %outNeurons" [HLS_Project/neural_layer.cpp:87]   --->   Operation 233 'store' 'store_ln87' <Predicate = (icmp_ln91)> <Delay = 1.58>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.30>
ST_7 : Operation 235 [1/2] (3.25ns)   --->   "%r_V = load i14 %weights_addr"   --->   Operation 235 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16384> <RAM>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i16 %r_V"   --->   Operation 236 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/2] (3.25ns)   --->   "%input_r_load = load i7 %input_r_addr"   --->   Operation 237 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i16 %input_r_load"   --->   Operation 238 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 239 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.05>
ST_8 : Operation 240 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 240 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.10>
ST_9 : Operation 241 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 241 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs, i8 0"   --->   Operation 242 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 243 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [HLS_Project/neural_layer.cpp:91]   --->   Operation 244 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 245 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 246 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 247 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 4.01>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%i_17 = load i16 %i_6" [HLS_Project/neural_layer.cpp:45]   --->   Operation 248 'load' 'i_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (2.42ns)   --->   "%icmp_ln45 = icmp_eq  i16 %i_17, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:45]   --->   Operation 249 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (2.07ns)   --->   "%i_18 = add i16 %i_17, i16 1" [HLS_Project/neural_layer.cpp:45]   --->   Operation 250 'add' 'i_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv, void %._crit_edge869.loopexit" [HLS_Project/neural_layer.cpp:45]   --->   Operation 251 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i16 %i_17" [HLS_Project/neural_layer.cpp:46]   --->   Operation 252 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%output_V_addr_4 = getelementptr i16 %output_V, i64 0, i64 %zext_ln46"   --->   Operation 253 'getelementptr' 'output_V_addr_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 254 [2/2] (3.25ns)   --->   "%lhs_2 = load i7 %output_V_addr_4"   --->   Operation 254 'load' 'lhs_2' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_11 : Operation 255 [1/1] (1.58ns)   --->   "%store_ln45 = store i16 %i_18, i16 %i_6" [HLS_Project/neural_layer.cpp:45]   --->   Operation 255 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%rhs_load = load i8 %rhs"   --->   Operation 256 'load' 'rhs_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%rhs_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs_load, i8 0"   --->   Operation 257 'bitconcatenate' 'rhs_2' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i16 %rhs_2" [HLS_Project/neural_layer.cpp:52]   --->   Operation 258 'sext' 'sext_ln52' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln87, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.preheader, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i" [HLS_Project/neural_layer.cpp:52]   --->   Operation 259 'br' 'br_ln52' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 260 'alloca' 'sum_V' <Predicate = (icmp_ln45 & !icmp_ln87)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1"   --->   Operation 261 'alloca' 'i_7' <Predicate = (icmp_ln45 & !icmp_ln87)> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (1.58ns)   --->   "%store_ln52 = store i16 0, i16 %i_7" [HLS_Project/neural_layer.cpp:52]   --->   Operation 262 'store' 'store_ln52' <Predicate = (icmp_ln45 & !icmp_ln87)> <Delay = 1.58>
ST_11 : Operation 263 [1/1] (1.58ns)   --->   "%store_ln52 = store i64 0, i64 %sum_V" [HLS_Project/neural_layer.cpp:52]   --->   Operation 263 'store' 'store_ln52' <Predicate = (icmp_ln45 & !icmp_ln87)> <Delay = 1.58>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln52 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i" [HLS_Project/neural_layer.cpp:52]   --->   Operation 264 'br' 'br_ln52' <Predicate = (icmp_ln45 & !icmp_ln87)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 3.25>
ST_12 : Operation 265 [1/2] (3.25ns)   --->   "%lhs_2 = load i7 %output_V_addr_4"   --->   Operation 265 'load' 'lhs_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 13 <SV = 4> <Delay = 7.34>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%rhs_load_1 = load i8 %rhs"   --->   Operation 266 'load' 'rhs_load_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [HLS_Project/neural_layer.cpp:43]   --->   Operation 267 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 268 [1/1] (2.42ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %lhs_2, i16 2816"   --->   Operation 268 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i16 %lhs_2"   --->   Operation 269 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (2.07ns)   --->   "%ret_V_7 = add i17 %zext_ln1246, i17 128256"   --->   Operation 270 'add' 'ret_V_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs_load_1, i8 0"   --->   Operation 271 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1547 = sext i16 %shl_ln"   --->   Operation 272 'sext' 'sext_ln1547' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (2.43ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i17 %ret_V_7, i17 %sext_ln1547"   --->   Operation 273 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%overflow = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %ret_V_7, i32 8, i32 15"   --->   Operation 274 'partselect' 'overflow' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%and_ln1547 = and i1 %icmp_ln1547, i1 %icmp_ln1547_1"   --->   Operation 275 'and' 'and_ln1547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%overflow_1 = select i1 %and_ln1547, i8 %overflow, i8 %rhs_load_1"   --->   Operation 276 'select' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 277 [1/1] (1.24ns) (out node of the LUT)   --->   "%overflow_2 = select i1 %icmp_ln1547, i8 %overflow_1, i8 %rhs_load_1"   --->   Operation 277 'select' 'overflow_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 278 [1/1] (1.58ns)   --->   "%store_ln1547 = store i8 %overflow_2, i8 %rhs"   --->   Operation 278 'store' 'store_ln1547' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i"   --->   Operation 279 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 5.34>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%i_19 = load i16 %i_7" [HLS_Project/neural_layer.cpp:52]   --->   Operation 280 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (2.42ns)   --->   "%icmp_ln52 = icmp_eq  i16 %i_19, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:52]   --->   Operation 281 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 282 [1/1] (2.07ns)   --->   "%i_22 = add i16 %i_19, i16 1" [HLS_Project/neural_layer.cpp:52]   --->   Operation 282 'add' 'i_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split, void %_ZgtILi64ELi32ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i" [HLS_Project/neural_layer.cpp:52]   --->   Operation 283 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i16 %i_19" [HLS_Project/neural_layer.cpp:56]   --->   Operation 284 'zext' 'zext_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr i16 %output_V, i64 0, i64 %zext_ln56"   --->   Operation 285 'getelementptr' 'output_V_addr_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 286 [2/2] (3.25ns)   --->   "%lhs_3 = load i7 %output_V_addr_5"   --->   Operation 286 'load' 'lhs_3' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i64 %sum_V"   --->   Operation 287 'load' 'sum_V_load_1' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (2.77ns)   --->   "%icmp_ln1547_2 = icmp_eq  i64 %sum_V_load_1, i64 0"   --->   Operation 288 'icmp' 'icmp_ln1547_2' <Predicate = (icmp_ln52)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln1547_2, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i" [HLS_Project/neural_layer.cpp:76]   --->   Operation 289 'br' 'br_ln76' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1"   --->   Operation 290 'alloca' 'i_9' <Predicate = (icmp_ln52 & !icmp_ln1547_2)> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (1.58ns)   --->   "%store_ln77 = store i16 0, i16 %i_9" [HLS_Project/neural_layer.cpp:77]   --->   Operation 291 'store' 'store_ln77' <Predicate = (icmp_ln52 & !icmp_ln1547_2)> <Delay = 1.58>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln77 = br void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [HLS_Project/neural_layer.cpp:77]   --->   Operation 292 'br' 'br_ln77' <Predicate = (icmp_ln52 & !icmp_ln1547_2)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 7.76>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [HLS_Project/neural_layer.cpp:41]   --->   Operation 293 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [1/2] (3.25ns)   --->   "%lhs_3 = load i7 %output_V_addr_5"   --->   Operation 294 'load' 'lhs_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i16 %lhs_3"   --->   Operation 295 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (2.07ns)   --->   "%ret_V_4 = sub i17 %sext_ln712_1, i17 %sext_ln52"   --->   Operation 296 'sub' 'ret_V_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [1/1] (2.43ns)   --->   "%icmp_ln1548 = icmp_slt  i17 %ret_V_4, i17 128256"   --->   Operation 297 'icmp' 'icmp_ln1548' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1548, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit298.i.i" [HLS_Project/neural_layer.cpp:56]   --->   Operation 298 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 3.25>
ST_16 : Operation 299 [1/1] (3.25ns)   --->   "%store_ln57 = store i16 62720, i7 %output_V_addr_5" [HLS_Project/neural_layer.cpp:57]   --->   Operation 299 'store' 'store_ln57' <Predicate = (icmp_ln1548)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln58 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [HLS_Project/neural_layer.cpp:58]   --->   Operation 300 'br' 'br_ln58' <Predicate = (icmp_ln1548)> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%resArray_V_addr_1 = getelementptr i32 %resArray_V, i64 0, i64 %zext_ln56" [HLS_Project/neural_layer.cpp:64]   --->   Operation 301 'getelementptr' 'resArray_V_addr_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 3.25>
ST_17 : Operation 302 [2/2] (3.25ns)   --->   "%output_V_load_5 = load i7 %output_V_addr_5"   --->   Operation 302 'load' 'output_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 18 <SV = 7> <Delay = 8.21>
ST_18 : Operation 303 [1/2] (3.25ns)   --->   "%output_V_load_5 = load i7 %output_V_addr_5"   --->   Operation 303 'load' 'output_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_18 : Operation 304 [1/1] (2.07ns)   --->   "%x_V = sub i16 %output_V_load_5, i16 %rhs_2"   --->   Operation 304 'sub' 'x_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_V, i32 15"   --->   Operation 305 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (2.07ns)   --->   "%sub_ln712_2 = sub i16 0, i16 %x_V"   --->   Operation 306 'sub' 'sub_ln712_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (0.80ns)   --->   "%select_ln7 = select i1 %tmp_2, i16 %sub_ln712_2, i16 %x_V" [HLS_Project/neural_layer.cpp:7]   --->   Operation 307 'select' 'select_ln7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln7, i32 15"   --->   Operation 308 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 19 <SV = 8> <Delay = 6.91>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln7, i8 0"   --->   Operation 309 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1201_2 = sext i24 %t_2"   --->   Operation 310 'sext' 'sext_ln1201_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (6.91ns)   --->   "%mul_ln1201 = mul i50 %sext_ln1201_2, i50 24265352"   --->   Operation 311 'mul' 'mul_ln1201' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln1201 = trunc i50 %mul_ln1201"   --->   Operation 312 'trunc' 'trunc_ln1201' <Predicate = (tmp_3)> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_2_cast = partselect i16 @_ssdm_op_PartSelect.i16.i50.i32.i32, i50 %mul_ln1201, i32 32, i32 47"   --->   Operation 313 'partselect' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>

State 20 <SV = 9> <Delay = 6.01>
ST_20 : Operation 314 [1/1] (3.13ns)   --->   "%sub_ln1201 = sub i49 0, i49 %trunc_ln1201"   --->   Operation 314 'sub' 'sub_ln1201' <Predicate = (tmp_3)> <Delay = 3.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1201_1)   --->   "%tmp_1_cast = partselect i16 @_ssdm_op_PartSelect.i16.i49.i32.i32, i49 %sub_ln1201, i32 32, i32 47"   --->   Operation 315 'partselect' 'tmp_1_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_20 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1201_1)   --->   "%select_ln1201 = select i1 %tmp_3, i16 %tmp_1_cast, i16 %tmp_2_cast"   --->   Operation 316 'select' 'select_ln1201' <Predicate = (tmp_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 317 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln1201_1 = sub i16 0, i16 %select_ln1201"   --->   Operation 317 'sub' 'sub_ln1201_1' <Predicate = (tmp_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 318 [1/1] (0.80ns)   --->   "%fixed_V = select i1 %tmp_3, i16 %sub_ln1201_1, i16 %tmp_2_cast"   --->   Operation 318 'select' 'fixed_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %fixed_V, i32 8, i32 15"   --->   Operation 319 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 21 <SV = 10> <Delay = 8.37>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%whole_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_s, i8 0"   --->   Operation 320 'bitconcatenate' 'whole_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (2.07ns)   --->   "%ret_V_8 = sub i16 %fixed_V, i16 %whole_V"   --->   Operation 321 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ret_V_8, i8 0"   --->   Operation 322 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (2.31ns)   --->   "%ret_V_6 = add i24 %lhs_V_2, i24 65536"   --->   Operation 323 'add' 'ret_V_6' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_6, i32 8, i32 23"   --->   Operation 324 'partselect' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (2.42ns)   --->   "%icmp_ln1547_3 = icmp_sgt  i16 %output_V_load_5, i16 0"   --->   Operation 325 'icmp' 'icmp_ln1547_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln1547_3, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i22.i, void %_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [HLS_Project/neural_layer.cpp:63]   --->   Operation 326 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %output_V_load_5, i32 15"   --->   Operation 327 'bitselect' 'tmp_4' <Predicate = (!icmp_ln1547_3)> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (1.70ns)   --->   "%br_ln66 = br i1 %tmp_4, void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [HLS_Project/neural_layer.cpp:66]   --->   Operation 328 'br' 'br_ln66' <Predicate = (!icmp_ln1547_3)> <Delay = 1.70>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1201_1 = sext i16 %tmp_V_1"   --->   Operation 329 'sext' 'sext_ln1201_1' <Predicate = (!icmp_ln1547_3 & tmp_4)> <Delay = 0.00>
ST_21 : Operation 330 [30/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 330 'udiv' 'r_V_3' <Predicate = (!icmp_ln1547_3 & tmp_4)> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 3.97>
ST_22 : Operation 331 [29/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 331 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 3.97>
ST_23 : Operation 332 [28/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 332 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 3.97>
ST_24 : Operation 333 [27/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 333 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 3.97>
ST_25 : Operation 334 [26/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 334 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 15> <Delay = 3.97>
ST_26 : Operation 335 [25/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 335 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 16> <Delay = 3.97>
ST_27 : Operation 336 [24/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 336 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 17> <Delay = 3.97>
ST_28 : Operation 337 [23/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 337 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 18> <Delay = 3.97>
ST_29 : Operation 338 [22/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 338 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 19> <Delay = 3.97>
ST_30 : Operation 339 [21/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 339 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 20> <Delay = 3.97>
ST_31 : Operation 340 [20/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 340 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 21> <Delay = 3.97>
ST_32 : Operation 341 [19/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 341 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 22> <Delay = 3.97>
ST_33 : Operation 342 [18/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 342 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 23> <Delay = 3.97>
ST_34 : Operation 343 [17/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 343 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 24> <Delay = 3.97>
ST_35 : Operation 344 [16/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 344 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 25> <Delay = 3.97>
ST_36 : Operation 345 [15/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 345 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 26> <Delay = 3.97>
ST_37 : Operation 346 [14/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 346 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 27> <Delay = 3.97>
ST_38 : Operation 347 [13/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 347 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 28> <Delay = 3.97>
ST_39 : Operation 348 [12/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 348 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 29> <Delay = 3.97>
ST_40 : Operation 349 [11/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 349 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 30> <Delay = 3.97>
ST_41 : Operation 350 [10/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 350 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 31> <Delay = 3.97>
ST_42 : Operation 351 [9/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 351 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 32> <Delay = 3.97>
ST_43 : Operation 352 [8/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 352 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 33> <Delay = 3.97>
ST_44 : Operation 353 [7/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 353 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 34> <Delay = 3.97>
ST_45 : Operation 354 [6/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 354 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 35> <Delay = 3.97>
ST_46 : Operation 355 [5/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 355 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 36> <Delay = 3.97>
ST_47 : Operation 356 [4/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 356 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 37> <Delay = 3.97>
ST_48 : Operation 357 [3/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 357 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 38> <Delay = 3.97>
ST_49 : Operation 358 [2/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 358 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 39> <Delay = 4.04>
ST_50 : Operation 359 [1/30] (3.97ns)   --->   "%r_V_3 = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 359 'udiv' 'r_V_3' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 26> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i8 %p_Result_s" [HLS_Project/neural_layer.cpp:67]   --->   Operation 360 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 361 [1/1] (4.04ns)   --->   "%lshr_ln1201 = lshr i32 65536, i32 %zext_ln67"   --->   Operation 361 'lshr' 'lshr_ln1201' <Predicate = true> <Delay = 4.04> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 40> <Delay = 8.51>
ST_51 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i26 %r_V_3"   --->   Operation 362 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i32 %lshr_ln1201"   --->   Operation 363 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 364 [1/1] (8.51ns)   --->   "%r_V_4 = mul i42 %zext_ln1171, i42 %zext_ln1168"   --->   Operation 364 'mul' 'r_V_4' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i26 @_ssdm_op_PartSelect.i26.i42.i32.i32, i42 %r_V_4, i32 16, i32 41"   --->   Operation 365 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 52 <SV = 41> <Delay = 3.98>
ST_52 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i26 %tmp_5"   --->   Operation 366 'zext' 'zext_ln717' <Predicate = (!icmp_ln1547_3 & tmp_4)> <Delay = 0.00>
ST_52 : Operation 367 [1/1] (1.70ns)   --->   "%br_ln68 = br void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [HLS_Project/neural_layer.cpp:68]   --->   Operation 367 'br' 'br_ln68' <Predicate = (!icmp_ln1547_3 & tmp_4)> <Delay = 1.70>
ST_52 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %p_Result_s" [HLS_Project/neural_layer.cpp:64]   --->   Operation 368 'zext' 'zext_ln64' <Predicate = (icmp_ln1547_3)> <Delay = 0.00>
ST_52 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i16 %tmp_V_1"   --->   Operation 369 'sext' 'sext_ln740' <Predicate = (icmp_ln1547_3)> <Delay = 0.00>
ST_52 : Operation 370 [1/1] (3.98ns)   --->   "%shl_ln740 = shl i32 %sext_ln740, i32 %zext_ln64"   --->   Operation 370 'shl' 'shl_ln740' <Predicate = (icmp_ln1547_3)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln740_1 = shl i32 %shl_ln740, i32 8"   --->   Operation 371 'shl' 'shl_ln740_1' <Predicate = (icmp_ln1547_3)> <Delay = 0.00>
ST_52 : Operation 372 [1/1] (1.70ns)   --->   "%br_ln65 = br void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [HLS_Project/neural_layer.cpp:65]   --->   Operation 372 'br' 'br_ln65' <Predicate = (icmp_ln1547_3)> <Delay = 1.70>
ST_52 : Operation 373 [1/1] (1.58ns)   --->   "%store_ln52 = store i16 %i_22, i16 %i_7" [HLS_Project/neural_layer.cpp:52]   --->   Operation 373 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>

State 53 <SV = 42> <Delay = 5.10>
ST_53 : Operation 374 [1/1] (0.00ns)   --->   "%storemerge8 = phi i32 %shl_ln740_1, void %_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 %zext_ln717, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 65536, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i22.i"   --->   Operation 374 'phi' 'storemerge8' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 375 [1/1] (0.00ns)   --->   "%sum_V_load = load i64 %sum_V"   --->   Operation 375 'load' 'sum_V_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 376 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %storemerge8, i7 %resArray_V_addr_1" [HLS_Project/neural_layer.cpp:64]   --->   Operation 376 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_53 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %storemerge8, i16 0"   --->   Operation 377 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i48 %shl_ln1"   --->   Operation 378 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 379 [1/1] (3.52ns)   --->   "%sum_V_1 = add i64 %zext_ln712, i64 %sum_V_load"   --->   Operation 379 'add' 'sum_V_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 380 [1/1] (1.58ns)   --->   "%store_ln712 = store i64 %sum_V_1, i64 %sum_V"   --->   Operation 380 'store' 'store_ln712' <Predicate = true> <Delay = 1.58>
ST_53 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i"   --->   Operation 381 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 54 <SV = 4> <Delay = 4.01>
ST_54 : Operation 382 [1/1] (0.00ns)   --->   "%i_20 = load i16 %i_9" [HLS_Project/neural_layer.cpp:77]   --->   Operation 382 'load' 'i_20' <Predicate = (activation_read == 3 & !icmp_ln87 & !icmp_ln1547_2)> <Delay = 0.00>
ST_54 : Operation 383 [1/1] (2.42ns)   --->   "%icmp_ln77 = icmp_eq  i16 %i_20, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:77]   --->   Operation 383 'icmp' 'icmp_ln77' <Predicate = (activation_read == 3 & !icmp_ln87 & !icmp_ln1547_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 384 [1/1] (2.07ns)   --->   "%i_21 = add i16 %i_20, i16 1" [HLS_Project/neural_layer.cpp:77]   --->   Operation 384 'add' 'i_21' <Predicate = (activation_read == 3 & !icmp_ln87 & !icmp_ln1547_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit" [HLS_Project/neural_layer.cpp:77]   --->   Operation 385 'br' 'br_ln77' <Predicate = (activation_read == 3 & !icmp_ln87 & !icmp_ln1547_2)> <Delay = 0.00>
ST_54 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i16 %i_20" [HLS_Project/neural_layer.cpp:80]   --->   Operation 386 'zext' 'zext_ln80' <Predicate = (activation_read == 3 & !icmp_ln87 & !icmp_ln1547_2 & !icmp_ln77)> <Delay = 0.00>
ST_54 : Operation 387 [1/1] (0.00ns)   --->   "%resArray_V_addr_2 = getelementptr i32 %resArray_V, i64 0, i64 %zext_ln80"   --->   Operation 387 'getelementptr' 'resArray_V_addr_2' <Predicate = (activation_read == 3 & !icmp_ln87 & !icmp_ln1547_2 & !icmp_ln77)> <Delay = 0.00>
ST_54 : Operation 388 [2/2] (3.25ns)   --->   "%t_3 = load i7 %resArray_V_addr_2"   --->   Operation 388 'load' 't_3' <Predicate = (activation_read == 3 & !icmp_ln87 & !icmp_ln1547_2 & !icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_54 : Operation 389 [1/1] (1.58ns)   --->   "%store_ln77 = store i16 %i_21, i16 %i_9" [HLS_Project/neural_layer.cpp:77]   --->   Operation 389 'store' 'store_ln77' <Predicate = (activation_read == 3 & !icmp_ln87 & !icmp_ln1547_2 & !icmp_ln77)> <Delay = 1.58>
ST_54 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i"   --->   Operation 390 'br' 'br_ln0' <Predicate = (activation_read == 3 & !icmp_ln87 & !icmp_ln1547_2 & icmp_ln77)> <Delay = 0.00>
ST_54 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln110 = br void %._crit_edge875.loopexit" [HLS_Project/neural_layer.cpp:110]   --->   Operation 391 'br' 'br_ln110' <Predicate = (activation_read == 3 & icmp_ln77) | (activation_read == 3 & icmp_ln1547_2) | (activation_read == 3 & icmp_ln87)> <Delay = 0.00>
ST_54 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit"   --->   Operation 392 'br' 'br_ln0' <Predicate = (activation_read != 1 & activation_read != 2 & icmp_ln77) | (activation_read != 1 & activation_read != 2 & icmp_ln1547_2) | (activation_read != 1 & activation_read != 2 & icmp_ln87) | (activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 0.00>
ST_54 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_ht.exit"   --->   Operation 393 'br' 'br_ln0' <Predicate = (activation_read != 1 & icmp_ln77) | (activation_read != 1 & icmp_ln1547_2) | (activation_read != 1 & icmp_ln87) | (activation_read != 1 & activation_read != 3) | (activation_read != 1 & activation_read == 2)> <Delay = 0.00>
ST_54 : Operation 394 [1/1] (0.00ns)   --->   "%ret_ln133 = ret" [HLS_Project/neural_layer.cpp:133]   --->   Operation 394 'ret' 'ret_ln133' <Predicate = (icmp_ln77) | (icmp_ln1547_2) | (icmp_ln87) | (activation_read != 3)> <Delay = 0.00>

State 55 <SV = 5> <Delay = 8.32>
ST_55 : Operation 395 [1/1] (0.00ns)   --->   "%sum_V_load_2 = load i64 %sum_V"   --->   Operation 395 'load' 'sum_V_load_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 396 [1/2] (3.25ns)   --->   "%t_3 = load i7 %resArray_V_addr_2"   --->   Operation 396 'load' 't_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_55 : Operation 397 [1/1] (0.00ns)   --->   "%t_4 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %t_3, i24 0"   --->   Operation 397 'bitconcatenate' 't_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln1197 = zext i56 %t_4"   --->   Operation 398 'zext' 'zext_ln1197' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 399 [60/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 399 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 6> <Delay = 5.07>
ST_56 : Operation 400 [59/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 400 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 7> <Delay = 5.07>
ST_57 : Operation 401 [58/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 401 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 8> <Delay = 5.07>
ST_58 : Operation 402 [57/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 402 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 9> <Delay = 5.07>
ST_59 : Operation 403 [56/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 403 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 10> <Delay = 5.07>
ST_60 : Operation 404 [55/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 404 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 11> <Delay = 5.07>
ST_61 : Operation 405 [54/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 405 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 12> <Delay = 5.07>
ST_62 : Operation 406 [53/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 406 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 13> <Delay = 5.07>
ST_63 : Operation 407 [52/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 407 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 14> <Delay = 5.07>
ST_64 : Operation 408 [51/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 408 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 15> <Delay = 5.07>
ST_65 : Operation 409 [50/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 409 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 16> <Delay = 5.07>
ST_66 : Operation 410 [49/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 410 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 17> <Delay = 5.07>
ST_67 : Operation 411 [48/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 411 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 18> <Delay = 5.07>
ST_68 : Operation 412 [47/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 412 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 19> <Delay = 5.07>
ST_69 : Operation 413 [46/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 413 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 20> <Delay = 5.07>
ST_70 : Operation 414 [45/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 414 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 21> <Delay = 5.07>
ST_71 : Operation 415 [44/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 415 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 22> <Delay = 5.07>
ST_72 : Operation 416 [43/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 416 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 23> <Delay = 5.07>
ST_73 : Operation 417 [42/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 417 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 24> <Delay = 5.07>
ST_74 : Operation 418 [41/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 418 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 25> <Delay = 5.07>
ST_75 : Operation 419 [40/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 419 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 26> <Delay = 5.07>
ST_76 : Operation 420 [39/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 420 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 27> <Delay = 5.07>
ST_77 : Operation 421 [38/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 421 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 28> <Delay = 5.07>
ST_78 : Operation 422 [37/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 422 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 29> <Delay = 5.07>
ST_79 : Operation 423 [36/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 423 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 30> <Delay = 5.07>
ST_80 : Operation 424 [35/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 424 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 31> <Delay = 5.07>
ST_81 : Operation 425 [34/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 425 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 32> <Delay = 5.07>
ST_82 : Operation 426 [33/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 426 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 33> <Delay = 5.07>
ST_83 : Operation 427 [32/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 427 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 34> <Delay = 5.07>
ST_84 : Operation 428 [31/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 428 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 35> <Delay = 5.07>
ST_85 : Operation 429 [30/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 429 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 36> <Delay = 5.07>
ST_86 : Operation 430 [29/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 430 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 37> <Delay = 5.07>
ST_87 : Operation 431 [28/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 431 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 38> <Delay = 5.07>
ST_88 : Operation 432 [27/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 432 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 39> <Delay = 5.07>
ST_89 : Operation 433 [26/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 433 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 40> <Delay = 5.07>
ST_90 : Operation 434 [25/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 434 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 41> <Delay = 5.07>
ST_91 : Operation 435 [24/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 435 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 42> <Delay = 5.07>
ST_92 : Operation 436 [23/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 436 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 43> <Delay = 5.07>
ST_93 : Operation 437 [22/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 437 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 44> <Delay = 5.07>
ST_94 : Operation 438 [21/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 438 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 45> <Delay = 5.07>
ST_95 : Operation 439 [20/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 439 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 46> <Delay = 5.07>
ST_96 : Operation 440 [19/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 440 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 47> <Delay = 5.07>
ST_97 : Operation 441 [18/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 441 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 48> <Delay = 5.07>
ST_98 : Operation 442 [17/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 442 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 49> <Delay = 5.07>
ST_99 : Operation 443 [16/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 443 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 50> <Delay = 5.07>
ST_100 : Operation 444 [15/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 444 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 51> <Delay = 5.07>
ST_101 : Operation 445 [14/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 445 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 52> <Delay = 5.07>
ST_102 : Operation 446 [13/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 446 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 53> <Delay = 5.07>
ST_103 : Operation 447 [12/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 447 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 54> <Delay = 5.07>
ST_104 : Operation 448 [11/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 448 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 55> <Delay = 5.07>
ST_105 : Operation 449 [10/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 449 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 56> <Delay = 5.07>
ST_106 : Operation 450 [9/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 450 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 57> <Delay = 5.07>
ST_107 : Operation 451 [8/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 451 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 58> <Delay = 5.07>
ST_108 : Operation 452 [7/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 452 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 59> <Delay = 5.07>
ST_109 : Operation 453 [6/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 453 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 60> <Delay = 5.07>
ST_110 : Operation 454 [5/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 454 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 61> <Delay = 5.07>
ST_111 : Operation 455 [4/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 455 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 62> <Delay = 5.07>
ST_112 : Operation 456 [3/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 456 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 63> <Delay = 5.07>
ST_113 : Operation 457 [2/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 457 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 64> <Delay = 8.32>
ST_114 : Operation 458 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [HLS_Project/neural_layer.cpp:77]   --->   Operation 458 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 459 [1/60] (5.07ns)   --->   "%udiv_ln717 = udiv i64 %zext_ln1197, i64 %sum_V_load_2"   --->   Operation 459 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 16> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln717 = trunc i16 %udiv_ln717"   --->   Operation 460 'trunc' 'trunc_ln717' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 461 [1/1] (0.00ns)   --->   "%output_r_addr_3 = getelementptr i16 %output_r, i64 0, i64 %zext_ln80" [HLS_Project/neural_layer.cpp:80]   --->   Operation 461 'getelementptr' 'output_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 462 [1/1] (3.25ns)   --->   "%store_ln80 = store i16 %trunc_ln717, i7 %output_r_addr_3" [HLS_Project/neural_layer.cpp:80]   --->   Operation 462 'store' 'store_ln80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_114 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 463 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 115 <SV = 2> <Delay = 4.01>
ST_115 : Operation 464 [1/1] (0.00ns)   --->   "%i_15 = load i16 %i_4" [HLS_Project/neural_layer.cpp:30]   --->   Operation 464 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 465 [1/1] (2.42ns)   --->   "%icmp_ln30 = icmp_eq  i16 %i_15, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:30]   --->   Operation 465 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 466 [1/1] (2.07ns)   --->   "%i_16 = add i16 %i_15, i16 1" [HLS_Project/neural_layer.cpp:30]   --->   Operation 466 'add' 'i_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split, void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit.loopexit" [HLS_Project/neural_layer.cpp:30]   --->   Operation 467 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i16 %i_15" [HLS_Project/neural_layer.cpp:32]   --->   Operation 468 'zext' 'zext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_115 : Operation 469 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr i16 %output_V, i64 0, i64 %zext_ln32" [HLS_Project/neural_layer.cpp:32]   --->   Operation 469 'getelementptr' 'output_V_addr_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_115 : Operation 470 [2/2] (3.25ns)   --->   "%x_V_3 = load i7 %output_V_addr_3" [HLS_Project/neural_layer.cpp:32]   --->   Operation 470 'load' 'x_V_3' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_115 : Operation 471 [1/1] (1.58ns)   --->   "%store_ln30 = store i16 %i_16, i16 %i_4" [HLS_Project/neural_layer.cpp:30]   --->   Operation 471 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.58>
ST_115 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit"   --->   Operation 472 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 116 <SV = 3> <Delay = 7.40>
ST_116 : Operation 473 [1/2] (3.25ns)   --->   "%x_V_3 = load i7 %output_V_addr_3" [HLS_Project/neural_layer.cpp:32]   --->   Operation 473 'load' 'x_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_116 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_V_3, i32 15"   --->   Operation 474 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 475 [1/1] (2.07ns)   --->   "%sub_ln712 = sub i16 0, i16 %x_V_3"   --->   Operation 475 'sub' 'sub_ln712' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%x_V_4 = select i1 %tmp_1, i16 %sub_ln712, i16 %x_V_3" [HLS_Project/neural_layer.cpp:7]   --->   Operation 476 'select' 'x_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%sext_ln712 = sext i16 %x_V_4"   --->   Operation 477 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 478 [1/1] (2.07ns) (out node of the LUT)   --->   "%ret_V_1 = add i17 %sext_ln712, i17 256"   --->   Operation 478 'add' 'ret_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 4> <Delay = 3.91>
ST_117 : Operation 479 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %x_V_3, i8 0"   --->   Operation 479 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln1201 = sext i17 %ret_V_1"   --->   Operation 480 'sext' 'sext_ln1201' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 481 [28/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 481 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 5> <Delay = 3.91>
ST_118 : Operation 482 [27/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 482 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 6> <Delay = 3.91>
ST_119 : Operation 483 [26/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 483 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 7> <Delay = 3.91>
ST_120 : Operation 484 [25/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 484 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 8> <Delay = 3.91>
ST_121 : Operation 485 [24/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 485 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 9> <Delay = 3.91>
ST_122 : Operation 486 [23/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 486 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 10> <Delay = 3.91>
ST_123 : Operation 487 [22/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 487 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 11> <Delay = 3.91>
ST_124 : Operation 488 [21/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 488 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 12> <Delay = 3.91>
ST_125 : Operation 489 [20/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 489 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 13> <Delay = 3.91>
ST_126 : Operation 490 [19/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 490 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 14> <Delay = 3.91>
ST_127 : Operation 491 [18/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 491 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 15> <Delay = 3.91>
ST_128 : Operation 492 [17/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 492 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 16> <Delay = 3.91>
ST_129 : Operation 493 [16/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 493 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 17> <Delay = 3.91>
ST_130 : Operation 494 [15/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 494 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 18> <Delay = 3.91>
ST_131 : Operation 495 [14/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 495 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 19> <Delay = 3.91>
ST_132 : Operation 496 [13/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 496 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 20> <Delay = 3.91>
ST_133 : Operation 497 [12/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 497 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 21> <Delay = 3.91>
ST_134 : Operation 498 [11/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 498 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 22> <Delay = 3.91>
ST_135 : Operation 499 [10/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 499 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 23> <Delay = 3.91>
ST_136 : Operation 500 [9/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 500 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 24> <Delay = 3.91>
ST_137 : Operation 501 [8/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 501 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 25> <Delay = 3.91>
ST_138 : Operation 502 [7/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 502 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 26> <Delay = 3.91>
ST_139 : Operation 503 [6/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 503 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 27> <Delay = 3.91>
ST_140 : Operation 504 [5/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 504 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 28> <Delay = 3.91>
ST_141 : Operation 505 [4/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 505 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 29> <Delay = 3.91>
ST_142 : Operation 506 [3/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 506 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 30> <Delay = 3.91>
ST_143 : Operation 507 [2/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 507 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 31> <Delay = 6.22>
ST_144 : Operation 508 [1/28] (3.91ns)   --->   "%r_V_1 = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 508 'sdiv' 'r_V_1' <Predicate = true> <Delay = 3.91> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 27> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%r_V_2 = shl i24 %r_V_1, i24 7"   --->   Operation 509 'shl' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 510 [1/1] (2.31ns) (out node of the LUT)   --->   "%ret_V_2 = add i24 %r_V_2, i24 32768"   --->   Operation 510 'add' 'ret_V_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_2, i32 8, i32 23"   --->   Operation 511 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>

State 145 <SV = 32> <Delay = 3.25>
ST_145 : Operation 512 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [HLS_Project/neural_layer.cpp:30]   --->   Operation 512 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 513 [1/1] (0.00ns)   --->   "%output_r_addr_2 = getelementptr i16 %output_r, i64 0, i64 %zext_ln32" [HLS_Project/neural_layer.cpp:32]   --->   Operation 513 'getelementptr' 'output_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 514 [1/1] (3.25ns)   --->   "%store_ln32 = store i16 %trunc_ln717_1, i7 %output_r_addr_2" [HLS_Project/neural_layer.cpp:32]   --->   Operation 514 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_145 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i"   --->   Operation 515 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 146 <SV = 2> <Delay = 4.01>
ST_146 : Operation 516 [1/1] (0.00ns)   --->   "%i_13 = load i16 %i_2" [HLS_Project/neural_layer.cpp:16]   --->   Operation 516 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 517 [1/1] (2.42ns)   --->   "%icmp_ln16 = icmp_eq  i16 %i_13, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:16]   --->   Operation 517 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 518 [1/1] (2.07ns)   --->   "%i_14 = add i16 %i_13, i16 1" [HLS_Project/neural_layer.cpp:16]   --->   Operation 518 'add' 'i_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split, void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_ht.exit.loopexit" [HLS_Project/neural_layer.cpp:16]   --->   Operation 519 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i16 %i_13" [HLS_Project/neural_layer.cpp:18]   --->   Operation 520 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_146 : Operation 521 [1/1] (0.00ns)   --->   "%output_V_addr_2 = getelementptr i16 %output_V, i64 0, i64 %zext_ln18"   --->   Operation 521 'getelementptr' 'output_V_addr_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_146 : Operation 522 [2/2] (3.25ns)   --->   "%output_V_load_1 = load i7 %output_V_addr_2"   --->   Operation 522 'load' 'output_V_load_1' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_146 : Operation 523 [1/1] (1.58ns)   --->   "%store_ln16 = store i16 %i_14, i16 %i_2" [HLS_Project/neural_layer.cpp:16]   --->   Operation 523 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_146 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_ht.exit"   --->   Operation 524 'br' 'br_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 147 <SV = 3> <Delay = 7.26>
ST_147 : Operation 525 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [HLS_Project/neural_layer.cpp:16]   --->   Operation 525 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 526 [1/2] (3.25ns)   --->   "%output_V_load_1 = load i7 %output_V_addr_2"   --->   Operation 526 'load' 'output_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_147 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln1548 = trunc i16 %output_V_load_1"   --->   Operation 527 'trunc' 'trunc_ln1548' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 528 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %output_V_load_1, i32 15"   --->   Operation 528 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 529 [1/1] (0.00ns)   --->   "%output_r_addr_1 = getelementptr i16 %output_r, i64 0, i64 %zext_ln18" [HLS_Project/neural_layer.cpp:23]   --->   Operation 529 'getelementptr' 'output_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 530 [1/1] (0.75ns)   --->   "%select_ln18 = select i1 %tmp, i15 0, i15 %trunc_ln1548" [HLS_Project/neural_layer.cpp:18]   --->   Operation 530 'select' 'select_ln18' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i15 %select_ln18" [HLS_Project/neural_layer.cpp:20]   --->   Operation 531 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 532 [1/1] (3.25ns)   --->   "%store_ln20 = store i16 %zext_ln20, i7 %output_r_addr_1" [HLS_Project/neural_layer.cpp:20]   --->   Operation 532 'store' 'store_ln20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_147 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i"   --->   Operation 533 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 148 <SV = 2> <Delay = 4.01>
ST_148 : Operation 534 [1/1] (0.00ns)   --->   "%i_8 = load i16 %i" [HLS_Project/neural_layer.cpp:112]   --->   Operation 534 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 535 [1/1] (2.42ns)   --->   "%icmp_ln112 = icmp_eq  i16 %i_8, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:112]   --->   Operation 535 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 536 [1/1] (2.07ns)   --->   "%i_12 = add i16 %i_8, i16 1" [HLS_Project/neural_layer.cpp:112]   --->   Operation 536 'add' 'i_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %.split, void %._crit_edge875.loopexit.loopexit" [HLS_Project/neural_layer.cpp:112]   --->   Operation 537 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i16 %i_8" [HLS_Project/neural_layer.cpp:114]   --->   Operation 538 'zext' 'zext_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_148 : Operation 539 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr i16 %output_V, i64 0, i64 %zext_ln114" [HLS_Project/neural_layer.cpp:114]   --->   Operation 539 'getelementptr' 'output_V_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_148 : Operation 540 [2/2] (3.25ns)   --->   "%output_V_load = load i7 %output_V_addr_1" [HLS_Project/neural_layer.cpp:114]   --->   Operation 540 'load' 'output_V_load' <Predicate = (!icmp_ln112)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_148 : Operation 541 [1/1] (1.58ns)   --->   "%store_ln112 = store i16 %i_12, i16 %i" [HLS_Project/neural_layer.cpp:112]   --->   Operation 541 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_148 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge875.loopexit"   --->   Operation 542 'br' 'br_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 149 <SV = 3> <Delay = 6.50>
ST_149 : Operation 543 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [HLS_Project/neural_layer.cpp:112]   --->   Operation 543 'specloopname' 'specloopname_ln112' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 544 [1/2] (3.25ns)   --->   "%output_V_load = load i7 %output_V_addr_1" [HLS_Project/neural_layer.cpp:114]   --->   Operation 544 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_149 : Operation 545 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln114" [HLS_Project/neural_layer.cpp:114]   --->   Operation 545 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 546 [1/1] (3.25ns)   --->   "%store_ln114 = store i16 %output_V_load, i7 %output_r_addr" [HLS_Project/neural_layer.cpp:114]   --->   Operation 546 'store' 'store_ln114' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_149 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph874"   --->   Operation 547 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.43ns
The critical path consists of the following:
	s_axi read operation ('numOfOutputNeurons') on port 'numOfOutputNeurons' [38]  (1 ns)
	'icmp' operation ('icmp_ln87', HLS_Project/neural_layer.cpp:87) [42]  (2.43 ns)

 <State 2>: 5.68ns
The critical path consists of the following:
	'getelementptr' operation ('resArray_V_addr') [91]  (0 ns)
	'store' operation ('store_ln740') of constant 0 on array 'resArray.V', HLS_Project/neural_layer.cpp:42 [92]  (3.25 ns)
	blocking operation 2.43 ns on control path)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('mul_i') [57]  (2.15 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bias_addr', HLS_Project/neural_layer.cpp:90) [54]  (0 ns)
	'load' operation ('bias_load', HLS_Project/neural_layer.cpp:90) on array 'bias' [55]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('bias_load', HLS_Project/neural_layer.cpp:90) on array 'bias' [55]  (3.25 ns)

 <State 6>: 5.68ns
The critical path consists of the following:
	'phi' operation ('inNeurons') with incoming values : ('inNeurons', HLS_Project/neural_layer.cpp:91) [60]  (0 ns)
	'add' operation ('add_ln94', HLS_Project/neural_layer.cpp:94) [68]  (1.81 ns)
	'getelementptr' operation ('weights_addr') [71]  (0 ns)
	'load' operation ('r.V') on array 'weights' [72]  (3.25 ns)
	blocking operation 0.617 ns on control path)

 <State 7>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'weights' [72]  (3.25 ns)
	'mul' operation of DSP[79] ('mul_ln1245') [77]  (1.05 ns)

 <State 8>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[79] ('mul_ln1245') [77]  (1.05 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[79] ('mul_ln1245') [77]  (0 ns)
	'add' operation of DSP[79] ('ret.V') [79]  (2.1 ns)

 <State 10>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[79] ('ret.V') [79]  (2.1 ns)

 <State 11>: 4.02ns
The critical path consists of the following:
	'load' operation ('i', HLS_Project/neural_layer.cpp:45) on local variable 'i' [97]  (0 ns)
	'add' operation ('i', HLS_Project/neural_layer.cpp:45) [99]  (2.08 ns)
	'store' operation ('store_ln45', HLS_Project/neural_layer.cpp:45) of variable 'i', HLS_Project/neural_layer.cpp:45 on local variable 'i' [117]  (1.59 ns)
	blocking operation 0.352 ns on control path)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_V' [106]  (3.25 ns)

 <State 13>: 7.34ns
The critical path consists of the following:
	'add' operation ('ret.V') [109]  (2.08 ns)
	'icmp' operation ('icmp_ln1547_1') [112]  (2.43 ns)
	'and' operation ('and_ln1547') [114]  (0 ns)
	'select' operation ('overflow') [115]  (0 ns)
	'select' operation ('overflow') [116]  (1.25 ns)
	'store' operation ('store_ln1547') of variable 'overflow' on local variable 'rhs' [118]  (1.59 ns)

 <State 14>: 5.34ns
The critical path consists of the following:
	'load' operation ('i', HLS_Project/neural_layer.cpp:52) on local variable 'i' [132]  (0 ns)
	'getelementptr' operation ('output_V_addr_5') [139]  (0 ns)
	'load' operation ('lhs') on array 'output_V' [140]  (3.25 ns)
	blocking operation 2.09 ns on control path)

 <State 15>: 7.76ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_V' [140]  (3.25 ns)
	'sub' operation ('ret.V') [142]  (2.08 ns)
	'icmp' operation ('icmp_ln1548') [143]  (2.43 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln57', HLS_Project/neural_layer.cpp:57) of constant 62720 on array 'output_V' [146]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('output_V_load_5') on array 'output_V' [149]  (3.25 ns)

 <State 18>: 8.21ns
The critical path consists of the following:
	'load' operation ('output_V_load_5') on array 'output_V' [149]  (3.25 ns)
	'sub' operation ('x.V') [150]  (2.08 ns)
	'sub' operation ('sub_ln712_2') [152]  (2.08 ns)
	'select' operation ('select_ln7', HLS_Project/neural_layer.cpp:7) [153]  (0.805 ns)

 <State 19>: 6.92ns
The critical path consists of the following:
	'mul' operation ('mul_ln1201') [156]  (6.92 ns)

 <State 20>: 6.01ns
The critical path consists of the following:
	'sub' operation ('sub_ln1201') [158]  (3.13 ns)
	'select' operation ('select_ln1201') [162]  (0 ns)
	'sub' operation ('sub_ln1201_1') [163]  (2.08 ns)
	'select' operation ('fixed.V') [164]  (0.805 ns)

 <State 21>: 8.37ns
The critical path consists of the following:
	'sub' operation ('ret.V') [167]  (2.08 ns)
	'add' operation ('ret.V') [169]  (2.31 ns)
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 22>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 23>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 24>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 25>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 26>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 27>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 28>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 29>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 30>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 31>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 32>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 33>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 34>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 35>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 36>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 37>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 38>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 39>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 40>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 41>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 42>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 43>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 44>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 45>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 46>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 47>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 48>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 49>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [179]  (3.98 ns)

 <State 50>: 4.04ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1201') [181]  (4.04 ns)

 <State 51>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V') [184]  (8.51 ns)

 <State 52>: 3.99ns
The critical path consists of the following:
	'shl' operation ('shl_ln740') [191]  (3.99 ns)

 <State 53>: 5.11ns
The critical path consists of the following:
	'phi' operation ('storemerge8') with incoming values : ('zext_ln717') ('shl_ln740_1') [195]  (0 ns)
	'add' operation ('sum.V') [200]  (3.52 ns)
	'store' operation ('store_ln712') of variable 'sum.V' on local variable 'sum.V' [202]  (1.59 ns)

 <State 54>: 4.02ns
The critical path consists of the following:
	'load' operation ('i', HLS_Project/neural_layer.cpp:77) on local variable 'i' [213]  (0 ns)
	'add' operation ('i', HLS_Project/neural_layer.cpp:77) [215]  (2.08 ns)
	'store' operation ('store_ln77', HLS_Project/neural_layer.cpp:77) of variable 'i', HLS_Project/neural_layer.cpp:77 on local variable 'i' [229]  (1.59 ns)
	blocking operation 0.352 ns on control path)

 <State 55>: 8.32ns
The critical path consists of the following:
	'load' operation ('t') on array 'resArray.V', HLS_Project/neural_layer.cpp:42 [222]  (3.25 ns)
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 78>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 79>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 80>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 81>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 82>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 83>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 84>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 85>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 86>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 87>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 88>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 89>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 90>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 91>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 92>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 93>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 94>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 95>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 96>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 97>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 98>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 99>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 100>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 101>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 102>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 103>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 104>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 105>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 106>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 107>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 108>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 109>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 110>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 111>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 112>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 113>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)

 <State 114>: 8.32ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [225]  (5.07 ns)
	'store' operation ('store_ln80', HLS_Project/neural_layer.cpp:80) of variable 'trunc_ln717' on array 'output_r' [228]  (3.25 ns)

 <State 115>: 4.02ns
The critical path consists of the following:
	'load' operation ('i', HLS_Project/neural_layer.cpp:30) on local variable 'i' [240]  (0 ns)
	'add' operation ('i', HLS_Project/neural_layer.cpp:30) [242]  (2.08 ns)
	'store' operation ('store_ln30', HLS_Project/neural_layer.cpp:30) of variable 'i', HLS_Project/neural_layer.cpp:30 on local variable 'i' [262]  (1.59 ns)
	blocking operation 0.352 ns on control path)

 <State 116>: 7.41ns
The critical path consists of the following:
	'load' operation ('x.V', HLS_Project/neural_layer.cpp:32) on array 'output_V' [248]  (3.25 ns)
	'sub' operation ('sub_ln712') [250]  (2.08 ns)
	'select' operation ('x.V', HLS_Project/neural_layer.cpp:7) [251]  (0 ns)
	'add' operation ('ret.V') [253]  (2.08 ns)

 <State 117>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 118>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 119>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 120>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 121>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 122>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 123>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 124>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 125>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 126>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 127>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 128>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 129>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 130>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 131>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 132>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 133>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 134>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 135>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 136>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 137>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 138>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 139>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 140>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 141>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 142>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 143>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)

 <State 144>: 6.23ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [256]  (3.91 ns)
	'shl' operation ('r.V') [257]  (0 ns)
	'add' operation ('ret.V') [258]  (2.31 ns)

 <State 145>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_r_addr_2', HLS_Project/neural_layer.cpp:32) [260]  (0 ns)
	'store' operation ('store_ln32', HLS_Project/neural_layer.cpp:32) of variable 'trunc_ln717_1' on array 'output_r' [261]  (3.25 ns)

 <State 146>: 4.02ns
The critical path consists of the following:
	'load' operation ('i', HLS_Project/neural_layer.cpp:16) on local variable 'i' [271]  (0 ns)
	'add' operation ('i', HLS_Project/neural_layer.cpp:16) [273]  (2.08 ns)
	'store' operation ('store_ln16', HLS_Project/neural_layer.cpp:16) of variable 'i', HLS_Project/neural_layer.cpp:16 on local variable 'i' [286]  (1.59 ns)
	blocking operation 0.352 ns on control path)

 <State 147>: 7.26ns
The critical path consists of the following:
	'load' operation ('output_V_load_1') on array 'output_V' [279]  (3.25 ns)
	'select' operation ('select_ln18', HLS_Project/neural_layer.cpp:18) [283]  (0.754 ns)
	'store' operation ('store_ln20', HLS_Project/neural_layer.cpp:20) of variable 'zext_ln20', HLS_Project/neural_layer.cpp:20 on array 'output_r' [285]  (3.25 ns)

 <State 148>: 4.02ns
The critical path consists of the following:
	'load' operation ('i', HLS_Project/neural_layer.cpp:112) on local variable 'i' [295]  (0 ns)
	'add' operation ('i', HLS_Project/neural_layer.cpp:112) [297]  (2.08 ns)
	'store' operation ('store_ln112', HLS_Project/neural_layer.cpp:112) of variable 'i', HLS_Project/neural_layer.cpp:112 on local variable 'i' [306]  (1.59 ns)
	blocking operation 0.352 ns on control path)

 <State 149>: 6.51ns
The critical path consists of the following:
	'load' operation ('output_V_load', HLS_Project/neural_layer.cpp:114) on array 'output_V' [303]  (3.25 ns)
	'store' operation ('store_ln114', HLS_Project/neural_layer.cpp:114) of variable 'output_V_load', HLS_Project/neural_layer.cpp:114 on array 'output_r' [305]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
