
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     MXO2_test_MXO2_test.ngd -o MXO2_test_MXO2_test_map.ncd -pr
     MXO2_test_MXO2_test.prf -mp MXO2_test_MXO2_test.mrp -lpf
     /home/andy/workdir/MXO2_test/MXO2_test/MXO2_test_MXO2_test.lpf -lpf
     /home/andy/workdir/MXO2_test/MXO2_test.lpf -c 0 -gui -msgset
     /home/andy/workdir/MXO2_test/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  12/03/19  09:33:52

Design Summary
--------------

   Number of registers:    279 out of  4635 (6%)
      PFU registers:          279 out of  4320 (6%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       325 out of  2160 (15%)
      SLICEs as Logic/ROM:    325 out of  2160 (15%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         64 out of  2160 (3%)
   Number of LUT4s:        647 out of  4320 (15%)
      Number used as logic LUTs:        519
      Number used as distributed RAM:     0
      Number used as ripple logic:      128
      Number used as shift registers:     0
   Number of PIO sites used: 33 + 4(JTAG) out of 105 (35%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net clk_in_N: 1 loads, 1 rising, 0 falling (Driver: PIO clk_in )
     Net clk_out_1_pre: 18 loads, 18 rising, 0 falling (Driver:

                                    Page 1




Design:  top                                           Date:  12/03/19  09:33:52

Design Summary (cont)
---------------------
     my_pll_inst/PLLInst_0 )
     Net clk_out_2_pre: 159 loads, 159 rising, 0 falling (Driver:
     my_pll_inst/PLLInst_0 )
   Number of Clock Enables:  15
     Net RD_EN: 16 loads, 16 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_8: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_16: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_24: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_32: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_37: 2 loads, 2 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_40: 2 loads, 2 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_42: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_48: 3 loads, 3 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_56: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_55: 2 loads, 2 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_63: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_64: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_66: 2 loads, 2 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_70: 4 loads, 4 LSLICEs
   Number of LSRs:  13
     Net clk_div_inst_2/n181: 17 loads, 17 LSLICEs
     Net reset_n_c: 83 loads, 83 LSLICEs
     Net clk_div_inst_1/n178: 17 loads, 17 LSLICEs
     Net U_I2C_SLAVE/n3114: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n3116: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n10095: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/I_SDA_ACK_OUT: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n6795: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n5197: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n5193: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n5194: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n6957: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n5195: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset_n_c: 145 loads
     Net U_I2C_SLAVE/FF: 65 loads
     Net n2694: 54 loads
     Net U_I2C_SLAVE/ST_FSM_STATE_2: 54 loads
     Net U_I2C_SLAVE/ST_FSM_STATE_0: 53 loads
     Net U_I2C_SLAVE/I_REG_ADDR_0: 51 loads
     Net U_I2C_SLAVE/I_REG_ADDR_1: 45 loads
     Net ADD_IN_2: 32 loads
     Net paddr_c_0: 32 loads
     Net U_I2C_SLAVE/sh8in_state_1: 31 loads




   Number of warnings:  0
   Number of errors:    0
     





                                    Page 2




Design:  top                                           Date:  12/03/19  09:33:52

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| pdata[15]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i2c_sda             | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[14]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[13]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[12]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[11]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[10]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[9]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[8]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[7]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[6]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[5]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[4]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[3]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[2]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[1]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pdata[0]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| IDLE_S              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| READCTRL_S          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| READREG_S           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| READ_S              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| WRITE_S             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| STOP_S              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  top                                           Date:  12/03/19  09:33:52

IO (PIO) Attributes (cont)
--------------------------
| debug               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_out_1           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_out_2           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| reset_n             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i2c_scl             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rd_en               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| paddr[2]            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| paddr[1]            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| paddr[0]            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block U_I2C_SLAVE/i8065_2_lut_2_lut undriven or does not drive anything -
     clipped.
Block U_I2C_SLAVE/i8068_2_lut_2_lut undriven or does not drive anything -
     clipped.
Block U_I2C_SLAVE/I_SDA_DEB_keep_I_0_528_2_lut undriven or does not drive
     anything - clipped.
Signal U_I2C_SLAVE/n5200 was merged into signal U_I2C_SLAVE/I_SDA_ACK_OUT
Signal I_SDA_OUT_OE_keep_N_355 was merged into signal U_I2C_SLAVE/I_SDA_OUT_OE
Signal U_I2C_SLAVE/n10159 was merged into signal U_I2C_SLAVE/FF
Signal GND_net undriven or does not drive anything - clipped.
Signal U_I2C_SLAVE/I_SCL_LOW undriven or does not drive anything - clipped.
Signal U_I2C_SLAVE/I_SDA_LOW undriven or does not drive anything - clipped.
Signal U_I2C_SLAVE/I_SDA_HIGH undriven or does not drive anything - clipped.
Signal clk_div_inst_1/add_7000_6/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_6/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_8/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_8/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_10/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_10/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_12/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_12/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_14/S1 undriven or does not drive anything -
     clipped.

                                    Page 4




Design:  top                                           Date:  12/03/19  09:33:52

Removed logic (cont)
--------------------
Signal clk_div_inst_1/add_7000_14/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_16/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_16/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_18/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_18/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_20/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_20/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/pos_cnt_1480_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal clk_div_inst_1/pos_cnt_1480_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal clk_div_inst_1/add_7000_22/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_22/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_24/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_24/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_26/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_26/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_28/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_28/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_30/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_30/CO undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/pos_cnt_1480_add_4_33/S1 undriven or does not drive
     anything - clipped.
Signal clk_div_inst_1/pos_cnt_1480_add_4_33/CO undriven or does not drive
     anything - clipped.
Signal clk_div_inst_1/add_7000_2/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_2/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_2/CI undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_4/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_1/add_7000_4/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/pos_cnt_1481_add_4_33/S1 undriven or does not drive
     anything - clipped.
Signal clk_div_inst_2/pos_cnt_1481_add_4_33/CO undriven or does not drive
     anything - clipped.

                                    Page 5




Design:  top                                           Date:  12/03/19  09:33:52

Removed logic (cont)
--------------------
Signal clk_div_inst_2/add_6999_2/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_2/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_2/CI undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_4/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_4/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_6/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_6/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_8/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_8/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_10/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_10/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_12/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_12/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_14/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_14/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_16/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_16/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_18/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_18/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_20/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_20/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_22/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_22/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/pos_cnt_1481_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal clk_div_inst_2/pos_cnt_1481_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal clk_div_inst_2/add_6999_24/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_24/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_26/S1 undriven or does not drive anything -
     clipped.

                                    Page 6




Design:  top                                           Date:  12/03/19  09:33:52

Removed logic (cont)
--------------------
Signal clk_div_inst_2/add_6999_26/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_28/S1 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_28/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_30/S0 undriven or does not drive anything -
     clipped.
Signal clk_div_inst_2/add_6999_30/CO undriven or does not drive anything -
     clipped.
Block U_I2C_SLAVE/i3682_1_lut was optimized away.
Block U_I2C_SLAVE/I_SDA_OUT_OE_keep_I_0_499_1_lut was optimized away.
Block U_I2C_SLAVE/FF_keep_I_0_559_1_lut_rep_165 was optimized away.
Block i1 was optimized away.

Memory Usage
------------


     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                my_pll_inst/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      clk_in_N
  Output Clock(P):                         NODE     clk_out_1_pre
  Output Clock(S):                         NODE     clk_out_2_pre
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     clk_out_1_pre
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE

                                    Page 7




Design:  top                                           Date:  12/03/19  09:33:52

PLL/DLL Summary (cont)
----------------------
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      12.0000
  Output Clock(P) Frequency (MHz):                  396.0000
  Output Clock(S) Frequency (MHz):                  49.5000
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    33
  CLKOP Divider:                                    1
  CLKOS Divider:                                    8
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 RISING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

ASIC Components
---------------

Instance Name: my_pll_inst/PLLInst_0
         Type: EHXPLLJ

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 183 MB
        

                                    Page 8


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
