# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Reading C:/Users/arul2/modelsim.tcl
# do 2s_Complement_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/DS\ and\ Algo/Leetcode/Airbus\ Interview\ Prep/FPGA/2s_Complement {D:/Projects/DS and Algo/Leetcode/Airbus Interview Prep/FPGA/2s_Complement/twos_Complement.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:25 on Jan 27,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/DS and Algo/Leetcode/Airbus Interview Prep/FPGA/2s_Complement" D:/Projects/DS and Algo/Leetcode/Airbus Interview Prep/FPGA/2s_Complement/twos_Complement.v 
# -- Compiling module twos_Complement
# 
# Top level modules:
# 	twos_Complement
# End time: 18:58:25 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/DS\ and\ Algo/Leetcode/Airbus\ Interview\ Prep/FPGA/2s_Complement {D:/Projects/DS and Algo/Leetcode/Airbus Interview Prep/FPGA/2s_Complement/twos_Complement_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:26 on Jan 27,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/DS and Algo/Leetcode/Airbus Interview Prep/FPGA/2s_Complement" D:/Projects/DS and Algo/Leetcode/Airbus Interview Prep/FPGA/2s_Complement/twos_Complement_tb.v 
# -- Compiling module twos_Complement_tb
# 
# Top level modules:
# 	twos_Complement_tb
# End time: 18:58:26 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  twos_Complement_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" twos_Complement_tb 
# Start time: 18:58:26 on Jan 27,2022
# Loading work.twos_Complement_tb
# Loading work.twos_Complement
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arul2  Hostname: PIKACHU  ProcessID: 13552
#           Attempting to use alternate WLF file "./wlftry5rs0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftry5rs0
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Simulation Started 
# End time: 19:18:22 on Jan 27,2022, Elapsed time: 0:19:56
# Errors: 0, Warnings: 2
