/**
 * \file
 *
 * \brief Power Management Controller register related functionality.
 *
 * Copyright (c) 2016-2018 Microchip Technology Inc. and its subsidiaries.
 *
 * \asf_license_start
 *
 * \page License
 *
 * Subject to your compliance with these terms, you may use Microchip
 * software and any derivatives exclusively with Microchip products.
 * It is your responsibility to comply with third party license terms applicable
 * to your use of third party software (including open source software) that
 * may accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES,
 * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE,
 * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY,
 * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE
 * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE
 * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE
 * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE.  TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY
 * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
 * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 * \asf_license_stop
 *
 */

#include <hpl_sleep.h>

/* Expected sleep mode for \ref _go_to_sleep() to enter */
static uint8_t _sleep_mode = 0;

/* Wait mode backup for MOR register */
static uint32_t _mor;
/* Wait mode backup for MCKR register */
static uint32_t _mckr;
/* Wait mode backup for FMR register */
static uint32_t _fmr;
/* Wait mode backup for PLLAR register */
static uint32_t _pllar;
/* Wait mode backup for PLLBR register */
static uint32_t _pllbr;
/**
 * \brief Set the sleep mode for the device
 */
int32_t _set_sleep_mode(const uint8_t mode)
{
	switch (mode) {
	case 0: /* Sleep Mode */
		break;
	case 1: /* Wait Mode - USB suspend */
	case 2: /* Wait Mode */
		SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
		break;
	case 3: /* Backup Mode */
		SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
		hri_supc_write_CR_reg(SUPC, SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG);

		break;
	default:
		return ERR_INVALID_ARG;
	}
	_sleep_mode = mode;
	return ERR_NONE;
}

/**
 * \brief Save clock settings and shutdown PLLs/OSCs
 */
static inline void _save_clocks(void)
{
	uint32_t mor = _mor = hri_pmc_read_CKGR_MOR_reg(PMC);
	uint32_t mckr = _mckr = hri_pmc_read_MCKR_reg(PMC);
	_fmr                  = hri_efc_read_EEFC_FMR_reg(EFC);
	_pllar                = hri_pmc_read_CKGR_PLLAR_reg(PMC);

	_pllbr = hri_pmc_read_CKGR_PLLBR_reg(PMC);
	/* Enable FAST RC */
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
	hri_pmc_write_CKGR_MOR_reg(PMC, mor);

	/* If MCK source is PLL, switch to MAINCK */
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
		/* MCK -> MAINCK */
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
		hri_pmc_write_MCKR_reg(PMC, mckr);
		while (!hri_pmc_get_SR_reg(PMC, PMC_SR_MCKRDY)) {
			/* Wait MCK ready */
		}
	}

	/* MCK PRES -> 1 */
	if (mckr & PMC_MCKR_PRES_Msk) {
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
		hri_pmc_write_MCKR_reg(PMC, mckr);
		while (!hri_pmc_get_SR_reg(PMC, PMC_SR_MCKRDY)) {
			/* Wait MCK ready */
		}
	}

	/* Disable PLL(s) */
	hri_pmc_write_CKGR_PLLAR_reg(PMC, CKGR_PLLAR_MULA(0));

	hri_pmc_write_CKGR_PLLBR_reg(PMC, CKGR_PLLBR_MULB(0));
	/* Prepare for entering WAIT mode */
	while (!hri_pmc_get_SR_reg(PMC, PMC_SR_MOSCRCS)) {
		/* Wait fast RC ready */
	}

	/* Switch MAINCK to FAST RC */
	mor &= ~CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, mor);
	while (!hri_pmc_get_SR_reg(PMC, PMC_SR_MOSCSELS)) {
		/* Wait switch to FAST RC */
	}

	/* Update FWS */
	hri_efc_write_EEFC_FMR_reg(EFC, _fmr & (~EEFC_FMR_FWS_Msk));

	/* Disable XTALs */
	if (_sleep_mode == 2) {
		mor &= ~CKGR_MOR_MOSCXTEN;
		hri_pmc_write_CKGR_MOR_reg(PMC, mor);
	}
}

static inline void _restore_clocks(void)
{
	uint32_t mor;
	uint32_t mckr;
	uint32_t pll_sr = 0;

	/* Switch MAINCK to external XTAL */
	if (CKGR_MOR_MOSCXTBY == (_mor & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		/* Select bypass mode */
		mor = hri_pmc_read_CKGR_MOR_reg(PMC);
		mor = (mor & (~CKGR_MOR_MOSCXTEN)) | CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
		hri_pmc_write_CKGR_MOR_reg(PMC, mor);
		/* Fully restore (Disable XTALs) */
		hri_pmc_write_CKGR_MOR_reg(PMC, _mor | CKGR_MOR_KEY_PASSWD);
	} else if (CKGR_MOR_MOSCXTEN == (_mor & CKGR_MOR_MOSCXTEN)) {
		/* Enable External XTAL */
		if (!hri_pmc_get_CKGR_MOR_reg(PMC, CKGR_MOR_MOSCXTEN)) {
			mor = hri_pmc_read_CKGR_MOR_reg(PMC);
			mor = (mor & (~CKGR_MOR_MOSCXTBY)) | CKGR_MOR_MOSCXTEN;
			hri_pmc_write_CKGR_MOR_reg(PMC, mor);
			while (!hri_pmc_get_SR_reg(PMC, PMC_SR_MOSCXTS)) {
				/* Wait the XTAL to stabilize */
			}
		}

		/* Select External XTAL */
		if (!hri_pmc_get_CKGR_MOR_reg(PMC, CKGR_MOR_MOSCSEL)) {
			mor = hri_pmc_read_CKGR_MOR_reg(PMC);
			mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
			hri_pmc_write_CKGR_MOR_reg(PMC, mor);
			while (!hri_pmc_get_SR_reg(PMC, PMC_SR_MOSCSELS)) {
				/* Wait the XTAL switch */
			}
		}

		/* Fully restore (Disable Fast RC) */
		hri_pmc_write_CKGR_MOR_reg(PMC, _mor | CKGR_MOR_KEY_PASSWD);
	}

	if (_pllar & CKGR_PLLAR_MULA_Msk) {
		hri_pmc_write_CKGR_PLLAR_reg(PMC, _pllar);
		pll_sr |= PMC_SR_LOCKA;
	}
	if (_pllbr & CKGR_PLLBR_MULB_Msk) {
		hri_pmc_write_CKGR_PLLBR_reg(PMC, _pllbr);
		pll_sr |= PMC_SR_LOCKB;
	}
	/* Wait MCK source ready */
	switch (_mckr & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_PLLA_CLK:
		while (!hri_pmc_get_SR_reg(PMC, PMC_SR_LOCKA)) {
			/* Wait PLLA lock */
		}
		break;
	}

	/* Switch to faster clock */
	mckr = hri_pmc_read_MCKR_reg(PMC);
	mckr = (mckr & (~PMC_MCKR_PRES_Msk)) | (_mckr & PMC_MCKR_PRES_Msk);
	hri_pmc_write_MCKR_reg(PMC, mckr);
	while (!hri_pmc_get_SR_reg(PMC, PMC_SR_MCKRDY)) {
		/* Wait MCK ready */
	}

	/* Restore FWS */
	hri_efc_write_EEFC_FMR_reg(EFC, _fmr);

	/* Fully restore MCKR (CSS and others) */
	hri_pmc_write_MCKR_reg(PMC, _mckr);
	while (!hri_pmc_get_SR_reg(PMC, PMC_SR_MCKRDY)) {
		/* Wait MCK ready */
	}

	while (!hri_pmc_get_SR_reg(PMC, pll_sr)) {
		/* Waiting all restored PLLs ready */
	}
}

/**
 * \brief Put MCU to sleep
 */
void _go_to_sleep(void)
{
	bool irq_enabled = (__get_PRIMASK() == 0);

	if (_sleep_mode == 1 || _sleep_mode == 2) {
		__disable_irq();
		_save_clocks();
		__enable_irq();

		/* Flash in wait mode: PMC_FSMR_FLPM_FLASH_STANDBY/_DEEP_POWERDOWN */
		hri_pmc_write_FSMR_FLPM_bf(PMC, _sleep_mode - 1);
		/* Set the WAITMODE bit = 1 */
		__DSB();
		hri_pmc_set_CKGR_MOR_reg(PMC, CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE);
		while (!hri_pmc_get_SR_reg(PMC, PMC_SR_MCKRDY)) {
			/* Waiting for Master Clock Ready MCKRDY = 1 */
		}
		/* Waiting for MOSCRCEN bit cleared is strongly recommended
		 * to ensure that the core will not execute undesired instructions
		 */
		while (!hri_pmc_get_CKGR_MOR_reg(PMC, CKGR_MOR_MOSCRCEN)) {
			/* Waiting for MOSCRCEN */
		}
		/* Flash in idle mode: PMC_FSMR_FLPM_FLASH_IDLE */
		hri_pmc_write_FSMR_FLPM_bf(PMC, 2);

		__disable_irq();
		_restore_clocks();

		if (irq_enabled) {
			__enable_irq();
		}
	} else {
		__DSB();
		__WFI();
	}
}
