
CM730.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000560c  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         000002f4  20000000  08008740  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000111c  200002f4  08008a34  000102f4  2**2
                  ALLOC
  4 ._usrstack    00000100  20001410  08009b50  000102f4  2**0
                  ALLOC
  5 .comment      00000480  00000000  00000000  000102f4  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000004b0  00000000  00000000  00010778  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00003543  00000000  00000000  00010c28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000db93  00000000  00000000  0001416b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002fe5  00000000  00000000  00021cfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002fdb  00000000  00000000  00024ce3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002588  00000000  00000000  00027cc0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000049c7  00000000  00000000  0002a248  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000435c  00000000  00000000  0002ec0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000031  00000000  00000000  00032f6b  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000328  00000000  00000000  00032fa0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	.word	0x20010000
 8003004:	08008459 	.word	0x08008459
 8003008:	08003135 	.word	0x08003135
 800300c:	08003139 	.word	0x08003139
 8003010:	0800313d 	.word	0x0800313d
 8003014:	08003141 	.word	0x08003141
 8003018:	08003145 	.word	0x08003145
	...
 800302c:	0800314d 	.word	0x0800314d
 8003030:	08003149 	.word	0x08003149
 8003034:	00000000 	.word	0x00000000
 8003038:	08003151 	.word	0x08003151
 800303c:	08003329 	.word	0x08003329
 8003040:	08003155 	.word	0x08003155
 8003044:	08003159 	.word	0x08003159
 8003048:	0800315d 	.word	0x0800315d
 800304c:	08003161 	.word	0x08003161
 8003050:	08003165 	.word	0x08003165
 8003054:	08003169 	.word	0x08003169
 8003058:	0800316d 	.word	0x0800316d
 800305c:	08003171 	.word	0x08003171
 8003060:	08003175 	.word	0x08003175
 8003064:	08003179 	.word	0x08003179
 8003068:	0800317d 	.word	0x0800317d
	...
 8003088:	08003255 	.word	0x08003255
 800308c:	0800319d 	.word	0x0800319d
 8003090:	080031a1 	.word	0x080031a1
 8003094:	080031a5 	.word	0x080031a5
 8003098:	080031a9 	.word	0x080031a9
 800309c:	080031ad 	.word	0x080031ad
 80030a0:	080031b1 	.word	0x080031b1
 80030a4:	080031b5 	.word	0x080031b5
 80030a8:	080031b9 	.word	0x080031b9
 80030ac:	080031bd 	.word	0x080031bd
 80030b0:	08003261 	.word	0x08003261
 80030b4:	080031c1 	.word	0x080031c1
 80030b8:	080031c5 	.word	0x080031c5
 80030bc:	080031c9 	.word	0x080031c9
 80030c0:	080031cd 	.word	0x080031cd
 80030c4:	080031d1 	.word	0x080031d1
 80030c8:	080031d5 	.word	0x080031d5
 80030cc:	080031d9 	.word	0x080031d9
 80030d0:	080031dd 	.word	0x080031dd
 80030d4:	08003249 	.word	0x08003249
 80030d8:	080031e1 	.word	0x080031e1
 80030dc:	0800323d 	.word	0x0800323d
 80030e0:	080031e5 	.word	0x080031e5
 80030e4:	080031e9 	.word	0x080031e9
 80030e8:	080031ed 	.word	0x080031ed
 80030ec:	080031f1 	.word	0x080031f1
 80030f0:	080031f5 	.word	0x080031f5
 80030f4:	080031f9 	.word	0x080031f9
 80030f8:	080031fd 	.word	0x080031fd
 80030fc:	08003201 	.word	0x08003201
 8003100:	08003205 	.word	0x08003205
 8003104:	08003209 	.word	0x08003209
 8003108:	0800320d 	.word	0x0800320d
 800310c:	08003211 	.word	0x08003211
 8003110:	08003215 	.word	0x08003215
 8003114:	08003231 	.word	0x08003231
 8003118:	08003219 	.word	0x08003219
 800311c:	0800321d 	.word	0x0800321d
 8003120:	08003221 	.word	0x08003221
 8003124:	08003225 	.word	0x08003225
 8003128:	08003229 	.word	0x08003229
 800312c:	0800322d 	.word	0x0800322d
 8003130:	0000f85f 	.word	0x0000f85f

Disassembly of section .text:

08003134 <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 8003134:	4770      	bx	lr
 8003136:	46c0      	nop			(mov r8, r8)

08003138 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8003138:	e7fe      	b.n	8003138 <HardFaultException>
 800313a:	46c0      	nop			(mov r8, r8)

0800313c <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 800313c:	e7fe      	b.n	800313c <MemManageException>
 800313e:	46c0      	nop			(mov r8, r8)

08003140 <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8003140:	e7fe      	b.n	8003140 <BusFaultException>
 8003142:	46c0      	nop			(mov r8, r8)

08003144 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8003144:	e7fe      	b.n	8003144 <UsageFaultException>
 8003146:	46c0      	nop			(mov r8, r8)

08003148 <DebugMonitor>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
}
 8003148:	4770      	bx	lr
 800314a:	46c0      	nop			(mov r8, r8)

0800314c <SVCHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
}
 800314c:	4770      	bx	lr
 800314e:	46c0      	nop			(mov r8, r8)

08003150 <PendSVC>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
}
 8003150:	4770      	bx	lr
 8003152:	46c0      	nop			(mov r8, r8)

08003154 <WWDG_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
}
 8003154:	4770      	bx	lr
 8003156:	46c0      	nop			(mov r8, r8)

08003158 <PVD_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
}
 8003158:	4770      	bx	lr
 800315a:	46c0      	nop			(mov r8, r8)

0800315c <TAMPER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
}
 800315c:	4770      	bx	lr
 800315e:	46c0      	nop			(mov r8, r8)

08003160 <RTC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
}
 8003160:	4770      	bx	lr
 8003162:	46c0      	nop			(mov r8, r8)

08003164 <FLASH_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
}
 8003164:	4770      	bx	lr
 8003166:	46c0      	nop			(mov r8, r8)

08003168 <RCC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
}
 8003168:	4770      	bx	lr
 800316a:	46c0      	nop			(mov r8, r8)

0800316c <EXTI0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
}
 800316c:	4770      	bx	lr
 800316e:	46c0      	nop			(mov r8, r8)

08003170 <EXTI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
}
 8003170:	4770      	bx	lr
 8003172:	46c0      	nop			(mov r8, r8)

08003174 <EXTI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
}
 8003174:	4770      	bx	lr
 8003176:	46c0      	nop			(mov r8, r8)

08003178 <EXTI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
}
 8003178:	4770      	bx	lr
 800317a:	46c0      	nop			(mov r8, r8)

0800317c <EXTI4_IRQHandler>:
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
	//ISR_MIC_EXTI();
	//EXTI_ClearITPendingBit(EXTI_Line4);
}
 800317c:	4770      	bx	lr
 800317e:	46c0      	nop			(mov r8, r8)

08003180 <DMA1_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
}
 8003180:	4770      	bx	lr
 8003182:	46c0      	nop			(mov r8, r8)

08003184 <DMA1_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
}
 8003184:	4770      	bx	lr
 8003186:	46c0      	nop			(mov r8, r8)

08003188 <DMA1_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
}
 8003188:	4770      	bx	lr
 800318a:	46c0      	nop			(mov r8, r8)

0800318c <DMA1_Channel4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
}
 800318c:	4770      	bx	lr
 800318e:	46c0      	nop			(mov r8, r8)

08003190 <DMA1_Channel5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
}
 8003190:	4770      	bx	lr
 8003192:	46c0      	nop			(mov r8, r8)

08003194 <DMA1_Channel6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
}
 8003194:	4770      	bx	lr
 8003196:	46c0      	nop			(mov r8, r8)

08003198 <DMA1_Channel7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
}
 8003198:	4770      	bx	lr
 800319a:	46c0      	nop			(mov r8, r8)

0800319c <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
}
 800319c:	4770      	bx	lr
 800319e:	46c0      	nop			(mov r8, r8)

080031a0 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
}
 80031a0:	4770      	bx	lr
 80031a2:	46c0      	nop			(mov r8, r8)

080031a4 <CAN_RX1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
}
 80031a4:	4770      	bx	lr
 80031a6:	46c0      	nop			(mov r8, r8)

080031a8 <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
}
 80031a8:	4770      	bx	lr
 80031aa:	46c0      	nop			(mov r8, r8)

080031ac <EXTI9_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
}
 80031ac:	4770      	bx	lr
 80031ae:	46c0      	nop			(mov r8, r8)

080031b0 <TIM1_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
}
 80031b0:	4770      	bx	lr
 80031b2:	46c0      	nop			(mov r8, r8)

080031b4 <TIM1_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
}
 80031b4:	4770      	bx	lr
 80031b6:	46c0      	nop			(mov r8, r8)

080031b8 <TIM1_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
}
 80031b8:	4770      	bx	lr
 80031ba:	46c0      	nop			(mov r8, r8)

080031bc <TIM1_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
}
 80031bc:	4770      	bx	lr
 80031be:	46c0      	nop			(mov r8, r8)

080031c0 <TIM3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
}
 80031c0:	4770      	bx	lr
 80031c2:	46c0      	nop			(mov r8, r8)

080031c4 <TIM4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
}
 80031c4:	4770      	bx	lr
 80031c6:	46c0      	nop			(mov r8, r8)

080031c8 <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
}
 80031c8:	4770      	bx	lr
 80031ca:	46c0      	nop			(mov r8, r8)

080031cc <I2C1_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
}
 80031cc:	4770      	bx	lr
 80031ce:	46c0      	nop			(mov r8, r8)

080031d0 <I2C2_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
}
 80031d0:	4770      	bx	lr
 80031d2:	46c0      	nop			(mov r8, r8)

080031d4 <I2C2_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
}
 80031d4:	4770      	bx	lr
 80031d6:	46c0      	nop			(mov r8, r8)

080031d8 <SPI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
}
 80031d8:	4770      	bx	lr
 80031da:	46c0      	nop			(mov r8, r8)

080031dc <SPI2_IRQHandler>:
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

	}
*/

}
 80031dc:	4770      	bx	lr
 80031de:	46c0      	nop			(mov r8, r8)

080031e0 <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
}
 80031e0:	4770      	bx	lr
 80031e2:	46c0      	nop			(mov r8, r8)

080031e4 <EXTI15_10_IRQHandler>:
		else														gbUSB_Enable = 1;

		EXTI_ClearITPendingBit(EXTI_Line13);
	}
	*/
}
 80031e4:	4770      	bx	lr
 80031e6:	46c0      	nop			(mov r8, r8)

080031e8 <RTCAlarm_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
}
 80031e8:	4770      	bx	lr
 80031ea:	46c0      	nop			(mov r8, r8)

080031ec <USBWakeUp_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
}
 80031ec:	4770      	bx	lr
 80031ee:	46c0      	nop			(mov r8, r8)

080031f0 <TIM8_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
}
 80031f0:	4770      	bx	lr
 80031f2:	46c0      	nop			(mov r8, r8)

080031f4 <TIM8_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
}
 80031f4:	4770      	bx	lr
 80031f6:	46c0      	nop			(mov r8, r8)

080031f8 <TIM8_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
}
 80031f8:	4770      	bx	lr
 80031fa:	46c0      	nop			(mov r8, r8)

080031fc <TIM8_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
}
 80031fc:	4770      	bx	lr
 80031fe:	46c0      	nop			(mov r8, r8)

08003200 <ADC3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
}
 8003200:	4770      	bx	lr
 8003202:	46c0      	nop			(mov r8, r8)

08003204 <FSMC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
}
 8003204:	4770      	bx	lr
 8003206:	46c0      	nop			(mov r8, r8)

08003208 <SDIO_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
}
 8003208:	4770      	bx	lr
 800320a:	46c0      	nop			(mov r8, r8)

0800320c <TIM5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
}
 800320c:	4770      	bx	lr
 800320e:	46c0      	nop			(mov r8, r8)

08003210 <SPI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
}
 8003210:	4770      	bx	lr
 8003212:	46c0      	nop			(mov r8, r8)

08003214 <UART4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
}
 8003214:	4770      	bx	lr
 8003216:	46c0      	nop			(mov r8, r8)

08003218 <TIM6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
}
 8003218:	4770      	bx	lr
 800321a:	46c0      	nop			(mov r8, r8)

0800321c <TIM7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
}
 800321c:	4770      	bx	lr
 800321e:	46c0      	nop			(mov r8, r8)

08003220 <DMA2_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
}
 8003220:	4770      	bx	lr
 8003222:	46c0      	nop			(mov r8, r8)

08003224 <DMA2_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
}
 8003224:	4770      	bx	lr
 8003226:	46c0      	nop			(mov r8, r8)

08003228 <DMA2_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
}
 8003228:	4770      	bx	lr
 800322a:	46c0      	nop			(mov r8, r8)

0800322c <DMA2_Channel4_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
}
 800322c:	4770      	bx	lr
 800322e:	46c0      	nop			(mov r8, r8)

08003230 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8003230:	b500      	push	{lr}
 8003232:	b081      	sub	sp, #4
	ISR_USART_ZIGBEE();
 8003234:	f000 f9d0 	bl	80035d8 <ISR_USART_ZIGBEE>
}
 8003238:	b001      	add	sp, #4
 800323a:	bd00      	pop	{pc}

0800323c <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 800323c:	b500      	push	{lr}
 800323e:	b081      	sub	sp, #4
	ISR_USART_PC();
 8003240:	f000 f9c4 	bl	80035cc <ISR_USART_PC>
}
 8003244:	b001      	add	sp, #4
 8003246:	bd00      	pop	{pc}

08003248 <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
 8003248:	b500      	push	{lr}
 800324a:	b081      	sub	sp, #4
	ISR_USART_DXL();
 800324c:	f000 f9ca 	bl	80035e4 <ISR_USART_DXL>
}
 8003250:	b001      	add	sp, #4
 8003252:	bd00      	pop	{pc}

08003254 <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8003254:	b500      	push	{lr}
 8003256:	b081      	sub	sp, #4
	ISR_ADC();
 8003258:	f000 f8cc 	bl	80033f4 <ISR_ADC>
}
 800325c:	b001      	add	sp, #4
 800325e:	bd00      	pop	{pc}

08003260 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003260:	b500      	push	{lr}
	static b1Sec=0;

	if (TIM_GetITStatus(TIM2, TIM_IT_CC4) != RESET) // 120us, 8000Hz
 8003262:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003266:	b081      	sub	sp, #4
	static b1Sec=0;

	if (TIM_GetITStatus(TIM2, TIM_IT_CC4) != RESET) // 120us, 8000Hz
 8003268:	2110      	movs	r1, #16
 800326a:	f004 fe67 	bl	8007f3c <TIM_GetITStatus>
 800326e:	2800      	cmp	r0, #0
 8003270:	d04e      	beq.n	8003310 <TIM2_IRQHandler+0xb0>
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC4);
 8003272:	2110      	movs	r1, #16
 8003274:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003278:	f004 fe6c 	bl	8007f54 <TIM_ClearITPendingBit>
		ISR_ADC();
 800327c:	f000 f8ba 	bl	80033f4 <ISR_ADC>
		capture = TIM_GetCapture4(TIM2);
 8003280:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003284:	f004 fe42 	bl	8007f0c <TIM_GetCapture4>
 8003288:	4b22      	ldr	r3, [pc, #136]	(8003314 <TIM2_IRQHandler+0xb4>)
 800328a:	6018      	str	r0, [r3, #0]
		TIM_SetCompare4(TIM2, capture + CCR4_Val);
 800328c:	6819      	ldr	r1, [r3, #0]
 800328e:	4b22      	ldr	r3, [pc, #136]	(8003318 <TIM2_IRQHandler+0xb8>)
 8003290:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	18c9      	adds	r1, r1, r3
 8003298:	b289      	uxth	r1, r1
 800329a:	f004 fdeb 	bl	8007e74 <TIM_SetCompare4>


		if( !( gwCounter1 & 7 ) ) // 840us
 800329e:	4b1f      	ldr	r3, [pc, #124]	(800331c <TIM2_IRQHandler+0xbc>)
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	f013 0f07 	tst.w	r3, #7	; 0x7
 80032a6:	d101      	bne.n	80032ac <TIM2_IRQHandler+0x4c>
		{
			ISR_1ms_TIMER();
 80032a8:	f000 f898 	bl	80033dc <ISR_1ms_TIMER>
		}

		if( !( gwCounter1 & 3 ) ) // 480us, 2000Hz
 80032ac:	4b1b      	ldr	r3, [pc, #108]	(800331c <TIM2_IRQHandler+0xbc>)
 80032ae:	881b      	ldrh	r3, [r3, #0]
 80032b0:	f013 0f03 	tst.w	r3, #3	; 0x3
 80032b4:	d101      	bne.n	80032ba <TIM2_IRQHandler+0x5a>
		{
			ISR_LED_RGB_TIMER();
 80032b6:	f000 f8a9 	bl	800340c <ISR_LED_RGB_TIMER>

		}
		if( !( gwCounter1 & 31 ) ) // 3840us, 250Hz
 80032ba:	4b18      	ldr	r3, [pc, #96]	(800331c <TIM2_IRQHandler+0xbc>)
 80032bc:	881b      	ldrh	r3, [r3, #0]
 80032be:	f013 0f1f 	tst.w	r3, #31	; 0x1f
 80032c2:	d108      	bne.n	80032d6 <TIM2_IRQHandler+0x76>
		{
			ISR_SPI_READ();
 80032c4:	f000 f994 	bl	80035f0 <ISR_SPI_READ>
			__ISR_Buzzer_Manage();
 80032c8:	f002 f822 	bl	8005310 <__ISR_Buzzer_Manage>
			GB_BUTTON = ReadButton();
 80032cc:	f001 f804 	bl	80042d8 <ReadButton>
 80032d0:	4b13      	ldr	r3, [pc, #76]	(8003320 <TIM2_IRQHandler+0xc0>)
 80032d2:	b2c0      	uxtb	r0, r0
 80032d4:	7798      	strb	r0, [r3, #30]
		}

		if( !( gwCounter1 & 0x3FF ) ) // 125ms
 80032d6:	4b11      	ldr	r3, [pc, #68]	(800331c <TIM2_IRQHandler+0xbc>)
 80032d8:	881b      	ldrh	r3, [r3, #0]
 80032da:	059b      	lsls	r3, r3, #22
 80032dc:	0d9b      	lsrs	r3, r3, #22
 80032de:	b993      	cbnz	r3, 8003306 <TIM2_IRQHandler+0xa6>
		{
			LED_SetState(LED_RX,OFF);
 80032e0:	2010      	movs	r0, #16
 80032e2:	2100      	movs	r1, #0
 80032e4:	f001 f8a2 	bl	800442c <LED_SetState>
			LED_SetState(LED_TX,OFF);
 80032e8:	2008      	movs	r0, #8
 80032ea:	2100      	movs	r1, #0
 80032ec:	f001 f89e 	bl	800442c <LED_SetState>

			if( !(b1Sec&0x07) )
 80032f0:	4b0c      	ldr	r3, [pc, #48]	(8003324 <TIM2_IRQHandler+0xc4>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f013 0f07 	tst.w	r3, #7	; 0x7
 80032f8:	d101      	bne.n	80032fe <TIM2_IRQHandler+0x9e>
			{
				ISR_BATTERY_CHECK();
 80032fa:	f000 f97f 	bl	80035fc <ISR_BATTERY_CHECK>
			}

			b1Sec++;
 80032fe:	4a09      	ldr	r2, [pc, #36]	(8003324 <TIM2_IRQHandler+0xc4>)
 8003300:	6813      	ldr	r3, [r2, #0]
 8003302:	3301      	adds	r3, #1
 8003304:	6013      	str	r3, [r2, #0]
		if( !( Counter1 & 32 ) ) // 3960us, 250Hz
		{

		}
		*/
		gwCounter1++;
 8003306:	4a05      	ldr	r2, [pc, #20]	(800331c <TIM2_IRQHandler+0xbc>)
 8003308:	8813      	ldrh	r3, [r2, #0]
 800330a:	3301      	adds	r3, #1
 800330c:	b29b      	uxth	r3, r3
 800330e:	8013      	strh	r3, [r2, #0]
	}
}
 8003310:	b001      	add	sp, #4
 8003312:	bd00      	pop	{pc}
 8003314:	200002f4 	.word	0x200002f4
 8003318:	2000012e 	.word	0x2000012e
 800331c:	200002fa 	.word	0x200002fa
 8003320:	20000923 	.word	0x20000923
 8003324:	200002fc 	.word	0x200002fc

08003328 <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
 8003328:	b500      	push	{lr}
 800332a:	b081      	sub	sp, #4
	__ISR_DELAY();
 800332c:	f001 fc5e 	bl	8004bec <__ISR_DELAY>
}
 8003330:	b001      	add	sp, #4
 8003332:	bd00      	pop	{pc}

08003334 <main>:
* Return         : None
*******************************************************************************/


int main(void)
{
 8003334:	b500      	push	{lr}
 8003336:	b081      	sub	sp, #4

	byte bCount;
	long lTemp;

	System_Configuration();
 8003338:	f001 fbfc 	bl	8004b34 <System_Configuration>

	dxl_set_power(OFF);
 800333c:	2000      	movs	r0, #0
 800333e:	f001 fce1 	bl	8004d04 <dxl_set_power>
	//dxl_set_power(ON);
	Zigbee_SetState(ON);
 8003342:	2001      	movs	r0, #1
 8003344:	f000 f98c 	bl	8003660 <Zigbee_SetState>

	//LED_SetState(LED_POWER, ON);
	//	LED_RGB_SetState(LED_R|LED_G|LED_B);
	//LED_RGB_SetState(OFF);

	BufferClear(USART_DXL);
 8003348:	2000      	movs	r0, #0
 800334a:	f001 fd8d 	bl	8004e68 <BufferClear>
	BufferClear(USART_PC);
 800334e:	2002      	movs	r0, #2
 8003350:	f001 fd8a 	bl	8004e68 <BufferClear>
	BufferClear(USART_ZIGBEE);
 8003354:	2001      	movs	r0, #1
 8003356:	f001 fd87 	bl	8004e68 <BufferClear>

	setBuzzerOff();
 800335a:	f002 f89b 	bl	8005494 <setBuzzerOff>
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
	{
		  gbpControlTable[bCount] = ROM_INITIAL_DATA[bCount];
 800335e:	481c      	ldr	r0, [pc, #112]	(80033d0 <main+0x9c>)
 8003360:	491c      	ldr	r1, [pc, #112]	(80033d4 <main+0xa0>)

	BufferClear(USART_DXL);
	BufferClear(USART_PC);
	BufferClear(USART_ZIGBEE);

	setBuzzerOff();
 8003362:	2200      	movs	r2, #0
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
	{
		  gbpControlTable[bCount] = ROM_INITIAL_DATA[bCount];
 8003364:	5c83      	ldrb	r3, [r0, r2]
 8003366:	548b      	strb	r3, [r1, r2]
 8003368:	3201      	adds	r2, #1
		EEPROM_Write( P_OPERATING_MODE, 0);
	}
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
 800336a:	2a18      	cmp	r2, #24
 800336c:	d1fa      	bne.n	8003364 <main+0x30>
	USART_Configuration(USART_DXL,lTemp);
	USART_Configuration(USART_PC,lTemp);
*/


    gbLEDBlinkCounter = 8;
 800336e:	4b1a      	ldr	r3, [pc, #104]	(80033d8 <main+0xa4>)
 8003370:	2208      	movs	r2, #8
 8003372:	701a      	strb	r2, [r3, #0]




	for (bCount = 0; bCount < 3; bCount++) {
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, ON);
 8003374:	2101      	movs	r1, #1
 8003376:	2007      	movs	r0, #7
 8003378:	f001 f858 	bl	800442c <LED_SetState>
		mDelay(50);
 800337c:	2032      	movs	r0, #50
 800337e:	f001 fcdb 	bl	8004d38 <mDelay>
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, OFF);
 8003382:	2100      	movs	r1, #0
 8003384:	2007      	movs	r0, #7
 8003386:	f001 f851 	bl	800442c <LED_SetState>
		mDelay(50);
 800338a:	2032      	movs	r0, #50
 800338c:	f001 fcd4 	bl	8004d38 <mDelay>




	for (bCount = 0; bCount < 3; bCount++) {
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, ON);
 8003390:	2101      	movs	r1, #1
 8003392:	2007      	movs	r0, #7
 8003394:	f001 f84a 	bl	800442c <LED_SetState>
		mDelay(50);
 8003398:	2032      	movs	r0, #50
 800339a:	f001 fccd 	bl	8004d38 <mDelay>
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, OFF);
 800339e:	2100      	movs	r1, #0
 80033a0:	2007      	movs	r0, #7
 80033a2:	f001 f843 	bl	800442c <LED_SetState>
		mDelay(50);
 80033a6:	2032      	movs	r0, #50
 80033a8:	f001 fcc6 	bl	8004d38 <mDelay>




	for (bCount = 0; bCount < 3; bCount++) {
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, ON);
 80033ac:	2101      	movs	r1, #1
 80033ae:	2007      	movs	r0, #7
 80033b0:	f001 f83c 	bl	800442c <LED_SetState>
		mDelay(50);
 80033b4:	2032      	movs	r0, #50
 80033b6:	f001 fcbf 	bl	8004d38 <mDelay>
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, OFF);
 80033ba:	2007      	movs	r0, #7
 80033bc:	2100      	movs	r1, #0
 80033be:	f001 f835 	bl	800442c <LED_SetState>
		mDelay(50);
 80033c2:	2032      	movs	r0, #50
 80033c4:	f001 fcb8 	bl	8004d38 <mDelay>

	  }

*/

	Process();
 80033c8:	f000 fc24 	bl	8003c14 <Process>
 80033cc:	e7fe      	b.n	80033cc <main+0x98>
 80033ce:	46c0      	nop			(mov r8, r8)
 80033d0:	2000010e 	.word	0x2000010e
 80033d4:	20000923 	.word	0x20000923
 80033d8:	2000097e 	.word	0x2000097e

080033dc <ISR_1ms_TIMER>:

}

void ISR_1ms_TIMER(void)
{
	gbMiliSec++;
 80033dc:	4a02      	ldr	r2, [pc, #8]	(80033e8 <ISR_1ms_TIMER+0xc>)
 80033de:	7813      	ldrb	r3, [r2, #0]
 80033e0:	3301      	adds	r3, #1
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	7013      	strb	r3, [r2, #0]
}
 80033e6:	4770      	bx	lr
 80033e8:	20000922 	.word	0x20000922

080033ec <ISR_BUZZER>:
}

void ISR_BUZZER(void)
{

}
 80033ec:	4770      	bx	lr
 80033ee:	46c0      	nop			(mov r8, r8)

080033f0 <ISR_MOTOR_CONTROL>:

void ISR_MOTOR_CONTROL(void)
{

}
 80033f0:	4770      	bx	lr
 80033f2:	46c0      	nop			(mov r8, r8)

080033f4 <ISR_ADC>:
{
	__ISR_DELAY();
}

void ISR_ADC(void)
{
 80033f4:	b500      	push	{lr}
 80033f6:	b081      	sub	sp, #4
	__ISR_ADC();
 80033f8:	f001 fcec 	bl	8004dd4 <__ISR_ADC>
}
 80033fc:	b001      	add	sp, #4
 80033fe:	bd00      	pop	{pc}

08003400 <ISR_DELAY>:
	}
}


void ISR_DELAY(void)
{
 8003400:	b500      	push	{lr}
 8003402:	b081      	sub	sp, #4
	__ISR_DELAY();
 8003404:	f001 fbf2 	bl	8004bec <__ISR_DELAY>
}
 8003408:	b001      	add	sp, #4
 800340a:	bd00      	pop	{pc}

0800340c <ISR_LED_RGB_TIMER>:
	__ISR_USART_PC();
}


void ISR_LED_RGB_TIMER(void)
{
 800340c:	b510      	push	{r4, lr}
	vu8 gbUSB_Enable = 0;

	gbLEDPwm = (++gbLEDPwm)&0x1f;
 800340e:	4b63      	ldr	r3, [pc, #396]	(800359c <ISR_LED_RGB_TIMER+0x190>)
	__ISR_USART_PC();
}


void ISR_LED_RGB_TIMER(void)
{
 8003410:	b082      	sub	sp, #8
	vu8 gbUSB_Enable = 0;
 8003412:	2400      	movs	r4, #0
 8003414:	f88d 4007 	strb.w	r4, [sp, #7]

	gbLEDPwm = (++gbLEDPwm)&0x1f;
 8003418:	781a      	ldrb	r2, [r3, #0]

	if( GPIO_ReadInputDataBit(PORT_PA13, 	PIN_PA13) != SET ) 	gbUSB_Enable = 0;
 800341a:	f44f 5100 	mov.w	r1, #8192	; 0x2000

void ISR_LED_RGB_TIMER(void)
{
	vu8 gbUSB_Enable = 0;

	gbLEDPwm = (++gbLEDPwm)&0x1f;
 800341e:	3201      	adds	r2, #1
 8003420:	b2d2      	uxtb	r2, r2
 8003422:	701a      	strb	r2, [r3, #0]
 8003424:	781a      	ldrb	r2, [r3, #0]

	if( GPIO_ReadInputDataBit(PORT_PA13, 	PIN_PA13) != SET ) 	gbUSB_Enable = 0;
 8003426:	485e      	ldr	r0, [pc, #376]	(80035a0 <ISR_LED_RGB_TIMER+0x194>)

void ISR_LED_RGB_TIMER(void)
{
	vu8 gbUSB_Enable = 0;

	gbLEDPwm = (++gbLEDPwm)&0x1f;
 8003428:	f002 021f 	and.w	r2, r2, #31	; 0x1f
 800342c:	701a      	strb	r2, [r3, #0]

	if( GPIO_ReadInputDataBit(PORT_PA13, 	PIN_PA13) != SET ) 	gbUSB_Enable = 0;
 800342e:	f003 f86f 	bl	8006510 <GPIO_ReadInputDataBit>
 8003432:	2801      	cmp	r0, #1
	else														gbUSB_Enable = 1;
 8003434:	bf0c      	ite	eq
 8003436:	f88d 0007 	strbeq.w	r0, [sp, #7]
{
	vu8 gbUSB_Enable = 0;

	gbLEDPwm = (++gbLEDPwm)&0x1f;

	if( GPIO_ReadInputDataBit(PORT_PA13, 	PIN_PA13) != SET ) 	gbUSB_Enable = 0;
 800343a:	f88d 4007 	strbne.w	r4, [sp, #7]
	else														gbUSB_Enable = 1;


	if( gbUSB_Enable == 0 )
 800343e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003442:	f8df c160 	ldr.w	ip, [pc, #352]	; 80035a4 <ISR_LED_RGB_TIMER+0x198>
 8003446:	4619      	mov	r1, r3
 8003448:	4857      	ldr	r0, [pc, #348]	(80035a8 <ISR_LED_RGB_TIMER+0x19c>)
 800344a:	2b00      	cmp	r3, #0
 800344c:	d140      	bne.n	80034d0 <ISR_LED_RGB_TIMER+0xc4>
	{
		gbLEDHeadR = 0;
 800344e:	f88c 3000 	strb.w	r3, [ip]
		gbLEDHeadG = 0x1F;
 8003452:	4b56      	ldr	r3, [pc, #344]	(80035ac <ISR_LED_RGB_TIMER+0x1a0>)
 8003454:	221f      	movs	r2, #31
 8003456:	701a      	strb	r2, [r3, #0]
		gbLEDHeadB = 0;
 8003458:	4b55      	ldr	r3, [pc, #340]	(80035b0 <ISR_LED_RGB_TIMER+0x1a4>)
 800345a:	7019      	strb	r1, [r3, #0]

		if( bLED_Counter )
 800345c:	7803      	ldrb	r3, [r0, #0]
 800345e:	b1db      	cbz	r3, 8003498 <ISR_LED_RGB_TIMER+0x8c>
		{
			wLED_Timer--;
 8003460:	4a54      	ldr	r2, [pc, #336]	(80035b4 <ISR_LED_RGB_TIMER+0x1a8>)
 8003462:	8813      	ldrh	r3, [r2, #0]
 8003464:	3b01      	subs	r3, #1
 8003466:	b29b      	uxth	r3, r3
 8003468:	8013      	strh	r3, [r2, #0]
			if( wLED_Timer == 0 )
 800346a:	8813      	ldrh	r3, [r2, #0]
 800346c:	b299      	uxth	r1, r3
 800346e:	b999      	cbnz	r1, 8003498 <ISR_LED_RGB_TIMER+0x8c>
			{
				bLED_Counter--;
 8003470:	7803      	ldrb	r3, [r0, #0]
 8003472:	3b01      	subs	r3, #1
 8003474:	b2db      	uxtb	r3, r3
 8003476:	7003      	strb	r3, [r0, #0]
				wLED_Timer = BLINK_TIME;
 8003478:	f240 4312 	movw	r3, #1042	; 0x412
 800347c:	8013      	strh	r3, [r2, #0]
				if( bLedBlinkFlag )	bLedBlinkFlag = 0;
 800347e:	4a4e      	ldr	r2, [pc, #312]	(80035b8 <ISR_LED_RGB_TIMER+0x1ac>)
 8003480:	7813      	ldrb	r3, [r2, #0]
 8003482:	b10b      	cbz	r3, 8003488 <ISR_LED_RGB_TIMER+0x7c>
 8003484:	7011      	strb	r1, [r2, #0]
 8003486:	e001      	b.n	800348c <ISR_LED_RGB_TIMER+0x80>
				else				bLedBlinkFlag = 1;
 8003488:	2301      	movs	r3, #1
 800348a:	7013      	strb	r3, [r2, #0]

				if( bLED_Counter == 0 ) bLedBlinkFlag = 0;
 800348c:	4b46      	ldr	r3, [pc, #280]	(80035a8 <ISR_LED_RGB_TIMER+0x19c>)
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	461a      	mov	r2, r3
 8003492:	b90b      	cbnz	r3, 8003498 <ISR_LED_RGB_TIMER+0x8c>
 8003494:	4b48      	ldr	r3, [pc, #288]	(80035b8 <ISR_LED_RGB_TIMER+0x1ac>)
 8003496:	701a      	strb	r2, [r3, #0]
			}
		}

		if( !bLedBlinkFlag )
 8003498:	4b47      	ldr	r3, [pc, #284]	(80035b8 <ISR_LED_RGB_TIMER+0x1ac>)
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	b94b      	cbnz	r3, 80034b2 <ISR_LED_RGB_TIMER+0xa6>
		{
			GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);
 800349e:	2180      	movs	r1, #128
 80034a0:	4846      	ldr	r0, [pc, #280]	(80035bc <ISR_LED_RGB_TIMER+0x1b0>)
 80034a2:	f003 f849 	bl	8006538 <GPIO_SetBits>
			GPIO_SetBits(PORT_LED5_G, PIN_LED5_G);
 80034a6:	4845      	ldr	r0, [pc, #276]	(80035bc <ISR_LED_RGB_TIMER+0x1b0>)
 80034a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80034ac:	f003 f844 	bl	8006538 <GPIO_SetBits>
 80034b0:	e008      	b.n	80034c4 <ISR_LED_RGB_TIMER+0xb8>
			GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);
		}
		else
		{
			GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);
 80034b2:	4842      	ldr	r0, [pc, #264]	(80035bc <ISR_LED_RGB_TIMER+0x1b0>)
 80034b4:	2180      	movs	r1, #128
 80034b6:	f003 f83f 	bl	8006538 <GPIO_SetBits>
			GPIO_ResetBits(PORT_LED5_G, PIN_LED5_G);
 80034ba:	4840      	ldr	r0, [pc, #256]	(80035bc <ISR_LED_RGB_TIMER+0x1b0>)
 80034bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80034c0:	f003 f83c 	bl	800653c <GPIO_ResetBits>
			GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);
 80034c4:	483d      	ldr	r0, [pc, #244]	(80035bc <ISR_LED_RGB_TIMER+0x1b0>)
 80034c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80034ca:	f003 f835 	bl	8006538 <GPIO_SetBits>
 80034ce:	e030      	b.n	8003532 <ISR_LED_RGB_TIMER+0x126>
		}

	}
	else
	{
		bLED_Counter=BLINK_COUNT;
 80034d0:	230a      	movs	r3, #10
 80034d2:	7003      	strb	r3, [r0, #0]
		wLED_Timer=BLINK_TIME;
 80034d4:	4b37      	ldr	r3, [pc, #220]	(80035b4 <ISR_LED_RGB_TIMER+0x1a8>)
 80034d6:	f240 4212 	movw	r2, #1042	; 0x412
 80034da:	801a      	strh	r2, [r3, #0]

		if (gbLEDPwm >= gbLEDHeadR)
 80034dc:	4b2f      	ldr	r3, [pc, #188]	(800359c <ISR_LED_RGB_TIMER+0x190>)
 80034de:	781a      	ldrb	r2, [r3, #0]
 80034e0:	f89c 3000 	ldrb.w	r3, [ip]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d304      	bcc.n	80034f2 <ISR_LED_RGB_TIMER+0xe6>
		{
			GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);
 80034e8:	4834      	ldr	r0, [pc, #208]	(80035bc <ISR_LED_RGB_TIMER+0x1b0>)
 80034ea:	2180      	movs	r1, #128
 80034ec:	f003 f824 	bl	8006538 <GPIO_SetBits>
 80034f0:	e003      	b.n	80034fa <ISR_LED_RGB_TIMER+0xee>
		}
		else
		{
			GPIO_ResetBits(PORT_LED5_R, PIN_LED5_R);
 80034f2:	4832      	ldr	r0, [pc, #200]	(80035bc <ISR_LED_RGB_TIMER+0x1b0>)
 80034f4:	2180      	movs	r1, #128
 80034f6:	f003 f821 	bl	800653c <GPIO_ResetBits>
		}
		if (gbLEDPwm >= gbLEDHeadG)
 80034fa:	4b28      	ldr	r3, [pc, #160]	(800359c <ISR_LED_RGB_TIMER+0x190>)
 80034fc:	781a      	ldrb	r2, [r3, #0]
 80034fe:	4b2b      	ldr	r3, [pc, #172]	(80035ac <ISR_LED_RGB_TIMER+0x1a0>)
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	429a      	cmp	r2, r3
 8003504:	d305      	bcc.n	8003512 <ISR_LED_RGB_TIMER+0x106>
		{
			GPIO_SetBits(PORT_LED5_G, PIN_LED5_G);
 8003506:	482d      	ldr	r0, [pc, #180]	(80035bc <ISR_LED_RGB_TIMER+0x1b0>)
 8003508:	f44f 7180 	mov.w	r1, #256	; 0x100
 800350c:	f003 f814 	bl	8006538 <GPIO_SetBits>
 8003510:	e004      	b.n	800351c <ISR_LED_RGB_TIMER+0x110>
		}
		else
		{
			GPIO_ResetBits(PORT_LED5_G, PIN_LED5_G);
 8003512:	482a      	ldr	r0, [pc, #168]	(80035bc <ISR_LED_RGB_TIMER+0x1b0>)
 8003514:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003518:	f003 f810 	bl	800653c <GPIO_ResetBits>
		}
		if (gbLEDPwm >= gbLEDHeadB)
 800351c:	4b1f      	ldr	r3, [pc, #124]	(800359c <ISR_LED_RGB_TIMER+0x190>)
 800351e:	781a      	ldrb	r2, [r3, #0]
 8003520:	4b23      	ldr	r3, [pc, #140]	(80035b0 <ISR_LED_RGB_TIMER+0x1a4>)
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	429a      	cmp	r2, r3
 8003526:	d2cd      	bcs.n	80034c4 <ISR_LED_RGB_TIMER+0xb8>
		{
			GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);
		}
		else
		{
			GPIO_ResetBits(PORT_LED5_B, PIN_LED5_B);
 8003528:	4824      	ldr	r0, [pc, #144]	(80035bc <ISR_LED_RGB_TIMER+0x1b0>)
 800352a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800352e:	f003 f805 	bl	800653c <GPIO_ResetBits>
		}
	}

	if (gbLEDPwm >= gbLEDEyeR)
 8003532:	4b1a      	ldr	r3, [pc, #104]	(800359c <ISR_LED_RGB_TIMER+0x190>)
 8003534:	781a      	ldrb	r2, [r3, #0]
 8003536:	4b22      	ldr	r3, [pc, #136]	(80035c0 <ISR_LED_RGB_TIMER+0x1b4>)
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	429a      	cmp	r2, r3
 800353c:	d305      	bcc.n	800354a <ISR_LED_RGB_TIMER+0x13e>
	{
		GPIO_SetBits(PORT_LED6_R, PIN_LED6_R);
 800353e:	4818      	ldr	r0, [pc, #96]	(80035a0 <ISR_LED_RGB_TIMER+0x194>)
 8003540:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003544:	f002 fff8 	bl	8006538 <GPIO_SetBits>
 8003548:	e004      	b.n	8003554 <ISR_LED_RGB_TIMER+0x148>
	}
	else
	{
		GPIO_ResetBits(PORT_LED6_R, PIN_LED6_R);
 800354a:	4815      	ldr	r0, [pc, #84]	(80035a0 <ISR_LED_RGB_TIMER+0x194>)
 800354c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003550:	f002 fff4 	bl	800653c <GPIO_ResetBits>
	}
	if (gbLEDPwm >= gbLEDEyeG)
 8003554:	4b11      	ldr	r3, [pc, #68]	(800359c <ISR_LED_RGB_TIMER+0x190>)
 8003556:	781a      	ldrb	r2, [r3, #0]
 8003558:	4b1a      	ldr	r3, [pc, #104]	(80035c4 <ISR_LED_RGB_TIMER+0x1b8>)
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	429a      	cmp	r2, r3
 800355e:	d305      	bcc.n	800356c <ISR_LED_RGB_TIMER+0x160>
	{
		GPIO_SetBits(PORT_LED6_G, PIN_LED6_G);
 8003560:	480f      	ldr	r0, [pc, #60]	(80035a0 <ISR_LED_RGB_TIMER+0x194>)
 8003562:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003566:	f002 ffe7 	bl	8006538 <GPIO_SetBits>
 800356a:	e004      	b.n	8003576 <ISR_LED_RGB_TIMER+0x16a>
	}
	else
	{
		GPIO_ResetBits(PORT_LED6_G, PIN_LED6_G);
 800356c:	480c      	ldr	r0, [pc, #48]	(80035a0 <ISR_LED_RGB_TIMER+0x194>)
 800356e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003572:	f002 ffe3 	bl	800653c <GPIO_ResetBits>
	}
	if (gbLEDPwm >= gbLEDEyeB)
 8003576:	4b09      	ldr	r3, [pc, #36]	(800359c <ISR_LED_RGB_TIMER+0x190>)
 8003578:	781a      	ldrb	r2, [r3, #0]
 800357a:	4b13      	ldr	r3, [pc, #76]	(80035c8 <ISR_LED_RGB_TIMER+0x1bc>)
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d305      	bcc.n	800358e <ISR_LED_RGB_TIMER+0x182>
	{
		GPIO_SetBits(PORT_LED6_B, PIN_LED6_B);
 8003582:	4807      	ldr	r0, [pc, #28]	(80035a0 <ISR_LED_RGB_TIMER+0x194>)
 8003584:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003588:	f002 ffd6 	bl	8006538 <GPIO_SetBits>
 800358c:	e004      	b.n	8003598 <ISR_LED_RGB_TIMER+0x18c>
	}
	else
	{
		GPIO_ResetBits(PORT_LED6_B, PIN_LED6_B);
 800358e:	4804      	ldr	r0, [pc, #16]	(80035a0 <ISR_LED_RGB_TIMER+0x194>)
 8003590:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003594:	f002 ffd2 	bl	800653c <GPIO_ResetBits>
	}
}
 8003598:	b002      	add	sp, #8
 800359a:	bd10      	pop	{r4, pc}
 800359c:	20000985 	.word	0x20000985
 80035a0:	40010800 	.word	0x40010800
 80035a4:	2000097f 	.word	0x2000097f
 80035a8:	20000300 	.word	0x20000300
 80035ac:	20000980 	.word	0x20000980
 80035b0:	20000981 	.word	0x20000981
 80035b4:	20000302 	.word	0x20000302
 80035b8:	20000304 	.word	0x20000304
 80035bc:	40011000 	.word	0x40011000
 80035c0:	20000982 	.word	0x20000982
 80035c4:	20000983 	.word	0x20000983
 80035c8:	20000984 	.word	0x20000984

080035cc <ISR_USART_PC>:
{
	__ISR_USART_ZIGBEE();
}

void ISR_USART_PC(void)
{
 80035cc:	b500      	push	{lr}
 80035ce:	b081      	sub	sp, #4
	__ISR_USART_PC();
 80035d0:	f001 fd1c 	bl	800500c <__ISR_USART_PC>
}
 80035d4:	b001      	add	sp, #4
 80035d6:	bd00      	pop	{pc}

080035d8 <ISR_USART_ZIGBEE>:
{
	__ISR_USART_DXL();

}
void ISR_USART_ZIGBEE(void)
{
 80035d8:	b500      	push	{lr}
 80035da:	b081      	sub	sp, #4
	__ISR_USART_ZIGBEE();
 80035dc:	f001 fc7a 	bl	8004ed4 <__ISR_USART_ZIGBEE>
}
 80035e0:	b001      	add	sp, #4
 80035e2:	bd00      	pop	{pc}

080035e4 <ISR_USART_DXL>:
{
	__GYRO_ACC_READ_ISR();
}

void ISR_USART_DXL(void)
{
 80035e4:	b500      	push	{lr}
 80035e6:	b081      	sub	sp, #4
	__ISR_USART_DXL();
 80035e8:	f001 fc92 	bl	8004f10 <__ISR_USART_DXL>

}
 80035ec:	b001      	add	sp, #4
 80035ee:	bd00      	pop	{pc}

080035f0 <ISR_SPI_READ>:
{
	gbMiliSec++;
}

void ISR_SPI_READ(void)
{
 80035f0:	b500      	push	{lr}
 80035f2:	b081      	sub	sp, #4
	__GYRO_ACC_READ_ISR();
 80035f4:	f002 f8ba 	bl	800576c <__GYRO_ACC_READ_ISR>
}
 80035f8:	b001      	add	sp, #4
 80035fa:	bd00      	pop	{pc}

080035fc <ISR_BATTERY_CHECK>:

/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
#define LOW_BATTERY_LIMIT
void ISR_BATTERY_CHECK(void)
{
 80035fc:	b500      	push	{lr}
 80035fe:	b081      	sub	sp, #4

	static byte bLowBatteryCount;
	GB_ADC0_VOLTAGE = getVoltage();
 8003600:	f001 fb72 	bl	8004ce8 <getVoltage>
 8003604:	4b0f      	ldr	r3, [pc, #60]	(8003644 <ISR_BATTERY_CHECK+0x48>)
 8003606:	4a10      	ldr	r2, [pc, #64]	(8003648 <ISR_BATTERY_CHECK+0x4c>)
 8003608:	f883 0032 	strb.w	r0, [r3, #50]

	if (  GB_ADC0_VOLTAGE <= VOLTAGE_LEVEL_1 ) {
 800360c:	f893 3032 	ldrb.w	r3, [r3, #50]
 8003610:	2b6e      	cmp	r3, #110
 8003612:	d804      	bhi.n	800361e <ISR_BATTERY_CHECK+0x22>
		if (bLowBatteryCount < LOW_BATTERY_COUNT) bLowBatteryCount++;
 8003614:	7813      	ldrb	r3, [r2, #0]
 8003616:	2b13      	cmp	r3, #19
 8003618:	d803      	bhi.n	8003622 <ISR_BATTERY_CHECK+0x26>
 800361a:	3301      	adds	r3, #1
 800361c:	e000      	b.n	8003620 <ISR_BATTERY_CHECK+0x24>
	}
	else {
		bLowBatteryCount = 0;
 800361e:	2300      	movs	r3, #0
 8003620:	7013      	strb	r3, [r2, #0]
	}

	if ( bLowBatteryCount == LOW_BATTERY_COUNT  )
 8003622:	4b09      	ldr	r3, [pc, #36]	(8003648 <ISR_BATTERY_CHECK+0x4c>)
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	2b14      	cmp	r3, #20
 8003628:	d10a      	bne.n	8003640 <ISR_BATTERY_CHECK+0x44>
	{
		setBuzzerPlayLength(SOUND_LOW_VOLTAGE_LENGTH);
 800362a:	20ff      	movs	r0, #255
 800362c:	f001 fdc4 	bl	80051b8 <setBuzzerPlayLength>
		setBuzzerData(SOUND_LOW_VOLTAGE_DATA);
 8003630:	2016      	movs	r0, #22
 8003632:	f001 fdcd 	bl	80051d0 <setBuzzerData>


		if(!getBuzzerState())
 8003636:	f001 fdd7 	bl	80051e8 <getBuzzerState>
 800363a:	b908      	cbnz	r0, 8003640 <ISR_BATTERY_CHECK+0x44>
		{

			PlayBuzzer();
 800363c:	f001 fde4 	bl	8005208 <PlayBuzzer>
		}
	}

}
 8003640:	b001      	add	sp, #4
 8003642:	bd00      	pop	{pc}
 8003644:	20000923 	.word	0x20000923
 8003648:	20000305 	.word	0x20000305

0800364c <zgb_rx_data>:
	return gbRcvFlag;
}

int zgb_rx_data(void)
{
	gbRcvFlag = 0;
 800364c:	4b02      	ldr	r3, [pc, #8]	(8003658 <zgb_rx_data+0xc>)
 800364e:	2200      	movs	r2, #0
 8003650:	701a      	strb	r2, [r3, #0]
 8003652:	4b02      	ldr	r3, [pc, #8]	(800365c <zgb_rx_data+0x10>)
 8003654:	8818      	ldrh	r0, [r3, #0]
	return (int)gwRcvData;
}
 8003656:	4770      	bx	lr
 8003658:	20000310 	.word	0x20000310
 800365c:	2000030e 	.word	0x2000030e

08003660 <Zigbee_SetState>:

void Zigbee_SetState(PowerState state)
{
 8003660:	b500      	push	{lr}

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 8003662:	2801      	cmp	r0, #1
	gbRcvFlag = 0;
	return (int)gwRcvData;
}

void Zigbee_SetState(PowerState state)
{
 8003664:	b081      	sub	sp, #4

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 8003666:	d10a      	bne.n	800367e <Zigbee_SetState+0x1e>
 8003668:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800366c:	f500 3084 	add.w	r0, r0, #67584	; 0x10800
 8003670:	f500 707f 	add.w	r0, r0, #1020	; 0x3fc
 8003674:	3003      	adds	r0, #3
 8003676:	2108      	movs	r1, #8
 8003678:	f002 ff60 	bl	800653c <GPIO_ResetBits>
 800367c:	e003      	b.n	8003686 <Zigbee_SetState+0x26>
	else 				GPIO_SetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 800367e:	4803      	ldr	r0, [pc, #12]	(800368c <Zigbee_SetState+0x2c>)
 8003680:	2108      	movs	r1, #8
 8003682:	f002 ff59 	bl	8006538 <GPIO_SetBits>
}
 8003686:	b001      	add	sp, #4
 8003688:	bd00      	pop	{pc}
 800368a:	46c0      	nop			(mov r8, r8)
 800368c:	40010c00 	.word	0x40010c00

08003690 <ScanZigbee>:


u16 ScanZigbee(void)	// Zigbee  
{
 8003690:	b530      	push	{r4, r5, lr}
	u8 checkcount = 2;	// Zigbee     
    //byte bZigbeeBaud[2];

	gwMyZigbeeID = 0;
 8003692:	4b26      	ldr	r3, [pc, #152]	(800372c <ScanZigbee+0x9c>)
 8003694:	f04f 0200 	mov.w	r2, #0	; 0x0
	else 				GPIO_SetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
}


u16 ScanZigbee(void)	// Zigbee  
{
 8003698:	b081      	sub	sp, #4
	u8 checkcount = 2;	// Zigbee     
    //byte bZigbeeBaud[2];

	gwMyZigbeeID = 0;
 800369a:	801a      	strh	r2, [r3, #0]
 800369c:	2402      	movs	r4, #2

    while( (checkcount > 0) && (gwMyZigbeeID==0) )
 800369e:	461d      	mov	r5, r3
 80036a0:	e031      	b.n	8003706 <ScanZigbee+0x76>
    {
    	Zigbee_SetState(OFF);
 80036a2:	2000      	movs	r0, #0
 80036a4:	f7ff ffdc 	bl	8003660 <Zigbee_SetState>
        mDelay(2);
 80036a8:	2002      	movs	r0, #2
 80036aa:	f001 fb45 	bl	8004d38 <mDelay>

        BufferClear(USART_ZIGBEE);
 80036ae:	2001      	movs	r0, #1
 80036b0:	f001 fbda 	bl	8004e68 <BufferClear>

        Zigbee_SetState(ON);
 80036b4:	2001      	movs	r0, #1
 80036b6:	f7ff ffd3 	bl	8003660 <Zigbee_SetState>
        mDelay(10);
 80036ba:	200a      	movs	r0, #10
 80036bc:	f001 fb3c 	bl	8004d38 <mDelay>
        TxDData(USART_ZIGBEE,'!');
 80036c0:	2001      	movs	r0, #1
 80036c2:	2121      	movs	r1, #33
 80036c4:	f001 fd2c 	bl	8005120 <TxDData>
        TxDData(USART_ZIGBEE,'!');
 80036c8:	2001      	movs	r0, #1
 80036ca:	2121      	movs	r1, #33
 80036cc:	f001 fd28 	bl	8005120 <TxDData>
        mDelay(305);
 80036d0:	f240 1031 	movw	r0, #305	; 0x131
 80036d4:	f001 fb30 	bl	8004d38 <mDelay>
 80036d8:	e00d      	b.n	80036f6 <ScanZigbee+0x66>


		while( IsRXD_Ready(USART_ZIGBEE) )
		{

			while( IsRXD_Ready(USART_ZIGBEE) == 0 );
 80036da:	2001      	movs	r0, #1
 80036dc:	f001 fbd4 	bl	8004e88 <IsRXD_Ready>
 80036e0:	2800      	cmp	r0, #0
 80036e2:	d0fa      	beq.n	80036da <ScanZigbee+0x4a>

			if( RxDBuffer(USART_ZIGBEE)=='!' )
 80036e4:	2001      	movs	r0, #1
 80036e6:	f001 fbdf 	bl	8004ea8 <RxDBuffer>
 80036ea:	2821      	cmp	r0, #33
 80036ec:	d103      	bne.n	80036f6 <ScanZigbee+0x66>
			{
				gwMyZigbeeID = 1;
 80036ee:	f04f 0301 	mov.w	r3, #1	; 0x1
 80036f2:	802b      	strh	r3, [r5, #0]
 80036f4:	e004      	b.n	8003700 <ScanZigbee+0x70>
        TxDData(USART_ZIGBEE,'!');
        TxDData(USART_ZIGBEE,'!');
        mDelay(305);


		while( IsRXD_Ready(USART_ZIGBEE) )
 80036f6:	2001      	movs	r0, #1
 80036f8:	f001 fbc6 	bl	8004e88 <IsRXD_Ready>
 80036fc:	2800      	cmp	r0, #0
 80036fe:	d1ec      	bne.n	80036da <ScanZigbee+0x4a>
			{
				gwMyZigbeeID = 1;
				break;
			}
		}
        checkcount--;
 8003700:	1e63      	subs	r3, r4, #1
 8003702:	b2dc      	uxtb	r4, r3
	u8 checkcount = 2;	// Zigbee     
    //byte bZigbeeBaud[2];

	gwMyZigbeeID = 0;

    while( (checkcount > 0) && (gwMyZigbeeID==0) )
 8003704:	b114      	cbz	r4, 800370c <ScanZigbee+0x7c>
 8003706:	882b      	ldrh	r3, [r5, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d0ca      	beq.n	80036a2 <ScanZigbee+0x12>
			}
		}
        checkcount--;
    }

    mDelay(50);
 800370c:	2032      	movs	r0, #50
 800370e:	f001 fb13 	bl	8004d38 <mDelay>

    //	TxDByte('E');	// Exit Zigbee Monitor... Reset .

    Zigbee_SetState(OFF);
 8003712:	2000      	movs	r0, #0
 8003714:	f7ff ffa4 	bl	8003660 <Zigbee_SetState>
    mDelay(2);
 8003718:	2002      	movs	r0, #2
 800371a:	f001 fb0d 	bl	8004d38 <mDelay>
    Zigbee_SetState(ON);
 800371e:	2001      	movs	r0, #1
 8003720:	f7ff ff9e 	bl	8003660 <Zigbee_SetState>
 8003724:	4b01      	ldr	r3, [pc, #4]	(800372c <ScanZigbee+0x9c>)
 8003726:	8818      	ldrh	r0, [r3, #0]

    return gwMyZigbeeID;
}
 8003728:	b001      	add	sp, #4
 800372a:	bd30      	pop	{r4, r5, pc}
 800372c:	20000312 	.word	0x20000312

08003730 <zgb_rx_check>:

	return 1;
}

int zgb_rx_check(void)
{
 8003730:	b510      	push	{r4, lr}
	int RcvNum;
	unsigned char checksum;
	int i, j;

	if(gbRcvFlag == 1)
 8003732:	4b39      	ldr	r3, [pc, #228]	(8003818 <zgb_rx_check+0xe8>)
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d101      	bne.n	800373e <zgb_rx_check+0xe>
 800373a:	2001      	movs	r0, #1
 800373c:	e06b      	b.n	8003816 <zgb_rx_check+0xe6>
		return 1;

	// Fill packet buffer
	if(gbRcvPacketNum < 6)
 800373e:	4c37      	ldr	r4, [pc, #220]	(800381c <zgb_rx_check+0xec>)
 8003740:	7823      	ldrb	r3, [r4, #0]
 8003742:	2b05      	cmp	r3, #5
 8003744:	d80b      	bhi.n	800375e <zgb_rx_check+0x2e>
	{
		RcvNum = zgb_hal_rx( &gbRcvPacket[gbRcvPacketNum], (6 - gbRcvPacketNum) );
 8003746:	4836      	ldr	r0, [pc, #216]	(8003820 <zgb_rx_check+0xf0>)
 8003748:	f1c3 0106 	rsb	r1, r3, #6	; 0x6
 800374c:	18c0      	adds	r0, r0, r3
 800374e:	f000 f8b1 	bl	80038b4 <zgb_hal_rx>
		if( RcvNum != -1 )
 8003752:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
			gbRcvPacketNum += RcvNum;
 8003756:	bf1e      	ittt	ne
 8003758:	7823      	ldrbne	r3, [r4, #0]
 800375a:	18c3      	addne	r3, r0, r3
 800375c:	7023      	strbne	r3, [r4, #0]
	}

	// Find header
	if(gbRcvPacketNum >= 2)
 800375e:	4b2f      	ldr	r3, [pc, #188]	(800381c <zgb_rx_check+0xec>)
 8003760:	781c      	ldrb	r4, [r3, #0]
 8003762:	2c01      	cmp	r4, #1
 8003764:	d930      	bls.n	80037c8 <zgb_rx_check+0x98>
 8003766:	2100      	movs	r1, #0
	{
		for( i=0; i<gbRcvPacketNum; i++ )
		{
			if(gbRcvPacket[i] == 0xff)
 8003768:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8003820 <zgb_rx_check+0xf0>
			{
				if(i <= (gbRcvPacketNum - 2))
 800376c:	1e60      	subs	r0, r4, #1
 800376e:	e00d      	b.n	800378c <zgb_rx_check+0x5c>
	// Find header
	if(gbRcvPacketNum >= 2)
	{
		for( i=0; i<gbRcvPacketNum; i++ )
		{
			if(gbRcvPacket[i] == 0xff)
 8003770:	f81c 3001 	ldrb.w	r3, [ip, r1]
 8003774:	eb0c 0201 	add.w	r2, ip, r1
 8003778:	2bff      	cmp	r3, #255
 800377a:	d106      	bne.n	800378a <zgb_rx_check+0x5a>
			{
				if(i <= (gbRcvPacketNum - 2))
 800377c:	4288      	cmp	r0, r1
 800377e:	dd04      	ble.n	800378a <zgb_rx_check+0x5a>
				{
					if(gbRcvPacket[i+1] == 0x55)
 8003780:	7853      	ldrb	r3, [r2, #1]
 8003782:	2b55      	cmp	r3, #85
 8003784:	d101      	bne.n	800378a <zgb_rx_check+0x5a>
						break;
				}
			}
		}

		if(i > 0)
 8003786:	b1f9      	cbz	r1, 80037c8 <zgb_rx_check+0x98>
 8003788:	e002      	b.n	8003790 <zgb_rx_check+0x60>
	}

	// Find header
	if(gbRcvPacketNum >= 2)
	{
		for( i=0; i<gbRcvPacketNum; i++ )
 800378a:	3101      	adds	r1, #1
 800378c:	42a1      	cmp	r1, r4
 800378e:	dbef      	blt.n	8003770 <zgb_rx_check+0x40>
			}
		}

		if(i > 0)
		{
			if(i == gbRcvPacketNum)
 8003790:	42a1      	cmp	r1, r4
 8003792:	d104      	bne.n	800379e <zgb_rx_check+0x6e>
			{
				// Can not find header
				if(gbRcvPacket[i - 1] == 0xff)
 8003794:	4b22      	ldr	r3, [pc, #136]	(8003820 <zgb_rx_check+0xf0>)
 8003796:	1e4a      	subs	r2, r1, #1
 8003798:	5c9b      	ldrb	r3, [r3, r2]
 800379a:	2bff      	cmp	r3, #255
 800379c:	d000      	beq.n	80037a0 <zgb_rx_check+0x70>
 800379e:	460a      	mov	r2, r1
 80037a0:	4b1f      	ldr	r3, [pc, #124]	(8003820 <zgb_rx_check+0xf0>)
 80037a2:	4611      	mov	r1, r2
 80037a4:	eb03 0c02 	add.w	ip, r3, r2
 80037a8:	4618      	mov	r0, r3
 80037aa:	e004      	b.n	80037b6 <zgb_rx_check+0x86>
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
 80037ac:	f81c 3c01 	ldrb.w	r3, [ip, #-1]
				if(gbRcvPacket[i - 1] == 0xff)
					i--;
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
 80037b0:	3101      	adds	r1, #1
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
 80037b2:	f800 3c01 	strb.w	r3, [r0, #-1]
				if(gbRcvPacket[i - 1] == 0xff)
					i--;
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
 80037b6:	3001      	adds	r0, #1
 80037b8:	42a1      	cmp	r1, r4
 80037ba:	f10c 0c01 	add.w	ip, ip, #1	; 0x1
 80037be:	dbf5      	blt.n	80037ac <zgb_rx_check+0x7c>
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
			}
			gbRcvPacketNum -= i;
 80037c0:	4b16      	ldr	r3, [pc, #88]	(800381c <zgb_rx_check+0xec>)
 80037c2:	ebc2 0204 	rsb	r2, r2, r4
 80037c6:	701a      	strb	r2, [r3, #0]
		}
	}

	// Verify packet
	if(gbRcvPacketNum == 6)
 80037c8:	4b14      	ldr	r3, [pc, #80]	(800381c <zgb_rx_check+0xec>)
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	2b06      	cmp	r3, #6
 80037ce:	d120      	bne.n	8003812 <zgb_rx_check+0xe2>
	{
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
 80037d0:	4a13      	ldr	r2, [pc, #76]	(8003820 <zgb_rx_check+0xf0>)
 80037d2:	7813      	ldrb	r3, [r2, #0]
 80037d4:	2bff      	cmp	r3, #255
 80037d6:	d117      	bne.n	8003808 <zgb_rx_check+0xd8>
 80037d8:	7853      	ldrb	r3, [r2, #1]
 80037da:	2b55      	cmp	r3, #85
 80037dc:	d114      	bne.n	8003808 <zgb_rx_check+0xd8>
		{
			checksum = ~gbRcvPacket[3];
			if(gbRcvPacket[2] == checksum)
 80037de:	78d3      	ldrb	r3, [r2, #3]
 80037e0:	7890      	ldrb	r0, [r2, #2]
 80037e2:	ea6f 0303 	mvn.w	r3, r3
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	4298      	cmp	r0, r3
 80037ea:	d10d      	bne.n	8003808 <zgb_rx_check+0xd8>
			{
				checksum = ~gbRcvPacket[5];
				if(gbRcvPacket[4] == checksum)
 80037ec:	7953      	ldrb	r3, [r2, #5]
 80037ee:	7911      	ldrb	r1, [r2, #4]
 80037f0:	ea6f 0303 	mvn.w	r3, r3
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	4299      	cmp	r1, r3
 80037f8:	d106      	bne.n	8003808 <zgb_rx_check+0xd8>
				{
					gwRcvData = (unsigned short)((gbRcvPacket[4] << 8) & 0xff00);
					gwRcvData += gbRcvPacket[2];
 80037fa:	4b0a      	ldr	r3, [pc, #40]	(8003824 <zgb_rx_check+0xf4>)
 80037fc:	eb00 2201 	add.w	r2, r0, r1, lsl #8
 8003800:	801a      	strh	r2, [r3, #0]
					gbRcvFlag = 1;
 8003802:	4b05      	ldr	r3, [pc, #20]	(8003818 <zgb_rx_check+0xe8>)
 8003804:	2201      	movs	r2, #1
 8003806:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		gbRcvPacket[0] = 0x00;
 8003808:	4a05      	ldr	r2, [pc, #20]	(8003820 <zgb_rx_check+0xf0>)
 800380a:	2300      	movs	r3, #0
 800380c:	7013      	strb	r3, [r2, #0]
		gbRcvPacketNum = 0;
 800380e:	4a03      	ldr	r2, [pc, #12]	(800381c <zgb_rx_check+0xec>)
 8003810:	7013      	strb	r3, [r2, #0]
	}

	return gbRcvFlag;
 8003812:	4b01      	ldr	r3, [pc, #4]	(8003818 <zgb_rx_check+0xe8>)
 8003814:	7818      	ldrb	r0, [r3, #0]
}
 8003816:	bd10      	pop	{r4, pc}
 8003818:	20000310 	.word	0x20000310
 800381c:	2000030c 	.word	0x2000030c
 8003820:	20000306 	.word	0x20000306
 8003824:	2000030e 	.word	0x2000030e

08003828 <zgb_tx_data>:
{
	zgb_hal_close();
}

int zgb_tx_data(int data)
{
 8003828:	b500      	push	{lr}
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
 800382a:	b280      	uxth	r0, r0
{
	zgb_hal_close();
}

int zgb_tx_data(int data)
{
 800382c:	b083      	sub	sp, #12
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
 800382e:	b2c2      	uxtb	r2, r0
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);
 8003830:	0a00      	lsrs	r0, r0, #8

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
 8003832:	f88d 0006 	strb.w	r0, [sp, #6]
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
 8003836:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;
 800383a:	ea6f 0000 	mvn.w	r0, r0
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
 800383e:	f88d 3002 	strb.w	r3, [sp, #2]
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
 8003842:	f88d 2004 	strb.w	r2, [sp, #4]
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
 8003846:	2355      	movs	r3, #85
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
 8003848:	ea6f 0202 	mvn.w	r2, r2
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;
 800384c:	f88d 0007 	strb.w	r0, [sp, #7]

	if( zgb_hal_tx( SndPacket, 6 ) != 6 )
 8003850:	2106      	movs	r1, #6
 8003852:	f10d 0002 	add.w	r0, sp, #2	; 0x2
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
 8003856:	f88d 3003 	strb.w	r3, [sp, #3]
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
 800385a:	f88d 2005 	strb.w	r2, [sp, #5]
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;

	if( zgb_hal_tx( SndPacket, 6 ) != 6 )
 800385e:	f000 f843 	bl	80038e8 <zgb_hal_tx>
 8003862:	2806      	cmp	r0, #6
 8003864:	bf14      	ite	ne
 8003866:	2000      	movne	r0, #0
 8003868:	2001      	moveq	r0, #1
		return 0;

	return 1;
}
 800386a:	b003      	add	sp, #12
 800386c:	bd00      	pop	{pc}
 800386e:	46c0      	nop			(mov r8, r8)

08003870 <zgb_terminate>:
	gbRcvPacketNum = 0;
	return 1;
}

void zgb_terminate(void)
{
 8003870:	b500      	push	{lr}
 8003872:	b081      	sub	sp, #4
	zgb_hal_close();
 8003874:	f000 f81c 	bl	80038b0 <zgb_hal_close>
}
 8003878:	b001      	add	sp, #4
 800387a:	bd00      	pop	{pc}

0800387c <zgb_initialize>:
unsigned short gwRcvData;
unsigned char gbRcvFlag;
unsigned short gwMyZigbeeID;

int zgb_initialize( int devIndex )
{
 800387c:	b500      	push	{lr}
	if( zgb_hal_open( devIndex, 57600 ) == 0) // Always fixed baudrate
 800387e:	f44f 4161 	mov.w	r1, #57600	; 0xe100
unsigned short gwRcvData;
unsigned char gbRcvFlag;
unsigned short gwMyZigbeeID;

int zgb_initialize( int devIndex )
{
 8003882:	b081      	sub	sp, #4
	if( zgb_hal_open( devIndex, 57600 ) == 0) // Always fixed baudrate
 8003884:	f000 f83e 	bl	8003904 <zgb_hal_open>
 8003888:	b148      	cbz	r0, 800389e <zgb_initialize+0x22>
		return 0;

	gbRcvFlag = 0;
 800388a:	4b06      	ldr	r3, [pc, #24]	(80038a4 <zgb_initialize+0x28>)
 800388c:	2200      	movs	r2, #0
 800388e:	701a      	strb	r2, [r3, #0]
	gwRcvData = 0;
 8003890:	4b05      	ldr	r3, [pc, #20]	(80038a8 <zgb_initialize+0x2c>)
 8003892:	f04f 0100 	mov.w	r1, #0	; 0x0
 8003896:	8019      	strh	r1, [r3, #0]
	gbRcvPacketNum = 0;
 8003898:	4b04      	ldr	r3, [pc, #16]	(80038ac <zgb_initialize+0x30>)
 800389a:	2001      	movs	r0, #1
 800389c:	701a      	strb	r2, [r3, #0]
	return 1;
}
 800389e:	b001      	add	sp, #4
 80038a0:	bd00      	pop	{pc}
 80038a2:	46c0      	nop			(mov r8, r8)
 80038a4:	20000310 	.word	0x20000310
 80038a8:	2000030e 	.word	0x2000030e
 80038ac:	2000030c 	.word	0x2000030c

080038b0 <zgb_hal_close>:

void zgb_hal_close()
{
	// Closing device

}
 80038b0:	4770      	bx	lr
 80038b2:	46c0      	nop			(mov r8, r8)

080038b4 <zgb_hal_rx>:
	// Return: number of data transmitted. -1 is error.

}

int zgb_hal_rx( unsigned char *pPacket, int numPacket )
{
 80038b4:	b570      	push	{r4, r5, r6, lr}
 80038b6:	4606      	mov	r6, r0

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 80038b8:	2001      	movs	r0, #1
	// Return: number of data transmitted. -1 is error.

}

int zgb_hal_rx( unsigned char *pPacket, int numPacket )
{
 80038ba:	460d      	mov	r5, r1

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 80038bc:	f001 fae4 	bl	8004e88 <IsRXD_Ready>
 80038c0:	b910      	cbnz	r0, 80038c8 <zgb_hal_rx+0x14>
 80038c2:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80038c6:	e00c      	b.n	80038e2 <zgb_hal_rx+0x2e>
 80038c8:	2400      	movs	r4, #0


	while(1)
	{

		if( IsRXD_Ready(USART_ZIGBEE) )
 80038ca:	2001      	movs	r0, #1
 80038cc:	f001 fadc 	bl	8004e88 <IsRXD_Ready>
 80038d0:	2800      	cmp	r0, #0
 80038d2:	d0fa      	beq.n	80038ca <zgb_hal_rx+0x16>
		{
			pPacket[cnt++] = RxDBuffer(USART_ZIGBEE);
 80038d4:	2001      	movs	r0, #1
 80038d6:	f001 fae7 	bl	8004ea8 <RxDBuffer>
 80038da:	5530      	strb	r0, [r6, r4]
 80038dc:	3401      	adds	r4, #1
			if(cnt >= numPacket) break;
 80038de:	42ac      	cmp	r4, r5
 80038e0:	dbf3      	blt.n	80038ca <zgb_hal_rx+0x16>
	// Recieving date
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data recieved. -1 is error.

}
 80038e2:	4620      	mov	r0, r4
 80038e4:	bd70      	pop	{r4, r5, r6, pc}
 80038e6:	46c0      	nop			(mov r8, r8)

080038e8 <zgb_hal_tx>:
	// Closing device

}

int zgb_hal_tx( unsigned char *pPacket, int numPacket )
{
 80038e8:	b570      	push	{r4, r5, r6, lr}
 80038ea:	4606      	mov	r6, r0
 80038ec:	460d      	mov	r5, r1
 80038ee:	2400      	movs	r4, #0
 80038f0:	e004      	b.n	80038fc <zgb_hal_tx+0x14>
	int i;

	for( i=0 ; i < numPacket ; i++ )
		TxDData(USART_ZIGBEE,pPacket[i]);
 80038f2:	5d31      	ldrb	r1, [r6, r4]
 80038f4:	2001      	movs	r0, #1
 80038f6:	f001 fc13 	bl	8005120 <TxDData>

int zgb_hal_tx( unsigned char *pPacket, int numPacket )
{
	int i;

	for( i=0 ; i < numPacket ; i++ )
 80038fa:	3401      	adds	r4, #1
 80038fc:	42ac      	cmp	r4, r5
 80038fe:	dbf8      	blt.n	80038f2 <zgb_hal_tx+0xa>
	// Transmiting date
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data transmitted. -1 is error.

}
 8003900:	2000      	movs	r0, #0
 8003902:	bd70      	pop	{r4, r5, r6, pc}

08003904 <zgb_hal_open>:
#include "usart.h"
#include "zgb_hal.h"
//#include <math.h>

int zgb_hal_open( int devIndex, int baudrate )
{
 8003904:	b500      	push	{lr}


	//unsigned long int baud = 0;//(unsigned long int)baudrate;
	//int baud = (int)baudrate;
	//TxDHex32(baudrate);
	USART_Configuration(USART_ZIGBEE,57600);
 8003906:	2001      	movs	r0, #1
#include "usart.h"
#include "zgb_hal.h"
//#include <math.h>

int zgb_hal_open( int devIndex, int baudrate )
{
 8003908:	b081      	sub	sp, #4


	//unsigned long int baud = 0;//(unsigned long int)baudrate;
	//int baud = (int)baudrate;
	//TxDHex32(baudrate);
	USART_Configuration(USART_ZIGBEE,57600);
 800390a:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 800390e:	f000 ffcb 	bl	80048a8 <USART_Configuration>
	// Opening device
	// devIndex: Device index
	// baudrate: Real baudrate (ex> 115200, 57600, 38400...)
	// Return: 0(Failed), 1(Succeed)

}
 8003912:	2001      	movs	r0, #1
 8003914:	b001      	add	sp, #4
 8003916:	bd00      	pop	{pc}

08003918 <WriteControlTableRangeCheck>:
    }
  }
}

byte WriteControlTableRangeCheck(void)
{
 8003918:	b570      	push	{r4, r5, r6, lr}
  byte bCount, bPointer;

  if(gbpDataSize[gbStartAddress] == 0 || gbpDataSize[gbStartAddress+gbParameterLength-2] == 2) return RANGE_ERROR_BIT;
 800391a:	4b15      	ldr	r3, [pc, #84]	(8003970 <WriteControlTableRangeCheck+0x58>)
 800391c:	4a15      	ldr	r2, [pc, #84]	(8003974 <WriteControlTableRangeCheck+0x5c>)
 800391e:	7819      	ldrb	r1, [r3, #0]
 8003920:	5c53      	ldrb	r3, [r2, r1]
 8003922:	b313      	cbz	r3, 800396a <WriteControlTableRangeCheck+0x52>
 8003924:	4b14      	ldr	r3, [pc, #80]	(8003978 <WriteControlTableRangeCheck+0x60>)
 8003926:	781c      	ldrb	r4, [r3, #0]
 8003928:	eb02 0304 	add.w	r3, r2, r4
 800392c:	185b      	adds	r3, r3, r1
 800392e:	f813 3c02 	ldrb.w	r3, [r3, #-2]
 8003932:	2b02      	cmp	r3, #2
 8003934:	d019      	beq.n	800396a <WriteControlTableRangeCheck+0x52>
 8003936:	2001      	movs	r0, #1

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 8003938:	4e10      	ldr	r6, [pc, #64]	(800397c <WriteControlTableRangeCheck+0x64>)
 800393a:	4d11      	ldr	r5, [pc, #68]	(8003980 <WriteControlTableRangeCheck+0x68>)
 800393c:	e010      	b.n	8003960 <WriteControlTableRangeCheck+0x48>
 800393e:	295a      	cmp	r1, #90
 8003940:	d813      	bhi.n	800396a <WriteControlTableRangeCheck+0x52>
 8003942:	5c32      	ldrb	r2, [r6, r0]
 8003944:	f815 3011 	ldrb.w	r3, [r5, r1, lsl #1]
 8003948:	468c      	mov	ip, r1
 800394a:	4293      	cmp	r3, r2
 800394c:	d80d      	bhi.n	800396a <WriteControlTableRangeCheck+0x52>
 800394e:	1c4b      	adds	r3, r1, #1
 8003950:	b2d9      	uxtb	r1, r3
 8003952:	eb05 034c 	add.w	r3, r5, ip, lsl #1
 8003956:	5c32      	ldrb	r2, [r6, r0]
 8003958:	785b      	ldrb	r3, [r3, #1]
 800395a:	3001      	adds	r0, #1
 800395c:	4293      	cmp	r3, r2
 800395e:	d304      	bcc.n	800396a <WriteControlTableRangeCheck+0x52>
{
  byte bCount, bPointer;

  if(gbpDataSize[gbStartAddress] == 0 || gbpDataSize[gbStartAddress+gbParameterLength-2] == 2) return RANGE_ERROR_BIT;

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
 8003960:	b2c3      	uxtb	r3, r0
 8003962:	42a3      	cmp	r3, r4
 8003964:	d3eb      	bcc.n	800393e <WriteControlTableRangeCheck+0x26>
 8003966:	2000      	movs	r0, #0
 8003968:	e000      	b.n	800396c <WriteControlTableRangeCheck+0x54>
 800396a:	2008      	movs	r0, #8
      return RANGE_ERROR_BIT;
    }
    //else if(bPointer == P_GOAL_POSITION_L)
  }
  return 0;
}
 800396c:	bd70      	pop	{r4, r5, r6, pc}
 800396e:	46c0      	nop			(mov r8, r8)
 8003970:	20000a89 	.word	0x20000a89
 8003974:	200000b4 	.word	0x200000b4
 8003978:	20000987 	.word	0x20000987
 800397c:	20000989 	.word	0x20000989
 8003980:	20000000 	.word	0x20000000

08003984 <ProcessAfterWriting>:
  }
}


void ProcessAfterWriting(void)
{
 8003984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003986:	2500      	movs	r5, #0
 8003988:	b081      	sub	sp, #4
		case	P_LED_PANNEL:
				LED_SetState(GB_LED_MODE, ON);
				LED_SetState(~GB_LED_MODE, OFF);
		break;
		case	P_LED_HEAD:
		    gbLEDHeadR = GW_LED_HEAD&0x1f;
 800398a:	4e43      	ldr	r6, [pc, #268]	(8003a98 <ProcessAfterWriting+0x114>)
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 800398c:	4f43      	ldr	r7, [pc, #268]	(8003a9c <ProcessAfterWriting+0x118>)
 800398e:	e07b      	b.n	8003a88 <ProcessAfterWriting+0x104>
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
  {
    switch(gbStartAddress+bCount)
 8003990:	4a43      	ldr	r2, [pc, #268]	(8003aa0 <ProcessAfterWriting+0x11c>)
 8003992:	7813      	ldrb	r3, [r2, #0]
 8003994:	442b      	add	r3, r5
 8003996:	2b1a      	cmp	r3, #26
 8003998:	d034      	beq.n	8003a04 <ProcessAfterWriting+0x80>
 800399a:	dc05      	bgt.n	80039a8 <ProcessAfterWriting+0x24>
 800399c:	2b18      	cmp	r3, #24
 800399e:	d01d      	beq.n	80039dc <ProcessAfterWriting+0x58>
 80039a0:	dc23      	bgt.n	80039ea <ProcessAfterWriting+0x66>
 80039a2:	2b04      	cmp	r3, #4
 80039a4:	d16e      	bne.n	8003a84 <ProcessAfterWriting+0x100>
 80039a6:	e00a      	b.n	80039be <ProcessAfterWriting+0x3a>
 80039a8:	2b51      	cmp	r3, #81
 80039aa:	d04d      	beq.n	8003a48 <ProcessAfterWriting+0xc4>
 80039ac:	dc02      	bgt.n	80039b4 <ProcessAfterWriting+0x30>
 80039ae:	2b1c      	cmp	r3, #28
 80039b0:	d168      	bne.n	8003a84 <ProcessAfterWriting+0x100>
 80039b2:	e037      	b.n	8003a24 <ProcessAfterWriting+0xa0>
 80039b4:	2b52      	cmp	r3, #82
 80039b6:	d05a      	beq.n	8003a6e <ProcessAfterWriting+0xea>
 80039b8:	2b53      	cmp	r3, #83
 80039ba:	d163      	bne.n	8003a84 <ProcessAfterWriting+0x100>
 80039bc:	e05e      	b.n	8003a7c <ProcessAfterWriting+0xf8>
    {

    	case P_BAUD_RATE:
			//EEPROM_Write(P_BAUD_RATE,GB_BAUD_RATE);
    		lTemp = 2000000;
			lTemp /= (GB_BAUD_RATE+1);
 80039be:	4b39      	ldr	r3, [pc, #228]	(8003aa4 <ProcessAfterWriting+0x120>)
 80039c0:	4c39      	ldr	r4, [pc, #228]	(8003aa8 <ProcessAfterWriting+0x124>)
 80039c2:	791b      	ldrb	r3, [r3, #4]
			USART_Configuration(USART_DXL,lTemp);
 80039c4:	2000      	movs	r0, #0
    {

    	case P_BAUD_RATE:
			//EEPROM_Write(P_BAUD_RATE,GB_BAUD_RATE);
    		lTemp = 2000000;
			lTemp /= (GB_BAUD_RATE+1);
 80039c6:	3301      	adds	r3, #1
 80039c8:	fbb4 f4f3 	udiv	r4, r4, r3
			USART_Configuration(USART_DXL,lTemp);
 80039cc:	4621      	mov	r1, r4
 80039ce:	f000 ff6b 	bl	80048a8 <USART_Configuration>
			USART_Configuration(USART_PC,lTemp);
 80039d2:	2002      	movs	r0, #2
 80039d4:	4621      	mov	r1, r4
 80039d6:	f000 ff67 	bl	80048a8 <USART_Configuration>
 80039da:	e053      	b.n	8003a84 <ProcessAfterWriting+0x100>

		break;

		case	P_DYNAMIXEL_POWER:
				dxl_set_power(GB_DYNAMIXEL_POWER);
 80039dc:	4c31      	ldr	r4, [pc, #196]	(8003aa4 <ProcessAfterWriting+0x120>)
 80039de:	7e20      	ldrb	r0, [r4, #24]
 80039e0:	f001 f990 	bl	8004d04 <dxl_set_power>
				gbDxlPwr = GB_DYNAMIXEL_POWER;
 80039e4:	7e22      	ldrb	r2, [r4, #24]
 80039e6:	4b31      	ldr	r3, [pc, #196]	(8003aac <ProcessAfterWriting+0x128>)
 80039e8:	e01a      	b.n	8003a20 <ProcessAfterWriting+0x9c>
		break;
		case	P_LED_PANNEL:
				LED_SetState(GB_LED_MODE, ON);
 80039ea:	4c2e      	ldr	r4, [pc, #184]	(8003aa4 <ProcessAfterWriting+0x120>)
 80039ec:	2101      	movs	r1, #1
 80039ee:	7e60      	ldrb	r0, [r4, #25]
 80039f0:	f000 fd1c 	bl	800442c <LED_SetState>
				LED_SetState(~GB_LED_MODE, OFF);
 80039f4:	7e60      	ldrb	r0, [r4, #25]
 80039f6:	2100      	movs	r1, #0
 80039f8:	ea6f 0000 	mvn.w	r0, r0
 80039fc:	b2c0      	uxtb	r0, r0
 80039fe:	f000 fd15 	bl	800442c <LED_SetState>
 8003a02:	e03f      	b.n	8003a84 <ProcessAfterWriting+0x100>
		break;
		case	P_LED_HEAD:
		    gbLEDHeadR = GW_LED_HEAD&0x1f;
 8003a04:	7833      	ldrb	r3, [r6, #0]
 8003a06:	4a2a      	ldr	r2, [pc, #168]	(8003ab0 <ProcessAfterWriting+0x12c>)
 8003a08:	f003 031f 	and.w	r3, r3, #31	; 0x1f
 8003a0c:	7013      	strb	r3, [r2, #0]
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 8003a0e:	8832      	ldrh	r2, [r6, #0]
 8003a10:	0953      	lsrs	r3, r2, #5
 8003a12:	f003 031f 	and.w	r3, r3, #31	; 0x1f
 8003a16:	703b      	strb	r3, [r7, #0]
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 8003a18:	0a92      	lsrs	r2, r2, #10
 8003a1a:	4b26      	ldr	r3, [pc, #152]	(8003ab4 <ProcessAfterWriting+0x130>)
 8003a1c:	f002 021f 	and.w	r2, r2, #31	; 0x1f
 8003a20:	701a      	strb	r2, [r3, #0]
 8003a22:	e02f      	b.n	8003a84 <ProcessAfterWriting+0x100>
		break;

		case	P_LED_EYE:
		    gbLEDEyeR = GW_LED_EYE&0x1f;
 8003a24:	4924      	ldr	r1, [pc, #144]	(8003ab8 <ProcessAfterWriting+0x134>)
 8003a26:	4a25      	ldr	r2, [pc, #148]	(8003abc <ProcessAfterWriting+0x138>)
 8003a28:	780b      	ldrb	r3, [r1, #0]
 8003a2a:	f003 031f 	and.w	r3, r3, #31	; 0x1f
 8003a2e:	7013      	strb	r3, [r2, #0]
		    gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 8003a30:	8809      	ldrh	r1, [r1, #0]
 8003a32:	4a23      	ldr	r2, [pc, #140]	(8003ac0 <ProcessAfterWriting+0x13c>)
 8003a34:	094b      	lsrs	r3, r1, #5
 8003a36:	f003 031f 	and.w	r3, r3, #31	; 0x1f
 8003a3a:	7013      	strb	r3, [r2, #0]
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 8003a3c:	0a89      	lsrs	r1, r1, #10
 8003a3e:	4b21      	ldr	r3, [pc, #132]	(8003ac4 <ProcessAfterWriting+0x140>)
 8003a40:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 8003a44:	7019      	strb	r1, [r3, #0]
 8003a46:	e01d      	b.n	8003a84 <ProcessAfterWriting+0x100>
		break;

		case	P_BUZZER_DATA0:

			setBuzzerPlayLength(GB_BUZZER_DATA1);
 8003a48:	4c16      	ldr	r4, [pc, #88]	(8003aa4 <ProcessAfterWriting+0x120>)
 8003a4a:	f894 0052 	ldrb.w	r0, [r4, #82]
 8003a4e:	f001 fbb3 	bl	80051b8 <setBuzzerPlayLength>

			if( getBuzzerState() == 0 )
 8003a52:	f001 fbc9 	bl	80051e8 <getBuzzerState>
 8003a56:	b118      	cbz	r0, 8003a60 <ProcessAfterWriting+0xdc>
			{
				setBuzzerData(GB_BUZZER_DATA0);
				PlayBuzzer();
			}
			else
			if( GB_BUZZER_DATA1 == 0xFE )
 8003a58:	f894 3052 	ldrb.w	r3, [r4, #82]
 8003a5c:	2bfe      	cmp	r3, #254
 8003a5e:	d111      	bne.n	8003a84 <ProcessAfterWriting+0x100>
			{
				setBuzzerData(GB_BUZZER_DATA0);
 8003a60:	f894 0051 	ldrb.w	r0, [r4, #81]
 8003a64:	f001 fbb4 	bl	80051d0 <setBuzzerData>
				PlayBuzzer();
 8003a68:	f001 fbce 	bl	8005208 <PlayBuzzer>
 8003a6c:	e00a      	b.n	8003a84 <ProcessAfterWriting+0x100>
			}
		break;

		case	P_BUZZER_DATA1:
			if( GB_BUZZER_DATA1 == 0x00 )
 8003a6e:	4b0d      	ldr	r3, [pc, #52]	(8003aa4 <ProcessAfterWriting+0x120>)
 8003a70:	f893 3052 	ldrb.w	r3, [r3, #82]
 8003a74:	b933      	cbnz	r3, 8003a84 <ProcessAfterWriting+0x100>
			{
				setBuzzerOff();
 8003a76:	f001 fd0d 	bl	8005494 <setBuzzerOff>
 8003a7a:	e003      	b.n	8003a84 <ProcessAfterWriting+0x100>
			}
		break;

		case	P_TX_REMOCON_DATA_L:
				zgb_tx_data(GW_TX_REMOCON_DATA);
 8003a7c:	4b12      	ldr	r3, [pc, #72]	(8003ac8 <ProcessAfterWriting+0x144>)
 8003a7e:	8818      	ldrh	r0, [r3, #0]
 8003a80:	f7ff fed2 	bl	8003828 <zgb_tx_data>
  byte bCount, bComplianceFlag;
  word wTemp;
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
 8003a84:	1c6b      	adds	r3, r5, #1
 8003a86:	b2dd      	uxtb	r5, r3
 8003a88:	4a10      	ldr	r2, [pc, #64]	(8003acc <ProcessAfterWriting+0x148>)
 8003a8a:	7813      	ldrb	r3, [r2, #0]
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	429d      	cmp	r5, r3
 8003a90:	f6ff af7e 	blt.w	8003990 <ProcessAfterWriting+0xc>
      default:
        break;
    }
  }

}
 8003a94:	b001      	add	sp, #4
 8003a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a98:	2000093d 	.word	0x2000093d
 8003a9c:	20000980 	.word	0x20000980
 8003aa0:	20000a89 	.word	0x20000a89
 8003aa4:	20000923 	.word	0x20000923
 8003aa8:	001e8480 	.word	0x001e8480
 8003aac:	20000b8d 	.word	0x20000b8d
 8003ab0:	2000097f 	.word	0x2000097f
 8003ab4:	20000981 	.word	0x20000981
 8003ab8:	2000093f 	.word	0x2000093f
 8003abc:	20000982 	.word	0x20000982
 8003ac0:	20000983 	.word	0x20000983
 8003ac4:	20000984 	.word	0x20000984
 8003ac8:	20000976 	.word	0x20000976
 8003acc:	20000987 	.word	0x20000987

08003ad0 <ReturnPacket>:
  return 0;
}


void ReturnPacket(byte bError)
{
 8003ad0:	b530      	push	{r4, r5, lr}
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
 8003ad2:	4b2c      	ldr	r3, [pc, #176]	(8003b84 <ReturnPacket+0xb4>)
  return 0;
}


void ReturnPacket(byte bError)
{
 8003ad4:	b081      	sub	sp, #4
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d007      	beq.n	8003aec <ReturnPacket+0x1c>
 8003adc:	4b2a      	ldr	r3, [pc, #168]	(8003b88 <ReturnPacket+0xb8>)
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	2bfe      	cmp	r3, #254
 8003ae2:	d04c      	beq.n	8003b7e <ReturnPacket+0xae>
 8003ae4:	4b29      	ldr	r3, [pc, #164]	(8003b8c <ReturnPacket+0xbc>)
 8003ae6:	7c1b      	ldrb	r3, [r3, #16]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d948      	bls.n	8003b7e <ReturnPacket+0xae>
  {
    bError |= gbInterruptCheckError;
 8003aec:	4b28      	ldr	r3, [pc, #160]	(8003b90 <ReturnPacket+0xc0>)
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8003aee:	4929      	ldr	r1, [pc, #164]	(8003b94 <ReturnPacket+0xc4>)
{
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
 8003af0:	f893 c000 	ldrb.w	ip, [r3]
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8003af4:	4c25      	ldr	r4, [pc, #148]	(8003b8c <ReturnPacket+0xbc>)
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8003af6:	4d28      	ldr	r5, [pc, #160]	(8003b98 <ReturnPacket+0xc8>)
{
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
 8003af8:	ea40 0c0c 	orr.w	ip, r0, ip
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8003afc:	78e0      	ldrb	r0, [r4, #3]
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8003afe:	780b      	ldrb	r3, [r1, #0]
 8003b00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b04:	54ea      	strb	r2, [r5, r3]
 8003b06:	3301      	adds	r3, #1
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	700b      	strb	r3, [r1, #0]
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8003b0c:	780b      	ldrb	r3, [r1, #0]
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8003b0e:	3002      	adds	r0, #2
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8003b10:	54ea      	strb	r2, [r5, r3]
 8003b12:	3301      	adds	r3, #1
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	700b      	strb	r3, [r1, #0]
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8003b18:	780a      	ldrb	r2, [r1, #0]
 8003b1a:	78e3      	ldrb	r3, [r4, #3]
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8003b1c:	4460      	add	r0, ip
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8003b1e:	54ab      	strb	r3, [r5, r2]
 8003b20:	3201      	adds	r2, #1
 8003b22:	b2d2      	uxtb	r2, r2
 8003b24:	700a      	strb	r2, [r1, #0]
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 2;
 8003b26:	780b      	ldrb	r3, [r1, #0]
 8003b28:	2202      	movs	r2, #2
 8003b2a:	54ea      	strb	r2, [r5, r3]
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	700b      	strb	r3, [r1, #0]
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bError;
 8003b32:	780b      	ldrb	r3, [r1, #0]
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8003b34:	ea6f 0000 	mvn.w	r0, r0

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 2;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bError;
 8003b38:	f805 c003 	strb.w	ip, [r5, r3]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	700b      	strb	r3, [r1, #0]
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8003b42:	780b      	ldrb	r3, [r1, #0]
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8003b44:	b2c0      	uxtb	r0, r0
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 2;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bError;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8003b46:	54e8      	strb	r0, [r5, r3]
 8003b48:	3301      	adds	r3, #1
 8003b4a:	b2db      	uxtb	r3, r3

    if (gbTxD1Transmitting==0) {
 8003b4c:	4a13      	ldr	r2, [pc, #76]	(8003b9c <ReturnPacket+0xcc>)
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 2;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bError;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8003b4e:	700b      	strb	r3, [r1, #0]

    if (gbTxD1Transmitting==0) {
 8003b50:	7813      	ldrb	r3, [r2, #0]
 8003b52:	b983      	cbnz	r3, 8003b76 <ReturnPacket+0xa6>
      gbTxD1Transmitting = 1;
 8003b54:	2301      	movs	r3, #1
 8003b56:	7013      	strb	r3, [r2, #0]
    //  if (TXD1_FINISH) {
		USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8003b58:	4a11      	ldr	r2, [pc, #68]	(8003ba0 <ReturnPacket+0xd0>)
 8003b5a:	4812      	ldr	r0, [pc, #72]	(8003ba4 <ReturnPacket+0xd4>)
 8003b5c:	7813      	ldrb	r3, [r2, #0]
 8003b5e:	5ce9      	ldrb	r1, [r5, r3]
 8003b60:	3301      	adds	r3, #1
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	7013      	strb	r3, [r2, #0]
 8003b66:	f004 fb07 	bl	8008178 <USART_SendData>
		USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8003b6a:	480e      	ldr	r0, [pc, #56]	(8003ba4 <ReturnPacket+0xd4>)
 8003b6c:	f240 6126 	movw	r1, #1574	; 0x626
 8003b70:	2201      	movs	r2, #1
 8003b72:	f004 fa95 	bl	80080a0 <USART_ITConfig>
      //TXD1_DATA = gbpTxD1Buffer[gbTxD1BufferReadPointer++];
    }

    while(gbTxD1Transmitting);
 8003b76:	4a09      	ldr	r2, [pc, #36]	(8003b9c <ReturnPacket+0xcc>)
 8003b78:	7813      	ldrb	r3, [r2, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1fc      	bne.n	8003b78 <ReturnPacket+0xa8>

  }
}
 8003b7e:	b001      	add	sp, #4
 8003b80:	bd30      	pop	{r4, r5, pc}
 8003b82:	46c0      	nop			(mov r8, r8)
 8003b84:	20000988 	.word	0x20000988
 8003b88:	20000986 	.word	0x20000986
 8003b8c:	20000923 	.word	0x20000923
 8003b90:	20000a8a 	.word	0x20000a8a
 8003b94:	2000091e 	.word	0x2000091e
 8003b98:	2000081c 	.word	0x2000081c
 8003b9c:	20000921 	.word	0x20000921
 8003ba0:	2000091f 	.word	0x2000091f
 8003ba4:	40004800 	.word	0x40004800

08003ba8 <WriteControlTable>:
  }
}


void WriteControlTable(void)
{
 8003ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003baa:	2401      	movs	r4, #1
 8003bac:	b081      	sub	sp, #4
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
  //bCount = 0 : address value
  {
    bPointer = gbStartAddress+bCount-1;
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
 8003bae:	4f14      	ldr	r7, [pc, #80]	(8003c00 <WriteControlTable+0x58>)
 8003bb0:	4e14      	ldr	r6, [pc, #80]	(8003c04 <WriteControlTable+0x5c>)
 8003bb2:	4d15      	ldr	r5, [pc, #84]	(8003c08 <WriteControlTable+0x60>)
 8003bb4:	e01e      	b.n	8003bf4 <WriteControlTable+0x4c>
{
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
  //bCount = 0 : address value
  {
    bPointer = gbStartAddress+bCount-1;
 8003bb6:	4a15      	ldr	r2, [pc, #84]	(8003c0c <WriteControlTable+0x64>)
 8003bb8:	7813      	ldrb	r3, [r2, #0]
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	4423      	add	r3, r4
 8003bbe:	b2d8      	uxtb	r0, r3
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
 8003bc0:	5c3b      	ldrb	r3, [r7, r0]
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d10b      	bne.n	8003bde <WriteControlTable+0x36>
    {

      WORD_CAST(gbpControlTable[bPointer]) = WORD_CAST(gbpParameter[bCount]);
 8003bc6:	5b2b      	ldrh	r3, [r5, r4]
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 8003bc8:	2817      	cmp	r0, #23
  {
    bPointer = gbStartAddress+bCount-1;
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
    {

      WORD_CAST(gbpControlTable[bPointer]) = WORD_CAST(gbpParameter[bCount]);
 8003bca:	5233      	strh	r3, [r6, r0]
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 8003bcc:	d804      	bhi.n	8003bd8 <WriteControlTable+0x30>
 8003bce:	3001      	adds	r0, #1
 8003bd0:	0080      	lsls	r0, r0, #2
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	f002 f974 	bl	8005ec0 <BKP_WriteBackupRegister>
      bCount++;
 8003bd8:	1c63      	adds	r3, r4, #1
 8003bda:	b2dc      	uxtb	r4, r3
 8003bdc:	e008      	b.n	8003bf0 <WriteControlTable+0x48>
      bCount++;
*/
    }
    else //if(gbpDataSize[bPointer] == 1)//length was already checked.
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
 8003bde:	5d2b      	ldrb	r3, [r5, r4]
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 8003be0:	2817      	cmp	r0, #23
      bCount++;
*/
    }
    else //if(gbpDataSize[bPointer] == 1)//length was already checked.
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
 8003be2:	5433      	strb	r3, [r6, r0]
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 8003be4:	d804      	bhi.n	8003bf0 <WriteControlTable+0x48>
 8003be6:	3001      	adds	r0, #1
 8003be8:	0080      	lsls	r0, r0, #2
 8003bea:	5b29      	ldrh	r1, [r5, r4]
 8003bec:	f002 f968 	bl	8005ec0 <BKP_WriteBackupRegister>


void WriteControlTable(void)
{
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
 8003bf0:	1c63      	adds	r3, r4, #1
 8003bf2:	b2dc      	uxtb	r4, r3
 8003bf4:	4a06      	ldr	r2, [pc, #24]	(8003c10 <WriteControlTable+0x68>)
 8003bf6:	7813      	ldrb	r3, [r2, #0]
 8003bf8:	42a3      	cmp	r3, r4
 8003bfa:	d8dc      	bhi.n	8003bb6 <WriteControlTable+0xe>
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
    }
  }
}
 8003bfc:	b001      	add	sp, #4
 8003bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c00:	200000b4 	.word	0x200000b4
 8003c04:	20000923 	.word	0x20000923
 8003c08:	20000989 	.word	0x20000989
 8003c0c:	20000a89 	.word	0x20000a89
 8003c10:	20000987 	.word	0x20000987

08003c14 <Process>:

u8 gbDxlPwr;


void Process(void)
{
 8003c14:	b5f0      	push	{r4, r5, r6, r7, lr}
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
  word wTemp;
  byte bTemp;


  GB_ID = DEFAULT_ID;
 8003c16:	f8df 4640 	ldr.w	r4, [pc, #1600]	; 8004258 <Process+0x644>
 8003c1a:	f06f 0337 	mvn.w	r3, #55	; 0x37
 8003c1e:	70e3      	strb	r3, [r4, #3]


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 8003c20:	f44f 42f8 	mov.w	r2, #31744	; 0x7c00

  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
 8003c24:	f8df 3634 	ldr.w	r3, [pc, #1588]	; 800425c <Process+0x648>

  GB_ID = DEFAULT_ID;


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 8003c28:	83a2      	strh	r2, [r4, #28]


  GB_ID = DEFAULT_ID;


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 8003c2a:	f44f 7178 	mov.w	r1, #992	; 0x3e0

  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
 8003c2e:	2200      	movs	r2, #0


  GB_ID = DEFAULT_ID;


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 8003c30:	8361      	strh	r1, [r4, #26]

  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
 8003c32:	701a      	strb	r2, [r3, #0]
	gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 8003c34:	f8df 3628 	ldr.w	r3, [pc, #1576]	; 8004260 <Process+0x64c>
 8003c38:	211f      	movs	r1, #31
 8003c3a:	7019      	strb	r1, [r3, #0]
	gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 8003c3c:	f8df 3624 	ldr.w	r3, [pc, #1572]	; 8004264 <Process+0x650>

u8 gbDxlPwr;


void Process(void)
{
 8003c40:	b083      	sub	sp, #12
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
	gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
	gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 8003c42:	701a      	strb	r2, [r3, #0]

	gbLEDEyeR = GW_LED_EYE&0x1f;
 8003c44:	f8df 3620 	ldr.w	r3, [pc, #1568]	; 8004268 <Process+0x654>
 8003c48:	701a      	strb	r2, [r3, #0]
	gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 8003c4a:	f8df 3620 	ldr.w	r3, [pc, #1568]	; 800426c <Process+0x658>
 8003c4e:	701a      	strb	r2, [r3, #0]
	gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 8003c50:	f8df 361c 	ldr.w	r3, [pc, #1564]	; 8004270 <Process+0x65c>
 8003c54:	7019      	strb	r1, [r3, #0]

  GW_ZIGBEE_ID = ScanZigbee();
 8003c56:	f7ff fd1b 	bl	8003690 <ScanZigbee>
 8003c5a:	f8a4 0058 	strh.w	r0, [r4, #88]
 8003c5e:	2100      	movs	r1, #0

    bCount0xff = 0;
    while(1)
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 8003c60:	f8df 2610 	ldr.w	r2, [pc, #1552]	; 8004274 <Process+0x660>
 8003c64:	2300      	movs	r3, #0
 8003c66:	7013      	strb	r3, [r2, #0]
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003c68:	f8df 460c 	ldr.w	r4, [pc, #1548]	; 8004278 <Process+0x664>
 8003c6c:	f8df e60c 	ldr.w	lr, [pc, #1548]	; 800427c <Process+0x668>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003c70:	4694      	mov	ip, r2
 8003c72:	e003      	b.n	8003c7c <Process+0x68>
 8003c74:	f89c 3000 	ldrb.w	r3, [ip]
 8003c78:	2b64      	cmp	r3, #100
 8003c7a:	d8f0      	bhi.n	8003c5e <Process+0x4a>
    while(1)
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003c7c:	7822      	ldrb	r2, [r4, #0]
 8003c7e:	f89e 3000 	ldrb.w	r3, [lr]
 8003c82:	f8df 05f4 	ldr.w	r0, [pc, #1524]	; 8004278 <Process+0x664>
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d0f4      	beq.n	8003c74 <Process+0x60>
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }


      if((gbRxID = gbpRxInterruptBuffer[gbRxBufferReadPointer++]) == 0xff) bCount0xff++;
 8003c8a:	7803      	ldrb	r3, [r0, #0]
 8003c8c:	f8df 25f0 	ldr.w	r2, [pc, #1520]	; 8004280 <Process+0x66c>
 8003c90:	5cd2      	ldrb	r2, [r2, r3]
 8003c92:	3301      	adds	r3, #1
 8003c94:	4696      	mov	lr, r2
 8003c96:	f8df 25ec 	ldr.w	r2, [pc, #1516]	; 8004284 <Process+0x670>
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 8003ca0:	f882 e000 	strb.w	lr, [r2]
 8003ca4:	7003      	strb	r3, [r0, #0]
 8003ca6:	d102      	bne.n	8003cae <Process+0x9a>
 8003ca8:	1c4b      	adds	r3, r1, #1
 8003caa:	b2d9      	uxtb	r1, r3
 8003cac:	e7d8      	b.n	8003c60 <Process+0x4c>
      else
      {
        if(bCount0xff >= 2) break;
 8003cae:	2901      	cmp	r1, #1
 8003cb0:	d9d5      	bls.n	8003c5e <Process+0x4a>
        bCount0xff = 0;
      }
    }

    if(gbRxID == GB_ID || gbRxID == BROADCASTING_ID)
 8003cb2:	f8df 35a4 	ldr.w	r3, [pc, #1444]	; 8004258 <Process+0x644>
 8003cb6:	78db      	ldrb	r3, [r3, #3]
 8003cb8:	459e      	cmp	lr, r3
 8003cba:	d002      	beq.n	8003cc2 <Process+0xae>
 8003cbc:	f1be 0ffe 	cmp.w	lr, #254	; 0xfe
 8003cc0:	d1cd      	bne.n	8003c5e <Process+0x4a>
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 8003cc2:	f8df 25b0 	ldr.w	r2, [pc, #1456]	; 8004274 <Process+0x660>
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	7013      	strb	r3, [r2, #0]
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003cca:	f8df 55ac 	ldr.w	r5, [pc, #1452]	; 8004278 <Process+0x664>
 8003cce:	f8df 45ac 	ldr.w	r4, [pc, #1452]	; 800427c <Process+0x668>
 8003cd2:	4694      	mov	ip, r2
 8003cd4:	e003      	b.n	8003cde <Process+0xca>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003cd6:	f89c 3000 	ldrb.w	r3, [ip]
 8003cda:	2b64      	cmp	r3, #100
 8003cdc:	d8bf      	bhi.n	8003c5e <Process+0x4a>
    if(gbRxID == GB_ID || gbRxID == BROADCASTING_ID)
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003cde:	782a      	ldrb	r2, [r5, #0]
 8003ce0:	7823      	ldrb	r3, [r4, #0]
 8003ce2:	f8df 0594 	ldr.w	r0, [pc, #1428]	; 8004278 <Process+0x664>
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	f8df 1588 	ldr.w	r1, [pc, #1416]	; 8004274 <Process+0x660>
 8003cec:	d0f3      	beq.n	8003cd6 <Process+0xc2>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }
      bLength = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 8003cee:	7803      	ldrb	r3, [r0, #0]
 8003cf0:	f8df 258c 	ldr.w	r2, [pc, #1420]	; 8004280 <Process+0x66c>
      //from this state, status packet will be returned

      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003cf4:	4604      	mov	r4, r0
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }
      bLength = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 8003cf6:	5cd2      	ldrb	r2, [r2, r3]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	7003      	strb	r3, [r0, #0]

      gbParameterLength = bLength-2;
 8003cfe:	1e93      	subs	r3, r2, #2
 8003d00:	b2de      	uxtb	r6, r3
 8003d02:	f8df 3584 	ldr.w	r3, [pc, #1412]	; 8004288 <Process+0x674>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }
      bLength = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 8003d06:	4617      	mov	r7, r2

      gbParameterLength = bLength-2;
 8003d08:	701e      	strb	r6, [r3, #0]
      if(gbParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

      //from this state, status packet will be returned

      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	700b      	strb	r3, [r1, #0]
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003d0e:	f8df 056c 	ldr.w	r0, [pc, #1388]	; 800427c <Process+0x668>
 8003d12:	e002      	b.n	8003d1a <Process+0x106>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003d14:	780b      	ldrb	r3, [r1, #0]
 8003d16:	2b64      	cmp	r3, #100
 8003d18:	d8a1      	bhi.n	8003c5e <Process+0x4a>
      //from this state, status packet will be returned

      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003d1a:	7822      	ldrb	r2, [r4, #0]
 8003d1c:	7803      	ldrb	r3, [r0, #0]
 8003d1e:	f8df c558 	ldr.w	ip, [pc, #1368]	; 8004278 <Process+0x664>
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d0f6      	beq.n	8003d14 <Process+0x100>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }
      gbInstruction = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 8003d26:	f89c 3000 	ldrb.w	r3, [ip]
 8003d2a:	f8df 2554 	ldr.w	r2, [pc, #1364]	; 8004280 <Process+0x66c>
      bCheckSum = gbRxID+bLength+gbInstruction;
 8003d2e:	2000      	movs	r0, #0
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }
      gbInstruction = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 8003d30:	5cd1      	ldrb	r1, [r2, r3]
 8003d32:	3301      	adds	r3, #1
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	f8df 2554 	ldr.w	r2, [pc, #1364]	; 800428c <Process+0x678>
 8003d3a:	f88c 3000 	strb.w	r3, [ip]
      bCheckSum = gbRxID+bLength+gbInstruction;
 8003d3e:	eb07 030e 	add.w	r3, r7, lr
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }
      gbInstruction = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 8003d42:	7011      	strb	r1, [r2, #0]
      bCheckSum = gbRxID+bLength+gbInstruction;
 8003d44:	18c9      	adds	r1, r1, r3
 8003d46:	b2cd      	uxtb	r5, r1

      for(bCount = 0; bCount < gbParameterLength+1; bCount++)
      {
        #ifdef TIMEOUT_CHECK
        gbMiliSec = 0;
 8003d48:	f8df 4528 	ldr.w	r4, [pc, #1320]	; 8004274 <Process+0x660>
        #endif
        while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003d4c:	46e6      	mov	lr, ip
 8003d4e:	e01d      	b.n	8003d8c <Process+0x178>
      bCheckSum = gbRxID+bLength+gbInstruction;

      for(bCount = 0; bCount < gbParameterLength+1; bCount++)
      {
        #ifdef TIMEOUT_CHECK
        gbMiliSec = 0;
 8003d50:	2300      	movs	r3, #0
 8003d52:	7023      	strb	r3, [r4, #0]
 8003d54:	e002      	b.n	8003d5c <Process+0x148>
        #endif
        while(gbRxBufferReadPointer == gbRxBufferWritePointer)
        {
          #ifdef TIMEOUT_CHECK
          if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003d56:	7823      	ldrb	r3, [r4, #0]
 8003d58:	2b64      	cmp	r3, #100
 8003d5a:	d880      	bhi.n	8003c5e <Process+0x4a>
      for(bCount = 0; bCount < gbParameterLength+1; bCount++)
      {
        #ifdef TIMEOUT_CHECK
        gbMiliSec = 0;
        #endif
        while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8003d5c:	f8df 151c 	ldr.w	r1, [pc, #1308]	; 800427c <Process+0x668>
 8003d60:	f89e 2000 	ldrb.w	r2, [lr]
 8003d64:	780b      	ldrb	r3, [r1, #0]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d0f5      	beq.n	8003d56 <Process+0x142>
        {
          #ifdef TIMEOUT_CHECK
          if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
 8003d6a:	f89c 2000 	ldrb.w	r2, [ip]
 8003d6e:	f8df 3510 	ldr.w	r3, [pc, #1296]	; 8004280 <Process+0x66c>
 8003d72:	f8df 151c 	ldr.w	r1, [pc, #1308]	; 8004290 <Process+0x67c>
 8003d76:	5c9b      	ldrb	r3, [r3, r2]
 8003d78:	3201      	adds	r2, #1
 8003d7a:	540b      	strb	r3, [r1, r0]
 8003d7c:	5c0b      	ldrb	r3, [r1, r0]
 8003d7e:	b2d2      	uxtb	r2, r2
 8003d80:	195b      	adds	r3, r3, r5
 8003d82:	b2dd      	uxtb	r5, r3
        #endif
      }
      gbInstruction = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
      bCheckSum = gbRxID+bLength+gbInstruction;

      for(bCount = 0; bCount < gbParameterLength+1; bCount++)
 8003d84:	1c43      	adds	r3, r0, #1
        {
          #ifdef TIMEOUT_CHECK
          if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
 8003d86:	f88c 2000 	strb.w	r2, [ip]
        #endif
      }
      gbInstruction = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
      bCheckSum = gbRxID+bLength+gbInstruction;

      for(bCount = 0; bCount < gbParameterLength+1; bCount++)
 8003d8a:	b2d8      	uxtb	r0, r3
 8003d8c:	4286      	cmp	r6, r0
 8003d8e:	dadf      	bge.n	8003d50 <Process+0x13c>
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
      }
      //Packet Receiving End
      gbStartAddress = gbpParameter[0];
 8003d90:	f8df 34fc 	ldr.w	r3, [pc, #1276]	; 8004290 <Process+0x67c>
 8003d94:	2400      	movs	r4, #0
 8003d96:	781a      	ldrb	r2, [r3, #0]
 8003d98:	f8df 34f8 	ldr.w	r3, [pc, #1272]	; 8004294 <Process+0x680>

      for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8003d9c:	f8df 64b8 	ldr.w	r6, [pc, #1208]	; 8004258 <Process+0x644>
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
      }
      //Packet Receiving End
      gbStartAddress = gbpParameter[0];
 8003da0:	701a      	strb	r2, [r3, #0]
 8003da2:	e004      	b.n	8003dae <Process+0x19a>

      for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
      {
        // __delay_cycles(32);//2usec
    	  uDelay(2);
 8003da4:	2002      	movs	r0, #2
 8003da6:	f000 ff0b 	bl	8004bc0 <uDelay>
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
      }
      //Packet Receiving End
      gbStartAddress = gbpParameter[0];

      for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8003daa:	1c63      	adds	r3, r4, #1
 8003dac:	b2dc      	uxtb	r4, r3
 8003dae:	7973      	ldrb	r3, [r6, #5]
 8003db0:	429c      	cmp	r4, r3
 8003db2:	d3f7      	bcc.n	8003da4 <Process+0x190>
      {
        // __delay_cycles(32);//2usec
    	  uDelay(2);
      }
      if(bCheckSum != 0xff)
 8003db4:	2dff      	cmp	r5, #255
 8003db6:	f8df 14d4 	ldr.w	r1, [pc, #1236]	; 800428c <Process+0x678>
 8003dba:	d00b      	beq.n	8003dd4 <Process+0x1c0>
      {
        //buffer initialize
        gbRxBufferWritePointer = gbRxBufferReadPointer;
 8003dbc:	f8df 34b8 	ldr.w	r3, [pc, #1208]	; 8004278 <Process+0x664>
 8003dc0:	f8df 24b8 	ldr.w	r2, [pc, #1208]	; 800427c <Process+0x668>
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	7013      	strb	r3, [r2, #0]
        if(gbInstruction == INST_PING) {
 8003dc8:	780b      	ldrb	r3, [r1, #0]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	f43f af47 	beq.w	8003c5e <Process+0x4a>
        }
        else {
            ReturnPacket(CHECKSUM_ERROR_BIT);
 8003dd0:	2010      	movs	r0, #16
 8003dd2:	e23d      	b.n	8004250 <Process+0x63c>
        }
      }
      else
      {
    	  	if(gbInstruction == INST_BULK_READ ) //INST_SYNC_WR only 2009.12.11.buche
 8003dd4:	780b      	ldrb	r3, [r1, #0]
 8003dd6:	2b92      	cmp	r3, #146
 8003dd8:	f040 80b4 	bne.w	8003f44 <Process+0x330>
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;
 8003ddc:	f8df 24b8 	ldr.w	r2, [pc, #1208]	; 8004298 <Process+0x684>
 8003de0:	2300      	movs	r3, #0
 8003de2:	7013      	strb	r3, [r2, #0]
 8003de4:	7813      	ldrb	r3, [r2, #0]
 8003de6:	f8df 24b4 	ldr.w	r2, [pc, #1204]	; 800429c <Process+0x688>
 8003dea:	2402      	movs	r4, #2
 8003dec:	7013      	strb	r3, [r2, #0]
 8003dee:	f04f 0cff 	mov.w	ip, #255	; 0xff
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
				  gbpParameter[1] = gbpParameter[bCount-1];

			// waiting
				  if (bPrevID == 0xFF) break;
 8003df2:	2600      	movs	r6, #0
 8003df4:	e0a2      	b.n	8003f3c <Process+0x328>


			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
			  {
				if(gbpParameter[bCount] == GB_ID)
 8003df6:	f8df 0498 	ldr.w	r0, [pc, #1176]	; 8004290 <Process+0x67c>
 8003dfa:	f8df 145c 	ldr.w	r1, [pc, #1116]	; 8004258 <Process+0x644>
 8003dfe:	5d02      	ldrb	r2, [r0, r4]
 8003e00:	78cb      	ldrb	r3, [r1, #3]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	f040 8095 	bne.w	8003f32 <Process+0x31e>
				{
				gbRxID = GB_ID;
 8003e08:	78ca      	ldrb	r2, [r1, #3]
 8003e0a:	f8df 3478 	ldr.w	r3, [pc, #1144]	; 8004284 <Process+0x670>
 8003e0e:	701a      	strb	r2, [r3, #0]
				gbInstruction = INST_READ;
 8003e10:	f8df 3478 	ldr.w	r3, [pc, #1144]	; 800428c <Process+0x678>
 8003e14:	2202      	movs	r2, #2
 8003e16:	701a      	strb	r2, [r3, #0]
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8003e18:	1c63      	adds	r3, r4, #1
 8003e1a:	5cc2      	ldrb	r2, [r0, r3]
 8003e1c:	f8df 3474 	ldr.w	r3, [pc, #1140]	; 8004294 <Process+0x680>
 8003e20:	701a      	strb	r2, [r3, #0]
				  gbpParameter[1] = gbpParameter[bCount-1];
 8003e22:	1e63      	subs	r3, r4, #1
 8003e24:	5cc3      	ldrb	r3, [r0, r3]

			// waiting
				  if (bPrevID == 0xFF) break;
 8003e26:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
				  gbpParameter[1] = gbpParameter[bCount-1];
 8003e2a:	7043      	strb	r3, [r0, #1]

			// waiting
				  if (bPrevID == 0xFF) break;
 8003e2c:	d101      	bne.n	8003e32 <Process+0x21e>
 8003e2e:	2704      	movs	r7, #4
 8003e30:	e088      	b.n	8003f44 <Process+0x330>

						while(1)
						{
						  gbMiliSec = 0;

						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003e32:	f8df e464 	ldr.w	lr, [pc, #1124]	; 8004298 <Process+0x684>
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
				  gbpParameter[1] = gbpParameter[bCount-1];

			// waiting
				  if (bPrevID == 0xFF) break;
 8003e36:	2100      	movs	r1, #0
						bCount0xff = 0;


						while(1)
						{
						  gbMiliSec = 0;
 8003e38:	f8df 4438 	ldr.w	r4, [pc, #1080]	; 8004274 <Process+0x660>

						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003e3c:	4670      	mov	r0, lr
 8003e3e:	e000      	b.n	8003e42 <Process+0x22e>
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
				  gbpParameter[1] = gbpParameter[bCount-1];

			// waiting
				  if (bPrevID == 0xFF) break;
 8003e40:	2100      	movs	r1, #0
						bCount0xff = 0;


						while(1)
						{
						  gbMiliSec = 0;
 8003e42:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003e46:	7023      	strb	r3, [r4, #0]
 8003e48:	e003      	b.n	8003e52 <Process+0x23e>

						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003e4a:	7823      	ldrb	r3, [r4, #0]
 8003e4c:	2b64      	cmp	r3, #100
 8003e4e:	f63f af06 	bhi.w	8003c5e <Process+0x4a>

						while(1)
						{
						  gbMiliSec = 0;

						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003e52:	f8df 3448 	ldr.w	r3, [pc, #1096]	; 800429c <Process+0x688>
 8003e56:	781a      	ldrb	r2, [r3, #0]
 8003e58:	f89e 3000 	ldrb.w	r3, [lr]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d0f4      	beq.n	8003e4a <Process+0x236>
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;


						  }

						  if((bWaitRxID = gbpRxD0Buffer[gbRxD0BufferReadPointer++] ) == 0xff) bCount0xff++;
 8003e60:	7803      	ldrb	r3, [r0, #0]
 8003e62:	f8df 243c 	ldr.w	r2, [pc, #1084]	; 80042a0 <Process+0x68c>
 8003e66:	5cd2      	ldrb	r2, [r2, r3]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2aff      	cmp	r2, #255
 8003e6e:	7003      	strb	r3, [r0, #0]
 8003e70:	d102      	bne.n	8003e78 <Process+0x264>
 8003e72:	1c4b      	adds	r3, r1, #1
 8003e74:	b2d9      	uxtb	r1, r3
 8003e76:	e7e4      	b.n	8003e42 <Process+0x22e>
						  else
						  {

							if(bCount0xff >= 2)	break;
 8003e78:	2901      	cmp	r1, #1
 8003e7a:	d9e1      	bls.n	8003e40 <Process+0x22c>
							bCount0xff = 0;
						  }
						}


						if(bWaitRxID == bPrevID)
 8003e7c:	4562      	cmp	r2, ip
 8003e7e:	d1df      	bne.n	8003e40 <Process+0x22c>
						{
						  gbMiliSec = 0;
 8003e80:	4bfc      	ldr	r3, [pc, #1008]	(8004274 <Process+0x660>)
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003e82:	f8df e414 	ldr.w	lr, [pc, #1044]	; 8004298 <Process+0x684>
						}


						if(bWaitRxID == bPrevID)
						{
						  gbMiliSec = 0;
 8003e86:	701e      	strb	r6, [r3, #0]
 8003e88:	469c      	mov	ip, r3
 8003e8a:	e004      	b.n	8003e96 <Process+0x282>
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003e8c:	f89c 3000 	ldrb.w	r3, [ip]
 8003e90:	2b64      	cmp	r3, #100
 8003e92:	f63f aee4 	bhi.w	8003c5e <Process+0x4a>


						if(bWaitRxID == bPrevID)
						{
						  gbMiliSec = 0;
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003e96:	f8df 4404 	ldr.w	r4, [pc, #1028]	; 800429c <Process+0x688>
 8003e9a:	48ff      	ldr	r0, [pc, #1020]	(8004298 <Process+0x684>)
 8003e9c:	7822      	ldrb	r2, [r4, #0]
 8003e9e:	f89e 3000 	ldrb.w	r3, [lr]
 8003ea2:	49f4      	ldr	r1, [pc, #976]	(8004274 <Process+0x660>)
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d0f1      	beq.n	8003e8c <Process+0x278>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitLength = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8003ea8:	7803      	ldrb	r3, [r0, #0]
 8003eaa:	4afd      	ldr	r2, [pc, #1012]	(80042a0 <Process+0x68c>)
						  if(bWaitParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

						  //from this state, status packet will be returned

						  gbMiliSec = 0;
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003eac:	4684      	mov	ip, r0
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitLength = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8003eae:	5cd2      	ldrb	r2, [r2, r3]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	b2db      	uxtb	r3, r3

						  bWaitParameterLength = bWaitLength-2;
 8003eb4:	3a02      	subs	r2, #2
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitLength = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8003eb6:	7003      	strb	r3, [r0, #0]

						  bWaitParameterLength = bWaitLength-2;
 8003eb8:	b2d4      	uxtb	r4, r2
						  if(bWaitParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

						  //from this state, status packet will be returned

						  gbMiliSec = 0;
 8003eba:	700e      	strb	r6, [r1, #0]
 8003ebc:	e003      	b.n	8003ec6 <Process+0x2b2>
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003ebe:	780b      	ldrb	r3, [r1, #0]
 8003ec0:	2b64      	cmp	r3, #100
 8003ec2:	f63f aecc 	bhi.w	8003c5e <Process+0x4a>
						  if(bWaitParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

						  //from this state, status packet will be returned

						  gbMiliSec = 0;
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003ec6:	4bf5      	ldr	r3, [pc, #980]	(800429c <Process+0x688>)
 8003ec8:	48f3      	ldr	r0, [pc, #972]	(8004298 <Process+0x684>)
 8003eca:	781a      	ldrb	r2, [r3, #0]
 8003ecc:	f89c 3000 	ldrb.w	r3, [ip]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d0f4      	beq.n	8003ebe <Process+0x2aa>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitInstruction = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8003ed4:	7803      	ldrb	r3, [r0, #0]
 8003ed6:	4af2      	ldr	r2, [pc, #968]	(80042a0 <Process+0x68c>)
 8003ed8:	2100      	movs	r1, #0
 8003eda:	5cd2      	ldrb	r2, [r2, r3]
 8003edc:	3301      	adds	r3, #1
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	7003      	strb	r3, [r0, #0]
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
						  {
							gbMiliSec = 0;
 8003ee2:	f8df e390 	ldr.w	lr, [pc, #912]	; 8004274 <Process+0x660>
							while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003ee6:	4684      	mov	ip, r0
 8003ee8:	e015      	b.n	8003f16 <Process+0x302>
						  bWaitInstruction = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
						  {
							gbMiliSec = 0;
 8003eea:	f88e 6000 	strb.w	r6, [lr]
 8003eee:	e004      	b.n	8003efa <Process+0x2e6>
							while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
							{
							  if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8003ef0:	f89e 3000 	ldrb.w	r3, [lr]
 8003ef4:	2b64      	cmp	r3, #100
 8003ef6:	f63f aeb2 	bhi.w	8003c5e <Process+0x4a>
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
						  {
							gbMiliSec = 0;
							while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8003efa:	4be8      	ldr	r3, [pc, #928]	(800429c <Process+0x688>)
 8003efc:	781a      	ldrb	r2, [r3, #0]
 8003efe:	f89c 3000 	ldrb.w	r3, [ip]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d0f4      	beq.n	8003ef0 <Process+0x2dc>
							{
							  if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
							}
							bWaitCheckSum += (gbpRxD0Buffer[gbRxD0BufferReadPointer++]);
 8003f06:	7803      	ldrb	r3, [r0, #0]
 8003f08:	4ae5      	ldr	r2, [pc, #916]	(80042a0 <Process+0x68c>)
 8003f0a:	5cd2      	ldrb	r2, [r2, r3]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	7003      	strb	r3, [r0, #0]
						  }

						  bWaitInstruction = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
 8003f12:	1c4b      	adds	r3, r1, #1
 8003f14:	b2d9      	uxtb	r1, r3
 8003f16:	428c      	cmp	r4, r1
 8003f18:	dae7      	bge.n	8003eea <Process+0x2d6>
 8003f1a:	2400      	movs	r4, #0
							}
							bWaitCheckSum += (gbpRxD0Buffer[gbRxD0BufferReadPointer++]);
						  }


						  for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8003f1c:	4dce      	ldr	r5, [pc, #824]	(8004258 <Process+0x644>)
 8003f1e:	e004      	b.n	8003f2a <Process+0x316>
						  {
							  uDelay(2);
 8003f20:	2002      	movs	r0, #2
 8003f22:	f000 fe4d 	bl	8004bc0 <uDelay>
							}
							bWaitCheckSum += (gbpRxD0Buffer[gbRxD0BufferReadPointer++]);
						  }


						  for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8003f26:	1c63      	adds	r3, r4, #1
 8003f28:	b2dc      	uxtb	r4, r3
 8003f2a:	796b      	ldrb	r3, [r5, #5]
 8003f2c:	429c      	cmp	r4, r3
 8003f2e:	d3f7      	bcc.n	8003f20 <Process+0x30c>
 8003f30:	2704      	movs	r7, #4
						}
					  }

				  }
				}
				bPrevID = gbpParameter[bCount];
 8003f32:	4bd7      	ldr	r3, [pc, #860]	(8004290 <Process+0x67c>)
 8003f34:	5d1b      	ldrb	r3, [r3, r4]
 8003f36:	469c      	mov	ip, r3
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;


			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8003f38:	1ce3      	adds	r3, r4, #3
 8003f3a:	b2dc      	uxtb	r4, r3
 8003f3c:	1efb      	subs	r3, r7, #3
 8003f3e:	429c      	cmp	r4, r3
 8003f40:	f6ff af59 	blt.w	8003df6 <Process+0x1e2>
				}
				bPrevID = gbpParameter[bCount];
			  }
			  //bPrevID = gbpParameter[bCount];
			}
        if(gbInstruction == INST_SYNC_WRITE || gbInstruction == INST_SYNC_REG_WRITE) //INST_SYNC_WR or INST_SYNC_REG_WR
 8003f44:	4bd1      	ldr	r3, [pc, #836]	(800428c <Process+0x678>)
 8003f46:	781d      	ldrb	r5, [r3, #0]
 8003f48:	f105 037d 	add.w	r3, r5, #125	; 0x7d
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d82a      	bhi.n	8003fa8 <Process+0x394>
        {
          byte bTmpLength, bCount0;
          bTmpLength = gbpParameter[1];
 8003f52:	4acf      	ldr	r2, [pc, #828]	(8004290 <Process+0x67c>)
 8003f54:	2102      	movs	r1, #2
 8003f56:	7853      	ldrb	r3, [r2, #1]
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
 8003f58:	f1a7 0e03 	sub.w	lr, r7, #3	; 0x3
			  //bPrevID = gbpParameter[bCount];
			}
        if(gbInstruction == INST_SYNC_WRITE || gbInstruction == INST_SYNC_REG_WRITE) //INST_SYNC_WR or INST_SYNC_REG_WR
        {
          byte bTmpLength, bCount0;
          bTmpLength = gbpParameter[1];
 8003f5c:	4618      	mov	r0, r3
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
          {
            if(gbpParameter[bCount] == GB_ID)
 8003f5e:	4616      	mov	r6, r2
 8003f60:	4cbd      	ldr	r4, [pc, #756]	(8004258 <Process+0x644>)
                gbpParameter[bCount0] = gbpParameter[bCount++];
              }
              gbInstruction &= 0x7f;//change to INST_WRITE or INST_REG_WRITE
              bLength = bTmpLength + 3;
              gbParameterLength = bLength-2;
              break;
 8003f62:	f103 0c01 	add.w	ip, r3, #1	; 0x1
 8003f66:	e01d      	b.n	8003fa4 <Process+0x390>
          bTmpLength = gbpParameter[1];
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
          {
            if(gbpParameter[bCount] == GB_ID)
 8003f68:	5c72      	ldrb	r2, [r6, r1]
 8003f6a:	78e3      	ldrb	r3, [r4, #3]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d116      	bne.n	8003f9e <Process+0x38a>
 8003f70:	2201      	movs	r2, #1
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
 8003f72:	f8df c31c 	ldr.w	ip, [pc, #796]	; 8004290 <Process+0x67c>
 8003f76:	e005      	b.n	8003f84 <Process+0x370>
 8003f78:	f81c 3003 	ldrb.w	r3, [ip, r3]
 8003f7c:	f80c 3002 	strb.w	r3, [ip, r2]
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
          {
            if(gbpParameter[bCount] == GB_ID)
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8003f80:	1c53      	adds	r3, r2, #1
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	eb02 0301 	add.w	r3, r2, r1
 8003f88:	4282      	cmp	r2, r0
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	d9f4      	bls.n	8003f78 <Process+0x364>
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
              }
              gbInstruction &= 0x7f;//change to INST_WRITE or INST_REG_WRITE
 8003f8e:	4bbf      	ldr	r3, [pc, #764]	(800428c <Process+0x678>)
 8003f90:	f005 027f 	and.w	r2, r5, #127	; 0x7f
 8003f94:	701a      	strb	r2, [r3, #0]
              bLength = bTmpLength + 3;
              gbParameterLength = bLength-2;
 8003f96:	4bbc      	ldr	r3, [pc, #752]	(8004288 <Process+0x674>)
 8003f98:	1c42      	adds	r2, r0, #1
 8003f9a:	701a      	strb	r2, [r3, #0]
 8003f9c:	e004      	b.n	8003fa8 <Process+0x394>
              break;
 8003f9e:	eb01 030c 	add.w	r3, r1, ip
 8003fa2:	b2d9      	uxtb	r1, r3
        {
          byte bTmpLength, bCount0;
          bTmpLength = gbpParameter[1];
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
 8003fa4:	4571      	cmp	r1, lr
 8003fa6:	dbdf      	blt.n	8003f68 <Process+0x354>
              break;
            }
          }
        }
        //else
        if(gbInstruction == INST_WRITE)
 8003fa8:	4bb8      	ldr	r3, [pc, #736]	(800428c <Process+0x678>)
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	d10c      	bne.n	8003fca <Process+0x3b6>
        {
          bReturn = WriteControlTableRangeCheck();
 8003fb0:	f7ff fcb2 	bl	8003918 <WriteControlTableRangeCheck>
 8003fb4:	4604      	mov	r4, r0
          ReturnPacket(bReturn);
 8003fb6:	f7ff fd8b 	bl	8003ad0 <ReturnPacket>
          if(bReturn != RANGE_ERROR_BIT)
 8003fba:	2c08      	cmp	r4, #8
 8003fbc:	f43f ae4f 	beq.w	8003c5e <Process+0x4a>
          {
            WriteControlTable();
 8003fc0:	f7ff fdf2 	bl	8003ba8 <WriteControlTable>
            ProcessAfterWriting();
 8003fc4:	f7ff fcde 	bl	8003984 <ProcessAfterWriting>
 8003fc8:	e649      	b.n	8003c5e <Process+0x4a>
          }
        }
        else if(gbInstruction == INST_READ)
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	f040 8106 	bne.w	80041dc <Process+0x5c8>
        {

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
 8003fd0:	4bac      	ldr	r3, [pc, #688]	(8004284 <Process+0x670>)
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	2bfe      	cmp	r3, #254
 8003fd6:	f43f ae42 	beq.w	8003c5e <Process+0x4a>
 8003fda:	4c9f      	ldr	r4, [pc, #636]	(8004258 <Process+0x644>)
 8003fdc:	7c23      	ldrb	r3, [r4, #16]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f43f ae3d 	beq.w	8003c5e <Process+0x4a>
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8003fe4:	49aa      	ldr	r1, [pc, #680]	(8004290 <Process+0x67c>)
 8003fe6:	4aab      	ldr	r2, [pc, #684]	(8004294 <Process+0x680>)
 8003fe8:	784b      	ldrb	r3, [r1, #1]
 8003fea:	7812      	ldrb	r2, [r2, #0]
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8003fec:	48ad      	ldr	r0, [pc, #692]	(80042a4 <Process+0x690>)

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8003fee:	189b      	adds	r3, r3, r2
 8003ff0:	9200      	str	r2, [sp, #0]
 8003ff2:	3b01      	subs	r3, #1
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8003ff4:	4aac      	ldr	r2, [pc, #688]	(80042a8 <Process+0x694>)
          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8003ff6:	f891 e001 	ldrb.w	lr, [r1, #1]

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8003ffa:	b2db      	uxtb	r3, r3
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8003ffc:	7816      	ldrb	r6, [r2, #0]

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8003ffe:	9301      	str	r3, [sp, #4]
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8004000:	78e3      	ldrb	r3, [r4, #3]
          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8004002:	f10e 0e02 	add.w	lr, lr, #2	; 0x2
 8004006:	fa5f fe8e 	uxtb.w	lr, lr
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 800400a:	199b      	adds	r3, r3, r6
 800400c:	4473      	add	r3, lr


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 800400e:	4da7      	ldr	r5, [pc, #668]	(80042ac <Process+0x698>)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8004010:	b2df      	uxtb	r7, r3


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8004012:	7803      	ldrb	r3, [r0, #0]
 8004014:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004018:	54ec      	strb	r4, [r5, r3]
 800401a:	3301      	adds	r3, #1
 800401c:	b2db      	uxtb	r3, r3
 800401e:	7003      	strb	r3, [r0, #0]
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8004020:	7803      	ldrb	r3, [r0, #0]
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8004022:	498d      	ldr	r1, [pc, #564]	(8004258 <Process+0x644>)
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8004024:	54ec      	strb	r4, [r5, r3]
 8004026:	3301      	adds	r3, #1
 8004028:	b2db      	uxtb	r3, r3
 800402a:	7003      	strb	r3, [r0, #0]
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 800402c:	7802      	ldrb	r2, [r0, #0]
 800402e:	78cb      	ldrb	r3, [r1, #3]
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8004030:	499f      	ldr	r1, [pc, #636]	(80042b0 <Process+0x69c>)
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8004032:	54ab      	strb	r3, [r5, r2]
 8004034:	3201      	adds	r2, #1
 8004036:	b2d2      	uxtb	r2, r2
 8004038:	7002      	strb	r2, [r0, #0]
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
 800403a:	7803      	ldrb	r3, [r0, #0]
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 800403c:	f8df c274 	ldr.w	ip, [pc, #628]	; 80042b4 <Process+0x6a0>


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
 8004040:	f805 e003 	strb.w	lr, [r5, r3]
 8004044:	3301      	adds	r3, #1
 8004046:	b2db      	uxtb	r3, r3
 8004048:	7003      	strb	r3, [r0, #0]
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;
 800404a:	7803      	ldrb	r3, [r0, #0]
 800404c:	54ee      	strb	r6, [r5, r3]
 800404e:	3301      	adds	r3, #1
 8004050:	b2db      	uxtb	r3, r3
 8004052:	7003      	strb	r3, [r0, #0]


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8004054:	780b      	ldrb	r3, [r1, #0]
 8004056:	f80c 4003 	strb.w	r4, [ip, r3]
 800405a:	3301      	adds	r3, #1
 800405c:	b2db      	uxtb	r3, r3
 800405e:	700b      	strb	r3, [r1, #0]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8004060:	780b      	ldrb	r3, [r1, #0]
 8004062:	f80c 4003 	strb.w	r4, [ip, r3]
 8004066:	3301      	adds	r3, #1
 8004068:	b2db      	uxtb	r3, r3
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
 800406a:	4c7b      	ldr	r4, [pc, #492]	(8004258 <Process+0x644>)
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 800406c:	700b      	strb	r3, [r1, #0]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
 800406e:	780a      	ldrb	r2, [r1, #0]
 8004070:	78e3      	ldrb	r3, [r4, #3]
 8004072:	f80c 3002 	strb.w	r3, [ip, r2]
 8004076:	3201      	adds	r2, #1
 8004078:	b2d2      	uxtb	r2, r2
 800407a:	700a      	strb	r2, [r1, #0]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
 800407c:	780b      	ldrb	r3, [r1, #0]
 800407e:	f80c e003 	strb.w	lr, [ip, r3]
 8004082:	3301      	adds	r3, #1
 8004084:	b2db      	uxtb	r3, r3
 8004086:	700b      	strb	r3, [r1, #0]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;
 8004088:	780b      	ldrb	r3, [r1, #0]
 800408a:	f80c 6003 	strb.w	r6, [ip, r3]
 800408e:	3301      	adds	r3, #1
 8004090:	b2db      	uxtb	r3, r3
 8004092:	700b      	strb	r3, [r1, #0]


					for(bCount=gbStartAddress; bCount <= bEndAddress; bCount++)   // ;;;;;;;;;;;DEBUG after 1.15!!!
 8004094:	9c00      	ldr	r4, [sp, #0]
 8004096:	4606      	mov	r6, r0
 8004098:	e050      	b.n	800413c <Process+0x528>
					{
					  byte bFixedData;
					  word wFixedData;

					  if( bCount == P_RX_REMOCON_DATA_ARRIVED)
 800409a:	2c57      	cmp	r4, #87
 800409c:	d106      	bne.n	80040ac <Process+0x498>
					  {
						  GB_RX_REMOCON_DATA_ARRIVED = zgb_rx_check();
 800409e:	f7ff fb47 	bl	8003730 <zgb_rx_check>
 80040a2:	496d      	ldr	r1, [pc, #436]	(8004258 <Process+0x644>)
 80040a4:	b2c0      	uxtb	r0, r0
 80040a6:	f881 0057 	strb.w	r0, [r1, #87]
 80040aa:	e005      	b.n	80040b8 <Process+0x4a4>
					  }
					  else if( bCount == P_RX_REMOCON_DATA_L )
 80040ac:	2c55      	cmp	r4, #85
 80040ae:	d103      	bne.n	80040b8 <Process+0x4a4>
					  {
						  GW_RX_REMOCON_DATA = zgb_rx_data();
 80040b0:	f7ff facc 	bl	800364c <zgb_rx_data>
 80040b4:	4a80      	ldr	r2, [pc, #512]	(80042b8 <Process+0x6a4>)
 80040b6:	8010      	strh	r0, [r2, #0]
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
 80040b8:	4b80      	ldr	r3, [pc, #512]	(80042bc <Process+0x6a8>)
 80040ba:	9901      	ldr	r1, [sp, #4]
 80040bc:	5d1a      	ldrb	r2, [r3, r4]
 80040be:	428c      	cmp	r4, r1
 80040c0:	bf2c      	ite	cs
 80040c2:	2300      	movcs	r3, #0
 80040c4:	2301      	movcc	r3, #1
 80040c6:	2a02      	cmp	r2, #2
 80040c8:	bf14      	ite	ne
 80040ca:	2300      	movne	r3, #0
 80040cc:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 80040d0:	4877      	ldr	r0, [pc, #476]	(80042b0 <Process+0x69c>)
 80040d2:	f8df c1e0 	ldr.w	ip, [pc, #480]	; 80042b4 <Process+0x6a0>
 80040d6:	b303      	cbz	r3, 800411a <Process+0x506>
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
 80040d8:	4a5f      	ldr	r2, [pc, #380]	(8004258 <Process+0x644>)
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 80040da:	7833      	ldrb	r3, [r6, #0]
						  GW_RX_REMOCON_DATA = zgb_rx_data();
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
 80040dc:	5b11      	ldrh	r1, [r2, r4]
						bFixedData = (byte)(wFixedData&0xff);
 80040de:	b2ca      	uxtb	r2, r1
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 80040e0:	54ea      	strb	r2, [r5, r3]
 80040e2:	3301      	adds	r3, #1
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	7033      	strb	r3, [r6, #0]
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 80040e8:	7803      	ldrb	r3, [r0, #0]
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
 80040ea:	0a09      	lsrs	r1, r1, #8
					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 80040ec:	f80c 2003 	strb.w	r2, [ip, r3]
 80040f0:	3301      	adds	r3, #1
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	7003      	strb	r3, [r0, #0]
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 80040f6:	7833      	ldrb	r3, [r6, #0]
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
 80040f8:	19d2      	adds	r2, r2, r7
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 80040fa:	54e9      	strb	r1, [r5, r3]
 80040fc:	3301      	adds	r3, #1
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	7033      	strb	r3, [r6, #0]
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8004102:	7803      	ldrb	r3, [r0, #0]
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
 8004104:	b2d2      	uxtb	r2, r2
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8004106:	f80c 1003 	strb.w	r1, [ip, r3]
 800410a:	3301      	adds	r3, #1
 800410c:	b2db      	uxtb	r3, r3
 800410e:	7003      	strb	r3, [r0, #0]
						bCheckSum += bFixedData;
 8004110:	1852      	adds	r2, r2, r1
						bCount++;
 8004112:	1c63      	adds	r3, r4, #1
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
 8004114:	b2d7      	uxtb	r7, r2
						bCount++;
 8004116:	b2dc      	uxtb	r4, r3
 8004118:	e00e      	b.n	8004138 <Process+0x524>
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
 800411a:	494f      	ldr	r1, [pc, #316]	(8004258 <Process+0x644>)
 800411c:	5d0b      	ldrb	r3, [r1, r4]
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 800411e:	7832      	ldrb	r2, [r6, #0]
 8004120:	54ab      	strb	r3, [r5, r2]
 8004122:	3201      	adds	r2, #1
 8004124:	b2d2      	uxtb	r2, r2
 8004126:	7032      	strb	r2, [r6, #0]
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8004128:	7802      	ldrb	r2, [r0, #0]
 800412a:	f80c 3002 	strb.w	r3, [ip, r2]
 800412e:	3201      	adds	r2, #1
 8004130:	b2d2      	uxtb	r2, r2
						bCheckSum += bFixedData;
 8004132:	19db      	adds	r3, r3, r7
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8004134:	7002      	strb	r2, [r0, #0]
						bCheckSum += bFixedData;
 8004136:	b2df      	uxtb	r7, r3
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;


					for(bCount=gbStartAddress; bCount <= bEndAddress; bCount++)   // ;;;;;;;;;;;DEBUG after 1.15!!!
 8004138:	1c63      	adds	r3, r4, #1
 800413a:	b2dc      	uxtb	r4, r3
 800413c:	9a01      	ldr	r2, [sp, #4]
 800413e:	4294      	cmp	r4, r2
 8004140:	d9ab      	bls.n	800409a <Process+0x486>
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8004142:	4a58      	ldr	r2, [pc, #352]	(80042a4 <Process+0x690>)
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;
 8004144:	ea6f 0107 	mvn.w	r1, r7

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8004148:	7813      	ldrb	r3, [r2, #0]
 800414a:	f8df c160 	ldr.w	ip, [pc, #352]	; 80042ac <Process+0x698>
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;
 800414e:	b2c9      	uxtb	r1, r1

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8004150:	f80c 1003 	strb.w	r1, [ip, r3]
 8004154:	3301      	adds	r3, #1
 8004156:	b2db      	uxtb	r3, r3
				   gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bCheckSum;
 8004158:	4855      	ldr	r0, [pc, #340]	(80042b0 <Process+0x69c>)
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 800415a:	7013      	strb	r3, [r2, #0]
				   gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bCheckSum;
 800415c:	7803      	ldrb	r3, [r0, #0]
 800415e:	4a55      	ldr	r2, [pc, #340]	(80042b4 <Process+0x6a0>)
 8004160:	54d1      	strb	r1, [r2, r3]
 8004162:	3301      	adds	r3, #1
 8004164:	b2db      	uxtb	r3, r3



					if (gbTxD1Transmitting==0) {
 8004166:	4a56      	ldr	r2, [pc, #344]	(80042c0 <Process+0x6ac>)
					  }
					}
					bCheckSum ^= 0xff;

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
				   gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bCheckSum;
 8004168:	7003      	strb	r3, [r0, #0]



					if (gbTxD1Transmitting==0) {
 800416a:	7813      	ldrb	r3, [r2, #0]
 800416c:	b98b      	cbnz	r3, 8004192 <Process+0x57e>
					  gbTxD1Transmitting = 1;
 800416e:	2301      	movs	r3, #1
 8004170:	7013      	strb	r3, [r2, #0]
					//  if (TXD1_FINISH) {
						USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8004172:	4a54      	ldr	r2, [pc, #336]	(80042c4 <Process+0x6b0>)
 8004174:	4854      	ldr	r0, [pc, #336]	(80042c8 <Process+0x6b4>)
 8004176:	7813      	ldrb	r3, [r2, #0]
 8004178:	f81c 1003 	ldrb.w	r1, [ip, r3]
 800417c:	3301      	adds	r3, #1
 800417e:	b2db      	uxtb	r3, r3
 8004180:	7013      	strb	r3, [r2, #0]
 8004182:	f003 fff9 	bl	8008178 <USART_SendData>
						USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8004186:	4850      	ldr	r0, [pc, #320]	(80042c8 <Process+0x6b4>)
 8004188:	f240 6126 	movw	r1, #1574	; 0x626
 800418c:	2201      	movs	r2, #1
 800418e:	f003 ff87 	bl	80080a0 <USART_ITConfig>
						//TXD1_DATA = gbpTxD1Buffer[gbTxD1BufferReadPointer++];
					}

					if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8004192:	484e      	ldr	r0, [pc, #312]	(80042cc <Process+0x6b8>)
 8004194:	2110      	movs	r1, #16
 8004196:	f002 f9c5 	bl	8006524 <GPIO_ReadOutputDataBit>
 800419a:	b9d0      	cbnz	r0, 80041d2 <Process+0x5be>
						//TxDString(USART_ZIGBEE,"\r\n TEST0");
						//if (TXD0_FINISH) {
						GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 800419c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80041a0:	f500 3086 	add.w	r0, r0, #68608	; 0x10c00
 80041a4:	2120      	movs	r1, #32
 80041a6:	f002 f9c9 	bl	800653c <GPIO_ResetBits>
						GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80041aa:	4848      	ldr	r0, [pc, #288]	(80042cc <Process+0x6b8>)
 80041ac:	2110      	movs	r1, #16
 80041ae:	f002 f9c3 	bl	8006538 <GPIO_SetBits>

						USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 80041b2:	4847      	ldr	r0, [pc, #284]	(80042d0 <Process+0x6bc>)
 80041b4:	4a3f      	ldr	r2, [pc, #252]	(80042b4 <Process+0x6a0>)
 80041b6:	7803      	ldrb	r3, [r0, #0]
 80041b8:	5cd1      	ldrb	r1, [r2, r3]
 80041ba:	3301      	adds	r3, #1
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	7003      	strb	r3, [r0, #0]
 80041c0:	4844      	ldr	r0, [pc, #272]	(80042d4 <Process+0x6c0>)
 80041c2:	f003 ffd9 	bl	8008178 <USART_SendData>
						USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 80041c6:	4843      	ldr	r0, [pc, #268]	(80042d4 <Process+0x6c0>)
 80041c8:	f240 6126 	movw	r1, #1574	; 0x626
 80041cc:	2201      	movs	r2, #1
 80041ce:	f003 ff67 	bl	80080a0 <USART_ITConfig>

					}


					while(gbTxD1Transmitting);
 80041d2:	4a3b      	ldr	r2, [pc, #236]	(80042c0 <Process+0x6ac>)
 80041d4:	7813      	ldrb	r3, [r2, #0]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1fc      	bne.n	80041d4 <Process+0x5c0>
 80041da:	e540      	b.n	8003c5e <Process+0x4a>



			  }
        }
        else if(gbInstruction == INST_SYSTEM_WRITE)
 80041dc:	2b0d      	cmp	r3, #13
 80041de:	d120      	bne.n	8004222 <Process+0x60e>
        { //[Addr] [Data] [0xf0] [0x55] [0x0f] [0xaa]
          if( (gbpParameter[2] == 0xf0) && (gbpParameter[3] == 0x55) &&
 80041e0:	4a2b      	ldr	r2, [pc, #172]	(8004290 <Process+0x67c>)
 80041e2:	7893      	ldrb	r3, [r2, #2]
 80041e4:	2bf0      	cmp	r3, #240
 80041e6:	f47f ad3a 	bne.w	8003c5e <Process+0x4a>
 80041ea:	78d3      	ldrb	r3, [r2, #3]
 80041ec:	2b55      	cmp	r3, #85
 80041ee:	f47f ad36 	bne.w	8003c5e <Process+0x4a>
 80041f2:	7913      	ldrb	r3, [r2, #4]
 80041f4:	2b0f      	cmp	r3, #15
 80041f6:	f47f ad32 	bne.w	8003c5e <Process+0x4a>
 80041fa:	7953      	ldrb	r3, [r2, #5]
 80041fc:	2baa      	cmp	r3, #170
 80041fe:	f47f ad2e 	bne.w	8003c5e <Process+0x4a>
 8004202:	4b21      	ldr	r3, [pc, #132]	(8004288 <Process+0x674>)
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	2b06      	cmp	r3, #6
 8004208:	f47f ad29 	bne.w	8003c5e <Process+0x4a>
              (gbpParameter[4] == 0x0f) && (gbpParameter[5] == 0xaa) &&
              (gbParameterLength == 6) )
          {
            if (gbStartAddress < CONTROL_TABLE_LEN) {
 800420c:	4b21      	ldr	r3, [pc, #132]	(8004294 <Process+0x680>)
 800420e:	7818      	ldrb	r0, [r3, #0]
 8004210:	2859      	cmp	r0, #89
 8004212:	f63f ad24 	bhi.w	8003c5e <Process+0x4a>
            	BKP_WriteBackupRegister((gbStartAddress+1)<<2, gbpParameter[1]);
 8004216:	3001      	adds	r0, #1
 8004218:	7851      	ldrb	r1, [r2, #1]
 800421a:	0080      	lsls	r0, r0, #2
 800421c:	f001 fe50 	bl	8005ec0 <BKP_WriteBackupRegister>
 8004220:	e51d      	b.n	8003c5e <Process+0x4a>
            	//BKP_WriteBackupRegister(gbStartAddress<<2, gbpParameter[1]);
            	//ROM_CAST(gbStartAddress) = gbpParameter[1];
            }
          }
        }
        else if(gbInstruction == INST_PING)
 8004222:	2b01      	cmp	r3, #1
 8004224:	d109      	bne.n	800423a <Process+0x626>
        {
          if(gbRxID == BROADCASTING_ID) //for avoiding data crush
 8004226:	4b17      	ldr	r3, [pc, #92]	(8004284 <Process+0x670>)
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	2bfe      	cmp	r3, #254
 800422c:	d103      	bne.n	8004236 <Process+0x622>
          {
//            MiliSec((word)(GB_ID<<1));
        	  mDelay((word)(GB_ID<<0)); //Ver0x14
 800422e:	4b0a      	ldr	r3, [pc, #40]	(8004258 <Process+0x644>)
 8004230:	78d8      	ldrb	r0, [r3, #3]
 8004232:	f000 fd81 	bl	8004d38 <mDelay>
          }
          ReturnPacket(0);
 8004236:	2000      	movs	r0, #0
 8004238:	e00a      	b.n	8004250 <Process+0x63c>
        }
        else if(gbInstruction == INST_RESET)
 800423a:	2b06      	cmp	r3, #6
 800423c:	d001      	beq.n	8004242 <Process+0x62e>

          //EEPROM_Write( P_OPERATING_MODE, 0xFF );
          //EEP_GB_OPERATING_MODE = 0xff;
          SYSTEM_RESET;
        }
        else if(gbInstruction == INST_DIGITAL_RESET)
 800423e:	2b07      	cmp	r3, #7
 8004240:	d105      	bne.n	800424e <Process+0x63a>
        {
          ReturnPacket(0);
 8004242:	2000      	movs	r0, #0
 8004244:	f7ff fc44 	bl	8003ad0 <ReturnPacket>
          //EEPROM_Write( P_OPERATING_MODE, 0x11 );
          //EEP_GB_OPERATING_MODE = 0x11;
          SYSTEM_RESET;
 8004248:	f002 fb24 	bl	8006894 <NVIC_GenerateSystemReset>
 800424c:	e507      	b.n	8003c5e <Process+0x4a>
          //MiliSec(20);
        }
        else
        {
          ReturnPacket(INSTRUCTION_ERROR_BIT);
 800424e:	2040      	movs	r0, #64
 8004250:	f7ff fc3e 	bl	8003ad0 <ReturnPacket>
 8004254:	e503      	b.n	8003c5e <Process+0x4a>
 8004256:	46c0      	nop			(mov r8, r8)
 8004258:	20000923 	.word	0x20000923
 800425c:	2000097f 	.word	0x2000097f
 8004260:	20000980 	.word	0x20000980
 8004264:	20000981 	.word	0x20000981
 8004268:	20000982 	.word	0x20000982
 800426c:	20000983 	.word	0x20000983
 8004270:	20000984 	.word	0x20000984
 8004274:	20000922 	.word	0x20000922
 8004278:	20000515 	.word	0x20000515
 800427c:	20000514 	.word	0x20000514
 8004280:	20000314 	.word	0x20000314
 8004284:	20000986 	.word	0x20000986
 8004288:	20000987 	.word	0x20000987
 800428c:	20000988 	.word	0x20000988
 8004290:	20000989 	.word	0x20000989
 8004294:	20000a89 	.word	0x20000a89
 8004298:	20000719 	.word	0x20000719
 800429c:	20000718 	.word	0x20000718
 80042a0:	20000518 	.word	0x20000518
 80042a4:	2000091e 	.word	0x2000091e
 80042a8:	20000a8a 	.word	0x20000a8a
 80042ac:	2000081c 	.word	0x2000081c
 80042b0:	2000071a 	.word	0x2000071a
 80042b4:	20000618 	.word	0x20000618
 80042b8:	20000978 	.word	0x20000978
 80042bc:	200000b4 	.word	0x200000b4
 80042c0:	20000921 	.word	0x20000921
 80042c4:	2000091f 	.word	0x2000091f
 80042c8:	40004800 	.word	0x40004800
 80042cc:	40010c00 	.word	0x40010c00
 80042d0:	2000071b 	.word	0x2000071b
 80042d4:	40013800 	.word	0x40013800

080042d8 <ReadButton>:
* Output         : None
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
 80042d8:	b510      	push	{r4, lr}
	u8 retval=0;

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
 80042da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80042de:	4809      	ldr	r0, [pc, #36]	(8004304 <ReadButton+0x2c>)
 80042e0:	f002 f916 	bl	8006510 <GPIO_ReadInputDataBit>
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 80042e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000

u8 ReadButton(void)
{
	u8 retval=0;

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
 80042e8:	1e44      	subs	r4, r0, #1
 80042ea:	bf18      	it	ne
 80042ec:	2401      	movne	r4, #1
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 80042ee:	4805      	ldr	r0, [pc, #20]	(8004304 <ReadButton+0x2c>)
 80042f0:	f002 f90e 	bl	8006510 <GPIO_ReadInputDataBit>
 80042f4:	2801      	cmp	r0, #1
 80042f6:	bf1c      	itt	ne
 80042f8:	f044 0302 	orrne.w	r3, r4, #2	; 0x2
 80042fc:	b2dc      	uxtbne	r4, r3
	
	return retval;
}
 80042fe:	4620      	mov	r0, r4
 8004300:	bd10      	pop	{r4, pc}
 8004302:	46c0      	nop			(mov r8, r8)
 8004304:	40010800 	.word	0x40010800

08004308 <LED_RGB_GetState>:

}


u8 LED_RGB_GetState()
{
 8004308:	b570      	push	{r4, r5, r6, lr}
	u8 rgb=0;

	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_R , PIN_LED5_R);
 800430a:	4c0b      	ldr	r4, [pc, #44]	(8004338 <LED_RGB_GetState+0x30>)
 800430c:	2180      	movs	r1, #128
 800430e:	4620      	mov	r0, r4
 8004310:	f002 f908 	bl	8006524 <GPIO_ReadOutputDataBit>
	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_G , PIN_LED5_G)<<1;
 8004314:	f44f 7180 	mov.w	r1, #256	; 0x100

u8 LED_RGB_GetState()
{
	u8 rgb=0;

	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_R , PIN_LED5_R);
 8004318:	4606      	mov	r6, r0
	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_G , PIN_LED5_G)<<1;
 800431a:	4620      	mov	r0, r4
 800431c:	f002 f902 	bl	8006524 <GPIO_ReadOutputDataBit>
	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_B , PIN_LED5_B)<<2;
 8004320:	f44f 7100 	mov.w	r1, #512	; 0x200
u8 LED_RGB_GetState()
{
	u8 rgb=0;

	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_R , PIN_LED5_R);
	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_G , PIN_LED5_G)<<1;
 8004324:	4605      	mov	r5, r0
	rgb |= GPIO_ReadOutputDataBit(PORT_LED5_B , PIN_LED5_B)<<2;
 8004326:	4620      	mov	r0, r4
 8004328:	f002 f8fc 	bl	8006524 <GPIO_ReadOutputDataBit>
 800432c:	0080      	lsls	r0, r0, #2
 800432e:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
 8004332:	4330      	orrs	r0, r6
 8004334:	b2c0      	uxtb	r0, r0

	return rgb;

}
 8004336:	bd70      	pop	{r4, r5, r6, pc}
 8004338:	40011000 	.word	0x40011000

0800433c <LED_GetState>:
		if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}

PowerState LED_GetState(u8 LED_PORT)
{
 800433c:	b500      	push	{lr}
    if( LED_PORT == LED_MANAGE )
 800433e:	2801      	cmp	r0, #1
		if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}

PowerState LED_GetState(u8 LED_PORT)
{
 8004340:	b081      	sub	sp, #4
    if( LED_PORT == LED_MANAGE )
 8004342:	d109      	bne.n	8004358 <LED_GetState+0x1c>
    {
    	if( GPIO_ReadOutputDataBit(PORT_LED_MANAGE , 	PIN_LED_MANAGE) != SET ) 	return ON;
 8004344:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8004348:	f500 3086 	add.w	r0, r0, #68608	; 0x10c00
 800434c:	f500 707f 	add.w	r0, r0, #1020	; 0x3fc
 8004350:	3003      	adds	r0, #3
 8004352:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004356:	e032      	b.n	80043be <LED_GetState+0x82>
    	else																		return OFF;
    }
    else if( LED_PORT == LED_EDIT )
 8004358:	2802      	cmp	r0, #2
 800435a:	d109      	bne.n	8004370 <LED_GetState+0x34>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_EDIT , 	PIN_LED_EDIT) != SET ) 			return ON;
 800435c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8004360:	f500 3084 	add.w	r0, r0, #67584	; 0x10800
 8004364:	f500 707f 	add.w	r0, r0, #1020	; 0x3fc
 8004368:	3002      	adds	r0, #2
 800436a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800436e:	e026      	b.n	80043be <LED_GetState+0x82>
		else																		return OFF;
    }
    else if( LED_PORT == LED_PLAY )
 8004370:	2804      	cmp	r0, #4
 8004372:	d107      	bne.n	8004384 <LED_GetState+0x48>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_PLAY , 	PIN_LED_PLAY) != SET ) 			return ON;
 8004374:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8004378:	f500 3086 	add.w	r0, r0, #68608	; 0x10c00
 800437c:	f500 707f 	add.w	r0, r0, #1020	; 0x3fc
 8004380:	2140      	movs	r1, #64
 8004382:	e01c      	b.n	80043be <LED_GetState+0x82>
		else																		return OFF;
    }
    else if( LED_PORT == LED_TX )
 8004384:	2808      	cmp	r0, #8
 8004386:	d108      	bne.n	800439a <LED_GetState+0x5e>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_TX , 	PIN_LED_TX) != SET ) 			return ON;
 8004388:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800438c:	f500 3086 	add.w	r0, r0, #68608	; 0x10c00
 8004390:	f500 707e 	add.w	r0, r0, #1016	; 0x3f8
 8004394:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004398:	e011      	b.n	80043be <LED_GetState+0x82>
		else																		return OFF;
    }
    else if( LED_PORT == LED_RX )
 800439a:	2810      	cmp	r0, #16
 800439c:	d108      	bne.n	80043b0 <LED_GetState+0x74>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_RX , 	PIN_LED_RX) != SET ) 			return ON;
 800439e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80043a2:	f500 3086 	add.w	r0, r0, #68608	; 0x10c00
 80043a6:	f500 707c 	add.w	r0, r0, #1008	; 0x3f0
 80043aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80043ae:	e006      	b.n	80043be <LED_GetState+0x82>
		else																		return OFF;
    }
    else if( LED_PORT == LED_POWER )
 80043b0:	2840      	cmp	r0, #64
 80043b2:	d001      	beq.n	80043b8 <LED_GetState+0x7c>
 80043b4:	2000      	movs	r0, #0
 80043b6:	e007      	b.n	80043c8 <LED_GetState+0x8c>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_POWER , 	PIN_LED_POWER) != SET ) 		return ON;
 80043b8:	4804      	ldr	r0, [pc, #16]	(80043cc <LED_GetState+0x90>)
 80043ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80043be:	f002 f8b1 	bl	8006524 <GPIO_ReadOutputDataBit>
 80043c2:	3801      	subs	r0, #1
 80043c4:	bf18      	it	ne
 80043c6:	2001      	movne	r0, #1
		if( GPIO_ReadOutputDataBit(PORT_LED_AUX , 	PIN_LED_AUX) != SET ) 	return ON;
		else																		return OFF;
    }
*/
	return OFF;
}
 80043c8:	b001      	add	sp, #4
 80043ca:	bd00      	pop	{pc}
 80043cc:	40010800 	.word	0x40010800

080043d0 <LED_RGB_SetState>:

void LED_RGB_SetState(u8 RGB)
{
	if( RGB & LED_R ) 	GPIO_ResetBits(PORT_LED5_R, PIN_LED5_R);
 80043d0:	f010 0f01 	tst.w	r0, #1	; 0x1
*/
	return OFF;
}

void LED_RGB_SetState(u8 RGB)
{
 80043d4:	b510      	push	{r4, lr}
 80043d6:	4604      	mov	r4, r0
	if( RGB & LED_R ) 	GPIO_ResetBits(PORT_LED5_R, PIN_LED5_R);
 80043d8:	d004      	beq.n	80043e4 <LED_RGB_SetState+0x14>
 80043da:	4813      	ldr	r0, [pc, #76]	(8004428 <LED_RGB_SetState+0x58>)
 80043dc:	2180      	movs	r1, #128
 80043de:	f002 f8ad 	bl	800653c <GPIO_ResetBits>
 80043e2:	e003      	b.n	80043ec <LED_RGB_SetState+0x1c>
	else				GPIO_SetBits(PORT_LED5_R, PIN_LED5_R);
 80043e4:	4810      	ldr	r0, [pc, #64]	(8004428 <LED_RGB_SetState+0x58>)
 80043e6:	2180      	movs	r1, #128
 80043e8:	f002 f8a6 	bl	8006538 <GPIO_SetBits>

	if( RGB & LED_G ) 	GPIO_ResetBits(PORT_LED5_G, PIN_LED5_G);
 80043ec:	f014 0f02 	tst.w	r4, #2	; 0x2
 80043f0:	d005      	beq.n	80043fe <LED_RGB_SetState+0x2e>
 80043f2:	480d      	ldr	r0, [pc, #52]	(8004428 <LED_RGB_SetState+0x58>)
 80043f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80043f8:	f002 f8a0 	bl	800653c <GPIO_ResetBits>
 80043fc:	e004      	b.n	8004408 <LED_RGB_SetState+0x38>
	else				GPIO_SetBits(PORT_LED5_G, PIN_LED5_G);
 80043fe:	480a      	ldr	r0, [pc, #40]	(8004428 <LED_RGB_SetState+0x58>)
 8004400:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004404:	f002 f898 	bl	8006538 <GPIO_SetBits>

	if( RGB & LED_B ) 	GPIO_ResetBits(PORT_LED5_B, PIN_LED5_B);
 8004408:	f014 0f04 	tst.w	r4, #4	; 0x4
 800440c:	d005      	beq.n	800441a <LED_RGB_SetState+0x4a>
 800440e:	4806      	ldr	r0, [pc, #24]	(8004428 <LED_RGB_SetState+0x58>)
 8004410:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004414:	f002 f892 	bl	800653c <GPIO_ResetBits>
 8004418:	e004      	b.n	8004424 <LED_RGB_SetState+0x54>
	else				GPIO_SetBits(PORT_LED5_B, PIN_LED5_B);
 800441a:	4803      	ldr	r0, [pc, #12]	(8004428 <LED_RGB_SetState+0x58>)
 800441c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004420:	f002 f88a 	bl	8006538 <GPIO_SetBits>

}
 8004424:	bd10      	pop	{r4, pc}
 8004426:	46c0      	nop			(mov r8, r8)
 8004428:	40011000 	.word	0x40011000

0800442c <LED_SetState>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void LED_SetState(u8 LED_PORT, PowerState NewState)
{
	if( NewState == ON )
 800442c:	2901      	cmp	r1, #1
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void LED_SetState(u8 LED_PORT, PowerState NewState)
{
 800442e:	b510      	push	{r4, lr}
 8004430:	f000 0301 	and.w	r3, r0, #1	; 0x1
 8004434:	4604      	mov	r4, r0
	if( NewState == ON )
 8004436:	d12d      	bne.n	8004494 <LED_SetState+0x68>
	{ 
		if( LED_PORT & LED_MANAGE )	GPIO_ResetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8004438:	b123      	cbz	r3, 8004444 <LED_SetState+0x18>
 800443a:	482d      	ldr	r0, [pc, #180]	(80044f0 <LED_SetState+0xc4>)
 800443c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004440:	f002 f87c 	bl	800653c <GPIO_ResetBits>
		if( LED_PORT & LED_EDIT ) 	GPIO_ResetBits(PORT_LED_EDIT, PIN_LED_EDIT);
 8004444:	f014 0f02 	tst.w	r4, #2	; 0x2
 8004448:	d004      	beq.n	8004454 <LED_SetState+0x28>
 800444a:	482a      	ldr	r0, [pc, #168]	(80044f4 <LED_SetState+0xc8>)
 800444c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004450:	f002 f874 	bl	800653c <GPIO_ResetBits>
		if( LED_PORT & LED_PLAY ) 	GPIO_ResetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 8004454:	f014 0f04 	tst.w	r4, #4	; 0x4
 8004458:	d003      	beq.n	8004462 <LED_SetState+0x36>
 800445a:	4825      	ldr	r0, [pc, #148]	(80044f0 <LED_SetState+0xc4>)
 800445c:	2140      	movs	r1, #64
 800445e:	f002 f86d 	bl	800653c <GPIO_ResetBits>
		if( LED_PORT & LED_TX ) 	GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
 8004462:	f014 0f08 	tst.w	r4, #8	; 0x8
 8004466:	d004      	beq.n	8004472 <LED_SetState+0x46>
 8004468:	4821      	ldr	r0, [pc, #132]	(80044f0 <LED_SetState+0xc4>)
 800446a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800446e:	f002 f865 	bl	800653c <GPIO_ResetBits>
		if( LED_PORT & LED_RX ) 	GPIO_ResetBits(PORT_LED_RX, PIN_LED_RX);
 8004472:	f014 0f10 	tst.w	r4, #16	; 0x10
 8004476:	d004      	beq.n	8004482 <LED_SetState+0x56>
 8004478:	481d      	ldr	r0, [pc, #116]	(80044f0 <LED_SetState+0xc4>)
 800447a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800447e:	f002 f85d 	bl	800653c <GPIO_ResetBits>
		//if( LED_PORT & LED_AUX ) 	GPIO_ResetBits(PORT_LED_AUX, PIN_LED_AUX);
		if( LED_PORT & LED_POWER ) 	GPIO_ResetBits(PORT_LED_POWER, PIN_LED_POWER);
 8004482:	f014 0f40 	tst.w	r4, #64	; 0x40
 8004486:	d032      	beq.n	80044ee <LED_SetState+0xc2>
 8004488:	481b      	ldr	r0, [pc, #108]	(80044f8 <LED_SetState+0xcc>)
 800448a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800448e:	f002 f855 	bl	800653c <GPIO_ResetBits>
 8004492:	e02c      	b.n	80044ee <LED_SetState+0xc2>
	}
	else
	{
		if( LED_PORT & LED_MANAGE )	GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8004494:	b123      	cbz	r3, 80044a0 <LED_SetState+0x74>
 8004496:	4816      	ldr	r0, [pc, #88]	(80044f0 <LED_SetState+0xc4>)
 8004498:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800449c:	f002 f84c 	bl	8006538 <GPIO_SetBits>
		if( LED_PORT & LED_EDIT ) 	GPIO_SetBits(PORT_LED_EDIT, PIN_LED_EDIT);
 80044a0:	f014 0f02 	tst.w	r4, #2	; 0x2
 80044a4:	d004      	beq.n	80044b0 <LED_SetState+0x84>
 80044a6:	4813      	ldr	r0, [pc, #76]	(80044f4 <LED_SetState+0xc8>)
 80044a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80044ac:	f002 f844 	bl	8006538 <GPIO_SetBits>
		if( LED_PORT & LED_PLAY ) 	GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 80044b0:	f014 0f04 	tst.w	r4, #4	; 0x4
 80044b4:	d003      	beq.n	80044be <LED_SetState+0x92>
 80044b6:	480e      	ldr	r0, [pc, #56]	(80044f0 <LED_SetState+0xc4>)
 80044b8:	2140      	movs	r1, #64
 80044ba:	f002 f83d 	bl	8006538 <GPIO_SetBits>
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
 80044be:	f014 0f08 	tst.w	r4, #8	; 0x8
 80044c2:	d004      	beq.n	80044ce <LED_SetState+0xa2>
 80044c4:	480a      	ldr	r0, [pc, #40]	(80044f0 <LED_SetState+0xc4>)
 80044c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80044ca:	f002 f835 	bl	8006538 <GPIO_SetBits>
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
 80044ce:	f014 0f10 	tst.w	r4, #16	; 0x10
 80044d2:	d004      	beq.n	80044de <LED_SetState+0xb2>
 80044d4:	4806      	ldr	r0, [pc, #24]	(80044f0 <LED_SetState+0xc4>)
 80044d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80044da:	f002 f82d 	bl	8006538 <GPIO_SetBits>
		//if( LED_PORT & LED_AUX ) 	GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
		if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
 80044de:	f014 0f40 	tst.w	r4, #64	; 0x40
 80044e2:	d004      	beq.n	80044ee <LED_SetState+0xc2>
 80044e4:	4804      	ldr	r0, [pc, #16]	(80044f8 <LED_SetState+0xcc>)
 80044e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80044ea:	f002 f825 	bl	8006538 <GPIO_SetBits>
	}
}
 80044ee:	bd10      	pop	{r4, pc}
 80044f0:	40011000 	.word	0x40011000
 80044f4:	40010c00 	.word	0x40010c00
 80044f8:	40010800 	.word	0x40010800

080044fc <USART_GetBaudrate>:
	
}
u32 USART_GetBaudrate(u8 PORT)
{

	if( PORT == USART_DXL )
 80044fc:	b908      	cbnz	r0, 8004502 <USART_GetBaudrate+0x6>
	{
		return Baudrate_DXL;
 80044fe:	4b06      	ldr	r3, [pc, #24]	(8004518 <USART_GetBaudrate+0x1c>)
 8004500:	e008      	b.n	8004514 <USART_GetBaudrate+0x18>
	}
	else if( PORT == USART_ZIGBEE )
 8004502:	2801      	cmp	r0, #1
	{
		return Baudrate_ZIGBEE;
 8004504:	bf08      	it	eq
 8004506:	4b05      	ldreq	r3, [pc, #20]	(800451c <USART_GetBaudrate+0x20>)

	if( PORT == USART_DXL )
	{
		return Baudrate_DXL;
	}
	else if( PORT == USART_ZIGBEE )
 8004508:	d004      	beq.n	8004514 <USART_GetBaudrate+0x18>
	{
		return Baudrate_ZIGBEE;
	}
	else if( PORT == USART_PC )
 800450a:	2802      	cmp	r0, #2
 800450c:	d001      	beq.n	8004512 <USART_GetBaudrate+0x16>
 800450e:	2000      	movs	r0, #0
 8004510:	e001      	b.n	8004516 <USART_GetBaudrate+0x1a>
	{
		return Baudrate_PC;
 8004512:	4b03      	ldr	r3, [pc, #12]	(8004520 <USART_GetBaudrate+0x24>)
 8004514:	6818      	ldr	r0, [r3, #0]
	}
	
	return 0;
}
 8004516:	4770      	bx	lr
 8004518:	20000130 	.word	0x20000130
 800451c:	20000134 	.word	0x20000134
 8004520:	20000138 	.word	0x20000138

08004524 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8004524:	b570      	push	{r4, r5, r6, lr}
#ifdef  VECT_TAB_RAM  
	// Set the Vector Table base location at 0x20000000  
	NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
#else  // VECT_TAB_FLASH  
	// Set the Vector Table base location at 0x08003000
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
 8004526:	f44f 5140 	mov.w	r1, #12288	; 0x3000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 800452a:	b082      	sub	sp, #8
#ifdef  VECT_TAB_RAM  
	// Set the Vector Table base location at 0x20000000  
	NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
#else  // VECT_TAB_FLASH  
	// Set the Vector Table base location at 0x08003000
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
 800452c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8004530:	f002 f9a6 	bl	8006880 <NVIC_SetVectorTable>
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8004534:	ad01      	add	r5, sp, #4
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);     
#endif


	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8004536:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 800453a:	f002 f903 	bl	8006744 <NVIC_PriorityGroupConfig>
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 800453e:	2401      	movs	r4, #1
	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8004540:	2600      	movs	r6, #0

	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8004542:	2325      	movs	r3, #37
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8004544:	4628      	mov	r0, r5

	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8004546:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800454a:	f88d 6005 	strb.w	r6, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 800454e:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004552:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8004556:	f002 f8ff 	bl	8006758 <NVIC_Init>


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
 800455a:	2335      	movs	r3, #53
 800455c:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8004560:	4628      	mov	r0, r5
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 8004562:	2302      	movs	r3, #2
 8004564:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8004568:	f88d 6005 	strb.w	r6, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800456c:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8004570:	f002 f8f2 	bl	8006758 <NVIC_Init>


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
 8004574:	2327      	movs	r3, #39
 8004576:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800457a:	4628      	mov	r0, r5
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 800457c:	2303      	movs	r3, #3
 800457e:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8004582:	f88d 6005 	strb.w	r6, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004586:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 800458a:	f002 f8e5 	bl	8006758 <NVIC_Init>
  


	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 800458e:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;

	NVIC_Init(&NVIC_InitStructure);
 8004590:	4628      	mov	r0, r5
	NVIC_Init(&NVIC_InitStructure);
  


	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8004592:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8004596:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800459a:	f88d 6006 	strb.w	r6, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800459e:	f88d 4007 	strb.w	r4, [sp, #7]

	NVIC_Init(&NVIC_InitStructure);
 80045a2:	f002 f8d9 	bl	8006758 <NVIC_Init>
	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	//NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	//NVIC_Init(&NVIC_InitStructure);
	
}
 80045a6:	b002      	add	sp, #8
 80045a8:	bd70      	pop	{r4, r5, r6, pc}
 80045aa:	46c0      	nop			(mov r8, r8)

080045ac <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 80045ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045ae:	b083      	sub	sp, #12

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80045b0:	ac01      	add	r4, sp, #4
	
	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_LED6_R | PIN_LED6_G | PIN_LED6_B ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80045b2:	4d5f      	ldr	r5, [pc, #380]	(8004730 <GPIO_Configuration+0x184>)
*******************************************************************************/
void GPIO_Configuration(void)
{

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80045b4:	4620      	mov	r0, r4
 80045b6:	f001 ffa3 	bl	8006500 <GPIO_StructInit>
	
	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_LED6_R | PIN_LED6_G | PIN_LED6_B ;
 80045ba:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80045be:	2603      	movs	r6, #3

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
	
	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_LED6_R | PIN_LED6_G | PIN_LED6_B ;
 80045c0:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80045c4:	4628      	mov	r0, r5
	GPIO_StructInit(&GPIO_InitStructure);
	
	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_LED6_R | PIN_LED6_G | PIN_LED6_B ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80045c6:	f04f 0310 	mov.w	r3, #16	; 0x10
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80045ca:	4621      	mov	r1, r4
	GPIO_StructInit(&GPIO_InitStructure);
	
	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_LED6_R | PIN_LED6_G | PIN_LED6_B ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80045cc:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
	
	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_LED6_R | PIN_LED6_G | PIN_LED6_B ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80045d0:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80045d4:	f001 ff40 	bl	8006458 <GPIO_Init>
	


	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
 80045d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80045dc:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80045e0:	4628      	mov	r0, r5
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	


	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80045e2:	2328      	movs	r3, #40
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80045e4:	4621      	mov	r1, r4
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	


	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80045e6:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80045ea:	f001 ff35 	bl	8006458 <GPIO_Init>


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
 80045ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045f2:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80045f6:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80045f8:	f04f 0304 	mov.w	r3, #4	; 0x4
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80045fc:	4621      	mov	r1, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80045fe:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004602:	f001 ff29 	bl	8006458 <GPIO_Init>
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
 8004606:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800460a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800460e:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8004610:	f04f 0300 	mov.w	r3, #0	; 0x0
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004614:	4621      	mov	r1, r4
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8004616:	2718      	movs	r7, #24
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8004618:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800461c:	f001 ff1c 	bl	8006458 <GPIO_Init>
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
 8004620:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004624:	4628      	mov	r0, r5
 8004626:	4621      	mov	r1, r4
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
 8004628:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800462c:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8004630:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004634:	f001 ff10 	bl	8006458 <GPIO_Init>


	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
 8004638:	f24c 0300 	movw	r3, #49152	; 0xc000
 800463c:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 8004640:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8004642:	2348      	movs	r3, #72
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 8004644:	4621      	mov	r1, r4
	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004646:	f505 6580 	add.w	r5, r5, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 800464a:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 800464e:	f001 ff03 	bl	8006458 <GPIO_Init>


	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
 8004652:	f241 133c 	movw	r3, #4412	; 0x113c
 8004656:	f8ad 3004 	strh.w	r3, [sp, #4]
									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800465a:	4628      	mov	r0, r5

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800465c:	f04f 0310 	mov.w	r3, #16	; 0x10
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004660:	4621      	mov	r1, r4

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8004662:	f88d 3007 	strb.w	r3, [sp, #7]


	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004666:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800466a:	f001 fef5 	bl	8006458 <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD ;
 800466e:	f44f 6308 	mov.w	r3, #2176	; 0x880
 8004672:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004676:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8004678:	f04f 0304 	mov.w	r3, #4	; 0x4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800467c:	4621      	mov	r1, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800467e:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004682:	f001 fee9 	bl	8006458 <GPIO_Init>
	  GPIO_Mode_AF_PP = 0x18

	*/


	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD | PIN_SIG_SCK  | PIN_SIG_MOSI | PIN_SIG_MISO | PIN_BUZZER  ;
 8004686:	f24e 6340 	movw	r3, #58944	; 0xe640
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800468a:	4628      	mov	r0, r5
 800468c:	4621      	mov	r1, r4
	  GPIO_Mode_AF_PP = 0x18

	*/


	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD | PIN_SIG_SCK  | PIN_SIG_MOSI | PIN_SIG_MISO | PIN_BUZZER  ;
 800468e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8004692:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8004696:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800469a:	f001 fedd 	bl	8006458 <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin = PIN_ADC14 | PIN_ADC15 ;
 800469e:	f04f 0303 	mov.w	r3, #3	; 0x3
 80046a2:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80046a6:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_ADC14 | PIN_ADC15 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80046a8:	f04f 0300 	mov.w	r3, #0	; 0x0
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80046ac:	4621      	mov	r1, r4
	
	// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_LED5_R | PIN_LED5_G | PIN_LED5_B | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80046ae:	f505 6580 	add.w	r5, r5, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_ADC14 | PIN_ADC15 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80046b2:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80046b6:	f001 fecf 	bl	8006458 <GPIO_Init>


	
	// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_LED5_R | PIN_LED5_G | PIN_LED5_B | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
 80046ba:	f64e 73c0 	movw	r3, #61376	; 0xefc0
 80046be:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80046c2:	4628      	mov	r0, r5

	
	// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_LED5_R | PIN_LED5_G | PIN_LED5_B | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80046c4:	f04f 0310 	mov.w	r3, #16	; 0x10
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80046c8:	4621      	mov	r1, r4

	
	// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_LED5_R | PIN_LED5_G | PIN_LED5_B | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80046ca:	f88d 3007 	strb.w	r3, [sp, #7]


	
	// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_LED5_R | PIN_LED5_G | PIN_LED5_B | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80046ce:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80046d2:	f001 fec1 	bl	8006458 <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin =  PIN_ZIGBEE_TXD ;
 80046d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80046da:	4628      	mov	r0, r5
 80046dc:	4621      	mov	r1, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin =  PIN_ZIGBEE_TXD ;
 80046de:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80046e2:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80046e6:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80046ea:	f001 feb5 	bl	8006458 <GPIO_Init>


	GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_ADC1 | PIN_ADC2 | PIN_ADC3 | PIN_ADC12 | PIN_ADC13 ;
 80046ee:	f04f 033f 	mov.w	r3, #63	; 0x3f
 80046f2:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80046f6:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_ADC1 | PIN_ADC2 | PIN_ADC3 | PIN_ADC12 | PIN_ADC13 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80046f8:	f04f 0300 	mov.w	r3, #0	; 0x0
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80046fc:	4621      	mov	r1, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_ADC1 | PIN_ADC2 | PIN_ADC3 | PIN_ADC12 | PIN_ADC13 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80046fe:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8004702:	f001 fea9 	bl	8006458 <GPIO_Init>
	

	// PORTD CONFIG
	GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
 8004706:	f04f 0304 	mov.w	r3, #4	; 0x4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 800470a:	4621      	mov	r1, r4
 800470c:	4809      	ldr	r0, [pc, #36]	(8004734 <GPIO_Configuration+0x188>)
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
	

	// PORTD CONFIG
	GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
 800470e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8004712:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8004716:	f001 fe9f 	bl	8006458 <GPIO_Init>

	/* Configure USART1 Remap enable */
	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 800471a:	2004      	movs	r0, #4
 800471c:	2101      	movs	r1, #1
 800471e:	f001 ff35 	bl	800658c <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 8004722:	4805      	ldr	r0, [pc, #20]	(8004738 <GPIO_Configuration+0x18c>)
 8004724:	2101      	movs	r1, #1
 8004726:	f001 ff31 	bl	800658c <GPIO_PinRemapConfig>
}
 800472a:	b003      	add	sp, #12
 800472c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800472e:	46c0      	nop			(mov r8, r8)
 8004730:	40010800 	.word	0x40010800
 8004734:	40011400 	.word	0x40011400
 8004738:	00300400 	.word	0x00300400

0800473c <SPI_Configuration>:
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
}


void SPI_Configuration(void)
{
 800473c:	b510      	push	{r4, lr}

	//SPI_StructInit(&SPI_InitStructure);

	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 800473e:	4c1e      	ldr	r4, [pc, #120]	(80047b8 <SPI_Configuration+0x7c>)
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
}


void SPI_Configuration(void)
{
 8004740:	b086      	sub	sp, #24

	//SPI_StructInit(&SPI_InitStructure);

	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8004742:	4620      	mov	r0, r4
 8004744:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004748:	f001 fef6 	bl	8006538 <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800474c:	4620      	mov	r0, r4
 800474e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004752:	f001 fef1 	bl	8006538 <GPIO_SetBits>

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8004756:	f04f 0300 	mov.w	r3, #0	; 0x0
 800475a:	f8ad 3006 	strh.w	r3, [sp, #6]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 800475e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004762:	f8ad 3008 	strh.w	r3, [sp, #8]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8004766:	f04f 0300 	mov.w	r3, #0	; 0x0
 800476a:	f8ad 300a 	strh.w	r3, [sp, #10]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 800476e:	f04f 0302 	mov.w	r3, #2	; 0x2
 8004772:	f8ad 300c 	strh.w	r3, [sp, #12]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8004776:	f04f 0301 	mov.w	r3, #1	; 0x1
 800477a:	f8ad 300e 	strh.w	r3, [sp, #14]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 800477e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004782:	f8ad 3010 	strh.w	r3, [sp, #16]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8004786:	f04f 0308 	mov.w	r3, #8	; 0x8
 800478a:	f8ad 3012 	strh.w	r3, [sp, #18]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 800478e:	f5a4 4458 	sub.w	r4, r4, #55296	; 0xd800
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8004792:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004796:	f8ad 3014 	strh.w	r3, [sp, #20]
	SPI_InitStructure.SPI_CRCPolynomial = 7;

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 800479a:	4620      	mov	r0, r4
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 800479c:	f04f 0307 	mov.w	r3, #7	; 0x7

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 80047a0:	f10d 0106 	add.w	r1, sp, #6	; 0x6
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 80047a4:	f8ad 3016 	strh.w	r3, [sp, #22]

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 80047a8:	f002 fb9e 	bl	8006ee8 <SPI_Init>

	/* Enable SPI1 */
	//SPI_Cmd(SPI1, ENABLE);

	/* Enable SPI2 */
    SPI_Cmd(SPI2, ENABLE);
 80047ac:	4620      	mov	r0, r4
 80047ae:	2101      	movs	r1, #1
 80047b0:	f002 fbd8 	bl	8006f64 <SPI_Cmd>


}
 80047b4:	b006      	add	sp, #24
 80047b6:	bd10      	pop	{r4, pc}
 80047b8:	40011000 	.word	0x40011000

080047bc <ADC_Configuration>:
	
	return 0;
}

void ADC_Configuration(void)
{
 80047bc:	b510      	push	{r4, lr}
 80047be:	b086      	sub	sp, #24
	
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
 80047c0:	ac01      	add	r4, sp, #4
 80047c2:	4620      	mov	r0, r4
 80047c4:	f001 f9ac 	bl	8005b20 <ADC_StructInit>
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 80047c8:	2101      	movs	r1, #1
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80047ca:	2200      	movs	r2, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80047cc:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_StructInit(&ADC_InitStructure);
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 80047d0:	f88d 1009 	strb.w	r1, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 80047d4:	f88d 1014 	strb.w	r1, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 80047d8:	4831      	ldr	r0, [pc, #196]	(80048a0 <ADC_Configuration+0xe4>)
 80047da:	4621      	mov	r1, r4
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80047dc:	9201      	str	r2, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 80047de:	f88d 2008 	strb.w	r2, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80047e2:	9303      	str	r3, [sp, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80047e4:	9204      	str	r2, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 80047e6:	f001 f977 	bl	8005ad8 <ADC_Init>

	ADC_Init(ADC2, &ADC_InitStructure);
 80047ea:	482e      	ldr	r0, [pc, #184]	(80048a4 <ADC_Configuration+0xe8>)
 80047ec:	4621      	mov	r1, r4
 80047ee:	f001 f973 	bl	8005ad8 <ADC_Init>

	/* ADC1 regular channels configuration */ 
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1 , ADC_SampleTime_239Cycles5);
 80047f2:	2307      	movs	r3, #7
 80047f4:	482a      	ldr	r0, [pc, #168]	(80048a0 <ADC_Configuration+0xe4>)
 80047f6:	210a      	movs	r1, #10
 80047f8:	2201      	movs	r2, #1
 80047fa:	f001 f9f5 	bl	8005be8 <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC1, ADC_IT_EOC, DISABLE);
 80047fe:	4828      	ldr	r0, [pc, #160]	(80048a0 <ADC_Configuration+0xe4>)
 8004800:	f44f 7108 	mov.w	r1, #544	; 0x220
 8004804:	2200      	movs	r2, #0
 8004806:	f001 f9a9 	bl	8005b5c <ADC_ITConfig>

	/* ADC2 regular channels configuration */
	ADC_RegularChannelConfig(ADC2, ADC_Channel_4, 1, ADC_SampleTime_239Cycles5);
 800480a:	2307      	movs	r3, #7
 800480c:	4825      	ldr	r0, [pc, #148]	(80048a4 <ADC_Configuration+0xe8>)
 800480e:	2104      	movs	r1, #4
 8004810:	2201      	movs	r2, #1
 8004812:	f001 f9e9 	bl	8005be8 <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC2, ADC_IT_EOC, DISABLE);
 8004816:	2200      	movs	r2, #0
 8004818:	4822      	ldr	r0, [pc, #136]	(80048a4 <ADC_Configuration+0xe8>)
 800481a:	f44f 7108 	mov.w	r1, #544	; 0x220
 800481e:	f001 f99d 	bl	8005b5c <ADC_ITConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);
  
	/* Enable ADC1,2 */
	ADC_Cmd(ADC1, ENABLE);
 8004822:	481f      	ldr	r0, [pc, #124]	(80048a0 <ADC_Configuration+0xe4>)
 8004824:	2101      	movs	r1, #1
 8004826:	f001 f985 	bl	8005b34 <ADC_Cmd>
	ADC_Cmd(ADC2, ENABLE);
 800482a:	481e      	ldr	r0, [pc, #120]	(80048a4 <ADC_Configuration+0xe8>)
 800482c:	2101      	movs	r1, #1
 800482e:	f001 f981 	bl	8005b34 <ADC_Cmd>


	/* Enable ADC1,2 reset calibaration register */
	/* Check the end of ADC1,2 reset calibration register */
	ADC_ResetCalibration(ADC1);
 8004832:	481b      	ldr	r0, [pc, #108]	(80048a0 <ADC_Configuration+0xe4>)
 8004834:	f001 f99e 	bl	8005b74 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 8004838:	4819      	ldr	r0, [pc, #100]	(80048a0 <ADC_Configuration+0xe4>)
 800483a:	f001 f9a1 	bl	8005b80 <ADC_GetResetCalibrationStatus>
 800483e:	2800      	cmp	r0, #0
 8004840:	d1fa      	bne.n	8004838 <ADC_Configuration+0x7c>


	ADC_ResetCalibration(ADC2);
 8004842:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8004846:	f500 3094 	add.w	r0, r0, #75776	; 0x12800
 800484a:	f001 f993 	bl	8005b74 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC2));
 800484e:	4815      	ldr	r0, [pc, #84]	(80048a4 <ADC_Configuration+0xe8>)
 8004850:	f001 f996 	bl	8005b80 <ADC_GetResetCalibrationStatus>
 8004854:	2800      	cmp	r0, #0
 8004856:	d1fa      	bne.n	800484e <ADC_Configuration+0x92>



	/* Start ADC1,2 calibaration */
	/* Check the end of ADC1,2 calibration */
	ADC_StartCalibration(ADC1);
 8004858:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800485c:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8004860:	f001 f994 	bl	8005b8c <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 8004864:	480e      	ldr	r0, [pc, #56]	(80048a0 <ADC_Configuration+0xe4>)
 8004866:	f001 f997 	bl	8005b98 <ADC_GetCalibrationStatus>
 800486a:	2800      	cmp	r0, #0
 800486c:	d1fa      	bne.n	8004864 <ADC_Configuration+0xa8>

	ADC_StartCalibration(ADC2);
 800486e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8004872:	f500 3094 	add.w	r0, r0, #75776	; 0x12800
 8004876:	f001 f989 	bl	8005b8c <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC2));
 800487a:	480a      	ldr	r0, [pc, #40]	(80048a4 <ADC_Configuration+0xe8>)
 800487c:	f001 f98c 	bl	8005b98 <ADC_GetCalibrationStatus>
 8004880:	2800      	cmp	r0, #0
 8004882:	d1fa      	bne.n	800487a <ADC_Configuration+0xbe>


	/* Start ADC2 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8004884:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8004888:	2101      	movs	r1, #1
 800488a:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 800488e:	f001 f989 	bl	8005ba4 <ADC_SoftwareStartConvCmd>
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
 8004892:	4804      	ldr	r0, [pc, #16]	(80048a4 <ADC_Configuration+0xe8>)
 8004894:	2101      	movs	r1, #1
 8004896:	f001 f985 	bl	8005ba4 <ADC_SoftwareStartConvCmd>
}
 800489a:	b006      	add	sp, #24
 800489c:	bd10      	pop	{r4, pc}
 800489e:	46c0      	nop			(mov r8, r8)
 80048a0:	40012400 	.word	0x40012400
 80048a4:	40012800 	.word	0x40012800

080048a8 <USART_Configuration>:
}



void USART_Configuration(u8 PORT, u32 baudrate)
{
 80048a8:	b570      	push	{r4, r5, r6, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	4604      	mov	r4, r0
	USART_InitTypeDef USART_InitStructure;
	
	USART_StructInit(&USART_InitStructure);
 80048ae:	4668      	mov	r0, sp
}



void USART_Configuration(u8 PORT, u32 baudrate)
{
 80048b0:	460d      	mov	r5, r1
	USART_InitTypeDef USART_InitStructure;
	
	USART_StructInit(&USART_InitStructure);
 80048b2:	f003 fbbb 	bl	800802c <USART_StructInit>
	
	
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80048b6:	f04f 0300 	mov.w	r3, #0	; 0x0
 80048ba:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80048be:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80048c2:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80048c6:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80048ca:	f04f 030c 	mov.w	r3, #12	; 0xc

void USART_Configuration(u8 PORT, u32 baudrate)
{
	USART_InitTypeDef USART_InitStructure;
	
	USART_StructInit(&USART_InitStructure);
 80048ce:	466e      	mov	r6, sp
	
	
	USART_InitStructure.USART_BaudRate = baudrate;
 80048d0:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80048d2:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 80048d6:	b984      	cbnz	r4, 80048fa <USART_Configuration+0x52>
	{
		Baudrate_DXL = baudrate;
 80048d8:	4b1d      	ldr	r3, [pc, #116]	(8004950 <USART_Configuration+0xa8>)

		USART_DeInit(USART1);
 80048da:	481e      	ldr	r0, [pc, #120]	(8004954 <USART_Configuration+0xac>)
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


	if( PORT == USART_DXL )
	{
		Baudrate_DXL = baudrate;
 80048dc:	601d      	str	r5, [r3, #0]

		USART_DeInit(USART1);
 80048de:	f003 fd39 	bl	8008354 <USART_DeInit>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 80048e2:	481c      	ldr	r0, [pc, #112]	(8004954 <USART_Configuration+0xac>)
 80048e4:	4669      	mov	r1, sp
 80048e6:	f003 fce7 	bl	80082b8 <USART_Init>
		
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 80048ea:	481a      	ldr	r0, [pc, #104]	(8004954 <USART_Configuration+0xac>)
 80048ec:	f240 5125 	movw	r1, #1317	; 0x525
 80048f0:	2201      	movs	r2, #1
 80048f2:	f003 fbd5 	bl	80080a0 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);
		
		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 80048f6:	4817      	ldr	r0, [pc, #92]	(8004954 <USART_Configuration+0xac>)
 80048f8:	e024      	b.n	8004944 <USART_Configuration+0x9c>
	}
	else if( PORT == USART_ZIGBEE )
 80048fa:	2c01      	cmp	r4, #1
 80048fc:	d110      	bne.n	8004920 <USART_Configuration+0x78>
	{
		Baudrate_ZIGBEE = baudrate;
 80048fe:	4b16      	ldr	r3, [pc, #88]	(8004958 <USART_Configuration+0xb0>)

		USART_DeInit(UART5);
 8004900:	4816      	ldr	r0, [pc, #88]	(800495c <USART_Configuration+0xb4>)
		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
	}
	else if( PORT == USART_ZIGBEE )
	{
		Baudrate_ZIGBEE = baudrate;
 8004902:	601d      	str	r5, [r3, #0]

		USART_DeInit(UART5);
 8004904:	f003 fd26 	bl	8008354 <USART_DeInit>
		/* Configure the UART5 */
		USART_Init(UART5, &USART_InitStructure);
 8004908:	4814      	ldr	r0, [pc, #80]	(800495c <USART_Configuration+0xb4>)
 800490a:	4669      	mov	r1, sp
 800490c:	f003 fcd4 	bl	80082b8 <USART_Init>
		
		
		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(UART5, USART_IT_RXNE, ENABLE);
 8004910:	4812      	ldr	r0, [pc, #72]	(800495c <USART_Configuration+0xb4>)
 8004912:	f240 5125 	movw	r1, #1317	; 0x525
 8004916:	2201      	movs	r2, #1
 8004918:	f003 fbc2 	bl	80080a0 <USART_ITConfig>
		
		/* Enable the UART5 */
		USART_Cmd(UART5, ENABLE);
 800491c:	480f      	ldr	r0, [pc, #60]	(800495c <USART_Configuration+0xb4>)
 800491e:	e011      	b.n	8004944 <USART_Configuration+0x9c>
	}
	else if( PORT == USART_PC )
 8004920:	2c02      	cmp	r4, #2
 8004922:	d112      	bne.n	800494a <USART_Configuration+0xa2>
	{
		Baudrate_PC = baudrate;
 8004924:	4b0e      	ldr	r3, [pc, #56]	(8004960 <USART_Configuration+0xb8>)
		
		USART_DeInit(USART3);
 8004926:	480f      	ldr	r0, [pc, #60]	(8004964 <USART_Configuration+0xbc>)
		/* Enable the UART5 */
		USART_Cmd(UART5, ENABLE);
	}
	else if( PORT == USART_PC )
	{
		Baudrate_PC = baudrate;
 8004928:	601d      	str	r5, [r3, #0]
		
		USART_DeInit(USART3);
 800492a:	f003 fd13 	bl	8008354 <USART_DeInit>
		
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 800492e:	480d      	ldr	r0, [pc, #52]	(8004964 <USART_Configuration+0xbc>)
 8004930:	4669      	mov	r1, sp
 8004932:	f003 fcc1 	bl	80082b8 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8004936:	480b      	ldr	r0, [pc, #44]	(8004964 <USART_Configuration+0xbc>)
 8004938:	f240 5125 	movw	r1, #1317	; 0x525
 800493c:	2201      	movs	r2, #1
 800493e:	f003 fbaf 	bl	80080a0 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);
		
		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 8004942:	4808      	ldr	r0, [pc, #32]	(8004964 <USART_Configuration+0xbc>)
 8004944:	2101      	movs	r1, #1
 8004946:	f003 fb9d 	bl	8008084 <USART_Cmd>
	}
	
}
 800494a:	b004      	add	sp, #16
 800494c:	bd70      	pop	{r4, r5, r6, pc}
 800494e:	46c0      	nop			(mov r8, r8)
 8004950:	20000130 	.word	0x20000130
 8004954:	40013800 	.word	0x40013800
 8004958:	20000134 	.word	0x20000134
 800495c:	40005000 	.word	0x40005000
 8004960:	20000138 	.word	0x20000138
 8004964:	40004800 	.word	0x40004800

08004968 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8004968:	b500      	push	{lr}
 800496a:	b081      	sub	sp, #4
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 800496c:	f002 f8ea 	bl	8006b44 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 8004970:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004974:	f002 f906 	bl	8006b84 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8004978:	f002 f91e 	bl	8006bb8 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 800497c:	2801      	cmp	r0, #1
 800497e:	d124      	bne.n	80049ca <RCC_Configuration+0x62>
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8004980:	2010      	movs	r0, #16
 8004982:	f001 faed 	bl	8005f60 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 8004986:	2002      	movs	r0, #2
 8004988:	f001 fad2 	bl	8005f30 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 800498c:	2000      	movs	r0, #0
 800498e:	f002 f95d 	bl	8006c4c <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1); 
 8004992:	2000      	movs	r0, #0
 8004994:	f002 f96e 	bl	8006c74 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8004998:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800499c:	f002 f960 	bl	8006c60 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 80049a0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80049a4:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 80049a8:	f002 f92e 	bl	8006c08 <RCC_PLLConfig>

		/* Enable PLL */ 
		RCC_PLLCmd(ENABLE);
 80049ac:	2001      	movs	r0, #1
 80049ae:	f002 f935 	bl	8006c1c <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 80049b2:	2039      	movs	r0, #57
 80049b4:	f002 fa5e 	bl	8006e74 <RCC_GetFlagStatus>
 80049b8:	2800      	cmp	r0, #0
 80049ba:	d0fa      	beq.n	80049b2 <RCC_Configuration+0x4a>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80049bc:	2002      	movs	r0, #2
 80049be:	f002 f933 	bl	8006c28 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 80049c2:	f002 f93b 	bl	8006c3c <RCC_GetSYSCLKSource>
 80049c6:	2808      	cmp	r0, #8
 80049c8:	d1fb      	bne.n	80049c2 <RCC_Configuration+0x5a>
 
	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART5, GPIOA,and AFIO clocks */
	/* Enable USART5, GPIOA, GPIOB, and AFIO clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_TIM1 | RCC_APB2Periph_TIM8 |
 80049ca:	2101      	movs	r1, #1
 80049cc:	f646 603d 	movw	r0, #28221	; 0x6e3d
 80049d0:	f002 fa06 	bl	8006de0 <RCC_APB2PeriphClockCmd>
							RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD |
							RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_AFIO, ENABLE);

	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 | RCC_APB1Periph_TIM5 |
 80049d4:	4804      	ldr	r0, [pc, #16]	(80049e8 <RCC_Configuration+0x80>)
 80049d6:	2101      	movs	r1, #1
 80049d8:	f002 fa10 	bl	8006dfc <RCC_APB1PeriphClockCmd>
							 RCC_APB1Periph_USART3 |  RCC_APB1Periph_UART5 | RCC_APB1Periph_SPI2|
							 RCC_APB1Periph_BKP | RCC_APB1Periph_PWR, ENABLE);

	PWR_BackupAccessCmd(ENABLE);
 80049dc:	2001      	movs	r0, #1
 80049de:	f002 f841 	bl	8006a64 <PWR_BackupAccessCmd>
}
 80049e2:	b001      	add	sp, #4
 80049e4:	bd00      	pop	{pc}
 80049e6:	46c0      	nop			(mov r8, r8)
 80049e8:	1814400f 	.word	0x1814400f

080049ec <SysTick_Configuration>:
//#define WWDG_RESET		5 // window watchdog reset
//#define LOW_POWER_RESET 	6	


void SysTick_Configuration(void)
{
 80049ec:	b500      	push	{lr}
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9000);
 80049ee:	f242 3028 	movw	r0, #9000	; 0x2328
//#define WWDG_RESET		5 // window watchdog reset
//#define LOW_POWER_RESET 	6	


void SysTick_Configuration(void)
{
 80049f2:	b081      	sub	sp, #4
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9000);
 80049f4:	f002 fc12 	bl	800721c <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 80049f8:	2001      	movs	r0, #1
 80049fa:	f002 fc2b 	bl	8007254 <SysTick_ITConfig>
}
 80049fe:	b001      	add	sp, #4
 8004a00:	bd00      	pop	{pc}
 8004a02:	46c0      	nop			(mov r8, r8)

08004a04 <Timer_Configuration>:
}



void Timer_Configuration(void)
{
 8004a04:	b570      	push	{r4, r5, r6, lr}
 8004a06:	b088      	sub	sp, #32
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8004a08:	f10d 0516 	add.w	r5, sp, #22	; 0x16
 8004a0c:	4628      	mov	r0, r5
	TIM_OCStructInit(&TIM_OCInitStructure);
 8004a0e:	f10d 0606 	add.w	r6, sp, #6	; 0x6

	TIM_DeInit(TIM2);
 8004a12:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
void Timer_Configuration(void)
{
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8004a16:	f002 ff3d 	bl	8007894 <TIM_TimeBaseStructInit>
	TIM_OCStructInit(&TIM_OCInitStructure);
 8004a1a:	4630      	mov	r0, r6
 8004a1c:	f002 ff46 	bl	80078ac <TIM_OCStructInit>

	TIM_DeInit(TIM2);
 8004a20:	4620      	mov	r0, r4
 8004a22:	f003 fa9d 	bl	8007f60 <TIM_DeInit>

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 65535;
 8004a26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a2a:	f8ad 301a 	strh.w	r3, [sp, #26]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8004a2e:	4620      	mov	r0, r4

	TIM_DeInit(TIM2);

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 65535;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8004a30:	f04f 0300 	mov.w	r3, #0	; 0x0
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8004a34:	4629      	mov	r1, r5

	TIM_DeInit(TIM2);

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 65535;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8004a36:	f8ad 3016 	strh.w	r3, [sp, #22]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8004a3a:	f8ad 301c 	strh.w	r3, [sp, #28]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8004a3e:	f8ad 3018 	strh.w	r3, [sp, #24]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8004a42:	f002 fc2f 	bl	80072a4 <TIM_TimeBaseInit>

	/* Prescaler configuration */
	TIM_PrescalerConfig(TIM2, 722, TIM_PSCReloadMode_Immediate);
 8004a46:	2201      	movs	r2, #1
 8004a48:	4620      	mov	r0, r4
 8004a4a:	f240 21d2 	movw	r1, #722	; 0x2d2
 8004a4e:	f003 f81b 	bl	8007a88 <TIM_PrescalerConfig>

	/* Output Compare Timing Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Timing;
 8004a52:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004a56:	f8ad 3006 	strh.w	r3, [sp, #6]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Disable;
 8004a5a:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8004a5e:	f8ad 300e 	strh.w	r3, [sp, #14]
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 8004a62:	4b0b      	ldr	r3, [pc, #44]	(8004a90 <Timer_Configuration+0x8c>)
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8004a64:	4620      	mov	r0, r4
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 8004a66:	881b      	ldrh	r3, [r3, #0]
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8004a68:	4631      	mov	r1, r6
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 8004a6a:	f8ad 300c 	strh.w	r3, [sp, #12]
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8004a6e:	f002 fd51 	bl	8007514 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Disable);
 8004a72:	4620      	mov	r0, r4
 8004a74:	2100      	movs	r1, #0
 8004a76:	f003 f8b5 	bl	8007be4 <TIM_OC4PreloadConfig>


	/* TIM IT enable */
	TIM_ITConfig(TIM2, /*TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 |*/ TIM_IT_CC4 , ENABLE);
 8004a7a:	4620      	mov	r0, r4
 8004a7c:	2110      	movs	r1, #16
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f002 ff52 	bl	8007928 <TIM_ITConfig>

	/* TIM2 enable counter */
	TIM_Cmd(TIM2, ENABLE);
 8004a84:	4620      	mov	r0, r4
 8004a86:	2101      	movs	r1, #1
 8004a88:	f002 ff32 	bl	80078f0 <TIM_Cmd>
}
 8004a8c:	b008      	add	sp, #32
 8004a8e:	bd70      	pop	{r4, r5, r6, pc}
 8004a90:	2000012e 	.word	0x2000012e

08004a94 <Buzzer_Configuration>:
}



void Buzzer_Configuration(void)
{
 8004a94:	b570      	push	{r4, r5, r6, lr}
 8004a96:	b088      	sub	sp, #32

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8004a98:	f10d 0516 	add.w	r5, sp, #22	; 0x16
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
 8004a9c:	4c24      	ldr	r4, [pc, #144]	(8004b30 <Buzzer_Configuration+0x9c>)

void Buzzer_Configuration(void)
{

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8004a9e:	4628      	mov	r0, r5

	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
 8004aa0:	f10d 0606 	add.w	r6, sp, #6	; 0x6

void Buzzer_Configuration(void)
{

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8004aa4:	f002 fef6 	bl	8007894 <TIM_TimeBaseStructInit>

	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
 8004aa8:	4630      	mov	r0, r6
 8004aaa:	f002 feff 	bl	80078ac <TIM_OCStructInit>


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
 8004aae:	4620      	mov	r0, r4
 8004ab0:	f003 fa56 	bl	8007f60 <TIM_DeInit>
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
 8004ab4:	f04f 0347 	mov.w	r3, #71	; 0x47
 8004ab8:	f8ad 3016 	strh.w	r3, [sp, #22]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8004abc:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004ac0:	f8ad 3018 	strh.w	r3, [sp, #24]
	TIM_TimeBaseStructure.TIM_Period = 2000;
 8004ac4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004ac8:	f8ad 301a 	strh.w	r3, [sp, #26]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8004acc:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004ad0:	f8ad 301c 	strh.w	r3, [sp, #28]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8004ad4:	4620      	mov	r0, r4
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 8004ad6:	2300      	movs	r3, #0
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8004ad8:	4629      	mov	r1, r5
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 8004ada:	f88d 301e 	strb.w	r3, [sp, #30]
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8004ade:	f002 fbe1 	bl	80072a4 <TIM_TimeBaseInit>

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8004ae2:	f04f 0360 	mov.w	r3, #96	; 0x60
 8004ae6:	f8ad 3006 	strh.w	r3, [sp, #6]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8004aea:	f04f 0301 	mov.w	r3, #1	; 0x1
 8004aee:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
 8004af2:	f04f 0300 	mov.w	r3, #0	; 0x0
 8004af6:	f8ad 300a 	strh.w	r3, [sp, #10]
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
 8004afa:	f8bd 301a 	ldrh.w	r3, [sp, #26]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 8004afe:	4620      	mov	r0, r4

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
 8004b00:	085b      	lsrs	r3, r3, #1
 8004b02:	f8ad 300c 	strh.w	r3, [sp, #12]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 8004b06:	4631      	mov	r1, r6
	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8004b08:	f04f 0302 	mov.w	r3, #2	; 0x2
 8004b0c:	f8ad 300e 	strh.w	r3, [sp, #14]
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 8004b10:	f002 fd00 	bl	8007514 <TIM_OC4Init>

	TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Disable);
 8004b14:	4620      	mov	r0, r4
 8004b16:	2100      	movs	r1, #0
 8004b18:	f003 f864 	bl	8007be4 <TIM_OC4PreloadConfig>
	TIM_Cmd(TIM4, ENABLE);
 8004b1c:	4620      	mov	r0, r4
 8004b1e:	2101      	movs	r1, #1
 8004b20:	f002 fee6 	bl	80078f0 <TIM_Cmd>
	TIM_CtrlPWMOutputs(TIM4, ENABLE);
 8004b24:	4620      	mov	r0, r4
 8004b26:	2101      	movs	r1, #1
 8004b28:	f002 fef0 	bl	800790c <TIM_CtrlPWMOutputs>


}
 8004b2c:	b008      	add	sp, #32
 8004b2e:	bd70      	pop	{r4, r5, r6, pc}
 8004b30:	40000800 	.word	0x40000800

08004b34 <System_Configuration>:

/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void System_Configuration(void)
{
 8004b34:	b510      	push	{r4, lr}

	__disable_interrupt();
 8004b36:	f003 fc7c 	bl	8008432 <__SETPRIMASK>
	/* System Clocks Configuration */
	RCC_Configuration();
 8004b3a:	f7ff ff15 	bl	8004968 <RCC_Configuration>
	   
	/* NVIC configuration */
	NVIC_Configuration();
 8004b3e:	f7ff fcf1 	bl	8004524 <NVIC_Configuration>


	/* Configure the GPIO ports */
	GPIO_Configuration();
 8004b42:	f7ff fd33 	bl	80045ac <GPIO_Configuration>



	/* Unlock the Flash Program Erase controller */
	FLASH_Unlock();
 8004b46:	f001 fa17 	bl	8005f78 <FLASH_Unlock>

	/* USART Configuration */
	USART_Configuration(USART_DXL,Baudrate_DXL);
 8004b4a:	4b19      	ldr	r3, [pc, #100]	(8004bb0 <System_Configuration+0x7c>)
 8004b4c:	2000      	movs	r0, #0
 8004b4e:	6819      	ldr	r1, [r3, #0]
 8004b50:	f7ff feaa 	bl	80048a8 <USART_Configuration>
	//dxl_initialize(USART_DXL,Baudrate_DXL);
	zgb_initialize(0);
 8004b54:	2000      	movs	r0, #0
 8004b56:	f7fe fe91 	bl	800387c <zgb_initialize>
	//USART_Configuration(USART_ZIGBEE,Baudrate_ZIGBEE);

	//USART_Configuration(USART_PC,1000000);
	//USART_Configuration(USART_PC,3000000);
	USART_Configuration(USART_PC,Baudrate_PC);
 8004b5a:	4b16      	ldr	r3, [pc, #88]	(8004bb4 <System_Configuration+0x80>)
	SPI_Configuration();

	Buzzer_Configuration();


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8004b5c:	4c16      	ldr	r4, [pc, #88]	(8004bb8 <System_Configuration+0x84>)
	zgb_initialize(0);
	//USART_Configuration(USART_ZIGBEE,Baudrate_ZIGBEE);

	//USART_Configuration(USART_PC,1000000);
	//USART_Configuration(USART_PC,3000000);
	USART_Configuration(USART_PC,Baudrate_PC);
 8004b5e:	6819      	ldr	r1, [r3, #0]
 8004b60:	2002      	movs	r0, #2
 8004b62:	f7ff fea1 	bl	80048a8 <USART_Configuration>


	/* ADC Configuration */
	ADC_Configuration();
 8004b66:	f7ff fe29 	bl	80047bc <ADC_Configuration>
	
	

	SysTick_Configuration();
 8004b6a:	f7ff ff3f 	bl	80049ec <SysTick_Configuration>
	
	Timer_Configuration();
 8004b6e:	f7ff ff49 	bl	8004a04 <Timer_Configuration>


	SPI_Configuration();
 8004b72:	f7ff fde3 	bl	800473c <SPI_Configuration>

	Buzzer_Configuration();
 8004b76:	f7ff ff8d 	bl	8004a94 <Buzzer_Configuration>


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8004b7a:	4620      	mov	r0, r4
 8004b7c:	2110      	movs	r1, #16
 8004b7e:	f001 fcdd 	bl	800653c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8004b82:	4620      	mov	r0, r4
 8004b84:	2120      	movs	r1, #32
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8004b86:	f504 6480 	add.w	r4, r4, #1024	; 0x400

	Buzzer_Configuration();


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8004b8a:	f001 fcd5 	bl	8006538 <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8004b8e:	4620      	mov	r0, r4
 8004b90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b94:	f001 fcd0 	bl	8006538 <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8004b98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b9c:	4620      	mov	r0, r4
 8004b9e:	f001 fccb 	bl	8006538 <GPIO_SetBits>

	__enable_interrupt();
 8004ba2:	f003 fc48 	bl	8008436 <__RESETPRIMASK>



	Gyro_Configuration();
 8004ba6:	f000 feff 	bl	80059a8 <Gyro_Configuration>
	ACC_Configuration();
 8004baa:	f000 fe65 	bl	8005878 <ACC_Configuration>





}
 8004bae:	bd10      	pop	{r4, pc}
 8004bb0:	20000130 	.word	0x20000130
 8004bb4:	20000138 	.word	0x20000138
 8004bb8:	40010c00 	.word	0x40010c00

08004bbc <Dummy>:
}

u32 Dummy(u32 tmp)
{
	return tmp;
}
 8004bbc:	4770      	bx	lr
 8004bbe:	46c0      	nop			(mov r8, r8)

08004bc0 <uDelay>:

void uDelay(u32 uTime) {
 8004bc0:	4b08      	ldr	r3, [pc, #32]	(8004be4 <uDelay+0x24>)
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	6819      	ldr	r1, [r3, #0]
 8004bc6:	e005      	b.n	8004bd4 <uDelay+0x14>
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
 8004bc8:	2300      	movs	r3, #0
	{
		for( cnt=0; cnt < 10 ; cnt++ )
		{
			tmp +=Dummy(cnt);
 8004bca:	18c9      	adds	r1, r1, r3
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
	{
		for( cnt=0; cnt < 10 ; cnt++ )
 8004bcc:	3301      	adds	r3, #1
 8004bce:	2b0a      	cmp	r3, #10
 8004bd0:	d1fb      	bne.n	8004bca <uDelay+0xa>

void uDelay(u32 uTime) {
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
 8004bd2:	3201      	adds	r2, #1
 8004bd4:	4282      	cmp	r2, r0
 8004bd6:	d3f7      	bcc.n	8004bc8 <uDelay+0x8>
 8004bd8:	4b02      	ldr	r3, [pc, #8]	(8004be4 <uDelay+0x24>)
 8004bda:	6019      	str	r1, [r3, #0]
		for( cnt=0; cnt < 10 ; cnt++ )
		{
			tmp +=Dummy(cnt);
		}
	}
	tmpdly = tmp;
 8004bdc:	4b02      	ldr	r3, [pc, #8]	(8004be8 <uDelay+0x28>)
 8004bde:	6019      	str	r1, [r3, #0]
}
 8004be0:	4770      	bx	lr
 8004be2:	46c0      	nop			(mov r8, r8)
 8004be4:	20000b90 	.word	0x20000b90
 8004be8:	20000b94 	.word	0x20000b94

08004bec <__ISR_DELAY>:

void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8004bec:	4a03      	ldr	r2, [pc, #12]	(8004bfc <__ISR_DELAY+0x10>)
 8004bee:	6813      	ldr	r3, [r2, #0]
 8004bf0:	b113      	cbz	r3, 8004bf8 <__ISR_DELAY+0xc>
	{
		gwTimingDelay--;
 8004bf2:	6813      	ldr	r3, [r2, #0]
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	6013      	str	r3, [r2, #0]
	}

}
 8004bf8:	4770      	bx	lr
 8004bfa:	46c0      	nop			(mov r8, r8)
 8004bfc:	20000b98 	.word	0x20000b98

08004c00 <EEPROM_Read>:
    return ( gbVoltageTable[ (getADC(0)) >>4 ] );
}


u16 EEPROM_Read( u32 Offset )
{
 8004c00:	0040      	lsls	r0, r0, #1
 8004c02:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 8004c06:	f500 20fe 	add.w	r0, r0, #520192	; 0x7f000
 8004c0a:	8800      	ldrh	r0, [r0, #0]
	u16* Adr;
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}
 8004c0c:	4770      	bx	lr
 8004c0e:	46c0      	nop			(mov r8, r8)

08004c10 <EEPROM_Clear>:
		FLASH_Lock();
	}
}

void EEPROM_Clear( void )
{
 8004c10:	b500      	push	{lr}
 8004c12:	b083      	sub	sp, #12
	volatile FLASH_Status FLASHStatus;

	FLASH_Unlock();
 8004c14:	f001 f9b0 	bl	8005f78 <FLASH_Unlock>
	FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 8004c18:	2035      	movs	r0, #53
 8004c1a:	f001 f9fb 	bl	8006014 <FLASH_ClearFlag>
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8004c1e:	4804      	ldr	r0, [pc, #16]	(8004c30 <EEPROM_Clear+0x20>)
 8004c20:	f001 fbf6 	bl	8006410 <FLASH_ErasePage>
 8004c24:	f88d 0007 	strb.w	r0, [sp, #7]
	FLASH_Lock();
 8004c28:	f001 f9b2 	bl	8005f90 <FLASH_Lock>
}
 8004c2c:	b003      	add	sp, #12
 8004c2e:	bd00      	pop	{pc}
 8004c30:	0807f000 	.word	0x0807f000

08004c34 <EEPROM_Write>:
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}

void EEPROM_Write( u32 Offset, u16 Data )
{
 8004c34:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile FLASH_Status FLASHStatus;
	u32 Adr;
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);
 8004c36:	0043      	lsls	r3, r0, #1
 8004c38:	f103 6400 	add.w	r4, r3, #134217728	; 0x8000000
 8004c3c:	f504 24fe 	add.w	r4, r4, #520192	; 0x7f000

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 8004c40:	8823      	ldrh	r3, [r4, #0]
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}

void EEPROM_Write( u32 Offset, u16 Data )
{
 8004c42:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 8004c46:	428b      	cmp	r3, r1
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}

void EEPROM_Write( u32 Offset, u16 Data )
{
 8004c48:	b083      	sub	sp, #12
 8004c4a:	460d      	mov	r5, r1
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 8004c4c:	d041      	beq.n	8004cd2 <EEPROM_Write+0x9e>
 8004c4e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004c52:	d23e      	bcs.n	8004cd2 <EEPROM_Write+0x9e>
	{
		for( cnt=0; cnt<512; cnt++ )
		{
			Buffer[cnt] = EEPROM_Read(cnt);
 8004c54:	a902      	add	r1, sp, #8
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 8004c56:	2200      	movs	r2, #0
	{
		for( cnt=0; cnt<512; cnt++ )
		{
			Buffer[cnt] = EEPROM_Read(cnt);
 8004c58:	3902      	subs	r1, #2
 8004c5a:	0053      	lsls	r3, r2, #1
 8004c5c:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8004c60:	f503 23fe 	add.w	r3, r3, #520192	; 0x7f000
 8004c64:	881b      	ldrh	r3, [r3, #0]
 8004c66:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
 8004c6a:	3201      	adds	r2, #1

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
	{
		for( cnt=0; cnt<512; cnt++ )
 8004c6c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8004c70:	d1f3      	bne.n	8004c5a <EEPROM_Write+0x26>
		{
			Buffer[cnt] = EEPROM_Read(cnt);
		}
		Buffer[Offset] = Data;
 8004c72:	f821 5010 	strh.w	r5, [r1, r0, lsl #1]

		FLASH_Unlock();
 8004c76:	f001 f97f 	bl	8005f78 <FLASH_Unlock>
		/* Clear All pending flags */
		FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 8004c7a:	2035      	movs	r0, #53
 8004c7c:	f001 f9ca 	bl	8006014 <FLASH_ClearFlag>

		if( (Data==0) || (EEPROM_Read(Offset)==0xFFFF) )
 8004c80:	b125      	cbz	r5, 8004c8c <EEPROM_Write+0x58>
 8004c82:	8823      	ldrh	r3, [r4, #0]
 8004c84:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8004c88:	42b3      	cmp	r3, r6
 8004c8a:	d106      	bne.n	8004c9a <EEPROM_Write+0x66>
		{
			FLASHStatus = FLASH_ProgramHalfWord( Adr, Data );
 8004c8c:	4620      	mov	r0, r4
 8004c8e:	4629      	mov	r1, r5
 8004c90:	f001 fb24 	bl	80062dc <FLASH_ProgramHalfWord>
 8004c94:	f88d 0407 	strb.w	r0, [sp, #1031]
 8004c98:	e019      	b.n	8004cce <EEPROM_Write+0x9a>
		}
		else
		{		// Erase
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8004c9a:	4810      	ldr	r0, [pc, #64]	(8004cdc <EEPROM_Write+0xa8>)
 8004c9c:	f001 fbb8 	bl	8006410 <FLASH_ErasePage>

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
			{
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
 8004ca0:	ad02      	add	r5, sp, #8
 8004ca2:	4637      	mov	r7, r6
			FLASHStatus = FLASH_ProgramHalfWord( Adr, Data );
		}
		else
		{		// Erase
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8004ca4:	4c0d      	ldr	r4, [pc, #52]	(8004cdc <EEPROM_Write+0xa8>)

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
 8004ca6:	4e0e      	ldr	r6, [pc, #56]	(8004ce0 <EEPROM_Write+0xac>)
			FLASHStatus = FLASH_ProgramHalfWord( Adr, Data );
		}
		else
		{		// Erase
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8004ca8:	f88d 0407 	strb.w	r0, [sp, #1031]

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
			{
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
 8004cac:	3d02      	subs	r5, #2
 8004cae:	4b0d      	ldr	r3, [pc, #52]	(8004ce4 <EEPROM_Write+0xb0>)
 8004cb0:	eb05 0204 	add.w	r2, r5, r4
 8004cb4:	4413      	add	r3, r2
 8004cb6:	8819      	ldrh	r1, [r3, #0]
 8004cb8:	42b9      	cmp	r1, r7
 8004cba:	d004      	beq.n	8004cc6 <EEPROM_Write+0x92>
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	f001 fb0d 	bl	80062dc <FLASH_ProgramHalfWord>
 8004cc2:	f88d 0407 	strb.w	r0, [sp, #1031]
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
 8004cc6:	42b4      	cmp	r4, r6
 8004cc8:	d001      	beq.n	8004cce <EEPROM_Write+0x9a>
			{
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
				Adr += 2;
 8004cca:	3402      	adds	r4, #2
 8004ccc:	e7ef      	b.n	8004cae <EEPROM_Write+0x7a>
			}
		}

		FLASH_Lock();
 8004cce:	f001 f95f 	bl	8005f90 <FLASH_Lock>
	}
}
 8004cd2:	b003      	add	sp, #12
 8004cd4:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 8004cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cda:	46c0      	nop			(mov r8, r8)
 8004cdc:	0807f000 	.word	0x0807f000
 8004ce0:	0807f3fe 	.word	0x0807f3fe
 8004ce4:	f7f81000 	.word	0xf7f81000

08004ce8 <getVoltage>:
	else			GPIO_ResetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
	//gbDxlPwr = state;
}

u8 getVoltage(void)
{
 8004ce8:	b500      	push	{lr}
    return ( gbVoltageTable[ (getADC(0)) >>4 ] );
 8004cea:	2000      	movs	r0, #0
	else			GPIO_ResetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
	//gbDxlPwr = state;
}

u8 getVoltage(void)
{
 8004cec:	b081      	sub	sp, #4
    return ( gbVoltageTable[ (getADC(0)) >>4 ] );
 8004cee:	f000 f869 	bl	8004dc4 <getADC>
 8004cf2:	4b03      	ldr	r3, [pc, #12]	(8004d00 <getVoltage+0x18>)
 8004cf4:	0900      	lsrs	r0, r0, #4
 8004cf6:	b280      	uxth	r0, r0
 8004cf8:	5c18      	ldrb	r0, [r3, r0]
}
 8004cfa:	b001      	add	sp, #4
 8004cfc:	bd00      	pop	{pc}
 8004cfe:	46c0      	nop			(mov r8, r8)
 8004d00:	2000013c 	.word	0x2000013c

08004d04 <dxl_set_power>:
	}

}

void dxl_set_power(PowerState state)
{
 8004d04:	b500      	push	{lr}
	if(state == ON) GPIO_SetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
 8004d06:	2801      	cmp	r0, #1
	}

}

void dxl_set_power(PowerState state)
{
 8004d08:	b081      	sub	sp, #4
	if(state == ON) GPIO_SetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
 8004d0a:	d10b      	bne.n	8004d24 <dxl_set_power+0x20>
 8004d0c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8004d10:	f500 3084 	add.w	r0, r0, #67584	; 0x10800
 8004d14:	f500 707f 	add.w	r0, r0, #1020	; 0x3fc
 8004d18:	3003      	adds	r0, #3
 8004d1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d1e:	f001 fc0b 	bl	8006538 <GPIO_SetBits>
 8004d22:	e004      	b.n	8004d2e <dxl_set_power+0x2a>
	else			GPIO_ResetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
 8004d24:	4803      	ldr	r0, [pc, #12]	(8004d34 <dxl_set_power+0x30>)
 8004d26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d2a:	f001 fc07 	bl	800653c <GPIO_ResetBits>
	//gbDxlPwr = state;
}
 8004d2e:	b001      	add	sp, #4
 8004d30:	bd00      	pop	{pc}
 8004d32:	46c0      	nop			(mov r8, r8)
 8004d34:	40010c00 	.word	0x40010c00

08004d38 <mDelay>:
 * Return         : None
 *******************************************************************************/


void mDelay(u32 nTime)
{
 8004d38:	b510      	push	{r4, lr}
 8004d3a:	4604      	mov	r4, r0

	  /* Enable the SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Enable);
 8004d3c:	2001      	movs	r0, #1
 8004d3e:	f002 fa73 	bl	8007228 <SysTick_CounterCmd>

	  gwTimingDelay = nTime;
 8004d42:	4b07      	ldr	r3, [pc, #28]	(8004d60 <mDelay+0x28>)
 8004d44:	601c      	str	r4, [r3, #0]

	  while(gwTimingDelay != 0);
 8004d46:	461a      	mov	r2, r3
 8004d48:	6813      	ldr	r3, [r2, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1fc      	bne.n	8004d48 <mDelay+0x10>

	  /* Disable SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Disable);
 8004d4e:	f06f 0001 	mvn.w	r0, #1	; 0x1
 8004d52:	f002 fa69 	bl	8007228 <SysTick_CounterCmd>
	  /* Clear SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Clear);
 8004d56:	2000      	movs	r0, #0
 8004d58:	f002 fa66 	bl	8007228 <SysTick_CounterCmd>

}
 8004d5c:	bd10      	pop	{r4, pc}
 8004d5e:	46c0      	nop			(mov r8, r8)
 8004d60:	20000b98 	.word	0x20000b98

08004d64 <getResetSource>:
/* Private functions ---------------------------------------------------------*/

u8 getResetSource(void) {
	u8 retval = 0;

	if (RCC_GetFlagStatus(RCC_FLAG_PORRST) == SET)
 8004d64:	207b      	movs	r0, #123
u32 Dummy(u32 tmp);


/* Private functions ---------------------------------------------------------*/

u8 getResetSource(void) {
 8004d66:	b510      	push	{r4, lr}
	u8 retval = 0;

	if (RCC_GetFlagStatus(RCC_FLAG_PORRST) == SET)
 8004d68:	f002 f884 	bl	8006e74 <RCC_GetFlagStatus>
 8004d6c:	2801      	cmp	r0, #1
 8004d6e:	d101      	bne.n	8004d74 <getResetSource+0x10>
 8004d70:	2402      	movs	r4, #2
 8004d72:	e022      	b.n	8004dba <getResetSource+0x56>
		retval = POWER_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_PINRST) == SET)
 8004d74:	207a      	movs	r0, #122
 8004d76:	f002 f87d 	bl	8006e74 <RCC_GetFlagStatus>
 8004d7a:	2801      	cmp	r0, #1
 8004d7c:	d101      	bne.n	8004d82 <getResetSource+0x1e>
 8004d7e:	2401      	movs	r4, #1
 8004d80:	e01b      	b.n	8004dba <getResetSource+0x56>
		retval = PIN_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_SFTRST) == SET)
 8004d82:	207c      	movs	r0, #124
 8004d84:	f002 f876 	bl	8006e74 <RCC_GetFlagStatus>
 8004d88:	2801      	cmp	r0, #1
 8004d8a:	d101      	bne.n	8004d90 <getResetSource+0x2c>
 8004d8c:	2403      	movs	r4, #3
 8004d8e:	e014      	b.n	8004dba <getResetSource+0x56>
		retval = SOFT_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) == SET)
 8004d90:	207d      	movs	r0, #125
 8004d92:	f002 f86f 	bl	8006e74 <RCC_GetFlagStatus>
 8004d96:	2801      	cmp	r0, #1
 8004d98:	d101      	bne.n	8004d9e <getResetSource+0x3a>
 8004d9a:	2404      	movs	r4, #4
 8004d9c:	e00d      	b.n	8004dba <getResetSource+0x56>
		retval = IWDG_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_WWDGRST) == SET)
 8004d9e:	207e      	movs	r0, #126
 8004da0:	f002 f868 	bl	8006e74 <RCC_GetFlagStatus>
 8004da4:	2801      	cmp	r0, #1
 8004da6:	d101      	bne.n	8004dac <getResetSource+0x48>
 8004da8:	2405      	movs	r4, #5
 8004daa:	e006      	b.n	8004dba <getResetSource+0x56>
		retval = WWDG_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_LPWRRST) == SET)
 8004dac:	207f      	movs	r0, #127
 8004dae:	f002 f861 	bl	8006e74 <RCC_GetFlagStatus>
 8004db2:	2801      	cmp	r0, #1
 8004db4:	bf0c      	ite	eq
 8004db6:	2406      	moveq	r4, #6
 8004db8:	2400      	movne	r4, #0
		retval = LOW_POWER_RESET;

	RCC_ClearFlag();
 8004dba:	f002 f87d 	bl	8006eb8 <RCC_ClearFlag>

	return retval;
}
 8004dbe:	4620      	mov	r0, r4
 8004dc0:	bd10      	pop	{r4, pc}
 8004dc2:	46c0      	nop			(mov r8, r8)

08004dc4 <getADC>:



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 8004dc4:	4b02      	ldr	r3, [pc, #8]	(8004dd0 <getADC+0xc>)
 8004dc6:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8004dca:	b280      	uxth	r0, r0
}
 8004dcc:	4770      	bx	lr
 8004dce:	46c0      	nop			(mov r8, r8)
 8004dd0:	20000b9e 	.word	0x20000b9e

08004dd4 <__ISR_ADC>:



void __ISR_ADC(void)
{
 8004dd4:	b570      	push	{r4, r5, r6, lr}

	ADC_Value[ADC_Channel_Index] 	= ADC_GetConversionValue(ADC1);
 8004dd6:	4d1e      	ldr	r5, [pc, #120]	(8004e50 <__ISR_ADC+0x7c>)
 8004dd8:	481e      	ldr	r0, [pc, #120]	(8004e54 <__ISR_ADC+0x80>)
 8004dda:	782c      	ldrb	r4, [r5, #0]
 8004ddc:	f000 ff5a 	bl	8005c94 <ADC_GetConversionValue>
 8004de0:	4e1d      	ldr	r6, [pc, #116]	(8004e58 <__ISR_ADC+0x84>)
 8004de2:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]
	ADC_Value[ADC_Channel_Index+8] 	= ADC_GetConversionValue(ADC2);
 8004de6:	481d      	ldr	r0, [pc, #116]	(8004e5c <__ISR_ADC+0x88>)
 8004de8:	782c      	ldrb	r4, [r5, #0]
 8004dea:	f000 ff53 	bl	8005c94 <ADC_GetConversionValue>
 8004dee:	3408      	adds	r4, #8
 8004df0:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]

	ADC_Channel_Index++;
 8004df4:	782b      	ldrb	r3, [r5, #0]
 8004df6:	3301      	adds	r3, #1
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	702b      	strb	r3, [r5, #0]

	if(ADC_Channel_Index==8)
 8004dfc:	782b      	ldrb	r3, [r5, #0]
 8004dfe:	2b08      	cmp	r3, #8
 8004e00:	d110      	bne.n	8004e24 <__ISR_ADC+0x50>
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
 8004e02:	2300      	movs	r3, #0
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8004e04:	f8df c058 	ldr.w	ip, [pc, #88]	; 8004e60 <__ISR_ADC+0x8c>
	ADC_Channel_Index++;

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
 8004e08:	702b      	strb	r3, [r5, #0]
 8004e0a:	2100      	movs	r1, #0



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 8004e0c:	4630      	mov	r0, r6
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8004e0e:	004a      	lsls	r2, r1, #1
}



void __ISR_ADC(void)
{
 8004e10:	3101      	adds	r1, #1



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 8004e12:	f830 3011 	ldrh.w	r3, [r0, r1, lsl #1]
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8004e16:	3233      	adds	r2, #51



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 8004e18:	b29b      	uxth	r3, r3
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8004e1a:	089b      	lsrs	r3, r3, #2

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
 8004e1c:	290f      	cmp	r1, #15
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8004e1e:	f82c 3002 	strh.w	r3, [ip, r2]

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
 8004e22:	d1f4      	bne.n	8004e0e <__ISR_ADC+0x3a>
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
		}
	}


	ADC_RegularChannelConfig(ADC1, ADC_Channel[ADC_Channel_Index], 1 , ADC_SampleTime_239Cycles5);
 8004e24:	4d0a      	ldr	r5, [pc, #40]	(8004e50 <__ISR_ADC+0x7c>)
 8004e26:	4c0f      	ldr	r4, [pc, #60]	(8004e64 <__ISR_ADC+0x90>)
 8004e28:	782b      	ldrb	r3, [r5, #0]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8004e30:	4808      	ldr	r0, [pc, #32]	(8004e54 <__ISR_ADC+0x80>)
 8004e32:	2307      	movs	r3, #7
 8004e34:	b2c9      	uxtb	r1, r1
 8004e36:	f000 fed7 	bl	8005be8 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel[ADC_Channel_Index+8], 1 , ADC_SampleTime_239Cycles5);
 8004e3a:	782b      	ldrb	r3, [r5, #0]
 8004e3c:	4807      	ldr	r0, [pc, #28]	(8004e5c <__ISR_ADC+0x88>)
 8004e3e:	3308      	adds	r3, #8
 8004e40:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8004e44:	2201      	movs	r2, #1
 8004e46:	b2c9      	uxtb	r1, r1
 8004e48:	2307      	movs	r3, #7
 8004e4a:	f000 fecd 	bl	8005be8 <ADC_RegularChannelConfig>
}
 8004e4e:	bd70      	pop	{r4, r5, r6, pc}
 8004e50:	20000b9c 	.word	0x20000b9c
 8004e54:	40012400 	.word	0x40012400
 8004e58:	20000b9e 	.word	0x20000b9e
 8004e5c:	40012800 	.word	0x40012800
 8004e60:	20000923 	.word	0x20000923
 8004e64:	2000023c 	.word	0x2000023c

08004e68 <BufferClear>:



void BufferClear(u8 PORT)
{
	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 8004e68:	2801      	cmp	r0, #1
 8004e6a:	d107      	bne.n	8004e7c <BufferClear+0x14>
	{
		gwUSART_ZIGBEE_ReadPtr = gwUSART_ZIGBEE_WritePtr = 0;
 8004e6c:	4b04      	ldr	r3, [pc, #16]	(8004e80 <BufferClear+0x18>)
 8004e6e:	f04f 0200 	mov.w	r2, #0	; 0x0
 8004e72:	801a      	strh	r2, [r3, #0]
 8004e74:	881b      	ldrh	r3, [r3, #0]
 8004e76:	4a03      	ldr	r2, [pc, #12]	(8004e84 <BufferClear+0x1c>)
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	8013      	strh	r3, [r2, #0]
	}

}
 8004e7c:	4770      	bx	lr
 8004e7e:	46c0      	nop			(mov r8, r8)
 8004e80:	200013c0 	.word	0x200013c0
 8004e84:	200013be 	.word	0x200013be

08004e88 <IsRXD_Ready>:

u8 IsRXD_Ready(u8 PORT)
{
	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 8004e88:	2801      	cmp	r0, #1
 8004e8a:	d001      	beq.n	8004e90 <IsRXD_Ready+0x8>
 8004e8c:	20ff      	movs	r0, #255
 8004e8e:	e006      	b.n	8004e9e <IsRXD_Ready+0x16>
	{
		return (gwUSART_ZIGBEE_ReadPtr != gwUSART_ZIGBEE_WritePtr);
 8004e90:	4b03      	ldr	r3, [pc, #12]	(8004ea0 <IsRXD_Ready+0x18>)
 8004e92:	881a      	ldrh	r2, [r3, #0]
 8004e94:	4b03      	ldr	r3, [pc, #12]	(8004ea4 <IsRXD_Ready+0x1c>)
 8004e96:	881b      	ldrh	r3, [r3, #0]
 8004e98:	1a98      	subs	r0, r3, r2
 8004e9a:	bf18      	it	ne
 8004e9c:	2001      	movne	r0, #1
	}

	return -1;
}
 8004e9e:	4770      	bx	lr
 8004ea0:	200013be 	.word	0x200013be
 8004ea4:	200013c0 	.word	0x200013c0

08004ea8 <RxDBuffer>:

u8 RxDBuffer(u8 PORT)
{

	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 8004ea8:	2801      	cmp	r0, #1
 8004eaa:	d001      	beq.n	8004eb0 <RxDBuffer+0x8>
 8004eac:	20ff      	movs	r0, #255
 8004eae:	e00b      	b.n	8004ec8 <RxDBuffer+0x20>
	{
		gwUSART_ZIGBEE_ReadPtr++;
 8004eb0:	4a06      	ldr	r2, [pc, #24]	(8004ecc <RxDBuffer+0x24>)
 8004eb2:	8813      	ldrh	r3, [r2, #0]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	8013      	strh	r3, [r2, #0]
		return (u8)(gwpUSART_ZIGBEE_Buffer[gwUSART_ZIGBEE_ReadPtr&USART_BUFFER_SIZE]);
 8004eba:	8813      	ldrh	r3, [r2, #0]
 8004ebc:	4a04      	ldr	r2, [pc, #16]	(8004ed0 <RxDBuffer+0x28>)
 8004ebe:	059b      	lsls	r3, r3, #22
 8004ec0:	0d9b      	lsrs	r3, r3, #22
 8004ec2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ec6:	b2d8      	uxtb	r0, r3
	}

	return -1;
}
 8004ec8:	4770      	bx	lr
 8004eca:	46c0      	nop			(mov r8, r8)
 8004ecc:	200013be 	.word	0x200013be
 8004ed0:	20000bbe 	.word	0x20000bbe

08004ed4 <__ISR_USART_ZIGBEE>:
	}
}


void __ISR_USART_ZIGBEE(void)
{
 8004ed4:	b500      	push	{lr}
	u16 ReceivedData;
	
	//GPIO_ResetBits(GPIOB, GPIO_Pin_14);
	if(USART_GetITStatus(UART5, USART_IT_RXNE) != RESET)
 8004ed6:	480b      	ldr	r0, [pc, #44]	(8004f04 <__ISR_USART_ZIGBEE+0x30>)
	}
}


void __ISR_USART_ZIGBEE(void)
{
 8004ed8:	b081      	sub	sp, #4
	u16 ReceivedData;
	
	//GPIO_ResetBits(GPIOB, GPIO_Pin_14);
	if(USART_GetITStatus(UART5, USART_IT_RXNE) != RESET)
 8004eda:	f240 5125 	movw	r1, #1317	; 0x525
 8004ede:	f003 f9bd 	bl	800825c <USART_GetITStatus>
 8004ee2:	b168      	cbz	r0, 8004f00 <__ISR_USART_ZIGBEE+0x2c>
	{
		/* Read one byte from the receive data register */
		ReceivedData = USART_ReceiveData(UART5);
 8004ee4:	4807      	ldr	r0, [pc, #28]	(8004f04 <__ISR_USART_ZIGBEE+0x30>)
 8004ee6:	f003 f94b 	bl	8008180 <USART_ReceiveData>
		//USART_SendData(USART1,(u8)ReceivedData);
		gwpUSART_ZIGBEE_Buffer[(++gwUSART_ZIGBEE_WritePtr)&USART_BUFFER_SIZE] = ReceivedData;	
 8004eea:	4a07      	ldr	r2, [pc, #28]	(8004f08 <__ISR_USART_ZIGBEE+0x34>)
 8004eec:	8813      	ldrh	r3, [r2, #0]
 8004eee:	3301      	adds	r3, #1
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	8013      	strh	r3, [r2, #0]
 8004ef4:	8813      	ldrh	r3, [r2, #0]
 8004ef6:	4a05      	ldr	r2, [pc, #20]	(8004f0c <__ISR_USART_ZIGBEE+0x38>)
 8004ef8:	059b      	lsls	r3, r3, #22
 8004efa:	0d9b      	lsrs	r3, r3, #22
 8004efc:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
		//TxDHex8(ReceivedData);
	}
}
 8004f00:	b001      	add	sp, #4
 8004f02:	bd00      	pop	{pc}
 8004f04:	40005000 	.word	0x40005000
 8004f08:	200013c0 	.word	0x200013c0
 8004f0c:	20000bbe 	.word	0x20000bbe

08004f10 <__ISR_USART_DXL>:

}


void __ISR_USART_DXL(void)
{
 8004f10:	b510      	push	{r4, lr}
	u16 ReceivedData;



	//GPIO_ResetBits(GPIOB, GPIO_Pin_13);
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8004f12:	4831      	ldr	r0, [pc, #196]	(8004fd8 <__ISR_USART_DXL+0xc8>)
 8004f14:	f240 5125 	movw	r1, #1317	; 0x525
 8004f18:	f003 f9a0 	bl	800825c <USART_GetITStatus>
 8004f1c:	2800      	cmp	r0, #0
 8004f1e:	d036      	beq.n	8004f8e <__ISR_USART_DXL+0x7e>
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART1);
 8004f20:	482d      	ldr	r0, [pc, #180]	(8004fd8 <__ISR_USART_DXL+0xc8>)
 8004f22:	f003 f92d 	bl	8008180 <USART_ReceiveData>

		//USART_SendData(USART1,(u8)ReceivedData);



		gbpTxD1Buffer[gbTxD1BufferWritePointer] = gbpRxD0Buffer[gbRxD0BufferWritePointer] = ReceivedData;
 8004f26:	4c2d      	ldr	r4, [pc, #180]	(8004fdc <__ISR_USART_DXL+0xcc>)
 8004f28:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8004fe0 <__ISR_USART_DXL+0xd0>
 8004f2c:	7821      	ldrb	r1, [r4, #0]
 8004f2e:	4a2d      	ldr	r2, [pc, #180]	(8004fe4 <__ISR_USART_DXL+0xd4>)
 8004f30:	f89c 3000 	ldrb.w	r3, [ip]
 8004f34:	b2c0      	uxtb	r0, r0
 8004f36:	54d0      	strb	r0, [r2, r3]
 8004f38:	5cd3      	ldrb	r3, [r2, r3]
 8004f3a:	482b      	ldr	r0, [pc, #172]	(8004fe8 <__ISR_USART_DXL+0xd8>)

		//if( DxlPwr == Bit_SET )
		//{
		//}

		if (gbTxD1Transmitting==0) {
 8004f3c:	4a2b      	ldr	r2, [pc, #172]	(8004fec <__ISR_USART_DXL+0xdc>)

		//USART_SendData(USART1,(u8)ReceivedData);



		gbpTxD1Buffer[gbTxD1BufferWritePointer] = gbpRxD0Buffer[gbRxD0BufferWritePointer] = ReceivedData;
 8004f3e:	5443      	strb	r3, [r0, r1]
		gbRxD0BufferWritePointer++;
 8004f40:	f89c 3000 	ldrb.w	r3, [ip]
 8004f44:	3301      	adds	r3, #1
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	f88c 3000 	strb.w	r3, [ip]
		gbTxD1BufferWritePointer++;
 8004f4c:	7823      	ldrb	r3, [r4, #0]
 8004f4e:	3301      	adds	r3, #1
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	7023      	strb	r3, [r4, #0]

		//if( DxlPwr == Bit_SET )
		//{
		//}

		if (gbTxD1Transmitting==0) {
 8004f54:	7813      	ldrb	r3, [r2, #0]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d13d      	bne.n	8004fd6 <__ISR_USART_DXL+0xc6>
			gbTxD1Transmitting = 1;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	7013      	strb	r3, [r2, #0]
			if( gbDxlPwr == Bit_SET )
 8004f5e:	4b24      	ldr	r3, [pc, #144]	(8004ff0 <__ISR_USART_DXL+0xe0>)
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d109      	bne.n	8004f7a <__ISR_USART_DXL+0x6a>
			{
				USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer]);
 8004f66:	4b23      	ldr	r3, [pc, #140]	(8004ff4 <__ISR_USART_DXL+0xe4>)
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	5cc1      	ldrb	r1, [r0, r3]
 8004f6c:	4822      	ldr	r0, [pc, #136]	(8004ff8 <__ISR_USART_DXL+0xe8>)
 8004f6e:	f003 f903 	bl	8008178 <USART_SendData>
				LED_SetState(LED_RX, ON);
 8004f72:	2010      	movs	r0, #16
 8004f74:	2101      	movs	r1, #1
 8004f76:	f7ff fa59 	bl	800442c <LED_SetState>
			}
			gbTxD1BufferReadPointer++;
 8004f7a:	4a1e      	ldr	r2, [pc, #120]	(8004ff4 <__ISR_USART_DXL+0xe4>)
			//gbTxD1BufferReadPointer &= 0x3FF;

			USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8004f7c:	481e      	ldr	r0, [pc, #120]	(8004ff8 <__ISR_USART_DXL+0xe8>)
			if( gbDxlPwr == Bit_SET )
			{
				USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer]);
				LED_SetState(LED_RX, ON);
			}
			gbTxD1BufferReadPointer++;
 8004f7e:	7813      	ldrb	r3, [r2, #0]
			//gbTxD1BufferReadPointer &= 0x3FF;

			USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8004f80:	f240 6126 	movw	r1, #1574	; 0x626
			if( gbDxlPwr == Bit_SET )
			{
				USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer]);
				LED_SetState(LED_RX, ON);
			}
			gbTxD1BufferReadPointer++;
 8004f84:	3301      	adds	r3, #1
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	7013      	strb	r3, [r2, #0]
			//gbTxD1BufferReadPointer &= 0x3FF;

			USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	e021      	b.n	8004fd2 <__ISR_USART_DXL+0xc2>
	}




	else if(USART_GetITStatus(USART1, USART_IT_TC) != RESET)
 8004f8e:	4812      	ldr	r0, [pc, #72]	(8004fd8 <__ISR_USART_DXL+0xc8>)
 8004f90:	f240 6126 	movw	r1, #1574	; 0x626
 8004f94:	f003 f962 	bl	800825c <USART_GetITStatus>
 8004f98:	b1e8      	cbz	r0, 8004fd6 <__ISR_USART_DXL+0xc6>
	{
		if (gbTxD0BufferReadPointer!=gbTxD0BufferWritePointer) {
 8004f9a:	4818      	ldr	r0, [pc, #96]	(8004ffc <__ISR_USART_DXL+0xec>)
 8004f9c:	4a18      	ldr	r2, [pc, #96]	(8005000 <__ISR_USART_DXL+0xf0>)
 8004f9e:	7803      	ldrb	r3, [r0, #0]
 8004fa0:	7812      	ldrb	r2, [r2, #0]
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d009      	beq.n	8004fba <__ISR_USART_DXL+0xaa>
			USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8004fa6:	7803      	ldrb	r3, [r0, #0]
 8004fa8:	4a16      	ldr	r2, [pc, #88]	(8005004 <__ISR_USART_DXL+0xf4>)
 8004faa:	5cd1      	ldrb	r1, [r2, r3]
 8004fac:	3301      	adds	r3, #1
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	7003      	strb	r3, [r0, #0]
 8004fb2:	4809      	ldr	r0, [pc, #36]	(8004fd8 <__ISR_USART_DXL+0xc8>)
 8004fb4:	f003 f8e0 	bl	8008178 <USART_SendData>
 8004fb8:	e00d      	b.n	8004fd6 <__ISR_USART_DXL+0xc6>
			//TxDHex8(data);
			//TxDString(USART_ZIGBEE,"\r\n");
		//    TXD0_FINISH = 1;
		}
		else {
			GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8004fba:	4813      	ldr	r0, [pc, #76]	(8005008 <__ISR_USART_DXL+0xf8>)
 8004fbc:	2110      	movs	r1, #16
 8004fbe:	f001 fabd 	bl	800653c <GPIO_ResetBits>
			GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8004fc2:	4811      	ldr	r0, [pc, #68]	(8005008 <__ISR_USART_DXL+0xf8>)
 8004fc4:	2120      	movs	r1, #32
 8004fc6:	f001 fab7 	bl	8006538 <GPIO_SetBits>
			//LED_SetState(LED_TX, OFF);
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8004fca:	4803      	ldr	r0, [pc, #12]	(8004fd8 <__ISR_USART_DXL+0xc8>)
 8004fcc:	f240 6126 	movw	r1, #1574	; 0x626
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f003 f865 	bl	80080a0 <USART_ITConfig>
		}
	}

}
 8004fd6:	bd10      	pop	{r4, pc}
 8004fd8:	40013800 	.word	0x40013800
 8004fdc:	2000091e 	.word	0x2000091e
 8004fe0:	20000718 	.word	0x20000718
 8004fe4:	20000518 	.word	0x20000518
 8004fe8:	2000081c 	.word	0x2000081c
 8004fec:	20000921 	.word	0x20000921
 8004ff0:	20000b8d 	.word	0x20000b8d
 8004ff4:	2000091f 	.word	0x2000091f
 8004ff8:	40004800 	.word	0x40004800
 8004ffc:	2000071b 	.word	0x2000071b
 8005000:	2000071a 	.word	0x2000071a
 8005004:	20000618 	.word	0x20000618
 8005008:	40010c00 	.word	0x40010c00

0800500c <__ISR_USART_PC>:
	}
}


void __ISR_USART_PC(void)
{
 800500c:	b570      	push	{r4, r5, r6, lr}

	u16 ReceivedData;

	if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
 800500e:	4836      	ldr	r0, [pc, #216]	(80050e8 <__ISR_USART_PC+0xdc>)
 8005010:	f240 5125 	movw	r1, #1317	; 0x525
 8005014:	f003 f922 	bl	800825c <USART_GetITStatus>
 8005018:	4604      	mov	r4, r0
 800501a:	2800      	cmp	r0, #0
 800501c:	d045      	beq.n	80050aa <__ISR_USART_PC+0x9e>
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART3); 
 800501e:	4832      	ldr	r0, [pc, #200]	(80050e8 <__ISR_USART_PC+0xdc>)
 8005020:	f003 f8ae 	bl	8008180 <USART_ReceiveData>

		LED_SetState(LED_TX, ON);
 8005024:	2101      	movs	r1, #1
	u16 ReceivedData;

	if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART3); 
 8005026:	4604      	mov	r4, r0

		LED_SetState(LED_TX, ON);
 8005028:	2008      	movs	r0, #8
 800502a:	f7ff f9ff 	bl	800442c <LED_SetState>

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 800502e:	4e2f      	ldr	r6, [pc, #188]	(80050ec <__ISR_USART_PC+0xe0>)
 8005030:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 80050f0 <__ISR_USART_PC+0xe4>
 8005034:	4d2f      	ldr	r5, [pc, #188]	(80050f4 <__ISR_USART_PC+0xe8>)
 8005036:	7830      	ldrb	r0, [r6, #0]
 8005038:	4a2f      	ldr	r2, [pc, #188]	(80050f8 <__ISR_USART_PC+0xec>)
 800503a:	f89c 1000 	ldrb.w	r1, [ip]
 800503e:	782b      	ldrb	r3, [r5, #0]
 8005040:	b2e4      	uxtb	r4, r4
 8005042:	54d4      	strb	r4, [r2, r3]
 8005044:	5cd3      	ldrb	r3, [r2, r3]
 8005046:	4a2d      	ldr	r2, [pc, #180]	(80050fc <__ISR_USART_PC+0xf0>)
 8005048:	4c2d      	ldr	r4, [pc, #180]	(8005100 <__ISR_USART_PC+0xf4>)
 800504a:	5453      	strb	r3, [r2, r1]
 800504c:	5c53      	ldrb	r3, [r2, r1]

		//if (TXD0_READY) {


					//if( GB_DYNAMIXEL_POWER)
		if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 800504e:	2110      	movs	r1, #16
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART3); 

		LED_SetState(LED_TX, ON);

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8005050:	5423      	strb	r3, [r4, r0]
		gbRxBufferWritePointer++;
 8005052:	f89c 3000 	ldrb.w	r3, [ip]

		//if (TXD0_READY) {


					//if( GB_DYNAMIXEL_POWER)
		if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8005056:	482b      	ldr	r0, [pc, #172]	(8005104 <__ISR_USART_PC+0xf8>)
		ReceivedData = USART_ReceiveData(USART3); 

		LED_SetState(LED_TX, ON);

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
		gbRxBufferWritePointer++;
 8005058:	3301      	adds	r3, #1
 800505a:	b2db      	uxtb	r3, r3
 800505c:	f88c 3000 	strb.w	r3, [ip]
		gbRxD1BufferWritePointer++;
 8005060:	782b      	ldrb	r3, [r5, #0]
 8005062:	3301      	adds	r3, #1
 8005064:	b2db      	uxtb	r3, r3
 8005066:	702b      	strb	r3, [r5, #0]
		gbTxD0BufferWritePointer++;
 8005068:	7833      	ldrb	r3, [r6, #0]
 800506a:	3301      	adds	r3, #1
 800506c:	b2db      	uxtb	r3, r3
 800506e:	7033      	strb	r3, [r6, #0]

		//if (TXD0_READY) {


					//if( GB_DYNAMIXEL_POWER)
		if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8005070:	f001 fa58 	bl	8006524 <GPIO_ReadOutputDataBit>
 8005074:	2800      	cmp	r0, #0
 8005076:	d136      	bne.n	80050e6 <__ISR_USART_PC+0xda>
			//if (TXD0_FINISH) {
			GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8005078:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800507c:	f500 3086 	add.w	r0, r0, #68608	; 0x10c00
 8005080:	2120      	movs	r1, #32
 8005082:	f001 fa5b 	bl	800653c <GPIO_ResetBits>
			GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8005086:	481f      	ldr	r0, [pc, #124]	(8005104 <__ISR_USART_PC+0xf8>)
 8005088:	2110      	movs	r1, #16
 800508a:	f001 fa55 	bl	8006538 <GPIO_SetBits>

			USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 800508e:	4b1e      	ldr	r3, [pc, #120]	(8005108 <__ISR_USART_PC+0xfc>)
 8005090:	481e      	ldr	r0, [pc, #120]	(800510c <__ISR_USART_PC+0x100>)
 8005092:	781a      	ldrb	r2, [r3, #0]
 8005094:	5ca1      	ldrb	r1, [r4, r2]
 8005096:	3201      	adds	r2, #1
 8005098:	b2d2      	uxtb	r2, r2
 800509a:	701a      	strb	r2, [r3, #0]
 800509c:	f003 f86c 	bl	8008178 <USART_SendData>
			//gbTxD0BufferReadPointer &= 0x3FF;
			USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 80050a0:	481a      	ldr	r0, [pc, #104]	(800510c <__ISR_USART_PC+0x100>)
 80050a2:	f240 6126 	movw	r1, #1574	; 0x626
 80050a6:	2201      	movs	r2, #1
 80050a8:	e01b      	b.n	80050e2 <__ISR_USART_PC+0xd6>

		}

	}
	else if(USART_GetITStatus(USART3, USART_IT_TC) != RESET)
 80050aa:	480f      	ldr	r0, [pc, #60]	(80050e8 <__ISR_USART_PC+0xdc>)
 80050ac:	f240 6126 	movw	r1, #1574	; 0x626
 80050b0:	f003 f8d4 	bl	800825c <USART_GetITStatus>
 80050b4:	b1b8      	cbz	r0, 80050e6 <__ISR_USART_PC+0xda>
	{
		if (gbTxD1BufferReadPointer!=gbTxD1BufferWritePointer) {
 80050b6:	4816      	ldr	r0, [pc, #88]	(8005110 <__ISR_USART_PC+0x104>)
 80050b8:	4a16      	ldr	r2, [pc, #88]	(8005114 <__ISR_USART_PC+0x108>)
 80050ba:	7803      	ldrb	r3, [r0, #0]
 80050bc:	7812      	ldrb	r2, [r2, #0]
 80050be:	4293      	cmp	r3, r2
 80050c0:	d009      	beq.n	80050d6 <__ISR_USART_PC+0xca>
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 80050c2:	7803      	ldrb	r3, [r0, #0]
 80050c4:	4a14      	ldr	r2, [pc, #80]	(8005118 <__ISR_USART_PC+0x10c>)
 80050c6:	5cd1      	ldrb	r1, [r2, r3]
 80050c8:	3301      	adds	r3, #1
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	7003      	strb	r3, [r0, #0]
 80050ce:	4806      	ldr	r0, [pc, #24]	(80050e8 <__ISR_USART_PC+0xdc>)
 80050d0:	f003 f852 	bl	8008178 <USART_SendData>
 80050d4:	e007      	b.n	80050e6 <__ISR_USART_PC+0xda>
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
 80050d6:	4b11      	ldr	r3, [pc, #68]	(800511c <__ISR_USART_PC+0x110>)
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
 80050d8:	4803      	ldr	r0, [pc, #12]	(80050e8 <__ISR_USART_PC+0xdc>)
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
 80050da:	701c      	strb	r4, [r3, #0]
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
 80050dc:	f240 6126 	movw	r1, #1574	; 0x626
 80050e0:	2200      	movs	r2, #0
 80050e2:	f002 ffdd 	bl	80080a0 <USART_ITConfig>
		}
	}

}
 80050e6:	bd70      	pop	{r4, r5, r6, pc}
 80050e8:	40004800 	.word	0x40004800
 80050ec:	2000071a 	.word	0x2000071a
 80050f0:	20000514 	.word	0x20000514
 80050f4:	2000091c 	.word	0x2000091c
 80050f8:	2000071c 	.word	0x2000071c
 80050fc:	20000314 	.word	0x20000314
 8005100:	20000618 	.word	0x20000618
 8005104:	40010c00 	.word	0x40010c00
 8005108:	2000071b 	.word	0x2000071b
 800510c:	40013800 	.word	0x40013800
 8005110:	2000091f 	.word	0x2000091f
 8005114:	2000091e 	.word	0x2000091e
 8005118:	2000081c 	.word	0x2000081c
 800511c:	20000921 	.word	0x20000921

08005120 <TxDData>:

	return -1;
}

void TxDData(u8 PORT, u8 dat)
{
 8005120:	b510      	push	{r4, lr}
 8005122:	460c      	mov	r4, r1
	if( PORT == USART_DXL )
 8005124:	b9e8      	cbnz	r0, 8005162 <TxDData+0x42>
	{
		GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8005126:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800512a:	f500 3086 	add.w	r0, r0, #68608	; 0x10c00
 800512e:	2120      	movs	r1, #32
 8005130:	f001 fa04 	bl	800653c <GPIO_ResetBits>
		GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8005134:	481c      	ldr	r0, [pc, #112]	(80051a8 <TxDData+0x88>)
 8005136:	2110      	movs	r1, #16
 8005138:	f001 f9fe 	bl	8006538 <GPIO_SetBits>

		USART_SendData(USART1,dat);		
 800513c:	b2a1      	uxth	r1, r4
 800513e:	481b      	ldr	r0, [pc, #108]	(80051ac <TxDData+0x8c>)
 8005140:	f003 f81a 	bl	8008178 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 8005144:	4819      	ldr	r0, [pc, #100]	(80051ac <TxDData+0x8c>)
 8005146:	2140      	movs	r1, #64
 8005148:	f003 f87c 	bl	8008244 <USART_GetFlagStatus>
 800514c:	2800      	cmp	r0, #0
 800514e:	d0f9      	beq.n	8005144 <TxDData+0x24>

		GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8005150:	2110      	movs	r1, #16
 8005152:	4815      	ldr	r0, [pc, #84]	(80051a8 <TxDData+0x88>)
 8005154:	f001 f9f2 	bl	800653c <GPIO_ResetBits>
		GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8005158:	4813      	ldr	r0, [pc, #76]	(80051a8 <TxDData+0x88>)
 800515a:	2120      	movs	r1, #32
 800515c:	f001 f9ec 	bl	8006538 <GPIO_SetBits>
 8005160:	e020      	b.n	80051a4 <TxDData+0x84>
	}
	else if( PORT == USART_ZIGBEE )
 8005162:	2801      	cmp	r0, #1
 8005164:	d10e      	bne.n	8005184 <TxDData+0x64>
	{
		USART_SendData(UART5,dat);
 8005166:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800516a:	f500 409e 	add.w	r0, r0, #20224	; 0x4f00
 800516e:	b289      	uxth	r1, r1
 8005170:	30ff      	adds	r0, #255
 8005172:	f003 f801 	bl	8008178 <USART_SendData>
		while( USART_GetFlagStatus(UART5, USART_FLAG_TC)==RESET );
 8005176:	480e      	ldr	r0, [pc, #56]	(80051b0 <TxDData+0x90>)
 8005178:	2140      	movs	r1, #64
 800517a:	f003 f863 	bl	8008244 <USART_GetFlagStatus>
 800517e:	2800      	cmp	r0, #0
 8005180:	d0f9      	beq.n	8005176 <TxDData+0x56>
 8005182:	e00f      	b.n	80051a4 <TxDData+0x84>
	}
	else if( PORT == USART_PC )
 8005184:	2802      	cmp	r0, #2
 8005186:	d10d      	bne.n	80051a4 <TxDData+0x84>
	{
		USART_SendData(USART3,dat);		
 8005188:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800518c:	f500 408e 	add.w	r0, r0, #18176	; 0x4700
 8005190:	b289      	uxth	r1, r1
 8005192:	30fe      	adds	r0, #254
 8005194:	f002 fff0 	bl	8008178 <USART_SendData>
		while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 8005198:	4806      	ldr	r0, [pc, #24]	(80051b4 <TxDData+0x94>)
 800519a:	2140      	movs	r1, #64
 800519c:	f003 f852 	bl	8008244 <USART_GetFlagStatus>
 80051a0:	2800      	cmp	r0, #0
 80051a2:	d0f9      	beq.n	8005198 <TxDData+0x78>
	}
}
 80051a4:	bd10      	pop	{r4, pc}
 80051a6:	46c0      	nop			(mov r8, r8)
 80051a8:	40010c00 	.word	0x40010c00
 80051ac:	40013800 	.word	0x40013800
 80051b0:	40005000 	.word	0x40005000
 80051b4:	40004800 	.word	0x40004800

080051b8 <setBuzzerPlayLength>:



void setBuzzerPlayLength(u8 length)
{
	gbBuzzerPlayLength = length;
 80051b8:	4b01      	ldr	r3, [pc, #4]	(80051c0 <setBuzzerPlayLength+0x8>)
 80051ba:	7018      	strb	r0, [r3, #0]
}
 80051bc:	4770      	bx	lr
 80051be:	46c0      	nop			(mov r8, r8)
 80051c0:	200013de 	.word	0x200013de

080051c4 <getBuzzerPlayLength>:

u8 getBuzzerPlayLength(void)
{
 80051c4:	4b01      	ldr	r3, [pc, #4]	(80051cc <getBuzzerPlayLength+0x8>)
 80051c6:	7818      	ldrb	r0, [r3, #0]
	return gbBuzzerPlayLength;
}
 80051c8:	4770      	bx	lr
 80051ca:	46c0      	nop			(mov r8, r8)
 80051cc:	200013de 	.word	0x200013de

080051d0 <setBuzzerData>:

void setBuzzerData(u8 data)
{
	gbBuzzerData = data;
 80051d0:	4b01      	ldr	r3, [pc, #4]	(80051d8 <setBuzzerData+0x8>)
 80051d2:	7018      	strb	r0, [r3, #0]
}
 80051d4:	4770      	bx	lr
 80051d6:	46c0      	nop			(mov r8, r8)
 80051d8:	200013df 	.word	0x200013df

080051dc <getBuzzerData>:

u8 getBuzzerData(void)
{
 80051dc:	4b01      	ldr	r3, [pc, #4]	(80051e4 <getBuzzerData+0x8>)
 80051de:	7818      	ldrb	r0, [r3, #0]
	return gbBuzzerData;
}
 80051e0:	4770      	bx	lr
 80051e2:	46c0      	nop			(mov r8, r8)
 80051e4:	200013df 	.word	0x200013df

080051e8 <getBuzzerState>:

u8 getBuzzerState(void)
{
	return (Music_Play || Doremi_Play);
 80051e8:	4b05      	ldr	r3, [pc, #20]	(8005200 <getBuzzerState+0x18>)
 80051ea:	881b      	ldrh	r3, [r3, #0]
 80051ec:	b10b      	cbz	r3, 80051f2 <getBuzzerState+0xa>
 80051ee:	2001      	movs	r0, #1
 80051f0:	e004      	b.n	80051fc <getBuzzerState+0x14>
 80051f2:	4b04      	ldr	r3, [pc, #16]	(8005204 <getBuzzerState+0x1c>)
 80051f4:	881b      	ldrh	r3, [r3, #0]
 80051f6:	1e18      	subs	r0, r3, #0
 80051f8:	bf18      	it	ne
 80051fa:	2001      	movne	r0, #1
}
 80051fc:	4770      	bx	lr
 80051fe:	46c0      	nop			(mov r8, r8)
 8005200:	200013c8 	.word	0x200013c8
 8005204:	200013d8 	.word	0x200013d8

08005208 <PlayBuzzer>:

void PlayBuzzer(void)
{
	if( gbBuzzerPlayLength == 0xFF )
 8005208:	4b16      	ldr	r3, [pc, #88]	(8005264 <PlayBuzzer+0x5c>)
 800520a:	4a17      	ldr	r2, [pc, #92]	(8005268 <PlayBuzzer+0x60>)
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	2bff      	cmp	r3, #255
 8005210:	d10f      	bne.n	8005232 <PlayBuzzer+0x2a>

}

void PlayMusic(u8 musicIndex)
{
	if (Music_Play)
 8005212:	4916      	ldr	r1, [pc, #88]	(800526c <PlayBuzzer+0x64>)

void PlayBuzzer(void)
{
	if( gbBuzzerPlayLength == 0xFF )
	{
		PlayMusic(gbBuzzerData);
 8005214:	7812      	ldrb	r2, [r2, #0]

}

void PlayMusic(u8 musicIndex)
{
	if (Music_Play)
 8005216:	880b      	ldrh	r3, [r1, #0]
 8005218:	bb1b      	cbnz	r3, 8005262 <PlayBuzzer+0x5a>
		return;

	if (musicIndex < MUSIC_N)
 800521a:	2a19      	cmp	r2, #25
 800521c:	d821      	bhi.n	8005262 <PlayBuzzer+0x5a>
	{
		Music_MusicIndex = musicIndex;
 800521e:	4b14      	ldr	r3, [pc, #80]	(8005270 <PlayBuzzer+0x68>)
 8005220:	801a      	strh	r2, [r3, #0]
		Music_ReadIndex = 0;
 8005222:	4b14      	ldr	r3, [pc, #80]	(8005274 <PlayBuzzer+0x6c>)
 8005224:	f04f 0200 	mov.w	r2, #0	; 0x0
 8005228:	801a      	strh	r2, [r3, #0]
		Music_Play = 1;
 800522a:	f04f 0301 	mov.w	r3, #1	; 0x1
 800522e:	800b      	strh	r3, [r1, #0]
 8005230:	e017      	b.n	8005262 <PlayBuzzer+0x5a>
void PlayDoremi(u16 index, u16 playTime)	// playTime unit : 0.1s
{
	if (index > 51)
		index = 51;

	if (playTime > 50)
 8005232:	2b32      	cmp	r3, #50
	{
		PlayMusic(gbBuzzerData);
	}
	else
	{
		PlayDoremi(gbBuzzerData,gbBuzzerPlayLength);
 8005234:	7812      	ldrb	r2, [r2, #0]
void PlayDoremi(u16 index, u16 playTime)	// playTime unit : 0.1s
{
	if (index > 51)
		index = 51;

	if (playTime > 50)
 8005236:	d901      	bls.n	800523c <PlayBuzzer+0x34>
 8005238:	2132      	movs	r1, #50
 800523a:	e003      	b.n	8005244 <PlayBuzzer+0x3c>
		playTime = 50;
	else if (playTime == 0)
 800523c:	2b00      	cmp	r3, #0
 800523e:	bf14      	ite	ne
 8005240:	4619      	movne	r1, r3
 8005242:	2103      	moveq	r1, #3
		playTime = 3;

	Doremi_Index = index;
 8005244:	4b0c      	ldr	r3, [pc, #48]	(8005278 <PlayBuzzer+0x70>)
 8005246:	2a33      	cmp	r2, #51
 8005248:	bf28      	it	cs
 800524a:	2233      	movcs	r2, #51
 800524c:	801a      	strh	r2, [r3, #0]
	Doremi_TimCount = playTime * 25;
 800524e:	4a0b      	ldr	r2, [pc, #44]	(800527c <PlayBuzzer+0x74>)
 8005250:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8005254:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005258:	8013      	strh	r3, [r2, #0]
	Doremi_Play = 1;
 800525a:	4b09      	ldr	r3, [pc, #36]	(8005280 <PlayBuzzer+0x78>)
 800525c:	f04f 0201 	mov.w	r2, #1	; 0x1
 8005260:	801a      	strh	r2, [r3, #0]
	}
	else
	{
		PlayDoremi(gbBuzzerData,gbBuzzerPlayLength);
	}
}
 8005262:	4770      	bx	lr
 8005264:	200013de 	.word	0x200013de
 8005268:	200013df 	.word	0x200013df
 800526c:	200013c8 	.word	0x200013c8
 8005270:	200013c2 	.word	0x200013c2
 8005274:	200013c6 	.word	0x200013c6
 8005278:	200013da 	.word	0x200013da
 800527c:	200013dc 	.word	0x200013dc
 8005280:	200013d8 	.word	0x200013d8

08005284 <PlayDoremi>:
void PlayDoremi(u16 index, u16 playTime)	// playTime unit : 0.1s
{
	if (index > 51)
		index = 51;

	if (playTime > 50)
 8005284:	2932      	cmp	r1, #50
 8005286:	d901      	bls.n	800528c <PlayDoremi+0x8>
 8005288:	2132      	movs	r1, #50
 800528a:	e002      	b.n	8005292 <PlayDoremi+0xe>
		playTime = 50;
	else if (playTime == 0)
 800528c:	2900      	cmp	r1, #0
 800528e:	bf08      	it	eq
 8005290:	2103      	moveq	r1, #3
		playTime = 3;

	Doremi_Index = index;
 8005292:	4b08      	ldr	r3, [pc, #32]	(80052b4 <PlayDoremi+0x30>)
 8005294:	2833      	cmp	r0, #51
 8005296:	bf34      	ite	cc
 8005298:	4602      	movcc	r2, r0
 800529a:	2233      	movcs	r2, #51
 800529c:	801a      	strh	r2, [r3, #0]
	Doremi_TimCount = playTime * 25;
 800529e:	4a06      	ldr	r2, [pc, #24]	(80052b8 <PlayDoremi+0x34>)
 80052a0:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 80052a4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80052a8:	8013      	strh	r3, [r2, #0]
	Doremi_Play = 1;
 80052aa:	4b04      	ldr	r3, [pc, #16]	(80052bc <PlayDoremi+0x38>)
 80052ac:	f04f 0201 	mov.w	r2, #1	; 0x1
 80052b0:	801a      	strh	r2, [r3, #0]

}
 80052b2:	4770      	bx	lr
 80052b4:	200013da 	.word	0x200013da
 80052b8:	200013dc 	.word	0x200013dc
 80052bc:	200013d8 	.word	0x200013d8

080052c0 <PlayMusic>:

void PlayMusic(u8 musicIndex)
{
	if (Music_Play)
 80052c0:	4a07      	ldr	r2, [pc, #28]	(80052e0 <PlayMusic+0x20>)
 80052c2:	8813      	ldrh	r3, [r2, #0]
 80052c4:	b953      	cbnz	r3, 80052dc <PlayMusic+0x1c>
		return;

	if (musicIndex < MUSIC_N)
 80052c6:	2819      	cmp	r0, #25
 80052c8:	d808      	bhi.n	80052dc <PlayMusic+0x1c>
	{
		Music_MusicIndex = musicIndex;
 80052ca:	4b06      	ldr	r3, [pc, #24]	(80052e4 <PlayMusic+0x24>)
		Music_ReadIndex = 0;
 80052cc:	f04f 0100 	mov.w	r1, #0	; 0x0
	if (Music_Play)
		return;

	if (musicIndex < MUSIC_N)
	{
		Music_MusicIndex = musicIndex;
 80052d0:	8018      	strh	r0, [r3, #0]
		Music_ReadIndex = 0;
 80052d2:	4b05      	ldr	r3, [pc, #20]	(80052e8 <PlayMusic+0x28>)
 80052d4:	8019      	strh	r1, [r3, #0]
		Music_Play = 1;
 80052d6:	f04f 0301 	mov.w	r3, #1	; 0x1
 80052da:	8013      	strh	r3, [r2, #0]
	}
}
 80052dc:	4770      	bx	lr
 80052de:	46c0      	nop			(mov r8, r8)
 80052e0:	200013c8 	.word	0x200013c8
 80052e4:	200013c2 	.word	0x200013c2
 80052e8:	200013c6 	.word	0x200013c6

080052ec <SetBuzzer>:

void SetBuzzer(u16 periodUs)
{
 80052ec:	b530      	push	{r4, r5, lr}
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
 80052ee:	4d07      	ldr	r5, [pc, #28]	(800530c <SetBuzzer+0x20>)
		Music_Play = 1;
	}
}

void SetBuzzer(u16 periodUs)
{
 80052f0:	4604      	mov	r4, r0
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
 80052f2:	4621      	mov	r1, r4
 80052f4:	4628      	mov	r0, r5
		Music_Play = 1;
	}
}

void SetBuzzer(u16 periodUs)
{
 80052f6:	b081      	sub	sp, #4
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
	TIM_SetCompare4(TIM4, periodUs / 2);
 80052f8:	0864      	lsrs	r4, r4, #1
}

void SetBuzzer(u16 periodUs)
{
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
 80052fa:	f002 fdb3 	bl	8007e64 <TIM_SetAutoreload>
	TIM_SetCompare4(TIM4, periodUs / 2);
 80052fe:	4628      	mov	r0, r5
 8005300:	4621      	mov	r1, r4
 8005302:	f002 fdb7 	bl	8007e74 <TIM_SetCompare4>

}
 8005306:	b001      	add	sp, #4
 8005308:	bd30      	pop	{r4, r5, pc}
 800530a:	46c0      	nop			(mov r8, r8)
 800530c:	40000800 	.word	0x40000800

08005310 <__ISR_Buzzer_Manage>:
	else
	{
		//   enable.
	}

	if (Doremi_Play)
 8005310:	494e      	ldr	r1, [pc, #312]	(800544c <__ISR_Buzzer_Manage+0x13c>)
	Music_Play = Doremi_Play = 0;
	SetBuzzer(0);
}

void __ISR_Buzzer_Manage(void)
{
 8005312:	b570      	push	{r4, r5, r6, lr}
	else
	{
		//   enable.
	}

	if (Doremi_Play)
 8005314:	880b      	ldrh	r3, [r1, #0]
 8005316:	b173      	cbz	r3, 8005336 <__ISR_Buzzer_Manage+0x26>
	{
		if (!Doremi_TimCount)
 8005318:	4a4d      	ldr	r2, [pc, #308]	(8005450 <__ISR_Buzzer_Manage+0x140>)
 800531a:	8813      	ldrh	r3, [r2, #0]
 800531c:	b91b      	cbnz	r3, 8005326 <__ISR_Buzzer_Manage+0x16>
		{
			Doremi_Play = 0;
 800531e:	f04f 0200 	mov.w	r2, #0	; 0x0
 8005322:	800a      	strh	r2, [r1, #0]
 8005324:	e039      	b.n	800539a <__ISR_Buzzer_Manage+0x8a>
			SetBuzzer(0);
			return;
		}

		Doremi_TimCount--;
 8005326:	3b01      	subs	r3, #1
 8005328:	8013      	strh	r3, [r2, #0]

		SetBuzzer(DoremiTable[Doremi_Index]);
 800532a:	4b4a      	ldr	r3, [pc, #296]	(8005454 <__ISR_Buzzer_Manage+0x144>)
 800532c:	881a      	ldrh	r2, [r3, #0]
 800532e:	4b4a      	ldr	r3, [pc, #296]	(8005458 <__ISR_Buzzer_Manage+0x148>)
 8005330:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8005334:	e086      	b.n	8005444 <__ISR_Buzzer_Manage+0x134>

		return;
	}

	//   .
	if (Music_Play == 0)
 8005336:	4b49      	ldr	r3, [pc, #292]	(800545c <__ISR_Buzzer_Manage+0x14c>)
 8005338:	881b      	ldrh	r3, [r3, #0]
 800533a:	2b00      	cmp	r3, #0
 800533c:	f000 8084 	beq.w	8005448 <__ISR_Buzzer_Manage+0x138>
		return;

	//   0 ,
	if (!Music_TempoCnt)
 8005340:	4a47      	ldr	r2, [pc, #284]	(8005460 <__ISR_Buzzer_Manage+0x150>)
 8005342:	8813      	ldrh	r3, [r2, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d170      	bne.n	800542a <__ISR_Buzzer_Manage+0x11a>
	{
		//  0    +1.
		if (Music_ReadIndex == 0)
 8005348:	4946      	ldr	r1, [pc, #280]	(8005464 <__ISR_Buzzer_Manage+0x154>)
 800534a:	880b      	ldrh	r3, [r1, #0]
 800534c:	b953      	cbnz	r3, 8005364 <__ISR_Buzzer_Manage+0x54>
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];
 800534e:	4b46      	ldr	r3, [pc, #280]	(8005468 <__ISR_Buzzer_Manage+0x158>)
 8005350:	881a      	ldrh	r2, [r3, #0]
 8005352:	4b46      	ldr	r3, [pc, #280]	(800546c <__ISR_Buzzer_Manage+0x15c>)
 8005354:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005358:	4b45      	ldr	r3, [pc, #276]	(8005470 <__ISR_Buzzer_Manage+0x160>)
 800535a:	8812      	ldrh	r2, [r2, #0]
 800535c:	801a      	strh	r2, [r3, #0]
 800535e:	f04f 0301 	mov.w	r3, #1	; 0x1
 8005362:	800b      	strh	r3, [r1, #0]

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
 8005364:	4b40      	ldr	r3, [pc, #256]	(8005468 <__ISR_Buzzer_Manage+0x158>)
 8005366:	4d3f      	ldr	r5, [pc, #252]	(8005464 <__ISR_Buzzer_Manage+0x154>)
 8005368:	881a      	ldrh	r2, [r3, #0]
 800536a:	4b40      	ldr	r3, [pc, #256]	(800546c <__ISR_Buzzer_Manage+0x15c>)
 800536c:	f8b5 c000 	ldrh.w	ip, [r5]
 8005370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
		Music_CurrentSound = Music_CurrentPacket & 0x001F;
 8005374:	4e3f      	ldr	r6, [pc, #252]	(8005474 <__ISR_Buzzer_Manage+0x164>)
	{
		//  0    +1.
		if (Music_ReadIndex == 0)
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
 8005376:	f833 201c 	ldrh.w	r2, [r3, ip, lsl #1]
 800537a:	4b3f      	ldr	r3, [pc, #252]	(8005478 <__ISR_Buzzer_Manage+0x168>)
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
		Music_CurrentSound = Music_CurrentPacket & 0x001F;
 800537c:	f002 011f 	and.w	r1, r2, #31	; 0x1f
	{
		//  0    +1.
		if (Music_ReadIndex == 0)
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
 8005380:	801a      	strh	r2, [r3, #0]
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
 8005382:	09d3      	lsrs	r3, r2, #7
 8005384:	f003 000f 	and.w	r0, r3, #15	; 0xf
 8005388:	4b3c      	ldr	r3, [pc, #240]	(800547c <__ISR_Buzzer_Manage+0x16c>)
		Music_CurrentSound = Music_CurrentPacket & 0x001F;
 800538a:	8031      	strh	r1, [r6, #0]
		//  0    +1.
		if (Music_ReadIndex == 0)
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
 800538c:	8018      	strh	r0, [r3, #0]
		Music_CurrentSound = Music_CurrentPacket & 0x001F;

		//  'Null'  .
		if (Music_CurrentPacket == S_NULL)
 800538e:	b932      	cbnz	r2, 800539e <__ISR_Buzzer_Manage+0x8e>
		{
			Music_ReadIndex = 0;
			Music_Play = 0;
 8005390:	4b32      	ldr	r3, [pc, #200]	(800545c <__ISR_Buzzer_Manage+0x14c>)
		Music_CurrentSound = Music_CurrentPacket & 0x001F;

		//  'Null'  .
		if (Music_CurrentPacket == S_NULL)
		{
			Music_ReadIndex = 0;
 8005392:	f04f 0400 	mov.w	r4, #0	; 0x0
 8005396:	802c      	strh	r4, [r5, #0]
			Music_Play = 0;
 8005398:	801c      	strh	r4, [r3, #0]
			SetBuzzer(0);
 800539a:	2000      	movs	r0, #0
 800539c:	e052      	b.n	8005444 <__ISR_Buzzer_Manage+0x134>
			return;
		}

		//   'WAVE'   WaveFlag Set, Step ,  Set.
		if (Music_CurrentPacket & S_WAVE)
 800539e:	f012 0f20 	tst.w	r2, #32	; 0x20
 80053a2:	4b37      	ldr	r3, [pc, #220]	(8005480 <__ISR_Buzzer_Manage+0x170>)
 80053a4:	d015      	beq.n	80053d2 <__ISR_Buzzer_Manage+0xc2>
		{
			Music_WaveFlag = 1;
			if (Music_CurrentPacket & S_WAVE_SIGN)
 80053a6:	f012 0f40 	tst.w	r2, #64	; 0x40
		}

		//   'WAVE'   WaveFlag Set, Step ,  Set.
		if (Music_CurrentPacket & S_WAVE)
		{
			Music_WaveFlag = 1;
 80053aa:	f04f 0401 	mov.w	r4, #1	; 0x1
 80053ae:	4a35      	ldr	r2, [pc, #212]	(8005484 <__ISR_Buzzer_Manage+0x174>)
 80053b0:	801c      	strh	r4, [r3, #0]
			if (Music_CurrentPacket & S_WAVE_SIGN)
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
 80053b2:	bf1c      	itt	ne
 80053b4:	424b      	negne	r3, r1
 80053b6:	8013      	strhne	r3, [r2, #0]
			else
				Music_WaveStep = (s16)Music_CurrentSound;

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 80053b8:	4b2d      	ldr	r3, [pc, #180]	(8005470 <__ISR_Buzzer_Manage+0x160>)
		{
			Music_WaveFlag = 1;
			if (Music_CurrentPacket & S_WAVE_SIGN)
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
			else
				Music_WaveStep = (s16)Music_CurrentSound;
 80053ba:	bf08      	it	eq
 80053bc:	8011      	strheq	r1, [r2, #0]

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 80053be:	881b      	ldrh	r3, [r3, #0]
 80053c0:	4a27      	ldr	r2, [pc, #156]	(8005460 <__ISR_Buzzer_Manage+0x150>)
 80053c2:	fb03 f300 	mul.w	r3, r3, r0
 80053c6:	8013      	strh	r3, [r2, #0]
			Music_ReadIndex++;
 80053c8:	4b26      	ldr	r3, [pc, #152]	(8005464 <__ISR_Buzzer_Manage+0x154>)
 80053ca:	f10c 0201 	add.w	r2, ip, #1	; 0x1
 80053ce:	801a      	strh	r2, [r3, #0]
 80053d0:	e03a      	b.n	8005448 <__ISR_Buzzer_Manage+0x138>
			return;
		}
		else
			Music_WaveFlag = 0;
 80053d2:	f04f 0200 	mov.w	r2, #0	; 0x0

		//   'CONTINUE'  ,    Set.
		if (Music_CurrentSound == S_CONTINUE)
 80053d6:	291e      	cmp	r1, #30
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
			Music_ReadIndex++;
			return;
		}
		else
			Music_WaveFlag = 0;
 80053d8:	801a      	strh	r2, [r3, #0]

		//   'CONTINUE'  ,    Set.
		if (Music_CurrentSound == S_CONTINUE)
 80053da:	d108      	bne.n	80053ee <__ISR_Buzzer_Manage+0xde>
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 80053dc:	4b24      	ldr	r3, [pc, #144]	(8005470 <__ISR_Buzzer_Manage+0x160>)
 80053de:	4a20      	ldr	r2, [pc, #128]	(8005460 <__ISR_Buzzer_Manage+0x150>)
 80053e0:	881b      	ldrh	r3, [r3, #0]
 80053e2:	fb03 f300 	mul.w	r3, r3, r0
 80053e6:	8013      	strh	r3, [r2, #0]
			Music_ReadIndex++;
 80053e8:	f10c 0301 	add.w	r3, ip, #1	; 0x1
 80053ec:	e01b      	b.n	8005426 <__ISR_Buzzer_Manage+0x116>
			return;
		}

		if (Music_StartDelayFlag == 1)
 80053ee:	4a26      	ldr	r2, [pc, #152]	(8005488 <__ISR_Buzzer_Manage+0x178>)
 80053f0:	8813      	ldrh	r3, [r2, #0]
 80053f2:	2b01      	cmp	r3, #1
			SetBuzzer(SoundTable[Music_CurrentSound]);
			Music_WaveBuffer = SoundTable[Music_CurrentSound];
			Music_ReadIndex++;
		}
		else
			Music_StartDelayFlag = 1;
 80053f4:	bf1c      	itt	ne
 80053f6:	2401      	movne	r4, #1
 80053f8:	8014      	strhne	r4, [r2, #0]
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
			Music_ReadIndex++;
			return;
		}

		if (Music_StartDelayFlag == 1)
 80053fa:	d125      	bne.n	8005448 <__ISR_Buzzer_Manage+0x138>
		{
			Music_StartDelayFlag = 0;
 80053fc:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005400:	8013      	strh	r3, [r2, #0]
			//      .
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8005402:	4b1b      	ldr	r3, [pc, #108]	(8005470 <__ISR_Buzzer_Manage+0x160>)
 8005404:	4a16      	ldr	r2, [pc, #88]	(8005460 <__ISR_Buzzer_Manage+0x150>)
 8005406:	881b      	ldrh	r3, [r3, #0]
			//   .
			SetBuzzer(SoundTable[Music_CurrentSound]);
 8005408:	4c20      	ldr	r4, [pc, #128]	(800548c <__ISR_Buzzer_Manage+0x17c>)

		if (Music_StartDelayFlag == 1)
		{
			Music_StartDelayFlag = 0;
			//      .
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 800540a:	fb03 f300 	mul.w	r3, r3, r0
			//   .
			SetBuzzer(SoundTable[Music_CurrentSound]);
 800540e:	f834 0011 	ldrh.w	r0, [r4, r1, lsl #1]

		if (Music_StartDelayFlag == 1)
		{
			Music_StartDelayFlag = 0;
			//      .
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8005412:	8013      	strh	r3, [r2, #0]
			//   .
			SetBuzzer(SoundTable[Music_CurrentSound]);
 8005414:	f7ff ff6a 	bl	80052ec <SetBuzzer>
			Music_WaveBuffer = SoundTable[Music_CurrentSound];
 8005418:	8832      	ldrh	r2, [r6, #0]
 800541a:	4b1d      	ldr	r3, [pc, #116]	(8005490 <__ISR_Buzzer_Manage+0x180>)
 800541c:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
 8005420:	801a      	strh	r2, [r3, #0]
			Music_ReadIndex++;
 8005422:	882b      	ldrh	r3, [r5, #0]
 8005424:	3301      	adds	r3, #1
 8005426:	802b      	strh	r3, [r5, #0]
 8005428:	e00e      	b.n	8005448 <__ISR_Buzzer_Manage+0x138>
			Music_StartDelayFlag = 1;

	}
	else
	{
		Music_TempoCnt--;
 800542a:	3b01      	subs	r3, #1
 800542c:	8013      	strh	r3, [r2, #0]

		if (Music_WaveFlag == 1)
 800542e:	4b14      	ldr	r3, [pc, #80]	(8005480 <__ISR_Buzzer_Manage+0x170>)
 8005430:	881b      	ldrh	r3, [r3, #0]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d108      	bne.n	8005448 <__ISR_Buzzer_Manage+0x138>
		{
			Music_WaveBuffer = (u16)((s16)Music_WaveBuffer + Music_WaveStep);
 8005436:	4a16      	ldr	r2, [pc, #88]	(8005490 <__ISR_Buzzer_Manage+0x180>)
 8005438:	4b12      	ldr	r3, [pc, #72]	(8005484 <__ISR_Buzzer_Manage+0x174>)
 800543a:	8818      	ldrh	r0, [r3, #0]
 800543c:	8813      	ldrh	r3, [r2, #0]
 800543e:	18c0      	adds	r0, r0, r3
 8005440:	b280      	uxth	r0, r0
 8005442:	8010      	strh	r0, [r2, #0]
			SetBuzzer(Music_WaveBuffer);
 8005444:	f7ff ff52 	bl	80052ec <SetBuzzer>
		}
	}

}
 8005448:	bd70      	pop	{r4, r5, r6, pc}
 800544a:	46c0      	nop			(mov r8, r8)
 800544c:	200013d8 	.word	0x200013d8
 8005450:	200013dc 	.word	0x200013dc
 8005454:	200013da 	.word	0x200013da
 8005458:	080084ac 	.word	0x080084ac
 800545c:	200013c8 	.word	0x200013c8
 8005460:	200013c4 	.word	0x200013c4
 8005464:	200013c6 	.word	0x200013c6
 8005468:	200013c2 	.word	0x200013c2
 800546c:	2000027c 	.word	0x2000027c
 8005470:	200002e4 	.word	0x200002e4
 8005474:	200013cc 	.word	0x200013cc
 8005478:	200013ca 	.word	0x200013ca
 800547c:	200013ce 	.word	0x200013ce
 8005480:	200013d0 	.word	0x200013d0
 8005484:	200013d4 	.word	0x200013d4
 8005488:	200013d6 	.word	0x200013d6
 800548c:	08008514 	.word	0x08008514
 8005490:	200013d2 	.word	0x200013d2

08005494 <setBuzzerOff>:
		PlayDoremi(gbBuzzerData,gbBuzzerPlayLength);
	}
}

void setBuzzerOff(void)
{
 8005494:	b500      	push	{lr}
	Music_Play = Doremi_Play = 0;
 8005496:	4b06      	ldr	r3, [pc, #24]	(80054b0 <setBuzzerOff+0x1c>)
 8005498:	f04f 0200 	mov.w	r2, #0	; 0x0
 800549c:	801a      	strh	r2, [r3, #0]
 800549e:	4b05      	ldr	r3, [pc, #20]	(80054b4 <setBuzzerOff+0x20>)
		PlayDoremi(gbBuzzerData,gbBuzzerPlayLength);
	}
}

void setBuzzerOff(void)
{
 80054a0:	b081      	sub	sp, #4
	Music_Play = Doremi_Play = 0;
 80054a2:	801a      	strh	r2, [r3, #0]
	SetBuzzer(0);
 80054a4:	2000      	movs	r0, #0
 80054a6:	f7ff ff21 	bl	80052ec <SetBuzzer>
}
 80054aa:	b001      	add	sp, #4
 80054ac:	bd00      	pop	{pc}
 80054ae:	46c0      	nop			(mov r8, r8)
 80054b0:	200013d8 	.word	0x200013d8
 80054b4:	200013c8 	.word	0x200013c8

080054b8 <Push_SPI_Data>:
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 80054b8:	4904      	ldr	r1, [pc, #16]	(80054cc <Push_SPI_Data+0x14>)
 80054ba:	4a05      	ldr	r2, [pc, #20]	(80054d0 <Push_SPI_Data+0x18>)
 80054bc:	780b      	ldrb	r3, [r1, #0]
 80054be:	b2c0      	uxtb	r0, r0
 80054c0:	54d0      	strb	r0, [r2, r3]
 80054c2:	3301      	adds	r3, #1
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	700b      	strb	r3, [r1, #0]
}
 80054c8:	4770      	bx	lr
 80054ca:	46c0      	nop			(mov r8, r8)
 80054cc:	200013e0 	.word	0x200013e0
 80054d0:	200013fc 	.word	0x200013fc

080054d4 <Clear_SPI_Data>:

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 80054d4:	4b01      	ldr	r3, [pc, #4]	(80054dc <Clear_SPI_Data+0x8>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	701a      	strb	r2, [r3, #0]
}
 80054da:	4770      	bx	lr
 80054dc:	200013e0 	.word	0x200013e0

080054e0 <CovertData>:

void CovertData(void)
{
 80054e0:	b570      	push	{r4, r5, r6, lr}
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 80054e2:	496b      	ldr	r1, [pc, #428]	(8005690 <CovertData+0x1b0>)
 80054e4:	788b      	ldrb	r3, [r1, #2]
 80054e6:	784a      	ldrb	r2, [r1, #1]
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 80054e8:	7948      	ldrb	r0, [r1, #5]

void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 80054ea:	eb02 2203 	add.w	r2, r2, r3, lsl #8
 80054ee:	4b69      	ldr	r3, [pc, #420]	(8005694 <CovertData+0x1b4>)
 80054f0:	b292      	uxth	r2, r2
 80054f2:	801a      	strh	r2, [r3, #0]
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 80054f4:	790b      	ldrb	r3, [r1, #4]
	// 500dps /65535 0.007


	// convert data s16 -> u10
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
 80054f6:	b212      	sxth	r2, r2
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 80054f8:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 80054fc:	fa1f fc83 	uxth.w	ip, r3
 8005500:	4b65      	ldr	r3, [pc, #404]	(8005698 <CovertData+0x1b8>)
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8005502:	7a08      	ldrb	r0, [r1, #8]
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8005504:	f8a3 c000 	strh.w	ip, [r3]
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8005508:	79cb      	ldrb	r3, [r1, #7]
 800550a:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 800550e:	b29c      	uxth	r4, r3
 8005510:	4b62      	ldr	r3, [pc, #392]	(800569c <CovertData+0x1bc>)

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8005512:	7ac8      	ldrb	r0, [r1, #11]
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8005514:	801c      	strh	r4, [r3, #0]

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8005516:	7a8b      	ldrb	r3, [r1, #10]
 8005518:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 800551c:	b29d      	uxth	r5, r3
 800551e:	4b60      	ldr	r3, [pc, #384]	(80056a0 <CovertData+0x1c0>)
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8005520:	7b88      	ldrb	r0, [r1, #14]

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8005522:	801d      	strh	r5, [r3, #0]
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8005524:	7b4b      	ldrb	r3, [r1, #13]
 8005526:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 800552a:	b29e      	uxth	r6, r3
 800552c:	4b5d      	ldr	r3, [pc, #372]	(80056a4 <CovertData+0x1c4>)
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 800552e:	7c48      	ldrb	r0, [r1, #17]
	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8005530:	801e      	strh	r6, [r3, #0]
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8005532:	7c0b      	ldrb	r3, [r1, #16]
 8005534:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 8005538:	b299      	uxth	r1, r3
 800553a:	4b5b      	ldr	r3, [pc, #364]	(80056a8 <CovertData+0x1c8>)
 800553c:	8019      	strh	r1, [r3, #0]
	// 500dps /65535 0.007


	// convert data s16 -> u10
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
 800553e:	f102 033f 	add.w	r3, r2, #63	; 0x3f
 8005542:	ea32 0222 	bics.w	r2, r2, r2, asr #32
 8005546:	bf28      	it	cs
 8005548:	461a      	movcs	r2, r3
 800554a:	1192      	asrs	r2, r2, #6
 800554c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005550:	1cd3      	adds	r3, r2, #3
 8005552:	ea32 0222 	bics.w	r2, r2, r2, asr #32
 8005556:	bf28      	it	cs
 8005558:	461a      	movcs	r2, r3
 800555a:	1092      	asrs	r2, r2, #2
	temp = 512 + temp;
 800555c:	f502 7200 	add.w	r2, r2, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8005560:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8005564:	429a      	cmp	r2, r3
 8005566:	bfc8      	it	gt
 8005568:	461a      	movgt	r2, r3
 800556a:	dc02      	bgt.n	8005572 <CovertData+0x92>
	if(temp  < 0 ) temp = 0;
 800556c:	2a00      	cmp	r2, #0
 800556e:	bfb8      	it	lt
 8005570:	2200      	movlt	r2, #0
	GW_GYRO_X = Gyro_X = temp;
 8005572:	4b4e      	ldr	r3, [pc, #312]	(80056ac <CovertData+0x1cc>)
 8005574:	b292      	uxth	r2, r2
 8005576:	801a      	strh	r2, [r3, #0]
 8005578:	4b4d      	ldr	r3, [pc, #308]	(80056b0 <CovertData+0x1d0>)
 800557a:	801a      	strh	r2, [r3, #0]

	// convert data s16 -> u10
	temp = Gyro_Y_raw /64;
	temp = temp * 5 / 4;
 800557c:	fa0f f38c 	sxth.w	r3, ip
 8005580:	f103 023f 	add.w	r2, r3, #63	; 0x3f
 8005584:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8005588:	bf28      	it	cs
 800558a:	4613      	movcs	r3, r2
 800558c:	119b      	asrs	r3, r3, #6
 800558e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005592:	1cda      	adds	r2, r3, #3
 8005594:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8005598:	bf28      	it	cs
 800559a:	4613      	movcs	r3, r2
 800559c:	109b      	asrs	r3, r3, #2
	temp = 512 + temp;
 800559e:	f503 7200 	add.w	r2, r3, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 80055a2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80055a6:	429a      	cmp	r2, r3
 80055a8:	bfc8      	it	gt
 80055aa:	461a      	movgt	r2, r3
 80055ac:	dc02      	bgt.n	80055b4 <CovertData+0xd4>
	if(temp  < 0 ) temp = 0;
 80055ae:	2a00      	cmp	r2, #0
 80055b0:	bfb8      	it	lt
 80055b2:	2200      	movlt	r2, #0
	GW_GYRO_Y = Gyro_Y = temp;
 80055b4:	4b3f      	ldr	r3, [pc, #252]	(80056b4 <CovertData+0x1d4>)
 80055b6:	b292      	uxth	r2, r2
 80055b8:	801a      	strh	r2, [r3, #0]
 80055ba:	4b3f      	ldr	r3, [pc, #252]	(80056b8 <CovertData+0x1d8>)
 80055bc:	801a      	strh	r2, [r3, #0]

	// convert data s16 -> u10
	temp = Gyro_Z_raw /64;
	temp = temp * 5 / 4;
 80055be:	b223      	sxth	r3, r4
 80055c0:	f103 023f 	add.w	r2, r3, #63	; 0x3f
 80055c4:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 80055c8:	bf28      	it	cs
 80055ca:	4613      	movcs	r3, r2
 80055cc:	119b      	asrs	r3, r3, #6
 80055ce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80055d2:	1cda      	adds	r2, r3, #3
 80055d4:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 80055d8:	bf28      	it	cs
 80055da:	4613      	movcs	r3, r2
 80055dc:	109b      	asrs	r3, r3, #2
	temp = 512 + temp;
 80055de:	f503 7200 	add.w	r2, r3, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 80055e2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80055e6:	429a      	cmp	r2, r3
 80055e8:	bfc8      	it	gt
 80055ea:	461a      	movgt	r2, r3
 80055ec:	dc02      	bgt.n	80055f4 <CovertData+0x114>
	if(temp  < 0 ) temp = 0;
 80055ee:	2a00      	cmp	r2, #0
 80055f0:	bfb8      	it	lt
 80055f2:	2200      	movlt	r2, #0
	GW_GYRO_Z = Gyro_Z = temp;
 80055f4:	4b31      	ldr	r3, [pc, #196]	(80056bc <CovertData+0x1dc>)
 80055f6:	b292      	uxth	r2, r2
 80055f8:	801a      	strh	r2, [r3, #0]
 80055fa:	4b31      	ldr	r3, [pc, #196]	(80056c0 <CovertData+0x1e0>)
 80055fc:	801a      	strh	r2, [r3, #0]


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
 80055fe:	b22b      	sxth	r3, r5
 8005600:	f103 023f 	add.w	r2, r3, #63	; 0x3f
 8005604:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8005608:	bf28      	it	cs
 800560a:	4613      	movcs	r3, r2
 800560c:	119b      	asrs	r3, r3, #6
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 800560e:	f5c3 7200 	rsb	r2, r3, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8005612:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8005616:	429a      	cmp	r2, r3
 8005618:	bfc8      	it	gt
 800561a:	461a      	movgt	r2, r3
 800561c:	dc02      	bgt.n	8005624 <CovertData+0x144>
	if(temp  < 0 ) temp = 0;
 800561e:	2a00      	cmp	r2, #0
 8005620:	bfb8      	it	lt
 8005622:	2200      	movlt	r2, #0
	GW_ACC_X = ACC_X = temp;
 8005624:	4b27      	ldr	r3, [pc, #156]	(80056c4 <CovertData+0x1e4>)
 8005626:	b292      	uxth	r2, r2
 8005628:	801a      	strh	r2, [r3, #0]
 800562a:	4b27      	ldr	r3, [pc, #156]	(80056c8 <CovertData+0x1e8>)
 800562c:	801a      	strh	r2, [r3, #0]


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
 800562e:	b233      	sxth	r3, r6
 8005630:	f103 023f 	add.w	r2, r3, #63	; 0x3f
 8005634:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8005638:	bf28      	it	cs
 800563a:	4613      	movcs	r3, r2
 800563c:	119b      	asrs	r3, r3, #6
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 800563e:	f5c3 7200 	rsb	r2, r3, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8005642:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8005646:	429a      	cmp	r2, r3
 8005648:	bfc8      	it	gt
 800564a:	461a      	movgt	r2, r3
 800564c:	dc02      	bgt.n	8005654 <CovertData+0x174>
	if(temp  < 0 ) temp = 0;
 800564e:	2a00      	cmp	r2, #0
 8005650:	bfb8      	it	lt
 8005652:	2200      	movlt	r2, #0
	GW_ACC_Y = ACC_Y = temp;
 8005654:	4b1d      	ldr	r3, [pc, #116]	(80056cc <CovertData+0x1ec>)
 8005656:	b292      	uxth	r2, r2
 8005658:	801a      	strh	r2, [r3, #0]
 800565a:	4b1d      	ldr	r3, [pc, #116]	(80056d0 <CovertData+0x1f0>)
 800565c:	801a      	strh	r2, [r3, #0]


	// convert data s16 -> u10
	temp = ACC_Z_raw /64;
 800565e:	b20b      	sxth	r3, r1
 8005660:	f103 023f 	add.w	r2, r3, #63	; 0x3f
 8005664:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8005668:	bf28      	it	cs
 800566a:	4613      	movcs	r3, r2
 800566c:	119b      	asrs	r3, r3, #6
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 800566e:	f503 7300 	add.w	r3, r3, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8005672:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8005676:	4293      	cmp	r3, r2
 8005678:	bfc8      	it	gt
 800567a:	4613      	movgt	r3, r2
 800567c:	dc02      	bgt.n	8005684 <CovertData+0x1a4>
	if(temp  < 0 ) temp = 0;
 800567e:	2b00      	cmp	r3, #0
 8005680:	bfb8      	it	lt
 8005682:	2300      	movlt	r3, #0
	GW_ACC_Z  = ACC_Z = temp;
 8005684:	4a13      	ldr	r2, [pc, #76]	(80056d4 <CovertData+0x1f4>)
 8005686:	b29b      	uxth	r3, r3
 8005688:	8013      	strh	r3, [r2, #0]
 800568a:	4a13      	ldr	r2, [pc, #76]	(80056d8 <CovertData+0x1f8>)
 800568c:	8013      	strh	r3, [r2, #0]
*/




}
 800568e:	bd70      	pop	{r4, r5, r6, pc}
 8005690:	200013fc 	.word	0x200013fc
 8005694:	200013e4 	.word	0x200013e4
 8005698:	200013e6 	.word	0x200013e6
 800569c:	200013e8 	.word	0x200013e8
 80056a0:	200013ea 	.word	0x200013ea
 80056a4:	200013ec 	.word	0x200013ec
 80056a8:	200013ee 	.word	0x200013ee
 80056ac:	200013f0 	.word	0x200013f0
 80056b0:	2000094d 	.word	0x2000094d
 80056b4:	200013f2 	.word	0x200013f2
 80056b8:	2000094b 	.word	0x2000094b
 80056bc:	200013f4 	.word	0x200013f4
 80056c0:	20000949 	.word	0x20000949
 80056c4:	200013f6 	.word	0x200013f6
 80056c8:	2000094f 	.word	0x2000094f
 80056cc:	200013f8 	.word	0x200013f8
 80056d0:	20000951 	.word	0x20000951
 80056d4:	200013fa 	.word	0x200013fa
 80056d8:	20000953 	.word	0x20000953

080056dc <getGyroX>:

u16 getGyroX(void)
{
 80056dc:	4b01      	ldr	r3, [pc, #4]	(80056e4 <getGyroX+0x8>)
 80056de:	8818      	ldrh	r0, [r3, #0]
	return Gyro_X;
}
 80056e0:	4770      	bx	lr
 80056e2:	46c0      	nop			(mov r8, r8)
 80056e4:	200013f0 	.word	0x200013f0

080056e8 <getGyroY>:
u16 getGyroY(void)
{
 80056e8:	4b01      	ldr	r3, [pc, #4]	(80056f0 <getGyroY+0x8>)
 80056ea:	8818      	ldrh	r0, [r3, #0]
	return Gyro_Y;
}
 80056ec:	4770      	bx	lr
 80056ee:	46c0      	nop			(mov r8, r8)
 80056f0:	200013f2 	.word	0x200013f2

080056f4 <getGyroZ>:
u16 getGyroZ(void)
{
 80056f4:	4b01      	ldr	r3, [pc, #4]	(80056fc <getGyroZ+0x8>)
 80056f6:	8818      	ldrh	r0, [r3, #0]
	return Gyro_Z;
}
 80056f8:	4770      	bx	lr
 80056fa:	46c0      	nop			(mov r8, r8)
 80056fc:	200013f4 	.word	0x200013f4

08005700 <getACC_X>:

u16 getACC_X(void)
{
 8005700:	4b01      	ldr	r3, [pc, #4]	(8005708 <getACC_X+0x8>)
 8005702:	8818      	ldrh	r0, [r3, #0]
	return ACC_X;
}
 8005704:	4770      	bx	lr
 8005706:	46c0      	nop			(mov r8, r8)
 8005708:	200013f6 	.word	0x200013f6

0800570c <getACC_Y>:

u16 getACC_Y(void)
{
 800570c:	4b01      	ldr	r3, [pc, #4]	(8005714 <getACC_Y+0x8>)
 800570e:	8818      	ldrh	r0, [r3, #0]
	return ACC_Y;
}
 8005710:	4770      	bx	lr
 8005712:	46c0      	nop			(mov r8, r8)
 8005714:	200013f8 	.word	0x200013f8

08005718 <getACC_Z>:
u16 getACC_Z(void)
{
 8005718:	4b01      	ldr	r3, [pc, #4]	(8005720 <getACC_Z+0x8>)
 800571a:	8818      	ldrh	r0, [r3, #0]
	return ACC_Z;
}
 800571c:	4770      	bx	lr
 800571e:	46c0      	nop			(mov r8, r8)
 8005720:	200013fa 	.word	0x200013fa

08005724 <getGyroX_raw>:




s16 getGyroX_raw(void)
{
 8005724:	4b01      	ldr	r3, [pc, #4]	(800572c <getGyroX_raw+0x8>)
 8005726:	f9b3 0000 	ldrsh.w	r0, [r3]
	return Gyro_X_raw;
}
 800572a:	4770      	bx	lr
 800572c:	200013e4 	.word	0x200013e4

08005730 <getGyroY_raw>:
s16 getGyroY_raw(void)
{
 8005730:	4b01      	ldr	r3, [pc, #4]	(8005738 <getGyroY_raw+0x8>)
 8005732:	f9b3 0000 	ldrsh.w	r0, [r3]
	return Gyro_Y_raw;
}
 8005736:	4770      	bx	lr
 8005738:	200013e6 	.word	0x200013e6

0800573c <getGyroZ_raw>:
s16 getGyroZ_raw(void)
{
 800573c:	4b01      	ldr	r3, [pc, #4]	(8005744 <getGyroZ_raw+0x8>)
 800573e:	f9b3 0000 	ldrsh.w	r0, [r3]
	return Gyro_Z_raw;
}
 8005742:	4770      	bx	lr
 8005744:	200013e8 	.word	0x200013e8

08005748 <getACC_X_raw>:

s16 getACC_X_raw(void)
{
 8005748:	4b01      	ldr	r3, [pc, #4]	(8005750 <getACC_X_raw+0x8>)
 800574a:	f9b3 0000 	ldrsh.w	r0, [r3]
	return ACC_X_raw;
}
 800574e:	4770      	bx	lr
 8005750:	200013ea 	.word	0x200013ea

08005754 <getACC_Y_raw>:

s16 getACC_Y_raw(void)
{
 8005754:	4b01      	ldr	r3, [pc, #4]	(800575c <getACC_Y_raw+0x8>)
 8005756:	f9b3 0000 	ldrsh.w	r0, [r3]
	return ACC_Y_raw;
}
 800575a:	4770      	bx	lr
 800575c:	200013ec 	.word	0x200013ec

08005760 <getACC_Z_raw>:
s16 getACC_Z_raw(void)
{
 8005760:	4b01      	ldr	r3, [pc, #4]	(8005768 <getACC_Z_raw+0x8>)
 8005762:	f9b3 0000 	ldrsh.w	r0, [r3]
	return ACC_Z_raw;
}
 8005766:	4770      	bx	lr
 8005768:	200013ee 	.word	0x200013ee

0800576c <__GYRO_ACC_READ_ISR>:

}


void __GYRO_ACC_READ_ISR(void)
{
 800576c:	b570      	push	{r4, r5, r6, lr}
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
		GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 800576e:	4e3c      	ldr	r6, [pc, #240]	(8005860 <__GYRO_ACC_READ_ISR+0xf4>)
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8005770:	4d3c      	ldr	r5, [pc, #240]	(8005864 <__GYRO_ACC_READ_ISR+0xf8>)

}


void __GYRO_ACC_READ_ISR(void)
{
 8005772:	2400      	movs	r4, #0
	int i;

	//gyro read
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005774:	483c      	ldr	r0, [pc, #240]	(8005868 <__GYRO_ACC_READ_ISR+0xfc>)
 8005776:	2102      	movs	r1, #2
 8005778:	f001 fc88 	bl	800708c <SPI_I2S_GetFlagStatus>
 800577c:	2800      	cmp	r0, #0
 800577e:	d0f9      	beq.n	8005774 <__GYRO_ACC_READ_ISR+0x8>
		GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8005780:	483a      	ldr	r0, [pc, #232]	(800586c <__GYRO_ACC_READ_ISR+0x100>)
 8005782:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005786:	f000 fed9 	bl	800653c <GPIO_ResetBits>

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 800578a:	5d31      	ldrb	r1, [r6, r4]
 800578c:	4836      	ldr	r0, [pc, #216]	(8005868 <__GYRO_ACC_READ_ISR+0xfc>)
 800578e:	f001 fc21 	bl	8006fd4 <SPI_I2S_SendData>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005792:	4835      	ldr	r0, [pc, #212]	(8005868 <__GYRO_ACC_READ_ISR+0xfc>)
 8005794:	2102      	movs	r1, #2
 8005796:	f001 fc79 	bl	800708c <SPI_I2S_GetFlagStatus>
 800579a:	2800      	cmp	r0, #0
 800579c:	d0f9      	beq.n	8005792 <__GYRO_ACC_READ_ISR+0x26>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 800579e:	4832      	ldr	r0, [pc, #200]	(8005868 <__GYRO_ACC_READ_ISR+0xfc>)
 80057a0:	2101      	movs	r1, #1
 80057a2:	f001 fc73 	bl	800708c <SPI_I2S_GetFlagStatus>
 80057a6:	2800      	cmp	r0, #0
 80057a8:	d0f9      	beq.n	800579e <__GYRO_ACC_READ_ISR+0x32>
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80057aa:	482f      	ldr	r0, [pc, #188]	(8005868 <__GYRO_ACC_READ_ISR+0xfc>)
 80057ac:	f001 fc14 	bl	8006fd8 <SPI_I2S_ReceiveData>
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 80057b0:	782b      	ldrb	r3, [r5, #0]
 80057b2:	4a2f      	ldr	r2, [pc, #188]	(8005870 <__GYRO_ACC_READ_ISR+0x104>)
 80057b4:	b2c0      	uxtb	r0, r0
 80057b6:	54d0      	strb	r0, [r2, r3]
 80057b8:	3301      	adds	r3, #1
		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80057ba:	4a2e      	ldr	r2, [pc, #184]	(8005874 <__GYRO_ACC_READ_ISR+0x108>)
 80057bc:	3401      	adds	r4, #1
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	702b      	strb	r3, [r5, #0]
		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80057c2:	fb84 2302 	smull	r2, r3, r4, r2
 80057c6:	eba3 73e4 	sub.w	r3, r3, r4, asr #31
 80057ca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80057ce:	429c      	cmp	r4, r3
 80057d0:	d104      	bne.n	80057dc <__GYRO_ACC_READ_ISR+0x70>
 80057d2:	4826      	ldr	r0, [pc, #152]	(800586c <__GYRO_ACC_READ_ISR+0x100>)
 80057d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057d8:	f000 feae 	bl	8006538 <GPIO_SetBits>
{

	int i;

	//gyro read
	for(i=0;i<9;i++)
 80057dc:	2c09      	cmp	r4, #9
 80057de:	d1c9      	bne.n	8005774 <__GYRO_ACC_READ_ISR+0x8>
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
		GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 80057e0:	4e1f      	ldr	r6, [pc, #124]	(8005860 <__GYRO_ACC_READ_ISR+0xf4>)
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 80057e2:	4d20      	ldr	r5, [pc, #128]	(8005864 <__GYRO_ACC_READ_ISR+0xf8>)
{

	int i;

	//gyro read
	for(i=0;i<9;i++)
 80057e4:	2400      	movs	r4, #0


	//acc read
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80057e6:	4820      	ldr	r0, [pc, #128]	(8005868 <__GYRO_ACC_READ_ISR+0xfc>)
 80057e8:	2102      	movs	r1, #2
 80057ea:	f001 fc4f 	bl	800708c <SPI_I2S_GetFlagStatus>
 80057ee:	2800      	cmp	r0, #0
 80057f0:	d0f9      	beq.n	80057e6 <__GYRO_ACC_READ_ISR+0x7a>
		GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80057f2:	481e      	ldr	r0, [pc, #120]	(800586c <__GYRO_ACC_READ_ISR+0x100>)
 80057f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80057f8:	f000 fea0 	bl	800653c <GPIO_ResetBits>

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 80057fc:	5d31      	ldrb	r1, [r6, r4]
 80057fe:	481a      	ldr	r0, [pc, #104]	(8005868 <__GYRO_ACC_READ_ISR+0xfc>)
 8005800:	f001 fbe8 	bl	8006fd4 <SPI_I2S_SendData>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005804:	4818      	ldr	r0, [pc, #96]	(8005868 <__GYRO_ACC_READ_ISR+0xfc>)
 8005806:	2102      	movs	r1, #2
 8005808:	f001 fc40 	bl	800708c <SPI_I2S_GetFlagStatus>
 800580c:	2800      	cmp	r0, #0
 800580e:	d0f9      	beq.n	8005804 <__GYRO_ACC_READ_ISR+0x98>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005810:	4815      	ldr	r0, [pc, #84]	(8005868 <__GYRO_ACC_READ_ISR+0xfc>)
 8005812:	2101      	movs	r1, #1
 8005814:	f001 fc3a 	bl	800708c <SPI_I2S_GetFlagStatus>
 8005818:	2800      	cmp	r0, #0
 800581a:	d0f9      	beq.n	8005810 <__GYRO_ACC_READ_ISR+0xa4>
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 800581c:	4812      	ldr	r0, [pc, #72]	(8005868 <__GYRO_ACC_READ_ISR+0xfc>)
 800581e:	f001 fbdb 	bl	8006fd8 <SPI_I2S_ReceiveData>
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8005822:	782b      	ldrb	r3, [r5, #0]
 8005824:	4a12      	ldr	r2, [pc, #72]	(8005870 <__GYRO_ACC_READ_ISR+0x104>)
 8005826:	b2c0      	uxtb	r0, r0
 8005828:	54d0      	strb	r0, [r2, r3]
 800582a:	3301      	adds	r3, #1
		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800582c:	4a11      	ldr	r2, [pc, #68]	(8005874 <__GYRO_ACC_READ_ISR+0x108>)
 800582e:	3401      	adds	r4, #1
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8005830:	b2db      	uxtb	r3, r3
 8005832:	702b      	strb	r3, [r5, #0]
		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8005834:	fb84 2302 	smull	r2, r3, r4, r2
 8005838:	eba3 73e4 	sub.w	r3, r3, r4, asr #31
 800583c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005840:	429c      	cmp	r4, r3
 8005842:	d104      	bne.n	800584e <__GYRO_ACC_READ_ISR+0xe2>
 8005844:	4809      	ldr	r0, [pc, #36]	(800586c <__GYRO_ACC_READ_ISR+0x100>)
 8005846:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800584a:	f000 fe75 	bl	8006538 <GPIO_SetBits>
	}
	//GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);


	//acc read
	for(i=0;i<9;i++)
 800584e:	2c09      	cmp	r4, #9
 8005850:	d1c9      	bne.n	80057e6 <__GYRO_ACC_READ_ISR+0x7a>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
	}
	//GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	CovertData();
 8005852:	f7ff fe45 	bl	80054e0 <CovertData>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8005856:	4b03      	ldr	r3, [pc, #12]	(8005864 <__GYRO_ACC_READ_ISR+0xf8>)
 8005858:	2200      	movs	r2, #0
 800585a:	701a      	strb	r2, [r3, #0]

	CovertData();
	Clear_SPI_Data();


}
 800585c:	bd70      	pop	{r4, r5, r6, pc}
 800585e:	46c0      	nop			(mov r8, r8)
 8005860:	200002e8 	.word	0x200002e8
 8005864:	200013e0 	.word	0x200013e0
 8005868:	40003800 	.word	0x40003800
 800586c:	40011000 	.word	0x40011000
 8005870:	200013fc 	.word	0x200013fc
 8005874:	55555556 	.word	0x55555556

08005878 <ACC_Configuration>:

}


void ACC_Configuration(void)
{
 8005878:	b510      	push	{r4, lr}

	// write 0x202F
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800587a:	4847      	ldr	r0, [pc, #284]	(8005998 <ACC_Configuration+0x120>)
 800587c:	2102      	movs	r1, #2
 800587e:	f001 fc05 	bl	800708c <SPI_I2S_GetFlagStatus>
 8005882:	2800      	cmp	r0, #0
 8005884:	d0f9      	beq.n	800587a <ACC_Configuration+0x2>
	GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8005886:	4845      	ldr	r0, [pc, #276]	(800599c <ACC_Configuration+0x124>)
 8005888:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800588c:	f000 fe56 	bl	800653c <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8005890:	4841      	ldr	r0, [pc, #260]	(8005998 <ACC_Configuration+0x120>)
 8005892:	2120      	movs	r1, #32
 8005894:	f001 fb9e 	bl	8006fd4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005898:	483f      	ldr	r0, [pc, #252]	(8005998 <ACC_Configuration+0x120>)
 800589a:	2102      	movs	r1, #2
 800589c:	f001 fbf6 	bl	800708c <SPI_I2S_GetFlagStatus>
 80058a0:	2800      	cmp	r0, #0
 80058a2:	d0f9      	beq.n	8005898 <ACC_Configuration+0x20>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80058a4:	483c      	ldr	r0, [pc, #240]	(8005998 <ACC_Configuration+0x120>)
 80058a6:	2101      	movs	r1, #1
 80058a8:	f001 fbf0 	bl	800708c <SPI_I2S_GetFlagStatus>
 80058ac:	2800      	cmp	r0, #0
 80058ae:	d0f9      	beq.n	80058a4 <ACC_Configuration+0x2c>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80058b0:	4839      	ldr	r0, [pc, #228]	(8005998 <ACC_Configuration+0x120>)
 80058b2:	f001 fb91 	bl	8006fd8 <SPI_I2S_ReceiveData>
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 80058b6:	493a      	ldr	r1, [pc, #232]	(80059a0 <ACC_Configuration+0x128>)
 80058b8:	4a3a      	ldr	r2, [pc, #232]	(80059a4 <ACC_Configuration+0x12c>)
 80058ba:	780b      	ldrb	r3, [r1, #0]
 80058bc:	b2c0      	uxtb	r0, r0
 80058be:	54d0      	strb	r0, [r2, r3]
 80058c0:	3301      	adds	r3, #1
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	700b      	strb	r3, [r1, #0]
	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

	SPI_I2S_SendData(SPI2,0x3F);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80058c6:	4834      	ldr	r0, [pc, #208]	(8005998 <ACC_Configuration+0x120>)
 80058c8:	213f      	movs	r1, #63
 80058ca:	f001 fb83 	bl	8006fd4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80058ce:	4832      	ldr	r0, [pc, #200]	(8005998 <ACC_Configuration+0x120>)
 80058d0:	2102      	movs	r1, #2
 80058d2:	f001 fbdb 	bl	800708c <SPI_I2S_GetFlagStatus>
 80058d6:	2800      	cmp	r0, #0
 80058d8:	d0f9      	beq.n	80058ce <ACC_Configuration+0x56>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80058da:	482f      	ldr	r0, [pc, #188]	(8005998 <ACC_Configuration+0x120>)
 80058dc:	2101      	movs	r1, #1
 80058de:	f001 fbd5 	bl	800708c <SPI_I2S_GetFlagStatus>
 80058e2:	2800      	cmp	r0, #0
 80058e4:	d0f9      	beq.n	80058da <ACC_Configuration+0x62>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80058e6:	482c      	ldr	r0, [pc, #176]	(8005998 <ACC_Configuration+0x120>)
 80058e8:	f001 fb76 	bl	8006fd8 <SPI_I2S_ReceiveData>
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 80058ec:	492c      	ldr	r1, [pc, #176]	(80059a0 <ACC_Configuration+0x128>)
 80058ee:	4a2d      	ldr	r2, [pc, #180]	(80059a4 <ACC_Configuration+0x12c>)
 80058f0:	780b      	ldrb	r3, [r1, #0]
 80058f2:	b2c0      	uxtb	r0, r0
 80058f4:	54d0      	strb	r0, [r2, r3]
 80058f6:	3301      	adds	r3, #1
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	700b      	strb	r3, [r1, #0]
	SPI_I2S_SendData(SPI2,0x3F);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80058fc:	4827      	ldr	r0, [pc, #156]	(800599c <ACC_Configuration+0x124>)
 80058fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005902:	f000 fe19 	bl	8006538 <GPIO_SetBits>




	//write 0x2310
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005906:	4824      	ldr	r0, [pc, #144]	(8005998 <ACC_Configuration+0x120>)
 8005908:	2102      	movs	r1, #2
 800590a:	f001 fbbf 	bl	800708c <SPI_I2S_GetFlagStatus>
 800590e:	2800      	cmp	r0, #0
 8005910:	d0f9      	beq.n	8005906 <ACC_Configuration+0x8e>
	GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8005912:	4822      	ldr	r0, [pc, #136]	(800599c <ACC_Configuration+0x124>)
 8005914:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005918:	f000 fe10 	bl	800653c <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 800591c:	481e      	ldr	r0, [pc, #120]	(8005998 <ACC_Configuration+0x120>)
 800591e:	2123      	movs	r1, #35
 8005920:	f001 fb58 	bl	8006fd4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005924:	481c      	ldr	r0, [pc, #112]	(8005998 <ACC_Configuration+0x120>)
 8005926:	2102      	movs	r1, #2
 8005928:	f001 fbb0 	bl	800708c <SPI_I2S_GetFlagStatus>
 800592c:	2800      	cmp	r0, #0
 800592e:	d0f9      	beq.n	8005924 <ACC_Configuration+0xac>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005930:	4819      	ldr	r0, [pc, #100]	(8005998 <ACC_Configuration+0x120>)
 8005932:	2101      	movs	r1, #1
 8005934:	f001 fbaa 	bl	800708c <SPI_I2S_GetFlagStatus>
 8005938:	2800      	cmp	r0, #0
 800593a:	d0f9      	beq.n	8005930 <ACC_Configuration+0xb8>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 800593c:	4816      	ldr	r0, [pc, #88]	(8005998 <ACC_Configuration+0x120>)
 800593e:	f001 fb4b 	bl	8006fd8 <SPI_I2S_ReceiveData>
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8005942:	4917      	ldr	r1, [pc, #92]	(80059a0 <ACC_Configuration+0x128>)
 8005944:	4a17      	ldr	r2, [pc, #92]	(80059a4 <ACC_Configuration+0x12c>)
 8005946:	780b      	ldrb	r3, [r1, #0]
 8005948:	b2c0      	uxtb	r0, r0
 800594a:	54d0      	strb	r0, [r2, r3]
 800594c:	3301      	adds	r3, #1
 800594e:	b2db      	uxtb	r3, r3
 8005950:	700b      	strb	r3, [r1, #0]
	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

	SPI_I2S_SendData(SPI2,0x10);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8005952:	4811      	ldr	r0, [pc, #68]	(8005998 <ACC_Configuration+0x120>)
 8005954:	2110      	movs	r1, #16
 8005956:	f001 fb3d 	bl	8006fd4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800595a:	480f      	ldr	r0, [pc, #60]	(8005998 <ACC_Configuration+0x120>)
 800595c:	2102      	movs	r1, #2
 800595e:	f001 fb95 	bl	800708c <SPI_I2S_GetFlagStatus>
 8005962:	2800      	cmp	r0, #0
 8005964:	d0f9      	beq.n	800595a <ACC_Configuration+0xe2>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005966:	480c      	ldr	r0, [pc, #48]	(8005998 <ACC_Configuration+0x120>)
 8005968:	2101      	movs	r1, #1
 800596a:	f001 fb8f 	bl	800708c <SPI_I2S_GetFlagStatus>
 800596e:	2800      	cmp	r0, #0
 8005970:	d0f9      	beq.n	8005966 <ACC_Configuration+0xee>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8005972:	4809      	ldr	r0, [pc, #36]	(8005998 <ACC_Configuration+0x120>)
 8005974:	f001 fb30 	bl	8006fd8 <SPI_I2S_ReceiveData>
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8005978:	4c09      	ldr	r4, [pc, #36]	(80059a0 <ACC_Configuration+0x128>)
 800597a:	4a0a      	ldr	r2, [pc, #40]	(80059a4 <ACC_Configuration+0x12c>)
 800597c:	7823      	ldrb	r3, [r4, #0]
 800597e:	b2c0      	uxtb	r0, r0
 8005980:	54d0      	strb	r0, [r2, r3]
 8005982:	3301      	adds	r3, #1
 8005984:	b2db      	uxtb	r3, r3
	SPI_I2S_SendData(SPI2,0x10);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8005986:	4805      	ldr	r0, [pc, #20]	(800599c <ACC_Configuration+0x124>)
 8005988:	f44f 6180 	mov.w	r1, #1024	; 0x400
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 800598c:	7023      	strb	r3, [r4, #0]
	SPI_I2S_SendData(SPI2,0x10);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800598e:	f000 fdd3 	bl	8006538 <GPIO_SetBits>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8005992:	2300      	movs	r3, #0
 8005994:	7023      	strb	r3, [r4, #0]
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	Clear_SPI_Data();


}
 8005996:	bd10      	pop	{r4, pc}
 8005998:	40003800 	.word	0x40003800
 800599c:	40011000 	.word	0x40011000
 80059a0:	200013e0 	.word	0x200013e0
 80059a4:	200013fc 	.word	0x200013fc

080059a8 <Gyro_Configuration>:
	return ACC_Z_raw;
}


void Gyro_Configuration(void)
{
 80059a8:	b510      	push	{r4, lr}


	// write 0x20FF
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80059aa:	4847      	ldr	r0, [pc, #284]	(8005ac8 <Gyro_Configuration+0x120>)
 80059ac:	2102      	movs	r1, #2
 80059ae:	f001 fb6d 	bl	800708c <SPI_I2S_GetFlagStatus>
 80059b2:	2800      	cmp	r0, #0
 80059b4:	d0f9      	beq.n	80059aa <Gyro_Configuration+0x2>
	GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80059b6:	4845      	ldr	r0, [pc, #276]	(8005acc <Gyro_Configuration+0x124>)
 80059b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80059bc:	f000 fdbe 	bl	800653c <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80059c0:	4841      	ldr	r0, [pc, #260]	(8005ac8 <Gyro_Configuration+0x120>)
 80059c2:	2120      	movs	r1, #32
 80059c4:	f001 fb06 	bl	8006fd4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80059c8:	483f      	ldr	r0, [pc, #252]	(8005ac8 <Gyro_Configuration+0x120>)
 80059ca:	2102      	movs	r1, #2
 80059cc:	f001 fb5e 	bl	800708c <SPI_I2S_GetFlagStatus>
 80059d0:	2800      	cmp	r0, #0
 80059d2:	d0f9      	beq.n	80059c8 <Gyro_Configuration+0x20>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80059d4:	483c      	ldr	r0, [pc, #240]	(8005ac8 <Gyro_Configuration+0x120>)
 80059d6:	2101      	movs	r1, #1
 80059d8:	f001 fb58 	bl	800708c <SPI_I2S_GetFlagStatus>
 80059dc:	2800      	cmp	r0, #0
 80059de:	d0f9      	beq.n	80059d4 <Gyro_Configuration+0x2c>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80059e0:	4839      	ldr	r0, [pc, #228]	(8005ac8 <Gyro_Configuration+0x120>)
 80059e2:	f001 faf9 	bl	8006fd8 <SPI_I2S_ReceiveData>
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 80059e6:	493a      	ldr	r1, [pc, #232]	(8005ad0 <Gyro_Configuration+0x128>)
 80059e8:	4a3a      	ldr	r2, [pc, #232]	(8005ad4 <Gyro_Configuration+0x12c>)
 80059ea:	780b      	ldrb	r3, [r1, #0]
 80059ec:	b2c0      	uxtb	r0, r0
 80059ee:	54d0      	strb	r0, [r2, r3]
 80059f0:	3301      	adds	r3, #1
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	700b      	strb	r3, [r1, #0]
	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

	SPI_I2S_SendData(SPI2,0xFF);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80059f6:	4834      	ldr	r0, [pc, #208]	(8005ac8 <Gyro_Configuration+0x120>)
 80059f8:	21ff      	movs	r1, #255
 80059fa:	f001 faeb 	bl	8006fd4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80059fe:	4832      	ldr	r0, [pc, #200]	(8005ac8 <Gyro_Configuration+0x120>)
 8005a00:	2102      	movs	r1, #2
 8005a02:	f001 fb43 	bl	800708c <SPI_I2S_GetFlagStatus>
 8005a06:	2800      	cmp	r0, #0
 8005a08:	d0f9      	beq.n	80059fe <Gyro_Configuration+0x56>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005a0a:	482f      	ldr	r0, [pc, #188]	(8005ac8 <Gyro_Configuration+0x120>)
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	f001 fb3d 	bl	800708c <SPI_I2S_GetFlagStatus>
 8005a12:	2800      	cmp	r0, #0
 8005a14:	d0f9      	beq.n	8005a0a <Gyro_Configuration+0x62>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8005a16:	482c      	ldr	r0, [pc, #176]	(8005ac8 <Gyro_Configuration+0x120>)
 8005a18:	f001 fade 	bl	8006fd8 <SPI_I2S_ReceiveData>
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8005a1c:	492c      	ldr	r1, [pc, #176]	(8005ad0 <Gyro_Configuration+0x128>)
 8005a1e:	4a2d      	ldr	r2, [pc, #180]	(8005ad4 <Gyro_Configuration+0x12c>)
 8005a20:	780b      	ldrb	r3, [r1, #0]
 8005a22:	b2c0      	uxtb	r0, r0
 8005a24:	54d0      	strb	r0, [r2, r3]
 8005a26:	3301      	adds	r3, #1
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	700b      	strb	r3, [r1, #0]
	SPI_I2S_SendData(SPI2,0xFF);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8005a2c:	4827      	ldr	r0, [pc, #156]	(8005acc <Gyro_Configuration+0x124>)
 8005a2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005a32:	f000 fd81 	bl	8006538 <GPIO_SetBits>


	//write 0x2310
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005a36:	4824      	ldr	r0, [pc, #144]	(8005ac8 <Gyro_Configuration+0x120>)
 8005a38:	2102      	movs	r1, #2
 8005a3a:	f001 fb27 	bl	800708c <SPI_I2S_GetFlagStatus>
 8005a3e:	2800      	cmp	r0, #0
 8005a40:	d0f9      	beq.n	8005a36 <Gyro_Configuration+0x8e>
	GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8005a42:	4822      	ldr	r0, [pc, #136]	(8005acc <Gyro_Configuration+0x124>)
 8005a44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005a48:	f000 fd78 	bl	800653c <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8005a4c:	481e      	ldr	r0, [pc, #120]	(8005ac8 <Gyro_Configuration+0x120>)
 8005a4e:	2123      	movs	r1, #35
 8005a50:	f001 fac0 	bl	8006fd4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005a54:	481c      	ldr	r0, [pc, #112]	(8005ac8 <Gyro_Configuration+0x120>)
 8005a56:	2102      	movs	r1, #2
 8005a58:	f001 fb18 	bl	800708c <SPI_I2S_GetFlagStatus>
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	d0f9      	beq.n	8005a54 <Gyro_Configuration+0xac>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005a60:	4819      	ldr	r0, [pc, #100]	(8005ac8 <Gyro_Configuration+0x120>)
 8005a62:	2101      	movs	r1, #1
 8005a64:	f001 fb12 	bl	800708c <SPI_I2S_GetFlagStatus>
 8005a68:	2800      	cmp	r0, #0
 8005a6a:	d0f9      	beq.n	8005a60 <Gyro_Configuration+0xb8>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8005a6c:	4816      	ldr	r0, [pc, #88]	(8005ac8 <Gyro_Configuration+0x120>)
 8005a6e:	f001 fab3 	bl	8006fd8 <SPI_I2S_ReceiveData>
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8005a72:	4917      	ldr	r1, [pc, #92]	(8005ad0 <Gyro_Configuration+0x128>)
 8005a74:	4a17      	ldr	r2, [pc, #92]	(8005ad4 <Gyro_Configuration+0x12c>)
 8005a76:	780b      	ldrb	r3, [r1, #0]
 8005a78:	b2c0      	uxtb	r0, r0
 8005a7a:	54d0      	strb	r0, [r2, r3]
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	700b      	strb	r3, [r1, #0]
	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8005a82:	4811      	ldr	r0, [pc, #68]	(8005ac8 <Gyro_Configuration+0x120>)
 8005a84:	2120      	movs	r1, #32
 8005a86:	f001 faa5 	bl	8006fd4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8005a8a:	480f      	ldr	r0, [pc, #60]	(8005ac8 <Gyro_Configuration+0x120>)
 8005a8c:	2102      	movs	r1, #2
 8005a8e:	f001 fafd 	bl	800708c <SPI_I2S_GetFlagStatus>
 8005a92:	2800      	cmp	r0, #0
 8005a94:	d0f9      	beq.n	8005a8a <Gyro_Configuration+0xe2>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8005a96:	480c      	ldr	r0, [pc, #48]	(8005ac8 <Gyro_Configuration+0x120>)
 8005a98:	2101      	movs	r1, #1
 8005a9a:	f001 faf7 	bl	800708c <SPI_I2S_GetFlagStatus>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	d0f9      	beq.n	8005a96 <Gyro_Configuration+0xee>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8005aa2:	4809      	ldr	r0, [pc, #36]	(8005ac8 <Gyro_Configuration+0x120>)
 8005aa4:	f001 fa98 	bl	8006fd8 <SPI_I2S_ReceiveData>
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8005aa8:	4c09      	ldr	r4, [pc, #36]	(8005ad0 <Gyro_Configuration+0x128>)
 8005aaa:	4a0a      	ldr	r2, [pc, #40]	(8005ad4 <Gyro_Configuration+0x12c>)
 8005aac:	7823      	ldrb	r3, [r4, #0]
 8005aae:	b2c0      	uxtb	r0, r0
 8005ab0:	54d0      	strb	r0, [r2, r3]
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	b2db      	uxtb	r3, r3
	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8005ab6:	4805      	ldr	r0, [pc, #20]	(8005acc <Gyro_Configuration+0x124>)
 8005ab8:	f44f 6100 	mov.w	r1, #2048	; 0x800
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8005abc:	7023      	strb	r3, [r4, #0]
	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8005abe:	f000 fd3b 	bl	8006538 <GPIO_SetBits>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	7023      	strb	r3, [r4, #0]

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);

	Clear_SPI_Data();

}
 8005ac6:	bd10      	pop	{r4, pc}
 8005ac8:	40003800 	.word	0x40003800
 8005acc:	40011000 	.word	0x40011000
 8005ad0:	200013e0 	.word	0x200013e0
 8005ad4:	200013fc 	.word	0x200013fc

08005ad8 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8005ad8:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 8005ada:	680a      	ldr	r2, [r1, #0]
 8005adc:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8005ae0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	790a      	ldrb	r2, [r1, #4]
 8005ae8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8005aec:	6043      	str	r3, [r0, #4]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8005aee:	68cb      	ldr	r3, [r1, #12]
 8005af0:	688a      	ldr	r2, [r1, #8]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8005af2:	f8d0 c008 	ldr.w	ip, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8005af6:	431a      	orrs	r2, r3
 8005af8:	4b08      	ldr	r3, [pc, #32]	(8005b1c <ADC_Init+0x44>)
 8005afa:	ea0c 0303 	and.w	r3, ip, r3
 8005afe:	431a      	orrs	r2, r3
 8005b00:	794b      	ldrb	r3, [r1, #5]
 8005b02:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8005b06:	6082      	str	r2, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8005b08:	7c0b      	ldrb	r3, [r1, #16]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8005b0a:	6ac2      	ldr	r2, [r0, #44]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8005b0c:	3b01      	subs	r3, #1

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8005b0e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8005b18:	62c2      	str	r2, [r0, #44]
}
 8005b1a:	4770      	bx	lr
 8005b1c:	fff1f7fd 	.word	0xfff1f7fd

08005b20 <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8005b20:	2300      	movs	r3, #0
 8005b22:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8005b24:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8005b26:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8005b28:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8005b2a:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	7403      	strb	r3, [r0, #16]
}
 8005b30:	4770      	bx	lr
 8005b32:	46c0      	nop			(mov r8, r8)

08005b34 <ADC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005b34:	b119      	cbz	r1, 8005b3e <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8005b36:	6883      	ldr	r3, [r0, #8]
 8005b38:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005b3c:	e002      	b.n	8005b44 <ADC_Cmd+0x10>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8005b3e:	6883      	ldr	r3, [r0, #8]
 8005b40:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005b44:	6083      	str	r3, [r0, #8]
  }
}
 8005b46:	4770      	bx	lr

08005b48 <ADC_DMACmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005b48:	b119      	cbz	r1, 8005b52 <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8005b4a:	6883      	ldr	r3, [r0, #8]
 8005b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b50:	e002      	b.n	8005b58 <ADC_DMACmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8005b52:	6883      	ldr	r3, [r0, #8]
 8005b54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b58:	6083      	str	r3, [r0, #8]
  }
}
 8005b5a:	4770      	bx	lr

08005b5c <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 8005b5c:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
 8005b5e:	b11a      	cbz	r2, 8005b68 <ADC_ITConfig+0xc>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8005b60:	6843      	ldr	r3, [r0, #4]
 8005b62:	ea41 0303 	orr.w	r3, r1, r3
 8005b66:	e002      	b.n	8005b6e <ADC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8005b68:	6843      	ldr	r3, [r0, #4]
 8005b6a:	ea23 0301 	bic.w	r3, r3, r1
 8005b6e:	6043      	str	r3, [r0, #4]
  }
}
 8005b70:	4770      	bx	lr
 8005b72:	46c0      	nop			(mov r8, r8)

08005b74 <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8005b74:	6883      	ldr	r3, [r0, #8]
 8005b76:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8005b7a:	6083      	str	r3, [r0, #8]
}
 8005b7c:	4770      	bx	lr
 8005b7e:	46c0      	nop			(mov r8, r8)

08005b80 <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 8005b80:	6880      	ldr	r0, [r0, #8]
 8005b82:	08c0      	lsrs	r0, r0, #3
 8005b84:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8005b88:	4770      	bx	lr
 8005b8a:	46c0      	nop			(mov r8, r8)

08005b8c <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8005b8c:	6883      	ldr	r3, [r0, #8]
 8005b8e:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005b92:	6083      	str	r3, [r0, #8]
}
 8005b94:	4770      	bx	lr
 8005b96:	46c0      	nop			(mov r8, r8)

08005b98 <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8005b98:	6880      	ldr	r0, [r0, #8]
 8005b9a:	0880      	lsrs	r0, r0, #2
 8005b9c:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8005ba0:	4770      	bx	lr
 8005ba2:	46c0      	nop			(mov r8, r8)

08005ba4 <ADC_SoftwareStartConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005ba4:	b119      	cbz	r1, 8005bae <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8005ba6:	6883      	ldr	r3, [r0, #8]
 8005ba8:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8005bac:	e002      	b.n	8005bb4 <ADC_SoftwareStartConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8005bae:	6883      	ldr	r3, [r0, #8]
 8005bb0:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8005bb4:	6083      	str	r3, [r0, #8]
  }
}
 8005bb6:	4770      	bx	lr

08005bb8 <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 8005bb8:	6880      	ldr	r0, [r0, #8]
 8005bba:	0d80      	lsrs	r0, r0, #22
 8005bbc:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8005bc0:	4770      	bx	lr
 8005bc2:	46c0      	nop			(mov r8, r8)

08005bc4 <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8005bc4:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8005bc6:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8005bc8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8005bcc:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8005bd0:	6043      	str	r3, [r0, #4]
}
 8005bd2:	4770      	bx	lr

08005bd4 <ADC_DiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005bd4:	b119      	cbz	r1, 8005bde <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8005bd6:	6843      	ldr	r3, [r0, #4]
 8005bd8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005bdc:	e002      	b.n	8005be4 <ADC_DiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8005bde:	6843      	ldr	r3, [r0, #4]
 8005be0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005be4:	6043      	str	r3, [r0, #4]
  }
}
 8005be6:	4770      	bx	lr

08005be8 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8005be8:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8005bea:	b530      	push	{r4, r5, lr}
 8005bec:	4694      	mov	ip, r2
 8005bee:	460c      	mov	r4, r1
 8005bf0:	461d      	mov	r5, r3
 8005bf2:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8005bf6:	d90b      	bls.n	8005c10 <ADC_RegularChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8005bf8:	1912      	adds	r2, r2, r4
 8005bfa:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8005bfc:	2307      	movs	r3, #7
 8005bfe:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8005c00:	fa15 f202 	lsls.w	r2, r5, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8005c04:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8005c06:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8005c0a:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8005c0c:	60c1      	str	r1, [r0, #12]
 8005c0e:	e009      	b.n	8005c24 <ADC_RegularChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8005c10:	1912      	adds	r2, r2, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8005c12:	2307      	movs	r3, #7
 8005c14:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8005c16:	fa15 f202 	lsls.w	r2, r5, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8005c1a:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8005c1c:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8005c20:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8005c22:	6101      	str	r1, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8005c24:	f1bc 0f06 	cmp.w	ip, #6	; 0x6
 8005c28:	d80c      	bhi.n	8005c44 <ADC_RegularChannelConfig+0x5c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8005c2a:	eb0c 028c 	add.w	r2, ip, ip, lsl #2
 8005c2e:	3a05      	subs	r2, #5
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8005c30:	231f      	movs	r3, #31
 8005c32:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8005c34:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8005c38:	6b41      	ldr	r1, [r0, #52]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8005c3a:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8005c3e:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8005c40:	6341      	str	r1, [r0, #52]
 8005c42:	e01b      	b.n	8005c7c <ADC_RegularChannelConfig+0x94>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8005c44:	f1bc 0f0c 	cmp.w	ip, #12	; 0xc
 8005c48:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8005c4c:	d80b      	bhi.n	8005c66 <ADC_RegularChannelConfig+0x7e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8005c4e:	4462      	add	r2, ip
 8005c50:	3a23      	subs	r2, #35
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8005c52:	231f      	movs	r3, #31
 8005c54:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8005c56:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8005c5a:	6b01      	ldr	r1, [r0, #48]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8005c5c:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8005c60:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8005c62:	6301      	str	r1, [r0, #48]
 8005c64:	e00a      	b.n	8005c7c <ADC_RegularChannelConfig+0x94>
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8005c66:	4462      	add	r2, ip
 8005c68:	3a41      	subs	r2, #65
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8005c6a:	231f      	movs	r3, #31
 8005c6c:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8005c6e:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8005c72:	6ac1      	ldr	r1, [r0, #44]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8005c74:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8005c78:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8005c7a:	62c1      	str	r1, [r0, #44]
  }
}
 8005c7c:	bd30      	pop	{r4, r5, pc}
 8005c7e:	46c0      	nop			(mov r8, r8)

08005c80 <ADC_ExternalTrigConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005c80:	b119      	cbz	r1, 8005c8a <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8005c82:	6883      	ldr	r3, [r0, #8]
 8005c84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c88:	e002      	b.n	8005c90 <ADC_ExternalTrigConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8005c8a:	6883      	ldr	r3, [r0, #8]
 8005c8c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005c90:	6083      	str	r3, [r0, #8]
  }
}
 8005c92:	4770      	bx	lr

08005c94 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8005c94:	6cc0      	ldr	r0, [r0, #76]
 8005c96:	b280      	uxth	r0, r0
}
 8005c98:	4770      	bx	lr
 8005c9a:	46c0      	nop			(mov r8, r8)

08005c9c <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8005c9c:	4b01      	ldr	r3, [pc, #4]	(8005ca4 <ADC_GetDualModeConversionValue+0x8>)
 8005c9e:	6818      	ldr	r0, [r3, #0]
}
 8005ca0:	4770      	bx	lr
 8005ca2:	46c0      	nop			(mov r8, r8)
 8005ca4:	4001244c 	.word	0x4001244c

08005ca8 <ADC_AutoInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005ca8:	b119      	cbz	r1, 8005cb2 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8005caa:	6843      	ldr	r3, [r0, #4]
 8005cac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005cb0:	e002      	b.n	8005cb8 <ADC_AutoInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8005cb2:	6843      	ldr	r3, [r0, #4]
 8005cb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005cb8:	6043      	str	r3, [r0, #4]
  }
}
 8005cba:	4770      	bx	lr

08005cbc <ADC_InjectedDiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005cbc:	b119      	cbz	r1, 8005cc6 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8005cbe:	6843      	ldr	r3, [r0, #4]
 8005cc0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005cc4:	e002      	b.n	8005ccc <ADC_InjectedDiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8005cc6:	6843      	ldr	r3, [r0, #4]
 8005cc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ccc:	6043      	str	r3, [r0, #4]
  }
}
 8005cce:	4770      	bx	lr

08005cd0 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8005cd0:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8005cd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8005cd6:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8005cd8:	6081      	str	r1, [r0, #8]
}
 8005cda:	4770      	bx	lr

08005cdc <ADC_ExternalTrigInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005cdc:	b119      	cbz	r1, 8005ce6 <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8005cde:	6883      	ldr	r3, [r0, #8]
 8005ce0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ce4:	e002      	b.n	8005cec <ADC_ExternalTrigInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8005ce6:	6883      	ldr	r3, [r0, #8]
 8005ce8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005cec:	6083      	str	r3, [r0, #8]
  }
}
 8005cee:	4770      	bx	lr

08005cf0 <ADC_SoftwareStartInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005cf0:	b119      	cbz	r1, 8005cfa <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8005cf2:	6883      	ldr	r3, [r0, #8]
 8005cf4:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8005cf8:	e002      	b.n	8005d00 <ADC_SoftwareStartInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8005cfa:	6883      	ldr	r3, [r0, #8]
 8005cfc:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8005d00:	6083      	str	r3, [r0, #8]
  }
}
 8005d02:	4770      	bx	lr

08005d04 <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8005d04:	6880      	ldr	r0, [r0, #8]
 8005d06:	0d40      	lsrs	r0, r0, #21
 8005d08:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8005d0c:	4770      	bx	lr
 8005d0e:	46c0      	nop			(mov r8, r8)

08005d10 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8005d10:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8005d12:	b530      	push	{r4, r5, lr}
 8005d14:	468c      	mov	ip, r1
 8005d16:	4615      	mov	r5, r2
 8005d18:	461c      	mov	r4, r3
 8005d1a:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8005d1e:	d90b      	bls.n	8005d38 <ADC_InjectedChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8005d20:	4462      	add	r2, ip
 8005d22:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8005d24:	2307      	movs	r3, #7
 8005d26:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8005d28:	fa14 f202 	lsls.w	r2, r4, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8005d2c:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8005d2e:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8005d32:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8005d34:	60c1      	str	r1, [r0, #12]
 8005d36:	e009      	b.n	8005d4c <ADC_InjectedChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8005d38:	4462      	add	r2, ip
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8005d3a:	2307      	movs	r3, #7
 8005d3c:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8005d3e:	fa14 f202 	lsls.w	r2, r4, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8005d42:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8005d44:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8005d48:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8005d4a:	6101      	str	r1, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8005d4c:	6b83      	ldr	r3, [r0, #56]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8005d4e:	211f      	movs	r1, #31
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8005d50:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8005d54:	ea6f 5212 	mvn.w	r2, r2, lsr #20
 8005d58:	442a      	add	r2, r5
 8005d5a:	3203      	adds	r2, #3
 8005d5c:	b2d2      	uxtb	r2, r2
 8005d5e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8005d62:	4091      	lsls	r1, r2
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8005d64:	fa0c f202 	lsl.w	r2, ip, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8005d68:	ea23 0301 	bic.w	r3, r3, r1
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8005d6c:	4313      	orrs	r3, r2
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8005d6e:	6383      	str	r3, [r0, #56]
}
 8005d70:	bd30      	pop	{r4, r5, pc}
 8005d72:	46c0      	nop			(mov r8, r8)

08005d74 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8005d74:	6b83      	ldr	r3, [r0, #56]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8005d76:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8005d78:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8005d7c:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8005d80:	6383      	str	r3, [r0, #56]
}
 8005d82:	4770      	bx	lr

08005d84 <ADC_SetInjectedOffset>:
*                    This parameter must be a 12bit value.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel, u16 Offset)
{
 8005d84:	b082      	sub	sp, #8
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 8005d86:	500a      	str	r2, [r1, r0]
}
 8005d88:	b002      	add	sp, #8
 8005d8a:	4770      	bx	lr

08005d8c <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 8005d8c:	b082      	sub	sp, #8
 8005d8e:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8005d90:	3028      	adds	r0, #40
 8005d92:	5840      	ldr	r0, [r0, r1]
 8005d94:	b280      	uxth	r0, r0
}
 8005d96:	b002      	add	sp, #8
 8005d98:	4770      	bx	lr
 8005d9a:	46c0      	nop			(mov r8, r8)

08005d9c <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8005d9c:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8005d9e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005da2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8005da6:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8005da8:	6041      	str	r1, [r0, #4]
}
 8005daa:	4770      	bx	lr

08005dac <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8005dac:	6241      	str	r1, [r0, #36]
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8005dae:	6282      	str	r2, [r0, #40]
}
 8005db0:	4770      	bx	lr
 8005db2:	46c0      	nop			(mov r8, r8)

08005db4 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8005db4:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8005db6:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8005dba:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8005dbc:	6041      	str	r1, [r0, #4]
}
 8005dbe:	4770      	bx	lr

08005dc0 <ADC_TempSensorVrefintCmd>:
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005dc0:	b120      	cbz	r0, 8005dcc <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8005dc2:	4a05      	ldr	r2, [pc, #20]	(8005dd8 <ADC_TempSensorVrefintCmd+0x18>)
 8005dc4:	6893      	ldr	r3, [r2, #8]
 8005dc6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005dca:	e003      	b.n	8005dd4 <ADC_TempSensorVrefintCmd+0x14>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8005dcc:	4a02      	ldr	r2, [pc, #8]	(8005dd8 <ADC_TempSensorVrefintCmd+0x18>)
 8005dce:	6893      	ldr	r3, [r2, #8]
 8005dd0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005dd4:	6093      	str	r3, [r2, #8]
  }
}
 8005dd6:	4770      	bx	lr
 8005dd8:	40012400 	.word	0x40012400

08005ddc <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 8005ddc:	6803      	ldr	r3, [r0, #0]
 8005dde:	4219      	tst	r1, r3
 8005de0:	bf0c      	ite	eq
 8005de2:	2000      	moveq	r0, #0
 8005de4:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8005de6:	4770      	bx	lr

08005de8 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 8005de8:	ea6f 0101 	mvn.w	r1, r1
 8005dec:	6001      	str	r1, [r0, #0]
}
 8005dee:	4770      	bx	lr

08005df0 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8005df0:	6842      	ldr	r2, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8005df2:	6803      	ldr	r3, [r0, #0]
 8005df4:	ea13 2311 	ands.w	r3, r3, r1, lsr #8
 8005df8:	d101      	bne.n	8005dfe <ADC_GetITStatus+0xe>
 8005dfa:	2000      	movs	r0, #0
 8005dfc:	e004      	b.n	8005e08 <ADC_GetITStatus+0x18>
 8005dfe:	b2cb      	uxtb	r3, r1
 8005e00:	4213      	tst	r3, r2
 8005e02:	bf0c      	ite	eq
 8005e04:	2000      	moveq	r0, #0
 8005e06:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 8005e08:	4770      	bx	lr
 8005e0a:	46c0      	nop			(mov r8, r8)

08005e0c <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 8005e0c:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8005e10:	6001      	str	r1, [r0, #0]
}
 8005e12:	4770      	bx	lr

08005e14 <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8005e14:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8005e16:	4b14      	ldr	r3, [pc, #80]	(8005e68 <ADC_DeInit+0x54>)
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8005e18:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8005e1a:	4298      	cmp	r0, r3
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8005e1c:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8005e1e:	d00f      	beq.n	8005e40 <ADC_DeInit+0x2c>
 8005e20:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8005e24:	4298      	cmp	r0, r3
 8005e26:	d013      	beq.n	8005e50 <ADC_DeInit+0x3c>
 8005e28:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8005e2c:	4298      	cmp	r0, r3
 8005e2e:	d119      	bne.n	8005e64 <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8005e30:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005e34:	2101      	movs	r1, #1
 8005e36:	f000 ffef 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8005e3a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005e3e:	e00e      	b.n	8005e5e <ADC_DeInit+0x4a>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8005e40:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005e44:	2101      	movs	r1, #1
 8005e46:	f000 ffe7 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8005e4a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005e4e:	e006      	b.n	8005e5e <ADC_DeInit+0x4a>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8005e50:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005e54:	2101      	movs	r1, #1
 8005e56:	f000 ffdf 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8005e5a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005e5e:	2100      	movs	r1, #0
 8005e60:	f000 ffda 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      break; 

    default:
      break;
  }
}
 8005e64:	b003      	add	sp, #12
 8005e66:	bd00      	pop	{pc}
 8005e68:	40012800 	.word	0x40012800

08005e6c <BKP_TamperPinLevelConfig>:
void BKP_TamperPinLevelConfig(u16 BKP_TamperPinLevel)
{
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));

  *(vu32 *) CR_TPAL_BB = BKP_TamperPinLevel;
 8005e6c:	4b01      	ldr	r3, [pc, #4]	(8005e74 <BKP_TamperPinLevelConfig+0x8>)
 8005e6e:	6018      	str	r0, [r3, #0]
}
 8005e70:	4770      	bx	lr
 8005e72:	46c0      	nop			(mov r8, r8)
 8005e74:	420d8604 	.word	0x420d8604

08005e78 <BKP_TamperPinCmd>:
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_TPE_BB = (u32)NewState;
 8005e78:	4b01      	ldr	r3, [pc, #4]	(8005e80 <BKP_TamperPinCmd+0x8>)
 8005e7a:	6018      	str	r0, [r3, #0]
}
 8005e7c:	4770      	bx	lr
 8005e7e:	46c0      	nop			(mov r8, r8)
 8005e80:	420d8600 	.word	0x420d8600

08005e84 <BKP_ITConfig>:
void BKP_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_TPIE_BB = (u32)NewState;
 8005e84:	4b01      	ldr	r3, [pc, #4]	(8005e8c <BKP_ITConfig+0x8>)
 8005e86:	6018      	str	r0, [r3, #0]
}
 8005e88:	4770      	bx	lr
 8005e8a:	46c0      	nop			(mov r8, r8)
 8005e8c:	420d8688 	.word	0x420d8688

08005e90 <BKP_RTCOutputConfig>:
  u16 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));

  tmpreg = BKP->RTCCR;
 8005e90:	4a04      	ldr	r2, [pc, #16]	(8005ea4 <BKP_RTCOutputConfig+0x14>)
 8005e92:	8d93      	ldrh	r3, [r2, #44]

  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_Mask;
 8005e94:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8005e98:	041b      	lsls	r3, r3, #16
 8005e9a:	0c1b      	lsrs	r3, r3, #16
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 8005e9c:	4318      	orrs	r0, r3

  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8005e9e:	8590      	strh	r0, [r2, #44]
}
 8005ea0:	4770      	bx	lr
 8005ea2:	46c0      	nop			(mov r8, r8)
 8005ea4:	40006c00 	.word	0x40006c00

08005ea8 <BKP_SetRTCCalibrationValue>:
  u16 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));

  tmpreg = BKP->RTCCR;
 8005ea8:	4a04      	ldr	r2, [pc, #16]	(8005ebc <BKP_SetRTCCalibrationValue+0x14>)
 8005eaa:	8d93      	ldrh	r3, [r2, #44]

  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_Mask;
 8005eac:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005eb0:	041b      	lsls	r3, r3, #16
 8005eb2:	0c1b      	lsrs	r3, r3, #16

  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 8005eb4:	4303      	orrs	r3, r0

  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8005eb6:	8593      	strh	r3, [r2, #44]
}
 8005eb8:	4770      	bx	lr
 8005eba:	46c0      	nop			(mov r8, r8)
 8005ebc:	40006c00 	.word	0x40006c00

08005ec0 <BKP_WriteBackupRegister>:
void BKP_WriteBackupRegister(u16 BKP_DR, u16 Data)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  *(vu16 *) (BKP_BASE + BKP_DR) = Data;
 8005ec0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8005ec4:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 8005ec8:	8001      	strh	r1, [r0, #0]
}
 8005eca:	4770      	bx	lr

08005ecc <BKP_ReadBackupRegister>:
u16 BKP_ReadBackupRegister(u16 BKP_DR)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  return (*(vu16 *) (BKP_BASE + BKP_DR));
 8005ecc:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8005ed0:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 8005ed4:	8800      	ldrh	r0, [r0, #0]
 8005ed6:	b280      	uxth	r0, r0
}
 8005ed8:	4770      	bx	lr
 8005eda:	46c0      	nop			(mov r8, r8)

08005edc <BKP_GetFlagStatus>:
* Output         : None
* Return         : The new state of the Tamper Pin Event flag (SET or RESET).
*******************************************************************************/
FlagStatus BKP_GetFlagStatus(void)
{
  return (FlagStatus)(*(vu32 *) CSR_TEF_BB);
 8005edc:	4b01      	ldr	r3, [pc, #4]	(8005ee4 <BKP_GetFlagStatus+0x8>)
 8005ede:	6818      	ldr	r0, [r3, #0]
 8005ee0:	b2c0      	uxtb	r0, r0
}
 8005ee2:	4770      	bx	lr
 8005ee4:	420d86a0 	.word	0x420d86a0

08005ee8 <BKP_ClearFlag>:
* Return         : None
*******************************************************************************/
void BKP_ClearFlag(void)
{
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= CSR_CTE_Set;
 8005ee8:	4a03      	ldr	r2, [pc, #12]	(8005ef8 <BKP_ClearFlag+0x10>)
 8005eea:	8e93      	ldrh	r3, [r2, #52]
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005ef2:	8693      	strh	r3, [r2, #52]
}
 8005ef4:	4770      	bx	lr
 8005ef6:	46c0      	nop			(mov r8, r8)
 8005ef8:	40006c00 	.word	0x40006c00

08005efc <BKP_GetITStatus>:
* Output         : None
* Return         : The new state of the Tamper Pin Interrupt (SET or RESET).
*******************************************************************************/
ITStatus BKP_GetITStatus(void)
{
  return (ITStatus)(*(vu32 *) CSR_TIF_BB);
 8005efc:	4b01      	ldr	r3, [pc, #4]	(8005f04 <BKP_GetITStatus+0x8>)
 8005efe:	6818      	ldr	r0, [r3, #0]
 8005f00:	b2c0      	uxtb	r0, r0
}
 8005f02:	4770      	bx	lr
 8005f04:	420d86a4 	.word	0x420d86a4

08005f08 <BKP_ClearITPendingBit>:
* Return         : None
*******************************************************************************/
void BKP_ClearITPendingBit(void)
{
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= CSR_CTI_Set;
 8005f08:	4a03      	ldr	r2, [pc, #12]	(8005f18 <BKP_ClearITPendingBit+0x10>)
 8005f0a:	8e93      	ldrh	r3, [r2, #52]
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005f12:	8693      	strh	r3, [r2, #52]
}
 8005f14:	4770      	bx	lr
 8005f16:	46c0      	nop			(mov r8, r8)
 8005f18:	40006c00 	.word	0x40006c00

08005f1c <BKP_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BKP_DeInit(void)
{
 8005f1c:	b500      	push	{lr}
  RCC_BackupResetCmd(ENABLE);
 8005f1e:	2001      	movs	r0, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BKP_DeInit(void)
{
 8005f20:	b081      	sub	sp, #4
  RCC_BackupResetCmd(ENABLE);
 8005f22:	f000 ff95 	bl	8006e50 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
 8005f26:	2000      	movs	r0, #0
 8005f28:	f000 ff92 	bl	8006e50 <RCC_BackupResetCmd>
}
 8005f2c:	b001      	add	sp, #4
 8005f2e:	bd00      	pop	{pc}

08005f30 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8005f30:	4a04      	ldr	r2, [pc, #16]	(8005f44 <FLASH_SetLatency+0x14>)
 8005f32:	6813      	ldr	r3, [r2, #0]
 8005f34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f38:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_Latency;
 8005f3a:	6813      	ldr	r3, [r2, #0]
 8005f3c:	4318      	orrs	r0, r3
 8005f3e:	6010      	str	r0, [r2, #0]
}
 8005f40:	4770      	bx	lr
 8005f42:	46c0      	nop			(mov r8, r8)
 8005f44:	40022000 	.word	0x40022000

08005f48 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8005f48:	4a04      	ldr	r2, [pc, #16]	(8005f5c <FLASH_HalfCycleAccessCmd+0x14>)
 8005f4a:	6813      	ldr	r3, [r2, #0]
 8005f4c:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005f50:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8005f52:	6813      	ldr	r3, [r2, #0]
 8005f54:	4318      	orrs	r0, r3
 8005f56:	6010      	str	r0, [r2, #0]
}
 8005f58:	4770      	bx	lr
 8005f5a:	46c0      	nop			(mov r8, r8)
 8005f5c:	40022000 	.word	0x40022000

08005f60 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8005f60:	4a04      	ldr	r2, [pc, #16]	(8005f74 <FLASH_PrefetchBufferCmd+0x14>)
 8005f62:	6813      	ldr	r3, [r2, #0]
 8005f64:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005f68:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8005f6a:	6813      	ldr	r3, [r2, #0]
 8005f6c:	4318      	orrs	r0, r3
 8005f6e:	6010      	str	r0, [r2, #0]
}
 8005f70:	4770      	bx	lr
 8005f72:	46c0      	nop			(mov r8, r8)
 8005f74:	40022000 	.word	0x40022000

08005f78 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8005f78:	4b03      	ldr	r3, [pc, #12]	(8005f88 <FLASH_Unlock+0x10>)
 8005f7a:	4a04      	ldr	r2, [pc, #16]	(8005f8c <FLASH_Unlock+0x14>)
 8005f7c:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8005f7e:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8005f82:	605a      	str	r2, [r3, #4]
}
 8005f84:	4770      	bx	lr
 8005f86:	46c0      	nop			(mov r8, r8)
 8005f88:	40022000 	.word	0x40022000
 8005f8c:	45670123 	.word	0x45670123

08005f90 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8005f90:	4a02      	ldr	r2, [pc, #8]	(8005f9c <FLASH_Lock+0xc>)
 8005f92:	6913      	ldr	r3, [r2, #16]
 8005f94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f98:	6113      	str	r3, [r2, #16]
}
 8005f9a:	4770      	bx	lr
 8005f9c:	40022000 	.word	0x40022000

08005fa0 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 8005fa0:	4b01      	ldr	r3, [pc, #4]	(8005fa8 <FLASH_GetUserOptionByte+0x8>)
 8005fa2:	69d8      	ldr	r0, [r3, #28]
 8005fa4:	0880      	lsrs	r0, r0, #2
}
 8005fa6:	4770      	bx	lr
 8005fa8:	40022000 	.word	0x40022000

08005fac <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 8005fac:	4b01      	ldr	r3, [pc, #4]	(8005fb4 <FLASH_GetWriteProtectionOptionByte+0x8>)
 8005fae:	6a18      	ldr	r0, [r3, #32]
}
 8005fb0:	4770      	bx	lr
 8005fb2:	46c0      	nop			(mov r8, r8)
 8005fb4:	40022000 	.word	0x40022000

08005fb8 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 8005fb8:	4b02      	ldr	r3, [pc, #8]	(8005fc4 <FLASH_GetReadOutProtectionStatus+0xc>)
 8005fba:	69d8      	ldr	r0, [r3, #28]
 8005fbc:	0840      	lsrs	r0, r0, #1
 8005fbe:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8005fc2:	4770      	bx	lr
 8005fc4:	40022000 	.word	0x40022000

08005fc8 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8005fc8:	4b02      	ldr	r3, [pc, #8]	(8005fd4 <FLASH_GetPrefetchBufferStatus+0xc>)
 8005fca:	6818      	ldr	r0, [r3, #0]
 8005fcc:	0940      	lsrs	r0, r0, #5
 8005fce:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 8005fd2:	4770      	bx	lr
 8005fd4:	40022000 	.word	0x40022000

08005fd8 <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8005fd8:	b121      	cbz	r1, 8005fe4 <FLASH_ITConfig+0xc>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8005fda:	4a05      	ldr	r2, [pc, #20]	(8005ff0 <FLASH_ITConfig+0x18>)
 8005fdc:	6913      	ldr	r3, [r2, #16]
 8005fde:	ea40 0303 	orr.w	r3, r0, r3
 8005fe2:	e003      	b.n	8005fec <FLASH_ITConfig+0x14>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 8005fe4:	4a02      	ldr	r2, [pc, #8]	(8005ff0 <FLASH_ITConfig+0x18>)
 8005fe6:	6913      	ldr	r3, [r2, #16]
 8005fe8:	ea23 0300 	bic.w	r3, r3, r0
 8005fec:	6113      	str	r3, [r2, #16]
  }
}
 8005fee:	4770      	bx	lr
 8005ff0:	40022000 	.word	0x40022000

08005ff4 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8005ff4:	2801      	cmp	r0, #1
 8005ff6:	d104      	bne.n	8006002 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 8005ff8:	4b05      	ldr	r3, [pc, #20]	(8006010 <FLASH_GetFlagStatus+0x1c>)
 8005ffa:	69db      	ldr	r3, [r3, #28]
 8005ffc:	f003 0001 	and.w	r0, r3, #1	; 0x1
 8006000:	e005      	b.n	800600e <FLASH_GetFlagStatus+0x1a>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 8006002:	4b03      	ldr	r3, [pc, #12]	(8006010 <FLASH_GetFlagStatus+0x1c>)
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	4218      	tst	r0, r3
 8006008:	bf0c      	ite	eq
 800600a:	2000      	moveq	r0, #0
 800600c:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 800600e:	4770      	bx	lr
 8006010:	40022000 	.word	0x40022000

08006014 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8006014:	4b01      	ldr	r3, [pc, #4]	(800601c <FLASH_ClearFlag+0x8>)
 8006016:	60d8      	str	r0, [r3, #12]
}
 8006018:	4770      	bx	lr
 800601a:	46c0      	nop			(mov r8, r8)
 800601c:	40022000 	.word	0x40022000

08006020 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8006020:	4a09      	ldr	r2, [pc, #36]	(8006048 <FLASH_GetStatus+0x28>)
 8006022:	68d3      	ldr	r3, [r2, #12]
 8006024:	f013 0f01 	tst.w	r3, #1	; 0x1
 8006028:	d001      	beq.n	800602e <FLASH_GetStatus+0xe>
 800602a:	2001      	movs	r0, #1
 800602c:	e00b      	b.n	8006046 <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800602e:	68d3      	ldr	r3, [r2, #12]
 8006030:	f013 0f04 	tst.w	r3, #4	; 0x4
 8006034:	d001      	beq.n	800603a <FLASH_GetStatus+0x1a>
 8006036:	2002      	movs	r0, #2
 8006038:	e005      	b.n	8006046 <FLASH_GetStatus+0x26>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 800603a:	68d3      	ldr	r3, [r2, #12]
 800603c:	f013 0f10 	tst.w	r3, #16	; 0x10
 8006040:	bf14      	ite	ne
 8006042:	2003      	movne	r0, #3
 8006044:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8006046:	4770      	bx	lr
 8006048:	40022000 	.word	0x40022000

0800604c <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 800604c:	b510      	push	{r4, lr}
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800604e:	4a23      	ldr	r2, [pc, #140]	(80060dc <FLASH_WaitForLastOperation+0x90>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8006050:	b082      	sub	sp, #8
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8006052:	68d3      	ldr	r3, [r2, #12]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8006054:	4601      	mov	r1, r0
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8006056:	f013 0f01 	tst.w	r3, #1	; 0x1
 800605a:	d001      	beq.n	8006060 <FLASH_WaitForLastOperation+0x14>
 800605c:	2001      	movs	r0, #1
 800605e:	e02a      	b.n	80060b6 <FLASH_WaitForLastOperation+0x6a>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8006060:	68d3      	ldr	r3, [r2, #12]
 8006062:	f013 0f04 	tst.w	r3, #4	; 0x4
 8006066:	d001      	beq.n	800606c <FLASH_WaitForLastOperation+0x20>
 8006068:	2002      	movs	r0, #2
 800606a:	e024      	b.n	80060b6 <FLASH_WaitForLastOperation+0x6a>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 800606c:	68d3      	ldr	r3, [r2, #12]
 800606e:	f013 0f10 	tst.w	r3, #16	; 0x10
 8006072:	bf14      	ite	ne
 8006074:	2003      	movne	r0, #3
 8006076:	2004      	moveq	r0, #4
 8006078:	e01d      	b.n	80060b6 <FLASH_WaitForLastOperation+0x6a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 800607a:	9401      	str	r4, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 800607c:	f8cd c004 	str.w	ip, [sp, #4]
 8006080:	e002      	b.n	8006088 <FLASH_WaitForLastOperation+0x3c>
 8006082:	9b01      	ldr	r3, [sp, #4]
 8006084:	3b01      	subs	r3, #1
 8006086:	9301      	str	r3, [sp, #4]
 8006088:	9b01      	ldr	r3, [sp, #4]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1f9      	bne.n	8006082 <FLASH_WaitForLastOperation+0x36>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800608e:	68d3      	ldr	r3, [r2, #12]
 8006090:	f013 0f01 	tst.w	r3, #1	; 0x1
 8006094:	d001      	beq.n	800609a <FLASH_WaitForLastOperation+0x4e>
 8006096:	2001      	movs	r0, #1
 8006098:	e00b      	b.n	80060b2 <FLASH_WaitForLastOperation+0x66>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800609a:	68d3      	ldr	r3, [r2, #12]
 800609c:	f013 0f04 	tst.w	r3, #4	; 0x4
 80060a0:	d001      	beq.n	80060a6 <FLASH_WaitForLastOperation+0x5a>
 80060a2:	2002      	movs	r0, #2
 80060a4:	e005      	b.n	80060b2 <FLASH_WaitForLastOperation+0x66>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80060a6:	68d3      	ldr	r3, [r2, #12]
 80060a8:	f013 0f10 	tst.w	r3, #16	; 0x10
 80060ac:	bf14      	ite	ne
 80060ae:	2003      	movne	r0, #3
 80060b0:	2004      	moveq	r0, #4
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 80060b2:	3901      	subs	r1, #1
 80060b4:	e003      	b.n	80060be <FLASH_WaitForLastOperation+0x72>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80060b6:	4a09      	ldr	r2, [pc, #36]	(80060dc <FLASH_WaitForLastOperation+0x90>)
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80060b8:	2400      	movs	r4, #0

  for(i = 0xFF; i != 0; i--)
 80060ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80060be:	1e0b      	subs	r3, r1, #0
 80060c0:	bf18      	it	ne
 80060c2:	2301      	movne	r3, #1
 80060c4:	2801      	cmp	r0, #1
 80060c6:	bf14      	ite	ne
 80060c8:	2300      	movne	r3, #0
 80060ca:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d1d3      	bne.n	800607a <FLASH_WaitForLastOperation+0x2e>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 80060d2:	2900      	cmp	r1, #0
 80060d4:	bf08      	it	eq
 80060d6:	2005      	moveq	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 80060d8:	b002      	add	sp, #8
 80060da:	bd10      	pop	{r4, pc}
 80060dc:	40022000 	.word	0x40022000

080060e0 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80060e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80060e2:	4b13      	ldr	r3, [pc, #76]	(8006130 <FLASH_UserOptionByteConfig+0x50>)
 80060e4:	4c13      	ldr	r4, [pc, #76]	(8006134 <FLASH_UserOptionByteConfig+0x54>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80060e6:	b081      	sub	sp, #4
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80060e8:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 80060ea:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80060ee:	4605      	mov	r5, r0
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 80060f0:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80060f2:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80060f4:	460e      	mov	r6, r1
 80060f6:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80060f8:	f7ff ffa8 	bl	800604c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80060fc:	2804      	cmp	r0, #4
 80060fe:	d115      	bne.n	800612c <FLASH_UserOptionByteConfig+0x4c>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8006100:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8006102:	4a0d      	ldr	r2, [pc, #52]	(8006138 <FLASH_UserOptionByteConfig+0x58>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8006104:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8006108:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 800610a:	f045 03f8 	orr.w	r3, r5, #248	; 0xf8
 800610e:	ea46 0303 	orr.w	r3, r6, r3
 8006112:	ea47 0303 	orr.w	r3, r7, r3
 8006116:	8053      	strh	r3, [r2, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006118:	200f      	movs	r0, #15
 800611a:	f7ff ff97 	bl	800604c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800611e:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8006120:	bf1f      	itttt	ne
 8006122:	6922      	ldrne	r2, [r4, #16]
 8006124:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8006128:	4013      	andne	r3, r2
 800612a:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 800612c:	b001      	add	sp, #4
 800612e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006130:	45670123 	.word	0x45670123
 8006134:	40022000 	.word	0x40022000
 8006138:	1ffff800 	.word	0x1ffff800

0800613c <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 800613c:	b530      	push	{r4, r5, lr}
 800613e:	4605      	mov	r5, r0
 8006140:	b081      	sub	sp, #4
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8006142:	f640 70ff 	movw	r0, #4095	; 0xfff
 8006146:	f7ff ff81 	bl	800604c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800614a:	2804      	cmp	r0, #4
 800614c:	d13c      	bne.n	80061c8 <FLASH_ReadOutProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800614e:	4c1f      	ldr	r4, [pc, #124]	(80061cc <FLASH_ReadOutProtection+0x90>)
 8006150:	4b1f      	ldr	r3, [pc, #124]	(80061d0 <FLASH_ReadOutProtection+0x94>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8006152:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8006156:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8006158:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800615c:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 800615e:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8006160:	301b      	adds	r0, #27
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    FLASH->CR |= CR_OPTER_Set;
 8006162:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8006166:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8006168:	6923      	ldr	r3, [r4, #16]
 800616a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800616e:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8006170:	f7ff ff6c 	bl	800604c <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8006174:	2804      	cmp	r0, #4
 8006176:	d120      	bne.n	80061ba <FLASH_ReadOutProtection+0x7e>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8006178:	6923      	ldr	r3, [r4, #16]
 800617a:	f641 72df 	movw	r2, #8159	; 0x1fdf
 800617e:	ea03 0202 	and.w	r2, r3, r2
 8006182:	6122      	str	r2, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8006184:	6923      	ldr	r3, [r4, #16]
 8006186:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 800618a:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 800618c:	b11d      	cbz	r5, 8006196 <FLASH_ReadOutProtection+0x5a>
      {
        OB->RDP = 0x00;
 800618e:	4b11      	ldr	r3, [pc, #68]	(80061d4 <FLASH_ReadOutProtection+0x98>)
 8006190:	f04f 0200 	mov.w	r2, #0	; 0x0
 8006194:	e002      	b.n	800619c <FLASH_ReadOutProtection+0x60>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8006196:	4b0f      	ldr	r3, [pc, #60]	(80061d4 <FLASH_ReadOutProtection+0x98>)
 8006198:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 800619c:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 800619e:	f640 70ff 	movw	r0, #4095	; 0xfff
 80061a2:	f7ff ff53 	bl	800604c <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 80061a6:	2801      	cmp	r0, #1
 80061a8:	d00e      	beq.n	80061c8 <FLASH_ReadOutProtection+0x8c>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80061aa:	4908      	ldr	r1, [pc, #32]	(80061cc <FLASH_ReadOutProtection+0x90>)
 80061ac:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80061b0:	690a      	ldr	r2, [r1, #16]
 80061b2:	ea02 0303 	and.w	r3, r2, r3
 80061b6:	610b      	str	r3, [r1, #16]
 80061b8:	e006      	b.n	80061c8 <FLASH_ReadOutProtection+0x8c>
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 80061ba:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 80061bc:	bf1f      	itttt	ne
 80061be:	6922      	ldrne	r2, [r4, #16]
 80061c0:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 80061c4:	4013      	andne	r3, r2
 80061c6:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 80061c8:	b001      	add	sp, #4
 80061ca:	bd30      	pop	{r4, r5, pc}
 80061cc:	40022000 	.word	0x40022000
 80061d0:	45670123 	.word	0x45670123
 80061d4:	1ffff800 	.word	0x1ffff800

080061d8 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 80061d8:	b510      	push	{r4, lr}
 80061da:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80061dc:	200f      	movs	r0, #15
 80061de:	f7ff ff35 	bl	800604c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80061e2:	2804      	cmp	r0, #4
 80061e4:	d150      	bne.n	8006288 <FLASH_EnableWriteProtection+0xb0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80061e6:	4a29      	ldr	r2, [pc, #164]	(800628c <FLASH_EnableWriteProtection+0xb4>)
 80061e8:	4b29      	ldr	r3, [pc, #164]	(8006290 <FLASH_EnableWriteProtection+0xb8>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 80061ea:	ea6f 0404 	mvn.w	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80061ee:	6093      	str	r3, [r2, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80061f0:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80061f4:	6093      	str	r3, [r2, #8]
    FLASH->CR |= CR_OPTPG_Set;
 80061f6:	6913      	ldr	r3, [r2, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 80061f8:	b2e1      	uxtb	r1, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 80061fa:	f043 0310 	orr.w	r3, r3, #16	; 0x10

    if(WRP0_Data != 0xFF)
 80061fe:	29ff      	cmp	r1, #255
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8006200:	6113      	str	r3, [r2, #16]

    if(WRP0_Data != 0xFF)
 8006202:	d004      	beq.n	800620e <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 8006204:	4b23      	ldr	r3, [pc, #140]	(8006294 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006206:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8006208:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800620a:	f7ff ff1f 	bl	800604c <FLASH_WaitForLastOperation>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 800620e:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 8006212:	0a1a      	lsrs	r2, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8006214:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8006218:	bf18      	it	ne
 800621a:	2301      	movne	r3, #1
 800621c:	2804      	cmp	r0, #4
 800621e:	bf14      	ite	ne
 8006220:	2300      	movne	r3, #0
 8006222:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8006226:	b123      	cbz	r3, 8006232 <FLASH_EnableWriteProtection+0x5a>
    {
      OB->WRP1 = WRP1_Data;
 8006228:	4b1a      	ldr	r3, [pc, #104]	(8006294 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800622a:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 800622c:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800622e:	f7ff ff0d 	bl	800604c <FLASH_WaitForLastOperation>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8006232:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 8006236:	0c1a      	lsrs	r2, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8006238:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 800623c:	bf18      	it	ne
 800623e:	2301      	movne	r3, #1
 8006240:	2804      	cmp	r0, #4
 8006242:	bf14      	ite	ne
 8006244:	2300      	movne	r3, #0
 8006246:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800624a:	b123      	cbz	r3, 8006256 <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 800624c:	4b11      	ldr	r3, [pc, #68]	(8006294 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800624e:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8006250:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006252:	f7ff fefb 	bl	800604c <FLASH_WaitForLastOperation>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8006256:	0e22      	lsrs	r2, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8006258:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 800625c:	bf18      	it	ne
 800625e:	2301      	movne	r3, #1
 8006260:	2804      	cmp	r0, #4
 8006262:	bf14      	ite	ne
 8006264:	2300      	movne	r3, #0
 8006266:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800626a:	b123      	cbz	r3, 8006276 <FLASH_EnableWriteProtection+0x9e>
    {
      OB->WRP3 = WRP3_Data;
 800626c:	4b09      	ldr	r3, [pc, #36]	(8006294 <FLASH_EnableWriteProtection+0xbc>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800626e:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8006270:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006272:	f7ff feeb 	bl	800604c <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8006276:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8006278:	bf1f      	itttt	ne
 800627a:	4904      	ldrne	r1, [pc, #16]	(800628c <FLASH_EnableWriteProtection+0xb4>)
 800627c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8006280:	690a      	ldrne	r2, [r1, #16]
 8006282:	4013      	andne	r3, r2
 8006284:	bf18      	it	ne
 8006286:	610b      	strne	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8006288:	bd10      	pop	{r4, pc}
 800628a:	46c0      	nop			(mov r8, r8)
 800628c:	40022000 	.word	0x40022000
 8006290:	45670123 	.word	0x45670123
 8006294:	1ffff800 	.word	0x1ffff800

08006298 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8006298:	b570      	push	{r4, r5, r6, lr}
 800629a:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800629c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 800629e:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80062a0:	f7ff fed4 	bl	800604c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80062a4:	2804      	cmp	r0, #4
 80062a6:	d114      	bne.n	80062d2 <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80062a8:	4c0a      	ldr	r4, [pc, #40]	(80062d4 <FLASH_ProgramOptionByteData+0x3c>)
 80062aa:	4b0b      	ldr	r3, [pc, #44]	(80062d8 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80062ac:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80062ae:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80062b0:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80062b4:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80062b6:	6923      	ldr	r3, [r4, #16]
 80062b8:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80062bc:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 80062be:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80062c0:	f7ff fec4 	bl	800604c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80062c4:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80062c6:	bf1f      	itttt	ne
 80062c8:	6922      	ldrne	r2, [r4, #16]
 80062ca:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80062ce:	4013      	andne	r3, r2
 80062d0:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 80062d2:	bd70      	pop	{r4, r5, r6, pc}
 80062d4:	40022000 	.word	0x40022000
 80062d8:	45670123 	.word	0x45670123

080062dc <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80062dc:	b570      	push	{r4, r5, r6, lr}
 80062de:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80062e0:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80062e2:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80062e4:	f7ff feb2 	bl	800604c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80062e8:	2804      	cmp	r0, #4
 80062ea:	d10f      	bne.n	800630c <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80062ec:	4c08      	ldr	r4, [pc, #32]	(8006310 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80062ee:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80062f0:	6923      	ldr	r3, [r4, #16]
 80062f2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80062f6:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 80062f8:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80062fa:	f7ff fea7 	bl	800604c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80062fe:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8006300:	bf1f      	itttt	ne
 8006302:	6922      	ldrne	r2, [r4, #16]
 8006304:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8006308:	4013      	andne	r3, r2
 800630a:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 800630c:	bd70      	pop	{r4, r5, r6, pc}
 800630e:	46c0      	nop			(mov r8, r8)
 8006310:	40022000 	.word	0x40022000

08006314 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8006314:	b570      	push	{r4, r5, r6, lr}
 8006316:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006318:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800631a:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800631c:	f7ff fe96 	bl	800604c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8006320:	2804      	cmp	r0, #4
 8006322:	d117      	bne.n	8006354 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8006324:	4c0c      	ldr	r4, [pc, #48]	(8006358 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006326:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8006328:	6923      	ldr	r3, [r4, #16]
 800632a:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800632e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8006330:	b2ab      	uxth	r3, r5
 8006332:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006334:	f7ff fe8a 	bl	800604c <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8006338:	2804      	cmp	r0, #4
 800633a:	d104      	bne.n	8006346 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 800633c:	0c2b      	lsrs	r3, r5, #16
 800633e:	8073      	strh	r3, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8006340:	200f      	movs	r0, #15
 8006342:	f7ff fe83 	bl	800604c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8006346:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8006348:	bf1f      	itttt	ne
 800634a:	6922      	ldrne	r2, [r4, #16]
 800634c:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8006350:	4013      	andne	r3, r2
 8006352:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8006354:	bd70      	pop	{r4, r5, r6, pc}
 8006356:	46c0      	nop			(mov r8, r8)
 8006358:	40022000 	.word	0x40022000

0800635c <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 800635c:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800635e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8006362:	f7ff fe73 	bl	800604c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8006366:	2804      	cmp	r0, #4
 8006368:	d12c      	bne.n	80063c4 <FLASH_EraseOptionBytes+0x68>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800636a:	4c17      	ldr	r4, [pc, #92]	(80063c8 <FLASH_EraseOptionBytes+0x6c>)
 800636c:	4b17      	ldr	r3, [pc, #92]	(80063cc <FLASH_EraseOptionBytes+0x70>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800636e:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8006372:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8006374:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8006378:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 800637a:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800637c:	301b      	adds	r0, #27
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 800637e:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8006382:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8006384:	6923      	ldr	r3, [r4, #16]
 8006386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800638a:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800638c:	f7ff fe5e 	bl	800604c <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 8006390:	2804      	cmp	r0, #4
 8006392:	d110      	bne.n	80063b6 <FLASH_EraseOptionBytes+0x5a>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8006394:	6922      	ldr	r2, [r4, #16]
 8006396:	f641 73df 	movw	r3, #8159	; 0x1fdf
 800639a:	ea02 0303 	and.w	r3, r2, r3
 800639e:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80063a0:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80063a2:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80063a6:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80063aa:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80063ac:	4b08      	ldr	r3, [pc, #32]	(80063d0 <FLASH_EraseOptionBytes+0x74>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80063ae:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80063b0:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80063b2:	f7ff fe4b 	bl	800604c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80063b6:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80063b8:	bf1f      	itttt	ne
 80063ba:	6922      	ldrne	r2, [r4, #16]
 80063bc:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80063c0:	4013      	andne	r3, r2
 80063c2:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 80063c4:	bd10      	pop	{r4, pc}
 80063c6:	46c0      	nop			(mov r8, r8)
 80063c8:	40022000 	.word	0x40022000
 80063cc:	45670123 	.word	0x45670123
 80063d0:	1ffff800 	.word	0x1ffff800

080063d4 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 80063d4:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80063d6:	f640 70ff 	movw	r0, #4095	; 0xfff
 80063da:	f7ff fe37 	bl	800604c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80063de:	2804      	cmp	r0, #4
 80063e0:	d113      	bne.n	800640a <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80063e2:	4c0a      	ldr	r4, [pc, #40]	(800640c <FLASH_EraseAllPages+0x38>)
 80063e4:	6923      	ldr	r3, [r4, #16]
 80063e6:	4303      	orrs	r3, r0
 80063e8:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 80063ea:	6923      	ldr	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80063ec:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     FLASH->CR |= CR_STRT_Set;
 80063f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063f4:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80063f6:	301b      	adds	r0, #27
 80063f8:	f7ff fe28 	bl	800604c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80063fc:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 80063fe:	bf1f      	itttt	ne
 8006400:	6922      	ldrne	r2, [r4, #16]
 8006402:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 8006406:	4013      	andne	r3, r2
 8006408:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 800640a:	bd10      	pop	{r4, pc}
 800640c:	40022000 	.word	0x40022000

08006410 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8006410:	b530      	push	{r4, r5, lr}
 8006412:	4605      	mov	r5, r0
 8006414:	b081      	sub	sp, #4

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8006416:	f640 70ff 	movw	r0, #4095	; 0xfff
 800641a:	f7ff fe17 	bl	800604c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800641e:	2804      	cmp	r0, #4
 8006420:	d115      	bne.n	800644e <FLASH_ErasePage+0x3e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8006422:	4c0c      	ldr	r4, [pc, #48]	(8006454 <FLASH_ErasePage+0x44>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8006424:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8006428:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800642a:	301b      	adds	r0, #27
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800642c:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8006430:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8006432:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8006434:	6923      	ldr	r3, [r4, #16]
 8006436:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800643a:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800643c:	f7ff fe06 	bl	800604c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8006440:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8006442:	bf1f      	itttt	ne
 8006444:	6922      	ldrne	r2, [r4, #16]
 8006446:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 800644a:	4013      	andne	r3, r2
 800644c:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 800644e:	b001      	add	sp, #4
 8006450:	bd30      	pop	{r4, r5, pc}
 8006452:	46c0      	nop			(mov r8, r8)
 8006454:	40022000 	.word	0x40022000

08006458 <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8006458:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800645a:	78cd      	ldrb	r5, [r1, #3]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800645c:	880e      	ldrh	r6, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 800645e:	f015 0f10 	tst.w	r5, #16	; 0x10
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8006462:	bf18      	it	ne
 8006464:	788b      	ldrbne	r3, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8006466:	f005 070f 	and.w	r7, r5, #15	; 0xf
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800646a:	bf18      	it	ne
 800646c:	431f      	orrne	r7, r3
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800646e:	f016 0fff 	tst.w	r6, #255	; 0xff
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8006472:	b083      	sub	sp, #12
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8006474:	d01e      	beq.n	80064b4 <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 8006476:	6804      	ldr	r4, [r0, #0]
 8006478:	2100      	movs	r1, #0

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 800647a:	2201      	movs	r2, #1
 800647c:	fa12 f301 	lsls.w	r3, r2, r1
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8006480:	ea03 0c06 	and.w	ip, r3, r6

      if (currentpin == pos)
 8006484:	459c      	cmp	ip, r3
 8006486:	d111      	bne.n	80064ac <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8006488:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 800648a:	230f      	movs	r3, #15
 800648c:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800648e:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8006492:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8006496:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8006498:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 800649a:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 800649c:	bf08      	it	eq
 800649e:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80064a2:	d003      	beq.n	80064ac <GPIO_Init+0x54>
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80064a4:	2d48      	cmp	r5, #72
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80064a6:	bf08      	it	eq
 80064a8:	f8c0 c010 	streq.w	ip, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80064ac:	3101      	adds	r1, #1
 80064ae:	2908      	cmp	r1, #8
 80064b0:	d1e3      	bne.n	800647a <GPIO_Init+0x22>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80064b2:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80064b4:	2eff      	cmp	r6, #255
 80064b6:	d920      	bls.n	80064fa <GPIO_Init+0xa2>
  {
    tmpreg = GPIOx->CRH;
 80064b8:	6844      	ldr	r4, [r0, #4]
 80064ba:	2100      	movs	r1, #0
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 80064bc:	2201      	movs	r2, #1
 80064be:	f101 0308 	add.w	r3, r1, #8	; 0x8
 80064c2:	fa12 f303 	lsls.w	r3, r2, r3
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80064c6:	ea03 0c06 	and.w	ip, r3, r6
      if (currentpin == pos)
 80064ca:	459c      	cmp	ip, r3
 80064cc:	d111      	bne.n	80064f2 <GPIO_Init+0x9a>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 80064ce:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 80064d0:	230f      	movs	r3, #15
 80064d2:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80064d4:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80064d8:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80064dc:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80064de:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80064e0:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 80064e2:	bf08      	it	eq
 80064e4:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80064e8:	d003      	beq.n	80064f2 <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80064ea:	2d48      	cmp	r5, #72
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 80064ec:	bf08      	it	eq
 80064ee:	f8c0 c010 	streq.w	ip, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80064f2:	3101      	adds	r1, #1
 80064f4:	2908      	cmp	r1, #8
 80064f6:	d1e1      	bne.n	80064bc <GPIO_Init+0x64>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80064f8:	6044      	str	r4, [r0, #4]
  }
}
 80064fa:	b003      	add	sp, #12
 80064fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064fe:	46c0      	nop			(mov r8, r8)

08006500 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8006500:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006504:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8006506:	2302      	movs	r3, #2
 8006508:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800650a:	2304      	movs	r3, #4
 800650c:	70c3      	strb	r3, [r0, #3]
}
 800650e:	4770      	bx	lr

08006510 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8006510:	6883      	ldr	r3, [r0, #8]
 8006512:	4219      	tst	r1, r3
 8006514:	bf0c      	ite	eq
 8006516:	2000      	moveq	r0, #0
 8006518:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800651a:	4770      	bx	lr

0800651c <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 800651c:	6880      	ldr	r0, [r0, #8]
 800651e:	b280      	uxth	r0, r0
}
 8006520:	4770      	bx	lr
 8006522:	46c0      	nop			(mov r8, r8)

08006524 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8006524:	68c3      	ldr	r3, [r0, #12]
 8006526:	4219      	tst	r1, r3
 8006528:	bf0c      	ite	eq
 800652a:	2000      	moveq	r0, #0
 800652c:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800652e:	4770      	bx	lr

08006530 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8006530:	68c0      	ldr	r0, [r0, #12]
 8006532:	b280      	uxth	r0, r0
}
 8006534:	4770      	bx	lr
 8006536:	46c0      	nop			(mov r8, r8)

08006538 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8006538:	6101      	str	r1, [r0, #16]
}
 800653a:	4770      	bx	lr

0800653c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 800653c:	6141      	str	r1, [r0, #20]
}
 800653e:	4770      	bx	lr

08006540 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8006540:	b10a      	cbz	r2, 8006546 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006542:	6101      	str	r1, [r0, #16]
 8006544:	e000      	b.n	8006548 <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8006546:	6141      	str	r1, [r0, #20]
  }
}
 8006548:	4770      	bx	lr
 800654a:	46c0      	nop			(mov r8, r8)

0800654c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 800654c:	60c1      	str	r1, [r0, #12]
}
 800654e:	4770      	bx	lr

08006550 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8006550:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8006554:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8006556:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8006558:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800655a:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800655c:	6983      	ldr	r3, [r0, #24]
}
 800655e:	4770      	bx	lr

08006560 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8006560:	f8df c018 	ldr.w	ip, [pc, #24]	; 800657c <GPIO_EventOutputConfig+0x1c>
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8006564:	f64f 7380 	movw	r3, #65408	; 0xff80

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8006568:	f8dc 2000 	ldr.w	r2, [ip]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 800656c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8006570:	ea02 0303 	and.w	r3, r2, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8006574:	4319      	orrs	r1, r3

  AFIO->EVCR = tmpreg;
 8006576:	f8cc 1000 	str.w	r1, [ip]
}
 800657a:	4770      	bx	lr
 800657c:	40010000 	.word	0x40010000

08006580 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8006580:	4b01      	ldr	r3, [pc, #4]	(8006588 <GPIO_EventOutputCmd+0x8>)
 8006582:	6018      	str	r0, [r3, #0]
}
 8006584:	4770      	bx	lr
 8006586:	46c0      	nop			(mov r8, r8)
 8006588:	4220001c 	.word	0x4220001c

0800658c <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 800658c:	b530      	push	{r4, r5, lr}
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800658e:	f400 1340 	and.w	r3, r0, #3145728	; 0x300000
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8006592:	0404      	lsls	r4, r0, #16
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8006594:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8006596:	4914      	ldr	r1, [pc, #80]	(80065e8 <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8006598:	0c24      	lsrs	r4, r4, #16

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800659a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800659e:	f8d1 c004 	ldr.w	ip, [r1, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80065a2:	d106      	bne.n	80065b2 <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80065a4:	684b      	ldr	r3, [r1, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80065a6:	f02c 6270 	bic.w	r2, ip, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80065aa:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80065ae:	604b      	str	r3, [r1, #4]
 80065b0:	e010      	b.n	80065d4 <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80065b2:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80065b6:	d005      	beq.n	80065c4 <GPIO_PinRemapConfig+0x38>
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 80065b8:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
 80065bc:	0c12      	lsrs	r2, r2, #16
 80065be:	2303      	movs	r3, #3
 80065c0:	4093      	lsls	r3, r2
 80065c2:	e003      	b.n	80065cc <GPIO_PinRemapConfig+0x40>
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80065c4:	0d43      	lsrs	r3, r0, #21
 80065c6:	011b      	lsls	r3, r3, #4
 80065c8:	fa14 f303 	lsls.w	r3, r4, r3
 80065cc:	ea2c 0303 	bic.w	r3, ip, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80065d0:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 80065d4:	b125      	cbz	r5, 80065e0 <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80065d6:	0d43      	lsrs	r3, r0, #21
 80065d8:	011b      	lsls	r3, r3, #4
 80065da:	fa14 f303 	lsls.w	r3, r4, r3
 80065de:	431a      	orrs	r2, r3
  }

  AFIO->MAPR = tmpreg;
 80065e0:	4b01      	ldr	r3, [pc, #4]	(80065e8 <GPIO_PinRemapConfig+0x5c>)
 80065e2:	605a      	str	r2, [r3, #4]
}
 80065e4:	bd30      	pop	{r4, r5, pc}
 80065e6:	46c0      	nop			(mov r8, r8)
 80065e8:	40010000 	.word	0x40010000

080065ec <GPIO_EXTILineConfig>:
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 80065ec:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 80065ee:	f001 0403 	and.w	r4, r1, #3	; 0x3
 80065f2:	00a4      	lsls	r4, r4, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80065f4:	230f      	movs	r3, #15
 80065f6:	40a3      	lsls	r3, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 80065f8:	40a0      	lsls	r0, r4
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80065fa:	f8df c020 	ldr.w	ip, [pc, #32]	; 800661c <GPIO_EXTILineConfig+0x30>
 80065fe:	0889      	lsrs	r1, r1, #2
 8006600:	3102      	adds	r1, #2
 8006602:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 8006606:	ea22 0203 	bic.w	r2, r2, r3
 800660a:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 800660e:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 8006612:	4318      	orrs	r0, r3
 8006614:	f84c 0021 	str.w	r0, [ip, r1, lsl #2]
}
 8006618:	bd10      	pop	{r4, pc}
 800661a:	46c0      	nop			(mov r8, r8)
 800661c:	40010000 	.word	0x40010000

08006620 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8006620:	b500      	push	{lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8006622:	2001      	movs	r0, #1
 8006624:	2101      	movs	r1, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8006626:	b081      	sub	sp, #4
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8006628:	f000 fbf6 	bl	8006e18 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 800662c:	2001      	movs	r0, #1
 800662e:	2100      	movs	r1, #0
 8006630:	f000 fbf2 	bl	8006e18 <RCC_APB2PeriphResetCmd>
}
 8006634:	b001      	add	sp, #4
 8006636:	bd00      	pop	{pc}

08006638 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8006638:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800663a:	4b27      	ldr	r3, [pc, #156]	(80066d8 <GPIO_DeInit+0xa0>)
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 800663c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800663e:	4298      	cmp	r0, r3
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8006640:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8006642:	d02b      	beq.n	800669c <GPIO_DeInit+0x64>
 8006644:	d80c      	bhi.n	8006660 <GPIO_DeInit+0x28>
 8006646:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800664a:	4298      	cmp	r0, r3
 800664c:	d01a      	beq.n	8006684 <GPIO_DeInit+0x4c>
 800664e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006652:	4298      	cmp	r0, r3
 8006654:	d01c      	beq.n	8006690 <GPIO_DeInit+0x58>
 8006656:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800665a:	4298      	cmp	r0, r3
 800665c:	d13a      	bne.n	80066d4 <GPIO_DeInit+0x9c>
 800665e:	e00b      	b.n	8006678 <GPIO_DeInit+0x40>
 8006660:	4b1e      	ldr	r3, [pc, #120]	(80066dc <GPIO_DeInit+0xa4>)
 8006662:	4298      	cmp	r0, r3
 8006664:	d026      	beq.n	80066b4 <GPIO_DeInit+0x7c>
 8006666:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800666a:	4298      	cmp	r0, r3
 800666c:	d028      	beq.n	80066c0 <GPIO_DeInit+0x88>
 800666e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8006672:	4298      	cmp	r0, r3
 8006674:	d12e      	bne.n	80066d4 <GPIO_DeInit+0x9c>
 8006676:	e017      	b.n	80066a8 <GPIO_DeInit+0x70>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8006678:	2004      	movs	r0, #4
 800667a:	2101      	movs	r1, #1
 800667c:	f000 fbcc 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8006680:	2004      	movs	r0, #4
 8006682:	e024      	b.n	80066ce <GPIO_DeInit+0x96>
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8006684:	2008      	movs	r0, #8
 8006686:	2101      	movs	r1, #1
 8006688:	f000 fbc6 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 800668c:	2008      	movs	r0, #8
 800668e:	e01e      	b.n	80066ce <GPIO_DeInit+0x96>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8006690:	2010      	movs	r0, #16
 8006692:	2101      	movs	r1, #1
 8006694:	f000 fbc0 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8006698:	2010      	movs	r0, #16
 800669a:	e018      	b.n	80066ce <GPIO_DeInit+0x96>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 800669c:	2020      	movs	r0, #32
 800669e:	2101      	movs	r1, #1
 80066a0:	f000 fbba 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80066a4:	2020      	movs	r0, #32
 80066a6:	e012      	b.n	80066ce <GPIO_DeInit+0x96>
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 80066a8:	2040      	movs	r0, #64
 80066aa:	2101      	movs	r1, #1
 80066ac:	f000 fbb4 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 80066b0:	2040      	movs	r0, #64
 80066b2:	e00c      	b.n	80066ce <GPIO_DeInit+0x96>
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 80066b4:	2080      	movs	r0, #128
 80066b6:	2101      	movs	r1, #1
 80066b8:	f000 fbae 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 80066bc:	2080      	movs	r0, #128
 80066be:	e006      	b.n	80066ce <GPIO_DeInit+0x96>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 80066c0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80066c4:	2101      	movs	r1, #1
 80066c6:	f000 fba7 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 80066ca:	f44f 7080 	mov.w	r0, #256	; 0x100
 80066ce:	2100      	movs	r1, #0
 80066d0:	f000 fba2 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 80066d4:	b003      	add	sp, #12
 80066d6:	bd00      	pop	{pc}
 80066d8:	40011400 	.word	0x40011400
 80066dc:	40011c00 	.word	0x40011c00

080066e0 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80066e0:	4b0b      	ldr	r3, [pc, #44]	(8006710 <NVIC_DeInit+0x30>)
 80066e2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->ICER[1] = 0x0FFFFFFF;
 80066e6:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80066ea:	f8c3 1080 	str.w	r1, [r3, #128]
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 80066ee:	4618      	mov	r0, r3
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
 80066f0:	f8c3 2084 	str.w	r2, [r3, #132]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 80066f4:	f8c3 1180 	str.w	r1, [r3, #384]
  NVIC->ICPR[1] = 0x0FFFFFFF;
 80066f8:	f8c3 2184 	str.w	r2, [r3, #388]
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 80066fc:	2100      	movs	r1, #0
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
 80066fe:	2200      	movs	r2, #0
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8006700:	f102 03c0 	add.w	r3, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8006704:	3201      	adds	r2, #1
 8006706:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8006708:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 800670c:	d1f8      	bne.n	8006700 <NVIC_DeInit+0x20>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 800670e:	4770      	bx	lr
 8006710:	e000e100 	.word	0xe000e100

08006714 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8006714:	4a09      	ldr	r2, [pc, #36]	(800673c <NVIC_SCBDeInit+0x28>)
 8006716:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 800671a:	4909      	ldr	r1, [pc, #36]	(8006740 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 800671c:	6053      	str	r3, [r2, #4]
  SCB->VTOR = 0x00000000;
 800671e:	2300      	movs	r3, #0
 8006720:	6093      	str	r3, [r2, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8006722:	60d1      	str	r1, [r2, #12]
  SCB->SCR = 0x00000000;
 8006724:	6113      	str	r3, [r2, #16]
  SCB->CCR = 0x00000000;
 8006726:	6153      	str	r3, [r2, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8006728:	6193      	str	r3, [r2, #24]
 800672a:	61d3      	str	r3, [r2, #28]
 800672c:	6213      	str	r3, [r2, #32]
  }
  SCB->SHCSR = 0x00000000;
 800672e:	6253      	str	r3, [r2, #36]
  SCB->CFSR = 0xFFFFFFFF;
 8006730:	3b01      	subs	r3, #1
 8006732:	6293      	str	r3, [r2, #40]
  SCB->HFSR = 0xFFFFFFFF;
 8006734:	62d3      	str	r3, [r2, #44]
  SCB->DFSR = 0xFFFFFFFF;
 8006736:	6313      	str	r3, [r2, #48]
}
 8006738:	4770      	bx	lr
 800673a:	46c0      	nop			(mov r8, r8)
 800673c:	e000ed00 	.word	0xe000ed00
 8006740:	05fa0000 	.word	0x05fa0000

08006744 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8006744:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 8006748:	4b02      	ldr	r3, [pc, #8]	(8006754 <NVIC_PriorityGroupConfig+0x10>)
 800674a:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 800674e:	60d8      	str	r0, [r3, #12]
}
 8006750:	4770      	bx	lr
 8006752:	46c0      	nop			(mov r8, r8)
 8006754:	e000ed00 	.word	0xe000ed00

08006758 <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8006758:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800675a:	78c3      	ldrb	r3, [r0, #3]
 800675c:	7805      	ldrb	r5, [r0, #0]
 800675e:	b35b      	cbz	r3, 80067b8 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8006760:	4b1a      	ldr	r3, [pc, #104]	(80067cc <NVIC_Init+0x74>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8006762:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8006764:	68da      	ldr	r2, [r3, #12]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8006766:	4c1a      	ldr	r4, [pc, #104]	(80067d0 <NVIC_Init+0x78>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8006768:	ea6f 0202 	mvn.w	r2, r2
 800676c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8006770:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8006772:	f1c2 0304 	rsb	r3, r2, #4	; 0x4
 8006776:	4099      	lsls	r1, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8006778:	230f      	movs	r3, #15
 800677a:	40d3      	lsrs	r3, r2
 800677c:	7882      	ldrb	r2, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800677e:	f005 0003 	and.w	r0, r5, #3	; 0x3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8006782:	4013      	ands	r3, r2
 8006784:	430b      	orrs	r3, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8006786:	00c0      	lsls	r0, r0, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8006788:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800678a:	22ff      	movs	r2, #255
 800678c:	4082      	lsls	r2, r0
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800678e:	4083      	lsls	r3, r0
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8006790:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 8006794:	f10c 0cc0 	add.w	ip, ip, #192	; 0xc0
 8006798:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 800679c:	4013      	ands	r3, r2
    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 800679e:	ea21 0102 	bic.w	r1, r1, r2
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80067a2:	430b      	orrs	r3, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 80067a4:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80067a8:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80067ac:	2301      	movs	r3, #1
 80067ae:	4093      	lsls	r3, r2
 80067b0:	0969      	lsrs	r1, r5, #5
 80067b2:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 80067b6:	e008      	b.n	80067ca <NVIC_Init+0x72>
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80067b8:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80067bc:	2301      	movs	r3, #1
 80067be:	4093      	lsls	r3, r2
 80067c0:	0969      	lsrs	r1, r5, #5
 80067c2:	4a03      	ldr	r2, [pc, #12]	(80067d0 <NVIC_Init+0x78>)
 80067c4:	3120      	adds	r1, #32
 80067c6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 80067ca:	bd30      	pop	{r4, r5, pc}
 80067cc:	e000ed00 	.word	0xe000ed00
 80067d0:	e000e100 	.word	0xe000e100

080067d4 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 80067d4:	2300      	movs	r3, #0
 80067d6:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 80067d8:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 80067da:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 80067dc:	70c3      	strb	r3, [r0, #3]
}
 80067de:	4770      	bx	lr

080067e0 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 80067e0:	4b03      	ldr	r3, [pc, #12]	(80067f0 <NVIC_GetCurrentPendingIRQChannel+0x10>)
 80067e2:	4804      	ldr	r0, [pc, #16]	(80067f4 <NVIC_GetCurrentPendingIRQChannel+0x14>)
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	ea03 0000 	and.w	r0, r3, r0
 80067ea:	0b00      	lsrs	r0, r0, #12
}
 80067ec:	4770      	bx	lr
 80067ee:	46c0      	nop			(mov r8, r8)
 80067f0:	e000ed00 	.word	0xe000ed00
 80067f4:	003ff000 	.word	0x003ff000

080067f8 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 80067f8:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 80067fc:	2201      	movs	r2, #1
 80067fe:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8006800:	0940      	lsrs	r0, r0, #5
 8006802:	4b05      	ldr	r3, [pc, #20]	(8006818 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8006804:	3040      	adds	r0, #64
 8006806:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800680a:	4010      	ands	r0, r2
 800680c:	4290      	cmp	r0, r2
 800680e:	bf14      	ite	ne
 8006810:	2000      	movne	r0, #0
 8006812:	2001      	moveq	r0, #1
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8006814:	4770      	bx	lr
 8006816:	46c0      	nop			(mov r8, r8)
 8006818:	e000e100 	.word	0xe000e100

0800681c <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 800681c:	4b01      	ldr	r3, [pc, #4]	(8006824 <NVIC_SetIRQChannelPendingBit+0x8>)
 800681e:	6018      	str	r0, [r3, #0]
}
 8006820:	4770      	bx	lr
 8006822:	46c0      	nop			(mov r8, r8)
 8006824:	e000ef00 	.word	0xe000ef00

08006828 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8006828:	0941      	lsrs	r1, r0, #5
 800682a:	2301      	movs	r3, #1
 800682c:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8006830:	4083      	lsls	r3, r0
 8006832:	4a02      	ldr	r2, [pc, #8]	(800683c <NVIC_ClearIRQChannelPendingBit+0x14>)
 8006834:	3160      	adds	r1, #96
 8006836:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 800683a:	4770      	bx	lr
 800683c:	e000e100 	.word	0xe000e100

08006840 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8006840:	4b02      	ldr	r3, [pc, #8]	(800684c <NVIC_GetCurrentActiveHandler+0xc>)
 8006842:	6858      	ldr	r0, [r3, #4]
 8006844:	0580      	lsls	r0, r0, #22
 8006846:	0d80      	lsrs	r0, r0, #22
}
 8006848:	4770      	bx	lr
 800684a:	46c0      	nop			(mov r8, r8)
 800684c:	e000ed00 	.word	0xe000ed00

08006850 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8006850:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8006854:	2201      	movs	r2, #1
 8006856:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8006858:	0940      	lsrs	r0, r0, #5
 800685a:	4b05      	ldr	r3, [pc, #20]	(8006870 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 800685c:	3080      	adds	r0, #128
 800685e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8006862:	4010      	ands	r0, r2
 8006864:	4290      	cmp	r0, r2
 8006866:	bf14      	ite	ne
 8006868:	2000      	movne	r0, #0
 800686a:	2001      	moveq	r0, #1
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 800686c:	4770      	bx	lr
 800686e:	46c0      	nop			(mov r8, r8)
 8006870:	e000e100 	.word	0xe000e100

08006874 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8006874:	4b01      	ldr	r3, [pc, #4]	(800687c <NVIC_GetCPUID+0x8>)
 8006876:	6818      	ldr	r0, [r3, #0]
}
 8006878:	4770      	bx	lr
 800687a:	46c0      	nop			(mov r8, r8)
 800687c:	e000ed00 	.word	0xe000ed00

08006880 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8006880:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8006884:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8006888:	4b01      	ldr	r3, [pc, #4]	(8006890 <NVIC_SetVectorTable+0x10>)
 800688a:	4301      	orrs	r1, r0
 800688c:	6099      	str	r1, [r3, #8]
}
 800688e:	4770      	bx	lr
 8006890:	e000ed00 	.word	0xe000ed00

08006894 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8006894:	4a01      	ldr	r2, [pc, #4]	(800689c <NVIC_GenerateSystemReset+0x8>)
 8006896:	4b02      	ldr	r3, [pc, #8]	(80068a0 <NVIC_GenerateSystemReset+0xc>)
 8006898:	60da      	str	r2, [r3, #12]
}
 800689a:	4770      	bx	lr
 800689c:	05fa0004 	.word	0x05fa0004
 80068a0:	e000ed00 	.word	0xe000ed00

080068a4 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 80068a4:	4a01      	ldr	r2, [pc, #4]	(80068ac <NVIC_GenerateCoreReset+0x8>)
 80068a6:	4b02      	ldr	r3, [pc, #8]	(80068b0 <NVIC_GenerateCoreReset+0xc>)
 80068a8:	60da      	str	r2, [r3, #12]
}
 80068aa:	4770      	bx	lr
 80068ac:	05fa0001 	.word	0x05fa0001
 80068b0:	e000ed00 	.word	0xe000ed00

080068b4 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80068b4:	b121      	cbz	r1, 80068c0 <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 80068b6:	4a05      	ldr	r2, [pc, #20]	(80068cc <NVIC_SystemLPConfig+0x18>)
 80068b8:	6913      	ldr	r3, [r2, #16]
 80068ba:	ea40 0303 	orr.w	r3, r0, r3
 80068be:	e003      	b.n	80068c8 <NVIC_SystemLPConfig+0x14>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 80068c0:	4a02      	ldr	r2, [pc, #8]	(80068cc <NVIC_SystemLPConfig+0x18>)
 80068c2:	6913      	ldr	r3, [r2, #16]
 80068c4:	ea23 0300 	bic.w	r3, r3, r0
 80068c8:	6113      	str	r3, [r2, #16]
  }
}
 80068ca:	4770      	bx	lr
 80068cc:	e000ed00 	.word	0xe000ed00

080068d0 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 80068d0:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 80068d4:	2301      	movs	r3, #1
 80068d6:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 80068da:	b121      	cbz	r1, 80068e6 <NVIC_SystemHandlerConfig+0x16>
  {
    SCB->SHCSR |= tmpreg;
 80068dc:	4a05      	ldr	r2, [pc, #20]	(80068f4 <NVIC_SystemHandlerConfig+0x24>)
 80068de:	6a53      	ldr	r3, [r2, #36]
 80068e0:	ea40 0303 	orr.w	r3, r0, r3
 80068e4:	e003      	b.n	80068ee <NVIC_SystemHandlerConfig+0x1e>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 80068e6:	4a03      	ldr	r2, [pc, #12]	(80068f4 <NVIC_SystemHandlerConfig+0x24>)
 80068e8:	6a53      	ldr	r3, [r2, #36]
 80068ea:	ea23 0300 	bic.w	r3, r3, r0
 80068ee:	6253      	str	r3, [r2, #36]
  }
}
 80068f0:	4770      	bx	lr
 80068f2:	46c0      	nop			(mov r8, r8)
 80068f4:	e000ed00 	.word	0xe000ed00

080068f8 <NVIC_SystemHandlerPriorityConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 80068f8:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80068fa:	4c14      	ldr	r4, [pc, #80]	(800694c <NVIC_SystemHandlerPriorityConfig+0x54>)
 80068fc:	68e3      	ldr	r3, [r4, #12]
 80068fe:	ea6f 0303 	mvn.w	r3, r3
 8006902:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006906:	0a1b      	lsrs	r3, r3, #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8006908:	f1c3 0c04 	rsb	ip, r3, #4	; 0x4
 800690c:	fa01 f10c 	lsl.w	r1, r1, ip
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8006910:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8006914:	fa2c f303 	lsr.w	r3, ip, r3
 8006918:	401a      	ands	r2, r3
 800691a:	430a      	orrs	r2, r1

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 800691c:	f000 01c0 	and.w	r1, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8006920:	0940      	lsrs	r0, r0, #5
 8006922:	f000 0018 	and.w	r0, r0, #24	; 0x18
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8006926:	fa0c fc00 	lsl.w	ip, ip, r0
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 800692a:	0112      	lsls	r2, r2, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 800692c:	4082      	lsls	r2, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 800692e:	0989      	lsrs	r1, r1, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8006930:	3106      	adds	r1, #6
 8006932:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8006936:	ea23 030c 	bic.w	r3, r3, ip
 800693a:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 800693e:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8006942:	431a      	orrs	r2, r3
 8006944:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
 8006948:	bd10      	pop	{r4, pc}
 800694a:	46c0      	nop			(mov r8, r8)
 800694c:	e000ed00 	.word	0xe000ed00

08006950 <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 8006950:	0a80      	lsrs	r0, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8006952:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8006956:	2301      	movs	r3, #1
 8006958:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 800695a:	4a04      	ldr	r2, [pc, #16]	(800696c <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 800695c:	6a50      	ldr	r0, [r2, #36]
 800695e:	ea03 0000 	and.w	r0, r3, r0
 8006962:	4298      	cmp	r0, r3
 8006964:	bf14      	ite	ne
 8006966:	2000      	movne	r0, #0
 8006968:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800696a:	4770      	bx	lr
 800696c:	e000ed00 	.word	0xe000ed00

08006970 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8006970:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8006974:	2301      	movs	r3, #1
 8006976:	4083      	lsls	r3, r0
 8006978:	4a02      	ldr	r2, [pc, #8]	(8006984 <NVIC_SetSystemHandlerPendingBit+0x14>)
 800697a:	6851      	ldr	r1, [r2, #4]
 800697c:	430b      	orrs	r3, r1
 800697e:	6053      	str	r3, [r2, #4]
}
 8006980:	4770      	bx	lr
 8006982:	46c0      	nop			(mov r8, r8)
 8006984:	e000ed00 	.word	0xe000ed00

08006988 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8006988:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 800698c:	3801      	subs	r0, #1
 800698e:	2301      	movs	r3, #1
 8006990:	4083      	lsls	r3, r0
 8006992:	4a02      	ldr	r2, [pc, #8]	(800699c <NVIC_ClearSystemHandlerPendingBit+0x14>)
 8006994:	6851      	ldr	r1, [r2, #4]
 8006996:	430b      	orrs	r3, r1
 8006998:	6053      	str	r3, [r2, #4]
}
 800699a:	4770      	bx	lr
 800699c:	e000ed00 	.word	0xe000ed00

080069a0 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 80069a0:	0b80      	lsrs	r0, r0, #14
 80069a2:	f000 000f 	and.w	r0, r0, #15	; 0xf
 80069a6:	2301      	movs	r3, #1
 80069a8:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 80069aa:	4a04      	ldr	r2, [pc, #16]	(80069bc <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 80069ac:	6a50      	ldr	r0, [r2, #36]
 80069ae:	ea03 0000 	and.w	r0, r3, r0
 80069b2:	4298      	cmp	r0, r3
 80069b4:	bf14      	ite	ne
 80069b6:	2000      	movne	r0, #0
 80069b8:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80069ba:	4770      	bx	lr
 80069bc:	e000ed00 	.word	0xe000ed00

080069c0 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 80069c0:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 80069c2:	f013 0303 	ands.w	r3, r3, #3	; 0x3
 80069c6:	d102      	bne.n	80069ce <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 80069c8:	4b0d      	ldr	r3, [pc, #52]	(8006a00 <NVIC_GetFaultHandlerSources+0x40>)
 80069ca:	6ad8      	ldr	r0, [r3, #44]
 80069cc:	e017      	b.n	80069fe <NVIC_GetFaultHandlerSources+0x3e>
  }
  else if (tmpreg == 0x01)
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d113      	bne.n	80069fa <NVIC_GetFaultHandlerSources+0x3a>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80069d2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80069d6:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80069da:	33fe      	adds	r3, #254

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 80069dc:	0d02      	lsrs	r2, r0, #20
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80069de:	3301      	adds	r3, #1

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 80069e0:	f002 0203 	and.w	r2, r2, #3	; 0x3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80069e4:	6a99      	ldr	r1, [r3, #40]
 80069e6:	00d3      	lsls	r3, r2, #3
 80069e8:	fa31 f003 	lsrs.w	r0, r1, r3
    if (tmppos != 0x02)
 80069ec:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 80069ee:	bf14      	ite	ne
 80069f0:	f000 000f 	andne.w	r0, r0, #15	; 0xf
    }
    else
    {
      faultsources &= (u32)0xFF;
 80069f4:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 80069f8:	e001      	b.n	80069fe <NVIC_GetFaultHandlerSources+0x3e>
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 80069fa:	4b01      	ldr	r3, [pc, #4]	(8006a00 <NVIC_GetFaultHandlerSources+0x40>)
 80069fc:	6b18      	ldr	r0, [r3, #48]
  }
  return faultsources;
}
 80069fe:	4770      	bx	lr
 8006a00:	e000ed00 	.word	0xe000ed00

08006a04 <NVIC_GetFaultAddress>:
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8006a04:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8006a08:	bf0b      	itete	eq
 8006a0a:	4b02      	ldreq	r3, [pc, #8]	(8006a14 <NVIC_GetFaultAddress+0x10>)
  }
  else
  {
    faultaddress = SCB->BFAR;
 8006a0c:	4b01      	ldrne	r3, [pc, #4]	(8006a14 <NVIC_GetFaultAddress+0x10>)
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 8006a0e:	6b58      	ldreq	r0, [r3, #52]
  }
  else
  {
    faultaddress = SCB->BFAR;
 8006a10:	6b98      	ldrne	r0, [r3, #56]
  }
  return faultaddress;
}
 8006a12:	4770      	bx	lr
 8006a14:	e000ed00 	.word	0xe000ed00

08006a18 <NVIC_GetBASEPRI>:
* Input          : None
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
 8006a18:	b500      	push	{lr}
 8006a1a:	b081      	sub	sp, #4
  return (__GetBASEPRI());
 8006a1c:	f001 fd14 	bl	8008448 <__GetBASEPRI>
}
 8006a20:	b001      	add	sp, #4
 8006a22:	bd00      	pop	{pc}

08006a24 <NVIC_BASEPRICONFIG>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8006a24:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8006a26:	0100      	lsls	r0, r0, #4
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8006a28:	b081      	sub	sp, #4
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8006a2a:	f001 fd0a 	bl	8008442 <__BASEPRICONFIG>
}
 8006a2e:	b001      	add	sp, #4
 8006a30:	bd00      	pop	{pc}
 8006a32:	46c0      	nop			(mov r8, r8)

08006a34 <NVIC_RESETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
 8006a34:	b500      	push	{lr}
 8006a36:	b081      	sub	sp, #4
  __RESETFAULTMASK();
 8006a38:	f001 fd01 	bl	800843e <__RESETFAULTMASK>
}
 8006a3c:	b001      	add	sp, #4
 8006a3e:	bd00      	pop	{pc}

08006a40 <NVIC_SETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
 8006a40:	b500      	push	{lr}
 8006a42:	b081      	sub	sp, #4
  __SETFAULTMASK();
 8006a44:	f001 fcf9 	bl	800843a <__SETFAULTMASK>
}
 8006a48:	b001      	add	sp, #4
 8006a4a:	bd00      	pop	{pc}

08006a4c <NVIC_RESETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
 8006a4c:	b500      	push	{lr}
 8006a4e:	b081      	sub	sp, #4
  __RESETPRIMASK();
 8006a50:	f001 fcf1 	bl	8008436 <__RESETPRIMASK>
}
 8006a54:	b001      	add	sp, #4
 8006a56:	bd00      	pop	{pc}

08006a58 <NVIC_SETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
 8006a58:	b500      	push	{lr}
 8006a5a:	b081      	sub	sp, #4
  __SETPRIMASK();
 8006a5c:	f001 fce9 	bl	8008432 <__SETPRIMASK>
}
 8006a60:	b001      	add	sp, #4
 8006a62:	bd00      	pop	{pc}

08006a64 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8006a64:	4b01      	ldr	r3, [pc, #4]	(8006a6c <PWR_BackupAccessCmd+0x8>)
 8006a66:	6018      	str	r0, [r3, #0]
}
 8006a68:	4770      	bx	lr
 8006a6a:	46c0      	nop			(mov r8, r8)
 8006a6c:	420e0020 	.word	0x420e0020

08006a70 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8006a70:	4b01      	ldr	r3, [pc, #4]	(8006a78 <PWR_PVDCmd+0x8>)
 8006a72:	6018      	str	r0, [r3, #0]
}
 8006a74:	4770      	bx	lr
 8006a76:	46c0      	nop			(mov r8, r8)
 8006a78:	420e0010 	.word	0x420e0010

08006a7c <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8006a7c:	4a03      	ldr	r2, [pc, #12]	(8006a8c <PWR_PVDLevelConfig+0x10>)
 8006a7e:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8006a80:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8006a84:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8006a86:	6010      	str	r0, [r2, #0]
}
 8006a88:	4770      	bx	lr
 8006a8a:	46c0      	nop			(mov r8, r8)
 8006a8c:	40007000 	.word	0x40007000

08006a90 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8006a90:	4b01      	ldr	r3, [pc, #4]	(8006a98 <PWR_WakeUpPinCmd+0x8>)
 8006a92:	6018      	str	r0, [r3, #0]
}
 8006a94:	4770      	bx	lr
 8006a96:	46c0      	nop			(mov r8, r8)
 8006a98:	420e00a0 	.word	0x420e00a0

08006a9c <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 8006a9c:	4b03      	ldr	r3, [pc, #12]	(8006aac <PWR_GetFlagStatus+0x10>)
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	4218      	tst	r0, r3
 8006aa2:	bf0c      	ite	eq
 8006aa4:	2000      	moveq	r0, #0
 8006aa6:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8006aa8:	4770      	bx	lr
 8006aaa:	46c0      	nop			(mov r8, r8)
 8006aac:	40007000 	.word	0x40007000

08006ab0 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8006ab0:	4a02      	ldr	r2, [pc, #8]	(8006abc <PWR_ClearFlag+0xc>)
 8006ab2:	6813      	ldr	r3, [r2, #0]
 8006ab4:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8006ab8:	6013      	str	r3, [r2, #0]
}
 8006aba:	4770      	bx	lr
 8006abc:	40007000 	.word	0x40007000

08006ac0 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8006ac0:	4a0b      	ldr	r2, [pc, #44]	(8006af0 <PWR_EnterSTANDBYMode+0x30>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8006ac2:	b500      	push	{lr}
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8006ac4:	6813      	ldr	r3, [r2, #0]
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8006ac6:	b081      	sub	sp, #4
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8006ac8:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8006acc:	6013      	str	r3, [r2, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8006ace:	6813      	ldr	r3, [r2, #0]
 8006ad0:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8006ad4:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8006ad6:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8006ada:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8006ade:	3210      	adds	r2, #16
 8006ae0:	6813      	ldr	r3, [r2, #0]
 8006ae2:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8006ae6:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8006ae8:	f001 fc7e 	bl	80083e8 <__WFI>
}
 8006aec:	b001      	add	sp, #4
 8006aee:	bd00      	pop	{pc}
 8006af0:	40007000 	.word	0x40007000

08006af4 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8006af4:	4a0c      	ldr	r2, [pc, #48]	(8006b28 <PWR_EnterSTOPMode+0x34>)
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8006af6:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8006af8:	6813      	ldr	r3, [r2, #0]
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8006afa:	b081      	sub	sp, #4
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8006afc:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8006b00:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8006b02:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8006b04:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8006b08:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8006b0c:	3210      	adds	r2, #16
 8006b0e:	6813      	ldr	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8006b10:	2901      	cmp	r1, #1

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8006b12:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8006b16:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8006b18:	d102      	bne.n	8006b20 <PWR_EnterSTOPMode+0x2c>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8006b1a:	f001 fc65 	bl	80083e8 <__WFI>
 8006b1e:	e001      	b.n	8006b24 <PWR_EnterSTOPMode+0x30>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8006b20:	f001 fc64 	bl	80083ec <__WFE>
  }
}
 8006b24:	b001      	add	sp, #4
 8006b26:	bd00      	pop	{pc}
 8006b28:	40007000 	.word	0x40007000

08006b2c <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8006b2c:	b510      	push	{r4, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8006b2e:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 8006b32:	4620      	mov	r0, r4
 8006b34:	2101      	movs	r1, #1
 8006b36:	f000 f97d 	bl	8006e34 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	f000 f979 	bl	8006e34 <RCC_APB1PeriphResetCmd>
}
 8006b42:	bd10      	pop	{r4, pc}

08006b44 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8006b44:	4a0d      	ldr	r2, [pc, #52]	(8006b7c <RCC_DeInit+0x38>)
 8006b46:	6813      	ldr	r3, [r2, #0]
 8006b48:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8006b4c:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8006b4e:	6851      	ldr	r1, [r2, #4]
 8006b50:	4b0b      	ldr	r3, [pc, #44]	(8006b80 <RCC_DeInit+0x3c>)
 8006b52:	ea01 0303 	and.w	r3, r1, r3
 8006b56:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8006b58:	6813      	ldr	r3, [r2, #0]
 8006b5a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006b5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b62:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8006b64:	6813      	ldr	r3, [r2, #0]
 8006b66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b6a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8006b6c:	6853      	ldr	r3, [r2, #4]
 8006b6e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8006b72:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006b74:	2300      	movs	r3, #0
 8006b76:	6093      	str	r3, [r2, #8]
}
 8006b78:	4770      	bx	lr
 8006b7a:	46c0      	nop			(mov r8, r8)
 8006b7c:	40021000 	.word	0x40021000
 8006b80:	f8ff0000 	.word	0xf8ff0000

08006b84 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8006b84:	4a0b      	ldr	r2, [pc, #44]	(8006bb4 <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8006b86:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8006b8a:	6813      	ldr	r3, [r2, #0]
 8006b8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b90:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8006b92:	6813      	ldr	r3, [r2, #0]
 8006b94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b98:	6013      	str	r3, [r2, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8006b9a:	d003      	beq.n	8006ba4 <RCC_HSEConfig+0x20>
 8006b9c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8006ba0:	d107      	bne.n	8006bb2 <RCC_HSEConfig+0x2e>
 8006ba2:	e002      	b.n	8006baa <RCC_HSEConfig+0x26>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8006ba4:	6813      	ldr	r3, [r2, #0]
 8006ba6:	4303      	orrs	r3, r0
 8006ba8:	e002      	b.n	8006bb0 <RCC_HSEConfig+0x2c>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8006baa:	6813      	ldr	r3, [r2, #0]
 8006bac:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8006bb0:	6013      	str	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8006bb2:	4770      	bx	lr
 8006bb4:	40021000 	.word	0x40021000

08006bb8 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8006bb8:	b082      	sub	sp, #8
  vu32 StartUpCounter = 0;
 8006bba:	2300      	movs	r3, #0
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8006bbc:	4909      	ldr	r1, [pc, #36]	(8006be4 <RCC_WaitForHSEStartUp+0x2c>)
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  vu32 StartUpCounter = 0;
 8006bbe:	9301      	str	r3, [sp, #4]
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8006bc0:	680a      	ldr	r2, [r1, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8006bc2:	9b01      	ldr	r3, [sp, #4]
 8006bc4:	3301      	adds	r3, #1
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8006bc6:	f412 3f00 	tst.w	r2, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8006bca:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8006bcc:	d103      	bne.n	8006bd6 <RCC_WaitForHSEStartUp+0x1e>
 8006bce:	9b01      	ldr	r3, [sp, #4]
 8006bd0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8006bd4:	d1f4      	bne.n	8006bc0 <RCC_WaitForHSEStartUp+0x8>
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8006bd6:	4b03      	ldr	r3, [pc, #12]	(8006be4 <RCC_WaitForHSEStartUp+0x2c>)
 8006bd8:	6818      	ldr	r0, [r3, #0]
 8006bda:	0c40      	lsrs	r0, r0, #17
 8006bdc:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    status = ERROR;
  }  

  return (status);
}
 8006be0:	b002      	add	sp, #8
 8006be2:	4770      	bx	lr
 8006be4:	40021000 	.word	0x40021000

08006be8 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8006be8:	4a03      	ldr	r2, [pc, #12]	(8006bf8 <RCC_AdjustHSICalibrationValue+0x10>)
 8006bea:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8006bec:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8006bf0:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8006bf4:	6013      	str	r3, [r2, #0]
}
 8006bf6:	4770      	bx	lr
 8006bf8:	40021000 	.word	0x40021000

08006bfc <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8006bfc:	4b01      	ldr	r3, [pc, #4]	(8006c04 <RCC_HSICmd+0x8>)
 8006bfe:	6018      	str	r0, [r3, #0]
}
 8006c00:	4770      	bx	lr
 8006c02:	46c0      	nop			(mov r8, r8)
 8006c04:	42420000 	.word	0x42420000

08006c08 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8006c08:	4a03      	ldr	r2, [pc, #12]	(8006c18 <RCC_PLLConfig+0x10>)
 8006c0a:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8006c0c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8006c10:	4318      	orrs	r0, r3
 8006c12:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006c14:	6050      	str	r0, [r2, #4]
}
 8006c16:	4770      	bx	lr
 8006c18:	40021000 	.word	0x40021000

08006c1c <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8006c1c:	4b01      	ldr	r3, [pc, #4]	(8006c24 <RCC_PLLCmd+0x8>)
 8006c1e:	6018      	str	r0, [r3, #0]
}
 8006c20:	4770      	bx	lr
 8006c22:	46c0      	nop			(mov r8, r8)
 8006c24:	42420060 	.word	0x42420060

08006c28 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8006c28:	4a03      	ldr	r2, [pc, #12]	(8006c38 <RCC_SYSCLKConfig+0x10>)
 8006c2a:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8006c2c:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8006c30:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006c32:	6050      	str	r0, [r2, #4]
}
 8006c34:	4770      	bx	lr
 8006c36:	46c0      	nop			(mov r8, r8)
 8006c38:	40021000 	.word	0x40021000

08006c3c <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8006c3c:	4b02      	ldr	r3, [pc, #8]	(8006c48 <RCC_GetSYSCLKSource+0xc>)
 8006c3e:	6858      	ldr	r0, [r3, #4]
 8006c40:	f000 000c 	and.w	r0, r0, #12	; 0xc
}
 8006c44:	4770      	bx	lr
 8006c46:	46c0      	nop			(mov r8, r8)
 8006c48:	40021000 	.word	0x40021000

08006c4c <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8006c4c:	4a03      	ldr	r2, [pc, #12]	(8006c5c <RCC_HCLKConfig+0x10>)
 8006c4e:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8006c50:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8006c54:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006c56:	6050      	str	r0, [r2, #4]
}
 8006c58:	4770      	bx	lr
 8006c5a:	46c0      	nop			(mov r8, r8)
 8006c5c:	40021000 	.word	0x40021000

08006c60 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8006c60:	4a03      	ldr	r2, [pc, #12]	(8006c70 <RCC_PCLK1Config+0x10>)
 8006c62:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8006c64:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8006c68:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006c6a:	6050      	str	r0, [r2, #4]
}
 8006c6c:	4770      	bx	lr
 8006c6e:	46c0      	nop			(mov r8, r8)
 8006c70:	40021000 	.word	0x40021000

08006c74 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8006c74:	4a03      	ldr	r2, [pc, #12]	(8006c84 <RCC_PCLK2Config+0x10>)
 8006c76:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8006c78:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8006c7c:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006c80:	6053      	str	r3, [r2, #4]
}
 8006c82:	4770      	bx	lr
 8006c84:	40021000 	.word	0x40021000

08006c88 <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006c88:	b121      	cbz	r1, 8006c94 <RCC_ITConfig+0xc>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8006c8a:	4a05      	ldr	r2, [pc, #20]	(8006ca0 <RCC_ITConfig+0x18>)
 8006c8c:	7813      	ldrb	r3, [r2, #0]
 8006c8e:	ea40 0303 	orr.w	r3, r0, r3
 8006c92:	e003      	b.n	8006c9c <RCC_ITConfig+0x14>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8006c94:	4a02      	ldr	r2, [pc, #8]	(8006ca0 <RCC_ITConfig+0x18>)
 8006c96:	7813      	ldrb	r3, [r2, #0]
 8006c98:	ea23 0300 	bic.w	r3, r3, r0
 8006c9c:	7013      	strb	r3, [r2, #0]
  }
}
 8006c9e:	4770      	bx	lr
 8006ca0:	40021009 	.word	0x40021009

08006ca4 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8006ca4:	4b01      	ldr	r3, [pc, #4]	(8006cac <RCC_USBCLKConfig+0x8>)
 8006ca6:	6018      	str	r0, [r3, #0]
}
 8006ca8:	4770      	bx	lr
 8006caa:	46c0      	nop			(mov r8, r8)
 8006cac:	424200d8 	.word	0x424200d8

08006cb0 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8006cb0:	4a03      	ldr	r2, [pc, #12]	(8006cc0 <RCC_ADCCLKConfig+0x10>)
 8006cb2:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8006cb4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8006cb8:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006cba:	6050      	str	r0, [r2, #4]
}
 8006cbc:	4770      	bx	lr
 8006cbe:	46c0      	nop			(mov r8, r8)
 8006cc0:	40021000 	.word	0x40021000

08006cc4 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8006cc4:	4a06      	ldr	r2, [pc, #24]	(8006ce0 <RCC_LSEConfig+0x1c>)
 8006cc6:	2300      	movs	r3, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8006cc8:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8006cca:	7013      	strb	r3, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8006ccc:	7013      	strb	r3, [r2, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8006cce:	bf08      	it	eq
 8006cd0:	7010      	strbeq	r0, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8006cd2:	d003      	beq.n	8006cdc <RCC_LSEConfig+0x18>
 8006cd4:	2804      	cmp	r0, #4
 8006cd6:	d101      	bne.n	8006cdc <RCC_LSEConfig+0x18>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8006cd8:	2305      	movs	r3, #5
 8006cda:	7013      	strb	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8006cdc:	4770      	bx	lr
 8006cde:	46c0      	nop			(mov r8, r8)
 8006ce0:	40021020 	.word	0x40021020

08006ce4 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8006ce4:	4b01      	ldr	r3, [pc, #4]	(8006cec <RCC_LSICmd+0x8>)
 8006ce6:	6018      	str	r0, [r3, #0]
}
 8006ce8:	4770      	bx	lr
 8006cea:	46c0      	nop			(mov r8, r8)
 8006cec:	42420480 	.word	0x42420480

08006cf0 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8006cf0:	4a02      	ldr	r2, [pc, #8]	(8006cfc <RCC_RTCCLKConfig+0xc>)
 8006cf2:	6a13      	ldr	r3, [r2, #32]
 8006cf4:	4318      	orrs	r0, r3
 8006cf6:	6210      	str	r0, [r2, #32]
}
 8006cf8:	4770      	bx	lr
 8006cfa:	46c0      	nop			(mov r8, r8)
 8006cfc:	40021000 	.word	0x40021000

08006d00 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8006d00:	4b01      	ldr	r3, [pc, #4]	(8006d08 <RCC_RTCCLKCmd+0x8>)
 8006d02:	6018      	str	r0, [r3, #0]
}
 8006d04:	4770      	bx	lr
 8006d06:	46c0      	nop			(mov r8, r8)
 8006d08:	4242043c 	.word	0x4242043c

08006d0c <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8006d0c:	4929      	ldr	r1, [pc, #164]	(8006db4 <RCC_GetClocksFreq+0xa8>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8006d0e:	4684      	mov	ip, r0
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8006d10:	684b      	ldr	r3, [r1, #4]

  switch (tmp)
 8006d12:	f003 030c 	and.w	r3, r3, #12	; 0xc
 8006d16:	2b04      	cmp	r3, #4
 8006d18:	d021      	beq.n	8006d5e <RCC_GetClocksFreq+0x52>
 8006d1a:	2b08      	cmp	r3, #8
 8006d1c:	d11f      	bne.n	8006d5e <RCC_GetClocksFreq+0x52>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8006d1e:	684b      	ldr	r3, [r1, #4]
      pllmull = ( pllmull >> 18) + 2;
 8006d20:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006d24:	0c9b      	lsrs	r3, r3, #18
 8006d26:	1c9a      	adds	r2, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8006d28:	684b      	ldr	r3, [r1, #4]

      if (pllsource == 0x00)
 8006d2a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 8006d2e:	bf08      	it	eq
 8006d30:	ebc2 1342 	rsbeq	r3, r2, r2, lsl #5
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8006d34:	d006      	beq.n	8006d44 <RCC_GetClocksFreq+0x38>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8006d36:	684b      	ldr	r3, [r1, #4]
 8006d38:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006d3c:	ea4f 1342 	mov.w	r3, r2, lsl #5
 8006d40:	d006      	beq.n	8006d50 <RCC_GetClocksFreq+0x44>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8006d42:	1a9b      	subs	r3, r3, r2
 8006d44:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8006d48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006d4c:	021b      	lsls	r3, r3, #8
 8006d4e:	e007      	b.n	8006d60 <RCC_GetClocksFreq+0x54>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8006d50:	1a9b      	subs	r3, r3, r2
 8006d52:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8006d56:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006d5a:	025b      	lsls	r3, r3, #9
 8006d5c:	e000      	b.n	8006d60 <RCC_GetClocksFreq+0x54>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8006d5e:	4b16      	ldr	r3, [pc, #88]	(8006db8 <RCC_GetClocksFreq+0xac>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8006d60:	4814      	ldr	r0, [pc, #80]	(8006db4 <RCC_GetClocksFreq+0xa8>)
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8006d62:	f8cc 3000 	str.w	r3, [ip]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8006d66:	6843      	ldr	r3, [r0, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8006d68:	4a14      	ldr	r2, [pc, #80]	(8006dbc <RCC_GetClocksFreq+0xb0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8006d6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8006d6e:	091b      	lsrs	r3, r3, #4
 8006d70:	5cd3      	ldrb	r3, [r2, r3]
 8006d72:	f8dc 1000 	ldr.w	r1, [ip]
 8006d76:	40d9      	lsrs	r1, r3
 8006d78:	f8cc 1004 	str.w	r1, [ip, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8006d7c:	6843      	ldr	r3, [r0, #4]
 8006d7e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8006d82:	0a1b      	lsrs	r3, r3, #8
 8006d84:	5cd3      	ldrb	r3, [r2, r3]
 8006d86:	fa31 f303 	lsrs.w	r3, r1, r3
 8006d8a:	f8cc 3008 	str.w	r3, [ip, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8006d8e:	6843      	ldr	r3, [r0, #4]
 8006d90:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8006d94:	0adb      	lsrs	r3, r3, #11
 8006d96:	5cd3      	ldrb	r3, [r2, r3]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8006d98:	4a09      	ldr	r2, [pc, #36]	(8006dc0 <RCC_GetClocksFreq+0xb4>)
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8006d9a:	40d9      	lsrs	r1, r3
 8006d9c:	f8cc 100c 	str.w	r1, [ip, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8006da0:	6843      	ldr	r3, [r0, #4]
 8006da2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8006da6:	0b9b      	lsrs	r3, r3, #14
 8006da8:	5cd3      	ldrb	r3, [r2, r3]
 8006daa:	fbb1 f1f3 	udiv	r1, r1, r3
 8006dae:	f8cc 1010 	str.w	r1, [ip, #16]
}
 8006db2:	4770      	bx	lr
 8006db4:	40021000 	.word	0x40021000
 8006db8:	007a1200 	.word	0x007a1200
 8006dbc:	0800872c 	.word	0x0800872c
 8006dc0:	0800873c 	.word	0x0800873c

08006dc4 <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006dc4:	b121      	cbz	r1, 8006dd0 <RCC_AHBPeriphClockCmd+0xc>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8006dc6:	4a05      	ldr	r2, [pc, #20]	(8006ddc <RCC_AHBPeriphClockCmd+0x18>)
 8006dc8:	6953      	ldr	r3, [r2, #20]
 8006dca:	ea40 0303 	orr.w	r3, r0, r3
 8006dce:	e003      	b.n	8006dd8 <RCC_AHBPeriphClockCmd+0x14>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8006dd0:	4a02      	ldr	r2, [pc, #8]	(8006ddc <RCC_AHBPeriphClockCmd+0x18>)
 8006dd2:	6953      	ldr	r3, [r2, #20]
 8006dd4:	ea23 0300 	bic.w	r3, r3, r0
 8006dd8:	6153      	str	r3, [r2, #20]
  }
}
 8006dda:	4770      	bx	lr
 8006ddc:	40021000 	.word	0x40021000

08006de0 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006de0:	b121      	cbz	r1, 8006dec <RCC_APB2PeriphClockCmd+0xc>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8006de2:	4a05      	ldr	r2, [pc, #20]	(8006df8 <RCC_APB2PeriphClockCmd+0x18>)
 8006de4:	6993      	ldr	r3, [r2, #24]
 8006de6:	ea40 0303 	orr.w	r3, r0, r3
 8006dea:	e003      	b.n	8006df4 <RCC_APB2PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8006dec:	4a02      	ldr	r2, [pc, #8]	(8006df8 <RCC_APB2PeriphClockCmd+0x18>)
 8006dee:	6993      	ldr	r3, [r2, #24]
 8006df0:	ea23 0300 	bic.w	r3, r3, r0
 8006df4:	6193      	str	r3, [r2, #24]
  }
}
 8006df6:	4770      	bx	lr
 8006df8:	40021000 	.word	0x40021000

08006dfc <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006dfc:	b121      	cbz	r1, 8006e08 <RCC_APB1PeriphClockCmd+0xc>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8006dfe:	4a05      	ldr	r2, [pc, #20]	(8006e14 <RCC_APB1PeriphClockCmd+0x18>)
 8006e00:	69d3      	ldr	r3, [r2, #28]
 8006e02:	ea40 0303 	orr.w	r3, r0, r3
 8006e06:	e003      	b.n	8006e10 <RCC_APB1PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8006e08:	4a02      	ldr	r2, [pc, #8]	(8006e14 <RCC_APB1PeriphClockCmd+0x18>)
 8006e0a:	69d3      	ldr	r3, [r2, #28]
 8006e0c:	ea23 0300 	bic.w	r3, r3, r0
 8006e10:	61d3      	str	r3, [r2, #28]
  }
}
 8006e12:	4770      	bx	lr
 8006e14:	40021000 	.word	0x40021000

08006e18 <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006e18:	b121      	cbz	r1, 8006e24 <RCC_APB2PeriphResetCmd+0xc>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8006e1a:	4a05      	ldr	r2, [pc, #20]	(8006e30 <RCC_APB2PeriphResetCmd+0x18>)
 8006e1c:	68d3      	ldr	r3, [r2, #12]
 8006e1e:	ea40 0303 	orr.w	r3, r0, r3
 8006e22:	e003      	b.n	8006e2c <RCC_APB2PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8006e24:	4a02      	ldr	r2, [pc, #8]	(8006e30 <RCC_APB2PeriphResetCmd+0x18>)
 8006e26:	68d3      	ldr	r3, [r2, #12]
 8006e28:	ea23 0300 	bic.w	r3, r3, r0
 8006e2c:	60d3      	str	r3, [r2, #12]
  }
}
 8006e2e:	4770      	bx	lr
 8006e30:	40021000 	.word	0x40021000

08006e34 <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006e34:	b121      	cbz	r1, 8006e40 <RCC_APB1PeriphResetCmd+0xc>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8006e36:	4a05      	ldr	r2, [pc, #20]	(8006e4c <RCC_APB1PeriphResetCmd+0x18>)
 8006e38:	6913      	ldr	r3, [r2, #16]
 8006e3a:	ea40 0303 	orr.w	r3, r0, r3
 8006e3e:	e003      	b.n	8006e48 <RCC_APB1PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8006e40:	4a02      	ldr	r2, [pc, #8]	(8006e4c <RCC_APB1PeriphResetCmd+0x18>)
 8006e42:	6913      	ldr	r3, [r2, #16]
 8006e44:	ea23 0300 	bic.w	r3, r3, r0
 8006e48:	6113      	str	r3, [r2, #16]
  }
}
 8006e4a:	4770      	bx	lr
 8006e4c:	40021000 	.word	0x40021000

08006e50 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8006e50:	4b01      	ldr	r3, [pc, #4]	(8006e58 <RCC_BackupResetCmd+0x8>)
 8006e52:	6018      	str	r0, [r3, #0]
}
 8006e54:	4770      	bx	lr
 8006e56:	46c0      	nop			(mov r8, r8)
 8006e58:	42420440 	.word	0x42420440

08006e5c <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 8006e5c:	4b01      	ldr	r3, [pc, #4]	(8006e64 <RCC_ClockSecuritySystemCmd+0x8>)
 8006e5e:	6018      	str	r0, [r3, #0]
}
 8006e60:	4770      	bx	lr
 8006e62:	46c0      	nop			(mov r8, r8)
 8006e64:	4242004c 	.word	0x4242004c

08006e68 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8006e68:	4b01      	ldr	r3, [pc, #4]	(8006e70 <RCC_MCOConfig+0x8>)
 8006e6a:	7018      	strb	r0, [r3, #0]
}
 8006e6c:	4770      	bx	lr
 8006e6e:	46c0      	nop			(mov r8, r8)
 8006e70:	40021007 	.word	0x40021007

08006e74 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8006e74:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8006e76:	2b01      	cmp	r3, #1
 8006e78:	d108      	bne.n	8006e8c <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 8006e7a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006e7e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8006e82:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8006e86:	3307      	adds	r3, #7
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	e00c      	b.n	8006ea6 <RCC_GetFlagStatus+0x32>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d108      	bne.n	8006ea2 <RCC_GetFlagStatus+0x2e>
  {
    statusreg = RCC->BDCR;
 8006e90:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006e94:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8006e98:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8006e9c:	3306      	adds	r3, #6
 8006e9e:	6a1b      	ldr	r3, [r3, #32]
 8006ea0:	e001      	b.n	8006ea6 <RCC_GetFlagStatus+0x32>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8006ea2:	4b04      	ldr	r3, [pc, #16]	(8006eb4 <RCC_GetFlagStatus+0x40>)
 8006ea4:	6a5b      	ldr	r3, [r3, #36]
 8006ea6:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8006eaa:	fa33 f000 	lsrs.w	r0, r3, r0
 8006eae:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8006eb2:	4770      	bx	lr
 8006eb4:	40021000 	.word	0x40021000

08006eb8 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8006eb8:	4a02      	ldr	r2, [pc, #8]	(8006ec4 <RCC_ClearFlag+0xc>)
 8006eba:	6a53      	ldr	r3, [r2, #36]
 8006ebc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006ec0:	6253      	str	r3, [r2, #36]
}
 8006ec2:	4770      	bx	lr
 8006ec4:	40021000 	.word	0x40021000

08006ec8 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 8006ec8:	4b03      	ldr	r3, [pc, #12]	(8006ed8 <RCC_GetITStatus+0x10>)
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	4218      	tst	r0, r3
 8006ece:	bf0c      	ite	eq
 8006ed0:	2000      	moveq	r0, #0
 8006ed2:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 8006ed4:	4770      	bx	lr
 8006ed6:	46c0      	nop			(mov r8, r8)
 8006ed8:	40021000 	.word	0x40021000

08006edc <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 8006edc:	4b01      	ldr	r3, [pc, #4]	(8006ee4 <RCC_ClearITPendingBit+0x8>)
 8006ede:	7018      	strb	r0, [r3, #0]
}
 8006ee0:	4770      	bx	lr
 8006ee2:	46c0      	nop			(mov r8, r8)
 8006ee4:	4002100a 	.word	0x4002100a

08006ee8 <SPI_Init>:
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006ee8:	880a      	ldrh	r2, [r1, #0]
 8006eea:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8006eec:	f8b0 c000 	ldrh.w	ip, [r0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	888a      	ldrh	r2, [r1, #4]

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006ef4:	f40c 5c41 	and.w	ip, ip, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	88ca      	ldrh	r2, [r1, #6]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	890a      	ldrh	r2, [r1, #8]
 8006f00:	4313      	orrs	r3, r2
 8006f02:	894a      	ldrh	r2, [r1, #10]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	898a      	ldrh	r2, [r1, #12]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	89ca      	ldrh	r2, [r1, #14]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	ea4c 0c03 	orr.w	ip, ip, r3
 8006f12:	fa1f fc8c 	uxth.w	ip, ip
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8006f16:	f8a0 c000 	strh.w	ip, [r0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8006f1a:	8b83      	ldrh	r3, [r0, #28]
 8006f1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f20:	041b      	lsls	r3, r3, #16
 8006f22:	0c1b      	lsrs	r3, r3, #16
 8006f24:	8383      	strh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8006f26:	8a0b      	ldrh	r3, [r1, #16]
 8006f28:	8203      	strh	r3, [r0, #16]
}
 8006f2a:	4770      	bx	lr

08006f2c <SPI_StructInit>:
*******************************************************************************/
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8006f2c:	f04f 0300 	mov.w	r3, #0	; 0x0
 8006f30:	8003      	strh	r3, [r0, #0]

  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8006f32:	8043      	strh	r3, [r0, #2]

  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8006f34:	8083      	strh	r3, [r0, #4]

  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8006f36:	80c3      	strh	r3, [r0, #6]

  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8006f38:	8103      	strh	r3, [r0, #8]

  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8006f3a:	8143      	strh	r3, [r0, #10]

  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8006f3c:	8183      	strh	r3, [r0, #12]

  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8006f3e:	81c3      	strh	r3, [r0, #14]

  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8006f40:	f04f 0307 	mov.w	r3, #7	; 0x7
 8006f44:	8203      	strh	r3, [r0, #16]
}
 8006f46:	4770      	bx	lr

08006f48 <I2S_StructInit>:
*******************************************************************************/
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8006f48:	f04f 0300 	mov.w	r3, #0	; 0x0
 8006f4c:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8006f4e:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8006f50:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8006f52:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8006f54:	f04f 0302 	mov.w	r3, #2	; 0x2
 8006f58:	8103      	strh	r3, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8006f5a:	f04f 0300 	mov.w	r3, #0	; 0x0
 8006f5e:	8143      	strh	r3, [r0, #10]
}
 8006f60:	4770      	bx	lr
 8006f62:	46c0      	nop			(mov r8, r8)

08006f64 <SPI_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006f64:	b121      	cbz	r1, 8006f70 <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8006f66:	8803      	ldrh	r3, [r0, #0]
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f6e:	e004      	b.n	8006f7a <SPI_Cmd+0x16>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8006f70:	8803      	ldrh	r3, [r0, #0]
 8006f72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f76:	041b      	lsls	r3, r3, #16
 8006f78:	0c1b      	lsrs	r3, r3, #16
 8006f7a:	8003      	strh	r3, [r0, #0]
  }
}
 8006f7c:	4770      	bx	lr
 8006f7e:	46c0      	nop			(mov r8, r8)

08006f80 <I2S_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006f80:	b121      	cbz	r1, 8006f8c <I2S_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8006f82:	8b83      	ldrh	r3, [r0, #28]
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f8a:	e004      	b.n	8006f96 <I2S_Cmd+0x16>
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 8006f8c:	8b83      	ldrh	r3, [r0, #28]
 8006f8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f92:	041b      	lsls	r3, r3, #16
 8006f94:	0c1b      	lsrs	r3, r3, #16
 8006f96:	8383      	strh	r3, [r0, #28]
  }
}
 8006f98:	4770      	bx	lr
 8006f9a:	46c0      	nop			(mov r8, r8)

08006f9c <SPI_I2S_ITConfig>:
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)1 << itpos);
 8006f9c:	0909      	lsrs	r1, r1, #4
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	408b      	lsls	r3, r1
 8006fa2:	b299      	uxth	r1, r3

  if (NewState != DISABLE)
 8006fa4:	b122      	cbz	r2, 8006fb0 <SPI_I2S_ITConfig+0x14>
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8006fa6:	8883      	ldrh	r3, [r0, #4]
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	ea41 0303 	orr.w	r3, r1, r3
 8006fae:	e003      	b.n	8006fb8 <SPI_I2S_ITConfig+0x1c>
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (u16)~itmask;
 8006fb0:	8883      	ldrh	r3, [r0, #4]
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	ea23 0301 	bic.w	r3, r3, r1
 8006fb8:	8083      	strh	r3, [r0, #4]
  }
}
 8006fba:	4770      	bx	lr

08006fbc <SPI_I2S_DMACmd>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 8006fbc:	b122      	cbz	r2, 8006fc8 <SPI_I2S_DMACmd+0xc>
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8006fbe:	8883      	ldrh	r3, [r0, #4]
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	ea41 0303 	orr.w	r3, r1, r3
 8006fc6:	e003      	b.n	8006fd0 <SPI_I2S_DMACmd+0x14>
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (u16)~SPI_I2S_DMAReq;
 8006fc8:	8883      	ldrh	r3, [r0, #4]
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	ea23 0301 	bic.w	r3, r3, r1
 8006fd0:	8083      	strh	r3, [r0, #4]
  }
}
 8006fd2:	4770      	bx	lr

08006fd4 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8006fd4:	8181      	strh	r1, [r0, #12]
}
 8006fd6:	4770      	bx	lr

08006fd8 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8006fd8:	8980      	ldrh	r0, [r0, #12]
 8006fda:	b280      	uxth	r0, r0
}
 8006fdc:	4770      	bx	lr
 8006fde:	46c0      	nop			(mov r8, r8)

08006fe0 <SPI_NSSInternalSoftwareConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8006fe0:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8006fe4:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8006fe6:	bf17      	itett	ne
 8006fe8:	8803      	ldrhne	r3, [r0, #0]
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8006fea:	8803      	ldrheq	r3, [r0, #0]
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8006fec:	b29b      	uxthne	r3, r3
 8006fee:	f443 7380 	orrne.w	r3, r3, #256	; 0x100
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8006ff2:	bf08      	it	eq
 8006ff4:	400b      	andeq	r3, r1
 8006ff6:	8003      	strh	r3, [r0, #0]
  }
}
 8006ff8:	4770      	bx	lr
 8006ffa:	46c0      	nop			(mov r8, r8)

08006ffc <SPI_SSOutputCmd>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006ffc:	b121      	cbz	r1, 8007008 <SPI_SSOutputCmd+0xc>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8006ffe:	8883      	ldrh	r3, [r0, #4]
 8007000:	b29b      	uxth	r3, r3
 8007002:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8007006:	e004      	b.n	8007012 <SPI_SSOutputCmd+0x16>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8007008:	8883      	ldrh	r3, [r0, #4]
 800700a:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 800700e:	041b      	lsls	r3, r3, #16
 8007010:	0c1b      	lsrs	r3, r3, #16
 8007012:	8083      	strh	r3, [r0, #4]
  }
}
 8007014:	4770      	bx	lr
 8007016:	46c0      	nop			(mov r8, r8)

08007018 <SPI_DataSizeConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));

  /* Clear DFF bit */
  SPIx->CR1 &= (u16)~SPI_DataSize_16b;
 8007018:	8803      	ldrh	r3, [r0, #0]
 800701a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800701e:	041b      	lsls	r3, r3, #16
 8007020:	0c1b      	lsrs	r3, r3, #16
 8007022:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8007024:	8803      	ldrh	r3, [r0, #0]
 8007026:	b29b      	uxth	r3, r3
 8007028:	4319      	orrs	r1, r3
 800702a:	8001      	strh	r1, [r0, #0]
}
 800702c:	4770      	bx	lr
 800702e:	46c0      	nop			(mov r8, r8)

08007030 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 8007030:	8803      	ldrh	r3, [r0, #0]
 8007032:	b29b      	uxth	r3, r3
 8007034:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007038:	8003      	strh	r3, [r0, #0]
}
 800703a:	4770      	bx	lr

0800703c <SPI_CalculateCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800703c:	b121      	cbz	r1, 8007048 <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 800703e:	8803      	ldrh	r3, [r0, #0]
 8007040:	b29b      	uxth	r3, r3
 8007042:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007046:	e004      	b.n	8007052 <SPI_CalculateCRC+0x16>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8007048:	8803      	ldrh	r3, [r0, #0]
 800704a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800704e:	041b      	lsls	r3, r3, #16
 8007050:	0c1b      	lsrs	r3, r3, #16
 8007052:	8003      	strh	r3, [r0, #0]
  }
}
 8007054:	4770      	bx	lr
 8007056:	46c0      	nop			(mov r8, r8)

08007058 <SPI_GetCRC>:

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));

  if (SPI_CRC != SPI_CRC_Rx)
 8007058:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 800705a:	bf14      	ite	ne
 800705c:	8b03      	ldrhne	r3, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 800705e:	8a83      	ldrheq	r3, [r0, #20]
 8007060:	b298      	uxth	r0, r3
  }

  /* Return the selected CRC register */
  return crcreg;
}
 8007062:	4770      	bx	lr

08007064 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8007064:	8a00      	ldrh	r0, [r0, #16]
 8007066:	b280      	uxth	r0, r0
}
 8007068:	4770      	bx	lr
 800706a:	46c0      	nop			(mov r8, r8)

0800706c <SPI_BiDirectionalLineConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
 800706c:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8007070:	d104      	bne.n	800707c <SPI_BiDirectionalLineConfig+0x10>
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8007072:	8803      	ldrh	r3, [r0, #0]
 8007074:	b29b      	uxth	r3, r3
 8007076:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800707a:	e004      	b.n	8007086 <SPI_BiDirectionalLineConfig+0x1a>
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 800707c:	8803      	ldrh	r3, [r0, #0]
 800707e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007082:	041b      	lsls	r3, r3, #16
 8007084:	0c1b      	lsrs	r3, r3, #16
 8007086:	8003      	strh	r3, [r0, #0]
  }
}
 8007088:	4770      	bx	lr
 800708a:	46c0      	nop			(mov r8, r8)

0800708c <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (u16)RESET)
 800708c:	8903      	ldrh	r3, [r0, #8]
 800708e:	4219      	tst	r1, r3
 8007090:	bf0c      	ite	eq
 8007092:	2000      	moveq	r0, #0
 8007094:	2001      	movne	r0, #1
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 8007096:	4770      	bx	lr

08007098 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (u16)~SPI_I2S_FLAG;
 8007098:	ea6f 0101 	mvn.w	r1, r1
 800709c:	b289      	uxth	r1, r1
 800709e:	8101      	strh	r1, [r0, #8]
}
 80070a0:	4770      	bx	lr
 80070a2:	46c0      	nop			(mov r8, r8)

080070a4 <SPI_I2S_GetITStatus>:
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80070a4:	8883      	ldrh	r3, [r0, #4]

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80070a6:	8902      	ldrh	r2, [r0, #8]
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80070a8:	fa1f fc83 	uxth.w	ip, r3

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80070ac:	2001      	movs	r0, #1
 80070ae:	f001 030f 	and.w	r3, r1, #15	; 0xf
 80070b2:	fa10 f303 	lsls.w	r3, r0, r3
 80070b6:	b292      	uxth	r2, r2
 80070b8:	421a      	tst	r2, r3
 80070ba:	d101      	bne.n	80070c0 <SPI_I2S_GetITStatus+0x1c>
 80070bc:	2000      	movs	r0, #0
 80070be:	e007      	b.n	80070d0 <SPI_I2S_GetITStatus+0x2c>
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));

  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
 80070c0:	090b      	lsrs	r3, r1, #4
 80070c2:	fa10 f303 	lsls.w	r3, r0, r3
 80070c6:	ea1c 0f03 	tst.w	ip, r3
 80070ca:	bf0c      	ite	eq
 80070cc:	2000      	moveq	r0, #0
 80070ce:	2001      	movne	r0, #1
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 80070d0:	4770      	bx	lr
 80070d2:	46c0      	nop			(mov r8, r8)

080070d4 <SPI_I2S_ClearITPendingBit>:
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));

  /* Get the SPI IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (u16)~itpos;
 80070d4:	f001 010f 	and.w	r1, r1, #15	; 0xf
 80070d8:	2301      	movs	r3, #1
 80070da:	408b      	lsls	r3, r1
 80070dc:	ea6f 0303 	mvn.w	r3, r3
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	8103      	strh	r3, [r0, #8]
}
 80070e4:	4770      	bx	lr
 80070e6:	46c0      	nop			(mov r8, r8)

080070e8 <I2S_Init>:
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80070e8:	8b83      	ldrh	r3, [r0, #28]
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 80070ea:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80070ec:	f423 637a 	bic.w	r3, r3, #4000	; 0xfa0
 80070f0:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
 80070f4:	041b      	lsls	r3, r3, #16
 80070f6:	0c1b      	lsrs	r3, r3, #16
 80070f8:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 80070fa:	f04f 0302 	mov.w	r3, #2	; 0x2
 80070fe:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8007100:	8b83      	ldrh	r3, [r0, #28]
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8007102:	b087      	sub	sp, #28
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8007104:	b29f      	uxth	r7, r3
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8007106:	890b      	ldrh	r3, [r1, #8]
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8007108:	4605      	mov	r5, r0
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 800710a:	2b02      	cmp	r3, #2
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 800710c:	460c      	mov	r4, r1
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 800710e:	d102      	bne.n	8007116 <I2S_Init+0x2e>
 8007110:	2102      	movs	r1, #2
 8007112:	2200      	movs	r2, #0
 8007114:	e026      	b.n	8007164 <I2S_Init+0x7c>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8007116:	888b      	ldrh	r3, [r1, #4]
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 8007118:	a801      	add	r0, sp, #4
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 800711a:	2b00      	cmp	r3, #0
 800711c:	bf0c      	ite	eq
 800711e:	2601      	moveq	r6, #1
 8007120:	2602      	movne	r6, #2
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 8007122:	f7ff fdf3 	bl	8006d0c <RCC_GetClocksFreq>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8007126:	88e3      	ldrh	r3, [r4, #6]
 8007128:	8922      	ldrh	r2, [r4, #8]
 800712a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800712e:	9b01      	ldr	r3, [sp, #4]
 8007130:	d104      	bne.n	800713c <I2S_Init+0x54>
    {
      /* MCLK output is enabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8007132:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007136:	005b      	lsls	r3, r3, #1
 8007138:	0212      	lsls	r2, r2, #8
 800713a:	e005      	b.n	8007148 <I2S_Init+0x60>
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 800713c:	0152      	lsls	r2, r2, #5
 800713e:	fb06 f202 	mul.w	r2, r6, r2
 8007142:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007146:	005b      	lsls	r3, r3, #1
 8007148:	fbb3 f3f2 	udiv	r3, r3, r2
 800714c:	3305      	adds	r3, #5
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 800714e:	4a13      	ldr	r2, [pc, #76]	(800719c <I2S_Init+0xb4>)
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8007150:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 8007152:	fba3 2302 	umull	r2, r3, r3, r2
 8007156:	08db      	lsrs	r3, r3, #3
      
    /* Check the parity of the divider */
    i2sodd = (u16)(tmp & (u16)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 8007158:	f003 0201 	and.w	r2, r3, #1	; 0x1
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
 800715c:	0212      	lsls	r2, r2, #8
      
    /* Check the parity of the divider */
    i2sodd = (u16)(tmp & (u16)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 800715e:	085b      	lsrs	r3, r3, #1
 8007160:	b299      	uxth	r1, r3
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
 8007162:	b292      	uxth	r2, r2
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8007164:	1e8b      	subs	r3, r1, #2
 8007166:	b29b      	uxth	r3, r3
 8007168:	2bfe      	cmp	r3, #254
 800716a:	bf28      	it	cs
 800716c:	2200      	movcs	r2, #0
 800716e:	bf28      	it	cs
 8007170:	2102      	movcs	r1, #2
    i2sdiv = 2;
    i2sodd = 0;
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (u16)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 8007172:	ea41 0302 	orr.w	r3, r1, r2
 8007176:	88e2      	ldrh	r2, [r4, #6]
 8007178:	4313      	orrs	r3, r2
 800717a:	b29b      	uxth	r3, r3
 800717c:	842b      	strh	r3, [r5, #32]
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (u16)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 800717e:	8823      	ldrh	r3, [r4, #0]
 8007180:	8862      	ldrh	r2, [r4, #2]
 8007182:	ea47 0303 	orr.w	r3, r7, r3
 8007186:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800718a:	4313      	orrs	r3, r2
 800718c:	88a2      	ldrh	r2, [r4, #4]
 800718e:	4313      	orrs	r3, r2
 8007190:	8962      	ldrh	r2, [r4, #10]
 8007192:	4313      	orrs	r3, r2
 8007194:	b29b      	uxth	r3, r3
                  I2S_InitStruct->I2S_Standard | I2S_InitStruct->I2S_DataFormat | \
                  I2S_InitStruct->I2S_CPOL);
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;                                    
 8007196:	83ab      	strh	r3, [r5, #28]
}
 8007198:	b007      	add	sp, #28
 800719a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800719c:	cccccccd 	.word	0xcccccccd

080071a0 <SPI_I2S_DeInit>:
* Input          : - SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80071a0:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(u32*)&SPIx)
 80071a2:	4b16      	ldr	r3, [pc, #88]	(80071fc <SPI_I2S_DeInit+0x5c>)
* Input          : - SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80071a4:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(u32*)&SPIx)
 80071a6:	4298      	cmp	r0, r3
* Input          : - SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80071a8:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(u32*)&SPIx)
 80071aa:	d01b      	beq.n	80071e4 <SPI_I2S_DeInit+0x44>
 80071ac:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 80071b0:	4298      	cmp	r0, r3
 80071b2:	d004      	beq.n	80071be <SPI_I2S_DeInit+0x1e>
 80071b4:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 80071b8:	4298      	cmp	r0, r3
 80071ba:	d11d      	bne.n	80071f8 <SPI_I2S_DeInit+0x58>
 80071bc:	e00a      	b.n	80071d4 <SPI_I2S_DeInit+0x34>
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 80071be:	2101      	movs	r1, #1
 80071c0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80071c4:	f7ff fe28 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 80071c8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80071cc:	2100      	movs	r1, #0
 80071ce:	f7ff fe23 	bl	8006e18 <RCC_APB2PeriphResetCmd>
 80071d2:	e011      	b.n	80071f8 <SPI_I2S_DeInit+0x58>
      break;

    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 80071d4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80071d8:	2101      	movs	r1, #1
 80071da:	f7ff fe2b 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 80071de:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80071e2:	e006      	b.n	80071f2 <SPI_I2S_DeInit+0x52>
      break;

    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 80071e4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80071e8:	2101      	movs	r1, #1
 80071ea:	f7ff fe23 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 80071ee:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80071f2:	2100      	movs	r1, #0
 80071f4:	f7ff fe1e 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      break;

    default:
      break;
  }
}
 80071f8:	b003      	add	sp, #12
 80071fa:	bd00      	pop	{pc}
 80071fc:	40003c00 	.word	0x40003c00

08007200 <SysTick_CLKSourceConfig>:
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8007200:	2804      	cmp	r0, #4
 8007202:	d103      	bne.n	800720c <SysTick_CLKSourceConfig+0xc>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8007204:	4a04      	ldr	r2, [pc, #16]	(8007218 <SysTick_CLKSourceConfig+0x18>)
 8007206:	6813      	ldr	r3, [r2, #0]
 8007208:	4303      	orrs	r3, r0
 800720a:	e003      	b.n	8007214 <SysTick_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 800720c:	4a02      	ldr	r2, [pc, #8]	(8007218 <SysTick_CLKSourceConfig+0x18>)
 800720e:	6813      	ldr	r3, [r2, #0]
 8007210:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8007214:	6013      	str	r3, [r2, #0]
  }
}
 8007216:	4770      	bx	lr
 8007218:	e000e010 	.word	0xe000e010

0800721c <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 800721c:	4b01      	ldr	r3, [pc, #4]	(8007224 <SysTick_SetReload+0x8>)
 800721e:	6058      	str	r0, [r3, #4]
}
 8007220:	4770      	bx	lr
 8007222:	46c0      	nop			(mov r8, r8)
 8007224:	e000e010 	.word	0xe000e010

08007228 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8007228:	2801      	cmp	r0, #1
 800722a:	d103      	bne.n	8007234 <SysTick_CounterCmd+0xc>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800722c:	4a08      	ldr	r2, [pc, #32]	(8007250 <SysTick_CounterCmd+0x28>)
 800722e:	6813      	ldr	r3, [r2, #0]
 8007230:	4303      	orrs	r3, r0
 8007232:	e006      	b.n	8007242 <SysTick_CounterCmd+0x1a>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8007234:	f110 0f02 	cmn.w	r0, #2	; 0x2
 8007238:	d105      	bne.n	8007246 <SysTick_CounterCmd+0x1e>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 800723a:	4a05      	ldr	r2, [pc, #20]	(8007250 <SysTick_CounterCmd+0x28>)
 800723c:	6813      	ldr	r3, [r2, #0]
 800723e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8007242:	6013      	str	r3, [r2, #0]
 8007244:	e002      	b.n	800724c <SysTick_CounterCmd+0x24>
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8007246:	4b02      	ldr	r3, [pc, #8]	(8007250 <SysTick_CounterCmd+0x28>)
 8007248:	2200      	movs	r2, #0
 800724a:	609a      	str	r2, [r3, #8]
  }    
}
 800724c:	4770      	bx	lr
 800724e:	46c0      	nop			(mov r8, r8)
 8007250:	e000e010 	.word	0xe000e010

08007254 <SysTick_ITConfig>:
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007254:	b120      	cbz	r0, 8007260 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8007256:	4a05      	ldr	r2, [pc, #20]	(800726c <SysTick_ITConfig+0x18>)
 8007258:	6813      	ldr	r3, [r2, #0]
 800725a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800725e:	e003      	b.n	8007268 <SysTick_ITConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8007260:	4a02      	ldr	r2, [pc, #8]	(800726c <SysTick_ITConfig+0x18>)
 8007262:	6813      	ldr	r3, [r2, #0]
 8007264:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8007268:	6013      	str	r3, [r2, #0]
  }
}
 800726a:	4770      	bx	lr
 800726c:	e000e010 	.word	0xe000e010

08007270 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8007270:	4b01      	ldr	r3, [pc, #4]	(8007278 <SysTick_GetCounter+0x8>)
 8007272:	6898      	ldr	r0, [r3, #8]
}
 8007274:	4770      	bx	lr
 8007276:	46c0      	nop			(mov r8, r8)
 8007278:	e000e010 	.word	0xe000e010

0800727c <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 800727c:	08c3      	lsrs	r3, r0, #3
 800727e:	2b02      	cmp	r3, #2
*                       - SysTick_FLAG_NOREF
* Output         : None
* Return         : None
*******************************************************************************/
FlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG)
{
 8007280:	4602      	mov	r2, r0
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8007282:	d106      	bne.n	8007292 <SysTick_GetFlagStatus+0x16>
  {
    statusreg = SysTick->CTRL;
 8007284:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8007288:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 800728c:	330e      	adds	r3, #14
 800728e:	6818      	ldr	r0, [r3, #0]
 8007290:	e001      	b.n	8007296 <SysTick_GetFlagStatus+0x1a>
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 8007292:	4b03      	ldr	r3, [pc, #12]	(80072a0 <SysTick_GetFlagStatus+0x24>)
 8007294:	68d8      	ldr	r0, [r3, #12]
 8007296:	40d0      	lsrs	r0, r2
 8007298:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800729c:	4770      	bx	lr
 800729e:	46c0      	nop			(mov r8, r8)
 80072a0:	e000e010 	.word	0xe000e010

080072a4 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80072a4:	8803      	ldrh	r3, [r0, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80072a6:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80072a8:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80072ac:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80072ae:	8803      	ldrh	r3, [r0, #0]
 80072b0:	88ca      	ldrh	r2, [r1, #6]
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	4313      	orrs	r3, r2
 80072b6:	884a      	ldrh	r2, [r1, #2]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80072b8:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80072ba:	4313      	orrs	r3, r2
 80072bc:	b29b      	uxth	r3, r3
 80072be:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80072c0:	888b      	ldrh	r3, [r1, #4]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80072c2:	4a0b      	ldr	r2, [pc, #44]	(80072f0 <TIM_TimeBaseInit+0x4c>)
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80072c4:	8583      	strh	r3, [r0, #44]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80072c6:	880b      	ldrh	r3, [r1, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80072c8:	468c      	mov	ip, r1
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80072ca:	8503      	strh	r3, [r0, #40]

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80072cc:	f04f 0301 	mov.w	r3, #1	; 0x1
 80072d0:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80072d2:	4b08      	ldr	r3, [pc, #32]	(80072f4 <TIM_TimeBaseInit+0x50>)
 80072d4:	4298      	cmp	r0, r3
 80072d6:	bf14      	ite	ne
 80072d8:	2300      	movne	r3, #0
 80072da:	2301      	moveq	r3, #1
 80072dc:	4290      	cmp	r0, r2
 80072de:	bf08      	it	eq
 80072e0:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 80072e4:	b113      	cbz	r3, 80072ec <TIM_TimeBaseInit+0x48>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80072e6:	f89c 3008 	ldrb.w	r3, [ip, #8]
 80072ea:	8603      	strh	r3, [r0, #48]
  }        
}
 80072ec:	b002      	add	sp, #8
 80072ee:	4770      	bx	lr
 80072f0:	40012c00 	.word	0x40012c00
 80072f4:	40013400 	.word	0x40013400

080072f8 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80072f8:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80072fa:	468c      	mov	ip, r1
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80072fc:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8007300:	041b      	lsls	r3, r3, #16
 8007302:	0c1b      	lsrs	r3, r3, #16
 8007304:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007306:	8c01      	ldrh	r1, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007308:	8883      	ldrh	r3, [r0, #4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800730a:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800730c:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800730e:	8b03      	ldrh	r3, [r0, #24]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8007310:	f8bc 2008 	ldrh.w	r2, [ip, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007314:	b29e      	uxth	r6, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8007316:	f8bc 3002 	ldrh.w	r3, [ip, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800731a:	f021 0102 	bic.w	r1, r1, #2	; 0x2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800731e:	4313      	orrs	r3, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8007320:	0409      	lsls	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8007322:	b29b      	uxth	r3, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8007324:	0c09      	lsrs	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8007326:	ea43 0401 	orr.w	r4, r3, r1
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800732a:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800732e:	f8bc 7000 	ldrh.w	r7, [ip]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8007332:	8683      	strh	r3, [r0, #52]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8007334:	4b1a      	ldr	r3, [pc, #104]	(80073a0 <TIM_OC1Init+0xa8>)
 8007336:	4a1b      	ldr	r2, [pc, #108]	(80073a4 <TIM_OC1Init+0xac>)
 8007338:	4298      	cmp	r0, r3
 800733a:	bf14      	ite	ne
 800733c:	2300      	movne	r3, #0
 800733e:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8007340:	b083      	sub	sp, #12
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8007342:	4290      	cmp	r0, r2
 8007344:	bf08      	it	eq
 8007346:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800734a:	9001      	str	r0, [sp, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800734c:	b1eb      	cbz	r3, 800738a <TIM_OC1Init+0x92>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 800734e:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8007352:	f5a2 5230 	sub.w	r2, r2, #11264	; 0x2c00

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8007356:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 800735a:	3a09      	subs	r2, #9
 800735c:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8007360:	431a      	orrs	r2, r3

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8007362:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8007366:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800736a:	f8bc 2004 	ldrh.w	r2, [ip, #4]

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 800736e:	f647 41ff 	movw	r1, #31999	; 0x7cff

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8007372:	ea43 0402 	orr.w	r4, r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8007376:	f8bc 300e 	ldrh.w	r3, [ip, #14]
 800737a:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 800737e:	ea05 0101 	and.w	r1, r5, r1

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8007382:	4313      	orrs	r3, r2
 8007384:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8007386:	ea43 0501 	orr.w	r5, r3, r1
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 800738a:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800738e:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8007392:	433b      	orrs	r3, r7

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007394:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007396:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007398:	8404      	strh	r4, [r0, #32]
}
 800739a:	b003      	add	sp, #12
 800739c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800739e:	46c0      	nop			(mov r8, r8)
 80073a0:	40013400 	.word	0x40013400
 80073a4:	40012c00 	.word	0x40012c00

080073a8 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80073a8:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80073aa:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80073ac:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80073b0:	041b      	lsls	r3, r3, #16
 80073b2:	0c1b      	lsrs	r3, r3, #16
 80073b4:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80073b6:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073b8:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80073ba:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073be:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073c0:	8b02      	ldrh	r2, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80073c2:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073c4:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80073c6:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80073c8:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80073ca:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80073ce:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80073d0:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80073d2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80073d6:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80073d8:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80073da:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80073dc:	8703      	strh	r3, [r0, #56]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80073de:	4b1e      	ldr	r3, [pc, #120]	(8007458 <TIM_OC2Init+0xb0>)
 80073e0:	4a1e      	ldr	r2, [pc, #120]	(800745c <TIM_OC2Init+0xb4>)
 80073e2:	4298      	cmp	r0, r3
 80073e4:	bf14      	ite	ne
 80073e6:	2300      	movne	r3, #0
 80073e8:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80073ea:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80073ec:	4290      	cmp	r0, r2
 80073ee:	bf08      	it	eq
 80073f0:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80073f4:	9001      	str	r0, [sp, #4]
 80073f6:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80073f8:	b30b      	cbz	r3, 800743e <TIM_OC2Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 80073fa:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80073fe:	f5a2 5232 	sub.w	r2, r2, #11392	; 0x2c80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8007402:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8007406:	3a01      	subs	r2, #1
 8007408:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800740c:	ea42 1203 	orr.w	r2, r2, r3, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8007410:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8007414:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8007418:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 800741c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8007420:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8007422:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8007426:	f247 33ff 	movw	r3, #29695	; 0x73ff
 800742a:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800742e:	ea43 0382 	orr.w	r3, r3, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8007432:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8007436:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8007438:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 800743c:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 800743e:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8007442:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8007446:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 800744a:	b29b      	uxth	r3, r3
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800744c:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800744e:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007450:	8404      	strh	r4, [r0, #32]
}
 8007452:	b003      	add	sp, #12
 8007454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007456:	46c0      	nop			(mov r8, r8)
 8007458:	40013400 	.word	0x40013400
 800745c:	40012c00 	.word	0x40012c00

08007460 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8007460:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8007462:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8007464:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007468:	041b      	lsls	r3, r3, #16
 800746a:	0c1b      	lsrs	r3, r3, #16
 800746c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800746e:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007470:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8007472:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007476:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007478:	8b82      	ldrh	r2, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800747a:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800747c:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800747e:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8007480:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8007482:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8007486:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8007488:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 800748a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800748e:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8007490:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8007492:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8007494:	8783      	strh	r3, [r0, #60]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8007496:	4b1d      	ldr	r3, [pc, #116]	(800750c <TIM_OC3Init+0xac>)
 8007498:	4a1d      	ldr	r2, [pc, #116]	(8007510 <TIM_OC3Init+0xb0>)
 800749a:	4298      	cmp	r0, r3
 800749c:	bf14      	ite	ne
 800749e:	2300      	movne	r3, #0
 80074a0:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80074a2:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80074a4:	4290      	cmp	r0, r2
 80074a6:	bf08      	it	eq
 80074a8:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80074ac:	9001      	str	r0, [sp, #4]
 80074ae:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80074b0:	b30b      	cbz	r3, 80074f6 <TIM_OC3Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80074b2:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80074b6:	f5a2 5250 	sub.w	r2, r2, #13312	; 0x3400

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80074ba:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80074be:	3a01      	subs	r2, #1
 80074c0:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80074c4:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 80074c8:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80074cc:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80074d0:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 80074d4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80074d8:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80074da:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 80074de:	f644 73ff 	movw	r3, #20479	; 0x4fff
 80074e2:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80074e6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80074ea:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80074ee:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80074f0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80074f4:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80074f6:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80074fa:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80074fe:	433b      	orrs	r3, r7
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007500:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007502:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007504:	8404      	strh	r4, [r0, #32]
}
 8007506:	b003      	add	sp, #12
 8007508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800750a:	46c0      	nop			(mov r8, r8)
 800750c:	40013400 	.word	0x40013400
 8007510:	40012c00 	.word	0x40012c00

08007514 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8007514:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8007516:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8007518:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800751c:	041b      	lsls	r3, r3, #16
 800751e:	0c1b      	lsrs	r3, r3, #16
 8007520:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007522:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8007524:	b085      	sub	sp, #20

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007526:	b29b      	uxth	r3, r3
 8007528:	9302      	str	r3, [sp, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800752a:	8883      	ldrh	r3, [r0, #4]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800752c:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800752e:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007532:	8b83      	ldrh	r3, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8007534:	880e      	ldrh	r6, [r1, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007536:	b29d      	uxth	r5, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8007538:	88cb      	ldrh	r3, [r1, #6]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800753a:	890f      	ldrh	r7, [r1, #8]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800753c:	f8a0 3040 	strh.w	r3, [r0, #64]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8007540:	4b17      	ldr	r3, [pc, #92]	(80075a0 <TIM_OC4Init+0x8c>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8007542:	9201      	str	r2, [sp, #4]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8007544:	4a17      	ldr	r2, [pc, #92]	(80075a4 <TIM_OC4Init+0x90>)
 8007546:	4298      	cmp	r0, r3
 8007548:	bf14      	ite	ne
 800754a:	2300      	movne	r3, #0
 800754c:	2301      	moveq	r3, #1
 800754e:	4290      	cmp	r0, r2
 8007550:	bf08      	it	eq
 8007552:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8007556:	9003      	str	r0, [sp, #12]
 8007558:	460c      	mov	r4, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800755a:	b13b      	cbz	r3, 800756c <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 800755c:	ea4f 438c 	mov.w	r3, ip, lsl #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8007560:	89a2      	ldrh	r2, [r4, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8007562:	0c9b      	lsrs	r3, r3, #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8007564:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8007568:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 800756c:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8007570:	ea05 0303 	and.w	r3, r5, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8007574:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8007578:	b29b      	uxth	r3, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 800757a:	9a02      	ldr	r2, [sp, #8]
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800757c:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8007580:	8383      	strh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8007582:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007586:	ea02 0303 	and.w	r3, r2, r3

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800758a:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800758e:	9a01      	ldr	r2, [sp, #4]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8007590:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8007592:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8007596:	b29b      	uxth	r3, r3
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007598:	8403      	strh	r3, [r0, #32]
}
 800759a:	b005      	add	sp, #20
 800759c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800759e:	46c0      	nop			(mov r8, r8)
 80075a0:	40013400 	.word	0x40013400
 80075a4:	40012c00 	.word	0x40012c00

080075a8 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80075a8:	880b      	ldrh	r3, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80075aa:	b530      	push	{r4, r5, lr}
 80075ac:	4604      	mov	r4, r0
 80075ae:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80075b0:	bb43      	cbnz	r3, 8007604 <TIM_ICInit+0x5c>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80075b2:	8c23      	ldrh	r3, [r4, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80075b4:	8849      	ldrh	r1, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80075b6:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80075ba:	041b      	lsls	r3, r3, #16
 80075bc:	0c1b      	lsrs	r3, r3, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80075be:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 80075c2:	8928      	ldrh	r0, [r5, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80075c4:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 80075c6:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 80075c8:	8c22      	ldrh	r2, [r4, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80075ca:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80075ce:	041b      	lsls	r3, r3, #16
 80075d0:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80075d2:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80075d6:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80075da:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80075dc:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80075de:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80075e0:	f041 0101 	orr.w	r1, r1, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80075e4:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80075e8:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075ea:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80075ec:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80075ee:	8b23      	ldrh	r3, [r4, #24]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80075f0:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80075f2:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80075f6:	041b      	lsls	r3, r3, #16
 80075f8:	0c1b      	lsrs	r3, r3, #16
 80075fa:	8323      	strh	r3, [r4, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80075fc:	8b23      	ldrh	r3, [r4, #24]
 80075fe:	b29b      	uxth	r3, r3
 8007600:	4313      	orrs	r3, r2
 8007602:	e02e      	b.n	8007662 <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8007604:	2b04      	cmp	r3, #4
 8007606:	d12e      	bne.n	8007666 <TIM_ICInit+0xbe>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8007608:	8c23      	ldrh	r3, [r4, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800760a:	f8b1 c002 	ldrh.w	ip, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800760e:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8007612:	041b      	lsls	r3, r3, #16
 8007614:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007616:	8888      	ldrh	r0, [r1, #4]
 8007618:	8909      	ldrh	r1, [r1, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800761a:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 800761c:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 800761e:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8007620:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007624:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007626:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800762a:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800762c:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800762e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007632:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8007634:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007636:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800763a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800763e:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8007640:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007642:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007646:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8007648:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800764a:	8b23      	ldrh	r3, [r4, #24]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800764c:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800764e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007652:	041b      	lsls	r3, r3, #16
 8007654:	0c1b      	lsrs	r3, r3, #16
 8007656:	8323      	strh	r3, [r4, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8007658:	8b23      	ldrh	r3, [r4, #24]
 800765a:	b29b      	uxth	r3, r3
 800765c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007660:	b29b      	uxth	r3, r3
 8007662:	8323      	strh	r3, [r4, #24]
 8007664:	e055      	b.n	8007712 <TIM_ICInit+0x16a>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8007666:	2b08      	cmp	r3, #8
 8007668:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 800766c:	8888      	ldrh	r0, [r1, #4]
 800766e:	8909      	ldrh	r1, [r1, #8]
 8007670:	d125      	bne.n	80076be <TIM_ICInit+0x116>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8007672:	8c23      	ldrh	r3, [r4, #32]
 8007674:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007678:	041b      	lsls	r3, r3, #16
 800767a:	0c1b      	lsrs	r3, r3, #16
 800767c:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 800767e:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 8007680:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8007682:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8007686:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800768a:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800768c:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800768e:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8007690:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8007692:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8007696:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800769a:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800769c:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800769e:	4303      	orrs	r3, r0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80076a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80076a4:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer;
 80076a6:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80076a8:	8ba3      	ldrh	r3, [r4, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80076aa:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80076ac:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80076b0:	041b      	lsls	r3, r3, #16
 80076b2:	0c1b      	lsrs	r3, r3, #16
 80076b4:	83a3      	strh	r3, [r4, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80076b6:	8ba3      	ldrh	r3, [r4, #28]
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	4313      	orrs	r3, r2
 80076bc:	e028      	b.n	8007710 <TIM_ICInit+0x168>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80076be:	8c23      	ldrh	r3, [r4, #32]
 80076c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80076c4:	041b      	lsls	r3, r3, #16
 80076c6:	0c1b      	lsrs	r3, r3, #16
 80076c8:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 80076ca:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 80076cc:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80076ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076d2:	051b      	lsls	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80076d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80076d8:	0d1b      	lsrs	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80076da:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80076dc:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80076e0:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80076e2:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80076e4:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80076e8:	ea43 3301 	orr.w	r3, r3, r1, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80076ec:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80076ee:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80076f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80076f4:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer ;
 80076f6:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 80076f8:	8ba3      	ldrh	r3, [r4, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80076fa:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 80076fc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007700:	041b      	lsls	r3, r3, #16
 8007702:	0c1b      	lsrs	r3, r3, #16
 8007704:	83a3      	strh	r3, [r4, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8007706:	8ba3      	ldrh	r3, [r4, #28]
 8007708:	b29b      	uxth	r3, r3
 800770a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800770e:	b29b      	uxth	r3, r3
 8007710:	83a3      	strh	r3, [r4, #28]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8007712:	bd30      	pop	{r4, r5, pc}

08007714 <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8007714:	468c      	mov	ip, r1
 8007716:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8007718:	f8bc 3000 	ldrh.w	r3, [ip]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 800771c:	884c      	ldrh	r4, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 800771e:	8889      	ldrh	r1, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8007720:	2c00      	cmp	r4, #0
 8007722:	bf0c      	ite	eq
 8007724:	2702      	moveq	r7, #2
 8007726:	2700      	movne	r7, #0
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8007728:	2901      	cmp	r1, #1
 800772a:	bf0c      	ite	eq
 800772c:	2602      	moveq	r6, #2
 800772e:	2601      	movne	r6, #1
 8007730:	f8bc 5008 	ldrh.w	r5, [ip, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8007734:	2b00      	cmp	r3, #0
 8007736:	d14b      	bne.n	80077d0 <TIM_PWMIConfig+0xbc>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8007738:	8c03      	ldrh	r3, [r0, #32]
 800773a:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800773e:	041b      	lsls	r3, r3, #16
 8007740:	0c1b      	lsrs	r3, r3, #16
 8007742:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8007744:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8007746:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8007748:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800774c:	041b      	lsls	r3, r3, #16
 800774e:	0c1b      	lsrs	r3, r3, #16
 8007750:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8007754:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8007758:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800775a:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800775c:	430b      	orrs	r3, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800775e:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8007760:	f044 0101 	orr.w	r1, r4, #1	; 0x1
 8007764:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007766:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8007768:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800776a:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800776c:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8007770:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8007774:	041b      	lsls	r3, r3, #16
 8007776:	0c1b      	lsrs	r3, r3, #16
 8007778:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800777a:	8b03      	ldrh	r3, [r0, #24]
 800777c:	b29b      	uxth	r3, r3
 800777e:	430b      	orrs	r3, r1
 8007780:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8007782:	8c03      	ldrh	r3, [r0, #32]
 8007784:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8007788:	041b      	lsls	r3, r3, #16
 800778a:	0c1b      	lsrs	r3, r3, #16
 800778c:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800778e:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8007790:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8007792:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007796:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007798:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800779c:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800779e:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80077a0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80077a4:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80077a6:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80077a8:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80077ac:	ea43 2306 	orr.w	r3, r3, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80077b0:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80077b4:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80077b6:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80077b8:	8b03      	ldrh	r3, [r0, #24]
 80077ba:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80077be:	041b      	lsls	r3, r3, #16
 80077c0:	0c1b      	lsrs	r3, r3, #16
 80077c2:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 80077c4:	8b03      	ldrh	r3, [r0, #24]
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	e04c      	b.n	800786a <TIM_PWMIConfig+0x156>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80077d0:	8c03      	ldrh	r3, [r0, #32]
 80077d2:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80077d6:	041b      	lsls	r3, r3, #16
 80077d8:	0c1b      	lsrs	r3, r3, #16
 80077da:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80077dc:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80077de:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80077e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077e4:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80077e6:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80077ea:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80077ec:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80077ee:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80077f2:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80077f4:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80077f6:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80077fa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80077fe:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8007800:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8007802:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007806:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8007808:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800780a:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800780c:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8007810:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007814:	041b      	lsls	r3, r3, #16
 8007816:	0c1b      	lsrs	r3, r3, #16
 8007818:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 800781a:	8b03      	ldrh	r3, [r0, #24]
 800781c:	b29b      	uxth	r3, r3
 800781e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007822:	b29b      	uxth	r3, r3
 8007824:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8007826:	8c03      	ldrh	r3, [r0, #32]
 8007828:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800782c:	041b      	lsls	r3, r3, #16
 800782e:	0c1b      	lsrs	r3, r3, #16
 8007830:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8007832:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8007834:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8007836:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800783a:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800783c:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8007840:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8007842:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8007844:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8007848:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800784a:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800784c:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8007850:	4333      	orrs	r3, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8007852:	433a      	orrs	r2, r7

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007854:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8007856:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8007858:	8b03      	ldrh	r3, [r0, #24]
 800785a:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800785e:	041b      	lsls	r3, r3, #16
 8007860:	0c1b      	lsrs	r3, r3, #16
 8007862:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8007864:	8b03      	ldrh	r3, [r0, #24]
 8007866:	b29b      	uxth	r3, r3
 8007868:	430b      	orrs	r3, r1
 800786a:	8303      	strh	r3, [r0, #24]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800786c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800786e:	46c0      	nop			(mov r8, r8)

08007870 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8007870:	880a      	ldrh	r2, [r1, #0]
 8007872:	884b      	ldrh	r3, [r1, #2]
 8007874:	4313      	orrs	r3, r2
 8007876:	888a      	ldrh	r2, [r1, #4]
 8007878:	4313      	orrs	r3, r2
 800787a:	88ca      	ldrh	r2, [r1, #6]
 800787c:	4313      	orrs	r3, r2
 800787e:	890a      	ldrh	r2, [r1, #8]
 8007880:	4313      	orrs	r3, r2
 8007882:	894a      	ldrh	r2, [r1, #10]
 8007884:	4313      	orrs	r3, r2
 8007886:	898a      	ldrh	r2, [r1, #12]
 8007888:	4313      	orrs	r3, r2
 800788a:	b29b      	uxth	r3, r3
 800788c:	f8a0 3044 	strh.w	r3, [r0, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;

}
 8007890:	4770      	bx	lr
 8007892:	46c0      	nop			(mov r8, r8)

08007894 <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8007894:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007898:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 800789a:	f04f 0300 	mov.w	r3, #0	; 0x0
 800789e:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80078a0:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80078a2:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80078a4:	2300      	movs	r3, #0
 80078a6:	7203      	strb	r3, [r0, #8]
}
 80078a8:	4770      	bx	lr
 80078aa:	46c0      	nop			(mov r8, r8)

080078ac <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80078ac:	f04f 0300 	mov.w	r3, #0	; 0x0
 80078b0:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80078b2:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80078b4:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80078b6:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80078b8:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80078ba:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80078bc:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80078be:	81c3      	strh	r3, [r0, #14]
}
 80078c0:	4770      	bx	lr
 80078c2:	46c0      	nop			(mov r8, r8)

080078c4 <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80078c4:	f04f 0300 	mov.w	r3, #0	; 0x0
 80078c8:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80078ca:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80078cc:	f04f 0301 	mov.w	r3, #1	; 0x1
 80078d0:	8083      	strh	r3, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80078d2:	f04f 0300 	mov.w	r3, #0	; 0x0
 80078d6:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80078d8:	8103      	strh	r3, [r0, #8]
}
 80078da:	4770      	bx	lr

080078dc <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80078dc:	f04f 0300 	mov.w	r3, #0	; 0x0
 80078e0:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80078e2:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 80078e4:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 80078e6:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 80078e8:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 80078ea:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 80078ec:	8183      	strh	r3, [r0, #12]
}
 80078ee:	4770      	bx	lr

080078f0 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80078f0:	b121      	cbz	r1, 80078fc <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80078f2:	8803      	ldrh	r3, [r0, #0]
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80078fa:	e004      	b.n	8007906 <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 80078fc:	8803      	ldrh	r3, [r0, #0]
 80078fe:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8007902:	059b      	lsls	r3, r3, #22
 8007904:	0d9b      	lsrs	r3, r3, #22
 8007906:	8003      	strh	r3, [r0, #0]
  }
}
 8007908:	4770      	bx	lr
 800790a:	46c0      	nop			(mov r8, r8)

0800790c <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800790c:	b129      	cbz	r1, 800791a <TIM_CtrlPWMOutputs+0xe>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 800790e:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 8007912:	b29b      	uxth	r3, r3
 8007914:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007918:	e003      	b.n	8007922 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 800791a:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 800791e:	045b      	lsls	r3, r3, #17
 8007920:	0c5b      	lsrs	r3, r3, #17
 8007922:	f8a0 3044 	strh.w	r3, [r0, #68]
  }  
}
 8007926:	4770      	bx	lr

08007928 <TIM_ITConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007928:	b122      	cbz	r2, 8007934 <TIM_ITConfig+0xc>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800792a:	8983      	ldrh	r3, [r0, #12]
 800792c:	b29b      	uxth	r3, r3
 800792e:	ea41 0303 	orr.w	r3, r1, r3
 8007932:	e003      	b.n	800793c <TIM_ITConfig+0x14>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8007934:	8983      	ldrh	r3, [r0, #12]
 8007936:	b29b      	uxth	r3, r3
 8007938:	ea23 0301 	bic.w	r3, r3, r1
 800793c:	8183      	strh	r3, [r0, #12]
  }
}
 800793e:	4770      	bx	lr

08007940 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8007940:	8281      	strh	r1, [r0, #20]
}
 8007942:	4770      	bx	lr

08007944 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8007944:	430a      	orrs	r2, r1
 8007946:	f8a0 2048 	strh.w	r2, [r0, #72]
}
 800794a:	4770      	bx	lr

0800794c <TIM_DMACmd>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800794c:	b122      	cbz	r2, 8007958 <TIM_DMACmd+0xc>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800794e:	8983      	ldrh	r3, [r0, #12]
 8007950:	b29b      	uxth	r3, r3
 8007952:	ea41 0303 	orr.w	r3, r1, r3
 8007956:	e003      	b.n	8007960 <TIM_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8007958:	8983      	ldrh	r3, [r0, #12]
 800795a:	b29b      	uxth	r3, r3
 800795c:	ea23 0301 	bic.w	r3, r3, r1
 8007960:	8183      	strh	r3, [r0, #12]
  }
}
 8007962:	4770      	bx	lr

08007964 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8007964:	8903      	ldrh	r3, [r0, #8]
 8007966:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 800796a:	041b      	lsls	r3, r3, #16
 800796c:	0c1b      	lsrs	r3, r3, #16
 800796e:	8103      	strh	r3, [r0, #8]
}
 8007970:	4770      	bx	lr
 8007972:	46c0      	nop			(mov r8, r8)

08007974 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007974:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8007976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800797a:	041b      	lsls	r3, r3, #16
 800797c:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800797e:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007980:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8007982:	8903      	ldrh	r3, [r0, #8]
 8007984:	b29b      	uxth	r3, r3
 8007986:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 800798a:	8103      	strh	r3, [r0, #8]
}
 800798c:	4770      	bx	lr
 800798e:	46c0      	nop			(mov r8, r8)

08007990 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8007990:	b510      	push	{r4, lr}
 8007992:	460c      	mov	r4, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8007994:	2c60      	cmp	r4, #96
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8007996:	4611      	mov	r1, r2
 8007998:	469c      	mov	ip, r3
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800799a:	d11a      	bne.n	80079d2 <TIM_TIxExternalClockConfig+0x42>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800799c:	8c03      	ldrh	r3, [r0, #32]
 800799e:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80079a2:	041b      	lsls	r3, r3, #16
 80079a4:	0c1b      	lsrs	r3, r3, #16
 80079a6:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80079a8:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80079aa:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80079ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80079b0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80079b4:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80079b6:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80079b8:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80079ba:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80079bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80079c0:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80079c4:	ea43 330c 	orr.w	r3, r3, ip, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80079c8:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80079cc:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80079ce:	b292      	uxth	r2, r2
 80079d0:	e017      	b.n	8007a02 <TIM_TIxExternalClockConfig+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80079d2:	8c03      	ldrh	r3, [r0, #32]
 80079d4:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80079d8:	041b      	lsls	r3, r3, #16
 80079da:	0c1b      	lsrs	r3, r3, #16
 80079dc:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80079de:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80079e0:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80079e2:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80079e6:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80079e8:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80079ec:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80079ee:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80079f0:	f043 0301 	orr.w	r3, r3, #1	; 0x1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80079f4:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80079f6:	ea43 130c 	orr.w	r3, r3, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80079fa:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80079fe:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8007a00:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a02:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8007a04:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a06:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8007a08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a0c:	041b      	lsls	r3, r3, #16
 8007a0e:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8007a10:	ea44 0303 	orr.w	r3, r4, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a14:	8103      	strh	r3, [r0, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8007a16:	8903      	ldrh	r3, [r0, #8]
 8007a18:	b29b      	uxth	r3, r3
 8007a1a:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 8007a1e:	8103      	strh	r3, [r0, #8]
}
 8007a20:	bd10      	pop	{r4, pc}
 8007a22:	46c0      	nop			(mov r8, r8)

08007a24 <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8007a24:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8007a28:	fa5f fc8c 	uxtb.w	ip, ip
 8007a2c:	ea41 010c 	orr.w	r1, r1, ip
 8007a30:	430a      	orrs	r2, r1
 8007a32:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8007a36:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a38:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a3a:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8007a3c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007a40:	041b      	lsls	r3, r3, #16
 8007a42:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 8007a44:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a48:	8103      	strh	r3, [r0, #8]
}
 8007a4a:	4770      	bx	lr

08007a4c <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8007a4c:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8007a50:	fa5f fc8c 	uxtb.w	ip, ip
 8007a54:	ea41 010c 	orr.w	r1, r1, ip
 8007a58:	430a      	orrs	r2, r1
 8007a5a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8007a5e:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a60:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8007a62:	8903      	ldrh	r3, [r0, #8]
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007a6a:	8103      	strh	r3, [r0, #8]
}
 8007a6c:	4770      	bx	lr
 8007a6e:	46c0      	nop			(mov r8, r8)

08007a70 <TIM_ETRConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8007a70:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8007a74:	fa5f fc8c 	uxtb.w	ip, ip
 8007a78:	ea41 010c 	orr.w	r1, r1, ip
 8007a7c:	430a      	orrs	r2, r1
 8007a7e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8007a82:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a84:	8102      	strh	r2, [r0, #8]
}
 8007a86:	4770      	bx	lr

08007a88 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8007a88:	8501      	strh	r1, [r0, #40]

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8007a8a:	8282      	strh	r2, [r0, #20]
}
 8007a8c:	4770      	bx	lr
 8007a8e:	46c0      	nop			(mov r8, r8)

08007a90 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8007a90:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8007a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a96:	059b      	lsls	r3, r3, #22
 8007a98:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8007a9a:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8007a9c:	8001      	strh	r1, [r0, #0]
}
 8007a9e:	4770      	bx	lr

08007aa0 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007aa0:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8007aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007aa6:	041b      	lsls	r3, r3, #16
 8007aa8:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8007aaa:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007aac:	8101      	strh	r1, [r0, #8]
}
 8007aae:	4770      	bx	lr

08007ab0 <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ab0:	f8b0 c008 	ldrh.w	ip, [r0, #8]
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 8007ab4:	b530      	push	{r4, r5, lr}

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8007ab6:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ab8:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8007aba:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8007abe:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8007ac2:	f024 0403 	bic.w	r4, r4, #3	; 0x3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8007ac6:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8007ac8:	f02c 0c07 	bic.w	ip, ip, #7	; 0x7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8007acc:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8007ace:	0c2d      	lsrs	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8007ad0:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8007ad4:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8007ad6:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8007ad8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8007adc:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8007ae0:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8007ae4:	ea41 010c 	orr.w	r1, r1, ip

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8007ae8:	f044 0401 	orr.w	r4, r4, #1	; 0x1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8007aec:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007aee:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8007af0:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007af2:	8402      	strh	r2, [r0, #32]
}
 8007af4:	bd30      	pop	{r4, r5, pc}
 8007af6:	46c0      	nop			(mov r8, r8)

08007af8 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8007af8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8007afa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007afe:	041b      	lsls	r3, r3, #16
 8007b00:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8007b02:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007b04:	8301      	strh	r1, [r0, #24]
}
 8007b06:	4770      	bx	lr

08007b08 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8007b08:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8007b0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b0e:	041b      	lsls	r3, r3, #16
 8007b10:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8007b12:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007b16:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007b18:	8303      	strh	r3, [r0, #24]
}
 8007b1a:	4770      	bx	lr

08007b1c <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8007b1c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8007b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b22:	041b      	lsls	r3, r3, #16
 8007b24:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8007b26:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007b28:	8381      	strh	r1, [r0, #28]
}
 8007b2a:	4770      	bx	lr

08007b2c <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8007b2c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8007b2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b32:	041b      	lsls	r3, r3, #16
 8007b34:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8007b36:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007b3a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007b3c:	8383      	strh	r3, [r0, #28]
}
 8007b3e:	4770      	bx	lr

08007b40 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007b40:	b121      	cbz	r1, 8007b4c <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8007b42:	8803      	ldrh	r3, [r0, #0]
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b4a:	e004      	b.n	8007b56 <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8007b4c:	8803      	ldrh	r3, [r0, #0]
 8007b4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b52:	059b      	lsls	r3, r3, #22
 8007b54:	0d9b      	lsrs	r3, r3, #22
 8007b56:	8003      	strh	r3, [r0, #0]
  }
}
 8007b58:	4770      	bx	lr
 8007b5a:	46c0      	nop			(mov r8, r8)

08007b5c <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007b5c:	b121      	cbz	r1, 8007b68 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8007b5e:	8883      	ldrh	r3, [r0, #4]
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8007b66:	e004      	b.n	8007b72 <TIM_SelectCOM+0x16>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8007b68:	8883      	ldrh	r3, [r0, #4]
 8007b6a:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8007b6e:	041b      	lsls	r3, r3, #16
 8007b70:	0c1b      	lsrs	r3, r3, #16
 8007b72:	8083      	strh	r3, [r0, #4]
  }
}
 8007b74:	4770      	bx	lr
 8007b76:	46c0      	nop			(mov r8, r8)

08007b78 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007b78:	b121      	cbz	r1, 8007b84 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8007b7a:	8883      	ldrh	r3, [r0, #4]
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8007b82:	e004      	b.n	8007b8e <TIM_SelectCCDMA+0x16>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8007b84:	8883      	ldrh	r3, [r0, #4]
 8007b86:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8007b8a:	041b      	lsls	r3, r3, #16
 8007b8c:	0c1b      	lsrs	r3, r3, #16
 8007b8e:	8083      	strh	r3, [r0, #4]
  }
}
 8007b90:	4770      	bx	lr
 8007b92:	46c0      	nop			(mov r8, r8)

08007b94 <TIM_CCPreloadControl>:
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007b94:	b121      	cbz	r1, 8007ba0 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8007b96:	8883      	ldrh	r3, [r0, #4]
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8007b9e:	e004      	b.n	8007baa <TIM_CCPreloadControl+0x16>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8007ba0:	8883      	ldrh	r3, [r0, #4]
 8007ba2:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8007ba6:	041b      	lsls	r3, r3, #16
 8007ba8:	0c1b      	lsrs	r3, r3, #16
 8007baa:	8083      	strh	r3, [r0, #4]
  }
}
 8007bac:	4770      	bx	lr
 8007bae:	46c0      	nop			(mov r8, r8)

08007bb0 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8007bb0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8007bb2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8007bb6:	041b      	lsls	r3, r3, #16
 8007bb8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8007bba:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007bbc:	8301      	strh	r1, [r0, #24]
}
 8007bbe:	4770      	bx	lr

08007bc0 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8007bc0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8007bc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bc6:	041b      	lsls	r3, r3, #16
 8007bc8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8007bca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007bce:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007bd0:	8303      	strh	r3, [r0, #24]
}
 8007bd2:	4770      	bx	lr

08007bd4 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8007bd4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8007bd6:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8007bda:	041b      	lsls	r3, r3, #16
 8007bdc:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8007bde:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007be0:	8381      	strh	r1, [r0, #28]
}
 8007be2:	4770      	bx	lr

08007be4 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8007be4:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8007be6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bea:	041b      	lsls	r3, r3, #16
 8007bec:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8007bee:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007bf2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007bf4:	8383      	strh	r3, [r0, #28]
}
 8007bf6:	4770      	bx	lr

08007bf8 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8007bf8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8007bfa:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8007bfe:	041b      	lsls	r3, r3, #16
 8007c00:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8007c02:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8007c04:	8301      	strh	r1, [r0, #24]
}
 8007c06:	4770      	bx	lr

08007c08 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8007c08:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8007c0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c0e:	041b      	lsls	r3, r3, #16
 8007c10:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8007c12:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007c16:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8007c18:	8303      	strh	r3, [r0, #24]
}
 8007c1a:	4770      	bx	lr

08007c1c <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8007c1c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8007c1e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8007c22:	041b      	lsls	r3, r3, #16
 8007c24:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8007c26:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8007c28:	8381      	strh	r1, [r0, #28]
}
 8007c2a:	4770      	bx	lr

08007c2c <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8007c2c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8007c2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c32:	041b      	lsls	r3, r3, #16
 8007c34:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8007c36:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007c3a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8007c3c:	8383      	strh	r3, [r0, #28]
}
 8007c3e:	4770      	bx	lr

08007c40 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8007c40:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8007c42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c46:	041b      	lsls	r3, r3, #16
 8007c48:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8007c4a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007c4c:	8301      	strh	r1, [r0, #24]
}
 8007c4e:	4770      	bx	lr

08007c50 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8007c50:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8007c52:	045b      	lsls	r3, r3, #17
 8007c54:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8007c56:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007c5a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8007c5c:	8303      	strh	r3, [r0, #24]
}
 8007c5e:	4770      	bx	lr

08007c60 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8007c60:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8007c62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c66:	041b      	lsls	r3, r3, #16
 8007c68:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8007c6a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007c6c:	8381      	strh	r1, [r0, #28]
}
 8007c6e:	4770      	bx	lr

08007c70 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8007c70:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8007c72:	045b      	lsls	r3, r3, #17
 8007c74:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8007c76:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007c7a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8007c7c:	8383      	strh	r3, [r0, #28]
}
 8007c7e:	4770      	bx	lr

08007c80 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8007c80:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8007c82:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8007c86:	041b      	lsls	r3, r3, #16
 8007c88:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8007c8a:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007c8c:	8401      	strh	r1, [r0, #32]
}
 8007c8e:	4770      	bx	lr

08007c90 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8007c90:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8007c92:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8007c96:	041b      	lsls	r3, r3, #16
 8007c98:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8007c9a:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007c9c:	8401      	strh	r1, [r0, #32]
}
 8007c9e:	4770      	bx	lr

08007ca0 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8007ca0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8007ca2:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8007ca6:	041b      	lsls	r3, r3, #16
 8007ca8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8007caa:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8007cae:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007cb0:	8403      	strh	r3, [r0, #32]
}
 8007cb2:	4770      	bx	lr

08007cb4 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8007cb4:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8007cb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cba:	041b      	lsls	r3, r3, #16
 8007cbc:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8007cbe:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8007cc2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007cc4:	8403      	strh	r3, [r0, #32]
}
 8007cc6:	4770      	bx	lr

08007cc8 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8007cc8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8007cca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007cce:	041b      	lsls	r3, r3, #16
 8007cd0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8007cd2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007cd6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007cd8:	8403      	strh	r3, [r0, #32]
}
 8007cda:	4770      	bx	lr

08007cdc <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8007cdc:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8007cde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ce2:	041b      	lsls	r3, r3, #16
 8007ce4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8007ce6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007cea:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007cec:	8403      	strh	r3, [r0, #32]
}
 8007cee:	4770      	bx	lr

08007cf0 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8007cf0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8007cf2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007cf6:	041b      	lsls	r3, r3, #16
 8007cf8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8007cfa:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8007cfe:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8007d00:	8403      	strh	r3, [r0, #32]
}
 8007d02:	4770      	bx	lr

08007d04 <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8007d04:	2301      	movs	r3, #1
 8007d06:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8007d08:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8007d0a:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8007d0e:	fa1f fc8c 	uxth.w	ip, ip
 8007d12:	ea2c 0c03 	bic.w	ip, ip, r3
 8007d16:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8007d1a:	8c03      	ldrh	r3, [r0, #32]
 8007d1c:	431a      	orrs	r2, r3
 8007d1e:	b292      	uxth	r2, r2
 8007d20:	8402      	strh	r2, [r0, #32]
}
 8007d22:	4770      	bx	lr

08007d24 <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8007d24:	2304      	movs	r3, #4
 8007d26:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8007d28:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8007d2a:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8007d2e:	fa1f fc8c 	uxth.w	ip, ip
 8007d32:	ea2c 0c03 	bic.w	ip, ip, r3
 8007d36:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8007d3a:	8c03      	ldrh	r3, [r0, #32]
 8007d3c:	431a      	orrs	r2, r3
 8007d3e:	b292      	uxth	r2, r2
 8007d40:	8402      	strh	r2, [r0, #32]
}
 8007d42:	4770      	bx	lr

08007d44 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8007d44:	2301      	movs	r3, #1
 8007d46:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8007d48:	4694      	mov	ip, r2
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8007d4a:	8c02      	ldrh	r2, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8007d4c:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8007d4e:	b292      	uxth	r2, r2
 8007d50:	ea22 0203 	bic.w	r2, r2, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8007d54:	2908      	cmp	r1, #8
 8007d56:	bf14      	ite	ne
 8007d58:	2300      	movne	r3, #0
 8007d5a:	2301      	moveq	r3, #1
 8007d5c:	2900      	cmp	r1, #0
 8007d5e:	bf08      	it	eq
 8007d60:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8007d64:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8007d66:	8402      	strh	r2, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8007d68:	b16b      	cbz	r3, 8007d86 <TIM_SelectOCxM+0x42>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8007d6a:	f110 0218 	adds.w	r2, r0, #24	; 0x18
 8007d6e:	0849      	lsrs	r1, r1, #1
 8007d70:	5850      	ldr	r0, [r2, r1]
 8007d72:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8007d76:	ea00 0303 	and.w	r3, r0, r3
 8007d7a:	5053      	str	r3, [r2, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8007d7c:	5853      	ldr	r3, [r2, r1]
 8007d7e:	ea43 030c 	orr.w	r3, r3, ip
 8007d82:	5053      	str	r3, [r2, r1]
 8007d84:	e010      	b.n	8007da8 <TIM_SelectOCxM+0x64>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8007d86:	9801      	ldr	r0, [sp, #4]
 8007d88:	1f0a      	subs	r2, r1, #4
 8007d8a:	b292      	uxth	r2, r2
 8007d8c:	3018      	adds	r0, #24
 8007d8e:	0852      	lsrs	r2, r2, #1
 8007d90:	5881      	ldr	r1, [r0, r2]
 8007d92:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8007d96:	ea01 0303 	and.w	r3, r1, r3
 8007d9a:	5083      	str	r3, [r0, r2]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8007d9c:	5881      	ldr	r1, [r0, r2]
 8007d9e:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	4319      	orrs	r1, r3
 8007da6:	5081      	str	r1, [r0, r2]
  }
}
 8007da8:	b002      	add	sp, #8
 8007daa:	4770      	bx	lr

08007dac <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007dac:	b121      	cbz	r1, 8007db8 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8007dae:	8803      	ldrh	r3, [r0, #0]
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8007db6:	e004      	b.n	8007dc2 <TIM_UpdateDisableConfig+0x16>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8007db8:	8803      	ldrh	r3, [r0, #0]
 8007dba:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8007dbe:	059b      	lsls	r3, r3, #22
 8007dc0:	0d9b      	lsrs	r3, r3, #22
 8007dc2:	8003      	strh	r3, [r0, #0]
  }
}
 8007dc4:	4770      	bx	lr
 8007dc6:	46c0      	nop			(mov r8, r8)

08007dc8 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8007dc8:	b121      	cbz	r1, 8007dd4 <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8007dca:	8803      	ldrh	r3, [r0, #0]
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8007dd2:	e004      	b.n	8007dde <TIM_UpdateRequestConfig+0x16>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8007dd4:	8803      	ldrh	r3, [r0, #0]
 8007dd6:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8007dda:	059b      	lsls	r3, r3, #22
 8007ddc:	0d9b      	lsrs	r3, r3, #22
 8007dde:	8003      	strh	r3, [r0, #0]
  }
}
 8007de0:	4770      	bx	lr
 8007de2:	46c0      	nop			(mov r8, r8)

08007de4 <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007de4:	b121      	cbz	r1, 8007df0 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8007de6:	8883      	ldrh	r3, [r0, #4]
 8007de8:	b29b      	uxth	r3, r3
 8007dea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dee:	e004      	b.n	8007dfa <TIM_SelectHallSensor+0x16>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8007df0:	8883      	ldrh	r3, [r0, #4]
 8007df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007df6:	041b      	lsls	r3, r3, #16
 8007df8:	0c1b      	lsrs	r3, r3, #16
 8007dfa:	8083      	strh	r3, [r0, #4]
  }
}
 8007dfc:	4770      	bx	lr
 8007dfe:	46c0      	nop			(mov r8, r8)

08007e00 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8007e00:	8803      	ldrh	r3, [r0, #0]
 8007e02:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8007e06:	059b      	lsls	r3, r3, #22
 8007e08:	0d9b      	lsrs	r3, r3, #22
 8007e0a:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8007e0c:	8803      	ldrh	r3, [r0, #0]
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	4319      	orrs	r1, r3
 8007e12:	8001      	strh	r1, [r0, #0]
}
 8007e14:	4770      	bx	lr
 8007e16:	46c0      	nop			(mov r8, r8)

08007e18 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8007e18:	8883      	ldrh	r3, [r0, #4]
 8007e1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e1e:	041b      	lsls	r3, r3, #16
 8007e20:	0c1b      	lsrs	r3, r3, #16
 8007e22:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8007e24:	8883      	ldrh	r3, [r0, #4]
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	4319      	orrs	r1, r3
 8007e2a:	8081      	strh	r1, [r0, #4]
}
 8007e2c:	4770      	bx	lr
 8007e2e:	46c0      	nop			(mov r8, r8)

08007e30 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8007e30:	8903      	ldrh	r3, [r0, #8]
 8007e32:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8007e36:	041b      	lsls	r3, r3, #16
 8007e38:	0c1b      	lsrs	r3, r3, #16
 8007e3a:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8007e3c:	8903      	ldrh	r3, [r0, #8]
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	4319      	orrs	r1, r3
 8007e42:	8101      	strh	r1, [r0, #8]
}
 8007e44:	4770      	bx	lr
 8007e46:	46c0      	nop			(mov r8, r8)

08007e48 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8007e48:	8903      	ldrh	r3, [r0, #8]
 8007e4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e4e:	041b      	lsls	r3, r3, #16
 8007e50:	0c1b      	lsrs	r3, r3, #16
 8007e52:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8007e54:	8903      	ldrh	r3, [r0, #8]
 8007e56:	b29b      	uxth	r3, r3
 8007e58:	4319      	orrs	r1, r3
 8007e5a:	8101      	strh	r1, [r0, #8]
}
 8007e5c:	4770      	bx	lr
 8007e5e:	46c0      	nop			(mov r8, r8)

08007e60 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8007e60:	8481      	strh	r1, [r0, #36]
}
 8007e62:	4770      	bx	lr

08007e64 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8007e64:	8581      	strh	r1, [r0, #44]
}
 8007e66:	4770      	bx	lr

08007e68 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8007e68:	8681      	strh	r1, [r0, #52]
}
 8007e6a:	4770      	bx	lr

08007e6c <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8007e6c:	8701      	strh	r1, [r0, #56]
}
 8007e6e:	4770      	bx	lr

08007e70 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8007e70:	8781      	strh	r1, [r0, #60]
}
 8007e72:	4770      	bx	lr

08007e74 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8007e74:	f8a0 1040 	strh.w	r1, [r0, #64]
}
 8007e78:	4770      	bx	lr
 8007e7a:	46c0      	nop			(mov r8, r8)

08007e7c <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8007e7c:	8b03      	ldrh	r3, [r0, #24]
 8007e7e:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8007e82:	041b      	lsls	r3, r3, #16
 8007e84:	0c1b      	lsrs	r3, r3, #16
 8007e86:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8007e88:	8b03      	ldrh	r3, [r0, #24]
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	4319      	orrs	r1, r3
 8007e8e:	8301      	strh	r1, [r0, #24]
}
 8007e90:	4770      	bx	lr
 8007e92:	46c0      	nop			(mov r8, r8)

08007e94 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8007e94:	8b03      	ldrh	r3, [r0, #24]
 8007e96:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007e9a:	041b      	lsls	r3, r3, #16
 8007e9c:	0c1b      	lsrs	r3, r3, #16
 8007e9e:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8007ea0:	8b03      	ldrh	r3, [r0, #24]
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	8303      	strh	r3, [r0, #24]
}
 8007eac:	4770      	bx	lr
 8007eae:	46c0      	nop			(mov r8, r8)

08007eb0 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8007eb0:	8b83      	ldrh	r3, [r0, #28]
 8007eb2:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8007eb6:	041b      	lsls	r3, r3, #16
 8007eb8:	0c1b      	lsrs	r3, r3, #16
 8007eba:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8007ebc:	8b83      	ldrh	r3, [r0, #28]
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	4319      	orrs	r1, r3
 8007ec2:	8381      	strh	r1, [r0, #28]
}
 8007ec4:	4770      	bx	lr
 8007ec6:	46c0      	nop			(mov r8, r8)

08007ec8 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8007ec8:	8b83      	ldrh	r3, [r0, #28]
 8007eca:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007ece:	041b      	lsls	r3, r3, #16
 8007ed0:	0c1b      	lsrs	r3, r3, #16
 8007ed2:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8007ed4:	8b83      	ldrh	r3, [r0, #28]
 8007ed6:	b29b      	uxth	r3, r3
 8007ed8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	8383      	strh	r3, [r0, #28]
}
 8007ee0:	4770      	bx	lr
 8007ee2:	46c0      	nop			(mov r8, r8)

08007ee4 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8007ee4:	8803      	ldrh	r3, [r0, #0]
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8007eea:	8803      	ldrh	r3, [r0, #0]
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	4319      	orrs	r1, r3
 8007ef0:	8001      	strh	r1, [r0, #0]
}
 8007ef2:	4770      	bx	lr

08007ef4 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8007ef4:	8e80      	ldrh	r0, [r0, #52]
 8007ef6:	b280      	uxth	r0, r0
}
 8007ef8:	4770      	bx	lr
 8007efa:	46c0      	nop			(mov r8, r8)

08007efc <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8007efc:	8f00      	ldrh	r0, [r0, #56]
 8007efe:	b280      	uxth	r0, r0
}
 8007f00:	4770      	bx	lr
 8007f02:	46c0      	nop			(mov r8, r8)

08007f04 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8007f04:	8f80      	ldrh	r0, [r0, #60]
 8007f06:	b280      	uxth	r0, r0
}
 8007f08:	4770      	bx	lr
 8007f0a:	46c0      	nop			(mov r8, r8)

08007f0c <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8007f0c:	f8b0 0040 	ldrh.w	r0, [r0, #64]
 8007f10:	b280      	uxth	r0, r0
}
 8007f12:	4770      	bx	lr

08007f14 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8007f14:	8c80      	ldrh	r0, [r0, #36]
 8007f16:	b280      	uxth	r0, r0
}
 8007f18:	4770      	bx	lr
 8007f1a:	46c0      	nop			(mov r8, r8)

08007f1c <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8007f1c:	8d00      	ldrh	r0, [r0, #40]
 8007f1e:	b280      	uxth	r0, r0
}
 8007f20:	4770      	bx	lr
 8007f22:	46c0      	nop			(mov r8, r8)

08007f24 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8007f24:	8a03      	ldrh	r3, [r0, #16]
 8007f26:	4219      	tst	r1, r3
 8007f28:	bf0c      	ite	eq
 8007f2a:	2000      	moveq	r0, #0
 8007f2c:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8007f2e:	4770      	bx	lr

08007f30 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8007f30:	ea6f 0101 	mvn.w	r1, r1
 8007f34:	b289      	uxth	r1, r1
 8007f36:	8201      	strh	r1, [r0, #16]
}
 8007f38:	4770      	bx	lr
 8007f3a:	46c0      	nop			(mov r8, r8)

08007f3c <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8007f3c:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8007f3e:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8007f40:	4219      	tst	r1, r3
 8007f42:	bf0c      	ite	eq
 8007f44:	2000      	moveq	r0, #0
 8007f46:	2001      	movne	r0, #1
 8007f48:	4211      	tst	r1, r2
 8007f4a:	bf0c      	ite	eq
 8007f4c:	2000      	moveq	r0, #0
 8007f4e:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8007f52:	4770      	bx	lr

08007f54 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8007f54:	ea6f 0101 	mvn.w	r1, r1
 8007f58:	b289      	uxth	r1, r1
 8007f5a:	8201      	strh	r1, [r0, #16]
}
 8007f5c:	4770      	bx	lr
 8007f5e:	46c0      	nop			(mov r8, r8)

08007f60 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8007f60:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8007f62:	4b2f      	ldr	r3, [pc, #188]	(8008020 <TIM_DeInit+0xc0>)
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8007f64:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8007f66:	4298      	cmp	r0, r3
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8007f68:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8007f6a:	d037      	beq.n	8007fdc <TIM_DeInit+0x7c>
 8007f6c:	d80b      	bhi.n	8007f86 <TIM_DeInit+0x26>
 8007f6e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8007f72:	4298      	cmp	r0, r3
 8007f74:	d026      	beq.n	8007fc4 <TIM_DeInit+0x64>
 8007f76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007f7a:	4298      	cmp	r0, r3
 8007f7c:	d028      	beq.n	8007fd0 <TIM_DeInit+0x70>
 8007f7e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8007f82:	d14a      	bne.n	800801a <TIM_DeInit+0xba>
 8007f84:	e018      	b.n	8007fb8 <TIM_DeInit+0x58>
 8007f86:	4b27      	ldr	r3, [pc, #156]	(8008024 <TIM_DeInit+0xc4>)
 8007f88:	4298      	cmp	r0, r3
 8007f8a:	d033      	beq.n	8007ff4 <TIM_DeInit+0x94>
 8007f8c:	d804      	bhi.n	8007f98 <TIM_DeInit+0x38>
 8007f8e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8007f92:	4298      	cmp	r0, r3
 8007f94:	d141      	bne.n	800801a <TIM_DeInit+0xba>
 8007f96:	e027      	b.n	8007fe8 <TIM_DeInit+0x88>
 8007f98:	4b23      	ldr	r3, [pc, #140]	(8008028 <TIM_DeInit+0xc8>)
 8007f9a:	4298      	cmp	r0, r3
 8007f9c:	d004      	beq.n	8007fa8 <TIM_DeInit+0x48>
 8007f9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fa2:	4298      	cmp	r0, r3
 8007fa4:	d139      	bne.n	800801a <TIM_DeInit+0xba>
 8007fa6:	e02e      	b.n	8008006 <TIM_DeInit+0xa6>
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8007fa8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007fac:	2101      	movs	r1, #1
 8007fae:	f7fe ff33 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8007fb2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007fb6:	e02d      	b.n	8008014 <TIM_DeInit+0xb4>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8007fb8:	2001      	movs	r0, #1
 8007fba:	2101      	movs	r1, #1
 8007fbc:	f7fe ff3a 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8007fc0:	2001      	movs	r0, #1
 8007fc2:	e01c      	b.n	8007ffe <TIM_DeInit+0x9e>
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8007fc4:	2002      	movs	r0, #2
 8007fc6:	2101      	movs	r1, #1
 8007fc8:	f7fe ff34 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8007fcc:	2002      	movs	r0, #2
 8007fce:	e016      	b.n	8007ffe <TIM_DeInit+0x9e>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8007fd0:	2004      	movs	r0, #4
 8007fd2:	2101      	movs	r1, #1
 8007fd4:	f7fe ff2e 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8007fd8:	2004      	movs	r0, #4
 8007fda:	e010      	b.n	8007ffe <TIM_DeInit+0x9e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8007fdc:	2008      	movs	r0, #8
 8007fde:	2101      	movs	r1, #1
 8007fe0:	f7fe ff28 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8007fe4:	2008      	movs	r0, #8
 8007fe6:	e00a      	b.n	8007ffe <TIM_DeInit+0x9e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8007fe8:	2010      	movs	r0, #16
 8007fea:	2101      	movs	r1, #1
 8007fec:	f7fe ff22 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8007ff0:	2010      	movs	r0, #16
 8007ff2:	e004      	b.n	8007ffe <TIM_DeInit+0x9e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8007ff4:	2020      	movs	r0, #32
 8007ff6:	2101      	movs	r1, #1
 8007ff8:	f7fe ff1c 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8007ffc:	2020      	movs	r0, #32
 8007ffe:	2100      	movs	r1, #0
 8008000:	f7fe ff18 	bl	8006e34 <RCC_APB1PeriphResetCmd>
 8008004:	e009      	b.n	800801a <TIM_DeInit+0xba>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8008006:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800800a:	2101      	movs	r1, #1
 800800c:	f7fe ff04 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8008010:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8008014:	2100      	movs	r1, #0
 8008016:	f7fe feff 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 800801a:	b003      	add	sp, #12
 800801c:	bd00      	pop	{pc}
 800801e:	46c0      	nop			(mov r8, r8)
 8008020:	40000c00 	.word	0x40000c00
 8008024:	40001400 	.word	0x40001400
 8008028:	40012c00 	.word	0x40012c00

0800802c <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 800802c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8008030:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8008032:	f04f 0300 	mov.w	r3, #0	; 0x0
 8008036:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8008038:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 800803a:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800803c:	f04f 030c 	mov.w	r3, #12	; 0xc
 8008040:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8008042:	f04f 0300 	mov.w	r3, #0	; 0x0
 8008046:	8183      	strh	r3, [r0, #12]
}
 8008048:	4770      	bx	lr
 800804a:	46c0      	nop			(mov r8, r8)

0800804c <USART_ClockInit>:
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800804c:	f8b1 c000 	ldrh.w	ip, [r1]
 8008050:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8008052:	8a02      	ldrh	r2, [r0, #16]
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8008054:	ea43 030c 	orr.w	r3, r3, ip
 8008058:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 800805c:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 800805e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8008062:	ea43 030c 	orr.w	r3, r3, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8008066:	0412      	lsls	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8008068:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 800806a:	0c12      	lsrs	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800806c:	b29b      	uxth	r3, r3
 800806e:	4313      	orrs	r3, r2
 8008070:	8203      	strh	r3, [r0, #16]
}
 8008072:	4770      	bx	lr

08008074 <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8008074:	f04f 0300 	mov.w	r3, #0	; 0x0
 8008078:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800807a:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 800807c:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 800807e:	80c3      	strh	r3, [r0, #6]
}
 8008080:	4770      	bx	lr
 8008082:	46c0      	nop			(mov r8, r8)

08008084 <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8008084:	b121      	cbz	r1, 8008090 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8008086:	8983      	ldrh	r3, [r0, #12]
 8008088:	b29b      	uxth	r3, r3
 800808a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800808e:	e004      	b.n	800809a <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8008090:	8983      	ldrh	r3, [r0, #12]
 8008092:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008096:	041b      	lsls	r3, r3, #16
 8008098:	0c1b      	lsrs	r3, r3, #16
 800809a:	8183      	strh	r3, [r0, #12]
  }
}
 800809c:	4770      	bx	lr
 800809e:	46c0      	nop			(mov r8, r8)

080080a0 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80080a0:	b2cb      	uxtb	r3, r1
 80080a2:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80080a6:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 80080aa:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 80080ac:	b082      	sub	sp, #8
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80080ae:	fa13 f101 	lsls.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80080b2:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 80080b6:	9001      	str	r0, [sp, #4]
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80080b8:	d101      	bne.n	80080be <USART_ITConfig+0x1e>
  {
    usartxbase += 0x0C;
 80080ba:	300c      	adds	r0, #12
 80080bc:	e005      	b.n	80080ca <USART_ITConfig+0x2a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80080be:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
 80080c2:	d101      	bne.n	80080c8 <USART_ITConfig+0x28>
  {
    usartxbase += 0x10;
 80080c4:	3010      	adds	r0, #16
 80080c6:	e000      	b.n	80080ca <USART_ITConfig+0x2a>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80080c8:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 80080ca:	b112      	cbz	r2, 80080d2 <USART_ITConfig+0x32>
  {
    *(vu32*)usartxbase  |= itmask;
 80080cc:	6803      	ldr	r3, [r0, #0]
 80080ce:	430b      	orrs	r3, r1
 80080d0:	e002      	b.n	80080d8 <USART_ITConfig+0x38>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 80080d2:	6803      	ldr	r3, [r0, #0]
 80080d4:	ea23 0301 	bic.w	r3, r3, r1
 80080d8:	6003      	str	r3, [r0, #0]
  }
}
 80080da:	b002      	add	sp, #8
 80080dc:	4770      	bx	lr
 80080de:	46c0      	nop			(mov r8, r8)

080080e0 <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 80080e0:	b122      	cbz	r2, 80080ec <USART_DMACmd+0xc>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80080e2:	8a83      	ldrh	r3, [r0, #20]
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	ea41 0303 	orr.w	r3, r1, r3
 80080ea:	e003      	b.n	80080f4 <USART_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 80080ec:	8a83      	ldrh	r3, [r0, #20]
 80080ee:	b29b      	uxth	r3, r3
 80080f0:	ea23 0301 	bic.w	r3, r3, r1
 80080f4:	8283      	strh	r3, [r0, #20]
  }
}
 80080f6:	4770      	bx	lr

080080f8 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 80080f8:	8a03      	ldrh	r3, [r0, #16]
 80080fa:	f023 030f 	bic.w	r3, r3, #15	; 0xf
 80080fe:	041b      	lsls	r3, r3, #16
 8008100:	0c1b      	lsrs	r3, r3, #16
 8008102:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8008104:	8a03      	ldrh	r3, [r0, #16]
 8008106:	b29b      	uxth	r3, r3
 8008108:	430b      	orrs	r3, r1
 800810a:	8203      	strh	r3, [r0, #16]
}
 800810c:	4770      	bx	lr
 800810e:	46c0      	nop			(mov r8, r8)

08008110 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8008110:	8983      	ldrh	r3, [r0, #12]
 8008112:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008116:	041b      	lsls	r3, r3, #16
 8008118:	0c1b      	lsrs	r3, r3, #16
 800811a:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 800811c:	8983      	ldrh	r3, [r0, #12]
 800811e:	b29b      	uxth	r3, r3
 8008120:	4319      	orrs	r1, r3
 8008122:	8181      	strh	r1, [r0, #12]
}
 8008124:	4770      	bx	lr
 8008126:	46c0      	nop			(mov r8, r8)

08008128 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8008128:	b121      	cbz	r1, 8008134 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 800812a:	8983      	ldrh	r3, [r0, #12]
 800812c:	b29b      	uxth	r3, r3
 800812e:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8008132:	e004      	b.n	800813e <USART_ReceiverWakeUpCmd+0x16>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8008134:	8983      	ldrh	r3, [r0, #12]
 8008136:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800813a:	041b      	lsls	r3, r3, #16
 800813c:	0c1b      	lsrs	r3, r3, #16
 800813e:	8183      	strh	r3, [r0, #12]
  }
}
 8008140:	4770      	bx	lr
 8008142:	46c0      	nop			(mov r8, r8)

08008144 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8008144:	8a03      	ldrh	r3, [r0, #16]
 8008146:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 800814a:	041b      	lsls	r3, r3, #16
 800814c:	0c1b      	lsrs	r3, r3, #16
 800814e:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8008150:	8a03      	ldrh	r3, [r0, #16]
 8008152:	b29b      	uxth	r3, r3
 8008154:	4319      	orrs	r1, r3
 8008156:	8201      	strh	r1, [r0, #16]
}
 8008158:	4770      	bx	lr
 800815a:	46c0      	nop			(mov r8, r8)

0800815c <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800815c:	b121      	cbz	r1, 8008168 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 800815e:	8a03      	ldrh	r3, [r0, #16]
 8008160:	b29b      	uxth	r3, r3
 8008162:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008166:	e004      	b.n	8008172 <USART_LINCmd+0x16>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8008168:	8a03      	ldrh	r3, [r0, #16]
 800816a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800816e:	041b      	lsls	r3, r3, #16
 8008170:	0c1b      	lsrs	r3, r3, #16
 8008172:	8203      	strh	r3, [r0, #16]
  }
}
 8008174:	4770      	bx	lr
 8008176:	46c0      	nop			(mov r8, r8)

08008178 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8008178:	05c9      	lsls	r1, r1, #23
 800817a:	0dc9      	lsrs	r1, r1, #23
 800817c:	8081      	strh	r1, [r0, #4]
}
 800817e:	4770      	bx	lr

08008180 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8008180:	8880      	ldrh	r0, [r0, #4]
 8008182:	05c0      	lsls	r0, r0, #23
 8008184:	0dc0      	lsrs	r0, r0, #23
}
 8008186:	4770      	bx	lr

08008188 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8008188:	8983      	ldrh	r3, [r0, #12]
 800818a:	b29b      	uxth	r3, r3
 800818c:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8008190:	8183      	strh	r3, [r0, #12]
}
 8008192:	4770      	bx	lr

08008194 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8008194:	8b03      	ldrh	r3, [r0, #24]
 8008196:	b2db      	uxtb	r3, r3
 8008198:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 800819a:	8b03      	ldrh	r3, [r0, #24]
 800819c:	b29b      	uxth	r3, r3
 800819e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80081a2:	8303      	strh	r3, [r0, #24]
}
 80081a4:	4770      	bx	lr
 80081a6:	46c0      	nop			(mov r8, r8)

080081a8 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 80081a8:	8b03      	ldrh	r3, [r0, #24]
 80081aa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80081ae:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80081b0:	8b03      	ldrh	r3, [r0, #24]
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	430b      	orrs	r3, r1
 80081b6:	8303      	strh	r3, [r0, #24]
}
 80081b8:	4770      	bx	lr
 80081ba:	46c0      	nop			(mov r8, r8)

080081bc <USART_SmartCardCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80081bc:	b121      	cbz	r1, 80081c8 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80081be:	8a83      	ldrh	r3, [r0, #20]
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 80081c6:	e004      	b.n	80081d2 <USART_SmartCardCmd+0x16>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 80081c8:	8a83      	ldrh	r3, [r0, #20]
 80081ca:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 80081ce:	041b      	lsls	r3, r3, #16
 80081d0:	0c1b      	lsrs	r3, r3, #16
 80081d2:	8283      	strh	r3, [r0, #20]
  }
}
 80081d4:	4770      	bx	lr
 80081d6:	46c0      	nop			(mov r8, r8)

080081d8 <USART_SmartCardNACKCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80081d8:	b121      	cbz	r1, 80081e4 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80081da:	8a83      	ldrh	r3, [r0, #20]
 80081dc:	b29b      	uxth	r3, r3
 80081de:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80081e2:	e004      	b.n	80081ee <USART_SmartCardNACKCmd+0x16>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 80081e4:	8a83      	ldrh	r3, [r0, #20]
 80081e6:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80081ea:	041b      	lsls	r3, r3, #16
 80081ec:	0c1b      	lsrs	r3, r3, #16
 80081ee:	8283      	strh	r3, [r0, #20]
  }
}
 80081f0:	4770      	bx	lr
 80081f2:	46c0      	nop			(mov r8, r8)

080081f4 <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80081f4:	b121      	cbz	r1, 8008200 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80081f6:	8a83      	ldrh	r3, [r0, #20]
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 80081fe:	e004      	b.n	800820a <USART_HalfDuplexCmd+0x16>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8008200:	8a83      	ldrh	r3, [r0, #20]
 8008202:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8008206:	041b      	lsls	r3, r3, #16
 8008208:	0c1b      	lsrs	r3, r3, #16
 800820a:	8283      	strh	r3, [r0, #20]
  }
}
 800820c:	4770      	bx	lr
 800820e:	46c0      	nop			(mov r8, r8)

08008210 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8008210:	8a83      	ldrh	r3, [r0, #20]
 8008212:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8008216:	041b      	lsls	r3, r3, #16
 8008218:	0c1b      	lsrs	r3, r3, #16
 800821a:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 800821c:	8a83      	ldrh	r3, [r0, #20]
 800821e:	b29b      	uxth	r3, r3
 8008220:	4319      	orrs	r1, r3
 8008222:	8281      	strh	r1, [r0, #20]
}
 8008224:	4770      	bx	lr
 8008226:	46c0      	nop			(mov r8, r8)

08008228 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8008228:	b121      	cbz	r1, 8008234 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 800822a:	8a83      	ldrh	r3, [r0, #20]
 800822c:	b29b      	uxth	r3, r3
 800822e:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8008232:	e004      	b.n	800823e <USART_IrDACmd+0x16>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8008234:	8a83      	ldrh	r3, [r0, #20]
 8008236:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800823a:	041b      	lsls	r3, r3, #16
 800823c:	0c1b      	lsrs	r3, r3, #16
 800823e:	8283      	strh	r3, [r0, #20]
  }
}
 8008240:	4770      	bx	lr
 8008242:	46c0      	nop			(mov r8, r8)

08008244 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8008244:	8803      	ldrh	r3, [r0, #0]
 8008246:	4219      	tst	r1, r3
 8008248:	bf0c      	ite	eq
 800824a:	2000      	moveq	r0, #0
 800824c:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800824e:	4770      	bx	lr

08008250 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8008250:	ea6f 0101 	mvn.w	r1, r1
 8008254:	b289      	uxth	r1, r1
 8008256:	8001      	strh	r1, [r0, #0]
}
 8008258:	4770      	bx	lr
 800825a:	46c0      	nop			(mov r8, r8)

0800825c <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 800825c:	b2cb      	uxtb	r3, r1
 800825e:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8008262:	f001 021f 	and.w	r2, r1, #31	; 0x1f
 8008266:	2301      	movs	r3, #1
 8008268:	fa13 f202 	lsls.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800826c:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
  {
    itmask &= USARTx->CR1;
 8008270:	bf08      	it	eq
 8008272:	8983      	ldrheq	r3, [r0, #12]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8008274:	d004      	beq.n	8008280 <USART_GetITStatus+0x24>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8008276:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
  {
    itmask &= USARTx->CR2;
 800827a:	bf0c      	ite	eq
 800827c:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800827e:	8a83      	ldrhne	r3, [r0, #20]
 8008280:	b29b      	uxth	r3, r3
 8008282:	ea02 0c03 	and.w	ip, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8008286:	0a0b      	lsrs	r3, r1, #8
 8008288:	2201      	movs	r2, #1
 800828a:	409a      	lsls	r2, r3
  bitpos &= USARTx->SR;
 800828c:	8803      	ldrh	r3, [r0, #0]
 800828e:	b29b      	uxth	r3, r3

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8008290:	421a      	tst	r2, r3
 8008292:	bf0c      	ite	eq
 8008294:	2000      	moveq	r0, #0
 8008296:	2001      	movne	r0, #1
 8008298:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
 800829c:	bf0c      	ite	eq
 800829e:	2000      	moveq	r0, #0
 80082a0:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 80082a4:	4770      	bx	lr
 80082a6:	46c0      	nop			(mov r8, r8)

080082a8 <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 80082a8:	0a09      	lsrs	r1, r1, #8
 80082aa:	2301      	movs	r3, #1
 80082ac:	408b      	lsls	r3, r1
 80082ae:	ea6f 0303 	mvn.w	r3, r3
 80082b2:	b29b      	uxth	r3, r3
 80082b4:	8003      	strh	r3, [r0, #0]
}
 80082b6:	4770      	bx	lr

080082b8 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80082b8:	8a03      	ldrh	r3, [r0, #16]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80082ba:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80082bc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80082c0:	041b      	lsls	r3, r3, #16
 80082c2:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80082c4:	4313      	orrs	r3, r2
 80082c6:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80082c8:	8982      	ldrh	r2, [r0, #12]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80082ca:	b570      	push	{r4, r5, r6, lr}
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80082cc:	890b      	ldrh	r3, [r1, #8]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80082ce:	460e      	mov	r6, r1
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80082d0:	8889      	ldrh	r1, [r1, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80082d2:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80082d6:	430b      	orrs	r3, r1
 80082d8:	8971      	ldrh	r1, [r6, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80082da:	f022 020c 	bic.w	r2, r2, #12	; 0xc
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80082de:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80082e0:	0412      	lsls	r2, r2, #16
 80082e2:	0c12      	lsrs	r2, r2, #16
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	4313      	orrs	r3, r2
 80082e8:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80082ea:	8a83      	ldrh	r3, [r0, #20]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80082ec:	89b2      	ldrh	r2, [r6, #12]
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80082ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082f2:	041b      	lsls	r3, r3, #16
 80082f4:	0c1b      	lsrs	r3, r3, #16
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80082f6:	b088      	sub	sp, #32
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80082f8:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80082fa:	4605      	mov	r5, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80082fc:	8283      	strh	r3, [r0, #20]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80082fe:	9001      	str	r0, [sp, #4]
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  /* The hardware flow control is available only for USART1, USART2 and USART3 */          
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);
 8008300:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8008302:	a803      	add	r0, sp, #12
 8008304:	f7fe fd02 	bl	8006d0c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8008308:	4b10      	ldr	r3, [pc, #64]	(800834c <USART_Init+0x94>)
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 800830a:	4811      	ldr	r0, [pc, #68]	(8008350 <USART_Init+0x98>)
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 800830c:	429d      	cmp	r5, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800830e:	bf0c      	ite	eq
 8008310:	9b06      	ldreq	r3, [sp, #24]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8008312:	9b05      	ldrne	r3, [sp, #20]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8008314:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8008318:	6833      	ldr	r3, [r6, #0]
 800831a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	fbb1 f1f3 	udiv	r1, r1, r3
  tmpreg = (integerdivider / 0x64) << 0x04;
 8008324:	fba1 2300 	umull	r2, r3, r1, r0

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8008328:	2264      	movs	r2, #100
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 800832a:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800832e:	fb0c 1212 	mls	r2, ip, r2, r1
 8008332:	0112      	lsls	r2, r2, #4
 8008334:	3232      	adds	r2, #50
 8008336:	fba2 2300 	umull	r2, r3, r2, r0
 800833a:	095b      	lsrs	r3, r3, #5
 800833c:	f003 030f 	and.w	r3, r3, #15	; 0xf

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8008340:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8008344:	b29b      	uxth	r3, r3
 8008346:	812b      	strh	r3, [r5, #8]
}
 8008348:	b008      	add	sp, #32
 800834a:	bd70      	pop	{r4, r5, r6, pc}
 800834c:	40013800 	.word	0x40013800
 8008350:	51eb851f 	.word	0x51eb851f

08008354 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8008354:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8008356:	4b22      	ldr	r3, [pc, #136]	(80083e0 <USART_DeInit+0x8c>)
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8008358:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800835a:	4298      	cmp	r0, r3
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 800835c:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800835e:	d02b      	beq.n	80083b8 <USART_DeInit+0x64>
 8008360:	d808      	bhi.n	8008374 <USART_DeInit+0x20>
 8008362:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8008366:	4298      	cmp	r0, r3
 8008368:	d016      	beq.n	8008398 <USART_DeInit+0x44>
 800836a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800836e:	4298      	cmp	r0, r3
 8008370:	d134      	bne.n	80083dc <USART_DeInit+0x88>
 8008372:	e019      	b.n	80083a8 <USART_DeInit+0x54>
 8008374:	4b1b      	ldr	r3, [pc, #108]	(80083e4 <USART_DeInit+0x90>)
 8008376:	4298      	cmp	r0, r3
 8008378:	d026      	beq.n	80083c8 <USART_DeInit+0x74>
 800837a:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 800837e:	4298      	cmp	r0, r3
 8008380:	d12c      	bne.n	80083dc <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8008382:	2101      	movs	r1, #1
 8008384:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8008388:	f7fe fd46 	bl	8006e18 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 800838c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8008390:	2100      	movs	r1, #0
 8008392:	f7fe fd41 	bl	8006e18 <RCC_APB2PeriphResetCmd>
 8008396:	e021      	b.n	80083dc <USART_DeInit+0x88>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8008398:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800839c:	2101      	movs	r1, #1
 800839e:	f7fe fd49 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80083a2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80083a6:	e016      	b.n	80083d6 <USART_DeInit+0x82>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80083a8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80083ac:	2101      	movs	r1, #1
 80083ae:	f7fe fd41 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80083b2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80083b6:	e00e      	b.n	80083d6 <USART_DeInit+0x82>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80083b8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80083bc:	2101      	movs	r1, #1
 80083be:	f7fe fd39 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80083c2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80083c6:	e006      	b.n	80083d6 <USART_DeInit+0x82>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80083c8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80083cc:	2101      	movs	r1, #1
 80083ce:	f7fe fd31 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80083d2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80083d6:	2100      	movs	r1, #0
 80083d8:	f7fe fd2c 	bl	8006e34 <RCC_APB1PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 80083dc:	b003      	add	sp, #12
 80083de:	bd00      	pop	{pc}
 80083e0:	40004c00 	.word	0x40004c00
 80083e4:	40005000 	.word	0x40005000

080083e8 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 80083e8:	bf30      	wfi
    BX r14
 80083ea:	4770      	bx	lr

080083ec <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 80083ec:	bf20      	wfe
    BX r14
 80083ee:	4770      	bx	lr

080083f0 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 80083f0:	bf40      	sev
    BX r14
 80083f2:	4770      	bx	lr

080083f4 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 80083f4:	f3bf 8f6f 	isb	sy
    BX r14
 80083f8:	4770      	bx	lr

080083fa <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 80083fa:	f3bf 8f4f 	dsb	sy
    BX r14
 80083fe:	4770      	bx	lr

08008400 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8008400:	f3bf 8f5f 	dmb	sy
    BX r14
 8008404:	4770      	bx	lr

08008406 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8008406:	df01      	svc	1
    BX r14
 8008408:	4770      	bx	lr

0800840a <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 800840a:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800840e:	4770      	bx	lr

08008410 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8008410:	f380 8814 	msr	CONTROL, r0
  ISB
 8008414:	f3bf 8f6f 	isb	sy
  BX r14
 8008418:	4770      	bx	lr

0800841a <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 800841a:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800841e:	4770      	bx	lr

08008420 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8008420:	f380 8809 	msr	PSP, r0
    BX r14
 8008424:	4770      	bx	lr

08008426 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8008426:	f3ef 8008 	mrs	r0, MSP
  BX r14
 800842a:	4770      	bx	lr

0800842c <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 800842c:	f380 8808 	msr	MSP, r0
    BX r14
 8008430:	4770      	bx	lr

08008432 <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 8008432:	b672      	cpsid	i
  BX r14
 8008434:	4770      	bx	lr

08008436 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8008436:	b662      	cpsie	i
  BX r14
 8008438:	4770      	bx	lr

0800843a <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 800843a:	b671      	cpsid	f
  BX r14
 800843c:	4770      	bx	lr

0800843e <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800843e:	b661      	cpsie	f
  BX r14
 8008440:	4770      	bx	lr

08008442 <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 8008442:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8008446:	4770      	bx	lr

08008448 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8008448:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  BX r14
 800844c:	4770      	bx	lr

0800844e <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800844e:	ba40      	rev16	r0, r0
  BX r14
 8008450:	4770      	bx	lr

08008452 <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 8008452:	ba00      	rev	r0, r0
  BX r14
 8008454:	4770      	bx	lr
	...

08008458 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8008458:	f02d 0107 	bic.w	r1, sp, #7	; 0x7
 800845c:	4668      	mov	r0, sp
 800845e:	468d      	mov	sp, r1
 8008460:	b501      	push	{r0, lr}
 8008462:	2200      	movs	r2, #0

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8008464:	490c      	ldr	r1, [pc, #48]	(8008498 <Reset_Handler+0x40>)
 8008466:	f8df c034 	ldr.w	ip, [pc, #52]	; 800849c <Reset_Handler+0x44>
    {
        *(pulDest++) = *(pulSrc++);
 800846a:	480d      	ldr	r0, [pc, #52]	(80084a0 <Reset_Handler+0x48>)
 800846c:	e002      	b.n	8008474 <Reset_Handler+0x1c>
 800846e:	5883      	ldr	r3, [r0, r2]
 8008470:	508b      	str	r3, [r1, r2]
 8008472:	3204      	adds	r2, #4

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8008474:	eb01 0302 	add.w	r3, r1, r2
 8008478:	4563      	cmp	r3, ip
 800847a:	d3f8      	bcc.n	800846e <Reset_Handler+0x16>
 800847c:	4b09      	ldr	r3, [pc, #36]	(80084a4 <Reset_Handler+0x4c>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800847e:	490a      	ldr	r1, [pc, #40]	(80084a8 <Reset_Handler+0x50>)
    {
        *(pulDest++) = 0;
 8008480:	2200      	movs	r2, #0
 8008482:	e001      	b.n	8008488 <Reset_Handler+0x30>
 8008484:	f843 2b04 	str.w	r2, [r3], #4
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8008488:	428b      	cmp	r3, r1
 800848a:	d3fb      	bcc.n	8008484 <Reset_Handler+0x2c>
    }

    //
    // Call the application's entry point.
    //
    main();
 800848c:	f7fa ff52 	bl	8003334 <main>
}
 8008490:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8008494:	4685      	mov	sp, r0
 8008496:	4770      	bx	lr
 8008498:	20000000 	.word	0x20000000
 800849c:	200002f4 	.word	0x200002f4
 80084a0:	08008740 	.word	0x08008740
 80084a4:	200002f4 	.word	0x200002f4
 80084a8:	20001410 	.word	0x20001410

080084ac <DoremiTable>:
 80084ac:	21882383 	.word	0x21882383
 80084b0:	1ddd1fa3 	.word	0x1ddd1fa3
 80084b4:	1a9b1c34 	.word	0x1a9b1c34
 80084b8:	17b3191c 	.word	0x17b3191c
 80084bc:	151e165f 	.word	0x151e165f
 80084c0:	12d013ee 	.word	0x12d013ee
 80084c4:	10c411c1 	.word	0x10c411c1
 80084c8:	0eee0fd1 	.word	0x0eee0fd1
 80084cc:	0d4d0e1a 	.word	0x0d4d0e1a
 80084d0:	0bd90c8e 	.word	0x0bd90c8e
 80084d4:	0a8f0b2f 	.word	0x0a8f0b2f
 80084d8:	096809f7 	.word	0x096809f7
 80084dc:	086108e0 	.word	0x086108e0
 80084e0:	077707e9 	.word	0x077707e9
 80084e4:	06a6070c 	.word	0x06a6070c
 80084e8:	05ed0647 	.word	0x05ed0647
 80084ec:	05470597 	.word	0x05470597
 80084f0:	04b404fb 	.word	0x04b404fb
 80084f4:	04300470 	.word	0x04300470
 80084f8:	03bb03f4 	.word	0x03bb03f4
 80084fc:	03520386 	.word	0x03520386
 8008500:	02f60323 	.word	0x02f60323
 8008504:	02a302cc 	.word	0x02a302cc
 8008508:	025a027e 	.word	0x025a027e
 800850c:	02180238 	.word	0x02180238
 8008510:	01de01fa 	.word	0x01de01fa

08008514 <SoundTable>:
 8008514:	02ee0000 	.word	0x02ee0000
 8008518:	0fd110c4 	.word	0x0fd110c4
 800851c:	0e1a0eee 	.word	0x0e1a0eee
 8008520:	0c8e0d4d 	.word	0x0c8e0d4d
 8008524:	0b2f0bd9 	.word	0x0b2f0bd9
 8008528:	09f70a8f 	.word	0x09f70a8f
 800852c:	08e00968 	.word	0x08e00968
 8008530:	07e90861 	.word	0x07e90861
 8008534:	070c0777 	.word	0x070c0777
 8008538:	064706a6 	.word	0x064706a6
 800853c:	059705ed 	.word	0x059705ed
 8008540:	04fb0547 	.word	0x04fb0547
 8008544:	047004b4 	.word	0x047004b4
 8008548:	30d40384 	.word	0x30d40384
 800854c:	186a      	.short	0x186a

0800854e <Music0>:
 800854e:	0008      	.short	0x0008
 8008550:	010a0108 	.word	0x010a0108
 8008554:	010d010c 	.word	0x010d010c
 8008558:	0111010f 	.word	0x0111010f
 800855c:	01140113 	.word	0x01140113
	...

08008562 <Music1>:
 8008562:	0008      	.short	0x0008
 8008564:	010f0110 	.word	0x010f0110
 8008568:	010b010d 	.word	0x010b010d
 800856c:	01080109 	.word	0x01080109
 8008570:	04040106 	.word	0x04040106
	...

08008576 <Music6>:
 8008576:	000f      	.short	0x000f
 8008578:	010d0108 	.word	0x010d0108
 800857c:	01940111 	.word	0x01940111
 8008580:	01110080 	.word	0x01110080
 8008584:	011e0414 	.word	0x011e0414
 8008588:	01140100 	.word	0x01140100
 800858c:	00940100 	.word	0x00940100
 8008590:	01140094 	.word	0x01140094
 8008594:	01140100 	.word	0x01140100
 8008598:	02000419 	.word	0x02000419
	...

0800859e <Music7>:
 800859e:	0017      	.short	0x0017
 80085a0:	00800110 	.word	0x00800110
 80085a4:	00900090 	.word	0x00900090
 80085a8:	01100110 	.word	0x01100110
 80085ac:	00940097 	.word	0x00940097
 80085b0:	00940097 	.word	0x00940097
 80085b4:	01000410 	.word	0x01000410
	...

080085ba <Sound0>:
 80085ba:	0014      	.short	0x0014
 80085bc:	01a80090 	.word	0x01a80090
 80085c0:	01e8011e 	.word	0x01e8011e
 80085c4:	00ec00ac 	.word	0x00ec00ac
 80085c8:	00000100 	.word	0x00000100

080085cc <Sound1>:
 80085cc:	01080014 	.word	0x01080014
 80085d0:	04620124 	.word	0x04620124
 80085d4:	021e041e 	.word	0x021e041e
 80085d8:	00000100 	.word	0x00000100

080085dc <Sound2>:
 80085dc:	00970010 	.word	0x00970010
 80085e0:	00f200b2 	.word	0x00f200b2
 80085e4:	00b20080 	.word	0x00b20080
 80085e8:	010000f2 	.word	0x010000f2
	...

080085ee <Sound3>:
 80085ee:	0020      	.short	0x0020
 80085f0:	04210109 	.word	0x04210109
 80085f4:	0100021e 	.word	0x0100021e
	...

080085fa <Sound4>:
 80085fa:	0014      	.short	0x0014
 80085fc:	00b00117 	.word	0x00b00117
 8008600:	01000261 	.word	0x01000261
	...

08008606 <Sound5>:
 8008606:	0010      	.short	0x0010
 8008608:	02230117 	.word	0x02230117
 800860c:	02230263 	.word	0x02230263
 8008610:	01000263 	.word	0x01000263
	...

08008616 <Sound6>:
 8008616:	0014      	.short	0x0014
 8008618:	046c0090 	.word	0x046c0090
 800861c:	0000041e 	.word	0x0000041e

08008620 <Sound7>:
 8008620:	009a0014 	.word	0x009a0014
 8008624:	04210461 	.word	0x04210461
 8008628:	00000100 	.word	0x00000100

0800862c <Sound8>:
 800862c:	00810010 	.word	0x00810010
 8008630:	009a00e1 	.word	0x009a00e1
 8008634:	00a100e1 	.word	0x00a100e1
 8008638:	00000100 	.word	0x00000100

0800863c <Sound10>:
 800863c:	011a0010 	.word	0x011a0010
 8008640:	0100016a 	.word	0x0100016a
	...

08008646 <Sound11>:
 8008646:	0010      	.short	0x0010
 8008648:	00aa009a 	.word	0x00aa009a
 800864c:	010000ea 	.word	0x010000ea
	...

08008652 <Sound12>:
 8008652:	0010      	.short	0x0010
 8008654:	00aa009a 	.word	0x00aa009a
 8008658:	008000ea 	.word	0x008000ea
 800865c:	00ea00aa 	.word	0x00ea00aa
 8008660:	00000100 	.word	0x00000100

08008664 <Sound13>:
 8008664:	00940008 	.word	0x00940008
 8008668:	021700a5 	.word	0x021700a5
 800866c:	00a50214 	.word	0x00a50214
 8008670:	02140217 	.word	0x02140217
 8008674:	00000100 	.word	0x00000100

08008678 <Sound15>:
 8008678:	04000009 	.word	0x04000009
 800867c:	0080020e 	.word	0x0080020e
 8008680:	01820182 	.word	0x01820182
 8008684:	04000182 	.word	0x04000182
	...

0800868a <Sound20>:
 800868a:	0010      	.short	0x0010
 800868c:	0452009c 	.word	0x0452009c
 8008690:	00000100 	.word	0x00000100

08008694 <Sound21>:
 8008694:	00810004 	.word	0x00810004
 8008698:	04340474 	.word	0x04340474
 800869c:	04480488 	.word	0x04480488
 80086a0:	00000100 	.word	0x00000100

080086a4 <Sound22>:
 80086a4:	009a0001 	.word	0x009a0001
 80086a8:	042a046a 	.word	0x042a046a
 80086ac:	04340474 	.word	0x04340474
 80086b0:	043e047e 	.word	0x043e047e
 80086b4:	04480488 	.word	0x04480488
 80086b8:	04520492 	.word	0x04520492
 80086bc:	045c049c 	.word	0x045c049c
 80086c0:	046604a6 	.word	0x046604a6
 80086c4:	047004b0 	.word	0x047004b0
 80086c8:	00000100 	.word	0x00000100

080086cc <Sound23>:
 80086cc:	00810008 	.word	0x00810008
 80086d0:	04210468 	.word	0x04210468
 80086d4:	00000100 	.word	0x00000100

080086d8 <Sound24>:
 80086d8:	01990004 	.word	0x01990004
 80086dc:	01990080 	.word	0x01990080
 80086e0:	01990080 	.word	0x01990080
 80086e4:	01990080 	.word	0x01990080
 80086e8:	00000080 	.word	0x00000080

080086ec <Sound25>:
 80086ec:	01150010 	.word	0x01150010
 80086f0:	02720272 	.word	0x02720272
 80086f4:	01000272 	.word	0x01000272
	...

080086fa <Sound30>:
 80086fa:	0008      	.short	0x0008
 80086fc:	0081009a 	.word	0x0081009a
 8008700:	032200e8 	.word	0x032200e8
 8008704:	01000221 	.word	0x01000221
	...

0800870a <Sound31>:
 800870a:	0007      	.short	0x0007
 800870c:	01140081 	.word	0x01140081
 8008710:	00810080 	.word	0x00810080
 8008714:	00800113 	.word	0x00800113
 8008718:	01120081 	.word	0x01120081
 800871c:	00810080 	.word	0x00810080
 8008720:	00800111 	.word	0x00800111
 8008724:	01100081 	.word	0x01100081
 8008728:	00000080 	.word	0x00000080

0800872c <APBAHBPrescTable>:
 800872c:	00000000 	.word	0x00000000
 8008730:	04030201 	.word	0x04030201
 8008734:	04030201 	.word	0x04030201
 8008738:	09080706 	.word	0x09080706

0800873c <ADCPrescTable>:
 800873c:	08060402 	.word	0x08060402

Disassembly of section .data:

20000000 <_sdata>:
20000000:	00010001 	.word	0x00010001
20000004:	fd000001 	.word	0xfd000001
20000008:	fe00fe01 	.word	0xfe00fe01
2000000c:	0300ff00 	.word	0x0300ff00
20000010:	0300ff00 	.word	0x0300ff00
20000014:	96000001 	.word	0x96000001
20000018:	fa32fa32 	.word	0xfa32fa32
2000001c:	0300ff00 	.word	0x0300ff00
20000020:	7f000200 	.word	0x7f000200
20000024:	ff007f00 	.word	0xff007f00
20000028:	00010001 	.word	0x00010001
2000002c:	00010001 	.word	0x00010001
20000030:	07000100 	.word	0x07000100
20000034:	7f00ff00 	.word	0x7f00ff00
20000038:	7f00ff00 	.word	0x7f00ff00
2000003c:	00010001 	.word	0x00010001
20000040:	00010001 	.word	0x00010001
20000044:	00010001 	.word	0x00010001
20000048:	00010001 	.word	0x00010001
2000004c:	00010001 	.word	0x00010001
20000050:	00010001 	.word	0x00010001
20000054:	00010001 	.word	0x00010001
20000058:	00010001 	.word	0x00010001
2000005c:	00010001 	.word	0x00010001
20000060:	00010001 	.word	0x00010001
20000064:	00010001 	.word	0x00010001
20000068:	00010001 	.word	0x00010001
2000006c:	00010001 	.word	0x00010001
20000070:	00010001 	.word	0x00010001
20000074:	00010001 	.word	0x00010001
20000078:	00010001 	.word	0x00010001
2000007c:	00010001 	.word	0x00010001
20000080:	00010001 	.word	0x00010001
20000084:	00010001 	.word	0x00010001
20000088:	00010001 	.word	0x00010001
2000008c:	00010001 	.word	0x00010001
20000090:	00010001 	.word	0x00010001
20000094:	00010001 	.word	0x00010001
20000098:	00010001 	.word	0x00010001
2000009c:	00010001 	.word	0x00010001
200000a0:	ff000001 	.word	0xff000001
200000a4:	ff00ff00 	.word	0xff00ff00
200000a8:	0001ff00 	.word	0x0001ff00
200000ac:	00010001 	.word	0x00010001
200000b0:	00010001 	.word	0x00010001

200000b4 <gbpDataSize>:
200000b4:	01010002 	.word	0x01010002
200000b8:	00020101 	.word	0x00020101
200000bc:	01010002 	.word	0x01010002
200000c0:	00020101 	.word	0x00020101
200000c4:	01010101 	.word	0x01010101
200000c8:	00020002 	.word	0x00020002
200000cc:	00020101 	.word	0x00020101
200000d0:	01010002 	.word	0x01010002
200000d4:	01010101 	.word	0x01010101
200000d8:	00020101 	.word	0x00020101
200000dc:	00020002 	.word	0x00020002
200000e0:	00020002 	.word	0x00020002
200000e4:	02010002 	.word	0x02010002
200000e8:	02000200 	.word	0x02000200
200000ec:	02000200 	.word	0x02000200
200000f0:	02000200 	.word	0x02000200
200000f4:	02000200 	.word	0x02000200
200000f8:	02000200 	.word	0x02000200
200000fc:	02000200 	.word	0x02000200
20000100:	02000200 	.word	0x02000200
20000104:	02010100 	.word	0x02010100
20000108:	01000200 	.word	0x01000200
2000010c:	0002      	.short	0x0002

2000010e <ROM_INITIAL_DATA>:
2000010e:	7300      	.short	0x7300
20000110:	0001c813 	.word	0x0001c813
20000114:	03ff0000 	.word	0x03ff0000
20000118:	be3c5000 	.word	0xbe3c5000
2000011c:	240203ff 	.word	0x240203ff
20000120:	00000024 	.word	0x00000024
20000124:	00000000 	.word	0x00000000

20000128 <CCR1_Val>:
20000128:	0064      	.short	0x0064

2000012a <CCR2_Val>:
2000012a:	030a      	.short	0x030a

2000012c <CCR3_Val>:
2000012c:	3070      	.short	0x3070

2000012e <CCR4_Val>:
2000012e:	000c      	.short	0x000c

20000130 <Baudrate_DXL>:
20000130:	000f4240 	.word	0x000f4240

20000134 <Baudrate_ZIGBEE>:
20000134:	0000e100 	.word	0x0000e100

20000138 <Baudrate_PC>:
20000138:	000f4240 	.word	0x000f4240

2000013c <gbVoltageTable>:
2000013c:	03020100 	.word	0x03020100
20000140:	07060504 	.word	0x07060504
20000144:	0b0a0908 	.word	0x0b0a0908
20000148:	0f0e0d0c 	.word	0x0f0e0d0c
2000014c:	13121110 	.word	0x13121110
20000150:	17161514 	.word	0x17161514
20000154:	1b1a1918 	.word	0x1b1a1918
20000158:	1f1e1d1c 	.word	0x1f1e1d1c
2000015c:	23222120 	.word	0x23222120
20000160:	27262524 	.word	0x27262524
20000164:	2a2a2928 	.word	0x2a2a2928
20000168:	2e2d2c2b 	.word	0x2e2d2c2b
2000016c:	3231302f 	.word	0x3231302f
20000170:	36353433 	.word	0x36353433
20000174:	3a393837 	.word	0x3a393837
20000178:	3e3d3c3b 	.word	0x3e3d3c3b
2000017c:	4241403f 	.word	0x4241403f
20000180:	46454443 	.word	0x46454443
20000184:	4a494847 	.word	0x4a494847
20000188:	4e4d4c4b 	.word	0x4e4d4c4b
2000018c:	5251504f 	.word	0x5251504f
20000190:	56555453 	.word	0x56555453
20000194:	5a595857 	.word	0x5a595857
20000198:	5e5d5c5b 	.word	0x5e5d5c5b
2000019c:	6261605f 	.word	0x6261605f
200001a0:	66656463 	.word	0x66656463
200001a4:	6a696867 	.word	0x6a696867
200001a8:	6e6d6c6b 	.word	0x6e6d6c6b
200001ac:	7271706f 	.word	0x7271706f
200001b0:	76757473 	.word	0x76757473
200001b4:	7a797877 	.word	0x7a797877
200001b8:	7e7d7c7b 	.word	0x7e7d7c7b
200001bc:	81807f7f 	.word	0x81807f7f
200001c0:	85848382 	.word	0x85848382
200001c4:	89888786 	.word	0x89888786
200001c8:	8d8c8b8a 	.word	0x8d8c8b8a
200001cc:	91908f8e 	.word	0x91908f8e
200001d0:	95949392 	.word	0x95949392
200001d4:	99989796 	.word	0x99989796
200001d8:	9d9c9b9a 	.word	0x9d9c9b9a
200001dc:	a1a09f9e 	.word	0xa1a09f9e
200001e0:	a5a4a3a2 	.word	0xa5a4a3a2
200001e4:	a9a8a7a6 	.word	0xa9a8a7a6
200001e8:	adacabaa 	.word	0xadacabaa
200001ec:	b1b0afae 	.word	0xb1b0afae
200001f0:	b5b4b3b2 	.word	0xb5b4b3b2
200001f4:	b9b8b7b6 	.word	0xb9b8b7b6
200001f8:	bdbcbbba 	.word	0xbdbcbbba
200001fc:	c1c0bfbe 	.word	0xc1c0bfbe
20000200:	c5c4c3c2 	.word	0xc5c4c3c2
20000204:	c9c8c7c6 	.word	0xc9c8c7c6
20000208:	cdcccbca 	.word	0xcdcccbca
2000020c:	d1d0cfce 	.word	0xd1d0cfce
20000210:	d4d3d3d2 	.word	0xd4d3d3d2
20000214:	d8d7d6d5 	.word	0xd8d7d6d5
20000218:	dcdbdad9 	.word	0xdcdbdad9
2000021c:	e0dfdedd 	.word	0xe0dfdedd
20000220:	e4e3e2e1 	.word	0xe4e3e2e1
20000224:	e8e7e6e5 	.word	0xe8e7e6e5
20000228:	ecebeae9 	.word	0xecebeae9
2000022c:	f0efeeed 	.word	0xf0efeeed
20000230:	f4f3f2f1 	.word	0xf4f3f2f1
20000234:	f8f7f6f5 	.word	0xf8f7f6f5
20000238:	fcfbfaf9 	.word	0xfcfbfaf9

2000023c <ADC_Channel>:
2000023c:	0000000a 	.word	0x0000000a
20000240:	0000000b 	.word	0x0000000b
20000244:	0000000c 	.word	0x0000000c
20000248:	0000000d 	.word	0x0000000d
2000024c:	00000000 	.word	0x00000000
20000250:	00000001 	.word	0x00000001
20000254:	00000002 	.word	0x00000002
20000258:	00000003 	.word	0x00000003
2000025c:	00000004 	.word	0x00000004
20000260:	00000005 	.word	0x00000005
20000264:	00000006 	.word	0x00000006
20000268:	00000007 	.word	0x00000007
2000026c:	0000000e 	.word	0x0000000e
20000270:	0000000f 	.word	0x0000000f
20000274:	00000008 	.word	0x00000008
20000278:	00000009 	.word	0x00000009

2000027c <MusicTable>:
2000027c:	0800854e 	.word	0x0800854e
20000280:	08008562 	.word	0x08008562
20000284:	08008576 	.word	0x08008576
20000288:	0800859e 	.word	0x0800859e
2000028c:	080085ba 	.word	0x080085ba
20000290:	080085cc 	.word	0x080085cc
20000294:	080085dc 	.word	0x080085dc
20000298:	080085ee 	.word	0x080085ee
2000029c:	080085fa 	.word	0x080085fa
200002a0:	08008606 	.word	0x08008606
200002a4:	08008616 	.word	0x08008616
200002a8:	08008620 	.word	0x08008620
200002ac:	0800862c 	.word	0x0800862c
200002b0:	0800863c 	.word	0x0800863c
200002b4:	08008646 	.word	0x08008646
200002b8:	08008652 	.word	0x08008652
200002bc:	08008664 	.word	0x08008664
200002c0:	08008678 	.word	0x08008678
200002c4:	0800868a 	.word	0x0800868a
200002c8:	08008694 	.word	0x08008694
200002cc:	080086a4 	.word	0x080086a4
200002d0:	080086cc 	.word	0x080086cc
200002d4:	080086d8 	.word	0x080086d8
200002d8:	080086ec 	.word	0x080086ec
200002dc:	080086fa 	.word	0x080086fa
200002e0:	0800870a 	.word	0x0800870a

200002e4 <Music_TempoContainer>:
200002e4:	00000001 	.word	0x00000001

200002e8 <SPI_TxBuffer>:
200002e8:	eaffffe8 	.word	0xeaffffe8
200002ec:	ffecffff 	.word	0xffecffff
200002f0:	000000ff 	.word	0x000000ff

Disassembly of section .bss:

200002f4 <_sbss>:
200002f4:	00000000 	.word	0x00000000

200002f8 <Counter>:
	...

200002fa <gwCounter1>:
	...

200002fc <b1Sec.3433>:
200002fc:	00000000 	.word	0x00000000

20000300 <bLED_Counter>:
	...

20000302 <wLED_Timer>:
	...

20000304 <bLedBlinkFlag>:
	...

20000305 <bLowBatteryCount.3158>:
	...

20000306 <gbRcvPacket>:
20000306:	0000      	.short	0x0000
20000308:	00000000 	.word	0x00000000

2000030c <gbRcvPacketNum>:
	...

2000030e <gwRcvData>:
	...

20000310 <gbRcvFlag>:
	...

20000312 <gwMyZigbeeID>:
	...

20000314 <gbpRxInterruptBuffer>:
	...

20000414 <gbpTxInterruptBuffer>:
	...

20000514 <gbRxBufferWritePointer>:
	...

20000515 <gbRxBufferReadPointer>:
	...

20000516 <gbTxBufferWritePointer>:
	...

20000517 <gbTxBufferReadPointer>:
	...

20000518 <gbpRxD0Buffer>:
	...

20000618 <gbpTxD0Buffer>:
	...

20000718 <gbRxD0BufferWritePointer>:
	...

20000719 <gbRxD0BufferReadPointer>:
	...

2000071a <gbTxD0BufferWritePointer>:
	...

2000071b <gbTxD0BufferReadPointer>:
	...

2000071c <gbpRxD1Buffer>:
	...

2000081c <gbpTxD1Buffer>:
	...

2000091c <gbRxD1BufferWritePointer>:
	...

2000091d <gbRxD1BufferReadPointer>:
	...

2000091e <gbTxD1BufferWritePointer>:
	...

2000091f <gbTxD1BufferReadPointer>:
	...

20000920 <gbTxD0Transmitting>:
	...

20000921 <gbTxD1Transmitting>:
	...

20000922 <gbMiliSec>:
	...

20000923 <gbpControlTable>:
	...

2000097e <gbLEDBlinkCounter>:
	...

2000097f <gbLEDHeadR>:
	...

20000980 <gbLEDHeadG>:
	...

20000981 <gbLEDHeadB>:
	...

20000982 <gbLEDEyeR>:
	...

20000983 <gbLEDEyeG>:
	...

20000984 <gbLEDEyeB>:
	...

20000985 <gbLEDPwm>:
	...

20000986 <gbRxID>:
	...

20000987 <gbParameterLength>:
	...

20000988 <gbInstruction>:
	...

20000989 <gbpParameter>:
	...

20000a89 <gbStartAddress>:
	...

20000a8a <gbInterruptCheckError>:
	...

20000a8b <gbRegAddress>:
	...

20000a8c <gbRegParameterLength>:
	...

20000a8d <gbpRegParameter>:
	...

20000b8d <gbDxlPwr>:
20000b8d:	00          	.byte	0x00
	...

20000b90 <tmp.3146>:
20000b90:	00000000 	.word	0x00000000

20000b94 <tmpdly>:
20000b94:	00000000 	.word	0x00000000

20000b98 <gwTimingDelay>:
20000b98:	00000000 	.word	0x00000000

20000b9c <ADC_Channel_Index>:
	...

20000b9e <ADC_Value>:
	...

20000bbe <gwpUSART_ZIGBEE_Buffer>:
	...

200013be <gwUSART_ZIGBEE_ReadPtr>:
	...

200013c0 <gwUSART_ZIGBEE_WritePtr>:
	...

200013c2 <Music_MusicIndex>:
	...

200013c4 <Music_TempoCnt>:
	...

200013c6 <Music_ReadIndex>:
	...

200013c8 <Music_Play>:
	...

200013ca <Music_CurrentPacket>:
	...

200013cc <Music_CurrentSound>:
	...

200013ce <Music_CurrentLen>:
	...

200013d0 <Music_WaveFlag>:
	...

200013d2 <Music_WaveBuffer>:
	...

200013d4 <Music_WaveStep>:
	...

200013d6 <Music_StartDelayFlag>:
	...

200013d8 <Doremi_Play>:
	...

200013da <Doremi_Index>:
	...

200013dc <Doremi_TimCount>:
	...

200013de <gbBuzzerPlayLength>:
	...

200013df <gbBuzzerData>:
	...

200013e0 <SPI_RxBufferPointer>:
	...

200013e1 <SPI_TxBufferPointer>:
	...

200013e2 <GYRO_ACC_ENABLE>:
	...

200013e4 <Gyro_X_raw>:
	...

200013e6 <Gyro_Y_raw>:
	...

200013e8 <Gyro_Z_raw>:
	...

200013ea <ACC_X_raw>:
	...

200013ec <ACC_Y_raw>:
	...

200013ee <ACC_Z_raw>:
	...

200013f0 <Gyro_X>:
	...

200013f2 <Gyro_Y>:
	...

200013f4 <Gyro_Z>:
	...

200013f6 <ACC_X>:
	...

200013f8 <ACC_Y>:
	...

200013fa <ACC_Z>:
	...

200013fc <SPI_RxBuffer>:
	...

Disassembly of section ._usrstack:

20001410 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5728203a 	undefined
   8:	52416e69 	subpl	r6, r1, #1680	; 0x690
   c:	614d204d 	cmpvs	sp, sp, asr #32
  10:	20686372 	rsbcs	r6, r8, r2, ror r3
  14:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  20:	43434700 	movtmi	r4, #14080	; 0x3700
  24:	5728203a 	undefined
  28:	52416e69 	subpl	r6, r1, #1680	; 0x690
  2c:	614d204d 	cmpvs	sp, sp, asr #32
  30:	20686372 	rsbcs	r6, r8, r2, ror r3
  34:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  38:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  3c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  40:	43434700 	movtmi	r4, #14080	; 0x3700
  44:	5728203a 	undefined
  48:	52416e69 	subpl	r6, r1, #1680	; 0x690
  4c:	614d204d 	cmpvs	sp, sp, asr #32
  50:	20686372 	rsbcs	r6, r8, r2, ror r3
  54:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  60:	43434700 	movtmi	r4, #14080	; 0x3700
  64:	5728203a 	undefined
  68:	52416e69 	subpl	r6, r1, #1680	; 0x690
  6c:	614d204d 	cmpvs	sp, sp, asr #32
  70:	20686372 	rsbcs	r6, r8, r2, ror r3
  74:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  78:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  7c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  80:	43434700 	movtmi	r4, #14080	; 0x3700
  84:	5728203a 	undefined
  88:	52416e69 	subpl	r6, r1, #1680	; 0x690
  8c:	614d204d 	cmpvs	sp, sp, asr #32
  90:	20686372 	rsbcs	r6, r8, r2, ror r3
  94:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  98:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  9c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  a0:	43434700 	movtmi	r4, #14080	; 0x3700
  a4:	5728203a 	undefined
  a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ac:	614d204d 	cmpvs	sp, sp, asr #32
  b0:	20686372 	rsbcs	r6, r8, r2, ror r3
  b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  c0:	43434700 	movtmi	r4, #14080	; 0x3700
  c4:	5728203a 	undefined
  c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  cc:	614d204d 	cmpvs	sp, sp, asr #32
  d0:	20686372 	rsbcs	r6, r8, r2, ror r3
  d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  e0:	43434700 	movtmi	r4, #14080	; 0x3700
  e4:	5728203a 	undefined
  e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ec:	614d204d 	cmpvs	sp, sp, asr #32
  f0:	20686372 	rsbcs	r6, r8, r2, ror r3
  f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 100:	43434700 	movtmi	r4, #14080	; 0x3700
 104:	5728203a 	undefined
 108:	52416e69 	subpl	r6, r1, #1680	; 0x690
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp && !bPrinted)
        {
            if (bMinus) TxDData( USART_PC,'-');
 10c:	614d204d 	cmpvs	sp, sp, asr #32
 110:	20686372 	rsbcs	r6, r8, r2, ror r3
            TxDData( USART_PC,((u8)wTmp)+'0');
 114:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 118:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 11c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 120:	43434700 	movtmi	r4, #14080	; 0x3700
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 124:	5728203a 	undefined
 128:	52416e69 	subpl	r6, r1, #1680	; 0x690
 12c:	614d204d 	cmpvs	sp, sp, asr #32
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
 130:	20686372 	rsbcs	r6, r8, r2, ror r3
 134:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 138:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
                else TxDData( USART_PC, '0');
 13c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 140:	43434700 	movtmi	r4, #14080	; 0x3700
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
 144:	5728203a 	undefined
 148:	52416e69 	subpl	r6, r1, #1680	; 0x690
 14c:	614d204d 	cmpvs	sp, sp, asr #32
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
 150:	20686372 	rsbcs	r6, r8, r2, ror r3
 154:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
        wDigit /= 10;
 158:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 15c:	00302e33 	eorseq	r2, r0, r3, lsr lr
    }
}
 160:	43434700 	movtmi	r4, #14080	; 0x3700
 164:	5728203a 	undefined
    }
}


void TxD_Dec_S8(s8 wData)
{
 168:	52416e69 	subpl	r6, r1, #1680	; 0x690
 16c:	614d204d 	cmpvs	sp, sp, asr #32
    u16 wTmp,wDigit;
    u8 bMinus = 0;

    bPrinted = 0;

    if (wData&0x80) {
 170:	20686372 	rsbcs	r6, r8, r2, ror r3
 174:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
        bMinus = 1;
        wData = -wData;
 178:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 17c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 180:	43434700 	movtmi	r4, #14080	; 0x3700
 184:	5728203a 	undefined
 188:	52416e69 	subpl	r6, r1, #1680	; 0x690
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
    {
        wTmp = (wData/wDigit);
 18c:	614d204d 	cmpvs	sp, sp, asr #32
        if(wTmp && !bPrinted)
 190:	20686372 	rsbcs	r6, r8, r2, ror r3
 194:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 198:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 19c:	00302e33 	eorseq	r2, r0, r3, lsr lr
        {
            if (bMinus) TxDData( USART_PC,'-');
 1a0:	43434700 	movtmi	r4, #14080	; 0x3700
 1a4:	5728203a 	undefined
 1a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
            TxDData( USART_PC,((u8)wTmp)+'0');
 1ac:	614d204d 	cmpvs	sp, sp, asr #32
 1b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 1bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1c0:	43434700 	movtmi	r4, #14080	; 0x3700
 1c4:	5728203a 	undefined
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
 1c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1cc:	614d204d 	cmpvs	sp, sp, asr #32
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
 1d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
 1dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
        wDigit /= 10;
 1e0:	43434700 	movtmi	r4, #14080	; 0x3700
 1e4:	5728203a 	undefined
 1e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ec:	614d204d 	cmpvs	sp, sp, asr #32
    }
}
 1f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
    }
}


void TxD_Dec_U32(u32 wData)
{
 1f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 200:	43434700 	movtmi	r4, #14080	; 0x3700

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
    {
        wTmp = (wData/wDigit);
 204:	5728203a 	undefined
        if(wTmp)
 208:	52416e69 	subpl	r6, r1, #1680	; 0x690
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
 20c:	614d204d 	cmpvs	sp, sp, asr #32
 210:	20686372 	rsbcs	r6, r8, r2, ror r3
 214:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 218:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 21c:	00302e33 	eorseq	r2, r0, r3, lsr lr
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
 220:	43434700 	movtmi	r4, #14080	; 0x3700
 224:	5728203a 	undefined
 228:	52416e69 	subpl	r6, r1, #1680	; 0x690
                else TxDData( USART_PC,'0');
 22c:	614d204d 	cmpvs	sp, sp, asr #32
 230:	20686372 	rsbcs	r6, r8, r2, ror r3
    u32 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
 234:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 238:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
 23c:	00302e33 	eorseq	r2, r0, r3, lsr lr
        wDigit /= 10;
 240:	43434700 	movtmi	r4, #14080	; 0x3700
 244:	5728203a 	undefined
    }
}
 248:	52416e69 	subpl	r6, r1, #1680	; 0x690
 24c:	614d204d 	cmpvs	sp, sp, asr #32
 250:	20686372 	rsbcs	r6, r8, r2, ror r3
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
    TxDData( USART_PC, bByte - bTmp*10+'0');
}

void TxD_Dec_U16(u16 wData)
{
 254:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 258:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 25c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 260:	43434700 	movtmi	r4, #14080	; 0x3700
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
 264:	5728203a 	undefined
        if(wTmp)
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
 268:	52416e69 	subpl	r6, r1, #1680	; 0x690
 26c:	614d204d 	cmpvs	sp, sp, asr #32
 270:	20686372 	rsbcs	r6, r8, r2, ror r3
 274:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 278:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 27c:	00302e33 	eorseq	r2, r0, r3, lsr lr
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
 280:	43434700 	movtmi	r4, #14080	; 0x3700
 284:	5728203a 	undefined
                else TxDData( USART_PC,'0');
 288:	52416e69 	subpl	r6, r1, #1680	; 0x690
 28c:	614d204d 	cmpvs	sp, sp, asr #32
    u8 bCount, bPrinted;
    u16 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
 290:	20686372 	rsbcs	r6, r8, r2, ror r3
 294:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
 298:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
        wDigit /= 10;
 29c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2a0:	43434700 	movtmi	r4, #14080	; 0x3700
 2a4:	5728203a 	undefined
 2a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
    }
}
 2ac:	614d204d 	cmpvs	sp, sp, asr #32
 2b0:	20686372 	rsbcs	r6, r8, r2, ror r3
}

void TxD_Dec_U8(u8 bByte)
{
    u8 bTmp;
    bTmp = bByte/100;
 2b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
 2c0:	43434700 	movtmi	r4, #14080	; 0x3700
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
}

void TxD_Dec_U8(u8 bByte)
{
 2c4:	5728203a 	undefined
    u8 bTmp;
    bTmp = bByte/100;
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
 2c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2cc:	614d204d 	cmpvs	sp, sp, asr #32
    bByte -= bTmp*100;
 2d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
    bTmp = bByte/10;
 2e0:	43434700 	movtmi	r4, #14080	; 0x3700
 2e4:	5728203a 	undefined
 2e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
 2ec:	614d204d 	cmpvs	sp, sp, asr #32
 2f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
    TxDData( USART_PC, bByte - bTmp*10+'0');
 2f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 300:	43434700 	movtmi	r4, #14080	; 0x3700
 304:	5728203a 	undefined
 308:	52416e69 	subpl	r6, r1, #1680	; 0x690
 30c:	614d204d 	cmpvs	sp, sp, asr #32
}
 310:	20686372 	rsbcs	r6, r8, r2, ror r3
 314:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 318:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}

void TxDHex8(u16 bSentData)
{
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 31c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 320:	43434700 	movtmi	r4, #14080	; 0x3700
 324:	5728203a 	undefined
    if(bTmp > '9') bTmp += 7;
 328:	52416e69 	subpl	r6, r1, #1680	; 0x690
    while(*bData)
        TxDData(PORT, *bData++);
}

void TxDHex8(u16 bSentData)
{
 32c:	614d204d 	cmpvs	sp, sp, asr #32
 330:	20686372 	rsbcs	r6, r8, r2, ror r3
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
    if(bTmp > '9') bTmp += 7;
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
 334:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}

    bTmp = (bSentData & 0x000f) + (u8)'0';
 338:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 33c:	00302e33 	eorseq	r2, r0, r3, lsr lr
    if(bTmp > '9') bTmp += 7;
 340:	43434700 	movtmi	r4, #14080	; 0x3700
 344:	5728203a 	undefined
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
 348:	52416e69 	subpl	r6, r1, #1680	; 0x690
 34c:	614d204d 	cmpvs	sp, sp, asr #32
}

void TxDHex16(u16 wSentData)
{
 350:	20686372 	rsbcs	r6, r8, r2, ror r3
    TxDHex8((wSentData>>8)&0x00ff );
    TxDHex8( wSentData&0x00ff);
 354:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
    TxDData(USART_ZIGBEE,bTmp);
}

void TxDHex16(u16 wSentData)
{
    TxDHex8((wSentData>>8)&0x00ff );
 358:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
    TxDHex8( wSentData&0x00ff);
 35c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 360:	43434700 	movtmi	r4, #14080	; 0x3700
}

void TxDHex32(u32 lSentData)
{
 364:	5728203a 	undefined
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
 368:	52416e69 	subpl	r6, r1, #1680	; 0x690
    TxDHex8( wSentData&0x00ff);
}

void TxDHex32(u32 lSentData)
{
    TxDHex16((lSentData>>16)&0x0000ffff );
 36c:	614d204d 	cmpvs	sp, sp, asr #32
    TxDHex16( lSentData&0x0000ffff);
 370:	20686372 	rsbcs	r6, r8, r2, ror r3
 374:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
 378:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 37c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 380:	43434700 	movtmi	r4, #14080	; 0x3700
    while(*bData)
        TxDData(PORT, *bData++);
 384:	5728203a 	undefined
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
    while(*bData)
 388:	52416e69 	subpl	r6, r1, #1680	; 0x690
 38c:	614d204d 	cmpvs	sp, sp, asr #32
        TxDData(PORT, *bData++);
}
 390:	20686372 	rsbcs	r6, r8, r2, ror r3
 394:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 398:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 39c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 3a0:	43434700 	movtmi	r4, #14080	; 0x3700
 3a4:	5728203a 	undefined
 3a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 3ac:	614d204d 	cmpvs	sp, sp, asr #32
 3b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 3b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 3b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 3bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 3c0:	43434700 	movtmi	r4, #14080	; 0x3700
 3c4:	5728203a 	undefined
 3c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 3cc:	614d204d 	cmpvs	sp, sp, asr #32
 3d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 3d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 3d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 3dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 3e0:	43434700 	movtmi	r4, #14080	; 0x3700
 3e4:	5728203a 	undefined
 3e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 3ec:	614d204d 	cmpvs	sp, sp, asr #32
 3f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 3f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 3f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 3fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 400:	43434700 	movtmi	r4, #14080	; 0x3700
 404:	5728203a 	undefined
 408:	52416e69 	subpl	r6, r1, #1680	; 0x690
 40c:	614d204d 	cmpvs	sp, sp, asr #32
 410:	20686372 	rsbcs	r6, r8, r2, ror r3
 414:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 418:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 41c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 420:	43434700 	movtmi	r4, #14080	; 0x3700
 424:	5728203a 	undefined
 428:	52416e69 	subpl	r6, r1, #1680	; 0x690
 42c:	614d204d 	cmpvs	sp, sp, asr #32
 430:	20686372 	rsbcs	r6, r8, r2, ror r3
 434:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 438:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 43c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 440:	43434700 	movtmi	r4, #14080	; 0x3700
 444:	5728203a 	undefined
 448:	52416e69 	subpl	r6, r1, #1680	; 0x690
 44c:	614d204d 	cmpvs	sp, sp, asr #32
 450:	20686372 	rsbcs	r6, r8, r2, ror r3
 454:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 458:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 45c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 460:	43434700 	movtmi	r4, #14080	; 0x3700
 464:	5728203a 	undefined
 468:	52416e69 	subpl	r6, r1, #1680	; 0x690
 46c:	614d204d 	cmpvs	sp, sp, asr #32
 470:	20686372 	rsbcs	r6, r8, r2, ror r3
 474:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 478:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 47c:	00302e33 	eorseq	r2, r0, r3, lsr lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000000c 	andeq	r0, r0, ip
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	004d0002 	subeq	r0, sp, r2
  30:	00040000 	andeq	r0, r4, r0
	...
  3c:	00000104 	andeq	r0, r0, r4, lsl #2
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00d10002 	sbcseq	r0, r1, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  5c:	00000200 	andeq	r0, r0, r0, lsl #4
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	09b00002 	ldmibeq	r0!, {r1}
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip, sp}
  7c:	000000a8 	andeq	r0, r0, r8, lsr #1
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	0a960002 	beq	fe58009c <SCS_BASE+0x1e57209c>
  90:	00040000 	andeq	r0, r4, r0
	...
  9c:	00000392 	muleq	r0, r2, r3
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	0e890002 	cdpeq	0, 8, cr0, cr9, cr2, {0}
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	080033dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, ip, sp}
  bc:	00000270 	andeq	r0, r0, r0, ror r2
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	11510002 	cmpne	r1, r2
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0800364c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip, sp}
  dc:	00000264 	andeq	r0, r0, r4, ror #4
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	14280002 	strtne	r0, [r8], #-2
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	080038b0 	stmdaeq	r0, {r4, r5, r7, fp, ip, sp}
  fc:	00000068 	andeq	r0, r0, r8, rrx
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp && !bPrinted)
        {
            if (bMinus) TxDData( USART_PC,'-');
 10c:	15650002 	strbne	r0, [r5, #-2]!
 110:	00040000 	andeq	r0, r4, r0
            TxDData( USART_PC,((u8)wTmp)+'0');
 114:	00000000 	andeq	r0, r0, r0
 118:	08003918 	stmdaeq	r0, {r3, r4, r8, fp, ip, sp}
 11c:	000009c0 	andeq	r0, r0, r0, asr #19
	...
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	1d6f0002 	stclne	0, cr0, [pc, #-8]!
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	080042d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, lr}
                else TxDData( USART_PC, '0');
 13c:	00000030 	andeq	r0, r0, r0, lsr r0
	...
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	1e800002 	cdpne	0, 8, cr0, cr0, cr2, {0}
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
        wDigit /= 10;
 158:	08004308 	stmdaeq	r0, {r3, r8, r9, lr}
 15c:	000001f4 	strdeq	r0, [r0], -r4
	...
    }
}


void TxD_Dec_S8(s8 wData)
{
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	203b0002 	eorscs	r0, fp, r2
    u16 wTmp,wDigit;
    u8 bMinus = 0;

    bPrinted = 0;

    if (wData&0x80) {
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
        bMinus = 1;
        wData = -wData;
 178:	080044fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
 17c:	000006c0 	andeq	r0, r0, r0, asr #13
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
    {
        wTmp = (wData/wDigit);
 18c:	2c7d0002 	ldclcs	0, cr0, [sp], #-8
        if(wTmp && !bPrinted)
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	08004bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
 19c:	00000206 	andeq	r0, r0, r6, lsl #4
	...
        {
            if (bMinus) TxDData( USART_PC,'-');
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
            TxDData( USART_PC,((u8)wTmp)+'0');
 1ac:	30640002 	rsbcc	r0, r4, r2
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08004dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp, lr}
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 1bc:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	32ee0002 	rsccc	r0, lr, #2	; 0x2
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	08004e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp, lr}
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
 1dc:	00000350 	andeq	r0, r0, r0, asr r3
	...
        wDigit /= 10;
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	375d0002 	ldrbcc	r0, [sp, -r2]
    }
}
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
    }
}


void TxD_Dec_U32(u32 wData)
{
 1f8:	080051b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, lr}
 1fc:	00000300 	andeq	r0, r0, r0, lsl #6
	...
    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp)
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
 20c:	40a50002 	adcmi	r0, r5, r2
 210:	00040000 	andeq	r0, r4, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	080054b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip, lr}
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 21c:	00000620 	andeq	r0, r0, r0, lsr #12
	...
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
                else TxDData( USART_PC,'0');
 22c:	475c0002 	ldrbmi	r0, [ip, -r2]
 230:	00040000 	andeq	r0, r4, r0
    u32 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
 234:	00000000 	andeq	r0, r0, r0
 238:	08005ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip, lr}
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
 23c:	00000394 	muleq	r0, r4, r3
	...
        wDigit /= 10;
    }
}
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
 24c:	527b0002 	rsbspl	r0, fp, #2	; 0x2
 250:	00040000 	andeq	r0, r4, r0
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
    TxDData( USART_PC, bByte - bTmp*10+'0');
}

void TxD_Dec_U16(u16 wData)
{
 254:	00000000 	andeq	r0, r0, r0
 258:	08005e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, ip, lr}
 25c:	000000c4 	andeq	r0, r0, r4, asr #1
	...
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp)
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	5a100002 	bpl	40027c <__Stack_Size+0x3ffe7c>
 270:	00040000 	andeq	r0, r4, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	08005f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp, ip, lr}
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 27c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
 288:	0000001c 	andeq	r0, r0, ip, lsl r0
 28c:	614a0002 	cmpvs	sl, r2
    u8 bCount, bPrinted;
    u16 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
 290:	00040000 	andeq	r0, r4, r0
 294:	00000000 	andeq	r0, r0, r0
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
 298:	08006458 	stmdaeq	r0, {r3, r4, r6, sl, sp, lr}
        wDigit /= 10;
 29c:	00000288 	andeq	r0, r0, r8, lsl #5
	...
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
    }
}
 2ac:	67920002 	ldrvs	r0, [r2, r2]
 2b0:	00040000 	andeq	r0, r4, r0
}

void TxD_Dec_U8(u8 bByte)
{
    u8 bTmp;
    bTmp = bByte/100;
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	080066e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, sp, lr}
 2bc:	00000384 	andeq	r0, r0, r4, lsl #7
	...
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	70790002 	rsbsvc	r0, r9, r2
    bByte -= bTmp*100;
 2d0:	00040000 	andeq	r0, r4, r0
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	08006a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, sp, lr}
 2dc:	000000e0 	andeq	r0, r0, r0, ror #1
	...
    bTmp = bByte/10;
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
 2ec:	72c00002 	sbcvc	r0, r0, #2	; 0x2
 2f0:	00040000 	andeq	r0, r4, r0
 2f4:	00000000 	andeq	r0, r0, r0
    TxDData( USART_PC, bByte - bTmp*10+'0');
 2f8:	08006b44 	stmdaeq	r0, {r2, r6, r8, r9, fp, sp, lr}
 2fc:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 308:	0000001c 	andeq	r0, r0, ip, lsl r0
 30c:	7b7d0002 	blvc	1f4031c <__Stack_Size+0x1f3ff1c>
}
 310:	00040000 	andeq	r0, r4, r0
 314:	00000000 	andeq	r0, r0, r0
 318:	08006ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, sp, lr}

void TxDHex8(u16 bSentData)
{
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 31c:	00000318 	andeq	r0, r0, r8, lsl r3
	...
    if(bTmp > '9') bTmp += 7;
 328:	0000001c 	andeq	r0, r0, ip, lsl r0
    while(*bData)
        TxDData(PORT, *bData++);
}

void TxDHex8(u16 bSentData)
{
 32c:	84530002 	ldrbhi	r0, [r3], #-2
 330:	00040000 	andeq	r0, r4, r0
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
    if(bTmp > '9') bTmp += 7;
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
 334:	00000000 	andeq	r0, r0, r0

    bTmp = (bSentData & 0x000f) + (u8)'0';
 338:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
 33c:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
    if(bTmp > '9') bTmp += 7;
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
 348:	0000001c 	andeq	r0, r0, ip, lsl r0
 34c:	86420002 	strbhi	r0, [r2], -r2
}

void TxDHex16(u16 wSentData)
{
 350:	00040000 	andeq	r0, r4, r0
    TxDHex8((wSentData>>8)&0x00ff );
    TxDHex8( wSentData&0x00ff);
 354:	00000000 	andeq	r0, r0, r0
    TxDData(USART_ZIGBEE,bTmp);
}

void TxDHex16(u16 wSentData)
{
    TxDHex8((wSentData>>8)&0x00ff );
 358:	080072a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp, lr}
    TxDHex8( wSentData&0x00ff);
 35c:	00000d88 	andeq	r0, r0, r8, lsl #27
	...
}

void TxDHex32(u32 lSentData)
{
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
 368:	0000001c 	andeq	r0, r0, ip, lsl r0
    TxDHex8( wSentData&0x00ff);
}

void TxDHex32(u32 lSentData)
{
    TxDHex16((lSentData>>16)&0x0000ffff );
 36c:	a78b0002 	strge	r0, [fp, r2]
    TxDHex16( lSentData&0x0000ffff);
 370:	00040000 	andeq	r0, r4, r0
 374:	00000000 	andeq	r0, r0, r0
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
 378:	0800802c 	stmdaeq	r0, {r2, r3, r5, pc}
 37c:	000003bc 	strheq	r0, [r0], -ip
	...
    while(*bData)
 388:	0000001c 	andeq	r0, r0, ip, lsl r0
 38c:	b0db0002 	sbcslt	r0, fp, r2
        TxDData(PORT, *bData++);
}
 390:	00040000 	andeq	r0, r4, r0
 394:	00000000 	andeq	r0, r0, r0
 398:	080083e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, pc}
 39c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 3a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 3ac:	b1570002 	cmplt	r7, r2
 3b0:	00040000 	andeq	r0, r4, r0
 3b4:	00000000 	andeq	r0, r0, r0
 3b8:	08008458 	stmdaeq	r0, {r3, r4, r6, sl, pc}
 3bc:	00000054 	andeq	r0, r0, r4, asr r0
	...
 3c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 3cc:	b25d0002 	subslt	r0, sp, #2	; 0x2
 3d0:	00040000 	andeq	r0, r4, r0
	...
 3dc:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 3e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 3ec:	b3220002 	teqlt	r2, #2	; 0x2
 3f0:	00040000 	andeq	r0, r4, r0
	...
 3fc:	00000030 	andeq	r0, r0, r0, lsr r0
	...
 408:	0000001c 	andeq	r0, r0, ip, lsl r0
 40c:	c5960002 	ldrgt	r0, [r6, #2]
 410:	00040000 	andeq	r0, r4, r0
	...
 41c:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 428:	0000001c 	andeq	r0, r0, ip, lsl r0
 42c:	c6dc0002 	ldrbgt	r0, [ip], r2
 430:	00040000 	andeq	r0, r4, r0
	...
 43c:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 448:	0000001c 	andeq	r0, r0, ip, lsl r0
 44c:	c7ef0002 	strbgt	r0, [pc, r2]!
 450:	00040000 	andeq	r0, r4, r0
	...
 45c:	0000009c 	muleq	r0, ip, r0
	...
 468:	0000001c 	andeq	r0, r0, ip, lsl r0
 46c:	d1940002 	orrsle	r0, r4, r2
 470:	00040000 	andeq	r0, r4, r0
	...
 47c:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
 488:	00000024 	andeq	r0, r0, r4, lsr #32
 48c:	db460002 	blle	118049c <__Stack_Size+0x118009c>
 490:	00040000 	andeq	r0, r4, r0
	...
 49c:	0000000c 	andeq	r0, r0, ip
 4a0:	00000000 	andeq	r0, r0, r0
 4a4:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
       0:	0000065f 	andeq	r0, r0, pc, asr r6
       4:	00d10002 	sbcseq	r0, r1, r2
       8:	08df0000 	ldmeq	pc, {}^
       c:	03000000 	movweq	r0, #0	; 0x0
      10:	4d4e0000 	stclmi	0, cr0, [lr]
      14:	63784549 	cmnvs	r8, #306184192	; 0x12400000
      18:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
      1c:	13006e6f 	movwne	r6, #3695	; 0xe6f
      20:	48000003 	stmdami	r0, {r0, r1}
      24:	46647261 	strbtmi	r7, [r4], -r1, ror #4
      28:	746c7561 	strbtvc	r7, [ip], #-1377
      2c:	65637845 	strbvs	r7, [r3, #-2117]!
      30:	6f697470 	svcvs	0x00697470
      34:	0326006e 	teqeq	r6, #110	; 0x6e
      38:	654d0000 	strbvs	r0, [sp]
      3c:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
      40:	45656761 	strbmi	r6, [r5, #-1889]!
      44:	70656378 	rsbvc	r6, r5, r8, ror r3
      48:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
      4c:	00033900 	andeq	r3, r3, r0, lsl #18
      50:	73754200 	cmnvc	r5, #0	; 0x0
      54:	6c756146 	ldfvse	f6, [r5], #-280
      58:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
      5c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
      60:	4c006e6f 	stcmi	14, cr6, [r0], {111}
      64:	55000003 	strpl	r0, [r0, #-3]
      68:	65676173 	strbvs	r6, [r7, #-371]!
      6c:	6c756146 	ldfvse	f6, [r5], #-280
      70:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
      74:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
      78:	5f006e6f 	svcpl	0x00006e6f
      7c:	44000003 	strmi	r0, [r0], #-3
      80:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
      84:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
      88:	00726f74 	rsbseq	r6, r2, r4, ror pc
      8c:	00000372 	andeq	r0, r0, r2, ror r3
      90:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
      94:	6c646e61 	stclvs	14, cr6, [r4], #-388
      98:	85007265 	strhi	r7, [r0, #-613]
      9c:	50000003 	andpl	r0, r0, r3
      a0:	53646e65 	cmnpl	r4, #1616	; 0x650
      a4:	98004356 	stmdals	r0, {r1, r2, r4, r6, r8, r9, lr}
      a8:	57000003 	strpl	r0, [r0, -r3]
      ac:	5f474457 	svcpl	0x00474457
      b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
      b4:	6c646e61 	stclvs	14, cr6, [r4], #-388
      b8:	ab007265 	blge	1ca54 <__Stack_Size+0x1c654>
      bc:	50000003 	andpl	r0, r0, r3
      c0:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^
      c4:	61485152 	cmpvs	r8, r2, asr r1
      c8:	656c646e 	strbvs	r6, [ip, #-1134]!
      cc:	03be0072 	undefined instruction 0x03be0072
      d0:	41540000 	cmpmi	r4, r0
      d4:	5245504d 	subpl	r5, r5, #77	; 0x4d
      d8:	5152495f 	cmppl	r2, pc, asr r9
      dc:	646e6148 	strbtvs	r6, [lr], #-328
      e0:	0072656c 	rsbseq	r6, r2, ip, ror #10
      e4:	000003d1 	ldrdeq	r0, [r0], -r1
      e8:	5f435452 	svcpl	0x00435452
      ec:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
      f0:	6c646e61 	stclvs	14, cr6, [r4], #-388
      f4:	e4007265 	str	r7, [r0], #-613
      f8:	46000003 	strmi	r0, [r0], -r3
      fc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     100:	5152495f 	cmppl	r2, pc, asr r9
     104:	646e6148 	strbtvs	r6, [lr], #-328
     108:	0072656c 	rsbseq	r6, r2, ip, ror #10
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp && !bPrinted)
        {
            if (bMinus) TxDData( USART_PC,'-');
     10c:	000003f7 	strdeq	r0, [r0], -r7
     110:	5f434352 	svcpl	0x00434352
            TxDData( USART_PC,((u8)wTmp)+'0');
     114:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     118:	6c646e61 	stclvs	14, cr6, [r4], #-388
     11c:	0a007265 	beq	1cab8 <__Stack_Size+0x1c6b8>
     120:	45000004 	strmi	r0, [r0, #-4]
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     124:	30495458 	subcc	r5, r9, r8, asr r4
     128:	5152495f 	cmppl	r2, pc, asr r9
     12c:	646e6148 	strbtvs	r6, [lr], #-328
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     130:	0072656c 	rsbseq	r6, r2, ip, ror #10
     134:	0000041d 	andeq	r0, r0, sp, lsl r4
     138:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
                else TxDData( USART_PC, '0');
     13c:	52495f31 	subpl	r5, r9, #196	; 0xc4
     140:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     144:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     148:	00043000 	andeq	r3, r4, r0
     14c:	54584500 	ldrbpl	r4, [r8], #-1280
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     150:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     154:	61485152 	cmpvs	r8, r2, asr r1
        wDigit /= 10;
     158:	656c646e 	strbvs	r6, [ip, #-1134]!
     15c:	04440072 	strbeq	r0, [r4], #-114
    }
}
     160:	58450000 	stmdapl	r5, {}^
     164:	5f334954 	svcpl	0x00334954
    }
}


void TxD_Dec_S8(s8 wData)
{
     168:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     16c:	6c646e61 	stclvs	14, cr6, [r4], #-388
    u16 wTmp,wDigit;
    u8 bMinus = 0;

    bPrinted = 0;

    if (wData&0x80) {
     170:	58007265 	stmdapl	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     174:	45000004 	strmi	r0, [r0, #-4]
        bMinus = 1;
        wData = -wData;
     178:	34495458 	strbcc	r5, [r9], #-1112
     17c:	5152495f 	cmppl	r2, pc, asr r9
     180:	646e6148 	strbtvs	r6, [lr], #-328
     184:	0072656c 	rsbseq	r6, r2, ip, ror #10
     188:	0000046c 	andeq	r0, r0, ip, ror #8
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
    {
        wTmp = (wData/wDigit);
     18c:	31414d44 	cmpcc	r1, r4, asr #26
        if(wTmp && !bPrinted)
     190:	6168435f 	cmnvs	r8, pc, asr r3
     194:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     198:	52495f31 	subpl	r5, r9, #196	; 0xc4
     19c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
        {
            if (bMinus) TxDData( USART_PC,'-');
     1a0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     1a4:	00048000 	andeq	r8, r4, r0
     1a8:	414d4400 	cmpmi	sp, r0, lsl #8
            TxDData( USART_PC,((u8)wTmp)+'0');
     1ac:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     1b0:	656e6e61 	strbvs	r6, [lr, #-3681]!
     1b4:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     1b8:	61485152 	cmpvs	r8, r2, asr r1
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     1bc:	656c646e 	strbvs	r6, [ip, #-1134]!
     1c0:	04940072 	ldreq	r0, [r4], #114
     1c4:	4d440000 	stclmi	0, cr0, [r4]
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     1c8:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     1cc:	6e6e6168 	powvsez	f6, f6, #0.0
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
     1d0:	5f336c65 	svcpl	0x00336c65
     1d4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1d8:	6c646e61 	stclvs	14, cr6, [r4], #-388
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     1dc:	a8007265 	stmdage	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
        wDigit /= 10;
     1e0:	44000004 	strmi	r0, [r0], #-4
     1e4:	5f31414d 	svcpl	0x0031414d
     1e8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     1ec:	346c656e 	strbtcc	r6, [ip], #-1390
    }
}
     1f0:	5152495f 	cmppl	r2, pc, asr r9
     1f4:	646e6148 	strbtvs	r6, [lr], #-328
    }
}


void TxD_Dec_U32(u32 wData)
{
     1f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1fc:	000004bc 	strheq	r0, [r0], -ip
     200:	31414d44 	cmpcc	r1, r4, asr #26

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
    {
        wTmp = (wData/wDigit);
     204:	6168435f 	cmnvs	r8, pc, asr r3
        if(wTmp)
     208:	6c656e6e 	stclvs	14, cr6, [r5], #-440
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     20c:	52495f35 	subpl	r5, r9, #212	; 0xd4
     210:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     214:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     218:	0004d000 	andeq	sp, r4, r0
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     21c:	414d4400 	cmpmi	sp, r0, lsl #8
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     220:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     224:	656e6e61 	strbvs	r6, [lr, #-3681]!
     228:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^
                else TxDData( USART_PC,'0');
     22c:	61485152 	cmpvs	r8, r2, asr r1
     230:	656c646e 	strbvs	r6, [ip, #-1134]!
    u32 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
     234:	04e40072 	strbteq	r0, [r4], #114
     238:	4d440000 	stclmi	0, cr0, [r4]
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     23c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
        wDigit /= 10;
     240:	6e6e6168 	powvsez	f6, f6, #0.0
     244:	5f376c65 	svcpl	0x00376c65
    }
}
     248:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     24c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     250:	f8007265 	undefined instruction 0xf8007265
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
    TxDData( USART_PC, bByte - bTmp*10+'0');
}

void TxD_Dec_U16(u16 wData)
{
     254:	55000004 	strpl	r0, [r0, #-4]
     258:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^
     25c:	41435f50 	cmpmi	r3, r0, asr pc
     260:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
     264:	5152495f 	cmppl	r2, pc, asr r9
        if(wTmp)
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     268:	646e6148 	strbtvs	r6, [lr], #-328
     26c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     270:	0000050c 	andeq	r0, r0, ip, lsl #10
     274:	5f425355 	svcpl	0x00425355
     278:	435f504c 	cmpmi	pc, #76	; 0x4c
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     27c:	525f4e41 	subspl	r4, pc, #1040	; 0x410
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     280:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^
     284:	61485152 	cmpvs	r8, r2, asr r1
                else TxDData( USART_PC,'0');
     288:	656c646e 	strbvs	r6, [ip, #-1134]!
     28c:	05200072 	streq	r0, [r0, #-114]!
    u8 bCount, bPrinted;
    u16 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     290:	41430000 	cmpmi	r3, r0
     294:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     298:	52495f31 	subpl	r5, r9, #196	; 0xc4
        wDigit /= 10;
     29c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2a0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2a4:	00053400 	andeq	r3, r5, r0, lsl #8
     2a8:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    }
}
     2ac:	4543535f 	strbmi	r5, [r3, #-863]
     2b0:	5152495f 	cmppl	r2, pc, asr r9
}

void TxD_Dec_U8(u8 bByte)
{
    u8 bTmp;
    bTmp = bByte/100;
     2b4:	646e6148 	strbtvs	r6, [lr], #-328
     2b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2bc:	00000548 	andeq	r0, r0, r8, asr #10
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
}

void TxD_Dec_U8(u8 bByte)
{
     2c4:	5f355f39 	svcpl	0x00355f39
    u8 bTmp;
    bTmp = bByte/100;
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2cc:	6c646e61 	stclvs	14, cr6, [r4], #-388
    bByte -= bTmp*100;
     2d0:	5c007265 	sfmpl	f7, 4, [r0], {101}
     2d4:	54000005 	strpl	r0, [r0], #-5
     2d8:	5f314d49 	svcpl	0x00314d49
     2dc:	5f4b5242 	svcpl	0x004b5242
    bTmp = bByte/10;
     2e0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2e4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2e8:	70007265 	andvc	r7, r0, r5, ror #4
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2ec:	54000005 	strpl	r0, [r0], #-5
     2f0:	5f314d49 	svcpl	0x00314d49
     2f4:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^
    TxDData( USART_PC, bByte - bTmp*10+'0');
     2f8:	61485152 	cmpvs	r8, r2, asr r1
     2fc:	656c646e 	strbvs	r6, [ip, #-1134]!
     300:	05840072 	streq	r0, [r4, #114]
     304:	49540000 	ldmdbmi	r4, {}^
     308:	545f314d 	ldrbpl	r3, [pc], #333	; 310 <_Minimum_Stack_Size+0x210>
     30c:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
}
     310:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
     314:	61485152 	cmpvs	r8, r2, asr r1
     318:	656c646e 	strbvs	r6, [ip, #-1134]!

void TxDHex8(u16 bSentData)
{
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
     31c:	05980072 	ldreq	r0, [r8, #114]
     320:	49540000 	ldmdbmi	r4, {}^
     324:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
    if(bTmp > '9') bTmp += 7;
     328:	52495f43 	subpl	r5, r9, #268	; 0x10c
    while(*bData)
        TxDData(PORT, *bData++);
}

void TxDHex8(u16 bSentData)
{
     32c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     330:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
    if(bTmp > '9') bTmp += 7;
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     334:	0005ac00 	andeq	sl, r5, r0, lsl #24

    bTmp = (bSentData & 0x000f) + (u8)'0';
     338:	4d495400 	cfstrdmi	mvd5, [r9]
     33c:	52495f33 	subpl	r5, r9, #204	; 0xcc
    if(bTmp > '9') bTmp += 7;
     340:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     344:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     348:	0005c000 	andeq	ip, r5, r0
     34c:	4d495400 	cfstrdmi	mvd5, [r9]
}

void TxDHex16(u16 wSentData)
{
     350:	52495f34 	subpl	r5, r9, #208	; 0xd0
    TxDHex8((wSentData>>8)&0x00ff );
    TxDHex8( wSentData&0x00ff);
     354:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    TxDData(USART_ZIGBEE,bTmp);
}

void TxDHex16(u16 wSentData)
{
    TxDHex8((wSentData>>8)&0x00ff );
     358:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    TxDHex8( wSentData&0x00ff);
     35c:	0005d400 	andeq	sp, r5, r0, lsl #8
     360:	43324900 	teqmi	r2, #0	; 0x0
}

void TxDHex32(u32 lSentData)
{
     364:	56455f31 	undefined
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
     368:	5152495f 	cmppl	r2, pc, asr r9
    TxDHex8( wSentData&0x00ff);
}

void TxDHex32(u32 lSentData)
{
    TxDHex16((lSentData>>16)&0x0000ffff );
     36c:	646e6148 	strbtvs	r6, [lr], #-328
    TxDHex16( lSentData&0x0000ffff);
     370:	0072656c 	rsbseq	r6, r2, ip, ror #10
     374:	000005e8 	andeq	r0, r0, r8, ror #11
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
     378:	31433249 	cmpcc	r3, r9, asr #4
     37c:	5f52455f 	svcpl	0x0052455f
     380:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    while(*bData)
        TxDData(PORT, *bData++);
     384:	6c646e61 	stclvs	14, cr6, [r4], #-388
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
    while(*bData)
     388:	fc007265 	stc2	2, cr7, [r0], {101}
     38c:	49000005 	stmdbmi	r0, {r0, r2}
        TxDData(PORT, *bData++);
}
     390:	5f324332 	svcpl	0x00324332
     394:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
     398:	61485152 	cmpvs	r8, r2, asr r1
     39c:	656c646e 	strbvs	r6, [ip, #-1134]!
     3a0:	06100072 	undefined
     3a4:	32490000 	subcc	r0, r9, #0	; 0x0
     3a8:	455f3243 	ldrbmi	r3, [pc, #-579]	; 16d <_Minimum_Stack_Size+0x6d>
     3ac:	52495f52 	subpl	r5, r9, #328	; 0x148
     3b0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3b4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3b8:	00062400 	andeq	r2, r6, r0, lsl #8
     3bc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     3c0:	52495f31 	subpl	r5, r9, #196	; 0xc4
     3c4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3c8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3cc:	00063800 	andeq	r3, r6, r0, lsl #16
     3d0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     3d4:	52495f32 	subpl	r5, r9, #200	; 0xc8
     3d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3e0:	00064c00 	andeq	r4, r6, r0, lsl #24
     3e4:	41535500 	cmpmi	r3, r0, lsl #10
     3e8:	5f325452 	svcpl	0x00325452
     3ec:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3f0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3f4:	60007265 	andvs	r7, r0, r5, ror #4
     3f8:	45000006 	strmi	r0, [r0, #-6]
     3fc:	31495458 	cmpcc	r9, r8, asr r4
     400:	30315f35 	eorscc	r5, r1, r5, lsr pc
     404:	5152495f 	cmppl	r2, pc, asr r9
     408:	646e6148 	strbtvs	r6, [lr], #-328
     40c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     410:	00000674 	andeq	r0, r0, r4, ror r6
     414:	41435452 	cmpmi	r3, r2, asr r4
     418:	6d72616c 	ldfvse	f6, [r2, #-432]!
     41c:	5152495f 	cmppl	r2, pc, asr r9
     420:	646e6148 	strbtvs	r6, [lr], #-328
     424:	0072656c 	rsbseq	r6, r2, ip, ror #10
     428:	00000688 	andeq	r0, r0, r8, lsl #13
     42c:	57425355 	smlsldpl	r5, r2, r5, r3
     430:	55656b61 	strbpl	r6, [r5, #-2913]!
     434:	52495f70 	subpl	r5, r9, #448	; 0x1c0
     438:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     43c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     440:	00069c00 	andeq	r9, r6, r0, lsl #24
     444:	4d495400 	cfstrdmi	mvd5, [r9]
     448:	52425f38 	subpl	r5, r2, #224	; 0xe0
     44c:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     450:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     454:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     458:	0006b000 	andeq	fp, r6, r0
     45c:	4d495400 	cfstrdmi	mvd5, [r9]
     460:	50555f38 	subspl	r5, r5, r8, lsr pc
     464:	5152495f 	cmppl	r2, pc, asr r9
     468:	646e6148 	strbtvs	r6, [lr], #-328
     46c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     470:	000006c4 	andeq	r0, r0, r4, asr #13
     474:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     478:	4752545f 	undefined
     47c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     480:	5152495f 	cmppl	r2, pc, asr r9
     484:	646e6148 	strbtvs	r6, [lr], #-328
     488:	0072656c 	rsbseq	r6, r2, ip, ror #10
     48c:	000006d8 	ldrdeq	r0, [r0], -r8
     490:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     494:	5f43435f 	svcpl	0x0043435f
     498:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     49c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4a0:	ec007265 	sfm	f7, 4, [r0], {101}
     4a4:	41000006 	tstmi	r0, r6
     4a8:	5f334344 	svcpl	0x00334344
     4ac:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4b0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4b4:	00007265 	andeq	r7, r0, r5, ror #4
     4b8:	46000007 	strmi	r0, [r0], -r7
     4bc:	5f434d53 	svcpl	0x00434d53
     4c0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4c4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4c8:	14007265 	strne	r7, [r0], #-613
     4cc:	53000007 	movwpl	r0, #7	; 0x7
     4d0:	5f4f4944 	svcpl	0x004f4944
     4d4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4d8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4dc:	28007265 	stmdacs	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     4e0:	54000007 	strpl	r0, [r0], #-7
     4e4:	5f354d49 	svcpl	0x00354d49
     4e8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4ec:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4f0:	3c007265 	sfmcc	f7, 4, [r0], {101}
     4f4:	53000007 	movwpl	r0, #7	; 0x7
     4f8:	5f334950 	svcpl	0x00334950
     4fc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     500:	6c646e61 	stclvs	14, cr6, [r4], #-388
     504:	50007265 	andpl	r7, r0, r5, ror #4
     508:	55000007 	strpl	r0, [r0, #-7]
     50c:	34545241 	ldrbcc	r5, [r4], #-577
     510:	5152495f 	cmppl	r2, pc, asr r9
     514:	646e6148 	strbtvs	r6, [lr], #-328
     518:	0072656c 	rsbseq	r6, r2, ip, ror #10
     51c:	00000764 	andeq	r0, r0, r4, ror #14
     520:	364d4954 	undefined
     524:	5152495f 	cmppl	r2, pc, asr r9
     528:	646e6148 	strbtvs	r6, [lr], #-328
     52c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     530:	00000778 	andeq	r0, r0, r8, ror r7
     534:	374d4954 	smlsldcc	r4, sp, r4, r9
     538:	5152495f 	cmppl	r2, pc, asr r9
     53c:	646e6148 	strbtvs	r6, [lr], #-328
     540:	0072656c 	rsbseq	r6, r2, ip, ror #10
     544:	0000078c 	andeq	r0, r0, ip, lsl #15
     548:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     54c:	6168435f 	cmnvs	r8, pc, asr r3
     550:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     554:	52495f31 	subpl	r5, r9, #196	; 0xc4
     558:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     55c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     560:	0007a000 	andeq	sl, r7, r0
     564:	414d4400 	cmpmi	sp, r0, lsl #8
     568:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     56c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     570:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     574:	61485152 	cmpvs	r8, r2, asr r1
     578:	656c646e 	strbvs	r6, [ip, #-1134]!
     57c:	07b40072 	undefined
     580:	4d440000 	stclmi	0, cr0, [r4]
     584:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     588:	6e6e6168 	powvsez	f6, f6, #0.0
     58c:	5f336c65 	svcpl	0x00336c65
     590:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     594:	6c646e61 	stclvs	14, cr6, [r4], #-388
     598:	c8007265 	stmdagt	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     59c:	44000007 	strmi	r0, [r0], #-7
     5a0:	5f32414d 	svcpl	0x0032414d
     5a4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     5a8:	346c656e 	strbtcc	r6, [ip], #-1390
     5ac:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^
     5b0:	61485152 	cmpvs	r8, r2, asr r1
     5b4:	656c646e 	strbvs	r6, [ip, #-1134]!
     5b8:	07dc0072 	undefined
     5bc:	41550000 	cmpmi	r5, r0
     5c0:	5f355452 	svcpl	0x00355452
     5c4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5c8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5cc:	f2007265 	vhsub.s8	<illegal reg q3.5>, q0, <illegal reg q10.5>
     5d0:	55000007 	strpl	r0, [r0, #-7]
     5d4:	54524153 	ldrbpl	r4, [r2], #-339
     5d8:	52495f33 	subpl	r5, r9, #204	; 0xcc
     5dc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5e0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5e4:	00080800 	andeq	r0, r8, r0, lsl #16
     5e8:	41535500 	cmpmi	r3, r0, lsl #10
     5ec:	5f315452 	svcpl	0x00315452
     5f0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5f4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5f8:	1e007265 	cdpne	2, 0, cr7, cr0, cr5, {3}
     5fc:	41000008 	tstmi	r0, r8
     600:	5f314344 	svcpl	0x00314344
     604:	52495f32 	subpl	r5, r9, #200	; 0xc8
     608:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     60c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     610:	00083400 	andeq	r3, r8, r0, lsl #8
     614:	4d495400 	cfstrdmi	mvd5, [r9]
     618:	52495f32 	subpl	r5, r9, #200	; 0xc8
     61c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     620:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     624:	00086100 	andeq	r6, r8, r0, lsl #2
     628:	73795300 	cmnvc	r9, #0	; 0x0
     62c:	6b636954 	blvs	18dab84 <__Stack_Size+0x18da784>
     630:	646e6148 	strbtvs	r6, [lr], #-328
     634:	0072656c 	rsbseq	r6, r2, ip, ror #10
     638:	000008a8 	andeq	r0, r0, r8, lsr #17
     63c:	74706163 	ldrbtvc	r6, [r0], #-355
     640:	00657275 	rsbeq	r7, r5, r5, ror r2
     644:	000008ba 	strheq	r0, [r0], -sl
     648:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     64c:	00726574 	rsbseq	r6, r2, r4, ror r5
     650:	000008cc 	andeq	r0, r0, ip, asr #17
     654:	6f437767 	svcvs	0x00437767
     658:	65746e75 	ldrbvs	r6, [r4, #-3701]!
     65c:	00003172 	andeq	r3, r0, r2, ror r1
     660:	17000000 	strne	r0, [r0, -r0]
     664:	02000000 	andeq	r0, r0, #0	; 0x0
     668:	0009b000 	andeq	fp, r9, r0
     66c:	0000e600 	andeq	lr, r0, r0, lsl #12
     670:	00007000 	andeq	r7, r0, r0
     674:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     678:	0000006e 	andeq	r0, r0, lr, rrx
     67c:	00b20000 	adcseq	r0, r2, r0
     680:	00020000 	andeq	r0, r2, r0
     684:	00000a96 	muleq	r0, r6, sl
     688:	000003f3 	strdeq	r0, [r0], -r3
     68c:	0000008f 	andeq	r0, r0, pc, lsl #1
     690:	31447854 	cmpcc	r4, r4, asr r8
     694:	63654436 	cmnvs	r5, #905969664	; 0x36000000
     698:	69676944 	stmdbvs	r7!, {r2, r6, r8, fp, sp, lr}^
     69c:	00fa0074 	rscseq	r0, sl, r4, ror r0
     6a0:	78540000 	ldmdavc	r4, {}^
     6a4:	65445f44 	strbvs	r5, [r4, #-3908]
     6a8:	33535f63 	cmpcc	r3, #396	; 0x18c
     6ac:	01590032 	cmpeq	r9, r2, lsr r0
     6b0:	78540000 	ldmdavc	r4, {}^
     6b4:	65445f44 	strbvs	r5, [r4, #-3908]
     6b8:	31535f63 	cmpcc	r3, r3, ror #30
     6bc:	01c70036 	biceq	r0, r7, r6, lsr r0
     6c0:	78540000 	ldmdavc	r4, {}^
     6c4:	65445f44 	strbvs	r5, [r4, #-3908]
     6c8:	38535f63 	ldmdacc	r3, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     6cc:	00023400 	andeq	r3, r2, r0, lsl #8
     6d0:	44785400 	ldrbtmi	r5, [r8], #-1024
     6d4:	6365445f 	cmnvs	r5, #1593835520	; 0x5f000000
     6d8:	3233555f 	eorscc	r5, r3, #398458880	; 0x17c00000
     6dc:	00029300 	andeq	r9, r2, r0, lsl #6
     6e0:	44785400 	ldrbtmi	r5, [r8], #-1024
     6e4:	6365445f 	cmnvs	r5, #1593835520	; 0x5f000000
     6e8:	3631555f 	undefined
     6ec:	0002f200 	andeq	pc, r2, r0, lsl #4
     6f0:	44785400 	ldrbtmi	r5, [r8], #-1024
     6f4:	6365445f 	cmnvs	r5, #1593835520	; 0x5f000000
     6f8:	0038555f 	eorseq	r5, r8, pc, asr r5
     6fc:	0000032a 	andeq	r0, r0, sl, lsr #6
     700:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     704:	00387865 	eorseq	r7, r8, r5, ror #16
     708:	00000362 	andeq	r0, r0, r2, ror #6
     70c:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     710:	36317865 	ldrtcc	r7, [r1], -r5, ror #16
     714:	00038b00 	andeq	r8, r3, r0, lsl #22
     718:	44785400 	ldrbtmi	r5, [r8], #-1024
     71c:	33786548 	cmncc	r8, #301989888	; 0x12000000
     720:	03b40032 	undefined instruction 0x03b40032
     724:	78540000 	ldmdavc	r4, {}^
     728:	72745344 	rsbsvc	r5, r4, #268435457	; 0x10000001
     72c:	00676e69 	rsbeq	r6, r7, r9, ror #28
     730:	00000000 	andeq	r0, r0, r0
     734:	00000106 	andeq	r0, r0, r6, lsl #2
     738:	0e890002 	cdpeq	0, 8, cr0, cr9, cr2, {0}
     73c:	02c80000 	sbceq	r0, r8, #0	; 0x0
     740:	00f30000 	rscseq	r0, r3, r0
     744:	53490000 	movtpl	r0, #36864	; 0x9000
     748:	6d315f52 	ldcvs	15, cr5, [r1, #-328]!
     74c:	49545f73 	ldmdbmi	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     750:	0052454d 	subseq	r4, r2, sp, asr #10
     754:	00000106 	andeq	r0, r0, r6, lsl #2
     758:	5f525349 	svcpl	0x00525349
     75c:	5a5a5542 	bpl	1695c6c <__Stack_Size+0x169586c>
     760:	19005245 	stmdbne	r0, {r0, r2, r6, r9, ip, lr}
     764:	49000001 	stmdbmi	r0, {r0}
     768:	4d5f5253 	lfmmi	f5, 2, [pc, #-332]
     76c:	524f544f 	subpl	r5, pc, #1325400064	; 0x4f000000
     770:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
     774:	4c4f5254 	sfmmi	f5, 2, [pc], {84}
     778:	00012c00 	andeq	r2, r1, r0, lsl #24
     77c:	52534900 	subspl	r4, r3, #0	; 0x0
     780:	4344415f 	movtmi	r4, #16735	; 0x415f
     784:	00014100 	andeq	r4, r1, r0, lsl #2
     788:	52534900 	subspl	r4, r3, #0	; 0x0
     78c:	4c45445f 	cfstrdmi	mvd4, [r5], {95}
     790:	56005941 	strpl	r5, [r0], -r1, asr #18
     794:	49000001 	stmdbmi	r0, {r0}
     798:	4c5f5253 	lfmmi	f5, 2, [pc], {83}
     79c:	525f4445 	subspl	r4, pc, #1157627904	; 0x45000000
     7a0:	545f4247 	ldrbpl	r4, [pc], #583	; 7a8 <__Stack_Size+0x3a8>
     7a4:	52454d49 	subpl	r4, r5, #4672	; 0x1240
     7a8:	00017f00 	andeq	r7, r1, r0, lsl #30
     7ac:	52534900 	subspl	r4, r3, #0	; 0x0
     7b0:	4153555f 	cmpmi	r3, pc, asr r5
     7b4:	505f5452 	subspl	r5, pc, r2, asr r4
     7b8:	01940043 	orrseq	r0, r4, r3, asr #32
     7bc:	53490000 	movtpl	r0, #36864	; 0x9000
     7c0:	53555f52 	cmppl	r5, #328	; 0x148
     7c4:	5f545241 	svcpl	0x00545241
     7c8:	4247495a 	submi	r4, r7, #1474560	; 0x168000
     7cc:	a9004545 	stmdbge	r0, {r0, r2, r6, r8, sl, lr}
     7d0:	49000001 	stmdbmi	r0, {r0}
     7d4:	555f5253 	ldrbpl	r5, [pc, #-595]	; 589 <__Stack_Size+0x189>
     7d8:	54524153 	ldrbpl	r4, [r2], #-339
     7dc:	4c58445f 	cfldrdmi	mvd4, [r8], {95}
     7e0:	0001be00 	andeq	fp, r1, r0, lsl #28
     7e4:	52534900 	subspl	r4, r3, #0	; 0x0
     7e8:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
     7ec:	4145525f 	cmpmi	r5, pc, asr r2
     7f0:	01d30044 	bicseq	r0, r3, r4, asr #32
     7f4:	53490000 	movtpl	r0, #36864	; 0x9000
     7f8:	41425f52 	cmpmi	r2, r2, asr pc
     7fc:	52455454 	subpl	r5, r5, #1409286144	; 0x54000000
     800:	48435f59 	stmdami	r3, {r0, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
     804:	004b4345 	subeq	r4, fp, r5, asr #6
     808:	00000291 	muleq	r0, r1, r2
     80c:	44454c62 	strbmi	r4, [r5], #-3170
     810:	756f435f 	strbvc	r4, [pc, #-863]!	; 4b9 <__Stack_Size+0xb9>
     814:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     818:	0002a300 	andeq	sl, r2, r0, lsl #6
     81c:	454c7700 	strbmi	r7, [ip, #-1792]
     820:	69545f44 	ldmdbvs	r4, {r2, r6, r8, r9, sl, fp, ip, lr}^
     824:	0072656d 	rsbseq	r6, r2, sp, ror #10
     828:	000002b5 	strheq	r0, [r0], -r5
     82c:	64654c62 	strbtvs	r4, [r5], #-3170
     830:	6e696c42 	cdpvs	12, 6, cr6, cr9, cr2, {2}
     834:	616c466b 	cmnvs	ip, fp, ror #12
     838:	00000067 	andeq	r0, r0, r7, rrx
     83c:	00d70000 	sbcseq	r0, r7, r0
     840:	00020000 	andeq	r0, r2, r0
     844:	00001151 	andeq	r1, r0, r1, asr r1
     848:	000002d7 	ldrdeq	r0, [r0], -r7
     84c:	000000fe 	strdeq	r0, [r0], -lr
     850:	5f62677a 	svcpl	0x0062677a
     854:	645f7872 	ldrbvs	r7, [pc], #2162	; 85c <__Stack_Size+0x45c>
     858:	00617461 	rsbeq	r7, r1, r1, ror #8
     85c:	0000011c 	andeq	r0, r0, ip, lsl r1
     860:	6267695a 	rsbvs	r6, r7, #1474560	; 0x168000
     864:	535f6565 	cmppl	pc, #423624704	; 0x19400000
     868:	74537465 	ldrbvc	r7, [r3], #-1125
     86c:	00657461 	rsbeq	r7, r5, r1, ror #8
     870:	00000145 	andeq	r0, r0, r5, asr #2
     874:	6e616353 	mcrvs	3, 3, r6, cr1, cr3, {2}
     878:	6267695a 	rsbvs	r6, r7, #1474560	; 0x168000
     87c:	70006565 	andvc	r6, r0, r5, ror #10
     880:	7a000001 	bvc	88c <__Stack_Size+0x48c>
     884:	725f6267 	subsvc	r6, pc, #1879048198	; 0x70000006
     888:	68635f78 	stmdavs	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     88c:	006b6365 	rsbeq	r6, fp, r5, ror #6
     890:	000001c2 	andeq	r0, r0, r2, asr #3
     894:	5f62677a 	svcpl	0x0062677a
     898:	645f7874 	ldrbvs	r7, [pc], #2164	; 8a0 <__Stack_Size+0x4a0>
     89c:	00617461 	rsbeq	r7, r1, r1, ror #8
     8a0:	0000023a 	andeq	r0, r0, sl, lsr r2
     8a4:	5f62677a 	svcpl	0x0062677a
     8a8:	6d726574 	cfldr64vs	mvdx6, [r2, #-464]!
     8ac:	74616e69 	strbtvc	r6, [r1], #-3689
     8b0:	024f0065 	subeq	r0, pc, #101	; 0x65
     8b4:	677a0000 	ldrbvs	r0, [sl, -r0]!
     8b8:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
     8bc:	61697469 	cmnvs	r9, r9, ror #8
     8c0:	657a696c 	ldrbvs	r6, [sl, #-2412]!
     8c4:	00027c00 	andeq	r7, r2, r0, lsl #24
     8c8:	52626700 	rsbpl	r6, r2, #0	; 0x0
     8cc:	61507663 	cmpvs	r0, r3, ror #12
     8d0:	74656b63 	strbtvc	r6, [r5], #-2915
     8d4:	00028e00 	andeq	r8, r2, r0, lsl #28
     8d8:	52626700 	rsbpl	r6, r2, #0	; 0x0
     8dc:	61507663 	cmpvs	r0, r3, ror #12
     8e0:	74656b63 	strbtvc	r6, [r5], #-2915
     8e4:	006d754e 	rsbeq	r7, sp, lr, asr #10
     8e8:	000002a0 	andeq	r0, r0, r0, lsr #5
     8ec:	63527767 	cmpvs	r2, #27000832	; 0x19c0000
     8f0:	74614476 	strbtvc	r4, [r1], #-1142
     8f4:	02b20061 	adcseq	r0, r2, #97	; 0x61
     8f8:	62670000 	rsbvs	r0, r7, #0	; 0x0
     8fc:	46766352 	undefined
     900:	0067616c 	rsbeq	r6, r7, ip, ror #2
     904:	000002c4 	andeq	r0, r0, r4, asr #5
     908:	794d7767 	stmdbvc	sp, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
     90c:	6267695a 	rsbvs	r6, r7, #1474560	; 0x168000
     910:	44496565 	strbmi	r6, [r9], #-1381
     914:	00000000 	andeq	r0, r0, r0
     918:	00004f00 	andeq	r4, r0, r0, lsl #30
     91c:	28000200 	stmdacs	r0, {r9}
     920:	3d000014 	stccc	0, cr0, [r0, #-80]
     924:	52000001 	andpl	r0, r0, #1	; 0x1
     928:	7a000000 	bvc	930 <__Stack_Size+0x530>
     92c:	685f6267 	ldmdavs	pc, {r0, r1, r2, r5, r6, r9, sp, lr}^
     930:	635f6c61 	cmpvs	pc, #24832	; 0x6100
     934:	65736f6c 	ldrbvs	r6, [r3, #-3948]!
     938:	00006500 	andeq	r6, r0, r0, lsl #10
     93c:	62677a00 	rsbvs	r7, r7, #0	; 0x0
     940:	6c61685f 	stclvs	8, cr6, [r1], #-380
     944:	0078725f 	rsbseq	r7, r8, pc, asr r2
     948:	000000bd 	strheq	r0, [r0], -sp
     94c:	5f62677a 	svcpl	0x0062677a
     950:	5f6c6168 	svcpl	0x006c6168
     954:	04007874 	streq	r7, [r0], #-2164
     958:	7a000001 	bvc	964 <__Stack_Size+0x564>
     95c:	685f6267 	ldmdavs	pc, {r0, r1, r2, r5, r6, r9, sp, lr}^
     960:	6f5f6c61 	svcvs	0x005f6c61
     964:	006e6570 	rsbeq	r6, lr, r0, ror r5
     968:	00000000 	andeq	r0, r0, r0
     96c:	00000402 	andeq	r0, r0, r2, lsl #8
     970:	15650002 	strbne	r0, [r5, #-2]!
     974:	080a0000 	stmdaeq	sl, {}
     978:	02070000 	andeq	r0, r7, #0	; 0x0
     97c:	72570000 	subsvc	r0, r7, #0	; 0x0
     980:	43657469 	cmnmi	r5, #1761607680	; 0x69000000
     984:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     988:	61546c6f 	cmpvs	r4, pc, ror #24
     98c:	52656c62 	rsbpl	r6, r5, #25088	; 0x6200
     990:	65676e61 	strbvs	r6, [r7, #-3681]!
     994:	63656843 	cmnvs	r5, #4390912	; 0x430000
     998:	023e006b 	eorseq	r0, lr, #107	; 0x6b
     99c:	72500000 	subsvc	r0, r0, #0	; 0x0
     9a0:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
     9a4:	74664173 	strbtvc	r4, [r6], #-371
     9a8:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     9ac:	6e697469 	cdpvs	4, 6, cr7, cr9, cr9, {3}
     9b0:	028f0067 	addeq	r0, pc, #103	; 0x67
     9b4:	65520000 	ldrbvs	r0, [r2]
     9b8:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
     9bc:	6b636150 	blvs	18d8f04 <__Stack_Size+0x18d8b04>
     9c0:	ca007465 	bgt	1db5c <__Stack_Size+0x1d75c>
     9c4:	57000002 	strpl	r0, [r0, -r2]
     9c8:	65746972 	ldrbvs	r6, [r4, #-2418]!
     9cc:	746e6f43 	strbtvc	r6, [lr], #-3907
     9d0:	546c6f72 	strbtpl	r6, [ip], #-3954
     9d4:	656c6261 	strbvs	r6, [ip, #-609]!
     9d8:	00030300 	andeq	r0, r3, r0, lsl #6
     9dc:	6f725000 	svcvs	0x00725000
     9e0:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     9e4:	00046800 	andeq	r6, r4, r0, lsl #16
     9e8:	70626700 	rsbvc	r6, r2, r0, lsl #14
     9ec:	6e497852 	mcrvs	8, 2, r7, cr9, cr2, {2}
     9f0:	72726574 	rsbsvc	r6, r2, #486539264	; 0x1d000000
     9f4:	42747075 	rsbsmi	r7, r4, #117	; 0x75
     9f8:	65666675 	strbvs	r6, [r6, #-1653]!
     9fc:	04800072 	streq	r0, [r0], #114
     a00:	62670000 	rsbvs	r0, r7, #0	; 0x0
     a04:	49785470 	ldmdbmi	r8!, {r4, r5, r6, sl, ip, lr}^
     a08:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     a0c:	74707572 	ldrbtvc	r7, [r0], #-1394
     a10:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     a14:	98007265 	stmdals	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     a18:	67000004 	strvs	r0, [r0, -r4]
     a1c:	42785262 	rsbsmi	r5, r8, #536870918	; 0x20000006
     a20:	65666675 	strbvs	r6, [r6, #-1653]!
     a24:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
     a28:	6f506574 	svcvs	0x00506574
     a2c:	65746e69 	ldrbvs	r6, [r4, #-3689]!
     a30:	04b00072 	ldrteq	r0, [r0], #114
     a34:	62670000 	rsbvs	r0, r7, #0	; 0x0
     a38:	75427852 	strbvc	r7, [r2, #-2130]
     a3c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     a40:	64616552 	strbtvs	r6, [r1], #-1362
     a44:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     a48:	00726574 	rsbseq	r6, r2, r4, ror r5
     a4c:	000004c3 	andeq	r0, r0, r3, asr #9
     a50:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     a54:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     a58:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     a5c:	50657469 	rsbpl	r7, r5, r9, ror #8
     a60:	746e696f 	strbtvc	r6, [lr], #-2415
     a64:	d6007265 	strle	r7, [r0], -r5, ror #4
     a68:	67000004 	strvs	r0, [r0, -r4]
     a6c:	42785462 	rsbsmi	r5, r8, #1644167168	; 0x62000000
     a70:	65666675 	strbvs	r6, [r6, #-1653]!
     a74:	61655272 	smcvs	21794
     a78:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^
     a7c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     a80:	0004e900 	andeq	lr, r4, r0, lsl #18
     a84:	70626700 	rsbvc	r6, r2, r0, lsl #14
     a88:	30447852 	subcc	r7, r4, r2, asr r8
     a8c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     a90:	01007265 	tsteq	r0, r5, ror #4
     a94:	67000005 	strvs	r0, [r0, -r5]
     a98:	78547062 	ldmdavc	r4, {r1, r5, r6, ip, sp, lr}^
     a9c:	75423044 	strbvc	r3, [r2, #-68]
     aa0:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     aa4:	00051900 	andeq	r1, r5, r0, lsl #18
     aa8:	52626700 	rsbpl	r6, r2, #0	; 0x0
     aac:	42304478 	eorsmi	r4, r0, #2013265920	; 0x78000000
     ab0:	65666675 	strbvs	r6, [r6, #-1653]!
     ab4:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
     ab8:	6f506574 	svcvs	0x00506574
     abc:	65746e69 	ldrbvs	r6, [r4, #-3689]!
     ac0:	052c0072 	streq	r0, [ip, #-114]!
     ac4:	62670000 	rsbvs	r0, r7, #0	; 0x0
     ac8:	30447852 	subcc	r7, r4, r2, asr r8
     acc:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     ad0:	65527265 	ldrbvs	r7, [r2, #-613]
     ad4:	6f506461 	svcvs	0x00506461
     ad8:	65746e69 	ldrbvs	r6, [r4, #-3689]!
     adc:	053f0072 	ldreq	r0, [pc, #-114]!	; a72 <__Stack_Size+0x672>
     ae0:	62670000 	rsbvs	r0, r7, #0	; 0x0
     ae4:	30447854 	subcc	r7, r4, r4, asr r8
     ae8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     aec:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     af0:	50657469 	rsbpl	r7, r5, r9, ror #8
     af4:	746e696f 	strbtvc	r6, [lr], #-2415
     af8:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     afc:	67000005 	strvs	r0, [r0, -r5]
     b00:	44785462 	ldrbtmi	r5, [r8], #-1122
     b04:	66754230 	undefined
     b08:	52726566 	rsbspl	r6, r2, #427819008	; 0x19800000
     b0c:	50646165 	rsbpl	r6, r4, r5, ror #2
     b10:	746e696f 	strbtvc	r6, [lr], #-2415
     b14:	65007265 	strvs	r7, [r0, #-613]
     b18:	67000005 	strvs	r0, [r0, -r5]
     b1c:	78527062 	ldmdavc	r2, {r1, r5, r6, ip, sp, lr}^
     b20:	75423144 	strbvc	r3, [r2, #-324]
     b24:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     b28:	00057d00 	andeq	r7, r5, r0, lsl #26
     b2c:	70626700 	rsbvc	r6, r2, r0, lsl #14
     b30:	31447854 	cmpcc	r4, r4, asr r8
     b34:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     b38:	95007265 	strls	r7, [r0, #-613]
     b3c:	67000005 	strvs	r0, [r0, -r5]
     b40:	44785262 	ldrbtmi	r5, [r8], #-610
     b44:	66754231 	undefined
     b48:	57726566 	ldrbpl	r6, [r2, -r6, ror #10]!
     b4c:	65746972 	ldrbvs	r6, [r4, #-2418]!
     b50:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     b54:	00726574 	rsbseq	r6, r2, r4, ror r5
     b58:	000005a8 	andeq	r0, r0, r8, lsr #11
     b5c:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
     b60:	75423144 	strbvc	r3, [r2, #-324]
     b64:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     b68:	64616552 	strbtvs	r6, [r1], #-1362
     b6c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     b70:	00726574 	rsbseq	r6, r2, r4, ror r5
     b74:	000005bb 	strheq	r0, [r0], -fp
     b78:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     b7c:	75423144 	strbvc	r3, [r2, #-324]
     b80:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     b84:	74697257 	strbtvc	r7, [r9], #-599
     b88:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^
     b8c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     b90:	0005ce00 	andeq	ip, r5, r0, lsl #28
     b94:	54626700 	strbtpl	r6, [r2], #-1792
     b98:	42314478 	eorsmi	r4, r1, #2013265920	; 0x78000000
     b9c:	65666675 	strbvs	r6, [r6, #-1653]!
     ba0:	61655272 	smcvs	21794
     ba4:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^
     ba8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     bac:	0005e100 	andeq	lr, r5, r0, lsl #2
     bb0:	54626700 	strbtpl	r6, [r2], #-1792
     bb4:	54304478 	ldrtpl	r4, [r0], #-1144
     bb8:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
     bbc:	7474696d 	ldrbtvc	r6, [r4], #-2413
     bc0:	00676e69 	rsbeq	r6, r7, r9, ror #28
     bc4:	000005f4 	strdeq	r0, [r0], -r4
     bc8:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     bcc:	72543144 	subsvc	r3, r4, #17	; 0x11
     bd0:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!
     bd4:	69747469 	ldmdbvs	r4!, {r0, r3, r5, r6, sl, ip, sp, lr}^
     bd8:	0700676e 	streq	r6, [r0, -lr, ror #14]
     bdc:	67000006 	strvs	r0, [r0, -r6]
     be0:	6c694d62 	stclvs	13, cr4, [r9], #-392
     be4:	63655369 	cmnvs	r5, #-1543503871	; 0xa4000001
     be8:	00062a00 	andeq	r2, r6, r0, lsl #20
     bec:	4d4f5200 	sfmmi	f5, 2, [pc]
     bf0:	494e495f 	stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     bf4:	4c414954 	mcrrmi	9, 5, r4, r1, cr4
     bf8:	5441445f 	strbpl	r4, [r1], #-1119
     bfc:	064c0041 	strbeq	r0, [ip], -r1, asr #32
     c00:	62670000 	rsbvs	r0, r7, #0	; 0x0
     c04:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
     c08:	6c6f7274 	sfmvs	f7, 2, [pc], #-464
     c0c:	6c626154 	stfvse	f6, [r2], #-336
     c10:	06640065 	strbteq	r0, [r4], -r5, rrx
     c14:	62670000 	rsbvs	r0, r7, #0	; 0x0
     c18:	4244454c 	submi	r4, r4, #318767104	; 0x13000000
     c1c:	6b6e696c 	blvs	1b9b1d4 <__Stack_Size+0x1b9add4>
     c20:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     c24:	00726574 	rsbseq	r6, r2, r4, ror r5
     c28:	00000677 	andeq	r0, r0, r7, ror r6
     c2c:	454c6267 	strbmi	r6, [ip, #-615]
     c30:	61654844 	cmnvs	r5, r4, asr #16
     c34:	8a005264 	bhi	155cc <__Stack_Size+0x151cc>
     c38:	67000006 	strvs	r0, [r0, -r6]
     c3c:	44454c62 	strbmi	r4, [r5], #-3170
     c40:	64616548 	strbtvs	r6, [r1], #-1352
     c44:	069d0047 	ldreq	r0, [sp], r7, asr #32
     c48:	62670000 	rsbvs	r0, r7, #0	; 0x0
     c4c:	4844454c 	stmdami	r4, {r2, r3, r6, r8, sl, lr}^
     c50:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
     c54:	0006b000 	andeq	fp, r6, r0
     c58:	4c626700 	stclmi	7, cr6, [r2]
     c5c:	79454445 	stmdbvc	r5, {r0, r2, r6, sl, lr}^
     c60:	c3005265 	movwgt	r5, #613	; 0x265
     c64:	67000006 	strvs	r0, [r0, -r6]
     c68:	44454c62 	strbmi	r4, [r5], #-3170
     c6c:	47657945 	strbmi	r7, [r5, -r5, asr #18]!
     c70:	0006d600 	andeq	sp, r6, r0, lsl #12
     c74:	4c626700 	stclmi	7, cr6, [r2]
     c78:	79454445 	stmdbvc	r5, {r0, r2, r6, sl, lr}^
     c7c:	e9004265 	stmdb	r0, {r0, r2, r5, r6, r9, lr}
     c80:	67000006 	strvs	r0, [r0, -r6]
     c84:	44454c62 	strbmi	r4, [r5], #-3170
     c88:	006d7750 	rsbeq	r7, sp, r0, asr r7
     c8c:	00000712 	andeq	r0, r0, r2, lsl r7
     c90:	50706267 	rsbspl	r6, r0, r7, ror #4
     c94:	6d617261 	sfmvs	f7, 2, [r1, #-388]!
     c98:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
     c9c:	676e6152 	undefined
     ca0:	07340065 	ldreq	r0, [r4, -r5, rrx]!
     ca4:	62670000 	rsbvs	r0, r7, #0	; 0x0
     ca8:	74614470 	strbtvc	r4, [r1], #-1136
     cac:	7a695361 	bvc	1a55a38 <__Stack_Size+0x1a55638>
     cb0:	07460065 	strbeq	r0, [r6, -r5, rrx]
     cb4:	62670000 	rsbvs	r0, r7, #0	; 0x0
     cb8:	44497852 	strbmi	r7, [r9], #-2130
     cbc:	00075900 	andeq	r5, r7, r0, lsl #18
     cc0:	50626700 	rsbpl	r6, r2, r0, lsl #14
     cc4:	6d617261 	sfmvs	f7, 2, [r1, #-388]!
     cc8:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
     ccc:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     cd0:	6c006874 	stcvs	8, cr6, [r0], {116}
     cd4:	67000007 	strvs	r0, [r0, -r7]
     cd8:	736e4962 	cmnvc	lr, #1605632	; 0x188000
     cdc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     ce0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ce4:	00077f00 	andeq	r7, r7, r0, lsl #30
     ce8:	70626700 	rsbvc	r6, r2, r0, lsl #14
     cec:	61726150 	cmnvs	r2, r0, asr r1
     cf0:	6574656d 	ldrbvs	r6, [r4, #-1389]!
     cf4:	07970072 	undefined
     cf8:	62670000 	rsbvs	r0, r7, #0	; 0x0
     cfc:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     d00:	64644174 	strbtvs	r4, [r4], #-372
     d04:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     d08:	0007aa00 	andeq	sl, r7, r0, lsl #20
     d0c:	49626700 	stmdbmi	r2!, {r8, r9, sl, sp, lr}^
     d10:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     d14:	74707572 	ldrbtvc	r7, [r0], #-1394
     d18:	63656843 	cmnvs	r5, #4390912	; 0x430000
     d1c:	7272456b 	rsbsvc	r4, r2, #448790528	; 0x1ac00000
     d20:	bd00726f 	sfmlt	f7, 4, [r0, #-444]
     d24:	67000007 	strvs	r0, [r0, -r7]
     d28:	67655262 	strbvs	r5, [r5, -r2, ror #4]!
     d2c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
     d30:	00737365 	rsbseq	r7, r3, r5, ror #6
     d34:	000007d0 	ldrdeq	r0, [r0], -r0
     d38:	65526267 	ldrbvs	r6, [r2, #-615]
     d3c:	72615067 	rsbvc	r5, r1, #103	; 0x67
     d40:	74656d61 	strbtvc	r6, [r5], #-3425
     d44:	654c7265 	strbvs	r7, [ip, #-613]
     d48:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     d4c:	0007e300 	andeq	lr, r7, r0, lsl #6
     d50:	70626700 	rsbvc	r6, r2, r0, lsl #14
     d54:	50676552 	rsbpl	r6, r7, r2, asr r5
     d58:	6d617261 	sfmvs	f7, 2, [r1, #-388]!
     d5c:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
     d60:	0007f600 	andeq	pc, r7, r0, lsl #12
     d64:	44626700 	strbtmi	r6, [r2], #-1792
     d68:	77506c78 	undefined
     d6c:	00000072 	andeq	r0, r0, r2, ror r0
     d70:	001d0000 	andseq	r0, sp, r0
     d74:	00020000 	andeq	r0, r2, r0
     d78:	00001d6f 	andeq	r1, r0, pc, ror #26
     d7c:	00000111 	andeq	r0, r0, r1, lsl r1
     d80:	000000e9 	andeq	r0, r0, r9, ror #1
     d84:	64616552 	strbtvs	r6, [r1], #-1362
     d88:	74747542 	ldrbtvc	r7, [r4], #-1346
     d8c:	00006e6f 	andeq	r6, r0, pc, ror #28
     d90:	5a000000 	bpl	d98 <__Stack_Size+0x998>
     d94:	02000000 	andeq	r0, r0, #0	; 0x0
     d98:	001e8000 	andseq	r8, lr, r0
     d9c:	0001bb00 	andeq	fp, r1, r0, lsl #22
     da0:	00010800 	andeq	r0, r1, r0, lsl #16
     da4:	44454c00 	strbmi	r4, [r5], #-3072
     da8:	4247525f 	submi	r5, r7, #-268435451	; 0xf0000005
     dac:	7465475f 	strbtvc	r4, [r5], #-1887
     db0:	74617453 	strbtvc	r7, [r1], #-1107
     db4:	01300065 	teqeq	r0, r5, rrx
     db8:	454c0000 	strbmi	r0, [ip]
     dbc:	65475f44 	strbvs	r5, [r7, #-3908]
     dc0:	61745374 	cmnvs	r4, r4, ror r3
     dc4:	5d006574 	cfstr32pl	mvfx6, [r0, #-464]
     dc8:	4c000001 	stcmi	0, cr0, [r0], {1}
     dcc:	525f4445 	subspl	r4, pc, #1157627904	; 0x45000000
     dd0:	535f4247 	cmppl	pc, #1879048196	; 0x70000004
     dd4:	74537465 	ldrbvc	r7, [r3], #-1125
     dd8:	00657461 	rsbeq	r7, r5, r1, ror #8
     ddc:	00000186 	andeq	r0, r0, r6, lsl #3
     de0:	5f44454c 	svcpl	0x0044454c
     de4:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
     de8:	65746174 	ldrbvs	r6, [r4, #-372]!
     dec:	00000000 	andeq	r0, r0, r0
     df0:	00017900 	andeq	r7, r1, r0, lsl #18
     df4:	3b000200 	blcc	15fc <__Stack_Size+0x11fc>
     df8:	42000020 	andmi	r0, r0, #32	; 0x20
     dfc:	e900000c 	stmdb	r0, {r2, r3}
     e00:	55000009 	strpl	r0, [r0, #-9]
     e04:	54524153 	ldrbpl	r4, [r2], #-339
     e08:	7465475f 	strbtvc	r4, [r5], #-1887
     e0c:	64756142 	ldrbtvs	r6, [r5], #-322
     e10:	65746172 	ldrbvs	r6, [r4, #-370]!
     e14:	000a1600 	andeq	r1, sl, r0, lsl #12
     e18:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     e1c:	6f435f43 	svcvs	0x00435f43
     e20:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     e24:	74617275 	strbtvc	r7, [r1], #-629
     e28:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     e2c:	00000a40 	andeq	r0, r0, r0, asr #20
     e30:	4f495047 	svcmi	0x00495047
     e34:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     e38:	75676966 	strbvc	r6, [r7, #-2406]!
     e3c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     e40:	6a006e6f 	bvs	1c804 <__Stack_Size+0x1c404>
     e44:	5300000a 	movwpl	r0, #10	; 0xa
     e48:	435f4950 	cmpmi	pc, #1310720	; 0x140000
     e4c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e50:	61727567 	cmnvs	r2, r7, ror #10
     e54:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     e58:	000a9400 	andeq	r9, sl, r0, lsl #8
     e5c:	43444100 	movtmi	r4, #16640	; 0x4100
     e60:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     e64:	75676966 	strbvc	r6, [r7, #-2406]!
     e68:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     e6c:	be006e6f 	cdplt	14, 0, cr6, cr0, cr15, {3}
     e70:	5500000a 	strpl	r0, [r0, #-10]
     e74:	54524153 	ldrbpl	r4, [r2], #-339
     e78:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     e7c:	75676966 	strbvc	r6, [r7, #-2406]!
     e80:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     e84:	08006e6f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
     e88:	5200000b 	andpl	r0, r0, #11	; 0xb
     e8c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     e90:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e94:	61727567 	cmnvs	r2, r7, ror #10
     e98:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     e9c:	000b2d00 	andeq	r2, fp, r0, lsl #26
     ea0:	73795300 	cmnvc	r9, #0	; 0x0
     ea4:	6b636954 	blvs	18db3fc <__Stack_Size+0x18daffc>
     ea8:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     eac:	75676966 	strbvc	r6, [r7, #-2406]!
     eb0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     eb4:	42006e6f 	andmi	r6, r0, #1776	; 0x6f0
     eb8:	5400000b 	strpl	r0, [r0], #-11
     ebc:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     ec0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     ec4:	75676966 	strbvc	r6, [r7, #-2406]!
     ec8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ecc:	78006e6f 	stmdavc	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
     ed0:	4200000b 	andmi	r0, r0, #11	; 0xb
     ed4:	657a7a75 	ldrbvs	r7, [sl, #-2677]!
     ed8:	6f435f72 	svcvs	0x00435f72
     edc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     ee0:	74617275 	strbtvc	r7, [r1], #-629
     ee4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     ee8:	00000bae 	andeq	r0, r0, lr, lsr #23
     eec:	74737953 	ldrbtvc	r7, [r3], #-2387
     ef0:	435f6d65 	cmpmi	pc, #6464	; 0x1940
     ef4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     ef8:	61727567 	cmnvs	r2, r7, ror #10
     efc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     f00:	000bc300 	andeq	ip, fp, r0, lsl #6
     f04:	52434300 	subpl	r4, r3, #0	; 0x0
     f08:	61565f31 	cmpvs	r6, r1, lsr pc
     f0c:	0bd5006c 	bleq	ff5410c4 <SCS_BASE+0x1f5330c4>
     f10:	43430000 	movtmi	r0, #12288	; 0x3000
     f14:	565f3252 	undefined
     f18:	e7006c61 	str	r6, [r0, -r1, ror #24]
     f1c:	4300000b 	movwmi	r0, #11	; 0xb
     f20:	5f335243 	svcpl	0x00335243
     f24:	006c6156 	rsbeq	r6, ip, r6, asr r1
     f28:	00000bf9 	strdeq	r0, [r0], -r9
     f2c:	34524343 	ldrbcc	r4, [r2], #-835
     f30:	6c61565f 	stclvs	6, cr5, [r1], #-380
     f34:	000c0b00 	andeq	r0, ip, r0, lsl #22
     f38:	75614200 	strbvc	r4, [r1, #-512]!
     f3c:	74617264 	strbtvc	r7, [r1], #-612
     f40:	58445f65 	stmdapl	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     f44:	0c1d004c 	ldceq	0, cr0, [sp], {76}
     f48:	61420000 	cmpvs	r2, r0
     f4c:	61726475 	cmnvs	r2, r5, ror r4
     f50:	5a5f6574 	bpl	17da528 <__Stack_Size+0x17da128>
     f54:	45424749 	strbmi	r4, [r2, #-1865]
     f58:	0c2f0045 	stceq	0, cr0, [pc], #-276
     f5c:	61420000 	cmpvs	r2, r0
     f60:	61726475 	cmnvs	r2, r5, ror r4
     f64:	505f6574 	subspl	r6, pc, r4, ror r5
     f68:	00000043 	andeq	r0, r0, r3, asr #32
     f6c:	00d40000 	sbcseq	r0, r4, r0
     f70:	00020000 	andeq	r0, r2, r0
     f74:	00002c7d 	andeq	r2, r0, sp, ror ip
     f78:	000003e7 	andeq	r0, r0, r7, ror #7
     f7c:	000001a2 	andeq	r0, r0, r2, lsr #3
     f80:	6d6d7544 	cfstr64vs	mvdx7, [sp, #-272]!
     f84:	01bf0079 	undefined instruction 0x01bf0079
     f88:	44750000 	ldrbtmi	r0, [r5]
     f8c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     f90:	00021600 	andeq	r1, r2, r0, lsl #12
     f94:	495f5f00 	ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^
     f98:	445f5253 	ldrbmi	r5, [pc], #595	; fa0 <__Stack_Size+0xba0>
     f9c:	59414c45 	stmdbpl	r1, {r0, r2, r6, sl, fp, lr}^
     fa0:	00022a00 	andeq	r2, r2, r0, lsl #20
     fa4:	50454500 	subpl	r4, r5, r0, lsl #10
     fa8:	5f4d4f52 	svcpl	0x004d4f52
     fac:	64616552 	strbtvs	r6, [r1], #-1362
     fb0:	00024c00 	andeq	r4, r2, r0, lsl #24
     fb4:	50454500 	subpl	r4, r5, r0, lsl #10
     fb8:	5f4d4f52 	svcpl	0x004d4f52
     fbc:	61656c43 	cmnvs	r5, r3, asr #24
     fc0:	027b0072 	rsbseq	r0, fp, #114	; 0x72
     fc4:	45450000 	strbmi	r0, [r5]
     fc8:	4d4f5250 	sfmmi	f5, 2, [pc, #-320]
     fcc:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     fd0:	01006574 	tsteq	r0, r4, ror r5
     fd4:	67000003 	strvs	r0, [r0, -r3]
     fd8:	6f567465 	svcvs	0x00567465
     fdc:	6761746c 	strbvs	r7, [r1, -ip, ror #8]!
     fe0:	031b0065 	tsteq	fp, #101	; 0x65
     fe4:	78640000 	stmdavc	r4!, {}^
     fe8:	65735f6c 	ldrbvs	r5, [r3, #-3948]!
     fec:	6f705f74 	svcvs	0x00705f74
     ff0:	00726577 	rsbseq	r6, r2, r7, ror r5
     ff4:	00000346 	andeq	r0, r0, r6, asr #6
     ff8:	6c65446d 	cfstrdvs	mvd4, [r5], #-436
     ffc:	71007961 	tstvc	r0, r1, ror #18
    1000:	67000003 	strvs	r0, [r0, -r3]
    1004:	65527465 	ldrbvs	r7, [r2, #-1125]
    1008:	53746573 	cmnpl	r4, #482344960	; 0x1cc00000
    100c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1010:	03a00065 	moveq	r0, #101	; 0x65
    1014:	6d740000 	ldclvs	0, cr0, [r4]
    1018:	796c6470 	stmdbvc	ip!, {r4, r5, r6, sl, sp, lr}^
    101c:	0003b200 	andeq	fp, r3, r0, lsl #4
    1020:	54776700 	ldrbtpl	r6, [r7], #-1792
    1024:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
    1028:	6c654467 	cfstrdvs	mvd4, [r5], #-412
    102c:	d4007961 	strle	r7, [r0], #-2401
    1030:	67000003 	strvs	r0, [r0, -r3]
    1034:	6c6f5662 	stclvs	6, cr5, [pc], #-392
    1038:	65676174 	strbvs	r6, [r7, #-372]!
    103c:	6c626154 	stfvse	f6, [r2], #-336
    1040:	00000065 	andeq	r0, r0, r5, rrx
    1044:	005b0000 	subseq	r0, fp, r0
    1048:	00020000 	andeq	r0, r2, r0
    104c:	00003064 	andeq	r3, r0, r4, rrx
    1050:	0000028a 	andeq	r0, r0, sl, lsl #5
    1054:	000001ae 	andeq	r0, r0, lr, lsr #3
    1058:	41746567 	cmnmi	r4, r7, ror #10
    105c:	cb004344 	blgt	11d74 <__Stack_Size+0x11974>
    1060:	5f000001 	svcpl	0x00000001
    1064:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
    1068:	4344415f 	movtmi	r4, #16735	; 0x415f
    106c:	00022900 	andeq	r2, r2, r0, lsl #18
    1070:	43444100 	movtmi	r4, #16640	; 0x4100
    1074:	6168435f 	cmnvs	r8, pc, asr r3
    1078:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    107c:	646e495f 	strbtvs	r4, [lr], #-2399
    1080:	4b007865 	blmi	1f21c <__Stack_Size+0x1ee1c>
    1084:	41000002 	tstmi	r0, r2
    1088:	565f4344 	ldrbpl	r4, [pc], -r4, asr #6
    108c:	65756c61 	ldrbvs	r6, [r5, #-3169]!
    1090:	00027200 	andeq	r7, r2, r0, lsl #4
    1094:	43444100 	movtmi	r4, #16640	; 0x4100
    1098:	6168435f 	cmnvs	r8, pc, asr r3
    109c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	0000d800 	andeq	sp, r0, r0, lsl #16
    10a8:	ee000200 	cdp	2, 0, cr0, cr0, cr0, {0}
    10ac:	6f000032 	svcvs	0x00000032
    10b0:	11000004 	tstne	r0, r4
    10b4:	42000002 	andmi	r0, r0, #2	; 0x2
    10b8:	65666675 	strbvs	r6, [r6, #-1653]!
    10bc:	656c4372 	strbvs	r4, [ip, #-882]!
    10c0:	36007261 	strcc	r7, [r0], -r1, ror #4
    10c4:	49000002 	stmdbmi	r0, {r1}
    10c8:	44585273 	ldrbmi	r5, [r8], #-627
    10cc:	6165525f 	cmnvs	r5, pc, asr r2
    10d0:	61007964 	tstvs	r0, r4, ror #18
    10d4:	52000002 	andpl	r0, r0, #2	; 0x2
    10d8:	75424478 	strbvc	r4, [r2, #-1144]
    10dc:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    10e0:	00028c00 	andeq	r8, r2, r0, lsl #24
    10e4:	495f5f00 	ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^
    10e8:	555f5253 	ldrbpl	r5, [pc, #-595]	; e9d <__Stack_Size+0xa9d>
    10ec:	54524153 	ldrbpl	r4, [r2], #-339
    10f0:	47495a5f 	smlsldmi	r5, r9, pc, sl
    10f4:	00454542 	subeq	r4, r5, r2, asr #10
    10f8:	000002b1 	strheq	r0, [r0], -r1
    10fc:	53495f5f 	movtpl	r5, #40799	; 0x9f5f
    1100:	53555f52 	cmppl	r5, #328	; 0x148
    1104:	5f545241 	svcpl	0x00545241
    1108:	004c5844 	subeq	r5, ip, r4, asr #16
    110c:	000002d6 	ldrdeq	r0, [r0], -r6
    1110:	53495f5f 	movtpl	r5, #40799	; 0x9f5f
    1114:	53555f52 	cmppl	r5, #328	; 0x148
    1118:	5f545241 	svcpl	0x00545241
    111c:	fb004350 	blx	11e66 <__Stack_Size+0x11a66>
    1120:	54000002 	strpl	r0, [r0], #-2
    1124:	61444478 	cmpvs	r4, r8, ror r4
    1128:	21006174 	tstcs	r0, r4, ror r1
    112c:	67000004 	strvs	r0, [r0, -r4]
    1130:	53557077 	cmppl	r5, #119	; 0x77
    1134:	5f545241 	svcpl	0x00545241
    1138:	4247495a 	submi	r4, r7, #1474560	; 0x168000
    113c:	425f4545 	subsmi	r4, pc, #289406976	; 0x11400000
    1140:	65666675 	strbvs	r6, [r6, #-1653]!
    1144:	04380072 	ldrteq	r0, [r8], #-114
    1148:	77670000 	strbvc	r0, [r7, -r0]!
    114c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1150:	495a5f54 	ldmdbmi	sl, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    1154:	45454247 	strbmi	r4, [r5, #-583]
    1158:	6165525f 	cmnvs	r5, pc, asr r2
    115c:	72745064 	rsbsvc	r5, r4, #100	; 0x64
    1160:	00044f00 	andeq	r4, r4, r0, lsl #30
    1164:	55776700 	ldrbpl	r6, [r7, #-1792]!
    1168:	54524153 	ldrbpl	r4, [r2], #-339
    116c:	47495a5f 	smlsldmi	r5, r9, pc, sl
    1170:	5f454542 	svcpl	0x00454542
    1174:	74697257 	strbtvc	r7, [r9], #-599
    1178:	72745065 	rsbsvc	r5, r4, #101	; 0x65
    117c:	00000000 	andeq	r0, r0, r0
    1180:	00038a00 	andeq	r8, r3, r0, lsl #20
    1184:	5d000200 	sfmpl	f0, 4, [r0]
    1188:	48000037 	stmdami	r0, {r0, r1, r2, r4, r5}
    118c:	2c000009 	stccs	0, cr0, [r0], {9}
    1190:	73000003 	movwvc	r0, #3	; 0x3
    1194:	75427465 	strbvc	r7, [r2, #-1125]
    1198:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    119c:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
    11a0:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    11a4:	53006874 	movwpl	r6, #2164	; 0x874
    11a8:	67000003 	strvs	r0, [r0, -r3]
    11ac:	75427465 	strbvc	r7, [r2, #-1125]
    11b0:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    11b4:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
    11b8:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    11bc:	6b006874 	blvs	1b394 <__Stack_Size+0x1af94>
    11c0:	73000003 	movwvc	r0, #3	; 0x3
    11c4:	75427465 	strbvc	r7, [r2, #-1125]
    11c8:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    11cc:	61746144 	cmnvs	r4, r4, asr #2
    11d0:	00039200 	andeq	r9, r3, r0, lsl #4
    11d4:	74656700 	strbtvc	r6, [r5], #-1792
    11d8:	7a7a7542 	bvc	1e9e6e8 <__Stack_Size+0x1e9e2e8>
    11dc:	61447265 	cmpvs	r4, r5, ror #4
    11e0:	aa006174 	bge	197b8 <__Stack_Size+0x193b8>
    11e4:	67000003 	strvs	r0, [r0, -r3]
    11e8:	75427465 	strbvc	r7, [r2, #-1125]
    11ec:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    11f0:	74617453 	strbtvc	r7, [r1], #-1107
    11f4:	03c20065 	biceq	r0, r2, #101	; 0x65
    11f8:	6c500000 	mravs	r0, r0, acc0
    11fc:	75427961 	strbvc	r7, [r2, #-2401]
    1200:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    1204:	00041400 	andeq	r1, r4, r0, lsl #8
    1208:	616c5000 	cmnvs	ip, r0
    120c:	726f4479 	rsbvc	r4, pc, #2030043136	; 0x79000000
    1210:	00696d65 	rsbeq	r6, r9, r5, ror #26
    1214:	00000436 	andeq	r0, r0, r6, lsr r4
    1218:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
    121c:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1220:	04510063 	ldrbeq	r0, [r1], #-99
    1224:	65530000 	ldrbvs	r0, [r3]
    1228:	7a754274 	bvc	1d51c00 <__Stack_Size+0x1d51800>
    122c:	0072657a 	rsbseq	r6, r2, sl, ror r5
    1230:	0000047c 	andeq	r0, r0, ip, ror r4
    1234:	53495f5f 	movtpl	r5, #40799	; 0x9f5f
    1238:	75425f52 	strbvc	r5, [r2, #-3922]
    123c:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    1240:	6e614d5f 	mcrvs	13, 3, r4, cr1, cr15, {2}
    1244:	00656761 	rsbeq	r6, r5, r1, ror #14
    1248:	00000492 	muleq	r0, r2, r4
    124c:	42746573 	rsbsmi	r6, r4, #482344960	; 0x1cc00000
    1250:	657a7a75 	ldrbvs	r7, [sl, #-2677]!
    1254:	66664f72 	uqsub16vs	r4, r6, r2
    1258:	0004b800 	andeq	fp, r4, r0, lsl #16
    125c:	726f4400 	rsbvc	r4, pc, #0	; 0x0
    1260:	54696d65 	strbtpl	r6, [r9], #-3429
    1264:	656c6261 	strbvs	r6, [ip, #-609]!
    1268:	0004df00 	andeq	sp, r4, r0, lsl #30
    126c:	756f5300 	strbvc	r5, [pc, #-768]!	; f74 <__Stack_Size+0xb74>
    1270:	6154646e 	cmpvs	r4, lr, ror #8
    1274:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1278:	00000506 	andeq	r0, r0, r6, lsl #10
    127c:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1280:	1d003063 	stcne	0, cr3, [r0, #-396]
    1284:	4d000005 	stcmi	0, cr0, [r0, #-20]
    1288:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    128c:	05440031 	strbeq	r0, [r4, #-49]
    1290:	754d0000 	strbvc	r0, [sp]
    1294:	36636973 	undefined
    1298:	00056b00 	andeq	r6, r5, r0, lsl #22
    129c:	73754d00 	cmnvc	r5, #0	; 0x0
    12a0:	00376369 	eorseq	r6, r7, r9, ror #6
    12a4:	00000592 	muleq	r0, r2, r5
    12a8:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    12ac:	b9003064 	stmdblt	r0, {r2, r5, r6, ip, sp}
    12b0:	53000005 	movwpl	r0, #5	; 0x5
    12b4:	646e756f 	strbtvs	r7, [lr], #-1391
    12b8:	05d00031 	ldrbeq	r0, [r0, #49]
    12bc:	6f530000 	svcvs	0x00530000
    12c0:	32646e75 	rsbcc	r6, r4, #1872	; 0x750
    12c4:	0005f700 	andeq	pc, r5, r0, lsl #14
    12c8:	756f5300 	strbvc	r5, [pc, #-768]!	; fd0 <__Stack_Size+0xbd0>
    12cc:	0033646e 	eorseq	r6, r3, lr, ror #8
    12d0:	0000060e 	andeq	r0, r0, lr, lsl #12
    12d4:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    12d8:	25003464 	strcs	r3, [r0, #-1124]
    12dc:	53000006 	movwpl	r0, #6	; 0x6
    12e0:	646e756f 	strbtvs	r7, [lr], #-1391
    12e4:	063c0035 	undefined
    12e8:	6f530000 	svcvs	0x00530000
    12ec:	36646e75 	undefined
    12f0:	00065300 	andeq	r5, r6, r0, lsl #6
    12f4:	756f5300 	strbvc	r5, [pc, #-768]!	; ffc <__Stack_Size+0xbfc>
    12f8:	0037646e 	eorseq	r6, r7, lr, ror #8
    12fc:	0000066a 	andeq	r0, r0, sl, ror #12
    1300:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1304:	81003864 	tsthi	r0, r4, ror #16
    1308:	53000006 	movwpl	r0, #6	; 0x6
    130c:	646e756f 	strbtvs	r7, [lr], #-1391
    1310:	98003031 	stmdals	r0, {r0, r4, r5, ip, sp}
    1314:	53000006 	movwpl	r0, #6	; 0x6
    1318:	646e756f 	strbtvs	r7, [lr], #-1391
    131c:	af003131 	svcge	0x00003131
    1320:	53000006 	movwpl	r0, #6	; 0x6
    1324:	646e756f 	strbtvs	r7, [lr], #-1391
    1328:	c6003231 	undefined
    132c:	53000006 	movwpl	r0, #6	; 0x6
    1330:	646e756f 	strbtvs	r7, [lr], #-1391
    1334:	de003331 	mcrle	3, 0, r3, cr0, cr1, {1}
    1338:	53000006 	movwpl	r0, #6	; 0x6
    133c:	646e756f 	strbtvs	r7, [lr], #-1391
    1340:	f6003531 	undefined instruction 0xf6003531
    1344:	53000006 	movwpl	r0, #6	; 0x6
    1348:	646e756f 	strbtvs	r7, [lr], #-1391
    134c:	0e003032 	mcreq	0, 0, r3, cr0, cr2, {1}
    1350:	53000007 	movwpl	r0, #7	; 0x7
    1354:	646e756f 	strbtvs	r7, [lr], #-1391
    1358:	26003132 	undefined
    135c:	53000007 	movwpl	r0, #7	; 0x7
    1360:	646e756f 	strbtvs	r7, [lr], #-1391
    1364:	3e003232 	mcrcc	2, 0, r3, cr0, cr2, {1}
    1368:	53000007 	movwpl	r0, #7	; 0x7
    136c:	646e756f 	strbtvs	r7, [lr], #-1391
    1370:	56003332 	undefined
    1374:	53000007 	movwpl	r0, #7	; 0x7
    1378:	646e756f 	strbtvs	r7, [lr], #-1391
    137c:	7e003432 	cfmvdhrvc	mvd0, r3
    1380:	53000007 	movwpl	r0, #7	; 0x7
    1384:	646e756f 	strbtvs	r7, [lr], #-1391
    1388:	96003532 	undefined
    138c:	53000007 	movwpl	r0, #7	; 0x7
    1390:	646e756f 	strbtvs	r7, [lr], #-1391
    1394:	be003033 	mcrlt	0, 0, r3, cr0, cr3, {1}
    1398:	53000007 	movwpl	r0, #7	; 0x7
    139c:	646e756f 	strbtvs	r7, [lr], #-1391
    13a0:	f1003133 	undefined instruction 0xf1003133
    13a4:	4d000007 	stcmi	0, cr0, [r0, #-28]
    13a8:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    13ac:	6c626154 	stfvse	f6, [r2], #-336
    13b0:	08040065 	stmdaeq	r4, {r0, r2, r5, r6}
    13b4:	754d0000 	strbvc	r0, [sp]
    13b8:	5f636973 	svcpl	0x00636973
    13bc:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    13c0:	646e4963 	strbtvs	r4, [lr], #-2403
    13c4:	17007865 	strne	r7, [r0, -r5, ror #16]
    13c8:	4d000008 	stcmi	0, cr0, [r0, #-32]
    13cc:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    13d0:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!
    13d4:	6f436f70 	svcvs	0x00436f70
    13d8:	6961746e 	stmdbvs	r1!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    13dc:	0072656e 	rsbseq	r6, r2, lr, ror #10
    13e0:	0000082a 	andeq	r0, r0, sl, lsr #16
    13e4:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    13e8:	65545f63 	ldrbvs	r5, [r4, #-3939]
    13ec:	436f706d 	cmnmi	pc, #109	; 0x6d
    13f0:	3d00746e 	cfstrscc	mvf7, [r0, #-440]
    13f4:	4d000008 	stcmi	0, cr0, [r0, #-32]
    13f8:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    13fc:	6165525f 	cmnvs	r5, pc, asr r2
    1400:	646e4964 	strbtvs	r4, [lr], #-2404
    1404:	50007865 	andpl	r7, r0, r5, ror #16
    1408:	4d000008 	stcmi	0, cr0, [r0, #-32]
    140c:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1410:	616c505f 	qdsubvs	r5, pc, ip
    1414:	08630079 	stmdaeq	r3!, {r0, r3, r4, r5, r6}^
    1418:	754d0000 	strbvc	r0, [sp]
    141c:	5f636973 	svcpl	0x00636973
    1420:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1424:	50746e65 	rsbspl	r6, r4, r5, ror #28
    1428:	656b6361 	strbvs	r6, [fp, #-865]!
    142c:	08760074 	ldmdaeq	r6!, {r2, r4, r5, r6}^
    1430:	754d0000 	strbvc	r0, [sp]
    1434:	5f636973 	svcpl	0x00636973
    1438:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    143c:	53746e65 	cmnpl	r4, #1616	; 0x650
    1440:	646e756f 	strbtvs	r7, [lr], #-1391
    1444:	00088900 	andeq	r8, r8, r0, lsl #18
    1448:	73754d00 	cmnvc	r5, #0	; 0x0
    144c:	435f6369 	cmpmi	pc, #-1543503871	; 0xa4000001
    1450:	65727275 	ldrbvs	r7, [r2, #-629]!
    1454:	654c746e 	strbvs	r7, [ip, #-1134]
    1458:	089c006e 	ldmeq	ip, {r1, r2, r3, r5, r6}
    145c:	754d0000 	strbvc	r0, [sp]
    1460:	5f636973 	svcpl	0x00636973
    1464:	65766157 	ldrbvs	r6, [r6, #-343]!
    1468:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    146c:	0008af00 	andeq	sl, r8, r0, lsl #30
    1470:	73754d00 	cmnvc	r5, #0	; 0x0
    1474:	575f6369 	ldrbpl	r6, [pc, -r9, ror #6]
    1478:	42657661 	rsbmi	r7, r5, #101711872	; 0x6100000
    147c:	65666675 	strbvs	r6, [r6, #-1653]!
    1480:	08c20072 	stmiaeq	r2, {r1, r4, r5, r6}^
    1484:	754d0000 	strbvc	r0, [sp]
    1488:	5f636973 	svcpl	0x00636973
    148c:	65766157 	ldrbvs	r6, [r6, #-343]!
    1490:	70657453 	rsbvc	r7, r5, r3, asr r4
    1494:	0008d500 	andeq	sp, r8, r0, lsl #10
    1498:	73754d00 	cmnvc	r5, #0	; 0x0
    149c:	535f6369 	cmppl	pc, #-1543503871	; 0xa4000001
    14a0:	74726174 	ldrbtvc	r6, [r2], #-372
    14a4:	616c6544 	cmnvs	ip, r4, asr #10
    14a8:	616c4679 	smcvs	50281
    14ac:	08e80067 	stmiaeq	r8!, {r0, r1, r2, r5, r6}^
    14b0:	6f440000 	svcvs	0x00440000
    14b4:	696d6572 	stmdbvs	sp!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    14b8:	616c505f 	qdsubvs	r5, pc, ip
    14bc:	08fb0079 	ldmeq	fp!, {r0, r3, r4, r5, r6}^
    14c0:	6f440000 	svcvs	0x00440000
    14c4:	696d6572 	stmdbvs	sp!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    14c8:	646e495f 	strbtvs	r4, [lr], #-2399
    14cc:	0e007865 	cdpeq	8, 0, cr7, cr0, cr5, {3}
    14d0:	44000009 	strmi	r0, [r0], #-9
    14d4:	6d65726f 	sfmvs	f7, 2, [r5, #-444]!
    14d8:	69545f69 	ldmdbvs	r4, {r0, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    14dc:	756f436d 	strbvc	r4, [pc, #-877]!	; 1177 <__Stack_Size+0xd77>
    14e0:	2100746e 	tstcs	r0, lr, ror #8
    14e4:	67000009 	strvs	r0, [r0, -r9]
    14e8:	7a754262 	bvc	1d51e78 <__Stack_Size+0x1d51a78>
    14ec:	5072657a 	rsbspl	r6, r2, sl, ror r5
    14f0:	4c79616c 	ldfmie	f6, [r9], #-432
    14f4:	74676e65 	strbtvc	r6, [r7], #-3685
    14f8:	09340068 	ldmdbeq	r4!, {r3, r5, r6}
    14fc:	62670000 	rsbvs	r0, r7, #0	; 0x0
    1500:	7a7a7542 	bvc	1e9ea10 <__Stack_Size+0x1e9e610>
    1504:	61447265 	cmpvs	r4, r5, ror #4
    1508:	00006174 	andeq	r6, r0, r4, ror r1
    150c:	37000000 	strcc	r0, [r0, -r0]
    1510:	02000002 	andeq	r0, r0, #2	; 0x2
    1514:	0040a500 	subeq	sl, r0, r0, lsl #10
    1518:	0006b700 	andeq	fp, r6, r0, lsl #14
    151c:	00024e00 	andeq	r4, r2, r0, lsl #28
    1520:	73755000 	cmnvc	r5, #0	; 0x0
    1524:	50535f68 	subspl	r5, r3, r8, ror #30
    1528:	61445f49 	cmpvs	r4, r9, asr #30
    152c:	6b006174 	blvs	19b04 <__Stack_Size+0x19704>
    1530:	43000002 	movwmi	r0, #2	; 0x2
    1534:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1538:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    153c:	7461445f 	strbtvc	r4, [r1], #-1119
    1540:	027a0061 	rsbseq	r0, sl, #97	; 0x61
    1544:	6f430000 	svcvs	0x00430000
    1548:	74726576 	ldrbtvc	r6, [r2], #-1398
    154c:	61746144 	cmnvs	r4, r4, asr #2
    1550:	0002a300 	andeq	sl, r2, r0, lsl #6
    1554:	74656700 	strbtvc	r6, [r5], #-1792
    1558:	6f727947 	svcvs	0x00727947
    155c:	02ba0058 	adcseq	r0, sl, #88	; 0x58
    1560:	65670000 	strbvs	r0, [r7]!
    1564:	72794774 	rsbsvc	r4, r9, #30408704	; 0x1d00000
    1568:	d100596f 	tstle	r0, pc, ror #18
    156c:	67000002 	strvs	r0, [r0, -r2]
    1570:	79477465 	stmdbvc	r7, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1574:	005a6f72 	subseq	r6, sl, r2, ror pc
    1578:	000002e8 	andeq	r0, r0, r8, ror #5
    157c:	41746567 	cmnmi	r4, r7, ror #10
    1580:	585f4343 	ldmdapl	pc, {r0, r1, r6, r8, r9, lr}^
    1584:	0002ff00 	andeq	pc, r2, r0, lsl #30
    1588:	74656700 	strbtvc	r6, [r5], #-1792
    158c:	5f434341 	svcpl	0x00434341
    1590:	03160059 	tsteq	r6, #89	; 0x59
    1594:	65670000 	strbvs	r0, [r7]!
    1598:	43434174 	movtmi	r4, #12660	; 0x3174
    159c:	2d005a5f 	fstscs	s10, [r0, #-380]
    15a0:	67000003 	strvs	r0, [r0, -r3]
    15a4:	79477465 	stmdbvc	r7, {r0, r2, r5, r6, sl, ip, sp, lr}^
    15a8:	5f586f72 	svcpl	0x00586f72
    15ac:	00776172 	rsbseq	r6, r7, r2, ror r1
    15b0:	00000344 	andeq	r0, r0, r4, asr #6
    15b4:	47746567 	ldrbmi	r6, [r4, -r7, ror #10]!
    15b8:	596f7279 	stmdbpl	pc!, {r0, r3, r4, r5, r6, r9, ip, sp, lr}^
    15bc:	7761725f 	undefined
    15c0:	00035b00 	andeq	r5, r3, r0, lsl #22
    15c4:	74656700 	strbtvc	r6, [r5], #-1792
    15c8:	6f727947 	svcvs	0x00727947
    15cc:	61725f5a 	cmnvs	r2, sl, asr pc
    15d0:	03720077 	cmneq	r2, #119	; 0x77
    15d4:	65670000 	strbvs	r0, [r7]!
    15d8:	43434174 	movtmi	r4, #12660	; 0x3174
    15dc:	725f585f 	subsvc	r5, pc, #6225920	; 0x5f0000
    15e0:	89007761 	stmdbhi	r0, {r0, r5, r6, r8, r9, sl, ip, sp, lr}
    15e4:	67000003 	strvs	r0, [r0, -r3]
    15e8:	43417465 	movtmi	r7, #5221	; 0x1465
    15ec:	5f595f43 	svcpl	0x00595f43
    15f0:	00776172 	rsbseq	r6, r7, r2, ror r1
    15f4:	000003a0 	andeq	r0, r0, r0, lsr #7
    15f8:	41746567 	cmnmi	r4, r7, ror #10
    15fc:	5a5f4343 	bpl	17d2310 <__Stack_Size+0x17d1f10>
    1600:	7761725f 	undefined
    1604:	0003b700 	andeq	fp, r3, r0, lsl #14
    1608:	475f5f00 	ldrbmi	r5, [pc, -r0, lsl #30]
    160c:	5f4f5259 	svcpl	0x004f5259
    1610:	5f434341 	svcpl	0x00434341
    1614:	44414552 	strbmi	r4, [r1], #-1362
    1618:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
    161c:	00042100 	andeq	r2, r4, r0, lsl #2
    1620:	43434100 	movtmi	r4, #12544	; 0x3100
    1624:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1628:	75676966 	strbvc	r6, [r7, #-2406]!
    162c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1630:	b0006e6f 	andlt	r6, r0, pc, ror #28
    1634:	47000004 	strmi	r0, [r0, -r4]
    1638:	5f6f7279 	svcpl	0x006f7279
    163c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1640:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1644:	6f697461 	svcvs	0x00697461
    1648:	055a006e 	ldrbeq	r0, [sl, #-110]
    164c:	79470000 	stmdbvc	r7, {}^
    1650:	585f6f72 	ldmdapl	pc, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    1654:	7761725f 	undefined
    1658:	00056c00 	andeq	r6, r5, r0, lsl #24
    165c:	72794700 	rsbsvc	r4, r9, #0	; 0x0
    1660:	5f595f6f 	svcpl	0x00595f6f
    1664:	00776172 	rsbseq	r6, r7, r2, ror r1
    1668:	0000057e 	andeq	r0, r0, lr, ror r5
    166c:	6f727947 	svcvs	0x00727947
    1670:	725f5a5f 	subsvc	r5, pc, #389120	; 0x5f000
    1674:	90007761 	andls	r7, r0, r1, ror #14
    1678:	41000005 	tstmi	r0, r5
    167c:	585f4343 	ldmdapl	pc, {r0, r1, r6, r8, r9, lr}^
    1680:	7761725f 	undefined
    1684:	0005a200 	andeq	sl, r5, r0, lsl #4
    1688:	43434100 	movtmi	r4, #12544	; 0x3100
    168c:	725f595f 	subsvc	r5, pc, #1556480	; 0x17c000
    1690:	b4007761 	strlt	r7, [r0], #-1889
    1694:	41000005 	tstmi	r0, r5
    1698:	5a5f4343 	bpl	17d23ac <__Stack_Size+0x17d1fac>
    169c:	7761725f 	undefined
    16a0:	0005c600 	andeq	ip, r5, r0, lsl #12
    16a4:	72794700 	rsbsvc	r4, r9, #0	; 0x0
    16a8:	00585f6f 	subseq	r5, r8, pc, ror #30
    16ac:	000005d8 	ldrdeq	r0, [r0], -r8
    16b0:	6f727947 	svcvs	0x00727947
    16b4:	ea00595f 	b	17c38 <__Stack_Size+0x17838>
    16b8:	47000005 	strmi	r0, [r0, -r5]
    16bc:	5f6f7279 	svcpl	0x006f7279
    16c0:	05fc005a 	ldrbeq	r0, [ip, #90]!
    16c4:	43410000 	movtmi	r0, #4096	; 0x1000
    16c8:	00585f43 	subseq	r5, r8, r3, asr #30
    16cc:	0000060e 	andeq	r0, r0, lr, lsl #12
    16d0:	5f434341 	svcpl	0x00434341
    16d4:	06200059 	undefined
    16d8:	43410000 	movtmi	r0, #4096	; 0x1000
    16dc:	005a5f43 	subseq	r5, sl, r3, asr #30
    16e0:	00000642 	andeq	r0, r0, r2, asr #12
    16e4:	5f495053 	svcpl	0x00495053
    16e8:	75427854 	strbvc	r7, [r2, #-2132]
    16ec:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    16f0:	00066900 	andeq	r6, r6, r0, lsl #18
    16f4:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    16f8:	4278525f 	rsbsmi	r5, r8, #-268435451	; 0xf0000005
    16fc:	65666675 	strbvs	r6, [r6, #-1653]!
    1700:	06800072 	sxtab16eq	r0, r0, r2
    1704:	50530000 	subspl	r0, r3, r0
    1708:	78525f49 	ldmdavc	r2, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
    170c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1710:	6f507265 	svcvs	0x00507265
    1714:	65746e69 	ldrbvs	r6, [r4, #-3689]!
    1718:	06920072 	undefined
    171c:	50530000 	subspl	r0, r3, r0
    1720:	78545f49 	ldmdavc	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
    1724:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1728:	6f507265 	svcvs	0x00507265
    172c:	65746e69 	ldrbvs	r6, [r4, #-3689]!
    1730:	06a40072 	sxtabeq	r0, r4, r2
    1734:	59470000 	stmdbpl	r7, {}^
    1738:	415f4f52 	cmpmi	pc, r2, asr pc
    173c:	455f4343 	ldrbmi	r4, [pc, #-835]	; 1401 <__Stack_Size+0x1001>
    1740:	4c42414e 	stfmie	f4, [r2], {78}
    1744:	00000045 	andeq	r0, r0, r5, asr #32
    1748:	03fd0000 	mvnseq	r0, #0	; 0x0
    174c:	00020000 	andeq	r0, r2, r0
    1750:	0000475c 	andeq	r4, r0, ip, asr r7
    1754:	00000b1f 	andeq	r0, r0, pc, lsl fp
    1758:	00000254 	andeq	r0, r0, r4, asr r2
    175c:	5f434441 	svcpl	0x00434441
    1760:	74696e49 	strbtvc	r6, [r9], #-3657
    1764:	0002ac00 	andeq	sl, r2, r0, lsl #24
    1768:	43444100 	movtmi	r4, #16640	; 0x4100
    176c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1770:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1774:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1778:	000002d1 	ldrdeq	r0, [r0], -r1
    177c:	5f434441 	svcpl	0x00434441
    1780:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1784:	00000306 	andeq	r0, r0, r6, lsl #6
    1788:	5f434441 	svcpl	0x00434441
    178c:	43414d44 	movtmi	r4, #7492	; 0x1d44
    1790:	3b00646d 	blcc	1a94c <__Stack_Size+0x1a54c>
    1794:	41000003 	tstmi	r0, r3
    1798:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    179c:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    17a0:	00676966 	rsbeq	r6, r7, r6, ror #18
    17a4:	0000038e 	andeq	r0, r0, lr, lsl #7
    17a8:	5f434441 	svcpl	0x00434441
    17ac:	65736552 	ldrbvs	r6, [r3, #-1362]!
    17b0:	6c614374 	stclvs	3, cr4, [r1], #-464
    17b4:	61726269 	cmnvs	r2, r9, ror #4
    17b8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    17bc:	0003b500 	andeq	fp, r3, r0, lsl #10
    17c0:	43444100 	movtmi	r4, #16640	; 0x4100
    17c4:	7465475f 	strbtvc	r4, [r5], #-1887
    17c8:	65736552 	ldrbvs	r6, [r3, #-1362]!
    17cc:	6c614374 	stclvs	3, cr4, [r1], #-464
    17d0:	61726269 	cmnvs	r2, r9, ror #4
    17d4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    17d8:	74617453 	strbtvc	r7, [r1], #-1107
    17dc:	ee007375 	mcr	3, 0, r7, cr0, cr5, {3}
    17e0:	41000003 	tstmi	r0, r3
    17e4:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    17e8:	74726174 	ldrbtvc	r6, [r2], #-372
    17ec:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    17f0:	74617262 	strbtvc	r7, [r1], #-610
    17f4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    17f8:	00000415 	andeq	r0, r0, r5, lsl r4
    17fc:	5f434441 	svcpl	0x00434441
    1800:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1804:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    1808:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    180c:	74536e6f 	ldrbvc	r6, [r3], #-3695
    1810:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1814:	00044e00 	andeq	r4, r4, r0, lsl #28
    1818:	43444100 	movtmi	r4, #16640	; 0x4100
    181c:	666f535f 	undefined
    1820:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
    1824:	61745365 	cmnvs	r4, r5, ror #6
    1828:	6f437472 	svcvs	0x00437472
    182c:	6d43766e 	stclvs	6, cr7, [r3, #-440]
    1830:	04830064 	streq	r0, [r3], #100
    1834:	44410000 	strbmi	r0, [r1]
    1838:	65475f43 	strbvs	r5, [r7, #-3907]
    183c:	666f5374 	undefined
    1840:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
    1844:	61745365 	cmnvs	r4, r5, ror #6
    1848:	6f437472 	svcvs	0x00437472
    184c:	7453766e 	ldrbvc	r7, [r3], #-1646
    1850:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1854:	0004bc00 	andeq	fp, r4, r0, lsl #24
    1858:	43444100 	movtmi	r4, #16640	; 0x4100
    185c:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
    1860:	646f4d63 	strbtvs	r4, [pc], #3427	; 1868 <__Stack_Size+0x1468>
    1864:	61684365 	cmnvs	r8, r5, ror #6
    1868:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    186c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1870:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1874:	00676966 	rsbeq	r6, r7, r6, ror #18
    1878:	0000050d 	andeq	r0, r0, sp, lsl #10
    187c:	5f434441 	svcpl	0x00434441
    1880:	63736944 	cmnvs	r3, #1114112	; 0x110000
    1884:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1888:	00646d43 	rsbeq	r6, r4, r3, asr #26
    188c:	00000542 	andeq	r0, r0, r2, asr #10
    1890:	5f434441 	svcpl	0x00434441
    1894:	75676552 	strbvc	r6, [r7, #-1362]!
    1898:	4372616c 	cmnmi	r2, #27	; 0x1b
    189c:	6e6e6168 	powvsez	f6, f6, #0.0
    18a0:	6f436c65 	svcvs	0x00436c65
    18a4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    18a8:	0005b700 	andeq	fp, r5, r0, lsl #14
    18ac:	43444100 	movtmi	r4, #16640	; 0x4100
    18b0:	7478455f 	ldrbtvc	r4, [r8], #-1375
    18b4:	616e7265 	cmnvs	lr, r5, ror #4
    18b8:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    18bc:	6e6f4367 	cdpvs	3, 6, cr4, cr15, cr7, {3}
    18c0:	646d4376 	strbtvs	r4, [sp], #-886
    18c4:	0005ec00 	andeq	lr, r5, r0, lsl #24
    18c8:	43444100 	movtmi	r4, #16640	; 0x4100
    18cc:	7465475f 	strbtvc	r4, [r5], #-1887
    18d0:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    18d4:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    18d8:	61566e6f 	cmpvs	r6, pc, ror #28
    18dc:	0065756c 	rsbeq	r7, r5, ip, ror #10
    18e0:	00000619 	andeq	r0, r0, r9, lsl r6
    18e4:	5f434441 	svcpl	0x00434441
    18e8:	44746547 	ldrbtmi	r6, [r4], #-1351
    18ec:	4d6c6175 	stfmie	f6, [ip, #-468]!
    18f0:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    18f4:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
    18f8:	6f697372 	svcvs	0x00697372
    18fc:	6c61566e 	stclvs	6, cr5, [r1], #-440
    1900:	31006575 	tstcc	r0, r5, ror r5
    1904:	41000006 	tstmi	r0, r6
    1908:	415f4344 	cmpmi	pc, r4, asr #6
    190c:	496f7475 	stmdbmi	pc!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
    1910:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1914:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    1918:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    191c:	6600646d 	strvs	r6, [r0], -sp, ror #8
    1920:	41000006 	tstmi	r0, r6
    1924:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    1928:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    192c:	44646574 	strbtmi	r6, [r4], #-1396
    1930:	4d637369 	stclmi	3, cr7, [r3, #-420]!
    1934:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    1938:	9b00646d 	blls	1aaf4 <__Stack_Size+0x1a6f4>
    193c:	41000006 	tstmi	r0, r6
    1940:	455f4344 	ldrbmi	r4, [pc, #-836]	; 1604 <__Stack_Size+0x1204>
    1944:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    1948:	546c616e 	strbtpl	r6, [ip], #-366
    194c:	49676972 	stmdbmi	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1950:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1954:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    1958:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    195c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1960:	06e20067 	strbteq	r0, [r2], r7, rrx
    1964:	44410000 	strbmi	r0, [r1]
    1968:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    196c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1970:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
    1974:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
    1978:	7463656a 	strbtvc	r6, [r3], #-1386
    197c:	6f436465 	svcvs	0x00436465
    1980:	6d43766e 	stclvs	6, cr7, [r3, #-440]
    1984:	07170064 	ldreq	r0, [r7, -r4, rrx]
    1988:	44410000 	strbmi	r0, [r1]
    198c:	6f535f43 	svcvs	0x00535f43
    1990:	61777466 	cmnvs	r7, r6, ror #8
    1994:	74536572 	ldrbvc	r6, [r3], #-1394
    1998:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    199c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    19a0:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    19a4:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    19a8:	4c00646d 	cfstrsmi	mvf6, [r0], {109}
    19ac:	41000007 	tstmi	r0, r7
    19b0:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    19b4:	6f537465 	svcvs	0x00537465
    19b8:	61777466 	cmnvs	r7, r6, ror #8
    19bc:	74536572 	ldrbvc	r6, [r3], #-1394
    19c0:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    19c4:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    19c8:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    19cc:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    19d0:	7453646d 	ldrbvc	r6, [r3], #-1133
    19d4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    19d8:	00078500 	andeq	r8, r7, r0, lsl #10
    19dc:	43444100 	movtmi	r4, #16640	; 0x4100
    19e0:	6a6e495f 	bvs	1b93f64 <__Stack_Size+0x1b93b64>
    19e4:	65746365 	ldrbvs	r6, [r4, #-869]!
    19e8:	61684364 	cmnvs	r8, r4, ror #6
    19ec:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    19f0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    19f4:	06006769 	streq	r6, [r0], -r9, ror #14
    19f8:	41000008 	tstmi	r0, r8
    19fc:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    1a00:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1a04:	53646574 	cmnpl	r4, #486539264	; 0x1d000000
    1a08:	65757165 	ldrbvs	r7, [r5, #-357]!
    1a0c:	7265636e 	rsbvc	r6, r5, #-1207959551	; 0xb8000001
    1a10:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1a14:	6f436874 	svcvs	0x00436874
    1a18:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a1c:	00085700 	andeq	r5, r8, r0, lsl #14
    1a20:	43444100 	movtmi	r4, #16640	; 0x4100
    1a24:	7465535f 	strbtvc	r5, [r5], #-863
    1a28:	656a6e49 	strbvs	r6, [sl, #-3657]!
    1a2c:	64657463 	strbtvs	r7, [r5], #-1123
    1a30:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
    1a34:	9e007465 	cdpls	4, 0, cr7, cr0, cr5, {3}
    1a38:	41000008 	tstmi	r0, r8
    1a3c:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    1a40:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
    1a44:	7463656a 	strbtvc	r6, [r3], #-1386
    1a48:	6f436465 	svcvs	0x00436465
    1a4c:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
    1a50:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    1a54:	756c6156 	strbvc	r6, [ip, #-342]!
    1a58:	08db0065 	ldmeq	fp, {r0, r2, r5, r6}^
    1a5c:	44410000 	strbmi	r0, [r1]
    1a60:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    1a64:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    1a68:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    1a6c:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    1a70:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1a74:	00000922 	andeq	r0, r0, r2, lsr #18
    1a78:	5f434441 	svcpl	0x00434441
    1a7c:	6c616e41 	stclvs	14, cr6, [r1], #-260
    1a80:	6157676f 	cmpvs	r7, pc, ror #14
    1a84:	64686374 	strbtvs	r6, [r8], #-884
    1a88:	6854676f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1a8c:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    1a90:	73646c6f 	cmnvc	r4, #28416	; 0x6f00
    1a94:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a98:	65006769 	strvs	r6, [r0, #-1897]
    1a9c:	41000009 	tstmi	r0, r9
    1aa0:	415f4344 	cmpmi	pc, r4, asr #6
    1aa4:	6f6c616e 	svcvs	0x006c616e
    1aa8:	74615767 	strbtvc	r5, [r1], #-1895
    1aac:	6f646863 	svcvs	0x00646863
    1ab0:	6e695367 	cdpvs	3, 6, cr5, cr9, cr7, {3}
    1ab4:	43656c67 	cmnmi	r5, #26368	; 0x6700
    1ab8:	6e6e6168 	powvsez	f6, f6, #0.0
    1abc:	6f436c65 	svcvs	0x00436c65
    1ac0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ac4:	0009ac00 	andeq	sl, r9, r0, lsl #24
    1ac8:	43444100 	movtmi	r4, #16640	; 0x4100
    1acc:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!
    1ad0:	6e655370 	mcrvs	3, 3, r5, cr5, cr0, {3}
    1ad4:	56726f73 	uhsub16pl	r6, r2, r3
    1ad8:	69666572 	stmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    1adc:	6d43746e 	cfstrdvs	mvd7, [r3, #-440]
    1ae0:	09d30064 	ldmibeq	r3, {r2, r5, r6}^
    1ae4:	44410000 	strbmi	r0, [r1]
    1ae8:	65475f43 	strbvs	r5, [r7, #-3907]
    1aec:	616c4674 	smcvs	50276
    1af0:	61745367 	cmnvs	r4, r7, ror #6
    1af4:	00737574 	rsbseq	r7, r3, r4, ror r5
    1af8:	00000a1a 	andeq	r0, r0, sl, lsl sl
    1afc:	5f434441 	svcpl	0x00434441
    1b00:	61656c43 	cmnvs	r5, r3, asr #24
    1b04:	616c4672 	smcvs	50274
    1b08:	0a510067 	beq	1441cac <__Stack_Size+0x14418ac>
    1b0c:	44410000 	strbmi	r0, [r1]
    1b10:	65475f43 	strbvs	r5, [r7, #-3907]
    1b14:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    1b18:	75746174 	ldrbvc	r6, [r4, #-372]!
    1b1c:	0ab60073 	beq	fed81cf0 <SCS_BASE+0x1ed73cf0>
    1b20:	44410000 	strbmi	r0, [r1]
    1b24:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1b28:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1b2c:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    1b30:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1b34:	00746942 	rsbseq	r6, r4, r2, asr #18
    1b38:	00000af9 	strdeq	r0, [r0], -r9
    1b3c:	5f434441 	svcpl	0x00434441
    1b40:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1b44:	00007469 	andeq	r7, r0, r9, ror #8
    1b48:	24000000 	strcs	r0, [r0]
    1b4c:	02000001 	andeq	r0, r0, #1	; 0x1
    1b50:	00527b00 	subseq	r7, r2, r0, lsl #22
    1b54:	00079500 	andeq	r9, r7, r0, lsl #10
    1b58:	0005f400 	andeq	pc, r5, r0, lsl #8
    1b5c:	504b4200 	subpl	r4, fp, r0, lsl #4
    1b60:	6d61545f 	cfstrdvs	mvd5, [r1, #-380]!
    1b64:	50726570 	rsbspl	r6, r2, r0, ror r5
    1b68:	654c6e69 	strbvs	r6, [ip, #-3689]
    1b6c:	436c6576 	cmnmi	ip, #494927872	; 0x1d800000
    1b70:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b74:	06190067 	ldreq	r0, [r9], -r7, rrx
    1b78:	4b420000 	blmi	1081b80 <__Stack_Size+0x1081780>
    1b7c:	61545f50 	cmpvs	r4, r0, asr pc
    1b80:	7265706d 	rsbvc	r7, r5, #109	; 0x6d
    1b84:	436e6950 	cmnmi	lr, #1310720	; 0x140000
    1b88:	3e00646d 	cdpcc	4, 0, cr6, cr0, cr13, {3}
    1b8c:	42000006 	andmi	r0, r0, #6	; 0x6
    1b90:	495f504b 	ldmdbmi	pc, {r0, r1, r3, r6, ip, lr}^
    1b94:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1b98:	00676966 	rsbeq	r6, r7, r6, ror #18
    1b9c:	00000663 	andeq	r0, r0, r3, ror #12
    1ba0:	5f504b42 	svcpl	0x00504b42
    1ba4:	4f435452 	svcmi	0x00435452
    1ba8:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1bac:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1bb0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1bb4:	00000699 	muleq	r0, r9, r6
    1bb8:	5f504b42 	svcpl	0x00504b42
    1bbc:	52746553 	rsbspl	r6, r4, #348127232	; 0x14c00000
    1bc0:	61434354 	cmpvs	r3, r4, asr r3
    1bc4:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    1bc8:	6f697461 	svcvs	0x00697461
    1bcc:	6c61566e 	stclvs	6, cr5, [r1], #-440
    1bd0:	cb006575 	blgt	1b1ac <__Stack_Size+0x1adac>
    1bd4:	42000006 	andmi	r0, r0, #6	; 0x6
    1bd8:	575f504b 	ldrbpl	r5, [pc, -fp, asr #32]
    1bdc:	65746972 	ldrbvs	r6, [r4, #-2418]!
    1be0:	6b636142 	blvs	18da0f0 <__Stack_Size+0x18d9cf0>
    1be4:	65527075 	ldrbvs	r7, [r2, #-117]
    1be8:	74736967 	ldrbtvc	r6, [r3], #-2407
    1bec:	ff007265 	undefined instruction 0xff007265
    1bf0:	42000006 	andmi	r0, r0, #6	; 0x6
    1bf4:	525f504b 	subspl	r5, pc, #75	; 0x4b
    1bf8:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
    1bfc:	756b6361 	strbvc	r6, [fp, #-865]!
    1c00:	67655270 	undefined
    1c04:	65747369 	ldrbvs	r7, [r4, #-873]!
    1c08:	072a0072 	undefined
    1c0c:	4b420000 	blmi	1081c14 <__Stack_Size+0x1081814>
    1c10:	65475f50 	strbvs	r5, [r7, #-3920]
    1c14:	616c4674 	smcvs	50276
    1c18:	61745367 	cmnvs	r4, r7, ror #6
    1c1c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c20:	00000741 	andeq	r0, r0, r1, asr #14
    1c24:	5f504b42 	svcpl	0x00504b42
    1c28:	61656c43 	cmnvs	r5, r3, asr #24
    1c2c:	616c4672 	smcvs	50274
    1c30:	07540067 	ldrbeq	r0, [r4, -r7, rrx]
    1c34:	4b420000 	blmi	1081c3c <__Stack_Size+0x108183c>
    1c38:	65475f50 	strbvs	r5, [r7, #-3920]
    1c3c:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    1c40:	75746174 	ldrbvc	r6, [r4, #-372]!
    1c44:	076b0073 	undefined
    1c48:	4b420000 	blmi	1081c50 <__Stack_Size+0x1081850>
    1c4c:	6c435f50 	mcrrvs	15, 5, r5, r3, cr0
    1c50:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1c54:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    1c58:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1c5c:	00746942 	rsbseq	r6, r4, r2, asr #18
    1c60:	0000077f 	andeq	r0, r0, pc, ror r7
    1c64:	5f504b42 	svcpl	0x00504b42
    1c68:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1c6c:	00007469 	andeq	r7, r0, r9, ror #8
    1c70:	6a000000 	bvs	1c78 <__Stack_Size+0x1878>
    1c74:	02000002 	andeq	r0, r0, #2	; 0x2
    1c78:	005a1000 	subseq	r1, sl, r0
    1c7c:	00073a00 	andeq	r3, r7, r0, lsl #20
    1c80:	00023700 	andeq	r3, r2, r0, lsl #14
    1c84:	414c4600 	cmpmi	ip, r0, lsl #12
    1c88:	535f4853 	cmppl	pc, #5439488	; 0x530000
    1c8c:	614c7465 	cmpvs	ip, r5, ror #8
    1c90:	636e6574 	cmnvs	lr, #486539264	; 0x1d000000
    1c94:	025e0079 	subseq	r0, lr, #121	; 0x79
    1c98:	4c460000 	marmi	acc0, r0, r6
    1c9c:	5f485341 	svcpl	0x00485341
    1ca0:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    1ca4:	6c637943 	stclvs	9, cr7, [r3], #-268
    1ca8:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
    1cac:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
    1cb0:	8500646d 	strhi	r6, [r0, #-1133]
    1cb4:	46000002 	strmi	r0, [r0], -r2
    1cb8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1cbc:	6572505f 	ldrbvs	r5, [r2, #-95]!
    1cc0:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    1cc4:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    1cc8:	43726566 	cmnmi	r2, #427819008	; 0x19800000
    1ccc:	ac00646d 	cfstrsge	mvf6, [r0], {109}
    1cd0:	46000002 	strmi	r0, [r0], -r2
    1cd4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1cd8:	6c6e555f 	cfstr64vs	mvdx5, [lr], #-380
    1cdc:	006b636f 	rsbeq	r6, fp, pc, ror #6
    1ce0:	000002bf 	strheq	r0, [r0], -pc
    1ce4:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1ce8:	6f4c5f48 	svcvs	0x004c5f48
    1cec:	d2006b63 	andle	r6, r0, #101376	; 0x18c00
    1cf0:	46000002 	strmi	r0, [r0], -r2
    1cf4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1cf8:	7465475f 	strbtvc	r4, [r5], #-1887
    1cfc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1d00:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    1d04:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d08:	ea006574 	b	1b2e0 <__Stack_Size+0x1aee0>
    1d0c:	46000002 	strmi	r0, [r0], -r2
    1d10:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d14:	7465475f 	strbtvc	r4, [r5], #-1887
    1d18:	74697257 	strbtvc	r7, [r9], #-599
    1d1c:	6f725065 	svcvs	0x00725065
    1d20:	74636574 	strbtvc	r6, [r3], #-1396
    1d24:	4f6e6f69 	svcmi	0x006e6f69
    1d28:	6f697470 	svcvs	0x00697470
    1d2c:	7479426e 	ldrbtvc	r4, [r9], #-622
    1d30:	03020065 	movweq	r0, #8293	; 0x2065
    1d34:	4c460000 	marmi	acc0, r0, r6
    1d38:	5f485341 	svcpl	0x00485341
    1d3c:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    1d40:	4f646165 	svcmi	0x00646165
    1d44:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    1d48:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    1d4c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d50:	74617453 	strbtvc	r7, [r1], #-1107
    1d54:	2b007375 	blcs	1eb30 <__Stack_Size+0x1e730>
    1d58:	46000003 	strmi	r0, [r0], -r3
    1d5c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d60:	7465475f 	strbtvc	r4, [r5], #-1887
    1d64:	66657250 	undefined
    1d68:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1d6c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1d70:	74537265 	ldrbvc	r7, [r3], #-613
    1d74:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1d78:	00035400 	andeq	r5, r3, r0, lsl #8
    1d7c:	414c4600 	cmpmi	ip, r0, lsl #12
    1d80:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
    1d84:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1d88:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d8c:	00000389 	andeq	r0, r0, r9, lsl #7
    1d90:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1d94:	65475f48 	strbvs	r5, [r7, #-3912]
    1d98:	616c4674 	smcvs	50276
    1d9c:	61745367 	cmnvs	r4, r7, ror #6
    1da0:	00737574 	rsbseq	r7, r3, r4, ror r5
    1da4:	000003c6 	andeq	r0, r0, r6, asr #7
    1da8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1dac:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
    1db0:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1db4:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1db8:	000003ed 	andeq	r0, r0, sp, ror #7
    1dbc:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1dc0:	65475f48 	strbvs	r5, [r7, #-3912]
    1dc4:	61745374 	cmnvs	r4, r4, ror r3
    1dc8:	00737574 	rsbseq	r7, r3, r4, ror r5
    1dcc:	0000040a 	andeq	r0, r0, sl, lsl #8
    1dd0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1dd4:	61575f48 	cmpvs	r7, r8, asr #30
    1dd8:	6f467469 	svcvs	0x00467469
    1ddc:	73614c72 	cmnvc	r1, #29184	; 0x7200
    1de0:	65704f74 	ldrbvs	r4, [r0, #-3956]!
    1de4:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1de8:	9d006e6f 	stcls	14, cr6, [r0, #-444]
    1dec:	46000004 	strmi	r0, [r0], -r4
    1df0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1df4:	6573555f 	ldrbvs	r5, [r3, #-1375]!
    1df8:	74704f72 	ldrbtvc	r4, [r0], #-3954
    1dfc:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1e00:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
    1e04:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e08:	04fc0067 	ldrbteq	r0, [ip], #103
    1e0c:	4c460000 	marmi	acc0, r0, r6
    1e10:	5f485341 	svcpl	0x00485341
    1e14:	64616552 	strbtvs	r6, [r1], #-1362
    1e18:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1e1c:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    1e20:	6f697463 	svcvs	0x00697463
    1e24:	053b006e 	ldreq	r0, [fp, #-110]!
    1e28:	4c460000 	marmi	acc0, r0, r6
    1e2c:	5f485341 	svcpl	0x00485341
    1e30:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1e34:	7257656c 	subsvc	r6, r7, #452984832	; 0x1b000000
    1e38:	50657469 	rsbpl	r7, r5, r9, ror #8
    1e3c:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    1e40:	6f697463 	svcvs	0x00697463
    1e44:	05ba006e 	ldreq	r0, [sl, #110]!
    1e48:	4c460000 	marmi	acc0, r0, r6
    1e4c:	5f485341 	svcpl	0x00485341
    1e50:	676f7250 	undefined
    1e54:	4f6d6172 	svcmi	0x006d6172
    1e58:	6f697470 	svcvs	0x00697470
    1e5c:	7479426e 	ldrbtvc	r4, [r9], #-622
    1e60:	74614465 	strbtvc	r4, [r1], #-1125
    1e64:	06090061 	streq	r0, [r9], -r1, rrx
    1e68:	4c460000 	marmi	acc0, r0, r6
    1e6c:	5f485341 	svcpl	0x00485341
    1e70:	676f7250 	undefined
    1e74:	486d6172 	stmdami	sp!, {r1, r4, r5, r6, r8, sp, lr}^
    1e78:	57666c61 	strbpl	r6, [r6, -r1, ror #24]!
    1e7c:	0064726f 	rsbeq	r7, r4, pc, ror #4
    1e80:	00000658 	andeq	r0, r0, r8, asr r6
    1e84:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1e88:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1e8c:	6172676f 	cmnvs	r2, pc, ror #14
    1e90:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
    1e94:	06a70064 	strteq	r0, [r7], r4, rrx
    1e98:	4c460000 	marmi	acc0, r0, r6
    1e9c:	5f485341 	svcpl	0x00485341
    1ea0:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1ea4:	74704f65 	ldrbtvc	r4, [r0], #-3941
    1ea8:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1eac:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
    1eb0:	0006d400 	andeq	sp, r6, r0, lsl #8
    1eb4:	414c4600 	cmpmi	ip, r0, lsl #12
    1eb8:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 166d <__Stack_Size+0x126d>
    1ebc:	65736172 	ldrbvs	r6, [r3, #-370]!
    1ec0:	506c6c41 	rsbpl	r6, ip, r1, asr #24
    1ec4:	73656761 	cmnvc	r5, #25427968	; 0x1840000
    1ec8:	00070100 	andeq	r0, r7, r0, lsl #2
    1ecc:	414c4600 	cmpmi	ip, r0, lsl #12
    1ed0:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 1685 <__Stack_Size+0x1285>
    1ed4:	65736172 	ldrbvs	r6, [r3, #-370]!
    1ed8:	65676150 	strbvs	r6, [r7, #-336]!
    1edc:	00000000 	andeq	r0, r0, r0
    1ee0:	00017700 	andeq	r7, r1, r0, lsl #14
    1ee4:	4a000200 	bmi	26ec <__Stack_Size+0x22ec>
    1ee8:	48000061 	stmdami	r0, {r0, r5, r6}
    1eec:	2b000006 	blcs	1f0c <__Stack_Size+0x1b0c>
    1ef0:	47000002 	strmi	r0, [r0, -r2]
    1ef4:	5f4f4950 	svcpl	0x004f4950
    1ef8:	74696e49 	strbtvc	r6, [r9], #-3657
    1efc:	0002bb00 	andeq	fp, r2, r0, lsl #22
    1f00:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f04:	74535f4f 	ldrbvc	r5, [r3], #-3919
    1f08:	74637572 	strbtvc	r7, [r3], #-1394
    1f0c:	74696e49 	strbtvc	r6, [r9], #-3657
    1f10:	0002e000 	andeq	lr, r2, r0
    1f14:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f18:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    1f1c:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1f20:	44747570 	ldrbtmi	r7, [r4], #-1392
    1f24:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    1f28:	23007469 	movwcs	r7, #1129	; 0x469
    1f2c:	47000003 	strmi	r0, [r0, -r3]
    1f30:	5f4f4950 	svcpl	0x004f4950
    1f34:	64616552 	strbtvs	r6, [r1], #-1362
    1f38:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    1f3c:	74614474 	strbtvc	r4, [r1], #-1140
    1f40:	03500061 	cmpeq	r0, #97	; 0x61
    1f44:	50470000 	subpl	r0, r7, r0
    1f48:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f4c:	4f646165 	svcmi	0x00646165
    1f50:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1f54:	74614474 	strbtvc	r4, [r1], #-1140
    1f58:	74694261 	strbtvc	r4, [r9], #-609
    1f5c:	00039700 	andeq	r9, r3, r0, lsl #14
    1f60:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f64:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    1f68:	754f6461 	strbvc	r6, [pc, #-1121]	; 1b0f <__Stack_Size+0x170f>
    1f6c:	74757074 	ldrbtvc	r7, [r5], #-116
    1f70:	61746144 	cmnvs	r4, r4, asr #2
    1f74:	0003c400 	andeq	ip, r3, r0, lsl #8
    1f78:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f7c:	65535f4f 	ldrbvs	r5, [r3, #-3919]
    1f80:	74694274 	strbtvc	r4, [r9], #-628
    1f84:	03f90073 	mvnseq	r0, #115	; 0x73
    1f88:	50470000 	subpl	r0, r7, r0
    1f8c:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f90:	74657365 	strbtvc	r7, [r5], #-869
    1f94:	73746942 	cmnvc	r4, #1081344	; 0x108000
    1f98:	00042e00 	andeq	r2, r4, r0, lsl #28
    1f9c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fa0:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1fa4:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1fa8:	71007469 	tstvc	r0, r9, ror #8
    1fac:	47000004 	strmi	r0, [r0, -r4]
    1fb0:	5f4f4950 	svcpl	0x004f4950
    1fb4:	74697257 	strbtvc	r7, [r9], #-599
    1fb8:	04a60065 	strteq	r0, [r6], #101
    1fbc:	50470000 	subpl	r0, r7, r0
    1fc0:	505f4f49 	subspl	r4, pc, r9, asr #30
    1fc4:	6f4c6e69 	svcvs	0x004c6e69
    1fc8:	6f436b63 	svcvs	0x00436b63
    1fcc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1fd0:	0004e900 	andeq	lr, r4, r0, lsl #18
    1fd4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fd8:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    1fdc:	4f746e65 	svcmi	0x00746e65
    1fe0:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1fe4:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1fe8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fec:	00000530 	andeq	r0, r0, r0, lsr r5
    1ff0:	4f495047 	svcmi	0x00495047
    1ff4:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    1ff8:	754f746e 	strbvc	r7, [pc, #-1134]	; 1b92 <__Stack_Size+0x1792>
    1ffc:	74757074 	ldrbtvc	r7, [r5], #-116
    2000:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2004:	00000557 	andeq	r0, r0, r7, asr r5
    2008:	4f495047 	svcmi	0x00495047
    200c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    2010:	616d6552 	cmnvs	sp, r2, asr r5
    2014:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    2018:	00676966 	rsbeq	r6, r7, r6, ror #18
    201c:	000005c6 	andeq	r0, r0, r6, asr #11
    2020:	4f495047 	svcmi	0x00495047
    2024:	5458455f 	ldrbpl	r4, [r8], #-1375
    2028:	6e694c49 	cdpvs	12, 6, cr4, cr9, cr9, {2}
    202c:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2030:	00676966 	rsbeq	r6, r7, r6, ror #18
    2034:	0000060d 	andeq	r0, r0, sp, lsl #12
    2038:	4f495047 	svcmi	0x00495047
    203c:	4946415f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^
    2040:	4965444f 	stmdbmi	r5!, {r0, r1, r2, r3, r6, sl, lr}^
    2044:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2048:	00000622 	andeq	r0, r0, r2, lsr #12
    204c:	4f495047 	svcmi	0x00495047
    2050:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    2054:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2058:	00000000 	andeq	r0, r0, r0
    205c:	0000035c 	andeq	r0, r0, ip, asr r3
    2060:	67920002 	ldrvs	r0, [r2, r2]
    2064:	08e70000 	stmiaeq	r7!, {}^
    2068:	03100000 	tsteq	r0, #0	; 0x0
    206c:	564e0000 	strbpl	r0, [lr], -r0
    2070:	445f4349 	ldrbmi	r4, [pc], #841	; 2078 <__Stack_Size+0x1c78>
    2074:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2078:	03350074 	teqeq	r5, #116	; 0x74
    207c:	564e0000 	strbpl	r0, [lr], -r0
    2080:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2084:	65444243 	strbvs	r4, [r4, #-579]
    2088:	74696e49 	strbtvc	r6, [r9], #-3657
    208c:	00035800 	andeq	r5, r3, r0, lsl #16
    2090:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2094:	72505f43 	subsvc	r5, r0, #268	; 0x10c
    2098:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    209c:	72477974 	subvc	r7, r7, #1900544	; 0x1d0000
    20a0:	4370756f 	cmnmi	r0, #465567744	; 0x1bc00000
    20a4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    20a8:	037f0067 	cmneq	pc, #103	; 0x67
    20ac:	564e0000 	strbpl	r0, [lr], -r0
    20b0:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
    20b4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    20b8:	000003f1 	strdeq	r0, [r0], -r1
    20bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    20c0:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    20c4:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    20c8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    20cc:	00000416 	andeq	r0, r0, r6, lsl r4
    20d0:	4349564e 	movtmi	r5, #38478	; 0x964e
    20d4:	7465475f 	strbtvc	r4, [r5], #-1887
    20d8:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    20dc:	50746e65 	rsbspl	r6, r4, r5, ror #28
    20e0:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    20e4:	5249676e 	subpl	r6, r9, #28835840	; 0x1b80000
    20e8:	61684351 	cmnvs	r8, r1, asr r3
    20ec:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    20f0:	00042e00 	andeq	r2, r4, r0, lsl #28
    20f4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    20f8:	65475f43 	strbvs	r5, [r7, #-3907]
    20fc:	51524974 	cmppl	r2, r4, ror r9
    2100:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    2104:	506c656e 	rsbpl	r6, ip, lr, ror #10
    2108:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    210c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2110:	61745374 	cmnvs	r4, r4, ror r3
    2114:	00737574 	rsbseq	r7, r3, r4, ror r5
    2118:	00000475 	andeq	r0, r0, r5, ror r4
    211c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2120:	7465535f 	strbtvc	r5, [r5], #-863
    2124:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    2128:	6e6e6168 	powvsez	f6, f6, #0.0
    212c:	65506c65 	ldrbvs	r6, [r0, #-3173]
    2130:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2134:	74694267 	strbtvc	r4, [r9], #-615
    2138:	00049c00 	andeq	r9, r4, r0, lsl #24
    213c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2140:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2144:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2148:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    214c:	656e6e61 	strbvs	r6, [lr, #-3681]!
    2150:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    2154:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    2158:	00746942 	rsbseq	r6, r4, r2, asr #18
    215c:	000004c5 	andeq	r0, r0, r5, asr #9
    2160:	4349564e 	movtmi	r5, #38478	; 0x964e
    2164:	7465475f 	strbtvc	r4, [r5], #-1887
    2168:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    216c:	41746e65 	cmnmi	r4, r5, ror #28
    2170:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    2174:	6e614865 	cdpvs	8, 6, cr4, cr1, cr5, {3}
    2178:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    217c:	0004dd00 	andeq	sp, r4, r0, lsl #26
    2180:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2184:	65475f43 	strbvs	r5, [r7, #-3907]
    2188:	51524974 	cmppl	r2, r4, ror r9
    218c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    2190:	416c656e 	cmnmi	ip, lr, ror #10
    2194:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    2198:	74694265 	strbtvc	r4, [r9], #-613
    219c:	74617453 	strbtvc	r7, [r1], #-1107
    21a0:	24007375 	strcs	r7, [r0], #-885
    21a4:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
    21a8:	5f434956 	svcpl	0x00434956
    21ac:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    21b0:	44495550 	strbmi	r5, [r9], #-1360
    21b4:	00053c00 	andeq	r3, r5, r0, lsl #24
    21b8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    21bc:	65535f43 	ldrbvs	r5, [r3, #-3907]
    21c0:	63655674 	cmnvs	r5, #121634816	; 0x7400000
    21c4:	54726f74 	ldrbtpl	r6, [r2], #-3956
    21c8:	656c6261 	strbvs	r6, [ip, #-609]!
    21cc:	00057300 	andeq	r7, r5, r0, lsl #6
    21d0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    21d4:	65475f43 	strbvs	r5, [r7, #-3907]
    21d8:	6172656e 	cmnvs	r2, lr, ror #10
    21dc:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
    21e0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    21e4:	65736552 	ldrbvs	r6, [r3, #-1362]!
    21e8:	05870074 	streq	r0, [r7, #116]
    21ec:	564e0000 	strbpl	r0, [lr], -r0
    21f0:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    21f4:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    21f8:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    21fc:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    2200:	74657365 	strbtvc	r7, [r5], #-869
    2204:	00059b00 	andeq	r9, r5, r0, lsl #22
    2208:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    220c:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2210:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    2214:	6f43504c 	svcvs	0x0043504c
    2218:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    221c:	0005d000 	andeq	sp, r5, r0
    2220:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2224:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2228:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    222c:	646e6148 	strbtvs	r6, [lr], #-328
    2230:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    2234:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2238:	06150067 	ldreq	r0, [r5], -r7, rrx
    223c:	564e0000 	strbpl	r0, [lr], -r0
    2240:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2244:	65747379 	ldrbvs	r7, [r4, #-889]!
    2248:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    224c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2250:	6f697250 	svcvs	0x00697250
    2254:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2258:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    225c:	98006769 	stmdals	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    2260:	4e000006 	cdpmi	0, 0, cr0, cr0, cr6, {0}
    2264:	5f434956 	svcpl	0x00434956
    2268:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    226c:	65747379 	ldrbvs	r7, [r4, #-889]!
    2270:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2274:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2278:	646e6550 	strbtvs	r6, [lr], #-1360
    227c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2280:	74537469 	ldrbvc	r7, [r3], #-1129
    2284:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2288:	0006ed00 	andeq	lr, r6, r0, lsl #26
    228c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2290:	65535f43 	ldrbvs	r5, [r3, #-3907]
    2294:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    2298:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    229c:	6c646e61 	stclvs	14, cr6, [r4], #-388
    22a0:	65507265 	ldrbvs	r7, [r0, #-613]
    22a4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    22a8:	74694267 	strbtvc	r4, [r9], #-615
    22ac:	00072200 	andeq	r2, r7, r0, lsl #4
    22b0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    22b4:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    22b8:	53726165 	cmnpl	r2, #1073741849	; 0x40000019
    22bc:	65747379 	ldrbvs	r7, [r4, #-889]!
    22c0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    22c4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    22c8:	646e6550 	strbtvs	r6, [lr], #-1360
    22cc:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    22d0:	57007469 	strpl	r7, [r0, -r9, ror #8]
    22d4:	4e000007 	cdpmi	0, 0, cr0, cr0, cr7, {0}
    22d8:	5f434956 	svcpl	0x00434956
    22dc:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    22e0:	65747379 	ldrbvs	r7, [r4, #-889]!
    22e4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    22e8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    22ec:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    22f0:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    22f4:	61745374 	cmnvs	r4, r4, ror r3
    22f8:	00737574 	rsbseq	r7, r3, r4, ror r5
    22fc:	000007aa 	andeq	r0, r0, sl, lsr #15
    2300:	4349564e 	movtmi	r5, #38478	; 0x964e
    2304:	7465475f 	strbtvc	r4, [r5], #-1887
    2308:	6c756146 	ldfvse	f6, [r5], #-280
    230c:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    2310:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2314:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2318:	00736563 	rsbseq	r6, r3, r3, ror #10
    231c:	00000807 	andeq	r0, r0, r7, lsl #16
    2320:	4349564e 	movtmi	r5, #38478	; 0x964e
    2324:	7465475f 	strbtvc	r4, [r5], #-1887
    2328:	6c756146 	ldfvse	f6, [r5], #-280
    232c:	64644174 	strbtvs	r4, [r4], #-372
    2330:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    2334:	00085000 	andeq	r5, r8, r0
    2338:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    233c:	65475f43 	strbvs	r5, [r7, #-3907]
    2340:	53414274 	movtpl	r4, #4724	; 0x1274
    2344:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    2348:	00086900 	andeq	r6, r8, r0, lsl #18
    234c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2350:	41425f43 	cmpmi	r2, r3, asr #30
    2354:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    2358:	4e4f4349 	cdpmi	3, 4, cr4, cr15, cr9, {2}
    235c:	00474946 	subeq	r4, r7, r6, asr #18
    2360:	00000892 	muleq	r0, r2, r8
    2364:	4349564e 	movtmi	r5, #38478	; 0x964e
    2368:	5345525f 	movtpl	r5, #21087	; 0x525f
    236c:	41465445 	cmpmi	r6, r5, asr #8
    2370:	4d544c55 	ldclmi	12, cr4, [r4, #-340]
    2374:	004b5341 	subeq	r5, fp, r1, asr #6
    2378:	000008a7 	andeq	r0, r0, r7, lsr #17
    237c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2380:	5445535f 	strbpl	r5, [r5], #-863
    2384:	4c554146 	ldfmie	f4, [r5], {70}
    2388:	53414d54 	movtpl	r4, #7508	; 0x1d54
    238c:	08bc004b 	ldmeq	ip!, {r0, r1, r3, r6}
    2390:	564e0000 	strbpl	r0, [lr], -r0
    2394:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    2398:	54455345 	strbpl	r5, [r5], #-837
    239c:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    23a0:	004b5341 	subeq	r5, fp, r1, asr #6
    23a4:	000008d1 	ldrdeq	r0, [r0], -r1
    23a8:	4349564e 	movtmi	r5, #38478	; 0x964e
    23ac:	5445535f 	strbpl	r5, [r5], #-863
    23b0:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    23b4:	004b5341 	subeq	r5, fp, r1, asr #6
    23b8:	00000000 	andeq	r0, r0, r0
    23bc:	000000c7 	andeq	r0, r0, r7, asr #1
    23c0:	70790002 	rsbsvc	r0, r9, r2
    23c4:	02470000 	subeq	r0, r7, #0	; 0x0
    23c8:	00d30000 	sbcseq	r0, r3, r0
    23cc:	57500000 	ldrbpl	r0, [r0, -r0]
    23d0:	61425f52 	cmpvs	r2, r2, asr pc
    23d4:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    23d8:	65636341 	strbvs	r6, [r3, #-833]!
    23dc:	6d437373 	stclvs	3, cr7, [r3, #-460]
    23e0:	00f80064 	rscseq	r0, r8, r4, rrx
    23e4:	57500000 	ldrbpl	r0, [r0, -r0]
    23e8:	56505f52 	usubaddxpl	r5, r0, r2
    23ec:	646d4344 	strbtvs	r4, [sp], #-836
    23f0:	00011d00 	andeq	r1, r1, r0, lsl #26
    23f4:	52575000 	subspl	r5, r7, #0	; 0x0
    23f8:	4456505f 	ldrbmi	r5, [r6], #-95
    23fc:	6576654c 	ldrbvs	r6, [r6, #-1356]!
    2400:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
    2404:	00676966 	rsbeq	r6, r7, r6, ror #18
    2408:	00000153 	andeq	r0, r0, r3, asr r1
    240c:	5f525750 	svcpl	0x00525750
    2410:	656b6157 	strbvs	r6, [fp, #-343]!
    2414:	69507055 	ldmdbvs	r0, {r0, r2, r4, r6, ip, sp, lr}^
    2418:	646d436e 	strbtvs	r4, [sp], #-878
    241c:	00017800 	andeq	r7, r1, r0, lsl #16
    2420:	52575000 	subspl	r5, r7, #0	; 0x0
    2424:	7465475f 	strbtvc	r4, [r5], #-1887
    2428:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    242c:	74617453 	strbtvc	r7, [r1], #-1107
    2430:	ae007375 	mcrge	3, 0, r7, cr0, cr5, {3}
    2434:	50000001 	andpl	r0, r0, r1
    2438:	435f5257 	cmpmi	pc, #1879048197	; 0x70000005
    243c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2440:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2444:	0001d500 	andeq	sp, r1, r0, lsl #10
    2448:	52575000 	subspl	r5, r7, #0	; 0x0
    244c:	746e455f 	strbtvc	r4, [lr], #-1375
    2450:	54537265 	ldrbpl	r7, [r3], #-613
    2454:	42444e41 	submi	r4, r4, #1040	; 0x410
    2458:	646f4d59 	strbtvs	r4, [pc], #3417	; 2460 <__Stack_Size+0x2060>
    245c:	01ea0065 	mvneq	r0, r5, rrx
    2460:	57500000 	ldrbpl	r0, [r0, -r0]
    2464:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
    2468:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    246c:	4d504f54 	ldclmi	15, cr4, [r0, #-336]
    2470:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2474:	00000231 	andeq	r0, r0, r1, lsr r2
    2478:	5f525750 	svcpl	0x00525750
    247c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2480:	00007469 	andeq	r7, r0, r9, ror #8
    2484:	c0000000 	andgt	r0, r0, r0
    2488:	02000002 	andeq	r0, r0, #2	; 0x2
    248c:	0072c000 	rsbseq	ip, r2, r0
    2490:	0008bd00 	andeq	fp, r8, r0, lsl #26
    2494:	00021400 	andeq	r1, r2, r0, lsl #8
    2498:	43435200 	movtmi	r5, #12800	; 0x3200
    249c:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    24a0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    24a4:	00000227 	andeq	r0, r0, r7, lsr #4
    24a8:	5f434352 	svcpl	0x00434352
    24ac:	43455348 	movtmi	r5, #21320	; 0x5348
    24b0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24b4:	024c0067 	subeq	r0, ip, #103	; 0x67
    24b8:	43520000 	cmpmi	r2, #0	; 0x0
    24bc:	61575f43 	cmpvs	r7, r3, asr #30
    24c0:	6f467469 	svcvs	0x00467469
    24c4:	45534872 	ldrbmi	r4, [r3, #-2162]
    24c8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    24cc:	00705574 	rsbseq	r5, r0, r4, ror r5
    24d0:	000002f1 	strdeq	r0, [r0], -r1
    24d4:	5f434352 	svcpl	0x00434352
    24d8:	756a6441 	strbvc	r6, [sl, #-1089]!
    24dc:	53487473 	movtpl	r7, #33907	; 0x8473
    24e0:	6c614349 	stclvs	3, cr4, [r1], #-292
    24e4:	61726269 	cmnvs	r2, r9, ror #4
    24e8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    24ec:	756c6156 	strbvc	r6, [ip, #-342]!
    24f0:	03230065 	teqeq	r3, #101	; 0x65
    24f4:	43520000 	cmpmi	r2, #0	; 0x0
    24f8:	53485f43 	movtpl	r5, #36675	; 0x8f43
    24fc:	646d4349 	strbtvs	r4, [sp], #-841
    2500:	00034a00 	andeq	r4, r3, r0, lsl #20
    2504:	43435200 	movtmi	r5, #12800	; 0x3200
    2508:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    250c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2510:	91006769 	tstls	r0, r9, ror #14
    2514:	52000003 	andpl	r0, r0, #3	; 0x3
    2518:	505f4343 	subspl	r4, pc, r3, asr #6
    251c:	6d434c4c 	stclvs	12, cr4, [r3, #-304]
    2520:	03b80064 	undefined instruction 0x03b80064
    2524:	43520000 	cmpmi	r2, #0	; 0x0
    2528:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    252c:	4b4c4353 	blmi	1313280 <__Stack_Size+0x1312e80>
    2530:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2534:	f1006769 	undefined instruction 0xf1006769
    2538:	52000003 	andpl	r0, r0, #3	; 0x3
    253c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2540:	59537465 	ldmdbpl	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2544:	4b4c4353 	blmi	1313298 <__Stack_Size+0x1312e98>
    2548:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    254c:	09006563 	stmdbeq	r0, {r0, r1, r5, r6, r8, sl, sp, lr}
    2550:	52000004 	andpl	r0, r0, #4	; 0x4
    2554:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    2558:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    255c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2560:	04420067 	strbeq	r0, [r2], #-103
    2564:	43520000 	cmpmi	r2, #0	; 0x0
    2568:	43505f43 	cmpmi	r0, #268	; 0x10c
    256c:	43314b4c 	teqmi	r1, #77824	; 0x13000
    2570:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2574:	047b0067 	ldrbteq	r0, [fp], #-103
    2578:	43520000 	cmpmi	r2, #0	; 0x0
    257c:	43505f43 	cmpmi	r0, #268	; 0x10c
    2580:	43324b4c 	teqmi	r2, #77824	; 0x13000
    2584:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2588:	04b00067 	ldrteq	r0, [r0], #103
    258c:	43520000 	cmpmi	r2, #0	; 0x0
    2590:	54495f43 	strbpl	r5, [r9], #-3907
    2594:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2598:	e5006769 	str	r6, [r0, #-1897]
    259c:	52000004 	andpl	r0, r0, #4	; 0x4
    25a0:	555f4343 	ldrbpl	r4, [pc, #-835]	; 2265 <__Stack_Size+0x1e65>
    25a4:	4c434253 	sfmmi	f4, 2, [r3], {83}
    25a8:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    25ac:	00676966 	rsbeq	r6, r7, r6, ror #18
    25b0:	0000050c 	andeq	r0, r0, ip, lsl #10
    25b4:	5f434352 	svcpl	0x00434352
    25b8:	43434441 	movtmi	r4, #13377	; 0x3441
    25bc:	6f434b4c 	svcvs	0x00434b4c
    25c0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    25c4:	00054500 	andeq	r4, r5, r0, lsl #10
    25c8:	43435200 	movtmi	r5, #12800	; 0x3200
    25cc:	45534c5f 	ldrbmi	r4, [r3, #-3167]
    25d0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    25d4:	6c006769 	stcvs	7, cr6, [r0], {105}
    25d8:	52000005 	andpl	r0, r0, #5	; 0x5
    25dc:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    25e0:	6d434953 	stclvs	9, cr4, [r3, #-332]
    25e4:	05930064 	ldreq	r0, [r3, #100]
    25e8:	43520000 	cmpmi	r2, #0	; 0x0
    25ec:	54525f43 	ldrbpl	r5, [r2], #-3907
    25f0:	4b4c4343 	blmi	1313304 <__Stack_Size+0x1312f04>
    25f4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    25f8:	bc006769 	stclt	7, cr6, [r0], {105}
    25fc:	52000005 	andpl	r0, r0, #5	; 0x5
    2600:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    2604:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    2608:	646d434b 	strbtvs	r4, [sp], #-843
    260c:	0005e300 	andeq	lr, r5, r0, lsl #6
    2610:	43435200 	movtmi	r5, #12800	; 0x3200
    2614:	7465475f 	strbtvc	r4, [r5], #-1887
    2618:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    261c:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    2620:	4a007165 	bmi	1ebbc <__Stack_Size+0x1e7bc>
    2624:	52000006 	andpl	r0, r0, #6	; 0x6
    2628:	415f4343 	cmpmi	pc, r3, asr #6
    262c:	65504248 	ldrbvs	r4, [r0, #-584]
    2630:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2634:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2638:	646d436b 	strbtvs	r4, [sp], #-875
    263c:	00067f00 	andeq	r7, r6, r0, lsl #30
    2640:	43435200 	movtmi	r5, #12800	; 0x3200
    2644:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2648:	72655032 	rsbvc	r5, r5, #50	; 0x32
    264c:	43687069 	cmnmi	r8, #105	; 0x69
    2650:	6b636f6c 	blvs	18de408 <__Stack_Size+0x18de008>
    2654:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2658:	000006b4 	strheq	r0, [r0], -r4
    265c:	5f434352 	svcpl	0x00434352
    2660:	31425041 	cmpcc	r2, r1, asr #32
    2664:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    2668:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    266c:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2670:	e900646d 	stmdb	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    2674:	52000006 	andpl	r0, r0, #6	; 0x6
    2678:	415f4343 	cmpmi	pc, r3, asr #6
    267c:	50324250 	eorspl	r4, r2, r0, asr r2
    2680:	70697265 	rsbvc	r7, r9, r5, ror #4
    2684:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    2688:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    268c:	071e0064 	ldreq	r0, [lr, -r4, rrx]
    2690:	43520000 	cmpmi	r2, #0	; 0x0
    2694:	50415f43 	subpl	r5, r1, r3, asr #30
    2698:	65503142 	ldrbvs	r3, [r0, #-322]
    269c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    26a0:	65736552 	ldrbvs	r6, [r3, #-1362]!
    26a4:	646d4374 	strbtvs	r4, [sp], #-884
    26a8:	00075300 	andeq	r5, r7, r0, lsl #6
    26ac:	43435200 	movtmi	r5, #12800	; 0x3200
    26b0:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    26b4:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    26b8:	74657365 	strbtvc	r7, [r5], #-869
    26bc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    26c0:	0000077a 	andeq	r0, r0, sl, ror r7
    26c4:	5f434352 	svcpl	0x00434352
    26c8:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    26cc:	6365536b 	cmnvs	r5, #-1409286143	; 0xac000001
    26d0:	74697275 	strbtvc	r7, [r9], #-629
    26d4:	73795379 	cmnvc	r9, #-469762047	; 0xe4000001
    26d8:	436d6574 	cmnmi	sp, #486539264	; 0x1d000000
    26dc:	a100646d 	tstge	r0, sp, ror #8
    26e0:	52000007 	andpl	r0, r0, #7	; 0x7
    26e4:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]
    26e8:	6f434f43 	svcvs	0x00434f43
    26ec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    26f0:	0007c800 	andeq	ip, r7, r0, lsl #16
    26f4:	43435200 	movtmi	r5, #12800	; 0x3200
    26f8:	7465475f 	strbtvc	r4, [r5], #-1887
    26fc:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2700:	74617453 	strbtvc	r7, [r1], #-1107
    2704:	fc007375 	stc2	3, cr7, [r0], {117}
    2708:	52000007 	andpl	r0, r0, #7	; 0x7
    270c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2710:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2714:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2718:	00081000 	andeq	r1, r8, r0
    271c:	43435200 	movtmi	r5, #12800	; 0x3200
    2720:	7465475f 	strbtvc	r4, [r5], #-1887
    2724:	74535449 	ldrbvc	r5, [r3], #-1097
    2728:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    272c:	00084900 	andeq	r4, r8, r0, lsl #18
    2730:	43435200 	movtmi	r5, #12800	; 0x3200
    2734:	656c435f 	strbvs	r4, [ip, #-863]!
    2738:	54497261 	strbpl	r7, [r9], #-609
    273c:	646e6550 	strbtvs	r6, [lr], #-1360
    2740:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2744:	00007469 	andeq	r7, r0, r9, ror #8
    2748:	f2000000 	vhadd.s8	d0, d0, d0
    274c:	02000001 	andeq	r0, r0, #1	; 0x1
    2750:	007b7d00 	rsbseq	r7, fp, r0, lsl #26
    2754:	0008d600 	andeq	sp, r8, r0, lsl #12
    2758:	00033800 	andeq	r3, r3, r0, lsl #16
    275c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    2760:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2764:	03850074 	orreq	r0, r5, #116	; 0x74
    2768:	50530000 	subspl	r0, r3, r0
    276c:	74535f49 	ldrbvc	r5, [r3], #-3913
    2770:	74637572 	strbtvc	r7, [r3], #-1394
    2774:	74696e49 	strbtvc	r6, [r9], #-3657
    2778:	0003ac00 	andeq	sl, r3, r0, lsl #24
    277c:	53324900 	teqpl	r2, #0	; 0x0
    2780:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    2784:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2788:	0074696e 	rsbseq	r6, r4, lr, ror #18
    278c:	000003d9 	ldrdeq	r0, [r0], -r9
    2790:	5f495053 	svcpl	0x00495053
    2794:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2798:	0000040e 	andeq	r0, r0, lr, lsl #8
    279c:	5f533249 	svcpl	0x00533249
    27a0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    27a4:	00000443 	andeq	r0, r0, r3, asr #8
    27a8:	5f495053 	svcpl	0x00495053
    27ac:	5f533249 	svcpl	0x00533249
    27b0:	6f435449 	svcvs	0x00435449
    27b4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    27b8:	0004a200 	andeq	sl, r4, r0, lsl #4
    27bc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    27c0:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    27c4:	414d445f 	cmpmi	sp, pc, asr r4
    27c8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    27cc:	000004e5 	andeq	r0, r0, r5, ror #9
    27d0:	5f495053 	svcpl	0x00495053
    27d4:	5f533249 	svcpl	0x00533249
    27d8:	646e6553 	strbtvs	r6, [lr], #-1363
    27dc:	61746144 	cmnvs	r4, r4, asr #2
    27e0:	00051a00 	andeq	r1, r5, r0, lsl #20
    27e4:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    27e8:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    27ec:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    27f0:	65766965 	ldrbvs	r6, [r6, #-2405]!
    27f4:	61746144 	cmnvs	r4, r4, asr #2
    27f8:	00054700 	andeq	r4, r5, r0, lsl #14
    27fc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    2800:	53534e5f 	cmppl	r3, #1520	; 0x5f0
    2804:	65746e49 	ldrbvs	r6, [r4, #-3657]!
    2808:	6c616e72 	stclvs	14, cr6, [r1], #-456
    280c:	74666f53 	strbtvc	r6, [r6], #-3923
    2810:	65726177 	ldrbvs	r6, [r2, #-375]!
    2814:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2818:	7c006769 	stcvc	7, cr6, [r0], {105}
    281c:	53000005 	movwpl	r0, #5	; 0x5
    2820:	535f4950 	cmppl	pc, #1310720	; 0x140000
    2824:	74754f53 	ldrbtvc	r4, [r5], #-3923
    2828:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    282c:	b100646d 	tstlt	r0, sp, ror #8
    2830:	53000005 	movwpl	r0, #5	; 0x5
    2834:	445f4950 	ldrbmi	r4, [pc], #2384	; 283c <__Stack_Size+0x243c>
    2838:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    283c:	43657a69 	cmnmi	r5, #430080	; 0x69000
    2840:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2844:	05e80067 	strbeq	r0, [r8, #103]!
    2848:	50530000 	subspl	r0, r3, r0
    284c:	72545f49 	subsvc	r5, r4, #292	; 0x124
    2850:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!
    2854:	52437469 	subpl	r7, r3, #1761607680	; 0x69000000
    2858:	060f0043 	streq	r0, [pc], -r3, asr #32
    285c:	50530000 	subspl	r0, r3, r0
    2860:	61435f49 	cmpvs	r3, r9, asr #30
    2864:	6c75636c 	ldclvs	3, cr6, [r5], #-432
    2868:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    286c:	44004352 	strmi	r4, [r0], #-850
    2870:	53000006 	movwpl	r0, #6	; 0x6
    2874:	475f4950 	undefined
    2878:	52437465 	subpl	r7, r3, #1694498816	; 0x65000000
    287c:	068f0043 	streq	r0, [pc], r3, asr #32
    2880:	50530000 	subspl	r0, r3, r0
    2884:	65475f49 	strbvs	r5, [r7, #-3913]
    2888:	43524374 	cmpmi	r2, #-805306367	; 0xd0000001
    288c:	796c6f50 	stmdbvc	ip!, {r4, r6, r8, r9, sl, fp, sp, lr}^
    2890:	696d6f6e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    2894:	bc006c61 	stclt	12, cr6, [r0], {97}
    2898:	53000006 	movwpl	r0, #6	; 0x6
    289c:	425f4950 	subsmi	r4, pc, #1310720	; 0x140000
    28a0:	72694469 	rsbvc	r4, r9, #1761607680	; 0x69000000
    28a4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    28a8:	6c616e6f 	stclvs	14, cr6, [r1], #-444
    28ac:	656e694c 	strbvs	r6, [lr, #-2380]!
    28b0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    28b4:	f1006769 	undefined instruction 0xf1006769
    28b8:	53000006 	movwpl	r0, #6	; 0x6
    28bc:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^
    28c0:	475f5332 	smmlarmi	pc, r2, r3, r5
    28c4:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    28c8:	74536761 	ldrbvc	r6, [r3], #-1889
    28cc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    28d0:	00073800 	andeq	r3, r7, r0, lsl #16
    28d4:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    28d8:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    28dc:	656c435f 	strbvs	r4, [ip, #-863]!
    28e0:	6c467261 	sfmvs	f7, 2, [r6], {97}
    28e4:	6f006761 	svcvs	0x00006761
    28e8:	53000007 	movwpl	r0, #7	; 0x7
    28ec:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^
    28f0:	475f5332 	smmlarmi	pc, r2, r3, r5
    28f4:	54497465 	strbpl	r7, [r9], #-1125
    28f8:	74617453 	strbtvc	r7, [r1], #-1107
    28fc:	de007375 	mcrle	3, 0, r7, cr0, cr5, {3}
    2900:	53000007 	movwpl	r0, #7	; 0x7
    2904:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^
    2908:	435f5332 	cmpmi	pc, #-939524096	; 0xc8000000
    290c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2910:	65505449 	ldrbvs	r5, [r0, #-1097]
    2914:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2918:	74694267 	strbtvc	r4, [r9], #-615
    291c:	00082100 	andeq	r2, r8, r0, lsl #2
    2920:	53324900 	teqpl	r2, #0	; 0x0
    2924:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2928:	08b00074 	ldmeq	r0!, {r2, r4, r5, r6}
    292c:	50530000 	subspl	r0, r3, r0
    2930:	32495f49 	subcc	r5, r9, #292	; 0x124
    2934:	65445f53 	strbvs	r5, [r4, #-3923]
    2938:	74696e49 	strbtvc	r6, [r9], #-3657
    293c:	00000000 	andeq	r0, r0, r0
    2940:	00009d00 	andeq	r9, r0, r0, lsl #26
    2944:	53000200 	movwpl	r0, #512	; 0x200
    2948:	ef000084 	svc	0x00000084
    294c:	f7000001 	undefined instruction 0xf7000001
    2950:	53000000 	movwpl	r0, #0	; 0x0
    2954:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2958:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    295c:	6f534b4c 	svcvs	0x00534b4c
    2960:	65637275 	strbvs	r7, [r3, #-629]!
    2964:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2968:	1c006769 	stcne	7, cr6, [r0], {105}
    296c:	53000001 	movwpl	r0, #1	; 0x1
    2970:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2974:	535f6b63 	cmppl	pc, #101376	; 0x18c00
    2978:	65527465 	ldrbvs	r7, [r2, #-1125]
    297c:	64616f6c 	strbtvs	r6, [r1], #-3948
    2980:	00014100 	andeq	r4, r1, r0, lsl #2
    2984:	73795300 	cmnvc	r9, #0	; 0x0
    2988:	6b636954 	blvs	18dcee0 <__Stack_Size+0x18dcae0>
    298c:	756f435f 	strbvc	r4, [pc, #-863]!	; 2635 <__Stack_Size+0x2235>
    2990:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2994:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2998:	00000166 	andeq	r0, r0, r6, ror #2
    299c:	54737953 	ldrbtpl	r7, [r3], #-2387
    29a0:	5f6b6369 	svcpl	0x006b6369
    29a4:	6f435449 	svcvs	0x00435449
    29a8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29ac:	00018b00 	andeq	r8, r1, r0, lsl #22
    29b0:	73795300 	cmnvc	r9, #0	; 0x0
    29b4:	6b636954 	blvs	18dcf0c <__Stack_Size+0x18dcb0c>
    29b8:	7465475f 	strbtvc	r4, [r5], #-1887
    29bc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    29c0:	00726574 	rsbseq	r6, r2, r4, ror r5
    29c4:	000001a2 	andeq	r0, r0, r2, lsr #3
    29c8:	54737953 	ldrbtpl	r7, [r3], #-2387
    29cc:	5f6b6369 	svcpl	0x006b6369
    29d0:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    29d4:	5367616c 	cmnpl	r7, #27	; 0x1b
    29d8:	75746174 	ldrbvc	r6, [r4, #-372]!
    29dc:	00000073 	andeq	r0, r0, r3, ror r0
    29e0:	07ac0000 	streq	r0, [ip, r0]!
    29e4:	00020000 	andeq	r0, r2, r0
    29e8:	00008642 	andeq	r8, r0, r2, asr #12
    29ec:	00002149 	andeq	r2, r0, r9, asr #2
    29f0:	00000778 	andeq	r0, r0, r8, ror r7
    29f4:	5f4d4954 	svcpl	0x004d4954
    29f8:	656d6954 	strbvs	r6, [sp, #-2388]!
    29fc:	65736142 	ldrbvs	r6, [r3, #-322]!
    2a00:	74696e49 	strbtvc	r6, [r9], #-3657
    2a04:	0007b600 	andeq	fp, r7, r0, lsl #12
    2a08:	4d495400 	cfstrdmi	mvd5, [r9]
    2a0c:	31434f5f 	cmpcc	r3, pc, asr pc
    2a10:	74696e49 	strbtvc	r6, [r9], #-3657
    2a14:	00082100 	andeq	r2, r8, r0, lsl #2
    2a18:	4d495400 	cfstrdmi	mvd5, [r9]
    2a1c:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2a20:	74696e49 	strbtvc	r6, [r9], #-3657
    2a24:	00088c00 	andeq	r8, r8, r0, lsl #24
    2a28:	4d495400 	cfstrdmi	mvd5, [r9]
    2a2c:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    2a30:	74696e49 	strbtvc	r6, [r9], #-3657
    2a34:	0008f700 	andeq	pc, r8, r0, lsl #14
    2a38:	4d495400 	cfstrdmi	mvd5, [r9]
    2a3c:	34434f5f 	strbcc	r4, [r3], #-3935
    2a40:	74696e49 	strbtvc	r6, [r9], #-3657
    2a44:	00096200 	andeq	r6, r9, r0, lsl #4
    2a48:	4d495400 	cfstrdmi	mvd5, [r9]
    2a4c:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2a50:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2a54:	00000b2e 	andeq	r0, r0, lr, lsr #22
    2a58:	5f4d4954 	svcpl	0x004d4954
    2a5c:	494d5750 	stmdbmi	sp, {r4, r6, r8, r9, sl, ip, lr}^
    2a60:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2a64:	17006769 	strne	r6, [r0, -r9, ror #14]
    2a68:	5400000d 	strpl	r0, [r0], #-13
    2a6c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2a70:	43525444 	cmpmi	r2, #1140850688	; 0x44000000
    2a74:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a78:	0d520067 	ldcleq	0, cr0, [r2, #-412]
    2a7c:	49540000 	ldmdbmi	r4, {}^
    2a80:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2a84:	6142656d 	cmpvs	r2, sp, ror #10
    2a88:	74536573 	ldrbvc	r6, [r3], #-1395
    2a8c:	74637572 	strbtvc	r7, [r3], #-1394
    2a90:	74696e49 	strbtvc	r6, [r9], #-3657
    2a94:	000d7900 	andeq	r7, sp, r0, lsl #18
    2a98:	4d495400 	cfstrdmi	mvd5, [r9]
    2a9c:	53434f5f 	movtpl	r4, #16223	; 0x3f5f
    2aa0:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2aa4:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2aa8:	0da00074 	stceq	0, cr0, [r0, #464]!
    2aac:	49540000 	ldmdbmi	r4, {}^
    2ab0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2ab4:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2ab8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2abc:	c7007469 	strgt	r7, [r0, -r9, ror #8]
    2ac0:	5400000d 	strpl	r0, [r0], #-13
    2ac4:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2ac8:	53525444 	cmppl	r2, #1140850688	; 0x44000000
    2acc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2ad0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2ad4:	0dee0074 	stcleq	0, cr0, [lr, #464]!
    2ad8:	49540000 	ldmdbmi	r4, {}^
    2adc:	6d435f4d 	stclvs	15, cr5, [r3, #-308]
    2ae0:	0e230064 	cdpeq	0, 2, cr0, cr3, cr4, {3}
    2ae4:	49540000 	ldmdbmi	r4, {}^
    2ae8:	74435f4d 	strbvc	r5, [r3], #-3917
    2aec:	57506c72 	undefined
    2af0:	74754f4d 	ldrbtvc	r4, [r5], #-3917
    2af4:	73747570 	cmnvc	r4, #469762048	; 0x1c000000
    2af8:	000e5800 	andeq	r5, lr, r0, lsl #16
    2afc:	4d495400 	cfstrdmi	mvd5, [r9]
    2b00:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    2b04:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b08:	0e9b0067 	cdpeq	0, 9, cr0, cr11, cr7, {3}
    2b0c:	49540000 	ldmdbmi	r4, {}^
    2b10:	65475f4d 	strbvs	r5, [r7, #-3917]
    2b14:	6172656e 	cmnvs	r2, lr, ror #10
    2b18:	76456574 	undefined
    2b1c:	00746e65 	rsbseq	r6, r4, r5, ror #28
    2b20:	00000ed0 	ldrdeq	r0, [r0], -r0
    2b24:	5f4d4954 	svcpl	0x004d4954
    2b28:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2b2c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b30:	0f150067 	svceq	0x00150067
    2b34:	49540000 	ldmdbmi	r4, {}^
    2b38:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    2b3c:	646d4341 	strbtvs	r4, [sp], #-833
    2b40:	000f5800 	andeq	r5, pc, r0, lsl #16
    2b44:	4d495400 	cfstrdmi	mvd5, [r9]
    2b48:	746e495f 	strbtvc	r4, [lr], #-2399
    2b4c:	616e7265 	cmnvs	lr, r5, ror #4
    2b50:	6f6c436c 	svcvs	0x006c436c
    2b54:	6f436b63 	svcvs	0x00436b63
    2b58:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b5c:	000f7f00 	andeq	r7, pc, r0, lsl #30
    2b60:	4d495400 	cfstrdmi	mvd5, [r9]
    2b64:	5254495f 	subspl	r4, r4, #1556480	; 0x17c000
    2b68:	74784578 	ldrbtvc	r4, [r8], #-1400
    2b6c:	616e7265 	cmnvs	lr, r5, ror #4
    2b70:	6f6c436c 	svcvs	0x006c436c
    2b74:	6f436b63 	svcvs	0x00436b63
    2b78:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b7c:	000fe400 	andeq	lr, pc, r0, lsl #8
    2b80:	4d495400 	cfstrdmi	mvd5, [r9]
    2b84:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    2b88:	65747845 	ldrbvs	r7, [r4, #-2117]!
    2b8c:	6c616e72 	stclvs	14, cr6, [r1], #-456
    2b90:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2b94:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2b98:	00676966 	rsbeq	r6, r7, r6, ror #18
    2b9c:	000010f8 	strdeq	r1, [r0], -r8
    2ba0:	5f4d4954 	svcpl	0x004d4954
    2ba4:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2ba8:	6b636f6c 	blvs	18de960 <__Stack_Size+0x18de560>
    2bac:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2bb0:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    2bb4:	00676966 	rsbeq	r6, r7, r6, ror #18
    2bb8:	00001193 	muleq	r0, r3, r1
    2bbc:	5f4d4954 	svcpl	0x004d4954
    2bc0:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2bc4:	6b636f6c 	blvs	18de97c <__Stack_Size+0x18de57c>
    2bc8:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2bcc:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    2bd0:	00676966 	rsbeq	r6, r7, r6, ror #18
    2bd4:	00001220 	andeq	r1, r0, r0, lsr #4
    2bd8:	5f4d4954 	svcpl	0x004d4954
    2bdc:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2be0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2be4:	125b0067 	subsne	r0, fp, #103	; 0x67
    2be8:	49540000 	ldmdbmi	r4, {}^
    2bec:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    2bf0:	61637365 	cmnvs	r3, r5, ror #6
    2bf4:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    2bf8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2bfc:	129e0067 	addsne	r0, lr, #103	; 0x67
    2c00:	49540000 	ldmdbmi	r4, {}^
    2c04:	6f435f4d 	svcvs	0x00435f4d
    2c08:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2c0c:	646f4d72 	strbtvs	r4, [pc], #3442	; 2c14 <__Stack_Size+0x2814>
    2c10:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2c14:	00676966 	rsbeq	r6, r7, r6, ror #18
    2c18:	000012e5 	andeq	r1, r0, r5, ror #5
    2c1c:	5f4d4954 	svcpl	0x004d4954
    2c20:	656c6553 	strbvs	r6, [ip, #-1363]!
    2c24:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2c28:	54747570 	ldrbtpl	r7, [r4], #-1392
    2c2c:	67676972 	undefined
    2c30:	12007265 	andne	r7, r0, #1342177286	; 0x50000006
    2c34:	54000013 	strpl	r0, [r0], #-19
    2c38:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1ef7 <__Stack_Size+0x1af7>
    2c3c:	646f636e 	strbtvs	r6, [pc], #878	; 2c44 <__Stack_Size+0x2844>
    2c40:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    2c44:	66726574 	undefined
    2c48:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    2c4c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2c50:	13950067 	orrsne	r0, r5, #103	; 0x67
    2c54:	49540000 	ldmdbmi	r4, {}^
    2c58:	6f465f4d 	svcvs	0x00465f4d
    2c5c:	64656372 	strbtvs	r6, [r5], #-882
    2c60:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    2c64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2c68:	13dc0067 	bicsne	r0, ip, #103	; 0x67
    2c6c:	49540000 	ldmdbmi	r4, {}^
    2c70:	6f465f4d 	svcvs	0x00465f4d
    2c74:	64656372 	strbtvs	r6, [r5], #-882
    2c78:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    2c7c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2c80:	14210067 	strtne	r0, [r1], #-103
    2c84:	49540000 	ldmdbmi	r4, {}^
    2c88:	6f465f4d 	svcvs	0x00465f4d
    2c8c:	64656372 	strbtvs	r6, [r5], #-882
    2c90:	4333434f 	teqmi	r3, #1006632961	; 0x3c000001
    2c94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2c98:	14680067 	strbtne	r0, [r8], #-103
    2c9c:	49540000 	ldmdbmi	r4, {}^
    2ca0:	6f465f4d 	svcvs	0x00465f4d
    2ca4:	64656372 	strbtvs	r6, [r5], #-882
    2ca8:	4334434f 	teqmi	r4, #1006632961	; 0x3c000001
    2cac:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2cb0:	14ad0067 	strtne	r0, [sp], #103
    2cb4:	49540000 	ldmdbmi	r4, {}^
    2cb8:	52415f4d 	subpl	r5, r1, #308	; 0x134
    2cbc:	65725052 	ldrbvs	r5, [r2, #-82]!
    2cc0:	64616f6c 	strbtvs	r6, [r1], #-3948
    2cc4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2cc8:	e2006769 	and	r6, r0, #27525120	; 0x1a40000
    2ccc:	54000014 	strpl	r0, [r0], #-20
    2cd0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2cd4:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2cd8:	4d4f4374 	stclmi	3, cr4, [pc, #-464]
    2cdc:	00151700 	andseq	r1, r5, r0, lsl #14
    2ce0:	4d495400 	cfstrdmi	mvd5, [r9]
    2ce4:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2ce8:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    2cec:	414d4443 	cmpmi	sp, r3, asr #8
    2cf0:	00154c00 	andseq	r4, r5, r0, lsl #24
    2cf4:	4d495400 	cfstrdmi	mvd5, [r9]
    2cf8:	5043435f 	subpl	r4, r3, pc, asr r3
    2cfc:	6f6c6572 	svcvs	0x006c6572
    2d00:	6f436461 	svcvs	0x00436461
    2d04:	6f72746e 	svcvs	0x0072746e
    2d08:	1581006c 	strne	r0, [r1, #108]
    2d0c:	49540000 	ldmdbmi	r4, {}^
    2d10:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2d14:	65725031 	ldrbvs	r5, [r2, #-49]!
    2d18:	64616f6c 	strbtvs	r6, [r1], #-3948
    2d1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2d20:	c8006769 	stmdagt	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    2d24:	54000015 	strpl	r0, [r0], #-21
    2d28:	4f5f4d49 	svcmi	0x005f4d49
    2d2c:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    2d30:	616f6c65 	cmnvs	pc, r5, ror #24
    2d34:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2d38:	00676966 	rsbeq	r6, r7, r6, ror #18
    2d3c:	0000160d 	andeq	r1, r0, sp, lsl #12
    2d40:	5f4d4954 	svcpl	0x004d4954
    2d44:	5033434f 	eorspl	r4, r3, pc, asr #6
    2d48:	6f6c6572 	svcvs	0x006c6572
    2d4c:	6f436461 	svcvs	0x00436461
    2d50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2d54:	00165400 	andseq	r5, r6, r0, lsl #8
    2d58:	4d495400 	cfstrdmi	mvd5, [r9]
    2d5c:	34434f5f 	strbcc	r4, [r3], #-3935
    2d60:	6c657250 	sfmvs	f7, 2, [r5], #-320
    2d64:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2d68:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d6c:	16990067 	ldrne	r0, [r9], r7, rrx
    2d70:	49540000 	ldmdbmi	r4, {}^
    2d74:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2d78:	73614631 	cmnvc	r1, #51380224	; 0x3100000
    2d7c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    2d80:	00676966 	rsbeq	r6, r7, r6, ror #18
    2d84:	000016e0 	andeq	r1, r0, r0, ror #13
    2d88:	5f4d4954 	svcpl	0x004d4954
    2d8c:	4632434f 	ldrtmi	r4, [r2], -pc, asr #6
    2d90:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    2d94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d98:	17250067 	strne	r0, [r5, -r7, rrx]!
    2d9c:	49540000 	ldmdbmi	r4, {}^
    2da0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2da4:	73614633 	cmnvc	r1, #53477376	; 0x3300000
    2da8:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    2dac:	00676966 	rsbeq	r6, r7, r6, ror #18
    2db0:	0000176c 	andeq	r1, r0, ip, ror #14
    2db4:	5f4d4954 	svcpl	0x004d4954
    2db8:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    2dbc:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    2dc0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2dc4:	17b10067 	ldrne	r0, [r1, r7, rrx]!
    2dc8:	49540000 	ldmdbmi	r4, {}^
    2dcc:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2dd0:	4f726165 	svcmi	0x00726165
    2dd4:	65523143 	ldrbvs	r3, [r2, #-323]
    2dd8:	17f80066 	ldrbne	r0, [r8, r6, rrx]!
    2ddc:	49540000 	ldmdbmi	r4, {}^
    2de0:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2de4:	4f726165 	svcmi	0x00726165
    2de8:	65523243 	ldrbvs	r3, [r2, #-579]
    2dec:	183d0066 	ldmdane	sp!, {r1, r2, r5, r6}
    2df0:	49540000 	ldmdbmi	r4, {}^
    2df4:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2df8:	4f726165 	svcmi	0x00726165
    2dfc:	65523343 	ldrbvs	r3, [r2, #-835]
    2e00:	18840066 	stmne	r4, {r1, r2, r5, r6}
    2e04:	49540000 	ldmdbmi	r4, {}^
    2e08:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2e0c:	4f726165 	svcmi	0x00726165
    2e10:	65523443 	ldrbvs	r3, [r2, #-1091]
    2e14:	18c90066 	stmiane	r9, {r1, r2, r5, r6}^
    2e18:	49540000 	ldmdbmi	r4, {}^
    2e1c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2e20:	6c6f5031 	stclvs	0, cr5, [pc], #-196
    2e24:	74697261 	strbtvc	r7, [r9], #-609
    2e28:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2e2c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2e30:	00001910 	andeq	r1, r0, r0, lsl r9
    2e34:	5f4d4954 	svcpl	0x004d4954
    2e38:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    2e3c:	616c6f50 	cmnvs	ip, r0, asr pc
    2e40:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2e44:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e48:	57006769 	strpl	r6, [r0, -r9, ror #14]
    2e4c:	54000019 	strpl	r0, [r0], #-25
    2e50:	4f5f4d49 	svcmi	0x005f4d49
    2e54:	6f503243 	svcvs	0x00503243
    2e58:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2e5c:	6f437974 	svcvs	0x00437974
    2e60:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2e64:	00199c00 	andseq	r9, r9, r0, lsl #24
    2e68:	4d495400 	cfstrdmi	mvd5, [r9]
    2e6c:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2e70:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    2e74:	74697261 	strbtvc	r7, [r9], #-609
    2e78:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2e7c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2e80:	000019e1 	andeq	r1, r0, r1, ror #19
    2e84:	5f4d4954 	svcpl	0x004d4954
    2e88:	5033434f 	eorspl	r4, r3, pc, asr #6
    2e8c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2e90:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2e94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2e98:	1a260067 	bne	98303c <__Stack_Size+0x982c3c>
    2e9c:	49540000 	ldmdbmi	r4, {}^
    2ea0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2ea4:	6f504e33 	svcvs	0x00504e33
    2ea8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2eac:	6f437974 	svcvs	0x00437974
    2eb0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2eb4:	001a6b00 	andseq	r6, sl, r0, lsl #22
    2eb8:	4d495400 	cfstrdmi	mvd5, [r9]
    2ebc:	34434f5f 	strbcc	r4, [r3], #-3935
    2ec0:	616c6f50 	cmnvs	ip, r0, asr pc
    2ec4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2ec8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ecc:	b0006769 	andlt	r6, r0, r9, ror #14
    2ed0:	5400001a 	strpl	r0, [r0], #-26
    2ed4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2ed8:	6d437843 	stclvs	8, cr7, [r3, #-268]
    2edc:	1af50064 	bne	ffd43074 <SCS_BASE+0x1fd35074>
    2ee0:	49540000 	ldmdbmi	r4, {}^
    2ee4:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2ee8:	6d434e78 	stclvs	14, cr4, [r3, #-480]
    2eec:	1b3a0064 	blne	e83084 <__Stack_Size+0xe82c84>
    2ef0:	49540000 	ldmdbmi	r4, {}^
    2ef4:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2ef8:	7463656c 	strbtvc	r6, [r3], #-1388
    2efc:	4d78434f 	ldclmi	3, cr4, [r8, #-316]!
    2f00:	001b8500 	andseq	r8, fp, r0, lsl #10
    2f04:	4d495400 	cfstrdmi	mvd5, [r9]
    2f08:	6470555f 	ldrbtvs	r5, [r0], #-1375
    2f0c:	44657461 	strbtmi	r7, [r5], #-1121
    2f10:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
    2f14:	6f43656c 	svcvs	0x0043656c
    2f18:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2f1c:	001bba00 	andseq	fp, fp, r0, lsl #20
    2f20:	4d495400 	cfstrdmi	mvd5, [r9]
    2f24:	6470555f 	ldrbtvs	r5, [r0], #-1375
    2f28:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
    2f2c:	65757165 	ldrbvs	r7, [r5, #-357]!
    2f30:	6f437473 	svcvs	0x00437473
    2f34:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2f38:	001bef00 	andseq	lr, fp, r0, lsl #30
    2f3c:	4d495400 	cfstrdmi	mvd5, [r9]
    2f40:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2f44:	48746365 	ldmdami	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2f48:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    2f4c:	6f736e65 	svcvs	0x00736e65
    2f50:	1c240072 	stcne	0, cr0, [r4], #-456
    2f54:	49540000 	ldmdbmi	r4, {}^
    2f58:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2f5c:	7463656c 	strbtvc	r6, [r3], #-1388
    2f60:	50656e4f 	rsbpl	r6, r5, pc, asr #28
    2f64:	65736c75 	ldrbvs	r6, [r3, #-3189]!
    2f68:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2f6c:	001c5b00 	andseq	r5, ip, r0, lsl #22
    2f70:	4d495400 	cfstrdmi	mvd5, [r9]
    2f74:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2f78:	4f746365 	svcmi	0x00746365
    2f7c:	75707475 	ldrbvc	r7, [r0, #-1141]!
    2f80:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2f84:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2f88:	001c9200 	andseq	r9, ip, r0, lsl #4
    2f8c:	4d495400 	cfstrdmi	mvd5, [r9]
    2f90:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2f94:	53746365 	cmnpl	r4, #-1811939327	; 0x94000001
    2f98:	6576616c 	ldrbvs	r6, [r6, #-364]!
    2f9c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2fa0:	001cc900 	andseq	ip, ip, r0, lsl #18
    2fa4:	4d495400 	cfstrdmi	mvd5, [r9]
    2fa8:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2fac:	4d746365 	ldclmi	3, cr6, [r4, #-404]!
    2fb0:	65747361 	ldrbvs	r7, [r4, #-865]!
    2fb4:	616c5372 	smcvs	50482
    2fb8:	6f4d6576 	svcvs	0x004d6576
    2fbc:	00006564 	andeq	r6, r0, r4, ror #10
    2fc0:	5400001d 	strpl	r0, [r0], #-29
    2fc4:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2fc8:	6f437465 	svcvs	0x00437465
    2fcc:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2fd0:	1d350072 	ldcne	0, cr0, [r5, #-456]!
    2fd4:	49540000 	ldmdbmi	r4, {}^
    2fd8:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2fdc:	74754174 	ldrbtvc	r4, [r5], #-372
    2fe0:	6c65726f 	sfmvs	f7, 2, [r5], #-444
    2fe4:	0064616f 	rsbeq	r6, r4, pc, ror #2
    2fe8:	00001d6a 	andeq	r1, r0, sl, ror #26
    2fec:	5f4d4954 	svcpl	0x004d4954
    2ff0:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2ff4:	61706d6f 	cmnvs	r0, pc, ror #26
    2ff8:	00316572 	eorseq	r6, r1, r2, ror r5
    2ffc:	00001d9f 	muleq	r0, pc, sp
    3000:	5f4d4954 	svcpl	0x004d4954
    3004:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    3008:	61706d6f 	cmnvs	r0, pc, ror #26
    300c:	00326572 	eorseq	r6, r2, r2, ror r5
    3010:	00001dd4 	ldrdeq	r1, [r0], -r4
    3014:	5f4d4954 	svcpl	0x004d4954
    3018:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    301c:	61706d6f 	cmnvs	r0, pc, ror #26
    3020:	00336572 	eorseq	r6, r3, r2, ror r5
    3024:	00001e09 	andeq	r1, r0, r9, lsl #28
    3028:	5f4d4954 	svcpl	0x004d4954
    302c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    3030:	61706d6f 	cmnvs	r0, pc, ror #26
    3034:	00346572 	eorseq	r6, r4, r2, ror r5
    3038:	00001e3e 	andeq	r1, r0, lr, lsr lr
    303c:	5f4d4954 	svcpl	0x004d4954
    3040:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    3044:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    3048:	61637365 	cmnvs	r3, r5, ror #6
    304c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3050:	00001e62 	andeq	r1, r0, r2, ror #28
    3054:	5f4d4954 	svcpl	0x004d4954
    3058:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    305c:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    3060:	61637365 	cmnvs	r3, r5, ror #6
    3064:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3068:	00001e84 	andeq	r1, r0, r4, lsl #29
    306c:	5f4d4954 	svcpl	0x004d4954
    3070:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    3074:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    3078:	61637365 	cmnvs	r3, r5, ror #6
    307c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3080:	00001ea8 	andeq	r1, r0, r8, lsr #29
    3084:	5f4d4954 	svcpl	0x004d4954
    3088:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    308c:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    3090:	61637365 	cmnvs	r3, r5, ror #6
    3094:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3098:	00001eca 	andeq	r1, r0, sl, asr #29
    309c:	5f4d4954 	svcpl	0x004d4954
    30a0:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    30a4:	6b636f6c 	blvs	18dee5c <__Stack_Size+0x18dea5c>
    30a8:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    30ac:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    30b0:	001f0100 	andseq	r0, pc, r0, lsl #2
    30b4:	4d495400 	cfstrdmi	mvd5, [r9]
    30b8:	7465475f 	strbtvc	r4, [r5], #-1887
    30bc:	74706143 	ldrbtvc	r6, [r0], #-323
    30c0:	31657275 	smccc	22309
    30c4:	001f2e00 	andseq	r2, pc, r0, lsl #28
    30c8:	4d495400 	cfstrdmi	mvd5, [r9]
    30cc:	7465475f 	strbtvc	r4, [r5], #-1887
    30d0:	74706143 	ldrbtvc	r6, [r0], #-323
    30d4:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    30d8:	001f5b00 	andseq	r5, pc, r0, lsl #22
    30dc:	4d495400 	cfstrdmi	mvd5, [r9]
    30e0:	7465475f 	strbtvc	r4, [r5], #-1887
    30e4:	74706143 	ldrbtvc	r6, [r0], #-323
    30e8:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    30ec:	001f8800 	andseq	r8, pc, r0, lsl #16
    30f0:	4d495400 	cfstrdmi	mvd5, [r9]
    30f4:	7465475f 	strbtvc	r4, [r5], #-1887
    30f8:	74706143 	ldrbtvc	r6, [r0], #-323
    30fc:	34657275 	strbtcc	r7, [r5], #-629
    3100:	001fb500 	andseq	fp, pc, r0, lsl #10
    3104:	4d495400 	cfstrdmi	mvd5, [r9]
    3108:	7465475f 	strbtvc	r4, [r5], #-1887
    310c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3110:	00726574 	rsbseq	r6, r2, r4, ror r5
    3114:	00001fe2 	andeq	r1, r0, r2, ror #31
    3118:	5f4d4954 	svcpl	0x004d4954
    311c:	50746547 	rsbspl	r6, r4, r7, asr #10
    3120:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3124:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    3128:	00200f00 	eoreq	r0, r0, r0, lsl #30
    312c:	4d495400 	cfstrdmi	mvd5, [r9]
    3130:	7465475f 	strbtvc	r4, [r5], #-1887
    3134:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    3138:	74617453 	strbtvc	r7, [r1], #-1107
    313c:	56007375 	undefined
    3140:	54000020 	strpl	r0, [r0], #-32
    3144:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3148:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    314c:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    3150:	00208d00 	eoreq	r8, r0, r0, lsl #26
    3154:	4d495400 	cfstrdmi	mvd5, [r9]
    3158:	7465475f 	strbtvc	r4, [r5], #-1887
    315c:	74535449 	ldrbvc	r5, [r3], #-1097
    3160:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3164:	0020ec00 	eoreq	lr, r0, r0, lsl #24
    3168:	4d495400 	cfstrdmi	mvd5, [r9]
    316c:	656c435f 	strbvs	r4, [ip, #-863]!
    3170:	54497261 	strbpl	r7, [r9], #-609
    3174:	646e6550 	strbtvs	r6, [lr], #-1360
    3178:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    317c:	23007469 	movwcs	r7, #1129	; 0x469
    3180:	54000021 	strpl	r0, [r0], #-33
    3184:	445f4d49 	ldrbmi	r4, [pc], #3401	; 318c <__Stack_Size+0x2d8c>
    3188:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    318c:	00000074 	andeq	r0, r0, r4, ror r0
    3190:	025b0000 	subseq	r0, fp, #0	; 0x0
    3194:	00020000 	andeq	r0, r2, r0
    3198:	0000a78b 	andeq	sl, r0, fp, lsl #15
    319c:	00000950 	andeq	r0, r0, r0, asr r9
    31a0:	000002b6 	strheq	r0, [r0], -r6
    31a4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    31a8:	74535f54 	ldrbvc	r5, [r3], #-3924
    31ac:	74637572 	strbtvc	r7, [r3], #-1394
    31b0:	74696e49 	strbtvc	r6, [r9], #-3657
    31b4:	0002e100 	andeq	lr, r2, r0, lsl #2
    31b8:	41535500 	cmpmi	r3, r0, lsl #10
    31bc:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    31c0:	6b636f6c 	blvs	18def78 <__Stack_Size+0x18deb78>
    31c4:	74696e49 	strbtvc	r6, [r9], #-3657
    31c8:	00033000 	andeq	r3, r3, r0
    31cc:	41535500 	cmpmi	r3, r0, lsl #10
    31d0:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    31d4:	6b636f6c 	blvs	18def8c <__Stack_Size+0x18deb8c>
    31d8:	75727453 	ldrbvc	r7, [r2, #-1107]!
    31dc:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    31e0:	57007469 	strpl	r7, [r0, -r9, ror #8]
    31e4:	55000003 	strpl	r0, [r0, #-3]
    31e8:	54524153 	ldrbpl	r4, [r2], #-339
    31ec:	646d435f 	strbtvs	r4, [sp], #-863
    31f0:	00038c00 	andeq	r8, r3, r0, lsl #24
    31f4:	41535500 	cmpmi	r3, r0, lsl #10
    31f8:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    31fc:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    3200:	00676966 	rsbeq	r6, r7, r6, ror #18
    3204:	0000040d 	andeq	r0, r0, sp, lsl #8
    3208:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    320c:	4d445f54 	stclmi	15, cr5, [r4, #-336]
    3210:	646d4341 	strbtvs	r4, [sp], #-833
    3214:	00045000 	andeq	r5, r4, r0
    3218:	41535500 	cmpmi	r3, r0, lsl #10
    321c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    3220:	64417465 	strbvs	r7, [r1], #-1125
    3224:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    3228:	04850073 	streq	r0, [r5], #115
    322c:	53550000 	cmppl	r5, #0	; 0x0
    3230:	5f545241 	svcpl	0x00545241
    3234:	656b6157 	strbvs	r6, [fp, #-343]!
    3238:	6f437055 	svcvs	0x00437055
    323c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3240:	0004bc00 	andeq	fp, r4, r0, lsl #24
    3244:	41535500 	cmpmi	r3, r0, lsl #10
    3248:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    324c:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    3250:	57726576 	undefined
    3254:	55656b61 	strbpl	r6, [r5, #-2913]!
    3258:	646d4370 	strbtvs	r4, [sp], #-880
    325c:	0004f100 	andeq	pc, r4, r0, lsl #2
    3260:	41535500 	cmpmi	r3, r0, lsl #10
    3264:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    3268:	72424e49 	subvc	r4, r2, #1168	; 0x490
    326c:	446b6165 	strbtmi	r6, [fp], #-357
    3270:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    3274:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3278:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    327c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3280:	05280067 	streq	r0, [r8, #-103]!
    3284:	53550000 	cmppl	r5, #0	; 0x0
    3288:	5f545241 	svcpl	0x00545241
    328c:	434e494c 	movtmi	r4, #59724	; 0xe94c
    3290:	5d00646d 	cfstrspl	mvf6, [r0, #-436]
    3294:	55000005 	strpl	r0, [r0, #-5]
    3298:	54524153 	ldrbpl	r4, [r2], #-339
    329c:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    32a0:	74614464 	strbtvc	r4, [r1], #-1124
    32a4:	05940061 	ldreq	r0, [r4, #97]
    32a8:	53550000 	cmppl	r5, #0	; 0x0
    32ac:	5f545241 	svcpl	0x00545241
    32b0:	65636552 	strbvs	r6, [r3, #-1362]!
    32b4:	44657669 	strbtmi	r7, [r5], #-1641
    32b8:	00617461 	rsbeq	r7, r1, r1, ror #8
    32bc:	000005c1 	andeq	r0, r0, r1, asr #11
    32c0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32c4:	65535f54 	ldrbvs	r5, [r3, #-3924]
    32c8:	7242646e 	subvc	r6, r2, #1845493760	; 0x6e000000
    32cc:	006b6165 	rsbeq	r6, fp, r5, ror #2
    32d0:	000005e8 	andeq	r0, r0, r8, ror #11
    32d4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32d8:	65535f54 	ldrbvs	r5, [r3, #-3924]
    32dc:	61754774 	cmnvs	r5, r4, ror r7
    32e0:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    32e4:	1d00656d 	cfstr32ne	mvfx6, [r0, #-436]
    32e8:	55000006 	strpl	r0, [r0, #-6]
    32ec:	54524153 	ldrbpl	r4, [r2], #-339
    32f0:	7465535f 	strbtvc	r5, [r5], #-863
    32f4:	73657250 	cmnvc	r5, #5	; 0x5
    32f8:	656c6163 	strbvs	r6, [ip, #-355]!
    32fc:	06520072 	undefined
    3300:	53550000 	cmppl	r5, #0	; 0x0
    3304:	5f545241 	svcpl	0x00545241
    3308:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    330c:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    3310:	646d4364 	strbtvs	r4, [sp], #-868
    3314:	00068700 	andeq	r8, r6, r0, lsl #14
    3318:	41535500 	cmpmi	r3, r0, lsl #10
    331c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    3320:	7472616d 	ldrbtvc	r6, [r2], #-365
    3324:	64726143 	ldrbtvs	r6, [r2], #-323
    3328:	4b43414e 	blmi	10d3868 <__Stack_Size+0x10d3468>
    332c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3330:	000006bc 	strheq	r0, [r0], -ip
    3334:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3338:	61485f54 	cmpvs	r8, r4, asr pc
    333c:	7544666c 	strbvc	r6, [r4, #-1644]
    3340:	78656c70 	stmdavc	r5!, {r4, r5, r6, sl, fp, sp, lr}^
    3344:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3348:	000006f1 	strdeq	r0, [r0], -r1
    334c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3350:	72495f54 	subvc	r5, r9, #336	; 0x150
    3354:	6f434144 	svcvs	0x00434144
    3358:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    335c:	00072800 	andeq	r2, r7, r0, lsl #16
    3360:	41535500 	cmpmi	r3, r0, lsl #10
    3364:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    3368:	43414472 	movtmi	r4, #5234	; 0x1472
    336c:	5d00646d 	cfstrspl	mvf6, [r0, #-436]
    3370:	55000007 	strpl	r0, [r0, #-7]
    3374:	54524153 	ldrbpl	r4, [r2], #-339
    3378:	7465475f 	strbtvc	r4, [r5], #-1887
    337c:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    3380:	74617453 	strbtvc	r7, [r1], #-1107
    3384:	a4007375 	strge	r7, [r0], #-885
    3388:	55000007 	strpl	r0, [r0, #-7]
    338c:	54524153 	ldrbpl	r4, [r2], #-339
    3390:	656c435f 	strbvs	r4, [ip, #-863]!
    3394:	6c467261 	sfmvs	f7, 2, [r6], {97}
    3398:	db006761 	blle	1d124 <__Stack_Size+0x1cd24>
    339c:	55000007 	strpl	r0, [r0, #-7]
    33a0:	54524153 	ldrbpl	r4, [r2], #-339
    33a4:	7465475f 	strbtvc	r4, [r5], #-1887
    33a8:	74535449 	ldrbvc	r5, [r3], #-1097
    33ac:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    33b0:	00085200 	andeq	r5, r8, r0, lsl #4
    33b4:	41535500 	cmpmi	r3, r0, lsl #10
    33b8:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    33bc:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    33c0:	65505449 	ldrbvs	r5, [r0, #-1097]
    33c4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    33c8:	74694267 	strbtvc	r4, [r9], #-615
    33cc:	0008a100 	andeq	sl, r8, r0, lsl #2
    33d0:	41535500 	cmpmi	r3, r0, lsl #10
    33d4:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    33d8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    33dc:	0000092a 	andeq	r0, r0, sl, lsr #18
    33e0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    33e4:	65445f54 	strbvs	r5, [r4, #-3924]
    33e8:	74696e49 	strbtvc	r6, [r9], #-3657
    33ec:	00000000 	andeq	r0, r0, r0
    33f0:	00003100 	andeq	r3, r0, r0, lsl #2
    33f4:	57000200 	strpl	r0, [r0, -r0, lsl #4]
    33f8:	060000b1 	undefined
    33fc:	52000001 	andpl	r0, r0, #1	; 0x1
    3400:	52000000 	andpl	r0, r0, #0	; 0x0
    3404:	74657365 	strbtvc	r7, [r5], #-869
    3408:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    340c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    3410:	0000ee00 	andeq	lr, r0, r0, lsl #28
    3414:	705f6700 	subsvc	r6, pc, r0, lsl #14
    3418:	65566e66 	ldrbvs	r6, [r6, #-3686]
    341c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3420:	00000073 	andeq	r0, r0, r3, ror r0
    3424:	00190000 	andseq	r0, r9, r0
    3428:	00020000 	andeq	r0, r2, r0
    342c:	0000b25d 	andeq	fp, r0, sp, asr r2
    3430:	000000c5 	andeq	r0, r0, r5, asr #1
    3434:	0000009c 	muleq	r0, ip, r0
    3438:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    343c:	00007469 	andeq	r7, r0, r9, ror #8
    3440:	17000000 	strne	r0, [r0, -r0]
    3444:	02000000 	andeq	r0, r0, #0	; 0x0
    3448:	00b32200 	adcseq	r2, r3, r0, lsl #4
    344c:	00093a00 	andeq	r3, r9, r0, lsl #20
    3450:	0008ff00 	andeq	pc, r8, r0, lsl #30
    3454:	69786500 	ldmdbvs	r8!, {r8, sl, sp, lr}^
    3458:	00000074 	andeq	r0, r0, r4, ror r0
    345c:	00350000 	eorseq	r0, r5, r0
    3460:	00020000 	andeq	r0, r2, r0
    3464:	0000bc5c 	andeq	fp, r0, ip, asr ip
    3468:	0000093a 	andeq	r0, r0, sl, lsr r9
    346c:	00000910 	andeq	r0, r0, r0, lsl r9
    3470:	706d695f 	rsbvc	r6, sp, pc, asr r9
    3474:	5f657275 	svcpl	0x00657275
    3478:	00727470 	rsbseq	r7, r2, r0, ror r4
    347c:	00000922 	andeq	r0, r0, r2, lsr #18
    3480:	6f6c675f 	svcvs	0x006c675f
    3484:	5f6c6162 	svcpl	0x006c6162
    3488:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    348c:	705f6572 	subsvc	r6, pc, r2, ror r5
    3490:	00007274 	andeq	r7, r0, r4, ror r2
    3494:	3a000000 	bcc	349c <__Stack_Size+0x309c>
    3498:	02000000 	andeq	r0, r0, #0	; 0x0
    349c:	00c59600 	sbceq	r9, r5, r0, lsl #12
    34a0:	00014600 	andeq	r4, r1, r0, lsl #12
    34a4:	00008000 	andeq	r8, r0, r0
    34a8:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    34ac:	5f636269 	svcpl	0x00636269
    34b0:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    34b4:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    34b8:	b2007961 	andlt	r7, r0, #1589248	; 0x184000
    34bc:	5f000000 	svcpl	0x00000000
    34c0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    34c4:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
    34c8:	615f7469 	cmpvs	pc, r9, ror #8
    34cc:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    34d0:	00000000 	andeq	r0, r0, r0
    34d4:	00001900 	andeq	r1, r0, r0, lsl #18
    34d8:	dc000200 	sfmle	f0, 4, [r0], {0}
    34dc:	130000c6 	movwne	r0, #198	; 0xc6
    34e0:	88000001 	stmdahi	r0, {r0}
    34e4:	6d000000 	stcvs	0, cr0, [r0]
    34e8:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    34ec:	00000074 	andeq	r0, r0, r4, ror r0
    34f0:	00260000 	eoreq	r0, r6, r0
    34f4:	00020000 	andeq	r0, r2, r0
    34f8:	0000c7ef 	andeq	ip, r0, pc, ror #15
    34fc:	000009a5 	andeq	r0, r0, r5, lsr #19
    3500:	0000091e 	andeq	r0, r0, lr, lsl r9
    3504:	65725f5f 	ldrbvs	r5, [r2, #-3935]!
    3508:	74736967 	ldrbtvc	r6, [r3], #-2407
    350c:	655f7265 	ldrbvs	r7, [pc, #-613]	; 32af <__Stack_Size+0x2eaf>
    3510:	70746978 	rsbsvc	r6, r4, r8, ror r9
    3514:	00636f72 	rsbeq	r6, r3, r2, ror pc
    3518:	00000000 	andeq	r0, r0, r0
    351c:	00000023 	andeq	r0, r0, r3, lsr #32
    3520:	d1940002 	orrsle	r0, r4, r2
    3524:	09b20000 	ldmibeq	r2!, {}
    3528:	08ff0000 	ldmeq	pc!, {}^
    352c:	5f5f0000 	svcpl	0x005f0000
    3530:	6c6c6163 	stfvse	f6, [ip], #-396
    3534:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    3538:	6f727074 	svcvs	0x00727074
    353c:	00007363 	andeq	r7, r0, r3, ror #6
    3540:	Address 0x00003540 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000049 	andeq	r0, r0, r9, asr #32
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	tsteq	r4, r0
	...
      14:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      18:	6d73612e 	ldfvse	f6, [r3, #-184]!
      1c:	5c3a6300 	ldcpl	3, cr6, [sl]
      20:	616e6977 	smcvs	59031
      24:	5c736d72 	ldclpl	13, cr6, [r3], #-456
      28:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      2c:	63675c64 	cmnvs	r7, #25600	; 0x6400
      30:	75622d63 	strbvc	r2, [r2, #-3427]!
      34:	5c646c69 	stclpl	12, cr6, [r4], #-420
      38:	00636367 	rsbeq	r6, r3, r7, ror #6
      3c:	20554e47 	subscs	r4, r5, r7, asr #28
      40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      44:	2e38312e 	rsfcsep	f3, f0, #0.5
      48:	01003035 	tsteq	r0, r5, lsr r0
      4c:	00008080 	andeq	r8, r0, r0, lsl #1
      50:	12000200 	andne	r0, r0, #0	; 0x0
      54:	04000000 	streq	r0, [r0]
      58:	00004901 	andeq	r4, r0, r1, lsl #18
	...
      64:	2f2e2e00 	svccs	0x002e2e00
      68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      74:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
      78:	6c2f302e 	stcvs	0, cr3, [pc], #-184
      7c:	6c676269 	sfmvs	f6, 2, [r7], #-420
      80:	2f73736f 	svccs	0x0073736f
      84:	2f6d7261 	svccs	0x006d7261
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	6300532e 	movwvs	r5, #814	; 0x32e
      90:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
      94:	6d72616e 	ldfvse	f6, [r2, #-440]!
      98:	75625c73 	strbvc	r5, [r2, #-3187]!
      9c:	5c646c69 	stclpl	12, cr6, [r4], #-420
      a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      a8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
      ac:	61652d6d 	cmnvs	r5, sp, ror #26
      b0:	6c5c6962 	mrrcvs	9, 6, r6, ip, cr2
      b4:	6c676269 	sfmvs	f6, 2, [r7], #-420
      b8:	5c73736f 	ldclpl	3, cr7, [r3], #-444
      bc:	006d7261 	rsbeq	r7, sp, r1, ror #4
      c0:	20554e47 	subscs	r4, r5, r7, asr #28
      c4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      c8:	2e38312e 	rsfcsep	f3, f0, #0.5
      cc:	01003035 	tsteq	r0, r5, lsr r0
      d0:	0008db80 	andeq	sp, r8, r0, lsl #23
      d4:	26000200 	strcs	r0, [r0], -r0, lsl #4
      d8:	04000000 	streq	r0, [r0]
      dc:	00043001 	andeq	r3, r4, r1
      e0:	02e80100 	rsceq	r0, r8, #0	; 0x0
      e4:	04f40000 	ldrbteq	r0, [r4]
      e8:	31340000 	teqcc	r4, r0
      ec:	33340800 	teqcc	r4, #0	; 0x0
      f0:	00e30800 	rsceq	r0, r3, r0, lsl #16
      f4:	04020000 	streq	r0, [r2]
      f8:	00429b05 	subeq	r9, r2, r5, lsl #22
      fc:	05020200 	streq	r0, [r2, #-512]
     100:	00000494 	muleq	r0, r4, r4
     104:	86060102 	strhi	r0, [r6], -r2, lsl #2
     108:	02000005 	andeq	r0, r0, #5	; 0x5
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp && !bPrinted)
        {
            if (bMinus) TxDData( USART_PC,'-');
     10c:	43150704 	tstmi	r5, #1048576	; 0x100000
     110:	75030000 	strvc	r0, [r3]
            TxDData( USART_PC,((u8)wTmp)+'0');
     114:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
     118:	00004c28 	andeq	r4, r0, r8, lsr #24
     11c:	07020200 	streq	r0, [r2, -r0, lsl #4]
     120:	0000064d 	andeq	r0, r0, sp, asr #12
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     124:	00387503 	eorseq	r7, r8, r3, lsl #10
     128:	005d2902 	subseq	r2, sp, r2, lsl #18
     12c:	01020000 	tsteq	r2, r0
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     130:	00058408 	andeq	r8, r5, r8, lsl #8
     134:	003a0400 	eorseq	r0, sl, r0, lsl #8
     138:	4c040000 	stcmi	0, cr0, [r4], {0}
                else TxDData( USART_PC, '0');
     13c:	04000000 	streq	r0, [r0]
     140:	0000005d 	andeq	r0, r0, sp, asr r0
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     144:	39020105 	stmdbcc	r2, {r0, r2, r8}
     148:	00000088 	andeq	r0, r0, r8, lsl #1
     14c:	000b1806 	andeq	r1, fp, r6, lsl #16
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     150:	53070000 	movwpl	r0, #28672	; 0x7000
     154:	01005445 	tsteq	r0, r5, asr #8
        wDigit /= 10;
     158:	07040800 	streq	r0, [r4, -r0, lsl #16]
     15c:	0c035009 	stceq	0, cr5, [r3], {9}
    }
}
     160:	0002ec02 	andeq	lr, r2, r2, lsl #24
     164:	52430a00 	subpl	r0, r3, #0	; 0x0
    }
}


void TxD_Dec_S8(s8 wData)
{
     168:	0d030031 	stceq	0, cr0, [r3, #-196]
     16c:	00006902 	andeq	r6, r0, r2, lsl #18
    u16 wTmp,wDigit;
    u8 bMinus = 0;

    bPrinted = 0;

    if (wData&0x80) {
     170:	00230200 	eoreq	r0, r3, r0, lsl #4
     174:	00044e0b 	andeq	r4, r4, fp, lsl #28
        bMinus = 1;
        wData = -wData;
     178:	020e0300 	andeq	r0, lr, #0	; 0x0
     17c:	00000041 	andeq	r0, r0, r1, asr #32
     180:	0a022302 	beq	88d90 <__Stack_Size+0x88990>
     184:	00325243 	eorseq	r5, r2, r3, asr #4
     188:	69020f03 	stmdbvs	r2, {r0, r1, r8, r9, sl, fp}
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
    {
        wTmp = (wData/wDigit);
     18c:	02000000 	andeq	r0, r0, #0	; 0x0
        if(wTmp && !bPrinted)
     190:	580b0423 	stmdapl	fp, {r0, r1, r5, sl}
     194:	03000004 	movweq	r0, #4	; 0x4
     198:	00410210 	subeq	r0, r1, r0, lsl r2
     19c:	23020000 	movwcs	r0, #8192	; 0x2000
        {
            if (bMinus) TxDData( USART_PC,'-');
     1a0:	02a50b06 	adceq	r0, r5, #6144	; 0x1800
     1a4:	11030000 	tstne	r3, r0
     1a8:	00006902 	andeq	r6, r0, r2, lsl #18
            TxDData( USART_PC,((u8)wTmp)+'0');
     1ac:	08230200 	stmdaeq	r3!, {r9}
     1b0:	0004620b 	andeq	r6, r4, fp, lsl #4
     1b4:	02120300 	andseq	r0, r2, #0	; 0x0
     1b8:	00000041 	andeq	r0, r0, r1, asr #32
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     1bc:	0b0a2302 	bleq	288dcc <__Stack_Size+0x2889cc>
     1c0:	0000024c 	andeq	r0, r0, ip, asr #4
     1c4:	69021303 	stmdbvs	r2, {r0, r1, r8, r9, ip}
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     1c8:	02000000 	andeq	r0, r0, #0	; 0x0
     1cc:	6c0b0c23 	stcvs	12, cr0, [fp], {35}
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
     1d0:	03000004 	movweq	r0, #4	; 0x4
     1d4:	00410214 	subeq	r0, r1, r4, lsl r2
     1d8:	23020000 	movwcs	r0, #8192	; 0x2000
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     1dc:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
        wDigit /= 10;
     1e0:	02150300 	andseq	r0, r5, #0	; 0x0
     1e4:	00000069 	andeq	r0, r0, r9, rrx
     1e8:	0b102302 	bleq	408df8 <__Stack_Size+0x4089f8>
     1ec:	00000476 	andeq	r0, r0, r6, ror r4
    }
}
     1f0:	41021603 	tstmi	r2, r3, lsl #12
     1f4:	02000000 	andeq	r0, r0, #0	; 0x0
    }
}


void TxD_Dec_U32(u32 wData)
{
     1f8:	450a1223 	strmi	r1, [sl, #-547]
     1fc:	03005247 	movweq	r5, #583	; 0x247
     200:	00690217 	rsbeq	r0, r9, r7, lsl r2

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
    {
        wTmp = (wData/wDigit);
     204:	23020000 	movwcs	r0, #8192	; 0x2000
        if(wTmp)
     208:	04800b14 	streq	r0, [r0], #2836
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     20c:	18030000 	stmdane	r3, {}
     210:	00004102 	andeq	r4, r0, r2, lsl #2
     214:	16230200 	strtne	r0, [r3], -r0, lsl #4
     218:	00019e0b 	andeq	r9, r1, fp, lsl #28
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     21c:	02190300 	andseq	r0, r9, #0	; 0x0
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     220:	00000069 	andeq	r0, r0, r9, rrx
     224:	0b182302 	bleq	608e34 <__Stack_Size+0x608a34>
     228:	0000048a 	andeq	r0, r0, sl, lsl #9
                else TxDData( USART_PC,'0');
     22c:	41021a03 	tstmi	r2, r3, lsl #20
     230:	02000000 	andeq	r0, r0, #0	; 0x0
    u32 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
     234:	a40b1a23 	strge	r1, [fp], #-2595
     238:	03000001 	movweq	r0, #1	; 0x1
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     23c:	0069021b 	rsbeq	r0, r9, fp, lsl r2
        wDigit /= 10;
     240:	23020000 	movwcs	r0, #8192	; 0x2000
     244:	06bb0b1c 	ssateq	r0, #28, ip, lsl #22
    }
}
     248:	1c030000 	stcne	0, cr0, [r3], {0}
     24c:	00004102 	andeq	r4, r0, r2, lsl #2
     250:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
    TxDData( USART_PC, bByte - bTmp*10+'0');
}

void TxD_Dec_U16(u16 wData)
{
     254:	0002600b 	andeq	r6, r2, fp
     258:	021d0300 	andseq	r0, sp, #0	; 0x0
     25c:	00000069 	andeq	r0, r0, r9, rrx
     260:	0b202302 	bleq	808e70 <__Stack_Size+0x808a70>
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
     264:	0000049e 	muleq	r0, lr, r4
        if(wTmp)
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     268:	41021e03 	tstmi	r2, r3, lsl #28
     26c:	02000000 	andeq	r0, r0, #0	; 0x0
     270:	430a2223 	movwmi	r2, #41507	; 0xa223
     274:	0300544e 	movweq	r5, #1102	; 0x44e
     278:	0069021f 	rsbeq	r0, r9, pc, lsl r2
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     27c:	23020000 	movwcs	r0, #8192	; 0x2000
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     280:	04a80b24 	strteq	r0, [r8], #2852
     284:	20030000 	andcs	r0, r3, r0
                else TxDData( USART_PC,'0');
     288:	00004102 	andeq	r4, r0, r2, lsl #2
     28c:	26230200 	strtcs	r0, [r3], -r0, lsl #4
    u8 bCount, bPrinted;
    u16 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     290:	4353500a 	cmpmi	r3, #10	; 0xa
     294:	02210300 	eoreq	r0, r1, #0	; 0x0
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     298:	00000069 	andeq	r0, r0, r9, rrx
        wDigit /= 10;
     29c:	0b282302 	bleq	a08eac <__Stack_Size+0xa08aac>
     2a0:	000005ab 	andeq	r0, r0, fp, lsr #11
     2a4:	41022203 	tstmi	r2, r3, lsl #4
     2a8:	02000000 	andeq	r0, r0, #0	; 0x0
    }
}
     2ac:	410a2a23 	tstmi	sl, r3, lsr #20
     2b0:	03005252 	movweq	r5, #594	; 0x252
}

void TxD_Dec_U8(u8 bByte)
{
    u8 bTmp;
    bTmp = bByte/100;
     2b4:	00690223 	rsbeq	r0, r9, r3, lsr #4
     2b8:	23020000 	movwcs	r0, #8192	; 0x2000
     2bc:	05b60b2c 	ldreq	r0, [r6, #2860]!
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c0:	24030000 	strcs	r0, [r3]
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
}

void TxD_Dec_U8(u8 bByte)
{
     2c4:	00004102 	andeq	r4, r0, r2, lsl #2
    u8 bTmp;
    bTmp = bByte/100;
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c8:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
     2cc:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
    bByte -= bTmp*100;
     2d0:	02250300 	eoreq	r0, r5, #0	; 0x0
     2d4:	00000069 	andeq	r0, r0, r9, rrx
     2d8:	0b302302 	bleq	c08ee8 <__Stack_Size+0xc08ae8>
     2dc:	000005c1 	andeq	r0, r0, r1, asr #11
    bTmp = bByte/10;
     2e0:	41022603 	tstmi	r2, r3, lsl #12
     2e4:	02000000 	andeq	r0, r0, #0	; 0x0
     2e8:	8a0b3223 	bhi	2ccb7c <__Stack_Size+0x2cc77c>
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2ec:	03000001 	movweq	r0, #1	; 0x1
     2f0:	00690227 	rsbeq	r0, r9, r7, lsr #4
     2f4:	23020000 	movwcs	r0, #8192	; 0x2000
    TxDData( USART_PC, bByte - bTmp*10+'0');
     2f8:	05cc0b34 	strbeq	r0, [ip, #2868]
     2fc:	28030000 	stmdacs	r3, {}
     300:	00004102 	andeq	r4, r0, r2, lsl #2
     304:	36230200 	strtcc	r0, [r3], -r0, lsl #4
     308:	00018f0b 	andeq	r8, r1, fp, lsl #30
     30c:	02290300 	eoreq	r0, r9, #0	; 0x0
}
     310:	00000069 	andeq	r0, r0, r9, rrx
     314:	0b382302 	bleq	e08f24 <__Stack_Size+0xe08b24>
     318:	000005d7 	ldrdeq	r0, [r0], -r7

void TxDHex8(u16 bSentData)
{
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
     31c:	41022a03 	tstmi	r2, r3, lsl #20
     320:	02000000 	andeq	r0, r0, #0	; 0x0
     324:	940b3a23 	strls	r3, [fp], #-2595
    if(bTmp > '9') bTmp += 7;
     328:	03000001 	movweq	r0, #1	; 0x1
    while(*bData)
        TxDData(PORT, *bData++);
}

void TxDHex8(u16 bSentData)
{
     32c:	0069022b 	rsbeq	r0, r9, fp, lsr #4
     330:	23020000 	movwcs	r0, #8192	; 0x2000
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
    if(bTmp > '9') bTmp += 7;
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     334:	05e20b3c 	strbeq	r0, [r2, #2876]!

    bTmp = (bSentData & 0x000f) + (u8)'0';
     338:	2c030000 	stccs	0, cr0, [r3], {0}
     33c:	00004102 	andeq	r4, r0, r2, lsl #2
    if(bTmp > '9') bTmp += 7;
     340:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
     344:	0001990b 	andeq	r9, r1, fp, lsl #18
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     348:	022d0300 	eoreq	r0, sp, #0	; 0x0
     34c:	00000069 	andeq	r0, r0, r9, rrx
}

void TxDHex16(u16 wSentData)
{
     350:	0b402302 	bleq	1008f60 <__Stack_Size+0x1008b60>
    TxDHex8((wSentData>>8)&0x00ff );
    TxDHex8( wSentData&0x00ff);
     354:	000005ed 	andeq	r0, r0, sp, ror #11
    TxDData(USART_ZIGBEE,bTmp);
}

void TxDHex16(u16 wSentData)
{
    TxDHex8((wSentData>>8)&0x00ff );
     358:	41022e03 	tstmi	r2, r3, lsl #28
    TxDHex8( wSentData&0x00ff);
     35c:	02000000 	andeq	r0, r0, #0	; 0x0
     360:	640b4223 	strvs	r4, [fp], #-547
}

void TxDHex32(u32 lSentData)
{
     364:	03000001 	movweq	r0, #1	; 0x1
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
     368:	0069022f 	rsbeq	r0, r9, pc, lsr #4
    TxDHex8( wSentData&0x00ff);
}

void TxDHex32(u32 lSentData)
{
    TxDHex16((lSentData>>16)&0x0000ffff );
     36c:	23020000 	movwcs	r0, #8192	; 0x2000
    TxDHex16( lSentData&0x0000ffff);
     370:	05f80b44 	ldrbeq	r0, [r8, #2884]!
     374:	30030000 	andcc	r0, r3, r0
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
     378:	00004102 	andeq	r4, r0, r2, lsl #2
     37c:	46230200 	strtmi	r0, [r3], -r0, lsl #4
     380:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
    while(*bData)
        TxDData(PORT, *bData++);
     384:	02310300 	eorseq	r0, r1, #0	; 0x0
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
    while(*bData)
     388:	00000069 	andeq	r0, r0, r9, rrx
     38c:	0b482302 	bleq	1208f9c <__Stack_Size+0x1208b9c>
        TxDData(PORT, *bData++);
}
     390:	00000603 	andeq	r0, r0, r3, lsl #12
     394:	41023203 	tstmi	r2, r3, lsl #4
     398:	02000000 	andeq	r0, r0, #0	; 0x0
     39c:	c30b4a23 	movwgt	r4, #47651	; 0xba23
     3a0:	03000004 	movweq	r0, #4	; 0x4
     3a4:	00690233 	rsbeq	r0, r9, r3, lsr r2
     3a8:	23020000 	movwcs	r0, #8192	; 0x2000
     3ac:	060e0b4c 	streq	r0, [lr], -ip, asr #22
     3b0:	34030000 	strcc	r0, [r3]
     3b4:	00004102 	andeq	r4, r0, r2, lsl #2
     3b8:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
     3bc:	04010500 	streq	r0, [r1], #-1280
     3c0:	00030017 	andeq	r0, r3, r7, lsl r0
     3c4:	464f0700 	strbmi	r0, [pc], -r0, lsl #14
     3c8:	07000046 	streq	r0, [r0, -r6, asr #32]
     3cc:	01004e4f 	tsteq	r0, pc, asr #28
     3d0:	98010c00 	stmdals	r1, {sl, fp}
     3d4:	01000002 	tsteq	r0, r2
     3d8:	3134013a 	teqcc	r4, sl, lsr r1
     3dc:	31360800 	teqcc	r6, r0, lsl #16
     3e0:	5d010800 	stcpl	8, cr0, [r1]
     3e4:	0265010c 	rsbeq	r0, r5, #3	; 0x3
     3e8:	45010000 	strmi	r0, [r1]
     3ec:	00313801 	eorseq	r3, r1, r1, lsl #16
     3f0:	00313a08 	eorseq	r3, r1, r8, lsl #20
     3f4:	0c5d0108 	ldfeqe	f0, [sp], {8}
     3f8:	00068901 	andeq	r8, r6, r1, lsl #18
     3fc:	01540100 	cmpeq	r4, r0, lsl #2
     400:	0800313c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, sp}
     404:	0800313e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, ip, sp}
     408:	010c5d01 	tsteq	ip, r1, lsl #26
     40c:	000002c3 	andeq	r0, r0, r3, asr #5
     410:	40016301 	andmi	r6, r1, r1, lsl #6
     414:	42080031 	andmi	r0, r8, #49	; 0x31
     418:	01080031 	tsteq	r8, r1, lsr r0
     41c:	eb010c5d 	bl	43598 <__Stack_Size+0x43198>
     420:	01000001 	tsteq	r0, r1
     424:	31440172 	cmpcc	r4, r2, ror r1
     428:	31460800 	cmpcc	r6, r0, lsl #16
     42c:	5d010800 	stcpl	8, cr0, [r1]
     430:	03c8010c 	biceq	r0, r8, #3	; 0x3
     434:	81010000 	tsthi	r1, r0
     438:	00314801 	eorseq	r4, r1, r1, lsl #16
     43c:	00314a08 	eorseq	r4, r1, r8, lsl #20
     440:	0c5d0108 	ldfeqe	f0, [sp], {8}
     444:	00052401 	andeq	r2, r5, r1, lsl #8
     448:	018c0100 	orreq	r0, ip, r0, lsl #2
     44c:	0800314c 	stmdaeq	r0, {r2, r3, r6, r8, ip, sp}
     450:	0800314e 	stmdaeq	r0, {r1, r2, r3, r6, r8, ip, sp}
     454:	010c5d01 	tsteq	ip, r1, lsl #26
     458:	0000014c 	andeq	r0, r0, ip, asr #2
     45c:	50019701 	andpl	r9, r1, r1, lsl #14
     460:	52080031 	andpl	r0, r8, #49	; 0x31
     464:	01080031 	tsteq	r8, r1, lsr r0
     468:	88010c5d 	stmdahi	r1, {r0, r2, r3, r4, r6, sl, fp}
     46c:	01000002 	tsteq	r0, r2
     470:	315401ae 	cmpcc	r4, lr, lsr #3
     474:	31560800 	cmpcc	r6, r0, lsl #16
     478:	5d010800 	stcpl	8, cr0, [r1]
     47c:	06ac010c 	strteq	r0, [ip], ip, lsl #2
     480:	b9010000 	stmdblt	r1, {}
     484:	00315801 	eorseq	r5, r1, r1, lsl #16
     488:	00315a08 	eorseq	r5, r1, r8, lsl #20
     48c:	0c5d0108 	ldfeqe	f0, [sp], {8}
     490:	00035201 	andeq	r5, r3, r1, lsl #4
     494:	01c40100 	biceq	r0, r4, r0, lsl #2
     498:	0800315c 	stmdaeq	r0, {r2, r3, r4, r6, r8, ip, sp}
     49c:	0800315e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, ip, sp}
     4a0:	010c5d01 	tsteq	ip, r1, lsl #26
     4a4:	000003d5 	ldrdeq	r0, [r0], -r5
     4a8:	6001cf01 	andvs	ip, r1, r1, lsl #30
     4ac:	62080031 	andvs	r0, r8, #49	; 0x31
     4b0:	01080031 	tsteq	r8, r1, lsr r0
     4b4:	b2010c5d 	andlt	r0, r1, #23808	; 0x5d00
     4b8:	01000004 	tsteq	r0, r4
     4bc:	316401da 	ldrdcc	r0, [r4, #-26]!
     4c0:	31660800 	cmncc	r6, r0, lsl #16
     4c4:	5d010800 	stcpl	8, cr0, [r1]
     4c8:	0575010c 	ldrbeq	r0, [r5, #-268]!
     4cc:	e5010000 	str	r0, [r1]
     4d0:	00316801 	eorseq	r6, r1, r1, lsl #16
     4d4:	00316a08 	eorseq	r6, r1, r8, lsl #20
     4d8:	0c5d0108 	ldfeqe	f0, [sp], {8}
     4dc:	00009c01 	andeq	r9, r0, r1, lsl #24
     4e0:	01f00100 	mvnseq	r0, r0, lsl #2
     4e4:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}
     4e8:	0800316e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, ip, sp}
     4ec:	010c5d01 	tsteq	ip, r1, lsl #26
     4f0:	0000038d 	andeq	r0, r0, sp, lsl #7
     4f4:	7001fb01 	andvc	pc, r1, r1, lsl #22
     4f8:	72080031 	andvc	r0, r8, #49	; 0x31
     4fc:	01080031 	tsteq	r8, r1, lsr r0
     500:	19010d5d 	stmdbne	r1, {r0, r2, r3, r4, r6, r8, sl, fp}
     504:	01000006 	tsteq	r0, r6
     508:	74010106 	strvc	r0, [r1], #-262
     50c:	76080031 	undefined
     510:	01080031 	tsteq	r8, r1, lsr r0
     514:	69010d5d 	stmdbvs	r1, {r0, r2, r3, r4, r6, r8, sl, fp}
     518:	01000001 	tsteq	r0, r1
     51c:	78010111 	stmdavc	r1, {r0, r4, r8}
     520:	7a080031 	bvc	2005ec <__Stack_Size+0x2001ec>
     524:	01080031 	tsteq	r8, r1, lsr r0
     528:	7c010d5d 	stcvc	13, cr0, [r1], {93}
     52c:	01000003 	tsteq	r0, r3
     530:	7c01011c 	stfvcs	f0, [r1], {28}
     534:	7e080031 	mcrvc	0, 0, r0, cr8, cr1, {1}
     538:	01080031 	tsteq	r8, r1, lsr r0
     53c:	92010d5d 	andls	r0, r1, #5952	; 0x1740
     540:	01000005 	tsteq	r0, r5
     544:	80010129 	andhi	r0, r1, r9, lsr #2
     548:	82080031 	andhi	r0, r8, #49	; 0x31
     54c:	01080031 	tsteq	r8, r1, lsr r0
     550:	10010d5d 	andne	r0, r1, sp, asr sp
     554:	01000001 	tsteq	r0, r1
     558:	84010134 	strhi	r0, [r1], #-308
     55c:	86080031 	undefined
     560:	01080031 	tsteq	r8, r1, lsr r0
     564:	18010d5d 	stmdane	r1, {r0, r2, r3, r4, r6, r8, sl, fp}
     568:	01000003 	tsteq	r0, r3
     56c:	8801013f 	stmdahi	r1, {r0, r1, r2, r3, r4, r5, r8}
     570:	8a080031 	bhi	20063c <__Stack_Size+0x20023c>
     574:	01080031 	tsteq	r8, r1, lsr r0
     578:	5c010d5d 	stcpl	13, cr0, [r1], {93}
     57c:	01000005 	tsteq	r0, r5
     580:	8c01014a 	stfhis	f0, [r1], {74}
     584:	8e080031 	mcrhi	0, 0, r0, cr8, cr1, {1}
     588:	01080031 	tsteq	r8, r1, lsr r0
     58c:	f7010d5d 	undefined instruction 0xf7010d5d
     590:	01000000 	tsteq	r0, r0
     594:	90010155 	andls	r0, r1, r5, asr r1
     598:	92080031 	andls	r0, r8, #49	; 0x31
     59c:	01080031 	tsteq	r8, r1, lsr r0
     5a0:	e4010d5d 	str	r0, [r1], #-3421
     5a4:	01000003 	tsteq	r0, r3
     5a8:	94010160 	strls	r0, [r1], #-352
     5ac:	96080031 	undefined
     5b0:	01080031 	tsteq	r8, r1, lsr r0
     5b4:	60010d5d 	andvs	r0, r1, sp, asr sp
     5b8:	01000006 	tsteq	r0, r6
     5bc:	9801016b 	stmdals	r1, {r0, r1, r3, r5, r6, r8}
     5c0:	9a080031 	bls	20068c <__Stack_Size+0x20028c>
     5c4:	01080031 	tsteq	r8, r1, lsr r0
     5c8:	d2010d5d 	andle	r0, r1, #5952	; 0x1740
     5cc:	01000001 	tsteq	r0, r1
     5d0:	9c010183 	stflss	f0, [r1], {131}
     5d4:	9e080031 	mcrls	0, 0, r0, cr8, cr1, {1}
     5d8:	01080031 	tsteq	r8, r1, lsr r0
     5dc:	ae010d5d 	mcrge	13, 0, r0, cr1, cr13, {2}
     5e0:	01000003 	tsteq	r0, r3
     5e4:	a001018f 	andge	r0, r1, pc, lsl #3
     5e8:	a2080031 	andge	r0, r8, #49	; 0x31
     5ec:	01080031 	tsteq	r8, r1, lsr r0
     5f0:	e1010d5d 	tst	r1, sp, asr sp
     5f4:	01000004 	tsteq	r0, r4
     5f8:	a401019a 	strge	r0, [r1], #-410
     5fc:	a6080031 	undefined
     600:	01080031 	tsteq	r8, r1, lsr r0
     604:	11010d5d 	tstne	r1, sp, asr sp
     608:	01000002 	tsteq	r0, r2
     60c:	a80101a5 	stmdage	r1, {r0, r2, r5, r7, r8}
     610:	aa080031 	bge	2006dc <__Stack_Size+0x2002dc>
     614:	01080031 	tsteq	r8, r1, lsr r0
     618:	13010d5d 	movwne	r0, #7517	; 0x1d5d
     61c:	01000000 	tsteq	r0, r0
     620:	ac0101b0 	stfges	f0, [r1], {176}
     624:	ae080031 	mcrge	0, 0, r0, cr8, cr1, {1}
     628:	01080031 	tsteq	r8, r1, lsr r0
     62c:	56010d5d 	undefined
     630:	01000000 	tsteq	r0, r0
     634:	b00101bb 	strhlt	r0, [r1], -fp
     638:	b2080031 	andlt	r0, r8, #49	; 0x31
     63c:	01080031 	tsteq	r8, r1, lsr r0
     640:	3a010d5d 	bcc	43bbc <__Stack_Size+0x437bc>
     644:	01000006 	tsteq	r0, r6
     648:	b40101c7 	strlt	r0, [r1], #-455
     64c:	b6080031 	undefined
     650:	01080031 	tsteq	r8, r1, lsr r0
     654:	64010d5d 	strvs	r0, [r1], #-3421
     658:	01000003 	tsteq	r0, r3
     65c:	b80101d3 	stmdalt	r1, {r0, r1, r4, r6, r7, r8}
     660:	ba080031 	blt	20072c <__Stack_Size+0x20032c>
     664:	01080031 	tsteq	r8, r1, lsr r0
     668:	05010d5d 	streq	r0, [r1, #-3421]
     66c:	01000003 	tsteq	r0, r3
     670:	bc0101de 	stflts	f0, [r1], {222}
     674:	be080031 	mcrlt	0, 0, r0, cr8, cr1, {1}
     678:	01080031 	tsteq	r8, r1, lsr r0
     67c:	c2010d5d 	andgt	r0, r1, #5952	; 0x1740
     680:	01000001 	tsteq	r0, r1
     684:	c0010228 	andgt	r0, r1, r8, lsr #4
     688:	c2080031 	andgt	r0, r8, #49	; 0x31
     68c:	01080031 	tsteq	r8, r1, lsr r0
     690:	fd010d5d 	stc2	13, cr0, [r1, #-372]
     694:	01000003 	tsteq	r0, r3
     698:	c4010233 	strgt	r0, [r1], #-563
     69c:	c6080031 	undefined
     6a0:	01080031 	tsteq	r8, r1, lsr r0
     6a4:	cf010d5d 	svcgt	0x00010d5d
     6a8:	01000000 	tsteq	r0, r0
     6ac:	c801023e 	stmdagt	r1, {r1, r2, r3, r4, r5, r9}
     6b0:	ca080031 	bgt	20077c <__Stack_Size+0x20037c>
     6b4:	01080031 	tsteq	r8, r1, lsr r0
     6b8:	c8010d5d 	stmdagt	r1, {r0, r2, r3, r4, r6, r8, sl, fp}
     6bc:	01000004 	tsteq	r0, r4
     6c0:	cc010249 	sfmgt	f0, 4, [r1], {73}
     6c4:	ce080031 	mcrgt	0, 0, r0, cr8, cr1, {1}
     6c8:	01080031 	tsteq	r8, r1, lsr r0
     6cc:	00010d5d 	andeq	r0, r1, sp, asr sp
     6d0:	01000000 	tsteq	r0, r0
     6d4:	d0010254 	andle	r0, r1, r4, asr r2
     6d8:	d2080031 	andle	r0, r8, #49	; 0x31
     6dc:	01080031 	tsteq	r8, r1, lsr r0
     6e0:	0d010d5d 	stceq	13, cr0, [r1, #-372]
     6e4:	01000004 	tsteq	r0, r4
     6e8:	d401025f 	strle	r0, [r1], #-607
     6ec:	d6080031 	undefined
     6f0:	01080031 	tsteq	r8, r1, lsr r0
     6f4:	9e010d5d 	mcrls	13, 0, r0, cr1, cr13, {2}
     6f8:	01000003 	tsteq	r0, r3
     6fc:	d801026a 	stmdale	r1, {r1, r3, r5, r6, r9}
     700:	da080031 	ble	2007cc <__Stack_Size+0x2003cc>
     704:	01080031 	tsteq	r8, r1, lsr r0
     708:	2a010d5d 	bcs	43c84 <__Stack_Size+0x43884>
     70c:	01000006 	tsteq	r0, r6
     710:	dc010275 	sfmle	f0, 4, [r1], {117}
     714:	de080031 	mcrle	0, 0, r0, cr8, cr1, {1}
     718:	01080031 	tsteq	r8, r1, lsr r0
     71c:	c5010d5d 	strgt	r0, [r1, #-3421]
     720:	01000006 	tsteq	r0, r6
     724:	e001029a 	mul	r1, sl, r2
     728:	e2080031 	and	r0, r8, #49	; 0x31
     72c:	01080031 	tsteq	r8, r1, lsr r0
     730:	41010d5d 	tstmi	r1, sp, asr sp
     734:	01000000 	tsteq	r0, r0
     738:	e40102b1 	str	r0, [r1], #-689
     73c:	e6080031 	undefined
     740:	01080031 	tsteq	r8, r1, lsr r0
     744:	75010d5d 	strvc	r0, [r1, #-3421]
     748:	01000000 	tsteq	r0, r0
     74c:	e80102c5 	stmda	r1, {r0, r2, r6, r7, r9}
     750:	ea080031 	b	20081c <__Stack_Size+0x20041c>
     754:	01080031 	tsteq	r8, r1, lsr r0
     758:	e2010d5d 	and	r0, r1, #5952	; 0x1740
     75c:	01000000 	tsteq	r0, r0
     760:	ec0102d0 	sfm	f0, 4, [r1], {208}
     764:	ee080031 	mcr	0, 0, r0, cr8, cr1, {1}
     768:	01080031 	tsteq	r8, r1, lsr r0
     76c:	2f010d5d 	svccs	0x00010d5d
     770:	01000005 	tsteq	r0, r5
     774:	f00102db 	undefined instruction 0xf00102db
     778:	f2080031 	vqadd.s8	d0, d8, d17
     77c:	01080031 	tsteq	r8, r1, lsr r0
     780:	d5010d5d 	strle	r0, [r1, #-3421]
     784:	01000002 	tsteq	r0, r2
     788:	f40102e7 	vst1.64	{d0-d3}, [r1, :128], r7
     78c:	f6080031 	undefined instruction 0xf6080031
     790:	01080031 	tsteq	r8, r1, lsr r0
     794:	24010d5d 	strcs	r0, [r1], #-3421
     798:	01000002 	tsteq	r0, r2
     79c:	f80102f3 	undefined instruction 0xf80102f3
     7a0:	fa080031 	blx	20086c <__Stack_Size+0x20046c>
     7a4:	01080031 	tsteq	r8, r1, lsr r0
     7a8:	89010d5d 	stmdbhi	r1, {r0, r2, r3, r4, r6, r8, sl, fp}
     7ac:	01000000 	tsteq	r0, r0
     7b0:	fc0102fe 	stc2	2, cr0, [r1], {254}
     7b4:	fe080031 	mcr2	0, 0, r0, cr8, cr1, {1}
     7b8:	01080031 	tsteq	r8, r1, lsr r0
     7bc:	78010d5d 	stmdavc	r1, {r0, r2, r3, r4, r6, r8, sl, fp}
     7c0:	01000002 	tsteq	r0, r2
     7c4:	00010309 	andeq	r0, r1, r9, lsl #6
     7c8:	02080032 	andeq	r0, r8, #50	; 0x32
     7cc:	01080032 	tsteq	r8, r2, lsr r0
     7d0:	31010d5d 	tstcc	r1, sp, asr sp
     7d4:	01000003 	tsteq	r0, r3
     7d8:	04010314 	streq	r0, [r1], #-788
     7dc:	06080032 	undefined
     7e0:	01080032 	tsteq	r8, r2, lsr r0
     7e4:	54010d5d 	strpl	r0, [r1], #-3421
     7e8:	01000001 	tsteq	r0, r1
     7ec:	0801031f 	stmdaeq	r1, {r0, r1, r2, r3, r4, r8, r9}
     7f0:	0a080032 	beq	2008c0 <__Stack_Size+0x2004c0>
     7f4:	01080032 	tsteq	r8, r2, lsr r0
     7f8:	79010d5d 	stmdbvc	r1, {r0, r2, r3, r4, r6, r8, sl, fp}
     7fc:	01000006 	tsteq	r0, r6
     800:	0c01032a 	stceq	3, cr0, [r1], {42}
     804:	0e080032 	mcreq	0, 0, r0, cr8, cr2, {1}
     808:	01080032 	tsteq	r8, r2, lsr r0
     80c:	7a010d5d 	bvc	43d88 <__Stack_Size+0x43988>
     810:	01000001 	tsteq	r0, r1
     814:	10010335 	andne	r0, r1, r5, lsr r3
     818:	12080032 	andne	r0, r8, #50	; 0x32
     81c:	01080032 	tsteq	r8, r2, lsr r0
     820:	3b010d5d 	blcc	43d9c <__Stack_Size+0x4399c>
     824:	01000001 	tsteq	r0, r1
     828:	14010340 	strne	r0, [r1], #-832
     82c:	16080032 	undefined
     830:	01080032 	tsteq	r8, r2, lsr r0
     834:	3c010d5d 	stccc	13, cr0, [r1], {93}
     838:	01000002 	tsteq	r0, r2
     83c:	18010357 	stmdane	r1, {r0, r1, r2, r4, r6, r8, r9}
     840:	1a080032 	bne	200910 <__Stack_Size+0x200510>
     844:	01080032 	tsteq	r8, r2, lsr r0
     848:	b2010d5d 	andlt	r0, r1, #5952	; 0x1740
     84c:	01000001 	tsteq	r0, r1
     850:	1c010362 	stcne	3, cr0, [r1], {98}
     854:	1e080032 	mcrne	0, 0, r0, cr8, cr2, {1}
     858:	01080032 	tsteq	r8, r2, lsr r0
     85c:	aa010d5d 	bge	43dd8 <__Stack_Size+0x439d8>
     860:	01000002 	tsteq	r0, r2
     864:	2001036d 	andcs	r0, r1, sp, ror #6
     868:	22080032 	andcs	r0, r8, #50	; 0x32
     86c:	01080032 	tsteq	r8, r2, lsr r0
     870:	43010d5d 	movwmi	r0, #7517	; 0x1d5d
     874:	01000005 	tsteq	r0, r5
     878:	24010378 	strcs	r0, [r1], #-888
     87c:	26080032 	undefined
     880:	01080032 	tsteq	r8, r2, lsr r0
     884:	b6010d5d 	undefined
     888:	01000000 	tsteq	r0, r0
     88c:	28010383 	stmdacs	r1, {r0, r1, r7, r8, r9}
     890:	2a080032 	bcs	200960 <__Stack_Size+0x200560>
     894:	01080032 	tsteq	r8, r2, lsr r0
     898:	26010d5d 	undefined
     89c:	01000000 	tsteq	r0, r0
     8a0:	2c01038f 	stccs	3, cr0, [r1], {143}
     8a4:	2e080032 	mcrcs	0, 0, r0, cr8, cr2, {1}
     8a8:	01080032 	tsteq	r8, r2, lsr r0
     8ac:	41010e5d 	tstmi	r1, sp, asr lr
     8b0:	01000003 	tsteq	r0, r3
     8b4:	3001034b 	andcc	r0, r1, fp, asr #6
     8b8:	3c080032 	stccc	0, cr0, [r8], {50}
     8bc:	00080032 	andeq	r0, r8, r2, lsr r0
     8c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     8c4:	0001ff01 	andeq	pc, r1, r1, lsl #30
     8c8:	02a50100 	adceq	r0, r5, #0	; 0x0
     8cc:	00323c01 	eorseq	r3, r2, r1, lsl #24
     8d0:	00324808 	eorseq	r4, r2, r8, lsl #16
     8d4:	00002b08 	andeq	r2, r0, r8, lsl #22
     8d8:	3c010e00 	stccc	14, cr0, [r1], {0}
     8dc:	01000004 	tsteq	r0, r4
     8e0:	4801028e 	stmdami	r1, {r1, r2, r3, r7, r9}
     8e4:	54080032 	strpl	r0, [r8], #-50
     8e8:	56080032 	undefined
     8ec:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     8f0:	00012901 	andeq	r2, r1, r1, lsl #18
     8f4:	01760100 	cmneq	r6, r0, lsl #2
     8f8:	00325401 	eorseq	r5, r2, r1, lsl #8
     8fc:	00326008 	eorseq	r6, r2, r8
     900:	00008108 	andeq	r8, r0, r8, lsl #2
     904:	9c010f00 	stcls	15, cr0, [r1], {0}
     908:	01000006 	tsteq	r0, r6
     90c:	600101e9 	andvs	r0, r1, r9, ror #3
     910:	28080032 	stmdacs	r8, {r1, r4, r5}
     914:	ac080033 	stcge	0, cr0, [r8], {51}
     918:	61000000 	tstvs	r0, r0
     91c:	10000008 	andne	r0, r0, r8
     920:	000004db 	ldrdeq	r0, [r0], -fp
     924:	7601ea01 	strvc	lr, [r1], -r1, lsl #20
     928:	05000008 	streq	r0, [r0, #-8]
     92c:	0002fc03 	andeq	pc, r2, r3, lsl #24
     930:	01110020 	tsteq	r1, r0, lsr #32
     934:	00000251 	andeq	r0, r0, r1, asr r2
     938:	2801a201 	stmdacs	r1, {r0, r9, sp, pc}
     93c:	34080033 	strcc	r0, [r8], #-51
     940:	d7080033 	smladxle	r8, r3, r0, r0
     944:	12000000 	andne	r0, r0, #0	; 0x0
     948:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     94c:	53130074 	tstpl	r3, #116	; 0x74
     950:	88000000 	stmdahi	r0, {}
     954:	14000008 	strne	r0, [r0], #-8
     958:	04201500 	strteq	r1, [r0], #-1280
     95c:	12050000 	andne	r0, r5, #0	; 0x0
     960:	00089601 	andeq	r9, r8, r1, lsl #12
     964:	04010100 	streq	r0, [r1], #-256
     968:	0000087d 	andeq	r0, r0, sp, ror r8
     96c:	0000ad16 	andeq	sl, r0, r6, lsl sp
     970:	69260100 	stmdbvs	r6!, {r8}
     974:	01000000 	tsteq	r0, r0
     978:	01aa1701 	undefined instruction 0x01aa1701
     97c:	29010000 	stmdbcs	r1, {}
     980:	00000064 	andeq	r0, r0, r4, rrx
     984:	f4030501 	vst3.8	{d0,d2,d4}, [r3], r1
     988:	17200002 	strne	r0, [r0, -r2]!
     98c:	00000891 	muleq	r0, r1, r8
     990:	006e2a01 	rsbeq	r2, lr, r1, lsl #20
     994:	05010000 	streq	r0, [r1]
     998:	0002f803 	andeq	pc, r2, r3, lsl #16
     99c:	006a1720 	rsbeq	r1, sl, r0, lsr #14
     9a0:	2b010000 	blcs	409a8 <__Stack_Size+0x405a8>
     9a4:	00000069 	andeq	r0, r0, r9, rrx
     9a8:	fa030501 	blx	c1db4 <__Stack_Size+0xc19b4>
     9ac:	00200002 	eoreq	r0, r0, r2
     9b0:	000000e2 	andeq	r0, r0, r2, ror #1
     9b4:	01720002 	cmneq	r2, r2
     9b8:	01040000 	tsteq	r4, r0
     9bc:	00000430 	andeq	r0, r0, r0, lsr r4
     9c0:	00070c01 	andeq	r0, r7, r1, lsl #24
     9c4:	0004f400 	andeq	pc, r4, r0, lsl #8
     9c8:	00333400 	eorseq	r3, r3, r0, lsl #8
     9cc:	0033dc08 	eorseq	sp, r3, r8, lsl #24
     9d0:	0002cb08 	andeq	ip, r2, r8, lsl #22
     9d4:	05040200 	streq	r0, [r4, #-512]
     9d8:	0000429b 	muleq	r0, fp, r2
     9dc:	94050202 	strls	r0, [r5], #-514
     9e0:	02000004 	andeq	r0, r0, #4	; 0x4
     9e4:	05860601 	streq	r0, [r6, #1537]
     9e8:	04020000 	streq	r0, [r2]
     9ec:	00431507 	subeq	r1, r3, r7, lsl #10
     9f0:	07020200 	streq	r0, [r2, -r0, lsl #4]
     9f4:	0000064d 	andeq	r0, r0, sp, asr #12
     9f8:	00387503 	eorseq	r7, r8, r3, lsl #10
     9fc:	00522903 	subseq	r2, r2, r3, lsl #18
     a00:	01020000 	tsteq	r2, r0
     a04:	00058408 	andeq	r8, r5, r8, lsl #8
     a08:	07040400 	streq	r0, [r4, -r0, lsl #8]
     a0c:	17040105 	strne	r0, [r4, -r5, lsl #2]
     a10:	00000070 	andeq	r0, r0, r0, ror r0
     a14:	46464f06 	strbmi	r4, [r6], -r6, lsl #30
     a18:	4f060000 	svcmi	0x00060000
     a1c:	0001004e 	andeq	r0, r1, lr, asr #32
     a20:	06e40107 	strbteq	r0, [r4], r7, lsl #2
     a24:	2c010000 	stccs	0, cr0, [r1], {0}
     a28:	0000a401 	andeq	sl, r0, r1, lsl #8
     a2c:	00333400 	eorseq	r3, r3, r0, lsl #8
     a30:	0033dc08 	eorseq	sp, r3, r8, lsl #24
     a34:	00010208 	andeq	r0, r1, r8, lsl #4
     a38:	0000a400 	andeq	sl, r0, r0, lsl #8
     a3c:	06dd0800 	ldrbeq	r0, [sp], r0, lsl #16
     a40:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     a44:	00000048 	andeq	r0, r0, r8, asr #32
     a48:	0006d708 	andeq	sp, r6, r8, lsl #14
     a4c:	252f0100 	strcs	r0, [pc, #-256]!	; 954 <__Stack_Size+0x554>
     a50:	00000000 	andeq	r0, r0, r0
     a54:	69050409 	stmdbvs	r5, {r0, r3, sl}
     a58:	0a00746e 	beq	1dc18 <__Stack_Size+0x1d818>
     a5c:	00000048 	andeq	r0, r0, r8, asr #32
     a60:	000000b6 	strheq	r0, [r0], -r6
     a64:	e90c000b 	stmdb	ip, {r0, r1, r3}
     a68:	02000006 	andeq	r0, r0, #6	; 0x6
     a6c:	00ab0111 	adceq	r0, fp, r1, lsl r1
     a70:	01010000 	tsteq	r1, r0
     a74:	0004200c 	andeq	r2, r4, ip
     a78:	01120200 	tsteq	r2, r0, lsl #4
     a7c:	000000d2 	ldrdeq	r0, [r0], -r2
     a80:	ab0d0101 	blge	340e8c <__Stack_Size+0x340a8c>
     a84:	0c000000 	stceq	0, cr0, [r0], {0}
     a88:	000006fa 	strdeq	r0, [r0], -sl
     a8c:	48011302 	stmdami	r1, {r1, r8, r9, ip}
     a90:	01000000 	tsteq	r0, r0
     a94:	03ef0001 	mvneq	r0, #1	; 0x1
     a98:	00020000 	andeq	r0, r2, r0
     a9c:	00000214 	andeq	r0, r0, r4, lsl r2
     aa0:	04300104 	ldrteq	r0, [r0], #-260
     aa4:	a1010000 	tstge	r1, r0
     aa8:	f4000007 	vst4.8	{d0-d3}, [r0], r7
     aac:	00000004 	andeq	r0, r0, r4
     ab0:	00000000 	andeq	r0, r0, r0
     ab4:	87000000 	strhi	r0, [r0, -r0]
     ab8:	02000003 	andeq	r0, r0, #3	; 0x3
     abc:	00323373 	eorseq	r3, r2, r3, ror r3
     ac0:	00301702 	eorseq	r1, r0, r2, lsl #14
     ac4:	04030000 	streq	r0, [r3]
     ac8:	00429b05 	subeq	r9, r2, r5, lsl #22
     acc:	31730200 	cmncc	r3, r0, lsl #4
     ad0:	18020036 	stmdane	r2, {r1, r2, r4, r5}
     ad4:	00000042 	andeq	r0, r0, r2, asr #32
     ad8:	94050203 	strls	r0, [r5], #-515
     adc:	02000004 	andeq	r0, r0, #4	; 0x4
     ae0:	02003873 	andeq	r3, r0, #7536640	; 0x730000
     ae4:	00005319 	andeq	r5, r0, r9, lsl r3
     ae8:	06010300 	streq	r0, [r1], -r0, lsl #6
     aec:	00000586 	andeq	r0, r0, r6, lsl #11
     af0:	32337502 	eorscc	r7, r3, #8388608	; 0x800000
     af4:	65270200 	strvs	r0, [r7, #-512]!
     af8:	03000000 	movweq	r0, #0	; 0x0
     afc:	43150704 	tstmi	r5, #1048576	; 0x100000
     b00:	75020000 	strvc	r0, [r2]
     b04:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
     b08:	00007728 	andeq	r7, r0, r8, lsr #14
     b0c:	07020300 	streq	r0, [r2, -r0, lsl #6]
     b10:	0000064d 	andeq	r0, r0, sp, asr #12
     b14:	00387502 	eorseq	r7, r8, r2, lsl #10
     b18:	00882902 	addeq	r2, r8, r2, lsl #18
     b1c:	01030000 	tsteq	r3, r0
     b20:	00058408 	andeq	r8, r5, r8, lsl #8
     b24:	21010400 	tstcs	r1, r0, lsl #8
     b28:	01000007 	tsteq	r0, r7
     b2c:	000001e5 	andeq	r0, r0, r5, ror #3
     b30:	00000000 	andeq	r0, r0, r0
     b34:	012d0000 	teqeq	sp, r0
     b38:	00fa0000 	rscseq	r0, sl, r0
     b3c:	f8050000 	undefined instruction 0xf8050000
     b40:	01000007 	tsteq	r0, r7
     b44:	00006ce4 	andeq	r6, r0, r4, ror #25
     b48:	00015800 	andeq	r5, r1, r0, lsl #16
     b4c:	08130500 	ldmdaeq	r3, {r8, sl}
     b50:	e4010000 	str	r0, [r1]
     b54:	0000007e 	andeq	r0, r0, lr, ror r0
     b58:	00000176 	andeq	r0, r0, r6, ror r1
     b5c:	0006dd06 	andeq	sp, r6, r6, lsl #26
     b60:	7ee60100 	cdpvc	1, 14, cr0, cr6, cr0, {0}
     b64:	07000000 	streq	r0, [r0, -r0]
     b68:	00000762 	andeq	r0, r0, r2, ror #14
     b6c:	007ee601 	rsbseq	lr, lr, r1, lsl #12
     b70:	7d020000 	stcvc	0, cr0, [r2]
     b74:	07390704 	ldreq	r0, [r9, -r4, lsl #14]!
     b78:	e7010000 	str	r0, [r1, -r0]
     b7c:	0000006c 	andeq	r0, r0, ip, rrx
     b80:	c1075401 	tstgt	r7, r1, lsl #8
     b84:	01000007 	tsteq	r0, r7
     b88:	00006ce7 	andeq	r6, r0, r7, ror #25
     b8c:	00550100 	subseq	r0, r5, r0, lsl #2
     b90:	07950104 	ldreq	r0, [r5, r4, lsl #2]
     b94:	c9010000 	stmdbgt	r1, {}
     b98:	00000001 	andeq	r0, r0, r1
     b9c:	00000000 	andeq	r0, r0, r0
     ba0:	0001a100 	andeq	sl, r1, r0, lsl #2
     ba4:	00015900 	andeq	r5, r1, r0, lsl #18
     ba8:	07d10500 	ldrbeq	r0, [r1, r0, lsl #10]
     bac:	c8010000 	stmdagt	r1, {}
     bb0:	00000025 	andeq	r0, r0, r5, lsr #32
     bb4:	000001cc 	andeq	r0, r0, ip, asr #3
     bb8:	0006dd07 	andeq	sp, r6, r7, lsl #26
     bbc:	7eca0100 	polvce	f0, f2, f0
     bc0:	01000000 	tsteq	r0, r0
     bc4:	07620857 	undefined
     bc8:	ca010000 	bgt	40bd0 <__Stack_Size+0x407d0>
     bcc:	0000007e 	andeq	r0, r0, lr, ror r0
     bd0:	000001ea 	andeq	r0, r0, sl, ror #3
     bd4:	0007fe07 	andeq	pc, r7, r7, lsl #28
     bd8:	25cb0100 	strbcs	r0, [fp, #256]
     bdc:	01000000 	tsteq	r0, r0
     be0:	07460755 	smlsldeq	r0, r6, r5, r7
     be4:	cb010000 	blgt	40bec <__Stack_Size+0x407ec>
     be8:	00000025 	andeq	r0, r0, r5, lsr #32
     bec:	04005601 	streq	r5, [r0], #-1537
     bf0:	00078901 	andeq	r8, r7, r1, lsl #18
     bf4:	01a30100 	undefined instruction 0x01a30100
	...
     c00:	00000216 	andeq	r0, r0, r6, lsl r2
     c04:	000001c7 	andeq	r0, r0, r7, asr #3
     c08:	0007f805 	andeq	pc, r7, r5, lsl #16
     c0c:	37a20100 	strcc	r0, [r2, r0, lsl #2]!
     c10:	41000000 	tstmi	r0, r0
     c14:	08000002 	stmdaeq	r0, {r1}
     c18:	000006dd 	ldrdeq	r0, [r0], -sp
     c1c:	007ea401 	rsbseq	sl, lr, r1, lsl #8
     c20:	025f0000 	subseq	r0, pc, #0	; 0x0
     c24:	62070000 	andvs	r0, r7, #0	; 0x0
     c28:	01000007 	tsteq	r0, r7
     c2c:	00007ea4 	andeq	r7, r0, r4, lsr #29
     c30:	07570100 	ldrbeq	r0, [r7, -r0, lsl #2]
     c34:	00000739 	andeq	r0, r0, r9, lsr r7
     c38:	006ca501 	rsbeq	sl, ip, r1, lsl #10
     c3c:	54010000 	strpl	r0, [r1]
     c40:	0007c107 	andeq	ip, r7, r7, lsl #2
     c44:	6ca50100 	stfvss	f0, [r5]
     c48:	01000000 	tsteq	r0, r0
     c4c:	07820856 	undefined
     c50:	a6010000 	strge	r0, [r1], -r0
     c54:	0000007e 	andeq	r0, r0, lr, ror r0
     c58:	0000028b 	andeq	r0, r0, fp, lsl #5
     c5c:	57010400 	strpl	r0, [r1, -r0, lsl #8]
     c60:	01000007 	tsteq	r0, r7
     c64:	0000017e 	andeq	r0, r0, lr, ror r1
     c68:	00000000 	andeq	r0, r0, r0
     c6c:	02c30000 	sbceq	r0, r3, #0	; 0x0
     c70:	02340000 	eorseq	r0, r4, #0	; 0x0
     c74:	f8050000 	undefined instruction 0xf8050000
     c78:	01000007 	tsteq	r0, r7
     c7c:	0000497d 	andeq	r4, r0, sp, ror r9
     c80:	0002ee00 	andeq	lr, r2, r0, lsl #28
     c84:	06dd0700 	ldrbeq	r0, [sp], r0, lsl #14
     c88:	7f010000 	svcvc	0x00010000
     c8c:	0000007e 	andeq	r0, r0, lr, ror r0
     c90:	07007d02 	streq	r7, [r0, -r2, lsl #26]
     c94:	00000762 	andeq	r0, r0, r2, ror #14
     c98:	007e7f01 	rsbseq	r7, lr, r1, lsl #30
     c9c:	57010000 	strpl	r0, [r1, -r0]
     ca0:	00073907 	andeq	r3, r7, r7, lsl #18
     ca4:	6c800100 	stfvss	f0, [r0], {0}
     ca8:	01000000 	tsteq	r0, r0
     cac:	07c10754 	undefined
     cb0:	80010000 	andhi	r0, r1, r0
     cb4:	0000006c 	andeq	r0, r0, ip, rrx
     cb8:	82085601 	andhi	r5, r8, #1048576	; 0x100000
     cbc:	01000007 	tsteq	r0, r7
     cc0:	00007e81 	andeq	r7, r0, r1, lsl #29
     cc4:	00030c00 	andeq	r0, r3, r0, lsl #24
     cc8:	01040000 	tsteq	r4, r0
     ccc:	0000076b 	andeq	r0, r0, fp, ror #14
     cd0:	00015f01 	andeq	r5, r1, r1, lsl #30
     cd4:	00000000 	andeq	r0, r0, r0
     cd8:	44000000 	strmi	r0, [r0]
     cdc:	93000003 	movwls	r0, #3	; 0x3
     ce0:	05000002 	streq	r0, [r0, #-2]
     ce4:	000007f8 	strdeq	r0, [r0], -r8
     ce8:	005a5e01 	subseq	r5, sl, r1, lsl #28
     cec:	036f0000 	cmneq	pc, #0	; 0x0
     cf0:	dd070000 	stcle	0, cr0, [r7]
     cf4:	01000006 	tsteq	r0, r6
     cf8:	00007e60 	andeq	r7, r0, r0, ror #28
     cfc:	08560100 	ldmdaeq	r6, {r8}^
     d00:	00000762 	andeq	r0, r0, r2, ror #14
     d04:	007e6001 	rsbseq	r6, lr, r1
     d08:	038d0000 	orreq	r0, sp, #0	; 0x0
     d0c:	39070000 	stmdbcc	r7, {}
     d10:	01000007 	tsteq	r0, r7
     d14:	00005a61 	andeq	r5, r0, r1, ror #20
     d18:	07550100 	ldrbeq	r0, [r5, -r0, lsl #2]
     d1c:	000007c1 	andeq	r0, r0, r1, asr #15
     d20:	005a6101 	subseq	r6, sl, r1, lsl #2
     d24:	54010000 	strpl	r0, [r1]
     d28:	d7010400 	strle	r0, [r1, -r0, lsl #8]
     d2c:	01000007 	tsteq	r0, r7
     d30:	00000141 	andeq	r0, r0, r1, asr #2
     d34:	00000000 	andeq	r0, r0, r0
     d38:	03b90000 	undefined instruction 0x03b90000
     d3c:	02f20000 	rscseq	r0, r2, #0	; 0x0
     d40:	f8050000 	undefined instruction 0xf8050000
     d44:	01000007 	tsteq	r0, r7
     d48:	00006c40 	andeq	r6, r0, r0, asr #24
     d4c:	0003e400 	andeq	lr, r3, r0, lsl #8
     d50:	06dd0700 	ldrbeq	r0, [sp], r0, lsl #14
     d54:	42010000 	andmi	r0, r1, #0	; 0x0
     d58:	0000007e 	andeq	r0, r0, lr, ror r0
     d5c:	62085601 	andvs	r5, r8, #1048576	; 0x100000
     d60:	01000007 	tsteq	r0, r7
     d64:	00007e42 	andeq	r7, r0, r2, asr #28
     d68:	00040200 	andeq	r0, r4, r0, lsl #4
     d6c:	07390700 	ldreq	r0, [r9, -r0, lsl #14]!
     d70:	43010000 	movwmi	r0, #4096	; 0x1000
     d74:	0000006c 	andeq	r0, r0, ip, rrx
     d78:	c1075501 	tstgt	r7, r1, lsl #10
     d7c:	01000007 	tsteq	r0, r7
     d80:	00006c43 	andeq	r6, r0, r3, asr #24
     d84:	00540100 	subseq	r0, r4, r0, lsl #2
     d88:	07770104 	ldrbeq	r0, [r7, -r4, lsl #2]!
     d8c:	36010000 	strcc	r0, [r1], -r0
     d90:	00000001 	andeq	r0, r0, r1
     d94:	00000000 	andeq	r0, r0, r0
     d98:	00042e00 	andeq	r2, r4, r0, lsl #28
     d9c:	00032a00 	andeq	r2, r3, r0, lsl #20
     da0:	07e30500 	strbeq	r0, [r3, r0, lsl #10]!
     da4:	35010000 	strcc	r0, [r1]
     da8:	0000007e 	andeq	r0, r0, lr, ror r0
     dac:	00000459 	andeq	r0, r0, r9, asr r4
     db0:	0007f308 	andeq	pc, r7, r8, lsl #6
     db4:	7e370100 	rsfvcs	f0, f7, f0
     db8:	82000000 	andhi	r0, r0, #0	; 0x0
     dbc:	00000004 	andeq	r0, r0, r4
     dc0:	073e0104 	ldreq	r0, [lr, -r4, lsl #2]!
     dc4:	1b010000 	blne	40dcc <__Stack_Size+0x409cc>
     dc8:	00000001 	andeq	r0, r0, r1
     dcc:	00000000 	andeq	r0, r0, r0
     dd0:	0004a000 	andeq	sl, r4, r0
     dd4:	00036200 	andeq	r6, r3, r0, lsl #4
     dd8:	072f0500 	streq	r0, [pc, -r0, lsl #10]!
     ddc:	1a010000 	bne	40de4 <__Stack_Size+0x409e4>
     de0:	0000006c 	andeq	r0, r0, ip, rrx
     de4:	000004bf 	strheq	r0, [r0], -pc
     de8:	0007f308 	andeq	pc, r7, r8, lsl #6
     dec:	6c1c0100 	ldfvss	f0, [ip], {0}
     df0:	dd000000 	stcle	0, cr0, [r0]
     df4:	00000004 	andeq	r0, r0, r4
     df8:	07b80104 	ldreq	r0, [r8, r4, lsl #2]!
     dfc:	2a010000 	bcs	40e04 <__Stack_Size+0x40a04>
     e00:	00000001 	andeq	r0, r0, r1
     e04:	00000000 	andeq	r0, r0, r0
     e08:	00050600 	andeq	r0, r5, r0, lsl #12
     e0c:	00038b00 	andeq	r8, r3, r0, lsl #22
     e10:	074d0500 	strbeq	r0, [sp, -r0, lsl #10]
     e14:	29010000 	stmdbcs	r1, {}
     e18:	0000006c 	andeq	r0, r0, ip, rrx
     e1c:	00000525 	andeq	r0, r0, r5, lsr #10
     e20:	c8010400 	stmdagt	r1, {sl}
     e24:	01000007 	tsteq	r0, r7
     e28:	00000130 	andeq	r0, r0, r0, lsr r1
     e2c:	00000000 	andeq	r0, r0, r0
     e30:	05380000 	ldreq	r0, [r8]!
     e34:	03b40000 	undefined instruction 0x03b40000
     e38:	03050000 	movweq	r0, #20480	; 0x5000
     e3c:	01000008 	tsteq	r0, r8
     e40:	00005a2f 	andeq	r5, r0, pc, lsr #20
     e44:	00055700 	andeq	r5, r5, r0, lsl #14
     e48:	01040000 	tsteq	r4, r0
     e4c:	000007e9 	andeq	r0, r0, r9, ror #15
     e50:	00011501 	andeq	r1, r1, r1, lsl #10
     e54:	00000000 	andeq	r0, r0, r0
     e58:	75000000 	strvc	r0, [r0]
     e5c:	ec000005 	stc	0, cr0, [r0], {5}
     e60:	05000003 	streq	r0, [r0, #-3]
     e64:	0000164a 	andeq	r1, r0, sl, asr #12
     e68:	007e1401 	rsbseq	r1, lr, r1, lsl #8
     e6c:	05940000 	ldreq	r0, [r4]
     e70:	0d050000 	stceq	0, cr0, [r5]
     e74:	01000008 	tsteq	r0, r8
     e78:	0003ec14 	andeq	lr, r3, r4, lsl ip
     e7c:	0005b200 	andeq	fp, r5, r0, lsl #4
     e80:	04090000 	streq	r0, [r9]
     e84:	0000007e 	andeq	r0, r0, lr, ror r0
     e88:	0002c400 	andeq	ip, r2, r0, lsl #8
     e8c:	9a000200 	bls	1694 <__Stack_Size+0x1294>
     e90:	04000002 	streq	r0, [r0], #-2
     e94:	00043001 	andeq	r3, r4, r1
     e98:	08590100 	ldmdaeq	r9, {r8}^
     e9c:	04f40000 	ldrbteq	r0, [r4]
     ea0:	33dc0000 	bicscc	r0, ip, #0	; 0x0
     ea4:	364c0800 	strbcc	r0, [ip], -r0, lsl #16
     ea8:	04b10800 	ldrteq	r0, [r1], #2048
     eac:	04020000 	streq	r0, [r2]
     eb0:	00429b05 	subeq	r9, r2, r5, lsl #22
     eb4:	05020200 	streq	r0, [r2, #-512]
     eb8:	00000494 	muleq	r0, r4, r4
     ebc:	86060102 	strhi	r0, [r6], -r2, lsl #2
     ec0:	02000005 	andeq	r0, r0, #5	; 0x5
     ec4:	43150704 	tstmi	r5, #1048576	; 0x100000
     ec8:	02020000 	andeq	r0, r2, #0	; 0x0
     ecc:	00064d07 	andeq	r4, r6, r7, lsl #26
     ed0:	38750300 	ldmdacc	r5!, {r8, r9}^
     ed4:	52290400 	eorpl	r0, r9, #0	; 0x0
     ed8:	02000000 	andeq	r0, r0, #0	; 0x0
     edc:	05840801 	streq	r0, [r4, #2049]
     ee0:	3a040000 	bcc	100ee8 <__Stack_Size+0x100ae8>
     ee4:	04000000 	streq	r0, [r0]
     ee8:	00000041 	andeq	r0, r0, r1, asr #32
     eec:	00005204 	andeq	r5, r0, r4, lsl #4
     ef0:	04010500 	streq	r0, [r1], #-1280
     ef4:	00007d39 	andeq	r7, r0, r9, lsr sp
     ef8:	0b180600 	bleq	602700 <__Stack_Size+0x602300>
     efc:	07000000 	streq	r0, [r0, -r0]
     f00:	00544553 	subseq	r4, r4, r3, asr r5
     f04:	04080001 	streq	r0, [r8], #-1
     f08:	021c0907 	andseq	r0, ip, #114688	; 0x1c000
     f0c:	00f3014f 	rscseq	r0, r3, pc, asr #2
     f10:	430a0000 	movwmi	r0, #40960	; 0xa000
     f14:	02004c52 	andeq	r4, r0, #20992	; 0x5200
     f18:	00590150 	subseq	r0, r9, r0, asr r1
     f1c:	23020000 	movwcs	r0, #8192	; 0x2000
     f20:	52430a00 	subpl	r0, r3, #0	; 0x0
     f24:	51020048 	tstpl	r2, r8, asr #32
     f28:	00005901 	andeq	r5, r0, r1, lsl #18
     f2c:	04230200 	strteq	r0, [r3], #-512
     f30:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     f34:	01520200 	cmpeq	r2, r0, lsl #4
     f38:	00000059 	andeq	r0, r0, r9, asr r0
     f3c:	0a082302 	beq	209b4c <__Stack_Size+0x20974c>
     f40:	0052444f 	subseq	r4, r2, pc, asr #8
     f44:	59015302 	stmdbpl	r1, {r1, r8, r9, ip, lr}
     f48:	02000000 	andeq	r0, r0, #0	; 0x0
     f4c:	310b0c23 	tstcc	fp, r3, lsr #24
     f50:	02000008 	andeq	r0, r0, #8	; 0x8
     f54:	00590154 	subseq	r0, r9, r4, asr r1
     f58:	23020000 	movwcs	r0, #8192	; 0x2000
     f5c:	52420a10 	subpl	r0, r2, #65536	; 0x10000
     f60:	55020052 	strpl	r0, [r2, #-82]
     f64:	00005901 	andeq	r5, r0, r1, lsl #18
     f68:	14230200 	strtne	r0, [r3], #-512
     f6c:	00081a0b 	andeq	r1, r8, fp, lsl #20
     f70:	01560200 	cmpeq	r6, r0, lsl #4
     f74:	00000059 	andeq	r0, r0, r9, asr r0
     f78:	00182302 	andseq	r2, r8, r2, lsl #6
     f7c:	08cd010c 	stmiaeq	sp, {r2, r3, r8}^
     f80:	53010000 	movwpl	r0, #4096	; 0x1000
     f84:	0033dc01 	eorseq	sp, r3, r1, lsl #24
     f88:	0033ec08 	eorseq	lr, r3, r8, lsl #24
     f8c:	0c5d0108 	ldfeqe	f0, [sp], {8}
     f90:	00088101 	andeq	r8, r8, r1, lsl #2
     f94:	01dd0100 	bicseq	r0, sp, r0, lsl #2
     f98:	080033ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, ip, sp}
     f9c:	080033ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, ip, sp}
     fa0:	010c5d01 	tsteq	ip, r1, lsl #26
     fa4:	00000918 	andeq	r0, r0, r8, lsl r9
     fa8:	f001e201 	undefined instruction 0xf001e201
     fac:	f2080033 	vqadd.s8	d0, d8, d19
     fb0:	01080033 	tsteq	r8, r3, lsr r0
     fb4:	64010d5d 	strvs	r0, [r1], #-3421
     fb8:	01000016 	tsteq	r0, r6, lsl r0
     fbc:	33f401d8 	mvnscc	r0, #54	; 0x36
     fc0:	34000800 	strcc	r0, [r0], #-2048
     fc4:	05d00800 	ldrbeq	r0, [r0, #2048]
     fc8:	010d0000 	tsteq	sp, r0
     fcc:	000015bc 	strheq	r1, [r0], -ip
     fd0:	0001d301 	andeq	sp, r1, r1, lsl #6
     fd4:	0c080034 	stceq	0, cr0, [r8], {52}
     fd8:	fb080034 	blx	2010b2 <__Stack_Size+0x200cb2>
     fdc:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     fe0:	00081f01 	andeq	r1, r8, r1, lsl #30
     fe4:	016d0100 	cmneq	sp, r0, lsl #2
     fe8:	0800340c 	stmdaeq	r0, {r2, r3, sl, ip, sp}
     fec:	080035cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, ip, sp}
     ff0:	00000626 	andeq	r0, r0, r6, lsr #12
     ff4:	0000017f 	andeq	r0, r0, pc, ror r1
     ff8:	0008ef0f 	andeq	lr, r8, pc, lsl #30
     ffc:	636e0100 	cmnvs	lr, #0	; 0x0
    1000:	51000000 	tstpl	r0, r0
    1004:	00000006 	andeq	r0, r0, r6
    1008:	16f0010d 	ldrbtne	r0, [r0], sp, lsl #2
    100c:	67010000 	strvs	r0, [r1, -r0]
    1010:	0035cc01 	eorseq	ip, r5, r1, lsl #24
    1014:	0035d808 	eorseq	sp, r5, r8, lsl #16
    1018:	00067b08 	andeq	r7, r6, r8, lsl #22
    101c:	d5010d00 	strle	r0, [r1, #-3328]
    1020:	01000016 	tsteq	r0, r6, lsl r0
    1024:	35d80162 	ldrbcc	r0, [r8, #354]
    1028:	35e40800 	strbcc	r0, [r4, #2048]!
    102c:	06a60800 	strteq	r0, [r6], r0, lsl #16
    1030:	010d0000 	tsteq	sp, r0
    1034:	000016ff 	strdeq	r1, [r0], -pc
    1038:	e4015d01 	str	r5, [r1], #-3329
    103c:	f0080035 	undefined instruction 0xf0080035
    1040:	d1080035 	tstle	r8, r5, lsr r0
    1044:	0d000006 	stceq	0, cr0, [r0, #-24]
    1048:	00083601 	andeq	r3, r8, r1, lsl #12
    104c:	01580100 	cmpeq	r8, r0, lsl #2
    1050:	080035f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, ip, sp}
    1054:	080035fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    1058:	000006fc 	strdeq	r0, [r0], -ip
    105c:	0906010e 	stmdbeq	r6, {r1, r2, r3, r8}
    1060:	37010000 	strcc	r0, [r1, -r0]
    1064:	0035fc01 	eorseq	pc, r5, r1, lsl #24
    1068:	00364c08 	eorseq	r4, r6, r8, lsl #24
    106c:	00072708 	andeq	r2, r7, r8, lsl #14
    1070:	0001fe00 	andeq	pc, r1, r0, lsl #28
    1074:	08a41000 	stmiaeq	r4!, {ip}
    1078:	39010000 	stmdbcc	r1, {}
    107c:	00000048 	andeq	r0, r0, r8, asr #32
    1080:	03050305 	movweq	r0, #21253	; 0x5305
    1084:	11002000 	tstne	r0, r0
    1088:	000008c3 	andeq	r0, r0, r3, asr #17
    108c:	0c011003 	stceq	0, cr1, [r1], {3}
    1090:	01000002 	tsteq	r0, r2
    1094:	00480401 	subeq	r0, r8, r1, lsl #8
    1098:	48120000 	ldmdami	r2, {}
    109c:	1c000000 	stcne	0, cr0, [r0], {0}
    10a0:	13000002 	movwne	r0, #2	; 0x2
    10a4:	04201100 	strteq	r1, [r0], #-256
    10a8:	12030000 	andne	r0, r3, #0	; 0x0
    10ac:	00022a01 	andeq	r2, r2, r1, lsl #20
    10b0:	04010100 	streq	r0, [r1], #-256
    10b4:	00000211 	andeq	r0, r0, r1, lsl r2
    10b8:	00089911 	andeq	r9, r8, r1, lsl r9
    10bc:	01140300 	tsteq	r4, r0, lsl #6
    10c0:	0000020c 	andeq	r0, r0, ip, lsl #4
    10c4:	76110101 	ldrvc	r0, [r1], -r1, lsl #2
    10c8:	03000008 	movweq	r0, #8	; 0x8
    10cc:	020c0115 	andeq	r0, ip, #1073741829	; 0x40000005
    10d0:	01010000 	tsteq	r1, r0
    10d4:	00084e11 	andeq	r4, r8, r1, lsl lr
    10d8:	01160300 	tsteq	r6, r0, lsl #6
    10dc:	0000020c 	andeq	r0, r0, ip, lsl #4
    10e0:	fc110101 	ldc2	1, cr0, [r1], {1}
    10e4:	03000008 	movweq	r0, #8	; 0x8
    10e8:	020c0117 	andeq	r0, ip, #-1073741819	; 0xc0000005
    10ec:	01010000 	tsteq	r1, r0
    10f0:	0008e511 	andeq	lr, r8, r1, lsl r5
    10f4:	01180300 	tsteq	r8, r0, lsl #6
    10f8:	0000020c 	andeq	r0, r0, ip, lsl #4
    10fc:	db110101 	blle	441508 <__Stack_Size+0x441108>
    1100:	03000008 	movweq	r0, #8	; 0x8
    1104:	020c0119 	andeq	r0, ip, #1073741830	; 0x40000006
    1108:	01010000 	tsteq	r1, r0
    110c:	00086d11 	andeq	r6, r8, r1, lsl sp
    1110:	011a0300 	tsteq	sl, r0, lsl #6
    1114:	0000020c 	andeq	r0, r0, ip, lsl #4
    1118:	8c140101 	ldfhis	f0, [r4], {1}
    111c:	01000008 	tsteq	r0, r8
    1120:	0000632c 	andeq	r6, r0, ip, lsr #6
    1124:	03050100 	movweq	r0, #20736	; 0x5100
    1128:	20000300 	andcs	r0, r0, r0, lsl #6
    112c:	00084314 	andeq	r4, r8, r4, lsl r3
    1130:	5e2d0100 	sufple	f0, f5, f0
    1134:	01000000 	tsteq	r0, r0
    1138:	03020305 	movweq	r0, #8965	; 0x2305
    113c:	b5142000 	ldrlt	r2, [r4]
    1140:	01000008 	tsteq	r0, r8
    1144:	0000632e 	andeq	r6, r0, lr, lsr #6
    1148:	03050100 	movweq	r0, #20736	; 0x5100
    114c:	20000304 	andcs	r0, r0, r4, lsl #6
    1150:	0002d300 	andeq	sp, r2, r0, lsl #6
    1154:	af000200 	svcge	0x00000200
    1158:	04000003 	streq	r0, [r0], #-3
    115c:	00043001 	andeq	r3, r4, r1
    1160:	09e80100 	stmibeq	r8!, {r8}^
    1164:	04f40000 	ldrbteq	r0, [r4]
    1168:	364c0000 	strbcc	r0, [ip], -r0
    116c:	38b00800 	ldmcc	r0!, {fp}
    1170:	05b70800 	ldreq	r0, [r7, #2048]!
    1174:	04020000 	streq	r0, [r2]
    1178:	00429b05 	subeq	r9, r2, r5, lsl #22
    117c:	05020200 	streq	r0, [r2, #-512]
    1180:	00000494 	muleq	r0, r4, r4
    1184:	86060102 	strhi	r0, [r6], -r2, lsl #2
    1188:	02000005 	andeq	r0, r0, #5	; 0x5
    118c:	43150704 	tstmi	r5, #1048576	; 0x100000
    1190:	75030000 	strvc	r0, [r3]
    1194:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1198:	00004c28 	andeq	r4, r0, r8, lsr #24
    119c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    11a0:	0000064d 	andeq	r0, r0, sp, asr #12
    11a4:	00387503 	eorseq	r7, r8, r3, lsl #10
    11a8:	005d2902 	subseq	r2, sp, r2, lsl #18
    11ac:	01020000 	tsteq	r2, r0
    11b0:	00058408 	andeq	r8, r5, r8, lsl #8
    11b4:	003a0400 	eorseq	r0, sl, r0, lsl #8
    11b8:	01050000 	tsteq	r5, r0
    11bc:	007d1704 	rsbseq	r1, sp, r4, lsl #14
    11c0:	4f060000 	svcmi	0x00060000
    11c4:	00004646 	andeq	r4, r0, r6, asr #12
    11c8:	004e4f06 	subeq	r4, lr, r6, lsl #30
    11cc:	19070001 	stmdbne	r7, {r0}
    11d0:	0400000a 	streq	r0, [r0], #-10
    11d4:	00006917 	andeq	r6, r0, r7, lsl r9
    11d8:	07040800 	streq	r0, [r4, -r0, lsl #16]
    11dc:	4f031c09 	svcmi	0x00031c09
    11e0:	0000fe01 	andeq	pc, r0, r1, lsl #28
    11e4:	52430a00 	subpl	r0, r3, #0	; 0x0
    11e8:	5003004c 	andpl	r0, r3, ip, asr #32
    11ec:	00006401 	andeq	r6, r0, r1, lsl #8
    11f0:	00230200 	eoreq	r0, r3, r0, lsl #4
    11f4:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    11f8:	01510300 	cmpeq	r1, r0, lsl #6
    11fc:	00000064 	andeq	r0, r0, r4, rrx
    1200:	0a042302 	beq	109e10 <__Stack_Size+0x109a10>
    1204:	00524449 	subseq	r4, r2, r9, asr #8
    1208:	64015203 	strvs	r5, [r1], #-515
    120c:	02000000 	andeq	r0, r0, #0	; 0x0
    1210:	4f0a0823 	svcmi	0x000a0823
    1214:	03005244 	movweq	r5, #580	; 0x244
    1218:	00640153 	rsbeq	r0, r4, r3, asr r1
    121c:	23020000 	movwcs	r0, #8192	; 0x2000
    1220:	08310b0c 	ldmdaeq	r1!, {r2, r3, r8, r9, fp}
    1224:	54030000 	strpl	r0, [r3]
    1228:	00006401 	andeq	r6, r0, r1, lsl #8
    122c:	10230200 	eorne	r0, r3, r0, lsl #4
    1230:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    1234:	01550300 	cmpeq	r5, r0, lsl #6
    1238:	00000064 	andeq	r0, r0, r4, rrx
    123c:	0b142302 	bleq	509e4c <__Stack_Size+0x509a4c>
    1240:	0000081a 	andeq	r0, r0, sl, lsl r8
    1244:	64015603 	strvs	r5, [r1], #-1539
    1248:	02000000 	andeq	r0, r0, #0	; 0x0
    124c:	0c001823 	stceq	8, cr1, [r0], {35}
    1250:	00097401 	andeq	r7, r9, r1, lsl #8
    1254:	01800100 	orreq	r0, r0, r0, lsl #2
    1258:	00000115 	andeq	r0, r0, r5, lsl r1
    125c:	0800364c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip, sp}
    1260:	08003660 	stmdaeq	r0, {r5, r6, r9, sl, ip, sp}
    1264:	040d5d01 	streq	r5, [sp], #-3329
    1268:	746e6905 	strbtvc	r6, [lr], #-2309
    126c:	8e010e00 	cdphi	14, 0, cr0, cr1, cr0, {0}
    1270:	01000009 	tsteq	r0, r9
    1274:	36600186 	strbtcc	r0, [r0], -r6, lsl #3
    1278:	36900800 	ldrcc	r0, [r0], r0, lsl #16
    127c:	07520800 	ldrbeq	r0, [r2, -r0, lsl #16]
    1280:	01450000 	cmpeq	r5, r0
    1284:	ef0f0000 	svc	0x000f0000
    1288:	01000043 	tsteq	r0, r3, asr #32
    128c:	00007d85 	andeq	r7, r0, r5, lsl #27
    1290:	00077d00 	andeq	r7, r7, r0, lsl #26
    1294:	01100000 	tsteq	r0, r0
    1298:	000009c9 	andeq	r0, r0, r9, asr #19
    129c:	41018e01 	tstmi	r1, r1, lsl #28
    12a0:	90000000 	andls	r0, r0, r0
    12a4:	30080036 	andcc	r0, r8, r6, lsr r0
    12a8:	9b080037 	blls	20138c <__Stack_Size+0x200f8c>
    12ac:	70000007 	andvc	r0, r0, r7
    12b0:	11000001 	tstne	r0, r1
    12b4:	000009d4 	ldrdeq	r0, [r0], -r4
    12b8:	00538f01 	subseq	r8, r3, r1, lsl #30
    12bc:	54010000 	strpl	r0, [r1]
    12c0:	2a011000 	bcs	452c8 <__Stack_Size+0x44ec8>
    12c4:	01000009 	tsteq	r0, r9
    12c8:	01150135 	tsteq	r5, r5, lsr r1
    12cc:	37300000 	ldrcc	r0, [r0, -r0]!
    12d0:	38280800 	stmdacc	r8!, {fp}
    12d4:	07c60800 	strbeq	r0, [r6, r0, lsl #16]
    12d8:	01c20000 	biceq	r0, r2, r0
    12dc:	12120000 	andsne	r0, r2, #0	; 0x0
    12e0:	0100000a 	tsteq	r0, sl
    12e4:	00011536 	andeq	r1, r1, r6, lsr r5
    12e8:	0007e500 	andeq	lr, r7, r0, lsl #10
    12ec:	096b1300 	stmdbeq	fp!, {r8, r9, ip}^
    12f0:	37010000 	strcc	r0, [r1, -r0]
    12f4:	0000005d 	andeq	r0, r0, sp, asr r0
    12f8:	01006914 	tsteq	r0, r4, lsl r9
    12fc:	00011538 	andeq	r1, r1, r8, lsr r5
    1300:	00080e00 	andeq	r0, r8, r0, lsl #28
    1304:	006a1400 	rsbeq	r1, sl, r0, lsl #8
    1308:	01153801 	tsteq	r5, r1, lsl #16
    130c:	08580000 	ldmdaeq	r8, {}^
    1310:	10000000 	andne	r0, r0, r0
    1314:	0009bd01 	andeq	fp, r9, r1, lsl #26
    1318:	01210100 	teqeq	r1, r0, lsl #2
    131c:	00000115 	andeq	r0, r0, r5, lsl r1
    1320:	08003828 	stmdaeq	r0, {r3, r5, fp, ip, sp}
    1324:	0800386e 	stmdaeq	r0, {r1, r2, r3, r5, r6, fp, ip, sp}
    1328:	00000876 	andeq	r0, r0, r6, ror r8
    132c:	0000022a 	andeq	r0, r0, sl, lsr #4
    1330:	0047230f 	subeq	r2, r7, pc, lsl #6
    1334:	15200100 	strne	r0, [r0, #-256]!
    1338:	a1000001 	tstge	r0, r1
    133c:	11000008 	tstne	r0, r8
    1340:	00000961 	andeq	r0, r0, r1, ror #18
    1344:	022a2201 	eoreq	r2, sl, #268435456	; 0x10000000
    1348:	91020000 	tstls	r2, r0
    134c:	31751472 	cmncc	r5, r2, ror r4
    1350:	23010036 	movwcs	r0, #4150	; 0x1036
    1354:	0000004c 	andeq	r0, r0, ip, asr #32
    1358:	000008b4 	strheq	r0, [r0], -r4
    135c:	00099e12 	andeq	r9, r9, r2, lsl lr
    1360:	5d240100 	stfpls	f0, [r4]
    1364:	c7000000 	strgt	r0, [r0, -r0]
    1368:	12000008 	andne	r0, r0, #8	; 0x8
    136c:	000009df 	ldrdeq	r0, [r0], -pc
    1370:	005d2501 	subseq	r2, sp, r1, lsl #10
    1374:	08da0000 	ldmeq	sl, {}^
    1378:	15000000 	strne	r0, [r0]
    137c:	0000005d 	andeq	r0, r0, sp, asr r0
    1380:	0000023a 	andeq	r0, r0, sl, lsr r2
    1384:	00008816 	andeq	r8, r0, r6, lsl r8
    1388:	17000500 	strne	r0, [r0, -r0, lsl #10]
    138c:	00098001 	andeq	r8, r9, r1
    1390:	011c0100 	tsteq	ip, r0, lsl #2
    1394:	08003870 	stmdaeq	r0, {r4, r5, r6, fp, ip, sp}
    1398:	0800387c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip, sp}
    139c:	000008ed 	andeq	r0, r0, sp, ror #17
    13a0:	09370110 	ldmdbeq	r7!, {r4, r8}
    13a4:	11010000 	tstne	r1, r0
    13a8:	00011501 	andeq	r1, r1, r1, lsl #10
    13ac:	00387c00 	eorseq	r7, r8, r0, lsl #24
    13b0:	0038b008 	eorseq	fp, r8, r8
    13b4:	00091808 	andeq	r1, r9, r8, lsl #16
    13b8:	00027c00 	andeq	r7, r2, r0, lsl #24
    13bc:	0a090f00 	beq	244fc4 <__Stack_Size+0x244bc4>
    13c0:	10010000 	andne	r0, r1, r0
    13c4:	00000115 	andeq	r0, r0, r5, lsl r1
    13c8:	00000943 	andeq	r0, r0, r3, asr #18
    13cc:	09461800 	stmdbeq	r6, {fp, ip}^
    13d0:	0a010000 	beq	413d8 <__Stack_Size+0x40fd8>
    13d4:	0000022a 	andeq	r0, r0, sl, lsr #4
    13d8:	06030501 	streq	r0, [r3], -r1, lsl #10
    13dc:	18200003 	stmdane	r0!, {r0, r1}
    13e0:	00000952 	andeq	r0, r0, r2, asr r9
    13e4:	005d0b01 	subseq	r0, sp, r1, lsl #22
    13e8:	05010000 	streq	r0, [r1]
    13ec:	00030c03 	andeq	r0, r3, r3, lsl #24
    13f0:	09a61820 	stmibeq	r6!, {r5, fp, ip}
    13f4:	0c010000 	stceq	0, cr0, [r1], {0}
    13f8:	0000004c 	andeq	r0, r0, ip, asr #32
    13fc:	0e030501 	cfsh32eq	mvfx0, mvfx3, #1
    1400:	18200003 	stmdane	r0!, {r0, r1}
    1404:	000009ff 	strdeq	r0, [r0], -pc
    1408:	005d0d01 	subseq	r0, sp, r1, lsl #26
    140c:	05010000 	streq	r0, [r1]
    1410:	00031003 	andeq	r1, r3, r3
    1414:	09b01820 	ldmibeq	r0!, {r5, fp, ip}
    1418:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    141c:	0000004c 	andeq	r0, r0, ip, asr #32
    1420:	12030501 	andne	r0, r3, #4194304	; 0x400000
    1424:	00200003 	eoreq	r0, r0, r3
    1428:	00000139 	andeq	r0, r0, r9, lsr r1
    142c:	050c0002 	streq	r0, [ip, #-2]
    1430:	01040000 	tsteq	r4, r0
    1434:	00000430 	andeq	r0, r0, r0, lsr r4
    1438:	000a7001 	andeq	r7, sl, r1
    143c:	0004f400 	andeq	pc, r4, r0, lsl #8
    1440:	0038b000 	eorseq	fp, r8, r0
    1444:	00391808 	eorseq	r1, r9, r8, lsl #16
    1448:	0006ca08 	andeq	ip, r6, r8, lsl #20
    144c:	05040200 	streq	r0, [r4, #-512]
    1450:	0000429b 	muleq	r0, fp, r2
    1454:	94050202 	strls	r0, [r5], #-514
    1458:	02000004 	andeq	r0, r0, #4	; 0x4
    145c:	05860601 	streq	r0, [r6, #1537]
    1460:	04020000 	streq	r0, [r2]
    1464:	00431507 	subeq	r1, r3, r7, lsl #10
    1468:	07020200 	streq	r0, [r2, -r0, lsl #4]
    146c:	0000064d 	andeq	r0, r0, sp, asr #12
    1470:	84080102 	strhi	r0, [r8], #-258
    1474:	03000005 	movweq	r0, #5	; 0x5
    1478:	01040704 	tsteq	r4, r4, lsl #14
    147c:	00000a55 	andeq	r0, r0, r5, asr sl
    1480:	b0011b01 	andlt	r1, r1, r1, lsl #22
    1484:	b2080038 	andlt	r0, r8, #56	; 0x38
    1488:	01080038 	tsteq	r8, r8, lsr r0
    148c:	2c01055d 	cfstr32cs	mvfx0, [r1], {93}
    1490:	0100000a 	tsteq	r0, sl
    1494:	00b00131 	adcseq	r0, r0, r1, lsr r1
    1498:	38b40000 	ldmcc	r4!, {}
    149c:	38e60800 	stmiacc	r6!, {fp}^
    14a0:	09560800 	ldmdbeq	r6, {fp}^
    14a4:	00b00000 	adcseq	r0, r0, r0
    14a8:	24060000 	strcs	r0, [r6]
    14ac:	0100000a 	tsteq	r0, sl
    14b0:	0000b730 	andeq	fp, r0, r0, lsr r7
    14b4:	00097500 	andeq	r7, r9, r0, lsl #10
    14b8:	0a370600 	beq	dc2cc0 <__Stack_Size+0xdc28c0>
    14bc:	30010000 	andcc	r0, r1, r0
    14c0:	000000b0 	strheq	r0, [r0], -r0
    14c4:	00000993 	muleq	r0, r3, r9
    14c8:	746e6307 	strbtvc	r6, [lr], #-775
    14cc:	b0330100 	eorslt	r0, r3, r0, lsl #2
    14d0:	b1000000 	tstlt	r0, r0
    14d4:	00000009 	andeq	r0, r0, r9
    14d8:	69050408 	stmdbvs	r5, {r3, sl}
    14dc:	0900746e 	stmdbeq	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    14e0:	00004804 	andeq	r4, r0, r4, lsl #16
    14e4:	4a010500 	bmi	428ec <__Stack_Size+0x424ec>
    14e8:	0100000a 	tsteq	r0, sl
    14ec:	00b00121 	adcseq	r0, r0, r1, lsr #2
    14f0:	38e80000 	stmiacc	r8!, {}^
    14f4:	39040800 	stmdbcc	r4, {fp}
    14f8:	09cf0800 	stmibeq	pc, {fp}^
    14fc:	01040000 	tsteq	r4, r0
    1500:	24060000 	strcs	r0, [r6]
    1504:	0100000a 	tsteq	r0, sl
    1508:	0000b720 	andeq	fp, r0, r0, lsr #14
    150c:	0009ee00 	andeq	lr, r9, r0, lsl #28
    1510:	0a370600 	beq	dc2d18 <__Stack_Size+0xdc2918>
    1514:	20010000 	andcs	r0, r1, r0
    1518:	000000b0 	strheq	r0, [r0], -r0
    151c:	00000a0c 	andeq	r0, r0, ip, lsl #20
    1520:	0100690a 	tsteq	r0, sl, lsl #18
    1524:	0000b022 	andeq	fp, r0, r2, lsr #32
    1528:	00540100 	subseq	r0, r4, r0, lsl #2
    152c:	0a63010b 	beq	18c1960 <__Stack_Size+0x18c1560>
    1530:	09010000 	stmdbeq	r1, {}
    1534:	0000b001 	andeq	fp, r0, r1
    1538:	00390400 	eorseq	r0, r9, r0, lsl #8
    153c:	00391808 	eorseq	r1, r9, r8, lsl #16
    1540:	000a2a08 	andeq	r2, sl, r8, lsl #20
    1544:	0a090600 	beq	242d4c <__Stack_Size+0x24294c>
    1548:	08010000 	stmdaeq	r1, {}
    154c:	000000b0 	strheq	r0, [r0], -r0
    1550:	00000a55 	andeq	r0, r0, r5, asr sl
    1554:	000a4106 	andeq	r4, sl, r6, lsl #2
    1558:	b0080100 	andlt	r0, r8, r0, lsl #2
    155c:	68000000 	stmdavs	r0, {}
    1560:	0000000a 	andeq	r0, r0, sl
    1564:	00080600 	andeq	r0, r8, r0, lsl #12
    1568:	ba000200 	blt	1d70 <__Stack_Size+0x1970>
    156c:	04000005 	streq	r0, [r0], #-5
    1570:	00043001 	andeq	r3, r4, r1
    1574:	0b430100 	bleq	10c197c <__Stack_Size+0x10c157c>
    1578:	04f40000 	ldrbteq	r0, [r4]
    157c:	39180000 	ldmdbcc	r8, {}
    1580:	42d80800 	sbcsmi	r0, r8, #0	; 0x0
    1584:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    1588:	04020000 	streq	r0, [r2]
    158c:	00429b05 	subeq	r9, r2, r5, lsl #22
    1590:	05020200 	streq	r0, [r2, #-512]
    1594:	00000494 	muleq	r0, r4, r4
    1598:	86060102 	strhi	r0, [r6], -r2, lsl #2
    159c:	03000005 	movweq	r0, #5	; 0x5
    15a0:	00323375 	eorseq	r3, r2, r5, ror r3
    15a4:	00452702 	subeq	r2, r5, r2, lsl #14
    15a8:	04020000 	streq	r0, [r2]
    15ac:	00431507 	subeq	r1, r3, r7, lsl #10
    15b0:	31750300 	cmncc	r5, r0, lsl #6
    15b4:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    15b8:	00000057 	andeq	r0, r0, r7, asr r0
    15bc:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    15c0:	03000006 	movweq	r0, #6	; 0x6
    15c4:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    15c8:	00006829 	andeq	r6, r0, r9, lsr #16
    15cc:	08010200 	stmdaeq	r1, {r9}
    15d0:	00000584 	andeq	r0, r0, r4, lsl #11
    15d4:	00004504 	andeq	r4, r0, r4, lsl #10
    15d8:	00570400 	subseq	r0, r7, r0, lsl #8
    15dc:	01050000 	tsteq	r5, r0
    15e0:	008e3b02 	addeq	r3, lr, r2, lsl #22
    15e4:	fd060000 	stc2	0, cr0, [r6]
    15e8:	0000000c 	andeq	r0, r0, ip
    15ec:	001a5006 	andseq	r5, sl, r6
    15f0:	05000100 	streq	r0, [r0, #-256]
    15f4:	a2170301 	andsge	r0, r7, #67108864	; 0x4000000
    15f8:	07000000 	streq	r0, [r0, -r0]
    15fc:	0046464f 	subeq	r4, r6, pc, asr #12
    1600:	4e4f0700 	cdpmi	7, 4, cr0, cr15, cr0, {0}
    1604:	08000100 	stmdaeq	r0, {r8}
    1608:	1c090704 	stcne	7, cr0, [r9], {4}
    160c:	18014f04 	stmdane	r1, {r2, r8, r9, sl, fp, lr}
    1610:	0a000001 	beq	161c <__Stack_Size+0x121c>
    1614:	004c5243 	subeq	r5, ip, r3, asr #4
    1618:	6f015004 	svcvs	0x00015004
    161c:	02000000 	andeq	r0, r0, #0	; 0x0
    1620:	430a0023 	movwmi	r0, #40995	; 0xa023
    1624:	04004852 	streq	r4, [r0], #-2130
    1628:	006f0151 	rsbeq	r0, pc, r1, asr r1
    162c:	23020000 	movwcs	r0, #8192	; 0x2000
    1630:	44490a04 	strbmi	r0, [r9], #-2564
    1634:	52040052 	andpl	r0, r4, #82	; 0x52
    1638:	00006f01 	andeq	r6, r0, r1, lsl #30
    163c:	08230200 	stmdaeq	r3!, {r9}
    1640:	52444f0a 	subpl	r4, r4, #40	; 0x28
    1644:	01530400 	cmpeq	r3, r0, lsl #8
    1648:	0000006f 	andeq	r0, r0, pc, rrx
    164c:	0b0c2302 	bleq	30a25c <__Stack_Size+0x309e5c>
    1650:	00000831 	andeq	r0, r0, r1, lsr r8
    1654:	6f015404 	svcvs	0x00015404
    1658:	02000000 	andeq	r0, r0, #0	; 0x0
    165c:	420a1023 	andmi	r1, sl, #35	; 0x23
    1660:	04005252 	streq	r5, [r0], #-594
    1664:	006f0155 	rsbeq	r0, pc, r5, asr r1
    1668:	23020000 	movwcs	r0, #8192	; 0x2000
    166c:	081a0b14 	ldmdaeq	sl, {r2, r4, r8, r9, fp}
    1670:	56040000 	strpl	r0, [r4], -r0
    1674:	00006f01 	andeq	r6, r0, r1, lsl #30
    1678:	18230200 	stmdane	r3!, {r9}
    167c:	041c0900 	ldreq	r0, [ip], #-2304
    1680:	01f20239 	mvnseq	r0, r9, lsr r2
    1684:	530a0000 	movwpl	r0, #40960	; 0xa000
    1688:	3a040052 	bcc	1017d8 <__Stack_Size+0x1013d8>
    168c:	00007402 	andeq	r7, r0, r2, lsl #8
    1690:	00230200 	eoreq	r0, r3, r0, lsl #4
    1694:	00044e0b 	andeq	r4, r4, fp, lsl #28
    1698:	023b0400 	eorseq	r0, fp, #0	; 0x0
    169c:	0000004c 	andeq	r0, r0, ip, asr #32
    16a0:	0a022302 	beq	8a2b0 <__Stack_Size+0x89eb0>
    16a4:	04005244 	streq	r5, [r0], #-580
    16a8:	0074023c 	rsbseq	r0, r4, ip, lsr r2
    16ac:	23020000 	movwcs	r0, #8192	; 0x2000
    16b0:	04580b04 	ldrbeq	r0, [r8], #-2820
    16b4:	3d040000 	stccc	0, cr0, [r4]
    16b8:	00004c02 	andeq	r4, r0, r2, lsl #24
    16bc:	06230200 	strteq	r0, [r3], -r0, lsl #4
    16c0:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    16c4:	023e0400 	eorseq	r0, lr, #0	; 0x0
    16c8:	00000074 	andeq	r0, r0, r4, ror r0
    16cc:	0b082302 	bleq	20a2dc <__Stack_Size+0x209edc>
    16d0:	00000462 	andeq	r0, r0, r2, ror #8
    16d4:	4c023f04 	stcmi	15, cr3, [r2], {4}
    16d8:	02000000 	andeq	r0, r0, #0	; 0x0
    16dc:	430a0a23 	movwmi	r0, #43555	; 0xaa23
    16e0:	04003152 	streq	r3, [r0], #-338
    16e4:	00740240 	rsbseq	r0, r4, r0, asr #4
    16e8:	23020000 	movwcs	r0, #8192	; 0x2000
    16ec:	046c0b0c 	strbteq	r0, [ip], #-2828
    16f0:	41040000 	tstmi	r4, r0
    16f4:	00004c02 	andeq	r4, r0, r2, lsl #24
    16f8:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    16fc:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    1700:	02420400 	subeq	r0, r2, #0	; 0x0
    1704:	00000074 	andeq	r0, r0, r4, ror r0
    1708:	0b102302 	bleq	40a318 <__Stack_Size+0x409f18>
    170c:	00000476 	andeq	r0, r0, r6, ror r4
    1710:	4c024304 	stcmi	3, cr4, [r2], {4}
    1714:	02000000 	andeq	r0, r0, #0	; 0x0
    1718:	430a1223 	movwmi	r1, #41507	; 0xa223
    171c:	04003352 	streq	r3, [r0], #-850
    1720:	00740244 	rsbseq	r0, r4, r4, asr #4
    1724:	23020000 	movwcs	r0, #8192	; 0x2000
    1728:	04800b14 	streq	r0, [r0], #2836
    172c:	45040000 	strmi	r0, [r4]
    1730:	00004c02 	andeq	r4, r0, r2, lsl #24
    1734:	16230200 	strtne	r0, [r3], -r0, lsl #4
    1738:	000a9e0b 	andeq	r9, sl, fp, lsl #28
    173c:	02460400 	subeq	r0, r6, #0	; 0x0
    1740:	00000074 	andeq	r0, r0, r4, ror r0
    1744:	0b182302 	bleq	60a354 <__Stack_Size+0x609f54>
    1748:	0000048a 	andeq	r0, r0, sl, lsl #9
    174c:	4c024704 	stcmi	7, cr4, [r2], {4}
    1750:	02000000 	andeq	r0, r0, #0	; 0x0
    1754:	05001a23 	streq	r1, [r0, #-2595]
    1758:	07470501 	strbeq	r0, [r7, -r1, lsl #10]
    175c:	06000002 	streq	r0, [r0], -r2
    1760:	00000b14 	andeq	r0, r0, r4, lsl fp
    1764:	0c570600 	mrrceq	6, 0, r0, r7, cr0
    1768:	00010000 	andeq	r0, r1, r0
    176c:	0bcf010c 	bleq	ff3c1ba4 <SCS_BASE+0x1f3b3ba4>
    1770:	5d010000 	stcpl	0, cr0, [r1]
    1774:	005e0103 	subseq	r0, lr, r3, lsl #2
    1778:	39180000 	ldmdbcc	r8, {}
    177c:	39840800 	stmibcc	r4, {fp}
    1780:	0a7b0800 	beq	1ec3788 <__Stack_Size+0x1ec3388>
    1784:	023e0000 	eorseq	r0, lr, #0	; 0x0
    1788:	dd0d0000 	stcle	0, cr0, [sp]
    178c:	01000006 	tsteq	r0, r6
    1790:	005e035e 	subseq	r0, lr, lr, asr r3
    1794:	a30d0000 	movwge	r0, #53248	; 0xd000
    1798:	0100000b 	tsteq	r0, fp
    179c:	005e035e 	subseq	r0, lr, lr, asr r3
    17a0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    17a4:	000c9301 	andeq	r9, ip, r1, lsl #6
    17a8:	03930100 	orrseq	r0, r3, #0	; 0x0
    17ac:	00398401 	eorseq	r8, r9, r1, lsl #8
    17b0:	003ad008 	eorseq	sp, sl, r8
    17b4:	000a9a08 	andeq	r9, sl, r8, lsl #20
    17b8:	00028f00 	andeq	r8, r2, r0, lsl #30
    17bc:	06dd0f00 	ldrbeq	r0, [sp], r0, lsl #30
    17c0:	94010000 	strls	r0, [r1]
    17c4:	00005e03 	andeq	r5, r0, r3, lsl #28
    17c8:	0d550100 	ldfeqe	f0, [r5]
    17cc:	00000dd3 	ldrdeq	r0, [r0], -r3
    17d0:	5e039401 	cdppl	4, 0, cr9, cr3, cr1, {0}
    17d4:	0d000000 	stceq	0, cr0, [r0]
    17d8:	00000e05 	andeq	r0, r0, r5, lsl #28
    17dc:	4c039501 	cfstr32mi	mvfx9, [r3], {1}
    17e0:	10000000 	andne	r0, r0, r0
    17e4:	000006d7 	ldrdeq	r0, [r0], -r7
    17e8:	3a039601 	bcc	e6ff4 <__Stack_Size+0xe6bf4>
    17ec:	c5000000 	strgt	r0, [r0]
    17f0:	0000000a 	andeq	r0, r0, sl
    17f4:	0d05010e 	stfeqs	f0, [r5, #-56]
    17f8:	73010000 	movwvc	r0, #4096	; 0x1000
    17fc:	3ad00103 	bcc	ff401c10 <SCS_BASE+0x1f3f3c10>
    1800:	3ba80800 	blcc	fea03808 <SCS_BASE+0x1e9f5808>
    1804:	0b040800 	bleq	10380c <__Stack_Size+0x10340c>
    1808:	02ca0000 	sbceq	r0, sl, #0	; 0x0
    180c:	7e110000 	wxorvc	wr0, wr1, wr0
    1810:	0100000b 	tsteq	r0, fp
    1814:	005e0372 	subseq	r0, lr, r2, ror r3
    1818:	0b2f0000 	bleq	bc1820 <__Stack_Size+0xbc1420>
    181c:	fb100000 	blx	401826 <__Stack_Size+0x401426>
    1820:	0100000d 	tsteq	r0, sp
    1824:	005e0374 	subseq	r0, lr, r4, ror r3
    1828:	0b630000 	bleq	18c1830 <__Stack_Size+0x18c1430>
    182c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1830:	000ceb01 	andeq	lr, ip, r1, lsl #22
    1834:	033e0100 	teqeq	lr, #0	; 0x0
    1838:	003ba801 	eorseq	sl, fp, r1, lsl #16
    183c:	003c1408 	eorseq	r1, ip, r8, lsl #8
    1840:	000b8108 	andeq	r8, fp, r8, lsl #2
    1844:	00030300 	andeq	r0, r3, r0, lsl #6
    1848:	06dd0f00 	ldrbeq	r0, [sp], r0, lsl #30
    184c:	3f010000 	svccc	0x00010000
    1850:	00005e03 	andeq	r5, r0, r3, lsl #28
    1854:	10540100 	subsne	r0, r4, r0, lsl #2
    1858:	00000ba3 	andeq	r0, r0, r3, lsr #23
    185c:	5e033f01 	cdppl	15, 0, cr3, cr3, cr1, {0}
    1860:	ac000000 	stcge	0, cr0, [r0], {0}
    1864:	0000000b 	andeq	r0, r0, fp
    1868:	0b30010e 	bleq	c01ca8 <__Stack_Size+0xc018a8>
    186c:	5d010000 	stcpl	0, cr0, [r1]
    1870:	3c140101 	ldfccs	f0, [r4], {1}
    1874:	42d80800 	sbcsmi	r0, r8, #0	; 0x0
    1878:	0bd50800 	bleq	ff543880 <SCS_BASE+0x1f535880>
    187c:	04580000 	ldrbeq	r0, [r8]
    1880:	dd100000 	ldcle	0, cr0, [r0]
    1884:	01000006 	tsteq	r0, r6
    1888:	005e015e 	subseq	r0, lr, lr, asr r1
    188c:	0c000000 	stceq	0, cr0, [r0], {0}
    1890:	62100000 	andsvs	r0, r0, #0	; 0x0
    1894:	0100000d 	tsteq	r0, sp
    1898:	005e015e 	subseq	r0, lr, lr, asr r1
    189c:	0cb80000 	ldceq	0, cr0, [r8]
    18a0:	fe100000 	cdp2	0, 1, cr0, cr0, cr0, {0}
    18a4:	0100000b 	tsteq	r0, fp
    18a8:	005e015e 	subseq	r0, lr, lr, asr r1
    18ac:	0d020000 	stceq	0, cr0, [r2]
    18b0:	57100000 	ldrpl	r0, [r0, -r0]
    18b4:	0100000d 	tsteq	r0, sp
    18b8:	005e015e 	subseq	r0, lr, lr, asr r1
    18bc:	0d460000 	stcleq	0, cr0, [r6]
    18c0:	fb100000 	blx	4018ca <__Stack_Size+0x4014ca>
    18c4:	0100000d 	tsteq	r0, sp
    18c8:	005e015e 	subseq	r0, lr, lr, asr r1
    18cc:	0d7a0000 	ldcleq	0, cr0, [sl]
    18d0:	1a0d0000 	bne	3418d8 <__Stack_Size+0x3414d8>
    18d4:	0100000c 	tsteq	r0, ip
    18d8:	005e015e 	subseq	r0, lr, lr, asr r1
    18dc:	0a100000 	beq	4018e4 <__Stack_Size+0x4014e4>
    18e0:	0100000c 	tsteq	r0, ip
    18e4:	005e015e 	subseq	r0, lr, lr, asr r1
    18e8:	0de50000 	stcleq	0, cr0, [r5]
    18ec:	050d0000 	streq	r0, [sp]
    18f0:	0100000e 	tsteq	r0, lr
    18f4:	004c015f 	subeq	r0, ip, pc, asr r1
    18f8:	a30d0000 	movwge	r0, #53248	; 0xd000
    18fc:	0100000a 	tsteq	r0, sl
    1900:	005e0160 	subseq	r0, lr, r0, ror #2
    1904:	5f120000 	svcpl	0x00120000
    1908:	0100000c 	tsteq	r0, ip
    190c:	121201a8 	andsne	r0, r2, #42	; 0x2a
    1910:	0100000d 	tsteq	r0, sp
    1914:	2013018d 	andscs	r0, r3, sp, lsl #3
    1918:	ff000000 	undefined instruction 0xff000000
    191c:	10000003 	andne	r0, r0, r3
    1920:	00000b74 	andeq	r0, r0, r4, ror fp
    1924:	5e01f201 	cdppl	2, 0, cr15, cr1, cr1, {0}
    1928:	50000000 	andpl	r0, r0, r0
    192c:	0d00000e 	stceq	0, cr0, [r0, #-56]
    1930:	00000c4b 	andeq	r0, r0, fp, asr #24
    1934:	5e01f201 	cdppl	2, 0, cr15, cr1, cr1, {0}
    1938:	10000000 	andne	r0, r0, r0
    193c:	00000aff 	strdeq	r0, [r0], -pc
    1940:	5e01f201 	cdppl	2, 0, cr15, cr1, cr1, {0}
    1944:	84000000 	strhi	r0, [r0]
    1948:	0d00000e 	stceq	0, cr0, [r0, #-56]
    194c:	00000e3d 	andeq	r0, r0, sp, lsr lr
    1950:	5e01f201 	cdppl	2, 0, cr15, cr1, cr1, {0}
    1954:	0d000000 	stceq	0, cr0, [r0]
    1958:	00000c3d 	andeq	r0, r0, sp, lsr ip
    195c:	5e01f201 	cdppl	2, 0, cr15, cr1, cr1, {0}
    1960:	00000000 	andeq	r0, r0, r0
    1964:	003f5214 	eorseq	r5, pc, r4, lsl r2
    1968:	003fa808 	eorseq	sl, pc, r8, lsl #16
    196c:	00042d08 	andeq	r2, r4, r8, lsl #26
    1970:	0b381000 	bleq	e05978 <__Stack_Size+0xe05578>
    1974:	48010000 	stmdami	r1, {}
    1978:	00005e02 	andeq	r5, r0, r2, lsl #28
    197c:	000ea200 	andeq	sl, lr, r0, lsl #4
    1980:	0c121000 	ldceq	0, cr1, [r2], {0}
    1984:	48010000 	stmdami	r1, {}
    1988:	00005e02 	andeq	r5, r0, r2, lsl #28
    198c:	000f0d00 	andeq	r0, pc, r0, lsl #26
    1990:	9a150000 	bls	541998 <__Stack_Size+0x541598>
    1994:	38080040 	stmdacc	r8, {r6}
    1998:	10080041 	andne	r0, r8, r1, asr #32
    199c:	00000e0b 	andeq	r0, r0, fp, lsl #28
    19a0:	5e028301 	cdppl	3, 0, cr8, cr2, cr1, {0}
    19a4:	20000000 	andcs	r0, r0, r0
    19a8:	1000000f 	andne	r0, r0, pc
    19ac:	00000db1 	strheq	r0, [r0], -r1
    19b0:	4c028401 	cfstrsmi	mvf8, [r2], {1}
    19b4:	75000000 	strvc	r0, [r0]
    19b8:	0000000f 	andeq	r0, r0, pc
    19bc:	005e1600 	subseq	r1, lr, r0, lsl #12
    19c0:	04680000 	strbteq	r0, [r8]
    19c4:	a2170000 	andsge	r0, r7, #0	; 0x0
    19c8:	ff000000 	undefined instruction 0xff000000
    19cc:	0d341800 	ldceq	8, cr1, [r4]
    19d0:	20010000 	andcs	r0, r1, r0
    19d4:	00047b01 	andeq	r7, r4, r1, lsl #22
    19d8:	03050100 	movweq	r0, #20736	; 0x5100
    19dc:	20000314 	andcs	r0, r0, r4, lsl r3
    19e0:	00045804 	andeq	r5, r4, r4, lsl #16
    19e4:	0b851800 	bleq	fe1479ec <SCS_BASE+0x1e1399ec>
    19e8:	21010000 	tstcs	r1, r0
    19ec:	00049301 	andeq	r9, r4, r1, lsl #6
    19f0:	03050100 	movweq	r0, #20736	; 0x5100
    19f4:	20000414 	andcs	r0, r0, r4, lsl r4
    19f8:	00045804 	andeq	r5, r4, r4, lsl #16
    19fc:	0dbc1800 	ldceq	8, cr1, [ip]
    1a00:	22010000 	andcs	r0, r1, #0	; 0x0
    1a04:	0004ab01 	andeq	sl, r4, r1, lsl #22
    1a08:	03050100 	movweq	r0, #20736	; 0x5100
    1a0c:	20000514 	andcs	r0, r0, r4, lsl r5
    1a10:	00005e04 	andeq	r5, r0, r4, lsl #28
    1a14:	0d6a1800 	stcleq	8, cr1, [sl]
    1a18:	23010000 	movwcs	r0, #4096	; 0x1000
    1a1c:	0004ab01 	andeq	sl, r4, r1, lsl #22
    1a20:	03050100 	movweq	r0, #20736	; 0x5100
    1a24:	20000515 	andcs	r0, r0, r5, lsl r5
    1a28:	000c6f18 	andeq	r6, ip, r8, lsl pc
    1a2c:	01240100 	teqeq	r4, r0, lsl #2
    1a30:	000004ab 	andeq	r0, r0, fp, lsr #9
    1a34:	16030501 	strne	r0, [r3], -r1, lsl #10
    1a38:	18200005 	stmdane	r0!, {r0, r2}
    1a3c:	00000a88 	andeq	r0, r0, r8, lsl #21
    1a40:	ab012501 	blge	4ae4c <__Stack_Size+0x4aa4c>
    1a44:	01000004 	tsteq	r0, r4
    1a48:	05170305 	ldreq	r0, [r7, #-773]
    1a4c:	16182000 	ldrne	r2, [r8], -r0
    1a50:	0100000e 	tsteq	r0, lr
    1a54:	04fc0127 	ldrbteq	r0, [ip], #295
    1a58:	05010000 	streq	r0, [r1]
    1a5c:	00051803 	andeq	r1, r5, r3, lsl #16
    1a60:	04580420 	ldrbeq	r0, [r8], #-1056
    1a64:	49180000 	ldmdbmi	r8, {}
    1a68:	0100000d 	tsteq	r0, sp
    1a6c:	05140128 	ldreq	r0, [r4, #-296]
    1a70:	05010000 	streq	r0, [r1]
    1a74:	00061803 	andeq	r1, r6, r3, lsl #16
    1a78:	04580420 	ldrbeq	r0, [r8], #-1056
    1a7c:	d2180000 	andsle	r0, r8, #0	; 0x0
    1a80:	0100000c 	tsteq	r0, ip
    1a84:	04ab0129 	strteq	r0, [fp], #297
    1a88:	05010000 	streq	r0, [r1]
    1a8c:	00071803 	andeq	r1, r7, r3, lsl #16
    1a90:	0aa91820 	beq	fea47b18 <SCS_BASE+0x1ea39b18>
    1a94:	2a010000 	bcs	41a9c <__Stack_Size+0x4169c>
    1a98:	0004ab01 	andeq	sl, r4, r1, lsl #22
    1a9c:	03050100 	movweq	r0, #20736	; 0x5100
    1aa0:	20000719 	andcs	r0, r0, r9, lsl r7
    1aa4:	000d9818 	andeq	r9, sp, r8, lsl r8
    1aa8:	012b0100 	teqeq	fp, r0, lsl #2
    1aac:	000004ab 	andeq	r0, r0, fp, lsr #9
    1ab0:	1a030501 	bne	c2ebc <__Stack_Size+0xc2abc>
    1ab4:	18200007 	stmdane	r0!, {r0, r1, r2}
    1ab8:	00000de3 	andeq	r0, r0, r3, ror #27
    1abc:	ab012c01 	blge	4cac8 <__Stack_Size+0x4c6c8>
    1ac0:	01000004 	tsteq	r0, r4
    1ac4:	071b0305 	ldreq	r0, [fp, -r5, lsl #6]
    1ac8:	2f182000 	svccs	0x00182000
    1acc:	0100000c 	tsteq	r0, ip
    1ad0:	0578012e 	ldrbeq	r0, [r8, #-302]!
    1ad4:	05010000 	streq	r0, [r1]
    1ad8:	00071c03 	andeq	r1, r7, r3, lsl #24
    1adc:	04580420 	ldrbeq	r0, [r8], #-1056
    1ae0:	5d180000 	ldcpl	0, cr0, [r8]
    1ae4:	0100000e 	tsteq	r0, lr
    1ae8:	0590012f 	ldreq	r0, [r0, #303]
    1aec:	05010000 	streq	r0, [r1]
    1af0:	00081c03 	andeq	r1, r8, r3, lsl #24
    1af4:	04580420 	ldrbeq	r0, [r8], #-1056
    1af8:	e6180000 	ldr	r0, [r8], -r0
    1afc:	0100000a 	tsteq	r0, sl
    1b00:	04ab0130 	strteq	r0, [fp], #304
    1b04:	05010000 	streq	r0, [r1]
    1b08:	00091c03 	andeq	r1, r9, r3, lsl #24
    1b0c:	0ca71820 	stceq	8, cr1, [r7], #128
    1b10:	31010000 	tstcc	r1, r0
    1b14:	0004ab01 	andeq	sl, r4, r1, lsl #22
    1b18:	03050100 	movweq	r0, #20736	; 0x5100
    1b1c:	2000091d 	andcs	r0, r0, sp, lsl r9
    1b20:	000e2418 	andeq	r2, lr, r8, lsl r4
    1b24:	01320100 	teqeq	r2, r0, lsl #2
    1b28:	000004ab 	andeq	r0, r0, fp, lsr #9
    1b2c:	1e030501 	cfsh32ne	mvfx0, mvfx3, #1
    1b30:	18200009 	stmdane	r0!, {r0, r3}
    1b34:	00000d80 	andeq	r0, r0, r0, lsl #27
    1b38:	ab013301 	blge	4e744 <__Stack_Size+0x4e344>
    1b3c:	01000004 	tsteq	r0, r4
    1b40:	091f0305 	ldmdbeq	pc, {r0, r2, r8, r9}
    1b44:	bf182000 	svclt	0x00182000
    1b48:	0100000c 	tsteq	r0, ip
    1b4c:	04ab0135 	strteq	r0, [fp], #309
    1b50:	05010000 	streq	r0, [r1]
    1b54:	00092003 	andeq	r2, r9, r3
    1b58:	0beb1820 	bleq	ffac7be0 <SCS_BASE+0x1fab9be0>
    1b5c:	36010000 	strcc	r0, [r1], -r0
    1b60:	0004ab01 	andeq	sl, r4, r1, lsl #22
    1b64:	03050100 	movweq	r0, #20736	; 0x5100
    1b68:	20000921 	andcs	r0, r0, r1, lsr #18
    1b6c:	0008c318 	andeq	ip, r8, r8, lsl r3
    1b70:	01390100 	teqeq	r9, r0, lsl #2
    1b74:	000004ab 	andeq	r0, r0, fp, lsr #9
    1b78:	22030501 	andcs	r0, r3, #4194304	; 0x400000
    1b7c:	16200009 	strtne	r0, [r0], -r9
    1b80:	0000005e 	andeq	r0, r0, lr, asr r0
    1b84:	0000062a 	andeq	r0, r0, sl, lsr #12
    1b88:	0000a217 	andeq	sl, r0, r7, lsl r2
    1b8c:	19001700 	stmdbne	r0, {r8, r9, sl, ip}
    1b90:	000006e9 	andeq	r0, r0, r9, ror #13
    1b94:	061af801 	ldreq	pc, [sl], -r1, lsl #16
    1b98:	05010000 	streq	r0, [r1]
    1b9c:	00010e03 	andeq	r0, r1, r3, lsl #28
    1ba0:	005e1620 	subseq	r1, lr, r0, lsr #12
    1ba4:	064c0000 	strbeq	r0, [ip], -r0
    1ba8:	a2170000 	andsge	r0, r7, #0	; 0x0
    1bac:	5a000000 	bpl	1bb4 <__Stack_Size+0x17b4>
    1bb0:	04201800 	strteq	r1, [r0], #-2048
    1bb4:	49010000 	stmdbmi	r1, {}
    1bb8:	00065f01 	andeq	r5, r6, r1, lsl #30
    1bbc:	03050100 	movweq	r0, #20736	; 0x5100
    1bc0:	20000923 	andcs	r0, r0, r3, lsr #18
    1bc4:	00063c04 	andeq	r3, r6, r4, lsl #24
    1bc8:	06fa1800 	ldrbteq	r1, [sl], r0, lsl #16
    1bcc:	4b010000 	blmi	41bd4 <__Stack_Size+0x417d4>
    1bd0:	00005e01 	andeq	r5, r0, r1, lsl #28
    1bd4:	03050100 	movweq	r0, #20736	; 0x5100
    1bd8:	2000097e 	andcs	r0, r0, lr, ror r9
    1bdc:	00089918 	andeq	r9, r8, r8, lsl r9
    1be0:	014c0100 	cmpeq	ip, r0, lsl #2
    1be4:	000004ab 	andeq	r0, r0, fp, lsr #9
    1be8:	7f030501 	svcvc	0x00030501
    1bec:	18200009 	stmdane	r0!, {r0, r3}
    1bf0:	00000876 	andeq	r0, r0, r6, ror r8
    1bf4:	ab014d01 	blge	55000 <__Stack_Size+0x54c00>
    1bf8:	01000004 	tsteq	r0, r4
    1bfc:	09800305 	stmibeq	r0, {r0, r2, r8, r9}
    1c00:	4e182000 	wxormi	wr2, wr8, wr0
    1c04:	01000008 	tsteq	r0, r8
    1c08:	04ab014e 	strteq	r0, [fp], #334
    1c0c:	05010000 	streq	r0, [r1]
    1c10:	00098103 	andeq	r8, r9, r3, lsl #2
    1c14:	08fc1820 	ldmeq	ip!, {r5, fp, ip}^
    1c18:	4f010000 	svcmi	0x00010000
    1c1c:	0004ab01 	andeq	sl, r4, r1, lsl #22
    1c20:	03050100 	movweq	r0, #20736	; 0x5100
    1c24:	20000982 	andcs	r0, r0, r2, lsl #19
    1c28:	0008e518 	andeq	lr, r8, r8, lsl r5
    1c2c:	01500100 	cmpeq	r0, r0, lsl #2
    1c30:	000004ab 	andeq	r0, r0, fp, lsr #9
    1c34:	83030501 	movwhi	r0, #13569	; 0x3501
    1c38:	18200009 	stmdane	r0!, {r0, r3}
    1c3c:	000008db 	ldrdeq	r0, [r0], -fp
    1c40:	ab015101 	blge	5604c <__Stack_Size+0x55c4c>
    1c44:	01000004 	tsteq	r0, r4
    1c48:	09840305 	stmibeq	r4, {r0, r2, r8, r9}
    1c4c:	6d182000 	ldcvs	0, cr2, [r8]
    1c50:	01000008 	tsteq	r0, r8
    1c54:	04ab0152 	strteq	r0, [fp], #338
    1c58:	05010000 	streq	r0, [r1]
    1c5c:	00098503 	andeq	r8, r9, r3, lsl #10
    1c60:	005e1620 	subseq	r1, lr, r0, lsr #12
    1c64:	07120000 	ldreq	r0, [r2, -r0]
    1c68:	a2170000 	andsge	r0, r7, #0	; 0x0
    1c6c:	59000000 	stmdbpl	r0, {}
    1c70:	0000a217 	andeq	sl, r0, r7, lsl r2
    1c74:	19000100 	stmdbne	r0, {r8}
    1c78:	00000b1e 	andeq	r0, r0, lr, lsl fp
    1c7c:	06fc2e01 	ldrbteq	r2, [ip], r1, lsl #28
    1c80:	05010000 	streq	r0, [r1]
    1c84:	00000003 	andeq	r0, r0, r3
    1c88:	005e1620 	subseq	r1, lr, r0, lsr #12
    1c8c:	07340000 	ldreq	r0, [r4, -r0]!
    1c90:	a2170000 	andsge	r0, r7, #0	; 0x0
    1c94:	59000000 	stmdbpl	r0, {}
    1c98:	0ada1900 	beq	ff6880a0 <SCS_BASE+0x1f67a0a0>
    1c9c:	8f010000 	svchi	0x00010000
    1ca0:	00000724 	andeq	r0, r0, r4, lsr #14
    1ca4:	b4030501 	strlt	r0, [r3], #-1281
    1ca8:	18200000 	stmdane	r0!, {}
    1cac:	00000ac1 	andeq	r0, r0, r1, asr #21
    1cb0:	5e013b01 	fmacdpl	d3, d1, d1
    1cb4:	01000000 	tsteq	r0, r0
    1cb8:	09860305 	stmibeq	r6, {r0, r2, r8, r9}
    1cbc:	c8182000 	ldmdagt	r8, {sp}
    1cc0:	0100000a 	tsteq	r0, sl
    1cc4:	005e013d 	subseq	r0, lr, sp, lsr r1
    1cc8:	05010000 	streq	r0, [r1]
    1ccc:	00098703 	andeq	r8, r9, r3, lsl #14
    1cd0:	0bc11820 	bleq	ff047d58 <SCS_BASE+0x1f039d58>
    1cd4:	3f010000 	svccc	0x00010000
    1cd8:	00005e01 	andeq	r5, r0, r1, lsl #28
    1cdc:	03050100 	movweq	r0, #20736	; 0x5100
    1ce0:	20000988 	andcs	r0, r0, r8, lsl #19
    1ce4:	000c8618 	andeq	r8, ip, r8, lsl r6
    1ce8:	01410100 	cmpeq	r1, r0, lsl #2
    1cec:	00000792 	muleq	r0, r2, r7
    1cf0:	89030501 	stmdbhi	r3, {r0, r8, sl}
    1cf4:	04200009 	strteq	r0, [r0], #-9
    1cf8:	00000458 	andeq	r0, r0, r8, asr r4
    1cfc:	000e4e18 	andeq	r4, lr, r8, lsl lr
    1d00:	01430100 	cmpeq	r3, r0, lsl #2
    1d04:	0000005e 	andeq	r0, r0, lr, asr r0
    1d08:	89030501 	stmdbhi	r3, {r0, r8, sl}
    1d0c:	1820000a 	stmdane	r0!, {r1, r3}
    1d10:	00000b5e 	andeq	r0, r0, lr, asr fp
    1d14:	5e014501 	cfsh32pl	mvfx4, mvfx1, #1
    1d18:	01000000 	tsteq	r0, r0
    1d1c:	0a8a0305 	beq	fe282938 <SCS_BASE+0x1e274938>
    1d20:	22182000 	andscs	r2, r8, #0	; 0x0
    1d24:	0100000c 	tsteq	r0, ip
    1d28:	005e0146 	subseq	r0, lr, r6, asr #2
    1d2c:	05010000 	streq	r0, [r1]
    1d30:	000a8b03 	andeq	r8, sl, r3, lsl #22
    1d34:	0bac1820 	bleq	feb07dbc <SCS_BASE+0x1eaf9dbc>
    1d38:	46010000 	strmi	r0, [r1], -r0
    1d3c:	00005e01 	andeq	r5, r0, r1, lsl #28
    1d40:	03050100 	movweq	r0, #20736	; 0x5100
    1d44:	20000a8c 	andcs	r0, r0, ip, lsl #21
    1d48:	000d2418 	andeq	r2, sp, r8, lsl r4
    1d4c:	01470100 	cmpeq	r7, r0, lsl #2
    1d50:	00000458 	andeq	r0, r0, r8, asr r4
    1d54:	8d030501 	cfstr32hi	mvfx0, [r3, #-4]
    1d58:	1820000a 	stmdane	r0!, {r1, r3}
    1d5c:	00000b9a 	muleq	r0, sl, fp
    1d60:	5e015901 	cdppl	9, 0, cr5, cr1, cr1, {0}
    1d64:	01000000 	tsteq	r0, r0
    1d68:	0b8d0305 	bleq	fe342984 <SCS_BASE+0x1e334984>
    1d6c:	0d002000 	stceq	0, cr2, [r0]
    1d70:	02000001 	andeq	r0, r0, #1	; 0x1
    1d74:	00070600 	andeq	r0, r7, r0, lsl #12
    1d78:	30010400 	andcc	r0, r1, r0, lsl #8
    1d7c:	01000004 	tsteq	r0, r4
    1d80:	00000e7d 	andeq	r0, r0, sp, ror lr
    1d84:	000004f4 	strdeq	r0, [r0], -r4
    1d88:	080042d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, lr}
    1d8c:	08004308 	stmdaeq	r0, {r3, r8, r9, lr}
    1d90:	00000987 	andeq	r0, r0, r7, lsl #19
    1d94:	9b050402 	blls	142da4 <__Stack_Size+0x1429a4>
    1d98:	02000042 	andeq	r0, r0, #66	; 0x42
    1d9c:	04940502 	ldreq	r0, [r4], #1282
    1da0:	01020000 	tsteq	r2, r0
    1da4:	00058606 	andeq	r8, r5, r6, lsl #12
    1da8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1dac:	00004315 	andeq	r4, r0, r5, lsl r3
    1db0:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    1db4:	03000006 	movweq	r0, #6	; 0x6
    1db8:	03003875 	movweq	r3, #2165	; 0x875
    1dbc:	00005229 	andeq	r5, r0, r9, lsr #4
    1dc0:	08010200 	stmdaeq	r1, {r9}
    1dc4:	00000584 	andeq	r0, r0, r4, lsl #11
    1dc8:	00003a04 	andeq	r3, r0, r4, lsl #20
    1dcc:	03010500 	movweq	r0, #5376	; 0x1500
    1dd0:	00007339 	andeq	r7, r0, r9, lsr r3
    1dd4:	0b180600 	bleq	6035dc <__Stack_Size+0x6031dc>
    1dd8:	07000000 	streq	r0, [r0, -r0]
    1ddc:	00544553 	subseq	r4, r4, r3, asr r5
    1de0:	04080001 	streq	r0, [r8], #-1
    1de4:	021c0907 	andseq	r0, ip, #114688	; 0x1c000
    1de8:	00e9014f 	rsceq	r0, r9, pc, asr #2
    1dec:	430a0000 	movwmi	r0, #40960	; 0xa000
    1df0:	02004c52 	andeq	r4, r0, #20992	; 0x5200
    1df4:	00590150 	subseq	r0, r9, r0, asr r1
    1df8:	23020000 	movwcs	r0, #8192	; 0x2000
    1dfc:	52430a00 	subpl	r0, r3, #0	; 0x0
    1e00:	51020048 	tstpl	r2, r8, asr #32
    1e04:	00005901 	andeq	r5, r0, r1, lsl #18
    1e08:	04230200 	strteq	r0, [r3], #-512
    1e0c:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    1e10:	01520200 	cmpeq	r2, r0, lsl #4
    1e14:	00000059 	andeq	r0, r0, r9, asr r0
    1e18:	0a082302 	beq	20aa28 <__Stack_Size+0x20a628>
    1e1c:	0052444f 	subseq	r4, r2, pc, asr #8
    1e20:	59015302 	stmdbpl	r1, {r1, r8, r9, ip, lr}
    1e24:	02000000 	andeq	r0, r0, #0	; 0x0
    1e28:	310b0c23 	tstcc	fp, r3, lsr #24
    1e2c:	02000008 	andeq	r0, r0, #8	; 0x8
    1e30:	00590154 	subseq	r0, r9, r4, asr r1
    1e34:	23020000 	movwcs	r0, #8192	; 0x2000
    1e38:	52420a10 	subpl	r0, r2, #65536	; 0x10000
    1e3c:	55020052 	strpl	r0, [r2, #-82]
    1e40:	00005901 	andeq	r5, r0, r1, lsl #18
    1e44:	14230200 	strtne	r0, [r3], #-512
    1e48:	00081a0b 	andeq	r1, r8, fp, lsl #20
    1e4c:	01560200 	cmpeq	r6, r0, lsl #4
    1e50:	00000059 	andeq	r0, r0, r9, asr r0
    1e54:	00182302 	andseq	r2, r8, r2, lsl #6
    1e58:	0e6b010c 	poweqe	f0, f3, #4.0
    1e5c:	22010000 	andcs	r0, r1, #0	; 0x0
    1e60:	00004801 	andeq	r4, r0, r1, lsl #16
    1e64:	0042d800 	subeq	sp, r2, r0, lsl #16
    1e68:	00430808 	subeq	r0, r3, r8, lsl #16
    1e6c:	000f8808 	andeq	r8, pc, r8, lsl #16
    1e70:	0e760d00 	cdpeq	13, 7, cr0, cr6, cr0, {0}
    1e74:	23010000 	movwcs	r0, #4096	; 0x1000
    1e78:	00000048 	andeq	r0, r0, r8, asr #32
    1e7c:	00005401 	andeq	r5, r0, r1, lsl #8
    1e80:	000001b7 	strheq	r0, [r0], -r7
    1e84:	07b20002 	ldreq	r0, [r2, r2]!
    1e88:	01040000 	tsteq	r4, r0
    1e8c:	00000430 	andeq	r0, r0, r0, lsr r4
    1e90:	000e9301 	andeq	r9, lr, r1, lsl #6
    1e94:	0004f400 	andeq	pc, r4, r0, lsl #8
    1e98:	00430800 	subeq	r0, r3, r0, lsl #16
    1e9c:	0044fc08 	subeq	pc, r4, r8, lsl #24
    1ea0:	000a0a08 	andeq	r0, sl, r8, lsl #20
    1ea4:	05040200 	streq	r0, [r4, #-512]
    1ea8:	0000429b 	muleq	r0, fp, r2
    1eac:	94050202 	strls	r0, [r5], #-514
    1eb0:	02000004 	andeq	r0, r0, #4	; 0x4
    1eb4:	05860601 	streq	r0, [r6, #1537]
    1eb8:	04020000 	streq	r0, [r2]
    1ebc:	00431507 	subeq	r1, r3, r7, lsl #10
    1ec0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1ec4:	0000064d 	andeq	r0, r0, sp, asr #12
    1ec8:	00387503 	eorseq	r7, r8, r3, lsl #10
    1ecc:	00522903 	subseq	r2, r2, r3, lsl #18
    1ed0:	01020000 	tsteq	r2, r0
    1ed4:	00058408 	andeq	r8, r5, r8, lsl #8
    1ed8:	003a0400 	eorseq	r0, sl, r0, lsl #8
    1edc:	01050000 	tsteq	r5, r0
    1ee0:	00733903 	rsbseq	r3, r3, r3, lsl #18
    1ee4:	18060000 	stmdane	r6, {}
    1ee8:	0000000b 	andeq	r0, r0, fp
    1eec:	54455307 	strbpl	r5, [r5], #-775
    1ef0:	08000100 	stmdaeq	r0, {r8}
    1ef4:	1c090704 	stcne	7, cr0, [r9], {4}
    1ef8:	e9014f02 	stmdb	r1, {r1, r8, r9, sl, fp, lr}
    1efc:	0a000000 	beq	1f04 <__Stack_Size+0x1b04>
    1f00:	004c5243 	subeq	r5, ip, r3, asr #4
    1f04:	59015002 	stmdbpl	r1, {r1, ip, lr}
    1f08:	02000000 	andeq	r0, r0, #0	; 0x0
    1f0c:	430a0023 	movwmi	r0, #40995	; 0xa023
    1f10:	02004852 	andeq	r4, r0, #5373952	; 0x520000
    1f14:	00590151 	subseq	r0, r9, r1, asr r1
    1f18:	23020000 	movwcs	r0, #8192	; 0x2000
    1f1c:	44490a04 	strbmi	r0, [r9], #-2564
    1f20:	52020052 	andpl	r0, r2, #82	; 0x52
    1f24:	00005901 	andeq	r5, r0, r1, lsl #18
    1f28:	08230200 	stmdaeq	r3!, {r9}
    1f2c:	52444f0a 	subpl	r4, r4, #40	; 0x28
    1f30:	01530200 	cmpeq	r3, r0, lsl #4
    1f34:	00000059 	andeq	r0, r0, r9, asr r0
    1f38:	0b0c2302 	bleq	30ab48 <__Stack_Size+0x30a748>
    1f3c:	00000831 	andeq	r0, r0, r1, lsr r8
    1f40:	59015402 	stmdbpl	r1, {r1, sl, ip, lr}
    1f44:	02000000 	andeq	r0, r0, #0	; 0x0
    1f48:	420a1023 	andmi	r1, sl, #35	; 0x23
    1f4c:	02005252 	andeq	r5, r0, #536870917	; 0x20000005
    1f50:	00590155 	subseq	r0, r9, r5, asr r1
    1f54:	23020000 	movwcs	r0, #8192	; 0x2000
    1f58:	081a0b14 	ldmdaeq	sl, {r2, r4, r8, r9, fp}
    1f5c:	56020000 	strpl	r0, [r2], -r0
    1f60:	00005901 	andeq	r5, r0, r1, lsl #18
    1f64:	18230200 	stmdane	r3!, {r9}
    1f68:	04010500 	streq	r0, [r1], #-1280
    1f6c:	0000fd17 	andeq	pc, r0, r7, lsl sp
    1f70:	464f0700 	strbmi	r0, [pc], -r0, lsl #14
    1f74:	07000046 	streq	r0, [r0, -r6, asr #32]
    1f78:	01004e4f 	tsteq	r0, pc, asr #28
    1f7c:	0a190c00 	beq	644f84 <__Stack_Size+0x644b84>
    1f80:	17040000 	strne	r0, [r4, -r0]
    1f84:	000000e9 	andeq	r0, r0, r9, ror #1
    1f88:	0ecd010d 	poleqe	f0, f5, #5.0
    1f8c:	6b010000 	blvs	41f94 <__Stack_Size+0x41b94>
    1f90:	00000048 	andeq	r0, r0, r8, asr #32
    1f94:	08004308 	stmdaeq	r0, {r3, r8, r9, lr}
    1f98:	0800433c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, lr}
    1f9c:	00000fa7 	andeq	r0, r0, r7, lsr #31
    1fa0:	00000130 	andeq	r0, r0, r0, lsr r1
    1fa4:	6267720e 	rsbvs	r7, r7, #-536870912	; 0xe0000000
    1fa8:	486c0100 	stmdami	ip!, {r8}^
    1fac:	00000000 	andeq	r0, r0, r0
    1fb0:	0ee7010f 	cdpeq	1, 14, cr0, cr7, cr15, {0}
    1fb4:	30010000 	andcc	r0, r1, r0
    1fb8:	0000fd01 	andeq	pc, r0, r1, lsl #26
    1fbc:	00433c00 	subeq	r3, r3, r0, lsl #24
    1fc0:	0043d008 	subeq	sp, r3, r8
    1fc4:	000fc608 	andeq	ip, pc, r8, lsl #12
    1fc8:	00015d00 	andeq	r5, r1, r0, lsl #26
    1fcc:	0ede1000 	cdpeq	0, 13, cr1, cr14, cr0, {0}
    1fd0:	2f010000 	svccs	0x00010000
    1fd4:	00000048 	andeq	r0, r0, r8, asr #32
    1fd8:	00000ff1 	strdeq	r0, [r0], -r1
    1fdc:	a6011100 	strge	r1, [r1], -r0, lsl #2
    1fe0:	0100000e 	tsteq	r0, lr
    1fe4:	43d0015d 	bicsmi	r0, r0, #1073741847	; 0x40000017
    1fe8:	442c0800 	strtmi	r0, [ip], #-2048
    1fec:	10460800 	subne	r0, r6, r0, lsl #16
    1ff0:	01860000 	orreq	r0, r6, r0
    1ff4:	52120000 	andspl	r0, r2, #0	; 0x0
    1ff8:	01004247 	tsteq	r0, r7, asr #4
    1ffc:	0000485c 	andeq	r4, r0, ip, asr r8
    2000:	00106500 	andseq	r6, r0, r0, lsl #10
    2004:	01130000 	tsteq	r3, r0
    2008:	00000eb7 	strheq	r0, [r0], -r7
    200c:	2c011801 	stccs	8, cr1, [r1], {1}
    2010:	fc080044 	stc2	0, cr0, [r8], {68}
    2014:	8e080044 	cdphi	0, 0, cr0, cr8, cr4, {2}
    2018:	10000010 	andne	r0, r0, r0, lsl r0
    201c:	00000ede 	ldrdeq	r0, [r0], -lr
    2020:	00481701 	subeq	r1, r8, r1, lsl #14
    2024:	10ad0000 	adcne	r0, sp, r0
    2028:	c4100000 	ldrgt	r0, [r0]
    202c:	0100000e 	tsteq	r0, lr
    2030:	0000fd17 	andeq	pc, r0, r7, lsl sp
    2034:	0010cb00 	andseq	ip, r0, r0, lsl #22
    2038:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    203c:	0200000c 	andeq	r0, r0, #12	; 0xc
    2040:	0008cc00 	andeq	ip, r8, r0, lsl #24
    2044:	30010400 	andcc	r0, r1, r0, lsl #8
    2048:	01000004 	tsteq	r0, r4
    204c:	00001088 	andeq	r1, r0, r8, lsl #1
    2050:	000004f4 	strdeq	r0, [r0], -r4
    2054:	080044fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
    2058:	08004bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
    205c:	00000ae2 	andeq	r0, r0, r2, ror #21
    2060:	9b050402 	blls	143070 <__Stack_Size+0x142c70>
    2064:	02000042 	andeq	r0, r0, #66	; 0x42
    2068:	04940502 	ldreq	r0, [r4], #1282
    206c:	01020000 	tsteq	r2, r0
    2070:	00058606 	andeq	r8, r5, r6, lsl #12
    2074:	33750300 	cmncc	r5, #0	; 0x0
    2078:	27020032 	smladxcs	r2, r2, r0, r0
    207c:	00000045 	andeq	r0, r0, r5, asr #32
    2080:	15070402 	strne	r0, [r7, #-1026]
    2084:	03000043 	movweq	r0, #67	; 0x43
    2088:	00363175 	eorseq	r3, r6, r5, ror r1
    208c:	00572802 	subseq	r2, r7, r2, lsl #16
    2090:	02020000 	andeq	r0, r2, #0	; 0x0
    2094:	00064d07 	andeq	r4, r6, r7, lsl #26
    2098:	38750300 	ldmdacc	r5!, {r8, r9}^
    209c:	68290200 	stmdavs	r9!, {r9}
    20a0:	02000000 	andeq	r0, r0, #0	; 0x0
    20a4:	05840801 	streq	r0, [r4, #2049]
    20a8:	45040000 	strmi	r0, [r4]
    20ac:	04000000 	streq	r0, [r0]
    20b0:	00000057 	andeq	r0, r0, r7, asr r0
    20b4:	39020105 	stmdbcc	r2, {r0, r2, r8}
    20b8:	0000008e 	andeq	r0, r0, lr, lsl #1
    20bc:	000b1806 	andeq	r1, fp, r6, lsl #16
    20c0:	53070000 	movwpl	r0, #28672	; 0x7000
    20c4:	01005445 	tsteq	r0, r5, asr #8
    20c8:	02010500 	andeq	r0, r1, #0	; 0x0
    20cc:	0000a33b 	andeq	sl, r0, fp, lsr r3
    20d0:	0cfd0600 	ldcleq	6, cr0, [sp]
    20d4:	06000000 	streq	r0, [r0], -r0
    20d8:	00001a50 	andeq	r1, r0, r0, asr sl
    20dc:	76080001 	strvc	r0, [r8], -r1
    20e0:	0200000f 	andeq	r0, r0, #15	; 0xf
    20e4:	00008e3b 	andeq	r8, r0, fp, lsr lr
    20e8:	02010500 	andeq	r0, r1, #0	; 0x0
    20ec:	0000c33e 	andeq	ip, r0, lr, lsr r3
    20f0:	0f050600 	svceq	0x00050600
    20f4:	06000000 	streq	r0, [r0], -r0
    20f8:	000011bc 	strheq	r1, [r0], -ip
    20fc:	a5080001 	strge	r0, [r8, #-1]
    2100:	0200000f 	andeq	r0, r0, #15	; 0xf
    2104:	0000ae3e 	andeq	sl, r0, lr, lsr lr
    2108:	03500900 	cmpeq	r0, #0	; 0x0
    210c:	0001ed25 	andeq	lr, r1, r5, lsr #26
    2110:	52530a00 	subspl	r0, r3, #0	; 0x0
    2114:	6f260300 	svcvs	0x00260300
    2118:	02000000 	andeq	r0, r0, #0	; 0x0
    211c:	430a0023 	movwmi	r0, #40995	; 0xa023
    2120:	03003152 	movweq	r3, #338	; 0x152
    2124:	00006f27 	andeq	r6, r0, r7, lsr #30
    2128:	04230200 	strteq	r0, [r3], #-512
    212c:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    2130:	6f280300 	svcvs	0x00280300
    2134:	02000000 	andeq	r0, r0, #0	; 0x0
    2138:	0e0b0823 	cdpeq	8, 0, cr0, cr11, cr3, {1}
    213c:	03000013 	movweq	r0, #19	; 0x13
    2140:	00006f29 	andeq	r6, r0, r9, lsr #30
    2144:	0c230200 	sfmeq	f0, 4, [r3]
    2148:	0013140b 	andseq	r1, r3, fp, lsl #8
    214c:	6f2a0300 	svcvs	0x002a0300
    2150:	02000000 	andeq	r0, r0, #0	; 0x0
    2154:	ad0b1023 	stcge	0, cr1, [fp, #-140]
    2158:	03000014 	movweq	r0, #20	; 0x14
    215c:	00006f2b 	andeq	r6, r0, fp, lsr #30
    2160:	14230200 	strtne	r0, [r3], #-512
    2164:	0014b30b 	andseq	fp, r4, fp, lsl #6
    2168:	6f2c0300 	svcvs	0x002c0300
    216c:	02000000 	andeq	r0, r0, #0	; 0x0
    2170:	b90b1823 	stmdblt	fp, {r0, r1, r5, fp, ip}
    2174:	03000014 	movweq	r0, #20	; 0x14
    2178:	00006f2d 	andeq	r6, r0, sp, lsr #30
    217c:	1c230200 	sfmne	f0, 4, [r3]
    2180:	0014bf0b 	andseq	fp, r4, fp, lsl #30
    2184:	6f2e0300 	svcvs	0x002e0300
    2188:	02000000 	andeq	r0, r0, #0	; 0x0
    218c:	480a2023 	stmdami	sl, {r0, r1, r5, sp}
    2190:	03005254 	movweq	r5, #596	; 0x254
    2194:	00006f2f 	andeq	r6, r0, pc, lsr #30
    2198:	24230200 	strtcs	r0, [r3], #-512
    219c:	52544c0a 	subspl	r4, r4, #2560	; 0xa00
    21a0:	6f300300 	svcvs	0x00300300
    21a4:	02000000 	andeq	r0, r0, #0	; 0x0
    21a8:	0b0b2823 	bleq	2cc23c <__Stack_Size+0x2cbe3c>
    21ac:	0300000f 	movweq	r0, #15	; 0xf
    21b0:	00006f31 	andeq	r6, r0, r1, lsr pc
    21b4:	2c230200 	sfmcs	f0, 4, [r3]
    21b8:	000f100b 	andeq	r1, pc, fp
    21bc:	6f320300 	svcvs	0x00320300
    21c0:	02000000 	andeq	r0, r0, #0	; 0x0
    21c4:	150b3023 	strne	r3, [fp, #-35]
    21c8:	0300000f 	movweq	r0, #15	; 0xf
    21cc:	00006f33 	andeq	r6, r0, r3, lsr pc
    21d0:	34230200 	strtcc	r0, [r3], #-512
    21d4:	0012ad0b 	andseq	sl, r2, fp, lsl #26
    21d8:	6f340300 	svcvs	0x00340300
    21dc:	02000000 	andeq	r0, r0, #0	; 0x0
    21e0:	4b0b3823 	blmi	2d0274 <__Stack_Size+0x2cfe74>
    21e4:	03000013 	movweq	r0, #19	; 0x13
    21e8:	00006f35 	andeq	r6, r0, r5, lsr pc
    21ec:	3c230200 	sfmcc	f0, 4, [r3]
    21f0:	0013500b 	andseq	r5, r3, fp
    21f4:	6f360300 	svcvs	0x00360300
    21f8:	02000000 	andeq	r0, r0, #0	; 0x0
    21fc:	550b4023 	strpl	r4, [fp, #-35]
    2200:	03000013 	movweq	r0, #19	; 0x13
    2204:	00006f37 	andeq	r6, r0, r7, lsr pc
    2208:	44230200 	strtmi	r0, [r3], #-512
    220c:	00135a0b 	andseq	r5, r3, fp, lsl #20
    2210:	6f380300 	svcvs	0x00380300
    2214:	02000000 	andeq	r0, r0, #0	; 0x0
    2218:	440a4823 	strmi	r4, [sl], #-2083
    221c:	39030052 	stmdbcc	r3, {r1, r4, r6}
    2220:	0000006f 	andeq	r0, r0, pc, rrx
    2224:	004c2302 	subeq	r2, ip, r2, lsl #6
    2228:	0d07040c 	cfstrseq	mvf0, [r7, #-48]
    222c:	014f031c 	cmpeq	pc, ip, lsl r3
    2230:	00000263 	andeq	r0, r0, r3, ror #4
    2234:	4c52430e 	mrrcmi	3, 0, r4, r2, cr14
    2238:	01500300 	cmpeq	r0, r0, lsl #6
    223c:	0000006f 	andeq	r0, r0, pc, rrx
    2240:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    2244:	00485243 	subeq	r5, r8, r3, asr #4
    2248:	6f015103 	svcvs	0x00015103
    224c:	02000000 	andeq	r0, r0, #0	; 0x0
    2250:	490e0423 	stmdbmi	lr, {r0, r1, r5, sl}
    2254:	03005244 	movweq	r5, #580	; 0x244
    2258:	006f0152 	rsbeq	r0, pc, r2, asr r1
    225c:	23020000 	movwcs	r0, #8192	; 0x2000
    2260:	444f0e08 	strbmi	r0, [pc], #3592	; 2268 <__Stack_Size+0x1e68>
    2264:	53030052 	movwpl	r0, #12370	; 0x3052
    2268:	00006f01 	andeq	r6, r0, r1, lsl #30
    226c:	0c230200 	sfmeq	f0, 4, [r3]
    2270:	0008310f 	andeq	r3, r8, pc, lsl #2
    2274:	01540300 	cmpeq	r4, r0, lsl #6
    2278:	0000006f 	andeq	r0, r0, pc, rrx
    227c:	0e102302 	cdpeq	3, 1, cr2, cr0, cr2, {0}
    2280:	00525242 	subseq	r5, r2, r2, asr #4
    2284:	6f015503 	svcvs	0x00015503
    2288:	02000000 	andeq	r0, r0, #0	; 0x0
    228c:	1a0f1423 	bne	3c7320 <__Stack_Size+0x3c6f20>
    2290:	03000008 	movweq	r0, #8	; 0x8
    2294:	006f0156 	rsbeq	r0, pc, r6, asr r1
    2298:	23020000 	movwcs	r0, #8192	; 0x2000
    229c:	240d0018 	strcs	r0, [sp], #-24
    22a0:	7901ec03 	stmdbvc	r1, {r0, r1, sl, fp, sp, lr, pc}
    22a4:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    22a8:	00315243 	eorseq	r5, r1, r3, asr #4
    22ac:	7401ed03 	strvc	lr, [r1], #-3331
    22b0:	02000000 	andeq	r0, r0, #0	; 0x0
    22b4:	4e0f0023 	cdpmi	0, 0, cr0, cr15, cr3, {1}
    22b8:	03000004 	movweq	r0, #4	; 0x4
    22bc:	004c01ee 	subeq	r0, ip, lr, ror #3
    22c0:	23020000 	movwcs	r0, #8192	; 0x2000
    22c4:	52430e02 	subpl	r0, r3, #32	; 0x20
    22c8:	ef030032 	svc	0x00030032
    22cc:	00007401 	andeq	r7, r0, r1, lsl #8
    22d0:	04230200 	strteq	r0, [r3], #-512
    22d4:	0004580f 	andeq	r5, r4, pc, lsl #16
    22d8:	01f00300 	mvnseq	r0, r0, lsl #6
    22dc:	0000004c 	andeq	r0, r0, ip, asr #32
    22e0:	0e062302 	cdpeq	3, 0, cr2, cr6, cr2, {0}
    22e4:	03005253 	movweq	r5, #595	; 0x253
    22e8:	007401f1 	ldrshteq	r0, [r4], #-17
    22ec:	23020000 	movwcs	r0, #8192	; 0x2000
    22f0:	04620f08 	strbteq	r0, [r2], #-3848
    22f4:	f2030000 	vhadd.s8	d0, d3, d0
    22f8:	00004c01 	andeq	r4, r0, r1, lsl #24
    22fc:	0a230200 	beq	8c2b04 <__Stack_Size+0x8c2704>
    2300:	0052440e 	subseq	r4, r2, lr, lsl #8
    2304:	7401f303 	strvc	pc, [r1], #-771
    2308:	02000000 	andeq	r0, r0, #0	; 0x0
    230c:	6c0f0c23 	stcvs	12, cr0, [pc], {35}
    2310:	03000004 	movweq	r0, #4	; 0x4
    2314:	004c01f4 	strdeq	r0, [ip], #-20
    2318:	23020000 	movwcs	r0, #8192	; 0x2000
    231c:	13e50f0e 	mvnne	r0, #56	; 0x38
    2320:	f5030000 	undefined instruction 0xf5030000
    2324:	00007401 	andeq	r7, r0, r1, lsl #8
    2328:	10230200 	eorne	r0, r3, r0, lsl #4
    232c:	0004760f 	andeq	r7, r4, pc, lsl #12
    2330:	01f60300 	mvnseq	r0, r0, lsl #6
    2334:	0000004c 	andeq	r0, r0, ip, asr #32
    2338:	0f122302 	svceq	0x00122302
    233c:	00000fb1 	strheq	r0, [r0], -r1
    2340:	7401f703 	strvc	pc, [r1], #-1795
    2344:	02000000 	andeq	r0, r0, #0	; 0x0
    2348:	800f1423 	andhi	r1, pc, r3, lsr #8
    234c:	03000004 	movweq	r0, #4	; 0x4
    2350:	004c01f8 	strdeq	r0, [ip], #-24
    2354:	23020000 	movwcs	r0, #8192	; 0x2000
    2358:	11490f16 	cmpne	r9, r6, lsl pc
    235c:	f9030000 	undefined instruction 0xf9030000
    2360:	00007401 	andeq	r7, r0, r1, lsl #8
    2364:	18230200 	stmdane	r3!, {r9}
    2368:	00048a0f 	andeq	r8, r4, pc, lsl #20
    236c:	01fa0300 	mvnseq	r0, r0, lsl #6
    2370:	0000004c 	andeq	r0, r0, ip, asr #32
    2374:	0f1a2302 	svceq	0x001a2302
    2378:	00001450 	andeq	r1, r0, r0, asr r4
    237c:	7401fb03 	strvc	pc, [r1], #-2819
    2380:	02000000 	andeq	r0, r0, #0	; 0x0
    2384:	bb0f1c23 	bllt	3c9418 <__Stack_Size+0x3c9018>
    2388:	03000006 	movweq	r0, #6	; 0x6
    238c:	004c01fc 	strdeq	r0, [ip], #-28
    2390:	23020000 	movwcs	r0, #8192	; 0x2000
    2394:	131a0f1e 	tstne	sl, #120	; 0x78
    2398:	fd030000 	stc2	0, cr0, [r3]
    239c:	00007401 	andeq	r7, r0, r1, lsl #8
    23a0:	20230200 	eorcs	r0, r3, r0, lsl #4
    23a4:	00049e0f 	andeq	r9, r4, pc, lsl #28
    23a8:	01fe0300 	mvnseq	r0, r0, lsl #6
    23ac:	0000004c 	andeq	r0, r0, ip, asr #32
    23b0:	00222302 	eoreq	r2, r2, r2, lsl #6
    23b4:	0c03500d 	stceq	0, cr5, [r3], {13}
    23b8:	0005da02 	andeq	sp, r5, r2, lsl #20
    23bc:	52430e00 	subpl	r0, r3, #0	; 0x0
    23c0:	0d030031 	stceq	0, cr0, [r3, #-196]
    23c4:	00007402 	andeq	r7, r0, r2, lsl #8
    23c8:	00230200 	eoreq	r0, r3, r0, lsl #4
    23cc:	00044e0f 	andeq	r4, r4, pc, lsl #28
    23d0:	020e0300 	andeq	r0, lr, #0	; 0x0
    23d4:	0000004c 	andeq	r0, r0, ip, asr #32
    23d8:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
    23dc:	00325243 	eorseq	r5, r2, r3, asr #4
    23e0:	74020f03 	strvc	r0, [r2], #-3843
    23e4:	02000000 	andeq	r0, r0, #0	; 0x0
    23e8:	580f0423 	stmdapl	pc, {r0, r1, r5, sl}
    23ec:	03000004 	movweq	r0, #4	; 0x4
    23f0:	004c0210 	subeq	r0, ip, r0, lsl r2
    23f4:	23020000 	movwcs	r0, #8192	; 0x2000
    23f8:	02a50f06 	adceq	r0, r5, #24	; 0x18
    23fc:	11030000 	tstne	r3, r0
    2400:	00007402 	andeq	r7, r0, r2, lsl #8
    2404:	08230200 	stmdaeq	r3!, {r9}
    2408:	0004620f 	andeq	r6, r4, pc, lsl #4
    240c:	02120300 	andseq	r0, r2, #0	; 0x0
    2410:	0000004c 	andeq	r0, r0, ip, asr #32
    2414:	0f0a2302 	svceq	0x000a2302
    2418:	0000024c 	andeq	r0, r0, ip, asr #4
    241c:	74021303 	strvc	r1, [r2], #-771
    2420:	02000000 	andeq	r0, r0, #0	; 0x0
    2424:	6c0f0c23 	stcvs	12, cr0, [pc], {35}
    2428:	03000004 	movweq	r0, #4	; 0x4
    242c:	004c0214 	subeq	r0, ip, r4, lsl r2
    2430:	23020000 	movwcs	r0, #8192	; 0x2000
    2434:	52530e0e 	subspl	r0, r3, #224	; 0xe0
    2438:	02150300 	andseq	r0, r5, #0	; 0x0
    243c:	00000074 	andeq	r0, r0, r4, ror r0
    2440:	0f102302 	svceq	0x00102302
    2444:	00000476 	andeq	r0, r0, r6, ror r4
    2448:	4c021603 	stcmi	6, cr1, [r2], {3}
    244c:	02000000 	andeq	r0, r0, #0	; 0x0
    2450:	450e1223 	strmi	r1, [lr, #-547]
    2454:	03005247 	movweq	r5, #583	; 0x247
    2458:	00740217 	rsbseq	r0, r4, r7, lsl r2
    245c:	23020000 	movwcs	r0, #8192	; 0x2000
    2460:	04800f14 	streq	r0, [r0], #3860
    2464:	18030000 	stmdane	r3, {}
    2468:	00004c02 	andeq	r4, r0, r2, lsl #24
    246c:	16230200 	strtne	r0, [r3], -r0, lsl #4
    2470:	00019e0f 	andeq	r9, r1, pc, lsl #28
    2474:	02190300 	andseq	r0, r9, #0	; 0x0
    2478:	00000074 	andeq	r0, r0, r4, ror r0
    247c:	0f182302 	svceq	0x00182302
    2480:	0000048a 	andeq	r0, r0, sl, lsl #9
    2484:	4c021a03 	stcmi	10, cr1, [r2], {3}
    2488:	02000000 	andeq	r0, r0, #0	; 0x0
    248c:	a40f1a23 	strge	r1, [pc], #2595	; 2494 <__Stack_Size+0x2094>
    2490:	03000001 	movweq	r0, #1	; 0x1
    2494:	0074021b 	rsbseq	r0, r4, fp, lsl r2
    2498:	23020000 	movwcs	r0, #8192	; 0x2000
    249c:	06bb0f1c 	ssateq	r0, #28, ip, lsl #30
    24a0:	1c030000 	stcne	0, cr0, [r3], {0}
    24a4:	00004c02 	andeq	r4, r0, r2, lsl #24
    24a8:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    24ac:	0002600f 	andeq	r6, r2, pc
    24b0:	021d0300 	andseq	r0, sp, #0	; 0x0
    24b4:	00000074 	andeq	r0, r0, r4, ror r0
    24b8:	0f202302 	svceq	0x00202302
    24bc:	0000049e 	muleq	r0, lr, r4
    24c0:	4c021e03 	stcmi	14, cr1, [r2], {3}
    24c4:	02000000 	andeq	r0, r0, #0	; 0x0
    24c8:	430e2223 	movwmi	r2, #57891	; 0xe223
    24cc:	0300544e 	movweq	r5, #1102	; 0x44e
    24d0:	0074021f 	rsbseq	r0, r4, pc, lsl r2
    24d4:	23020000 	movwcs	r0, #8192	; 0x2000
    24d8:	04a80f24 	strteq	r0, [r8], #3876
    24dc:	20030000 	andcs	r0, r3, r0
    24e0:	00004c02 	andeq	r4, r0, r2, lsl #24
    24e4:	26230200 	strtcs	r0, [r3], -r0, lsl #4
    24e8:	4353500e 	cmpmi	r3, #14	; 0xe
    24ec:	02210300 	eoreq	r0, r1, #0	; 0x0
    24f0:	00000074 	andeq	r0, r0, r4, ror r0
    24f4:	0f282302 	svceq	0x00282302
    24f8:	000005ab 	andeq	r0, r0, fp, lsr #11
    24fc:	4c022203 	sfmmi	f2, 4, [r2], {3}
    2500:	02000000 	andeq	r0, r0, #0	; 0x0
    2504:	410e2a23 	tstmi	lr, r3, lsr #20
    2508:	03005252 	movweq	r5, #594	; 0x252
    250c:	00740223 	rsbseq	r0, r4, r3, lsr #4
    2510:	23020000 	movwcs	r0, #8192	; 0x2000
    2514:	05b60f2c 	ldreq	r0, [r6, #3884]!
    2518:	24030000 	strcs	r0, [r3]
    251c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2520:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
    2524:	5243520e 	subpl	r5, r3, #-536870912	; 0xe0000000
    2528:	02250300 	eoreq	r0, r5, #0	; 0x0
    252c:	00000074 	andeq	r0, r0, r4, ror r0
    2530:	0f302302 	svceq	0x00302302
    2534:	000005c1 	andeq	r0, r0, r1, asr #11
    2538:	4c022603 	stcmi	6, cr2, [r2], {3}
    253c:	02000000 	andeq	r0, r0, #0	; 0x0
    2540:	8a0f3223 	bhi	3cedd4 <__Stack_Size+0x3ce9d4>
    2544:	03000001 	movweq	r0, #1	; 0x1
    2548:	00740227 	rsbseq	r0, r4, r7, lsr #4
    254c:	23020000 	movwcs	r0, #8192	; 0x2000
    2550:	05cc0f34 	strbeq	r0, [ip, #3892]
    2554:	28030000 	stmdacs	r3, {}
    2558:	00004c02 	andeq	r4, r0, r2, lsl #24
    255c:	36230200 	strtcc	r0, [r3], -r0, lsl #4
    2560:	00018f0f 	andeq	r8, r1, pc, lsl #30
    2564:	02290300 	eoreq	r0, r9, #0	; 0x0
    2568:	00000074 	andeq	r0, r0, r4, ror r0
    256c:	0f382302 	svceq	0x00382302
    2570:	000005d7 	ldrdeq	r0, [r0], -r7
    2574:	4c022a03 	stcmi	10, cr2, [r2], {3}
    2578:	02000000 	andeq	r0, r0, #0	; 0x0
    257c:	940f3a23 	strls	r3, [pc], #2595	; 2584 <__Stack_Size+0x2184>
    2580:	03000001 	movweq	r0, #1	; 0x1
    2584:	0074022b 	rsbseq	r0, r4, fp, lsr #4
    2588:	23020000 	movwcs	r0, #8192	; 0x2000
    258c:	05e20f3c 	strbeq	r0, [r2, #3900]!
    2590:	2c030000 	stccs	0, cr0, [r3], {0}
    2594:	00004c02 	andeq	r4, r0, r2, lsl #24
    2598:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
    259c:	0001990f 	andeq	r9, r1, pc, lsl #18
    25a0:	022d0300 	eoreq	r0, sp, #0	; 0x0
    25a4:	00000074 	andeq	r0, r0, r4, ror r0
    25a8:	0f402302 	svceq	0x00402302
    25ac:	000005ed 	andeq	r0, r0, sp, ror #11
    25b0:	4c022e03 	stcmi	14, cr2, [r2], {3}
    25b4:	02000000 	andeq	r0, r0, #0	; 0x0
    25b8:	640f4223 	strvs	r4, [pc], #547	; 25c0 <__Stack_Size+0x21c0>
    25bc:	03000001 	movweq	r0, #1	; 0x1
    25c0:	0074022f 	rsbseq	r0, r4, pc, lsr #4
    25c4:	23020000 	movwcs	r0, #8192	; 0x2000
    25c8:	05f80f44 	ldrbeq	r0, [r8, #3908]!
    25cc:	30030000 	andcc	r0, r3, r0
    25d0:	00004c02 	andeq	r4, r0, r2, lsl #24
    25d4:	46230200 	strtmi	r0, [r3], -r0, lsl #4
    25d8:	5243440e 	subpl	r4, r3, #234881024	; 0xe000000
    25dc:	02310300 	eorseq	r0, r1, #0	; 0x0
    25e0:	00000074 	andeq	r0, r0, r4, ror r0
    25e4:	0f482302 	svceq	0x00482302
    25e8:	00000603 	andeq	r0, r0, r3, lsl #12
    25ec:	4c023203 	sfmmi	f3, 4, [r2], {3}
    25f0:	02000000 	andeq	r0, r0, #0	; 0x0
    25f4:	c30f4a23 	movwgt	r4, #64035	; 0xfa23
    25f8:	03000004 	movweq	r0, #4	; 0x4
    25fc:	00740233 	rsbseq	r0, r4, r3, lsr r2
    2600:	23020000 	movwcs	r0, #8192	; 0x2000
    2604:	060e0f4c 	streq	r0, [lr], -ip, asr #30
    2608:	34030000 	strcc	r0, [r3]
    260c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2610:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
    2614:	031c0d00 	tsteq	ip, #0	; 0x0
    2618:	06b40239 	undefined
    261c:	530e0000 	movwpl	r0, #57344	; 0xe000
    2620:	3a030052 	bcc	c2770 <__Stack_Size+0xc2370>
    2624:	00007402 	andeq	r7, r0, r2, lsl #8
    2628:	00230200 	eoreq	r0, r3, r0, lsl #4
    262c:	00044e0f 	andeq	r4, r4, pc, lsl #28
    2630:	023b0300 	eorseq	r0, fp, #0	; 0x0
    2634:	0000004c 	andeq	r0, r0, ip, asr #32
    2638:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
    263c:	03005244 	movweq	r5, #580	; 0x244
    2640:	0074023c 	rsbseq	r0, r4, ip, lsr r2
    2644:	23020000 	movwcs	r0, #8192	; 0x2000
    2648:	04580f04 	ldrbeq	r0, [r8], #-3844
    264c:	3d030000 	stccc	0, cr0, [r3]
    2650:	00004c02 	andeq	r4, r0, r2, lsl #24
    2654:	06230200 	strteq	r0, [r3], -r0, lsl #4
    2658:	5252420e 	subspl	r4, r2, #-536870912	; 0xe0000000
    265c:	023e0300 	eorseq	r0, lr, #0	; 0x0
    2660:	00000074 	andeq	r0, r0, r4, ror r0
    2664:	0f082302 	svceq	0x00082302
    2668:	00000462 	andeq	r0, r0, r2, ror #8
    266c:	4c023f03 	stcmi	15, cr3, [r2], {3}
    2670:	02000000 	andeq	r0, r0, #0	; 0x0
    2674:	430e0a23 	movwmi	r0, #59939	; 0xea23
    2678:	03003152 	movweq	r3, #338	; 0x152
    267c:	00740240 	rsbseq	r0, r4, r0, asr #4
    2680:	23020000 	movwcs	r0, #8192	; 0x2000
    2684:	046c0f0c 	strbteq	r0, [ip], #-3852
    2688:	41030000 	tstmi	r3, r0
    268c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2690:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    2694:	3252430e 	subscc	r4, r2, #939524096	; 0x38000000
    2698:	02420300 	subeq	r0, r2, #0	; 0x0
    269c:	00000074 	andeq	r0, r0, r4, ror r0
    26a0:	0f102302 	svceq	0x00102302
    26a4:	00000476 	andeq	r0, r0, r6, ror r4
    26a8:	4c024303 	stcmi	3, cr4, [r2], {3}
    26ac:	02000000 	andeq	r0, r0, #0	; 0x0
    26b0:	430e1223 	movwmi	r1, #57891	; 0xe223
    26b4:	03003352 	movweq	r3, #850	; 0x352
    26b8:	00740244 	rsbseq	r0, r4, r4, asr #4
    26bc:	23020000 	movwcs	r0, #8192	; 0x2000
    26c0:	04800f14 	streq	r0, [r0], #3860
    26c4:	45030000 	strmi	r0, [r3]
    26c8:	00004c02 	andeq	r4, r0, r2, lsl #24
    26cc:	16230200 	strtne	r0, [r3], -r0, lsl #4
    26d0:	000a9e0f 	andeq	r9, sl, pc, lsl #28
    26d4:	02460300 	subeq	r0, r6, #0	; 0x0
    26d8:	00000074 	andeq	r0, r0, r4, ror r0
    26dc:	0f182302 	svceq	0x00182302
    26e0:	0000048a 	andeq	r0, r0, sl, lsl #9
    26e4:	4c024703 	stcmi	7, cr4, [r2], {3}
    26e8:	02000000 	andeq	r0, r0, #0	; 0x0
    26ec:	09001a23 	stmdbeq	r0, {r0, r1, r5, r9, fp, ip}
    26f0:	111b0414 	tstne	fp, r4, lsl r4
    26f4:	0b000007 	bleq	2718 <__Stack_Size+0x2318>
    26f8:	00001524 	andeq	r1, r0, r4, lsr #10
    26fc:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    2700:	23020000 	movwcs	r0, #8192	; 0x2000
    2704:	10f80b00 	rscsne	r0, r8, r0, lsl #22
    2708:	1d040000 	stcne	0, cr0, [r4]
    270c:	000000a3 	andeq	r0, r0, r3, lsr #1
    2710:	0b042302 	bleq	10b320 <__Stack_Size+0x10af20>
    2714:	000011c4 	andeq	r1, r0, r4, asr #3
    2718:	00a31e04 	adceq	r1, r3, r4, lsl #28
    271c:	23020000 	movwcs	r0, #8192	; 0x2000
    2720:	14800b05 	strne	r0, [r0], #2821
    2724:	1f040000 	svcne	0x00040000
    2728:	0000003a 	andeq	r0, r0, sl, lsr r0
    272c:	0b082302 	bleq	20b33c <__Stack_Size+0x20af3c>
    2730:	0000137a 	andeq	r1, r0, sl, ror r3
    2734:	003a2004 	eorseq	r2, sl, r4
    2738:	23020000 	movwcs	r0, #8192	; 0x2000
    273c:	11ee0b0c 	mvnne	r0, ip, lsl #22
    2740:	21040000 	tstcs	r4, r0
    2744:	0000005e 	andeq	r0, r0, lr, asr r0
    2748:	00102302 	andseq	r2, r0, r2, lsl #6
    274c:	00104d08 	andseq	r4, r0, r8, lsl #26
    2750:	b4220400 	strtlt	r0, [r2], #-1024
    2754:	05000006 	streq	r0, [r0, #-6]
    2758:	37230501 	strcc	r0, [r3, -r1, lsl #10]!
    275c:	06000007 	streq	r0, [r0], -r7
    2760:	000010d2 	ldrdeq	r1, [r0], -r2
    2764:	103d0601 	eorsne	r0, sp, r1, lsl #12
    2768:	06020000 	streq	r0, [r2], -r0
    276c:	00001405 	andeq	r1, r0, r5, lsl #8
    2770:	20080003 	andcs	r0, r8, r3
    2774:	05000013 	streq	r0, [r0, #-19]
    2778:	00071c27 	andeq	r1, r7, r7, lsr #24
    277c:	05010500 	streq	r0, [r1, #-1280]
    2780:	00077c2e 	andeq	r7, r7, lr, lsr #24
    2784:	133d0600 	teqne	sp, #0	; 0x0
    2788:	06000000 	streq	r0, [r0], -r0
    278c:	000014f4 	strdeq	r1, [r0], -r4
    2790:	11090604 	tstne	r9, r4, lsl #12
    2794:	06280000 	strteq	r0, [r8], -r0
    2798:	00001117 	andeq	r1, r0, r7, lsl r1
    279c:	250600c8 	strcs	r0, [r6, #-200]
    27a0:	14000011 	strne	r0, [r0], #-17
    27a4:	000ef406 	andeq	pc, lr, r6, lsl #8
    27a8:	ea061000 	b	1867b0 <__Stack_Size+0x1863b0>
    27ac:	1c000012 	stcne	0, cr0, [r0], {18}
    27b0:	00135f06 	andseq	r5, r3, r6, lsl #30
    27b4:	08001800 	stmdaeq	r0, {fp, ip}
    27b8:	00001388 	andeq	r1, r0, r8, lsl #7
    27bc:	07423605 	strbeq	r3, [r2, -r5, lsl #12]
    27c0:	04090000 	streq	r0, [r9]
    27c4:	07ba3f05 	ldreq	r3, [sl, r5, lsl #30]!
    27c8:	530b0000 	movwpl	r0, #45056	; 0xb000
    27cc:	0500000f 	streq	r0, [r0, #-15]
    27d0:	00004c40 	andeq	r4, r0, r0, asr #24
    27d4:	00230200 	eoreq	r0, r3, r0, lsl #4
    27d8:	00136f0b 	andseq	r6, r3, fp, lsl #30
    27dc:	37410500 	strbcc	r0, [r1, -r0, lsl #10]
    27e0:	02000007 	andeq	r0, r0, #7	; 0x7
    27e4:	3a0b0223 	bcc	2c3078 <__Stack_Size+0x2c2c78>
    27e8:	0500000f 	streq	r0, [r0, #-15]
    27ec:	00077c42 	andeq	r7, r7, r2, asr #24
    27f0:	03230200 	teqeq	r3, #0	; 0x0
    27f4:	13f40800 	mvnsne	r0, #0	; 0x0
    27f8:	43050000 	movwmi	r0, #20480	; 0x5000
    27fc:	00000787 	andeq	r0, r0, r7, lsl #15
    2800:	1b060409 	blne	18382c <__Stack_Size+0x18342c>
    2804:	00000806 	andeq	r0, r0, r6, lsl #16
    2808:	0012c80b 	andseq	ip, r2, fp, lsl #16
    280c:	5e1c0600 	cfmsub32pl	mvax0, mvfx0, mvfx12, mvfx0
    2810:	02000000 	andeq	r0, r0, #0	; 0x0
    2814:	c50b0023 	strgt	r0, [fp, #-35]
    2818:	06000014 	undefined
    281c:	00005e1d 	andeq	r5, r0, sp, lsl lr
    2820:	01230200 	teqeq	r3, r0, lsl #4
    2824:	0014580b 	andseq	r5, r4, fp, lsl #16
    2828:	5e1e0600 	cfmsub32pl	mvax0, mvfx0, mvfx14, mvfx0
    282c:	02000000 	andeq	r0, r0, #0	; 0x0
    2830:	360b0223 	strcc	r0, [fp], -r3, lsr #4
    2834:	06000011 	undefined
    2838:	0000a31f 	andeq	sl, r0, pc, lsl r3
    283c:	03230200 	teqeq	r3, #0	; 0x0
    2840:	10c10800 	sbcne	r0, r1, r0, lsl #16
    2844:	20060000 	andcs	r0, r6, r0
    2848:	000007c5 	andeq	r0, r0, r5, asr #15
    284c:	1b071209 	blne	1c7078 <__Stack_Size+0x1c6c78>
    2850:	00000898 	muleq	r0, r8, r8
    2854:	0010a30b 	andseq	sl, r0, fp, lsl #6
    2858:	4c1c0700 	ldcmi	7, cr0, [ip], {0}
    285c:	02000000 	andeq	r0, r0, #0	; 0x0
    2860:	ff0b0023 	undefined instruction 0xff0b0023
    2864:	07000011 	smladeq	r0, r1, r0, r0
    2868:	00004c1d 	andeq	r4, r0, sp, lsl ip
    286c:	02230200 	eoreq	r0, r3, #0	; 0x0
    2870:	0014e70b 	andseq	lr, r4, fp, lsl #14
    2874:	4c1e0700 	ldcmi	7, cr0, [lr], {0}
    2878:	02000000 	andeq	r0, r0, #0	; 0x0
    287c:	0a0b0423 	beq	2c3910 <__Stack_Size+0x2c3510>
    2880:	07000015 	smladeq	r0, r5, r0, r0
    2884:	00004c1f 	andeq	r4, r0, pc, lsl ip
    2888:	06230200 	strteq	r0, [r3], -r0, lsl #4
    288c:	0012580b 	andseq	r5, r2, fp, lsl #16
    2890:	4c200700 	stcmi	7, cr0, [r0]
    2894:	02000000 	andeq	r0, r0, #0	; 0x0
    2898:	5c0b0823 	stcpl	8, cr0, [fp], {35}
    289c:	0700000f 	streq	r0, [r0, -pc]
    28a0:	00004c21 	andeq	r4, r0, r1, lsr #24
    28a4:	0a230200 	beq	8c30ac <__Stack_Size+0x8c2cac>
    28a8:	0012b20b 	andseq	fp, r2, fp, lsl #4
    28ac:	4c220700 	stcmi	7, cr0, [r2]
    28b0:	02000000 	andeq	r0, r0, #0	; 0x0
    28b4:	f50b0c23 	undefined instruction 0xf50b0c23
    28b8:	0700000f 	streq	r0, [r0, -pc]
    28bc:	00004c23 	andeq	r4, r0, r3, lsr #24
    28c0:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    28c4:	000fb80b 	andeq	fp, pc, fp, lsl #16
    28c8:	4c240700 	stcmi	7, cr0, [r4]
    28cc:	02000000 	andeq	r0, r0, #0	; 0x0
    28d0:	08001023 	stmdaeq	r0, {r0, r1, r5, ip}
    28d4:	00001399 	muleq	r0, r9, r3
    28d8:	08112507 	ldmdaeq	r1, {r0, r1, r2, r8, sl, sp}
    28dc:	0a090000 	beq	2428e4 <__Stack_Size+0x2424e4>
    28e0:	08f21c08 	ldmeq	r2!, {r3, sl, fp, ip}^
    28e4:	1a0b0000 	bne	2c28ec <__Stack_Size+0x2c24ec>
    28e8:	0800000f 	stmdaeq	r0, {r0, r1, r2, r3}
    28ec:	00004c1d 	andeq	r4, r0, sp, lsl ip
    28f0:	00230200 	eoreq	r0, r3, r0, lsl #4
    28f4:	0012080b 	andseq	r0, r2, fp, lsl #16
    28f8:	4c1e0800 	ldcmi	8, cr0, [lr], {0}
    28fc:	02000000 	andeq	r0, r0, #0	; 0x0
    2900:	db0b0223 	blle	2c3194 <__Stack_Size+0x2c2d94>
    2904:	0800000f 	stmdaeq	r0, {r0, r1, r2, r3}
    2908:	00004c1f 	andeq	r4, r0, pc, lsl ip
    290c:	04230200 	strteq	r0, [r3], #-512
    2910:	0010760b 	andseq	r7, r0, fp, lsl #12
    2914:	4c200800 	stcmi	8, cr0, [r0]
    2918:	02000000 	andeq	r0, r0, #0	; 0x0
    291c:	640b0623 	strvs	r0, [fp], #-1571
    2920:	08000011 	stmdaeq	r0, {r0, r4}
    2924:	00005e21 	andeq	r5, r0, r1, lsr #28
    2928:	08230200 	stmdaeq	r3!, {r9}
    292c:	14950800 	ldrne	r0, [r5], #2048
    2930:	22080000 	andcs	r0, r8, #0	; 0x0
    2934:	000008a3 	andeq	r0, r0, r3, lsr #17
    2938:	26081009 	strcs	r1, [r8], -r9
    293c:	00000976 	andeq	r0, r0, r6, ror r9
    2940:	0013320b 	andseq	r3, r3, fp, lsl #4
    2944:	4c270800 	stcmi	8, cr0, [r7]
    2948:	02000000 	andeq	r0, r0, #0	; 0x0
    294c:	b10b0023 	tstlt	fp, r3, lsr #32
    2950:	08000010 	stmdaeq	r0, {r4}
    2954:	00004c28 	andeq	r4, r0, r8, lsr #24
    2958:	02230200 	eoreq	r0, r3, #0	; 0x0
    295c:	0013a90b 	andseq	sl, r3, fp, lsl #18
    2960:	4c290800 	stcmi	8, cr0, [r9]
    2964:	02000000 	andeq	r0, r0, #0	; 0x0
    2968:	5d0b0423 	cfstrspl	mvf0, [fp, #-140]
    296c:	08000010 	stmdaeq	r0, {r4}
    2970:	00004c2a 	andeq	r4, r0, sl, lsr #24
    2974:	06230200 	strteq	r0, [r3], -r0, lsl #4
    2978:	000f440b 	andeq	r4, pc, fp, lsl #8
    297c:	4c2b0800 	stcmi	8, cr0, [fp]
    2980:	02000000 	andeq	r0, r0, #0	; 0x0
    2984:	8c0b0823 	stchi	8, cr0, [fp], {35}
    2988:	08000011 	stmdaeq	r0, {r0, r4}
    298c:	00004c2c 	andeq	r4, r0, ip, lsr #24
    2990:	0a230200 	beq	8c3198 <__Stack_Size+0x8c2d98>
    2994:	0010120b 	andseq	r1, r0, fp, lsl #4
    2998:	4c2d0800 	stcmi	8, cr0, [sp]
    299c:	02000000 	andeq	r0, r0, #0	; 0x0
    29a0:	890b0c23 	stmdbhi	fp, {r0, r1, r5, sl, fp}
    29a4:	08000012 	stmdaeq	r0, {r1, r4}
    29a8:	00004c2e 	andeq	r4, r0, lr, lsr #24
    29ac:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    29b0:	0f280800 	svceq	0x00280800
    29b4:	2f080000 	svccs	0x00080000
    29b8:	000008fd 	strdeq	r0, [r0], -sp
    29bc:	1b091009 	blne	2469e8 <__Stack_Size+0x2465e8>
    29c0:	000009de 	ldrdeq	r0, [r0], -lr
    29c4:	0010670b 	andseq	r6, r0, fp, lsl #14
    29c8:	3a1c0900 	bcc	704dd0 <__Stack_Size+0x7049d0>
    29cc:	02000000 	andeq	r0, r0, #0	; 0x0
    29d0:	ca0b0023 	bgt	2c2a64 <__Stack_Size+0x2c2664>
    29d4:	0900000f 	stmdbeq	r0, {r0, r1, r2, r3}
    29d8:	00004c1d 	andeq	r4, r0, sp, lsl ip
    29dc:	04230200 	strteq	r0, [r3], #-512
    29e0:	000fe60b 	andeq	lr, pc, fp, lsl #12
    29e4:	4c1e0900 	ldcmi	9, cr0, [lr], {0}
    29e8:	02000000 	andeq	r0, r0, #0	; 0x0
    29ec:	730b0623 	movwvc	r0, #46627	; 0xb623
    29f0:	09000014 	stmdbeq	r0, {r2, r4}
    29f4:	00004c1f 	andeq	r4, r0, pc, lsl ip
    29f8:	08230200 	stmdaeq	r3!, {r9}
    29fc:	0012180b 	andseq	r1, r2, fp, lsl #16
    2a00:	4c200900 	stcmi	9, cr0, [r0]
    2a04:	02000000 	andeq	r0, r0, #0	; 0x0
    2a08:	2c0b0a23 	stccs	10, cr0, [fp], {35}
    2a0c:	09000012 	stmdbeq	r0, {r1, r4}
    2a10:	00004c21 	andeq	r4, r0, r1, lsr #24
    2a14:	0c230200 	sfmeq	f0, 4, [r3]
    2a18:	117a0800 	cmnne	sl, r0, lsl #16
    2a1c:	22090000 	andcs	r0, r9, #0	; 0x0
    2a20:	00000981 	andeq	r0, r0, r1, lsl #19
    2a24:	0f930110 	svceq	0x00930110
    2a28:	67010000 	strvs	r0, [r1, -r0]
    2a2c:	003a0101 	eorseq	r0, sl, r1, lsl #2
    2a30:	44fc0000 	ldrbtmi	r0, [ip]
    2a34:	45240800 	strmi	r0, [r4, #-2048]!
    2a38:	5d010800 	stcpl	8, cr0, [r1]
    2a3c:	00000a16 	andeq	r0, r0, r6, lsl sl
    2a40:	00164a11 	andseq	r4, r6, r1, lsl sl
    2a44:	01660100 	cmneq	r6, r0, lsl #2
    2a48:	0000005e 	andeq	r0, r0, lr, asr r0
    2a4c:	00001162 	andeq	r1, r0, r2, ror #2
    2a50:	2a011200 	bcs	47258 <__Stack_Size+0x46e58>
    2a54:	01000014 	tsteq	r0, r4, lsl r0
    2a58:	24010252 	strcs	r0, [r1], #-594
    2a5c:	aa080045 	bge	202b78 <__Stack_Size+0x202778>
    2a60:	80080045 	andhi	r0, r8, r5, asr #32
    2a64:	40000011 	andmi	r0, r0, r1, lsl r0
    2a68:	1300000a 	movwne	r0, #10	; 0xa
    2a6c:	000011db 	ldrdeq	r1, [r0], -fp
    2a70:	06025301 	streq	r5, [r2], -r1, lsl #6
    2a74:	02000008 	andeq	r0, r0, #8	; 0x8
    2a78:	12006c91 	andne	r6, r0, #37120	; 0x9100
    2a7c:	00143d01 	andseq	r3, r4, r1, lsl #26
    2a80:	01e50100 	mvneq	r0, r0, lsl #2
    2a84:	0045ac01 	subeq	sl, r5, r1, lsl #24
    2a88:	00473c08 	subeq	r3, r7, r8, lsl #24
    2a8c:	0011ab08 	andseq	sl, r1, r8, lsl #22
    2a90:	000a6a00 	andeq	r6, sl, r0, lsl #20
    2a94:	129a1300 	addsne	r1, sl, #0	; 0x0
    2a98:	e7010000 	str	r0, [r1, -r0]
    2a9c:	0007ba01 	andeq	fp, r7, r1, lsl #20
    2aa0:	64910200 	ldrvs	r0, [r1], #512
    2aa4:	d8011200 	stmdale	r1, {r9, ip}
    2aa8:	01000012 	tsteq	r0, r2, lsl r0
    2aac:	3c0101b7 	stfccs	f0, [r1], {183}
    2ab0:	bc080047 	stclt	0, cr0, [r8], {71}
    2ab4:	d6080047 	strle	r0, [r8], -r7, asr #32
    2ab8:	94000011 	strls	r0, [r0], #-17
    2abc:	1300000a 	movwne	r0, #10	; 0xa
    2ac0:	00001022 	andeq	r1, r0, r2, lsr #32
    2ac4:	9801bb01 	stmdals	r1, {r0, r8, r9, fp, ip, sp, pc}
    2ac8:	02000008 	andeq	r0, r0, #8	; 0x8
    2acc:	12006691 	andne	r6, r0, #152043520	; 0x9100000
    2ad0:	00124601 	andseq	r4, r2, r1, lsl #12
    2ad4:	017a0100 	cmneq	sl, r0, lsl #2
    2ad8:	0047bc01 	subeq	fp, r7, r1, lsl #24
    2adc:	0048a808 	subeq	sl, r8, r8, lsl #16
    2ae0:	00120108 	andseq	r0, r2, r8, lsl #2
    2ae4:	000abe00 	andeq	fp, sl, r0, lsl #28
    2ae8:	0f641300 	svceq	0x00641300
    2aec:	7c010000 	stcvc	0, cr0, [r1], {0}
    2af0:	00071101 	andeq	r1, r7, r1, lsl #2
    2af4:	64910200 	ldrvs	r0, [r1], #512
    2af8:	16011200 	strne	r1, [r1], -r0, lsl #4
    2afc:	01000014 	tsteq	r0, r4, lsl r0
    2b00:	a8010128 	stmdage	r1, {r3, r5, r8}
    2b04:	68080048 	stmdavs	r8, {r3, r6}
    2b08:	2c080049 	stccs	0, cr0, [r8], {73}
    2b0c:	08000012 	stmdaeq	r0, {r1, r4}
    2b10:	1100000b 	tstne	r0, fp
    2b14:	0000164a 	andeq	r1, r0, sl, asr #12
    2b18:	5e012701 	cdppl	7, 0, cr2, cr1, cr1, {0}
    2b1c:	57000000 	strpl	r0, [r0, -r0]
    2b20:	11000012 	tstne	r0, r2, lsl r0
    2b24:	00000a41 	andeq	r0, r0, r1, asr #20
    2b28:	3a012701 	bcc	4c734 <__Stack_Size+0x4c334>
    2b2c:	75000000 	strvc	r0, [r0]
    2b30:	13000012 	movwne	r0, #18	; 0x12
    2b34:	0000119c 	muleq	r0, ip, r1
    2b38:	de012901 	cdple	9, 0, cr2, cr1, cr1, {0}
    2b3c:	02000009 	andeq	r0, r0, #9	; 0x9
    2b40:	14006091 	strne	r6, [r0], #-145
    2b44:	00127701 	andseq	r7, r2, r1, lsl #14
    2b48:	01e60100 	mvneq	r0, r0, lsl #2
    2b4c:	08004968 	stmdaeq	r0, {r3, r5, r6, r8, fp, lr}
    2b50:	080049ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, fp, lr}
    2b54:	00001293 	muleq	r0, r3, r2
    2b58:	00000b2d 	andeq	r0, r0, sp, lsr #22
    2b5c:	00151315 	andseq	r1, r5, r5, lsl r3
    2b60:	c3e70100 	mvngt	r0, #0	; 0x0
    2b64:	00000000 	andeq	r0, r0, r0
    2b68:	12610116 	rsbne	r0, r1, #-2147483643	; 0x80000005
    2b6c:	d3010000 	movwle	r0, #4096	; 0x1000
    2b70:	0049ec01 	subeq	lr, r9, r1, lsl #24
    2b74:	004a0208 	subeq	r0, sl, r8, lsl #4
    2b78:	0012be08 	andseq	fp, r2, r8, lsl #28
    2b7c:	fa011400 	blx	47b84 <__Stack_Size+0x47784>
    2b80:	01000012 	tsteq	r0, r2, lsl r0
    2b84:	4a040192 	bmi	1031d4 <__Stack_Size+0x102dd4>
    2b88:	4a940800 	bmi	fe504b90 <SCS_BASE+0x1e4f6b90>
    2b8c:	12e90800 	rscne	r0, r9, #0	; 0x0
    2b90:	0b780000 	bleq	1e02b98 <__Stack_Size+0x1e02798>
    2b94:	ba170000 	blt	5c2b9c <__Stack_Size+0x5c279c>
    2b98:	01000013 	tsteq	r0, r3, lsl r0
    2b9c:	0008f293 	muleq	r8, r3, r2
    2ba0:	66910200 	ldrvs	r0, [r1], r0, lsl #4
    2ba4:	00115017 	andseq	r5, r1, r7, lsl r0
    2ba8:	76940100 	ldrvc	r0, [r4], r0, lsl #2
    2bac:	02000009 	andeq	r0, r0, #9	; 0x9
    2bb0:	14005691 	strne	r5, [r0], #-1681
    2bb4:	0010e301 	andseq	lr, r0, r1, lsl #6
    2bb8:	016e0100 	cmneq	lr, r0, lsl #2
    2bbc:	08004a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, lr}
    2bc0:	08004b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, lr}
    2bc4:	00001314 	andeq	r1, r0, r4, lsl r3
    2bc8:	00000bae 	andeq	r0, r0, lr, lsr #23
    2bcc:	0013ba17 	andseq	fp, r3, r7, lsl sl
    2bd0:	f2700100 	vrhadd.s<illegal width 64>	d16, d0, d0
    2bd4:	02000008 	andeq	r0, r0, #8	; 0x8
    2bd8:	50176691 	mulspl	r7, r1, r6
    2bdc:	01000011 	tsteq	r0, r1, lsl r0
    2be0:	00097673 	andeq	r7, r9, r3, ror r6
    2be4:	56910200 	ldrpl	r0, [r1], r0, lsl #4
    2be8:	d0011600 	andle	r1, r1, r0, lsl #12
    2bec:	01000013 	tsteq	r0, r3, lsl r0
    2bf0:	4b34012c 	blmi	d030a8 <__Stack_Size+0xd02ca8>
    2bf4:	4bbc0800 	blmi	fef04bfc <SCS_BASE+0x1eef6bfc>
    2bf8:	133f0800 	teqne	pc, #0	; 0x0
    2bfc:	34180000 	ldrcc	r0, [r8]
    2c00:	01000010 	tsteq	r0, r0, lsl r0
    2c04:	0000741c 	andeq	r7, r0, ip, lsl r4
    2c08:	03050100 	movweq	r0, #20736	; 0x5100
    2c0c:	20000128 	andcs	r0, r0, r8, lsr #2
    2c10:	0013eb18 	andseq	lr, r3, r8, lsl fp
    2c14:	741d0100 	ldrvc	r0, [sp], #-256
    2c18:	01000000 	tsteq	r0, r0
    2c1c:	012a0305 	teqeq	sl, r5, lsl #6
    2c20:	23182000 	tstcs	r8, #0	; 0x0
    2c24:	01000012 	tsteq	r0, r2, lsl r0
    2c28:	0000741e 	andeq	r7, r0, lr, lsl r4
    2c2c:	03050100 	movweq	r0, #20736	; 0x5100
    2c30:	2000012c 	andcs	r0, r0, ip, lsr #2
    2c34:	0000ad18 	andeq	sl, r0, r8, lsl sp
    2c38:	741f0100 	ldrvc	r0, [pc], #256	; 2c40 <__Stack_Size+0x2840>
    2c3c:	01000000 	tsteq	r0, r0
    2c40:	012e0305 	teqeq	lr, r5, lsl #6
    2c44:	86182000 	ldrhi	r2, [r8], -r0
    2c48:	0100000f 	tsteq	r0, pc
    2c4c:	00003a21 	andeq	r3, r0, r1, lsr #20
    2c50:	03050100 	movweq	r0, #20736	; 0x5100
    2c54:	20000130 	andcs	r0, r0, r0, lsr r1
    2c58:	00100218 	andseq	r0, r0, r8, lsl r2
    2c5c:	3a220100 	bcc	883064 <__Stack_Size+0x882c64>
    2c60:	01000000 	tsteq	r0, r0
    2c64:	01340305 	teqeq	r4, r5, lsl #6
    2c68:	b0182000 	andslt	r2, r8, r0
    2c6c:	01000011 	tsteq	r0, r1, lsl r0
    2c70:	00003a24 	andeq	r3, r0, r4, lsr #20
    2c74:	03050100 	movweq	r0, #20736	; 0x5100
    2c78:	20000138 	andcs	r0, r0, r8, lsr r1
    2c7c:	0003e300 	andeq	lr, r3, r0, lsl #6
    2c80:	31000200 	tstcc	r0, r0, lsl #4
    2c84:	0400000a 	streq	r0, [r0], #-10
    2c88:	00043001 	andeq	r3, r4, r1
    2c8c:	153b0100 	ldrne	r0, [fp, #-256]!
    2c90:	04f40000 	ldrbteq	r0, [r4]
    2c94:	4bbc0000 	blmi	fef02c9c <SCS_BASE+0x1eef4c9c>
    2c98:	4dc20800 	stclmi	8, cr0, [r2]
    2c9c:	0d750800 	ldcleq	8, cr0, [r5]
    2ca0:	04020000 	streq	r0, [r2]
    2ca4:	00429b05 	subeq	r9, r2, r5, lsl #22
    2ca8:	05020200 	streq	r0, [r2, #-512]
    2cac:	00000494 	muleq	r0, r4, r4
    2cb0:	86060102 	strhi	r0, [r6], -r2, lsl #2
    2cb4:	03000005 	movweq	r0, #5	; 0x5
    2cb8:	00323375 	eorseq	r3, r2, r5, ror r3
    2cbc:	00452702 	subeq	r2, r5, r2, lsl #14
    2cc0:	04020000 	streq	r0, [r2]
    2cc4:	00431507 	subeq	r1, r3, r7, lsl #10
    2cc8:	31750300 	cmncc	r5, r0, lsl #6
    2ccc:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2cd0:	00000057 	andeq	r0, r0, r7, asr r0
    2cd4:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    2cd8:	03000006 	movweq	r0, #6	; 0x6
    2cdc:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2ce0:	00006829 	andeq	r6, r0, r9, lsr #16
    2ce4:	08010200 	stmdaeq	r1, {r9}
    2ce8:	00000584 	andeq	r0, r0, r4, lsl #11
    2cec:	00004504 	andeq	r4, r0, r4, lsl #10
    2cf0:	02010500 	andeq	r0, r1, #0	; 0x0
    2cf4:	00008939 	andeq	r8, r0, r9, lsr r9
    2cf8:	0b180600 	bleq	604500 <__Stack_Size+0x604100>
    2cfc:	07000000 	streq	r0, [r0, -r0]
    2d00:	00544553 	subseq	r4, r4, r3, asr r5
    2d04:	04080001 	streq	r0, [r8], #-1
    2d08:	031c0907 	tsteq	ip, #114688	; 0x1c000
    2d0c:	00ff014f 	rscseq	r0, pc, pc, asr #2
    2d10:	430a0000 	movwmi	r0, #40960	; 0xa000
    2d14:	03004c52 	movweq	r4, #3154	; 0xc52
    2d18:	006f0150 	rsbeq	r0, pc, r0, asr r1
    2d1c:	23020000 	movwcs	r0, #8192	; 0x2000
    2d20:	52430a00 	subpl	r0, r3, #0	; 0x0
    2d24:	51030048 	tstpl	r3, r8, asr #32
    2d28:	00006f01 	andeq	r6, r0, r1, lsl #30
    2d2c:	04230200 	strteq	r0, [r3], #-512
    2d30:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    2d34:	01520300 	cmpeq	r2, r0, lsl #6
    2d38:	0000006f 	andeq	r0, r0, pc, rrx
    2d3c:	0a082302 	beq	20b94c <__Stack_Size+0x20b54c>
    2d40:	0052444f 	subseq	r4, r2, pc, asr #8
    2d44:	6f015303 	svcvs	0x00015303
    2d48:	02000000 	andeq	r0, r0, #0	; 0x0
    2d4c:	310b0c23 	tstcc	fp, r3, lsr #24
    2d50:	03000008 	movweq	r0, #8	; 0x8
    2d54:	006f0154 	rsbeq	r0, pc, r4, asr r1
    2d58:	23020000 	movwcs	r0, #8192	; 0x2000
    2d5c:	52420a10 	subpl	r0, r2, #65536	; 0x10000
    2d60:	55030052 	strpl	r0, [r3, #-82]
    2d64:	00006f01 	andeq	r6, r0, r1, lsl #30
    2d68:	14230200 	strtne	r0, [r3], #-512
    2d6c:	00081a0b 	andeq	r1, r8, fp, lsl #20
    2d70:	01560300 	cmpeq	r6, r0, lsl #6
    2d74:	0000006f 	andeq	r0, r0, pc, rrx
    2d78:	00182302 	andseq	r2, r8, r2, lsl #6
    2d7c:	1c040105 	stfnes	f0, [r4], {5}
    2d80:	00000126 	andeq	r0, r0, r6, lsr #2
    2d84:	00156506 	andseq	r6, r5, r6, lsl #10
    2d88:	98060100 	stmdals	r6, {r8}
    2d8c:	02000015 	andeq	r0, r0, #21	; 0x15
    2d90:	0015c606 	andseq	ip, r5, r6, lsl #12
    2d94:	56060300 	strpl	r0, [r6], -r0, lsl #6
    2d98:	04000015 	streq	r0, [r0], #-21
    2d9c:	00161d06 	andseq	r1, r6, r6, lsl #26
    2da0:	0c000500 	cfstr32eq	mvfx0, [r0], {0}
    2da4:	000015d6 	ldrdeq	r1, [r0], -r6
    2da8:	00ff2204 	rscseq	r2, pc, r4, lsl #4
    2dac:	01050000 	tsteq	r5, r0
    2db0:	01451705 	cmpeq	r5, r5, lsl #14
    2db4:	4f070000 	svcmi	0x00070000
    2db8:	00004646 	andeq	r4, r0, r6, asr #12
    2dbc:	004e4f07 	subeq	r4, lr, r7, lsl #30
    2dc0:	190c0001 	stmdbne	ip, {r0}
    2dc4:	0500000a 	streq	r0, [r0, #-10]
    2dc8:	00013117 	andeq	r3, r1, r7, lsl r1
    2dcc:	b4010d00 	strlt	r0, [r1], #-3328
    2dd0:	01000015 	tsteq	r0, r5, lsl r0
    2dd4:	3a01015a 	bcc	43344 <__Stack_Size+0x42f44>
    2dd8:	01000000 	tsteq	r0, r0
    2ddc:	00000170 	andeq	r0, r0, r0, ror r1
    2de0:	706d740e 	rsbvc	r7, sp, lr, lsl #8
    2de4:	01590100 	cmpeq	r9, r0, lsl #2
    2de8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2dec:	8c010d00 	stchi	13, cr0, [r1], {0}
    2df0:	01000015 	tsteq	r0, r5, lsl r0
    2df4:	4c010183 	stfmis	f0, [r1], {131}
    2df8:	01000000 	tsteq	r0, r0
    2dfc:	0000019c 	muleq	r0, ip, r1
    2e00:	001dcb0f 	andseq	ip, sp, pc, lsl #22
    2e04:	01820100 	orreq	r0, r2, r0, lsl #2
    2e08:	0000003a 	andeq	r0, r0, sl, lsr r0
    2e0c:	72644110 	rsbvc	r4, r4, #4	; 0x4
    2e10:	01840100 	orreq	r0, r4, r0, lsl #2
    2e14:	0000019c 	muleq	r0, ip, r1
    2e18:	4c041100 	stfmis	f1, [r4], {0}
    2e1c:	12000000 	andne	r0, r0, #0	; 0x0
    2e20:	00000150 	andeq	r0, r0, r0, asr r1
    2e24:	08004bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
    2e28:	08004bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}
    2e2c:	01bf5d01 	undefined instruction 0x01bf5d01
    2e30:	63130000 	tstvs	r3, #0	; 0x0
    2e34:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
    2e38:	00000013 	andeq	r0, r0, r3, lsl r0
    2e3c:	15ea0114 	strbne	r0, [sl, #276]!
    2e40:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    2e44:	4bc00101 	blmi	ff003250 <SCS_BASE+0x1eff5250>
    2e48:	4bec0800 	blmi	ffb04e50 <SCS_BASE+0x1faf6e50>
    2e4c:	5d010800 	stcpl	8, cr0, [r1]
    2e50:	00000216 	andeq	r0, r0, r6, lsl r2
    2e54:	0015f115 	andseq	pc, r5, r5, lsl r1
    2e58:	015e0100 	cmpeq	lr, r0, lsl #2
    2e5c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2e60:	63165001 	tstvs	r6, #1	; 0x1
    2e64:	0100746e 	tsteq	r0, lr, ror #8
    2e68:	003a015f 	eorseq	r0, sl, pc, asr r1
    2e6c:	13710000 	cmnne	r1, #0	; 0x0
    2e70:	6d170000 	ldcvs	0, cr0, [r7]
    2e74:	01007861 	tsteq	r0, r1, ror #16
    2e78:	003a015f 	eorseq	r0, sl, pc, asr r1
    2e7c:	52010000 	andpl	r0, r1, #0	; 0x0
    2e80:	706d7417 	rsbvc	r7, sp, r7, lsl r4
    2e84:	01600100 	cmneq	r0, r0, lsl #2
    2e88:	0000003a 	andeq	r0, r0, sl, lsr r0
    2e8c:	0b900305 	bleq	fe403aa8 <SCS_BASE+0x1e3f5aa8>
    2e90:	18002000 	stmdane	r0, {sp}
    2e94:	0015ba01 	andseq	fp, r5, r1, lsl #20
    2e98:	016d0100 	cmneq	sp, r0, lsl #2
    2e9c:	004bec01 	subeq	lr, fp, r1, lsl #24
    2ea0:	004c0008 	subeq	r0, ip, r8
    2ea4:	125d0108 	subsne	r0, sp, #2	; 0x2
    2ea8:	00000170 	andeq	r0, r0, r0, ror r1
    2eac:	08004c00 	stmdaeq	r0, {sl, fp, lr}
    2eb0:	08004c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp, lr}
    2eb4:	024c5d01 	subeq	r5, ip, #64	; 0x40
    2eb8:	83130000 	tsthi	r3, #0	; 0x0
    2ebc:	84000001 	strhi	r0, [r0], #-1
    2ec0:	19000013 	stmdbne	r0, {r0, r1, r4}
    2ec4:	0000018f 	andeq	r0, r0, pc, lsl #3
    2ec8:	a7011a00 	strge	r1, [r1, -r0, lsl #20]
    2ecc:	01000015 	tsteq	r0, r5, lsl r0
    2ed0:	100101b5 	strhne	r0, [r1], -r5
    2ed4:	3408004c 	strcc	r0, [r8], #-76
    2ed8:	9708004c 	strls	r0, [r8, -ip, asr #32]
    2edc:	76000013 	undefined
    2ee0:	1b000002 	blne	2ef0 <__Stack_Size+0x2af0>
    2ee4:	0000163a 	andeq	r1, r0, sl, lsr r6
    2ee8:	7601b601 	strvc	fp, [r1], -r1, lsl #12
    2eec:	02000002 	andeq	r0, r0, #2	; 0x2
    2ef0:	0400077d 	streq	r0, [r0], #-1917
    2ef4:	00000126 	andeq	r0, r0, r6, lsr #2
    2ef8:	1602011a 	undefined
    2efc:	8a010000 	bhi	42f04 <__Stack_Size+0x42b04>
    2f00:	4c340101 	ldfmis	f0, [r4], #-4
    2f04:	4ce80800 	stclmi	8, cr0, [r8]
    2f08:	13c20800 	bicne	r0, r2, #0	; 0x0
    2f0c:	02f00000 	rscseq	r0, r0, #0	; 0x0
    2f10:	cb1c0000 	blgt	702f18 <__Stack_Size+0x702b18>
    2f14:	0100001d 	tsteq	r0, sp, lsl r0
    2f18:	003a0189 	eorseq	r0, sl, r9, lsl #3
    2f1c:	13fb0000 	mvnsne	r0, #0	; 0x0
    2f20:	e91c0000 	ldmdb	ip, {}
    2f24:	01000016 	tsteq	r0, r6, lsl r0
    2f28:	004c0189 	subeq	r0, ip, r9, lsl #3
    2f2c:	14190000 	ldrne	r0, [r9]
    2f30:	3a1d0000 	bcc	742f38 <__Stack_Size+0x742b38>
    2f34:	01000016 	tsteq	r0, r6, lsl r0
    2f38:	0276018b 	rsbseq	r0, r6, #-1073741790	; 0xc0000022
    2f3c:	14420000 	strbne	r0, [r2]
    2f40:	41170000 	tstmi	r7, r0
    2f44:	01007264 	tsteq	r0, r4, ror #4
    2f48:	003a018c 	eorseq	r0, sl, ip, lsl #3
    2f4c:	54010000 	strpl	r0, [r1]
    2f50:	746e6310 	strbtvc	r6, [lr], #-784
    2f54:	018d0100 	orreq	r0, sp, r0, lsl #2
    2f58:	0000004c 	andeq	r0, r0, ip, asr #32
    2f5c:	000e1d1b 	andeq	r1, lr, fp, lsl sp
    2f60:	018e0100 	orreq	r0, lr, r0, lsl #2
    2f64:	000002f0 	strdeq	r0, [r0], -r0
    2f68:	77e69103 	strbvc	r9, [r6, r3, lsl #2]!
    2f6c:	004c1e00 	subeq	r1, ip, r0, lsl #28
    2f70:	03010000 	movweq	r0, #4096	; 0x1000
    2f74:	891f0000 	ldmdbhi	pc, {}
    2f78:	ff000000 	undefined instruction 0xff000000
    2f7c:	01200001 	teqeq	r0, r1
    2f80:	000015f7 	strdeq	r1, [r0], -r7
    2f84:	01017d01 	tsteq	r1, r1, lsl #26
    2f88:	0000005e 	andeq	r0, r0, lr, asr r0
    2f8c:	08004ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, lr}
    2f90:	08004d04 	stmdaeq	r0, {r2, r8, sl, fp, lr}
    2f94:	00001464 	andeq	r1, r0, r4, ror #8
    2f98:	152d011a 	strne	r0, [sp, #-282]!
    2f9c:	76010000 	strvc	r0, [r1], -r0
    2fa0:	4d040101 	stfmis	f0, [r4, #-4]
    2fa4:	4d380800 	ldcmi	8, cr0, [r8]
    2fa8:	148f0800 	strne	r0, [pc], #2048	; 2fb0 <__Stack_Size+0x2bb0>
    2fac:	03460000 	movteq	r0, #24576	; 0x6000
    2fb0:	ef1c0000 	svc	0x001c0000
    2fb4:	01000043 	tsteq	r0, r3, asr #32
    2fb8:	01450175 	cmpeq	r5, r5, ror r1
    2fbc:	14ba0000 	ldrtne	r0, [sl]
    2fc0:	1a000000 	bne	2fc8 <__Stack_Size+0x2bc8>
    2fc4:	00157f01 	andseq	r7, r5, r1, lsl #30
    2fc8:	01490100 	cmpeq	r9, r0, lsl #2
    2fcc:	004d3801 	subeq	r3, sp, r1, lsl #16
    2fd0:	004d6408 	subeq	r6, sp, r8, lsl #8
    2fd4:	0014d808 	andseq	sp, r4, r8, lsl #16
    2fd8:	00037100 	andeq	r7, r3, r0, lsl #2
    2fdc:	15861c00 	strne	r1, [r6, #3072]
    2fe0:	48010000 	stmdami	r1, {}
    2fe4:	00003a01 	andeq	r3, r0, r1, lsl #20
    2fe8:	0014f700 	andseq	pc, r4, r0, lsl #14
    2fec:	01210000 	teqeq	r1, r0
    2ff0:	00001570 	andeq	r1, r0, r0, ror r5
    2ff4:	01012a01 	tsteq	r1, r1, lsl #20
    2ff8:	0000005e 	andeq	r0, r0, lr, asr r0
    2ffc:	08004d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, lr}
    3000:	08004dc2 	stmdaeq	r0, {r1, r6, r7, r8, sl, fp, lr}
    3004:	00001515 	andeq	r1, r0, r5, lsl r5
    3008:	000003a0 	andeq	r0, r0, r0, lsr #7
    300c:	000e761d 	andeq	r7, lr, sp, lsl r6
    3010:	012b0100 	teqeq	fp, r0, lsl #2
    3014:	0000005e 	andeq	r0, r0, lr, asr r0
    3018:	00001534 	andeq	r1, r0, r4, lsr r5
    301c:	15e32200 	strbne	r2, [r3, #512]!
    3020:	18010000 	stmdane	r1, {}
    3024:	0000003a 	andeq	r0, r0, sl, lsr r0
    3028:	94030501 	strls	r0, [r3], #-1281
    302c:	2220000b 	eorcs	r0, r0, #11	; 0xb
    3030:	0000160f 	andeq	r1, r0, pc, lsl #12
    3034:	006f1901 	rsbeq	r1, pc, r1, lsl #18
    3038:	05010000 	streq	r0, [r1]
    303c:	000b9803 	andeq	r9, fp, r3, lsl #16
    3040:	005e1e20 	subseq	r1, lr, r0, lsr #28
    3044:	03d40000 	bicseq	r0, r4, #0	; 0x0
    3048:	89230000 	stmdbhi	r3!, {}
    304c:	ff000000 	undefined instruction 0xff000000
    3050:	162b2200 	strtne	r2, [fp], -r0, lsl #4
    3054:	1d010000 	stcne	0, cr0, [r1]
    3058:	000003c4 	andeq	r0, r0, r4, asr #7
    305c:	3c030501 	cfstr32cc	mvfx0, [r3], {1}
    3060:	00200001 	eoreq	r0, r0, r1
    3064:	00000286 	andeq	r0, r0, r6, lsl #5
    3068:	0c210002 	stceq	0, cr0, [r1], #-8
    306c:	01040000 	tsteq	r4, r0
    3070:	00000430 	andeq	r0, r0, r0, lsr r4
    3074:	00164f01 	andseq	r4, r6, r1, lsl #30
    3078:	0004f400 	andeq	pc, r4, r0, lsl #8
    307c:	004dc400 	subeq	ip, sp, r0, lsl #8
    3080:	004e6808 	subeq	r6, lr, r8, lsl #16
    3084:	000e9008 	andeq	r9, lr, r8
    3088:	05040200 	streq	r0, [r4, #-512]
    308c:	0000429b 	muleq	r0, fp, r2
    3090:	94050202 	strls	r0, [r5], #-514
    3094:	02000004 	andeq	r0, r0, #4	; 0x4
    3098:	05860601 	streq	r0, [r6, #1537]
    309c:	04020000 	streq	r0, [r2]
    30a0:	00431507 	subeq	r1, r3, r7, lsl #10
    30a4:	31750300 	cmncc	r5, r0, lsl #6
    30a8:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    30ac:	0000004c 	andeq	r0, r0, ip, asr #32
    30b0:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    30b4:	03000006 	movweq	r0, #6	; 0x6
    30b8:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    30bc:	00005d29 	andeq	r5, r0, r9, lsr #26
    30c0:	08010200 	stmdaeq	r1, {r9}
    30c4:	00000584 	andeq	r0, r0, r4, lsl #11
    30c8:	00003a04 	andeq	r3, r0, r4, lsl #20
    30cc:	005d0400 	subseq	r0, sp, r0, lsl #8
    30d0:	50050000 	andpl	r0, r5, r0
    30d4:	018d2503 	orreq	r2, sp, r3, lsl #10
    30d8:	53060000 	movwpl	r0, #24576	; 0x6000
    30dc:	26030052 	undefined
    30e0:	00000064 	andeq	r0, r0, r4, rrx
    30e4:	06002302 	streq	r2, [r0], -r2, lsl #6
    30e8:	00315243 	eorseq	r5, r1, r3, asr #4
    30ec:	00642703 	rsbeq	r2, r4, r3, lsl #14
    30f0:	23020000 	movwcs	r0, #8192	; 0x2000
    30f4:	52430604 	subpl	r0, r3, #4194304	; 0x400000
    30f8:	28030032 	stmdacs	r3, {r1, r4, r5}
    30fc:	00000064 	andeq	r0, r0, r4, rrx
    3100:	07082302 	streq	r2, [r8, -r2, lsl #6]
    3104:	0000130e 	andeq	r1, r0, lr, lsl #6
    3108:	00642903 	rsbeq	r2, r4, r3, lsl #18
    310c:	23020000 	movwcs	r0, #8192	; 0x2000
    3110:	1314070c 	tstne	r4, #3145728	; 0x300000
    3114:	2a030000 	bcs	c311c <__Stack_Size+0xc2d1c>
    3118:	00000064 	andeq	r0, r0, r4, rrx
    311c:	07102302 	ldreq	r2, [r0, -r2, lsl #6]
    3120:	000014ad 	andeq	r1, r0, sp, lsr #9
    3124:	00642b03 	rsbeq	r2, r4, r3, lsl #22
    3128:	23020000 	movwcs	r0, #8192	; 0x2000
    312c:	14b30714 	ldrtne	r0, [r3], #1812
    3130:	2c030000 	stccs	0, cr0, [r3], {0}
    3134:	00000064 	andeq	r0, r0, r4, rrx
    3138:	07182302 	ldreq	r2, [r8, -r2, lsl #6]
    313c:	000014b9 	strheq	r1, [r0], -r9
    3140:	00642d03 	rsbeq	r2, r4, r3, lsl #26
    3144:	23020000 	movwcs	r0, #8192	; 0x2000
    3148:	14bf071c 	ldrtne	r0, [pc], #1820	; 3150 <__Stack_Size+0x2d50>
    314c:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    3150:	00000064 	andeq	r0, r0, r4, rrx
    3154:	06202302 	strteq	r2, [r0], -r2, lsl #6
    3158:	00525448 	subseq	r5, r2, r8, asr #8
    315c:	00642f03 	rsbeq	r2, r4, r3, lsl #30
    3160:	23020000 	movwcs	r0, #8192	; 0x2000
    3164:	544c0624 	strbpl	r0, [ip], #-1572
    3168:	30030052 	andcc	r0, r3, r2, asr r0
    316c:	00000064 	andeq	r0, r0, r4, rrx
    3170:	07282302 	streq	r2, [r8, -r2, lsl #6]!
    3174:	00000f0b 	andeq	r0, r0, fp, lsl #30
    3178:	00643103 	rsbeq	r3, r4, r3, lsl #2
    317c:	23020000 	movwcs	r0, #8192	; 0x2000
    3180:	0f10072c 	svceq	0x0010072c
    3184:	32030000 	andcc	r0, r3, #0	; 0x0
    3188:	00000064 	andeq	r0, r0, r4, rrx
    318c:	07302302 	ldreq	r2, [r0, -r2, lsl #6]!
    3190:	00000f15 	andeq	r0, r0, r5, lsl pc
    3194:	00643303 	rsbeq	r3, r4, r3, lsl #6
    3198:	23020000 	movwcs	r0, #8192	; 0x2000
    319c:	12ad0734 	adcne	r0, sp, #13631488	; 0xd00000
    31a0:	34030000 	strcc	r0, [r3]
    31a4:	00000064 	andeq	r0, r0, r4, rrx
    31a8:	07382302 	ldreq	r2, [r8, -r2, lsl #6]!
    31ac:	0000134b 	andeq	r1, r0, fp, asr #6
    31b0:	00643503 	rsbeq	r3, r4, r3, lsl #10
    31b4:	23020000 	movwcs	r0, #8192	; 0x2000
    31b8:	1350073c 	cmpne	r0, #15728640	; 0xf00000
    31bc:	36030000 	strcc	r0, [r3], -r0
    31c0:	00000064 	andeq	r0, r0, r4, rrx
    31c4:	07402302 	strbeq	r2, [r0, -r2, lsl #6]
    31c8:	00001355 	andeq	r1, r0, r5, asr r3
    31cc:	00643703 	rsbeq	r3, r4, r3, lsl #14
    31d0:	23020000 	movwcs	r0, #8192	; 0x2000
    31d4:	135a0744 	cmpne	sl, #17825792	; 0x1100000
    31d8:	38030000 	stmdacc	r3, {}
    31dc:	00000064 	andeq	r0, r0, r4, rrx
    31e0:	06482302 	strbeq	r2, [r8], -r2, lsl #6
    31e4:	03005244 	movweq	r5, #580	; 0x244
    31e8:	00006439 	andeq	r6, r0, r9, lsr r4
    31ec:	4c230200 	sfmmi	f0, 4, [r3]
    31f0:	07040800 	streq	r0, [r4, -r0, lsl #16]
    31f4:	16940109 	ldrne	r0, [r4], r9, lsl #2
    31f8:	33010000 	movwcc	r0, #4096	; 0x1000
    31fc:	00004101 	andeq	r4, r0, r1, lsl #2
    3200:	01ae0100 	undefined instruction 0x01ae0100
    3204:	460a0000 	strmi	r0, [sl], -r0
    3208:	01000016 	tsteq	r0, r6, lsl r0
    320c:	00005332 	andeq	r5, r0, r2, lsr r3
    3210:	900b0000 	andls	r0, fp, r0
    3214:	c4000001 	strgt	r0, [r0], #-1
    3218:	d408004d 	strle	r0, [r8], #-77
    321c:	0108004d 	tsteq	r8, sp, asr #32
    3220:	0001cb5d 	andeq	ip, r1, sp, asr fp
    3224:	01a20c00 	undefined instruction 0x01a20c00
    3228:	157e0000 	ldrbne	r0, [lr]!
    322c:	0d000000 	stceq	0, cr0, [r0]
    3230:	00166201 	andseq	r6, r6, r1, lsl #4
    3234:	013a0100 	teqeq	sl, r0, lsl #2
    3238:	08004dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp, lr}
    323c:	08004e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp, lr}
    3240:	00001591 	muleq	r0, r1, r5
    3244:	0000020b 	andeq	r0, r0, fp, lsl #4
    3248:	004e020e 	subeq	r0, lr, lr, lsl #4
    324c:	004e2408 	subeq	r2, lr, r8, lsl #8
    3250:	06dd0f08 	ldrbeq	r0, [sp], r8, lsl #30
    3254:	43010000 	movwmi	r0, #4096	; 0x1000
    3258:	00000053 	andeq	r0, r0, r3, asr r0
    325c:	00019010 	andeq	r9, r1, r0, lsl r0
    3260:	00004000 	andeq	r4, r0, r0
    3264:	11470100 	cmpne	r7, r0, lsl #2
    3268:	000001c1 	andeq	r0, r0, r1, asr #3
    326c:	12000000 	andne	r0, r0, #0	; 0x0
    3270:	00000053 	andeq	r0, r0, r3, asr r0
    3274:	00000216 	andeq	r0, r0, r6, lsl r2
    3278:	20140013 	andscs	r0, r4, r3, lsl r0
    327c:	04000004 	streq	r0, [r0], #-4
    3280:	02240112 	eoreq	r0, r4, #-2147483644	; 0x80000004
    3284:	01010000 	tsteq	r1, r0
    3288:	00020b04 	andeq	r0, r2, r4, lsl #22
    328c:	16821500 	strne	r1, [r2], r0, lsl #10
    3290:	16010000 	strne	r0, [r1], -r0
    3294:	00000069 	andeq	r0, r0, r9, rrx
    3298:	9c030501 	cfstr32ls	mvfx0, [r3], {1}
    329c:	1220000b 	eorne	r0, r0, #11	; 0xb
    32a0:	0000004c 	andeq	r0, r0, ip, asr #32
    32a4:	0000024b 	andeq	r0, r0, fp, asr #4
    32a8:	00018d16 	andeq	r8, r1, r6, lsl sp
    32ac:	15000f00 	strne	r0, [r0, #-3840]
    32b0:	0000166c 	andeq	r1, r0, ip, ror #12
    32b4:	025d1701 	subseq	r1, sp, #262144	; 0x40000
    32b8:	05010000 	streq	r0, [r1]
    32bc:	000b9e03 	andeq	r9, fp, r3, lsl #28
    32c0:	023b0420 	eorseq	r0, fp, #536870912	; 0x20000000
    32c4:	3a120000 	bcc	4832cc <__Stack_Size+0x482ecc>
    32c8:	72000000 	andvc	r0, r0, #0	; 0x0
    32cc:	16000002 	strne	r0, [r0], -r2
    32d0:	0000018d 	andeq	r0, r0, sp, lsl #3
    32d4:	7615000f 	ldrvc	r0, [r5], -pc
    32d8:	01000016 	tsteq	r0, r6, lsl r0
    32dc:	00028418 	andeq	r8, r2, r8, lsl r4
    32e0:	03050100 	movweq	r0, #20736	; 0x5100
    32e4:	2000023c 	andcs	r0, r0, ip, lsr r2
    32e8:	00026204 	andeq	r6, r2, r4, lsl #4
    32ec:	046b0000 	strbteq	r0, [fp]
    32f0:	00020000 	andeq	r0, r2, r0
    32f4:	00000d3c 	andeq	r0, r0, ip, lsr sp
    32f8:	04300104 	ldrteq	r0, [r0], #-260
    32fc:	9b010000 	blls	43304 <__Stack_Size+0x42f04>
    3300:	f4000016 	vst4.8	{d0-d3}, [r0, :64], r6
    3304:	68000004 	stmdavs	r0, {r2}
    3308:	b808004e 	stmdalt	r8, {r1, r2, r3, r6}
    330c:	4e080051 	mcrmi	0, 0, r0, cr8, cr1, {2}
    3310:	0200000f 	andeq	r0, r0, #15	; 0xf
    3314:	429b0504 	addsmi	r0, fp, #16777216	; 0x1000000
    3318:	02020000 	andeq	r0, r2, #0	; 0x0
    331c:	00049405 	andeq	r9, r4, r5, lsl #8
    3320:	06010200 	streq	r0, [r1], -r0, lsl #4
    3324:	00000586 	andeq	r0, r0, r6, lsl #11
    3328:	15070402 	strne	r0, [r7, #-1026]
    332c:	03000043 	movweq	r0, #67	; 0x43
    3330:	00363175 	eorseq	r3, r6, r5, ror r1
    3334:	004c2802 	subeq	r2, ip, r2, lsl #16
    3338:	02020000 	andeq	r0, r2, #0	; 0x0
    333c:	00064d07 	andeq	r4, r6, r7, lsl #26
    3340:	38750300 	ldmdacc	r5!, {r8, r9}^
    3344:	5d290200 	sfmpl	f0, 4, [r9]
    3348:	02000000 	andeq	r0, r0, #0	; 0x0
    334c:	05840801 	streq	r0, [r4, #2049]
    3350:	3a040000 	bcc	103358 <__Stack_Size+0x102f58>
    3354:	04000000 	streq	r0, [r0]
    3358:	0000004c 	andeq	r0, r0, ip, asr #32
    335c:	39020105 	stmdbcc	r2, {r0, r2, r8}
    3360:	00000083 	andeq	r0, r0, r3, lsl #1
    3364:	000b1806 	andeq	r1, fp, r6, lsl #16
    3368:	53070000 	movwpl	r0, #28672	; 0x7000
    336c:	01005445 	tsteq	r0, r5, asr #8
    3370:	02010500 	andeq	r0, r1, #0	; 0x0
    3374:	0000983b 	andeq	r9, r0, fp, lsr r8
    3378:	0cfd0600 	ldcleq	6, cr0, [sp]
    337c:	06000000 	streq	r0, [r0], -r0
    3380:	00001a50 	andeq	r1, r0, r0, asr sl
    3384:	04080001 	streq	r0, [r8], #-1
    3388:	031c0907 	tsteq	ip, #114688	; 0x1c000
    338c:	010e014f 	tsteq	lr, pc, asr #2
    3390:	430a0000 	movwmi	r0, #40960	; 0xa000
    3394:	03004c52 	movweq	r4, #3154	; 0xc52
    3398:	00640150 	rsbeq	r0, r4, r0, asr r1
    339c:	23020000 	movwcs	r0, #8192	; 0x2000
    33a0:	52430a00 	subpl	r0, r3, #0	; 0x0
    33a4:	51030048 	tstpl	r3, r8, asr #32
    33a8:	00006401 	andeq	r6, r0, r1, lsl #8
    33ac:	04230200 	strteq	r0, [r3], #-512
    33b0:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    33b4:	01520300 	cmpeq	r2, r0, lsl #6
    33b8:	00000064 	andeq	r0, r0, r4, rrx
    33bc:	0a082302 	beq	20bfcc <__Stack_Size+0x20bbcc>
    33c0:	0052444f 	subseq	r4, r2, pc, asr #8
    33c4:	64015303 	strvs	r5, [r1], #-771
    33c8:	02000000 	andeq	r0, r0, #0	; 0x0
    33cc:	310b0c23 	tstcc	fp, r3, lsr #24
    33d0:	03000008 	movweq	r0, #8	; 0x8
    33d4:	00640154 	rsbeq	r0, r4, r4, asr r1
    33d8:	23020000 	movwcs	r0, #8192	; 0x2000
    33dc:	52420a10 	subpl	r0, r2, #65536	; 0x10000
    33e0:	55030052 	strpl	r0, [r3, #-82]
    33e4:	00006401 	andeq	r6, r0, r1, lsl #8
    33e8:	14230200 	strtne	r0, [r3], #-512
    33ec:	00081a0b 	andeq	r1, r8, fp, lsl #20
    33f0:	01560300 	cmpeq	r6, r0, lsl #6
    33f4:	00000064 	andeq	r0, r0, r4, rrx
    33f8:	00182302 	andseq	r2, r8, r2, lsl #6
    33fc:	39031c09 	stmdbcc	r3, {r0, r3, sl, fp, ip}
    3400:	0001e802 	andeq	lr, r1, r2, lsl #16
    3404:	52530a00 	subspl	r0, r3, #0	; 0x0
    3408:	023a0300 	eorseq	r0, sl, #0	; 0x0
    340c:	00000069 	andeq	r0, r0, r9, rrx
    3410:	0b002302 	bleq	c020 <__Stack_Size+0xbc20>
    3414:	0000044e 	andeq	r0, r0, lr, asr #8
    3418:	41023b03 	tstmi	r2, r3, lsl #22
    341c:	02000000 	andeq	r0, r0, #0	; 0x0
    3420:	440a0223 	strmi	r0, [sl], #-547
    3424:	3c030052 	stccc	0, cr0, [r3], {82}
    3428:	00006902 	andeq	r6, r0, r2, lsl #18
    342c:	04230200 	strteq	r0, [r3], #-512
    3430:	0004580b 	andeq	r5, r4, fp, lsl #16
    3434:	023d0300 	eorseq	r0, sp, #0	; 0x0
    3438:	00000041 	andeq	r0, r0, r1, asr #32
    343c:	0a062302 	beq	18c04c <__Stack_Size+0x18bc4c>
    3440:	00525242 	subseq	r5, r2, r2, asr #4
    3444:	69023e03 	stmdbvs	r2, {r0, r1, r9, sl, fp, ip, sp}
    3448:	02000000 	andeq	r0, r0, #0	; 0x0
    344c:	620b0823 	andvs	r0, fp, #2293760	; 0x230000
    3450:	03000004 	movweq	r0, #4	; 0x4
    3454:	0041023f 	subeq	r0, r1, pc, lsr r2
    3458:	23020000 	movwcs	r0, #8192	; 0x2000
    345c:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    3460:	40030031 	andmi	r0, r3, r1, lsr r0
    3464:	00006902 	andeq	r6, r0, r2, lsl #18
    3468:	0c230200 	sfmeq	f0, 4, [r3]
    346c:	00046c0b 	andeq	r6, r4, fp, lsl #24
    3470:	02410300 	subeq	r0, r1, #0	; 0x0
    3474:	00000041 	andeq	r0, r0, r1, asr #32
    3478:	0a0e2302 	beq	38c088 <__Stack_Size+0x38bc88>
    347c:	00325243 	eorseq	r5, r2, r3, asr #4
    3480:	69024203 	stmdbvs	r2, {r0, r1, r9, lr}
    3484:	02000000 	andeq	r0, r0, #0	; 0x0
    3488:	760b1023 	strvc	r1, [fp], -r3, lsr #32
    348c:	03000004 	movweq	r0, #4	; 0x4
    3490:	00410243 	subeq	r0, r1, r3, asr #4
    3494:	23020000 	movwcs	r0, #8192	; 0x2000
    3498:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    349c:	44030033 	strmi	r0, [r3], #-51
    34a0:	00006902 	andeq	r6, r0, r2, lsl #18
    34a4:	14230200 	strtne	r0, [r3], #-512
    34a8:	0004800b 	andeq	r8, r4, fp
    34ac:	02450300 	subeq	r0, r5, #0	; 0x0
    34b0:	00000041 	andeq	r0, r0, r1, asr #32
    34b4:	0b162302 	bleq	58c0c4 <__Stack_Size+0x58bcc4>
    34b8:	00000a9e 	muleq	r0, lr, sl
    34bc:	69024603 	stmdbvs	r2, {r0, r1, r9, sl, lr}
    34c0:	02000000 	andeq	r0, r0, #0	; 0x0
    34c4:	8a0b1823 	bhi	2c9558 <__Stack_Size+0x2c9158>
    34c8:	03000004 	movweq	r0, #4	; 0x4
    34cc:	00410247 	subeq	r0, r1, r7, asr #4
    34d0:	23020000 	movwcs	r0, #8192	; 0x2000
    34d4:	0105001a 	tsteq	r5, sl, lsl r0
    34d8:	01fd4704 	mvnseq	r4, r4, lsl #14
    34dc:	14060000 	strne	r0, [r6]
    34e0:	0000000b 	andeq	r0, r0, fp
    34e4:	000c5706 	andeq	r5, ip, r6, lsl #14
    34e8:	05000100 	streq	r0, [r0, #-256]
    34ec:	11170501 	tstne	r7, r1, lsl #10
    34f0:	07000002 	streq	r0, [r0, -r2]
    34f4:	0046464f 	subeq	r4, r6, pc, asr #12
    34f8:	4e4f0700 	cdpmi	7, 4, cr0, cr15, cr0, {0}
    34fc:	0c000100 	stfeqs	f0, [r0], {0}
    3500:	0016c701 	andseq	ip, r6, r1, lsl #14
    3504:	012b0100 	teqeq	fp, r0, lsl #2
    3508:	08004e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp, lr}
    350c:	08004e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, lr}
    3510:	02365d01 	eorseq	r5, r6, #64	; 0x40
    3514:	4a0d0000 	bmi	34351c <__Stack_Size+0x34311c>
    3518:	01000016 	tsteq	r0, r6, lsl r0
    351c:	0000532a 	andeq	r5, r0, sl, lsr #6
    3520:	00500100 	subseq	r0, r0, r0, lsl #2
    3524:	170d010e 	strne	r0, [sp, -lr, lsl #2]
    3528:	34010000 	strcc	r0, [r1]
    352c:	00005301 	andeq	r5, r0, r1, lsl #6
    3530:	004e8800 	subeq	r8, lr, r0, lsl #16
    3534:	004ea808 	subeq	sl, lr, r8, lsl #16
    3538:	615d0108 	cmpvs	sp, r8, lsl #2
    353c:	0f000002 	svceq	0x00000002
    3540:	0000164a 	andeq	r1, r0, sl, asr #12
    3544:	00533301 	subseq	r3, r3, r1, lsl #6
    3548:	15b00000 	ldrne	r0, [r0]!
    354c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    3550:	00174801 	andseq	r4, r7, r1, lsl #16
    3554:	013e0100 	teqeq	lr, r0, lsl #2
    3558:	00000053 	andeq	r0, r0, r3, asr r0
    355c:	08004ea8 	stmdaeq	r0, {r3, r5, r7, r9, sl, fp, lr}
    3560:	08004ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp, lr}
    3564:	028c5d01 	addeq	r5, ip, #64	; 0x40
    3568:	4a0f0000 	bmi	3c3570 <__Stack_Size+0x3c3170>
    356c:	01000016 	tsteq	r0, r6, lsl r0
    3570:	0000533d 	andeq	r5, r0, sp, lsr r3
    3574:	0015ce00 	andseq	ip, r5, r0, lsl #28
    3578:	01100000 	tsteq	r0, r0
    357c:	000016d3 	ldrdeq	r1, [r0], -r3
    3580:	d4016401 	strle	r6, [r1], #-1025
    3584:	1008004e 	andne	r0, r8, lr, asr #32
    3588:	ec08004f 	stc	0, cr0, [r8], {79}
    358c:	b1000015 	tstlt	r0, r5, lsl r0
    3590:	11000002 	tstne	r0, r2
    3594:	00001752 	andeq	r1, r0, r2, asr r7
    3598:	00416501 	subeq	r6, r1, r1, lsl #10
    359c:	10000000 	andne	r0, r0, r0
    35a0:	0016fd01 	andseq	pc, r6, r1, lsl #26
    35a4:	01a60100 	undefined instruction 0x01a60100
    35a8:	08004f10 	stmdaeq	r0, {r4, r8, r9, sl, fp, lr}
    35ac:	0800500c 	stmdaeq	r0, {r2, r3, ip, lr}
    35b0:	00001617 	andeq	r1, r0, r7, lsl r6
    35b4:	000002d6 	ldrdeq	r0, [r0], -r6
    35b8:	00175211 	andseq	r5, r7, r1, lsl r2
    35bc:	41a90100 	undefined instruction 0x41a90100
    35c0:	00000000 	andeq	r0, r0, r0
    35c4:	16ee0110 	usatne	r0, #14, r0, lsl #2
    35c8:	74010000 	strvc	r0, [r1]
    35cc:	00500c01 	subseq	r0, r0, r1, lsl #24
    35d0:	00512008 	subseq	r2, r1, r8
    35d4:	00163608 	andseq	r3, r6, r8, lsl #12
    35d8:	0002fb00 	andeq	pc, r2, r0, lsl #22
    35dc:	17521100 	ldrbne	r1, [r2, -r0, lsl #2]
    35e0:	76010000 	strvc	r0, [r1], -r0
    35e4:	00000041 	andeq	r0, r0, r1, asr #32
    35e8:	e6011000 	str	r1, [r1], -r0
    35ec:	01000016 	tsteq	r0, r6, lsl r0
    35f0:	5120014a 	teqpl	r0, sl, asr #2
    35f4:	51b80800 	undefined instruction 0x51b80800
    35f8:	16550800 	ldrbne	r0, [r5], -r0, lsl #16
    35fc:	03330000 	teqeq	r3, #0	; 0x0
    3600:	4a0f0000 	bmi	3c3608 <__Stack_Size+0x3c3208>
    3604:	01000016 	tsteq	r0, r6, lsl r0
    3608:	00005349 	andeq	r5, r0, r9, asr #6
    360c:	00167400 	andseq	r7, r6, r0, lsl #8
    3610:	61641200 	cmnvs	r4, r0, lsl #4
    3614:	49010074 	stmdbmi	r1, {r2, r4, r5, r6}
    3618:	00000053 	andeq	r0, r0, r3, asr r0
    361c:	000016a8 	andeq	r1, r0, r8, lsr #13
    3620:	00531300 	subseq	r1, r3, r0, lsl #6
    3624:	033e0000 	teqeq	lr, #0	; 0x0
    3628:	00140000 	andseq	r0, r4, r0
    362c:	000d3415 	andeq	r3, sp, r5, lsl r4
    3630:	4bfc0600 	blmi	fff04e38 <SCS_BASE+0x1fef6e38>
    3634:	01000003 	tsteq	r0, r3
    3638:	03330401 	teqeq	r3, #16777216	; 0x1000000
    363c:	bc150000 	ldclt	0, cr0, [r5], {0}
    3640:	0600000d 	streq	r0, [r0], -sp
    3644:	00035dfe 	strdeq	r5, [r3], -lr
    3648:	04010100 	streq	r0, [r1], #-256
    364c:	00000053 	andeq	r0, r0, r3, asr r0
    3650:	000e1616 	andeq	r1, lr, r6, lsl r6
    3654:	01020600 	tsteq	r2, r0, lsl #12
    3658:	00000370 	andeq	r0, r0, r0, ror r3
    365c:	33040101 	movwcc	r0, #16641	; 0x4101
    3660:	16000003 	strne	r0, [r0], -r3
    3664:	00000d49 	andeq	r0, r0, r9, asr #26
    3668:	83010306 	movwhi	r0, #4870	; 0x1306
    366c:	01000003 	tsteq	r0, r3
    3670:	03330401 	teqeq	r3, #16777216	; 0x1000000
    3674:	d2160000 	andsle	r0, r6, #0	; 0x0
    3678:	0600000c 	streq	r0, [r0], -ip
    367c:	035d0104 	cmpeq	sp, #1	; 0x1
    3680:	01010000 	tsteq	r1, r0
    3684:	000d9816 	andeq	r9, sp, r6, lsl r8
    3688:	01060600 	tsteq	r6, r0, lsl #12
    368c:	0000035d 	andeq	r0, r0, sp, asr r3
    3690:	e3160101 	tst	r6, #1073741824	; 0x40000000
    3694:	0600000d 	streq	r0, [r0], -sp
    3698:	035d0107 	cmpeq	sp, #-1073741823	; 0xc0000001
    369c:	01010000 	tsteq	r1, r0
    36a0:	000c2f16 	andeq	r2, ip, r6, lsl pc
    36a4:	01080600 	tsteq	r8, r0, lsl #12
    36a8:	000003c0 	andeq	r0, r0, r0, asr #7
    36ac:	33040101 	movwcc	r0, #16641	; 0x4101
    36b0:	16000003 	strne	r0, [r0], -r3
    36b4:	00000e5d 	andeq	r0, r0, sp, asr lr
    36b8:	d3010906 	movwle	r0, #6406	; 0x1906
    36bc:	01000003 	tsteq	r0, r3
    36c0:	03330401 	teqeq	r3, #16777216	; 0x1000000
    36c4:	e6160000 	ldr	r0, [r6], -r0
    36c8:	0600000a 	streq	r0, [r0], -sl
    36cc:	035d010a 	cmpeq	sp, #-2147483646	; 0x80000002
    36d0:	01010000 	tsteq	r1, r0
    36d4:	000e2416 	andeq	r2, lr, r6, lsl r4
    36d8:	010c0600 	tsteq	ip, r0, lsl #12
    36dc:	0000035d 	andeq	r0, r0, sp, asr r3
    36e0:	80160101 	andshi	r0, r6, r1, lsl #2
    36e4:	0600000d 	streq	r0, [r0], -sp
    36e8:	035d010d 	cmpeq	sp, #1073741827	; 0x40000003
    36ec:	01010000 	tsteq	r1, r0
    36f0:	000beb16 	andeq	lr, fp, r6, lsl fp
    36f4:	010f0600 	tsteq	pc, r0, lsl #12
    36f8:	0000035d 	andeq	r0, r0, sp, asr r3
    36fc:	41130101 	tstmi	r3, r1, lsl #2
    3700:	21000000 	tstcs	r0, r0
    3704:	17000004 	strne	r0, [r0, -r4]
    3708:	00000098 	muleq	r0, r8, r0
    370c:	180003ff 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9}
    3710:	00001719 	andeq	r1, r0, r9, lsl r7
    3714:	04331c01 	ldrteq	r1, [r3], #-3073
    3718:	05010000 	streq	r0, [r1]
    371c:	000bbe03 	andeq	fp, fp, r3, lsl #28
    3720:	04100420 	ldreq	r0, [r0], #-1056
    3724:	b0180000 	andslt	r0, r8, r0
    3728:	01000016 	tsteq	r0, r6, lsl r0
    372c:	00044a1d 	andeq	r4, r4, sp, lsl sl
    3730:	03050100 	movweq	r0, #20736	; 0x5100
    3734:	200013be 	strhcs	r1, [r0], -lr
    3738:	00004104 	andeq	r4, r0, r4, lsl #2
    373c:	17301800 	ldrne	r1, [r0, -r0, lsl #16]!
    3740:	1d010000 	stcne	0, cr0, [r1]
    3744:	0000044a 	andeq	r0, r0, sl, asr #8
    3748:	c0030501 	andgt	r0, r3, r1, lsl #10
    374c:	15200013 	strne	r0, [r0, #-19]!
    3750:	00000b9a 	muleq	r0, sl, fp
    3754:	00532301 	subseq	r2, r3, r1, lsl #6
    3758:	01010000 	tsteq	r1, r0
    375c:	00094400 	andeq	r4, r9, r0, lsl #8
    3760:	8d000200 	sfmhi	f0, 4, [r0]
    3764:	0400000e 	streq	r0, [r0], #-14
    3768:	00043001 	andeq	r3, r4, r1
    376c:	186d0100 	stmdane	sp!, {r8}^
    3770:	04f40000 	ldrbteq	r0, [r4]
    3774:	51b80000 	undefined instruction 0x51b80000
    3778:	54b80800 	ldrtpl	r0, [r8], #2048
    377c:	10820800 	addne	r0, r2, r0, lsl #16
    3780:	04020000 	streq	r0, [r2]
    3784:	00429b05 	subeq	r9, r2, r5, lsl #22
    3788:	31730300 	cmncc	r3, r0, lsl #6
    378c:	18020036 	stmdane	r2, {r1, r2, r4, r5}
    3790:	00000037 	andeq	r0, r0, r7, lsr r0
    3794:	94050202 	strls	r0, [r5], #-514
    3798:	02000004 	andeq	r0, r0, #4	; 0x4
    379c:	05860601 	streq	r0, [r6, #1537]
    37a0:	04020000 	streq	r0, [r2]
    37a4:	00431507 	subeq	r1, r3, r7, lsl #10
    37a8:	31750300 	cmncc	r5, r0, lsl #6
    37ac:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    37b0:	00000057 	andeq	r0, r0, r7, asr r0
    37b4:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    37b8:	03000006 	movweq	r0, #6	; 0x6
    37bc:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    37c0:	00006829 	andeq	r6, r0, r9, lsr #16
    37c4:	08010200 	stmdaeq	r1, {r9}
    37c8:	00000584 	andeq	r0, r0, r4, lsl #11
    37cc:	00005704 	andeq	r5, r0, r4, lsl #14
    37d0:	004c0500 	subeq	r0, ip, r0, lsl #10
    37d4:	00840000 	addeq	r0, r4, r0
    37d8:	84060000 	strhi	r0, [r6]
    37dc:	04000000 	streq	r0, [r0]
    37e0:	07040700 	streq	r0, [r4, -r0, lsl #14]
    37e4:	0c035008 	stceq	0, cr5, [r3], {8}
    37e8:	0002e802 	andeq	lr, r2, r2, lsl #16
    37ec:	52430900 	subpl	r0, r3, #0	; 0x0
    37f0:	0d030031 	stceq	0, cr0, [r3, #-196]
    37f4:	00006f02 	andeq	r6, r0, r2, lsl #30
    37f8:	00230200 	eoreq	r0, r3, r0, lsl #4
    37fc:	00044e0a 	andeq	r4, r4, sl, lsl #28
    3800:	020e0300 	andeq	r0, lr, #0	; 0x0
    3804:	0000004c 	andeq	r0, r0, ip, asr #32
    3808:	09022302 	stmdbeq	r2, {r1, r8, r9, sp}
    380c:	00325243 	eorseq	r5, r2, r3, asr #4
    3810:	6f020f03 	svcvs	0x00020f03
    3814:	02000000 	andeq	r0, r0, #0	; 0x0
    3818:	580a0423 	stmdapl	sl, {r0, r1, r5, sl}
    381c:	03000004 	movweq	r0, #4	; 0x4
    3820:	004c0210 	subeq	r0, ip, r0, lsl r2
    3824:	23020000 	movwcs	r0, #8192	; 0x2000
    3828:	02a50a06 	adceq	r0, r5, #24576	; 0x6000
    382c:	11030000 	tstne	r3, r0
    3830:	00006f02 	andeq	r6, r0, r2, lsl #30
    3834:	08230200 	stmdaeq	r3!, {r9}
    3838:	0004620a 	andeq	r6, r4, sl, lsl #4
    383c:	02120300 	andseq	r0, r2, #0	; 0x0
    3840:	0000004c 	andeq	r0, r0, ip, asr #32
    3844:	0a0a2302 	beq	28c454 <__Stack_Size+0x28c054>
    3848:	0000024c 	andeq	r0, r0, ip, asr #4
    384c:	6f021303 	svcvs	0x00021303
    3850:	02000000 	andeq	r0, r0, #0	; 0x0
    3854:	6c0a0c23 	stcvs	12, cr0, [sl], {35}
    3858:	03000004 	movweq	r0, #4	; 0x4
    385c:	004c0214 	subeq	r0, ip, r4, lsl r2
    3860:	23020000 	movwcs	r0, #8192	; 0x2000
    3864:	5253090e 	subspl	r0, r3, #229376	; 0x38000
    3868:	02150300 	andseq	r0, r5, #0	; 0x0
    386c:	0000006f 	andeq	r0, r0, pc, rrx
    3870:	0a102302 	beq	40c480 <__Stack_Size+0x40c080>
    3874:	00000476 	andeq	r0, r0, r6, ror r4
    3878:	4c021603 	stcmi	6, cr1, [r2], {3}
    387c:	02000000 	andeq	r0, r0, #0	; 0x0
    3880:	45091223 	strmi	r1, [r9, #-547]
    3884:	03005247 	movweq	r5, #583	; 0x247
    3888:	006f0217 	rsbeq	r0, pc, r7, lsl r2
    388c:	23020000 	movwcs	r0, #8192	; 0x2000
    3890:	04800a14 	streq	r0, [r0], #2580
    3894:	18030000 	stmdane	r3, {}
    3898:	00004c02 	andeq	r4, r0, r2, lsl #24
    389c:	16230200 	strtne	r0, [r3], -r0, lsl #4
    38a0:	00019e0a 	andeq	r9, r1, sl, lsl #28
    38a4:	02190300 	andseq	r0, r9, #0	; 0x0
    38a8:	0000006f 	andeq	r0, r0, pc, rrx
    38ac:	0a182302 	beq	60c4bc <__Stack_Size+0x60c0bc>
    38b0:	0000048a 	andeq	r0, r0, sl, lsl #9
    38b4:	4c021a03 	stcmi	10, cr1, [r2], {3}
    38b8:	02000000 	andeq	r0, r0, #0	; 0x0
    38bc:	a40a1a23 	strge	r1, [sl], #-2595
    38c0:	03000001 	movweq	r0, #1	; 0x1
    38c4:	006f021b 	rsbeq	r0, pc, fp, lsl r2
    38c8:	23020000 	movwcs	r0, #8192	; 0x2000
    38cc:	06bb0a1c 	ssateq	r0, #28, ip, lsl #20
    38d0:	1c030000 	stcne	0, cr0, [r3], {0}
    38d4:	00004c02 	andeq	r4, r0, r2, lsl #24
    38d8:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    38dc:	0002600a 	andeq	r6, r2, sl
    38e0:	021d0300 	andseq	r0, sp, #0	; 0x0
    38e4:	0000006f 	andeq	r0, r0, pc, rrx
    38e8:	0a202302 	beq	80c4f8 <__Stack_Size+0x80c0f8>
    38ec:	0000049e 	muleq	r0, lr, r4
    38f0:	4c021e03 	stcmi	14, cr1, [r2], {3}
    38f4:	02000000 	andeq	r0, r0, #0	; 0x0
    38f8:	43092223 	movwmi	r2, #37411	; 0x9223
    38fc:	0300544e 	movweq	r5, #1102	; 0x44e
    3900:	006f021f 	rsbeq	r0, pc, pc, lsl r2
    3904:	23020000 	movwcs	r0, #8192	; 0x2000
    3908:	04a80a24 	strteq	r0, [r8], #2596
    390c:	20030000 	andcs	r0, r3, r0
    3910:	00004c02 	andeq	r4, r0, r2, lsl #24
    3914:	26230200 	strtcs	r0, [r3], -r0, lsl #4
    3918:	43535009 	cmpmi	r3, #9	; 0x9
    391c:	02210300 	eoreq	r0, r1, #0	; 0x0
    3920:	0000006f 	andeq	r0, r0, pc, rrx
    3924:	0a282302 	beq	a0c534 <__Stack_Size+0xa0c134>
    3928:	000005ab 	andeq	r0, r0, fp, lsr #11
    392c:	4c022203 	sfmmi	f2, 4, [r2], {3}
    3930:	02000000 	andeq	r0, r0, #0	; 0x0
    3934:	41092a23 	tstmi	r9, r3, lsr #20
    3938:	03005252 	movweq	r5, #594	; 0x252
    393c:	006f0223 	rsbeq	r0, pc, r3, lsr #4
    3940:	23020000 	movwcs	r0, #8192	; 0x2000
    3944:	05b60a2c 	ldreq	r0, [r6, #2604]!
    3948:	24030000 	strcs	r0, [r3]
    394c:	00004c02 	andeq	r4, r0, r2, lsl #24
    3950:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
    3954:	52435209 	subpl	r5, r3, #-1879048192	; 0x90000000
    3958:	02250300 	eoreq	r0, r5, #0	; 0x0
    395c:	0000006f 	andeq	r0, r0, pc, rrx
    3960:	0a302302 	beq	c0c570 <__Stack_Size+0xc0c170>
    3964:	000005c1 	andeq	r0, r0, r1, asr #11
    3968:	4c022603 	stcmi	6, cr2, [r2], {3}
    396c:	02000000 	andeq	r0, r0, #0	; 0x0
    3970:	8a0a3223 	bhi	290204 <__Stack_Size+0x28fe04>
    3974:	03000001 	movweq	r0, #1	; 0x1
    3978:	006f0227 	rsbeq	r0, pc, r7, lsr #4
    397c:	23020000 	movwcs	r0, #8192	; 0x2000
    3980:	05cc0a34 	strbeq	r0, [ip, #2612]
    3984:	28030000 	stmdacs	r3, {}
    3988:	00004c02 	andeq	r4, r0, r2, lsl #24
    398c:	36230200 	strtcc	r0, [r3], -r0, lsl #4
    3990:	00018f0a 	andeq	r8, r1, sl, lsl #30
    3994:	02290300 	eoreq	r0, r9, #0	; 0x0
    3998:	0000006f 	andeq	r0, r0, pc, rrx
    399c:	0a382302 	beq	e0c5ac <__Stack_Size+0xe0c1ac>
    39a0:	000005d7 	ldrdeq	r0, [r0], -r7
    39a4:	4c022a03 	stcmi	10, cr2, [r2], {3}
    39a8:	02000000 	andeq	r0, r0, #0	; 0x0
    39ac:	940a3a23 	strls	r3, [sl], #-2595
    39b0:	03000001 	movweq	r0, #1	; 0x1
    39b4:	006f022b 	rsbeq	r0, pc, fp, lsr #4
    39b8:	23020000 	movwcs	r0, #8192	; 0x2000
    39bc:	05e20a3c 	strbeq	r0, [r2, #2620]!
    39c0:	2c030000 	stccs	0, cr0, [r3], {0}
    39c4:	00004c02 	andeq	r4, r0, r2, lsl #24
    39c8:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
    39cc:	0001990a 	andeq	r9, r1, sl, lsl #18
    39d0:	022d0300 	eoreq	r0, sp, #0	; 0x0
    39d4:	0000006f 	andeq	r0, r0, pc, rrx
    39d8:	0a402302 	beq	100c5e8 <__Stack_Size+0x100c1e8>
    39dc:	000005ed 	andeq	r0, r0, sp, ror #11
    39e0:	4c022e03 	stcmi	14, cr2, [r2], {3}
    39e4:	02000000 	andeq	r0, r0, #0	; 0x0
    39e8:	640a4223 	strvs	r4, [sl], #-547
    39ec:	03000001 	movweq	r0, #1	; 0x1
    39f0:	006f022f 	rsbeq	r0, pc, pc, lsr #4
    39f4:	23020000 	movwcs	r0, #8192	; 0x2000
    39f8:	05f80a44 	ldrbeq	r0, [r8, #2628]!
    39fc:	30030000 	andcc	r0, r3, r0
    3a00:	00004c02 	andeq	r4, r0, r2, lsl #24
    3a04:	46230200 	strtmi	r0, [r3], -r0, lsl #4
    3a08:	52434409 	subpl	r4, r3, #150994944	; 0x9000000
    3a0c:	02310300 	eorseq	r0, r1, #0	; 0x0
    3a10:	0000006f 	andeq	r0, r0, pc, rrx
    3a14:	0a482302 	beq	120c624 <__Stack_Size+0x120c224>
    3a18:	00000603 	andeq	r0, r0, r3, lsl #12
    3a1c:	4c023203 	sfmmi	f3, 4, [r2], {3}
    3a20:	02000000 	andeq	r0, r0, #0	; 0x0
    3a24:	c30a4a23 	movwgt	r4, #43555	; 0xaa23
    3a28:	03000004 	movweq	r0, #4	; 0x4
    3a2c:	006f0233 	rsbeq	r0, pc, r3, lsr r2
    3a30:	23020000 	movwcs	r0, #8192	; 0x2000
    3a34:	060e0a4c 	streq	r0, [lr], -ip, asr #20
    3a38:	34030000 	strcc	r0, [r3]
    3a3c:	00004c02 	andeq	r4, r0, r2, lsl #24
    3a40:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
    3a44:	27010b00 	strcs	r0, [r1, -r0, lsl #22]
    3a48:	01000018 	tsteq	r0, r8, lsl r0
    3a4c:	0101024e 	tsteq	r1, lr, asr #4
    3a50:	00000304 	andeq	r0, r0, r4, lsl #6
    3a54:	00175f0c 	andseq	r5, r7, ip, lsl #30
    3a58:	024d0100 	subeq	r0, sp, #0	; 0x0
    3a5c:	0000005e 	andeq	r0, r0, lr, asr r0
    3a60:	02010b00 	andeq	r0, r1, #0	; 0x0
    3a64:	01000019 	tsteq	r0, r9, lsl r0
    3a68:	0101023e 	tsteq	r1, lr, lsr r2
    3a6c:	0000032c 	andeq	r0, r0, ip, lsr #6
    3a70:	0018100c 	andseq	r1, r8, ip
    3a74:	023d0100 	eorseq	r0, sp, #0	; 0x0
    3a78:	0000004c 	andeq	r0, r0, ip, asr #32
    3a7c:	0017bc0c 	andseq	fp, r7, ip, lsl #24
    3a80:	023d0100 	eorseq	r0, sp, #0	; 0x0
    3a84:	0000004c 	andeq	r0, r0, ip, asr #32
    3a88:	f9010d00 	undefined instruction 0xf9010d00
    3a8c:	01000019 	tsteq	r0, r9, lsl r0
    3a90:	b80101ad 	stmdalt	r1, {r0, r2, r3, r5, r7, r8}
    3a94:	c4080051 	strgt	r0, [r8], #-81
    3a98:	01080051 	qaddeq	r0, r1, r8
    3a9c:	0003535d 	andeq	r5, r3, sp, asr r3
    3aa0:	31d60e00 	bicscc	r0, r6, r0, lsl #28
    3aa4:	ac010000 	stcge	0, cr0, [r1], {0}
    3aa8:	00005e01 	andeq	r5, r0, r1, lsl #28
    3aac:	00500100 	subseq	r0, r0, r0, lsl #2
    3ab0:	17a1010f 	strne	r0, [r1, pc, lsl #2]!
    3ab4:	b2010000 	andlt	r0, r1, #0	; 0x0
    3ab8:	005e0101 	subseq	r0, lr, r1, lsl #2
    3abc:	51c40000 	bicpl	r0, r4, r0
    3ac0:	51d00800 	bicspl	r0, r0, r0, lsl #16
    3ac4:	5d010800 	stcpl	8, cr0, [r1]
    3ac8:	1a1a010d 	bne	683f04 <__Stack_Size+0x683b04>
    3acc:	b7010000 	strlt	r0, [r1, -r0]
    3ad0:	51d00101 	bicspl	r0, r0, r1, lsl #2
    3ad4:	51dc0800 	bicspl	r0, ip, r0, lsl #16
    3ad8:	5d010800 	stcpl	8, cr0, [r1]
    3adc:	00000392 	muleq	r0, r2, r3
    3ae0:	0047230e 	subeq	r2, r7, lr, lsl #6
    3ae4:	01b60100 	undefined instruction 0x01b60100
    3ae8:	0000005e 	andeq	r0, r0, lr, asr r0
    3aec:	0f005001 	svceq	0x00005001
    3af0:	00199401 	andseq	r9, r9, r1, lsl #8
    3af4:	01bc0100 	undefined instruction 0x01bc0100
    3af8:	00005e01 	andeq	r5, r0, r1, lsl #28
    3afc:	0051dc00 	subseq	sp, r1, r0, lsl #24
    3b00:	0051e808 	subseq	lr, r1, r8, lsl #16
    3b04:	0f5d0108 	svceq	0x005d0108
    3b08:	0019a201 	andseq	sl, r9, r1, lsl #4
    3b0c:	01c10100 	biceq	r0, r1, r0, lsl #2
    3b10:	00005e01 	andeq	r5, r0, r1, lsl #28
    3b14:	0051e800 	subseq	lr, r1, r0, lsl #16
    3b18:	00520808 	subseq	r0, r2, r8, lsl #16
    3b1c:	0d5d0108 	ldfeqe	f0, [sp, #-32]
    3b20:	00197601 	andseq	r7, r9, r1, lsl #12
    3b24:	01c60100 	biceq	r0, r6, r0, lsl #2
    3b28:	00520801 	subseq	r0, r2, r1, lsl #16
    3b2c:	00528408 	subseq	r8, r2, r8, lsl #8
    3b30:	145d0108 	ldrbne	r0, [sp], #-264
    3b34:	10000004 	andne	r0, r0, r4
    3b38:	000002e8 	andeq	r0, r0, r8, ror #5
    3b3c:	08005212 	stmdaeq	r0, {r1, r4, r9, ip, lr}
    3b40:	00000060 	andeq	r0, r0, r0, rrx
    3b44:	f401c901 	vst2.8	{d12,d14}, [r1], r1
    3b48:	11000003 	tstne	r0, r3
    3b4c:	000002f7 	strdeq	r0, [r0], -r7
    3b50:	03041200 	movweq	r1, #16896	; 0x4200
    3b54:	52320000 	eorspl	r0, r2, #0	; 0x0
    3b58:	00780800 	rsbseq	r0, r8, r0, lsl #16
    3b5c:	cd010000 	stcgt	0, cr0, [r1]
    3b60:	031f1301 	tsteq	pc, #67108864	; 0x4000000
    3b64:	17080000 	strne	r0, [r8, -r0]
    3b68:	13110000 	tstne	r1, #0	; 0x0
    3b6c:	00000003 	andeq	r0, r0, r3
    3b70:	03041400 	movweq	r1, #17408	; 0x4400
    3b74:	52840000 	addpl	r0, r4, #0	; 0x0
    3b78:	52c00800 	sbcpl	r0, r0, #0	; 0x0
    3b7c:	5d010800 	stcpl	8, cr0, [r1]
    3b80:	00000436 	andeq	r0, r0, r6, lsr r4
    3b84:	00031315 	andeq	r1, r3, r5, lsl r3
    3b88:	15500100 	ldrbne	r0, [r0, #-256]
    3b8c:	0000031f 	andeq	r0, r0, pc, lsl r3
    3b90:	14005101 	strne	r5, [r0], #-257
    3b94:	000002e8 	andeq	r0, r0, r8, ror #5
    3b98:	080052c0 	stmdaeq	r0, {r6, r7, r9, ip, lr}
    3b9c:	080052ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, lr}
    3ba0:	04515d01 	ldrbeq	r5, [r1], #-3329
    3ba4:	f7150000 	undefined instruction 0xf7150000
    3ba8:	01000002 	tsteq	r0, r2
    3bac:	01160050 	tsteq	r6, r0, asr r0
    3bb0:	0000192f 	andeq	r1, r0, pc, lsr #18
    3bb4:	01025b01 	tsteq	r2, r1, lsl #22
    3bb8:	080052ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, lr}
    3bbc:	08005310 	stmdaeq	r0, {r4, r8, r9, ip, lr}
    3bc0:	00001726 	andeq	r1, r0, r6, lsr #14
    3bc4:	0000047c 	andeq	r0, r0, ip, ror r4
    3bc8:	0019d517 	andseq	sp, r9, r7, lsl r5
    3bcc:	025a0100 	subseq	r0, sl, #0	; 0x0
    3bd0:	0000004c 	andeq	r0, r0, ip, asr #32
    3bd4:	00001751 	andeq	r1, r0, r1, asr r7
    3bd8:	53011800 	movwpl	r1, #6144	; 0x1800
    3bdc:	01000019 	tsteq	r0, r9, lsl r0
    3be0:	100101d8 	ldrdne	r0, [r1], -r8
    3be4:	94080053 	strls	r0, [r8], #-83
    3be8:	6f080054 	svcvs	0x00080054
    3bec:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    3bf0:	001a0d01 	andseq	r0, sl, r1, lsl #26
    3bf4:	01d20100 	bicseq	r0, r2, r0, lsl #2
    3bf8:	00549401 	subseq	r9, r4, r1, lsl #8
    3bfc:	0054b808 	subseq	fp, r4, r8, lsl #16
    3c00:	00178e08 	andseq	r8, r7, r8, lsl #28
    3c04:	004c0500 	subeq	r0, ip, r0, lsl #10
    3c08:	04b80000 	ldrteq	r0, [r8]
    3c0c:	84060000 	strhi	r0, [r6]
    3c10:	33000000 	movwcc	r0, #0	; 0x0
    3c14:	19de1900 	ldmibne	lr, {r8, fp, ip}^
    3c18:	10010000 	andne	r0, r1, r0
    3c1c:	000004ca 	andeq	r0, r0, sl, asr #9
    3c20:	ac030501 	cfstr32ge	mvfx0, [r3], {1}
    3c24:	1a080084 	bne	203e3c <__Stack_Size+0x203a3c>
    3c28:	000004a8 	andeq	r0, r0, r8, lsr #9
    3c2c:	00004c05 	andeq	r4, r0, r5, lsl #24
    3c30:	0004df00 	andeq	sp, r4, r0, lsl #30
    3c34:	00840600 	addeq	r0, r4, r0, lsl #12
    3c38:	001c0000 	andseq	r0, ip, r0
    3c3c:	00193919 	andseq	r3, r9, r9, lsl r9
    3c40:	f1200100 	undefined instruction 0xf1200100
    3c44:	01000004 	tsteq	r0, r4
    3c48:	85140305 	ldrhi	r0, [r4, #-773]
    3c4c:	cf1a0800 	svcgt	0x001a0800
    3c50:	05000004 	streq	r0, [r0, #-4]
    3c54:	0000004c 	andeq	r0, r0, ip, asr #32
    3c58:	00000506 	andeq	r0, r0, r6, lsl #10
    3c5c:	00008406 	andeq	r8, r0, r6, lsl #8
    3c60:	19000900 	stmdbne	r0, {r8, fp}
    3c64:	0000179a 	muleq	r0, sl, r7
    3c68:	05184201 	ldreq	r4, [r8, #-513]
    3c6c:	05010000 	streq	r0, [r1]
    3c70:	00854e03 	addeq	r4, r5, r3, lsl #28
    3c74:	04f61a08 	ldrbteq	r1, [r6], #2568
    3c78:	ac190000 	ldcge	0, cr0, [r9], {0}
    3c7c:	01000018 	tsteq	r0, r8, lsl r0
    3c80:	00052f50 	andeq	r2, r5, r0, asr pc
    3c84:	03050100 	movweq	r0, #20736	; 0x5100
    3c88:	08008562 	stmdaeq	r0, {r1, r5, r6, r8, sl, pc}
    3c8c:	0004f61a 	andeq	pc, r4, sl, lsl r6
    3c90:	004c0500 	subeq	r0, ip, r0, lsl #10
    3c94:	05440000 	strbeq	r0, [r4]
    3c98:	84060000 	strhi	r0, [r6]
    3c9c:	13000000 	movwne	r0, #0	; 0x0
    3ca0:	19ea1900 	stmibne	sl!, {r8, fp, ip}^
    3ca4:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    3ca8:	00000556 	andeq	r0, r0, r6, asr r5
    3cac:	76030501 	strvc	r0, [r3], -r1, lsl #10
    3cb0:	1a080085 	bne	203ecc <__Stack_Size+0x203acc>
    3cb4:	00000534 	andeq	r0, r0, r4, lsr r5
    3cb8:	00004c05 	andeq	r4, r0, r5, lsl #24
    3cbc:	00056b00 	andeq	r6, r5, r0, lsl #22
    3cc0:	00840600 	addeq	r0, r4, r0, lsl #12
    3cc4:	000d0000 	andeq	r0, sp, r0
    3cc8:	0017b519 	andseq	fp, r7, r9, lsl r5
    3ccc:	7d7a0100 	ldfvce	f0, [sl]
    3cd0:	01000005 	tsteq	r0, r5
    3cd4:	859e0305 	ldrhi	r0, [lr, #773]
    3cd8:	5b1a0800 	blpl	685ce0 <__Stack_Size+0x6858e0>
    3cdc:	05000005 	streq	r0, [r0, #-5]
    3ce0:	0000004c 	andeq	r0, r0, ip, asr #32
    3ce4:	00000592 	muleq	r0, r2, r5
    3ce8:	00008406 	andeq	r8, r0, r6, lsl #8
    3cec:	19000800 	stmdbne	r0, {fp}
    3cf0:	00001967 	andeq	r1, r0, r7, ror #18
    3cf4:	05a48b01 	streq	r8, [r4, #2817]!
    3cf8:	05010000 	streq	r0, [r1]
    3cfc:	0085ba03 	addeq	fp, r5, r3, lsl #20
    3d00:	05821a08 	streq	r1, [r2, #2568]
    3d04:	4c050000 	stcmi	0, cr0, [r5], {0}
    3d08:	b9000000 	stmdblt	r0, {}
    3d0c:	06000005 	streq	r0, [r0], -r5
    3d10:	00000084 	andeq	r0, r0, r4, lsl #1
    3d14:	c5190007 	ldrgt	r0, [r9, #-7]
    3d18:	01000017 	tsteq	r0, r7, lsl r0
    3d1c:	0005cb98 	muleq	r5, r8, fp
    3d20:	03050100 	movweq	r0, #20736	; 0x5100
    3d24:	080085cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, pc}
    3d28:	0005a91a 	andeq	sl, r5, sl, lsl r9
    3d2c:	17cc1900 	strbne	r1, [ip, r0, lsl #18]
    3d30:	a3010000 	movwge	r0, #4096	; 0x1000
    3d34:	000005e2 	andeq	r0, r0, r2, ror #11
    3d38:	dc030501 	cfstr32le	mvfx0, [r3], {1}
    3d3c:	1a080085 	bne	203f58 <__Stack_Size+0x203b58>
    3d40:	00000582 	andeq	r0, r0, r2, lsl #11
    3d44:	00004c05 	andeq	r4, r0, r5, lsl #24
    3d48:	0005f700 	andeq	pc, r5, r0, lsl #14
    3d4c:	00840600 	addeq	r0, r4, r0, lsl #12
    3d50:	00050000 	andeq	r0, r5, r0
    3d54:	0017d319 	andseq	sp, r7, r9, lsl r3
    3d58:	09af0100 	stmibeq	pc!, {r8}
    3d5c:	01000006 	tsteq	r0, r6
    3d60:	85ee0305 	strbhi	r0, [lr, #773]!
    3d64:	e71a0800 	ldr	r0, [sl, -r0, lsl #16]
    3d68:	19000005 	stmdbne	r0, {r0, r2}
    3d6c:	00001a28 	andeq	r1, r0, r8, lsr #20
    3d70:	0620b801 	strteq	fp, [r0], -r1, lsl #16
    3d74:	05010000 	streq	r0, [r1]
    3d78:	0085fa03 	addeq	pc, r5, r3, lsl #20
    3d7c:	05e71a08 	strbeq	r1, [r7, #2568]!
    3d80:	e5190000 	ldr	r0, [r9]
    3d84:	01000017 	tsteq	r0, r7, lsl r0
    3d88:	000637c1 	andeq	r3, r6, r1, asr #15
    3d8c:	03050100 	movweq	r0, #20736	; 0x5100
    3d90:	08008606 	stmdaeq	r0, {r1, r2, r9, sl, pc}
    3d94:	0005a91a 	andeq	sl, r5, sl, lsl r9
    3d98:	17ec1900 	strbne	r1, [ip, r0, lsl #18]!
    3d9c:	cc010000 	stcgt	0, cr0, [r1], {0}
    3da0:	0000064e 	andeq	r0, r0, lr, asr #12
    3da4:	16030501 	strne	r0, [r3], -r1, lsl #10
    3da8:	1a080086 	bne	203fc8 <__Stack_Size+0x203bc8>
    3dac:	00000074 	andeq	r0, r0, r4, ror r0
    3db0:	0017f319 	andseq	pc, r7, r9, lsl r3
    3db4:	65d40100 	ldrbvs	r0, [r4, #256]
    3db8:	01000006 	tsteq	r0, r6
    3dbc:	86200305 	strthi	r0, [r0], -r5, lsl #6
    3dc0:	e71a0800 	ldr	r0, [sl, -r0, lsl #16]
    3dc4:	19000005 	stmdbne	r0, {r0, r2}
    3dc8:	000017fa 	strdeq	r1, [r0], -sl
    3dcc:	067cdd01 	ldrbteq	sp, [ip], -r1, lsl #26
    3dd0:	05010000 	streq	r0, [r1]
    3dd4:	00862c03 	addeq	r2, r6, r3, lsl #24
    3dd8:	05a91a08 	streq	r1, [r9, #2568]!
    3ddc:	7a190000 	bvc	643de4 <__Stack_Size+0x6439e4>
    3de0:	01000017 	tsteq	r0, r7, lsl r0
    3de4:	000693e8 	andeq	r9, r6, r8, ror #7
    3de8:	03050100 	movweq	r0, #20736	; 0x5100
    3dec:	0800863c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, pc}
    3df0:	0000741a 	andeq	r7, r0, sl, lsl r4
    3df4:	196e1900 	stmdbne	lr!, {r8, fp, ip}^
    3df8:	f0010000 	undefined instruction 0xf0010000
    3dfc:	000006aa 	andeq	r0, r0, sl, lsr #13
    3e00:	46030501 	strmi	r0, [r3], -r1, lsl #10
    3e04:	1a080086 	bne	204024 <__Stack_Size+0x203c24>
    3e08:	000005e7 	andeq	r0, r0, r7, ror #11
    3e0c:	00178219 	andseq	r8, r7, r9, lsl r2
    3e10:	c1f90100 	mvnsgt	r0, r0, lsl #2
    3e14:	01000006 	tsteq	r0, r6
    3e18:	86520305 	ldrbhi	r0, [r2], -r5, lsl #6
    3e1c:	821a0800 	andshi	r0, sl, #0	; 0x0
    3e20:	1b000005 	blne	3e3c <__Stack_Size+0x3a3c>
    3e24:	0000178a 	andeq	r1, r0, sl, lsl #15
    3e28:	d9010501 	stmdble	r1, {r0, r8, sl}
    3e2c:	01000006 	tsteq	r0, r6
    3e30:	86640305 	strbthi	r0, [r4], -r5, lsl #6
    3e34:	f61a0800 	undefined instruction 0xf61a0800
    3e38:	1b000004 	blne	3e50 <__Stack_Size+0x3a50>
    3e3c:	00001792 	muleq	r0, r2, r7
    3e40:	f1011201 	undefined instruction 0xf1011201
    3e44:	01000006 	tsteq	r0, r6
    3e48:	86780305 	ldrbthi	r0, [r8], -r5, lsl #6
    3e4c:	821a0800 	andshi	r0, sl, #0	; 0x0
    3e50:	1b000005 	blne	3e6c <__Stack_Size+0x3a6c>
    3e54:	000019f1 	strdeq	r1, [r0], -r1
    3e58:	09011f01 	stmdbeq	r1, {r0, r8, r9, sl, fp, ip}
    3e5c:	01000007 	tsteq	r0, r7
    3e60:	868a0305 	strhi	r0, [sl], r5, lsl #6
    3e64:	741a0800 	ldrvc	r0, [sl], #-2048
    3e68:	1b000000 	blne	3e70 <__Stack_Size+0x3a70>
    3e6c:	00001831 	andeq	r1, r0, r1, lsr r8
    3e70:	21012701 	tstcs	r1, r1, lsl #14
    3e74:	01000007 	tsteq	r0, r7
    3e78:	86940305 	ldrhi	r0, [r4], r5, lsl #6
    3e7c:	a91a0800 	ldmdbge	sl, {fp}
    3e80:	1b000005 	blne	3e9c <__Stack_Size+0x3a9c>
    3e84:	00001839 	andeq	r1, r0, r9, lsr r8
    3e88:	39013201 	stmdbcc	r1, {r0, r9, ip, sp}
    3e8c:	01000007 	tsteq	r0, r7
    3e90:	86a40305 	strthi	r0, [r4], r5, lsl #6
    3e94:	341a0800 	ldrcc	r0, [sl], #-2048
    3e98:	1b000005 	blne	3eb4 <__Stack_Size+0x3ab4>
    3e9c:	00001841 	andeq	r1, r0, r1, asr #16
    3ea0:	51014901 	tstpl	r1, r1, lsl #18
    3ea4:	01000007 	tsteq	r0, r7
    3ea8:	86cc0305 	strbhi	r0, [ip], r5, lsl #6
    3eac:	e71a0800 	ldr	r0, [sl, -r0, lsl #16]
    3eb0:	1b000005 	blne	3ecc <__Stack_Size+0x3acc>
    3eb4:	00001849 	andeq	r1, r0, r9, asr #16
    3eb8:	69015201 	stmdbvs	r1, {r0, r9, ip, lr}
    3ebc:	01000007 	tsteq	r0, r7
    3ec0:	86d80305 	ldrbhi	r0, [r8], r5, lsl #6
    3ec4:	f61a0800 	undefined instruction 0xf61a0800
    3ec8:	05000004 	streq	r0, [r0, #-4]
    3ecc:	0000004c 	andeq	r0, r0, ip, asr #32
    3ed0:	0000077e 	andeq	r0, r0, lr, ror r7
    3ed4:	00008406 	andeq	r8, r0, r6, lsl #8
    3ed8:	1b000600 	blne	56e0 <__Stack_Size+0x52e0>
    3edc:	0000190d 	andeq	r1, r0, sp, lsl #18
    3ee0:	91015f01 	tstls	r1, r1, lsl #30
    3ee4:	01000007 	tsteq	r0, r7
    3ee8:	86ec0305 	strbthi	r0, [ip], r5, lsl #6
    3eec:	6e1a0800 	cdpvs	8, 1, cr0, cr10, cr0, {0}
    3ef0:	1b000007 	blne	3f14 <__Stack_Size+0x3b14>
    3ef4:	0000189c 	muleq	r0, ip, r8
    3ef8:	a9016a01 	stmdbge	r1, {r0, r9, fp, sp, lr}
    3efc:	01000007 	tsteq	r0, r7
    3f00:	86fa0305 	ldrbthi	r0, [sl], r5, lsl #6
    3f04:	a91a0800 	ldmdbge	sl, {fp}
    3f08:	05000005 	streq	r0, [r0, #-5]
    3f0c:	0000004c 	andeq	r0, r0, ip, asr #32
    3f10:	000007be 	strheq	r0, [r0], -lr
    3f14:	00008406 	andeq	r8, r0, r6, lsl #8
    3f18:	1b001000 	blne	7f20 <__Stack_Size+0x7b20>
    3f1c:	000018a4 	andeq	r1, r0, r4, lsr #17
    3f20:	d1017501 	tstle	r1, r1, lsl #10
    3f24:	01000007 	tsteq	r0, r7
    3f28:	870a0305 	strhi	r0, [sl, -r5, lsl #6]
    3f2c:	ae1a0800 	cdpge	8, 1, cr0, cr10, cr0, {0}
    3f30:	05000007 	streq	r0, [r0, #-7]
    3f34:	000007e6 	andeq	r0, r0, r6, ror #15
    3f38:	000007e6 	andeq	r0, r0, r6, ror #15
    3f3c:	00008406 	andeq	r8, r0, r6, lsl #8
    3f40:	1c001900 	stcne	9, cr1, [r0], {0}
    3f44:	0007ec04 	andeq	lr, r7, r4, lsl #24
    3f48:	004c1a00 	subeq	r1, ip, r0, lsl #20
    3f4c:	da1b0000 	ble	6c3f54 <__Stack_Size+0x6c3b54>
    3f50:	01000017 	tsteq	r0, r7, lsl r0
    3f54:	07d6018a 	ldrbeq	r0, [r6, sl, lsl #3]
    3f58:	05010000 	streq	r0, [r1]
    3f5c:	00027c03 	andeq	r7, r2, r3, lsl #24
    3f60:	19b11b20 	ldmibne	r1!, {r5, r8, r9, fp, ip}
    3f64:	93010000 	movwls	r0, #4096	; 0x1000
    3f68:	00004c01 	andeq	r4, r0, r1, lsl #24
    3f6c:	03050100 	movweq	r0, #20736	; 0x5100
    3f70:	200013c2 	andcs	r1, r0, r2, asr #7
    3f74:	0018b31b 	andseq	fp, r8, fp, lsl r3
    3f78:	01950100 	orrseq	r0, r5, r0, lsl #2
    3f7c:	0000004c 	andeq	r0, r0, ip, asr #32
    3f80:	e4030501 	str	r0, [r3], #-1281
    3f84:	1b200002 	blne	803f94 <__Stack_Size+0x803b94>
    3f88:	00001915 	andeq	r1, r0, r5, lsl r9
    3f8c:	4c019601 	stcmi	6, cr9, [r1], {1}
    3f90:	01000000 	tsteq	r0, r0
    3f94:	13c40305 	bicne	r0, r4, #335544320	; 0x14000000
    3f98:	5d1b2000 	ldcpl	0, cr2, [fp]
    3f9c:	01000018 	tsteq	r0, r8, lsl r0
    3fa0:	004c0197 	umaaleq	r0, ip, r7, r1
    3fa4:	05010000 	streq	r0, [r1]
    3fa8:	0013c603 	andseq	ip, r3, r3, lsl #12
    3fac:	19241b20 	stmdbne	r4!, {r5, r8, r9, fp, ip}
    3fb0:	98010000 	stmdals	r1, {}
    3fb4:	00004c01 	andeq	r4, r0, r1, lsl #24
    3fb8:	03050100 	movweq	r0, #20736	; 0x5100
    3fbc:	200013c8 	andcs	r1, r0, r8, asr #7
    3fc0:	0018ee1b 	andseq	lr, r8, fp, lsl lr
    3fc4:	01990100 	orrseq	r0, r9, r0, lsl #2
    3fc8:	0000004c 	andeq	r0, r0, ip, asr #32
    3fcc:	ca030501 	bgt	c53d8 <__Stack_Size+0xc4fd8>
    3fd0:	1b200013 	blne	804024 <__Stack_Size+0x803c24>
    3fd4:	00001981 	andeq	r1, r0, r1, lsl #19
    3fd8:	4c019a01 	stcmi	10, cr9, [r1], {1}
    3fdc:	01000000 	tsteq	r0, r0
    3fe0:	13cc0305 	bicne	r0, ip, #335544320	; 0x14000000
    3fe4:	dd1b2000 	ldcle	0, cr2, [fp]
    3fe8:	01000018 	tsteq	r0, r8, lsl r0
    3fec:	004c019b 	umaaleq	r0, ip, fp, r1
    3ff0:	05010000 	streq	r0, [r1]
    3ff4:	0013ce03 	andseq	ip, r3, r3, lsl #28
    3ff8:	19441b20 	stmdbne	r4, {r5, r8, r9, fp, ip}^
    3ffc:	9d010000 	stcls	0, cr0, [r1]
    4000:	00004c01 	andeq	r4, r0, r1, lsl #24
    4004:	03050100 	movweq	r0, #20736	; 0x5100
    4008:	200013d0 	ldrdcs	r1, [r0], -r0
    400c:	0018161b 	andseq	r1, r8, fp, lsl r6
    4010:	019e0100 	orrseq	r0, lr, r0, lsl #2
    4014:	0000004c 	andeq	r0, r0, ip, asr #32
    4018:	d2030501 	andle	r0, r3, #4194304	; 0x400000
    401c:	1b200013 	blne	804070 <__Stack_Size+0x803c70>
    4020:	00001801 	andeq	r1, r0, r1, lsl #16
    4024:	2c019f01 	stccs	15, cr9, [r1], {1}
    4028:	01000000 	tsteq	r0, r0
    402c:	13d40305 	bicsne	r0, r4, #335544320	; 0x14000000
    4030:	c81b2000 	ldmdagt	fp, {sp}
    4034:	01000018 	tsteq	r0, r8, lsl r0
    4038:	004c01a1 	subeq	r0, ip, r1, lsr #3
    403c:	05010000 	streq	r0, [r1]
    4040:	0013d603 	andseq	sp, r3, r3, lsl #12
    4044:	18511b20 	ldmdane	r1, {r5, r8, r9, fp, ip}^
    4048:	a3010000 	movwge	r0, #4096	; 0x1000
    404c:	00004c01 	andeq	r4, r0, r1, lsl #24
    4050:	03050100 	movweq	r0, #20736	; 0x5100
    4054:	200013d8 	ldrdcs	r1, [r0], -r8
    4058:	00188f1b 	andseq	r8, r8, fp, lsl pc
    405c:	01a40100 	undefined instruction 0x01a40100
    4060:	0000004c 	andeq	r0, r0, ip, asr #32
    4064:	da030501 	ble	c5470 <__Stack_Size+0xc5070>
    4068:	1b200013 	blne	8040bc <__Stack_Size+0x803cbc>
    406c:	0000176a 	andeq	r1, r0, sl, ror #14
    4070:	4c01a501 	cfstr32mi	mvfx10, [r1], {1}
    4074:	01000000 	tsteq	r0, r0
    4078:	13dc0305 	bicsne	r0, ip, #335544320	; 0x14000000
    407c:	c21b2000 	andsgt	r2, fp, #0	; 0x0
    4080:	01000019 	tsteq	r0, r9, lsl r0
    4084:	005e01a7 	subseq	r0, lr, r7, lsr #3
    4088:	05010000 	streq	r0, [r1]
    408c:	0013de03 	andseq	sp, r3, r3, lsl #28
    4090:	18821b20 	stmne	r2, {r5, r8, r9, fp, ip}
    4094:	a8010000 	stmdage	r1, {}
    4098:	00005e01 	andeq	r5, r0, r1, lsl #28
    409c:	03050100 	movweq	r0, #20736	; 0x5100
    40a0:	200013df 	ldrdcs	r1, [r0], -pc
    40a4:	0006b300 	andeq	fp, r6, r0, lsl #6
    40a8:	18000200 	stmdane	r0, {r9}
    40ac:	04000010 	streq	r0, [r0], #-16
    40b0:	00043001 	andeq	r3, r4, r1
    40b4:	1b0f0100 	blne	3c44bc <__Stack_Size+0x3c40bc>
    40b8:	04f40000 	ldrbteq	r0, [r4]
    40bc:	54b80000 	ldrtpl	r0, [r8]
    40c0:	5ad80800 	bpl	ff6060c8 <SCS_BASE+0x1f5f80c8>
    40c4:	11a00800 	lslne	r0, r0, #16
    40c8:	73020000 	movwvc	r0, #8192	; 0x2000
    40cc:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    40d0:	00003017 	andeq	r3, r0, r7, lsl r0
    40d4:	05040300 	streq	r0, [r4, #-768]
    40d8:	0000429b 	muleq	r0, fp, r2
    40dc:	36317302 	ldrtcc	r7, [r1], -r2, lsl #6
    40e0:	42180200 	andsmi	r0, r8, #0	; 0x0
    40e4:	03000000 	movweq	r0, #0	; 0x0
    40e8:	04940502 	ldreq	r0, [r4], #1282
    40ec:	01030000 	tsteq	r3, r0
    40f0:	00058606 	andeq	r8, r5, r6, lsl #12
    40f4:	07040300 	streq	r0, [r4, -r0, lsl #6]
    40f8:	00004315 	andeq	r4, r0, r5, lsl r3
    40fc:	36317502 	ldrtcc	r7, [r1], -r2, lsl #10
    4100:	62280200 	eorvs	r0, r8, #0	; 0x0
    4104:	03000000 	movweq	r0, #0	; 0x0
    4108:	064d0702 	strbeq	r0, [sp], -r2, lsl #14
    410c:	75020000 	strvc	r0, [r2]
    4110:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4114:	00000073 	andeq	r0, r0, r3, ror r0
    4118:	84080103 	strhi	r0, [r8], #-259
    411c:	04000005 	streq	r0, [r0], #-5
    4120:	00000050 	andeq	r0, r0, r0, asr r0
    4124:	00006204 	andeq	r6, r0, r4, lsl #4
    4128:	00730400 	rsbseq	r0, r3, r0, lsl #8
    412c:	01050000 	tsteq	r5, r0
    4130:	009e3902 	addseq	r3, lr, r2, lsl #18
    4134:	18060000 	stmdane	r6, {}
    4138:	0000000b 	andeq	r0, r0, fp
    413c:	54455307 	strbpl	r5, [r5], #-775
    4140:	08000100 	stmdaeq	r0, {r8}
    4144:	1c090704 	stcne	7, cr0, [r9], {4}
    4148:	14014f03 	strne	r4, [r1], #-3843
    414c:	0a000001 	beq	4158 <__Stack_Size+0x3d58>
    4150:	004c5243 	subeq	r5, ip, r3, asr #4
    4154:	7a015003 	bvc	58168 <__Stack_Size+0x57d68>
    4158:	02000000 	andeq	r0, r0, #0	; 0x0
    415c:	430a0023 	movwmi	r0, #40995	; 0xa023
    4160:	03004852 	movweq	r4, #2130	; 0x852
    4164:	007a0151 	rsbseq	r0, sl, r1, asr r1
    4168:	23020000 	movwcs	r0, #8192	; 0x2000
    416c:	44490a04 	strbmi	r0, [r9], #-2564
    4170:	52030052 	andpl	r0, r3, #82	; 0x52
    4174:	00007a01 	andeq	r7, r0, r1, lsl #20
    4178:	08230200 	stmdaeq	r3!, {r9}
    417c:	52444f0a 	subpl	r4, r4, #40	; 0x28
    4180:	01530300 	cmpeq	r3, r0, lsl #6
    4184:	0000007a 	andeq	r0, r0, sl, ror r0
    4188:	0b0c2302 	bleq	30cd98 <__Stack_Size+0x30c998>
    418c:	00000831 	andeq	r0, r0, r1, lsr r8
    4190:	7a015403 	bvc	591a4 <__Stack_Size+0x58da4>
    4194:	02000000 	andeq	r0, r0, #0	; 0x0
    4198:	420a1023 	andmi	r1, sl, #35	; 0x23
    419c:	03005252 	movweq	r5, #594	; 0x252
    41a0:	007a0155 	rsbseq	r0, sl, r5, asr r1
    41a4:	23020000 	movwcs	r0, #8192	; 0x2000
    41a8:	081a0b14 	ldmdaeq	sl, {r2, r4, r8, r9, fp}
    41ac:	56030000 	strpl	r0, [r3], -r0
    41b0:	00007a01 	andeq	r7, r0, r1, lsl #20
    41b4:	18230200 	stmdane	r3!, {r9}
    41b8:	03240900 	teqeq	r4, #0	; 0x0
    41bc:	022a01ec 	eoreq	r0, sl, #59	; 0x3b
    41c0:	430a0000 	movwmi	r0, #40960	; 0xa000
    41c4:	03003152 	movweq	r3, #338	; 0x152
    41c8:	007f01ed 	rsbseq	r0, pc, sp, ror #3
    41cc:	23020000 	movwcs	r0, #8192	; 0x2000
    41d0:	044e0b00 	strbeq	r0, [lr], #-2816
    41d4:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    41d8:	00005701 	andeq	r5, r0, r1, lsl #14
    41dc:	02230200 	eoreq	r0, r3, #0	; 0x0
    41e0:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    41e4:	01ef0300 	mvneq	r0, r0, lsl #6
    41e8:	0000007f 	andeq	r0, r0, pc, ror r0
    41ec:	0b042302 	bleq	10cdfc <__Stack_Size+0x10c9fc>
    41f0:	00000458 	andeq	r0, r0, r8, asr r4
    41f4:	5701f003 	strpl	pc, [r1, -r3]
    41f8:	02000000 	andeq	r0, r0, #0	; 0x0
    41fc:	530a0623 	movwpl	r0, #42531	; 0xa623
    4200:	f1030052 	undefined instruction 0xf1030052
    4204:	00007f01 	andeq	r7, r0, r1, lsl #30
    4208:	08230200 	stmdaeq	r3!, {r9}
    420c:	0004620b 	andeq	r6, r4, fp, lsl #4
    4210:	01f20300 	mvnseq	r0, r0, lsl #6
    4214:	00000057 	andeq	r0, r0, r7, asr r0
    4218:	0a0a2302 	beq	28ce28 <__Stack_Size+0x28ca28>
    421c:	03005244 	movweq	r5, #580	; 0x244
    4220:	007f01f3 	ldrshteq	r0, [pc, #-19]	; 4215 <__Stack_Size+0x3e15>
    4224:	23020000 	movwcs	r0, #8192	; 0x2000
    4228:	046c0b0c 	strbteq	r0, [ip], #-2828
    422c:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    4230:	00005701 	andeq	r5, r0, r1, lsl #14
    4234:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    4238:	0013e50b 	andseq	lr, r3, fp, lsl #10
    423c:	01f50300 	mvnseq	r0, r0, lsl #6
    4240:	0000007f 	andeq	r0, r0, pc, ror r0
    4244:	0b102302 	bleq	40ce54 <__Stack_Size+0x40ca54>
    4248:	00000476 	andeq	r0, r0, r6, ror r4
    424c:	5701f603 	strpl	pc, [r1, -r3, lsl #12]
    4250:	02000000 	andeq	r0, r0, #0	; 0x0
    4254:	b10b1223 	tstlt	fp, r3, lsr #4
    4258:	0300000f 	movweq	r0, #15	; 0xf
    425c:	007f01f7 	ldrshteq	r0, [pc, #-23]	; 424d <__Stack_Size+0x3e4d>
    4260:	23020000 	movwcs	r0, #8192	; 0x2000
    4264:	04800b14 	streq	r0, [r0], #2836
    4268:	f8030000 	undefined instruction 0xf8030000
    426c:	00005701 	andeq	r5, r0, r1, lsl #14
    4270:	16230200 	strtne	r0, [r3], -r0, lsl #4
    4274:	0011490b 	andseq	r4, r1, fp, lsl #18
    4278:	01f90300 	mvnseq	r0, r0, lsl #6
    427c:	0000007f 	andeq	r0, r0, pc, ror r0
    4280:	0b182302 	bleq	60ce90 <__Stack_Size+0x60ca90>
    4284:	0000048a 	andeq	r0, r0, sl, lsl #9
    4288:	5701fa03 	strpl	pc, [r1, -r3, lsl #20]
    428c:	02000000 	andeq	r0, r0, #0	; 0x0
    4290:	500b1a23 	andpl	r1, fp, r3, lsr #20
    4294:	03000014 	movweq	r0, #20	; 0x14
    4298:	007f01fb 	ldrshteq	r0, [pc, #-27]	; 4285 <__Stack_Size+0x3e85>
    429c:	23020000 	movwcs	r0, #8192	; 0x2000
    42a0:	06bb0b1c 	ssateq	r0, #28, ip, lsl #22
    42a4:	fc030000 	stc2	0, cr0, [r3], {0}
    42a8:	00005701 	andeq	r5, r0, r1, lsl #14
    42ac:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    42b0:	00131a0b 	andseq	r1, r3, fp, lsl #20
    42b4:	01fd0300 	mvnseq	r0, r0, lsl #6
    42b8:	0000007f 	andeq	r0, r0, pc, ror r0
    42bc:	0b202302 	bleq	80cecc <__Stack_Size+0x80cacc>
    42c0:	0000049e 	muleq	r0, lr, r4
    42c4:	5701fe03 	strpl	pc, [r1, -r3, lsl #28]
    42c8:	02000000 	andeq	r0, r0, #0	; 0x0
    42cc:	0c002223 	sfmeq	f2, 4, [r0], {35}
    42d0:	001af401 	andseq	pc, sl, r1, lsl #8
    42d4:	01390100 	teqeq	r9, r0, lsl #2
    42d8:	00024401 	andeq	r4, r2, r1, lsl #8
    42dc:	61640d00 	cmnvs	r4, r0, lsl #26
    42e0:	38010074 	stmdacc	r1, {r2, r4, r5, r6}
    42e4:	00000057 	andeq	r0, r0, r7, asr r0
    42e8:	aa010e00 	bge	47af0 <__Stack_Size+0x476f0>
    42ec:	0100001b 	tsteq	r0, fp, lsl r0
    42f0:	0f01013e 	svceq	0x0001013e
    42f4:	0000022a 	andeq	r0, r0, sl, lsr #4
    42f8:	080054b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip, lr}
    42fc:	080054d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, ip, lr}
    4300:	026b5d01 	rsbeq	r5, fp, #64	; 0x40
    4304:	38100000 	ldmdacc	r0, {}
    4308:	b9000002 	stmdblt	r0, {r1}
    430c:	00000017 	andeq	r0, r0, r7, lsl r0
    4310:	00024411 	andeq	r4, r2, r1, lsl r4
    4314:	0054d400 	subseq	sp, r4, r0, lsl #8
    4318:	0054e008 	subseq	lr, r4, r8
    431c:	125d0108 	subsne	r0, sp, #2	; 0x2
    4320:	001a8101 	andseq	r8, sl, r1, lsl #2
    4324:	01430100 	cmpeq	r3, r0, lsl #2
    4328:	080054e0 	stmdaeq	r0, {r5, r6, r7, sl, ip, lr}
    432c:	080056dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip, lr}
    4330:	000017cc 	andeq	r1, r0, ip, asr #15
    4334:	000002a3 	andeq	r0, r0, r3, lsr #5
    4338:	001a5713 	andseq	r5, sl, r3, lsl r7
    433c:	25440100 	strbcs	r0, [r4, #-256]
    4340:	eb000000 	bl	4348 <__Stack_Size+0x3f48>
    4344:	00000017 	andeq	r0, r0, r7, lsl r0
    4348:	1ad30114 	bne	ff4c47a0 <SCS_BASE+0x1f4b67a0>
    434c:	b3010000 	movwlt	r0, #4096	; 0x1000
    4350:	00005701 	andeq	r5, r0, r1, lsl #14
    4354:	0056dc00 	subseq	sp, r6, r0, lsl #24
    4358:	0056e808 	subseq	lr, r6, r8, lsl #16
    435c:	145d0108 	ldrbne	r0, [sp], #-264
    4360:	001a6f01 	andseq	r6, sl, r1, lsl #30
    4364:	01b70100 	undefined instruction 0x01b70100
    4368:	00000057 	andeq	r0, r0, r7, asr r0
    436c:	080056e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, ip, lr}
    4370:	080056f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, ip, lr}
    4374:	01145d01 	tsteq	r4, r1, lsl #26
    4378:	00001a78 	andeq	r1, r0, r8, ror sl
    437c:	5701bb01 	strpl	fp, [r1, -r1, lsl #22]
    4380:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    4384:	00080056 	andeq	r0, r8, r6, asr r0
    4388:	01080057 	qaddeq	r0, r7, r8
    438c:	9e01145d 	cfmvsrls	mvf1, r1
    4390:	0100001a 	tsteq	r0, sl, lsl r0
    4394:	005701c0 	subseq	r0, r7, r0, asr #3
    4398:	57000000 	strpl	r0, [r0, -r0]
    439c:	570c0800 	strpl	r0, [ip, -r0, lsl #16]
    43a0:	5d010800 	stcpl	8, cr0, [r1]
    43a4:	1aa70114 	bne	fe9c47fc <SCS_BASE+0x1e9b67fc>
    43a8:	c5010000 	strgt	r0, [r1]
    43ac:	00005701 	andeq	r5, r0, r1, lsl #14
    43b0:	00570c00 	subseq	r0, r7, r0, lsl #24
    43b4:	00571808 	subseq	r1, r7, r8, lsl #16
    43b8:	145d0108 	ldrbne	r0, [sp], #-264
    43bc:	001ab001 	andseq	fp, sl, r1
    43c0:	01c90100 	biceq	r0, r9, r0, lsl #2
    43c4:	00000057 	andeq	r0, r0, r7, asr r0
    43c8:	08005718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip, lr}
    43cc:	08005724 	stmdaeq	r0, {r2, r5, r8, r9, sl, ip, lr}
    43d0:	01145d01 	tsteq	r4, r1, lsl #26
    43d4:	00001a3a 	andeq	r1, r0, sl, lsr sl
    43d8:	3701d101 	strcc	sp, [r1, -r1, lsl #2]
    43dc:	24000000 	strcs	r0, [r0]
    43e0:	30080057 	andcc	r0, r8, r7, asr r0
    43e4:	01080057 	qaddeq	r0, r7, r8
    43e8:	8501145d 	strhi	r1, [r1, #-1117]
    43ec:	0100001b 	tsteq	r0, fp, lsl r0
    43f0:	003701d5 	ldrsbteq	r0, [r7], -r5
    43f4:	57300000 	ldrpl	r0, [r0, -r0]!
    43f8:	573c0800 	ldrpl	r0, [ip, -r0, lsl #16]!
    43fc:	5d010800 	stcpl	8, cr0, [r1]
    4400:	1b780114 	blne	1e04858 <__Stack_Size+0x1e04458>
    4404:	d9010000 	stmdble	r1, {}
    4408:	00003701 	andeq	r3, r0, r1, lsl #14
    440c:	00573c00 	subseq	r3, r7, r0, lsl #24
    4410:	00574808 	subseq	r4, r7, r8, lsl #16
    4414:	145d0108 	ldrbne	r0, [sp], #-264
    4418:	001b9d01 	andseq	r9, fp, r1, lsl #26
    441c:	01de0100 	bicseq	r0, lr, r0, lsl #2
    4420:	00000037 	andeq	r0, r0, r7, lsr r0
    4424:	08005748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip, lr}
    4428:	08005754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, ip, lr}
    442c:	01145d01 	tsteq	r4, r1, lsl #26
    4430:	00001ac6 	andeq	r1, r0, r6, asr #21
    4434:	3701e301 	strcc	lr, [r1, -r1, lsl #6]
    4438:	54000000 	strpl	r0, [r0]
    443c:	60080057 	andvs	r0, r8, r7, asr r0
    4440:	01080057 	qaddeq	r0, r7, r8
    4444:	0201145d 	andeq	r1, r1, #1560281088	; 0x5d000000
    4448:	0100001b 	tsteq	r0, fp, lsl r0
    444c:	003701e7 	eorseq	r0, r7, r7, ror #3
    4450:	57600000 	strbpl	r0, [r0, -r0]!
    4454:	576c0800 	strbpl	r0, [ip, -r0, lsl #16]!
    4458:	5d010800 	stcpl	8, cr0, [r1]
    445c:	1b500115 	blne	14048b8 <__Stack_Size+0x14044b8>
    4460:	43010000 	movwmi	r0, #4096	; 0x1000
    4464:	576c0101 	strbpl	r0, [ip, -r1, lsl #2]!
    4468:	58780800 	ldmdapl	r8!, {fp}^
    446c:	18350800 	ldmdane	r5!, {fp}
    4470:	041a0000 	ldreq	r0, [sl]
    4474:	69160000 	ldmdbvs	r6, {}
    4478:	01450100 	cmpeq	r5, r0, lsl #2
    447c:	0000041a 	andeq	r0, r0, sl, lsl r4
    4480:	2a175401 	bcs	5d948c <__Stack_Size+0x5d908c>
    4484:	90000002 	andls	r0, r0, r2
    4488:	01000000 	tsteq	r0, r0
    448c:	03f30150 	mvnseq	r0, #20	; 0x14
    4490:	61180000 	tstvs	r8, r0
    4494:	00000002 	andeq	r0, r0, r2
    4498:	00022a17 	andeq	r2, r2, r7, lsl sl
    449c:	0000b000 	andeq	fp, r0, r0
    44a0:	01600100 	cmneq	r0, r0, lsl #2
    44a4:	00000409 	andeq	r0, r0, r9, lsl #8
    44a8:	00026118 	andeq	r6, r2, r8, lsl r1
    44ac:	44190000 	ldrmi	r0, [r9]
    44b0:	56000002 	strpl	r0, [r0], -r2
    44b4:	5c080058 	stcpl	0, cr0, [r8], {88}
    44b8:	01080058 	qaddeq	r0, r8, r8
    44bc:	1a000167 	bne	4a60 <__Stack_Size+0x4660>
    44c0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    44c4:	01150074 	tsteq	r5, r4, ror r0
    44c8:	00001a8c 	andeq	r1, r0, ip, lsl #21
    44cc:	01011701 	tsteq	r1, r1, lsl #14
    44d0:	08005878 	stmdaeq	r0, {r3, r4, r5, r6, fp, ip, lr}
    44d4:	080059a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip, lr}
    44d8:	00001854 	andeq	r1, r0, r4, asr r8
    44dc:	000004b0 	strheq	r0, [r0], -r0
    44e0:	00022a1b 	andeq	r2, r2, fp, lsl sl
    44e4:	0058b600 	subseq	fp, r8, r0, lsl #12
    44e8:	0058c608 	subseq	ip, r8, r8, lsl #12
    44ec:	01200108 	teqeq	r0, r8, lsl #2
    44f0:	00000455 	andeq	r0, r0, r5, asr r4
    44f4:	00026118 	andeq	r6, r2, r8, lsl r1
    44f8:	2a1b0000 	bcs	6c4500 <__Stack_Size+0x6c4100>
    44fc:	ec000002 	stc	0, cr0, [r0], {2}
    4500:	fc080058 	stc2	0, cr0, [r8], {88}
    4504:	01080058 	qaddeq	r0, r8, r8
    4508:	046f0125 	strbteq	r0, [pc], #293	; 4510 <__Stack_Size+0x4110>
    450c:	61180000 	tstvs	r8, r0
    4510:	00000002 	andeq	r0, r0, r2
    4514:	00022a1b 	andeq	r2, r2, fp, lsl sl
    4518:	00594200 	subseq	r4, r9, r0, lsl #4
    451c:	00595208 	subseq	r5, r9, r8, lsl #4
    4520:	01330108 	teqeq	r3, r8, lsl #2
    4524:	00000489 	andeq	r0, r0, r9, lsl #9
    4528:	00026118 	andeq	r6, r2, r8, lsl r1
    452c:	2a170000 	bcs	5c4534 <__Stack_Size+0x5c4134>
    4530:	d0000002 	andle	r0, r0, r2
    4534:	01000000 	tsteq	r0, r0
    4538:	049f0138 	ldreq	r0, [pc], #312	; 4540 <__Stack_Size+0x4140>
    453c:	61180000 	tstvs	r8, r0
    4540:	00000002 	andeq	r0, r0, r2
    4544:	00024419 	andeq	r4, r2, r9, lsl r4
    4548:	00599200 	subseq	r9, r9, r0, lsl #4
    454c:	00599608 	subseq	r9, r9, r8, lsl #12
    4550:	013c0108 	teqeq	ip, r8, lsl #2
    4554:	5c011200 	sfmpl	f1, 4, [r1], {0}
    4558:	0100001a 	tsteq	r0, sl, lsl r0
    455c:	59a801ed 	stmibpl	r8!, {r0, r2, r3, r5, r6, r7, r8}
    4560:	5ad80800 	bpl	ff606568 <SCS_BASE+0x1f5f8568>
    4564:	18730800 	ldmdane	r3!, {fp}^
    4568:	053c0000 	ldreq	r0, [ip]!
    456c:	2a1c0000 	bcs	704574 <__Stack_Size+0x704174>
    4570:	e6000002 	str	r0, [r0], -r2
    4574:	f6080059 	undefined instruction 0xf6080059
    4578:	01080059 	qaddeq	r0, r9, r8
    457c:	0004e2f7 	strdeq	lr, [r4], -r7
    4580:	02611800 	rsbeq	r1, r1, #0	; 0x0
    4584:	1c000000 	stcne	0, cr0, [r0], {0}
    4588:	0000022a 	andeq	r0, r0, sl, lsr #4
    458c:	08005a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip, lr}
    4590:	08005a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp, ip, lr}
    4594:	04fbfc01 	ldrbteq	pc, [fp], #3073
    4598:	61180000 	tstvs	r8, r0
    459c:	00000002 	andeq	r0, r0, r2
    45a0:	00022a1b 	andeq	r2, r2, fp, lsl sl
    45a4:	005a7200 	subseq	r7, sl, r0, lsl #4
    45a8:	005a8208 	subseq	r8, sl, r8, lsl #4
    45ac:	01080108 	tsteq	r8, r8, lsl #2
    45b0:	00000515 	andeq	r0, r0, r5, lsl r5
    45b4:	00026118 	andeq	r6, r2, r8, lsl r1
    45b8:	2a170000 	bcs	5c45c0 <__Stack_Size+0x5c41c0>
    45bc:	e8000002 	stmda	r0, {r1}
    45c0:	01000000 	tsteq	r0, r0
    45c4:	052b010d 	streq	r0, [fp, #-269]!
    45c8:	61180000 	tstvs	r8, r0
    45cc:	00000002 	andeq	r0, r0, r2
    45d0:	00024419 	andeq	r4, r2, r9, lsl r4
    45d4:	005ac200 	subseq	ip, sl, r0, lsl #4
    45d8:	005ac608 	subseq	ip, sl, r8, lsl #12
    45dc:	01110108 	tsteq	r1, r8, lsl #2
    45e0:	00691d00 	rsbeq	r1, r9, r0, lsl #26
    45e4:	05470000 	strbeq	r0, [r7]
    45e8:	001e0000 	andseq	r0, lr, r0
    45ec:	0004201f 	andeq	r2, r4, pc, lsl r0
    45f0:	01120400 	tsteq	r2, r0, lsl #8
    45f4:	00000555 	andeq	r0, r0, r5, asr r5
    45f8:	3c040101 	stfccs	f0, [r4], {1}
    45fc:	20000005 	andcs	r0, r0, r5
    4600:	00001adc 	ldrdeq	r1, [r0], -ip
    4604:	00371801 	eorseq	r1, r7, r1, lsl #16
    4608:	05010000 	streq	r0, [r1]
    460c:	0013e403 	andseq	lr, r3, r3, lsl #8
    4610:	1b922020 	blne	fe48c698 <SCS_BASE+0x1e47e698>
    4614:	19010000 	stmdbne	r1, {}
    4618:	00000037 	andeq	r0, r0, r7, lsr r0
    461c:	e6030501 	str	r0, [r3], -r1, lsl #10
    4620:	20200013 	eorcs	r0, r0, r3, lsl r0
    4624:	00001a2f 	andeq	r1, r0, pc, lsr #20
    4628:	00371a01 	eorseq	r1, r7, r1, lsl #20
    462c:	05010000 	streq	r0, [r1]
    4630:	0013e803 	andseq	lr, r3, r3, lsl #16
    4634:	1ba02020 	blne	fe80c6bc <SCS_BASE+0x1e7fe6bc>
    4638:	1b010000 	blne	44640 <__Stack_Size+0x44240>
    463c:	00000037 	andeq	r0, r0, r7, lsr r0
    4640:	ea030501 	b	c5a4c <__Stack_Size+0xc564c>
    4644:	20200013 	eorcs	r0, r0, r3, lsl r0
    4648:	00001ac9 	andeq	r1, r0, r9, asr #21
    464c:	00371c01 	eorseq	r1, r7, r1, lsl #24
    4650:	05010000 	streq	r0, [r1]
    4654:	0013ec03 	andseq	lr, r3, r3, lsl #24
    4658:	1b052020 	blne	14c6e0 <__Stack_Size+0x14c2e0>
    465c:	1d010000 	stcne	0, cr0, [r1]
    4660:	00000037 	andeq	r0, r0, r7, lsr r0
    4664:	ee030501 	cfsh32	mvfx0, mvfx3, #1
    4668:	20200013 	eorcs	r0, r0, r3, lsl r0
    466c:	00001b27 	andeq	r1, r0, r7, lsr #22
    4670:	00572101 	subseq	r2, r7, r1, lsl #2
    4674:	05010000 	streq	r0, [r1]
    4678:	0013f003 	andseq	pc, r3, r3
    467c:	1b2e2020 	blne	b8c704 <__Stack_Size+0xb8c304>
    4680:	22010000 	andcs	r0, r1, #0	; 0x0
    4684:	00000057 	andeq	r0, r0, r7, asr r0
    4688:	f2030501 	vrshl.s8	d0, d1, d3
    468c:	20200013 	eorcs	r0, r0, r3, lsl r0
    4690:	00001b35 	andeq	r1, r0, r5, lsr fp
    4694:	00572301 	subseq	r2, r7, r1, lsl #6
    4698:	05010000 	streq	r0, [r1]
    469c:	0013f403 	andseq	pc, r3, r3, lsl #8
    46a0:	1aa12020 	bne	fe84c728 <SCS_BASE+0x1e83e728>
    46a4:	24010000 	strcs	r0, [r1]
    46a8:	00000057 	andeq	r0, r0, r7, asr r0
    46ac:	f6030501 	undefined instruction 0xf6030501
    46b0:	20200013 	eorcs	r0, r0, r3, lsl r0
    46b4:	00001aaa 	andeq	r1, r0, sl, lsr #21
    46b8:	00572501 	subseq	r2, r7, r1, lsl #10
    46bc:	05010000 	streq	r0, [r1]
    46c0:	0013f803 	andseq	pc, r3, r3, lsl #16
    46c4:	1ab32020 	bne	feccc74c <SCS_BASE+0x1ecbe74c>
    46c8:	26010000 	strcs	r0, [r1], -r0
    46cc:	00000057 	andeq	r0, r0, r7, asr r0
    46d0:	fa030501 	blx	c5adc <__Stack_Size+0xc56dc>
    46d4:	1d200013 	stcne	0, cr0, [r0, #-76]!
    46d8:	00000073 	andeq	r0, r0, r3, ror r0
    46dc:	00000642 	andeq	r0, r0, r2, asr #12
    46e0:	00009e21 	andeq	r9, r0, r1, lsr #28
    46e4:	20000800 	andcs	r0, r0, r0, lsl #16
    46e8:	00001ab9 	strheq	r1, [r0], -r9
    46ec:	06542901 	ldrbeq	r2, [r4], -r1, lsl #18
    46f0:	05010000 	streq	r0, [r1]
    46f4:	0002e803 	andeq	lr, r2, r3, lsl #16
    46f8:	06320420 	ldrteq	r0, [r2], -r0, lsr #8
    46fc:	731d0000 	tstvc	sp, #0	; 0x0
    4700:	69000000 	stmdbvs	r0, {}
    4704:	21000006 	tstcs	r0, r6
    4708:	0000009e 	muleq	r0, lr, r0
    470c:	e7200011 	undefined
    4710:	0100001a 	tsteq	r0, sl, lsl r0
    4714:	00067b2d 	andeq	r7, r6, sp, lsr #22
    4718:	03050100 	movweq	r0, #20736	; 0x5100
    471c:	200013fc 	strdcs	r1, [r0], -ip
    4720:	00065904 	andeq	r5, r6, r4, lsl #18
    4724:	1b3c2000 	blne	f0c72c <__Stack_Size+0xf0c32c>
    4728:	2f010000 	svccs	0x00010000
    472c:	00000084 	andeq	r0, r0, r4, lsl #1
    4730:	e0030501 	and	r0, r3, r1, lsl #10
    4734:	20200013 	eorcs	r0, r0, r3, lsl r0
    4738:	00001b64 	andeq	r1, r0, r4, ror #22
    473c:	00843001 	addeq	r3, r4, r1
    4740:	05010000 	streq	r0, [r1]
    4744:	0013e103 	andseq	lr, r3, r3, lsl #2
    4748:	1a472020 	bne	11cc7d0 <__Stack_Size+0x11cc3d0>
    474c:	32010000 	andcc	r0, r1, #0	; 0x0
    4750:	00000084 	andeq	r0, r0, r4, lsl #1
    4754:	e2030501 	and	r0, r3, #4194304	; 0x400000
    4758:	00200013 	eoreq	r0, r0, r3, lsl r0
    475c:	00000b1b 	andeq	r0, r0, fp, lsl fp
    4760:	11e20002 	mvnne	r0, r2
    4764:	01040000 	tsteq	r4, r0
    4768:	00000430 	andeq	r0, r0, r0, lsr r4
    476c:	001c3101 	andseq	r3, ip, r1, lsl #2
    4770:	0004f400 	andeq	pc, r4, r0, lsl #8
    4774:	005ad800 	subseq	sp, sl, r0, lsl #16
    4778:	005e6c08 	subseq	r6, lr, r8, lsl #24
    477c:	00138708 	andseq	r8, r3, r8, lsl #14
    4780:	05040200 	streq	r0, [r4, #-512]
    4784:	0000429b 	muleq	r0, fp, r2
    4788:	94050202 	strls	r0, [r5], #-514
    478c:	02000004 	andeq	r0, r0, #4	; 0x4
    4790:	05860601 	streq	r0, [r6, #1537]
    4794:	75030000 	strvc	r0, [r3]
    4798:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    479c:	00004527 	andeq	r4, r0, r7, lsr #10
    47a0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    47a4:	00004315 	andeq	r4, r0, r5, lsl r3
    47a8:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    47ac:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    47b0:	02000000 	andeq	r0, r0, #0	; 0x0
    47b4:	064d0702 	strbeq	r0, [sp], -r2, lsl #14
    47b8:	75030000 	strvc	r0, [r3]
    47bc:	29020038 	stmdbcs	r2, {r3, r4, r5}
    47c0:	00000068 	andeq	r0, r0, r8, rrx
    47c4:	84080102 	strhi	r0, [r8], #-258
    47c8:	04000005 	streq	r0, [r0], #-5
    47cc:	00000045 	andeq	r0, r0, r5, asr #32
    47d0:	39020105 	stmdbcc	r2, {r0, r2, r8}
    47d4:	00000089 	andeq	r0, r0, r9, lsl #1
    47d8:	000b1806 	andeq	r1, fp, r6, lsl #16
    47dc:	53070000 	movwpl	r0, #28672	; 0x7000
    47e0:	01005445 	tsteq	r0, r5, asr #8
    47e4:	2fd80800 	svccs	0x00d80800
    47e8:	39020000 	stmdbcc	r2, {}
    47ec:	00000074 	andeq	r0, r0, r4, ror r0
    47f0:	002dd708 	eoreq	sp, sp, r8, lsl #14
    47f4:	74390200 	ldrtvc	r0, [r9], #-512
    47f8:	05000000 	streq	r0, [r0]
    47fc:	b43b0201 	ldrtlt	r0, [fp], #-513
    4800:	06000000 	streq	r0, [r0], -r0
    4804:	00000cfd 	strdeq	r0, [r0], -sp
    4808:	1a500600 	bne	1406010 <__Stack_Size+0x1405c10>
    480c:	00010000 	andeq	r0, r1, r0
    4810:	000f7608 	andeq	r7, pc, r8, lsl #12
    4814:	9f3b0200 	svcls	0x003b0200
    4818:	09000000 	stmdbeq	r0, {}
    481c:	de250350 	mcrle	3, 1, r0, cr5, cr0, {2}
    4820:	0a000001 	beq	482c <__Stack_Size+0x442c>
    4824:	03005253 	movweq	r5, #595	; 0x253
    4828:	00006f26 	andeq	r6, r0, r6, lsr #30
    482c:	00230200 	eoreq	r0, r3, r0, lsl #4
    4830:	3152430a 	cmpcc	r2, sl, lsl #6
    4834:	6f270300 	svcvs	0x00270300
    4838:	02000000 	andeq	r0, r0, #0	; 0x0
    483c:	430a0423 	movwmi	r0, #42019	; 0xa423
    4840:	03003252 	movweq	r3, #594	; 0x252
    4844:	00006f28 	andeq	r6, r0, r8, lsr #30
    4848:	08230200 	stmdaeq	r3!, {r9}
    484c:	00130e0b 	andseq	r0, r3, fp, lsl #28
    4850:	6f290300 	svcvs	0x00290300
    4854:	02000000 	andeq	r0, r0, #0	; 0x0
    4858:	140b0c23 	strne	r0, [fp], #-3107
    485c:	03000013 	movweq	r0, #19	; 0x13
    4860:	00006f2a 	andeq	r6, r0, sl, lsr #30
    4864:	10230200 	eorne	r0, r3, r0, lsl #4
    4868:	0014ad0b 	andseq	sl, r4, fp, lsl #26
    486c:	6f2b0300 	svcvs	0x002b0300
    4870:	02000000 	andeq	r0, r0, #0	; 0x0
    4874:	b30b1423 	movwlt	r1, #46115	; 0xb423
    4878:	03000014 	movweq	r0, #20	; 0x14
    487c:	00006f2c 	andeq	r6, r0, ip, lsr #30
    4880:	18230200 	stmdane	r3!, {r9}
    4884:	0014b90b 	andseq	fp, r4, fp, lsl #18
    4888:	6f2d0300 	svcvs	0x002d0300
    488c:	02000000 	andeq	r0, r0, #0	; 0x0
    4890:	bf0b1c23 	svclt	0x000b1c23
    4894:	03000014 	movweq	r0, #20	; 0x14
    4898:	00006f2e 	andeq	r6, r0, lr, lsr #30
    489c:	20230200 	eorcs	r0, r3, r0, lsl #4
    48a0:	5254480a 	subspl	r4, r4, #655360	; 0xa0000
    48a4:	6f2f0300 	svcvs	0x002f0300
    48a8:	02000000 	andeq	r0, r0, #0	; 0x0
    48ac:	4c0a2423 	cfstrsmi	mvf2, [sl], {35}
    48b0:	03005254 	movweq	r5, #596	; 0x254
    48b4:	00006f30 	andeq	r6, r0, r0, lsr pc
    48b8:	28230200 	stmdacs	r3!, {r9}
    48bc:	000f0b0b 	andeq	r0, pc, fp, lsl #22
    48c0:	6f310300 	svcvs	0x00310300
    48c4:	02000000 	andeq	r0, r0, #0	; 0x0
    48c8:	100b2c23 	andne	r2, fp, r3, lsr #24
    48cc:	0300000f 	movweq	r0, #15	; 0xf
    48d0:	00006f32 	andeq	r6, r0, r2, lsr pc
    48d4:	30230200 	eorcc	r0, r3, r0, lsl #4
    48d8:	000f150b 	andeq	r1, pc, fp, lsl #10
    48dc:	6f330300 	svcvs	0x00330300
    48e0:	02000000 	andeq	r0, r0, #0	; 0x0
    48e4:	ad0b3423 	cfstrsge	mvf3, [fp, #-140]
    48e8:	03000012 	movweq	r0, #18	; 0x12
    48ec:	00006f34 	andeq	r6, r0, r4, lsr pc
    48f0:	38230200 	stmdacc	r3!, {r9}
    48f4:	00134b0b 	andseq	r4, r3, fp, lsl #22
    48f8:	6f350300 	svcvs	0x00350300
    48fc:	02000000 	andeq	r0, r0, #0	; 0x0
    4900:	500b3c23 	andpl	r3, fp, r3, lsr #24
    4904:	03000013 	movweq	r0, #19	; 0x13
    4908:	00006f36 	andeq	r6, r0, r6, lsr pc
    490c:	40230200 	eormi	r0, r3, r0, lsl #4
    4910:	0013550b 	andseq	r5, r3, fp, lsl #10
    4914:	6f370300 	svcvs	0x00370300
    4918:	02000000 	andeq	r0, r0, #0	; 0x0
    491c:	5a0b4423 	bpl	2d59b0 <__Stack_Size+0x2d55b0>
    4920:	03000013 	movweq	r0, #19	; 0x13
    4924:	00006f38 	andeq	r6, r0, r8, lsr pc
    4928:	48230200 	stmdami	r3!, {r9}
    492c:	0052440a 	subseq	r4, r2, sl, lsl #8
    4930:	006f3903 	rsbeq	r3, pc, r3, lsl #18
    4934:	23020000 	movwcs	r0, #8192	; 0x2000
    4938:	c508004c 	strgt	r0, [r8, #-76]
    493c:	0300001f 	movweq	r0, #31	; 0x1f
    4940:	0000bf3a 	andeq	fp, r0, sl, lsr pc
    4944:	07040c00 	streq	r0, [r4, -r0, lsl #24]
    4948:	1b041409 	blne	109974 <__Stack_Size+0x109574>
    494c:	00000249 	andeq	r0, r0, r9, asr #4
    4950:	0015240b 	andseq	r2, r5, fp, lsl #8
    4954:	3a1c0400 	bcc	70595c <__Stack_Size+0x70555c>
    4958:	02000000 	andeq	r0, r0, #0	; 0x0
    495c:	f80b0023 	undefined instruction 0xf80b0023
    4960:	04000010 	streq	r0, [r0], #-16
    4964:	0000b41d 	andeq	fp, r0, sp, lsl r4
    4968:	04230200 	strteq	r0, [r3], #-512
    496c:	0011c40b 	andseq	ip, r1, fp, lsl #8
    4970:	b41e0400 	ldrlt	r0, [lr], #-1024
    4974:	02000000 	andeq	r0, r0, #0	; 0x0
    4978:	800b0523 	andhi	r0, fp, r3, lsr #10
    497c:	04000014 	streq	r0, [r0], #-20
    4980:	00003a1f 	andeq	r3, r0, pc, lsl sl
    4984:	08230200 	stmdaeq	r3!, {r9}
    4988:	00137a0b 	andseq	r7, r3, fp, lsl #20
    498c:	3a200400 	bcc	805994 <__Stack_Size+0x805594>
    4990:	02000000 	andeq	r0, r0, #0	; 0x0
    4994:	ee0b0c23 	cdp	12, 0, cr0, cr11, cr3, {1}
    4998:	04000011 	streq	r0, [r0], #-17
    499c:	00005e21 	andeq	r5, r0, r1, lsr #28
    49a0:	10230200 	eorne	r0, r3, r0, lsl #4
    49a4:	104d0800 	subne	r0, sp, r0, lsl #16
    49a8:	22040000 	andcs	r0, r4, #0	; 0x0
    49ac:	000001ec 	andeq	r0, r0, ip, ror #3
    49b0:	1fd1010d 	svcne	0x00d1010d
    49b4:	af010000 	svcge	0x00010000
    49b8:	005ad801 	subseq	sp, sl, r1, lsl #16
    49bc:	005b2008 	subseq	r2, fp, r8
    49c0:	a05d0108 	subsge	r0, sp, r8, lsl #2
    49c4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    49c8:	00001bb9 	strheq	r1, [r0], -r9
    49cc:	02a0ae01 	adceq	sl, r0, #16	; 0x10
    49d0:	50010000 	andpl	r0, r1, r0
    49d4:	001c620e 	andseq	r6, ip, lr, lsl #4
    49d8:	a6ae0100 	strtge	r0, [lr], r0, lsl #2
    49dc:	01000002 	tsteq	r0, r2
    49e0:	1bbe0f51 	blne	fef8872c <SCS_BASE+0x1ef7a72c>
    49e4:	b0010000 	andlt	r0, r1, r0
    49e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    49ec:	00001892 	muleq	r0, r2, r8
    49f0:	001e7910 	andseq	r7, lr, r0, lsl r9
    49f4:	5eb10100 	frdpls	f0, f1, f0
    49f8:	00000000 	andeq	r0, r0, r0
    49fc:	01de0411 	bicseq	r0, lr, r1, lsl r4
    4a00:	04110000 	ldreq	r0, [r1]
    4a04:	00000249 	andeq	r0, r0, r9, asr #4
    4a08:	1f23010d 	svcne	0x0023010d
    4a0c:	ec010000 	stc	0, cr0, [r1], {0}
    4a10:	005b2001 	subseq	r2, fp, r1
    4a14:	005b3208 	subseq	r3, fp, r8, lsl #4
    4a18:	d15d0108 	cmple	sp, r8, lsl #2
    4a1c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4a20:	00001c62 	andeq	r1, r0, r2, ror #24
    4a24:	02a6eb01 	adceq	lr, r6, #1024	; 0x400
    4a28:	50010000 	andpl	r0, r1, r0
    4a2c:	5a011200 	bpl	49234 <__Stack_Size+0x48e34>
    4a30:	0100001c 	tsteq	r0, ip, lsl r0
    4a34:	3401010b 	strcc	r0, [r1], #-267
    4a38:	4808005b 	stmdami	r8, {r0, r1, r3, r4, r6}
    4a3c:	0108005b 	qaddeq	r0, fp, r8
    4a40:	0003065d 	andeq	r0, r3, sp, asr r6
    4a44:	1bb91300 	blne	fee4964c <SCS_BASE+0x1ee3b64c>
    4a48:	0a010000 	beq	44a50 <__Stack_Size+0x44650>
    4a4c:	0002a001 	andeq	sl, r2, r1
    4a50:	13500100 	cmpne	r0, #0	; 0x0
    4a54:	00000ec4 	andeq	r0, r0, r4, asr #29
    4a58:	b4010a01 	strlt	r0, [r1], #-2561
    4a5c:	01000000 	tsteq	r0, r0
    4a60:	01120051 	tsteq	r2, r1, asr r0
    4a64:	00001ff4 	strdeq	r1, [r0], -r4
    4a68:	01012701 	tsteq	r1, r1, lsl #14
    4a6c:	08005b48 	stmdaeq	r0, {r3, r6, r8, r9, fp, ip, lr}
    4a70:	08005b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, ip, lr}
    4a74:	033b5d01 	teqeq	fp, #64	; 0x40
    4a78:	b9130000 	ldmdblt	r3, {}
    4a7c:	0100001b 	tsteq	r0, fp, lsl r0
    4a80:	02a00126 	adceq	r0, r0, #-2147483639	; 0x80000009
    4a84:	50010000 	andpl	r0, r1, r0
    4a88:	000ec413 	andeq	ip, lr, r3, lsl r4
    4a8c:	01260100 	teqeq	r6, r0, lsl #2
    4a90:	000000b4 	strheq	r0, [r0], -r4
    4a94:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    4a98:	001bdc01 	andseq	sp, fp, r1, lsl #24
    4a9c:	01480100 	cmpeq	r8, r0, lsl #2
    4aa0:	005b5c01 	subseq	r5, fp, r1, lsl #24
    4aa4:	005b7208 	subseq	r7, fp, r8, lsl #4
    4aa8:	8e5d0108 	rdfhie	f0, f5, #0.0
    4aac:	13000003 	movwne	r0, #3	; 0x3
    4ab0:	00001bb9 	strheq	r1, [r0], -r9
    4ab4:	a0014701 	andge	r4, r1, r1, lsl #14
    4ab8:	01000002 	tsteq	r0, r2
    4abc:	1fb71450 	svcne	0x00b71450
    4ac0:	47010000 	strmi	r0, [r1, -r0]
    4ac4:	00004c01 	andeq	r4, r0, r1, lsl #24
    4ac8:	0018c600 	andseq	ip, r8, r0, lsl #12
    4acc:	0ec41300 	cdpeq	3, 12, cr1, cr4, cr0, {0}
    4ad0:	47010000 	strmi	r0, [r1, -r0]
    4ad4:	0000b401 	andeq	fp, r0, r1, lsl #8
    4ad8:	15520100 	ldrbne	r0, [r2, #-256]
    4adc:	00001fbe 	strheq	r1, [r0], -lr
    4ae0:	5e014901 	cdppl	9, 0, cr4, cr1, cr1, {0}
    4ae4:	01000000 	tsteq	r0, r0
    4ae8:	01120051 	tsteq	r2, r1, asr r0
    4aec:	00001fa2 	andeq	r1, r0, r2, lsr #31
    4af0:	01016701 	tsteq	r1, r1, lsl #14
    4af4:	08005b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp, ip, lr}
    4af8:	08005b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, lr}
    4afc:	03b55d01 	undefined instruction 0x03b55d01
    4b00:	b9130000 	ldmdblt	r3, {}
    4b04:	0100001b 	tsteq	r0, fp, lsl r0
    4b08:	02a00166 	adceq	r0, r0, #-2147483623	; 0x80000019
    4b0c:	50010000 	andpl	r0, r1, r0
    4b10:	aa011600 	bge	4a318 <__Stack_Size+0x49f18>
    4b14:	0100001c 	tsteq	r0, ip, lsl r0
    4b18:	89010177 	stmdbhi	r1, {r0, r1, r2, r4, r5, r6, r8}
    4b1c:	80000000 	andhi	r0, r0, r0
    4b20:	8a08005b 	bhi	204c94 <__Stack_Size+0x204894>
    4b24:	0108005b 	qaddeq	r0, fp, r8
    4b28:	0003ee5d 	andeq	lr, r3, sp, asr lr
    4b2c:	1bb91400 	blne	fee49b34 <SCS_BASE+0x1ee3bb34>
    4b30:	76010000 	strvc	r0, [r1], -r0
    4b34:	0002a001 	andeq	sl, r2, r1
    4b38:	0018d900 	andseq	sp, r8, r0, lsl #18
    4b3c:	1ea21700 	cdpne	7, 10, cr1, cr2, cr0, {0}
    4b40:	78010000 	stmdavc	r1, {}
    4b44:	00008901 	andeq	r8, r0, r1, lsl #18
    4b48:	01120000 	tsteq	r2, r0
    4b4c:	00001e64 	andeq	r1, r0, r4, ror #28
    4b50:	01019501 	tsteq	r1, r1, lsl #10
    4b54:	08005b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, ip, lr}
    4b58:	08005b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp, ip, lr}
    4b5c:	04155d01 	ldreq	r5, [r5], #-3329
    4b60:	b9130000 	ldmdblt	r3, {}
    4b64:	0100001b 	tsteq	r0, fp, lsl r0
    4b68:	02a00194 	adceq	r0, r0, #37	; 0x25
    4b6c:	50010000 	andpl	r0, r1, r0
    4b70:	89011600 	stmdbhi	r1, {r9, sl, ip}
    4b74:	0100001e 	tsteq	r0, lr, lsl r0
    4b78:	890101a5 	stmdbhi	r1, {r0, r2, r5, r7, r8}
    4b7c:	98000000 	stmdals	r0, {}
    4b80:	a208005b 	andge	r0, r8, #91	; 0x5b
    4b84:	0108005b 	qaddeq	r0, fp, r8
    4b88:	00044e5d 	andeq	r4, r4, sp, asr lr
    4b8c:	1bb91400 	blne	fee49b94 <SCS_BASE+0x1ee3bb94>
    4b90:	a4010000 	strge	r0, [r1]
    4b94:	0002a001 	andeq	sl, r2, r1
    4b98:	0018ec00 	andseq	lr, r8, r0, lsl #24
    4b9c:	1ea21700 	cdpne	7, 10, cr1, cr2, cr0, {0}
    4ba0:	a6010000 	strge	r0, [r1], -r0
    4ba4:	00008901 	andeq	r8, r0, r1, lsl #18
    4ba8:	01120000 	tsteq	r2, r0
    4bac:	00001eac 	andeq	r1, r0, ip, lsr #29
    4bb0:	0101c501 	tsteq	r1, r1, lsl #10
    4bb4:	08005ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp, ip, lr}
    4bb8:	08005bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp, ip, lr}
    4bbc:	04835d01 	streq	r5, [r3], #3329
    4bc0:	b9130000 	ldmdblt	r3, {}
    4bc4:	0100001b 	tsteq	r0, fp, lsl r0
    4bc8:	02a001c4 	adceq	r0, r0, #49	; 0x31
    4bcc:	50010000 	andpl	r0, r1, r0
    4bd0:	000ec413 	andeq	ip, lr, r3, lsl r4
    4bd4:	01c40100 	biceq	r0, r4, r0, lsl #2
    4bd8:	000000b4 	strheq	r0, [r0], -r4
    4bdc:	16005101 	strne	r5, [r0], -r1, lsl #2
    4be0:	001d9d01 	andseq	r9, sp, r1, lsl #26
    4be4:	01e00100 	mvneq	r0, r0, lsl #2
    4be8:	00008901 	andeq	r8, r0, r1, lsl #18
    4bec:	005bb800 	subseq	fp, fp, r0, lsl #16
    4bf0:	005bc208 	subseq	ip, fp, r8, lsl #4
    4bf4:	bc5d0108 	ldflte	f0, [sp], {8}
    4bf8:	14000004 	strne	r0, [r0], #-4
    4bfc:	00001bb9 	strheq	r1, [r0], -r9
    4c00:	a001df01 	andge	sp, r1, r1, lsl #30
    4c04:	ff000002 	undefined instruction 0xff000002
    4c08:	17000018 	smladne	r0, r8, r0, r0
    4c0c:	00001ea2 	andeq	r1, r0, r2, lsr #29
    4c10:	8901e101 	stmdbhi	r1, {r0, r8, sp, lr, pc}
    4c14:	00000000 	andeq	r0, r0, r0
    4c18:	1d2b0112 	stfnes	f0, [fp, #-72]!
    4c1c:	01010000 	tsteq	r1, r0
    4c20:	5bc40102 	blpl	ff105030 <SCS_BASE+0x1f0f7030>
    4c24:	5bd40800 	blpl	ff506c2c <SCS_BASE+0x1f4f8c2c>
    4c28:	5d010800 	stcpl	8, cr0, [r1]
    4c2c:	0000050d 	andeq	r0, r0, sp, lsl #10
    4c30:	001bb913 	andseq	fp, fp, r3, lsl r9
    4c34:	02000100 	andeq	r0, r0, #0	; 0x0
    4c38:	000002a0 	andeq	r0, r0, r0, lsr #5
    4c3c:	53145001 	tstpl	r4, #1	; 0x1
    4c40:	0100001c 	tsteq	r0, ip, lsl r0
    4c44:	005e0200 	subseq	r0, lr, r0, lsl #4
    4c48:	19120000 	ldmdbne	r2, {}
    4c4c:	be150000 	wxorlt	wr0, wr5, wr0
    4c50:	0100001b 	tsteq	r0, fp, lsl r0
    4c54:	003a0202 	eorseq	r0, sl, r2, lsl #4
    4c58:	53010000 	movwpl	r0, #4096	; 0x1000
    4c5c:	001e7917 	andseq	r7, lr, r7, lsl r9
    4c60:	02030100 	andeq	r0, r3, #0	; 0x0
    4c64:	0000003a 	andeq	r0, r0, sl, lsr r0
    4c68:	92011200 	andls	r1, r1, #0	; 0x0
    4c6c:	0100001f 	tsteq	r0, pc, lsl r0
    4c70:	d4010220 	strle	r0, [r1], #-544
    4c74:	e808005b 	stmda	r8, {r0, r1, r3, r4, r6}
    4c78:	0108005b 	qaddeq	r0, fp, r8
    4c7c:	0005425d 	andeq	r4, r5, sp, asr r2
    4c80:	1bb91300 	blne	fee49888 <SCS_BASE+0x1ee3b888>
    4c84:	1f010000 	svcne	0x00010000
    4c88:	0002a002 	andeq	sl, r2, r2
    4c8c:	13500100 	cmpne	r0, #0	; 0x0
    4c90:	00000ec4 	andeq	r0, r0, r4, asr #29
    4c94:	b4021f01 	strlt	r1, [r2], #-3841
    4c98:	01000000 	tsteq	r0, r0
    4c9c:	01180051 	tsteq	r8, r1, asr r0
    4ca0:	00001cf7 	strdeq	r1, [r0], -r7
    4ca4:	01025b01 	tsteq	r2, r1, lsl #22
    4ca8:	08005be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp, ip, lr}
    4cac:	08005c7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, fp, ip, lr}
    4cb0:	00001925 	andeq	r1, r0, r5, lsr #18
    4cb4:	000005b7 	strheq	r0, [r0], -r7
    4cb8:	001bb913 	andseq	fp, fp, r3, lsl r9
    4cbc:	025a0100 	subseq	r0, sl, #0	; 0x0
    4cc0:	000002a0 	andeq	r0, r0, r0, lsr #5
    4cc4:	76145001 	ldrvc	r5, [r4], -r1
    4cc8:	01000016 	tsteq	r0, r6, lsl r0
    4ccc:	005e025a 	subseq	r0, lr, sl, asr r2
    4cd0:	19440000 	stmdbne	r4, {}^
    4cd4:	68140000 	ldmdavs	r4, {}
    4cd8:	0100001d 	tsteq	r0, sp, lsl r0
    4cdc:	005e025a 	subseq	r0, lr, sl, asr r2
    4ce0:	19780000 	ldmdbne	r8!, {}^
    4ce4:	14140000 	ldrne	r0, [r4]
    4ce8:	0100001f 	tsteq	r0, pc, lsl r0
    4cec:	005e025a 	subseq	r0, lr, sl, asr r2
    4cf0:	19960000 	ldmibne	r6, {}
    4cf4:	be190000 	wxorlt	wr0, wr9, wr0
    4cf8:	0100001b 	tsteq	r0, fp, lsl r0
    4cfc:	003a025c 	eorseq	r0, sl, ip, asr r2
    4d00:	19b40000 	ldmibne	r4!, {}
    4d04:	79170000 	ldmdbvc	r7, {}
    4d08:	0100001e 	tsteq	r0, lr, lsl r0
    4d0c:	003a025c 	eorseq	r0, sl, ip, asr r2
    4d10:	12000000 	andne	r0, r0, #0	; 0x0
    4d14:	001d8501 	andseq	r8, sp, r1, lsl #10
    4d18:	02c00100 	sbceq	r0, r0, #0	; 0x0
    4d1c:	005c8001 	subseq	r8, ip, r1
    4d20:	005c9408 	subseq	r9, ip, r8, lsl #8
    4d24:	ec5d0108 	ldfe	f0, [sp], {8}
    4d28:	13000005 	movwne	r0, #5	; 0x5
    4d2c:	00001bb9 	strheq	r1, [r0], -r9
    4d30:	a002bf01 	andge	fp, r2, r1, lsl #30
    4d34:	01000002 	tsteq	r0, r2
    4d38:	0ec41350 	mcreq	3, 6, r1, cr4, cr0, {2}
    4d3c:	bf010000 	svclt	0x00010000
    4d40:	0000b402 	andeq	fp, r0, r2, lsl #8
    4d44:	00510100 	subseq	r0, r1, r0, lsl #2
    4d48:	1d4a0116 	stfnee	f0, [sl, #-88]
    4d4c:	d9010000 	stmdble	r1, {}
    4d50:	004c0102 	subeq	r0, ip, r2, lsl #2
    4d54:	5c940000 	ldcpl	0, cr0, [r4], {0}
    4d58:	5c9a0800 	ldcpl	8, cr0, [sl], {0}
    4d5c:	5d010800 	stcpl	8, cr0, [r1]
    4d60:	00000619 	andeq	r0, r0, r9, lsl r6
    4d64:	001bb914 	andseq	fp, fp, r4, lsl r9
    4d68:	02d80100 	sbcseq	r0, r8, #0	; 0x0
    4d6c:	000002a0 	andeq	r0, r0, r0, lsr #5
    4d70:	000019d2 	ldrdeq	r1, [r0], -r2
    4d74:	ff011a00 	undefined instruction 0xff011a00
    4d78:	0100001f 	tsteq	r0, pc, lsl r0
    4d7c:	3a0102e8 	bcc	45924 <__Stack_Size+0x45524>
    4d80:	9c000000 	stcls	0, cr0, [r0], {0}
    4d84:	a808005c 	stmdage	r8, {r2, r3, r4, r6}
    4d88:	0108005c 	qaddeq	r0, ip, r8
    4d8c:	6d01125d 	sfmvs	f1, 4, [r1, #-372]
    4d90:	0100001d 	tsteq	r0, sp, lsl r0
    4d94:	a80102f9 	stmdage	r1, {r0, r3, r4, r5, r6, r7, r9}
    4d98:	bc08005c 	stclt	0, cr0, [r8], {92}
    4d9c:	0108005c 	qaddeq	r0, ip, r8
    4da0:	0006665d 	andeq	r6, r6, sp, asr r6
    4da4:	1bb91300 	blne	fee499ac <SCS_BASE+0x1ee3b9ac>
    4da8:	f8010000 	undefined instruction 0xf8010000
    4dac:	0002a002 	andeq	sl, r2, r2
    4db0:	13500100 	cmpne	r0, #0	; 0x0
    4db4:	00000ec4 	andeq	r0, r0, r4, asr #29
    4db8:	b402f801 	strlt	pc, [r2], #-2049
    4dbc:	01000000 	tsteq	r0, r0
    4dc0:	01120051 	tsteq	r2, r1, asr r0
    4dc4:	00001dfd 	strdeq	r1, [r0], -sp
    4dc8:	01031601 	tsteq	r3, r1, lsl #12
    4dcc:	08005cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, ip, lr}
    4dd0:	08005cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, ip, lr}
    4dd4:	069b5d01 	ldreq	r5, [fp], r1, lsl #26
    4dd8:	b9130000 	ldmdblt	r3, {}
    4ddc:	0100001b 	tsteq	r0, fp, lsl r0
    4de0:	02a00315 	adceq	r0, r0, #1409286144	; 0x54000000
    4de4:	50010000 	andpl	r0, r1, r0
    4de8:	000ec413 	andeq	ip, lr, r3, lsl r4
    4dec:	03150100 	tsteq	r5, #0	; 0x0
    4df0:	000000b4 	strheq	r0, [r0], -r4
    4df4:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    4df8:	001e1501 	andseq	r1, lr, r1, lsl #10
    4dfc:	034e0100 	movteq	r0, #57600	; 0xe100
    4e00:	005cd001 	subseq	sp, ip, r1
    4e04:	005cdc08 	subseq	sp, ip, r8, lsl #24
    4e08:	e25d0108 	subs	r0, sp, #2	; 0x2
    4e0c:	13000006 	movwne	r0, #6	; 0x6
    4e10:	00001bb9 	strheq	r1, [r0], -r9
    4e14:	a0034d01 	andge	r4, r3, r1, lsl #26
    4e18:	01000002 	tsteq	r0, r2
    4e1c:	1fda1450 	svcne	0x00da1450
    4e20:	4d010000 	stcmi	0, cr0, [r1]
    4e24:	00003a03 	andeq	r3, r0, r3, lsl #20
    4e28:	0019e500 	andseq	lr, r9, r0, lsl #10
    4e2c:	1d611900 	stclne	9, cr1, [r1]
    4e30:	4f010000 	svcmi	0x00010000
    4e34:	00003a03 	andeq	r3, r0, r3, lsl #20
    4e38:	0019f800 	andseq	pc, r9, r0, lsl #16
    4e3c:	01120000 	tsteq	r2, r0
    4e40:	00001ddd 	ldrdeq	r1, [r0], -sp
    4e44:	01036b01 	tsteq	r3, r1, lsl #22
    4e48:	08005cdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, fp, ip, lr}
    4e4c:	08005cf0 	stmdaeq	r0, {r4, r5, r6, r7, sl, fp, ip, lr}
    4e50:	07175d01 	ldreq	r5, [r7, -r1, lsl #26]
    4e54:	b9130000 	ldmdblt	r3, {}
    4e58:	0100001b 	tsteq	r0, fp, lsl r0
    4e5c:	02a0036a 	adceq	r0, r0, #-1476395007	; 0xa8000001
    4e60:	50010000 	andpl	r0, r1, r0
    4e64:	000ec413 	andeq	ip, lr, r3, lsl r4
    4e68:	036a0100 	cmneq	sl, #0	; 0x0
    4e6c:	000000b4 	strheq	r0, [r0], -r4
    4e70:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    4e74:	001f3201 	andseq	r3, pc, r1, lsl #4
    4e78:	03880100 	orreq	r0, r8, #0	; 0x0
    4e7c:	005cf001 	subseq	pc, ip, r1
    4e80:	005d0408 	subseq	r0, sp, r8, lsl #8
    4e84:	4c5d0108 	ldfmie	f0, [sp], {8}
    4e88:	13000007 	movwne	r0, #7	; 0x7
    4e8c:	00001bb9 	strheq	r1, [r0], -r9
    4e90:	a0038701 	andge	r8, r3, r1, lsl #14
    4e94:	01000002 	tsteq	r0, r2
    4e98:	0ec41350 	mcreq	3, 6, r1, cr4, cr0, {2}
    4e9c:	87010000 	strhi	r0, [r1, -r0]
    4ea0:	0000b403 	andeq	fp, r0, r3, lsl #8
    4ea4:	00510100 	subseq	r0, r1, r0, lsl #2
    4ea8:	1be90116 	blne	ffa45308 <SCS_BASE+0x1fa37308>
    4eac:	a3010000 	movwge	r0, #4096	; 0x1000
    4eb0:	00890103 	addeq	r0, r9, r3, lsl #2
    4eb4:	5d040000 	stcpl	0, cr0, [r4]
    4eb8:	5d0e0800 	stcpl	8, cr0, [lr]
    4ebc:	5d010800 	stcpl	8, cr0, [r1]
    4ec0:	00000785 	andeq	r0, r0, r5, lsl #15
    4ec4:	001bb914 	andseq	fp, fp, r4, lsl r9
    4ec8:	03a20100 	undefined instruction 0x03a20100
    4ecc:	000002a0 	andeq	r0, r0, r0, lsr #5
    4ed0:	00001a16 	andeq	r1, r0, r6, lsl sl
    4ed4:	001ea217 	andseq	sl, lr, r7, lsl r2
    4ed8:	03a40100 	undefined instruction 0x03a40100
    4edc:	00000089 	andeq	r0, r0, r9, lsl #1
    4ee0:	fa011800 	blx	4aee8 <__Stack_Size+0x4aae8>
    4ee4:	0100001e 	tsteq	r0, lr, lsl r0
    4ee8:	100103e3 	andne	r0, r1, r3, ror #7
    4eec:	7208005d 	andvc	r0, r8, #93	; 0x5d
    4ef0:	2908005d 	stmdbcs	r8, {r0, r2, r3, r4, r6}
    4ef4:	0600001a 	undefined
    4ef8:	13000008 	movwne	r0, #8	; 0x8
    4efc:	00001bb9 	strheq	r1, [r0], -r9
    4f00:	a003e201 	andge	lr, r3, r1, lsl #4
    4f04:	01000002 	tsteq	r0, r2
    4f08:	16761450 	undefined
    4f0c:	e2010000 	and	r0, r1, #0	; 0x0
    4f10:	00005e03 	andeq	r5, r0, r3, lsl #28
    4f14:	001a4800 	andseq	r4, sl, r0, lsl #16
    4f18:	1d681400 	cfstrdne	mvd1, [r8]
    4f1c:	e2010000 	and	r0, r1, #0	; 0x0
    4f20:	00005e03 	andeq	r5, r0, r3, lsl #28
    4f24:	001a7c00 	andseq	r7, sl, r0, lsl #24
    4f28:	1f141400 	svcne	0x00141400
    4f2c:	e2010000 	and	r0, r1, #0	; 0x0
    4f30:	00005e03 	andeq	r5, r0, r3, lsl #28
    4f34:	001a9a00 	andseq	r9, sl, r0, lsl #20
    4f38:	1bbe1900 	blne	fef8b340 <SCS_BASE+0x1ef7d340>
    4f3c:	e4010000 	str	r0, [r1]
    4f40:	00003a03 	andeq	r3, r0, r3, lsl #20
    4f44:	001ab800 	andseq	fp, sl, r0, lsl #16
    4f48:	1e791700 	cdpne	7, 7, cr1, cr9, cr0, {0}
    4f4c:	e4010000 	str	r0, [r1]
    4f50:	00003a03 	andeq	r3, r0, r3, lsl #20
    4f54:	1e811700 	cdpne	7, 8, cr1, cr1, cr0, {0}
    4f58:	e4010000 	str	r0, [r1]
    4f5c:	00003a03 	andeq	r3, r0, r3, lsl #20
    4f60:	01120000 	tsteq	r2, r0
    4f64:	00001ec5 	andeq	r1, r0, r5, asr #29
    4f68:	01042701 	tsteq	r4, r1, lsl #14
    4f6c:	08005d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip, lr}
    4f70:	08005d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip, lr}
    4f74:	08575d01 	ldmdaeq	r7, {r0, r8, sl, fp, ip, lr}^
    4f78:	b9130000 	ldmdblt	r3, {}
    4f7c:	0100001b 	tsteq	r0, fp, lsl r0
    4f80:	02a00426 	adceq	r0, r0, #637534208	; 0x26000000
    4f84:	50010000 	andpl	r0, r1, r0
    4f88:	000d6314 	andeq	r6, sp, r4, lsl r3
    4f8c:	04260100 	strteq	r0, [r6], #-256
    4f90:	0000005e 	andeq	r0, r0, lr, asr r0
    4f94:	00001ae1 	andeq	r1, r0, r1, ror #21
    4f98:	001bbe15 	andseq	fp, fp, r5, lsl lr
    4f9c:	04280100 	strteq	r0, [r8], #-256
    4fa0:	0000003a 	andeq	r0, r0, sl, lsr r0
    4fa4:	79175301 	ldmdbvc	r7, {r0, r8, r9, ip, lr}
    4fa8:	0100001e 	tsteq	r0, lr, lsl r0
    4fac:	003a0429 	eorseq	r0, sl, r9, lsr #8
    4fb0:	18000000 	stmdane	r0, {}
    4fb4:	001dbc01 	andseq	fp, sp, r1, lsl #24
    4fb8:	044b0100 	strbeq	r0, [fp], #-256
    4fbc:	005d8401 	subseq	r8, sp, r1, lsl #8
    4fc0:	005d8c08 	subseq	r8, sp, r8, lsl #24
    4fc4:	001af408 	andseq	pc, sl, r8, lsl #8
    4fc8:	00089e00 	andeq	r9, r8, r0, lsl #28
    4fcc:	1bb91400 	blne	fee49fd4 <SCS_BASE+0x1ee3bfd4>
    4fd0:	4a010000 	bmi	44fd8 <__Stack_Size+0x44bd8>
    4fd4:	0002a004 	andeq	sl, r2, r4
    4fd8:	001b1300 	andseq	r1, fp, r0, lsl #6
    4fdc:	1f531300 	svcne	0x00531300
    4fe0:	4a010000 	bmi	44fe8 <__Stack_Size+0x44be8>
    4fe4:	00005e04 	andeq	r5, r0, r4, lsl #28
    4fe8:	13510100 	cmpne	r1, #0	; 0x0
    4fec:	00001dcb 	andeq	r1, r0, fp, asr #27
    4ff0:	4c044a01 	stcmi	10, cr4, [r4], {1}
    4ff4:	01000000 	tsteq	r0, r0
    4ff8:	011b0052 	tsteq	fp, r2, asr r0
    4ffc:	00001e45 	andeq	r1, r0, r5, asr #28
    5000:	01046301 	tsteq	r4, r1, lsl #6
    5004:	0000004c 	andeq	r0, r0, ip, asr #32
    5008:	08005d8c 	stmdaeq	r0, {r2, r3, r7, r8, sl, fp, ip, lr}
    500c:	08005d9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, fp, ip, lr}
    5010:	00001b26 	andeq	r1, r0, r6, lsr #22
    5014:	000008db 	ldrdeq	r0, [r0], -fp
    5018:	001bb914 	andseq	fp, fp, r4, lsl r9
    501c:	04620100 	strbteq	r0, [r2], #-256
    5020:	000002a0 	andeq	r0, r0, r0, lsr #5
    5024:	00001b45 	andeq	r1, r0, r5, asr #22
    5028:	001f5313 	andseq	r5, pc, r3, lsl r3
    502c:	04620100 	strbteq	r0, [r2], #-256
    5030:	0000005e 	andeq	r0, r0, lr, asr r0
    5034:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    5038:	001bc601 	andseq	ip, fp, r1, lsl #12
    503c:	04850100 	streq	r0, [r5], #256
    5040:	005d9c01 	subseq	r9, sp, r1, lsl #24
    5044:	005dac08 	subseq	sl, sp, r8, lsl #24
    5048:	225d0108 	subscs	r0, sp, #2	; 0x2
    504c:	13000009 	movwne	r0, #9	; 0x9
    5050:	00001bb9 	strheq	r1, [r0], -r9
    5054:	a0048401 	andge	r8, r4, r1, lsl #8
    5058:	01000002 	tsteq	r0, r2
    505c:	1ee71450 	mcrne	4, 7, r1, cr7, cr0, {2}
    5060:	84010000 	strhi	r0, [r1]
    5064:	00003a04 	andeq	r3, r0, r4, lsl #20
    5068:	001b5800 	andseq	r5, fp, r0, lsl #16
    506c:	1d611900 	stclne	9, cr1, [r1]
    5070:	86010000 	strhi	r0, [r1], -r0
    5074:	00003a04 	andeq	r3, r0, r4, lsl #20
    5078:	001b6b00 	andseq	r6, fp, r0, lsl #22
    507c:	01120000 	tsteq	r2, r0
    5080:	00001c71 	andeq	r1, r0, r1, ror ip
    5084:	0104a301 	tsteq	r4, r1, lsl #6
    5088:	08005dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp, ip, lr}
    508c:	08005db2 	stmdaeq	r0, {r1, r4, r5, r7, r8, sl, fp, ip, lr}
    5090:	09655d01 	stmdbeq	r5!, {r0, r8, sl, fp, ip, lr}^
    5094:	b9130000 	ldmdblt	r3, {}
    5098:	0100001b 	tsteq	r0, fp, lsl r0
    509c:	02a004a1 	adceq	r0, r0, #-1593835520	; 0xa1000000
    50a0:	50010000 	andpl	r0, r1, r0
    50a4:	001d1d13 	andseq	r1, sp, r3, lsl sp
    50a8:	04a10100 	strteq	r0, [r1], #256
    50ac:	0000004c 	andeq	r0, r0, ip, asr #32
    50b0:	38135101 	ldmdacc	r3, {r0, r8, ip, lr}
    50b4:	0100001e 	tsteq	r0, lr, lsl r0
    50b8:	004c04a2 	subeq	r0, ip, r2, lsr #9
    50bc:	52010000 	andpl	r0, r1, #0	; 0x0
    50c0:	d1011200 	tstle	r1, r0, lsl #4
    50c4:	0100001c 	tsteq	r0, ip, lsl r0
    50c8:	b40104cc 	strlt	r0, [r1], #-1228
    50cc:	c008005d 	andgt	r0, r8, sp, asr r0
    50d0:	0108005d 	qaddeq	r0, sp, r8
    50d4:	0009ac5d 	andeq	sl, r9, sp, asr ip
    50d8:	1bb91300 	blne	fee49ce0 <SCS_BASE+0x1ee3bce0>
    50dc:	cb010000 	blgt	450e4 <__Stack_Size+0x44ce4>
    50e0:	0002a004 	andeq	sl, r2, r4
    50e4:	14500100 	ldrbne	r0, [r0], #-256
    50e8:	00001676 	andeq	r1, r0, r6, ror r6
    50ec:	5e04cb01 	fmacdpl	d12, d4, d1
    50f0:	89000000 	stmdbhi	r0, {}
    50f4:	1900001b 	stmdbne	r0, {r0, r1, r3, r4}
    50f8:	00001d61 	andeq	r1, r0, r1, ror #26
    50fc:	3a04cd01 	bcc	138508 <__Stack_Size+0x138108>
    5100:	9c000000 	stcls	0, cr0, [r0], {0}
    5104:	0000001b 	andeq	r0, r0, fp, lsl r0
    5108:	1f790112 	svcne	0x00790112
    510c:	e6010000 	str	r0, [r1], -r0
    5110:	5dc00104 	stfple	f0, [r0, #16]
    5114:	5ddc0800 	ldclpl	8, cr0, [ip]
    5118:	5d010800 	stcpl	8, cr0, [r1]
    511c:	000009d3 	ldrdeq	r0, [r0], -r3
    5120:	000ec413 	andeq	ip, lr, r3, lsl r4
    5124:	04e50100 	strbteq	r0, [r5], #256
    5128:	000000b4 	strheq	r0, [r0], -r4
    512c:	16005001 	strne	r5, [r0], -r1
    5130:	001f6701 	andseq	r6, pc, r1, lsl #14
    5134:	05050100 	streq	r0, [r5, #-256]
    5138:	00008901 	andeq	r8, r0, r1, lsl #18
    513c:	005ddc00 	subseq	sp, sp, r0, lsl #24
    5140:	005de808 	subseq	lr, sp, r8, lsl #16
    5144:	1a5d0108 	bne	174556c <__Stack_Size+0x174516c>
    5148:	1400000a 	strne	r0, [r0], #-10
    514c:	00001bb9 	strheq	r1, [r0], -r9
    5150:	a0050401 	andge	r0, r5, r1, lsl #8
    5154:	ba000002 	blt	5164 <__Stack_Size+0x4d64>
    5158:	1300001b 	movwne	r0, #27	; 0x1b
    515c:	00001cc8 	andeq	r1, r0, r8, asr #25
    5160:	5e050401 	cdppl	4, 0, cr0, cr5, cr1, {0}
    5164:	01000000 	tsteq	r0, r0
    5168:	1ea21751 	mcrne	7, 5, r1, cr2, cr1, {2}
    516c:	06010000 	streq	r0, [r1], -r0
    5170:	00008905 	andeq	r8, r0, r5, lsl #18
    5174:	01120000 	tsteq	r2, r0
    5178:	00001c13 	andeq	r1, r0, r3, lsl ip
    517c:	01052b01 	tsteq	r5, r1, lsl #22
    5180:	08005de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp, ip, lr}
    5184:	08005df0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, fp, ip, lr}
    5188:	0a515d01 	beq	145c594 <__Stack_Size+0x145c194>
    518c:	b9130000 	ldmdblt	r3, {}
    5190:	0100001b 	tsteq	r0, fp, lsl r0
    5194:	02a0052a 	adceq	r0, r0, #176160768	; 0xa800000
    5198:	50010000 	andpl	r0, r1, r0
    519c:	001cc814 	andseq	ip, ip, r4, lsl r8
    51a0:	052a0100 	streq	r0, [sl, #-256]!
    51a4:	0000005e 	andeq	r0, r0, lr, asr r0
    51a8:	00001bcd 	andeq	r1, r0, sp, asr #23
    51ac:	21011600 	tstcs	r1, r0, lsl #12
    51b0:	0100001c 	tsteq	r0, ip, lsl r0
    51b4:	94010541 	strls	r0, [r1], #-1345
    51b8:	f0000000 	undefined instruction 0xf0000000
    51bc:	0a08005d 	beq	205338 <__Stack_Size+0x204f38>
    51c0:	0108005e 	qaddeq	r0, lr, r8
    51c4:	000ab65d 	andeq	fp, sl, sp, asr r6
    51c8:	1bb91400 	blne	fee4a1d0 <SCS_BASE+0x1ee3c1d0>
    51cc:	40010000 	andmi	r0, r1, r0
    51d0:	0002a005 	andeq	sl, r2, r5
    51d4:	001be000 	andseq	lr, fp, r0
    51d8:	1fb71400 	svcne	0x00b71400
    51dc:	40010000 	andmi	r0, r1, r0
    51e0:	00004c05 	andeq	r4, r0, r5, lsl #24
    51e4:	001bfe00 	andseq	pc, fp, r0, lsl #28
    51e8:	1ea21900 	cdpne	9, 10, cr1, cr2, cr0, {0}
    51ec:	42010000 	andmi	r0, r1, #0	; 0x0
    51f0:	00009405 	andeq	r9, r0, r5, lsl #8
    51f4:	001c1c00 	andseq	r1, ip, r0, lsl #24
    51f8:	1fbe1700 	svcne	0x00be1700
    51fc:	43010000 	movwmi	r0, #4096	; 0x1000
    5200:	00003a05 	andeq	r3, r0, r5, lsl #20
    5204:	1d101700 	ldcne	7, cr1, [r0]
    5208:	43010000 	movwmi	r0, #4096	; 0x1000
    520c:	00003a05 	andeq	r3, r0, r5, lsl #20
    5210:	01120000 	tsteq	r2, r0
    5214:	00001c94 	muleq	r0, r4, ip
    5218:	01056c01 	tsteq	r5, r1, lsl #24
    521c:	08005e0c 	stmdaeq	r0, {r2, r3, r9, sl, fp, ip, lr}
    5220:	08005e14 	stmdaeq	r0, {r2, r4, r9, sl, fp, ip, lr}
    5224:	0af95d01 	beq	ffe5c630 <SCS_BASE+0x1fe4e630>
    5228:	b9130000 	ldmdblt	r3, {}
    522c:	0100001b 	tsteq	r0, fp, lsl r0
    5230:	02a0056b 	adceq	r0, r0, #448790528	; 0x1ac00000
    5234:	50010000 	andpl	r0, r1, r0
    5238:	001fb714 	andseq	fp, pc, r4, lsl r7
    523c:	056b0100 	strbeq	r0, [fp, #-256]!
    5240:	0000004c 	andeq	r0, r0, ip, asr #32
    5244:	00001c3a 	andeq	r1, r0, sl, lsr ip
    5248:	001fbe17 	andseq	fp, pc, r7, lsl lr
    524c:	056d0100 	strbeq	r0, [sp, #-256]!
    5250:	0000005e 	andeq	r0, r0, lr, asr r0
    5254:	d2011c00 	andle	r1, r1, #0	; 0x0
    5258:	0100001d 	tsteq	r0, sp, lsl r0
    525c:	5e140183 	mufpld	f0, f4, f3
    5260:	5e6c0800 	cdppl	8, 6, cr0, cr12, cr0, {0}
    5264:	1c4d0800 	mcrrne	8, 0, r0, sp, cr0
    5268:	b91d0000 	ldmdblt	sp, {}
    526c:	0100001b 	tsteq	r0, fp, lsl r0
    5270:	0002a082 	andeq	sl, r2, r2, lsl #1
    5274:	001c7800 	andseq	r7, ip, r0, lsl #16
    5278:	91000000 	tstls	r0, r0
    527c:	02000007 	andeq	r0, r0, #7	; 0x7
    5280:	0013a400 	andseq	sl, r3, r0, lsl #8
    5284:	30010400 	andcc	r0, r1, r0, lsl #8
    5288:	01000004 	tsteq	r0, r4
    528c:	0000221f 	andeq	r2, r0, pc, lsl r2
    5290:	000004f4 	strdeq	r0, [r0], -r4
    5294:	08005e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, ip, lr}
    5298:	08005f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp, ip, lr}
    529c:	00001598 	muleq	r0, r8, r5
    52a0:	9b050402 	blls	1462b0 <__Stack_Size+0x145eb0>
    52a4:	02000042 	andeq	r0, r0, #66	; 0x42
    52a8:	04940502 	ldreq	r0, [r4], #1282
    52ac:	01020000 	tsteq	r2, r0
    52b0:	00058606 	andeq	r8, r5, r6, lsl #12
    52b4:	33750300 	cmncc	r5, #0	; 0x0
    52b8:	27020032 	smladxcs	r2, r2, r0, r0
    52bc:	00000045 	andeq	r0, r0, r5, asr #32
    52c0:	15070402 	strne	r0, [r7, #-1026]
    52c4:	03000043 	movweq	r0, #67	; 0x43
    52c8:	00363175 	eorseq	r3, r6, r5, ror r1
    52cc:	00572802 	subseq	r2, r7, r2, lsl #16
    52d0:	02020000 	andeq	r0, r2, #0	; 0x0
    52d4:	00064d07 	andeq	r4, r6, r7, lsl #26
    52d8:	38750300 	ldmdacc	r5!, {r8, r9}^
    52dc:	68290200 	stmdavs	r9!, {r9}
    52e0:	02000000 	andeq	r0, r0, #0	; 0x0
    52e4:	05840801 	streq	r0, [r4, #2049]
    52e8:	57040000 	strpl	r0, [r4, -r0]
    52ec:	05000000 	streq	r0, [r0]
    52f0:	89390201 	ldmdbhi	r9!, {r0, r9}
    52f4:	06000000 	streq	r0, [r0], -r0
    52f8:	00000b18 	andeq	r0, r0, r8, lsl fp
    52fc:	45530700 	ldrbmi	r0, [r3, #-1792]
    5300:	00010054 	andeq	r0, r1, r4, asr r0
    5304:	002fd808 	eoreq	sp, pc, r8, lsl #16
    5308:	74390200 	ldrtvc	r0, [r9], #-512
    530c:	08000000 	stmdaeq	r0, {}
    5310:	00002dd7 	ldrdeq	r2, [r0], -r7
    5314:	00743902 	rsbseq	r3, r4, r2, lsl #18
    5318:	01050000 	tsteq	r5, r0
    531c:	00b43b02 	adcseq	r3, r4, r2, lsl #22
    5320:	fd060000 	stc2	0, cr0, [r6]
    5324:	0000000c 	andeq	r0, r0, ip
    5328:	001a5006 	andseq	r5, sl, r6
    532c:	08000100 	stmdaeq	r0, {r8}
    5330:	00000f76 	andeq	r0, r0, r6, ror pc
    5334:	009f3b02 	addseq	r3, pc, r2, lsl #22
    5338:	c0090000 	andgt	r0, r9, r0
    533c:	05e13e03 	strbeq	r3, [r1, #3587]!
    5340:	4e0a0000 	cdpmi	0, 0, cr0, cr10, cr0, {0}
    5344:	03000004 	movweq	r0, #4	; 0x4
    5348:	00003a3f 	andeq	r3, r0, pc, lsr sl
    534c:	00230200 	eoreq	r0, r3, r0, lsl #4
    5350:	3152440b 	cmpcc	r2, fp, lsl #8
    5354:	6f400300 	svcvs	0x00400300
    5358:	02000000 	andeq	r0, r0, #0	; 0x0
    535c:	580a0423 	stmdapl	sl, {r0, r1, r5, sl}
    5360:	03000004 	movweq	r0, #4	; 0x4
    5364:	00004c41 	andeq	r4, r0, r1, asr #24
    5368:	06230200 	strteq	r0, [r3], -r0, lsl #4
    536c:	3252440b 	subscc	r4, r2, #184549376	; 0xb000000
    5370:	6f420300 	svcvs	0x00420300
    5374:	02000000 	andeq	r0, r0, #0	; 0x0
    5378:	620a0823 	andvs	r0, sl, #2293760	; 0x230000
    537c:	03000004 	movweq	r0, #4	; 0x4
    5380:	00004c43 	andeq	r4, r0, r3, asr #24
    5384:	0a230200 	beq	8c5b8c <__Stack_Size+0x8c578c>
    5388:	3352440b 	cmpcc	r2, #184549376	; 0xb000000
    538c:	6f440300 	svcvs	0x00440300
    5390:	02000000 	andeq	r0, r0, #0	; 0x0
    5394:	6c0a0c23 	stcvs	12, cr0, [sl], {35}
    5398:	03000004 	movweq	r0, #4	; 0x4
    539c:	00004c45 	andeq	r4, r0, r5, asr #24
    53a0:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    53a4:	3452440b 	ldrbcc	r4, [r2], #-1035
    53a8:	6f460300 	svcvs	0x00460300
    53ac:	02000000 	andeq	r0, r0, #0	; 0x0
    53b0:	760a1023 	strvc	r1, [sl], -r3, lsr #32
    53b4:	03000004 	movweq	r0, #4	; 0x4
    53b8:	00004c47 	andeq	r4, r0, r7, asr #24
    53bc:	12230200 	eorne	r0, r3, #0	; 0x0
    53c0:	3552440b 	ldrbcc	r4, [r2, #-1035]
    53c4:	6f480300 	svcvs	0x00480300
    53c8:	02000000 	andeq	r0, r0, #0	; 0x0
    53cc:	800a1423 	andhi	r1, sl, r3, lsr #8
    53d0:	03000004 	movweq	r0, #4	; 0x4
    53d4:	00004c49 	andeq	r4, r0, r9, asr #24
    53d8:	16230200 	strtne	r0, [r3], -r0, lsl #4
    53dc:	3652440b 	ldrbcc	r4, [r2], -fp, lsl #8
    53e0:	6f4a0300 	svcvs	0x004a0300
    53e4:	02000000 	andeq	r0, r0, #0	; 0x0
    53e8:	8a0a1823 	bhi	28b47c <__Stack_Size+0x28b07c>
    53ec:	03000004 	movweq	r0, #4	; 0x4
    53f0:	00004c4b 	andeq	r4, r0, fp, asr #24
    53f4:	1a230200 	bne	8c5bfc <__Stack_Size+0x8c57fc>
    53f8:	3752440b 	ldrbcc	r4, [r2, -fp, lsl #8]
    53fc:	6f4c0300 	svcvs	0x004c0300
    5400:	02000000 	andeq	r0, r0, #0	; 0x0
    5404:	bb0a1c23 	bllt	28c498 <__Stack_Size+0x28c098>
    5408:	03000006 	movweq	r0, #6	; 0x6
    540c:	00004c4d 	andeq	r4, r0, sp, asr #24
    5410:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    5414:	3852440b 	ldmdacc	r2, {r0, r1, r3, sl, lr}^
    5418:	6f4e0300 	svcvs	0x004e0300
    541c:	02000000 	andeq	r0, r0, #0	; 0x0
    5420:	9e0a2023 	cdpls	0, 0, cr2, cr10, cr3, {1}
    5424:	03000004 	movweq	r0, #4	; 0x4
    5428:	00004c4f 	andeq	r4, r0, pc, asr #24
    542c:	22230200 	eorcs	r0, r3, #0	; 0x0
    5430:	3952440b 	ldmdbcc	r2, {r0, r1, r3, sl, lr}^
    5434:	6f500300 	svcvs	0x00500300
    5438:	02000000 	andeq	r0, r0, #0	; 0x0
    543c:	a80a2423 	stmdage	sl, {r0, r1, r5, sl, sp}
    5440:	03000004 	movweq	r0, #4	; 0x4
    5444:	00004c51 	andeq	r4, r0, r1, asr ip
    5448:	26230200 	strtcs	r0, [r3], -r0, lsl #4
    544c:	00211d0a 	eoreq	r1, r1, sl, lsl #26
    5450:	6f520300 	svcvs	0x00520300
    5454:	02000000 	andeq	r0, r0, #0	; 0x0
    5458:	ab0a2823 	blge	28f4ec <__Stack_Size+0x28f0ec>
    545c:	03000005 	movweq	r0, #5	; 0x5
    5460:	00004c53 	andeq	r4, r0, r3, asr ip
    5464:	2a230200 	bcs	8c5c6c <__Stack_Size+0x8c586c>
    5468:	0022010a 	eoreq	r0, r2, sl, lsl #2
    546c:	6f540300 	svcvs	0x00540300
    5470:	02000000 	andeq	r0, r0, #0	; 0x0
    5474:	b60a2c23 	strlt	r2, [sl], -r3, lsr #24
    5478:	03000005 	movweq	r0, #5	; 0x5
    547c:	00004c55 	andeq	r4, r0, r5, asr ip
    5480:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
    5484:	0052430b 	subseq	r4, r2, fp, lsl #6
    5488:	006f5603 	rsbeq	r5, pc, r3, lsl #12
    548c:	23020000 	movwcs	r0, #8192	; 0x2000
    5490:	05c10a30 	strbeq	r0, [r1, #2608]
    5494:	57030000 	strpl	r0, [r3, -r0]
    5498:	0000004c 	andeq	r0, r0, ip, asr #32
    549c:	0b322302 	bleq	c8e0ac <__Stack_Size+0xc8dcac>
    54a0:	00525343 	subseq	r5, r2, r3, asr #6
    54a4:	006f5803 	rsbeq	r5, pc, r3, lsl #16
    54a8:	23020000 	movwcs	r0, #8192	; 0x2000
    54ac:	05cc0a34 	strbeq	r0, [ip, #2612]
    54b0:	59030000 	stmdbpl	r3, {}
    54b4:	000005e1 	andeq	r0, r0, r1, ror #11
    54b8:	0a362302 	beq	d8e0c8 <__Stack_Size+0xd8dcc8>
    54bc:	00002122 	andeq	r2, r0, r2, lsr #2
    54c0:	006f5a03 	rsbeq	r5, pc, r3, lsl #20
    54c4:	23020000 	movwcs	r0, #8192	; 0x2000
    54c8:	05d70a40 	ldrbeq	r0, [r7, #2624]
    54cc:	5b030000 	blpl	c54d4 <__Stack_Size+0xc50d4>
    54d0:	0000004c 	andeq	r0, r0, ip, asr #32
    54d4:	0a422302 	beq	108e0e4 <__Stack_Size+0x108dce4>
    54d8:	00002127 	andeq	r2, r0, r7, lsr #2
    54dc:	006f5c03 	rsbeq	r5, pc, r3, lsl #24
    54e0:	23020000 	movwcs	r0, #8192	; 0x2000
    54e4:	05e20a44 	strbeq	r0, [r2, #2628]!
    54e8:	5d030000 	stcpl	0, cr0, [r3]
    54ec:	0000004c 	andeq	r0, r0, ip, asr #32
    54f0:	0a462302 	beq	118e100 <__Stack_Size+0x118dd00>
    54f4:	0000212c 	andeq	r2, r0, ip, lsr #2
    54f8:	006f5e03 	rsbeq	r5, pc, r3, lsl #28
    54fc:	23020000 	movwcs	r0, #8192	; 0x2000
    5500:	05ed0a48 	strbeq	r0, [sp, #2632]!
    5504:	5f030000 	svcpl	0x00030000
    5508:	0000004c 	andeq	r0, r0, ip, asr #32
    550c:	0a4a2302 	beq	128e11c <__Stack_Size+0x128dd1c>
    5510:	00002131 	andeq	r2, r0, r1, lsr r1
    5514:	006f6003 	rsbeq	r6, pc, r3
    5518:	23020000 	movwcs	r0, #8192	; 0x2000
    551c:	05f80a4c 	ldrbeq	r0, [r8, #2636]!
    5520:	61030000 	tstvs	r3, r0
    5524:	0000004c 	andeq	r0, r0, ip, asr #32
    5528:	0a4e2302 	beq	138e138 <__Stack_Size+0x138dd38>
    552c:	00002136 	andeq	r2, r0, r6, lsr r1
    5530:	006f6203 	rsbeq	r6, pc, r3, lsl #4
    5534:	23020000 	movwcs	r0, #8192	; 0x2000
    5538:	06030a50 	undefined
    553c:	63030000 	movwvs	r0, #12288	; 0x3000
    5540:	0000004c 	andeq	r0, r0, ip, asr #32
    5544:	0a522302 	beq	148e154 <__Stack_Size+0x148dd54>
    5548:	0000213b 	andeq	r2, r0, fp, lsr r1
    554c:	006f6403 	rsbeq	r6, pc, r3, lsl #8
    5550:	23020000 	movwcs	r0, #8192	; 0x2000
    5554:	060e0a54 	undefined
    5558:	65030000 	strvs	r0, [r3]
    555c:	0000004c 	andeq	r0, r0, ip, asr #32
    5560:	0a562302 	beq	158e170 <__Stack_Size+0x158dd70>
    5564:	00002140 	andeq	r2, r0, r0, asr #2
    5568:	006f6603 	rsbeq	r6, pc, r3, lsl #12
    556c:	23020000 	movwcs	r0, #8192	; 0x2000
    5570:	22410a58 	subcs	r0, r1, #360448	; 0x58000
    5574:	67030000 	strvs	r0, [r3, -r0]
    5578:	0000004c 	andeq	r0, r0, ip, asr #32
    557c:	0a5a2302 	beq	168e18c <__Stack_Size+0x168dd8c>
    5580:	00002145 	andeq	r2, r0, r5, asr #2
    5584:	006f6803 	rsbeq	r6, pc, r3, lsl #16
    5588:	23020000 	movwcs	r0, #8192	; 0x2000
    558c:	224c0a5c 	subcs	r0, ip, #376832	; 0x5c000
    5590:	69030000 	stmdbvs	r3, {}
    5594:	0000004c 	andeq	r0, r0, ip, asr #32
    5598:	0a5e2302 	beq	178e1a8 <__Stack_Size+0x178dda8>
    559c:	0000214a 	andeq	r2, r0, sl, asr #2
    55a0:	006f6a03 	rsbeq	r6, pc, r3, lsl #20
    55a4:	23020000 	movwcs	r0, #8192	; 0x2000
    55a8:	22570a60 	subscs	r0, r7, #393216	; 0x60000
    55ac:	6b030000 	blvs	c55b4 <__Stack_Size+0xc51b4>
    55b0:	0000004c 	andeq	r0, r0, ip, asr #32
    55b4:	0a622302 	beq	188e1c4 <__Stack_Size+0x188ddc4>
    55b8:	00002160 	andeq	r2, r0, r0, ror #2
    55bc:	006f6c03 	rsbeq	r6, pc, r3, lsl #24
    55c0:	23020000 	movwcs	r0, #8192	; 0x2000
    55c4:	22620a64 	rsbcs	r0, r2, #409600	; 0x64000
    55c8:	6d030000 	stcvs	0, cr0, [r3]
    55cc:	0000004c 	andeq	r0, r0, ip, asr #32
    55d0:	0a662302 	beq	198e1e0 <__Stack_Size+0x198dde0>
    55d4:	00002165 	andeq	r2, r0, r5, ror #2
    55d8:	006f6e03 	rsbeq	r6, pc, r3, lsl #28
    55dc:	23020000 	movwcs	r0, #8192	; 0x2000
    55e0:	226d0a68 	rsbcs	r0, sp, #425984	; 0x68000
    55e4:	6f030000 	svcvs	0x00030000
    55e8:	0000004c 	andeq	r0, r0, ip, asr #32
    55ec:	0a6a2302 	beq	1a8e1fc <__Stack_Size+0x1a8ddfc>
    55f0:	0000216a 	andeq	r2, r0, sl, ror #2
    55f4:	006f7003 	rsbeq	r7, pc, r3
    55f8:	23020000 	movwcs	r0, #8192	; 0x2000
    55fc:	22780a6c 	rsbscs	r0, r8, #442368	; 0x6c000
    5600:	71030000 	tstvc	r3, r0
    5604:	0000004c 	andeq	r0, r0, ip, asr #32
    5608:	0a6e2302 	beq	1b8e218 <__Stack_Size+0x1b8de18>
    560c:	0000216f 	andeq	r2, r0, pc, ror #2
    5610:	006f7203 	rsbeq	r7, pc, r3, lsl #4
    5614:	23020000 	movwcs	r0, #8192	; 0x2000
    5618:	22830a70 	addcs	r0, r3, #458752	; 0x70000
    561c:	73030000 	movwvc	r0, #12288	; 0x3000
    5620:	0000004c 	andeq	r0, r0, ip, asr #32
    5624:	0a722302 	beq	1c8e234 <__Stack_Size+0x1c8de34>
    5628:	00002174 	andeq	r2, r0, r4, ror r1
    562c:	006f7403 	rsbeq	r7, pc, r3, lsl #8
    5630:	23020000 	movwcs	r0, #8192	; 0x2000
    5634:	228e0a74 	addcs	r0, lr, #475136	; 0x74000
    5638:	75030000 	strvc	r0, [r3]
    563c:	0000004c 	andeq	r0, r0, ip, asr #32
    5640:	0a762302 	beq	1d8e250 <__Stack_Size+0x1d8de50>
    5644:	00002179 	andeq	r2, r0, r9, ror r1
    5648:	006f7603 	rsbeq	r7, pc, r3, lsl #12
    564c:	23020000 	movwcs	r0, #8192	; 0x2000
    5650:	22990a78 	addscs	r0, r9, #491520	; 0x78000
    5654:	77030000 	strvc	r0, [r3, -r0]
    5658:	0000004c 	andeq	r0, r0, ip, asr #32
    565c:	0a7a2302 	beq	1e8e26c <__Stack_Size+0x1e8de6c>
    5660:	0000217e 	andeq	r2, r0, lr, ror r1
    5664:	006f7803 	rsbeq	r7, pc, r3, lsl #16
    5668:	23020000 	movwcs	r0, #8192	; 0x2000
    566c:	22a40a7c 	adccs	r0, r4, #507904	; 0x7c000
    5670:	79030000 	stmdbvc	r3, {}
    5674:	0000004c 	andeq	r0, r0, ip, asr #32
    5678:	0a7e2302 	beq	1f8e288 <__Stack_Size+0x1f8de88>
    567c:	00002183 	andeq	r2, r0, r3, lsl #3
    5680:	006f7a03 	rsbeq	r7, pc, r3, lsl #20
    5684:	23030000 	movwcs	r0, #12288	; 0x3000
    5688:	af0a0180 	svcge	0x000a0180
    568c:	03000022 	movweq	r0, #34	; 0x22
    5690:	00004c7b 	andeq	r4, r0, fp, ror ip
    5694:	82230300 	eorhi	r0, r3, #0	; 0x0
    5698:	21880a01 	orrcs	r0, r8, r1, lsl #20
    569c:	7c030000 	stcvc	0, cr0, [r3], {0}
    56a0:	0000006f 	andeq	r0, r0, pc, rrx
    56a4:	01842303 	orreq	r2, r4, r3, lsl #6
    56a8:	0022ba0a 	eoreq	fp, r2, sl, lsl #20
    56ac:	4c7d0300 	ldclmi	3, cr0, [sp]
    56b0:	03000000 	movweq	r0, #0	; 0x0
    56b4:	0a018623 	beq	66f48 <__Stack_Size+0x66b48>
    56b8:	0000218d 	andeq	r2, r0, sp, lsl #3
    56bc:	006f7e03 	rsbeq	r7, pc, r3, lsl #28
    56c0:	23030000 	movwcs	r0, #12288	; 0x3000
    56c4:	c50a0188 	strgt	r0, [sl, #-392]
    56c8:	03000022 	movweq	r0, #34	; 0x22
    56cc:	00004c7f 	andeq	r4, r0, pc, ror ip
    56d0:	8a230300 	bhi	8c62d8 <__Stack_Size+0x8c5ed8>
    56d4:	219d0a01 	orrscs	r0, sp, r1, lsl #20
    56d8:	80030000 	andhi	r0, r3, r0
    56dc:	0000006f 	andeq	r0, r0, pc, rrx
    56e0:	018c2303 	orreq	r2, ip, r3, lsl #6
    56e4:	0022d00a 	eoreq	sp, r2, sl
    56e8:	4c810300 	stcmi	3, cr0, [r1], {0}
    56ec:	03000000 	movweq	r0, #0	; 0x0
    56f0:	0a018e23 	beq	68f84 <__Stack_Size+0x68b84>
    56f4:	000021a2 	andeq	r2, r0, r2, lsr #3
    56f8:	006f8203 	rsbeq	r8, pc, r3, lsl #4
    56fc:	23030000 	movwcs	r0, #12288	; 0x3000
    5700:	db0a0190 	blle	285d48 <__Stack_Size+0x285948>
    5704:	03000022 	movweq	r0, #34	; 0x22
    5708:	00004c83 	andeq	r4, r0, r3, lsl #25
    570c:	92230300 	eorls	r0, r3, #0	; 0x0
    5710:	21a70a01 	undefined instruction 0x21a70a01
    5714:	84030000 	strhi	r0, [r3]
    5718:	0000006f 	andeq	r0, r0, pc, rrx
    571c:	01942303 	orrseq	r2, r4, r3, lsl #6
    5720:	0022e60a 	eoreq	lr, r2, sl, lsl #12
    5724:	4c850300 	stcmi	3, cr0, [r5], {0}
    5728:	03000000 	movweq	r0, #0	; 0x0
    572c:	0a019623 	beq	6afc0 <__Stack_Size+0x6abc0>
    5730:	000021ac 	andeq	r2, r0, ip, lsr #3
    5734:	006f8603 	rsbeq	r8, pc, r3, lsl #12
    5738:	23030000 	movwcs	r0, #12288	; 0x3000
    573c:	f10a0198 	cpsie	ai,#24
    5740:	03000022 	movweq	r0, #34	; 0x22
    5744:	00004c87 	andeq	r4, r0, r7, lsl #25
    5748:	9a230300 	bls	8c6350 <__Stack_Size+0x8c5f50>
    574c:	21b10a01 	undefined instruction 0x21b10a01
    5750:	88030000 	stmdahi	r3, {}
    5754:	0000006f 	andeq	r0, r0, pc, rrx
    5758:	019c2303 	orrseq	r2, ip, r3, lsl #6
    575c:	0022fc0a 	eoreq	pc, r2, sl, lsl #24
    5760:	4c890300 	stcmi	3, cr0, [r9], {0}
    5764:	03000000 	movweq	r0, #0	; 0x0
    5768:	0a019e23 	beq	6cffc <__Stack_Size+0x6cbfc>
    576c:	000021b6 	strheq	r2, [r0], -r6
    5770:	006f8a03 	rsbeq	r8, pc, r3, lsl #20
    5774:	23030000 	movwcs	r0, #12288	; 0x3000
    5778:	070a01a0 	streq	r0, [sl, -r0, lsr #3]
    577c:	03000023 	movweq	r0, #35	; 0x23
    5780:	00004c8b 	andeq	r4, r0, fp, lsl #25
    5784:	a2230300 	eorge	r0, r3, #0	; 0x0
    5788:	21bb0a01 	undefined instruction 0x21bb0a01
    578c:	8c030000 	stchi	0, cr0, [r3], {0}
    5790:	0000006f 	andeq	r0, r0, pc, rrx
    5794:	01a42303 	undefined instruction 0x01a42303
    5798:	0023120a 	eoreq	r1, r3, sl, lsl #4
    579c:	4c8d0300 	stcmi	3, cr0, [sp], {0}
    57a0:	03000000 	movweq	r0, #0	; 0x0
    57a4:	0a01a623 	beq	6f038 <__Stack_Size+0x6ec38>
    57a8:	000021c0 	andeq	r2, r0, r0, asr #3
    57ac:	006f8e03 	rsbeq	r8, pc, r3, lsl #28
    57b0:	23030000 	movwcs	r0, #12288	; 0x3000
    57b4:	1e0a01a8 	adfne<illegal precision>p	f0, f2, #0.0
    57b8:	03000020 	movweq	r0, #32	; 0x20
    57bc:	00004c8f 	andeq	r4, r0, pc, lsl #25
    57c0:	aa230300 	bge	8c63c8 <__Stack_Size+0x8c5fc8>
    57c4:	21c50a01 	biccs	r0, r5, r1, lsl #20
    57c8:	90030000 	andls	r0, r3, r0
    57cc:	0000006f 	andeq	r0, r0, pc, rrx
    57d0:	01ac2303 	undefined instruction 0x01ac2303
    57d4:	0020290a 	eoreq	r2, r0, sl, lsl #18
    57d8:	4c910300 	ldcmi	3, cr0, [r1], {0}
    57dc:	03000000 	movweq	r0, #0	; 0x0
    57e0:	0a01ae23 	beq	71074 <__Stack_Size+0x70c74>
    57e4:	000021ca 	andeq	r2, r0, sl, asr #3
    57e8:	006f9203 	rsbeq	r9, pc, r3, lsl #4
    57ec:	23030000 	movwcs	r0, #12288	; 0x3000
    57f0:	340a01b0 	strcc	r0, [sl], #-432
    57f4:	03000020 	movweq	r0, #32	; 0x20
    57f8:	00004c93 	muleq	r0, r3, ip
    57fc:	b2230300 	eorlt	r0, r3, #0	; 0x0
    5800:	21f20a01 	mvnscs	r0, r1, lsl #20
    5804:	94030000 	strls	r0, [r3]
    5808:	0000006f 	andeq	r0, r0, pc, rrx
    580c:	01b42303 	undefined instruction 0x01b42303
    5810:	00203f0a 	eoreq	r3, r0, sl, lsl #30
    5814:	4c950300 	ldcmi	3, cr0, [r5], {0}
    5818:	03000000 	movweq	r0, #0	; 0x0
    581c:	0a01b623 	beq	730b0 <__Stack_Size+0x72cb0>
    5820:	000021f7 	strdeq	r2, [r0], -r7
    5824:	006f9603 	rsbeq	r9, pc, r3, lsl #12
    5828:	23030000 	movwcs	r0, #12288	; 0x3000
    582c:	4a0a01b8 	bmi	285f14 <__Stack_Size+0x285b14>
    5830:	03000020 	movweq	r0, #32	; 0x20
    5834:	00004c97 	muleq	r0, r7, ip
    5838:	ba230300 	blt	8c6440 <__Stack_Size+0x8c6040>
    583c:	21fc0a01 	mvnscs	r0, r1, lsl #20
    5840:	98030000 	stmdals	r3, {}
    5844:	0000006f 	andeq	r0, r0, pc, rrx
    5848:	01bc2303 	undefined instruction 0x01bc2303
    584c:	0021920a 	eoreq	r9, r1, sl, lsl #4
    5850:	4c990300 	ldcmi	3, cr0, [r9], {0}
    5854:	03000000 	movweq	r0, #0	; 0x0
    5858:	0001be23 	andeq	fp, r1, r3, lsr #28
    585c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    5860:	0005f100 	andeq	pc, r5, r0, lsl #2
    5864:	05f10d00 	ldrbeq	r0, [r1, #3328]!
    5868:	00040000 	andeq	r0, r4, r0
    586c:	0f07040e 	svceq	0x0007040e
    5870:	0020c201 	eoreq	ip, r0, r1, lsl #4
    5874:	01590100 	cmpeq	r9, r0, lsl #2
    5878:	08005e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, ip, lr}
    587c:	08005e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp, ip, lr}
    5880:	06195d01 	ldreq	r5, [r9], -r1, lsl #26
    5884:	0a100000 	beq	40588c <__Stack_Size+0x40548c>
    5888:	01000021 	tsteq	r0, r1, lsr #32
    588c:	00004c58 	andeq	r4, r0, r8, asr ip
    5890:	00500100 	subseq	r0, r0, r0, lsl #2
    5894:	214f010f 	cmpcs	pc, pc, lsl #2
    5898:	69010000 	stmdbvs	r1, {}
    589c:	005e7801 	subseq	r7, lr, r1, lsl #16
    58a0:	005e8408 	subseq	r8, lr, r8, lsl #8
    58a4:	3e5d0108 	rdfcce	f0, f5, #0.0
    58a8:	10000006 	andne	r0, r0, r6
    58ac:	00000ec4 	andeq	r0, r0, r4, asr #29
    58b0:	00b46801 	adcseq	r6, r4, r1, lsl #16
    58b4:	50010000 	andpl	r0, r1, r0
    58b8:	e5010f00 	str	r0, [r1, #-3840]
    58bc:	01000021 	tsteq	r0, r1, lsr #32
    58c0:	5e840179 	mcrpl	1, 4, r0, cr4, cr9, {3}
    58c4:	5e900800 	cdppl	8, 9, cr0, cr0, cr0, {0}
    58c8:	5d010800 	stcpl	8, cr0, [r1]
    58cc:	00000663 	andeq	r0, r0, r3, ror #12
    58d0:	000ec410 	andeq	ip, lr, r0, lsl r4
    58d4:	b4780100 	ldrbtlt	r0, [r8], #-256
    58d8:	01000000 	tsteq	r0, r0
    58dc:	010f0050 	qaddeq	r0, r0, pc
    58e0:	00002090 	muleq	r0, r0, r0
    58e4:	90019001 	andls	r9, r1, r1
    58e8:	a808005e 	stmdage	r8, {r1, r2, r3, r4, r6}
    58ec:	0108005e 	qaddeq	r0, lr, r8
    58f0:	0006995d 	andeq	r9, r6, sp, asr r9
    58f4:	20db1100 	sbcscs	r1, fp, r0, lsl #2
    58f8:	8f010000 	svchi	0x00010000
    58fc:	0000004c 	andeq	r0, r0, ip, asr #32
    5900:	00001c97 	muleq	r0, r7, ip
    5904:	001d6112 	andseq	r6, sp, r2, lsl r1
    5908:	4c910100 	ldfmis	f0, [r1], {0}
    590c:	aa000000 	bge	5914 <__Stack_Size+0x5514>
    5910:	0000001c 	andeq	r0, r0, ip, lsl r0
    5914:	20ef010f 	rsccs	r0, pc, pc, lsl #2
    5918:	ab010000 	blge	45920 <__Stack_Size+0x45520>
    591c:	005ea801 	subseq	sl, lr, r1, lsl #16
    5920:	005ec008 	subseq	ip, lr, r8
    5924:	cb5d0108 	blgt	1745d4c <__Stack_Size+0x174594c>
    5928:	10000006 	andne	r0, r0, r6
    592c:	000020f9 	strdeq	r2, [r0], -r9
    5930:	005eaa01 	subseq	sl, lr, r1, lsl #20
    5934:	50010000 	andpl	r0, r1, r0
    5938:	001d6113 	andseq	r6, sp, r3, lsl r1
    593c:	4cac0100 	stfmis	f0, [ip]
    5940:	01000000 	tsteq	r0, r0
    5944:	010f0053 	qaddeq	r0, r3, pc
    5948:	00002207 	andeq	r2, r0, r7, lsl #4
    594c:	c001c701 	andgt	ip, r1, r1, lsl #14
    5950:	cc08005e 	stcgt	0, cr0, [r8], {94}
    5954:	0108005e 	qaddeq	r0, lr, r8
    5958:	0006ff5d 	andeq	pc, r6, sp, asr pc
    595c:	20551100 	subscs	r1, r5, r0, lsl #2
    5960:	c6010000 	strgt	r0, [r1], -r0
    5964:	0000004c 	andeq	r0, r0, ip, asr #32
    5968:	00001cc8 	andeq	r1, r0, r8, asr #25
    596c:	0016e910 	andseq	lr, r6, r0, lsl r9
    5970:	4cc60100 	stfmie	f0, [r6], {0}
    5974:	01000000 	tsteq	r0, r0
    5978:	01140051 	tsteq	r4, r1, asr r0
    597c:	00002067 	andeq	r2, r0, r7, rrx
    5980:	4c01d701 	stcmi	7, cr13, [r1], {1}
    5984:	cc000000 	stcgt	0, cr0, [r0], {0}
    5988:	da08005e 	ble	205b08 <__Stack_Size+0x205708>
    598c:	0108005e 	qaddeq	r0, lr, r8
    5990:	00072a5d 	andeq	r2, r7, sp, asr sl
    5994:	20551100 	subscs	r1, r5, r0, lsl #2
    5998:	d6010000 	strle	r0, [r1], -r0
    599c:	0000004c 	andeq	r0, r0, ip, asr #32
    59a0:	00001cdb 	ldrdeq	r1, [r0], -fp
    59a4:	7e011500 	cfsh32vc	mvfx1, mvfx1, #0
    59a8:	01000020 	tsteq	r0, r0, lsr #32
    59ac:	008901e6 	addeq	r0, r9, r6, ror #3
    59b0:	5edc0000 	cdppl	0, 13, cr0, cr12, cr0, {0}
    59b4:	5ee80800 	cdppl	8, 14, cr0, cr8, cr0, {0}
    59b8:	5d010800 	stcpl	8, cr0, [r1]
    59bc:	20b40116 	adcscs	r0, r4, r6, lsl r1
    59c0:	f2010000 	vhadd.s8	d0, d1, d0
    59c4:	005ee801 	subseq	lr, lr, r1, lsl #16
    59c8:	005efc08 	subseq	pc, lr, r8, lsl #24
    59cc:	155d0108 	ldrbne	r0, [sp, #-264]
    59d0:	0020a401 	eoreq	sl, r0, r1, lsl #8
    59d4:	01ff0100 	mvnseq	r0, r0, lsl #2
    59d8:	00000094 	muleq	r0, r4, r0
    59dc:	08005efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, lr}
    59e0:	08005f08 	stmdaeq	r0, {r3, r8, r9, sl, fp, ip, lr}
    59e4:	01175d01 	tsteq	r7, r1, lsl #26
    59e8:	000021cf 	andeq	r2, r0, pc, asr #3
    59ec:	01010b01 	tsteq	r1, r1, lsl #22
    59f0:	08005f08 	stmdaeq	r0, {r3, r8, r9, sl, fp, ip, lr}
    59f4:	08005f1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp, ip, lr}
    59f8:	01185d01 	tsteq	r8, r1, lsl #26
    59fc:	0000205c 	andeq	r2, r0, ip, asr r0
    5a00:	1c014901 	stcne	9, cr4, [r1], {1}
    5a04:	3008005f 	andcc	r0, r8, pc, asr r0
    5a08:	ee08005f 	mcr	0, 0, r0, cr8, cr15, {2}
    5a0c:	0000001c 	andeq	r0, r0, ip, lsl r0
    5a10:	00000736 	andeq	r0, r0, r6, lsr r7
    5a14:	150b0002 	strne	r0, [fp, #-2]
    5a18:	01040000 	tsteq	r4, r0
    5a1c:	00000430 	andeq	r0, r0, r0, lsr r4
    5a20:	00247301 	eoreq	r7, r4, r1, lsl #6
    5a24:	0004f400 	andeq	pc, r4, r0, lsl #8
    5a28:	005f3000 	subseq	r3, pc, r0
    5a2c:	00645808 	rsbeq	r5, r4, r8, lsl #16
    5a30:	00166608 	andseq	r6, r6, r8, lsl #12
    5a34:	05040200 	streq	r0, [r4, #-512]
    5a38:	0000429b 	muleq	r0, fp, r2
    5a3c:	94050202 	strls	r0, [r5], #-514
    5a40:	02000004 	andeq	r0, r0, #4	; 0x4
    5a44:	05860601 	streq	r0, [r6, #1537]
    5a48:	75030000 	strvc	r0, [r3]
    5a4c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    5a50:	00004527 	andeq	r4, r0, r7, lsr #10
    5a54:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5a58:	00004315 	andeq	r4, r0, r5, lsl r3
    5a5c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    5a60:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    5a64:	02000000 	andeq	r0, r0, #0	; 0x0
    5a68:	064d0702 	strbeq	r0, [sp], -r2, lsl #14
    5a6c:	75030000 	strvc	r0, [r3]
    5a70:	29020038 	stmdbcs	r2, {r3, r4, r5}
    5a74:	00000068 	andeq	r0, r0, r8, rrx
    5a78:	84080102 	strhi	r0, [r8], #-258
    5a7c:	04000005 	streq	r0, [r0], #-5
    5a80:	00000045 	andeq	r0, r0, r5, asr #32
    5a84:	00005704 	andeq	r5, r0, r4, lsl #14
    5a88:	02010500 	andeq	r0, r1, #0	; 0x0
    5a8c:	00008e39 	andeq	r8, r0, r9, lsr lr
    5a90:	0b180600 	bleq	607298 <__Stack_Size+0x606e98>
    5a94:	07000000 	streq	r0, [r0, -r0]
    5a98:	00544553 	subseq	r4, r4, r3, asr r5
    5a9c:	d8080001 	stmdale	r8, {r0}
    5aa0:	0200002f 	andeq	r0, r0, #47	; 0x2f
    5aa4:	00007939 	andeq	r7, r0, r9, lsr r9
    5aa8:	02010500 	andeq	r0, r1, #0	; 0x0
    5aac:	0000ae3b 	andeq	sl, r0, fp, lsr lr
    5ab0:	0cfd0600 	ldcleq	6, cr0, [sp]
    5ab4:	06000000 	streq	r0, [r0], -r0
    5ab8:	00001a50 	andeq	r1, r0, r0, asr sl
    5abc:	76080001 	strvc	r0, [r8], -r1
    5ac0:	0200000f 	andeq	r0, r0, #15	; 0xf
    5ac4:	0000993b 	andeq	r9, r0, fp, lsr r9
    5ac8:	07040900 	streq	r0, [r4, -r0, lsl #18]
    5acc:	0d03240a 	cfstrseq	mvf2, [r3, #-40]
    5ad0:	00014a01 	andeq	r4, r1, r1, lsl #20
    5ad4:	43410b00 	movtmi	r0, #6912	; 0x1b00
    5ad8:	0e030052 	mcreq	0, 0, r0, cr3, cr2, {2}
    5adc:	00006f01 	andeq	r6, r0, r1, lsl #30
    5ae0:	00230200 	eoreq	r0, r3, r0, lsl #4
    5ae4:	00240d0c 	eoreq	r0, r4, ip, lsl #26
    5ae8:	010f0300 	tsteq	pc, r0, lsl #6
    5aec:	0000006f 	andeq	r0, r0, pc, rrx
    5af0:	0c042302 	stceq	3, cr2, [r4], {2}
    5af4:	0000240a 	andeq	r2, r0, sl, lsl #8
    5af8:	6f011003 	svcvs	0x00011003
    5afc:	02000000 	andeq	r0, r0, #0	; 0x0
    5b00:	530b0823 	movwpl	r0, #47139	; 0xb823
    5b04:	11030052 	qaddne	r0, r2, r3
    5b08:	00006f01 	andeq	r6, r0, r1, lsl #30
    5b0c:	0c230200 	sfmeq	f0, 4, [r3]
    5b10:	0052430b 	subseq	r4, r2, fp, lsl #6
    5b14:	6f011203 	svcvs	0x00011203
    5b18:	02000000 	andeq	r0, r0, #0	; 0x0
    5b1c:	410b1023 	tstmi	fp, r3, lsr #32
    5b20:	13030052 	movwne	r0, #12370	; 0x3052
    5b24:	00006f01 	andeq	r6, r0, r1, lsl #30
    5b28:	14230200 	strtne	r0, [r3], #-512
    5b2c:	0026120c 	eoreq	r1, r6, ip, lsl #4
    5b30:	01140300 	tsteq	r4, r0, lsl #6
    5b34:	0000006f 	andeq	r0, r0, pc, rrx
    5b38:	0b182302 	bleq	60e748 <__Stack_Size+0x60e348>
    5b3c:	0052424f 	subseq	r4, r2, pc, asr #4
    5b40:	6f011503 	svcvs	0x00011503
    5b44:	02000000 	andeq	r0, r0, #0	; 0x0
    5b48:	ad0c1c23 	stcge	12, cr1, [ip, #-140]
    5b4c:	03000023 	movweq	r0, #35	; 0x23
    5b50:	006f0116 	rsbeq	r0, pc, r6, lsl r1
    5b54:	23020000 	movwcs	r0, #8192	; 0x2000
    5b58:	100a0020 	andne	r0, sl, r0, lsr #32
    5b5c:	cc011a03 	stcgt	10, cr1, [r1], {3}
    5b60:	0b000001 	bleq	5b6c <__Stack_Size+0x576c>
    5b64:	00504452 	subseq	r4, r0, r2, asr r4
    5b68:	74011b03 	strvc	r1, [r1], #-2819
    5b6c:	02000000 	andeq	r0, r0, #0	; 0x0
    5b70:	da0c0023 	ble	305c04 <__Stack_Size+0x305804>
    5b74:	03000025 	movweq	r0, #37	; 0x25
    5b78:	0074011c 	rsbseq	r0, r4, ip, lsl r1
    5b7c:	23020000 	movwcs	r0, #8192	; 0x2000
    5b80:	25df0c02 	ldrbcs	r0, [pc, #3074]	; 678a <__Stack_Size+0x638a>
    5b84:	1d030000 	stcne	0, cr0, [r3]
    5b88:	00007401 	andeq	r7, r0, r1, lsl #8
    5b8c:	04230200 	strteq	r0, [r3], #-512
    5b90:	0025e50c 	eoreq	lr, r5, ip, lsl #10
    5b94:	011e0300 	tsteq	lr, r0, lsl #6
    5b98:	00000074 	andeq	r0, r0, r4, ror r0
    5b9c:	0c062302 	stceq	3, cr2, [r6], {2}
    5ba0:	000023d3 	ldrdeq	r2, [r0], -r3
    5ba4:	74011f03 	strvc	r1, [r1], #-3843
    5ba8:	02000000 	andeq	r0, r0, #0	; 0x0
    5bac:	d80c0823 	stmdale	ip, {r0, r1, r5, fp}
    5bb0:	03000023 	movweq	r0, #35	; 0x23
    5bb4:	00740120 	rsbseq	r0, r4, r0, lsr #2
    5bb8:	23020000 	movwcs	r0, #8192	; 0x2000
    5bbc:	23dd0c0a 	bicscs	r0, sp, #2560	; 0xa00
    5bc0:	21030000 	tstcs	r3, r0
    5bc4:	00007401 	andeq	r7, r0, r1, lsl #8
    5bc8:	0c230200 	sfmeq	f0, 4, [r3]
    5bcc:	0023e20c 	eoreq	lr, r3, ip, lsl #4
    5bd0:	01220300 	teqeq	r2, r0, lsl #6
    5bd4:	00000074 	andeq	r0, r0, r4, ror r0
    5bd8:	000e2302 	andeq	r2, lr, r2, lsl #6
    5bdc:	1c040105 	stfnes	f0, [r4], {5}
    5be0:	000001f3 	strdeq	r0, [r0], -r3
    5be4:	00156506 	andseq	r6, r5, r6, lsl #10
    5be8:	98060100 	stmdals	r6, {r8}
    5bec:	02000015 	andeq	r0, r0, #21	; 0x15
    5bf0:	0015c606 	andseq	ip, r5, r6, lsl #12
    5bf4:	56060300 	strpl	r0, [r6], -r0, lsl #6
    5bf8:	04000015 	streq	r0, [r0], #-21
    5bfc:	00161d06 	andseq	r1, r6, r6, lsl #26
    5c00:	08000500 	stmdaeq	r0, {r8, sl}
    5c04:	000015d6 	ldrdeq	r1, [r0], -r6
    5c08:	01cc2204 	biceq	r2, ip, r4, lsl #4
    5c0c:	010d0000 	tsteq	sp, r0
    5c10:	0000252f 	andeq	r2, r0, pc, lsr #10
    5c14:	01034001 	tsteq	r3, r1
    5c18:	000001f3 	strdeq	r0, [r0], -r3
    5c1c:	00021e01 	andeq	r1, r2, r1, lsl #28
    5c20:	24450e00 	strbcs	r0, [r5], #-3584
    5c24:	41010000 	tstmi	r1, r0
    5c28:	0001f303 	andeq	pc, r1, r3, lsl #6
    5c2c:	a70f0000 	strge	r0, [pc, -r0]
    5c30:	01000023 	tsteq	r0, r3, lsr #32
    5c34:	01010386 	smlabbeq	r1, r6, r3, r0
    5c38:	00000237 	andeq	r0, r0, r7, lsr r2
    5c3c:	01006910 	tsteq	r0, r0, lsl r9
    5c40:	006f0387 	rsbeq	r0, pc, r7, lsl #7
    5c44:	11000000 	tstne	r0, r0
    5c48:	00255b01 	eoreq	r5, r5, r1, lsl #22
    5c4c:	01570100 	cmpeq	r7, r0, lsl #2
    5c50:	08005f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp, ip, lr}
    5c54:	08005f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, ip, lr}
    5c58:	025e5d01 	subseq	r5, lr, #64	; 0x40
    5c5c:	7b120000 	blvc	485c64 <__Stack_Size+0x485864>
    5c60:	01000023 	tsteq	r0, r3, lsr #32
    5c64:	00003a56 	andeq	r3, r0, r6, asr sl
    5c68:	001d1900 	andseq	r1, sp, r0, lsl #18
    5c6c:	01110000 	tsteq	r1, r0
    5c70:	0000256c 	andeq	r2, r0, ip, ror #10
    5c74:	48016b01 	stmdami	r1, {r0, r8, r9, fp, sp, lr}
    5c78:	6008005f 	andvs	r0, r8, pc, asr r0
    5c7c:	0108005f 	qaddeq	r0, pc, r8
    5c80:	0002855d 	andeq	r8, r2, sp, asr r5
    5c84:	25191200 	ldrcs	r1, [r9, #-512]
    5c88:	6a010000 	bvs	45c90 <__Stack_Size+0x45890>
    5c8c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5c90:	00001d2c 	andeq	r1, r0, ip, lsr #26
    5c94:	97011100 	strls	r1, [r1, -r0, lsl #2]
    5c98:	01000024 	tsteq	r0, r4, lsr #32
    5c9c:	5f60017f 	svcpl	0x0060017f
    5ca0:	5f780800 	svcpl	0x00780800
    5ca4:	5d010800 	stcpl	8, cr0, [r1]
    5ca8:	000002ac 	andeq	r0, r0, ip, lsr #5
    5cac:	00263612 	eoreq	r3, r6, r2, lsl r6
    5cb0:	3a7e0100 	bcc	1f860b8 <__Stack_Size+0x1f85cb8>
    5cb4:	3f000000 	svccc	0x00000000
    5cb8:	0000001d 	andeq	r0, r0, sp, lsl r0
    5cbc:	23b20113 	undefined instruction 0x23b20113
    5cc0:	91010000 	tstls	r1, r0
    5cc4:	005f7801 	subseq	r7, pc, r1, lsl #16
    5cc8:	005f9008 	subseq	r9, pc, r8
    5ccc:	135d0108 	cmpne	sp, #2	; 0x2
    5cd0:	00245e01 	eoreq	r5, r4, r1, lsl #28
    5cd4:	019f0100 	orrseq	r0, pc, r0, lsl #2
    5cd8:	08005f90 	stmdaeq	r0, {r4, r7, r8, r9, sl, fp, ip, lr}
    5cdc:	08005fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, ip, lr}
    5ce0:	01145d01 	tsteq	r4, r1, lsl #26
    5ce4:	000025a1 	andeq	r2, r0, r1, lsr #11
    5ce8:	01029701 	tsteq	r2, r1, lsl #14
    5cec:	0000003a 	andeq	r0, r0, sl, lsr r0
    5cf0:	08005fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, ip, lr}
    5cf4:	08005fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, ip, lr}
    5cf8:	01145d01 	tsteq	r4, r1, lsl #26
    5cfc:	000023e7 	andeq	r2, r0, r7, ror #7
    5d00:	0102a401 	tsteq	r2, r1, lsl #8
    5d04:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d08:	08005fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, ip, lr}
    5d0c:	08005fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip, lr}
    5d10:	01155d01 	tsteq	r5, r1, lsl #26
    5d14:	000024e5 	andeq	r2, r0, r5, ror #9
    5d18:	0102b201 	tsteq	r2, r1, lsl #4
    5d1c:	0000008e 	andeq	r0, r0, lr, lsl #1
    5d20:	08005fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip, lr}
    5d24:	08005fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp, ip, lr}
    5d28:	032b5d01 	teqeq	fp, #64	; 0x40
    5d2c:	5d0e0000 	stcpl	0, cr0, [lr]
    5d30:	01000023 	tsteq	r0, r3, lsr #32
    5d34:	008e02b3 	strheq	r0, [lr], r3
    5d38:	15000000 	strne	r0, [r0]
    5d3c:	00238901 	eoreq	r8, r3, r1, lsl #18
    5d40:	02c80100 	sbceq	r0, r8, #0	; 0x0
    5d44:	00008e01 	andeq	r8, r0, r1, lsl #28
    5d48:	005fc800 	subseq	ip, pc, r0, lsl #16
    5d4c:	005fd808 	subseq	sp, pc, r8, lsl #16
    5d50:	545d0108 	ldrbpl	r0, [sp], #-264
    5d54:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    5d58:	00001ea2 	andeq	r1, r0, r2, lsr #29
    5d5c:	8e02c901 	cdphi	9, 0, cr12, cr2, cr1, {0}
    5d60:	00000000 	andeq	r0, r0, r0
    5d64:	231d0116 	tstcs	sp, #-2147483643	; 0x80000005
    5d68:	e3010000 	movw	r0, #4096	; 0x1000
    5d6c:	5fd80102 	svcpl	0x00d80102
    5d70:	5ff40800 	svcpl	0x00f40800
    5d74:	5d010800 	stcpl	8, cr0, [r1]
    5d78:	00000389 	andeq	r0, r0, r9, lsl #7
    5d7c:	0025f717 	eoreq	pc, r5, r7, lsl r7
    5d80:	02e20100 	rsceq	r0, r2, #0	; 0x0
    5d84:	0000004c 	andeq	r0, r0, ip, asr #32
    5d88:	c4175001 	ldrgt	r5, [r7], #-1
    5d8c:	0100000e 	tsteq	r0, lr
    5d90:	00ae02e2 	adceq	r0, lr, r2, ror #5
    5d94:	51010000 	tstpl	r1, r0
    5d98:	af011500 	svcge	0x00011500
    5d9c:	01000024 	tsteq	r0, r4, lsr #32
    5da0:	8e010302 	cdphi	3, 0, cr0, cr1, cr2, {0}
    5da4:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    5da8:	1408005f 	strne	r0, [r8], #-95
    5dac:	01080060 	tsteq	r8, r0, rrx
    5db0:	0003c65d 	andeq	ip, r3, sp, asr r6
    5db4:	25cf1800 	strbcs	r1, [pc, #2048]	; 65bc <__Stack_Size+0x61bc>
    5db8:	01010000 	tsteq	r1, r0
    5dbc:	00004c03 	andeq	r4, r0, r3, lsl #24
    5dc0:	001d5200 	andseq	r5, sp, r0, lsl #4
    5dc4:	1ea21900 	cdpne	9, 10, cr1, cr2, cr0, {0}
    5dc8:	03010000 	movweq	r0, #4096	; 0x1000
    5dcc:	00008e03 	andeq	r8, r0, r3, lsl #28
    5dd0:	001d7000 	andseq	r7, sp, r0
    5dd4:	01160000 	tsteq	r6, r0
    5dd8:	000024c3 	andeq	r2, r0, r3, asr #9
    5ddc:	01032f01 	tsteq	r3, r1, lsl #30
    5de0:	08006014 	stmdaeq	r0, {r2, r4, sp, lr}
    5de4:	08006020 	stmdaeq	r0, {r5, sp, lr}
    5de8:	03ed5d01 	mvneq	r5, #64	; 0x40
    5dec:	cf170000 	svcgt	0x00170000
    5df0:	01000025 	tsteq	r0, r5, lsr #32
    5df4:	004c032e 	subeq	r0, ip, lr, lsr #6
    5df8:	50010000 	andpl	r0, r1, r0
    5dfc:	01fe1a00 	mvnseq	r1, r0, lsl #20
    5e00:	60200000 	eorvs	r0, r0, r0
    5e04:	604c0800 	subvs	r0, ip, r0, lsl #16
    5e08:	5d010800 	stcpl	8, cr0, [r1]
    5e0c:	0000040a 	andeq	r0, r0, sl, lsl #8
    5e10:	0002111b 	andeq	r1, r2, fp, lsl r1
    5e14:	001d8e00 	andseq	r8, sp, r0, lsl #28
    5e18:	011c0000 	tsteq	ip, r0
    5e1c:	0000261b 	andeq	r2, r0, fp, lsl r6
    5e20:	01036701 	tsteq	r3, r1, lsl #14
    5e24:	000001f3 	strdeq	r0, [r0], -r3
    5e28:	0800604c 	stmdaeq	r0, {r2, r3, r6, sp, lr}
    5e2c:	080060e0 	stmdaeq	r0, {r5, r6, r7, sp, lr}
    5e30:	00001db7 	strheq	r1, [r0], -r7
    5e34:	0000049d 	muleq	r0, sp, r4
    5e38:	0024dd18 	eoreq	sp, r4, r8, lsl sp
    5e3c:	03660100 	cmneq	r6, #0	; 0x0
    5e40:	0000003a 	andeq	r0, r0, sl, lsr r0
    5e44:	00001de2 	andeq	r1, r0, r2, ror #27
    5e48:	001d1619 	andseq	r1, sp, r9, lsl r6
    5e4c:	03680100 	cmneq	r8, #0	; 0x0
    5e50:	000001f3 	strdeq	r0, [r0], -r3
    5e54:	00001e00 	andeq	r1, r0, r0, lsl #28
    5e58:	0001fe1d 	andeq	pc, r1, sp, lsl lr
    5e5c:	00010000 	andeq	r0, r1, r0
    5e60:	036b0100 	cmneq	fp, #0	; 0x0
    5e64:	00000464 	andeq	r0, r0, r4, ror #8
    5e68:	0001201e 	andeq	r2, r1, lr, lsl r0
    5e6c:	02111f00 	andseq	r1, r1, #0	; 0x0
    5e70:	00000000 	andeq	r0, r0, r0
    5e74:	00021e1d 	andeq	r1, r2, sp, lsl lr
    5e78:	00014000 	andeq	r4, r1, r0
    5e7c:	03700100 	cmneq	r0, #0	; 0x0
    5e80:	00000484 	andeq	r0, r0, r4, lsl #9
    5e84:	0001581e 	andeq	r5, r1, lr, lsl r8
    5e88:	022c1b00 	eoreq	r1, ip, #0	; 0x0
    5e8c:	1e290000 	cdpne	0, 2, cr0, cr9, cr0, {0}
    5e90:	00000000 	andeq	r0, r0, r0
    5e94:	0001fe20 	andeq	pc, r1, r0, lsr #28
    5e98:	00017000 	andeq	r7, r1, r0
    5e9c:	03710100 	cmneq	r1, #0	; 0x0
    5ea0:	0001881e 	andeq	r8, r1, lr, lsl r8
    5ea4:	02111f00 	andseq	r1, r1, #0	; 0x0
    5ea8:	00000000 	andeq	r0, r0, r0
    5eac:	12011c00 	andne	r1, r1, #0	; 0x0
    5eb0:	01000024 	tsteq	r0, r4, lsr #32
    5eb4:	f301026b 	vhsub.u8	q0, <illegal reg q0.5>, <illegal reg q13.5>
    5eb8:	e0000001 	and	r0, r0, r1
    5ebc:	3c080060 	stccc	0, cr0, [r8], {96}
    5ec0:	79080061 	stmdbvc	r8, {r0, r5, r6}
    5ec4:	fc00001e 	stc2	0, cr0, [r0], {30}
    5ec8:	18000004 	stmdane	r0, {r2}
    5ecc:	0000232c 	andeq	r2, r0, ip, lsr #6
    5ed0:	4c026a01 	stcmi	10, cr6, [r2], {1}
    5ed4:	a4000000 	strge	r0, [r0]
    5ed8:	1800001e 	stmdane	r0, {r1, r2, r3, r4}
    5edc:	0000233e 	andeq	r2, r0, lr, lsr r3
    5ee0:	4c026a01 	stcmi	10, cr6, [r2], {1}
    5ee4:	c2000000 	andgt	r0, r0, #0	; 0x0
    5ee8:	1800001e 	stmdane	r0, {r1, r2, r3, r4}
    5eec:	00002506 	andeq	r2, r0, r6, lsl #10
    5ef0:	4c026a01 	stcmi	10, cr6, [r2], {1}
    5ef4:	e0000000 	and	r0, r0, r0
    5ef8:	1900001e 	stmdbne	r0, {r1, r2, r3, r4}
    5efc:	00001d16 	andeq	r1, r0, r6, lsl sp
    5f00:	f3026c01 	undefined instruction 0xf3026c01
    5f04:	fe000001 	cdp2	0, 0, cr0, cr0, cr1, {0}
    5f08:	0000001e 	andeq	r0, r0, lr, lsl r0
    5f0c:	242d011c 	strtcs	r0, [sp], #-284
    5f10:	1a010000 	bne	45f18 <__Stack_Size+0x45b18>
    5f14:	01f30102 	mvnseq	r0, r2, lsl #2
    5f18:	613c0000 	teqvs	ip, r0
    5f1c:	61d80800 	bicsvs	r0, r8, r0, lsl #16
    5f20:	1f1c0800 	svcne	0x001c0800
    5f24:	053b0000 	ldreq	r0, [fp]!
    5f28:	c4180000 	ldrgt	r0, [r8]
    5f2c:	0100000e 	tsteq	r0, lr
    5f30:	00ae0219 	adceq	r0, lr, r9, lsl r2
    5f34:	1f470000 	svcne	0x00470000
    5f38:	16190000 	ldrne	r0, [r9], -r0
    5f3c:	0100001d 	tsteq	r0, sp, lsl r0
    5f40:	01f3021b 	mvnseq	r0, fp, lsl r2
    5f44:	1f650000 	svcne	0x00650000
    5f48:	1c000000 	stcne	0, cr0, [r0], {0}
    5f4c:	00253f01 	eoreq	r3, r5, r1, lsl #30
    5f50:	01cb0100 	biceq	r0, fp, r0, lsl #2
    5f54:	0001f301 	andeq	pc, r1, r1, lsl #6
    5f58:	0061d800 	rsbeq	sp, r1, r0, lsl #16
    5f5c:	00629808 	rsbeq	r9, r2, r8, lsl #16
    5f60:	001f8e08 	andseq	r8, pc, r8, lsl #28
    5f64:	0005ba00 	andeq	fp, r5, r0, lsl #20
    5f68:	25eb1800 	strbcs	r1, [fp, #2048]!
    5f6c:	ca010000 	bgt	45f74 <__Stack_Size+0x45b74>
    5f70:	00003a01 	andeq	r3, r0, r1, lsl #20
    5f74:	001fad00 	andseq	sl, pc, r0, lsl #26
    5f78:	250f1900 	strcs	r1, [pc, #-2304]	; 5680 <__Stack_Size+0x5280>
    5f7c:	cc010000 	stcgt	0, cr0, [r1], {0}
    5f80:	00004c01 	andeq	r4, r0, r1, lsl #24
    5f84:	001fcb00 	andseq	ip, pc, r0, lsl #22
    5f88:	24d31900 	ldrbcs	r1, [r3], #2304
    5f8c:	cc010000 	stcgt	0, cr0, [r1], {0}
    5f90:	00004c01 	andeq	r4, r0, r1, lsl #24
    5f94:	00200a00 	eoreq	r0, r0, r0, lsl #20
    5f98:	23341900 	teqcs	r4, #0	; 0x0
    5f9c:	cc010000 	stcgt	0, cr0, [r1], {0}
    5fa0:	00004c01 	andeq	r4, r0, r1, lsl #24
    5fa4:	00202800 	eoreq	r2, r0, r0, lsl #16
    5fa8:	24691900 	strbtcs	r1, [r9], #-2304
    5fac:	cc010000 	stcgt	0, cr0, [r1], {0}
    5fb0:	00004c01 	andeq	r4, r0, r1, lsl #24
    5fb4:	00204600 	eoreq	r4, r0, r0, lsl #12
    5fb8:	1d161900 	ldcne	9, cr1, [r6]
    5fbc:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    5fc0:	0001f301 	andeq	pc, r1, r1, lsl #6
    5fc4:	00206400 	eoreq	r6, r0, r0, lsl #8
    5fc8:	011c0000 	tsteq	ip, r0
    5fcc:	00002585 	andeq	r2, r0, r5, lsl #11
    5fd0:	01019a01 	tsteq	r1, r1, lsl #20
    5fd4:	000001f3 	strdeq	r0, [r0], -r3
    5fd8:	08006298 	stmdaeq	r0, {r3, r4, r7, r9, sp, lr}
    5fdc:	080062dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sp, lr}
    5fe0:	000020a3 	andeq	r2, r0, r3, lsr #1
    5fe4:	00000609 	andeq	r0, r0, r9, lsl #12
    5fe8:	0040c818 	subeq	ip, r0, r8, lsl r8
    5fec:	01990100 	orrseq	r0, r9, r0, lsl #2
    5ff0:	0000003a 	andeq	r0, r0, sl, lsr r0
    5ff4:	000020c2 	andeq	r2, r0, r2, asr #1
    5ff8:	0016e918 	andseq	lr, r6, r8, lsl r9
    5ffc:	01990100 	orrseq	r0, r9, r0, lsl #2
    6000:	0000005e 	andeq	r0, r0, lr, asr r0
    6004:	000020e0 	andeq	r2, r0, r0, ror #1
    6008:	001d1619 	andseq	r1, sp, r9, lsl r6
    600c:	019b0100 	orrseq	r0, fp, r0, lsl #2
    6010:	000001f3 	strdeq	r0, [r0], -r3
    6014:	000020fe 	strdeq	r2, [r0], -lr
    6018:	b9011c00 	stmdblt	r1, {sl, fp, ip}
    601c:	01000025 	tsteq	r0, r5, lsr #32
    6020:	f3010172 	veor	q0, <illegal reg q0.5>, q9
    6024:	dc000001 	stcle	0, cr0, [r0], {1}
    6028:	14080062 	strne	r0, [r8], #-98
    602c:	1c080063 	stcne	0, cr0, [r8], {99}
    6030:	58000021 	stmdapl	r0, {r0, r5}
    6034:	18000006 	stmdane	r0, {r1, r2}
    6038:	000040c8 	andeq	r4, r0, r8, asr #1
    603c:	3a017101 	bcc	62448 <__Stack_Size+0x62048>
    6040:	3b000000 	blcc	6048 <__Stack_Size+0x5c48>
    6044:	18000021 	stmdane	r0, {r0, r5}
    6048:	000016e9 	andeq	r1, r0, r9, ror #13
    604c:	4c017101 	stfmis	f7, [r1], {1}
    6050:	59000000 	stmdbpl	r0, {}
    6054:	19000021 	stmdbne	r0, {r0, r5}
    6058:	00001d16 	andeq	r1, r0, r6, lsl sp
    605c:	f3017301 	vcgt.u8	d7, d1, d1
    6060:	77000001 	strvc	r0, [r0, -r1]
    6064:	00000021 	andeq	r0, r0, r1, lsr #32
    6068:	2600011c 	undefined
    606c:	37010000 	strcc	r0, [r1, -r0]
    6070:	01f30101 	mvnseq	r0, r1, lsl #2
    6074:	63140000 	tstvs	r4, #0	; 0x0
    6078:	635c0800 	cmpvs	ip, #0	; 0x0
    607c:	21950800 	orrscs	r0, r5, r0, lsl #16
    6080:	06a70000 	strteq	r0, [r7], r0
    6084:	c8180000 	ldmdagt	r8, {}
    6088:	01000040 	tsteq	r0, r0, asr #32
    608c:	003a0136 	eorseq	r0, sl, r6, lsr r1
    6090:	21b40000 	undefined instruction 0x21b40000
    6094:	e9180000 	ldmdb	r8, {}
    6098:	01000016 	tsteq	r0, r6, lsl r0
    609c:	003a0136 	eorseq	r0, sl, r6, lsr r1
    60a0:	21d20000 	bicscs	r0, r2, r0
    60a4:	16190000 	ldrne	r0, [r9], -r0
    60a8:	0100001d 	tsteq	r0, sp, lsl r0
    60ac:	01f30138 	mvnseq	r0, r8, lsr r1
    60b0:	21f00000 	mvnscs	r0, r0
    60b4:	21000000 	tstcs	r0, r0
    60b8:	00234601 	eoreq	r4, r3, r1, lsl #12
    60bc:	01f80100 	mvnseq	r0, r0, lsl #2
    60c0:	000001f3 	strdeq	r0, [r0], -r3
    60c4:	0800635c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp, lr}
    60c8:	080063d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sp, lr}
    60cc:	00002219 	andeq	r2, r0, r9, lsl r2
    60d0:	000006d4 	ldrdeq	r0, [r0], -r4
    60d4:	001d1622 	andseq	r1, sp, r2, lsr #12
    60d8:	f3f90100 	vceq.i32	d16, d0, #0
    60dc:	38000001 	stmdacc	r0, {r0}
    60e0:	00000022 	andeq	r0, r0, r2, lsr #32
    60e4:	23bf0121 	undefined instruction 0x23bf0121
    60e8:	d5010000 	strle	r0, [r1]
    60ec:	0001f301 	andeq	pc, r1, r1, lsl #6
    60f0:	0063d400 	rsbeq	sp, r3, r0, lsl #8
    60f4:	00641008 	rsbeq	r1, r4, r8
    60f8:	00226108 	eoreq	r6, r2, r8, lsl #2
    60fc:	00070100 	andeq	r0, r7, r0, lsl #2
    6100:	1d162200 	lfmne	f2, 4, [r6]
    6104:	d6010000 	strle	r0, [r1], -r0
    6108:	000001f3 	strdeq	r0, [r0], -r3
    610c:	00002280 	andeq	r2, r0, r0, lsl #5
    6110:	6b012300 	blvs	4ed18 <__Stack_Size+0x4e918>
    6114:	01000023 	tsteq	r0, r3, lsr #32
    6118:	01f301ae 	mvnseq	r0, lr, lsr #3
    611c:	64100000 	ldrvs	r0, [r0]
    6120:	64580800 	ldrbvs	r0, [r8], #-2048
    6124:	229e0800 	addscs	r0, lr, #0	; 0x0
    6128:	51120000 	tstpl	r2, r0
    612c:	01000024 	tsteq	r0, r4, lsr #32
    6130:	00003aad 	andeq	r3, r0, sp, lsr #21
    6134:	0022c900 	eoreq	ip, r2, r0, lsl #18
    6138:	1d162200 	lfmne	f2, 4, [r6]
    613c:	af010000 	svcge	0x00010000
    6140:	000001f3 	strdeq	r0, [r0], -r3
    6144:	000022e7 	andeq	r2, r0, r7, ror #5
    6148:	06440000 	strbeq	r0, [r4], -r0
    614c:	00020000 	andeq	r0, r2, r0
    6150:	00001727 	andeq	r1, r0, r7, lsr #14
    6154:	04300104 	ldrteq	r0, [r0], #-260
    6158:	ca010000 	bgt	46160 <__Stack_Size+0x45d60>
    615c:	f4000026 	vst4.8	{d0-d3}, [r0, :128], r6
    6160:	58000004 	stmdapl	r0, {r2}
    6164:	e0080064 	and	r0, r8, r4, rrx
    6168:	89080066 	stmdbhi	r8, {r1, r2, r5, r6}
    616c:	02000018 	andeq	r0, r0, #24	; 0x18
    6170:	429b0504 	addsmi	r0, fp, #16777216	; 0x1000000
    6174:	02020000 	andeq	r0, r2, #0	; 0x0
    6178:	00049405 	andeq	r9, r4, r5, lsl #8
    617c:	06010200 	streq	r0, [r1], -r0, lsl #4
    6180:	00000586 	andeq	r0, r0, r6, lsl #11
    6184:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    6188:	45270200 	strmi	r0, [r7, #-512]!
    618c:	02000000 	andeq	r0, r0, #0	; 0x0
    6190:	43150704 	tstmi	r5, #1048576	; 0x100000
    6194:	75030000 	strvc	r0, [r3]
    6198:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    619c:	00005728 	andeq	r5, r0, r8, lsr #14
    61a0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    61a4:	0000064d 	andeq	r0, r0, sp, asr #12
    61a8:	00387503 	eorseq	r7, r8, r3, lsl #10
    61ac:	00682902 	rsbeq	r2, r8, r2, lsl #18
    61b0:	01020000 	tsteq	r2, r0
    61b4:	00058408 	andeq	r8, r5, r8, lsl #8
    61b8:	00450400 	subeq	r0, r5, r0, lsl #8
    61bc:	01050000 	tsteq	r5, r0
    61c0:	00893b02 	addeq	r3, r9, r2, lsl #22
    61c4:	fd060000 	stc2	0, cr0, [r6]
    61c8:	0000000c 	andeq	r0, r0, ip
    61cc:	001a5006 	andseq	r5, sl, r6
    61d0:	07000100 	streq	r0, [r0, -r0, lsl #2]
    61d4:	00000f76 	andeq	r0, r0, r6, ror pc
    61d8:	00743b02 	rsbseq	r3, r4, r2, lsl #22
    61dc:	04080000 	streq	r0, [r8]
    61e0:	031c0907 	tsteq	ip, #114688	; 0x1c000
    61e4:	010a014f 	tsteq	sl, pc, asr #2
    61e8:	430a0000 	movwmi	r0, #40960	; 0xa000
    61ec:	03004c52 	movweq	r4, #3154	; 0xc52
    61f0:	006f0150 	rsbeq	r0, pc, r0, asr r1
    61f4:	23020000 	movwcs	r0, #8192	; 0x2000
    61f8:	52430a00 	subpl	r0, r3, #0	; 0x0
    61fc:	51030048 	tstpl	r3, r8, asr #32
    6200:	00006f01 	andeq	r6, r0, r1, lsl #30
    6204:	04230200 	strteq	r0, [r3], #-512
    6208:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    620c:	01520300 	cmpeq	r2, r0, lsl #6
    6210:	0000006f 	andeq	r0, r0, pc, rrx
    6214:	0a082302 	beq	20ee24 <__Stack_Size+0x20ea24>
    6218:	0052444f 	subseq	r4, r2, pc, asr #8
    621c:	6f015303 	svcvs	0x00015303
    6220:	02000000 	andeq	r0, r0, #0	; 0x0
    6224:	310b0c23 	tstcc	fp, r3, lsr #24
    6228:	03000008 	movweq	r0, #8	; 0x8
    622c:	006f0154 	rsbeq	r0, pc, r4, asr r1
    6230:	23020000 	movwcs	r0, #8192	; 0x2000
    6234:	52420a10 	subpl	r0, r2, #65536	; 0x10000
    6238:	55030052 	strpl	r0, [r3, #-82]
    623c:	00006f01 	andeq	r6, r0, r1, lsl #30
    6240:	14230200 	strtne	r0, [r3], #-512
    6244:	00081a0b 	andeq	r1, r8, fp, lsl #20
    6248:	01560300 	cmpeq	r6, r0, lsl #6
    624c:	0000006f 	andeq	r0, r0, pc, rrx
    6250:	00182302 	andseq	r2, r8, r2, lsl #6
    6254:	00264b0c 	eoreq	r4, r6, ip, lsl #22
    6258:	01570300 	cmpeq	r7, r0, lsl #6
    625c:	00000097 	muleq	r0, r7, r0
    6260:	5a031809 	bpl	cc28c <__Stack_Size+0xcbe8c>
    6264:	00014d01 	andeq	r4, r1, r1, lsl #26
    6268:	28110b00 	ldmdacs	r1, {r8, r9, fp}
    626c:	5b030000 	blpl	c6274 <__Stack_Size+0xc5e74>
    6270:	00006f01 	andeq	r6, r0, r1, lsl #30
    6274:	00230200 	eoreq	r0, r3, r0, lsl #4
    6278:	0027f60b 	eoreq	pc, r7, fp, lsl #12
    627c:	015c0300 	cmpeq	ip, r0, lsl #6
    6280:	0000006f 	andeq	r0, r0, pc, rrx
    6284:	0b042302 	bleq	10ee94 <__Stack_Size+0x10ea94>
    6288:	000026c3 	andeq	r2, r0, r3, asr #13
    628c:	5d015d03 	stcpl	13, cr5, [r1, #-12]
    6290:	02000001 	andeq	r0, r0, #1	; 0x1
    6294:	0d000823 	stceq	8, cr0, [r0, #-140]
    6298:	00000045 	andeq	r0, r0, r5, asr #32
    629c:	0000015d 	andeq	r0, r0, sp, asr r1
    62a0:	0000940e 	andeq	r9, r0, lr, lsl #8
    62a4:	04000300 	streq	r0, [r0], #-768
    62a8:	0000014d 	andeq	r0, r0, sp, asr #2
    62ac:	23040105 	movwcs	r0, #16645	; 0x4105
    62b0:	0000017d 	andeq	r0, r0, sp, ror r1
    62b4:	0010d206 	andseq	sp, r0, r6, lsl #4
    62b8:	3d060100 	stfccs	f0, [r6]
    62bc:	02000010 	andeq	r0, r0, #16	; 0x10
    62c0:	00140506 	andseq	r0, r4, r6, lsl #10
    62c4:	07000300 	streq	r0, [r0, -r0, lsl #6]
    62c8:	00001320 	andeq	r1, r0, r0, lsr #6
    62cc:	01622704 	cmneq	r2, r4, lsl #14
    62d0:	01050000 	tsteq	r5, r0
    62d4:	01c22e04 	biceq	r2, r2, r4, lsl #28
    62d8:	3d060000 	stccc	0, cr0, [r6]
    62dc:	00000013 	andeq	r0, r0, r3, lsl r0
    62e0:	0014f406 	andseq	pc, r4, r6, lsl #8
    62e4:	09060400 	stmdbeq	r6, {sl}
    62e8:	28000011 	stmdacs	r0, {r0, r4}
    62ec:	00111706 	andseq	r1, r1, r6, lsl #14
    62f0:	0600c800 	streq	ip, [r0], -r0, lsl #16
    62f4:	00001125 	andeq	r1, r0, r5, lsr #2
    62f8:	0ef40614 	mrceq	6, 7, r0, cr4, cr4, {0}
    62fc:	06100000 	ldreq	r0, [r0], -r0
    6300:	000012ea 	andeq	r1, r0, sl, ror #5
    6304:	135f061c 	cmpne	pc, #29360128	; 0x1c00000
    6308:	00180000 	andseq	r0, r8, r0
    630c:	00138807 	andseq	r8, r3, r7, lsl #16
    6310:	88360400 	ldmdahi	r6!, {sl}
    6314:	0f000001 	svceq	0x00000001
    6318:	003f0404 	eorseq	r0, pc, r4, lsl #8
    631c:	10000002 	andne	r0, r0, r2
    6320:	00000f53 	andeq	r0, r0, r3, asr pc
    6324:	004c4004 	subeq	r4, ip, r4
    6328:	23020000 	movwcs	r0, #8192	; 0x2000
    632c:	136f1000 	cmnne	pc, #0	; 0x0
    6330:	41040000 	tstmi	r4, r0
    6334:	0000017d 	andeq	r0, r0, sp, ror r1
    6338:	10022302 	andne	r2, r2, r2, lsl #6
    633c:	00000f3a 	andeq	r0, r0, sl, lsr pc
    6340:	01c24204 	biceq	r4, r2, r4, lsl #4
    6344:	23020000 	movwcs	r0, #8192	; 0x2000
    6348:	f4070003 	vst4.8	{d0-d3}, [r7], r3
    634c:	04000013 	streq	r0, [r0], #-19
    6350:	0001cd43 	andeq	ip, r1, r3, asr #26
    6354:	04010500 	streq	r0, [r1], #-1280
    6358:	00022047 	andeq	r2, r2, r7, asr #32
    635c:	0b140600 	bleq	507b64 <__Stack_Size+0x507764>
    6360:	06000000 	streq	r0, [r0], -r0
    6364:	00000c57 	andeq	r0, r0, r7, asr ip
    6368:	ec070001 	stc	0, cr0, [r7], {1}
    636c:	04000027 	streq	r0, [r0], #-39
    6370:	00020b49 	andeq	r0, r2, r9, asr #22
    6374:	b9011100 	stmdblt	r1, {r8, ip}
    6378:	01000026 	tsteq	r0, r6, lsr #32
    637c:	6458017d 	ldrbvs	r0, [r8], #-381
    6380:	64fe0800 	ldrbtvs	r0, [lr], #2048
    6384:	23050800 	movwcs	r0, #22528	; 0x5800
    6388:	02af0000 	adceq	r0, pc, #0	; 0x0
    638c:	fb120000 	blx	486396 <__Stack_Size+0x485f96>
    6390:	01000027 	tsteq	r0, r7, lsr #32
    6394:	0002af7c 	andeq	sl, r2, ip, ror pc
    6398:	13500100 	cmpne	r0, #0	; 0x0
    639c:	00002801 	andeq	r2, r0, r1, lsl #16
    63a0:	02b57c01 	adcseq	r7, r5, #256	; 0x100
    63a4:	23300000 	teqcs	r0, #0	; 0x0
    63a8:	60140000 	andsvs	r0, r4, r0
    63ac:	01000027 	tsteq	r0, r7, lsr #32
    63b0:	00003a7e 	andeq	r3, r0, lr, ror sl
    63b4:	14570100 	ldrbne	r0, [r7], #-256
    63b8:	000027bd 	strheq	r2, [r0], -sp
    63bc:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    63c0:	5c010000 	stcpl	0, cr0, [r1], {0}
    63c4:	00265814 	eoreq	r5, r6, r4, lsl r8
    63c8:	3a7e0100 	bcc	1f867d0 <__Stack_Size+0x1f863d0>
    63cc:	01000000 	tsteq	r0, r0
    63d0:	6f701551 	svcvs	0x00701551
    63d4:	7e010073 	mcrvc	0, 0, r0, cr1, cr3, {3}
    63d8:	0000003a 	andeq	r0, r0, sl, lsr r0
    63dc:	00002359 	andeq	r2, r0, r9, asr r3
    63e0:	001d6114 	andseq	r6, sp, r4, lsl r1
    63e4:	3a7f0100 	bcc	1fc67ec <__Stack_Size+0x1fc63ec>
    63e8:	01000000 	tsteq	r0, r0
    63ec:	26ed1654 	usatcs	r1, #13, r4, asr #12
    63f0:	7f010000 	svcvc	0x00010000
    63f4:	0000003a 	andeq	r0, r0, sl, lsr r0
    63f8:	0a041700 	beq	10c000 <__Stack_Size+0x10bc00>
    63fc:	17000001 	strne	r0, [r0, -r1]
    6400:	00020004 	andeq	r0, r2, r4
    6404:	87011800 	strhi	r1, [r1, -r0, lsl #16]
    6408:	01000026 	tsteq	r0, r6, lsr #32
    640c:	650001e6 	strvs	r0, [r0, #-486]
    6410:	65100800 	ldrvs	r0, [r0, #-2048]
    6414:	5d010800 	stcpl	8, cr0, [r1]
    6418:	000002e0 	andeq	r0, r0, r0, ror #5
    641c:	00280112 	eoreq	r0, r8, r2, lsl r1
    6420:	b5e50100 	strblt	r0, [r5, #256]!
    6424:	01000002 	tsteq	r0, r2
    6428:	01190050 	tsteq	r9, r0, asr r0
    642c:	00002733 	andeq	r2, r0, r3, lsr r7
    6430:	5e01f701 	cdppl	7, 0, cr15, cr1, cr1, {0}
    6434:	10000000 	andne	r0, r0, r0
    6438:	1c080065 	stcne	0, cr0, [r8], {101}
    643c:	01080065 	tsteq	r8, r5, rrx
    6440:	0003235d 	andeq	r2, r3, sp, asr r3
    6444:	27fb1300 	ldrbcs	r1, [fp, r0, lsl #6]!
    6448:	f6010000 	undefined instruction 0xf6010000
    644c:	000002af 	andeq	r0, r0, pc, lsr #5
    6450:	0000238d 	andeq	r2, r0, sp, lsl #7
    6454:	000f5312 	andeq	r5, pc, r2, lsl r3
    6458:	4cf60100 	ldfmie	f0, [r6]
    645c:	01000000 	tsteq	r0, r0
    6460:	1ea21651 	mcrne	6, 5, r1, cr2, cr1, {2}
    6464:	f8010000 	undefined instruction 0xf8010000
    6468:	0000005e 	andeq	r0, r0, lr, asr r0
    646c:	8f011a00 	svchi	0x00011a00
    6470:	01000027 	tsteq	r0, r7, lsr #32
    6474:	4c010111 	stfmis	f0, [r1], {17}
    6478:	1c000000 	stcne	0, cr0, [r0], {0}
    647c:	22080065 	andcs	r0, r8, #101	; 0x65
    6480:	01080065 	tsteq	r8, r5, rrx
    6484:	0003505d 	andeq	r5, r3, sp, asr r0
    6488:	27fb1b00 	ldrbcs	r1, [fp, r0, lsl #22]!
    648c:	10010000 	andne	r0, r1, r0
    6490:	0002af01 	andeq	sl, r2, r1, lsl #30
    6494:	0023a000 	eoreq	sl, r3, r0
    6498:	011a0000 	tsteq	sl, r0
    649c:	00002816 	andeq	r2, r0, r6, lsl r8
    64a0:	01012201 	tsteq	r1, r1, lsl #4
    64a4:	0000005e 	andeq	r0, r0, lr, asr r0
    64a8:	08006524 	stmdaeq	r0, {r2, r5, r8, sl, sp, lr}
    64ac:	08006530 	stmdaeq	r0, {r4, r5, r8, sl, sp, lr}
    64b0:	03975d01 	orrseq	r5, r7, #64	; 0x40
    64b4:	fb1b0000 	blx	6c64be <__Stack_Size+0x6c60be>
    64b8:	01000027 	tsteq	r0, r7, lsr #32
    64bc:	02af0121 	adceq	r0, pc, #1073741832	; 0x40000008
    64c0:	23b30000 	undefined instruction 0x23b30000
    64c4:	531c0000 	tstpl	ip, #0	; 0x0
    64c8:	0100000f 	tsteq	r0, pc
    64cc:	004c0121 	subeq	r0, ip, r1, lsr #2
    64d0:	51010000 	tstpl	r1, r0
    64d4:	001ea21d 	andseq	sl, lr, sp, lsl r2
    64d8:	01230100 	teqeq	r3, r0, lsl #2
    64dc:	0000005e 	andeq	r0, r0, lr, asr r0
    64e0:	5f011a00 	svcpl	0x00011a00
    64e4:	01000026 	tsteq	r0, r6, lsr #32
    64e8:	4c01013c 	stfmis	f0, [r1], {60}
    64ec:	30000000 	andcc	r0, r0, r0
    64f0:	36080065 	strcc	r0, [r8], -r5, rrx
    64f4:	01080065 	tsteq	r8, r5, rrx
    64f8:	0003c45d 	andeq	ip, r3, sp, asr r4
    64fc:	27fb1b00 	ldrbcs	r1, [fp, r0, lsl #22]!
    6500:	3b010000 	blcc	46508 <__Stack_Size+0x46108>
    6504:	0002af01 	andeq	sl, r2, r1, lsl #30
    6508:	0023c600 	eoreq	ip, r3, r0, lsl #12
    650c:	011e0000 	tsteq	lr, r0
    6510:	000026ac 	andeq	r2, r0, ip, lsr #13
    6514:	01014e01 	tsteq	r1, r1, lsl #28
    6518:	08006538 	stmdaeq	r0, {r3, r4, r5, r8, sl, sp, lr}
    651c:	0800653c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, sp, lr}
    6520:	03f95d01 	mvnseq	r5, #64	; 0x40
    6524:	fb1c0000 	blx	70652e <__Stack_Size+0x70612e>
    6528:	01000027 	tsteq	r0, r7, lsr #32
    652c:	02af014d 	adceq	r0, pc, #1073741843	; 0x40000013
    6530:	50010000 	andpl	r0, r1, r0
    6534:	000f531c 	andeq	r5, pc, ip, lsl r3
    6538:	014d0100 	cmpeq	sp, r0, lsl #2
    653c:	0000004c 	andeq	r0, r0, ip, asr #32
    6540:	1e005101 	adfnes	f5, f0, f1
    6544:	00274901 	eoreq	r4, r7, r1, lsl #18
    6548:	01610100 	cmneq	r1, r0, lsl #2
    654c:	00653c01 	rsbeq	r3, r5, r1, lsl #24
    6550:	00654008 	rsbeq	r4, r5, r8
    6554:	2e5d0108 	rdfcse	f0, f5, #0.0
    6558:	1c000004 	stcne	0, cr0, [r0], {4}
    655c:	000027fb 	strdeq	r2, [r0], -fp
    6560:	af016001 	svcge	0x00016001
    6564:	01000002 	tsteq	r0, r2
    6568:	0f531c50 	svceq	0x00531c50
    656c:	60010000 	andvs	r0, r1, r0
    6570:	00004c01 	andeq	r4, r0, r1, lsl #24
    6574:	00510100 	subseq	r0, r1, r0, lsl #2
    6578:	269e011e 	undefined
    657c:	77010000 	strvc	r0, [r1, -r0]
    6580:	65400101 	strbvs	r0, [r0, #-257]
    6584:	654a0800 	strbvs	r0, [sl, #-2048]
    6588:	5d010800 	stcpl	8, cr0, [r1]
    658c:	00000471 	andeq	r0, r0, r1, ror r4
    6590:	0027fb1c 	eoreq	pc, r7, ip, lsl fp
    6594:	01760100 	cmneq	r6, r0, lsl #2
    6598:	000002af 	andeq	r0, r0, pc, lsr #5
    659c:	531c5001 	tstpl	ip, #1	; 0x1
    65a0:	0100000f 	tsteq	r0, pc
    65a4:	004c0176 	subeq	r0, ip, r6, ror r1
    65a8:	51010000 	tstpl	r1, r0
    65ac:	0026971c 	eoreq	r9, r6, ip, lsl r7
    65b0:	01760100 	cmneq	r6, r0, lsl #2
    65b4:	00000220 	andeq	r0, r0, r0, lsr #4
    65b8:	1e005201 	cdpne	2, 0, cr5, cr0, cr1, {0}
    65bc:	0027c801 	eoreq	ip, r7, r1, lsl #16
    65c0:	01910100 	orrseq	r0, r1, r0, lsl #2
    65c4:	00654c01 	rsbeq	r4, r5, r1, lsl #24
    65c8:	00655008 	rsbeq	r5, r5, r8
    65cc:	a65d0108 	ldrbge	r0, [sp], -r8, lsl #2
    65d0:	1c000004 	stcne	0, cr0, [r0], {4}
    65d4:	000027fb 	strdeq	r2, [r0], -fp
    65d8:	af019001 	svcge	0x00019001
    65dc:	01000002 	tsteq	r0, r2
    65e0:	27581c50 	undefined
    65e4:	90010000 	andls	r0, r1, r0
    65e8:	00004c01 	andeq	r4, r0, r1, lsl #24
    65ec:	00510100 	subseq	r0, r1, r0, lsl #2
    65f0:	27aa011e 	undefined
    65f4:	a3010000 	movwge	r0, #4096	; 0x1000
    65f8:	65500101 	ldrbvs	r0, [r0, #-257]
    65fc:	65600800 	strbvs	r0, [r0, #-2048]!
    6600:	5d010800 	stcpl	8, cr0, [r1]
    6604:	000004e9 	andeq	r0, r0, r9, ror #9
    6608:	0027fb1c 	eoreq	pc, r7, ip, lsl fp
    660c:	01a20100 	undefined instruction 0x01a20100
    6610:	000002af 	andeq	r0, r0, pc, lsr #5
    6614:	531c5001 	tstpl	ip, #1	; 0x1
    6618:	0100000f 	tsteq	r0, pc
    661c:	004c01a2 	subeq	r0, ip, r2, lsr #3
    6620:	51010000 	tstpl	r1, r0
    6624:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    6628:	01a40100 	undefined instruction 0x01a40100
    662c:	0000003a 	andeq	r0, r0, sl, lsr r0
    6630:	1e005301 	cdpne	3, 0, cr5, cr0, cr1, {0}
    6634:	00271101 	eoreq	r1, r7, r1, lsl #2
    6638:	01c40100 	biceq	r0, r4, r0, lsl #2
    663c:	00656001 	rsbeq	r6, r5, r1
    6640:	00658008 	rsbeq	r8, r5, r8
    6644:	305d0108 	subscc	r0, sp, r8, lsl #2
    6648:	1c000005 	stcne	0, cr0, [r0], {5}
    664c:	000026f5 	strdeq	r2, [r0], -r5
    6650:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    6654:	01000000 	tsteq	r0, r0
    6658:	27801b50 	undefined
    665c:	c3010000 	movwgt	r0, #4096	; 0x1000
    6660:	00005e01 	andeq	r5, r0, r1, lsl #28
    6664:	0023d900 	eoreq	sp, r3, r0, lsl #18
    6668:	1d612000 	stclne	0, cr2, [r1]
    666c:	c5010000 	strgt	r0, [r1]
    6670:	00003a01 	andeq	r3, r0, r1, lsl #20
    6674:	0023ec00 	eoreq	lr, r3, r0, lsl #24
    6678:	011e0000 	tsteq	lr, r0
    667c:	00002673 	andeq	r2, r0, r3, ror r6
    6680:	0101dd01 	tsteq	r1, r1, lsl #26
    6684:	08006580 	stmdaeq	r0, {r7, r8, sl, sp, lr}
    6688:	0800658c 	stmdaeq	r0, {r2, r3, r7, r8, sl, sp, lr}
    668c:	05575d01 	ldrbeq	r5, [r7, #-3329]
    6690:	c41c0000 	ldrgt	r0, [ip]
    6694:	0100000e 	tsteq	r0, lr
    6698:	008901dc 	ldrdeq	r0, [r9], ip
    669c:	50010000 	andpl	r0, r1, r0
    66a0:	6c012100 	stfvss	f2, [r1], {0}
    66a4:	01000027 	tsteq	r0, r7, lsr #32
    66a8:	8c010208 	sfmhi	f0, 4, [r1], {8}
    66ac:	ec080065 	stc	0, cr0, [r8], {101}
    66b0:	2b080065 	blcs	20684c <__Stack_Size+0x20644c>
    66b4:	c6000024 	strgt	r0, [r0], -r4, lsr #32
    66b8:	1c000005 	stcne	0, cr0, [r0], {5}
    66bc:	00002728 	andeq	r2, r0, r8, lsr #14
    66c0:	3a020701 	bcc	882cc <__Stack_Size+0x87ecc>
    66c4:	01000000 	tsteq	r0, r0
    66c8:	0ec41b50 	mcreq	11, 6, r1, cr4, cr0, {2}
    66cc:	07010000 	streq	r0, [r1, -r0]
    66d0:	00008902 	andeq	r8, r0, r2, lsl #18
    66d4:	00244a00 	eoreq	r4, r4, r0, lsl #20
    66d8:	6d741f00 	ldclvs	15, cr1, [r4]
    66dc:	09010070 	stmdbeq	r1, {r4, r5, r6}
    66e0:	00003a02 	andeq	r3, r0, r2, lsl #20
    66e4:	1d540100 	ldfnee	f0, [r4]
    66e8:	000027d3 	ldrdeq	r2, [r0], -r3
    66ec:	3a020901 	bcc	88af8 <__Stack_Size+0x886f8>
    66f0:	20000000 	andcs	r0, r0, r0
    66f4:	00001d61 	andeq	r1, r0, r1, ror #26
    66f8:	3a020901 	bcc	88b04 <__Stack_Size+0x88704>
    66fc:	68000000 	stmdavs	r0, {}
    6700:	1d000024 	stcne	0, cr0, [r0, #-144]
    6704:	000027a2 	andeq	r2, r0, r2, lsr #15
    6708:	3a020901 	bcc	88b14 <__Stack_Size+0x88714>
    670c:	00000000 	andeq	r0, r0, r0
    6710:	27d80121 	ldrbcs	r0, [r8, r1, lsr #2]
    6714:	3a010000 	bcc	4671c <__Stack_Size+0x4631c>
    6718:	65ec0102 	strbvs	r0, [ip, #258]!
    671c:	66200800 	strtvs	r0, [r0], -r0, lsl #16
    6720:	24a70800 	strtcs	r0, [r7], #2048
    6724:	060d0000 	streq	r0, [sp], -r0
    6728:	f51b0000 	undefined instruction 0xf51b0000
    672c:	01000026 	tsteq	r0, r6, lsr #32
    6730:	005e0239 	subseq	r0, lr, r9, lsr r2
    6734:	24c60000 	strbcs	r0, [r6]
    6738:	801b0000 	andshi	r0, fp, r0
    673c:	01000027 	tsteq	r0, r7, lsr #32
    6740:	005e0239 	subseq	r0, lr, r9, lsr r2
    6744:	24d90000 	ldrbcs	r0, [r9]
    6748:	74220000 	strtvc	r0, [r2]
    674c:	0100706d 	tsteq	r0, sp, rrx
    6750:	003a023b 	eorseq	r0, sl, fp, lsr r2
    6754:	23000000 	movwcs	r0, #0	; 0x0
    6758:	00282d01 	eoreq	r2, r8, r1, lsl #26
    675c:	016c0100 	cmneq	ip, r0, lsl #2
    6760:	08006620 	stmdaeq	r0, {r5, r9, sl, sp, lr}
    6764:	08006638 	stmdaeq	r0, {r3, r4, r5, r9, sl, sp, lr}
    6768:	000024ec 	andeq	r2, r0, ip, ror #9
    676c:	27050124 	strcs	r0, [r5, -r4, lsr #2]
    6770:	34010000 	strcc	r0, [r1]
    6774:	00663801 	rsbeq	r3, r6, r1, lsl #16
    6778:	0066e008 	rsbeq	lr, r6, r8
    677c:	00251708 	eoreq	r1, r5, r8, lsl #14
    6780:	27fb1300 	ldrbcs	r1, [fp, r0, lsl #6]!
    6784:	33010000 	movwcc	r0, #4096	; 0x1000
    6788:	000002af 	andeq	r0, r0, pc, lsr #5
    678c:	00002542 	andeq	r2, r0, r2, asr #10
    6790:	08e30000 	stmiaeq	r3!, {}^
    6794:	00020000 	andeq	r0, r2, r0
    6798:	0000194c 	andeq	r1, r0, ip, asr #18
    679c:	04300104 	ldrteq	r0, [r0], #-260
    67a0:	30010000 	andcc	r0, r1, r0
    67a4:	f4000029 	vst4.8	{d0-d3}, [r0, :128], r9
    67a8:	e0000004 	and	r0, r0, r4
    67ac:	64080066 	strvs	r0, [r8], #-102
    67b0:	0108006a 	tsteq	r8, sl, rrx
    67b4:	0200001a 	andeq	r0, r0, #26	; 0x1a
    67b8:	429b0504 	addsmi	r0, fp, #16777216	; 0x1000000
    67bc:	02020000 	andeq	r0, r2, #0	; 0x0
    67c0:	00049405 	andeq	r9, r4, r5, lsl #8
    67c4:	06010200 	streq	r0, [r1], -r0, lsl #4
    67c8:	00000586 	andeq	r0, r0, r6, lsl #11
    67cc:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    67d0:	45270200 	strmi	r0, [r7, #-512]!
    67d4:	02000000 	andeq	r0, r0, #0	; 0x0
    67d8:	43150704 	tstmi	r5, #1048576	; 0x100000
    67dc:	75030000 	strvc	r0, [r3]
    67e0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    67e4:	00005728 	andeq	r5, r0, r8, lsr #14
    67e8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    67ec:	0000064d 	andeq	r0, r0, sp, asr #12
    67f0:	00387503 	eorseq	r7, r8, r3, lsl #10
    67f4:	00682902 	rsbeq	r2, r8, r2, lsl #18
    67f8:	01020000 	tsteq	r2, r0
    67fc:	00058408 	andeq	r8, r5, r8, lsl #8
    6800:	00450400 	subeq	r0, r5, r0, lsl #8
    6804:	6f050000 	svcvs	0x00050000
    6808:	06000000 	streq	r0, [r0], -r0
    680c:	8e390201 	cdphi	2, 3, cr0, cr9, cr1, {0}
    6810:	07000000 	streq	r0, [r0, -r0]
    6814:	00000b18 	andeq	r0, r0, r8, lsl fp
    6818:	45530800 	ldrbmi	r0, [r3, #-2048]
    681c:	00010054 	andeq	r0, r1, r4, asr r0
    6820:	002dd709 	eoreq	sp, sp, r9, lsl #14
    6824:	79390200 	ldmdbvc	r9!, {r9}
    6828:	06000000 	streq	r0, [r0], -r0
    682c:	ae3b0201 	cdpge	2, 3, cr0, cr11, cr1, {0}
    6830:	07000000 	streq	r0, [r0, -r0]
    6834:	00000cfd 	strdeq	r0, [r0], -sp
    6838:	1a500700 	bne	1408440 <__Stack_Size+0x1408040>
    683c:	00010000 	andeq	r0, r1, r0
    6840:	000f7609 	andeq	r7, pc, r9, lsl #12
    6844:	993b0200 	ldmdbls	fp!, {r9}
    6848:	0a000000 	beq	6850 <__Stack_Size+0x6450>
    684c:	3c0b0704 	stccc	7, cr0, [fp], {4}
    6850:	01820303 	orreq	r0, r2, r3, lsl #6
    6854:	00000175 	andeq	r0, r0, r5, ror r1
    6858:	002b280c 	eoreq	r2, fp, ip, lsl #16
    685c:	01830300 	orreq	r0, r3, r0, lsl #6
    6860:	00000185 	andeq	r0, r0, r5, lsl #3
    6864:	0c002302 	stceq	3, cr2, [r0], {2}
    6868:	0000044e 	andeq	r0, r0, lr, asr #8
    686c:	8a018403 	bhi	67880 <__Stack_Size+0x67480>
    6870:	02000001 	andeq	r0, r0, #1	; 0x1
    6874:	ec0c0823 	stc	8, cr0, [ip], {35}
    6878:	0300002a 	movweq	r0, #42	; 0x2a
    687c:	019a0185 	orrseq	r0, sl, r5, lsl #3
    6880:	23030000 	movwcs	r0, #12288	; 0x3000
    6884:	b80c0180 	stmdalt	ip, {r7, r8}
    6888:	03000029 	movweq	r0, #41	; 0x29
    688c:	018a0186 	orreq	r0, sl, r6, lsl #3
    6890:	23030000 	movwcs	r0, #12288	; 0x3000
    6894:	020c0188 	andeq	r0, ip, #34	; 0x22
    6898:	0300002b 	movweq	r0, #43	; 0x2b
    689c:	019f0187 	orrseq	r0, pc, r7, lsl #3
    68a0:	23030000 	movwcs	r0, #12288	; 0x3000
    68a4:	620c0280 	andvs	r0, ip, #8	; 0x8
    68a8:	03000004 	movweq	r0, #4	; 0x4
    68ac:	018a0188 	orreq	r0, sl, r8, lsl #3
    68b0:	23030000 	movwcs	r0, #12288	; 0x3000
    68b4:	780c0288 	stmdavc	ip, {r3, r7, r9}
    68b8:	0300002a 	movweq	r0, #42	; 0x2a
    68bc:	01a40189 	undefined instruction 0x01a40189
    68c0:	23030000 	movwcs	r0, #12288	; 0x3000
    68c4:	6c0c0380 	stcvs	3, cr0, [ip], {128}
    68c8:	03000004 	movweq	r0, #4	; 0x4
    68cc:	018a018a 	orreq	r0, sl, sl, lsl #3
    68d0:	23030000 	movwcs	r0, #12288	; 0x3000
    68d4:	3d0c0388 	stccc	3, cr0, [ip, #-544]
    68d8:	03000028 	movweq	r0, #40	; 0x28
    68dc:	01a9018b 	undefined instruction 0x01a9018b
    68e0:	23030000 	movwcs	r0, #12288	; 0x3000
    68e4:	760c0480 	strvc	r0, [ip], -r0, lsl #9
    68e8:	03000004 	movweq	r0, #4	; 0x4
    68ec:	01ae018c 	undefined instruction 0x01ae018c
    68f0:	23030000 	movwcs	r0, #12288	; 0x3000
    68f4:	490d0488 	stmdbmi	sp, {r3, r7, sl}
    68f8:	03005250 	movweq	r5, #592	; 0x250
    68fc:	01ce018d 	biceq	r0, lr, sp, lsl #3
    6900:	23030000 	movwcs	r0, #12288	; 0x3000
    6904:	0e000680 	cfmadd32eq	mvax4, mvfx0, mvfx0, mvfx0
    6908:	00000045 	andeq	r0, r0, r5, asr #32
    690c:	00000185 	andeq	r0, r0, r5, lsl #3
    6910:	0000b90f 	andeq	fp, r0, pc, lsl #18
    6914:	04000100 	streq	r0, [r0], #-256
    6918:	00000175 	andeq	r0, r0, r5, ror r1
    691c:	00003a0e 	andeq	r3, r0, lr, lsl #20
    6920:	00019a00 	andeq	r9, r1, r0, lsl #20
    6924:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    6928:	001d0000 	andseq	r0, sp, r0
    692c:	00017504 	andeq	r7, r1, r4, lsl #10
    6930:	01750400 	cmneq	r5, r0, lsl #8
    6934:	75040000 	strvc	r0, [r4]
    6938:	04000001 	streq	r0, [r0], #-1
    693c:	00000175 	andeq	r0, r0, r5, ror r1
    6940:	00003a0e 	andeq	r3, r0, lr, lsl #20
    6944:	0001be00 	andeq	fp, r1, r0, lsl #28
    6948:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    694c:	003d0000 	eorseq	r0, sp, r0
    6950:	0000450e 	andeq	r4, r0, lr, lsl #10
    6954:	0001ce00 	andeq	ip, r1, r0, lsl #28
    6958:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    695c:	000e0000 	andeq	r0, lr, r0
    6960:	0001be04 	andeq	fp, r1, r4, lsl #28
    6964:	03401000 	movteq	r1, #0	; 0x0
    6968:	02af0191 	adceq	r0, pc, #1073741860	; 0x40000024
    696c:	5b0c0000 	blpl	306974 <__Stack_Size+0x306574>
    6970:	03000029 	movweq	r0, #41	; 0x29
    6974:	00740192 	ldrbteq	r0, [r4], #-18
    6978:	23020000 	movwcs	r0, #8192	; 0x2000
    697c:	29b30c00 	ldmibcs	r3!, {sl, fp}
    6980:	93030000 	movwls	r0, #12288	; 0x3000
    6984:	00006f01 	andeq	r6, r0, r1, lsl #30
    6988:	04230200 	strteq	r0, [r3], #-512
    698c:	002afd0c 	eoreq	pc, sl, ip, lsl #26
    6990:	01940300 	orrseq	r0, r4, r0, lsl #6
    6994:	0000006f 	andeq	r0, r0, pc, rrx
    6998:	0c082302 	stceq	3, cr2, [r8], {2}
    699c:	00002a5e 	andeq	r2, r0, lr, asr sl
    69a0:	6f019503 	svcvs	0x00019503
    69a4:	02000000 	andeq	r0, r0, #0	; 0x0
    69a8:	530d0c23 	movwpl	r0, #56355	; 0xdc23
    69ac:	03005243 	movweq	r5, #579	; 0x243
    69b0:	006f0196 	mlseq	pc, r6, r1, r0
    69b4:	23020000 	movwcs	r0, #8192	; 0x2000
    69b8:	43430d10 	movtmi	r0, #15632	; 0x3d10
    69bc:	97030052 	smlsdls	r3, r2, r0, r0
    69c0:	00006f01 	andeq	r6, r0, r1, lsl #30
    69c4:	14230200 	strtne	r0, [r3], #-512
    69c8:	002a870c 	eoreq	r8, sl, ip, lsl #14
    69cc:	01980300 	orrseq	r0, r8, r0, lsl #6
    69d0:	000002bf 	strheq	r0, [r0], -pc
    69d4:	0c182302 	ldceq	3, cr2, [r8], {2}
    69d8:	00002a8c 	andeq	r2, r0, ip, lsl #21
    69dc:	6f019903 	svcvs	0x00019903
    69e0:	02000000 	andeq	r0, r0, #0	; 0x0
    69e4:	390c2423 	stmdbcc	ip, {r0, r1, r5, sl, sp}
    69e8:	0300002a 	movweq	r0, #42	; 0x2a
    69ec:	006f019a 	mlseq	pc, sl, r1, r0
    69f0:	23020000 	movwcs	r0, #8192	; 0x2000
    69f4:	2b0c0c28 	blcs	309a9c <__Stack_Size+0x30969c>
    69f8:	9b030000 	blls	c6a00 <__Stack_Size+0xc6600>
    69fc:	00006f01 	andeq	r6, r0, r1, lsl #30
    6a00:	2c230200 	sfmcs	f0, 4, [r3]
    6a04:	002b070c 	eoreq	r0, fp, ip, lsl #14
    6a08:	019c0300 	orrseq	r0, ip, r0, lsl #6
    6a0c:	0000006f 	andeq	r0, r0, pc, rrx
    6a10:	0c302302 	ldceq	3, cr2, [r0], #-8
    6a14:	00002aa2 	andeq	r2, r0, r2, lsr #21
    6a18:	6f019d03 	svcvs	0x00019d03
    6a1c:	02000000 	andeq	r0, r0, #0	; 0x0
    6a20:	100c3423 	andne	r3, ip, r3, lsr #8
    6a24:	0300002a 	movweq	r0, #42	; 0x2a
    6a28:	006f019e 	mlseq	pc, lr, r1, r0
    6a2c:	23020000 	movwcs	r0, #8192	; 0x2000
    6a30:	2b230c38 	blcs	8c9b18 <__Stack_Size+0x8c9718>
    6a34:	9f030000 	svcls	0x00030000
    6a38:	00006f01 	andeq	r6, r0, r1, lsl #30
    6a3c:	3c230200 	sfmcc	f0, 4, [r3]
    6a40:	00450e00 	subeq	r0, r5, r0, lsl #28
    6a44:	02bf0000 	adcseq	r0, pc, #0	; 0x0
    6a48:	b90f0000 	stmdblt	pc, {}
    6a4c:	02000000 	andeq	r0, r0, #0	; 0x0
    6a50:	02af0400 	adceq	r0, pc, #0	; 0x0
    6a54:	04110000 	ldreq	r0, [r1]
    6a58:	03051b04 	movweq	r1, #23300	; 0x5b04
    6a5c:	c8120000 	ldmdagt	r2, {}
    6a60:	04000012 	streq	r0, [r0], #-18
    6a64:	00005e1c 	andeq	r5, r0, ip, lsl lr
    6a68:	00230200 	eoreq	r0, r3, r0, lsl #4
    6a6c:	0014c512 	andseq	ip, r4, r2, lsl r5
    6a70:	5e1d0400 	cfmulspl	mvf0, mvf13, mvf0
    6a74:	02000000 	andeq	r0, r0, #0	; 0x0
    6a78:	58120123 	ldmdapl	r2, {r0, r1, r5, r8}
    6a7c:	04000014 	streq	r0, [r0], #-20
    6a80:	00005e1e 	andeq	r5, r0, lr, lsl lr
    6a84:	02230200 	eoreq	r0, r3, #0	; 0x0
    6a88:	00113612 	andseq	r3, r1, r2, lsl r6
    6a8c:	ae1f0400 	cfmulsge	mvf0, mvf15, mvf0
    6a90:	02000000 	andeq	r0, r0, #0	; 0x0
    6a94:	09000323 	stmdbeq	r0, {r0, r1, r5, r8, r9}
    6a98:	000010c1 	andeq	r1, r0, r1, asr #1
    6a9c:	02c42004 	sbceq	r2, r4, #4	; 0x4
    6aa0:	01130000 	tsteq	r3, r0
    6aa4:	00002c59 	andeq	r2, r0, r9, asr ip
    6aa8:	e0012501 	and	r2, r1, r1, lsl #10
    6aac:	14080066 	strne	r0, [r8], #-102
    6ab0:	01080067 	tsteq	r8, r7, rrx
    6ab4:	0003355d 	andeq	r3, r3, sp, asr r5
    6ab8:	18101400 	ldmdane	r0, {sl, ip}
    6abc:	26010000 	strcs	r0, [r1], -r0
    6ac0:	0000003a 	andeq	r0, r0, sl, lsr r0
    6ac4:	13005201 	movwne	r5, #513	; 0x201
    6ac8:	002be601 	eoreq	lr, fp, r1, lsl #12
    6acc:	013c0100 	teqeq	ip, r0, lsl #2
    6ad0:	08006714 	stmdaeq	r0, {r2, r4, r8, r9, sl, sp, lr}
    6ad4:	08006744 	stmdaeq	r0, {r2, r6, r8, r9, sl, sp, lr}
    6ad8:	03585d01 	cmpeq	r8, #64	; 0x40
    6adc:	10150000 	andsne	r0, r5, r0
    6ae0:	01000018 	tsteq	r0, r8, lsl r0
    6ae4:	00003a3d 	andeq	r3, r0, sp, lsr sl
    6ae8:	01130000 	tsteq	r3, r0
    6aec:	00002c65 	andeq	r2, r0, r5, ror #24
    6af0:	44016201 	strmi	r6, [r1], #-513
    6af4:	58080067 	stmdapl	r8, {r0, r1, r2, r5, r6}
    6af8:	01080067 	tsteq	r8, r7, rrx
    6afc:	00037f5d 	andeq	r7, r3, sp, asr pc
    6b00:	29611600 	stmdbcs	r1!, {r9, sl, ip}^
    6b04:	61010000 	tstvs	r1, r0
    6b08:	0000003a 	andeq	r0, r0, sl, lsr r0
    6b0c:	00002561 	andeq	r2, r0, r1, ror #10
    6b10:	7d011700 	stcvc	7, cr1, [r1]
    6b14:	0100002a 	tsteq	r0, sl, lsr #32
    6b18:	67580175 	undefined
    6b1c:	67d40800 	ldrbvs	r0, [r4, r0, lsl #16]
    6b20:	25740800 	ldrbcs	r0, [r4, #-2048]!
    6b24:	03eb0000 	mvneq	r0, #0	; 0x0
    6b28:	61160000 	tstvs	r6, r0
    6b2c:	01000028 	tsteq	r0, r8, lsr #32
    6b30:	0003eb74 	andeq	lr, r3, r4, ror fp
    6b34:	00259300 	eoreq	r9, r5, r0, lsl #6
    6b38:	2af11800 	bcs	ffc4cb40 <SCS_BASE+0x1fc3eb40>
    6b3c:	76010000 	strvc	r0, [r1], -r0
    6b40:	0000003a 	andeq	r0, r0, sl, lsr r0
    6b44:	000025b1 	strheq	r2, [r0], -r1
    6b48:	001d6118 	andseq	r6, sp, r8, lsl r1
    6b4c:	3a760100 	bcc	1d86f54 <__Stack_Size+0x1d86b54>
    6b50:	da000000 	ble	6b58 <__Stack_Size+0x6758>
    6b54:	18000025 	stmdane	r0, {r0, r2, r5}
    6b58:	000027a2 	andeq	r2, r0, r2, lsr #15
    6b5c:	003a7601 	eorseq	r7, sl, r1, lsl #12
    6b60:	25f80000 	ldrbcs	r0, [r8]!
    6b64:	e9150000 	ldmdb	r5, {}
    6b68:	01000028 	tsteq	r0, r8, lsr #32
    6b6c:	00003a77 	andeq	r3, r0, r7, ror sl
    6b70:	2aa81500 	bcs	fea0bf78 <SCS_BASE+0x1e9fdf78>
    6b74:	77010000 	strvc	r0, [r1, -r0]
    6b78:	0000003a 	andeq	r0, r0, sl, lsr r0
    6b7c:	05041900 	streq	r1, [r4, #-2304]
    6b80:	13000003 	movwne	r0, #3	; 0x3
    6b84:	002adc01 	eoreq	sp, sl, r1, lsl #24
    6b88:	01a90100 	undefined instruction 0x01a90100
    6b8c:	080067d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, sp, lr}
    6b90:	080067e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, sp, lr}
    6b94:	04165d01 	ldreq	r5, [r6], #-3329
    6b98:	611a0000 	tstvs	sl, r0
    6b9c:	01000028 	tsteq	r0, r8, lsr #32
    6ba0:	0003eba8 	andeq	lr, r3, r8, lsr #23
    6ba4:	00500100 	subseq	r0, r0, r0, lsl #2
    6ba8:	2871011b 	ldmdacs	r1!, {r0, r1, r3, r4, r8}^
    6bac:	06010000 	streq	r0, [r1], -r0
    6bb0:	004c0101 	subeq	r0, ip, r1, lsl #2
    6bb4:	67e00000 	strbvs	r0, [r0, r0]!
    6bb8:	67f80800 	ldrbvs	r0, [r8, r0, lsl #16]!
    6bbc:	5d010800 	stcpl	8, cr0, [r1]
    6bc0:	2bc3011c 	blcs	ff0c7038 <SCS_BASE+0x1f0b9038>
    6bc4:	13010000 	movwne	r0, #4096	; 0x1000
    6bc8:	008e0101 	addeq	r0, lr, r1, lsl #2
    6bcc:	67f80000 	ldrbvs	r0, [r8, r0]!
    6bd0:	681c0800 	ldmdavs	ip, {fp}
    6bd4:	5d010800 	stcpl	8, cr0, [r1]
    6bd8:	00000475 	andeq	r0, r0, r5, ror r4
    6bdc:	0012c81d 	andseq	ip, r2, sp, lsl r8
    6be0:	01120100 	tsteq	r2, r0, lsl #2
    6be4:	0000005e 	andeq	r0, r0, lr, asr r0
    6be8:	0000260b 	andeq	r2, r0, fp, lsl #12
    6bec:	002c7e1e 	eoreq	r7, ip, lr, lsl lr
    6bf0:	01140100 	tsteq	r4, r0, lsl #2
    6bf4:	0000008e 	andeq	r0, r0, lr, lsl #1
    6bf8:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    6bfc:	01150100 	tsteq	r5, r0, lsl #2
    6c00:	0000003a 	andeq	r0, r0, sl, lsr r0
    6c04:	20005201 	andcs	r5, r0, r1, lsl #4
    6c08:	002a1501 	eoreq	r1, sl, r1, lsl #10
    6c0c:	012f0100 	teqeq	pc, r0, lsl #2
    6c10:	00681c01 	rsbeq	r1, r8, r1, lsl #24
    6c14:	00682808 	rsbeq	r2, r8, r8, lsl #16
    6c18:	9c5d0108 	ldflse	f0, [sp], {8}
    6c1c:	21000004 	tstcs	r0, r4
    6c20:	000012c8 	andeq	r1, r0, r8, asr #5
    6c24:	5e012e01 	cdppl	14, 0, cr2, cr1, cr1, {0}
    6c28:	01000000 	tsteq	r0, r0
    6c2c:	01200050 	qsubeq	r0, r0, r0
    6c30:	00002842 	andeq	r2, r0, r2, asr #16
    6c34:	01013e01 	tsteq	r1, r1, lsl #28
    6c38:	08006828 	stmdaeq	r0, {r3, r5, fp, sp, lr}
    6c3c:	08006840 	stmdaeq	r0, {r6, fp, sp, lr}
    6c40:	04c55d01 	strbeq	r5, [r5], #3329
    6c44:	c81d0000 	ldmdagt	sp, {}
    6c48:	01000012 	tsteq	r0, r2, lsl r0
    6c4c:	005e013d 	subseq	r0, lr, sp, lsr r1
    6c50:	261e0000 	ldrcs	r0, [lr], -r0
    6c54:	1b000000 	blne	6c5c <__Stack_Size+0x685c>
    6c58:	00298801 	eoreq	r8, r9, r1, lsl #16
    6c5c:	014e0100 	cmpeq	lr, r0, lsl #2
    6c60:	00004c01 	andeq	r4, r0, r1, lsl #24
    6c64:	00684000 	rsbeq	r4, r8, r0
    6c68:	00685008 	rsbeq	r5, r8, r8
    6c6c:	1c5d0108 	ldfnee	f0, [sp], {8}
    6c70:	002c3701 	eoreq	r3, ip, r1, lsl #14
    6c74:	015b0100 	cmpeq	fp, r0, lsl #2
    6c78:	00008e01 	andeq	r8, r0, r1, lsl #28
    6c7c:	00685000 	rsbeq	r5, r8, r0
    6c80:	00687408 	rsbeq	r7, r8, r8, lsl #8
    6c84:	245d0108 	ldrbcs	r0, [sp], #-264
    6c88:	1d000005 	stcne	0, cr0, [r0, #-20]
    6c8c:	000012c8 	andeq	r1, r0, r8, asr #5
    6c90:	5e015a01 	fmacspl	s10, s2, s2
    6c94:	31000000 	tstcc	r0, r0
    6c98:	1e000026 	cdpne	0, 0, cr0, cr0, cr6, {1}
    6c9c:	00002c0e 	andeq	r2, r0, lr, lsl #24
    6ca0:	8e015c01 	cdphi	12, 0, cr5, cr1, cr1, {0}
    6ca4:	1f000000 	svcne	0x00000000
    6ca8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    6cac:	3a015d01 	bcc	5e0b8 <__Stack_Size+0x5dcb8>
    6cb0:	01000000 	tsteq	r0, r0
    6cb4:	011b0052 	tsteq	fp, r2, asr r0
    6cb8:	00002953 	andeq	r2, r0, r3, asr r9
    6cbc:	01017801 	tsteq	r1, r1, lsl #16
    6cc0:	0000003a 	andeq	r0, r0, sl, lsr r0
    6cc4:	08006874 	stmdaeq	r0, {r2, r4, r5, r6, fp, sp, lr}
    6cc8:	08006880 	stmdaeq	r0, {r7, fp, sp, lr}
    6ccc:	01205d01 	teqeq	r0, r1, lsl #26
    6cd0:	00002a64 	andeq	r2, r0, r4, ror #20
    6cd4:	01018a01 	tsteq	r1, r1, lsl #20
    6cd8:	08006880 	stmdaeq	r0, {r7, fp, sp, lr}
    6cdc:	08006894 	stmdaeq	r0, {r2, r4, r7, fp, sp, lr}
    6ce0:	05735d01 	ldrbeq	r5, [r3, #-3329]!
    6ce4:	01210000 	teqeq	r1, r0
    6ce8:	0100002c 	tsteq	r0, ip, lsr #32
    6cec:	003a0189 	eorseq	r0, sl, r9, lsl #3
    6cf0:	50010000 	andpl	r0, r1, r0
    6cf4:	001dcb1d 	andseq	ip, sp, sp, lsl fp
    6cf8:	01890100 	orreq	r0, r9, r0, lsl #2
    6cfc:	0000003a 	andeq	r0, r0, sl, lsr r0
    6d00:	00002644 	andeq	r2, r0, r4, asr #12
    6d04:	d0012200 	andle	r2, r1, r0, lsl #4
    6d08:	01000028 	tsteq	r0, r8, lsr #32
    6d0c:	9401019a 	strls	r0, [r1], #-410
    6d10:	a4080068 	strge	r0, [r8], #-104
    6d14:	01080068 	tsteq	r8, r8, rrx
    6d18:	c101225d 	tstgt	r1, sp, asr r2
    6d1c:	01000029 	tsteq	r0, r9, lsr #32
    6d20:	a40101a6 	strge	r0, [r1], #-422
    6d24:	b4080068 	strlt	r0, [r8], #-104
    6d28:	01080068 	tsteq	r8, r8, rrx
    6d2c:	c801205d 	stmdagt	r1, {r0, r2, r3, r4, r6, sp}
    6d30:	0100002a 	tsteq	r0, sl, lsr #32
    6d34:	b40101b9 	strlt	r0, [r1], #-441
    6d38:	d0080068 	andle	r0, r8, r8, rrx
    6d3c:	01080068 	tsteq	r8, r8, rrx
    6d40:	0005d05d 	andeq	sp, r5, sp, asr r0
    6d44:	2c2a2100 	stfcss	f2, [sl]
    6d48:	b8010000 	stmdalt	r1, {}
    6d4c:	00005e01 	andeq	r5, r0, r1, lsl #28
    6d50:	21500100 	cmpcs	r0, r0, lsl #2
    6d54:	00000ec4 	andeq	r0, r0, r4, asr #29
    6d58:	ae01b801 	cdpge	8, 0, cr11, cr1, cr1, {0}
    6d5c:	01000000 	tsteq	r0, r0
    6d60:	01200051 	qsubeq	r0, r1, r0
    6d64:	00002aaf 	andeq	r2, r0, pc, lsr #21
    6d68:	0101d701 	tsteq	r1, r1, lsl #14
    6d6c:	080068d0 	stmdaeq	r0, {r4, r6, r7, fp, sp, lr}
    6d70:	080068f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, sp, lr}
    6d74:	06155d01 	ldreq	r5, [r5], -r1, lsl #26
    6d78:	a51d0000 	ldrge	r0, [sp]
    6d7c:	01000029 	tsteq	r0, r9, lsr #32
    6d80:	003a01d6 	ldrsbteq	r0, [sl], -r6
    6d84:	26570000 	ldrbcs	r0, [r7], -r0
    6d88:	c4210000 	strtgt	r0, [r1]
    6d8c:	0100000e 	tsteq	r0, lr
    6d90:	00ae01d6 	ldrdeq	r0, [lr], r6
    6d94:	51010000 	tstpl	r1, r0
    6d98:	001d6123 	andseq	r6, sp, r3, lsr #2
    6d9c:	01d80100 	bicseq	r0, r8, r0, lsl #2
    6da0:	0000003a 	andeq	r0, r0, sl, lsr r0
    6da4:	24005001 	strcs	r5, [r0], #-1
    6da8:	00290f01 	eoreq	r0, r9, r1, lsl #30
    6dac:	02000100 	andeq	r0, r0, #0	; 0x0
    6db0:	0068f801 	rsbeq	pc, r8, r1, lsl #16
    6db4:	00695008 	rsbeq	r5, r9, r8
    6db8:	00266a08 	eoreq	r6, r6, r8, lsl #20
    6dbc:	00069800 	andeq	r9, r6, r0, lsl #16
    6dc0:	29a51d00 	stmibcs	r5!, {r8, sl, fp, ip}
    6dc4:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    6dc8:	00003a01 	andeq	r3, r0, r1, lsl #20
    6dcc:	00268900 	eoreq	r8, r6, r0, lsl #18
    6dd0:	2ba31d00 	blcs	fe8ce1d8 <SCS_BASE+0x1e8c01d8>
    6dd4:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    6dd8:	00005e01 	andeq	r5, r0, r1, lsl #28
    6ddc:	00269c00 	eoreq	r9, r6, r0, lsl #24
    6de0:	28a71d00 	stmiacs	r7!, {r8, sl, fp, ip}
    6de4:	ff010000 	undefined instruction 0xff010000
    6de8:	00005e01 	andeq	r5, r0, r1, lsl #28
    6dec:	0026af00 	eoreq	sl, r6, r0, lsl #30
    6df0:	27d32500 	ldrbcs	r2, [r3, r0, lsl #10]
    6df4:	01010000 	tsteq	r1, r0
    6df8:	00003a02 	andeq	r3, r0, r2, lsl #20
    6dfc:	0026c200 	eoreq	ip, r6, r0, lsl #4
    6e00:	2b491e00 	blcs	124e608 <__Stack_Size+0x124e208>
    6e04:	01010000 	tsteq	r1, r0
    6e08:	00003a02 	andeq	r3, r0, r2, lsl #20
    6e0c:	2c1e1e00 	ldccs	14, cr1, [lr], {0}
    6e10:	01010000 	tsteq	r1, r0
    6e14:	00003a02 	andeq	r3, r0, r2, lsl #20
    6e18:	2af12500 	bcs	ffc50220 <SCS_BASE+0x1fc42220>
    6e1c:	02010000 	andeq	r0, r1, #0	; 0x0
    6e20:	00003a02 	andeq	r3, r0, r2, lsl #20
    6e24:	0026d500 	eoreq	sp, r6, r0, lsl #10
    6e28:	011c0000 	tsteq	ip, r0
    6e2c:	00002b4e 	andeq	r2, r0, lr, asr #22
    6e30:	01022901 	tsteq	r2, r1, lsl #18
    6e34:	0000008e 	andeq	r0, r0, lr, lsl #1
    6e38:	08006950 	stmdaeq	r0, {r4, r6, r8, fp, sp, lr}
    6e3c:	08006970 	stmdaeq	r0, {r4, r5, r6, r8, fp, sp, lr}
    6e40:	06ed5d01 	strbteq	r5, [sp], r1, lsl #26
    6e44:	a51d0000 	ldrge	r0, [sp]
    6e48:	01000029 	tsteq	r0, r9, lsr #32
    6e4c:	003a0228 	eorseq	r0, sl, r8, lsr #4
    6e50:	26fe0000 	ldrbtcs	r0, [lr], r0
    6e54:	a21e0000 	andsge	r0, lr, #0	; 0x0
    6e58:	0100001e 	tsteq	r0, lr, lsl r0
    6e5c:	008e022a 	addeq	r0, lr, sl, lsr #4
    6e60:	74260000 	strtvc	r0, [r6]
    6e64:	0100706d 	tsteq	r0, sp, rrx
    6e68:	003a022b 	eorseq	r0, sl, fp, lsr #4
    6e6c:	32250000 	eorcc	r0, r5, #0	; 0x0
    6e70:	0100002a 	tsteq	r0, sl, lsr #32
    6e74:	003a022b 	eorseq	r0, sl, fp, lsr #4
    6e78:	27110000 	ldrcs	r0, [r1, -r0]
    6e7c:	20000000 	andcs	r0, r0, r0
    6e80:	002a3e01 	eoreq	r3, sl, r1, lsl #28
    6e84:	024f0100 	subeq	r0, pc, #0	; 0x0
    6e88:	00697001 	rsbeq	r7, r9, r1
    6e8c:	00698808 	rsbeq	r8, r9, r8, lsl #16
    6e90:	225d0108 	subscs	r0, sp, #2	; 0x2
    6e94:	1d000007 	stcne	0, cr0, [r0, #-28]
    6e98:	000029a5 	andeq	r2, r0, r5, lsr #19
    6e9c:	3a024e01 	bcc	9a6a8 <__Stack_Size+0x9a2a8>
    6ea0:	2f000000 	svccs	0x00000000
    6ea4:	26000027 	strcs	r0, [r0], -r7, lsr #32
    6ea8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    6eac:	3a025001 	bcc	9aeb8 <__Stack_Size+0x9aab8>
    6eb0:	00000000 	andeq	r0, r0, r0
    6eb4:	2b740120 	blcs	1d0733c <__Stack_Size+0x1d06f3c>
    6eb8:	67010000 	strvs	r0, [r1, -r0]
    6ebc:	69880102 	stmibvs	r8, {r1, r8}
    6ec0:	69a00800 	stmibvs	r0!, {fp}
    6ec4:	5d010800 	stcpl	8, cr0, [r1]
    6ec8:	00000757 	andeq	r0, r0, r7, asr r7
    6ecc:	0029a51d 	eoreq	sl, r9, sp, lsl r5
    6ed0:	02660100 	rsbeq	r0, r6, #0	; 0x0
    6ed4:	0000003a 	andeq	r0, r0, sl, lsr r0
    6ed8:	00002742 	andeq	r2, r0, r2, asr #14
    6edc:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    6ee0:	02680100 	rsbeq	r0, r8, #0	; 0x0
    6ee4:	0000003a 	andeq	r0, r0, sl, lsr r0
    6ee8:	d8011c00 	stmdale	r1, {sl, fp, ip}
    6eec:	01000029 	tsteq	r0, r9, lsr #32
    6ef0:	8e010285 	cdphi	2, 0, cr0, cr1, cr5, {4}
    6ef4:	a0000000 	andge	r0, r0, r0
    6ef8:	c0080069 	andgt	r0, r8, r9, rrx
    6efc:	01080069 	tsteq	r8, r9, rrx
    6f00:	0007aa5d 	andeq	sl, r7, sp, asr sl
    6f04:	29a51d00 	stmibcs	r5!, {r8, sl, fp, ip}
    6f08:	84010000 	strhi	r0, [r1]
    6f0c:	00003a02 	andeq	r3, r0, r2, lsl #20
    6f10:	00275500 	eoreq	r5, r7, r0, lsl #10
    6f14:	1ea21e00 	cdpne	14, 10, cr1, cr2, cr0, {0}
    6f18:	86010000 	strhi	r0, [r1], -r0
    6f1c:	00008e02 	andeq	r8, r0, r2, lsl #28
    6f20:	6d742600 	ldclvs	6, cr2, [r4]
    6f24:	88010070 	stmdahi	r1, {r4, r5, r6}
    6f28:	00003a02 	andeq	r3, r0, r2, lsl #20
    6f2c:	2a322300 	bcs	c8fb34 <__Stack_Size+0xc8f734>
    6f30:	88010000 	stmdahi	r1, {}
    6f34:	00003a02 	andeq	r3, r0, r2, lsl #20
    6f38:	00530100 	subseq	r0, r3, r0, lsl #2
    6f3c:	2b2d011c 	blcs	b473b4 <__Stack_Size+0xb46fb4>
    6f40:	ad010000 	stcge	0, cr0, [r1]
    6f44:	003a0102 	eorseq	r0, sl, r2, lsl #2
    6f48:	69c00000 	stmibvs	r0, {}^
    6f4c:	6a040800 	bvs	108f54 <__Stack_Size+0x108b54>
    6f50:	5d010800 	stcpl	8, cr0, [r1]
    6f54:	00000807 	andeq	r0, r0, r7, lsl #16
    6f58:	0029a51d 	eoreq	sl, r9, sp, lsl r5
    6f5c:	02ac0100 	adceq	r0, ip, #0	; 0x0
    6f60:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f64:	00002768 	andeq	r2, r0, r8, ror #14
    6f68:	002b9625 	eoreq	r9, fp, r5, lsr #12
    6f6c:	02ae0100 	adceq	r0, lr, #0	; 0x0
    6f70:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f74:	00002791 	muleq	r0, r1, r7
    6f78:	001d6125 	andseq	r6, sp, r5, lsr #2
    6f7c:	02af0100 	adceq	r0, pc, #0	; 0x0
    6f80:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f84:	000027ba 	strheq	r2, [r0], -sl
    6f88:	002a3225 	eoreq	r3, sl, r5, lsr #4
    6f8c:	02af0100 	adceq	r0, pc, #0	; 0x0
    6f90:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f94:	000027e3 	andeq	r2, r0, r3, ror #15
    6f98:	92011c00 	andls	r1, r1, #0	; 0x0
    6f9c:	01000028 	tsteq	r0, r8, lsr #32
    6fa0:	3a0102db 	bcc	47b14 <__Stack_Size+0x47714>
    6fa4:	04000000 	streq	r0, [r0]
    6fa8:	1808006a 	stmdane	r8, {r1, r3, r5, r6}
    6fac:	0108006a 	tsteq	r8, sl, rrx
    6fb0:	0008505d 	andeq	r5, r8, sp, asr r0
    6fb4:	29a51d00 	stmibcs	r5!, {r8, sl, fp, ip}
    6fb8:	da010000 	ble	46fc0 <__Stack_Size+0x46bc0>
    6fbc:	00003a02 	andeq	r3, r0, r2, lsl #20
    6fc0:	00280100 	eoreq	r0, r8, r0, lsl #2
    6fc4:	29022500 	stmdbcs	r2, {r8, sl, sp}
    6fc8:	dc010000 	stcle	0, cr0, [r1], {0}
    6fcc:	00003a02 	andeq	r3, r0, r2, lsl #20
    6fd0:	00281400 	eoreq	r1, r8, r0, lsl #8
    6fd4:	6d742600 	ldclvs	6, cr2, [r4]
    6fd8:	dd010070 	stcle	0, cr0, [r1, #-448]
    6fdc:	00003a02 	andeq	r3, r0, r2, lsl #20
    6fe0:	01270000 	teqeq	r7, r0
    6fe4:	00002a92 	muleq	r0, r2, sl
    6fe8:	3a01fa01 	bcc	857f4 <__Stack_Size+0x853f4>
    6fec:	18000000 	stmdane	r0, {}
    6ff0:	2408006a 	strcs	r0, [r8], #-106
    6ff4:	2708006a 	strcs	r0, [r8, -sl, rrx]
    6ff8:	17000028 	strne	r0, [r0, -r8, lsr #32]
    6ffc:	0029fd01 	eoreq	pc, r9, r1, lsl #26
    7000:	01eb0100 	mvneq	r0, r0, lsl #2
    7004:	08006a24 	stmdaeq	r0, {r2, r5, r9, fp, sp, lr}
    7008:	08006a32 	stmdaeq	r0, {r1, r4, r5, r9, fp, sp, lr}
    700c:	00002852 	andeq	r2, r0, r2, asr r8
    7010:	00000892 	muleq	r0, r2, r8
    7014:	002bf516 	eoreq	pc, fp, r6, lsl r5
    7018:	3aea0100 	bcc	ffa87420 <SCS_BASE+0x1fa79420>
    701c:	7d000000 	stcvc	0, cr0, [r0]
    7020:	00000028 	andeq	r0, r0, r8, lsr #32
    7024:	29740128 	ldmdbcs	r4!, {r3, r5, r8}^
    7028:	dd010000 	stcle	0, cr0, [r1]
    702c:	006a3401 	rsbeq	r3, sl, r1, lsl #8
    7030:	006a4008 	rsbeq	r4, sl, r8
    7034:	00289008 	eoreq	r9, r8, r8
    7038:	11012800 	tstne	r1, r0, lsl #16
    703c:	0100002b 	tsteq	r0, fp, lsr #32
    7040:	6a4001d1 	bvs	100778c <__Stack_Size+0x100738c>
    7044:	6a4c0800 	bvs	130904c <__Stack_Size+0x1308c4c>
    7048:	28bb0800 	ldmcs	fp!, {fp}
    704c:	01280000 	teqeq	r8, r0
    7050:	000028f0 	strdeq	r2, [r0], -r0
    7054:	4c01c501 	cfstr32mi	mvfx12, [r1], {1}
    7058:	5808006a 	stmdapl	r8, {r1, r3, r5, r6}
    705c:	e608006a 	str	r0, [r8], -sl, rrx
    7060:	28000028 	stmdacs	r0, {r3, r5}
    7064:	0028c001 	eoreq	ip, r8, r1
    7068:	01b90100 	undefined instruction 0x01b90100
    706c:	08006a58 	stmdaeq	r0, {r3, r4, r6, r9, fp, sp, lr}
    7070:	08006a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, sp, lr}
    7074:	00002911 	andeq	r2, r0, r1, lsl r9
    7078:	00024300 	andeq	r4, r2, r0, lsl #6
    707c:	a5000200 	strge	r0, [r0, #-512]
    7080:	0400001b 	streq	r0, [r0], #-27
    7084:	00043001 	andeq	r3, r4, r1
    7088:	2cec0100 	stfcse	f0, [ip]
    708c:	04f40000 	ldrbteq	r0, [r4]
    7090:	6a640000 	bvs	1907098 <__Stack_Size+0x1906c98>
    7094:	6b440800 	blvs	110909c <__Stack_Size+0x1108c9c>
    7098:	1bab0800 	blne	feac90a0 <SCS_BASE+0x1eabb0a0>
    709c:	04020000 	streq	r0, [r2]
    70a0:	00429b05 	subeq	r9, r2, r5, lsl #22
    70a4:	05020200 	streq	r0, [r2, #-512]
    70a8:	00000494 	muleq	r0, r4, r4
    70ac:	86060102 	strhi	r0, [r6], -r2, lsl #2
    70b0:	03000005 	movweq	r0, #5	; 0x5
    70b4:	00323375 	eorseq	r3, r2, r5, ror r3
    70b8:	00452702 	subeq	r2, r5, r2, lsl #14
    70bc:	04020000 	streq	r0, [r2]
    70c0:	00431507 	subeq	r1, r3, r7, lsl #10
    70c4:	07020200 	streq	r0, [r2, -r0, lsl #4]
    70c8:	0000064d 	andeq	r0, r0, sp, asr #12
    70cc:	00387503 	eorseq	r7, r8, r3, lsl #10
    70d0:	005d2902 	subseq	r2, sp, r2, lsl #18
    70d4:	01020000 	tsteq	r2, r0
    70d8:	00058408 	andeq	r8, r5, r8, lsl #8
    70dc:	00450400 	subeq	r0, r5, r0, lsl #8
    70e0:	01050000 	tsteq	r5, r0
    70e4:	007e3902 	rsbseq	r3, lr, r2, lsl #18
    70e8:	18060000 	stmdane	r6, {}
    70ec:	0000000b 	andeq	r0, r0, fp
    70f0:	54455307 	strbpl	r5, [r5], #-775
    70f4:	08000100 	stmdaeq	r0, {r8}
    70f8:	00002fd8 	ldrdeq	r2, [r0], -r8
    70fc:	00693902 	rsbeq	r3, r9, r2, lsl #18
    7100:	01050000 	tsteq	r5, r0
    7104:	009e3b02 	addseq	r3, lr, r2, lsl #22
    7108:	fd060000 	stc2	0, cr0, [r6]
    710c:	0000000c 	andeq	r0, r0, ip
    7110:	001a5006 	andseq	r5, sl, r6
    7114:	08000100 	stmdaeq	r0, {r8}
    7118:	00000f76 	andeq	r0, r0, r6, ror pc
    711c:	00893b02 	addeq	r3, r9, r2, lsl #22
    7120:	04090000 	streq	r0, [r9]
    7124:	03080a07 	movweq	r0, #35335	; 0x8a07
    7128:	00d301a4 	sbcseq	r0, r3, r4, lsr #3
    712c:	430b0000 	movwmi	r0, #45056	; 0xb000
    7130:	a5030052 	strge	r0, [r3, #-82]
    7134:	00006401 	andeq	r6, r0, r1, lsl #8
    7138:	00230200 	eoreq	r0, r3, r0, lsl #4
    713c:	5253430b 	subspl	r4, r3, #738197504	; 0x2c000000
    7140:	01a60300 	undefined instruction 0x01a60300
    7144:	00000064 	andeq	r0, r0, r4, rrx
    7148:	00042302 	andeq	r2, r4, r2, lsl #6
    714c:	2d53010c 	ldfcse	f0, [r3, #-48]
    7150:	52010000 	andpl	r0, r1, #0	; 0x0
    7154:	006a6401 	rsbeq	r6, sl, r1, lsl #8
    7158:	006a7008 	rsbeq	r7, sl, r8
    715c:	f85d0108 	undefined instruction 0xf85d0108
    7160:	0d000000 	stceq	0, cr0, [r0]
    7164:	00000ec4 	andeq	r0, r0, r4, asr #29
    7168:	009e5101 	addseq	r5, lr, r1, lsl #2
    716c:	50010000 	andpl	r0, r1, r0
    7170:	e1010c00 	tst	r1, r0, lsl #24
    7174:	0100002c 	tsteq	r0, ip, lsr #32
    7178:	6a700162 	bvs	1c07708 <__Stack_Size+0x1c07308>
    717c:	6a7c0800 	bvs	1f09184 <__Stack_Size+0x1f08d84>
    7180:	5d010800 	stcpl	8, cr0, [r1]
    7184:	0000011d 	andeq	r0, r0, sp, lsl r1
    7188:	000ec40d 	andeq	ip, lr, sp, lsl #8
    718c:	9e610100 	powlss	f0, f1, f0
    7190:	01000000 	tsteq	r0, r0
    7194:	010c0050 	qaddeq	r0, r0, ip
    7198:	00002d0e 	andeq	r2, r0, lr, lsl #26
    719c:	7c017b01 	stcvc	11, cr7, [r1], {1}
    71a0:	9008006a 	andls	r0, r8, sl, rrx
    71a4:	0108006a 	tsteq	r8, sl, rrx
    71a8:	0001535d 	andeq	r5, r1, sp, asr r3
    71ac:	2ccb0e00 	stclcs	14, cr0, [fp], {0}
    71b0:	7a010000 	bvc	471b8 <__Stack_Size+0x46db8>
    71b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    71b8:	0000293c 	andeq	r2, r0, ip, lsr r9
    71bc:	001d610f 	andseq	r6, sp, pc, lsl #2
    71c0:	3a7c0100 	bcc	1f075c8 <__Stack_Size+0x1f071c8>
    71c4:	4f000000 	svcmi	0x00000000
    71c8:	00000029 	andeq	r0, r0, r9, lsr #32
    71cc:	2d67010c 	stfcse	f0, [r7, #-48]!
    71d0:	96010000 	strls	r0, [r1], -r0
    71d4:	006a9001 	rsbeq	r9, sl, r1
    71d8:	006a9c08 	rsbeq	r9, sl, r8, lsl #24
    71dc:	785d0108 	ldmdavc	sp, {r3, r8}^
    71e0:	0d000001 	stceq	0, cr0, [r0, #-4]
    71e4:	00000ec4 	andeq	r0, r0, r4, asr #29
    71e8:	009e9501 	addseq	r9, lr, r1, lsl #10
    71ec:	50010000 	andpl	r0, r1, r0
    71f0:	21011000 	tstcs	r1, r0
    71f4:	0100002d 	tsteq	r0, sp, lsr #32
    71f8:	007e01f3 	ldrshteq	r0, [lr], #-19
    71fc:	6a9c0000 	bvs	fe707204 <SCS_BASE+0x1e6f9204>
    7200:	6ab00800 	bvs	fec09208 <SCS_BASE+0x1ebfb208>
    7204:	5d010800 	stcpl	8, cr0, [r1]
    7208:	000001ae 	andeq	r0, r0, lr, lsr #3
    720c:	002cd80e 	eoreq	sp, ip, lr, lsl #16
    7210:	3af20100 	bcc	ffc87618 <SCS_BASE+0x1fc79618>
    7214:	6d000000 	stcvs	0, cr0, [r0]
    7218:	11000029 	tstne	r0, r9, lsr #32
    721c:	00001ea2 	andeq	r1, r0, r2, lsr #29
    7220:	007ef401 	rsbseq	pc, lr, r1, lsl #8
    7224:	12000000 	andne	r0, r0, #0	; 0x0
    7228:	002ca401 	eoreq	sl, ip, r1, lsl #8
    722c:	01110100 	tsteq	r1, r0, lsl #2
    7230:	006ab001 	rsbeq	fp, sl, r1
    7234:	006ac008 	rsbeq	ip, sl, r8
    7238:	d55d0108 	ldrble	r0, [sp, #-264]
    723c:	13000001 	movwne	r0, #1	; 0x1
    7240:	00002cd8 	ldrdeq	r2, [r0], -r8
    7244:	3a011001 	bcc	4b250 <__Stack_Size+0x4ae50>
    7248:	01000000 	tsteq	r0, r0
    724c:	01140050 	tsteq	r4, r0, asr r0
    7250:	00002c8f 	andeq	r2, r0, pc, lsl #25
    7254:	c001d901 	andgt	sp, r1, r1, lsl #18
    7258:	f408006a 	vst4.16	{d0-d3}, [r8, :128], sl
    725c:	8008006a 	andhi	r0, r8, sl, rrx
    7260:	15000029 	strne	r0, [r0, #-41]
    7264:	002d3301 	eoreq	r3, sp, r1, lsl #6
    7268:	01ae0100 	undefined instruction 0x01ae0100
    726c:	08006af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr}
    7270:	08006b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, sp, lr}
    7274:	000029ab 	andeq	r2, r0, fp, lsr #19
    7278:	00000231 	andeq	r0, r0, r1, lsr r2
    727c:	002cbd0e 	eoreq	fp, ip, lr, lsl #26
    7280:	3aad0100 	bcc	feb47688 <SCS_BASE+0x1eb39688>
    7284:	d6000000 	strle	r0, [r0], -r0
    7288:	0e000029 	cdpeq	0, 0, cr0, cr0, cr9, {1}
    728c:	00002d45 	andeq	r2, r0, r5, asr #26
    7290:	0053ad01 	subseq	sl, r3, r1, lsl #26
    7294:	29e90000 	stmibcs	r9!, {}^
    7298:	610f0000 	mrsvs	r0, CPSR
    729c:	0100001d 	tsteq	r0, sp, lsl r0
    72a0:	00003aaf 	andeq	r3, r0, pc, lsr #21
    72a4:	002a0700 	eoreq	r0, sl, r0, lsl #14
    72a8:	01140000 	tsteq	r4, r0
    72ac:	00002cb2 	strheq	r2, [r0], -r2
    72b0:	2c014401 	cfstrscs	mvf4, [r1], {1}
    72b4:	4408006b 	strmi	r0, [r8], #-107
    72b8:	3008006b 	andcc	r0, r8, fp, rrx
    72bc:	0000002a 	andeq	r0, r0, sl, lsr #32
    72c0:	000008b9 	strheq	r0, [r0], -r9
    72c4:	1ce50002 	stclne	0, cr0, [r5], #8
    72c8:	01040000 	tsteq	r4, r0
    72cc:	00000430 	andeq	r0, r0, r0, lsr r4
    72d0:	0030e001 	eorseq	lr, r0, r1
    72d4:	0004f400 	andeq	pc, r4, r0, lsl #8
    72d8:	006b4400 	rsbeq	r4, fp, r0, lsl #8
    72dc:	006ee808 	rsbeq	lr, lr, r8, lsl #16
    72e0:	001c8108 	andseq	r8, ip, r8, lsl #2
    72e4:	05040200 	streq	r0, [r4, #-512]
    72e8:	0000429b 	muleq	r0, fp, r2
    72ec:	94050202 	strls	r0, [r5], #-514
    72f0:	02000004 	andeq	r0, r0, #4	; 0x4
    72f4:	05860601 	streq	r0, [r6, #1537]
    72f8:	75030000 	strvc	r0, [r3]
    72fc:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    7300:	00004527 	andeq	r4, r0, r7, lsr #10
    7304:	07040200 	streq	r0, [r4, -r0, lsl #4]
    7308:	00004315 	andeq	r4, r0, r5, lsl r3
    730c:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    7310:	03000006 	movweq	r0, #6	; 0x6
    7314:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    7318:	00005d29 	andeq	r5, r0, r9, lsr #26
    731c:	08010200 	stmdaeq	r1, {r9}
    7320:	00000584 	andeq	r0, r0, r4, lsl #11
    7324:	00004504 	andeq	r4, r0, r4, lsl #10
    7328:	02010500 	andeq	r0, r1, #0	; 0x0
    732c:	00007e39 	andeq	r7, r0, r9, lsr lr
    7330:	0b180600 	bleq	608b38 <__Stack_Size+0x608738>
    7334:	07000000 	streq	r0, [r0, -r0]
    7338:	00544553 	subseq	r4, r4, r3, asr r5
    733c:	d8080001 	stmdale	r8, {r0}
    7340:	0200002f 	andeq	r0, r0, #47	; 0x2f
    7344:	00006939 	andeq	r6, r0, r9, lsr r9
    7348:	2dd70800 	ldclcs	8, cr0, [r7]
    734c:	39020000 	stmdbcc	r2, {}
    7350:	00000069 	andeq	r0, r0, r9, rrx
    7354:	3b020105 	blcc	87770 <__Stack_Size+0x87370>
    7358:	000000a9 	andeq	r0, r0, r9, lsr #1
    735c:	000cfd06 	andeq	pc, ip, r6, lsl #26
    7360:	50060000 	andpl	r0, r6, r0
    7364:	0100001a 	tsteq	r0, sl, lsl r0
    7368:	0f760800 	svceq	0x00760800
    736c:	3b020000 	blcc	87374 <__Stack_Size+0x86f74>
    7370:	00000094 	muleq	r0, r4, r0
    7374:	3e020105 	adfccs	f0, f2, f5
    7378:	000000c9 	andeq	r0, r0, r9, asr #1
    737c:	000f0506 	andeq	r0, pc, r6, lsl #10
    7380:	bc060000 	stclt	0, cr0, [r6], {0}
    7384:	01000011 	tsteq	r0, r1, lsl r0
    7388:	0fa50800 	svceq	0x00a50800
    738c:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    7390:	000000b4 	strheq	r0, [r0], -r4
    7394:	0a070409 	beq	1c83c0 <__Stack_Size+0x1c7fc0>
    7398:	01ab0328 	undefined instruction 0x01ab0328
    739c:	00000176 	andeq	r0, r0, r6, ror r1
    73a0:	0052430b 	subseq	r4, r2, fp, lsl #6
    73a4:	6401ac03 	strvs	sl, [r1], #-3075
    73a8:	02000000 	andeq	r0, r0, #0	; 0x0
    73ac:	530c0023 	movwpl	r0, #49187	; 0xc023
    73b0:	03000014 	movweq	r0, #20	; 0x14
    73b4:	006401ad 	rsbeq	r0, r4, sp, lsr #3
    73b8:	23020000 	movwcs	r0, #8192	; 0x2000
    73bc:	49430b04 	stmdbmi	r3, {r2, r8, r9, fp}^
    73c0:	ae030052 	mcrge	0, 0, r0, cr3, cr2, {2}
    73c4:	00006401 	andeq	r6, r0, r1, lsl #8
    73c8:	08230200 	stmdaeq	r3!, {r9}
    73cc:	002ef60c 	eoreq	pc, lr, ip, lsl #12
    73d0:	01af0300 	undefined instruction 0x01af0300
    73d4:	00000064 	andeq	r0, r0, r4, rrx
    73d8:	0c0c2302 	stceq	3, cr2, [ip], {2}
    73dc:	00002d78 	andeq	r2, r0, r8, ror sp
    73e0:	6401b003 	strvs	fp, [r1], #-3
    73e4:	02000000 	andeq	r0, r0, #0	; 0x0
    73e8:	180c1023 	stmdane	ip, {r0, r1, r5, ip}
    73ec:	0300002f 	movweq	r0, #47	; 0x2f
    73f0:	006401b1 	strhteq	r0, [r4], #-17
    73f4:	23020000 	movwcs	r0, #8192	; 0x2000
    73f8:	2f500c14 	svccs	0x00500c14
    73fc:	b2030000 	andlt	r0, r3, #0	; 0x0
    7400:	00006401 	andeq	r6, r0, r1, lsl #8
    7404:	18230200 	stmdane	r3!, {r9}
    7408:	002e4b0c 	eoreq	r4, lr, ip, lsl #22
    740c:	01b30300 	undefined instruction 0x01b30300
    7410:	00000064 	andeq	r0, r0, r4, rrx
    7414:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    7418:	00002de0 	andeq	r2, r0, r0, ror #27
    741c:	6401b403 	strvs	fp, [r1], #-1027
    7420:	02000000 	andeq	r0, r0, #0	; 0x0
    7424:	430b2023 	movwmi	r2, #45091	; 0xb023
    7428:	03005253 	movweq	r5, #595	; 0x253
    742c:	006401b5 	strhteq	r0, [r4], #-21
    7430:	23020000 	movwcs	r0, #8192	; 0x2000
    7434:	140d0024 	strne	r0, [sp], #-36
    7438:	01c51a04 	biceq	r1, r5, r4, lsl #20
    743c:	360e0000 	strcc	r0, [lr], -r0
    7440:	04000030 	streq	r0, [r0], #-48
    7444:	00003a1b 	andeq	r3, r0, fp, lsl sl
    7448:	00230200 	eoreq	r0, r3, r0, lsl #4
    744c:	002e3c0e 	eoreq	r3, lr, lr, lsl #24
    7450:	3a1c0400 	bcc	708458 <__Stack_Size+0x708058>
    7454:	02000000 	andeq	r0, r0, #0	; 0x0
    7458:	9f0e0423 	svcls	0x000e0423
    745c:	04000030 	streq	r0, [r0], #-48
    7460:	00003a1d 	andeq	r3, r0, sp, lsl sl
    7464:	08230200 	stmdaeq	r3!, {r9}
    7468:	0030520e 	eorseq	r5, r0, lr, lsl #4
    746c:	3a1e0400 	bcc	788474 <__Stack_Size+0x788074>
    7470:	02000000 	andeq	r0, r0, #0	; 0x0
    7474:	980e0c23 	stmdals	lr, {r0, r1, r5, sl, fp}
    7478:	0400002f 	streq	r0, [r0], #-47
    747c:	00003a1f 	andeq	r3, r0, pc, lsl sl
    7480:	10230200 	eorne	r0, r3, r0, lsl #4
    7484:	2e090800 	cdpcs	8, 0, cr0, cr9, cr0, {0}
    7488:	20040000 	andcs	r0, r4, r0
    748c:	00000176 	andeq	r0, r0, r6, ror r1
    7490:	2fd1010f 	svccs	0x00d1010f
    7494:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    7498:	007e0103 	rsbseq	r0, lr, r3, lsl #2
    749c:	14010000 	strne	r0, [r1]
    74a0:	10000002 	andne	r0, r0, r2
    74a4:	00002fa9 	andeq	r2, r0, r9, lsr #31
    74a8:	5303dd01 	movwpl	sp, #15617	; 0x3d01
    74ac:	11000000 	tstne	r0, r0
    74b0:	00706d74 	rsbseq	r6, r0, r4, ror sp
    74b4:	3a03df01 	bcc	ff0c0 <__Stack_Size+0xfecc0>
    74b8:	12000000 	andne	r0, r0, #0	; 0x0
    74bc:	00002f2f 	andeq	r2, r0, pc, lsr #30
    74c0:	3a03e001 	bcc	ff4cc <__Stack_Size+0xff0cc>
    74c4:	12000000 	andne	r0, r0, #0	; 0x0
    74c8:	00001ea2 	andeq	r1, r0, r2, lsr #29
    74cc:	7e03e101 	mvfvcs	f6, f1
    74d0:	00000000 	andeq	r0, r0, r0
    74d4:	2e670113 	mcrcs	1, 3, r0, cr7, cr3, {0}
    74d8:	7d010000 	stcvc	0, cr0, [r1]
    74dc:	006b4401 	rsbeq	r4, fp, r1, lsl #8
    74e0:	006b8408 	rsbeq	r8, fp, r8, lsl #8
    74e4:	145d0108 	ldrbne	r0, [sp], #-264
    74e8:	00302801 	eorseq	r2, r0, r1, lsl #16
    74ec:	01a00100 	lsleq	r0, r0, #2
    74f0:	08006b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, sp, lr}
    74f4:	08006bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp, sp, lr}
    74f8:	024c5d01 	subeq	r5, ip, #64	; 0x40
    74fc:	86150000 	ldrhi	r0, [r5], -r0
    7500:	01000030 	tsteq	r0, r0, lsr r0
    7504:	00003a9f 	muleq	r0, pc, sl
    7508:	00500100 	subseq	r0, r0, r0, lsl #2
    750c:	2e720116 	mrccs	1, 3, r0, cr2, cr6, {0}
    7510:	c7010000 	strgt	r0, [r1, -r0]
    7514:	0000c901 	andeq	ip, r0, r1, lsl #18
    7518:	006bb800 	rsbeq	fp, fp, r0, lsl #16
    751c:	006be808 	rsbeq	lr, fp, r8, lsl #16
    7520:	002a4f08 	eoreq	r4, sl, r8, lsl #30
    7524:	0002f100 	andeq	pc, r2, r0, lsl #2
    7528:	2f581700 	svccs	0x00581700
    752c:	c8010000 	stmdagt	r1, {}
    7530:	00000064 	andeq	r0, r0, r4, rrx
    7534:	00002a6e 	andeq	r2, r0, lr, ror #20
    7538:	001d1618 	andseq	r1, sp, r8, lsl r6
    753c:	c9c90100 	stmibgt	r9, {r8}^
    7540:	18000000 	stmdane	r0, {}
    7544:	0000301e 	andeq	r3, r0, lr, lsl r0
    7548:	007eca01 	rsbseq	ip, lr, r1, lsl #20
    754c:	d0190000 	andsle	r0, r9, r0
    7550:	bc000001 	stclt	0, cr0, [r0], {1}
    7554:	a808006b 	stmdage	r8, {r0, r1, r3, r5, r6}
    7558:	01000001 	tsteq	r0, r1
    755c:	0002becf 	andeq	fp, r2, pc, asr #29
    7560:	01e31a00 	mvneq	r1, r0, lsl #20
    7564:	c01b0000 	andsgt	r0, fp, r0
    7568:	1c000001 	stcne	0, cr0, [r0], {1}
    756c:	000001ef 	andeq	r0, r0, pc, ror #3
    7570:	0001fb1d 	andeq	pc, r1, sp, lsl fp
    7574:	1c520100 	ldfnee	f0, [r2], {0}
    7578:	00000207 	andeq	r0, r0, r7, lsl #4
    757c:	d01e0000 	andsle	r0, lr, r0
    7580:	d6000001 	strle	r0, [r0], -r1
    7584:	e008006b 	and	r0, r8, fp, rrx
    7588:	0108006b 	tsteq	r8, fp, rrx
    758c:	01e31ad4 	ldrdeq	r1, [r3, #164]!
    7590:	d61f0000 	ldrle	r0, [pc], -r0
    7594:	e008006b 	and	r0, r8, fp, rrx
    7598:	1c08006b 	stcne	0, cr0, [r8], {107}
    759c:	000001ef 	andeq	r0, r0, pc, ror #3
    75a0:	0001fb20 	andeq	pc, r1, r0, lsr #22
    75a4:	002a9900 	eoreq	r9, sl, r0, lsl #18
    75a8:	02071c00 	andeq	r1, r7, #0	; 0x0
    75ac:	00000000 	andeq	r0, r0, r0
    75b0:	7a011400 	bvc	4c5b8 <__Stack_Size+0x4c1b8>
    75b4:	0100002f 	tsteq	r0, pc, lsr #32
    75b8:	6be801ea 	blvs	ffa07d68 <SCS_BASE+0x1f9f9d68>
    75bc:	6bfc0800 	blvs	fff095c4 <SCS_BASE+0x1fefb5c4>
    75c0:	5d010800 	stcpl	8, cr0, [r1]
    75c4:	00000323 	andeq	r0, r0, r3, lsr #6
    75c8:	002f8415 	eoreq	r8, pc, r5, lsl r4
    75cc:	53e90100 	mvnpl	r0, #0	; 0x0
    75d0:	01000000 	tsteq	r0, r0
    75d4:	1d612150 	stfnee	f2, [r1, #-320]!
    75d8:	eb010000 	bl	475e0 <__Stack_Size+0x471e0>
    75dc:	0000003a 	andeq	r0, r0, sl, lsr r0
    75e0:	22005301 	andcs	r5, r0, #67108864	; 0x4000000
    75e4:	00313a01 	eorseq	r3, r1, r1, lsl #20
    75e8:	01070100 	tsteq	r7, r0, lsl #2
    75ec:	006bfc01 	rsbeq	pc, fp, r1, lsl #24
    75f0:	006c0808 	rsbeq	r0, ip, r8, lsl #16
    75f4:	4a5d0108 	bmi	1747a1c <__Stack_Size+0x174761c>
    75f8:	23000003 	movwcs	r0, #3	; 0x3
    75fc:	00000ec4 	andeq	r0, r0, r4, asr #29
    7600:	a9010601 	stmdbge	r1, {r0, r9, sl}
    7604:	01000000 	tsteq	r0, r0
    7608:	01220050 	qsubeq	r0, r0, r2
    760c:	00002eb0 	strheq	r2, [r0], -r0
    7610:	01012001 	tsteq	r1, r1
    7614:	08006c08 	stmdaeq	r0, {r3, sl, fp, sp, lr}
    7618:	08006c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp, sp, lr}
    761c:	03915d01 	orrseq	r5, r1, #64	; 0x40
    7620:	b2240000 	eorlt	r0, r4, #0	; 0x0
    7624:	0100002f 	tsteq	r0, pc, lsr #32
    7628:	003a011f 	eorseq	r0, sl, pc, lsl r1
    762c:	2aac0000 	bcs	feb07634 <SCS_BASE+0x1eaf9634>
    7630:	1b230000 	blne	8c7638 <__Stack_Size+0x8c7238>
    7634:	0100002e 	tsteq	r0, lr, lsr #32
    7638:	003a011f 	eorseq	r0, sl, pc, lsl r1
    763c:	51010000 	tstpl	r1, r0
    7640:	001d6125 	andseq	r6, sp, r5, lsr #2
    7644:	01210100 	teqeq	r1, r0, lsl #2
    7648:	0000003a 	andeq	r0, r0, sl, lsr r0
    764c:	00002abf 	strheq	r2, [r0], -pc
    7650:	fe012200 	cdp2	2, 0, cr2, cr1, cr0, {0}
    7654:	0100002d 	tsteq	r0, sp, lsr #32
    7658:	1c01013d 	stfnes	f0, [r1], {61}
    765c:	2808006c 	stmdacs	r8, {r2, r3, r5, r6}
    7660:	0108006c 	tsteq	r8, ip, rrx
    7664:	0003b85d 	andeq	fp, r3, sp, asr r8
    7668:	0ec42300 	cdpeq	3, 12, cr2, cr4, cr0, {0}
    766c:	3c010000 	stccc	0, cr0, [r1], {0}
    7670:	0000a901 	andeq	sl, r0, r1, lsl #18
    7674:	00500100 	subseq	r0, r0, r0, lsl #2
    7678:	2fc00122 	svccs	0x00c00122
    767c:	50010000 	andpl	r0, r1, r0
    7680:	6c280101 	stfvss	f0, [r8], #-4
    7684:	6c3c0800 	ldcvs	8, cr0, [ip]
    7688:	5d010800 	stcpl	8, cr0, [r1]
    768c:	000003f1 	strdeq	r0, [r0], -r1
    7690:	00308e24 	eorseq	r8, r0, r4, lsr #28
    7694:	014f0100 	cmpeq	pc, r0, lsl #2
    7698:	0000003a 	andeq	r0, r0, sl, lsr r0
    769c:	00002add 	ldrdeq	r2, [r0], -sp
    76a0:	001d6125 	andseq	r6, sp, r5, lsr #2
    76a4:	01510100 	cmpeq	r1, r0, lsl #2
    76a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    76ac:	00002af0 	strdeq	r2, [r0], -r0
    76b0:	e2012600 	and	r2, r1, #0	; 0x0
    76b4:	0100002e 	tsteq	r0, lr, lsr #32
    76b8:	5301016e 	movwpl	r0, #4462	; 0x116e
    76bc:	3c000000 	stccc	0, cr0, [r0], {0}
    76c0:	4c08006c 	stcmi	0, cr0, [r8], {108}
    76c4:	0108006c 	tsteq	r8, ip, rrx
    76c8:	2b01225d 	blcs	50044 <__Stack_Size+0x4fc44>
    76cc:	01000031 	tsteq	r0, r1, lsr r0
    76d0:	4c010185 	stfmis	f0, [r1], {133}
    76d4:	6008006c 	andvs	r0, r8, ip, rrx
    76d8:	0108006c 	tsteq	r8, ip, rrx
    76dc:	0004425d 	andeq	r4, r4, sp, asr r2
    76e0:	30132400 	andscc	r2, r3, r0, lsl #8
    76e4:	84010000 	strhi	r0, [r1]
    76e8:	00003a01 	andeq	r3, r0, r1, lsl #20
    76ec:	002b0e00 	eoreq	r0, fp, r0, lsl #28
    76f0:	1d612500 	cfstr64ne	mvdx2, [r1]
    76f4:	86010000 	strhi	r0, [r1], -r0
    76f8:	00003a01 	andeq	r3, r0, r1, lsl #20
    76fc:	002b2100 	eoreq	r2, fp, r0, lsl #2
    7700:	01220000 	teqeq	r2, r0
    7704:	00002f1f 	andeq	r2, r0, pc, lsl pc
    7708:	0101a601 	tsteq	r1, r1, lsl #12
    770c:	08006c60 	stmdaeq	r0, {r5, r6, sl, fp, sp, lr}
    7710:	08006c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp, sp, lr}
    7714:	047b5d01 	ldrbteq	r5, [fp], #-3329
    7718:	81240000 	teqhi	r4, r0
    771c:	0100002d 	tsteq	r0, sp, lsr #32
    7720:	003a01a5 	eorseq	r0, sl, r5, lsr #3
    7724:	2b3f0000 	blcs	fc772c <__Stack_Size+0xfc732c>
    7728:	61250000 	teqvs	r5, r0
    772c:	0100001d 	tsteq	r0, sp, lsl r0
    7730:	003a01a7 	eorseq	r0, sl, r7, lsr #3
    7734:	2b520000 	blcs	148773c <__Stack_Size+0x148733c>
    7738:	22000000 	andcs	r0, r0, #0	; 0x0
    773c:	00316201 	eorseq	r6, r1, r1, lsl #4
    7740:	01c70100 	biceq	r0, r7, r0, lsl #2
    7744:	006c7401 	rsbeq	r7, ip, r1, lsl #8
    7748:	006c8808 	rsbeq	r8, ip, r8, lsl #16
    774c:	b05d0108 	subslt	r0, sp, r8, lsl #2
    7750:	23000004 	movwcs	r0, #4	; 0x4
    7754:	00002d81 	andeq	r2, r0, r1, lsl #27
    7758:	3a01c601 	bcc	78f64 <__Stack_Size+0x78b64>
    775c:	01000000 	tsteq	r0, r0
    7760:	1d612750 	stclne	7, cr2, [r1, #-320]!
    7764:	c8010000 	stmdagt	r1, {}
    7768:	00003a01 	andeq	r3, r0, r1, lsl #20
    776c:	00530100 	subseq	r0, r3, r0, lsl #2
    7770:	30620122 	rsbcc	r0, r2, r2, lsr #2
    7774:	ea010000 	b	4777c <__Stack_Size+0x4737c>
    7778:	6c880101 	stfvss	f0, [r8], {1}
    777c:	6ca40800 	stcvs	8, cr0, [r4]
    7780:	5d010800 	stcpl	8, cr0, [r1]
    7784:	000004e5 	andeq	r0, r0, r5, ror #9
    7788:	00314d23 	eorseq	r4, r1, r3, lsr #26
    778c:	01e90100 	mvneq	r0, r0, lsl #2
    7790:	00000053 	andeq	r0, r0, r3, asr r0
    7794:	c4235001 	strtgt	r5, [r3], #-1
    7798:	0100000e 	tsteq	r0, lr
    779c:	00a901e9 	adceq	r0, r9, r9, ror #3
    77a0:	51010000 	tstpl	r1, r0
    77a4:	c6012200 	strgt	r2, [r1], -r0, lsl #4
    77a8:	0100002e 	tsteq	r0, lr, lsr #32
    77ac:	a4010209 	strge	r0, [r1], #-521
    77b0:	b008006c 	andlt	r0, r8, ip, rrx
    77b4:	0108006c 	tsteq	r8, ip, rrx
    77b8:	00050c5d 	andeq	r0, r5, sp, asr ip
    77bc:	2ff42300 	svccs	0x00f42300
    77c0:	08010000 	stmdaeq	r1, {}
    77c4:	00003a02 	andeq	r3, r0, r2, lsl #20
    77c8:	00500100 	subseq	r0, r0, r0, lsl #2
    77cc:	2d8a0122 	stfcss	f0, [sl, #136]
    77d0:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    77d4:	6cb00102 	ldfvss	f0, [r0], #8
    77d8:	6cc40800 	stclvs	8, cr0, [r4], {0}
    77dc:	5d010800 	stcpl	8, cr0, [r1]
    77e0:	00000545 	andeq	r0, r0, r5, asr #10
    77e4:	002df424 	eoreq	pc, sp, r4, lsr #8
    77e8:	021d0100 	andseq	r0, sp, #0	; 0x0
    77ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    77f0:	00002b70 	andeq	r2, r0, r0, ror fp
    77f4:	001d6125 	andseq	r6, sp, r5, lsr #2
    77f8:	021f0100 	andseq	r0, pc, #0	; 0x0
    77fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    7800:	00002b83 	andeq	r2, r0, r3, lsl #23
    7804:	af012200 	svcge	0x00012200
    7808:	01000030 	tsteq	r0, r0, lsr r0
    780c:	c401023d 	strgt	r0, [r1], #-573
    7810:	e408006c 	str	r0, [r8], #-108
    7814:	0108006c 	tsteq	r8, ip, rrx
    7818:	00056c5d 	andeq	r6, r5, sp, asr ip
    781c:	2dc82300 	stclcs	3, cr2, [r8]
    7820:	3c010000 	stccc	0, cr0, [r1], {0}
    7824:	00005302 	andeq	r5, r0, r2, lsl #6
    7828:	00500100 	subseq	r0, r0, r0, lsl #2
    782c:	2ed70122 	cdpcs	1, 13, cr0, cr7, cr2, {1}
    7830:	64010000 	strvs	r0, [r1]
    7834:	6ce40102 	stfvse	f0, [r4], #8
    7838:	6cf00800 	ldclvs	8, cr0, [r0]
    783c:	5d010800 	stcpl	8, cr0, [r1]
    7840:	00000593 	muleq	r0, r3, r5
    7844:	000ec423 	andeq	ip, lr, r3, lsr #8
    7848:	02630100 	rsbeq	r0, r3, #0	; 0x0
    784c:	000000a9 	andeq	r0, r0, r9, lsr #1
    7850:	22005001 	andcs	r5, r0, #1	; 0x1
    7854:	002fe301 	eoreq	lr, pc, r1, lsl #6
    7858:	027a0100 	rsbseq	r0, sl, #0	; 0x0
    785c:	006cf001 	rsbeq	pc, ip, r1
    7860:	006d0008 	rsbeq	r0, sp, r8
    7864:	bc5d0108 	ldflte	f0, [sp], {8}
    7868:	24000005 	strcs	r0, [r0], #-5
    786c:	00002e88 	andeq	r2, r0, r8, lsl #29
    7870:	3a027901 	bcc	a5c7c <__Stack_Size+0xa587c>
    7874:	a1000000 	tstge	r0, r0
    7878:	0000002b 	andeq	r0, r0, fp, lsr #32
    787c:	31020122 	tstcc	r2, r2, lsr #2
    7880:	8d010000 	stchi	0, cr0, [r1]
    7884:	6d000102 	stfvss	f0, [r0, #-8]
    7888:	6d0c0800 	stcvs	8, cr0, [ip]
    788c:	5d010800 	stcpl	8, cr0, [r1]
    7890:	000005e3 	andeq	r0, r0, r3, ror #11
    7894:	000ec423 	andeq	ip, lr, r3, lsr #8
    7898:	028c0100 	addeq	r0, ip, #0	; 0x0
    789c:	000000a9 	andeq	r0, r0, r9, lsr #1
    78a0:	22005001 	andcs	r5, r0, #1	; 0x1
    78a4:	0030ce01 	eorseq	ip, r0, r1, lsl #28
    78a8:	029d0100 	addseq	r0, sp, #0	; 0x0
    78ac:	006d0c01 	rsbeq	r0, sp, r1, lsl #24
    78b0:	006dc408 	rsbeq	ip, sp, r8, lsl #8
    78b4:	445d0108 	ldrbmi	r0, [sp], #-264
    78b8:	24000006 	strcs	r0, [r0], #-6
    78bc:	00003047 	andeq	r3, r0, r7, asr #32
    78c0:	44029c01 	strmi	r9, [r2], #-3073
    78c4:	b4000006 	strlt	r0, [r0], #-6
    78c8:	2800002b 	stmdacs	r0, {r0, r1, r3, r5}
    78cc:	00706d74 	rsbseq	r6, r0, r4, ror sp
    78d0:	3a029e01 	bcc	af0dc <__Stack_Size+0xaecdc>
    78d4:	d2000000 	andle	r0, r0, #0	; 0x0
    78d8:	2500002b 	strcs	r0, [r0, #-43]
    78dc:	00002ebe 	strheq	r2, [r0], -lr
    78e0:	3a029e01 	bcc	af0ec <__Stack_Size+0xaecec>
    78e4:	06000000 	streq	r0, [r0], -r0
    78e8:	1200002c 	andne	r0, r0, #44	; 0x2c
    78ec:	00002f0e 	andeq	r2, r0, lr, lsl #30
    78f0:	3a029e01 	bcc	af0fc <__Stack_Size+0xaecfc>
    78f4:	12000000 	andne	r0, r0, #0	; 0x0
    78f8:	00002e53 	andeq	r2, r0, r3, asr lr
    78fc:	3a029e01 	bcc	af108 <__Stack_Size+0xaed08>
    7900:	00000000 	andeq	r0, r0, r0
    7904:	01c50429 	biceq	r0, r5, r9, lsr #8
    7908:	01220000 	teqeq	r2, r0
    790c:	00002e26 	andeq	r2, r0, r6, lsr #28
    7910:	01030101 	tsteq	r3, r1, lsl #2
    7914:	08006dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp, sp, lr}
    7918:	08006de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp, sp, lr}
    791c:	067f5d01 	ldrbteq	r5, [pc], -r1, lsl #26
    7920:	54230000 	strtpl	r0, [r3]
    7924:	01000031 	tsteq	r0, r1, lsr r0
    7928:	003a0300 	eorseq	r0, sl, r0, lsl #6
    792c:	50010000 	andpl	r0, r1, r0
    7930:	000ec423 	andeq	ip, lr, r3, lsr #8
    7934:	03000100 	movweq	r0, #256	; 0x100
    7938:	000000a9 	andeq	r0, r0, r9, lsr #1
    793c:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    7940:	00306f01 	eorseq	r6, r0, r1, lsl #30
    7944:	03220100 	teqeq	r2, #0	; 0x0
    7948:	006de001 	rsbeq	lr, sp, r1
    794c:	006dfc08 	rsbeq	pc, sp, r8, lsl #24
    7950:	b45d0108 	ldrblt	r0, [sp], #-264
    7954:	23000006 	movwcs	r0, #6	; 0x6
    7958:	00002de5 	andeq	r2, r0, r5, ror #27
    795c:	3a032101 	bcc	cfd68 <__Stack_Size+0xcf968>
    7960:	01000000 	tsteq	r0, r0
    7964:	0ec42350 	mcreq	3, 6, r2, cr4, cr0, {2}
    7968:	21010000 	tstcs	r1, r0
    796c:	0000a903 	andeq	sl, r0, r3, lsl #18
    7970:	00510100 	subseq	r0, r1, r0, lsl #2
    7974:	2f390122 	svccs	0x00390122
    7978:	44010000 	strmi	r0, [r1]
    797c:	6dfc0103 	ldfvse	f0, [ip, #12]!
    7980:	6e180800 	cdpvs	8, 1, cr0, cr8, cr0, {0}
    7984:	5d010800 	stcpl	8, cr0, [r1]
    7988:	000006e9 	andeq	r0, r0, r9, ror #13
    798c:	002eff23 	eoreq	pc, lr, r3, lsr #30
    7990:	03430100 	movteq	r0, #12544	; 0x3100
    7994:	0000003a 	andeq	r0, r0, sl, lsr r0
    7998:	c4235001 	strtgt	r5, [r3], #-1
    799c:	0100000e 	tsteq	r0, lr
    79a0:	00a90343 	adceq	r0, r9, r3, asr #6
    79a4:	51010000 	tstpl	r1, r0
    79a8:	b1012200 	tstlt	r1, r0, lsl #4
    79ac:	0100002d 	tsteq	r0, sp, lsr #32
    79b0:	18010364 	stmdane	r1, {r2, r5, r6, r8, r9}
    79b4:	3408006e 	strcc	r0, [r8], #-110
    79b8:	0108006e 	tsteq	r8, lr, rrx
    79bc:	00071e5d 	andeq	r1, r7, sp, asr lr
    79c0:	2de52300 	stclcs	3, cr2, [r5]
    79c4:	63010000 	movwvs	r0, #4096	; 0x1000
    79c8:	00003a03 	andeq	r3, r0, r3, lsl #20
    79cc:	23500100 	cmpcs	r0, #0	; 0x0
    79d0:	00000ec4 	andeq	r0, r0, r4, asr #29
    79d4:	a9036301 	stmdbge	r3, {r0, r8, r9, sp, lr}
    79d8:	01000000 	tsteq	r0, r0
    79dc:	01220051 	qsubeq	r0, r1, r2
    79e0:	00002e99 	muleq	r0, r9, lr
    79e4:	01038501 	tsteq	r3, r1, lsl #10
    79e8:	08006e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp, sp, lr}
    79ec:	08006e50 	stmdaeq	r0, {r4, r6, r9, sl, fp, sp, lr}
    79f0:	07535d01 	ldrbeq	r5, [r3, -r1, lsl #26]
    79f4:	ff230000 	undefined instruction 0xff230000
    79f8:	0100002e 	tsteq	r0, lr, lsr #32
    79fc:	003a0384 	eorseq	r0, sl, r4, lsl #7
    7a00:	50010000 	andpl	r0, r1, r0
    7a04:	000ec423 	andeq	ip, lr, r3, lsr #8
    7a08:	03840100 	orreq	r0, r4, #0	; 0x0
    7a0c:	000000a9 	andeq	r0, r0, r9, lsr #1
    7a10:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    7a14:	002f6701 	eoreq	r6, pc, r1, lsl #14
    7a18:	039d0100 	orrseq	r0, sp, #0	; 0x0
    7a1c:	006e5001 	rsbeq	r5, lr, r1
    7a20:	006e5c08 	rsbeq	r5, lr, r8, lsl #24
    7a24:	7a5d0108 	bvc	1747e4c <__Stack_Size+0x1747a4c>
    7a28:	23000007 	movwcs	r0, #7	; 0x7
    7a2c:	00000ec4 	andeq	r0, r0, r4, asr #29
    7a30:	a9039c01 	stmdbge	r3, {r0, sl, fp, ip, pc}
    7a34:	01000000 	tsteq	r0, r0
    7a38:	01220050 	qsubeq	r0, r0, r2
    7a3c:	00003110 	andeq	r3, r0, r0, lsl r1
    7a40:	0103ad01 	tsteq	r3, r1, lsl #26
    7a44:	08006e5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, fp, sp, lr}
    7a48:	08006e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp, sp, lr}
    7a4c:	07a15d01 	streq	r5, [r1, r1, lsl #26]!
    7a50:	c4230000 	strtgt	r0, [r3]
    7a54:	0100000e 	tsteq	r0, lr
    7a58:	00a903ac 	adceq	r0, r9, ip, lsr #7
    7a5c:	50010000 	andpl	r0, r1, r0
    7a60:	59012200 	stmdbpl	r1, {r9, sp}
    7a64:	0100002e 	tsteq	r0, lr, lsr #32
    7a68:	680103c2 	stmdavs	r1, {r1, r6, r7, r8, r9}
    7a6c:	7408006e 	strvc	r0, [r8], #-110
    7a70:	0108006e 	tsteq	r8, lr, rrx
    7a74:	0007c85d 	andeq	ip, r7, sp, asr r8
    7a78:	31452300 	cmpcc	r5, r0, lsl #6
    7a7c:	c1010000 	tstgt	r1, r0
    7a80:	00005303 	andeq	r5, r0, r3, lsl #6
    7a84:	00500100 	subseq	r0, r0, r0, lsl #2
    7a88:	0001d02a 	andeq	sp, r1, sl, lsr #32
    7a8c:	006e7400 	rsbeq	r7, lr, r0, lsl #8
    7a90:	006eb808 	rsbeq	fp, lr, r8, lsl #16
    7a94:	fc5d0108 	mrrc2	1, 0, r0, sp, cr8
    7a98:	2b000007 	blcs	7abc <__Stack_Size+0x76bc>
    7a9c:	000001e3 	andeq	r0, r0, r3, ror #3
    7aa0:	00002c24 	andeq	r2, r0, r4, lsr #24
    7aa4:	0001ef20 	andeq	lr, r1, r0, lsr #30
    7aa8:	002c3700 	eoreq	r3, ip, r0, lsl #14
    7aac:	01fb2000 	mvnseq	r2, r0
    7ab0:	2c600000 	stclcs	0, cr0, [r0]
    7ab4:	071c0000 	ldreq	r0, [ip, -r0]
    7ab8:	00000002 	andeq	r0, r0, r2
    7abc:	3005012c 	andcc	r0, r5, ip, lsr #2
    7ac0:	11010000 	tstne	r1, r0
    7ac4:	6eb80104 	frdvse	f0, f0, f4
    7ac8:	6ec80800 	cdpvs	8, 12, cr0, cr8, cr0, {0}
    7acc:	5d010800 	stcpl	8, cr0, [r1]
    7ad0:	2dd0012d 	ldfcse	f0, [r0, #180]
    7ad4:	25010000 	strcs	r0, [r1]
    7ad8:	00890104 	addeq	r0, r9, r4, lsl #2
    7adc:	6ec80000 	cdpvs	0, 12, cr0, cr8, cr0, {0}
    7ae0:	6edc0800 	cdpvs	8, 13, cr0, cr12, cr0, {0}
    7ae4:	5d010800 	stcpl	8, cr0, [r1]
    7ae8:	00000849 	andeq	r0, r0, r9, asr #16
    7aec:	00314d24 	eorseq	r4, r1, r4, lsr #26
    7af0:	04240100 	strteq	r0, [r4], #-256
    7af4:	00000053 	andeq	r0, r0, r3, asr r0
    7af8:	00002c89 	andeq	r2, r0, r9, lsl #25
    7afc:	001ea212 	andseq	sl, lr, r2, lsl r2
    7b00:	04260100 	strteq	r0, [r6], #-256
    7b04:	00000089 	andeq	r0, r0, r9, lsl #1
    7b08:	9b012200 	blls	50310 <__Stack_Size+0x4ff10>
    7b0c:	0100002d 	tsteq	r0, sp, lsr #32
    7b10:	dc010448 	cfstrsle	mvf0, [r1], {72}
    7b14:	e808006e 	stmda	r8, {r1, r2, r3, r5, r6}
    7b18:	0108006e 	tsteq	r8, lr, rrx
    7b1c:	0008705d 	andeq	r7, r8, sp, asr r0
    7b20:	314d2300 	cmpcc	sp, r0, lsl #6
    7b24:	47010000 	strmi	r0, [r1, -r0]
    7b28:	00005304 	andeq	r5, r0, r4, lsl #6
    7b2c:	00500100 	subseq	r0, r0, r0, lsl #2
    7b30:	00005d2e 	andeq	r5, r0, lr, lsr #26
    7b34:	00088000 	andeq	r8, r8, r0
    7b38:	00d42f00 	sbcseq	r2, r4, r0, lsl #30
    7b3c:	000f0000 	andeq	r0, pc, r0
    7b40:	0030bd21 	eorseq	fp, r0, r1, lsr #26
    7b44:	916f0100 	cmnls	pc, r0, lsl #2
    7b48:	05000008 	streq	r0, [r0, #-8]
    7b4c:	00872c03 	addeq	r2, r7, r3, lsl #24
    7b50:	08703008 	ldmdaeq	r0!, {r3, ip, sp}^
    7b54:	5d2e0000 	stcpl	0, cr0, [lr]
    7b58:	a6000000 	strge	r0, [r0], -r0
    7b5c:	2f000008 	svccs	0x00000008
    7b60:	000000d4 	ldrdeq	r0, [r0], -r4
    7b64:	72210003 	eorvc	r0, r1, #3	; 0x3
    7b68:	01000031 	tsteq	r0, r1, lsr r0
    7b6c:	0008b770 	andeq	fp, r8, r0, ror r7
    7b70:	3c030500 	cfstr32cc	mvfx0, [r3], {0}
    7b74:	30080087 	andcc	r0, r8, r7, lsl #1
    7b78:	00000896 	muleq	r0, r6, r8
    7b7c:	0008d200 	andeq	sp, r8, r0, lsl #4
    7b80:	80000200 	andhi	r0, r0, r0, lsl #4
    7b84:	0400001f 	streq	r0, [r0], #-31
    7b88:	00043001 	andeq	r3, r4, r1
    7b8c:	338e0100 	orrcc	r0, lr, #0	; 0x0
    7b90:	04f40000 	ldrbteq	r0, [r4]
    7b94:	6ee80000 	cdpvs	0, 14, cr0, cr8, cr0, {0}
    7b98:	72000800 	andvc	r0, r0, #0	; 0x0
    7b9c:	1e390800 	cdpne	8, 3, cr0, cr9, cr0, {0}
    7ba0:	04020000 	streq	r0, [r2]
    7ba4:	00429b05 	subeq	r9, r2, r5, lsl #22
    7ba8:	05020200 	streq	r0, [r2, #-512]
    7bac:	00000494 	muleq	r0, r4, r4
    7bb0:	86060102 	strhi	r0, [r6], -r2, lsl #2
    7bb4:	03000005 	movweq	r0, #5	; 0x5
    7bb8:	00323375 	eorseq	r3, r2, r5, ror r3
    7bbc:	00452702 	subeq	r2, r5, r2, lsl #14
    7bc0:	04020000 	streq	r0, [r2]
    7bc4:	00431507 	subeq	r1, r3, r7, lsl #10
    7bc8:	31750300 	cmncc	r5, r0, lsl #6
    7bcc:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    7bd0:	00000057 	andeq	r0, r0, r7, asr r0
    7bd4:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    7bd8:	03000006 	movweq	r0, #6	; 0x6
    7bdc:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    7be0:	00006829 	andeq	r6, r0, r9, lsr #16
    7be4:	08010200 	stmdaeq	r1, {r9}
    7be8:	00000584 	andeq	r0, r0, r4, lsl #11
    7bec:	00005704 	andeq	r5, r0, r4, lsl #14
    7bf0:	02010500 	andeq	r0, r1, #0	; 0x0
    7bf4:	00008939 	andeq	r8, r0, r9, lsr r9
    7bf8:	0b180600 	bleq	609400 <__Stack_Size+0x609000>
    7bfc:	07000000 	streq	r0, [r0, -r0]
    7c00:	00544553 	subseq	r4, r4, r3, asr r5
    7c04:	d8080001 	stmdale	r8, {r0}
    7c08:	0200002f 	andeq	r0, r0, #47	; 0x2f
    7c0c:	00007439 	andeq	r7, r0, r9, lsr r4
    7c10:	2dd70800 	ldclcs	8, cr0, [r7]
    7c14:	39020000 	stmdbcc	r2, {}
    7c18:	00000074 	andeq	r0, r0, r4, ror r0
    7c1c:	3b020105 	blcc	88038 <__Stack_Size+0x87c38>
    7c20:	000000b4 	strheq	r0, [r0], -r4
    7c24:	000cfd06 	andeq	pc, ip, r6, lsl #26
    7c28:	50060000 	andpl	r0, r6, r0
    7c2c:	0100001a 	tsteq	r0, sl, lsl r0
    7c30:	0f760800 	svceq	0x00760800
    7c34:	3b020000 	blcc	87c3c <__Stack_Size+0x8783c>
    7c38:	0000009f 	muleq	r0, pc, r0
    7c3c:	0a070409 	beq	1c8c68 <__Stack_Size+0x1c8868>
    7c40:	01ec0324 	mvneq	r0, r4, lsr #6
    7c44:	000001d8 	ldrdeq	r0, [r0], -r8
    7c48:	3152430b 	cmpcc	r2, fp, lsl #6
    7c4c:	01ed0300 	mvneq	r0, r0, lsl #6
    7c50:	0000006f 	andeq	r0, r0, pc, rrx
    7c54:	0c002302 	stceq	3, cr2, [r0], {2}
    7c58:	0000044e 	andeq	r0, r0, lr, asr #8
    7c5c:	4c01ee03 	stcmi	14, cr14, [r1], {3}
    7c60:	02000000 	andeq	r0, r0, #0	; 0x0
    7c64:	430b0223 	movwmi	r0, #45603	; 0xb223
    7c68:	03003252 	movweq	r3, #594	; 0x252
    7c6c:	006f01ef 	rsbeq	r0, pc, pc, ror #3
    7c70:	23020000 	movwcs	r0, #8192	; 0x2000
    7c74:	04580c04 	ldrbeq	r0, [r8], #-3076
    7c78:	f0030000 	undefined instruction 0xf0030000
    7c7c:	00004c01 	andeq	r4, r0, r1, lsl #24
    7c80:	06230200 	strteq	r0, [r3], -r0, lsl #4
    7c84:	0052530b 	subseq	r5, r2, fp, lsl #6
    7c88:	6f01f103 	svcvs	0x0001f103
    7c8c:	02000000 	andeq	r0, r0, #0	; 0x0
    7c90:	620c0823 	andvs	r0, ip, #2293760	; 0x230000
    7c94:	03000004 	movweq	r0, #4	; 0x4
    7c98:	004c01f2 	strdeq	r0, [ip], #-18
    7c9c:	23020000 	movwcs	r0, #8192	; 0x2000
    7ca0:	52440b0a 	subpl	r0, r4, #10240	; 0x2800
    7ca4:	01f30300 	mvnseq	r0, r0, lsl #6
    7ca8:	0000006f 	andeq	r0, r0, pc, rrx
    7cac:	0c0c2302 	stceq	3, cr2, [ip], {2}
    7cb0:	0000046c 	andeq	r0, r0, ip, ror #8
    7cb4:	4c01f403 	cfstrsmi	mvf15, [r1], {3}
    7cb8:	02000000 	andeq	r0, r0, #0	; 0x0
    7cbc:	e50c0e23 	str	r0, [ip, #-3619]
    7cc0:	03000013 	movweq	r0, #19	; 0x13
    7cc4:	006f01f5 	strdeq	r0, [pc, #-21]	; 7cb7 <__Stack_Size+0x78b7>
    7cc8:	23020000 	movwcs	r0, #8192	; 0x2000
    7ccc:	04760c10 	ldrbteq	r0, [r6], #-3088
    7cd0:	f6030000 	undefined instruction 0xf6030000
    7cd4:	00004c01 	andeq	r4, r0, r1, lsl #24
    7cd8:	12230200 	eorne	r0, r3, #0	; 0x0
    7cdc:	000fb10c 	andeq	fp, pc, ip, lsl #2
    7ce0:	01f70300 	mvnseq	r0, r0, lsl #6
    7ce4:	0000006f 	andeq	r0, r0, pc, rrx
    7ce8:	0c142302 	ldceq	3, cr2, [r4], {2}
    7cec:	00000480 	andeq	r0, r0, r0, lsl #9
    7cf0:	4c01f803 	stcmi	8, cr15, [r1], {3}
    7cf4:	02000000 	andeq	r0, r0, #0	; 0x0
    7cf8:	490c1623 	stmdbmi	ip, {r0, r1, r5, r9, sl, ip}
    7cfc:	03000011 	movweq	r0, #17	; 0x11
    7d00:	006f01f9 	strdeq	r0, [pc, #-25]	; 7cef <__Stack_Size+0x78ef>
    7d04:	23020000 	movwcs	r0, #8192	; 0x2000
    7d08:	048a0c18 	streq	r0, [sl], #3096
    7d0c:	fa030000 	blx	c7d14 <__Stack_Size+0xc7914>
    7d10:	00004c01 	andeq	r4, r0, r1, lsl #24
    7d14:	1a230200 	bne	8c851c <__Stack_Size+0x8c811c>
    7d18:	0014500c 	andseq	r5, r4, ip
    7d1c:	01fb0300 	mvnseq	r0, r0, lsl #6
    7d20:	0000006f 	andeq	r0, r0, pc, rrx
    7d24:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    7d28:	000006bb 	strheq	r0, [r0], -fp
    7d2c:	4c01fc03 	stcmi	12, cr15, [r1], {3}
    7d30:	02000000 	andeq	r0, r0, #0	; 0x0
    7d34:	1a0c1e23 	bne	30f5c8 <__Stack_Size+0x30f1c8>
    7d38:	03000013 	movweq	r0, #19	; 0x13
    7d3c:	006f01fd 	strdeq	r0, [pc, #-29]	; 7d27 <__Stack_Size+0x7927>
    7d40:	23020000 	movwcs	r0, #8192	; 0x2000
    7d44:	049e0c20 	ldreq	r0, [lr], #3104
    7d48:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
    7d4c:	00004c01 	andeq	r4, r0, r1, lsl #24
    7d50:	22230200 	eorcs	r0, r3, #0	; 0x0
    7d54:	330e0d00 	movwcc	r0, #60672	; 0xed00
    7d58:	ff030000 	undefined instruction 0xff030000
    7d5c:	0000c201 	andeq	ip, r0, r1, lsl #4
    7d60:	04120e00 	ldreq	r0, [r2], #-3584
    7d64:	00026b1b 	andeq	r6, r2, fp, lsl fp
    7d68:	10a30f00 	adcne	r0, r3, r0, lsl #30
    7d6c:	1c040000 	stcne	0, cr0, [r4], {0}
    7d70:	0000004c 	andeq	r0, r0, ip, asr #32
    7d74:	0f002302 	svceq	0x00002302
    7d78:	000011ff 	strdeq	r1, [r0], -pc
    7d7c:	004c1d04 	subeq	r1, ip, r4, lsl #26
    7d80:	23020000 	movwcs	r0, #8192	; 0x2000
    7d84:	14e70f02 	strbtne	r0, [r7], #3842
    7d88:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    7d8c:	0000004c 	andeq	r0, r0, ip, asr #32
    7d90:	0f042302 	svceq	0x00042302
    7d94:	0000150a 	andeq	r1, r0, sl, lsl #10
    7d98:	004c1f04 	subeq	r1, ip, r4, lsl #30
    7d9c:	23020000 	movwcs	r0, #8192	; 0x2000
    7da0:	12580f06 	subsne	r0, r8, #24	; 0x18
    7da4:	20040000 	andcs	r0, r4, r0
    7da8:	0000004c 	andeq	r0, r0, ip, asr #32
    7dac:	0f082302 	svceq	0x00082302
    7db0:	00000f5c 	andeq	r0, r0, ip, asr pc
    7db4:	004c2104 	subeq	r2, ip, r4, lsl #2
    7db8:	23020000 	movwcs	r0, #8192	; 0x2000
    7dbc:	12b20f0a 	adcsne	r0, r2, #40	; 0x28
    7dc0:	22040000 	andcs	r0, r4, #0	; 0x0
    7dc4:	0000004c 	andeq	r0, r0, ip, asr #32
    7dc8:	0f0c2302 	svceq	0x000c2302
    7dcc:	00000ff5 	strdeq	r0, [r0], -r5
    7dd0:	004c2304 	subeq	r2, ip, r4, lsl #6
    7dd4:	23020000 	movwcs	r0, #8192	; 0x2000
    7dd8:	0fb80f0e 	svceq	0x00b80f0e
    7ddc:	24040000 	strcs	r0, [r4]
    7de0:	0000004c 	andeq	r0, r0, ip, asr #32
    7de4:	00102302 	andseq	r2, r0, r2, lsl #6
    7de8:	00139908 	andseq	r9, r3, r8, lsl #18
    7dec:	e4250400 	strt	r0, [r5], #-1024
    7df0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    7df4:	d329040c 	teqle	r9, #201326592	; 0xc000000
    7df8:	0f000002 	svceq	0x00000002
    7dfc:	00003385 	andeq	r3, r0, r5, lsl #7
    7e00:	004c2a04 	subeq	r2, ip, r4, lsl #20
    7e04:	23020000 	movwcs	r0, #8192	; 0x2000
    7e08:	31b10f00 	undefined instruction 0x31b10f00
    7e0c:	2b040000 	blcs	107e14 <__Stack_Size+0x107a14>
    7e10:	0000004c 	andeq	r0, r0, ip, asr #32
    7e14:	0f022302 	svceq	0x00022302
    7e18:	000032be 	strheq	r3, [r0], -lr
    7e1c:	004c2c04 	subeq	r2, ip, r4, lsl #24
    7e20:	23020000 	movwcs	r0, #8192	; 0x2000
    7e24:	32760f04 	rsbscc	r0, r6, #16	; 0x10
    7e28:	2d040000 	stccs	0, cr0, [r4]
    7e2c:	0000004c 	andeq	r0, r0, ip, asr #32
    7e30:	0f062302 	svceq	0x00062302
    7e34:	00003268 	andeq	r3, r0, r8, ror #4
    7e38:	004c2e04 	subeq	r2, ip, r4, lsl #28
    7e3c:	23020000 	movwcs	r0, #8192	; 0x2000
    7e40:	31c70f08 	biccc	r0, r7, r8, lsl #30
    7e44:	2f040000 	svccs	0x00040000
    7e48:	0000004c 	andeq	r0, r0, ip, asr #32
    7e4c:	000a2302 	andeq	r2, sl, r2, lsl #6
    7e50:	00320c08 	eorseq	r0, r2, r8, lsl #24
    7e54:	76300400 	ldrtvc	r0, [r0], -r0, lsl #8
    7e58:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    7e5c:	2d1a0514 	cfldr32cs	mvfx0, [sl, #-80]
    7e60:	0f000003 	svceq	0x00000003
    7e64:	00003036 	andeq	r3, r0, r6, lsr r0
    7e68:	003a1b05 	eorseq	r1, sl, r5, lsl #22
    7e6c:	23020000 	movwcs	r0, #8192	; 0x2000
    7e70:	2e3c0f00 	cdpcs	15, 3, cr0, cr12, cr0, {0}
    7e74:	1c050000 	stcne	0, cr0, [r5], {0}
    7e78:	0000003a 	andeq	r0, r0, sl, lsr r0
    7e7c:	0f042302 	svceq	0x00042302
    7e80:	0000309f 	muleq	r0, pc, r0
    7e84:	003a1d05 	eorseq	r1, sl, r5, lsl #26
    7e88:	23020000 	movwcs	r0, #8192	; 0x2000
    7e8c:	30520f08 	subscc	r0, r2, r8, lsl #30
    7e90:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    7e94:	0000003a 	andeq	r0, r0, sl, lsr r0
    7e98:	0f0c2302 	svceq	0x000c2302
    7e9c:	00002f98 	muleq	r0, r8, pc
    7ea0:	003a1f05 	eorseq	r1, sl, r5, lsl #30
    7ea4:	23020000 	movwcs	r0, #8192	; 0x2000
    7ea8:	09080010 	stmdbeq	r8, {r4}
    7eac:	0500002e 	streq	r0, [r0, #-46]
    7eb0:	0002de20 	andeq	sp, r2, r0, lsr #28
    7eb4:	be011000 	cdplt	0, 0, cr1, cr1, cr0, {0}
    7eb8:	01000031 	tsteq	r0, r1, lsr r0
    7ebc:	6ee8016b 	cdpvs	1, 14, cr0, cr8, cr11, {3}
    7ec0:	6f2c0800 	svcvs	0x002c0800
    7ec4:	5d010800 	stcpl	8, cr0, [r1]
    7ec8:	00000379 	andeq	r0, r0, r9, ror r3
    7ecc:	0033c611 	eorseq	ip, r3, r1, lsl r6
    7ed0:	796a0100 	stmdbvc	sl!, {r8}^
    7ed4:	01000003 	tsteq	r0, r3
    7ed8:	340a1150 	strcc	r1, [sl], #-336
    7edc:	6a010000 	bvs	47ee4 <__Stack_Size+0x47ae4>
    7ee0:	0000037f 	andeq	r0, r0, pc, ror r3
    7ee4:	61125101 	tstvs	r2, r1, lsl #2
    7ee8:	0100001d 	tsteq	r0, sp, lsl r0
    7eec:	00004c6c 	andeq	r4, r0, ip, ror #24
    7ef0:	002c9c00 	eoreq	r9, ip, r0, lsl #24
    7ef4:	04130000 	ldreq	r0, [r3]
    7ef8:	000001d8 	ldrdeq	r0, [r0], -r8
    7efc:	026b0413 	rsbeq	r0, fp, #318767104	; 0x13000000
    7f00:	01140000 	tsteq	r4, r0
    7f04:	0000335c 	andeq	r3, r0, ip, asr r3
    7f08:	01010901 	tsteq	r1, r1, lsl #18
    7f0c:	08006f2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, fp, sp, lr}
    7f10:	08006f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, sp, lr}
    7f14:	03ac5d01 	undefined instruction 0x03ac5d01
    7f18:	0a150000 	beq	547f20 <__Stack_Size+0x547b20>
    7f1c:	01000034 	tsteq	r0, r4, lsr r0
    7f20:	037f0108 	cmneq	pc, #2	; 0x2
    7f24:	50010000 	andpl	r0, r1, r0
    7f28:	25011400 	strcs	r1, [r1, #-1024]
    7f2c:	01000032 	tsteq	r0, r2, lsr r0
    7f30:	48010130 	stmdami	r1, {r4, r5, r8}
    7f34:	6208006f 	andvs	r0, r8, #111	; 0x6f
    7f38:	0108006f 	tsteq	r8, pc, rrx
    7f3c:	0003d35d 	andeq	sp, r3, sp, asr r3
    7f40:	31fd1500 	mvnscc	r1, r0, lsl #10
    7f44:	2f010000 	svccs	0x00010000
    7f48:	0003d301 	andeq	sp, r3, r1, lsl #6
    7f4c:	00500100 	subseq	r0, r0, r0, lsl #2
    7f50:	02d30413 	sbcseq	r0, r3, #318767104	; 0x13000000
    7f54:	01140000 	tsteq	r4, r0
    7f58:	00003298 	muleq	r0, r8, r2
    7f5c:	01014f01 	tsteq	r1, r1, lsl #30
    7f60:	08006f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp, sp, lr}
    7f64:	08006f7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    7f68:	040e5d01 	streq	r5, [lr], #-3329
    7f6c:	c6150000 	ldrgt	r0, [r5], -r0
    7f70:	01000033 	tsteq	r0, r3, lsr r0
    7f74:	0379014e 	cmneq	r9, #-2147483629	; 0x80000013
    7f78:	50010000 	andpl	r0, r1, r0
    7f7c:	000ec415 	andeq	ip, lr, r5, lsl r4
    7f80:	014e0100 	cmpeq	lr, r0, lsl #2
    7f84:	000000b4 	strheq	r0, [r0], -r4
    7f88:	14005101 	strne	r5, [r0], #-257
    7f8c:	00335401 	eorseq	r5, r3, r1, lsl #8
    7f90:	016a0100 	cmneq	sl, r0, lsl #2
    7f94:	006f8001 	rsbeq	r8, pc, r1
    7f98:	006f9a08 	rsbeq	r9, pc, r8, lsl #20
    7f9c:	435d0108 	cmpmi	sp, #2	; 0x2
    7fa0:	15000004 	strne	r0, [r0, #-4]
    7fa4:	000033c6 	andeq	r3, r0, r6, asr #7
    7fa8:	79016901 	stmdbvc	r1, {r0, r8, fp, sp, lr}
    7fac:	01000003 	tsteq	r0, r3
    7fb0:	0ec41550 	mcreq	5, 6, r1, cr4, cr0, {2}
    7fb4:	69010000 	stmdbvs	r1, {}
    7fb8:	0000b401 	andeq	fp, r0, r1, lsl #8
    7fbc:	00510100 	subseq	r0, r1, r0, lsl #2
    7fc0:	32570114 	subscc	r0, r7, #5	; 0x5
    7fc4:	8d010000 	stchi	0, cr0, [r1]
    7fc8:	6f9c0101 	svcvs	0x009c0101
    7fcc:	6fbc0800 	svcvs	0x00bc0800
    7fd0:	5d010800 	stcpl	8, cr0, [r1]
    7fd4:	000004a2 	andeq	r0, r0, r2, lsr #9
    7fd8:	0033c615 	eorseq	ip, r3, r5, lsl r6
    7fdc:	018c0100 	orreq	r0, ip, r0, lsl #2
    7fe0:	00000379 	andeq	r0, r0, r9, ror r3
    7fe4:	8d165001 	ldchi	0, cr5, [r6, #-4]
    7fe8:	01000032 	tsteq	r0, r2, lsr r0
    7fec:	005e018c 	subseq	r0, lr, ip, lsl #3
    7ff0:	2cba0000 	ldccs	0, cr0, [sl]
    7ff4:	c4150000 	ldrgt	r0, [r5]
    7ff8:	0100000e 	tsteq	r0, lr
    7ffc:	00b4018c 	adcseq	r0, r4, ip, lsl #3
    8000:	52010000 	andpl	r0, r1, #0	; 0x0
    8004:	0040d117 	subeq	sp, r0, r7, lsl r1
    8008:	018e0100 	orreq	r0, lr, r0, lsl #2
    800c:	0000004c 	andeq	r0, r0, ip, asr #32
    8010:	001fbe18 	andseq	fp, pc, r8, lsl lr
    8014:	018e0100 	orreq	r0, lr, r0, lsl #2
    8018:	0000004c 	andeq	r0, r0, ip, asr #32
    801c:	14005101 	strne	r5, [r0], #-257
    8020:	00318001 	eorseq	r8, r1, r1
    8024:	01b80100 	undefined instruction 0x01b80100
    8028:	006fbc01 	rsbeq	fp, pc, r1, lsl #24
    802c:	006fd408 	rsbeq	sp, pc, r8, lsl #8
    8030:	e55d0108 	ldrb	r0, [sp, #-264]
    8034:	15000004 	strne	r0, [r0, #-4]
    8038:	000033c6 	andeq	r3, r0, r6, asr #7
    803c:	7901b701 	stmdbvc	r1, {r0, r8, r9, sl, ip, sp, pc}
    8040:	01000003 	tsteq	r0, r3
    8044:	31ee1550 	mvncc	r1, r0, asr r5
    8048:	b7010000 	strlt	r0, [r1, -r0]
    804c:	00004c01 	andeq	r4, r0, r1, lsl #24
    8050:	15510100 	ldrbne	r0, [r1, #-256]
    8054:	00000ec4 	andeq	r0, r0, r4, asr #29
    8058:	b401b701 	strlt	fp, [r1], #-1793
    805c:	01000000 	tsteq	r0, r0
    8060:	01140052 	tsteq	r4, r2, asr r0
    8064:	000031dd 	ldrdeq	r3, [r0], -sp
    8068:	0101d501 	tsteq	r1, r1, lsl #10
    806c:	08006fd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr}
    8070:	08006fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr}
    8074:	051a5d01 	ldreq	r5, [sl, #-3329]
    8078:	c6150000 	ldrgt	r0, [r5], -r0
    807c:	01000033 	tsteq	r0, r3, lsr r0
    8080:	037901d4 	cmneq	r9, #53	; 0x35
    8084:	50010000 	andpl	r0, r1, r0
    8088:	0016e915 	andseq	lr, r6, r5, lsl r9
    808c:	01d40100 	bicseq	r0, r4, r0, lsl #2
    8090:	0000004c 	andeq	r0, r0, ip, asr #32
    8094:	19005101 	stmdbne	r0, {r0, r8, ip, lr}
    8098:	00331a01 	eorseq	r1, r3, r1, lsl #20
    809c:	01e70100 	mvneq	r0, r0, lsl #2
    80a0:	00004c01 	andeq	r4, r0, r1, lsl #24
    80a4:	006fd800 	rsbeq	sp, pc, r0, lsl #16
    80a8:	006fde08 	rsbeq	sp, pc, r8, lsl #28
    80ac:	475d0108 	ldrbmi	r0, [sp, -r8, lsl #2]
    80b0:	16000005 	strne	r0, [r0], -r5
    80b4:	000033c6 	andeq	r3, r0, r6, asr #7
    80b8:	7901e601 	stmdbvc	r1, {r0, r9, sl, sp, lr, pc}
    80bc:	cd000003 	stcgt	0, cr0, [r0, #-12]
    80c0:	0000002c 	andeq	r0, r0, ip, lsr #32
    80c4:	32dc0114 	sbcscc	r0, ip, #5	; 0x5
    80c8:	fc010000 	stc2	0, cr0, [r1], {0}
    80cc:	6fe00101 	svcvs	0x00e00101
    80d0:	6ffa0800 	svcvs	0x00fa0800
    80d4:	5d010800 	stcpl	8, cr0, [r1]
    80d8:	0000057c 	andeq	r0, r0, ip, ror r5
    80dc:	0033c615 	eorseq	ip, r3, r5, lsl r6
    80e0:	01fb0100 	mvnseq	r0, r0, lsl #2
    80e4:	00000379 	andeq	r0, r0, r9, ror r3
    80e8:	2e155001 	wxorcs	wr5, wr5, wr1
    80ec:	01000033 	tsteq	r0, r3, lsr r0
    80f0:	004c01fb 	strdeq	r0, [ip], #-27
    80f4:	51010000 	tstpl	r1, r0
    80f8:	cb011400 	blgt	4d100 <__Stack_Size+0x4cd00>
    80fc:	01000033 	tsteq	r0, r3, lsr r0
    8100:	fc010217 	stc2	2, cr0, [r1], {23}
    8104:	1608006f 	strne	r0, [r8], -pc, rrx
    8108:	01080070 	tsteq	r8, r0, ror r0
    810c:	0005b15d 	andeq	fp, r5, sp, asr r1
    8110:	33c61500 	biccc	r1, r6, #0	; 0x0
    8114:	16010000 	strne	r0, [r1], -r0
    8118:	00037902 	andeq	r7, r3, r2, lsl #18
    811c:	15500100 	ldrbne	r0, [r0, #-256]
    8120:	00000ec4 	andeq	r0, r0, r4, asr #29
    8124:	b4021601 	strlt	r1, [r2], #-1537
    8128:	01000000 	tsteq	r0, r0
    812c:	01140051 	tsteq	r4, r1, asr r0
    8130:	000032ab 	andeq	r3, r0, fp, lsr #5
    8134:	01023401 	tsteq	r2, r1, lsl #8
    8138:	08007018 	stmdaeq	r0, {r3, r4, ip, sp, lr}
    813c:	0800702e 	stmdaeq	r0, {r1, r2, r3, r5, ip, sp, lr}
    8140:	05e85d01 	strbeq	r5, [r8, #3329]!
    8144:	c6150000 	ldrgt	r0, [r5], -r0
    8148:	01000033 	tsteq	r0, r3, lsr r0
    814c:	03790233 	cmneq	r9, #805306371	; 0x30000003
    8150:	50010000 	andpl	r0, r1, r0
    8154:	0014e716 	andseq	lr, r4, r6, lsl r7
    8158:	02330100 	eorseq	r0, r3, #0	; 0x0
    815c:	0000004c 	andeq	r0, r0, ip, asr #32
    8160:	00002ce0 	andeq	r2, r0, r0, ror #25
    8164:	e2011400 	and	r1, r1, #0	; 0x0
    8168:	01000033 	tsteq	r0, r3, lsr r0
    816c:	30010247 	andcc	r0, r1, r7, asr #4
    8170:	3c080070 	stccc	0, cr0, [r8], {112}
    8174:	01080070 	tsteq	r8, r0, ror r0
    8178:	00060f5d 	andeq	r0, r6, sp, asr pc
    817c:	33c61500 	biccc	r1, r6, #0	; 0x0
    8180:	46010000 	strmi	r0, [r1], -r0
    8184:	00037902 	andeq	r7, r3, r2, lsl #18
    8188:	00500100 	subseq	r0, r0, r0, lsl #2
    818c:	33f20114 	mvnscc	r0, #5	; 0x5
    8190:	5a010000 	bpl	48198 <__Stack_Size+0x47d98>
    8194:	703c0102 	eorsvc	r0, ip, r2, lsl #2
    8198:	70560800 	subsvc	r0, r6, r0, lsl #16
    819c:	5d010800 	stcpl	8, cr0, [r1]
    81a0:	00000644 	andeq	r0, r0, r4, asr #12
    81a4:	0033c615 	eorseq	ip, r3, r5, lsl r6
    81a8:	02590100 	subseq	r0, r9, #0	; 0x0
    81ac:	00000379 	andeq	r0, r0, r9, ror r3
    81b0:	c4155001 	ldrgt	r5, [r5], #-1
    81b4:	0100000e 	tsteq	r0, lr
    81b8:	00b40259 	adcseq	r0, r4, r9, asr r2
    81bc:	51010000 	tstpl	r1, r0
    81c0:	a0011900 	andge	r1, r1, r0, lsl #18
    81c4:	01000032 	tsteq	r0, r2, lsr r0
    81c8:	4c010278 	sfmmi	f0, 4, [r1], {120}
    81cc:	58000000 	stmdapl	r0, {}
    81d0:	64080070 	strvs	r0, [r8], #-112
    81d4:	01080070 	tsteq	r8, r0, ror r0
    81d8:	00068f5d 	andeq	r8, r6, sp, asr pc
    81dc:	33c61600 	biccc	r1, r6, #0	; 0x0
    81e0:	77010000 	strvc	r0, [r1, -r0]
    81e4:	00037902 	andeq	r7, r3, r2, lsl #18
    81e8:	002cf300 	eoreq	pc, ip, r0, lsl #6
    81ec:	32851500 	addcc	r1, r5, #0	; 0x0
    81f0:	77010000 	strvc	r0, [r1, -r0]
    81f4:	00005e02 	andeq	r5, r0, r2, lsl #28
    81f8:	1a510100 	bne	1448600 <__Stack_Size+0x1448200>
    81fc:	00003403 	andeq	r3, r0, r3, lsl #8
    8200:	4c027901 	stcmi	9, cr7, [r2], {1}
    8204:	06000000 	streq	r0, [r0], -r0
    8208:	0000002d 	andeq	r0, r0, sp, lsr #32
    820c:	318f0119 	orrcc	r0, pc, r9, lsl r1
    8210:	96010000 	strls	r0, [r1], -r0
    8214:	004c0102 	subeq	r0, ip, r2, lsl #2
    8218:	70640000 	rsbvc	r0, r4, r0
    821c:	706a0800 	rsbvc	r0, sl, r0, lsl #16
    8220:	5d010800 	stcpl	8, cr0, [r1]
    8224:	000006bc 	strheq	r0, [r0], -ip
    8228:	0033c616 	eorseq	ip, r3, r6, lsl r6
    822c:	02950100 	addseq	r0, r5, #0	; 0x0
    8230:	00000379 	andeq	r0, r0, r9, ror r3
    8234:	00002d19 	andeq	r2, r0, r9, lsl sp
    8238:	34011400 	strcc	r1, [r1], #-1024
    823c:	01000032 	tsteq	r0, r2, lsr r0
    8240:	6c0102ac 	sfmvs	f0, 4, [r1], {172}
    8244:	8a080070 	bhi	20840c <__Stack_Size+0x20800c>
    8248:	01080070 	tsteq	r8, r0, ror r0
    824c:	0006f15d 	andeq	pc, r6, sp, asr r1
    8250:	33c61500 	biccc	r1, r6, #0	; 0x0
    8254:	ab010000 	blge	4825c <__Stack_Size+0x47e5c>
    8258:	00037902 	andeq	r7, r3, r2, lsl #18
    825c:	15500100 	ldrbne	r0, [r0, #-256]
    8260:	000010a3 	andeq	r1, r0, r3, lsr #1
    8264:	4c02ab01 	stcmi	11, cr10, [r2], {1}
    8268:	01000000 	tsteq	r0, r0
    826c:	01190051 	tsteq	r9, r1, asr r0
    8270:	000033b0 	strheq	r3, [r0], -r0
    8274:	0102d101 	tsteq	r2, r1, lsl #2
    8278:	00000089 	andeq	r0, r0, r9, lsl #1
    827c:	0800708c 	stmdaeq	r0, {r2, r3, r7, ip, sp, lr}
    8280:	08007098 	stmdaeq	r0, {r3, r4, r7, ip, sp, lr}
    8284:	07385d01 	ldreq	r5, [r8, -r1, lsl #26]!
    8288:	c6160000 	ldrgt	r0, [r6], -r0
    828c:	01000033 	tsteq	r0, r3, lsr r0
    8290:	037902d0 	cmneq	r9, #13	; 0xd
    8294:	2d2c0000 	stccs	0, cr0, [ip]
    8298:	a4150000 	ldrge	r0, [r5]
    829c:	01000031 	tsteq	r0, r1, lsr r0
    82a0:	004c02d0 	ldrdeq	r0, [ip], #-32
    82a4:	51010000 	tstpl	r1, r0
    82a8:	001ea217 	andseq	sl, lr, r7, lsl r2
    82ac:	02d20100 	sbcseq	r0, r2, #0	; 0x0
    82b0:	00000089 	andeq	r0, r0, r9, lsl #1
    82b4:	42011400 	andmi	r1, r1, #0	; 0x0
    82b8:	01000033 	tsteq	r0, r3, lsr r0
    82bc:	980102fe 	stmdals	r1, {r1, r2, r3, r4, r5, r6, r7, r9}
    82c0:	a2080070 	andge	r0, r8, #112	; 0x70
    82c4:	01080070 	tsteq	r8, r0, ror r0
    82c8:	00076f5d 	andeq	r6, r7, sp, asr pc
    82cc:	33c61500 	biccc	r1, r6, #0	; 0x0
    82d0:	fd010000 	stc2	0, cr0, [r1]
    82d4:	00037902 	andeq	r7, r3, r2, lsl #18
    82d8:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    82dc:	000031a4 	andeq	r3, r0, r4, lsr #3
    82e0:	4c02fd01 	stcmi	13, cr15, [r2], {1}
    82e4:	3f000000 	svccc	0x00000000
    82e8:	0000002d 	andeq	r0, r0, sp, lsr #32
    82ec:	32fa0119 	rscscc	r0, sl, #1073741830	; 0x40000006
    82f0:	19010000 	stmdbne	r1, {}
    82f4:	00940103 	addseq	r0, r4, r3, lsl #2
    82f8:	70a40000 	adcvc	r0, r4, r0
    82fc:	70d20800 	sbcsvc	r0, r2, r0, lsl #16
    8300:	5d010800 	stcpl	8, cr0, [r1]
    8304:	000007de 	ldrdeq	r0, [r0], -lr
    8308:	0033c616 	eorseq	ip, r3, r6, lsl r6
    830c:	03180100 	tsteq	r8, #0	; 0x0
    8310:	00000379 	andeq	r0, r0, r9, ror r3
    8314:	00002d52 	andeq	r2, r0, r2, asr sp
    8318:	00328d15 	eorseq	r8, r2, r5, lsl sp
    831c:	03180100 	tsteq	r8, #0	; 0x0
    8320:	0000005e 	andeq	r0, r0, lr, asr r0
    8324:	a21a5101 	andsge	r5, sl, #1073741824	; 0x40000000
    8328:	0100001e 	tsteq	r0, lr, lsl r0
    832c:	0094031a 	addseq	r0, r4, sl, lsl r3
    8330:	2d650000 	stclcs	0, cr0, [r5]
    8334:	d1170000 	tstle	r7, r0
    8338:	01000040 	tsteq	r0, r0, asr #32
    833c:	004c031b 	subeq	r0, ip, fp, lsl r3
    8340:	be170000 	wxorlt	wr0, wr7, wr0
    8344:	0100001f 	tsteq	r0, pc, lsl r0
    8348:	004c031b 	subeq	r0, ip, fp, lsl r3
    834c:	10170000 	andsne	r0, r7, r0
    8350:	0100001d 	tsteq	r0, sp, lsl r0
    8354:	004c031b 	subeq	r0, ip, fp, lsl r3
    8358:	14000000 	strne	r0, [r0]
    835c:	00336b01 	eorseq	r6, r3, r1, lsl #22
    8360:	03520100 	cmpeq	r2, #0	; 0x0
    8364:	0070d401 	rsbseq	sp, r0, r1, lsl #8
    8368:	0070e608 	rsbseq	lr, r0, r8, lsl #12
    836c:	215d0108 	cmpcs	sp, r8, lsl #2
    8370:	15000008 	strne	r0, [r0, #-8]
    8374:	000033c6 	andeq	r3, r0, r6, asr #7
    8378:	79035101 	stmdbvc	r3, {r0, r8, ip, lr}
    837c:	01000003 	tsteq	r0, r3
    8380:	328d1650 	addcc	r1, sp, #83886080	; 0x5000000
    8384:	51010000 	tstpl	r1, r0
    8388:	00005e03 	andeq	r5, r0, r3, lsl #28
    838c:	002d8300 	eoreq	r8, sp, r0, lsl #6
    8390:	40d11700 	sbcsmi	r1, r1, r0, lsl #14
    8394:	53010000 	movwpl	r0, #4096	; 0x1000
    8398:	00004c03 	andeq	r4, r0, r3, lsl #24
    839c:	011b0000 	tsteq	fp, r0
    83a0:	0000321c 	andeq	r3, r0, ip, lsl r2
    83a4:	e801a501 	stmda	r1, {r0, r8, sl, sp, pc}
    83a8:	a0080070 	andge	r0, r8, r0, ror r0
    83ac:	96080071 	undefined
    83b0:	b000002d 	andlt	r0, r0, sp, lsr #32
    83b4:	1c000008 	stcne	0, cr0, [r0], {8}
    83b8:	000033c6 	andeq	r3, r0, r6, asr #7
    83bc:	0379a401 	cmneq	r9, #16777216	; 0x1000000
    83c0:	2dc10000 	stclcs	0, cr0, [r1]
    83c4:	fd1c0000 	ldc2	0, cr0, [ip]
    83c8:	01000031 	tsteq	r0, r1, lsr r0
    83cc:	0003d3a4 	andeq	sp, r3, r4, lsr #7
    83d0:	002ddf00 	eoreq	sp, sp, r0, lsl #30
    83d4:	1d611200 	sfmne	f1, 2, [r1]
    83d8:	a6010000 	strge	r0, [r1], -r0
    83dc:	0000004c 	andeq	r0, r0, ip, asr #32
    83e0:	00002dfd 	strdeq	r2, [r0], -sp
    83e4:	00325012 	eorseq	r5, r2, r2, lsl r0
    83e8:	4ca60100 	stfmis	f0, [r6]
    83ec:	1b000000 	blne	83f4 <__Stack_Size+0x7ff4>
    83f0:	1200002e 	andne	r0, r0, #46	; 0x2e
    83f4:	000033db 	ldrdeq	r3, [r0], -fp
    83f8:	004ca601 	subeq	sl, ip, r1, lsl #12
    83fc:	2e390000 	cdpcs	0, 3, cr0, cr9, cr0, {0}
    8400:	d01d0000 	andsle	r0, sp, r0
    8404:	01000031 	tsteq	r0, r1, lsr r0
    8408:	00004ca6 	andeq	r4, r0, r6, lsr #25
    840c:	1e560100 	rdfnes	f0, f6, f0
    8410:	00706d74 	rsbseq	r6, r0, r4, ror sp
    8414:	003aa701 	eorseq	sl, sl, r1, lsl #14
    8418:	2e620000 	cdpcs	0, 6, cr0, cr2, cr0, {0}
    841c:	471d0000 	ldrmi	r0, [sp, -r0]
    8420:	01000030 	tsteq	r0, r0, lsr r0
    8424:	00032da8 	andeq	r2, r3, r8, lsr #27
    8428:	54910200 	ldrpl	r0, [r1], #512
    842c:	cd011f00 	stcgt	15, cr1, [r1]
    8430:	01000032 	tsteq	r0, r2, lsr r0
    8434:	71a0013f 	lsrvc	r0, pc, r1
    8438:	72000800 	andvc	r0, r0, #0	; 0x0
    843c:	2e750800 	cdpcs	8, 7, cr0, cr5, cr0, {0}
    8440:	c61c0000 	ldrgt	r0, [ip], -r0
    8444:	01000033 	tsteq	r0, r3, lsr r0
    8448:	0003793e 	andeq	r7, r3, lr, lsr r9
    844c:	002ea000 	eoreq	sl, lr, r0
    8450:	eb000000 	bl	8458 <__Stack_Size+0x8058>
    8454:	02000001 	andeq	r0, r0, #1	; 0x1
    8458:	00214c00 	eoreq	r4, r1, r0, lsl #24
    845c:	30010400 	andcc	r0, r1, r0, lsl #8
    8460:	01000004 	tsteq	r0, r4
    8464:	00003467 	andeq	r3, r0, r7, ror #8
    8468:	000004f4 	strdeq	r0, [r0], -r4
    846c:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    8470:	080072a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp, lr}
    8474:	00001fe0 	andeq	r1, r0, r0, ror #31
    8478:	9b050402 	blls	149488 <__Stack_Size+0x149088>
    847c:	02000042 	andeq	r0, r0, #66	; 0x42
    8480:	04940502 	ldreq	r0, [r4], #1282
    8484:	01020000 	tsteq	r2, r0
    8488:	00058606 	andeq	r8, r5, r6, lsl #12
    848c:	33750300 	cmncc	r5, #0	; 0x0
    8490:	27020032 	smladxcs	r2, r2, r0, r0
    8494:	00000045 	andeq	r0, r0, r5, asr #32
    8498:	15070402 	strne	r0, [r7, #-1026]
    849c:	02000043 	andeq	r0, r0, #67	; 0x43
    84a0:	064d0702 	strbeq	r0, [sp], -r2, lsl #14
    84a4:	75030000 	strvc	r0, [r3]
    84a8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    84ac:	0000005d 	andeq	r0, r0, sp, asr r0
    84b0:	84080102 	strhi	r0, [r8], #-258
    84b4:	04000005 	streq	r0, [r0], #-5
    84b8:	00000045 	andeq	r0, r0, r5, asr #32
    84bc:	00006405 	andeq	r6, r0, r5, lsl #8
    84c0:	02010600 	andeq	r0, r1, #0	; 0x0
    84c4:	00008339 	andeq	r8, r0, r9, lsr r3
    84c8:	0b180700 	bleq	60a0d0 <__Stack_Size+0x609cd0>
    84cc:	08000000 	stmdaeq	r0, {}
    84d0:	00544553 	subseq	r4, r4, r3, asr r5
    84d4:	d8090001 	stmdale	r9, {r0}
    84d8:	0200002f 	andeq	r0, r0, #47	; 0x2f
    84dc:	00006e39 	andeq	r6, r0, r9, lsr lr
    84e0:	02010600 	andeq	r0, r1, #0	; 0x0
    84e4:	0000a33b 	andeq	sl, r0, fp, lsr r3
    84e8:	0cfd0700 	ldcleq	7, cr0, [sp]
    84ec:	07000000 	streq	r0, [r0, -r0]
    84f0:	00001a50 	andeq	r1, r0, r0, asr sl
    84f4:	76090001 	strvc	r0, [r9], -r1
    84f8:	0200000f 	andeq	r0, r0, #15	; 0xf
    84fc:	00008e3b 	andeq	r8, r0, fp, lsr lr
    8500:	07040a00 	streq	r0, [r4, -r0, lsl #20]
    8504:	0303100b 	movweq	r1, #12299	; 0x300b
    8508:	0000f702 	andeq	pc, r0, r2, lsl #14
    850c:	348d0c00 	strcc	r0, [sp], #3072
    8510:	04030000 	streq	r0, [r3]
    8514:	00006402 	andeq	r6, r0, r2, lsl #8
    8518:	00230200 	eoreq	r0, r3, r0, lsl #4
    851c:	0034cd0c 	eorseq	ip, r4, ip, lsl #26
    8520:	02050300 	andeq	r0, r5, #0	; 0x0
    8524:	00000064 	andeq	r0, r0, r4, rrx
    8528:	0d042302 	stceq	3, cr2, [r4, #-8]
    852c:	004c4156 	subeq	r4, ip, r6, asr r1
    8530:	64020603 	strvs	r0, [r2], #-1539
    8534:	02000000 	andeq	r0, r0, #0	; 0x0
    8538:	610c0823 	tstvs	ip, r3, lsr #16
    853c:	03000034 	movweq	r0, #52	; 0x34
    8540:	00690207 	rsbeq	r0, r9, r7, lsl #4
    8544:	23020000 	movwcs	r0, #8192	; 0x2000
    8548:	010e000c 	tsteq	lr, ip
    854c:	000034b5 	strheq	r3, [r0], -r5
    8550:	00012c01 	andeq	r2, r1, r1, lsl #24
    8554:	1c080072 	stcne	0, cr0, [r8], {114}
    8558:	01080072 	tsteq	r8, r2, ror r0
    855c:	00011c5d 	andeq	r1, r1, sp, asr ip
    8560:	34d20f00 	ldrbcc	r0, [r2], #3840
    8564:	2b010000 	blcs	4856c <__Stack_Size+0x4816c>
    8568:	0000003a 	andeq	r0, r0, sl, lsr r0
    856c:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    8570:	00342c01 	eorseq	r2, r4, r1, lsl #24
    8574:	01430100 	cmpeq	r3, r0, lsl #2
    8578:	0800721c 	stmdaeq	r0, {r2, r3, r4, r9, ip, sp, lr}
    857c:	08007228 	stmdaeq	r0, {r3, r5, r9, ip, sp, lr}
    8580:	01415d01 	cmpeq	r1, r1, lsl #26
    8584:	370f0000 	strcc	r0, [pc, -r0]
    8588:	01000034 	tsteq	r0, r4, lsr r0
    858c:	00003a42 	andeq	r3, r0, r2, asr #20
    8590:	00500100 	subseq	r0, r0, r0, lsl #2
    8594:	3492010e 	ldrcc	r0, [r2], #270
    8598:	56010000 	strpl	r0, [r1], -r0
    859c:	00722801 	rsbseq	r2, r2, r1, lsl #16
    85a0:	00725408 	rsbseq	r5, r2, r8, lsl #8
    85a4:	665d0108 	ldrbvs	r0, [sp], -r8, lsl #2
    85a8:	0f000001 	svceq	0x00000001
    85ac:	000034a5 	andeq	r3, r0, r5, lsr #9
    85b0:	003a5501 	eorseq	r5, sl, r1, lsl #10
    85b4:	50010000 	andpl	r0, r1, r0
    85b8:	e4010e00 	str	r0, [r1], #-3584
    85bc:	01000034 	tsteq	r0, r4, lsr r0
    85c0:	72540171 	subsvc	r0, r4, #1073741852	; 0x4000001c
    85c4:	72700800 	rsbsvc	r0, r0, #0	; 0x0
    85c8:	5d010800 	stcpl	8, cr0, [r1]
    85cc:	0000018b 	andeq	r0, r0, fp, lsl #3
    85d0:	000ec40f 	andeq	ip, lr, pc, lsl #8
    85d4:	a3700100 	cmnge	r0, #0	; 0x0
    85d8:	01000000 	tsteq	r0, r0
    85dc:	01100050 	tsteq	r0, r0, asr r0
    85e0:	00003419 	andeq	r3, r0, r9, lsl r4
    85e4:	3a018701 	bcc	6a1f0 <__Stack_Size+0x69df0>
    85e8:	70000000 	andvc	r0, r0, r0
    85ec:	7c080072 	stcvc	0, cr0, [r8], {114}
    85f0:	01080072 	tsteq	r8, r2, ror r0
    85f4:	3e01115d 	mcrcc	1, 0, r1, cr1, cr13, {2}
    85f8:	01000034 	tsteq	r0, r4, lsr r0
    85fc:	00830197 	umulleq	r0, r3, r7, r1
    8600:	727c0000 	rsbsvc	r0, ip, #0	; 0x0
    8604:	72a40800 	adcvc	r0, r4, #0	; 0x0
    8608:	5d010800 	stcpl	8, cr0, [r1]
    860c:	00345412 	eorseq	r5, r4, r2, lsl r4
    8610:	53960100 	orrspl	r0, r6, #0	; 0x0
    8614:	bf000000 	svclt	0x00000000
    8618:	1300002e 	movwne	r0, #46	; 0x2e
    861c:	00002f2f 	andeq	r2, r0, pc, lsr #30
    8620:	003a9801 	eorseq	r9, sl, r1, lsl #16
    8624:	2edd0000 	cdpcs	0, 13, cr0, cr13, cr0, {0}
    8628:	74140000 	ldrvc	r0, [r4]
    862c:	0100706d 	tsteq	r0, sp, rrx
    8630:	00003a98 	muleq	r0, r8, sl
    8634:	1ea21500 	cdpne	5, 10, cr1, cr2, cr0, {0}
    8638:	99010000 	stmdbls	r1, {}
    863c:	00000083 	andeq	r0, r0, r3, lsl #1
    8640:	21450000 	cmpcs	r5, r0
    8644:	00020000 	andeq	r0, r2, r0
    8648:	00002272 	andeq	r2, r0, r2, ror r2
    864c:	04300104 	ldrteq	r0, [r0], #-260
    8650:	5c010000 	stcpl	0, cr0, [r1], {0}
    8654:	f4000038 	vst4.8	{d0-d3}, [r0, :256], r8
    8658:	a4000004 	strge	r0, [r0], #-4
    865c:	2c080072 	stccs	0, cr0, [r8], {114}
    8660:	9d080080 	stcls	0, cr0, [r8, #-512]
    8664:	02000020 	andeq	r0, r0, #32	; 0x20
    8668:	429b0504 	addsmi	r0, fp, #16777216	; 0x1000000
    866c:	02020000 	andeq	r0, r2, #0	; 0x0
    8670:	00049405 	andeq	r9, r4, r5, lsl #8
    8674:	06010200 	streq	r0, [r1], -r0, lsl #4
    8678:	00000586 	andeq	r0, r0, r6, lsl #11
    867c:	15070402 	strne	r0, [r7, #-1026]
    8680:	03000043 	movweq	r0, #67	; 0x43
    8684:	00363175 	eorseq	r3, r6, r5, ror r1
    8688:	004c2802 	subeq	r2, ip, r2, lsl #16
    868c:	02020000 	andeq	r0, r2, #0	; 0x0
    8690:	00064d07 	andeq	r4, r6, r7, lsl #26
    8694:	38750300 	ldmdacc	r5!, {r8, r9}^
    8698:	5d290200 	sfmpl	f0, 4, [r9]
    869c:	02000000 	andeq	r0, r0, #0	; 0x0
    86a0:	05840801 	streq	r0, [r4, #2049]
    86a4:	4c040000 	stcmi	0, cr0, [r4], {0}
    86a8:	05000000 	streq	r0, [r0]
    86ac:	7e390201 	cdpvc	2, 3, cr0, cr9, cr1, {0}
    86b0:	06000000 	streq	r0, [r0], -r0
    86b4:	00000b18 	andeq	r0, r0, r8, lsl fp
    86b8:	45530700 	ldrbmi	r0, [r3, #-1792]
    86bc:	00010054 	andeq	r0, r1, r4, asr r0
    86c0:	002fd808 	eoreq	sp, pc, r8, lsl #16
    86c4:	69390200 	ldmdbvs	r9!, {r9}
    86c8:	08000000 	stmdaeq	r0, {}
    86cc:	00002dd7 	ldrdeq	r2, [r0], -r7
    86d0:	00693902 	rsbeq	r3, r9, r2, lsl #18
    86d4:	01050000 	tsteq	r5, r0
    86d8:	00a93b02 	adceq	r3, r9, r2, lsl #22
    86dc:	fd060000 	stc2	0, cr0, [r6]
    86e0:	0000000c 	andeq	r0, r0, ip
    86e4:	001a5006 	andseq	r5, sl, r6
    86e8:	08000100 	stmdaeq	r0, {r8}
    86ec:	00000f76 	andeq	r0, r0, r6, ror pc
    86f0:	00943b02 	addseq	r3, r4, r2, lsl #22
    86f4:	04090000 	streq	r0, [r9]
    86f8:	03500a07 	cmpeq	r0, #28672	; 0x7000
    86fc:	0318020c 	tsteq	r8, #-1073741824	; 0xc0000000
    8700:	430b0000 	movwmi	r0, #45056	; 0xb000
    8704:	03003152 	movweq	r3, #338	; 0x152
    8708:	0064020d 	rsbeq	r0, r4, sp, lsl #4
    870c:	23020000 	movwcs	r0, #8192	; 0x2000
    8710:	044e0c00 	strbeq	r0, [lr], #-3072
    8714:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
    8718:	00004102 	andeq	r4, r0, r2, lsl #2
    871c:	02230200 	eoreq	r0, r3, #0	; 0x0
    8720:	3252430b 	subscc	r4, r2, #738197504	; 0x2c000000
    8724:	020f0300 	andeq	r0, pc, #0	; 0x0
    8728:	00000064 	andeq	r0, r0, r4, rrx
    872c:	0c042302 	stceq	3, cr2, [r4], {2}
    8730:	00000458 	andeq	r0, r0, r8, asr r4
    8734:	41021003 	tstmi	r2, r3
    8738:	02000000 	andeq	r0, r0, #0	; 0x0
    873c:	a50c0623 	strge	r0, [ip, #-1571]
    8740:	03000002 	movweq	r0, #2	; 0x2
    8744:	00640211 	rsbeq	r0, r4, r1, lsl r2
    8748:	23020000 	movwcs	r0, #8192	; 0x2000
    874c:	04620c08 	strbteq	r0, [r2], #-3080
    8750:	12030000 	andne	r0, r3, #0	; 0x0
    8754:	00004102 	andeq	r4, r0, r2, lsl #2
    8758:	0a230200 	beq	8c8f60 <__Stack_Size+0x8c8b60>
    875c:	00024c0c 	andeq	r4, r2, ip, lsl #24
    8760:	02130300 	andseq	r0, r3, #0	; 0x0
    8764:	00000064 	andeq	r0, r0, r4, rrx
    8768:	0c0c2302 	stceq	3, cr2, [ip], {2}
    876c:	0000046c 	andeq	r0, r0, ip, ror #8
    8770:	41021403 	tstmi	r2, r3, lsl #8
    8774:	02000000 	andeq	r0, r0, #0	; 0x0
    8778:	530b0e23 	movwpl	r0, #48675	; 0xbe23
    877c:	15030052 	strne	r0, [r3, #-82]
    8780:	00006402 	andeq	r6, r0, r2, lsl #8
    8784:	10230200 	eorne	r0, r3, r0, lsl #4
    8788:	0004760c 	andeq	r7, r4, ip, lsl #12
    878c:	02160300 	andseq	r0, r6, #0	; 0x0
    8790:	00000041 	andeq	r0, r0, r1, asr #32
    8794:	0b122302 	bleq	4913a4 <__Stack_Size+0x490fa4>
    8798:	00524745 	subseq	r4, r2, r5, asr #14
    879c:	64021703 	strvs	r1, [r2], #-1795
    87a0:	02000000 	andeq	r0, r0, #0	; 0x0
    87a4:	800c1423 	andhi	r1, ip, r3, lsr #8
    87a8:	03000004 	movweq	r0, #4	; 0x4
    87ac:	00410218 	subeq	r0, r1, r8, lsl r2
    87b0:	23020000 	movwcs	r0, #8192	; 0x2000
    87b4:	019e0c16 	orrseq	r0, lr, r6, lsl ip
    87b8:	19030000 	stmdbne	r3, {}
    87bc:	00006402 	andeq	r6, r0, r2, lsl #8
    87c0:	18230200 	stmdane	r3!, {r9}
    87c4:	00048a0c 	andeq	r8, r4, ip, lsl #20
    87c8:	021a0300 	andseq	r0, sl, #0	; 0x0
    87cc:	00000041 	andeq	r0, r0, r1, asr #32
    87d0:	0c1a2302 	ldceq	3, cr2, [sl], {2}
    87d4:	000001a4 	andeq	r0, r0, r4, lsr #3
    87d8:	64021b03 	strvs	r1, [r2], #-2819
    87dc:	02000000 	andeq	r0, r0, #0	; 0x0
    87e0:	bb0c1c23 	bllt	30f874 <__Stack_Size+0x30f474>
    87e4:	03000006 	movweq	r0, #6	; 0x6
    87e8:	0041021c 	subeq	r0, r1, ip, lsl r2
    87ec:	23020000 	movwcs	r0, #8192	; 0x2000
    87f0:	02600c1e 	rsbeq	r0, r0, #7680	; 0x1e00
    87f4:	1d030000 	stcne	0, cr0, [r3]
    87f8:	00006402 	andeq	r6, r0, r2, lsl #8
    87fc:	20230200 	eorcs	r0, r3, r0, lsl #4
    8800:	00049e0c 	andeq	r9, r4, ip, lsl #28
    8804:	021e0300 	andseq	r0, lr, #0	; 0x0
    8808:	00000041 	andeq	r0, r0, r1, asr #32
    880c:	0b222302 	bleq	89141c <__Stack_Size+0x89101c>
    8810:	00544e43 	subseq	r4, r4, r3, asr #28
    8814:	64021f03 	strvs	r1, [r2], #-3843
    8818:	02000000 	andeq	r0, r0, #0	; 0x0
    881c:	a80c2423 	stmdage	ip, {r0, r1, r5, sl, sp}
    8820:	03000004 	movweq	r0, #4	; 0x4
    8824:	00410220 	subeq	r0, r1, r0, lsr #4
    8828:	23020000 	movwcs	r0, #8192	; 0x2000
    882c:	53500b26 	cmppl	r0, #38912	; 0x9800
    8830:	21030043 	tstcs	r3, r3, asr #32
    8834:	00006402 	andeq	r6, r0, r2, lsl #8
    8838:	28230200 	stmdacs	r3!, {r9}
    883c:	0005ab0c 	andeq	sl, r5, ip, lsl #22
    8840:	02220300 	eoreq	r0, r2, #0	; 0x0
    8844:	00000041 	andeq	r0, r0, r1, asr #32
    8848:	0b2a2302 	bleq	a91458 <__Stack_Size+0xa91058>
    884c:	00525241 	subseq	r5, r2, r1, asr #4
    8850:	64022303 	strvs	r2, [r2], #-771
    8854:	02000000 	andeq	r0, r0, #0	; 0x0
    8858:	b60c2c23 	strlt	r2, [ip], -r3, lsr #24
    885c:	03000005 	movweq	r0, #5	; 0x5
    8860:	00410224 	subeq	r0, r1, r4, lsr #4
    8864:	23020000 	movwcs	r0, #8192	; 0x2000
    8868:	43520b2e 	cmpmi	r2, #47104	; 0xb800
    886c:	25030052 	strcs	r0, [r3, #-82]
    8870:	00006402 	andeq	r6, r0, r2, lsl #8
    8874:	30230200 	eorcc	r0, r3, r0, lsl #4
    8878:	0005c10c 	andeq	ip, r5, ip, lsl #2
    887c:	02260300 	eoreq	r0, r6, #0	; 0x0
    8880:	00000041 	andeq	r0, r0, r1, asr #32
    8884:	0c322302 	ldceq	3, cr2, [r2], #-8
    8888:	0000018a 	andeq	r0, r0, sl, lsl #3
    888c:	64022703 	strvs	r2, [r2], #-1795
    8890:	02000000 	andeq	r0, r0, #0	; 0x0
    8894:	cc0c3423 	cfstrsgt	mvf3, [ip], {35}
    8898:	03000005 	movweq	r0, #5	; 0x5
    889c:	00410228 	subeq	r0, r1, r8, lsr #4
    88a0:	23020000 	movwcs	r0, #8192	; 0x2000
    88a4:	018f0c36 	orreq	r0, pc, r6, lsr ip
    88a8:	29030000 	stmdbcs	r3, {}
    88ac:	00006402 	andeq	r6, r0, r2, lsl #8
    88b0:	38230200 	stmdacc	r3!, {r9}
    88b4:	0005d70c 	andeq	sp, r5, ip, lsl #14
    88b8:	022a0300 	eoreq	r0, sl, #0	; 0x0
    88bc:	00000041 	andeq	r0, r0, r1, asr #32
    88c0:	0c3a2302 	ldceq	3, cr2, [sl], #-8
    88c4:	00000194 	muleq	r0, r4, r1
    88c8:	64022b03 	strvs	r2, [r2], #-2819
    88cc:	02000000 	andeq	r0, r0, #0	; 0x0
    88d0:	e20c3c23 	and	r3, ip, #8960	; 0x2300
    88d4:	03000005 	movweq	r0, #5	; 0x5
    88d8:	0041022c 	subeq	r0, r1, ip, lsr #4
    88dc:	23020000 	movwcs	r0, #8192	; 0x2000
    88e0:	01990c3e 	orrseq	r0, r9, lr, lsr ip
    88e4:	2d030000 	stccs	0, cr0, [r3]
    88e8:	00006402 	andeq	r6, r0, r2, lsl #8
    88ec:	40230200 	eormi	r0, r3, r0, lsl #4
    88f0:	0005ed0c 	andeq	lr, r5, ip, lsl #26
    88f4:	022e0300 	eoreq	r0, lr, #0	; 0x0
    88f8:	00000041 	andeq	r0, r0, r1, asr #32
    88fc:	0c422302 	mcrreq	3, 0, r2, r2, cr2
    8900:	00000164 	andeq	r0, r0, r4, ror #2
    8904:	64022f03 	strvs	r2, [r2], #-3843
    8908:	02000000 	andeq	r0, r0, #0	; 0x0
    890c:	f80c4423 	undefined instruction 0xf80c4423
    8910:	03000005 	movweq	r0, #5	; 0x5
    8914:	00410230 	subeq	r0, r1, r0, lsr r2
    8918:	23020000 	movwcs	r0, #8192	; 0x2000
    891c:	43440b46 	movtmi	r0, #19270	; 0x4b46
    8920:	31030052 	qaddcc	r0, r2, r3
    8924:	00006402 	andeq	r6, r0, r2, lsl #8
    8928:	48230200 	stmdami	r3!, {r9}
    892c:	0006030c 	andeq	r0, r6, ip, lsl #6
    8930:	02320300 	eorseq	r0, r2, #0	; 0x0
    8934:	00000041 	andeq	r0, r0, r1, asr #32
    8938:	0c4a2302 	mcrreq	3, 0, r2, sl, cr2
    893c:	000004c3 	andeq	r0, r0, r3, asr #9
    8940:	64023303 	strvs	r3, [r2], #-771
    8944:	02000000 	andeq	r0, r0, #0	; 0x0
    8948:	0e0c4c23 	cdpeq	12, 0, cr4, cr12, cr3, {1}
    894c:	03000006 	movweq	r0, #6	; 0x6
    8950:	00410234 	subeq	r0, r1, r4, lsr r2
    8954:	23020000 	movwcs	r0, #8192	; 0x2000
    8958:	6b0d004e 	blvs	348a98 <__Stack_Size+0x348698>
    895c:	03000037 	movweq	r0, #55	; 0x37
    8960:	00b70235 	adcseq	r0, r7, r5, lsr r2
    8964:	0a0e0000 	beq	38896c <__Stack_Size+0x38856c>
    8968:	03731c04 	cmneq	r3, #1024	; 0x400
    896c:	1a0f0000 	bne	3c8974 <__Stack_Size+0x3c8574>
    8970:	0400000f 	streq	r0, [r0], #-15
    8974:	0000411d 	andeq	r4, r0, sp, lsl r1
    8978:	00230200 	eoreq	r0, r3, r0, lsl #4
    897c:	0012080f 	andseq	r0, r2, pc, lsl #16
    8980:	411e0400 	tstmi	lr, r0, lsl #8
    8984:	02000000 	andeq	r0, r0, #0	; 0x0
    8988:	db0f0223 	blle	3c921c <__Stack_Size+0x3c8e1c>
    898c:	0400000f 	streq	r0, [r0], #-15
    8990:	0000411f 	andeq	r4, r0, pc, lsl r1
    8994:	04230200 	strteq	r0, [r3], #-512
    8998:	0010760f 	andseq	r7, r0, pc, lsl #12
    899c:	41200400 	teqmi	r0, r0, lsl #8
    89a0:	02000000 	andeq	r0, r0, #0	; 0x0
    89a4:	640f0623 	strvs	r0, [pc], #1571	; 89ac <__Stack_Size+0x85ac>
    89a8:	04000011 	streq	r0, [r0], #-17
    89ac:	00005321 	andeq	r5, r0, r1, lsr #6
    89b0:	08230200 	stmdaeq	r3!, {r9}
    89b4:	14950800 	ldrne	r0, [r5], #2048
    89b8:	22040000 	andcs	r0, r4, #0	; 0x0
    89bc:	00000324 	andeq	r0, r0, r4, lsr #6
    89c0:	2604100e 	strcs	r1, [r4], -lr
    89c4:	000003f7 	strdeq	r0, [r0], -r7
    89c8:	0013320f 	andseq	r3, r3, pc, lsl #4
    89cc:	41270400 	teqmi	r7, r0, lsl #8
    89d0:	02000000 	andeq	r0, r0, #0	; 0x0
    89d4:	b10f0023 	tstlt	pc, r3, lsr #32
    89d8:	04000010 	streq	r0, [r0], #-16
    89dc:	00004128 	andeq	r4, r0, r8, lsr #2
    89e0:	02230200 	eoreq	r0, r3, #0	; 0x0
    89e4:	0013a90f 	andseq	sl, r3, pc, lsl #18
    89e8:	41290400 	teqmi	r9, r0, lsl #8
    89ec:	02000000 	andeq	r0, r0, #0	; 0x0
    89f0:	5d0f0423 	cfstrspl	mvf0, [pc, #-140]
    89f4:	04000010 	streq	r0, [r0], #-16
    89f8:	0000412a 	andeq	r4, r0, sl, lsr #2
    89fc:	06230200 	strteq	r0, [r3], -r0, lsl #4
    8a00:	000f440f 	andeq	r4, pc, pc, lsl #8
    8a04:	412b0400 	teqmi	fp, r0, lsl #8
    8a08:	02000000 	andeq	r0, r0, #0	; 0x0
    8a0c:	8c0f0823 	stchi	8, cr0, [pc], {35}
    8a10:	04000011 	streq	r0, [r0], #-17
    8a14:	0000412c 	andeq	r4, r0, ip, lsr #2
    8a18:	0a230200 	beq	8c9220 <__Stack_Size+0x8c8e20>
    8a1c:	0010120f 	andseq	r1, r0, pc, lsl #4
    8a20:	412d0400 	teqmi	sp, r0, lsl #8
    8a24:	02000000 	andeq	r0, r0, #0	; 0x0
    8a28:	890f0c23 	stmdbhi	pc, {r0, r1, r5, sl, fp}
    8a2c:	04000012 	streq	r0, [r0], #-18
    8a30:	0000412e 	andeq	r4, r0, lr, lsr #2
    8a34:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    8a38:	0f280800 	svceq	0x00280800
    8a3c:	2f040000 	svccs	0x00040000
    8a40:	0000037e 	andeq	r0, r0, lr, ror r3
    8a44:	33040a0e 	movwcc	r0, #18958	; 0x4a0e
    8a48:	00000451 	andeq	r0, r0, r1, asr r4
    8a4c:	003b840f 	eorseq	r8, fp, pc, lsl #8
    8a50:	41340400 	teqmi	r4, r0, lsl #8
    8a54:	02000000 	andeq	r0, r0, #0	; 0x0
    8a58:	740f0023 	strvc	r0, [pc], #35	; 8a60 <__Stack_Size+0x8660>
    8a5c:	0400003c 	streq	r0, [r0], #-60
    8a60:	00004135 	andeq	r4, r0, r5, lsr r1
    8a64:	02230200 	eoreq	r0, r3, #0	; 0x0
    8a68:	003c0f0f 	eorseq	r0, ip, pc, lsl #30
    8a6c:	41360400 	teqmi	r6, r0, lsl #8
    8a70:	02000000 	andeq	r0, r0, #0	; 0x0
    8a74:	540f0423 	strpl	r0, [pc], #1059	; 8a7c <__Stack_Size+0x867c>
    8a78:	04000039 	streq	r0, [r0], #-57
    8a7c:	00004137 	andeq	r4, r0, r7, lsr r1
    8a80:	06230200 	strteq	r0, [r3], -r0, lsl #4
    8a84:	003e510f 	eorseq	r5, lr, pc, lsl #2
    8a88:	41380400 	teqmi	r8, r0, lsl #8
    8a8c:	02000000 	andeq	r0, r0, #0	; 0x0
    8a90:	08000823 	stmdaeq	r0, {r0, r1, r5, fp}
    8a94:	000035dd 	ldrdeq	r3, [r0], -sp
    8a98:	04023904 	streq	r3, [r2], #-2308
    8a9c:	0e0e0000 	cdpeq	0, 0, cr0, cr14, cr0, {0}
    8aa0:	04c73d04 	strbeq	r3, [r7], #3332
    8aa4:	660f0000 	strvs	r0, [pc], -r0
    8aa8:	0400003c 	streq	r0, [r0], #-60
    8aac:	0000413e 	andeq	r4, r0, lr, lsr r1
    8ab0:	00230200 	eoreq	r0, r3, r0, lsl #4
    8ab4:	0037560f 	eorseq	r5, r7, pc, lsl #12
    8ab8:	413f0400 	teqmi	pc, r0, lsl #8
    8abc:	02000000 	andeq	r0, r0, #0	; 0x0
    8ac0:	190f0223 	stmdbne	pc, {r0, r1, r5, r9}
    8ac4:	04000039 	streq	r0, [r0], #-57
    8ac8:	00004140 	andeq	r4, r0, r0, asr #2
    8acc:	04230200 	strteq	r0, [r3], #-512
    8ad0:	003d6b0f 	eorseq	r6, sp, pc, lsl #22
    8ad4:	41410400 	cmpmi	r1, r0, lsl #8
    8ad8:	02000000 	andeq	r0, r0, #0	; 0x0
    8adc:	030f0623 	movweq	r0, #63011	; 0xf623
    8ae0:	0400003a 	streq	r0, [r0], #-58
    8ae4:	00004142 	andeq	r4, r0, r2, asr #2
    8ae8:	08230200 	stmdaeq	r3!, {r9}
    8aec:	0038c00f 	eorseq	ip, r8, pc
    8af0:	41430400 	cmpmi	r3, r0, lsl #8
    8af4:	02000000 	andeq	r0, r0, #0	; 0x0
    8af8:	f70f0a23 	undefined instruction 0xf70f0a23
    8afc:	0400003c 	streq	r0, [r0], #-60
    8b00:	00004144 	andeq	r4, r0, r4, asr #2
    8b04:	0c230200 	sfmeq	f0, 4, [r3]
    8b08:	39ab0800 	stmibcc	fp!, {fp}
    8b0c:	45040000 	strmi	r0, [r4]
    8b10:	0000045c 	andeq	r0, r0, ip, asr r4
    8b14:	3b330110 	blcc	cc8f5c <__Stack_Size+0xcc8b5c>
    8b18:	b3010000 	movwlt	r0, #4096	; 0x1000
    8b1c:	1e010104 	adfnes	f0, f1, f4
    8b20:	11000005 	tstne	r0, r5
    8b24:	0000370e 	andeq	r3, r0, lr, lsl #14
    8b28:	1e04b101 	mvfnes	f3, f1
    8b2c:	11000005 	tstne	r0, r5
    8b30:	00003612 	andeq	r3, r0, r2, lsl r6
    8b34:	4104b101 	tstmi	r4, r1, lsl #2
    8b38:	11000000 	tstne	r0, r0
    8b3c:	00003dea 	andeq	r3, r0, sl, ror #27
    8b40:	4104b101 	tstmi	r4, r1, lsl #2
    8b44:	11000000 	tstne	r0, r0
    8b48:	0000399e 	muleq	r0, lr, r9
    8b4c:	4104b201 	tstmi	r4, r1, lsl #4
    8b50:	12000000 	andne	r0, r0, #0	; 0x0
    8b54:	000036f4 	strdeq	r3, [r0], -r4
    8b58:	4104b401 	tstmi	r4, r1, lsl #8
    8b5c:	00000000 	andeq	r0, r0, r0
    8b60:	03180413 	tsteq	r8, #318767104	; 0x13000000
    8b64:	01100000 	tsteq	r0, r0
    8b68:	00003e78 	andeq	r3, r0, r8, ror lr
    8b6c:	01051901 	tsteq	r5, r1, lsl #18
    8b70:	00055801 	andeq	r5, r5, r1, lsl #16
    8b74:	370e1100 	strcc	r1, [lr, -r0, lsl #2]
    8b78:	18010000 	stmdane	r1, {}
    8b7c:	00051e05 	andeq	r1, r5, r5, lsl #28
    8b80:	35ef1100 	strbcc	r1, [pc, #256]!	; 8c88 <__Stack_Size+0x8888>
    8b84:	18010000 	stmdane	r1, {}
    8b88:	00004105 	andeq	r4, r0, r5, lsl #2
    8b8c:	36f41200 	ldrbtcc	r1, [r4], r0, lsl #4
    8b90:	1a010000 	bne	48b98 <__Stack_Size+0x48798>
    8b94:	00004105 	andeq	r4, r0, r5, lsl #2
    8b98:	bf140000 	svclt	0x00140000
    8b9c:	01000035 	tsteq	r0, r5, lsr r0
    8ba0:	01010c1d 	tsteq	r1, sp, lsl ip
    8ba4:	000005bb 	strheq	r0, [r0], -fp
    8ba8:	00370e11 	eorseq	r0, r7, r1, lsl lr
    8bac:	0c1b0100 	ldfeqs	f0, [fp], {0}
    8bb0:	0000051e 	andeq	r0, r0, lr, lsl r5
    8bb4:	003c7411 	eorseq	r7, ip, r1, lsl r4
    8bb8:	0c1b0100 	ldfeqs	f0, [fp], {0}
    8bbc:	00000041 	andeq	r0, r0, r1, asr #32
    8bc0:	003c0f11 	eorseq	r0, ip, r1, lsl pc
    8bc4:	0c1b0100 	ldfeqs	f0, [fp], {0}
    8bc8:	00000041 	andeq	r0, r0, r1, asr #32
    8bcc:	003e5111 	eorseq	r5, lr, r1, lsl r1
    8bd0:	0c1c0100 	ldfeqs	f0, [ip], {0}
    8bd4:	00000041 	andeq	r0, r0, r1, asr #32
    8bd8:	003b7212 	eorseq	r7, fp, r2, lsl r2
    8bdc:	0c1e0100 	ldfeqs	f0, [lr], {0}
    8be0:	00000041 	andeq	r0, r0, r1, asr #32
    8be4:	00389112 	eorseq	r9, r8, r2, lsl r1
    8be8:	0c1e0100 	ldfeqs	f0, [lr], {0}
    8bec:	00000041 	andeq	r0, r0, r1, asr #32
    8bf0:	706d7415 	rsbvc	r7, sp, r5, lsl r4
    8bf4:	0c1e0100 	ldfeqs	f0, [lr], {0}
    8bf8:	00000041 	andeq	r0, r0, r1, asr #32
    8bfc:	379b1400 	ldrcc	r1, [fp, r0, lsl #8]
    8c00:	ef010000 	svc	0x00010000
    8c04:	1201010b 	andne	r0, r1, #-1073741822	; 0xc0000002
    8c08:	11000006 	tstne	r0, r6
    8c0c:	0000370e 	andeq	r3, r0, lr, lsl #14
    8c10:	1e0bed01 	cdpne	13, 0, cr14, cr11, cr1, {0}
    8c14:	11000005 	tstne	r0, r5
    8c18:	00003c74 	andeq	r3, r0, r4, ror ip
    8c1c:	410bed01 	tstmi	fp, r1, lsl #26
    8c20:	11000000 	tstne	r0, r0
    8c24:	00003c0f 	andeq	r3, r0, pc, lsl #24
    8c28:	410bed01 	tstmi	fp, r1, lsl #26
    8c2c:	11000000 	tstne	r0, r0
    8c30:	00003e51 	andeq	r3, r0, r1, asr lr
    8c34:	410bee01 	tstmi	fp, r1, lsl #28
    8c38:	12000000 	andne	r0, r0, #0	; 0x0
    8c3c:	00003b72 	andeq	r3, r0, r2, ror fp
    8c40:	410bf001 	tstpmi	fp, r1
    8c44:	12000000 	andne	r0, r0, #0	; 0x0
    8c48:	00003891 	muleq	r0, r1, r8
    8c4c:	410bf001 	tstpmi	fp, r1
    8c50:	00000000 	andeq	r0, r0, r0
    8c54:	3bdf0110 	blcc	ff7c909c <SCS_BASE+0x1f7bb09c>
    8c58:	6b010000 	blvs	48c60 <__Stack_Size+0x48860>
    8c5c:	3a01010a 	bcc	4908c <__Stack_Size+0x48c8c>
    8c60:	11000006 	tstne	r0, r6
    8c64:	0000370e 	andeq	r3, r0, lr, lsl #14
    8c68:	1e0a6a01 	fmacsne	s12, s20, s2
    8c6c:	11000005 	tstne	r0, r5
    8c70:	00003b58 	andeq	r3, r0, r8, asr fp
    8c74:	410a6a01 	tstmi	sl, r1, lsl #20
    8c78:	00000000 	andeq	r0, r0, r0
    8c7c:	39e60110 	stmibcc	r6!, {r4, r8}^
    8c80:	87010000 	strhi	r0, [r1, -r0]
    8c84:	6201010a 	andvs	r0, r1, #-2147483646	; 0x80000002
    8c88:	11000006 	tstne	r0, r6
    8c8c:	0000370e 	andeq	r3, r0, lr, lsl #14
    8c90:	1e0a8601 	cfmadd32ne	mvax0, mvfx8, mvfx10, mvfx1
    8c94:	11000005 	tstne	r0, r5
    8c98:	00003b58 	andeq	r3, r0, r8, asr fp
    8c9c:	410a8601 	tstmi	sl, r1, lsl #12
    8ca0:	00000000 	andeq	r0, r0, r0
    8ca4:	003a7114 	eorseq	r7, sl, r4, lsl r1
    8ca8:	0c4d0100 	stfeqe	f0, [sp], {0}
    8cac:	06c50101 	strbeq	r0, [r5], r1, lsl #2
    8cb0:	0e110000 	wxoreq	wr0, wr1, wr0
    8cb4:	01000037 	tsteq	r0, r7, lsr r0
    8cb8:	051e0c4b 	ldreq	r0, [lr, #-3147]
    8cbc:	74110000 	ldrvc	r0, [r1]
    8cc0:	0100003c 	tsteq	r0, ip, lsr r0
    8cc4:	00410c4b 	subeq	r0, r1, fp, asr #24
    8cc8:	0f110000 	svceq	0x00110000
    8ccc:	0100003c 	tsteq	r0, ip, lsr r0
    8cd0:	00410c4b 	subeq	r0, r1, fp, asr #24
    8cd4:	51110000 	tstpl	r1, r0
    8cd8:	0100003e 	tsteq	r0, lr, lsr r0
    8cdc:	00410c4c 	subeq	r0, r1, ip, asr #24
    8ce0:	7b120000 	blvc	488ce8 <__Stack_Size+0x4888e8>
    8ce4:	0100003b 	tsteq	r0, fp, lsr r0
    8ce8:	00410c4e 	subeq	r0, r1, lr, asr #24
    8cec:	91120000 	tstls	r2, r0
    8cf0:	01000038 	tsteq	r0, r8, lsr r0
    8cf4:	00410c4e 	subeq	r0, r1, lr, asr #24
    8cf8:	74150000 	ldrvc	r0, [r5]
    8cfc:	0100706d 	tsteq	r0, sp, rrx
    8d00:	00410c4e 	subeq	r0, r1, lr, asr #24
    8d04:	10000000 	andne	r0, r0, r0
    8d08:	003bfb01 	eorseq	pc, fp, r1, lsl #22
    8d0c:	0aa30100 	beq	fe8c9114 <SCS_BASE+0x1e8bb114>
    8d10:	06ed0101 	strbteq	r0, [sp], r1, lsl #2
    8d14:	0e110000 	wxoreq	wr0, wr1, wr0
    8d18:	01000037 	tsteq	r0, r7, lsr r0
    8d1c:	051e0aa2 	ldreq	r0, [lr, #-2722]
    8d20:	58110000 	ldmdapl	r1, {}
    8d24:	0100003b 	tsteq	r0, fp, lsr r0
    8d28:	00410aa2 	subeq	r0, r1, r2, lsr #21
    8d2c:	14000000 	strne	r0, [r0]
    8d30:	00003d60 	andeq	r3, r0, r0, ror #26
    8d34:	010c7c01 	tsteq	ip, r1, lsl #24
    8d38:	00075001 	andeq	r5, r7, r1
    8d3c:	370e1100 	strcc	r1, [lr, -r0, lsl #2]
    8d40:	7a010000 	bvc	48d48 <__Stack_Size+0x48948>
    8d44:	00051e0c 	andeq	r1, r5, ip, lsl #28
    8d48:	3c741100 	ldfcce	f1, [r4]
    8d4c:	7a010000 	bvc	48d54 <__Stack_Size+0x48954>
    8d50:	0000410c 	andeq	r4, r0, ip, lsl #2
    8d54:	3c0f1100 	stfccs	f1, [pc], {0}
    8d58:	7a010000 	bvc	48d60 <__Stack_Size+0x48960>
    8d5c:	0000410c 	andeq	r4, r0, ip, lsl #2
    8d60:	3e511100 	rdfccs	f1, f1, f0
    8d64:	7b010000 	blvc	48d6c <__Stack_Size+0x4896c>
    8d68:	0000410c 	andeq	r4, r0, ip, lsl #2
    8d6c:	3b7b1200 	blcc	1ecd574 <__Stack_Size+0x1ecd174>
    8d70:	7d010000 	stcvc	0, cr0, [r1]
    8d74:	0000410c 	andeq	r4, r0, ip, lsl #2
    8d78:	38911200 	ldmcc	r1, {r9, ip}
    8d7c:	7d010000 	stcvc	0, cr0, [r1]
    8d80:	0000410c 	andeq	r4, r0, ip, lsl #2
    8d84:	6d741500 	cfldr64vs	mvdx1, [r4]
    8d88:	7d010070 	stcvc	0, cr0, [r1, #-448]
    8d8c:	0000410c 	andeq	r4, r0, ip, lsl #2
    8d90:	01100000 	tsteq	r0, r0
    8d94:	00003734 	andeq	r3, r0, r4, lsr r7
    8d98:	010abf01 	tsteq	sl, r1, lsl #30
    8d9c:	00077801 	andeq	r7, r7, r1, lsl #16
    8da0:	370e1100 	strcc	r1, [lr, -r0, lsl #2]
    8da4:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    8da8:	00051e0a 	andeq	r1, r5, sl, lsl #28
    8dac:	3b581100 	blcc	160d1b4 <__Stack_Size+0x160cdb4>
    8db0:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    8db4:	0000410a 	andeq	r4, r0, sl, lsl #2
    8db8:	01160000 	tsteq	r6, r0
    8dbc:	00003a26 	andeq	r3, r0, r6, lsr #20
    8dc0:	a401c701 	strge	ip, [r1], #-1793
    8dc4:	f8080072 	undefined instruction 0xf8080072
    8dc8:	fb080072 	blx	208f9a <__Stack_Size+0x208b9a>
    8dcc:	b000002e 	andlt	r0, r0, lr, lsr #32
    8dd0:	17000007 	strne	r0, [r0, -r7]
    8dd4:	0000370e 	andeq	r3, r0, lr, lsl #14
    8dd8:	051ec601 	ldreq	ip, [lr, #-1537]
    8ddc:	2f1a0000 	svccs	0x001a0000
    8de0:	ea170000 	b	5c8de8 <__Stack_Size+0x5c89e8>
    8de4:	01000038 	tsteq	r0, r8, lsr r0
    8de8:	0007b0c6 	andeq	fp, r7, r6, asr #1
    8dec:	002f3900 	eoreq	r3, pc, r0, lsl #18
    8df0:	04130000 	ldreq	r0, [r3]
    8df4:	00000373 	andeq	r0, r0, r3, ror r3
    8df8:	36b30116 	ssatcc	r0, #20, r6, lsl #2
    8dfc:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    8e00:	0072f801 	rsbseq	pc, r2, r1, lsl #16
    8e04:	0073a808 	rsbseq	sl, r3, r8, lsl #16
    8e08:	002f5708 	eoreq	r5, pc, r8, lsl #14
    8e0c:	00081b00 	andeq	r1, r8, r0, lsl #22
    8e10:	370e1700 	strcc	r1, [lr, -r0, lsl #14]
    8e14:	ed010000 	stc	0, cr0, [r1]
    8e18:	0000051e 	andeq	r0, r0, lr, lsl r5
    8e1c:	00002f82 	andeq	r2, r0, r2, lsl #31
    8e20:	003afc17 	eorseq	pc, sl, r7, lsl ip
    8e24:	1bed0100 	blne	ffb4922c <SCS_BASE+0x1fb3b22c>
    8e28:	a1000008 	tstge	r0, r8
    8e2c:	1800002f 	stmdane	r0, {r0, r1, r2, r3, r5}
    8e30:	00003c37 	andeq	r3, r0, r7, lsr ip
    8e34:	0041ef01 	subeq	lr, r1, r1, lsl #30
    8e38:	2fbf0000 	svccs	0x00bf0000
    8e3c:	91180000 	tstls	r8, r0
    8e40:	01000038 	tsteq	r0, r8, lsr r0
    8e44:	000041ef 	andeq	r4, r0, pc, ror #3
    8e48:	002fdd00 	eoreq	sp, pc, r0, lsl #26
    8e4c:	3e1c1800 	cdpcc	8, 1, cr1, cr12, cr0, {0}
    8e50:	ef010000 	svc	0x00010000
    8e54:	00000041 	andeq	r0, r0, r1, asr #32
    8e58:	00003032 	andeq	r3, r0, r2, lsr r0
    8e5c:	f7041300 	undefined instruction 0xf7041300
    8e60:	19000003 	stmdbne	r0, {r0, r1}
    8e64:	00377701 	eorseq	r7, r7, r1, lsl #14
    8e68:	01490100 	cmpeq	r9, r0, lsl #2
    8e6c:	0073a801 	rsbseq	sl, r3, r1, lsl #16
    8e70:	00746008 	rsbseq	r6, r4, r8
    8e74:	00306608 	eorseq	r6, r0, r8, lsl #12
    8e78:	00088c00 	andeq	r8, r8, r0, lsl #24
    8e7c:	370e1a00 	strcc	r1, [lr, -r0, lsl #20]
    8e80:	48010000 	stmdami	r1, {}
    8e84:	00051e01 	andeq	r1, r5, r1, lsl #28
    8e88:	00309100 	eorseq	r9, r0, r0, lsl #2
    8e8c:	3afc1a00 	bcc	fff0f694 <SCS_BASE+0x1ff01694>
    8e90:	48010000 	stmdami	r1, {}
    8e94:	00081b01 	andeq	r1, r8, r1, lsl #22
    8e98:	0030b000 	eorseq	fp, r0, r0
    8e9c:	3c371b00 	ldccc	11, cr1, [r7]
    8ea0:	4a010000 	bmi	48ea8 <__Stack_Size+0x48aa8>
    8ea4:	00004101 	andeq	r4, r0, r1, lsl #2
    8ea8:	0030ce00 	eorseq	ip, r0, r0, lsl #28
    8eac:	38911b00 	ldmcc	r1, {r8, r9, fp, ip}
    8eb0:	4a010000 	bmi	48eb8 <__Stack_Size+0x48ab8>
    8eb4:	00004101 	andeq	r4, r0, r1, lsl #2
    8eb8:	0030f700 	eorseq	pc, r0, r0, lsl #14
    8ebc:	3e1c1b00 	fmscdcc	d1, d12, d0
    8ec0:	4a010000 	bmi	48ec8 <__Stack_Size+0x48ac8>
    8ec4:	00004101 	andeq	r4, r0, r1, lsl #2
    8ec8:	00314100 	eorseq	r4, r1, r0, lsl #2
    8ecc:	01190000 	tsteq	r9, r0
    8ed0:	00003d78 	andeq	r3, r0, r8, ror sp
    8ed4:	0101a501 	tsteq	r1, r1, lsl #10
    8ed8:	08007460 	stmdaeq	r0, {r5, r6, sl, ip, sp, lr}
    8edc:	08007514 	stmdaeq	r0, {r2, r4, r8, sl, ip, sp, lr}
    8ee0:	00003175 	andeq	r3, r0, r5, ror r1
    8ee4:	000008f7 	strdeq	r0, [r0], -r7
    8ee8:	00370e1a 	eorseq	r0, r7, sl, lsl lr
    8eec:	01a40100 	undefined instruction 0x01a40100
    8ef0:	0000051e 	andeq	r0, r0, lr, lsl r5
    8ef4:	000031a0 	andeq	r3, r0, r0, lsr #3
    8ef8:	003afc1a 	eorseq	pc, sl, sl, lsl ip
    8efc:	01a40100 	undefined instruction 0x01a40100
    8f00:	0000081b 	andeq	r0, r0, fp, lsl r8
    8f04:	000031bf 	strheq	r3, [r0], -pc
    8f08:	003c371b 	eorseq	r3, ip, fp, lsl r7
    8f0c:	01a60100 	undefined instruction 0x01a60100
    8f10:	00000041 	andeq	r0, r0, r1, asr #32
    8f14:	000031dd 	ldrdeq	r3, [r0], -sp
    8f18:	0038911b 	eorseq	r9, r8, fp, lsl r1
    8f1c:	01a60100 	undefined instruction 0x01a60100
    8f20:	00000041 	andeq	r0, r0, r1, asr #32
    8f24:	000031fb 	strdeq	r3, [r0], -fp
    8f28:	003e1c1b 	eorseq	r1, lr, fp, lsl ip
    8f2c:	01a60100 	undefined instruction 0x01a60100
    8f30:	00000041 	andeq	r0, r0, r1, asr #32
    8f34:	00003245 	andeq	r3, r0, r5, asr #4
    8f38:	cd011900 	stcgt	9, cr1, [r1]
    8f3c:	0100003a 	tsteq	r0, sl, lsr r0
    8f40:	14010201 	strne	r0, [r1], #-513
    8f44:	a8080075 	stmdage	r8, {r0, r2, r4, r5, r6}
    8f48:	79080075 	stmdbvc	r8, {r0, r2, r4, r5, r6}
    8f4c:	62000032 	andvs	r0, r0, #50	; 0x32
    8f50:	1a000009 	bne	8f7c <__Stack_Size+0x8b7c>
    8f54:	0000370e 	andeq	r3, r0, lr, lsl #14
    8f58:	1e020001 	cdpne	0, 0, cr0, cr2, cr1, {0}
    8f5c:	a4000005 	strge	r0, [r0], #-5
    8f60:	1a000032 	bne	9030 <__Stack_Size+0x8c30>
    8f64:	00003afc 	strdeq	r3, [r0], -ip
    8f68:	1b020001 	blne	88f74 <__Stack_Size+0x88b74>
    8f6c:	c3000008 	movwgt	r0, #8	; 0x8
    8f70:	1b000032 	blne	9040 <__Stack_Size+0x8c40>
    8f74:	00003c37 	andeq	r3, r0, r7, lsr ip
    8f78:	41020201 	tstmi	r2, r1, lsl #4
    8f7c:	e1000000 	tst	r0, r0
    8f80:	1b000032 	blne	9050 <__Stack_Size+0x8c50>
    8f84:	00003891 	muleq	r0, r1, r8
    8f88:	41020201 	tstmi	r2, r1, lsl #4
    8f8c:	0a000000 	beq	8f94 <__Stack_Size+0x8b94>
    8f90:	1b000033 	blne	9064 <__Stack_Size+0x8c64>
    8f94:	00003e1c 	andeq	r3, r0, ip, lsl lr
    8f98:	41020201 	tstmi	r2, r1, lsl #4
    8f9c:	3f000000 	svccc	0x00000000
    8fa0:	00000033 	andeq	r0, r0, r3, lsr r0
    8fa4:	3e460119 	mcrcc	1, 2, r0, cr6, cr9, {0}
    8fa8:	4a010000 	bmi	48fb0 <__Stack_Size+0x48bb0>
    8fac:	75a80102 	strvc	r0, [r8, #258]!
    8fb0:	77140800 	ldrvc	r0, [r4, -r0, lsl #16]
    8fb4:	33680800 	cmncc	r8, #0	; 0x0
    8fb8:	0b280000 	bleq	a08fc0 <__Stack_Size+0xa08bc0>
    8fbc:	0e1a0000 	wxoreq	wr0, wr10, wr0
    8fc0:	01000037 	tsteq	r0, r7, lsr r0
    8fc4:	051e0249 	ldreq	r0, [lr, #-585]
    8fc8:	33870000 	orrcc	r0, r7, #0	; 0x0
    8fcc:	601a0000 	andsvs	r0, sl, r0
    8fd0:	0100003a 	tsteq	r0, sl, lsr r0
    8fd4:	0b280249 	bleq	a09900 <__Stack_Size+0xa09500>
    8fd8:	33a50000 	undefined instruction 0x33a50000
    8fdc:	bb1c0000 	bllt	708fe4 <__Stack_Size+0x708be4>
    8fe0:	d8000005 	stmdale	r0, {r0, r2}
    8fe4:	01000001 	tsteq	r0, r1
    8fe8:	09d90256 	ldmibeq	r9, {r1, r2, r4, r6, r9}^
    8fec:	ed1d0000 	ldc	0, cr0, [sp]
    8ff0:	1d000005 	stcne	0, cr0, [r0, #-20]
    8ff4:	000005e1 	andeq	r0, r0, r1, ror #11
    8ff8:	0005d51d 	andeq	sp, r5, sp, lsl r5
    8ffc:	05c91d00 	strbeq	r1, [r9, #3328]
    9000:	f81e0000 	undefined instruction 0xf81e0000
    9004:	1f000001 	svcne	0x00000001
    9008:	000005f9 	strdeq	r0, [r0], -r9
    900c:	000033c3 	andeq	r3, r0, r3, asr #7
    9010:	0006051f 	andeq	r0, r6, pc, lsl r5
    9014:	0033d600 	eorseq	sp, r3, r0, lsl #12
    9018:	20000000 	andcs	r0, r0, r0
    901c:	00000612 	andeq	r0, r0, r2, lsl r6
    9020:	080075ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, sl, ip, sp, lr}
    9024:	00000218 	andeq	r0, r0, r8, lsl r2
    9028:	f8025b01 	undefined instruction 0xf8025b01
    902c:	1d000009 	stcne	0, cr0, [r0, #-36]
    9030:	0000062d 	andeq	r0, r0, sp, lsr #12
    9034:	0006211d 	andeq	r2, r6, sp, lsl r1
    9038:	581c0000 	ldmdapl	ip, {}
    903c:	30000005 	andcc	r0, r0, r5
    9040:	01000002 	tsteq	r0, r2
    9044:	0a3a0260 	beq	e899cc <__Stack_Size+0xe895cc>
    9048:	8a1d0000 	bhi	749050 <__Stack_Size+0x748c50>
    904c:	1d000005 	stcne	0, cr0, [r0, #-20]
    9050:	0000057e 	andeq	r0, r0, lr, ror r5
    9054:	0005721d 	andeq	r7, r5, sp, lsl r2
    9058:	05661d00 	strbeq	r1, [r6, #-3328]!
    905c:	501e0000 	andspl	r0, lr, r0
    9060:	1f000002 	svcne	0x00000002
    9064:	00000596 	muleq	r0, r6, r5
    9068:	000033e9 	andeq	r3, r0, r9, ror #7
    906c:	0005a21f 	andeq	sl, r5, pc, lsl r2
    9070:	00341200 	eorseq	r1, r4, r0, lsl #4
    9074:	05ae2100 	streq	r2, [lr, #256]!
    9078:	00000000 	andeq	r0, r0, r0
    907c:	00063a20 	andeq	r3, r6, r0, lsr #20
    9080:	00764a00 	rsbseq	r4, r6, r0, lsl #20
    9084:	00027008 	andeq	r7, r2, r8
    9088:	02650100 	rsbeq	r0, r5, #0	; 0x0
    908c:	00000a59 	andeq	r0, r0, r9, asr sl
    9090:	0006551d 	andeq	r5, r6, sp, lsl r5
    9094:	06491d00 	strbeq	r1, [r9], -r0, lsl #26
    9098:	22000000 	andcs	r0, r0, #0	; 0x0
    909c:	00000662 	andeq	r0, r0, r2, ror #12
    90a0:	08007672 	stmdaeq	r0, {r1, r4, r5, r6, r9, sl, ip, sp, lr}
    90a4:	080076a8 	stmdaeq	r0, {r3, r5, r7, r9, sl, ip, sp, lr}
    90a8:	a3026a01 	movwge	r6, #10753	; 0x2a01
    90ac:	1d00000a 	stcne	0, cr0, [r0, #-40]
    90b0:	00000694 	muleq	r0, r4, r6
    90b4:	0006881d 	andeq	r8, r6, sp, lsl r8
    90b8:	067c1d00 	ldrbteq	r1, [ip], -r0, lsl #26
    90bc:	701d0000 	andsvc	r0, sp, r0
    90c0:	23000006 	movwcs	r0, #6	; 0x6
    90c4:	08007672 	stmdaeq	r0, {r1, r4, r5, r6, r9, sl, ip, sp, lr}
    90c8:	080076a8 	stmdaeq	r0, {r3, r5, r7, r9, sl, ip, sp, lr}
    90cc:	0006a01f 	andeq	sl, r6, pc, lsl r0
    90d0:	00342500 	eorseq	r2, r4, r0, lsl #10
    90d4:	06ac1f00 	strteq	r1, [ip], r0, lsl #30
    90d8:	34380000 	ldrtcc	r0, [r8]
    90dc:	b8210000 	stmdalt	r1!, {}
    90e0:	00000006 	andeq	r0, r0, r6
    90e4:	06c52000 	strbeq	r2, [r5], r0
    90e8:	76a80000 	strtvc	r0, [r8], r0
    90ec:	02880800 	addeq	r0, r8, #0	; 0x0
    90f0:	6f010000 	svcvs	0x00010000
    90f4:	000ac202 	andeq	ip, sl, r2, lsl #4
    90f8:	06e01d00 	strbteq	r1, [r0], r0, lsl #26
    90fc:	d41d0000 	ldrle	r0, [sp]
    9100:	00000006 	andeq	r0, r0, r6
    9104:	0006ed22 	andeq	lr, r6, r2, lsr #26
    9108:	0076be00 	rsbseq	fp, r6, r0, lsl #28
    910c:	0076f808 	rsbseq	pc, r6, r8, lsl #16
    9110:	02740108 	rsbseq	r0, r4, #2	; 0x2
    9114:	00000b0c 	andeq	r0, r0, ip, lsl #22
    9118:	00071f1d 	andeq	r1, r7, sp, lsl pc
    911c:	07131d00 	ldreq	r1, [r3, -r0, lsl #26]
    9120:	071d0000 	ldreq	r0, [sp, -r0]
    9124:	1d000007 	stcne	0, cr0, [r0, #-28]
    9128:	000006fb 	strdeq	r0, [r0], -fp
    912c:	0076be23 	rsbseq	fp, r6, r3, lsr #28
    9130:	0076f808 	rsbseq	pc, r6, r8, lsl #16
    9134:	072b1f08 	streq	r1, [fp, -r8, lsl #30]!
    9138:	344b0000 	strbcc	r0, [fp]
    913c:	371f0000 	ldrcc	r0, [pc, -r0]
    9140:	5e000007 	cdppl	0, 0, cr0, cr0, cr7, {0}
    9144:	21000034 	tstcs	r0, r4, lsr r0
    9148:	00000743 	andeq	r0, r0, r3, asr #14
    914c:	50240000 	eorpl	r0, r4, r0
    9150:	f8000007 	undefined instruction 0xf8000007
    9154:	a0080076 	andge	r0, r8, r6, ror r0
    9158:	01000002 	tsteq	r0, r2
    915c:	6b1d0279 	blvs	749b48 <__Stack_Size+0x749748>
    9160:	1d000007 	stcne	0, cr0, [r0, #-28]
    9164:	0000075f 	andeq	r0, r0, pc, asr r7
    9168:	04130000 	ldreq	r0, [r3]
    916c:	00000451 	andeq	r0, r0, r1, asr r4
    9170:	3dfd0119 	ldfcce	f0, [sp, #100]!
    9174:	8b010000 	blhi	4917c <__Stack_Size+0x48d7c>
    9178:	77140102 	ldrvc	r0, [r4, -r2, lsl #2]
    917c:	786e0800 	stmdavc	lr!, {fp}^
    9180:	34710800 	ldrbtcc	r0, [r1], #-2048
    9184:	0d170000 	ldceq	0, cr0, [r7]
    9188:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    918c:	01000037 	tsteq	r0, r7, lsr r0
    9190:	051e028a 	ldreq	r0, [lr, #-650]
    9194:	50010000 	andpl	r0, r1, r0
    9198:	003a601a 	eorseq	r6, sl, sl, lsl r0
    919c:	028a0100 	addeq	r0, sl, #0	; 0x0
    91a0:	00000b28 	andeq	r0, r0, r8, lsr #22
    91a4:	00003490 	muleq	r0, r0, r4
    91a8:	003c9626 	eorseq	r9, ip, r6, lsr #12
    91ac:	028c0100 	addeq	r0, ip, #0	; 0x0
    91b0:	00000041 	andeq	r0, r0, r1, asr #32
    91b4:	b3265701 	teqlt	r6, #262144	; 0x40000
    91b8:	0100003b 	tsteq	r0, fp, lsr r0
    91bc:	0041028d 	subeq	r0, r1, sp, lsl #5
    91c0:	56010000 	strpl	r0, [r1], -r0
    91c4:	0005bb22 	andeq	fp, r5, r2, lsr #22
    91c8:	00773800 	rsbseq	r3, r7, r0, lsl #16
    91cc:	00776a08 	rsbseq	r6, r7, r8, lsl #20
    91d0:	02a90108 	adceq	r0, r9, #2	; 0x2
    91d4:	00000bc7 	andeq	r0, r0, r7, asr #23
    91d8:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    91dc:	05e11d00 	strbeq	r1, [r1, #3328]!
    91e0:	d51d0000 	ldrle	r0, [sp]
    91e4:	1d000005 	stcne	0, cr0, [r0, #-20]
    91e8:	000005c9 	andeq	r0, r0, r9, asr #11
    91ec:	00773823 	rsbseq	r3, r7, r3, lsr #16
    91f0:	00776a08 	rsbseq	r6, r7, r8, lsl #20
    91f4:	05f91f08 	ldrbeq	r1, [r9, #3848]!
    91f8:	34ae0000 	strtcc	r0, [lr]
    91fc:	051f0000 	ldreq	r0, [pc, #0]	; 9204 <__Stack_Size+0x8e04>
    9200:	c1000006 	tstgt	r0, r6
    9204:	00000034 	andeq	r0, r0, r4, lsr r0
    9208:	06122000 	ldreq	r2, [r2], -r0
    920c:	776a0000 	strbvc	r0, [sl, -r0]!
    9210:	02b80800 	adcseq	r0, r8, #0	; 0x0
    9214:	ad010000 	stcge	0, cr0, [r1]
    9218:	000be602 	andeq	lr, fp, r2, lsl #12
    921c:	062d1d00 	strteq	r1, [sp], -r0, lsl #26
    9220:	211d0000 	tstcs	sp, r0
    9224:	00000006 	andeq	r0, r0, r6
    9228:	00055822 	andeq	r5, r5, r2, lsr #16
    922c:	00778200 	rsbseq	r8, r7, r0, lsl #4
    9230:	0077b808 	rsbseq	fp, r7, r8, lsl #16
    9234:	02b00108 	adcseq	r0, r0, #2	; 0x2
    9238:	00000c30 	andeq	r0, r0, r0, lsr ip
    923c:	00058a1d 	andeq	r8, r5, sp, lsl sl
    9240:	057e1d00 	ldrbeq	r1, [lr, #-3328]!
    9244:	721d0000 	andsvc	r0, sp, #0	; 0x0
    9248:	1d000005 	stcne	0, cr0, [r0, #-20]
    924c:	00000566 	andeq	r0, r0, r6, ror #10
    9250:	00778223 	rsbseq	r8, r7, r3, lsr #4
    9254:	0077b808 	rsbseq	fp, r7, r8, lsl #16
    9258:	05961f08 	ldreq	r1, [r6, #3848]
    925c:	34d40000 	ldrbcc	r0, [r4]
    9260:	a21f0000 	andsge	r0, pc, #0	; 0x0
    9264:	f2000005 	vhadd.s8	d0, d0, d5
    9268:	21000034 	tstcs	r0, r4, lsr r0
    926c:	000005ae 	andeq	r0, r0, lr, lsr #11
    9270:	3a220000 	bcc	889278 <__Stack_Size+0x888e78>
    9274:	b8000006 	stmdalt	r0, {r1, r2}
    9278:	d0080077 	andle	r0, r8, r7, ror r0
    927c:	01080077 	tsteq	r8, r7, ror r0
    9280:	0c4f02b3 	sfmeq	f0, 2, [pc], {179}
    9284:	551d0000 	ldrpl	r0, [sp]
    9288:	1d000006 	stcne	0, cr0, [r0, #-24]
    928c:	00000649 	andeq	r0, r0, r9, asr #12
    9290:	05582200 	ldrbeq	r2, [r8, #-512]
    9294:	77d00000 	ldrbvc	r0, [r0, r0]
    9298:	780a0800 	stmdavc	sl, {fp}
    929c:	b8010800 	stmdalt	r1, {fp}
    92a0:	000c9902 	andeq	r9, ip, r2, lsl #18
    92a4:	058a1d00 	streq	r1, [sl, #3328]
    92a8:	7e1d0000 	wxorvc	wr0, wr13, wr0
    92ac:	1d000005 	stcne	0, cr0, [r0, #-20]
    92b0:	00000572 	andeq	r0, r0, r2, ror r5
    92b4:	0005661d 	andeq	r6, r5, sp, lsl r6
    92b8:	77d02300 	ldrbvc	r2, [r0, r0, lsl #6]
    92bc:	780a0800 	stmdavc	sl, {fp}
    92c0:	961f0800 	ldrls	r0, [pc], -r0, lsl #16
    92c4:	10000005 	andne	r0, r0, r5
    92c8:	1f000035 	svcne	0x00000035
    92cc:	000005a2 	andeq	r0, r0, r2, lsr #11
    92d0:	00003539 	andeq	r3, r0, r9, lsr r5
    92d4:	0005ae21 	andeq	sl, r5, r1, lsr #28
    92d8:	20000000 	andcs	r0, r0, r0
    92dc:	0000063a 	andeq	r0, r0, sl, lsr r6
    92e0:	0800780a 	stmdaeq	r0, {r1, r3, fp, ip, sp, lr}
    92e4:	000002d0 	ldrdeq	r0, [r0], -r0
    92e8:	b802bc01 	stmdalt	r2, {r0, sl, fp, ip, sp, pc}
    92ec:	1d00000c 	stcne	0, cr0, [r0, #-48]
    92f0:	00000655 	andeq	r0, r0, r5, asr r6
    92f4:	0006491d 	andeq	r4, r6, sp, lsl r9
    92f8:	bb220000 	bllt	889300 <__Stack_Size+0x888f00>
    92fc:	26000005 	strcs	r0, [r0], -r5
    9300:	58080078 	stmdapl	r8, {r3, r4, r5, r6}
    9304:	01080078 	tsteq	r8, r8, ror r0
    9308:	0cfb02bf 	lfmeq	f0, 2, [fp], #764
    930c:	ed1d0000 	ldc	0, cr0, [sp]
    9310:	1d000005 	stcne	0, cr0, [r0, #-20]
    9314:	000005e1 	andeq	r0, r0, r1, ror #11
    9318:	0005d51d 	andeq	sp, r5, sp, lsl r5
    931c:	05c91d00 	strbeq	r1, [r9, #3328]
    9320:	26230000 	strtcs	r0, [r3], -r0
    9324:	58080078 	stmdapl	r8, {r3, r4, r5, r6}
    9328:	1f080078 	svcne	0x00080078
    932c:	000005f9 	strdeq	r0, [r0], -r9
    9330:	0000354c 	andeq	r3, r0, ip, asr #10
    9334:	00060527 	andeq	r0, r6, r7, lsr #10
    9338:	00520100 	subseq	r0, r2, r0, lsl #2
    933c:	06122800 	ldreq	r2, [r2], -r0, lsl #16
    9340:	78580000 	ldmdavc	r8, {}^
    9344:	786c0800 	stmdavc	ip!, {fp}^
    9348:	c2010800 	andgt	r0, r1, #0	; 0x0
    934c:	062d1d02 	strteq	r1, [sp], -r2, lsl #26
    9350:	211d0000 	tstcs	sp, r0
    9354:	00000006 	andeq	r0, r0, r6
    9358:	a9012900 	stmdbge	r1, {r8, fp, sp}
    935c:	0100003c 	tsteq	r0, ip, lsr r0
    9360:	700102d2 	ldrdvc	r0, [r1], -r2
    9364:	92080078 	andls	r0, r8, #120	; 0x78
    9368:	01080078 	tsteq	r8, r8, ror r0
    936c:	000d4c5d 	andeq	r4, sp, sp, asr ip
    9370:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    9374:	d1010000 	tstle	r1, r0
    9378:	00051e02 	andeq	r1, r5, r2, lsl #28
    937c:	25500100 	ldrbcs	r0, [r0, #-256]
    9380:	0000387e 	andeq	r3, r0, lr, ror r8
    9384:	4c02d101 	stfmid	f5, [r2], {1}
    9388:	0100000d 	tsteq	r0, sp
    938c:	04130051 	ldreq	r0, [r3], #-81
    9390:	000004c7 	andeq	r0, r0, r7, asr #9
    9394:	3d280129 	stfccs	f0, [r8, #-164]!
    9398:	ef010000 	svc	0x00010000
    939c:	78940102 	ldmvc	r4, {r1, r8}
    93a0:	78aa0800 	stmiavc	sl!, {fp}
    93a4:	5d010800 	stcpl	8, cr0, [r1]
    93a8:	00000d79 	andeq	r0, r0, r9, ror sp
    93ac:	0038ea25 	eorseq	lr, r8, r5, lsr #20
    93b0:	02ee0100 	rsceq	r0, lr, #0	; 0x0
    93b4:	000007b0 	strheq	r0, [r0], -r0
    93b8:	29005001 	stmdbcs	r0, {r0, ip, lr}
    93bc:	00366401 	eorseq	r6, r6, r1, lsl #8
    93c0:	03010100 	movweq	r0, #4352	; 0x1100
    93c4:	0078ac01 	rsbseq	sl, r8, r1, lsl #24
    93c8:	0078c208 	rsbseq	ip, r8, r8, lsl #4
    93cc:	a05d0108 	subsge	r0, sp, r8, lsl #2
    93d0:	2500000d 	strcs	r0, [r0, #-13]
    93d4:	00003afc 	strdeq	r3, [r0], -ip
    93d8:	1b030001 	blne	c93e4 <__Stack_Size+0xc8fe4>
    93dc:	01000008 	tsteq	r0, r8
    93e0:	01290050 	qsubeq	r0, r0, r9
    93e4:	0000351d 	andeq	r3, r0, sp, lsl r5
    93e8:	01031601 	tsteq	r3, r1, lsl #12
    93ec:	080078c4 	stmdaeq	r0, {r2, r6, r7, fp, ip, sp, lr}
    93f0:	080078dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, fp, ip, sp, lr}
    93f4:	0dc75d01 	stcleq	13, cr5, [r7, #4]
    93f8:	60250000 	eorvs	r0, r5, r0
    93fc:	0100003a 	tsteq	r0, sl, lsr r0
    9400:	0b280315 	bleq	a0a05c <__Stack_Size+0xa09c5c>
    9404:	50010000 	andpl	r0, r1, r0
    9408:	b1012900 	tstlt	r1, r0, lsl #18
    940c:	0100003d 	tsteq	r0, sp, lsr r0
    9410:	dc010328 	stcle	3, cr0, [r1], {40}
    9414:	f0080078 	undefined instruction 0xf0080078
    9418:	01080078 	tsteq	r8, r8, ror r0
    941c:	000dee5d 	andeq	lr, sp, sp, asr lr
    9420:	387e2500 	ldmdacc	lr!, {r8, sl, sp}^
    9424:	27010000 	strcs	r0, [r1, -r0]
    9428:	000d4c03 	andeq	r4, sp, r3, lsl #24
    942c:	00500100 	subseq	r0, r0, r0, lsl #2
    9430:	3e3e0129 	rsfccep	f0, f6, #1.0
    9434:	3d010000 	stccc	0, cr0, [r1]
    9438:	78f00103 	ldmvc	r0!, {r0, r1, r8}^
    943c:	790a0800 	stmdbvc	sl, {fp}
    9440:	5d010800 	stcpl	8, cr0, [r1]
    9444:	00000e23 	andeq	r0, r0, r3, lsr #28
    9448:	00370e25 	eorseq	r0, r7, r5, lsr #28
    944c:	033c0100 	teqeq	ip, #0	; 0x0
    9450:	0000051e 	andeq	r0, r0, lr, lsl r5
    9454:	c4255001 	strtgt	r5, [r5], #-1
    9458:	0100000e 	tsteq	r0, lr
    945c:	00a9033c 	adceq	r0, r9, ip, lsr r3
    9460:	51010000 	tstpl	r1, r0
    9464:	83012900 	movwhi	r2, #6400	; 0x1900
    9468:	0100003c 	tsteq	r0, ip, lsr r0
    946c:	0c010358 	stceq	3, cr0, [r1], {88}
    9470:	28080079 	stmdacs	r8, {r0, r3, r4, r5, r6}
    9474:	01080079 	tsteq	r8, r9, ror r0
    9478:	000e585d 	andeq	r5, lr, sp, asr r8
    947c:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    9480:	57010000 	strpl	r0, [r1, -r0]
    9484:	00051e03 	andeq	r1, r5, r3, lsl #28
    9488:	25500100 	ldrbcs	r0, [r0, #-256]
    948c:	00000ec4 	andeq	r0, r0, r4, asr #29
    9490:	a9035701 	stmdbge	r3, {r0, r8, r9, sl, ip, lr}
    9494:	01000000 	tsteq	r0, r0
    9498:	01290051 	qsubeq	r0, r1, r9
    949c:	00003d3f 	andeq	r3, r0, pc, lsr sp
    94a0:	01037e01 	tsteq	r3, r1, lsl #28
    94a4:	08007928 	stmdaeq	r0, {r3, r5, r8, fp, ip, sp, lr}
    94a8:	08007940 	stmdaeq	r0, {r6, r8, fp, ip, sp, lr}
    94ac:	0e9b5d01 	cdpeq	13, 9, cr5, cr11, cr1, {0}
    94b0:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    94b4:	01000037 	tsteq	r0, r7, lsr r0
    94b8:	051e037d 	ldreq	r0, [lr, #-893]
    94bc:	50010000 	andpl	r0, r1, r0
    94c0:	003e2325 	eorseq	r2, lr, r5, lsr #6
    94c4:	037d0100 	cmneq	sp, #0	; 0x0
    94c8:	00000041 	andeq	r0, r0, r1, asr #32
    94cc:	c4255101 	strtgt	r5, [r5], #-257
    94d0:	0100000e 	tsteq	r0, lr
    94d4:	00a9037d 	adceq	r0, r9, sp, ror r3
    94d8:	52010000 	andpl	r0, r1, #0	; 0x0
    94dc:	d4012900 	strle	r2, [r1], #-2304
    94e0:	01000039 	tsteq	r0, r9, lsr r0
    94e4:	400103a1 	andmi	r0, r1, r1, lsr #7
    94e8:	44080079 	strmi	r0, [r8], #-121
    94ec:	01080079 	tsteq	r8, r9, ror r0
    94f0:	000ed05d 	andeq	sp, lr, sp, asr r0
    94f4:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    94f8:	a0010000 	andge	r0, r1, r0
    94fc:	00051e03 	andeq	r1, r5, r3, lsl #28
    9500:	25500100 	ldrbcs	r0, [r0, #-256]
    9504:	00003b62 	andeq	r3, r0, r2, ror #22
    9508:	4103a001 	tstmi	r3, r1
    950c:	01000000 	tsteq	r0, r0
    9510:	01290051 	qsubeq	r0, r1, r9
    9514:	00003839 	andeq	r3, r0, r9, lsr r8
    9518:	0103c001 	tsteq	r3, r1
    951c:	08007944 	stmdaeq	r0, {r2, r6, r8, fp, ip, sp, lr}
    9520:	0800794c 	stmdaeq	r0, {r2, r3, r6, r8, fp, ip, sp, lr}
    9524:	0f155d01 	svceq	0x00155d01
    9528:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    952c:	01000037 	tsteq	r0, r7, lsr r0
    9530:	051e03bf 	ldreq	r0, [lr, #-959]
    9534:	50010000 	andpl	r0, r1, r0
    9538:	00360625 	eorseq	r0, r6, r5, lsr #12
    953c:	03bf0100 	undefined instruction 0x03bf0100
    9540:	00000041 	andeq	r0, r0, r1, asr #32
    9544:	d61a5101 	ldrle	r5, [sl], -r1, lsl #2
    9548:	01000037 	tsteq	r0, r7, lsr r0
    954c:	004103bf 	strheq	r0, [r1], #-63
    9550:	355f0000 	ldrbcc	r0, [pc, #0]	; 9558 <__Stack_Size+0x9158>
    9554:	29000000 	stmdbcs	r0, {}
    9558:	003d1d01 	eorseq	r1, sp, r1, lsl #26
    955c:	03dd0100 	bicseq	r0, sp, #0	; 0x0
    9560:	00794c01 	rsbseq	r4, r9, r1, lsl #24
    9564:	00796408 	rsbseq	r6, r9, r8, lsl #8
    9568:	585d0108 	ldmdapl	sp, {r3, r8}^
    956c:	2500000f 	strcs	r0, [r0, #-15]
    9570:	0000370e 	andeq	r3, r0, lr, lsl #14
    9574:	1e03dc01 	cdpne	12, 0, cr13, cr3, cr1, {0}
    9578:	01000005 	tsteq	r0, r5
    957c:	39362550 	ldmdbcc	r6!, {r4, r6, r8, sl, sp}
    9580:	dc010000 	stcle	0, cr0, [r1], {0}
    9584:	00004103 	andeq	r4, r0, r3, lsl #2
    9588:	25510100 	ldrbcs	r0, [r1, #-256]
    958c:	00000ec4 	andeq	r0, r0, r4, asr #29
    9590:	a903dc01 	stmdbge	r3, {r0, sl, fp, ip, lr, pc}
    9594:	01000000 	tsteq	r0, r0
    9598:	01290052 	qsubeq	r0, r2, r9
    959c:	00003bc7 	andeq	r3, r0, r7, asr #23
    95a0:	0103f901 	tstpeq	r3, r1, lsl #18
    95a4:	08007964 	stmdaeq	r0, {r2, r5, r6, r8, fp, ip, sp, lr}
    95a8:	08007972 	stmdaeq	r0, {r1, r4, r5, r6, r8, fp, ip, sp, lr}
    95ac:	0f7f5d01 	svceq	0x007f5d01
    95b0:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    95b4:	01000037 	tsteq	r0, r7, lsr r0
    95b8:	051e03f8 	ldreq	r0, [lr, #-1016]
    95bc:	50010000 	andpl	r0, r1, r0
    95c0:	07012900 	streq	r2, [r1, -r0, lsl #18]
    95c4:	01000038 	tsteq	r0, r8, lsr r0
    95c8:	7401040f 	strvc	r0, [r1], #-1039
    95cc:	8e080079 	mcrhi	0, 0, r0, cr8, cr9, {3}
    95d0:	01080079 	tsteq	r8, r9, ror r0
    95d4:	000fe45d 	andeq	lr, pc, sp, asr r4
    95d8:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    95dc:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    95e0:	00051e04 	andeq	r1, r5, r4, lsl #28
    95e4:	1a500100 	bne	14099ec <__Stack_Size+0x14095ec>
    95e8:	000035ef 	andeq	r3, r0, pc, ror #11
    95ec:	41040e01 	tstmi	r4, r1, lsl #28
    95f0:	72000000 	andvc	r0, r0, #0	; 0x0
    95f4:	28000035 	stmdacs	r0, {r0, r2, r4, r5}
    95f8:	00000524 	andeq	r0, r0, r4, lsr #10
    95fc:	08007974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip, sp, lr}
    9600:	08007982 	stmdaeq	r0, {r1, r7, r8, fp, ip, sp, lr}
    9604:	1d041501 	cfstr32ne	mvfx1, [r4, #-4]
    9608:	0000053f 	andeq	r0, r0, pc, lsr r5
    960c:	0005331d 	andeq	r3, r5, sp, lsl r3
    9610:	79742300 	ldmdbvc	r4!, {r8, r9, sp}^
    9614:	79820800 	stmibvc	r2, {fp}
    9618:	4b1f0800 	blmi	7cb620 <__Stack_Size+0x7cb220>
    961c:	85000005 	strhi	r0, [r0, #-5]
    9620:	00000035 	andeq	r0, r0, r5, lsr r0
    9624:	01190000 	tsteq	r9, r0
    9628:	00003cc8 	andeq	r3, r0, r8, asr #25
    962c:	01042f01 	tsteq	r4, r1, lsl #30
    9630:	08007990 	stmdaeq	r0, {r4, r7, r8, fp, ip, sp, lr}
    9634:	08007a22 	stmdaeq	r0, {r1, r5, r9, fp, ip, sp, lr}
    9638:	000035a3 	andeq	r3, r0, r3, lsr #11
    963c:	000010f8 	strdeq	r1, [r0], -r8
    9640:	00370e25 	eorseq	r0, r7, r5, lsr #28
    9644:	042d0100 	strteq	r0, [sp], #-256
    9648:	0000051e 	andeq	r0, r0, lr, lsl r5
    964c:	0d1a5001 	ldceq	0, cr5, [sl, #-4]
    9650:	0100003a 	tsteq	r0, sl, lsr r0
    9654:	0041042d 	subeq	r0, r1, sp, lsr #8
    9658:	35c20000 	strbcc	r0, [r2]
    965c:	741a0000 	ldrvc	r0, [sl]
    9660:	0100003c 	tsteq	r0, ip, lsr r0
    9664:	0041042e 	subeq	r0, r1, lr, lsr #8
    9668:	35e00000 	strbcc	r0, [r0]!
    966c:	551a0000 	ldrpl	r0, [sl]
    9670:	0100003e 	tsteq	r0, lr, lsr r0
    9674:	0041042e 	subeq	r0, r1, lr, lsr #8
    9678:	35fe0000 	ldrbcc	r0, [lr]!
    967c:	58220000 	stmdapl	r2!, {}
    9680:	9c000005 	stcls	0, cr0, [r0], {5}
    9684:	d2080079 	andle	r0, r8, #121	; 0x79
    9688:	01080079 	tsteq	r8, r9, ror r0
    968c:	10860439 	addne	r0, r6, r9, lsr r4
    9690:	8a1d0000 	bhi	749698 <__Stack_Size+0x749298>
    9694:	1d000005 	stcne	0, cr0, [r0, #-20]
    9698:	0000057e 	andeq	r0, r0, lr, ror r5
    969c:	0005721d 	andeq	r7, r5, sp, lsl r2
    96a0:	05661d00 	strbeq	r1, [r6, #-3328]!
    96a4:	9c230000 	stcls	0, cr0, [r3]
    96a8:	d2080079 	andle	r0, r8, #121	; 0x79
    96ac:	1f080079 	svcne	0x00080079
    96b0:	00000596 	muleq	r0, r6, r5
    96b4:	0000361c 	andeq	r3, r0, ip, lsl r6
    96b8:	0005a21f 	andeq	sl, r5, pc, lsl r2
    96bc:	00364500 	eorseq	r4, r6, r0, lsl #10
    96c0:	05ae2100 	streq	r2, [lr, #256]!
    96c4:	00000000 	andeq	r0, r0, r0
    96c8:	0005bb22 	andeq	fp, r5, r2, lsr #22
    96cc:	0079d200 	rsbseq	sp, r9, r0, lsl #4
    96d0:	007a0608 	rsbseq	r0, sl, r8, lsl #12
    96d4:	043d0108 	ldrteq	r0, [sp], #-264
    96d8:	000010c9 	andeq	r1, r0, r9, asr #1
    96dc:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    96e0:	05e11d00 	strbeq	r1, [r1, #3328]!
    96e4:	d51d0000 	ldrle	r0, [sp]
    96e8:	1d000005 	stcne	0, cr0, [r0, #-20]
    96ec:	000005c9 	andeq	r0, r0, r9, asr #11
    96f0:	0079d223 	rsbseq	sp, r9, r3, lsr #4
    96f4:	007a0608 	rsbseq	r0, sl, r8, lsl #12
    96f8:	05f91f08 	ldrbeq	r1, [r9, #3848]!
    96fc:	36630000 	strbtcc	r0, [r3], -r0
    9700:	05270000 	streq	r0, [r7]!
    9704:	01000006 	tsteq	r0, r6
    9708:	28000052 	stmdacs	r0, {r1, r4, r6}
    970c:	00000524 	andeq	r0, r0, r4, lsr #10
    9710:	08007a06 	stmdaeq	r0, {r1, r2, r9, fp, ip, sp, lr}
    9714:	08007a16 	stmdaeq	r0, {r1, r2, r4, r9, fp, ip, sp, lr}
    9718:	1d044101 	stfnes	f4, [r4, #-4]
    971c:	0000053f 	andeq	r0, r0, pc, lsr r5
    9720:	0005331d 	andeq	r3, r5, sp, lsl r3
    9724:	7a062300 	bvc	19232c <__Stack_Size+0x191f2c>
    9728:	7a160800 	bvc	58b730 <__Stack_Size+0x58b330>
    972c:	4b1f0800 	blmi	7cb734 <__Stack_Size+0x7cb334>
    9730:	76000005 	strvc	r0, [r0], -r5
    9734:	00000036 	andeq	r0, r0, r6, lsr r0
    9738:	01290000 	teqeq	r9, r0
    973c:	00003c1f 	andeq	r3, r0, pc, lsl ip
    9740:	01045d01 	tsteq	r4, r1, lsl #26
    9744:	08007a24 	stmdaeq	r0, {r2, r5, r9, fp, ip, sp, lr}
    9748:	08007a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip, sp, lr}
    974c:	11935d01 	orrsne	r5, r3, r1, lsl #26
    9750:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9754:	01000037 	tsteq	r0, r7, lsr r0
    9758:	051e045b 	ldreq	r0, [lr, #-1115]
    975c:	50010000 	andpl	r0, r1, r0
    9760:	0036121a 	eorseq	r1, r6, sl, lsl r2
    9764:	045b0100 	ldrbeq	r0, [fp], #-256
    9768:	00000041 	andeq	r0, r0, r1, asr #32
    976c:	00003689 	andeq	r3, r0, r9, lsl #13
    9770:	003dea1a 	eorseq	lr, sp, sl, lsl sl
    9774:	045b0100 	ldrbeq	r0, [fp], #-256
    9778:	00000041 	andeq	r0, r0, r1, asr #32
    977c:	0000369c 	muleq	r0, ip, r6
    9780:	00399e1a 	eorseq	r9, r9, sl, lsl lr
    9784:	045c0100 	ldrbeq	r0, [ip], #-256
    9788:	00000041 	andeq	r0, r0, r1, asr #32
    978c:	000036af 	andeq	r3, r0, pc, lsr #13
    9790:	0036f426 	eorseq	pc, r6, r6, lsr #8
    9794:	045e0100 	ldrbeq	r0, [lr], #-256
    9798:	00000041 	andeq	r0, r0, r1, asr #32
    979c:	d2285301 	eorle	r5, r8, #67108864	; 0x4000000
    97a0:	24000004 	strcs	r0, [r0], #-4
    97a4:	3a08007a 	bcc	209994 <__Stack_Size+0x209594>
    97a8:	0108007a 	tsteq	r8, sl, ror r0
    97ac:	051d0467 	ldreq	r0, [sp, #-1127]
    97b0:	1d000005 	stcne	0, cr0, [r0, #-20]
    97b4:	000004f9 	strdeq	r0, [r0], -r9
    97b8:	0004ed1d 	andeq	lr, r4, sp, lsl sp
    97bc:	04e11d00 	strbteq	r1, [r1], #3328
    97c0:	24230000 	strtcs	r0, [r3]
    97c4:	3a08007a 	bcc	2099b4 <__Stack_Size+0x2095b4>
    97c8:	2708007a 	smlsdxcs	r8, sl, r0, r0
    97cc:	00000511 	andeq	r0, r0, r1, lsl r5
    97d0:	00005201 	andeq	r5, r0, r1, lsl #4
    97d4:	83012900 	movwhi	r2, #6400	; 0x1900
    97d8:	01000037 	tsteq	r0, r7, lsr r0
    97dc:	4c01048f 	cfstrsmi	mvf0, [r1], {143}
    97e0:	6e08007a 	mcrvs	0, 0, r0, cr8, cr10, {3}
    97e4:	0108007a 	tsteq	r8, sl, ror r0
    97e8:	0012205d 	andseq	r2, r2, sp, asr r0
    97ec:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    97f0:	8d010000 	stchi	0, cr0, [r1]
    97f4:	00051e04 	andeq	r1, r5, r4, lsl #28
    97f8:	1a500100 	bne	1409c00 <__Stack_Size+0x1409800>
    97fc:	00003612 	andeq	r3, r0, r2, lsl r6
    9800:	41048d01 	tstmi	r4, r1, lsl #26
    9804:	c2000000 	andgt	r0, r0, #0	; 0x0
    9808:	1a000036 	bne	98e8 <__Stack_Size+0x94e8>
    980c:	00003dea 	andeq	r3, r0, sl, ror #27
    9810:	41048e01 	tstmi	r4, r1, lsl #28
    9814:	d5000000 	strle	r0, [r0]
    9818:	1a000036 	bne	98f8 <__Stack_Size+0x94f8>
    981c:	0000399e 	muleq	r0, lr, r9
    9820:	41048e01 	tstmi	r4, r1, lsl #28
    9824:	e8000000 	stmda	r0, {}
    9828:	28000036 	stmdacs	r0, {r1, r2, r4, r5}
    982c:	000004d2 	ldrdeq	r0, [r0], -r2
    9830:	08007a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip, sp, lr}
    9834:	08007a62 	stmdaeq	r0, {r1, r5, r6, r9, fp, ip, sp, lr}
    9838:	1d049701 	stcne	7, cr9, [r4, #-4]
    983c:	00000505 	andeq	r0, r0, r5, lsl #10
    9840:	0004f91d 	andeq	pc, r4, sp, lsl r9
    9844:	04ed1d00 	strbteq	r1, [sp], #3328
    9848:	e11d0000 	tst	sp, r0
    984c:	23000004 	movwcs	r0, #4	; 0x4
    9850:	08007a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip, sp, lr}
    9854:	08007a62 	stmdaeq	r0, {r1, r5, r6, r9, fp, ip, sp, lr}
    9858:	00051127 	andeq	r1, r5, r7, lsr #2
    985c:	00520100 	subseq	r0, r2, r0, lsl #2
    9860:	d22a0000 	eorle	r0, sl, #0	; 0x0
    9864:	70000004 	andvc	r0, r0, r4
    9868:	8808007a 	stmdahi	r8, {r1, r3, r4, r5, r6}
    986c:	0108007a 	tsteq	r8, sl, ror r0
    9870:	00125b5d 	andseq	r5, r2, sp, asr fp
    9874:	04e12b00 	strbteq	r2, [r1], #2816
    9878:	50010000 	andpl	r0, r1, r0
    987c:	0004ed2c 	andeq	lr, r4, ip, lsr #26
    9880:	0036fb00 	eorseq	pc, r6, r0, lsl #22
    9884:	04f92c00 	ldrbteq	r2, [r9], #3072
    9888:	370e0000 	strcc	r0, [lr, -r0]
    988c:	052b0000 	streq	r0, [fp]!
    9890:	01000005 	tsteq	r0, r5
    9894:	05112753 	ldreq	r2, [r1, #-1875]
    9898:	52010000 	andpl	r0, r1, #0	; 0x0
    989c:	8f012900 	svchi	0x00012900
    98a0:	0100003e 	tsteq	r0, lr, lsr r0
    98a4:	880104d7 	stmdahi	r1, {r0, r1, r2, r4, r6, r7, sl}
    98a8:	8e08007a 	mcrhi	0, 0, r0, cr8, cr10, {3}
    98ac:	0108007a 	tsteq	r8, sl, ror r0
    98b0:	00129e5d 	andseq	r9, r2, sp, asr lr
    98b4:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    98b8:	d6010000 	strle	r0, [r1], -r0
    98bc:	00051e04 	andeq	r1, r5, r4, lsl #28
    98c0:	25500100 	ldrbcs	r0, [r0, #-256]
    98c4:	00003be9 	andeq	r3, r0, r9, ror #23
    98c8:	4104d601 	tstmi	r4, r1, lsl #12
    98cc:	01000000 	tsteq	r0, r0
    98d0:	39702551 	ldmdbcc	r0!, {r0, r4, r6, r8, sl, sp}^
    98d4:	d6010000 	strle	r0, [r1], -r0
    98d8:	00004104 	andeq	r4, r0, r4, lsl #2
    98dc:	00520100 	subseq	r0, r2, r0, lsl #2
    98e0:	3a970129 	bcc	fe5c9d8c <SCS_BASE+0x1e5bbd8c>
    98e4:	f3010000 	vhadd.u8	d0, d1, d0
    98e8:	7a900104 	bvc	fe409d00 <SCS_BASE+0x1e3fbd00>
    98ec:	7aa00800 	bvc	fe80b8f4 <SCS_BASE+0x1e7fd8f4>
    98f0:	5d010800 	stcpl	8, cr0, [r1]
    98f4:	000012e5 	andeq	r1, r0, r5, ror #5
    98f8:	00370e25 	eorseq	r0, r7, r5, lsr #28
    98fc:	04f20100 	ldrbteq	r0, [r2], #256
    9900:	0000051e 	andeq	r0, r0, lr, lsl r5
    9904:	081a5001 	ldmdaeq	sl, {r0, ip, lr}
    9908:	01000012 	tsteq	r0, r2, lsl r0
    990c:	004104f2 	strdeq	r0, [r1], #-66
    9910:	37210000 	strcc	r0, [r1, -r0]!
    9914:	641b0000 	ldrvs	r0, [fp]
    9918:	01000037 	tsteq	r0, r7, lsr r0
    991c:	004104f4 	strdeq	r0, [r1], #-68
    9920:	37340000 	ldrcc	r0, [r4, -r0]!
    9924:	2a000000 	bcs	992c <__Stack_Size+0x952c>
    9928:	00000524 	andeq	r0, r0, r4, lsr #10
    992c:	08007aa0 	stmdaeq	r0, {r5, r7, r9, fp, ip, sp, lr}
    9930:	08007ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp, ip, sp, lr}
    9934:	13125d01 	tstne	r2, #64	; 0x40
    9938:	332b0000 	teqcc	fp, #0	; 0x0
    993c:	01000005 	tsteq	r0, r5
    9940:	053f2c50 	ldreq	r2, [pc, #-3152]!	; 8cf8 <__Stack_Size+0x88f8>
    9944:	37520000 	ldrbcc	r0, [r2, -r0]
    9948:	4b1f0000 	blmi	7c9950 <__Stack_Size+0x7c9550>
    994c:	65000005 	strvs	r0, [r0, #-5]
    9950:	00000037 	andeq	r0, r0, r7, lsr r0
    9954:	3a7c0119 	bcc	1f09dc0 <__Stack_Size+0x1f099c0>
    9958:	47010000 	strmi	r0, [r1, -r0]
    995c:	7ab00105 	bvc	fec09d78 <SCS_BASE+0x1ebfbd78>
    9960:	7af60800 	bvc	ffd8b968 <SCS_BASE+0x1fd7d968>
    9964:	37830800 	strcc	r0, [r3, r0, lsl #16]
    9968:	13950000 	orrsne	r0, r5, #0	; 0x0
    996c:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9970:	01000037 	tsteq	r0, r7, lsr r0
    9974:	051e0545 	ldreq	r0, [lr, #-1349]
    9978:	50010000 	andpl	r0, r1, r0
    997c:	0039441a 	eorseq	r4, r9, sl, lsl r4
    9980:	05450100 	strbeq	r0, [r5, #-256]
    9984:	00000041 	andeq	r0, r0, r1, asr #32
    9988:	000037a2 	andeq	r3, r0, r2, lsr #15
    998c:	0036d41a 	eorseq	sp, r6, sl, lsl r4
    9990:	05460100 	strbeq	r0, [r6, #-256]
    9994:	00000041 	andeq	r0, r0, r1, asr #32
    9998:	000037b5 	strheq	r3, [r0], -r5
    999c:	00372425 	eorseq	r2, r7, r5, lsr #8
    99a0:	05460100 	strbeq	r0, [r6, #-256]
    99a4:	00000041 	andeq	r0, r0, r1, asr #32
    99a8:	f41b5301 	undefined instruction 0xf41b5301
    99ac:	01000036 	tsteq	r0, r6, lsr r0
    99b0:	00410548 	subeq	r0, r1, r8, asr #10
    99b4:	37c80000 	strbcc	r0, [r8, r0]
    99b8:	72260000 	eorvc	r0, r6, #0	; 0x0
    99bc:	0100003b 	tsteq	r0, fp, lsr r0
    99c0:	00410549 	subeq	r0, r1, r9, asr #10
    99c4:	54010000 	strpl	r0, [r1]
    99c8:	00389126 	eorseq	r9, r8, r6, lsr #2
    99cc:	054a0100 	strbeq	r0, [sl, #-256]
    99d0:	00000041 	andeq	r0, r0, r1, asr #32
    99d4:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    99d8:	003d4c01 	eorseq	r4, sp, r1, lsl #24
    99dc:	05800100 	streq	r0, [r0, #256]
    99e0:	007af801 	rsbseq	pc, sl, r1, lsl #16
    99e4:	007b0808 	rsbseq	r0, fp, r8, lsl #16
    99e8:	dc5d0108 	ldflee	f0, [sp], {8}
    99ec:	25000013 	strcs	r0, [r0, #-19]
    99f0:	0000370e 	andeq	r3, r0, lr, lsl #14
    99f4:	1e057f01 	cdpne	15, 0, cr7, cr5, cr1, {0}
    99f8:	01000005 	tsteq	r0, r5
    99fc:	37131a50 	undefined
    9a00:	7f010000 	svcvc	0x00010000
    9a04:	00004105 	andeq	r4, r0, r5, lsl #2
    9a08:	0037e600 	eorseq	lr, r7, r0, lsl #12
    9a0c:	3b721b00 	blcc	1c90614 <__Stack_Size+0x1c90214>
    9a10:	81010000 	tsthi	r1, r0
    9a14:	00004105 	andeq	r4, r0, r5, lsl #2
    9a18:	0037f900 	eorseq	pc, r7, r0, lsl #18
    9a1c:	01290000 	teqeq	r9, r0
    9a20:	00003650 	andeq	r3, r0, r0, asr r6
    9a24:	0105a201 	tsteq	r5, r1, lsl #4
    9a28:	08007b08 	stmdaeq	r0, {r3, r8, r9, fp, ip, sp, lr}
    9a2c:	08007b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, ip, sp, lr}
    9a30:	14215d01 	strtne	r5, [r1], #-3329
    9a34:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9a38:	01000037 	tsteq	r0, r7, lsr r0
    9a3c:	051e05a1 	ldreq	r0, [lr, #-1441]
    9a40:	50010000 	andpl	r0, r1, r0
    9a44:	00371325 	eorseq	r1, r7, r5, lsr #6
    9a48:	05a10100 	streq	r0, [r1, #256]!
    9a4c:	00000041 	andeq	r0, r0, r1, asr #32
    9a50:	721b5101 	andsvc	r5, fp, #1073741824	; 0x40000000
    9a54:	0100003b 	tsteq	r0, fp, lsr r0
    9a58:	004105a3 	subeq	r0, r1, r3, lsr #11
    9a5c:	38170000 	ldmdacc	r7, {}
    9a60:	29000000 	stmdbcs	r0, {}
    9a64:	003e2a01 	eorseq	r2, lr, r1, lsl #20
    9a68:	05c40100 	strbeq	r0, [r4, #256]
    9a6c:	007b1c01 	rsbseq	r1, fp, r1, lsl #24
    9a70:	007b2c08 	rsbseq	r2, fp, r8, lsl #24
    9a74:	685d0108 	ldmdavs	sp, {r3, r8}^
    9a78:	25000014 	strcs	r0, [r0, #-20]
    9a7c:	0000370e 	andeq	r3, r0, lr, lsl #14
    9a80:	1e05c301 	cdpne	3, 0, cr12, cr5, cr1, {0}
    9a84:	01000005 	tsteq	r0, r5
    9a88:	37131a50 	undefined
    9a8c:	c3010000 	movwgt	r0, #4096	; 0x1000
    9a90:	00004105 	andeq	r4, r0, r5, lsl #2
    9a94:	00383500 	eorseq	r3, r8, r0, lsl #10
    9a98:	3b7b1b00 	blcc	1ed06a0 <__Stack_Size+0x1ed02a0>
    9a9c:	c5010000 	strgt	r0, [r1]
    9aa0:	00004105 	andeq	r4, r0, r5, lsl #2
    9aa4:	00384800 	eorseq	r4, r8, r0, lsl #16
    9aa8:	01290000 	teqeq	r9, r0
    9aac:	00003ad9 	ldrdeq	r3, [r0], -r9
    9ab0:	0105e601 	tsteq	r5, r1, lsl #12
    9ab4:	08007b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, ip, sp, lr}
    9ab8:	08007b40 	stmdaeq	r0, {r6, r8, r9, fp, ip, sp, lr}
    9abc:	14ad5d01 	strtne	r5, [sp], #3329
    9ac0:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9ac4:	01000037 	tsteq	r0, r7, lsr r0
    9ac8:	051e05e5 	ldreq	r0, [lr, #-1509]
    9acc:	50010000 	andpl	r0, r1, r0
    9ad0:	00371325 	eorseq	r1, r7, r5, lsr #6
    9ad4:	05e50100 	strbeq	r0, [r5, #256]!
    9ad8:	00000041 	andeq	r0, r0, r1, asr #32
    9adc:	7b1b5101 	blvc	6ddee8 <__Stack_Size+0x6ddae8>
    9ae0:	0100003b 	tsteq	r0, fp, lsr r0
    9ae4:	004105e7 	subeq	r0, r1, r7, ror #11
    9ae8:	38660000 	stmdacc	r6!, {}^
    9aec:	29000000 	stmdbcs	r0, {}
    9af0:	00384701 	eorseq	r4, r8, r1, lsl #14
    9af4:	06030100 	streq	r0, [r3], -r0, lsl #2
    9af8:	007b4001 	rsbseq	r4, fp, r1
    9afc:	007b5a08 	rsbseq	r5, fp, r8, lsl #20
    9b00:	e25d0108 	subs	r0, sp, #2	; 0x2
    9b04:	25000014 	strcs	r0, [r0, #-20]
    9b08:	0000370e 	andeq	r3, r0, lr, lsl #14
    9b0c:	1e060201 	cdpne	2, 0, cr0, cr6, cr1, {0}
    9b10:	01000005 	tsteq	r0, r5
    9b14:	0ec42550 	mcreq	5, 6, r2, cr4, cr0, {2}
    9b18:	02010000 	andeq	r0, r1, #0	; 0x0
    9b1c:	0000a906 	andeq	sl, r0, r6, lsl #18
    9b20:	00510100 	subseq	r0, r1, r0, lsl #2
    9b24:	3b900129 	blcc	fe409fd0 <SCS_BASE+0x1e3fbfd0>
    9b28:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    9b2c:	7b5c0106 	blvc	1709f4c <__Stack_Size+0x1709b4c>
    9b30:	7b760800 	blvc	1d8bb38 <__Stack_Size+0x1d8b738>
    9b34:	5d010800 	stcpl	8, cr0, [r1]
    9b38:	00001517 	andeq	r1, r0, r7, lsl r5
    9b3c:	00370e25 	eorseq	r0, r7, r5, lsr #28
    9b40:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    9b44:	0000051e 	andeq	r0, r0, lr, lsl r5
    9b48:	c4255001 	strtgt	r5, [r5], #-1
    9b4c:	0100000e 	tsteq	r0, lr
    9b50:	00a9061d 	adceq	r0, r9, sp, lsl r6
    9b54:	51010000 	tstpl	r1, r0
    9b58:	98012900 	stmdals	r1, {r8, fp, sp}
    9b5c:	01000036 	tsteq	r0, r6, lsr r0
    9b60:	7801063a 	stmdavc	r1, {r1, r3, r4, r5, r9, sl}
    9b64:	9208007b 	andls	r0, r8, #123	; 0x7b
    9b68:	0108007b 	tsteq	r8, fp, ror r0
    9b6c:	00154c5d 	andseq	r4, r5, sp, asr ip
    9b70:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    9b74:	39010000 	stmdbcc	r1, {}
    9b78:	00051e06 	andeq	r1, r5, r6, lsl #28
    9b7c:	25500100 	ldrbcs	r0, [r0, #-256]
    9b80:	00000ec4 	andeq	r0, r0, r4, asr #29
    9b84:	a9063901 	stmdbge	r6, {r0, r8, fp, ip, sp}
    9b88:	01000000 	tsteq	r0, r0
    9b8c:	01290051 	qsubeq	r0, r1, r9
    9b90:	00003b9e 	muleq	r0, lr, fp
    9b94:	01065601 	tsteq	r6, r1, lsl #12
    9b98:	08007b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp, ip, sp, lr}
    9b9c:	08007bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr}
    9ba0:	15815d01 	strne	r5, [r1, #3329]
    9ba4:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9ba8:	01000037 	tsteq	r0, r7, lsr r0
    9bac:	051e0655 	ldreq	r0, [lr, #-1621]
    9bb0:	50010000 	andpl	r0, r1, r0
    9bb4:	000ec425 	andeq	ip, lr, r5, lsr #8
    9bb8:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    9bbc:	000000a9 	andeq	r0, r0, r9, lsr #1
    9bc0:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    9bc4:	0036bf01 	eorseq	fp, r6, r1, lsl #30
    9bc8:	06750100 	ldrbteq	r0, [r5], -r0, lsl #2
    9bcc:	007bb001 	rsbseq	fp, fp, r1
    9bd0:	007bc008 	rsbseq	ip, fp, r8
    9bd4:	c85d0108 	ldmdagt	sp, {r3, r8}^
    9bd8:	25000015 	strcs	r0, [r0, #-21]
    9bdc:	0000370e 	andeq	r3, r0, lr, lsl #14
    9be0:	1e067401 	cdpne	4, 0, cr7, cr6, cr1, {0}
    9be4:	01000005 	tsteq	r0, r5
    9be8:	358a1a50 	strcc	r1, [sl, #2640]
    9bec:	74010000 	strvc	r0, [r1]
    9bf0:	00004106 	andeq	r4, r0, r6, lsl #2
    9bf4:	00388400 	eorseq	r8, r8, r0, lsl #8
    9bf8:	3b721b00 	blcc	1c90800 <__Stack_Size+0x1c90400>
    9bfc:	76010000 	strvc	r0, [r1], -r0
    9c00:	00004106 	andeq	r4, r0, r6, lsl #2
    9c04:	00389700 	eorseq	r9, r8, r0, lsl #14
    9c08:	01290000 	teqeq	r9, r0
    9c0c:	0000363b 	andeq	r3, r0, fp, lsr r6
    9c10:	01069601 	tsteq	r6, r1, lsl #12
    9c14:	08007bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp, ip, sp, lr}
    9c18:	08007bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, ip, sp, lr}
    9c1c:	160d5d01 	strne	r5, [sp], -r1, lsl #26
    9c20:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9c24:	01000037 	tsteq	r0, r7, lsr r0
    9c28:	051e0695 	ldreq	r0, [lr, #-1685]
    9c2c:	50010000 	andpl	r0, r1, r0
    9c30:	00358a25 	eorseq	r8, r5, r5, lsr #20
    9c34:	06950100 	ldreq	r0, [r5], r0, lsl #2
    9c38:	00000041 	andeq	r0, r0, r1, asr #32
    9c3c:	721b5101 	andsvc	r5, fp, #1073741824	; 0x40000000
    9c40:	0100003b 	tsteq	r0, fp, lsr r0
    9c44:	00410697 	umaaleq	r0, r1, r7, r6
    9c48:	38b50000 	ldmcc	r5!, {}
    9c4c:	29000000 	stmdbcs	r0, {}
    9c50:	00359801 	eorseq	r9, r5, r1, lsl #16
    9c54:	06b70100 	ldrteq	r0, [r7], r0, lsl #2
    9c58:	007bd401 	rsbseq	sp, fp, r1, lsl #8
    9c5c:	007be408 	rsbseq	lr, fp, r8, lsl #8
    9c60:	545d0108 	ldrbpl	r0, [sp], #-264
    9c64:	25000016 	strcs	r0, [r0, #-22]
    9c68:	0000370e 	andeq	r3, r0, lr, lsl #14
    9c6c:	1e06b601 	cfmadd32ne	mvax0, mvfx11, mvfx6, mvfx1
    9c70:	01000005 	tsteq	r0, r5
    9c74:	358a1a50 	strcc	r1, [sl, #2640]
    9c78:	b6010000 	strlt	r0, [r1], -r0
    9c7c:	00004106 	andeq	r4, r0, r6, lsl #2
    9c80:	0038d300 	eorseq	sp, r8, r0, lsl #6
    9c84:	3b7b1b00 	blcc	1ed088c <__Stack_Size+0x1ed048c>
    9c88:	b8010000 	stmdalt	r1, {}
    9c8c:	00004106 	andeq	r4, r0, r6, lsl #2
    9c90:	0038e600 	eorseq	lr, r8, r0, lsl #12
    9c94:	01290000 	teqeq	r9, r0
    9c98:	0000352e 	andeq	r3, r0, lr, lsr #10
    9c9c:	0106d801 	tsteq	r6, r1, lsl #16
    9ca0:	08007be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, ip, sp, lr}
    9ca4:	08007bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr}
    9ca8:	16995d01 	ldrne	r5, [r9], r1, lsl #26
    9cac:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9cb0:	01000037 	tsteq	r0, r7, lsr r0
    9cb4:	051e06d7 	ldreq	r0, [lr, #-1751]
    9cb8:	50010000 	andpl	r0, r1, r0
    9cbc:	00358a25 	eorseq	r8, r5, r5, lsr #20
    9cc0:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    9cc4:	00000041 	andeq	r0, r0, r1, asr #32
    9cc8:	7b1b5101 	blvc	6de0d4 <__Stack_Size+0x6ddcd4>
    9ccc:	0100003b 	tsteq	r0, fp, lsr r0
    9cd0:	004106d9 	ldrdeq	r0, [r1], #-105
    9cd4:	39040000 	stmdbcc	r4, {}
    9cd8:	29000000 	stmdbcs	r0, {}
    9cdc:	003b2101 	eorseq	r2, fp, r1, lsl #2
    9ce0:	06f80100 	ldrbteq	r0, [r8], r0, lsl #2
    9ce4:	007bf801 	rsbseq	pc, fp, r1, lsl #16
    9ce8:	007c0808 	rsbseq	r0, ip, r8, lsl #16
    9cec:	e05d0108 	subs	r0, sp, r8, lsl #2
    9cf0:	25000016 	strcs	r0, [r0, #-22]
    9cf4:	0000370e 	andeq	r3, r0, lr, lsl #14
    9cf8:	1e06f701 	cdpne	7, 0, cr15, cr6, cr1, {0}
    9cfc:	01000005 	tsteq	r0, r5
    9d00:	35ca1a50 	strbcc	r1, [sl, #2640]
    9d04:	f7010000 	undefined instruction 0xf7010000
    9d08:	00004106 	andeq	r4, r0, r6, lsl #2
    9d0c:	00392200 	eorseq	r2, r9, r0, lsl #4
    9d10:	3b721b00 	blcc	1c90918 <__Stack_Size+0x1c90518>
    9d14:	f9010000 	undefined instruction 0xf9010000
    9d18:	00004106 	andeq	r4, r0, r6, lsl #2
    9d1c:	00393500 	eorseq	r3, r9, r0, lsl #10
    9d20:	01290000 	teqeq	r9, r0
    9d24:	000038ae 	andeq	r3, r0, lr, lsr #17
    9d28:	01071901 	tsteq	r7, r1, lsl #18
    9d2c:	08007c08 	stmdaeq	r0, {r3, sl, fp, ip, sp, lr}
    9d30:	08007c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp, ip, sp, lr}
    9d34:	17255d01 	strne	r5, [r5, -r1, lsl #26]!
    9d38:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9d3c:	01000037 	tsteq	r0, r7, lsr r0
    9d40:	051e0718 	ldreq	r0, [lr, #-1816]
    9d44:	50010000 	andpl	r0, r1, r0
    9d48:	0035ca25 	eorseq	ip, r5, r5, lsr #20
    9d4c:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    9d50:	00000041 	andeq	r0, r0, r1, asr #32
    9d54:	721b5101 	andsvc	r5, fp, #1073741824	; 0x40000000
    9d58:	0100003b 	tsteq	r0, fp, lsr r0
    9d5c:	0041071a 	subeq	r0, r1, sl, lsl r7
    9d60:	39530000 	ldmdbcc	r3, {}^
    9d64:	29000000 	stmdbcs	r0, {}
    9d68:	0036fc01 	eorseq	pc, r6, r1, lsl #24
    9d6c:	073a0100 	ldreq	r0, [sl, -r0, lsl #2]!
    9d70:	007c1c01 	rsbseq	r1, ip, r1, lsl #24
    9d74:	007c2c08 	rsbseq	r2, ip, r8, lsl #24
    9d78:	6c5d0108 	ldfvse	f0, [sp], {8}
    9d7c:	25000017 	strcs	r0, [r0, #-23]
    9d80:	0000370e 	andeq	r3, r0, lr, lsl #14
    9d84:	1e073901 	cdpne	9, 0, cr3, cr7, cr1, {0}
    9d88:	01000005 	tsteq	r0, r5
    9d8c:	35ca1a50 	strbcc	r1, [sl, #2640]
    9d90:	39010000 	stmdbcc	r1, {}
    9d94:	00004107 	andeq	r4, r0, r7, lsl #2
    9d98:	00397100 	eorseq	r7, r9, r0, lsl #2
    9d9c:	3b7b1b00 	blcc	1ed09a4 <__Stack_Size+0x1ed05a4>
    9da0:	3b010000 	blcc	49da8 <__Stack_Size+0x499a8>
    9da4:	00004107 	andeq	r4, r0, r7, lsl #2
    9da8:	00398400 	eorseq	r8, r9, r0, lsl #8
    9dac:	01290000 	teqeq	r9, r0
    9db0:	000034f5 	strdeq	r3, [r0], -r5
    9db4:	01075b01 	tsteq	r7, r1, lsl #22
    9db8:	08007c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip, sp, lr}
    9dbc:	08007c40 	stmdaeq	r0, {r6, sl, fp, ip, sp, lr}
    9dc0:	17b15d01 	ldrne	r5, [r1, r1, lsl #26]!
    9dc4:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9dc8:	01000037 	tsteq	r0, r7, lsr r0
    9dcc:	051e075a 	ldreq	r0, [lr, #-1882]
    9dd0:	50010000 	andpl	r0, r1, r0
    9dd4:	0035ca25 	eorseq	ip, r5, r5, lsr #20
    9dd8:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    9ddc:	00000041 	andeq	r0, r0, r1, asr #32
    9de0:	7b1b5101 	blvc	6de1ec <__Stack_Size+0x6dddec>
    9de4:	0100003b 	tsteq	r0, fp, lsr r0
    9de8:	0041075c 	subeq	r0, r1, ip, asr r7
    9dec:	39a20000 	stmibcc	r2!, {}
    9df0:	29000000 	stmdbcs	r0, {}
    9df4:	003dc401 	eorseq	ip, sp, r1, lsl #8
    9df8:	077c0100 	ldrbeq	r0, [ip, -r0, lsl #2]!
    9dfc:	007c4001 	rsbseq	r4, ip, r1
    9e00:	007c5008 	rsbseq	r5, ip, r8
    9e04:	f85d0108 	undefined instruction 0xf85d0108
    9e08:	25000017 	strcs	r0, [r0, #-23]
    9e0c:	0000370e 	andeq	r3, r0, lr, lsl #14
    9e10:	1e077b01 	fmacdne	d7, d7, d1
    9e14:	01000005 	tsteq	r0, r5
    9e18:	39641a50 	stmdbcc	r4!, {r4, r6, r9, fp, ip}^
    9e1c:	7b010000 	blvc	49e24 <__Stack_Size+0x49a24>
    9e20:	00004107 	andeq	r4, r0, r7, lsl #2
    9e24:	0039c000 	eorseq	ip, r9, r0
    9e28:	3b721b00 	blcc	1c90a30 <__Stack_Size+0x1c90630>
    9e2c:	7d010000 	stcvc	0, cr0, [r1]
    9e30:	00004107 	andeq	r4, r0, r7, lsl #2
    9e34:	0039d300 	eorseq	sp, r9, r0, lsl #6
    9e38:	01290000 	teqeq	r9, r0
    9e3c:	00003cb8 	strheq	r3, [r0], -r8
    9e40:	01079c01 	tsteq	r7, r1, lsl #24
    9e44:	08007c50 	stmdaeq	r0, {r4, r6, sl, fp, ip, sp, lr}
    9e48:	08007c60 	stmdaeq	r0, {r5, r6, sl, fp, ip, sp, lr}
    9e4c:	183d5d01 	ldmdane	sp!, {r0, r8, sl, fp, ip, lr}
    9e50:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9e54:	01000037 	tsteq	r0, r7, lsr r0
    9e58:	051e079b 	ldreq	r0, [lr, #-1947]
    9e5c:	50010000 	andpl	r0, r1, r0
    9e60:	00396425 	eorseq	r6, r9, r5, lsr #8
    9e64:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    9e68:	00000041 	andeq	r0, r0, r1, asr #32
    9e6c:	721b5101 	andsvc	r5, fp, #1073741824	; 0x40000000
    9e70:	0100003b 	tsteq	r0, fp, lsr r0
    9e74:	0041079d 	umaaleq	r0, r1, sp, r7
    9e78:	39f10000 	ldmibcc	r1!, {}^
    9e7c:	29000000 	stmdbcs	r0, {}
    9e80:	003abd01 	eorseq	fp, sl, r1, lsl #26
    9e84:	07bc0100 	ldreq	r0, [ip, r0, lsl #2]!
    9e88:	007c6001 	rsbseq	r6, ip, r1
    9e8c:	007c7008 	rsbseq	r7, ip, r8
    9e90:	845d0108 	ldrbhi	r0, [sp], #-264
    9e94:	25000018 	strcs	r0, [r0, #-24]
    9e98:	0000370e 	andeq	r3, r0, lr, lsl #14
    9e9c:	1e07bb01 	fmacdne	d11, d7, d1
    9ea0:	01000005 	tsteq	r0, r5
    9ea4:	39641a50 	stmdbcc	r4!, {r4, r6, r9, fp, ip}^
    9ea8:	bb010000 	bllt	49eb0 <__Stack_Size+0x49ab0>
    9eac:	00004107 	andeq	r4, r0, r7, lsl #2
    9eb0:	003a0f00 	eorseq	r0, sl, r0, lsl #30
    9eb4:	3b7b1b00 	blcc	1ed0abc <__Stack_Size+0x1ed06bc>
    9eb8:	bd010000 	stclt	0, cr0, [r1]
    9ebc:	00004107 	andeq	r4, r0, r7, lsl #2
    9ec0:	003a2200 	eorseq	r2, sl, r0, lsl #4
    9ec4:	01290000 	teqeq	r9, r0
    9ec8:	000037f7 	strdeq	r3, [r0], -r7
    9ecc:	0107dc01 	tsteq	r7, r1, lsl #24
    9ed0:	08007c70 	stmdaeq	r0, {r4, r5, r6, sl, fp, ip, sp, lr}
    9ed4:	08007c80 	stmdaeq	r0, {r7, sl, fp, ip, sp, lr}
    9ed8:	18c95d01 	stmiane	r9, {r0, r8, sl, fp, ip, lr}^
    9edc:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9ee0:	01000037 	tsteq	r0, r7, lsr r0
    9ee4:	051e07db 	ldreq	r0, [lr, #-2011]
    9ee8:	50010000 	andpl	r0, r1, r0
    9eec:	00396425 	eorseq	r6, r9, r5, lsr #8
    9ef0:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    9ef4:	00000041 	andeq	r0, r0, r1, asr #32
    9ef8:	7b1b5101 	blvc	6de304 <__Stack_Size+0x6ddf04>
    9efc:	0100003b 	tsteq	r0, fp, lsr r0
    9f00:	004107dd 	ldrdeq	r0, [r1], #-125
    9f04:	3a400000 	bcc	1009f0c <__Stack_Size+0x1009b0c>
    9f08:	29000000 	stmdbcs	r0, {}
    9f0c:	00350701 	eorseq	r0, r5, r1, lsl #14
    9f10:	07fc0100 	ldrbeq	r0, [ip, r0, lsl #2]!
    9f14:	007c8001 	rsbseq	r8, ip, r1
    9f18:	007c9008 	rsbseq	r9, ip, r8
    9f1c:	105d0108 	subsne	r0, sp, r8, lsl #2
    9f20:	25000019 	strcs	r0, [r0, #-25]
    9f24:	0000370e 	andeq	r3, r0, lr, lsl #14
    9f28:	1e07fb01 	fmacdne	d15, d7, d1
    9f2c:	01000005 	tsteq	r0, r5
    9f30:	0f441a50 	svceq	0x00441a50
    9f34:	fb010000 	blx	49f3e <__Stack_Size+0x49b3e>
    9f38:	00004107 	andeq	r4, r0, r7, lsl #2
    9f3c:	003a5e00 	eorseq	r5, sl, r0, lsl #28
    9f40:	38911b00 	ldmcc	r1, {r8, r9, fp, ip}
    9f44:	fd010000 	stc2	0, cr0, [r1]
    9f48:	00004107 	andeq	r4, r0, r7, lsl #2
    9f4c:	003a7100 	eorseq	r7, sl, r0, lsl #2
    9f50:	01290000 	teqeq	r9, r0
    9f54:	00003b41 	andeq	r3, r0, r1, asr #22
    9f58:	01081901 	tsteq	r8, r1, lsl #18
    9f5c:	08007c90 	stmdaeq	r0, {r4, r7, sl, fp, ip, sp, lr}
    9f60:	08007ca0 	stmdaeq	r0, {r5, r7, sl, fp, ip, sp, lr}
    9f64:	19575d01 	ldmdbne	r7, {r0, r8, sl, fp, ip, lr}^
    9f68:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9f6c:	01000037 	tsteq	r0, r7, lsr r0
    9f70:	051e0818 	ldreq	r0, [lr, #-2072]
    9f74:	50010000 	andpl	r0, r1, r0
    9f78:	00118c1a 	andseq	r8, r1, sl, lsl ip
    9f7c:	08180100 	ldmdaeq	r8, {r8}
    9f80:	00000041 	andeq	r0, r0, r1, asr #32
    9f84:	00003a8f 	andeq	r3, r0, pc, lsl #21
    9f88:	0038911b 	eorseq	r9, r8, fp, lsl r1
    9f8c:	081a0100 	ldmdaeq	sl, {r8}
    9f90:	00000041 	andeq	r0, r0, r1, asr #32
    9f94:	00003aa2 	andeq	r3, r0, r2, lsr #21
    9f98:	a3012900 	movwge	r2, #6400	; 0x1900
    9f9c:	0100003e 	tsteq	r0, lr, lsr r0
    9fa0:	a0010837 	andge	r0, r1, r7, lsr r8
    9fa4:	b408007c 	strlt	r0, [r8], #-124
    9fa8:	0108007c 	tsteq	r8, ip, ror r0
    9fac:	00199c5d 	andseq	r9, r9, sp, asr ip
    9fb0:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    9fb4:	36010000 	strcc	r0, [r1], -r0
    9fb8:	00051e08 	andeq	r1, r5, r8, lsl #28
    9fbc:	25500100 	ldrbcs	r0, [r0, #-256]
    9fc0:	00000f44 	andeq	r0, r0, r4, asr #30
    9fc4:	41083601 	tstmi	r8, r1, lsl #12
    9fc8:	01000000 	tsteq	r0, r0
    9fcc:	38911b51 	ldmcc	r1, {r0, r4, r6, r8, r9, fp, ip}
    9fd0:	38010000 	stmdacc	r1, {}
    9fd4:	00004108 	andeq	r4, r0, r8, lsl #2
    9fd8:	003ac000 	eorseq	ip, sl, r0
    9fdc:	01290000 	teqeq	r9, r0
    9fe0:	00003d84 	andeq	r3, r0, r4, lsl #27
    9fe4:	01085401 	tsteq	r8, r1, lsl #8
    9fe8:	08007cb4 	stmdaeq	r0, {r2, r4, r5, r7, sl, fp, ip, sp, lr}
    9fec:	08007cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip, sp, lr}
    9ff0:	19e15d01 	stmibne	r1!, {r0, r8, sl, fp, ip, lr}^
    9ff4:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    9ff8:	01000037 	tsteq	r0, r7, lsr r0
    9ffc:	051e0853 	ldreq	r0, [lr, #-2131]
    a000:	50010000 	andpl	r0, r1, r0
    a004:	00118c25 	andseq	r8, r1, r5, lsr #24
    a008:	08530100 	ldmdaeq	r3, {r8}^
    a00c:	00000041 	andeq	r0, r0, r1, asr #32
    a010:	911b5101 	tstls	fp, r1, lsl #2
    a014:	01000038 	tsteq	r0, r8, lsr r0
    a018:	00410855 	subeq	r0, r1, r5, asr r8
    a01c:	3ade0000 	bcc	ff78a024 <SCS_BASE+0x1f77c024>
    a020:	29000000 	stmdbcs	r0, {}
    a024:	003dd401 	eorseq	sp, sp, r1, lsl #8
    a028:	08720100 	ldmdaeq	r2!, {r8}^
    a02c:	007cc801 	rsbseq	ip, ip, r1, lsl #16
    a030:	007cdc08 	rsbseq	sp, ip, r8, lsl #24
    a034:	265d0108 	ldrbcs	r0, [sp], -r8, lsl #2
    a038:	2500001a 	strcs	r0, [r0, #-26]
    a03c:	0000370e 	andeq	r3, r0, lr, lsl #14
    a040:	1e087101 	adfnee	f7, f0, f1
    a044:	01000005 	tsteq	r0, r5
    a048:	0f442550 	svceq	0x00442550
    a04c:	71010000 	tstvc	r1, r0
    a050:	00004108 	andeq	r4, r0, r8, lsl #2
    a054:	1b510100 	blne	144a45c <__Stack_Size+0x144a05c>
    a058:	00003891 	muleq	r0, r1, r8
    a05c:	41087301 	tstmi	r8, r1, lsl #6
    a060:	fc000000 	stc2	0, cr0, [r0], {0}
    a064:	0000003a 	andeq	r0, r0, sl, lsr r0
    a068:	35730129 	ldrbcc	r0, [r3, #-297]!
    a06c:	8f010000 	svchi	0x00010000
    a070:	7cdc0108 	ldfvce	f0, [ip], {8}
    a074:	7cf00800 	ldclvc	8, cr0, [r0]
    a078:	5d010800 	stcpl	8, cr0, [r1]
    a07c:	00001a6b 	andeq	r1, r0, fp, ror #20
    a080:	00370e25 	eorseq	r0, r7, r5, lsr #28
    a084:	088e0100 	stmeq	lr, {r8}
    a088:	0000051e 	andeq	r0, r0, lr, lsl r5
    a08c:	8c255001 	stchi	0, cr5, [r5], #-4
    a090:	01000011 	tsteq	r0, r1, lsl r0
    a094:	0041088e 	subeq	r0, r1, lr, lsl #17
    a098:	51010000 	tstpl	r1, r0
    a09c:	0038911b 	eorseq	r9, r8, fp, lsl r1
    a0a0:	08900100 	ldmeq	r0, {r8}
    a0a4:	00000041 	andeq	r0, r0, r1, asr #32
    a0a8:	00003b1a 	andeq	r3, r0, sl, lsl fp
    a0ac:	9b012900 	blls	544b4 <__Stack_Size+0x540b4>
    a0b0:	0100003d 	tsteq	r0, sp, lsr r0
    a0b4:	f00108ad 	undefined instruction 0xf00108ad
    a0b8:	0408007c 	streq	r0, [r8], #-124
    a0bc:	0108007d 	tsteq	r8, sp, ror r0
    a0c0:	001ab05d 	andseq	fp, sl, sp, asr r0
    a0c4:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    a0c8:	ac010000 	stcge	0, cr0, [r1], {0}
    a0cc:	00051e08 	andeq	r1, r5, r8, lsl #28
    a0d0:	25500100 	ldrbcs	r0, [r0, #-256]
    a0d4:	00000f44 	andeq	r0, r0, r4, asr #30
    a0d8:	4108ac01 	tstmi	r8, r1, lsl #24
    a0dc:	01000000 	tsteq	r0, r0
    a0e0:	38911b51 	ldmcc	r1, {r0, r4, r6, r8, r9, fp, ip}
    a0e4:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    a0e8:	00004108 	andeq	r4, r0, r8, lsl #2
    a0ec:	003b3800 	eorseq	r3, fp, r0, lsl #16
    a0f0:	01290000 	teqeq	r9, r0
    a0f4:	00003982 	andeq	r3, r0, r2, lsl #19
    a0f8:	0108cf01 	tsteq	r8, r1, lsl #30
    a0fc:	08007d04 	stmdaeq	r0, {r2, r8, sl, fp, ip, sp, lr}
    a100:	08007d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip, sp, lr}
    a104:	1af55d01 	bne	ffd61510 <SCS_BASE+0x1fd53510>
    a108:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    a10c:	01000037 	tsteq	r0, r7, lsr r0
    a110:	051e08ce 	ldreq	r0, [lr, #-2254]
    a114:	50010000 	andpl	r0, r1, r0
    a118:	003b8425 	eorseq	r8, fp, r5, lsr #8
    a11c:	08ce0100 	stmiaeq	lr, {r8}^
    a120:	00000041 	andeq	r0, r0, r1, asr #32
    a124:	f31a5101 	vrhadd.u16	d5, d10, d1
    a128:	0100003b 	tsteq	r0, fp, lsr r0
    a12c:	004108ce 	subeq	r0, r1, lr, asr #17
    a130:	3b560000 	blcc	158a138 <__Stack_Size+0x1589d38>
    a134:	29000000 	stmdbcs	r0, {}
    a138:	00362601 	eorseq	r2, r6, r1, lsl #12
    a13c:	08eb0100 	stmiaeq	fp!, {r8}^
    a140:	007d2401 	rsbseq	r2, sp, r1, lsl #8
    a144:	007d4408 	rsbseq	r4, sp, r8, lsl #8
    a148:	3a5d0108 	bcc	174a570 <__Stack_Size+0x174a170>
    a14c:	2500001b 	strcs	r0, [r0, #-27]
    a150:	0000370e 	andeq	r3, r0, lr, lsl #14
    a154:	1e08ea01 	fmacsne	s28, s16, s2
    a158:	01000005 	tsteq	r0, r5
    a15c:	3b842550 	blcc	fe1136a4 <SCS_BASE+0x1e1056a4>
    a160:	ea010000 	b	4a168 <__Stack_Size+0x49d68>
    a164:	00004108 	andeq	r4, r0, r8, lsl #2
    a168:	1a510100 	bne	144a570 <__Stack_Size+0x144a170>
    a16c:	000039fa 	strdeq	r3, [r0], -sl
    a170:	4108ea01 	tstmi	r8, r1, lsl #20
    a174:	69000000 	stmdbvs	r0, {}
    a178:	0000003b 	andeq	r0, r0, fp, lsr r0
    a17c:	39010119 	stmdbcc	r1, {r0, r3, r4, r8}
    a180:	13010000 	movwne	r0, #4096	; 0x1000
    a184:	7d440109 	stfvce	f0, [r4, #-36]
    a188:	7dac0800 	stcvc	8, cr0, [ip]
    a18c:	3b7c0800 	blcc	1f0c194 <__Stack_Size+0x1f0bd94>
    a190:	1b850000 	blne	fe14a198 <SCS_BASE+0x1e13c198>
    a194:	0e1a0000 	wxoreq	wr0, wr10, wr0
    a198:	01000037 	tsteq	r0, r7, lsr r0
    a19c:	051e0912 	ldreq	r0, [lr, #-2322]
    a1a0:	3b9b0000 	blcc	fe6ca1a8 <SCS_BASE+0x1e6bc1a8>
    a1a4:	841a0000 	ldrhi	r0, [sl]
    a1a8:	0100003b 	tsteq	r0, fp, lsr r0
    a1ac:	00410912 	subeq	r0, r1, r2, lsl r9
    a1b0:	3bba0000 	blcc	fee8a1b8 <SCS_BASE+0x1ee7c1b8>
    a1b4:	321a0000 	andscc	r0, sl, #0	; 0x0
    a1b8:	01000013 	tsteq	r0, r3, lsl r0
    a1bc:	00410912 	subeq	r0, r1, r2, lsl r9
    a1c0:	3bd80000 	blcc	ff60a1c8 <SCS_BASE+0x1f5fc1c8>
    a1c4:	29000000 	stmdbcs	r0, {}
    a1c8:	003a3701 	eorseq	r3, sl, r1, lsl #14
    a1cc:	09390100 	ldmdbeq	r9!, {r8}
    a1d0:	007dac01 	rsbseq	sl, sp, r1, lsl #24
    a1d4:	007dc608 	rsbseq	ip, sp, r8, lsl #12
    a1d8:	ba5d0108 	blt	174a600 <__Stack_Size+0x174a200>
    a1dc:	2500001b 	strcs	r0, [r0, #-27]
    a1e0:	0000370e 	andeq	r3, r0, lr, lsl #14
    a1e4:	1e093801 	cdpne	8, 0, cr3, cr9, cr1, {0}
    a1e8:	01000005 	tsteq	r0, r5
    a1ec:	0ec42550 	mcreq	5, 6, r2, cr4, cr0, {2}
    a1f0:	38010000 	stmdacc	r1, {}
    a1f4:	0000a909 	andeq	sl, r0, r9, lsl #18
    a1f8:	00510100 	subseq	r0, r1, r0, lsl #2
    a1fc:	36750129 	ldrbtcc	r0, [r5], -r9, lsr #2
    a200:	56010000 	strpl	r0, [r1], -r0
    a204:	7dc80109 	stfvce	f0, [r8, #36]
    a208:	7de20800 	stclvc	8, cr0, [r2]
    a20c:	5d010800 	stcpl	8, cr0, [r1]
    a210:	00001bef 	andeq	r1, r0, pc, ror #23
    a214:	00370e25 	eorseq	r0, r7, r5, lsr #28
    a218:	09550100 	ldmdbeq	r5, {r8}^
    a21c:	0000051e 	andeq	r0, r0, lr, lsl r5
    a220:	4f255001 	svcmi	0x00255001
    a224:	0100003a 	tsteq	r0, sl, lsr r0
    a228:	00410955 	subeq	r0, r1, r5, asr r9
    a22c:	51010000 	tstpl	r1, r0
    a230:	bf012900 	svclt	0x00012900
    a234:	01000039 	tsteq	r0, r9, lsr r0
    a238:	e4010971 	str	r0, [r1], #-2417
    a23c:	fe08007d 	mcr2	0, 0, r0, cr8, cr13, {3}
    a240:	0108007d 	tsteq	r8, sp, ror r0
    a244:	001c245d 	andseq	r2, ip, sp, asr r4
    a248:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    a24c:	70010000 	andvc	r0, r1, r0
    a250:	00051e09 	andeq	r1, r5, r9, lsl #28
    a254:	25500100 	ldrbcs	r0, [r0, #-256]
    a258:	00000ec4 	andeq	r0, r0, r4, asr #29
    a25c:	a9097001 	stmdbge	r9, {r0, ip, sp, lr}
    a260:	01000000 	tsteq	r0, r0
    a264:	01290051 	qsubeq	r0, r1, r9
    a268:	00003c40 	andeq	r3, r0, r0, asr #24
    a26c:	01098e01 	tsteq	r9, r1, lsl #28
    a270:	08007e00 	stmdaeq	r0, {r9, sl, fp, ip, sp, lr}
    a274:	08007e16 	stmdaeq	r0, {r1, r2, r4, r9, sl, fp, ip, sp, lr}
    a278:	1c5b5d01 	mrrcne	13, 0, r5, fp, cr1
    a27c:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    a280:	01000037 	tsteq	r0, r7, lsr r0
    a284:	051e098d 	ldreq	r0, [lr, #-2445]
    a288:	50010000 	andpl	r0, r1, r0
    a28c:	0036a81a 	eorseq	sl, r6, sl, lsl r8
    a290:	098d0100 	stmibeq	sp, {r8}
    a294:	00000041 	andeq	r0, r0, r1, asr #32
    a298:	00003bf6 	strdeq	r3, [r0], -r6
    a29c:	d2012900 	andle	r2, r1, #0	; 0x0
    a2a0:	01000038 	tsteq	r0, r8, lsr r0
    a2a4:	180109af 	stmdane	r1, {r0, r1, r2, r3, r5, r7, r8, fp}
    a2a8:	2e08007e 	mcrcs	0, 0, r0, cr8, cr14, {3}
    a2ac:	0108007e 	tsteq	r8, lr, ror r0
    a2b0:	001c925d 	andseq	r9, ip, sp, asr r2
    a2b4:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    a2b8:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    a2bc:	00051e09 	andeq	r1, r5, r9, lsl #28
    a2c0:	1a500100 	bne	140a6c8 <__Stack_Size+0x140a2c8>
    a2c4:	00003c57 	andeq	r3, r0, r7, asr ip
    a2c8:	4109ae01 	tstmi	r9, r1, lsl #28
    a2cc:	09000000 	stmdbeq	r0, {}
    a2d0:	0000003c 	andeq	r0, r0, ip, lsr r0
    a2d4:	3b0d0129 	blcc	34a780 <__Stack_Size+0x34a380>
    a2d8:	cb010000 	blgt	4a2e0 <__Stack_Size+0x49ee0>
    a2dc:	7e300109 	rsfvcs	f0, f0, #1.0
    a2e0:	7e460800 	cdpvc	8, 4, cr0, cr6, cr0, {0}
    a2e4:	5d010800 	stcpl	8, cr0, [r1]
    a2e8:	00001cc9 	andeq	r1, r0, r9, asr #25
    a2ec:	00370e25 	eorseq	r0, r7, r5, lsr #28
    a2f0:	09ca0100 	stmibeq	sl, {r8}^
    a2f4:	0000051e 	andeq	r0, r0, lr, lsl r5
    a2f8:	481a5001 	ldmdami	sl, {r0, ip, lr}
    a2fc:	01000037 	tsteq	r0, r7, lsr r0
    a300:	004109ca 	subeq	r0, r1, sl, asr #19
    a304:	3c1c0000 	ldccc	0, cr0, [ip], {0}
    a308:	29000000 	stmdbcs	r0, {}
    a30c:	003e5e01 	eorseq	r5, lr, r1, lsl #28
    a310:	09e50100 	stmibeq	r5!, {r8}^
    a314:	007e4801 	rsbseq	r4, lr, r1, lsl #16
    a318:	007e5e08 	rsbseq	r5, lr, r8, lsl #28
    a31c:	005d0108 	subseq	r0, sp, r8, lsl #2
    a320:	2500001d 	strcs	r0, [r0, #-29]
    a324:	0000370e 	andeq	r3, r0, lr, lsl #14
    a328:	1e09e401 	cdpne	4, 0, cr14, cr9, cr1, {0}
    a32c:	01000005 	tsteq	r0, r5
    a330:	3ce31a50 	fstmiascc	r3!, {s3-s82}
    a334:	e4010000 	str	r0, [r1]
    a338:	00004109 	andeq	r4, r0, r9, lsl #2
    a33c:	003c2f00 	eorseq	r2, ip, r0, lsl #30
    a340:	01290000 	teqeq	r9, r0
    a344:	00003927 	andeq	r3, r0, r7, lsr #18
    a348:	0109fa01 	tstpeq	r9, r1, lsl #20
    a34c:	08007e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, ip, sp, lr}
    a350:	08007e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp, ip, sp, lr}
    a354:	1d355d01 	ldcne	13, cr5, [r5, #-4]!
    a358:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    a35c:	01000037 	tsteq	r0, r7, lsr r0
    a360:	051e09f9 	ldreq	r0, [lr, #-2553]
    a364:	50010000 	andpl	r0, r1, r0
    a368:	00089125 	andeq	r9, r8, r5, lsr #2
    a36c:	09f90100 	ldmibeq	r9!, {r8}^
    a370:	00000041 	andeq	r0, r0, r1, asr #32
    a374:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    a378:	003d0b01 	eorseq	r0, sp, r1, lsl #22
    a37c:	0a0b0100 	beq	2ca784 <__Stack_Size+0x2ca384>
    a380:	007e6401 	rsbseq	r6, lr, r1, lsl #8
    a384:	007e6808 	rsbseq	r6, lr, r8, lsl #16
    a388:	6a5d0108 	bvs	174a7b0 <__Stack_Size+0x174a3b0>
    a38c:	2500001d 	strcs	r0, [r0, #-29]
    a390:	0000370e 	andeq	r3, r0, lr, lsl #14
    a394:	1e0a0a01 	fmacsne	s0, s20, s2
    a398:	01000005 	tsteq	r0, r5
    a39c:	3d122550 	cfldr32cc	mvfx2, [r2, #-320]
    a3a0:	0a010000 	beq	4a3a8 <__Stack_Size+0x49fa8>
    a3a4:	0000410a 	andeq	r4, r0, sl, lsl #2
    a3a8:	00510100 	subseq	r0, r1, r0, lsl #2
    a3ac:	35430129 	strbcc	r0, [r3, #-297]
    a3b0:	1d010000 	stcne	0, cr0, [r1]
    a3b4:	7e68010a 	powvce	f0, f0, #2.0
    a3b8:	7e6c0800 	cdpvc	8, 6, cr0, cr12, cr0, {0}
    a3bc:	5d010800 	stcpl	8, cr0, [r1]
    a3c0:	00001d9f 	muleq	r0, pc, sp
    a3c4:	00370e25 	eorseq	r0, r7, r5, lsr #28
    a3c8:	0a1c0100 	beq	70a7d0 <__Stack_Size+0x70a3d0>
    a3cc:	0000051e 	andeq	r0, r0, lr, lsl r5
    a3d0:	4a255001 	bmi	95e3dc <__Stack_Size+0x95dfdc>
    a3d4:	01000035 	tsteq	r0, r5, lsr r0
    a3d8:	00410a1c 	subeq	r0, r1, ip, lsl sl
    a3dc:	51010000 	tstpl	r1, r0
    a3e0:	53012900 	movwpl	r2, #6400	; 0x1900
    a3e4:	01000035 	tsteq	r0, r5, lsr r0
    a3e8:	6c010a2f 	stcvs	10, cr0, [r1], {47}
    a3ec:	7008007e 	andvc	r0, r8, lr, ror r0
    a3f0:	0108007e 	tsteq	r8, lr, ror r0
    a3f4:	001dd45d 	andseq	sp, sp, sp, asr r4
    a3f8:	370e2500 	strcc	r2, [lr, -r0, lsl #10]
    a3fc:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    a400:	00051e0a 	andeq	r1, r5, sl, lsl #28
    a404:	25500100 	ldrbcs	r0, [r0, #-256]
    a408:	0000355a 	andeq	r3, r0, sl, asr r5
    a40c:	410a2e01 	tstmi	sl, r1, lsl #28
    a410:	01000000 	tsteq	r0, r0
    a414:	01290051 	qsubeq	r0, r1, r9
    a418:	00003aad 	andeq	r3, r0, sp, lsr #21
    a41c:	010a4101 	tsteq	sl, r1, lsl #2
    a420:	08007e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip, sp, lr}
    a424:	08007e74 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, fp, ip, sp, lr}
    a428:	1e095d01 	cdpne	13, 0, cr5, cr9, cr1, {0}
    a42c:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    a430:	01000037 	tsteq	r0, r7, lsr r0
    a434:	051e0a40 	ldreq	r0, [lr, #-2624]
    a438:	50010000 	andpl	r0, r1, r0
    a43c:	003ab425 	eorseq	fp, sl, r5, lsr #8
    a440:	0a400100 	beq	100a848 <__Stack_Size+0x100a448>
    a444:	00000041 	andeq	r0, r0, r1, asr #32
    a448:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    a44c:	00356301 	eorseq	r6, r5, r1, lsl #6
    a450:	0a530100 	beq	14ca858 <__Stack_Size+0x14ca458>
    a454:	007e7401 	rsbseq	r7, lr, r1, lsl #8
    a458:	007e7a08 	rsbseq	r7, lr, r8, lsl #20
    a45c:	3e5d0108 	rdfcce	f0, f5, #0.0
    a460:	2500001e 	strcs	r0, [r0, #-30]
    a464:	0000370e 	andeq	r3, r0, lr, lsl #14
    a468:	1e0a5201 	cdpne	2, 0, cr5, cr10, cr1, {0}
    a46c:	01000005 	tsteq	r0, r5
    a470:	356a2550 	strbcc	r2, [sl, #-1360]!
    a474:	52010000 	andpl	r0, r1, #0	; 0x0
    a478:	0000410a 	andeq	r4, r0, sl, lsl #2
    a47c:	00510100 	subseq	r0, r1, r0, lsl #2
    a480:	0006122a 	andeq	r1, r6, sl, lsr #4
    a484:	007e7c00 	rsbseq	r7, lr, r0, lsl #24
    a488:	007e9208 	rsbseq	r9, lr, r8, lsl #4
    a48c:	625d0108 	subsvs	r0, sp, #2	; 0x2
    a490:	2b00001e 	blcs	a510 <__Stack_Size+0xa110>
    a494:	00000621 	andeq	r0, r0, r1, lsr #12
    a498:	2d2c5001 	stccs	0, cr5, [ip, #-4]!
    a49c:	42000006 	andmi	r0, r0, #6	; 0x6
    a4a0:	0000003c 	andeq	r0, r0, ip, lsr r0
    a4a4:	00063a2a 	andeq	r3, r6, sl, lsr #20
    a4a8:	007e9400 	rsbseq	r9, lr, r0, lsl #8
    a4ac:	007eae08 	rsbseq	sl, lr, r8, lsl #28
    a4b0:	845d0108 	ldrbhi	r0, [sp], #-264
    a4b4:	2b00001e 	blcs	a534 <__Stack_Size+0xa134>
    a4b8:	00000649 	andeq	r0, r0, r9, asr #12
    a4bc:	552b5001 	strpl	r5, [fp, #-1]!
    a4c0:	01000006 	tsteq	r0, r6
    a4c4:	c52a0051 	strgt	r0, [sl, #-81]!
    a4c8:	b0000006 	andlt	r0, r0, r6
    a4cc:	c608007e 	undefined
    a4d0:	0108007e 	tsteq	r8, lr, ror r0
    a4d4:	001ea85d 	andseq	sl, lr, sp, asr r8
    a4d8:	06d42b00 	ldrbeq	r2, [r4], r0, lsl #22
    a4dc:	50010000 	andpl	r0, r1, r0
    a4e0:	0006e02c 	andeq	lr, r6, ip, lsr #32
    a4e4:	003c5500 	eorseq	r5, ip, r0, lsl #10
    a4e8:	502a0000 	eorpl	r0, sl, r0
    a4ec:	c8000007 	stmdagt	r0, {r0, r1, r2}
    a4f0:	e208007e 	and	r0, r8, #126	; 0x7e
    a4f4:	0108007e 	tsteq	r8, lr, ror r0
    a4f8:	001eca5d 	andseq	ip, lr, sp, asr sl
    a4fc:	075f2b00 	ldrbeq	r2, [pc, -r0, lsl #22]
    a500:	50010000 	andpl	r0, r1, r0
    a504:	00076b2b 	andeq	r6, r7, fp, lsr #22
    a508:	00510100 	subseq	r0, r1, r0, lsl #2
    a50c:	38990129 	ldmcc	r9, {r0, r3, r5, r8}
    a510:	d9010000 	stmdble	r1, {}
    a514:	7ee4010a 	cdpvc	1, 14, cr0, cr4, cr10, {0}
    a518:	7ef40800 	cdpvc	8, 15, cr0, cr4, cr0, {0}
    a51c:	5d010800 	stcpl	8, cr0, [r1]
    a520:	00001f01 	andeq	r1, r0, r1, lsl #30
    a524:	00370e25 	eorseq	r0, r7, r5, lsr #28
    a528:	0ad80100 	beq	ff60a930 <SCS_BASE+0x1f5fc930>
    a52c:	0000051e 	andeq	r0, r0, lr, lsl r5
    a530:	d51a5001 	ldrle	r5, [sl, #-1]
    a534:	01000035 	tsteq	r0, r5, lsr r0
    a538:	00410ad8 	ldrdeq	r0, [r1], #-168
    a53c:	3c680000 	stclcc	0, cr0, [r8]
    a540:	2d000000 	stccs	0, cr0, [r0]
    a544:	0036e401 	eorseq	lr, r6, r1, lsl #8
    a548:	0aed0100 	beq	ffb4a950 <SCS_BASE+0x1fb3c950>
    a54c:	00004101 	andeq	r4, r0, r1, lsl #2
    a550:	007ef400 	rsbseq	pc, lr, r0, lsl #8
    a554:	007efa08 	rsbseq	pc, lr, r8, lsl #20
    a558:	2e5d0108 	rdfcse	f0, f5, #0.0
    a55c:	1a00001f 	bne	a5e0 <__Stack_Size+0xa1e0>
    a560:	0000370e 	andeq	r3, r0, lr, lsl #14
    a564:	1e0aec01 	cdpne	12, 0, cr14, cr10, cr1, {0}
    a568:	7b000005 	blvc	a584 <__Stack_Size+0xa184>
    a56c:	0000003c 	andeq	r0, r0, ip, lsr r0
    a570:	37a6012d 	strcc	r0, [r6, sp, lsr #2]!
    a574:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    a578:	0041010a 	subeq	r0, r1, sl, lsl #2
    a57c:	7efc0000 	cdpvc	0, 15, cr0, cr12, cr0, {0}
    a580:	7f020800 	svcvc	0x00020800
    a584:	5d010800 	stcpl	8, cr0, [r1]
    a588:	00001f5b 	andeq	r1, r0, fp, asr pc
    a58c:	00370e1a 	eorseq	r0, r7, sl, lsl lr
    a590:	0afd0100 	beq	fff4a998 <SCS_BASE+0x1ff3c998>
    a594:	0000051e 	andeq	r0, r0, lr, lsl r5
    a598:	00003c8e 	andeq	r3, r0, lr, lsl #25
    a59c:	b6012d00 	strlt	r2, [r1], -r0, lsl #26
    a5a0:	01000037 	tsteq	r0, r7, lsr r0
    a5a4:	41010b0f 	tstmi	r1, pc, lsl #22
    a5a8:	04000000 	streq	r0, [r0]
    a5ac:	0a08007f 	beq	20a7b0 <__Stack_Size+0x20a3b0>
    a5b0:	0108007f 	tsteq	r8, pc, ror r0
    a5b4:	001f885d 	andseq	r8, pc, sp, asr r8
    a5b8:	370e1a00 	strcc	r1, [lr, -r0, lsl #20]
    a5bc:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    a5c0:	00051e0b 	andeq	r1, r5, fp, lsl #28
    a5c4:	003ca100 	eorseq	sl, ip, r0, lsl #2
    a5c8:	012d0000 	teqeq	sp, r0
    a5cc:	000037c6 	andeq	r3, r0, r6, asr #15
    a5d0:	010b2001 	tsteq	fp, r1
    a5d4:	00000041 	andeq	r0, r0, r1, asr #32
    a5d8:	08007f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp, ip, sp, lr}
    a5dc:	08007f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, ip, sp, lr}
    a5e0:	1fb55d01 	svcne	0x00b55d01
    a5e4:	0e1a0000 	wxoreq	wr0, wr10, wr0
    a5e8:	01000037 	tsteq	r0, r7, lsr r0
    a5ec:	051e0b1f 	ldreq	r0, [lr, #-2847]
    a5f0:	3cb40000 	ldccc	0, cr0, [r4]
    a5f4:	2d000000 	stccs	0, cr0, [r0]
    a5f8:	003aed01 	eorseq	lr, sl, r1, lsl #26
    a5fc:	0b300100 	bleq	c0aa04 <__Stack_Size+0xc0a604>
    a600:	00004101 	andeq	r4, r0, r1, lsl #2
    a604:	007f1400 	rsbseq	r1, pc, r0, lsl #8
    a608:	007f1a08 	rsbseq	r1, pc, r8, lsl #20
    a60c:	e25d0108 	subs	r0, sp, #2	; 0x2
    a610:	1a00001f 	bne	a694 <__Stack_Size+0xa294>
    a614:	0000370e 	andeq	r3, r0, lr, lsl #14
    a618:	1e0b2f01 	cdpne	15, 0, cr2, cr11, cr1, {0}
    a61c:	c7000005 	strgt	r0, [r0, -r5]
    a620:	0000003c 	andeq	r0, r0, ip, lsr r0
    a624:	398d012d 	stmibcc	sp, {r0, r2, r3, r5, r8}
    a628:	40010000 	andmi	r0, r1, r0
    a62c:	0041010b 	subeq	r0, r1, fp, lsl #2
    a630:	7f1c0000 	svcvc	0x001c0000
    a634:	7f220800 	svcvc	0x00220800
    a638:	5d010800 	stcpl	8, cr0, [r1]
    a63c:	0000200f 	andeq	r2, r0, pc
    a640:	00370e1a 	eorseq	r0, r7, sl, lsl lr
    a644:	0b3f0100 	bleq	fcaa4c <__Stack_Size+0xfca64c>
    a648:	0000051e 	andeq	r0, r0, lr, lsl r5
    a64c:	00003cda 	ldrdeq	r3, [r0], -sl
    a650:	ad012d00 	stcge	13, cr2, [r1]
    a654:	01000035 	tsteq	r0, r5, lsr r0
    a658:	7e010b5e 	mcrvc	11, 0, r0, cr1, cr14, {2}
    a65c:	24000000 	strcs	r0, [r0]
    a660:	3008007f 	andcc	r0, r8, pc, ror r0
    a664:	0108007f 	tsteq	r8, pc, ror r0
    a668:	0020565d 	eoreq	r5, r0, sp, asr r6
    a66c:	370e1a00 	strcc	r1, [lr, -r0, lsl #20]
    a670:	5d010000 	stcpl	0, cr0, [r1]
    a674:	00051e0b 	andeq	r1, r5, fp, lsl #28
    a678:	003ced00 	eorseq	lr, ip, r0, lsl #26
    a67c:	39102500 	ldmdbcc	r0, {r8, sl, sp}
    a680:	5d010000 	stcpl	0, cr0, [r1]
    a684:	0000410b 	andeq	r4, r0, fp, lsl #2
    a688:	12510100 	subsne	r0, r1, #0	; 0x0
    a68c:	00001ea2 	andeq	r1, r0, r2, lsr #29
    a690:	890b5f01 	stmdbhi	fp, {r0, r8, r9, sl, fp, ip, lr}
    a694:	00000000 	andeq	r0, r0, r0
    a698:	37e90129 	strbcc	r0, [r9, r9, lsr #2]!
    a69c:	87010000 	strhi	r0, [r1, -r0]
    a6a0:	7f30010b 	svcvc	0x0030010b
    a6a4:	7f3a0800 	svcvc	0x003a0800
    a6a8:	5d010800 	stcpl	8, cr0, [r1]
    a6ac:	0000208d 	andeq	r2, r0, sp, lsl #1
    a6b0:	00370e25 	eorseq	r0, r7, r5, lsr #28
    a6b4:	0b860100 	bleq	fe18aabc <SCS_BASE+0x1e17cabc>
    a6b8:	0000051e 	andeq	r0, r0, lr, lsl r5
    a6bc:	101a5001 	andsne	r5, sl, r1
    a6c0:	01000039 	tsteq	r0, r9, lsr r0
    a6c4:	00410b86 	subeq	r0, r1, r6, lsl #23
    a6c8:	3d000000 	stccc	0, cr0, [r0]
    a6cc:	2d000000 	stccs	0, cr0, [r0]
    a6d0:	003e0c01 	eorseq	r0, lr, r1, lsl #24
    a6d4:	0ba30100 	bleq	fe8caadc <SCS_BASE+0x1e8bcadc>
    a6d8:	00008901 	andeq	r8, r0, r1, lsl #18
    a6dc:	007f3c00 	rsbseq	r3, pc, r0, lsl #24
    a6e0:	007f5408 	rsbseq	r5, pc, r8, lsl #8
    a6e4:	ec5d0108 	ldfe	f0, [sp], {8}
    a6e8:	1a000020 	bne	a770 <__Stack_Size+0xa370>
    a6ec:	0000370e 	andeq	r3, r0, lr, lsl #14
    a6f0:	1e0ba201 	cdpne	2, 0, cr10, cr11, cr1, {0}
    a6f4:	13000005 	movwne	r0, #5	; 0x5
    a6f8:	2500003d 	strcs	r0, [r0, #-61]
    a6fc:	00003e23 	andeq	r3, r0, r3, lsr #28
    a700:	410ba201 	tstmi	fp, r1, lsl #4
    a704:	01000000 	tsteq	r0, r0
    a708:	1ea21251 	mcrne	2, 5, r1, cr2, cr1, {2}
    a70c:	a4010000 	strge	r0, [r1]
    a710:	0000890b 	andeq	r8, r0, fp, lsl #18
    a714:	1ea31200 	cdpne	2, 10, cr1, cr3, cr0, {0}
    a718:	a5010000 	strge	r0, [r1]
    a71c:	0000410b 	andeq	r4, r0, fp, lsl #2
    a720:	36321200 	ldrtcc	r1, [r2], -r0, lsl #4
    a724:	a5010000 	strge	r0, [r1]
    a728:	0000410b 	andeq	r4, r0, fp, lsl #2
    a72c:	01290000 	teqeq	r9, r0
    a730:	00003823 	andeq	r3, r0, r3, lsr #16
    a734:	010bce01 	tsteq	fp, r1, lsl #28
    a738:	08007f54 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, fp, ip, sp, lr}
    a73c:	08007f5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr}
    a740:	21235d01 	teqcs	r3, r1, lsl #26
    a744:	0e250000 	cdpeq	0, 2, cr0, cr5, cr0, {0}
    a748:	01000037 	tsteq	r0, r7, lsr r0
    a74c:	051e0bcd 	ldreq	r0, [lr, #-3021]
    a750:	50010000 	andpl	r0, r1, r0
    a754:	003e231a 	eorseq	r2, lr, sl, lsl r3
    a758:	0bcd0100 	bleq	ff34ab60 <SCS_BASE+0x1f33cb60>
    a75c:	00000041 	andeq	r0, r0, r1, asr #32
    a760:	00003d26 	andeq	r3, r0, r6, lsr #26
    a764:	8d012e00 	stchi	14, cr2, [r1]
    a768:	01000036 	tsteq	r0, r6, lsr r0
    a76c:	7f600187 	svcvc	0x00600187
    a770:	802c0800 	eorhi	r0, ip, r0, lsl #16
    a774:	3d390800 	ldccc	8, cr0, [r9]
    a778:	0e170000 	wxoreq	wr0, wr7, wr0
    a77c:	01000037 	tsteq	r0, r7, lsr r0
    a780:	00051e86 	andeq	r1, r5, r6, lsl #29
    a784:	003d6400 	eorseq	r6, sp, r0, lsl #8
    a788:	4c000000 	stcmi	0, cr0, [r0], {0}
    a78c:	02000009 	andeq	r0, r0, #9	; 0x9
    a790:	0024ef00 	eoreq	lr, r4, r0, lsl #30
    a794:	30010400 	andcc	r0, r1, r0, lsl #8
    a798:	01000004 	tsteq	r0, r4
    a79c:	000041df 	ldrdeq	r4, [r0], -pc
    a7a0:	000004f4 	strdeq	r0, [r0], -r4
    a7a4:	0800802c 	stmdaeq	r0, {r2, r3, r5, pc}
    a7a8:	080083e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, pc}
    a7ac:	0000268c 	andeq	r2, r0, ip, lsl #13
    a7b0:	9b050402 	blls	14b7c0 <__Stack_Size+0x14b3c0>
    a7b4:	02000042 	andeq	r0, r0, #66	; 0x42
    a7b8:	04940502 	ldreq	r0, [r4], #1282
    a7bc:	01020000 	tsteq	r2, r0
    a7c0:	00058606 	andeq	r8, r5, r6, lsl #12
    a7c4:	33750300 	cmncc	r5, #0	; 0x0
    a7c8:	27020032 	smladxcs	r2, r2, r0, r0
    a7cc:	00000045 	andeq	r0, r0, r5, asr #32
    a7d0:	15070402 	strne	r0, [r7, #-1026]
    a7d4:	03000043 	movweq	r0, #67	; 0x43
    a7d8:	00363175 	eorseq	r3, r6, r5, ror r1
    a7dc:	00572802 	subseq	r2, r7, r2, lsl #16
    a7e0:	02020000 	andeq	r0, r2, #0	; 0x0
    a7e4:	00064d07 	andeq	r4, r6, r7, lsl #26
    a7e8:	38750300 	ldmdacc	r5!, {r8, r9}^
    a7ec:	68290200 	stmdavs	r9!, {r9}
    a7f0:	02000000 	andeq	r0, r0, #0	; 0x0
    a7f4:	05840801 	streq	r0, [r4, #2049]
    a7f8:	57040000 	strpl	r0, [r4, -r0]
    a7fc:	05000000 	streq	r0, [r0]
    a800:	89390201 	ldmdbhi	r9!, {r0, r9}
    a804:	06000000 	streq	r0, [r0], -r0
    a808:	00000b18 	andeq	r0, r0, r8, lsl fp
    a80c:	45530700 	ldrbmi	r0, [r3, #-1792]
    a810:	00010054 	andeq	r0, r1, r4, asr r0
    a814:	002fd808 	eoreq	sp, pc, r8, lsl #16
    a818:	74390200 	ldrtvc	r0, [r9], #-512
    a81c:	08000000 	stmdaeq	r0, {}
    a820:	00002dd7 	ldrdeq	r2, [r0], -r7
    a824:	00743902 	rsbseq	r3, r4, r2, lsl #18
    a828:	01050000 	tsteq	r5, r0
    a82c:	00b43b02 	adcseq	r3, r4, r2, lsl #22
    a830:	fd060000 	stc2	0, cr0, [r6]
    a834:	0000000c 	andeq	r0, r0, ip
    a838:	001a5006 	andseq	r5, sl, r6
    a83c:	08000100 	stmdaeq	r0, {r8}
    a840:	00000f76 	andeq	r0, r0, r6, ror pc
    a844:	009f3b02 	addseq	r3, pc, r2, lsl #22
    a848:	04090000 	streq	r0, [r9]
    a84c:	031c0a07 	tsteq	ip, #28672	; 0x7000
    a850:	019c0239 	orrseq	r0, ip, r9, lsr r2
    a854:	530b0000 	movwpl	r0, #45056	; 0xb000
    a858:	3a030052 	bcc	ca9a8 <__Stack_Size+0xca5a8>
    a85c:	00006f02 	andeq	r6, r0, r2, lsl #30
    a860:	00230200 	eoreq	r0, r3, r0, lsl #4
    a864:	00044e0c 	andeq	r4, r4, ip, lsl #28
    a868:	023b0300 	eorseq	r0, fp, #0	; 0x0
    a86c:	0000004c 	andeq	r0, r0, ip, asr #32
    a870:	0b022302 	bleq	93480 <__Stack_Size+0x93080>
    a874:	03005244 	movweq	r5, #580	; 0x244
    a878:	006f023c 	rsbeq	r0, pc, ip, lsr r2
    a87c:	23020000 	movwcs	r0, #8192	; 0x2000
    a880:	04580c04 	ldrbeq	r0, [r8], #-3076
    a884:	3d030000 	stccc	0, cr0, [r3]
    a888:	00004c02 	andeq	r4, r0, r2, lsl #24
    a88c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    a890:	5252420b 	subspl	r4, r2, #-1342177280	; 0xb0000000
    a894:	023e0300 	eorseq	r0, lr, #0	; 0x0
    a898:	0000006f 	andeq	r0, r0, pc, rrx
    a89c:	0c082302 	stceq	3, cr2, [r8], {2}
    a8a0:	00000462 	andeq	r0, r0, r2, ror #8
    a8a4:	4c023f03 	stcmi	15, cr3, [r2], {3}
    a8a8:	02000000 	andeq	r0, r0, #0	; 0x0
    a8ac:	430b0a23 	movwmi	r0, #47651	; 0xba23
    a8b0:	03003152 	movweq	r3, #338	; 0x152
    a8b4:	006f0240 	rsbeq	r0, pc, r0, asr #4
    a8b8:	23020000 	movwcs	r0, #8192	; 0x2000
    a8bc:	046c0c0c 	strbteq	r0, [ip], #-3084
    a8c0:	41030000 	tstmi	r3, r0
    a8c4:	00004c02 	andeq	r4, r0, r2, lsl #24
    a8c8:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    a8cc:	3252430b 	subscc	r4, r2, #738197504	; 0x2c000000
    a8d0:	02420300 	subeq	r0, r2, #0	; 0x0
    a8d4:	0000006f 	andeq	r0, r0, pc, rrx
    a8d8:	0c102302 	ldceq	3, cr2, [r0], {2}
    a8dc:	00000476 	andeq	r0, r0, r6, ror r4
    a8e0:	4c024303 	stcmi	3, cr4, [r2], {3}
    a8e4:	02000000 	andeq	r0, r0, #0	; 0x0
    a8e8:	430b1223 	movwmi	r1, #45603	; 0xb223
    a8ec:	03003352 	movweq	r3, #850	; 0x352
    a8f0:	006f0244 	rsbeq	r0, pc, r4, asr #4
    a8f4:	23020000 	movwcs	r0, #8192	; 0x2000
    a8f8:	04800c14 	streq	r0, [r0], #3092
    a8fc:	45030000 	strmi	r0, [r3]
    a900:	00004c02 	andeq	r4, r0, r2, lsl #24
    a904:	16230200 	strtne	r0, [r3], -r0, lsl #4
    a908:	000a9e0c 	andeq	r9, sl, ip, lsl #28
    a90c:	02460300 	subeq	r0, r6, #0	; 0x0
    a910:	0000006f 	andeq	r0, r0, pc, rrx
    a914:	0c182302 	ldceq	3, cr2, [r8], {2}
    a918:	0000048a 	andeq	r0, r0, sl, lsl #9
    a91c:	4c024703 	stcmi	7, cr4, [r2], {3}
    a920:	02000000 	andeq	r0, r0, #0	; 0x0
    a924:	0d001a23 	fstseq	s2, [r0, #-140]
    a928:	00003f0c 	andeq	r3, r0, ip, lsl #30
    a92c:	c2024803 	andgt	r4, r2, #196608	; 0x30000
    a930:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    a934:	051b0410 	ldreq	r0, [fp, #-1040]
    a938:	0f000002 	svceq	0x00000002
    a93c:	00001067 	andeq	r1, r0, r7, rrx
    a940:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    a944:	23020000 	movwcs	r0, #8192	; 0x2000
    a948:	0fca0f00 	svceq	0x00ca0f00
    a94c:	1d040000 	stcne	0, cr0, [r4]
    a950:	0000004c 	andeq	r0, r0, ip, asr #32
    a954:	0f042302 	svceq	0x00042302
    a958:	00000fe6 	andeq	r0, r0, r6, ror #31
    a95c:	004c1e04 	subeq	r1, ip, r4, lsl #28
    a960:	23020000 	movwcs	r0, #8192	; 0x2000
    a964:	14730f06 	ldrbtne	r0, [r3], #-3846
    a968:	1f040000 	svcne	0x00040000
    a96c:	0000004c 	andeq	r0, r0, ip, asr #32
    a970:	0f082302 	svceq	0x00082302
    a974:	00001218 	andeq	r1, r0, r8, lsl r2
    a978:	004c2004 	subeq	r2, ip, r4
    a97c:	23020000 	movwcs	r0, #8192	; 0x2000
    a980:	122c0f0a 	eorne	r0, ip, #40	; 0x28
    a984:	21040000 	tstcs	r4, r0
    a988:	0000004c 	andeq	r0, r0, ip, asr #32
    a98c:	000c2302 	andeq	r2, ip, r2, lsl #6
    a990:	00117a08 	andseq	r7, r1, r8, lsl #20
    a994:	a8220400 	stmdage	r2!, {sl}
    a998:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    a99c:	51260408 	teqpl	r6, r8, lsl #8
    a9a0:	0f000002 	svceq	0x00000002
    a9a4:	0000410a 	andeq	r4, r0, sl, lsl #2
    a9a8:	004c2704 	subeq	r2, ip, r4, lsl #14
    a9ac:	23020000 	movwcs	r0, #8192	; 0x2000
    a9b0:	41d40f00 	bicsmi	r0, r4, r0, lsl #30
    a9b4:	28040000 	stmdacs	r4, {}
    a9b8:	0000004c 	andeq	r0, r0, ip, asr #32
    a9bc:	0f022302 	svceq	0x00022302
    a9c0:	00003ec8 	andeq	r3, r0, r8, asr #29
    a9c4:	004c2904 	subeq	r2, ip, r4, lsl #18
    a9c8:	23020000 	movwcs	r0, #8192	; 0x2000
    a9cc:	3f780f04 	svccc	0x00780f04
    a9d0:	2a040000 	bcs	10a9d8 <__Stack_Size+0x10a5d8>
    a9d4:	0000004c 	andeq	r0, r0, ip, asr #32
    a9d8:	00062302 	andeq	r2, r6, r2, lsl #6
    a9dc:	003f1a08 	eorseq	r1, pc, r8, lsl #20
    a9e0:	102b0400 	eorne	r0, fp, r0, lsl #8
    a9e4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    a9e8:	ab1a0514 	blge	68be40 <__Stack_Size+0x68ba40>
    a9ec:	0f000002 	svceq	0x00000002
    a9f0:	00003036 	andeq	r3, r0, r6, lsr r0
    a9f4:	003a1b05 	eorseq	r1, sl, r5, lsl #22
    a9f8:	23020000 	movwcs	r0, #8192	; 0x2000
    a9fc:	2e3c0f00 	cdpcs	15, 3, cr0, cr12, cr0, {0}
    aa00:	1c050000 	stcne	0, cr0, [r5], {0}
    aa04:	0000003a 	andeq	r0, r0, sl, lsr r0
    aa08:	0f042302 	svceq	0x00042302
    aa0c:	0000309f 	muleq	r0, pc, r0
    aa10:	003a1d05 	eorseq	r1, sl, r5, lsl #26
    aa14:	23020000 	movwcs	r0, #8192	; 0x2000
    aa18:	30520f08 	subscc	r0, r2, r8, lsl #30
    aa1c:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    aa20:	0000003a 	andeq	r0, r0, sl, lsr r0
    aa24:	0f0c2302 	svceq	0x000c2302
    aa28:	00002f98 	muleq	r0, r8, pc
    aa2c:	003a1f05 	eorseq	r1, sl, r5, lsl #30
    aa30:	23020000 	movwcs	r0, #8192	; 0x2000
    aa34:	09080010 	stmdbeq	r8, {r4}
    aa38:	0500002e 	streq	r0, [r0, #-46]
    aa3c:	00025c20 	andeq	r5, r2, r0, lsr #24
    aa40:	0c011000 	stceq	0, cr1, [r1], {0}
    aa44:	01000042 	tsteq	r0, r2, asr #32
    aa48:	802c01e9 	eorhi	r0, ip, r9, ror #3
    aa4c:	804a0800 	subhi	r0, sl, r0, lsl #16
    aa50:	5d010800 	stcpl	8, cr0, [r1]
    aa54:	000002db 	ldrdeq	r0, [r0], -fp
    aa58:	0040b111 	subeq	fp, r0, r1, lsl r1
    aa5c:	dbe80100 	blle	ffa0ae64 <SCS_BASE+0x1f9fce64>
    aa60:	01000002 	tsteq	r0, r2
    aa64:	04120050 	ldreq	r0, [r2], #-80
    aa68:	00000205 	andeq	r0, r0, r5, lsl #4
    aa6c:	418f0113 	orrmi	r0, pc, r3, lsl r1
    aa70:	00010000 	andeq	r0, r1, r0
    aa74:	804c0101 	subhi	r0, ip, r1, lsl #2
    aa78:	80740800 	rsbshi	r0, r4, r0, lsl #16
    aa7c:	5d010800 	stcpl	8, cr0, [r1]
    aa80:	00000324 	andeq	r0, r0, r4, lsr #6
    aa84:	00409711 	subeq	r9, r0, r1, lsl r7
    aa88:	24ff0100 	ldrbtcs	r0, [pc], #256	; aa90 <__Stack_Size+0xa690>
    aa8c:	01000003 	tsteq	r0, r3
    aa90:	3fff1450 	svccc	0x00ff1450
    aa94:	ff010000 	undefined instruction 0xff010000
    aa98:	0000032a 	andeq	r0, r0, sl, lsr #6
    aa9c:	00003d83 	andeq	r3, r0, r3, lsl #27
    aaa0:	001d6115 	andseq	r6, sp, r5, lsl r1
    aaa4:	01010100 	tsteq	r1, r0, lsl #2
    aaa8:	0000003a 	andeq	r0, r0, sl, lsr r0
    aaac:	12005201 	andne	r5, r0, #268435456	; 0x10000000
    aab0:	00019c04 	andeq	r9, r1, r4, lsl #24
    aab4:	51041200 	tstpl	r4, r0, lsl #4
    aab8:	13000002 	movwne	r0, #2	; 0x2
    aabc:	00402201 	subeq	r2, r0, r1, lsl #4
    aac0:	01240100 	teqeq	r4, r0, lsl #2
    aac4:	00807401 	addeq	r7, r0, r1, lsl #8
    aac8:	00808208 	addeq	r8, r0, r8, lsl #4
    aacc:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    aad0:	16000003 	strne	r0, [r0], -r3
    aad4:	00003fff 	strdeq	r3, [r0], -pc
    aad8:	2a012301 	bcs	536e4 <__Stack_Size+0x532e4>
    aadc:	01000003 	tsteq	r0, r3
    aae0:	01130050 	tsteq	r3, r0, asr r0
    aae4:	00003f31 	andeq	r3, r0, r1, lsr pc
    aae8:	01013801 	tsteq	r1, r1, lsl #16
    aaec:	08008084 	stmdaeq	r0, {r2, r7, pc}
    aaf0:	0800809e 	stmdaeq	r0, {r1, r2, r3, r4, r7, pc}
    aaf4:	038c5d01 	orreq	r5, ip, #64	; 0x40
    aaf8:	97160000 	ldrls	r0, [r6, -r0]
    aafc:	01000040 	tsteq	r0, r0, asr #32
    ab00:	03240137 	teqeq	r4, #-1073741811	; 0xc000000d
    ab04:	50010000 	andpl	r0, r1, r0
    ab08:	000ec416 	andeq	ip, lr, r6, lsl r4
    ab0c:	01370100 	teqeq	r7, r0, lsl #2
    ab10:	000000b4 	strheq	r0, [r0], -r4
    ab14:	17005101 	strne	r5, [r0, -r1, lsl #2]
    ab18:	00408801 	subeq	r8, r0, r1, lsl #16
    ab1c:	01630100 	cmneq	r3, r0, lsl #2
    ab20:	0080a001 	addeq	sl, r0, r1
    ab24:	0080de08 	addeq	sp, r0, r8, lsl #28
    ab28:	003d9608 	eorseq	r9, sp, r8, lsl #12
    ab2c:	00040d00 	andeq	r0, r4, r0, lsl #26
    ab30:	40971800 	addsmi	r1, r7, r0, lsl #16
    ab34:	62010000 	andvs	r0, r1, #0	; 0x0
    ab38:	00032401 	andeq	r2, r3, r1, lsl #8
    ab3c:	003db500 	eorseq	fp, sp, r0, lsl #10
    ab40:	41861800 	orrmi	r1, r6, r0, lsl #16
    ab44:	62010000 	andvs	r0, r1, #0	; 0x0
    ab48:	00004c01 	andeq	r4, r0, r1, lsl #24
    ab4c:	003dc800 	eorseq	ip, sp, r0, lsl #16
    ab50:	0ec41600 	cdpeq	6, 12, cr1, cr4, cr0, {0}
    ab54:	62010000 	andvs	r0, r1, #0	; 0x0
    ab58:	0000b401 	andeq	fp, r0, r1, lsl #8
    ab5c:	15520100 	ldrbne	r0, [r2, #-256]
    ab60:	00004203 	andeq	r4, r0, r3, lsl #4
    ab64:	3a016401 	bcc	63b70 <__Stack_Size+0x63770>
    ab68:	01000000 	tsteq	r0, r0
    ab6c:	40d1195c 	sbcsmi	r1, r1, ip, asr r9
    ab70:	64010000 	strvs	r0, [r1]
    ab74:	00003a01 	andeq	r3, r0, r1, lsl #20
    ab78:	1fbe1500 	svcne	0x00be1500
    ab7c:	64010000 	strvs	r0, [r1]
    ab80:	00003a01 	andeq	r3, r0, r1, lsl #20
    ab84:	1a510100 	bne	144af8c <__Stack_Size+0x144ab8c>
    ab88:	00004038 	andeq	r4, r0, r8, lsr r0
    ab8c:	3a016501 	bcc	63f98 <__Stack_Size+0x63b98>
    ab90:	e6000000 	str	r0, [r0], -r0
    ab94:	0000003d 	andeq	r0, r0, sp, lsr r0
    ab98:	3f6b0113 	svccc	0x006b0113
    ab9c:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    aba0:	80e00101 	rschi	r0, r0, r1, lsl #2
    aba4:	80f80800 	rscshi	r0, r8, r0, lsl #16
    aba8:	5d010800 	stcpl	8, cr0, [r1]
    abac:	00000450 	andeq	r0, r0, r0, asr r4
    abb0:	00409716 	subeq	r9, r0, r6, lsl r7
    abb4:	019d0100 	orrseq	r0, sp, r0, lsl #2
    abb8:	00000324 	andeq	r0, r0, r4, lsr #6
    abbc:	15165001 	ldrne	r5, [r6, #-1]
    abc0:	01000040 	tsteq	r0, r0, asr #32
    abc4:	004c019d 	umaaleq	r0, ip, sp, r1
    abc8:	51010000 	tstpl	r1, r0
    abcc:	000ec416 	andeq	ip, lr, r6, lsl r4
    abd0:	019d0100 	orrseq	r0, sp, r0, lsl #2
    abd4:	000000b4 	strheq	r0, [r0], -r4
    abd8:	13005201 	movwne	r5, #513	; 0x201
    abdc:	00405401 	subeq	r5, r0, r1, lsl #8
    abe0:	01bd0100 	undefined instruction 0x01bd0100
    abe4:	0080f801 	addeq	pc, r0, r1, lsl #16
    abe8:	00810e08 	addeq	r0, r1, r8, lsl #28
    abec:	855d0108 	ldrbhi	r0, [sp, #-264]
    abf0:	16000004 	strne	r0, [r0], -r4
    abf4:	00004097 	muleq	r0, r7, r0
    abf8:	2401bc01 	strcs	fp, [r1], #-3073
    abfc:	01000003 	tsteq	r0, r3
    ac00:	40c21650 	sbcmi	r1, r2, r0, asr r6
    ac04:	bc010000 	stclt	0, cr0, [r1], {0}
    ac08:	00005e01 	andeq	r5, r0, r1, lsl #28
    ac0c:	00510100 	subseq	r0, r1, r0, lsl #2
    ac10:	419f0113 	orrsmi	r0, pc, r3, lsl r1
    ac14:	d6010000 	strle	r0, [r1], -r0
    ac18:	81100101 	tsthi	r0, r1, lsl #2
    ac1c:	81260800 	teqhi	r6, r0, lsl #16
    ac20:	5d010800 	stcpl	8, cr0, [r1]
    ac24:	000004bc 	strheq	r0, [r0], -ip
    ac28:	00409716 	subeq	r9, r0, r6, lsl r7
    ac2c:	01d50100 	bicseq	r0, r5, r0, lsl #2
    ac30:	00000324 	andeq	r0, r0, r4, lsr #6
    ac34:	5e185001 	wxorpl	wr5, wr8, wr1
    ac38:	0100003f 	tsteq	r0, pc, lsr r0
    ac3c:	004c01d5 	ldrdeq	r0, [ip], #-21
    ac40:	3e0f0000 	cdpcc	0, 0, cr0, cr15, cr0, {0}
    ac44:	13000000 	movwne	r0, #0	; 0x0
    ac48:	00411601 	subeq	r1, r1, r1, lsl #12
    ac4c:	01eb0100 	mvneq	r0, r0, lsl #2
    ac50:	00812801 	addeq	r2, r1, r1, lsl #16
    ac54:	00814208 	addeq	r4, r1, r8, lsl #4
    ac58:	f15d0108 	undefined instruction 0xf15d0108
    ac5c:	16000004 	strne	r0, [r0], -r4
    ac60:	00004097 	muleq	r0, r7, r0
    ac64:	2401ea01 	strcs	lr, [r1], #-2561
    ac68:	01000003 	tsteq	r0, r3
    ac6c:	0ec41650 	mcreq	6, 6, r1, cr4, cr0, {2}
    ac70:	ea010000 	b	4ac78 <__Stack_Size+0x4a878>
    ac74:	0000b401 	andeq	fp, r0, r1, lsl #8
    ac78:	00510100 	subseq	r0, r1, r0, lsl #2
    ac7c:	3fc60113 	svccc	0x00c60113
    ac80:	0b010000 	bleq	4ac88 <__Stack_Size+0x4a888>
    ac84:	81440102 	cmphi	r4, r2, lsl #2
    ac88:	815a0800 	cmphi	sl, r0, lsl #16
    ac8c:	5d010800 	stcpl	8, cr0, [r1]
    ac90:	00000528 	andeq	r0, r0, r8, lsr #10
    ac94:	00409716 	subeq	r9, r0, r6, lsl r7
    ac98:	020a0100 	andeq	r0, sl, #0	; 0x0
    ac9c:	00000324 	andeq	r0, r0, r4, lsr #6
    aca0:	f1185001 	undefined instruction 0xf1185001
    aca4:	0100003e 	tsteq	r0, lr, lsr r0
    aca8:	004c020a 	subeq	r0, ip, sl, lsl #4
    acac:	3e220000 	cdpcc	0, 2, cr0, cr2, cr0, {0}
    acb0:	13000000 	movwne	r0, #0	; 0x0
    acb4:	00413c01 	subeq	r3, r1, r1, lsl #24
    acb8:	02200100 	eoreq	r0, r0, #0	; 0x0
    acbc:	00815c01 	addeq	r5, r1, r1, lsl #24
    acc0:	00817608 	addeq	r7, r1, r8, lsl #12
    acc4:	5d5d0108 	ldfple	f0, [sp, #-32]
    acc8:	16000005 	strne	r0, [r0], -r5
    accc:	00004097 	muleq	r0, r7, r0
    acd0:	24021f01 	strcs	r1, [r2], #-3841
    acd4:	01000003 	tsteq	r0, r3
    acd8:	0ec41650 	mcreq	6, 6, r1, cr4, cr0, {2}
    acdc:	1f010000 	svcne	0x00010000
    ace0:	0000b402 	andeq	fp, r0, r2, lsl #8
    ace4:	00510100 	subseq	r0, r1, r0, lsl #2
    ace8:	3f3b0113 	svccc	0x003b0113
    acec:	3c010000 	stccc	0, cr0, [r1], {0}
    acf0:	81780102 	cmnhi	r8, r2, lsl #2
    acf4:	81800800 	orrhi	r0, r0, r0, lsl #16
    acf8:	5d010800 	stcpl	8, cr0, [r1]
    acfc:	00000594 	muleq	r0, r4, r5
    ad00:	00409716 	subeq	r9, r0, r6, lsl r7
    ad04:	023b0100 	eorseq	r0, fp, #0	; 0x0
    ad08:	00000324 	andeq	r0, r0, r4, lsr #6
    ad0c:	e9185001 	ldmdb	r8, {r0, ip, lr}
    ad10:	01000016 	tsteq	r0, r6, lsl r0
    ad14:	004c023b 	subeq	r0, ip, fp, lsr r2
    ad18:	3e350000 	cdpcc	0, 3, cr0, cr5, cr0, {0}
    ad1c:	1b000000 	blne	ad24 <__Stack_Size+0xa924>
    ad20:	0041b201 	subeq	fp, r1, r1, lsl #4
    ad24:	024f0100 	subeq	r0, pc, #0	; 0x0
    ad28:	00004c01 	andeq	r4, r0, r1, lsl #24
    ad2c:	00818000 	addeq	r8, r1, r0
    ad30:	00818808 	addeq	r8, r1, r8, lsl #16
    ad34:	c15d0108 	cmpgt	sp, r8, lsl #2
    ad38:	18000005 	stmdane	r0, {r0, r2}
    ad3c:	00004097 	muleq	r0, r7, r0
    ad40:	24024e01 	strcs	r4, [r2], #-3585
    ad44:	48000003 	stmdami	r0, {r0, r1}
    ad48:	0000003e 	andeq	r0, r0, lr, lsr r0
    ad4c:	40780113 	rsbsmi	r0, r8, r3, lsl r1
    ad50:	61010000 	tstvs	r1, r0
    ad54:	81880102 	orrhi	r0, r8, r2, lsl #2
    ad58:	81940800 	orrshi	r0, r4, r0, lsl #16
    ad5c:	5d010800 	stcpl	8, cr0, [r1]
    ad60:	000005e8 	andeq	r0, r0, r8, ror #11
    ad64:	00409716 	subeq	r9, r0, r6, lsl r7
    ad68:	02600100 	rsbeq	r0, r0, #0	; 0x0
    ad6c:	00000324 	andeq	r0, r0, r4, lsr #6
    ad70:	13005001 	movwne	r5, #1	; 0x1
    ad74:	00406501 	subeq	r6, r0, r1, lsl #10
    ad78:	02740100 	rsbseq	r0, r4, #0	; 0x0
    ad7c:	00819401 	addeq	r9, r1, r1, lsl #8
    ad80:	0081a608 	addeq	sl, r1, r8, lsl #12
    ad84:	1d5d0108 	ldfnee	f0, [sp, #-32]
    ad88:	16000006 	strne	r0, [r0], -r6
    ad8c:	00004097 	muleq	r0, r7, r0
    ad90:	24027301 	strcs	r7, [r2], #-769
    ad94:	01000003 	tsteq	r0, r3
    ad98:	3fb61650 	svccc	0x00b61650
    ad9c:	73010000 	movwvc	r0, #4096	; 0x1000
    ada0:	00005e02 	andeq	r5, r0, r2, lsl #28
    ada4:	00510100 	subseq	r0, r1, r0, lsl #2
    ada8:	3ed30113 	mrccc	1, 6, r0, cr3, cr3, {0}
    adac:	8a010000 	bhi	4adb4 <__Stack_Size+0x4a9b4>
    adb0:	81a80102 	undefined instruction 0x81a80102
    adb4:	81ba0800 	undefined instruction 0x81ba0800
    adb8:	5d010800 	stcpl	8, cr0, [r1]
    adbc:	00000652 	andeq	r0, r0, r2, asr r6
    adc0:	00409716 	subeq	r9, r0, r6, lsl r7
    adc4:	02890100 	addeq	r0, r9, #0	; 0x0
    adc8:	00000324 	andeq	r0, r0, r4, lsr #6
    adcc:	c4165001 	ldrgt	r5, [r6], #-1
    add0:	01000041 	tsteq	r0, r1, asr #32
    add4:	005e0289 	subseq	r0, lr, r9, lsl #5
    add8:	51010000 	tstpl	r1, r0
    addc:	9e011300 	cdpls	3, 0, cr1, cr1, cr0, {0}
    ade0:	01000040 	tsteq	r0, r0, asr #32
    ade4:	bc0102a0 	sfmlt	f0, 4, [r1], {160}
    ade8:	d6080081 	strle	r0, [r8], -r1, lsl #1
    adec:	01080081 	smlabbeq	r8, r1, r0, r0
    adf0:	0006875d 	andeq	r8, r6, sp, asr r7
    adf4:	40971600 	addsmi	r1, r7, r0, lsl #12
    adf8:	9f010000 	svcls	0x00010000
    adfc:	00032402 	andeq	r2, r3, r2, lsl #8
    ae00:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    ae04:	00000ec4 	andeq	r0, r0, r4, asr #29
    ae08:	b4029f01 	strlt	r9, [r2], #-3841
    ae0c:	01000000 	tsteq	r0, r0
    ae10:	01130051 	tsteq	r3, r1, asr r0
    ae14:	0000415b 	andeq	r4, r0, fp, asr r1
    ae18:	0102bd01 	tsteq	r2, r1, lsl #26
    ae1c:	080081d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, pc}
    ae20:	080081f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, pc}
    ae24:	06bc5d01 	ldrteq	r5, [ip], r1, lsl #26
    ae28:	97160000 	ldrls	r0, [r6, -r0]
    ae2c:	01000040 	tsteq	r0, r0, asr #32
    ae30:	032402bc 	teqeq	r4, #-1073741813	; 0xc000000b
    ae34:	50010000 	andpl	r0, r1, r0
    ae38:	000ec416 	andeq	ip, lr, r6, lsl r4
    ae3c:	02bc0100 	adcseq	r0, ip, #0	; 0x0
    ae40:	000000b4 	strheq	r0, [r0], -r4
    ae44:	13005101 	movwne	r5, #257	; 0x101
    ae48:	003f4a01 	eorseq	r4, pc, r1, lsl #20
    ae4c:	02da0100 	sbcseq	r0, sl, #0	; 0x0
    ae50:	0081f401 	addeq	pc, r1, r1, lsl #8
    ae54:	00820e08 	addeq	r0, r2, r8, lsl #28
    ae58:	f15d0108 	undefined instruction 0xf15d0108
    ae5c:	16000006 	strne	r0, [r0], -r6
    ae60:	00004097 	muleq	r0, r7, r0
    ae64:	2402d901 	strcs	sp, [r2], #-2305
    ae68:	01000003 	tsteq	r0, r3
    ae6c:	0ec41650 	mcreq	6, 6, r1, cr4, cr0, {2}
    ae70:	d9010000 	stmdble	r1, {}
    ae74:	0000b402 	andeq	fp, r0, r2, lsl #8
    ae78:	00510100 	subseq	r0, r1, r0, lsl #2
    ae7c:	40f90113 	rscsmi	r0, r9, r3, lsl r1
    ae80:	f9010000 	undefined instruction 0xf9010000
    ae84:	82100102 	andshi	r0, r0, #-2147483648	; 0x80000000
    ae88:	82260800 	eorhi	r0, r6, #0	; 0x0
    ae8c:	5d010800 	stcpl	8, cr0, [r1]
    ae90:	00000728 	andeq	r0, r0, r8, lsr #14
    ae94:	00409716 	subeq	r9, r0, r6, lsl r7
    ae98:	02f80100 	rscseq	r0, r8, #0	; 0x0
    ae9c:	00000324 	andeq	r0, r0, r4, lsr #6
    aea0:	86185001 	ldrhi	r5, [r8], -r1
    aea4:	0100003f 	tsteq	r0, pc, lsr r0
    aea8:	004c02f8 	strdeq	r0, [ip], #-40
    aeac:	3e5b0000 	cdpcc	0, 5, cr0, cr11, cr0, {0}
    aeb0:	13000000 	movwne	r0, #0	; 0x0
    aeb4:	00412e01 	subeq	r2, r1, r1, lsl #28
    aeb8:	030e0100 	movweq	r0, #57600	; 0xe100
    aebc:	00822801 	addeq	r2, r2, r1, lsl #16
    aec0:	00824208 	addeq	r4, r2, r8, lsl #4
    aec4:	5d5d0108 	ldfple	f0, [sp, #-32]
    aec8:	16000007 	strne	r0, [r0], -r7
    aecc:	00004097 	muleq	r0, r7, r0
    aed0:	24030d01 	strcs	r0, [r3], #-3329
    aed4:	01000003 	tsteq	r0, r3
    aed8:	0ec41650 	mcreq	6, 6, r1, cr4, cr0, {2}
    aedc:	0d010000 	stceq	0, cr0, [r1]
    aee0:	0000b403 	andeq	fp, r0, r3, lsl #8
    aee4:	00510100 	subseq	r0, r1, r0, lsl #2
    aee8:	4172011b 	cmnmi	r2, fp, lsl r1
    aeec:	36010000 	strcc	r0, [r1], -r0
    aef0:	00890103 	addeq	r0, r9, r3, lsl #2
    aef4:	82440000 	subhi	r0, r4, #0	; 0x0
    aef8:	82500800 	subshi	r0, r0, #0	; 0x0
    aefc:	5d010800 	stcpl	8, cr0, [r1]
    af00:	000007a4 	andeq	r0, r0, r4, lsr #15
    af04:	00409718 	subeq	r9, r0, r8, lsl r7
    af08:	03350100 	teqeq	r5, #0	; 0x0
    af0c:	00000324 	andeq	r0, r0, r4, lsr #6
    af10:	00003e6e 	andeq	r3, r0, lr, ror #28
    af14:	003fe716 	eorseq	lr, pc, r6, lsl r7
    af18:	03350100 	teqeq	r5, #0	; 0x0
    af1c:	0000004c 	andeq	r0, r0, ip, asr #32
    af20:	a2195101 	andsge	r5, r9, #1073741824	; 0x40000000
    af24:	0100001e 	tsteq	r0, lr, lsl r0
    af28:	00890337 	addeq	r0, r9, r7, lsr r3
    af2c:	13000000 	movwne	r0, #0	; 0x0
    af30:	0040d701 	subeq	sp, r0, r1, lsl #14
    af34:	036a0100 	cmneq	sl, #0	; 0x0
    af38:	00825001 	addeq	r5, r2, r1
    af3c:	00825a08 	addeq	r5, r2, r8, lsl #20
    af40:	db5d0108 	blle	174b368 <__Stack_Size+0x174af68>
    af44:	16000007 	strne	r0, [r0], -r7
    af48:	00004097 	muleq	r0, r7, r0
    af4c:	24036901 	strcs	r6, [r3], #-2305
    af50:	01000003 	tsteq	r0, r3
    af54:	3fe71850 	svccc	0x00e71850
    af58:	69010000 	stmdbvs	r1, {}
    af5c:	00004c03 	andeq	r4, r0, r3, lsl #24
    af60:	003e8100 	eorseq	r8, lr, r0, lsl #2
    af64:	011b0000 	tsteq	fp, r0
    af68:	000040e7 	andeq	r4, r0, r7, ror #1
    af6c:	01038b01 	tsteq	r3, r1, lsl #22
    af70:	00000094 	muleq	r0, r4, r0
    af74:	0800825c 	stmdaeq	r0, {r2, r3, r4, r6, r9, pc}
    af78:	080082a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, pc}
    af7c:	08525d01 	ldmdaeq	r2, {r0, r8, sl, fp, ip, lr}^
    af80:	97180000 	ldrls	r0, [r8, -r0]
    af84:	01000040 	tsteq	r0, r0, asr #32
    af88:	0324038a 	teqeq	r4, #671088642	; 0x28000002
    af8c:	3e940000 	cdpcc	0, 9, cr0, cr4, cr0, {0}
    af90:	86180000 	ldrhi	r0, [r8], -r0
    af94:	01000041 	tsteq	r0, r1, asr #32
    af98:	004c038a 	subeq	r0, ip, sl, lsl #7
    af9c:	3ea70000 	cdpcc	0, 10, cr0, cr7, cr0, {0}
    afa0:	d0150000 	andsle	r0, r5, r0
    afa4:	01000040 	tsteq	r0, r0, asr #32
    afa8:	003a038c 	eorseq	r0, sl, ip, lsl #7
    afac:	52010000 	andpl	r0, r1, #0	; 0x0
    afb0:	001fbe1a 	andseq	fp, pc, sl, lsl lr
    afb4:	038c0100 	orreq	r0, ip, #0	; 0x0
    afb8:	0000003a 	andeq	r0, r0, sl, lsr r0
    afbc:	00003ed0 	ldrdeq	r3, [r0], -r0
    afc0:	0042031a 	subeq	r0, r2, sl, lsl r3
    afc4:	038c0100 	orreq	r0, ip, #0	; 0x0
    afc8:	0000003a 	andeq	r0, r0, sl, lsr r0
    afcc:	00003eee 	andeq	r3, r0, lr, ror #29
    afd0:	001ea219 	andseq	sl, lr, r9, lsl r2
    afd4:	038d0100 	orreq	r0, sp, #0	; 0x0
    afd8:	00000094 	muleq	r0, r4, r0
    afdc:	9e011300 	cdpls	3, 0, cr1, cr1, cr0, {0}
    afe0:	0100003f 	tsteq	r0, pc, lsr r0
    afe4:	a80103db 	stmdage	r1, {r0, r1, r3, r4, r6, r7, r8, r9}
    afe8:	b8080082 	stmdalt	r8, {r1, r7}
    afec:	01080082 	smlabbeq	r8, r2, r0, r0
    aff0:	0008a15d 	andeq	sl, r8, sp, asr r1
    aff4:	40971600 	addsmi	r1, r7, r0, lsl #12
    aff8:	da010000 	ble	4b000 <__Stack_Size+0x4ac00>
    affc:	00032403 	andeq	r2, r3, r3, lsl #8
    b000:	18500100 	ldmdane	r0, {r8}^
    b004:	00004186 	andeq	r4, r0, r6, lsl #3
    b008:	4c03da01 	stcmi	10, cr13, [r3], {1}
    b00c:	01000000 	tsteq	r0, r0
    b010:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    b014:	000040d0 	ldrdeq	r4, [r0], -r0
    b018:	4c03dc01 	stcmi	12, cr13, [r3], {1}
    b01c:	19000000 	stmdbne	r0, {}
    b020:	00001fbe 	strheq	r1, [r0], -lr
    b024:	4c03dc01 	stcmi	12, cr13, [r3], {1}
    b028:	00000000 	andeq	r0, r0, r0
    b02c:	3ee6011c 	mcrcc	1, 7, r0, cr6, cr12, {0}
    b030:	8d010000 	stchi	0, cr0, [r1]
    b034:	0082b801 	addeq	fp, r2, r1, lsl #16
    b038:	00835408 	addeq	r5, r3, r8, lsl #8
    b03c:	003f1408 	eorseq	r1, pc, r8, lsl #8
    b040:	00092a00 	andeq	r2, r9, r0, lsl #20
    b044:	40971400 	addsmi	r1, r7, r0, lsl #8
    b048:	8c010000 	stchi	0, cr0, [r1], {0}
    b04c:	00000324 	andeq	r0, r0, r4, lsr #6
    b050:	00003f3f 	andeq	r3, r0, pc, lsr pc
    b054:	0040b114 	subeq	fp, r0, r4, lsl r1
    b058:	db8c0100 	blle	fe30b460 <SCS_BASE+0x1e2fd460>
    b05c:	5e000002 	cdppl	0, 0, cr0, cr0, cr2, {0}
    b060:	1d00003f 	stcne	0, cr0, [r0, #-252]
    b064:	00001d61 	andeq	r1, r0, r1, ror #26
    b068:	003a8e01 	eorseq	r8, sl, r1, lsl #28
    b06c:	3f7c0000 	svccc	0x007c0000
    b070:	951d0000 	ldrls	r0, [sp]
    b074:	0100003f 	tsteq	r0, pc, lsr r0
    b078:	00003a8e 	andeq	r3, r0, lr, lsl #21
    b07c:	003fa500 	eorseq	sl, pc, r0, lsl #10
    b080:	3eb91e00 	cdpcc	14, 11, cr1, cr9, cr0, {0}
    b084:	8f010000 	svchi	0x00010000
    b088:	0000003a 	andeq	r0, r0, sl, lsr r0
    b08c:	491f5101 	ldmdbmi	pc, {r0, r8, ip, lr}
    b090:	01000041 	tsteq	r0, r1, asr #32
    b094:	00003a90 	muleq	r0, r0, sl
    b098:	40381e00 	eorsmi	r1, r8, r0, lsl #28
    b09c:	91010000 	tstls	r1, r0
    b0a0:	0000003a 	andeq	r0, r0, sl, lsr r0
    b0a4:	431e5401 	tstmi	lr, #16777216	; 0x1000000
    b0a8:	01000040 	tsteq	r0, r0, asr #32
    b0ac:	0002ab92 	muleq	r2, r2, fp
    b0b0:	5c910200 	lfmpl	f0, 4, [r1], {0}
    b0b4:	f2012000 	vhadd.s8	d2, d1, d0
    b0b8:	0100003f 	tsteq	r0, pc, lsr r0
    b0bc:	8354015b 	cmphi	r4, #-1073741802	; 0xc0000016
    b0c0:	83e80800 	mvnhi	r0, #0	; 0x0
    b0c4:	3fb80800 	svccc	0x00b80800
    b0c8:	97140000 	ldrls	r0, [r4, -r0]
    b0cc:	01000040 	tsteq	r0, r0, asr #32
    b0d0:	0003245a 	andeq	r2, r3, sl, asr r4
    b0d4:	003fe300 	eorseq	lr, pc, r0, lsl #6
    b0d8:	78000000 	stmdavc	r0, {}
    b0dc:	02000000 	andeq	r0, r0, #0	; 0x0
    b0e0:	0026d000 	eoreq	sp, r6, r0
    b0e4:	8a010400 	bhi	4c0ec <__Stack_Size+0x4bcec>
    b0e8:	e8000028 	stmda	r0, {r3, r5}
    b0ec:	56080083 	strpl	r0, [r8], -r3, lsl #1
    b0f0:	73080084 	movwvc	r0, #32900	; 0x8084
    b0f4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    b0f8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    b0fc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    b100:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    b104:	726f632f 	rsbvc	r6, pc, #-1140850688	; 0xbc000000
    b108:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!
    b10c:	616d5f33 	cmnvs	sp, r3, lsr pc
    b110:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    b114:	3a440073 	bcc	110b2e8 <__Stack_Size+0x110aee8>
    b118:	6f72505c 	svcvs	0x0072505c
    b11c:	7463656a 	strbtvc	r6, [r3], #-1386
    b120:	5241445c 	subpl	r4, r1, #1543503872	; 0x5c000000
    b124:	5c4e4957 	mcrrpl	9, 5, r4, lr, cr7
    b128:	33374d43 	teqcc	r7, #4288	; 0x10c0
    b12c:	49465c30 	stmdbmi	r6, {r4, r5, sl, fp, ip, lr}^
    b130:	41574d52 	cmpmi	r7, r2, asr sp
    b134:	435c4552 	cmpmi	ip, #343932928	; 0x14800000
    b138:	3033374d 	eorscc	r3, r3, sp, asr #14
    b13c:	5249465f 	subpl	r4, r9, #99614720	; 0x5f00000
    b140:	5241574d 	subpl	r5, r1, #20185088	; 0x1340000
    b144:	4e470045 	cdpmi	0, 4, cr0, cr7, cr5, {2}
    b148:	53412055 	movtpl	r2, #4181	; 0x1055
    b14c:	312e3220 	teqcc	lr, r0, lsr #4
    b150:	30352e38 	eorscc	r2, r5, r8, lsr lr
    b154:	02800100 	addeq	r0, r0, #0	; 0x0
    b158:	02000001 	andeq	r0, r0, #1	; 0x1
    b15c:	0026e400 	eoreq	lr, r6, r0, lsl #8
    b160:	30010400 	andcc	r0, r1, r0, lsl #8
    b164:	01000004 	tsteq	r0, r4
    b168:	00004257 	andeq	r4, r0, r7, asr r2
    b16c:	000004f4 	strdeq	r0, [r0], -r4
    b170:	08008458 	stmdaeq	r0, {r3, r4, r6, sl, pc}
    b174:	080084ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, pc}
    b178:	0000292e 	andeq	r2, r0, lr, lsr #18
    b17c:	9b050402 	blls	14c18c <__Stack_Size+0x14bd8c>
    b180:	02000042 	andeq	r0, r0, #66	; 0x42
    b184:	04940502 	ldreq	r0, [r4], #1282
    b188:	01020000 	tsteq	r2, r0
    b18c:	00058606 	andeq	r8, r5, r6, lsl #12
    b190:	07040200 	streq	r0, [r4, -r0, lsl #4]
    b194:	00004315 	andeq	r4, r0, r5, lsl r3
    b198:	4d070202 	sfmmi	f0, 4, [r7, #-8]
    b19c:	02000006 	andeq	r0, r0, #6	; 0x6
    b1a0:	05840801 	streq	r0, [r4, #2049]
    b1a4:	04030000 	streq	r0, [r3]
    b1a8:	2c010407 	cfstrscs	mvf0, [r1], {7}
    b1ac:	01000042 	tsteq	r0, r2, asr #32
    b1b0:	84580192 	ldrbhi	r0, [r8], #-402
    b1b4:	84ac0800 	strthi	r0, [ip], #2048
    b1b8:	40020800 	andmi	r0, r2, r0, lsl #16
    b1bc:	00860000 	addeq	r0, r6, r0
    b1c0:	89050000 	stmdbhi	r5, {}
    b1c4:	01000042 	tsteq	r0, r2, asr #32
    b1c8:	00008693 	muleq	r0, r3, r6
    b1cc:	423a0600 	eorsmi	r0, sl, #0	; 0x0
    b1d0:	93010000 	movwls	r0, #4096	; 0x1000
    b1d4:	00000086 	andeq	r0, r0, r6, lsl #1
    b1d8:	00004021 	andeq	r4, r0, r1, lsr #32
    b1dc:	3a040700 	bcc	10cde4 <__Stack_Size+0x10c9e4>
    b1e0:	08000000 	stmdaeq	r0, {}
    b1e4:	00004242 	andeq	r4, r0, r2, asr #4
    b1e8:	003a1901 	eorseq	r1, sl, r1, lsl #18
    b1ec:	01010000 	tsteq	r1, r0
    b1f0:	00422508 	subeq	r2, r2, r8, lsl #10
    b1f4:	3a1b0100 	bcc	6cb5fc <__Stack_Size+0x6cb1fc>
    b1f8:	01000000 	tsteq	r0, r0
    b1fc:	42500801 	subsmi	r0, r0, #65536	; 0x10000
    b200:	1d010000 	stcne	0, cr0, [r1]
    b204:	0000003a 	andeq	r0, r0, sl, lsr r0
    b208:	90080101 	andls	r0, r8, r1, lsl #2
    b20c:	01000042 	tsteq	r0, r2, asr #32
    b210:	00003a20 	andeq	r3, r0, r0, lsr #20
    b214:	08010100 	stmdaeq	r1, {r8}
    b218:	0000424a 	andeq	r4, r0, sl, asr #4
    b21c:	003a2201 	eorseq	r2, sl, r1, lsl #4
    b220:	01010000 	tsteq	r1, r0
    b224:	00421d09 	subeq	r1, r2, r9, lsl #26
    b228:	01250100 	teqeq	r5, r0, lsl #2
    b22c:	00e80a01 	rsceq	r0, r8, r1, lsl #20
    b230:	00e60000 	rsceq	r0, r6, r0
    b234:	4f0b0000 	svcmi	0x000b0000
    b238:	4c000000 	stcmi	0, cr0, [r0], {0}
    b23c:	07010c00 	streq	r0, [r1, -r0, lsl #24]
    b240:	0000e604 	andeq	lr, r0, r4, lsl #12
    b244:	427c0d00 	rsbsmi	r0, ip, #0	; 0x0
    b248:	39010000 	stmdbcc	r1, {}
    b24c:	00000100 	andeq	r0, r0, r0, lsl #2
    b250:	00030501 	andeq	r0, r3, r1, lsl #10
    b254:	0e080030 	mcreq	0, 0, r0, cr8, cr0, {1}
    b258:	000000d6 	ldrdeq	r0, [r0], -r6
    b25c:	0000c100 	andeq	ip, r0, r0, lsl #2
    b260:	99000200 	stmdbls	r0, {r9}
    b264:	04000027 	streq	r0, [r0], #-39
    b268:	00043001 	andeq	r3, r4, r1
    b26c:	42db0100 	sbcsmi	r0, fp, #0	; 0x0
    b270:	42a40000 	adcmi	r0, r4, #0	; 0x0
	...
    b27c:	298c0000 	stmibcs	ip, {}
    b280:	04020000 	streq	r0, [r2]
    b284:	00431a07 	subeq	r1, r3, r7, lsl #20
    b288:	06010200 	streq	r0, [r1], -r0, lsl #4
    b28c:	00000586 	andeq	r0, r0, r6, lsl #11
    b290:	84080102 	strhi	r0, [r8], #-258
    b294:	02000005 	andeq	r0, r0, #5	; 0x5
    b298:	04940502 	ldreq	r0, [r4], #1282
    b29c:	02020000 	andeq	r0, r2, #0	; 0x0
    b2a0:	00064d07 	andeq	r4, r6, r7, lsl #26
    b2a4:	05040300 	streq	r0, [r4, #-768]
    b2a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
    b2ac:	96050802 	strls	r0, [r5], -r2, lsl #16
    b2b0:	02000042 	andeq	r0, r0, #66	; 0x42
    b2b4:	43100708 	tstmi	r0, #2097152	; 0x200000
    b2b8:	04020000 	streq	r0, [r2]
    b2bc:	00429b05 	subeq	r9, r2, r5, lsl #22
    b2c0:	07040400 	streq	r0, [r4, -r0, lsl #8]
    b2c4:	15070402 	strne	r0, [r7, #-1026]
    b2c8:	05000043 	streq	r0, [r0, #-67]
    b2cc:	6e040601 	cfmadd32vs	mvax0, mvfx0, mvfx4, mvfx1
    b2d0:	02000000 	andeq	r0, r0, #0	; 0x0
    b2d4:	058d0801 	streq	r0, [sp, #2049]
    b2d8:	3c070000 	stccc	0, cr0, [r7], {0}
    b2dc:	01000043 	tsteq	r0, r3, asr #32
    b2e0:	009c0602 	addseq	r0, ip, r2, lsl #12
    b2e4:	4b080000 	blmi	20b2ec <__Stack_Size+0x20aeec>
    b2e8:	00000043 	andeq	r0, r0, r3, asr #32
    b2ec:	00433008 	subeq	r3, r3, r8
    b2f0:	27080100 	strcs	r0, [r8, -r0, lsl #2]
    b2f4:	02000043 	andeq	r0, r0, #67	; 0x43
    b2f8:	50010900 	andpl	r0, r1, r0, lsl #18
    b2fc:	01000043 	tsteq	r0, r3, asr #32
    b300:	00480140 	subeq	r0, r8, r0, asr #2
	...
    b30c:	40340000 	eorsmi	r0, r4, r0
    b310:	660a0000 	strvs	r0, [sl], -r0
    b314:	3d01006e 	stccc	0, cr0, [r1, #-440]
    b318:	00000070 	andeq	r0, r0, r0, ror r0
    b31c:	0000405f 	andeq	r4, r0, pc, asr r0
    b320:	09360000 	ldmdbeq	r6!, {}
    b324:	00020000 	andeq	r0, r2, r0
    b328:	0000281a 	andeq	r2, r0, sl, lsl r8
    b32c:	04300104 	ldrteq	r0, [r0], #-260
    b330:	63010000 	movwvs	r0, #4096	; 0x1000
    b334:	a4000043 	strge	r0, [r0], #-67
    b338:	00000042 	andeq	r0, r0, r2, asr #32
	...
    b344:	0200002a 	andeq	r0, r0, #42	; 0x2a
    b348:	431a0704 	tstmi	sl, #1048576	; 0x100000
    b34c:	01020000 	tsteq	r2, r0
    b350:	00058606 	andeq	r8, r5, r6, lsl #12
    b354:	08010200 	stmdaeq	r1, {r9}
    b358:	00000584 	andeq	r0, r0, r4, lsl #11
    b35c:	94050202 	strls	r0, [r5], #-514
    b360:	02000004 	andeq	r0, r0, #4	; 0x4
    b364:	064d0702 	strbeq	r0, [sp], -r2, lsl #14
    b368:	04030000 	streq	r0, [r3]
    b36c:	746e6905 	strbtvc	r6, [lr], #-2309
    b370:	05080200 	streq	r0, [r8, #-512]
    b374:	00004296 	muleq	r0, r6, r2
    b378:	10070802 	andne	r0, r7, r2, lsl #16
    b37c:	04000043 	streq	r0, [r0], #-67
    b380:	00004572 	andeq	r4, r0, r2, ror r5
    b384:	00480702 	subeq	r0, r8, r2, lsl #14
    b388:	04020000 	streq	r0, [r2]
    b38c:	00429b05 	subeq	r9, r2, r5, lsl #22
    b390:	46210400 	strtmi	r0, [r1], -r0, lsl #8
    b394:	2c030000 	stccs	0, cr0, [r3], {0}
    b398:	00000068 	andeq	r0, r0, r8, rrx
    b39c:	00451a05 	subeq	r1, r5, r5, lsl #20
    b3a0:	01630400 	cmneq	r3, r0, lsl #8
    b3a4:	00000025 	andeq	r0, r0, r5, lsr #32
    b3a8:	47030406 	strmi	r0, [r3, -r6, lsl #8]
    b3ac:	000000a5 	andeq	r0, r0, r5, lsr #1
    b3b0:	00451407 	subeq	r1, r5, r7, lsl #8
    b3b4:	7a480300 	bvc	120bfbc <__Stack_Size+0x120bbbc>
    b3b8:	07000000 	streq	r0, [r0, -r0]
    b3bc:	000044c6 	andeq	r4, r0, r6, asr #9
    b3c0:	00a54903 	adceq	r4, r5, r3, lsl #18
    b3c4:	08000000 	stmdaeq	r0, {}
    b3c8:	00000033 	andeq	r0, r0, r3, lsr r0
    b3cc:	000000b5 	strheq	r0, [r0], -r5
    b3d0:	0000b509 	andeq	fp, r0, r9, lsl #10
    b3d4:	0a000300 	beq	bfdc <__Stack_Size+0xbbdc>
    b3d8:	080b0704 	stmdaeq	fp, {r2, r8, r9, sl}
    b3dc:	00dd4403 	sbcseq	r4, sp, r3, lsl #8
    b3e0:	0b0c0000 	bleq	30b3e8 <__Stack_Size+0x30afe8>
    b3e4:	03000046 	movweq	r0, #70	; 0x46
    b3e8:	00004845 	andeq	r4, r0, r5, asr #16
    b3ec:	00230200 	eoreq	r0, r3, r0, lsl #4
    b3f0:	0046130c 	subeq	r1, r6, ip, lsl #6
    b3f4:	864a0300 	strbhi	r0, [sl], -r0, lsl #6
    b3f8:	02000000 	andeq	r0, r0, #0	; 0x0
    b3fc:	04000423 	streq	r0, [r0], #-1059
    b400:	000045a7 	andeq	r4, r0, r7, lsr #11
    b404:	00b84b03 	adcseq	r4, r8, r3, lsl #22
    b408:	98040000 	stmdals	r4, {}
    b40c:	03000044 	movweq	r0, #68	; 0x44
    b410:	00005d4f 	andeq	r5, r0, pc, asr #26
    b414:	04040d00 	streq	r0, [r4], #-3328
    b418:	00004654 	andeq	r4, r0, r4, asr r6
    b41c:	01001505 	tsteq	r0, r5, lsl #10
    b420:	04020000 	streq	r0, [r2]
    b424:	00431507 	subeq	r1, r3, r7, lsl #10
    b428:	44a90e00 	strtmi	r0, [r9], #3584
    b42c:	05180000 	ldreq	r0, [r8]
    b430:	0001662d 	andeq	r6, r1, sp, lsr #12
    b434:	45bf0c00 	ldrmi	r0, [pc, #3072]!	; c03c <__Stack_Size+0xbc3c>
    b438:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    b43c:	00000166 	andeq	r0, r0, r6, ror #2
    b440:	0f002302 	svceq	0x00002302
    b444:	05006b5f 	streq	r6, [r0, #-2911]
    b448:	0000482f 	andeq	r4, r0, pc, lsr #16
    b44c:	04230200 	strteq	r0, [r3], #-512
    b450:	0045f60c 	subeq	pc, r5, ip, lsl #12
    b454:	482f0500 	stmdami	pc!, {r8, sl}
    b458:	02000000 	andeq	r0, r0, #0	; 0x0
    b45c:	920c0823 	andls	r0, ip, #2293760	; 0x230000
    b460:	05000044 	streq	r0, [r0, #-68]
    b464:	0000482f 	andeq	r4, r0, pc, lsr #16
    b468:	0c230200 	sfmeq	f0, 4, [r3]
    b46c:	0046a00c 	subeq	sl, r6, ip
    b470:	482f0500 	stmdami	pc!, {r8, sl}
    b474:	02000000 	andeq	r0, r0, #0	; 0x0
    b478:	5f0f1023 	svcpl	0x000f1023
    b47c:	30050078 	andcc	r0, r5, r8, ror r0
    b480:	0000016c 	andeq	r0, r0, ip, ror #2
    b484:	00142302 	andseq	r2, r4, r2, lsl #6
    b488:	01070410 	tsteq	r7, r0, lsl r4
    b48c:	f5080000 	undefined instruction 0xf5080000
    b490:	7c000000 	stcvc	0, cr0, [r0], {0}
    b494:	09000001 	stmdbeq	r0, {r0}
    b498:	000000b5 	strheq	r0, [r0], -r5
    b49c:	c10e0000 	tstgt	lr, r0
    b4a0:	24000044 	strcs	r0, [r0], #-68
    b4a4:	02073505 	andeq	r3, r7, #20971520	; 0x1400000
    b4a8:	f50c0000 	undefined instruction 0xf50c0000
    b4ac:	05000043 	streq	r0, [r0, #-67]
    b4b0:	00004836 	andeq	r4, r0, r6, lsr r8
    b4b4:	00230200 	eoreq	r0, r3, r0, lsl #4
    b4b8:	0046300c 	subeq	r3, r6, ip
    b4bc:	48370500 	ldmdami	r7!, {r8, sl}
    b4c0:	02000000 	andeq	r0, r0, #0	; 0x0
    b4c4:	0a0c0423 	beq	30c558 <__Stack_Size+0x30c158>
    b4c8:	05000044 	streq	r0, [r0, #-68]
    b4cc:	00004838 	andeq	r4, r0, r8, lsr r8
    b4d0:	08230200 	stmdaeq	r3!, {r9}
    b4d4:	0047120c 	subeq	r1, r7, ip, lsl #4
    b4d8:	48390500 	ldmdami	r9!, {r8, sl}
    b4dc:	02000000 	andeq	r0, r0, #0	; 0x0
    b4e0:	450c0c23 	strmi	r0, [ip, #-3107]
    b4e4:	05000045 	streq	r0, [r0, #-69]
    b4e8:	0000483a 	andeq	r4, r0, sl, lsr r8
    b4ec:	10230200 	eorne	r0, r3, r0, lsl #4
    b4f0:	0045340c 	subeq	r3, r5, ip, lsl #8
    b4f4:	483b0500 	ldmdami	fp!, {r8, sl}
    b4f8:	02000000 	andeq	r0, r0, #0	; 0x0
    b4fc:	a50c1423 	strge	r1, [ip, #-1059]
    b500:	05000046 	streq	r0, [r0, #-70]
    b504:	0000483c 	andeq	r4, r0, ip, lsr r8
    b508:	18230200 	stmdane	r3!, {r9}
    b50c:	0045890c 	subeq	r8, r5, ip, lsl #18
    b510:	483d0500 	ldmdami	sp!, {r8, sl}
    b514:	02000000 	andeq	r0, r0, #0	; 0x0
    b518:	e00c1c23 	and	r1, ip, r3, lsr #24
    b51c:	05000046 	streq	r0, [r0, #-70]
    b520:	0000483e 	andeq	r4, r0, lr, lsr r8
    b524:	20230200 	eorcs	r0, r3, r0, lsl #4
    b528:	44191100 	ldrmi	r1, [r9], #-256
    b52c:	01080000 	tsteq	r8, r0
    b530:	02504705 	subseq	r4, r0, #1310720	; 0x140000
    b534:	850c0000 	strhi	r0, [ip]
    b538:	05000044 	streq	r0, [r0, #-68]
    b53c:	00025048 	andeq	r5, r2, r8, asr #32
    b540:	00230200 	eoreq	r0, r3, r0, lsl #4
    b544:	0043570c 	subeq	r5, r3, ip, lsl #14
    b548:	50490500 	subpl	r0, r9, r0, lsl #10
    b54c:	03000002 	movweq	r0, #2	; 0x2
    b550:	0c018023 	stceq	0, cr8, [r1], {35}
    b554:	00004646 	andeq	r4, r0, r6, asr #12
    b558:	00f54b05 	rscseq	r4, r5, r5, lsl #22
    b55c:	23030000 	movwcs	r0, #12288	; 0x3000
    b560:	3e0c0280 	cdpcc	2, 0, cr0, cr12, cr0, {4}
    b564:	05000044 	streq	r0, [r0, #-68]
    b568:	0000f54e 	andeq	pc, r0, lr, asr #10
    b56c:	84230300 	strthi	r0, [r3], #-768
    b570:	f3080002 	vhadd.u8	d0, d8, d2
    b574:	60000000 	andvs	r0, r0, r0
    b578:	09000002 	stmdbeq	r0, {r1}
    b57c:	000000b5 	strheq	r0, [r0], -r5
    b580:	4f11001f 	svcmi	0x0011001f
    b584:	90000043 	andls	r0, r0, r3, asr #32
    b588:	a7590501 	ldrbge	r0, [r9, -r1, lsl #10]
    b58c:	0c000002 	stceq	0, cr0, [r0], {2}
    b590:	000045bf 	strheq	r4, [r0], -pc
    b594:	02a75a05 	adceq	r5, r7, #20480	; 0x5000
    b598:	23020000 	movwcs	r0, #8192	; 0x2000
    b59c:	45d70c00 	ldrbmi	r0, [r7, #3072]
    b5a0:	5b050000 	blpl	14b5a8 <__Stack_Size+0x14b1a8>
    b5a4:	00000048 	andeq	r0, r0, r8, asr #32
    b5a8:	0c042302 	stceq	3, cr2, [r4], {2}
    b5ac:	0000448d 	andeq	r4, r0, sp, lsl #9
    b5b0:	02ad5d05 	adceq	r5, sp, #320	; 0x140
    b5b4:	23020000 	movwcs	r0, #8192	; 0x2000
    b5b8:	44190c08 	ldrmi	r0, [r9], #-3080
    b5bc:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
    b5c0:	00000207 	andeq	r0, r0, r7, lsl #4
    b5c4:	01882303 	orreq	r2, r8, r3, lsl #6
    b5c8:	60041000 	andvs	r1, r4, r0
    b5cc:	08000002 	stmdaeq	r0, {r1}
    b5d0:	000002bf 	strheq	r0, [r0], -pc
    b5d4:	000002bd 	strheq	r0, [r0], -sp
    b5d8:	0000b509 	andeq	fp, r0, r9, lsl #10
    b5dc:	12001f00 	andne	r1, r0, #0	; 0x0
    b5e0:	bd041001 	stclt	0, cr1, [r4, #-4]
    b5e4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    b5e8:	00004593 	muleq	r0, r3, r5
    b5ec:	ee690508 	cdp	5, 6, cr0, cr9, cr8, {0}
    b5f0:	0c000002 	stceq	0, cr0, [r0], {2}
    b5f4:	00004404 	andeq	r4, r0, r4, lsl #8
    b5f8:	02ee6a05 	rsceq	r6, lr, #20480	; 0x5000
    b5fc:	23020000 	movwcs	r0, #8192	; 0x2000
    b600:	43960c00 	orrsmi	r0, r6, #0	; 0x0
    b604:	6b050000 	blvs	14b60c <__Stack_Size+0x14b20c>
    b608:	00000048 	andeq	r0, r0, r8, asr #32
    b60c:	00042302 	andeq	r2, r4, r2, lsl #6
    b610:	00330410 	eorseq	r0, r3, r0, lsl r4
    b614:	b20e0000 	andlt	r0, lr, #0	; 0x0
    b618:	5c000045 	stcpl	0, cr0, [r0], {69}
    b61c:	0432a905 	ldrteq	sl, [r2], #-2309
    b620:	5f0f0000 	svcpl	0x000f0000
    b624:	aa050070 	bge	14b7ec <__Stack_Size+0x14b3ec>
    b628:	000002ee 	andeq	r0, r0, lr, ror #5
    b62c:	0f002302 	svceq	0x00002302
    b630:	0500725f 	streq	r7, [r0, #-607]
    b634:	000048ab 	andeq	r4, r0, fp, lsr #17
    b638:	04230200 	strteq	r0, [r3], #-512
    b63c:	00775f0f 	rsbseq	r5, r7, pc, lsl #30
    b640:	0048ac05 	subeq	sl, r8, r5, lsl #24
    b644:	23020000 	movwcs	r0, #8192	; 0x2000
    b648:	44370c08 	ldrtmi	r0, [r7], #-3080
    b64c:	ad050000 	stcge	0, cr0, [r5]
    b650:	0000003a 	andeq	r0, r0, sl, lsr r0
    b654:	0c0c2302 	stceq	3, cr2, [ip], {2}
    b658:	000044dd 	ldrdeq	r4, [r0], -sp
    b65c:	003aae05 	eorseq	sl, sl, r5, lsl #28
    b660:	23020000 	movwcs	r0, #8192	; 0x2000
    b664:	625f0f0e 	subsvs	r0, pc, #56	; 0x38
    b668:	af050066 	svcge	0x00050066
    b66c:	000002c5 	andeq	r0, r0, r5, asr #5
    b670:	0c102302 	ldceq	3, cr2, [r0], {2}
    b674:	000043cf 	andeq	r4, r0, pc, asr #7
    b678:	0048b005 	subeq	fp, r8, r5
    b67c:	23020000 	movwcs	r0, #8192	; 0x2000
    b680:	44270c18 	strtmi	r0, [r7], #-3096
    b684:	b7050000 	strlt	r0, [r5, -r0]
    b688:	000000f3 	strdeq	r0, [r0], -r3
    b68c:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    b690:	000044b1 	strheq	r4, [r0], -r1
    b694:	05c1b905 	strbeq	fp, [r1, #2309]
    b698:	23020000 	movwcs	r0, #8192	; 0x2000
    b69c:	452d0c20 	strmi	r0, [sp, #-3104]!
    b6a0:	bb050000 	bllt	14b6a8 <__Stack_Size+0x14b2a8>
    b6a4:	000005f1 	strdeq	r0, [r0], -r1
    b6a8:	0c242302 	stceq	3, cr2, [r4], #-8
    b6ac:	0000461b 	andeq	r4, r0, fp, lsl r6
    b6b0:	0616bd05 	ldreq	fp, [r6], -r5, lsl #26
    b6b4:	23020000 	movwcs	r0, #8192	; 0x2000
    b6b8:	0a5c0c28 	beq	170e760 <__Stack_Size+0x170e360>
    b6bc:	be050000 	cdplt	0, 0, cr0, cr5, cr0, {0}
    b6c0:	00000631 	andeq	r0, r0, r1, lsr r6
    b6c4:	0f2c2302 	svceq	0x002c2302
    b6c8:	0062755f 	rsbeq	r7, r2, pc, asr r5
    b6cc:	02c5c105 	sbceq	ip, r5, #1073741825	; 0x40000001
    b6d0:	23020000 	movwcs	r0, #8192	; 0x2000
    b6d4:	755f0f30 	ldrbvc	r0, [pc, #-3888]	; a7ac <__Stack_Size+0xa3ac>
    b6d8:	c2050070 	andgt	r0, r5, #112	; 0x70
    b6dc:	000002ee 	andeq	r0, r0, lr, ror #5
    b6e0:	0f382302 	svceq	0x00382302
    b6e4:	0072755f 	rsbseq	r7, r2, pc, asr r5
    b6e8:	0048c305 	subeq	ip, r8, r5, lsl #6
    b6ec:	23020000 	movwcs	r0, #8192	; 0x2000
    b6f0:	43fe0c3c 	mvnsmi	r0, #15360	; 0x3c00
    b6f4:	c6050000 	strgt	r0, [r5], -r0
    b6f8:	00000637 	andeq	r0, r0, r7, lsr r6
    b6fc:	0c402302 	mcrreq	3, 0, r2, r0, cr2
    b700:	000046d2 	ldrdeq	r4, [r0], -r2
    b704:	0647c705 	strbeq	ip, [r7], -r5, lsl #14
    b708:	23020000 	movwcs	r0, #8192	; 0x2000
    b70c:	6c5f0f43 	mrrcvs	15, 4, r0, pc, cr3
    b710:	ca050062 	bgt	14b8a0 <__Stack_Size+0x14b4a0>
    b714:	000002c5 	andeq	r0, r0, r5, asr #5
    b718:	0c442302 	mcrreq	3, 0, r2, r4, cr2
    b71c:	0000444d 	andeq	r4, r0, sp, asr #8
    b720:	0048cd05 	subeq	ip, r8, r5, lsl #26
    b724:	23020000 	movwcs	r0, #8192	; 0x2000
    b728:	445e0c4c 	ldrbmi	r0, [lr], #-3148
    b72c:	ce050000 	cdpgt	0, 0, cr0, cr5, cr0, {0}
    b730:	00000048 	andeq	r0, r0, r8, asr #32
    b734:	0c502302 	mrrceq	3, 0, r2, r0, cr2
    b738:	00004722 	andeq	r4, r0, r2, lsr #14
    b73c:	0451d105 	ldrbeq	sp, [r1], #-261
    b740:	23020000 	movwcs	r0, #8192	; 0x2000
    b744:	45210c54 	strmi	r0, [r1, #-3156]!
    b748:	d5050000 	strle	r0, [r5]
    b74c:	000000e8 	andeq	r0, r0, r8, ror #1
    b750:	00582302 	subseq	r2, r8, r2, lsl #6
    b754:	00480113 	subeq	r0, r8, r3, lsl r1
    b758:	04510000 	ldrbeq	r0, [r1]
    b75c:	51140000 	tstpl	r4, r0
    b760:	14000004 	strne	r0, [r0], #-4
    b764:	000000f3 	strdeq	r0, [r0], -r3
    b768:	0005b414 	andeq	fp, r5, r4, lsl r4
    b76c:	00481400 	subeq	r1, r8, r0, lsl #8
    b770:	10000000 	andne	r0, r0, r0
    b774:	00045704 	andeq	r5, r4, r4, lsl #14
    b778:	45fe1100 	ldrbmi	r1, [lr, #256]!
    b77c:	04000000 	streq	r0, [r0]
    b780:	05b42505 	ldreq	r2, [r4, #1285]!
    b784:	29150000 	ldmdbcs	r5, {}
    b788:	05000046 	streq	r0, [r0, #-70]
    b78c:	00480241 	subeq	r0, r8, r1, asr #4
    b790:	23020000 	movwcs	r0, #8192	; 0x2000
    b794:	44461500 	strbmi	r1, [r6], #-1280
    b798:	46050000 	strmi	r0, [r5], -r0
    b79c:	0006a402 	andeq	sl, r6, r2, lsl #8
    b7a0:	04230200 	strteq	r0, [r3], #-512
    b7a4:	0044cd15 	subeq	ip, r4, r5, lsl sp
    b7a8:	02460500 	subeq	r0, r6, #0	; 0x0
    b7ac:	000006a4 	andeq	r0, r0, r4, lsr #13
    b7b0:	15082302 	strne	r2, [r8, #-770]
    b7b4:	000044a1 	andeq	r4, r0, r1, lsr #9
    b7b8:	a4024605 	strge	r4, [r2], #-1541
    b7bc:	02000006 	andeq	r0, r0, #6	; 0x6
    b7c0:	d2150c23 	andsle	r0, r5, #8960	; 0x2300
    b7c4:	05000045 	streq	r0, [r0, #-69]
    b7c8:	00480248 	subeq	r0, r8, r8, asr #4
    b7cc:	23020000 	movwcs	r0, #8192	; 0x2000
    b7d0:	43a41510 	undefined instruction 0x43a41510
    b7d4:	49050000 	stmdbmi	r5, {}
    b7d8:	0008af02 	andeq	sl, r8, r2, lsl #30
    b7dc:	14230200 	strtne	r0, [r3], #-512
    b7e0:	00467c15 	subeq	r7, r6, r5, lsl ip
    b7e4:	024b0500 	subeq	r0, fp, #0	; 0x0
    b7e8:	00000048 	andeq	r0, r0, r8, asr #32
    b7ec:	15302302 	ldrne	r2, [r0, #-770]!
    b7f0:	000045dc 	ldrdeq	r4, [r0], -ip
    b7f4:	e6024c05 	str	r4, [r2], -r5, lsl #24
    b7f8:	02000005 	andeq	r0, r0, #5	; 0x5
    b7fc:	4e153423 	cfmuldmi	mvd3, mvd5, mvd3
    b800:	05000045 	streq	r0, [r0, #-69]
    b804:	0048024e 	subeq	r0, r8, lr, asr #4
    b808:	23020000 	movwcs	r0, #8192	; 0x2000
    b80c:	45ec1538 	strbmi	r1, [ip, #1336]!
    b810:	50050000 	andpl	r0, r5, r0
    b814:	0008cb02 	andeq	ip, r8, r2, lsl #22
    b818:	3c230200 	sfmcc	f0, 4, [r3]
    b81c:	00450c15 	subeq	r0, r5, r5, lsl ip
    b820:	02530500 	subseq	r0, r3, #0	; 0x0
    b824:	00000166 	andeq	r0, r0, r6, ror #2
    b828:	15402302 	strbne	r2, [r0, #-770]
    b82c:	000044b7 	strheq	r4, [r0], -r7
    b830:	48025405 	stmdami	r2, {r0, r2, sl, ip, lr}
    b834:	02000000 	andeq	r0, r0, #0	; 0x0
    b838:	0d154423 	cfldrseq	mvf4, [r5, #-140]
    b83c:	05000047 	streq	r0, [r0, #-71]
    b840:	01660255 	cmneq	r6, r5, asr r2
    b844:	23020000 	movwcs	r0, #8192	; 0x2000
    b848:	45681548 	strbmi	r1, [r8, #-1352]!
    b84c:	56050000 	strpl	r0, [r5], -r0
    b850:	0008d102 	andeq	sp, r8, r2, lsl #2
    b854:	4c230200 	sfmmi	f0, 4, [r3]
    b858:	0044d515 	subeq	sp, r4, r5, lsl r5
    b85c:	02590500 	subseq	r0, r9, #0	; 0x0
    b860:	00000048 	andeq	r0, r0, r8, asr #32
    b864:	15502302 	ldrbne	r2, [r0, #-770]
    b868:	00004456 	andeq	r4, r0, r6, asr r4
    b86c:	b4025a05 	strlt	r5, [r2], #-2565
    b870:	02000005 	andeq	r0, r0, #5	; 0x5
    b874:	84155423 	ldrhi	r5, [r5], #-1059
    b878:	05000045 	streq	r0, [r0, #-69]
    b87c:	088d027c 	stmeq	sp, {r2, r3, r4, r5, r6, r9}
    b880:	23020000 	movwcs	r0, #8192	; 0x2000
    b884:	434f1558 	movtmi	r1, #62808	; 0xf558
    b888:	7f050000 	svcvc	0x00050000
    b88c:	0002a702 	andeq	sl, r2, r2, lsl #14
    b890:	c8230300 	stmdagt	r3!, {r8, r9}
    b894:	44ea1502 	strbtmi	r1, [sl], #1282
    b898:	80050000 	andhi	r0, r5, r0
    b89c:	00026002 	andeq	r6, r2, r2
    b8a0:	cc230300 	stcgt	3, cr0, [r3]
    b8a4:	46c81502 	strbmi	r1, [r8], r2, lsl #10
    b8a8:	83050000 	movwhi	r0, #20480	; 0x5000
    b8ac:	0008e302 	andeq	lr, r8, r2, lsl #6
    b8b0:	dc230300 	stcle	3, cr0, [r3]
    b8b4:	442f1505 	strtmi	r1, [pc], #1285	; b8bc <__Stack_Size+0xb4bc>
    b8b8:	88050000 	stmdahi	r5, {}
    b8bc:	00066302 	andeq	r6, r6, r2, lsl #6
    b8c0:	e0230300 	eor	r0, r3, r0, lsl #6
    b8c4:	44141505 	ldrmi	r1, [r4], #-1285
    b8c8:	89050000 	stmdbhi	r5, {}
    b8cc:	0008ef02 	andeq	lr, r8, r2, lsl #30
    b8d0:	ec230300 	stc	3, cr0, [r3]
    b8d4:	04100005 	ldreq	r0, [r0], #-5
    b8d8:	000005ba 	strheq	r0, [r0], -sl
    b8dc:	8d080102 	stfhis	f0, [r8, #-8]
    b8e0:	10000005 	andne	r0, r0, r5
    b8e4:	00043204 	andeq	r3, r4, r4, lsl #4
    b8e8:	48011300 	stmdami	r1, {r8, r9, ip}
    b8ec:	e6000000 	str	r0, [r0], -r0
    b8f0:	14000005 	strne	r0, [r0], #-5
    b8f4:	00000451 	andeq	r0, r0, r1, asr r4
    b8f8:	0000f314 	andeq	pc, r0, r4, lsl r3
    b8fc:	05e61400 	strbeq	r1, [r6, #1024]!
    b900:	48140000 	ldmdami	r4, {}
    b904:	00000000 	andeq	r0, r0, r0
    b908:	05ec0410 	strbeq	r0, [ip, #1040]!
    b90c:	ba160000 	blt	58b914 <__Stack_Size+0x58b514>
    b910:	10000005 	andne	r0, r0, r5
    b914:	0005c704 	andeq	ip, r5, r4, lsl #14
    b918:	6f011300 	svcvs	0x00011300
    b91c:	16000000 	strne	r0, [r0], -r0
    b920:	14000006 	strne	r0, [r0], #-6
    b924:	00000451 	andeq	r0, r0, r1, asr r4
    b928:	0000f314 	andeq	pc, r0, r4, lsl r3
    b92c:	006f1400 	rsbeq	r1, pc, r0, lsl #8
    b930:	48140000 	ldmdami	r4, {}
    b934:	00000000 	andeq	r0, r0, r0
    b938:	05f70410 	ldrbeq	r0, [r7, #1040]!
    b93c:	01130000 	tsteq	r3, r0
    b940:	00000048 	andeq	r0, r0, r8, asr #32
    b944:	00000631 	andeq	r0, r0, r1, lsr r6
    b948:	00045114 	andeq	r5, r4, r4, lsl r1
    b94c:	00f31400 	rscseq	r1, r3, r0, lsl #8
    b950:	10000000 	andne	r0, r0, r0
    b954:	00061c04 	andeq	r1, r6, r4, lsl #24
    b958:	00330800 	eorseq	r0, r3, r0, lsl #16
    b95c:	06470000 	strbeq	r0, [r7], -r0
    b960:	b5090000 	strlt	r0, [r9]
    b964:	02000000 	andeq	r0, r0, #0	; 0x0
    b968:	00330800 	eorseq	r0, r3, r0, lsl #16
    b96c:	06570000 	ldrbeq	r0, [r7], -r0
    b970:	b5090000 	strlt	r0, [r9]
    b974:	00000000 	andeq	r0, r0, r0
    b978:	45a00500 	strmi	r0, [r0, #1280]!
    b97c:	0e050000 	cdpeq	0, 0, cr0, cr5, cr0, {0}
    b980:	0002f401 	andeq	pc, r2, r1, lsl #8
    b984:	46af1700 	strtmi	r1, [pc], r0, lsl #14
    b988:	050c0000 	streq	r0, [ip]
    b98c:	069e0113 	undefined
    b990:	bf150000 	svclt	0x00150000
    b994:	05000045 	streq	r0, [r0, #-69]
    b998:	069e0114 	undefined
    b99c:	23020000 	movwcs	r0, #8192	; 0x2000
    b9a0:	44e31500 	strbtmi	r1, [r3], #1280
    b9a4:	15050000 	strne	r0, [r5]
    b9a8:	00004801 	andeq	r4, r0, r1, lsl #16
    b9ac:	04230200 	strteq	r0, [r3], #-512
    b9b0:	00459a15 	subeq	r9, r5, r5, lsl sl
    b9b4:	01160500 	tsteq	r6, r0, lsl #10
    b9b8:	000006a4 	andeq	r0, r0, r4, lsr #13
    b9bc:	00082302 	andeq	r2, r8, r2, lsl #6
    b9c0:	06630410 	undefined
    b9c4:	04100000 	ldreq	r0, [r0]
    b9c8:	00000657 	andeq	r0, r0, r7, asr r6
    b9cc:	00439c17 	subeq	r9, r3, r7, lsl ip
    b9d0:	2e050e00 	cdpcs	14, 0, cr0, cr5, cr0, {0}
    b9d4:	0006e501 	andeq	lr, r6, r1, lsl #10
    b9d8:	46051500 	strmi	r1, [r5], -r0, lsl #10
    b9dc:	2f050000 	svccs	0x00050000
    b9e0:	0006e501 	andeq	lr, r6, r1, lsl #10
    b9e4:	00230200 	eoreq	r0, r3, r0, lsl #4
    b9e8:	00452715 	subeq	r2, r5, r5, lsl r7
    b9ec:	01300500 	teqeq	r0, r0, lsl #10
    b9f0:	000006e5 	andeq	r0, r0, r5, ror #13
    b9f4:	15062302 	strne	r2, [r6, #-770]
    b9f8:	0000464f 	andeq	r4, r0, pc, asr #12
    b9fc:	41013105 	tstmi	r1, r5, lsl #2
    ba00:	02000000 	andeq	r0, r0, #0	; 0x0
    ba04:	08000c23 	stmdaeq	r0, {r0, r1, r5, sl, fp}
    ba08:	00000041 	andeq	r0, r0, r1, asr #32
    ba0c:	000006f5 	strdeq	r0, [r0], -r5
    ba10:	0000b509 	andeq	fp, r0, r9, lsl #10
    ba14:	18000200 	stmdane	r0, {r9}
    ba18:	025f05d0 	subseq	r0, pc, #872415232	; 0x34000000
    ba1c:	00000815 	andeq	r0, r0, r5, lsl r8
    ba20:	00469315 	subeq	r9, r6, r5, lsl r3
    ba24:	02600500 	rsbeq	r0, r0, #0	; 0x0
    ba28:	00000025 	andeq	r0, r0, r5, lsr #32
    ba2c:	15002302 	strne	r2, [r0, #-770]
    ba30:	00004639 	andeq	r4, r0, r9, lsr r6
    ba34:	b4026105 	strlt	r6, [r2], #-261
    ba38:	02000005 	andeq	r0, r0, #5	; 0x5
    ba3c:	ff150423 	undefined instruction 0xff150423
    ba40:	05000044 	streq	r0, [r0, #-68]
    ba44:	08150262 	ldmdaeq	r5, {r1, r5, r6, r9}
    ba48:	23020000 	movwcs	r0, #8192	; 0x2000
    ba4c:	46eb1508 	strbtmi	r1, [fp], r8, lsl #10
    ba50:	63050000 	movwvs	r0, #20480	; 0x5000
    ba54:	00017c02 	andeq	r7, r1, r2, lsl #24
    ba58:	24230200 	strtcs	r0, [r3], #-512
    ba5c:	00455915 	subeq	r5, r5, r5, lsl r9
    ba60:	02640500 	rsbeq	r0, r4, #0	; 0x0
    ba64:	00000048 	andeq	r0, r0, r8, asr #32
    ba68:	15482302 	strbne	r2, [r8, #-770]
    ba6c:	000045ba 	strheq	r4, [r0], -sl
    ba70:	56026505 	strpl	r6, [r2], -r5, lsl #10
    ba74:	02000000 	andeq	r0, r0, #0	; 0x0
    ba78:	fa155023 	blx	55fb0c <__Stack_Size+0x55f70c>
    ba7c:	05000046 	streq	r0, [r0, #-70]
    ba80:	06aa0266 	strteq	r0, [sl], r6, ror #4
    ba84:	23020000 	movwcs	r0, #8192	; 0x2000
    ba88:	45c51558 	strbmi	r1, [r5, #1368]
    ba8c:	67050000 	strvs	r0, [r5, -r0]
    ba90:	0000dd02 	andeq	sp, r0, r2, lsl #26
    ba94:	68230200 	stmdavs	r3!, {r9}
    ba98:	0046ff15 	subeq	pc, r6, r5, lsl pc
    ba9c:	02680500 	rsbeq	r0, r8, #0	; 0x0
    baa0:	000000dd 	ldrdeq	r0, [r0], -sp
    baa4:	15702302 	ldrbne	r2, [r0, #-770]!
    baa8:	000043e7 	andeq	r4, r0, r7, ror #7
    baac:	dd026905 	stcle	9, cr6, [r2, #-20]
    bab0:	02000000 	andeq	r0, r0, #0	; 0x0
    bab4:	be157823 	cdplt	8, 1, cr7, cr5, cr3, {1}
    bab8:	05000046 	streq	r0, [r0, #-70]
    babc:	0825026a 	stmdaeq	r5!, {r1, r3, r5, r6, r9}
    bac0:	23030000 	movwcs	r0, #12288	; 0x3000
    bac4:	f3150180 	vrhadd.u16	d0, d21, d0
    bac8:	05000044 	streq	r0, [r0, #-68]
    bacc:	0835026b 	ldmdaeq	r5!, {r0, r1, r3, r5, r6, r9}
    bad0:	23030000 	movwcs	r0, #12288	; 0x3000
    bad4:	5c150188 	ldfpls	f0, [r5], {136}
    bad8:	05000046 	streq	r0, [r0, #-70]
    badc:	0048026c 	subeq	r0, r8, ip, ror #4
    bae0:	23030000 	movwcs	r0, #12288	; 0x3000
    bae4:	771501a0 	ldrvc	r0, [r5, -r0, lsr #3]
    bae8:	05000044 	streq	r0, [r0, #-68]
    baec:	00dd026d 	sbcseq	r0, sp, sp, ror #4
    baf0:	23030000 	movwcs	r0, #12288	; 0x3000
    baf4:	d81501a4 	ldmdale	r5, {r2, r5, r7, r8}
    baf8:	05000043 	streq	r0, [r0, #-67]
    bafc:	00dd026e 	sbcseq	r0, sp, lr, ror #4
    bb00:	23030000 	movwcs	r0, #12288	; 0x3000
    bb04:	661501ac 	ldrvs	r0, [r5], -ip, lsr #3
    bb08:	05000044 	streq	r0, [r0, #-68]
    bb0c:	00dd026f 	sbcseq	r0, sp, pc, ror #4
    bb10:	23030000 	movwcs	r0, #12288	; 0x3000
    bb14:	af1501b4 	svcge	0x001501b4
    bb18:	05000043 	streq	r0, [r0, #-67]
    bb1c:	00dd0270 	sbcseq	r0, sp, r0, ror r2
    bb20:	23030000 	movwcs	r0, #12288	; 0x3000
    bb24:	be1501bc 	mrclt	1, 0, r0, cr5, cr12, {5}
    bb28:	05000043 	streq	r0, [r0, #-67]
    bb2c:	00dd0271 	sbcseq	r0, sp, r1, ror r2
    bb30:	23030000 	movwcs	r0, #12288	; 0x3000
    bb34:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
    bb38:	000005ba 	strheq	r0, [r0], -sl
    bb3c:	00000825 	andeq	r0, r0, r5, lsr #16
    bb40:	0000b509 	andeq	fp, r0, r9, lsl #10
    bb44:	08001900 	stmdaeq	r0, {r8, fp, ip}
    bb48:	000005ba 	strheq	r0, [r0], -sl
    bb4c:	00000835 	andeq	r0, r0, r5, lsr r8
    bb50:	0000b509 	andeq	fp, r0, r9, lsl #10
    bb54:	08000700 	stmdaeq	r0, {r8, r9, sl}
    bb58:	000005ba 	strheq	r0, [r0], -sl
    bb5c:	00000845 	andeq	r0, r0, r5, asr #16
    bb60:	0000b509 	andeq	fp, r0, r9, lsl #10
    bb64:	18001700 	stmdane	r0, {r8, r9, sl, ip}
    bb68:	027705f0 	rsbseq	r0, r7, #1006632960	; 0x3c000000
    bb6c:	0000086d 	andeq	r0, r0, sp, ror #16
    bb70:	00453e15 	subeq	r3, r5, r5, lsl lr
    bb74:	02790500 	rsbseq	r0, r9, #0	; 0x0
    bb78:	0000086d 	andeq	r0, r0, sp, ror #16
    bb7c:	15002302 	strne	r2, [r0, #-770]
    bb80:	000046b5 	strheq	r4, [r0], -r5
    bb84:	7d027a05 	fstsvc	s14, [r2, #-20]
    bb88:	02000008 	andeq	r0, r0, #8	; 0x8
    bb8c:	08007823 	stmdaeq	r0, {r0, r1, r5, fp, ip, sp, lr}
    bb90:	000002ee 	andeq	r0, r0, lr, ror #5
    bb94:	0000087d 	andeq	r0, r0, sp, ror r8
    bb98:	0000b509 	andeq	fp, r0, r9, lsl #10
    bb9c:	08001d00 	stmdaeq	r0, {r8, sl, fp, ip}
    bba0:	00000025 	andeq	r0, r0, r5, lsr #32
    bba4:	0000088d 	andeq	r0, r0, sp, lsl #17
    bba8:	0000b509 	andeq	fp, r0, r9, lsl #10
    bbac:	19001d00 	stmdbne	r0, {r8, sl, fp, ip}
    bbb0:	025d05f0 	subseq	r0, sp, #1006632960	; 0x3c000000
    bbb4:	000008af 	andeq	r0, r0, pc, lsr #17
    bbb8:	0045fe1a 	subeq	pc, r5, sl, lsl lr
    bbbc:	02720500 	rsbseq	r0, r2, #0	; 0x0
    bbc0:	000006f5 	strdeq	r0, [r0], -r5
    bbc4:	0046d81a 	subeq	sp, r6, sl, lsl r8
    bbc8:	027b0500 	rsbseq	r0, fp, #0	; 0x0
    bbcc:	00000845 	andeq	r0, r0, r5, asr #16
    bbd0:	05ba0800 	ldreq	r0, [sl, #2048]!
    bbd4:	08bf0000 	ldmeq	pc!, {}
    bbd8:	b5090000 	strlt	r0, [r9]
    bbdc:	18000000 	stmdane	r0, {}
    bbe0:	cb011b00 	blgt	527e8 <__Stack_Size+0x523e8>
    bbe4:	14000008 	strne	r0, [r0], #-8
    bbe8:	00000451 	andeq	r0, r0, r1, asr r4
    bbec:	bf041000 	svclt	0x00041000
    bbf0:	10000008 	andne	r0, r0, r8
    bbf4:	00016604 	andeq	r6, r1, r4, lsl #12
    bbf8:	e3011b00 	movw	r1, #6912	; 0x1b00
    bbfc:	14000008 	strne	r0, [r0], #-8
    bc00:	00000048 	andeq	r0, r0, r8, asr #32
    bc04:	e9041000 	stmdb	r4, {ip}
    bc08:	10000008 	andne	r0, r0, r8
    bc0c:	0008d704 	andeq	sp, r8, r4, lsl #14
    bc10:	06570800 	ldrbeq	r0, [r7], -r0, lsl #16
    bc14:	08ff0000 	ldmeq	pc!, {}^
    bc18:	b5090000 	strlt	r0, [r9]
    bc1c:	02000000 	andeq	r0, r0, #0	; 0x0
    bc20:	37011c00 	strcc	r1, [r1, -r0, lsl #24]
    bc24:	01000043 	tsteq	r0, r3, asr #32
    bc28:	0000013c 	andeq	r0, r0, ip, lsr r1
    bc2c:	00000000 	andeq	r0, r0, r0
    bc30:	5d010000 	stcpl	0, cr0, [r1]
    bc34:	00000926 	andeq	r0, r0, r6, lsr #18
    bc38:	00468e1d 	subeq	r8, r6, sp, lsl lr
    bc3c:	483a0100 	ldmdami	sl!, {r8}
    bc40:	7d000000 	stcvc	0, cr0, [r0]
    bc44:	00000040 	andeq	r0, r0, r0, asr #32
    bc48:	0046691e 	subeq	r6, r6, lr, lsl r9
    bc4c:	03280500 	teqeq	r8, #0	; 0x0
    bc50:	00000934 	andeq	r0, r0, r4, lsr r9
    bc54:	51160101 	tstpl	r6, r1, lsl #2
    bc58:	00000004 	andeq	r0, r0, r4
    bc5c:	00000936 	.word	0x00000936
    bc60:	29910002 	.word	0x29910002
    bc64:	01040000 	.word	0x01040000
    bc68:	00000430 	.word	0x00000430
    bc6c:	00472801 	.word	0x00472801
    bc70:	00475c00 	.word	0x00475c00
	...
    bc7c:	002aef00 	.word	0x002aef00
    bc80:	06010200 	.word	0x06010200
    bc84:	00000586 	.word	0x00000586
    bc88:	84080102 	.word	0x84080102
    bc8c:	02000005 	.word	0x02000005
    bc90:	04940502 	.word	0x04940502
    bc94:	02020000 	.word	0x02020000
    bc98:	00064d07 	.word	0x00064d07
    bc9c:	05040300 	.word	0x05040300
    bca0:	00746e69 	.word	0x00746e69
    bca4:	1a070402 	.word	0x1a070402
    bca8:	02000043 	.word	0x02000043
    bcac:	42960508 	.word	0x42960508
    bcb0:	08020000 	.word	0x08020000
    bcb4:	00431007 	.word	0x00431007
    bcb8:	45720400 	.word	0x45720400
    bcbc:	07010000 	.word	0x07010000
    bcc0:	00000041 	.word	0x00000041
    bcc4:	9b050402 	.word	0x9b050402
    bcc8:	04000042 	.word	0x04000042
    bccc:	00004621 	.word	0x00004621
    bcd0:	00682c02 	.word	0x00682c02
    bcd4:	1a050000 	.word	0x1a050000
    bcd8:	03000045 	.word	0x03000045
    bcdc:	00480163 	.word	0x00480163
    bce0:	04060000 	.word	0x04060000
    bce4:	00a54702 	.word	0x00a54702
    bce8:	14070000 	.word	0x14070000
    bcec:	02000045 	.word	0x02000045
    bcf0:	00007a48 	.word	0x00007a48
    bcf4:	44c60700 	.word	0x44c60700
    bcf8:	49020000 	.word	0x49020000
    bcfc:	000000a5 	.word	0x000000a5
    bd00:	002c0800 	.word	0x002c0800
    bd04:	00b50000 	.word	0x00b50000
    bd08:	b5090000 	.word	0xb5090000
    bd0c:	03000000 	.word	0x03000000
    bd10:	07040a00 	.word	0x07040a00
    bd14:	4402080b 	.word	0x4402080b
    bd18:	000000dd 	.word	0x000000dd
    bd1c:	00460b0c 	.word	0x00460b0c
    bd20:	41450200 	.word	0x41450200
    bd24:	02000000 	.word	0x02000000
    bd28:	130c0023 	.word	0x130c0023
    bd2c:	02000046 	.word	0x02000046
    bd30:	0000864a 	.word	0x0000864a
    bd34:	04230200 	.word	0x04230200
    bd38:	45a70400 	.word	0x45a70400
    bd3c:	4b020000 	.word	0x4b020000
    bd40:	000000b8 	.word	0x000000b8
    bd44:	00449804 	.word	0x00449804
    bd48:	5d4f0200 	.word	0x5d4f0200
    bd4c:	0d000000 	.word	0x0d000000
    bd50:	46540404 	.word	0x46540404
    bd54:	15040000 	.word	0x15040000
    bd58:	00000100 	.word	0x00000100
    bd5c:	15070402 	.word	0x15070402
    bd60:	0e000043 	.word	0x0e000043
    bd64:	000044a9 	.word	0x000044a9
    bd68:	662d0418 	.word	0x662d0418
    bd6c:	0c000001 	.word	0x0c000001
    bd70:	000045bf 	.word	0x000045bf
    bd74:	01662e04 	.word	0x01662e04
    bd78:	23020000 	.word	0x23020000
    bd7c:	6b5f0f00 	.word	0x6b5f0f00
    bd80:	412f0400 	.word	0x412f0400
    bd84:	02000000 	.word	0x02000000
    bd88:	f60c0423 	.word	0xf60c0423
    bd8c:	04000045 	.word	0x04000045
    bd90:	0000412f 	.word	0x0000412f
    bd94:	08230200 	.word	0x08230200
    bd98:	0044920c 	.word	0x0044920c
    bd9c:	412f0400 	.word	0x412f0400
    bda0:	02000000 	.word	0x02000000
    bda4:	a00c0c23 	.word	0xa00c0c23
    bda8:	04000046 	.word	0x04000046
    bdac:	0000412f 	.word	0x0000412f
    bdb0:	10230200 	.word	0x10230200
    bdb4:	00785f0f 	.word	0x00785f0f
    bdb8:	016c3004 	.word	0x016c3004
    bdbc:	23020000 	.word	0x23020000
    bdc0:	04100014 	.word	0x04100014
    bdc4:	00000107 	.word	0x00000107
    bdc8:	0000f508 	.word	0x0000f508
    bdcc:	00017c00 	.word	0x00017c00
    bdd0:	00b50900 	.word	0x00b50900
    bdd4:	00000000 	.word	0x00000000
    bdd8:	0044c10e 	.word	0x0044c10e
    bddc:	35042400 	.word	0x35042400
    bde0:	00000207 	.word	0x00000207
    bde4:	0043f50c 	.word	0x0043f50c
    bde8:	41360400 	.word	0x41360400
    bdec:	02000000 	.word	0x02000000
    bdf0:	300c0023 	.word	0x300c0023
    bdf4:	04000046 	.word	0x04000046
    bdf8:	00004137 	.word	0x00004137
    bdfc:	04230200 	.word	0x04230200
    be00:	00440a0c 	.word	0x00440a0c
    be04:	41380400 	.word	0x41380400
    be08:	02000000 	.word	0x02000000
    be0c:	120c0823 	.word	0x120c0823
    be10:	04000047 	.word	0x04000047
    be14:	00004139 	.word	0x00004139
    be18:	0c230200 	.word	0x0c230200
    be1c:	0045450c 	.word	0x0045450c
    be20:	413a0400 	.word	0x413a0400
    be24:	02000000 	.word	0x02000000
    be28:	340c1023 	.word	0x340c1023
    be2c:	04000045 	.word	0x04000045
    be30:	0000413b 	.word	0x0000413b
    be34:	14230200 	.word	0x14230200
    be38:	0046a50c 	.word	0x0046a50c
    be3c:	413c0400 	.word	0x413c0400
    be40:	02000000 	.word	0x02000000
    be44:	890c1823 	.word	0x890c1823
    be48:	04000045 	.word	0x04000045
    be4c:	0000413d 	.word	0x0000413d
    be50:	1c230200 	.word	0x1c230200
    be54:	0046e00c 	.word	0x0046e00c
    be58:	413e0400 	.word	0x413e0400
    be5c:	02000000 	.word	0x02000000
    be60:	11002023 	.word	0x11002023
    be64:	00004419 	.word	0x00004419
    be68:	47040108 	.word	0x47040108
    be6c:	00000250 	.word	0x00000250
    be70:	0044850c 	.word	0x0044850c
    be74:	50480400 	.word	0x50480400
    be78:	02000002 	.word	0x02000002
    be7c:	570c0023 	.word	0x570c0023
    be80:	04000043 	.word	0x04000043
    be84:	00025049 	.word	0x00025049
    be88:	80230300 	.word	0x80230300
    be8c:	46460c01 	.word	0x46460c01
    be90:	4b040000 	.word	0x4b040000
    be94:	000000f5 	.word	0x000000f5
    be98:	02802303 	.word	0x02802303
    be9c:	00443e0c 	.word	0x00443e0c
    bea0:	f54e0400 	.word	0xf54e0400
    bea4:	03000000 	.word	0x03000000
    bea8:	00028423 	.word	0x00028423
    beac:	0000f308 	.word	0x0000f308
    beb0:	00026000 	.word	0x00026000
    beb4:	00b50900 	.word	0x00b50900
    beb8:	001f0000 	.word	0x001f0000
    bebc:	00434f11 	.word	0x00434f11
    bec0:	04019000 	.word	0x04019000
    bec4:	0002a759 	.word	0x0002a759
    bec8:	45bf0c00 	.word	0x45bf0c00
    becc:	5a040000 	.word	0x5a040000
    bed0:	000002a7 	.word	0x000002a7
    bed4:	0c002302 	.word	0x0c002302
    bed8:	000045d7 	.word	0x000045d7
    bedc:	00415b04 	.word	0x00415b04
    bee0:	23020000 	.word	0x23020000
    bee4:	448d0c04 	.word	0x448d0c04
    bee8:	5d040000 	.word	0x5d040000
    beec:	000002ad 	.word	0x000002ad
    bef0:	0c082302 	.word	0x0c082302
    bef4:	00004419 	.word	0x00004419
    bef8:	02075e04 	.word	0x02075e04
    befc:	23030000 	.word	0x23030000
    bf00:	10000188 	.word	0x10000188
    bf04:	00026004 	.word	0x00026004
    bf08:	02bf0800 	.word	0x02bf0800
    bf0c:	02bd0000 	.word	0x02bd0000
    bf10:	b5090000 	.word	0xb5090000
    bf14:	1f000000 	.word	0x1f000000
    bf18:	10011200 	.word	0x10011200
    bf1c:	0002bd04 	.word	0x0002bd04
    bf20:	45930e00 	.word	0x45930e00
    bf24:	04080000 	.word	0x04080000
    bf28:	0002ee69 	.word	0x0002ee69
    bf2c:	44040c00 	.word	0x44040c00
    bf30:	6a040000 	.word	0x6a040000
    bf34:	000002ee 	.word	0x000002ee
    bf38:	0c002302 	.word	0x0c002302
    bf3c:	00004396 	.word	0x00004396
    bf40:	00416b04 	.word	0x00416b04
    bf44:	23020000 	.word	0x23020000
    bf48:	04100004 	.word	0x04100004
    bf4c:	0000002c 	.word	0x0000002c
    bf50:	0045b20e 	.word	0x0045b20e
    bf54:	a9045c00 	.word	0xa9045c00
    bf58:	00000432 	.word	0x00000432
    bf5c:	00705f0f 	.word	0x00705f0f
    bf60:	02eeaa04 	.word	0x02eeaa04
    bf64:	23020000 	.word	0x23020000
    bf68:	725f0f00 	.word	0x725f0f00
    bf6c:	41ab0400 	.word	0x41ab0400
    bf70:	02000000 	.word	0x02000000
    bf74:	5f0f0423 	.word	0x5f0f0423
    bf78:	ac040077 	.word	0xac040077
    bf7c:	00000041 	.word	0x00000041
    bf80:	0c082302 	.word	0x0c082302
    bf84:	00004437 	.word	0x00004437
    bf88:	0033ad04 	.word	0x0033ad04
    bf8c:	23020000 	.word	0x23020000
    bf90:	44dd0c0c 	.word	0x44dd0c0c
    bf94:	ae040000 	.word	0xae040000
    bf98:	00000033 	.word	0x00000033
    bf9c:	0f0e2302 	.word	0x0f0e2302
    bfa0:	0066625f 	.word	0x0066625f
    bfa4:	02c5af04 	.word	0x02c5af04
    bfa8:	23020000 	.word	0x23020000
    bfac:	43cf0c10 	.word	0x43cf0c10
    bfb0:	b0040000 	.word	0xb0040000
    bfb4:	00000041 	.word	0x00000041
    bfb8:	0c182302 	.word	0x0c182302
    bfbc:	00004427 	.word	0x00004427
    bfc0:	00f3b704 	.word	0x00f3b704
    bfc4:	23020000 	.word	0x23020000
    bfc8:	44b10c1c 	.word	0x44b10c1c
    bfcc:	b9040000 	.word	0xb9040000
    bfd0:	000005c1 	.word	0x000005c1
    bfd4:	0c202302 	.word	0x0c202302
    bfd8:	0000452d 	.word	0x0000452d
    bfdc:	05f1bb04 	.word	0x05f1bb04
    bfe0:	23020000 	.word	0x23020000
    bfe4:	461b0c24 	.word	0x461b0c24
    bfe8:	bd040000 	.word	0xbd040000
    bfec:	00000616 	.word	0x00000616
    bff0:	0c282302 	.word	0x0c282302
    bff4:	00000a5c 	.word	0x00000a5c
    bff8:	0631be04 	.word	0x0631be04
    bffc:	23020000 	.word	0x23020000
    c000:	755f0f2c 	.word	0x755f0f2c
    c004:	c1040062 	.word	0xc1040062
    c008:	000002c5 	.word	0x000002c5
    c00c:	0f302302 	.word	0x0f302302
    c010:	0070755f 	.word	0x0070755f
    c014:	02eec204 	.word	0x02eec204
    c018:	23020000 	.word	0x23020000
    c01c:	755f0f38 	.word	0x755f0f38
    c020:	c3040072 	.word	0xc3040072
    c024:	00000041 	.word	0x00000041
    c028:	0c3c2302 	.word	0x0c3c2302
    c02c:	000043fe 	.word	0x000043fe
    c030:	0637c604 	.word	0x0637c604
    c034:	23020000 	.word	0x23020000
    c038:	46d20c40 	.word	0x46d20c40
    c03c:	c7040000 	.word	0xc7040000
    c040:	00000647 	.word	0x00000647
    c044:	0f432302 	.word	0x0f432302
    c048:	00626c5f 	.word	0x00626c5f
    c04c:	02c5ca04 	.word	0x02c5ca04
    c050:	23020000 	.word	0x23020000
    c054:	444d0c44 	.word	0x444d0c44
    c058:	cd040000 	.word	0xcd040000
    c05c:	00000041 	.word	0x00000041
    c060:	0c4c2302 	.word	0x0c4c2302
    c064:	0000445e 	.word	0x0000445e
    c068:	0041ce04 	.word	0x0041ce04
    c06c:	23020000 	.word	0x23020000
    c070:	47220c50 	.word	0x47220c50
    c074:	d1040000 	.word	0xd1040000
    c078:	00000451 	.word	0x00000451
    c07c:	0c542302 	.word	0x0c542302
    c080:	00004521 	.word	0x00004521
    c084:	00e8d504 	.word	0x00e8d504
    c088:	23020000 	.word	0x23020000
    c08c:	01130058 	.word	0x01130058
    c090:	00000041 	.word	0x00000041
    c094:	00000451 	.word	0x00000451
    c098:	00045114 	.word	0x00045114
    c09c:	00f31400 	.word	0x00f31400
    c0a0:	b4140000 	.word	0xb4140000
    c0a4:	14000005 	.word	0x14000005
    c0a8:	00000041 	.word	0x00000041
    c0ac:	57041000 	.word	0x57041000
    c0b0:	11000004 	.word	0x11000004
    c0b4:	000045fe 	.word	0x000045fe
    c0b8:	25040400 	.word	0x25040400
    c0bc:	000005b4 	.word	0x000005b4
    c0c0:	00462915 	.word	0x00462915
    c0c4:	02410400 	.word	0x02410400
    c0c8:	00000041 	.word	0x00000041
    c0cc:	15002302 	.word	0x15002302
    c0d0:	00004446 	.word	0x00004446
    c0d4:	a4024604 	.word	0xa4024604
    c0d8:	02000006 	.word	0x02000006
    c0dc:	cd150423 	.word	0xcd150423
    c0e0:	04000044 	.word	0x04000044
    c0e4:	06a40246 	.word	0x06a40246
    c0e8:	23020000 	.word	0x23020000
    c0ec:	44a11508 	.word	0x44a11508
    c0f0:	46040000 	.word	0x46040000
    c0f4:	0006a402 	.word	0x0006a402
    c0f8:	0c230200 	.word	0x0c230200
    c0fc:	0045d215 	.word	0x0045d215
    c100:	02480400 	.word	0x02480400
    c104:	00000041 	.word	0x00000041
    c108:	15102302 	.word	0x15102302
    c10c:	000043a4 	.word	0x000043a4
    c110:	af024904 	.word	0xaf024904
    c114:	02000008 	.word	0x02000008
    c118:	7c151423 	.word	0x7c151423
    c11c:	04000046 	.word	0x04000046
    c120:	0041024b 	.word	0x0041024b
    c124:	23020000 	.word	0x23020000
    c128:	45dc1530 	.word	0x45dc1530
    c12c:	4c040000 	.word	0x4c040000
    c130:	0005e602 	.word	0x0005e602
    c134:	34230200 	.word	0x34230200
    c138:	00454e15 	.word	0x00454e15
    c13c:	024e0400 	.word	0x024e0400
    c140:	00000041 	.word	0x00000041
    c144:	15382302 	.word	0x15382302
    c148:	000045ec 	.word	0x000045ec
    c14c:	cb025004 	.word	0xcb025004
    c150:	02000008 	.word	0x02000008
    c154:	0c153c23 	.word	0x0c153c23
    c158:	04000045 	.word	0x04000045
    c15c:	01660253 	.word	0x01660253
    c160:	23020000 	.word	0x23020000
    c164:	44b71540 	.word	0x44b71540
    c168:	54040000 	.word	0x54040000
    c16c:	00004102 	.word	0x00004102
    c170:	44230200 	.word	0x44230200
    c174:	00470d15 	.word	0x00470d15
    c178:	02550400 	.word	0x02550400
    c17c:	00000166 	.word	0x00000166
    c180:	15482302 	.word	0x15482302
    c184:	00004568 	.word	0x00004568
    c188:	d1025604 	.word	0xd1025604
    c18c:	02000008 	.word	0x02000008
    c190:	d5154c23 	.word	0xd5154c23
    c194:	04000044 	.word	0x04000044
    c198:	00410259 	.word	0x00410259
    c19c:	23020000 	.word	0x23020000
    c1a0:	44561550 	.word	0x44561550
    c1a4:	5a040000 	.word	0x5a040000
    c1a8:	0005b402 	.word	0x0005b402
    c1ac:	54230200 	.word	0x54230200
    c1b0:	00458415 	.word	0x00458415
    c1b4:	027c0400 	.word	0x027c0400
    c1b8:	0000088d 	.word	0x0000088d
    c1bc:	15582302 	.word	0x15582302
    c1c0:	0000434f 	.word	0x0000434f
    c1c4:	a7027f04 	.word	0xa7027f04
    c1c8:	03000002 	.word	0x03000002
    c1cc:	1502c823 	.word	0x1502c823
    c1d0:	000044ea 	.word	0x000044ea
    c1d4:	60028004 	.word	0x60028004
    c1d8:	03000002 	.word	0x03000002
    c1dc:	1502cc23 	.word	0x1502cc23
    c1e0:	000046c8 	.word	0x000046c8
    c1e4:	e3028304 	.word	0xe3028304
    c1e8:	03000008 	.word	0x03000008
    c1ec:	1505dc23 	.word	0x1505dc23
    c1f0:	0000442f 	.word	0x0000442f
    c1f4:	63028804 	.word	0x63028804
    c1f8:	03000006 	.word	0x03000006
    c1fc:	1505e023 	.word	0x1505e023
    c200:	00004414 	.word	0x00004414
    c204:	ef028904 	.word	0xef028904
    c208:	03000008 	.word	0x03000008
    c20c:	0005ec23 	.word	0x0005ec23
    c210:	05ba0410 	.word	0x05ba0410
    c214:	01020000 	.word	0x01020000
    c218:	00058d08 	.word	0x00058d08
    c21c:	32041000 	.word	0x32041000
    c220:	13000004 	.word	0x13000004
    c224:	00004101 	.word	0x00004101
    c228:	0005e600 	.word	0x0005e600
    c22c:	04511400 	.word	0x04511400
    c230:	f3140000 	.word	0xf3140000
    c234:	14000000 	.word	0x14000000
    c238:	000005e6 	.word	0x000005e6
    c23c:	00004114 	.word	0x00004114
    c240:	04100000 	.word	0x04100000
    c244:	000005ec 	.word	0x000005ec
    c248:	0005ba16 	.word	0x0005ba16
    c24c:	c7041000 	.word	0xc7041000
    c250:	13000005 	.word	0x13000005
    c254:	00006f01 	.word	0x00006f01
    c258:	00061600 	.word	0x00061600
    c25c:	04511400 	.word	0x04511400
    c260:	f3140000 	.word	0xf3140000
    c264:	14000000 	.word	0x14000000
    c268:	0000006f 	.word	0x0000006f
    c26c:	00004114 	.word	0x00004114
    c270:	04100000 	.word	0x04100000
    c274:	000005f7 	.word	0x000005f7
    c278:	00410113 	.word	0x00410113
    c27c:	06310000 	.word	0x06310000
    c280:	51140000 	.word	0x51140000
    c284:	14000004 	.word	0x14000004
    c288:	000000f3 	.word	0x000000f3
    c28c:	1c041000 	.word	0x1c041000
    c290:	08000006 	.word	0x08000006
    c294:	0000002c 	.word	0x0000002c
    c298:	00000647 	.word	0x00000647
    c29c:	0000b509 	.word	0x0000b509
    c2a0:	08000200 	.word	0x08000200
    c2a4:	0000002c 	.word	0x0000002c
    c2a8:	00000657 	.word	0x00000657
    c2ac:	0000b509 	.word	0x0000b509
    c2b0:	05000000 	.word	0x05000000
    c2b4:	000045a0 	.word	0x000045a0
    c2b8:	f4010e04 	.word	0xf4010e04
    c2bc:	17000002 	.word	0x17000002
    c2c0:	000046af 	.word	0x000046af
    c2c4:	0113040c 	.word	0x0113040c
    c2c8:	0000069e 	.word	0x0000069e
    c2cc:	0045bf15 	.word	0x0045bf15
    c2d0:	01140400 	.word	0x01140400
    c2d4:	0000069e 	.word	0x0000069e
    c2d8:	15002302 	.word	0x15002302
    c2dc:	000044e3 	.word	0x000044e3
    c2e0:	41011504 	.word	0x41011504
    c2e4:	02000000 	.word	0x02000000
    c2e8:	9a150423 	.word	0x9a150423
    c2ec:	04000045 	.word	0x04000045
    c2f0:	06a40116 	.word	0x06a40116
    c2f4:	23020000 	.word	0x23020000
    c2f8:	04100008 	.word	0x04100008
    c2fc:	00000663 	.word	0x00000663
    c300:	06570410 	.word	0x06570410
    c304:	9c170000 	.word	0x9c170000
    c308:	0e000043 	.word	0x0e000043
    c30c:	e5012e04 	.word	0xe5012e04
    c310:	15000006 	.word	0x15000006
    c314:	00004605 	.word	0x00004605
    c318:	e5012f04 	.word	0xe5012f04
    c31c:	02000006 	.word	0x02000006
    c320:	27150023 	.word	0x27150023
    c324:	04000045 	.word	0x04000045
    c328:	06e50130 	.word	0x06e50130
    c32c:	23020000 	.word	0x23020000
    c330:	464f1506 	.word	0x464f1506
    c334:	31040000 	.word	0x31040000
    c338:	00003a01 	.word	0x00003a01
    c33c:	0c230200 	.word	0x0c230200
    c340:	003a0800 	.word	0x003a0800
    c344:	06f50000 	.word	0x06f50000
    c348:	b5090000 	.word	0xb5090000
    c34c:	02000000 	.word	0x02000000
    c350:	04d01800 	.word	0x04d01800
    c354:	0815025f 	.word	0x0815025f
    c358:	93150000 	.word	0x93150000
    c35c:	04000046 	.word	0x04000046
    c360:	00480260 	.word	0x00480260
    c364:	23020000 	.word	0x23020000
    c368:	46391500 	.word	0x46391500
    c36c:	61040000 	.word	0x61040000
    c370:	0005b402 	.word	0x0005b402
    c374:	04230200 	.word	0x04230200
    c378:	0044ff15 	.word	0x0044ff15
    c37c:	02620400 	.word	0x02620400
    c380:	00000815 	.word	0x00000815
    c384:	15082302 	.word	0x15082302
    c388:	000046eb 	.word	0x000046eb
    c38c:	7c026304 	.word	0x7c026304
    c390:	02000001 	.word	0x02000001
    c394:	59152423 	.word	0x59152423
    c398:	04000045 	.word	0x04000045
    c39c:	00410264 	.word	0x00410264
    c3a0:	23020000 	.word	0x23020000
    c3a4:	45ba1548 	.word	0x45ba1548
    c3a8:	65040000 	.word	0x65040000
    c3ac:	00005602 	.word	0x00005602
    c3b0:	50230200 	.word	0x50230200
    c3b4:	0046fa15 	.word	0x0046fa15
    c3b8:	02660400 	.word	0x02660400
    c3bc:	000006aa 	.word	0x000006aa
    c3c0:	15582302 	.word	0x15582302
    c3c4:	000045c5 	.word	0x000045c5
    c3c8:	dd026704 	.word	0xdd026704
    c3cc:	02000000 	.word	0x02000000
    c3d0:	ff156823 	.word	0xff156823
    c3d4:	04000046 	.word	0x04000046
    c3d8:	00dd0268 	.word	0x00dd0268
    c3dc:	23020000 	.word	0x23020000
    c3e0:	43e71570 	.word	0x43e71570
    c3e4:	69040000 	.word	0x69040000
    c3e8:	0000dd02 	.word	0x0000dd02
    c3ec:	78230200 	.word	0x78230200
    c3f0:	0046be15 	.word	0x0046be15
    c3f4:	026a0400 	.word	0x026a0400
    c3f8:	00000825 	.word	0x00000825
    c3fc:	01802303 	.word	0x01802303
    c400:	0044f315 	.word	0x0044f315
    c404:	026b0400 	.word	0x026b0400
    c408:	00000835 	.word	0x00000835
    c40c:	01882303 	.word	0x01882303
    c410:	00465c15 	.word	0x00465c15
    c414:	026c0400 	.word	0x026c0400
    c418:	00000041 	.word	0x00000041
    c41c:	01a02303 	.word	0x01a02303
    c420:	00447715 	.word	0x00447715
    c424:	026d0400 	.word	0x026d0400
    c428:	000000dd 	.word	0x000000dd
    c42c:	01a42303 	.word	0x01a42303
    c430:	0043d815 	.word	0x0043d815
    c434:	026e0400 	.word	0x026e0400
    c438:	000000dd 	.word	0x000000dd
    c43c:	01ac2303 	.word	0x01ac2303
    c440:	00446615 	.word	0x00446615
    c444:	026f0400 	.word	0x026f0400
    c448:	000000dd 	.word	0x000000dd
    c44c:	01b42303 	.word	0x01b42303
    c450:	0043af15 	.word	0x0043af15
    c454:	02700400 	.word	0x02700400
    c458:	000000dd 	.word	0x000000dd
    c45c:	01bc2303 	.word	0x01bc2303
    c460:	0043be15 	.word	0x0043be15
    c464:	02710400 	.word	0x02710400
    c468:	000000dd 	.word	0x000000dd
    c46c:	01c42303 	.word	0x01c42303
    c470:	05ba0800 	.word	0x05ba0800
    c474:	08250000 	.word	0x08250000
    c478:	b5090000 	.word	0xb5090000
    c47c:	19000000 	.word	0x19000000
    c480:	05ba0800 	.word	0x05ba0800
    c484:	08350000 	.word	0x08350000
    c488:	b5090000 	.word	0xb5090000
    c48c:	07000000 	.word	0x07000000
    c490:	05ba0800 	.word	0x05ba0800
    c494:	08450000 	.word	0x08450000
    c498:	b5090000 	.word	0xb5090000
    c49c:	17000000 	.word	0x17000000
    c4a0:	04f01800 	.word	0x04f01800
    c4a4:	086d0277 	.word	0x086d0277
    c4a8:	3e150000 	.word	0x3e150000
    c4ac:	04000045 	.word	0x04000045
    c4b0:	086d0279 	.word	0x086d0279
    c4b4:	23020000 	.word	0x23020000
    c4b8:	46b51500 	.word	0x46b51500
    c4bc:	7a040000 	.word	0x7a040000
    c4c0:	00087d02 	.word	0x00087d02
    c4c4:	78230200 	.word	0x78230200
    c4c8:	02ee0800 	.word	0x02ee0800
    c4cc:	087d0000 	.word	0x087d0000
    c4d0:	b5090000 	.word	0xb5090000
    c4d4:	1d000000 	.word	0x1d000000
    c4d8:	00480800 	.word	0x00480800
    c4dc:	088d0000 	.word	0x088d0000
    c4e0:	b5090000 	.word	0xb5090000
    c4e4:	1d000000 	.word	0x1d000000
    c4e8:	04f01900 	.word	0x04f01900
    c4ec:	08af025d 	.word	0x08af025d
    c4f0:	fe1a0000 	.word	0xfe1a0000
    c4f4:	04000045 	.word	0x04000045
    c4f8:	06f50272 	.word	0x06f50272
    c4fc:	d81a0000 	.word	0xd81a0000
    c500:	04000046 	.word	0x04000046
    c504:	0845027b 	.word	0x0845027b
    c508:	08000000 	.word	0x08000000
    c50c:	000005ba 	.word	0x000005ba
    c510:	000008bf 	.word	0x000008bf
    c514:	0000b509 	.word	0x0000b509
    c518:	1b001800 	.word	0x1b001800
    c51c:	0008cb01 	.word	0x0008cb01
    c520:	04511400 	.word	0x04511400
    c524:	10000000 	.word	0x10000000
    c528:	0008bf04 	.word	0x0008bf04
    c52c:	66041000 	.word	0x66041000
    c530:	1b000001 	.word	0x1b000001
    c534:	0008e301 	.word	0x0008e301
    c538:	00411400 	.word	0x00411400
    c53c:	10000000 	.word	0x10000000
    c540:	0008e904 	.word	0x0008e904
    c544:	d7041000 	.word	0xd7041000
    c548:	08000008 	.word	0x08000008
    c54c:	00000657 	.word	0x00000657
    c550:	000008ff 	.word	0x000008ff
    c554:	0000b509 	.word	0x0000b509
    c558:	1c000200 	.word	0x1c000200
    c55c:	0000471c 	.word	0x0000471c
    c560:	04570c05 	.word	0x04570c05
    c564:	03050000 	.word	0x03050000
    c568:	00000000 	.word	0x00000000
    c56c:	0046701d 	.word	0x0046701d
    c570:	51100500 	.word	0x51100500
    c574:	01000004 	.word	0x01000004
    c578:	00000305 	.word	0x00000305
    c57c:	691d0000 	.word	0x691d0000
    c580:	05000046 	.word	0x05000046
    c584:	00093411 	.word	0x00093411
    c588:	03050100 	.word	0x03050100
    c58c:	00000000 	.word	0x00000000
    c590:	00045116 	.word	0x00045116
    c594:	01420000 	.word	0x01420000
    c598:	00020000 	.word	0x00020000
    c59c:	00002af1 	.word	0x00002af1
    c5a0:	04300104 	.word	0x04300104
    c5a4:	d1010000 	.word	0xd1010000
    c5a8:	25000047 	.word	0x25000047
    c5ac:	00000048 	.word	0x00000048
    c5b0:	00000000 	.word	0x00000000
    c5b4:	ca000000 	.word	0xca000000
    c5b8:	0200002b 	.word	0x0200002b
    c5bc:	05860601 	.word	0x05860601
    c5c0:	01020000 	.word	0x01020000
    c5c4:	00058408 	.word	0x00058408
    c5c8:	05020200 	.word	0x05020200
    c5cc:	00000494 	.word	0x00000494
    c5d0:	4d070202 	.word	0x4d070202
    c5d4:	03000006 	.word	0x03000006
    c5d8:	6e690504 	.word	0x6e690504
    c5dc:	04020074 	.word	0x04020074
    c5e0:	00431a07 	.word	0x00431a07
    c5e4:	05080200 	.word	0x05080200
    c5e8:	00004296 	.word	0x00004296
    c5ec:	10070802 	.word	0x10070802
    c5f0:	02000043 	.word	0x02000043
    c5f4:	429b0504 	.word	0x429b0504
    c5f8:	04040000 	.word	0x04040000
    c5fc:	47a50507 	.word	0x47a50507
    c600:	d6020000 	.word	0xd6020000
    c604:	00000048 	.word	0x00000048
    c608:	15070402 	.word	0x15070402
    c60c:	02000043 	.word	0x02000043
    c610:	058d0801 	.word	0x058d0801
    c614:	01060000 	.word	0x01060000
    c618:	0000485a 	.word	0x0000485a
    c61c:	00013201 	.word	0x00013201
    c620:	00000000 	.word	0x00000000
    c624:	9b000000 	.word	0x9b000000
    c628:	b2000040 	.word	0xb2000040
    c62c:	07000000 	.word	0x07000000
    c630:	0000460d 	.word	0x0000460d
    c634:	00673301 	.word	0x00673301
    c638:	55010000 	.word	0x55010000
    c63c:	01006908 	.word	0x01006908
    c640:	00006734 	.word	0x00006734
    c644:	00540100 	.word	0x00540100
    c648:	48130106 	.word	0x48130106
    c64c:	20010000 	.word	0x20010000
    c650:	00000001 	.word	0x00000001
    c654:	00000000 	.word	0x00000000
    c658:	0040ba00 	.word	0x0040ba00
    c65c:	0000e400 	.word	0x0000e400
    c660:	460d0700 	.word	0x460d0700
    c664:	21010000 	.word	0x21010000
    c668:	00000067 	.word	0x00000067
    c66c:	69085501 	.word	0x69085501
    c670:	67220100 	.word	0x67220100
    c674:	01000000 	.word	0x01000000
    c678:	f1090054 	.word	0xf1090054
    c67c:	ef000000 	.word	0xef000000
    c680:	0a000000 	.word	0x0a000000
    c684:	0c010b00 	.word	0x0c010b00
    c688:	0000ef04 	.word	0x0000ef04
    c68c:	486c0d00 	.word	0x486c0d00
    c690:	13010000 	.word	0x13010000
    c694:	000000e4 	.word	0x000000e4
    c698:	bd0d0101 	.word	0xbd0d0101
    c69c:	01000047 	.word	0x01000047
    c6a0:	0000e414 	.word	0x0000e414
    c6a4:	0d010100 	.word	0x0d010100
    c6a8:	00004882 	.word	0x00004882
    c6ac:	00e41501 	.word	0x00e41501
    c6b0:	01010000 	.word	0x01010000
    c6b4:	0048020d 	.word	0x0048020d
    c6b8:	e4160100 	.word	0xe4160100
    c6bc:	01000000 	.word	0x01000000
    c6c0:	47920d01 	.word	0x47920d01
    c6c4:	17010000 	.word	0x17010000
    c6c8:	000000e4 	.word	0x000000e4
    c6cc:	ac0d0101 	.word	0xac0d0101
    c6d0:	01000047 	.word	0x01000047
    c6d4:	0000e418 	.word	0x0000e418
    c6d8:	00010100 	.word	0x00010100
    c6dc:	0000010f 	.word	0x0000010f
    c6e0:	2b950002 	.word	0x2b950002
    c6e4:	01040000 	.word	0x01040000
    c6e8:	00000430 	.word	0x00000430
    c6ec:	0048d901 	.word	0x0048d901
    c6f0:	0048a200 	.word	0x0048a200
	...
    c6fc:	002c7000 	.word	0x002c7000
    c700:	06010200 	.word	0x06010200
    c704:	00000586 	.word	0x00000586
    c708:	84080102 	.word	0x84080102
    c70c:	02000005 	.word	0x02000005
    c710:	04940502 	.word	0x04940502
    c714:	02020000 	.word	0x02020000
    c718:	00064d07 	.word	0x00064d07
    c71c:	05040300 	.word	0x05040300
    c720:	00746e69 	.word	0x00746e69
    c724:	1a070402 	.word	0x1a070402
    c728:	02000043 	.word	0x02000043
    c72c:	42960508 	.word	0x42960508
    c730:	08020000 	.word	0x08020000
    c734:	00431007 	.word	0x00431007
    c738:	05040200 	.word	0x05040200
    c73c:	0000429b 	.word	0x0000429b
    c740:	05070404 	.word	0x05070404
    c744:	07040204 	.word	0x07040204
    c748:	00004315 	.word	0x00004315
    c74c:	00760406 	.word	0x00760406
    c750:	01020000 	.word	0x01020000
    c754:	00058d08 	.word	0x00058d08
    c758:	47a50700 	.word	0x47a50700
    c75c:	d6020000 	.word	0xd6020000
    c760:	00000048 	.word	0x00000048
    c764:	490e0108 	.word	0x490e0108
    c768:	2f010000 	.word	0x2f010000
    c76c:	00006701 	.word	0x00006701
	...
    c778:	0040d900 	.word	0x0040d900
    c77c:	00010c00 	.word	0x00010c00
    c780:	006d0900 	.word	0x006d0900
    c784:	00672b01 	.word	0x00672b01
    c788:	40f80000 	.word	0x40f80000
    c78c:	63090000 	.word	0x63090000
    c790:	412b0100 	.word	0x412b0100
    c794:	2c000000 	.word	0x2c000000
    c798:	09000041 	.word	0x09000041
    c79c:	2b01006e 	.word	0x2b01006e
    c7a0:	0000007d 	.word	0x0000007d
    c7a4:	00004155 	.word	0x00004155
    c7a8:	0100730a 	.word	0x0100730a
    c7ac:	0000703a 	.word	0x0000703a
    c7b0:	00418900 	.word	0x00418900
    c7b4:	00690b00 	.word	0x00690b00
    c7b8:	00413b01 	.word	0x00413b01
    c7bc:	150c0000 	.word	0x150c0000
    c7c0:	01000049 	.word	0x01000049
    c7c4:	0000693c 	.word	0x0000693c
    c7c8:	0041a700 	.word	0x0041a700
    c7cc:	48950c00 	.word	0x48950c00
    c7d0:	3d010000 	.word	0x3d010000
    c7d4:	0000010c 	.word	0x0000010c
    c7d8:	000041d0 	.word	0x000041d0
    c7dc:	0100640d 	.word	0x0100640d
    c7e0:	0000483e 	.word	0x0000483e
    c7e4:	00550100 	.word	0x00550100
    c7e8:	00690406 	.word	0x00690406
    c7ec:	a1000000 	.word	0xa1000000
    c7f0:	02000009 	.word	0x02000009
    c7f4:	002c4700 	.word	0x002c4700
    c7f8:	30010400 	.word	0x30010400
    c7fc:	01000004 	.word	0x01000004
    c800:	0000491c 	.word	0x0000491c
    c804:	000042a4 	.word	0x000042a4
	...
    c810:	00002d4c 	.word	0x00002d4c
    c814:	69050402 	.word	0x69050402
    c818:	0300746e 	.word	0x0300746e
    c81c:	431a0704 	.word	0x431a0704
    c820:	01030000 	.word	0x01030000
    c824:	00058606 	.word	0x00058606
    c828:	08010300 	.word	0x08010300
    c82c:	00000584 	.word	0x00000584
    c830:	94050203 	.word	0x94050203
    c834:	03000004 	.word	0x03000004
    c838:	064d0702 	.word	0x064d0702
    c83c:	08030000 	.word	0x08030000
    c840:	00429605 	.word	0x00429605
    c844:	07080300 	.word	0x07080300
    c848:	00004310 	.word	0x00004310
    c84c:	00457204 	.word	0x00457204
    c850:	25070200 	.word	0x25070200
    c854:	03000000 	.word	0x03000000
    c858:	429b0504 	.word	0x429b0504
    c85c:	21040000 	.word	0x21040000
    c860:	03000046 	.word	0x03000046
    c864:	0000682c 	.word	0x0000682c
    c868:	451a0500 	.word	0x451a0500
    c86c:	63040000 	.word	0x63040000
    c870:	00002c01 	.word	0x00002c01
    c874:	03040600 	.word	0x03040600
    c878:	0000a547 	.word	0x0000a547
    c87c:	45140700 	.word	0x45140700
    c880:	48030000 	.word	0x48030000
    c884:	0000007a 	.word	0x0000007a
    c888:	0044c607 	.word	0x0044c607
    c88c:	a5490300 	.word	0xa5490300
    c890:	00000000 	.word	0x00000000
    c894:	00003a08 	.word	0x00003a08
    c898:	0000b500 	.word	0x0000b500
    c89c:	00b50900 	.word	0x00b50900
    c8a0:	00030000 	.word	0x00030000
    c8a4:	0b07040a 	.word	0x0b07040a
    c8a8:	dd440308 	.word	0xdd440308
    c8ac:	0c000000 	.word	0x0c000000
    c8b0:	0000460b 	.word	0x0000460b
    c8b4:	00254503 	.word	0x00254503
    c8b8:	23020000 	.word	0x23020000
    c8bc:	46130c00 	.word	0x46130c00
    c8c0:	4a030000 	.word	0x4a030000
    c8c4:	00000086 	.word	0x00000086
    c8c8:	00042302 	.word	0x00042302
    c8cc:	0045a704 	.word	0x0045a704
    c8d0:	b84b0300 	.word	0xb84b0300
    c8d4:	04000000 	.word	0x04000000
    c8d8:	00004498 	.word	0x00004498
    c8dc:	005d4f03 	.word	0x005d4f03
    c8e0:	040d0000 	.word	0x040d0000
    c8e4:	00465404 	.word	0x00465404
    c8e8:	00150500 	.word	0x00150500
    c8ec:	03000001 	.word	0x03000001
    c8f0:	43150704 	.word	0x43150704
    c8f4:	a90e0000 	.word	0xa90e0000
    c8f8:	18000044 	.word	0x18000044
    c8fc:	01662d05 	.word	0x01662d05
    c900:	bf0c0000 	.word	0xbf0c0000
    c904:	05000045 	.word	0x05000045
    c908:	0001662e 	.word	0x0001662e
    c90c:	00230200 	.word	0x00230200
    c910:	006b5f0f 	.word	0x006b5f0f
    c914:	00252f05 	.word	0x00252f05
    c918:	23020000 	.word	0x23020000
    c91c:	45f60c04 	.word	0x45f60c04
    c920:	2f050000 	.word	0x2f050000
    c924:	00000025 	.word	0x00000025
    c928:	0c082302 	.word	0x0c082302
    c92c:	00004492 	.word	0x00004492
    c930:	00252f05 	.word	0x00252f05
    c934:	23020000 	.word	0x23020000
    c938:	46a00c0c 	.word	0x46a00c0c
    c93c:	2f050000 	.word	0x2f050000
    c940:	00000025 	.word	0x00000025
    c944:	0f102302 	.word	0x0f102302
    c948:	0500785f 	.word	0x0500785f
    c94c:	00016c30 	.word	0x00016c30
    c950:	14230200 	.word	0x14230200
    c954:	07041000 	.word	0x07041000
    c958:	08000001 	.word	0x08000001
    c95c:	000000f5 	.word	0x000000f5
    c960:	0000017c 	.word	0x0000017c
    c964:	0000b509 	.word	0x0000b509
    c968:	0e000000 	.word	0x0e000000
    c96c:	000044c1 	.word	0x000044c1
    c970:	07350524 	.word	0x07350524
    c974:	0c000002 	.word	0x0c000002
    c978:	000043f5 	.word	0x000043f5
    c97c:	00253605 	.word	0x00253605
    c980:	23020000 	.word	0x23020000
    c984:	46300c00 	.word	0x46300c00
    c988:	37050000 	.word	0x37050000
    c98c:	00000025 	.word	0x00000025
    c990:	0c042302 	.word	0x0c042302
    c994:	0000440a 	.word	0x0000440a
    c998:	00253805 	.word	0x00253805
    c99c:	23020000 	.word	0x23020000
    c9a0:	47120c08 	.word	0x47120c08
    c9a4:	39050000 	.word	0x39050000
    c9a8:	00000025 	.word	0x00000025
    c9ac:	0c0c2302 	.word	0x0c0c2302
    c9b0:	00004545 	.word	0x00004545
    c9b4:	00253a05 	.word	0x00253a05
    c9b8:	23020000 	.word	0x23020000
    c9bc:	45340c10 	.word	0x45340c10
    c9c0:	3b050000 	.word	0x3b050000
    c9c4:	00000025 	.word	0x00000025
    c9c8:	0c142302 	.word	0x0c142302
    c9cc:	000046a5 	.word	0x000046a5
    c9d0:	00253c05 	.word	0x00253c05
    c9d4:	23020000 	.word	0x23020000
    c9d8:	45890c18 	.word	0x45890c18
    c9dc:	3d050000 	.word	0x3d050000
    c9e0:	00000025 	.word	0x00000025
    c9e4:	0c1c2302 	.word	0x0c1c2302
    c9e8:	000046e0 	.word	0x000046e0
    c9ec:	00253e05 	.word	0x00253e05
    c9f0:	23020000 	.word	0x23020000
    c9f4:	19110020 	.word	0x19110020
    c9f8:	08000044 	.word	0x08000044
    c9fc:	50470501 	.word	0x50470501
    ca00:	0c000002 	.word	0x0c000002
    ca04:	00004485 	.word	0x00004485
    ca08:	02504805 	.word	0x02504805
    ca0c:	23020000 	.word	0x23020000
    ca10:	43570c00 	.word	0x43570c00
    ca14:	49050000 	.word	0x49050000
    ca18:	00000250 	.word	0x00000250
    ca1c:	01802303 	.word	0x01802303
    ca20:	0046460c 	.word	0x0046460c
    ca24:	f54b0500 	.word	0xf54b0500
    ca28:	03000000 	.word	0x03000000
    ca2c:	0c028023 	.word	0x0c028023
    ca30:	0000443e 	.word	0x0000443e
    ca34:	00f54e05 	.word	0x00f54e05
    ca38:	23030000 	.word	0x23030000
    ca3c:	08000284 	.word	0x08000284
    ca40:	000000f3 	.word	0x000000f3
    ca44:	00000260 	.word	0x00000260
    ca48:	0000b509 	.word	0x0000b509
    ca4c:	11001f00 	.word	0x11001f00
    ca50:	0000434f 	.word	0x0000434f
    ca54:	59050190 	.word	0x59050190
    ca58:	000002a7 	.word	0x000002a7
    ca5c:	0045bf0c 	.word	0x0045bf0c
    ca60:	a75a0500 	.word	0xa75a0500
    ca64:	02000002 	.word	0x02000002
    ca68:	d70c0023 	.word	0xd70c0023
    ca6c:	05000045 	.word	0x05000045
    ca70:	0000255b 	.word	0x0000255b
    ca74:	04230200 	.word	0x04230200
    ca78:	00448d0c 	.word	0x00448d0c
    ca7c:	ad5d0500 	.word	0xad5d0500
    ca80:	02000002 	.word	0x02000002
    ca84:	190c0823 	.word	0x190c0823
    ca88:	05000044 	.word	0x05000044
    ca8c:	0002075e 	.word	0x0002075e
    ca90:	88230300 	.word	0x88230300
    ca94:	04100001 	.word	0x04100001
    ca98:	00000260 	.word	0x00000260
    ca9c:	0002bf08 	.word	0x0002bf08
    caa0:	0002bd00 	.word	0x0002bd00
    caa4:	00b50900 	.word	0x00b50900
    caa8:	001f0000 	.word	0x001f0000
    caac:	04100112 	.word	0x04100112
    cab0:	000002bd 	.word	0x000002bd
    cab4:	0045930e 	.word	0x0045930e
    cab8:	69050800 	.word	0x69050800
    cabc:	000002ee 	.word	0x000002ee
    cac0:	0044040c 	.word	0x0044040c
    cac4:	ee6a0500 	.word	0xee6a0500
    cac8:	02000002 	.word	0x02000002
    cacc:	960c0023 	.word	0x960c0023
    cad0:	05000043 	.word	0x05000043
    cad4:	0000256b 	.word	0x0000256b
    cad8:	04230200 	.word	0x04230200
    cadc:	3a041000 	.word	0x3a041000
    cae0:	0e000000 	.word	0x0e000000
    cae4:	000045b2 	.word	0x000045b2
    cae8:	32a9055c 	.word	0x32a9055c
    caec:	0f000004 	.word	0x0f000004
    caf0:	0500705f 	.word	0x0500705f
    caf4:	0002eeaa 	.word	0x0002eeaa
    caf8:	00230200 	.word	0x00230200
    cafc:	00725f0f 	.word	0x00725f0f
    cb00:	0025ab05 	.word	0x0025ab05
    cb04:	23020000 	.word	0x23020000
    cb08:	775f0f04 	.word	0x775f0f04
    cb0c:	25ac0500 	.word	0x25ac0500
    cb10:	02000000 	.word	0x02000000
    cb14:	370c0823 	.word	0x370c0823
    cb18:	05000044 	.word	0x05000044
    cb1c:	000041ad 	.word	0x000041ad
    cb20:	0c230200 	.word	0x0c230200
    cb24:	0044dd0c 	.word	0x0044dd0c
    cb28:	41ae0500 	.word	0x41ae0500
    cb2c:	02000000 	.word	0x02000000
    cb30:	5f0f0e23 	.word	0x5f0f0e23
    cb34:	05006662 	.word	0x05006662
    cb38:	0002c5af 	.word	0x0002c5af
    cb3c:	10230200 	.word	0x10230200
    cb40:	0043cf0c 	.word	0x0043cf0c
    cb44:	25b00500 	.word	0x25b00500
    cb48:	02000000 	.word	0x02000000
    cb4c:	270c1823 	.word	0x270c1823
    cb50:	05000044 	.word	0x05000044
    cb54:	0000f3b7 	.word	0x0000f3b7
    cb58:	1c230200 	.word	0x1c230200
    cb5c:	0044b10c 	.word	0x0044b10c
    cb60:	c1b90500 	.word	0xc1b90500
    cb64:	02000005 	.word	0x02000005
    cb68:	2d0c2023 	.word	0x2d0c2023
    cb6c:	05000045 	.word	0x05000045
    cb70:	0005f1bb 	.word	0x0005f1bb
    cb74:	24230200 	.word	0x24230200
    cb78:	00461b0c 	.word	0x00461b0c
    cb7c:	16bd0500 	.word	0x16bd0500
    cb80:	02000006 	.word	0x02000006
    cb84:	5c0c2823 	.word	0x5c0c2823
    cb88:	0500000a 	.word	0x0500000a
    cb8c:	000631be 	.word	0x000631be
    cb90:	2c230200 	.word	0x2c230200
    cb94:	62755f0f 	.word	0x62755f0f
    cb98:	c5c10500 	.word	0xc5c10500
    cb9c:	02000002 	.word	0x02000002
    cba0:	5f0f3023 	.word	0x5f0f3023
    cba4:	05007075 	.word	0x05007075
    cba8:	0002eec2 	.word	0x0002eec2
    cbac:	38230200 	.word	0x38230200
    cbb0:	72755f0f 	.word	0x72755f0f
    cbb4:	25c30500 	.word	0x25c30500
    cbb8:	02000000 	.word	0x02000000
    cbbc:	fe0c3c23 	.word	0xfe0c3c23
    cbc0:	05000043 	.word	0x05000043
    cbc4:	000637c6 	.word	0x000637c6
    cbc8:	40230200 	.word	0x40230200
    cbcc:	0046d20c 	.word	0x0046d20c
    cbd0:	47c70500 	.word	0x47c70500
    cbd4:	02000006 	.word	0x02000006
    cbd8:	5f0f4323 	.word	0x5f0f4323
    cbdc:	0500626c 	.word	0x0500626c
    cbe0:	0002c5ca 	.word	0x0002c5ca
    cbe4:	44230200 	.word	0x44230200
    cbe8:	00444d0c 	.word	0x00444d0c
    cbec:	25cd0500 	.word	0x25cd0500
    cbf0:	02000000 	.word	0x02000000
    cbf4:	5e0c4c23 	.word	0x5e0c4c23
    cbf8:	05000044 	.word	0x05000044
    cbfc:	000025ce 	.word	0x000025ce
    cc00:	50230200 	.word	0x50230200
    cc04:	0047220c 	.word	0x0047220c
    cc08:	51d10500 	.word	0x51d10500
    cc0c:	02000004 	.word	0x02000004
    cc10:	210c5423 	.word	0x210c5423
    cc14:	05000045 	.word	0x05000045
    cc18:	0000e8d5 	.word	0x0000e8d5
    cc1c:	58230200 	.word	0x58230200
    cc20:	25011300 	.word	0x25011300
    cc24:	51000000 	.word	0x51000000
    cc28:	14000004 	.word	0x14000004
    cc2c:	00000451 	.word	0x00000451
    cc30:	0000f314 	.word	0x0000f314
    cc34:	05b41400 	.word	0x05b41400
    cc38:	25140000 	.word	0x25140000
    cc3c:	00000000 	.word	0x00000000
    cc40:	04570410 	.word	0x04570410
    cc44:	fe110000 	.word	0xfe110000
    cc48:	00000045 	.word	0x00000045
    cc4c:	b4250504 	.word	0xb4250504
    cc50:	15000005 	.word	0x15000005
    cc54:	00004629 	.word	0x00004629
    cc58:	25024105 	.word	0x25024105
    cc5c:	02000000 	.word	0x02000000
    cc60:	46150023 	.word	0x46150023
    cc64:	05000044 	.word	0x05000044
    cc68:	06a40246 	.word	0x06a40246
    cc6c:	23020000 	.word	0x23020000
    cc70:	44cd1504 	.word	0x44cd1504
    cc74:	46050000 	.word	0x46050000
    cc78:	0006a402 	.word	0x0006a402
    cc7c:	08230200 	.word	0x08230200
    cc80:	0044a115 	.word	0x0044a115
    cc84:	02460500 	.word	0x02460500
    cc88:	000006a4 	.word	0x000006a4
    cc8c:	150c2302 	.word	0x150c2302
    cc90:	000045d2 	.word	0x000045d2
    cc94:	25024805 	.word	0x25024805
    cc98:	02000000 	.word	0x02000000
    cc9c:	a4151023 	.word	0xa4151023
    cca0:	05000043 	.word	0x05000043
    cca4:	08af0249 	.word	0x08af0249
    cca8:	23020000 	.word	0x23020000
    ccac:	467c1514 	.word	0x467c1514
    ccb0:	4b050000 	.word	0x4b050000
    ccb4:	00002502 	.word	0x00002502
    ccb8:	30230200 	.word	0x30230200
    ccbc:	0045dc15 	.word	0x0045dc15
    ccc0:	024c0500 	.word	0x024c0500
    ccc4:	000005e6 	.word	0x000005e6
    ccc8:	15342302 	.word	0x15342302
    cccc:	0000454e 	.word	0x0000454e
    ccd0:	25024e05 	.word	0x25024e05
    ccd4:	02000000 	.word	0x02000000
    ccd8:	ec153823 	.word	0xec153823
    ccdc:	05000045 	.word	0x05000045
    cce0:	08cb0250 	.word	0x08cb0250
    cce4:	23020000 	.word	0x23020000
    cce8:	450c153c 	.word	0x450c153c
    ccec:	53050000 	.word	0x53050000
    ccf0:	00016602 	.word	0x00016602
    ccf4:	40230200 	.word	0x40230200
    ccf8:	0044b715 	.word	0x0044b715
    ccfc:	02540500 	.word	0x02540500
    cd00:	00000025 	.word	0x00000025
    cd04:	15442302 	.word	0x15442302
    cd08:	0000470d 	.word	0x0000470d
    cd0c:	66025505 	.word	0x66025505
    cd10:	02000001 	.word	0x02000001
    cd14:	68154823 	.word	0x68154823
    cd18:	05000045 	.word	0x05000045
    cd1c:	08d10256 	.word	0x08d10256
    cd20:	23020000 	.word	0x23020000
    cd24:	44d5154c 	.word	0x44d5154c
    cd28:	59050000 	.word	0x59050000
    cd2c:	00002502 	.word	0x00002502
    cd30:	50230200 	.word	0x50230200
    cd34:	00445615 	.word	0x00445615
    cd38:	025a0500 	.word	0x025a0500
    cd3c:	000005b4 	.word	0x000005b4
    cd40:	15542302 	.word	0x15542302
    cd44:	00004584 	.word	0x00004584
    cd48:	8d027c05 	.word	0x8d027c05
    cd4c:	02000008 	.word	0x02000008
    cd50:	4f155823 	.word	0x4f155823
    cd54:	05000043 	.word	0x05000043
    cd58:	02a7027f 	.word	0x02a7027f
    cd5c:	23030000 	.word	0x23030000
    cd60:	ea1502c8 	.word	0xea1502c8
    cd64:	05000044 	.word	0x05000044
    cd68:	02600280 	.word	0x02600280
    cd6c:	23030000 	.word	0x23030000
    cd70:	c81502cc 	.word	0xc81502cc
    cd74:	05000046 	.word	0x05000046
    cd78:	08e30283 	.word	0x08e30283
    cd7c:	23030000 	.word	0x23030000
    cd80:	2f1505dc 	.word	0x2f1505dc
    cd84:	05000044 	.word	0x05000044
    cd88:	06630288 	.word	0x06630288
    cd8c:	23030000 	.word	0x23030000
    cd90:	141505e0 	.word	0x141505e0
    cd94:	05000044 	.word	0x05000044
    cd98:	08ef0289 	.word	0x08ef0289
    cd9c:	23030000 	.word	0x23030000
    cda0:	100005ec 	.word	0x100005ec
    cda4:	0005ba04 	.word	0x0005ba04
    cda8:	08010300 	.word	0x08010300
    cdac:	0000058d 	.word	0x0000058d
    cdb0:	04320410 	.word	0x04320410
    cdb4:	01130000 	.word	0x01130000
    cdb8:	00000025 	.word	0x00000025
    cdbc:	000005e6 	.word	0x000005e6
    cdc0:	00045114 	.word	0x00045114
    cdc4:	00f31400 	.word	0x00f31400
    cdc8:	e6140000 	.word	0xe6140000
    cdcc:	14000005 	.word	0x14000005
    cdd0:	00000025 	.word	0x00000025
    cdd4:	ec041000 	.word	0xec041000
    cdd8:	16000005 	.word	0x16000005
    cddc:	000005ba 	.word	0x000005ba
    cde0:	05c70410 	.word	0x05c70410
    cde4:	01130000 	.word	0x01130000
    cde8:	0000006f 	.word	0x0000006f
    cdec:	00000616 	.word	0x00000616
    cdf0:	00045114 	.word	0x00045114
    cdf4:	00f31400 	.word	0x00f31400
    cdf8:	6f140000 	.word	0x6f140000
    cdfc:	14000000 	.word	0x14000000
    ce00:	00000025 	.word	0x00000025
    ce04:	f7041000 	.word	0xf7041000
    ce08:	13000005 	.word	0x13000005
    ce0c:	00002501 	.word	0x00002501
    ce10:	00063100 	.word	0x00063100
    ce14:	04511400 	.word	0x04511400
    ce18:	f3140000 	.word	0xf3140000
    ce1c:	00000000 	.word	0x00000000
    ce20:	061c0410 	.word	0x061c0410
    ce24:	3a080000 	.word	0x3a080000
    ce28:	47000000 	.word	0x47000000
    ce2c:	09000006 	.word	0x09000006
    ce30:	000000b5 	.word	0x000000b5
    ce34:	3a080002 	.word	0x3a080002
    ce38:	57000000 	.word	0x57000000
    ce3c:	09000006 	.word	0x09000006
    ce40:	000000b5 	.word	0x000000b5
    ce44:	a0050000 	.word	0xa0050000
    ce48:	05000045 	.word	0x05000045
    ce4c:	02f4010e 	.word	0x02f4010e
    ce50:	af170000 	.word	0xaf170000
    ce54:	0c000046 	.word	0x0c000046
    ce58:	9e011305 	.word	0x9e011305
    ce5c:	15000006 	.word	0x15000006
    ce60:	000045bf 	.word	0x000045bf
    ce64:	9e011405 	.word	0x9e011405
    ce68:	02000006 	.word	0x02000006
    ce6c:	e3150023 	.word	0xe3150023
    ce70:	05000044 	.word	0x05000044
    ce74:	00250115 	.word	0x00250115
    ce78:	23020000 	.word	0x23020000
    ce7c:	459a1504 	.word	0x459a1504
    ce80:	16050000 	.word	0x16050000
    ce84:	0006a401 	.word	0x0006a401
    ce88:	08230200 	.word	0x08230200
    ce8c:	63041000 	.word	0x63041000
    ce90:	10000006 	.word	0x10000006
    ce94:	00065704 	.word	0x00065704
    ce98:	439c1700 	.word	0x439c1700
    ce9c:	050e0000 	.word	0x050e0000
    cea0:	06e5012e 	.word	0x06e5012e
    cea4:	05150000 	.word	0x05150000
    cea8:	05000046 	.word	0x05000046
    ceac:	06e5012f 	.word	0x06e5012f
    ceb0:	23020000 	.word	0x23020000
    ceb4:	45271500 	.word	0x45271500
    ceb8:	30050000 	.word	0x30050000
    cebc:	0006e501 	.word	0x0006e501
    cec0:	06230200 	.word	0x06230200
    cec4:	00464f15 	.word	0x00464f15
    cec8:	01310500 	.word	0x01310500
    cecc:	00000048 	.word	0x00000048
    ced0:	000c2302 	.word	0x000c2302
    ced4:	00004808 	.word	0x00004808
    ced8:	0006f500 	.word	0x0006f500
    cedc:	00b50900 	.word	0x00b50900
    cee0:	00020000 	.word	0x00020000
    cee4:	5f05d018 	.word	0x5f05d018
    cee8:	00081502 	.word	0x00081502
    ceec:	46931500 	.word	0x46931500
    cef0:	60050000 	.word	0x60050000
    cef4:	00002c02 	.word	0x00002c02
    cef8:	00230200 	.word	0x00230200
    cefc:	00463915 	.word	0x00463915
    cf00:	02610500 	.word	0x02610500
    cf04:	000005b4 	.word	0x000005b4
    cf08:	15042302 	.word	0x15042302
    cf0c:	000044ff 	.word	0x000044ff
    cf10:	15026205 	.word	0x15026205
    cf14:	02000008 	.word	0x02000008
    cf18:	eb150823 	.word	0xeb150823
    cf1c:	05000046 	.word	0x05000046
    cf20:	017c0263 	.word	0x017c0263
    cf24:	23020000 	.word	0x23020000
    cf28:	45591524 	.word	0x45591524
    cf2c:	64050000 	.word	0x64050000
    cf30:	00002502 	.word	0x00002502
    cf34:	48230200 	.word	0x48230200
    cf38:	0045ba15 	.word	0x0045ba15
    cf3c:	02650500 	.word	0x02650500
    cf40:	00000056 	.word	0x00000056
    cf44:	15502302 	.word	0x15502302
    cf48:	000046fa 	.word	0x000046fa
    cf4c:	aa026605 	.word	0xaa026605
    cf50:	02000006 	.word	0x02000006
    cf54:	c5155823 	.word	0xc5155823
    cf58:	05000045 	.word	0x05000045
    cf5c:	00dd0267 	.word	0x00dd0267
    cf60:	23020000 	.word	0x23020000
    cf64:	46ff1568 	.word	0x46ff1568
    cf68:	68050000 	.word	0x68050000
    cf6c:	0000dd02 	.word	0x0000dd02
    cf70:	70230200 	.word	0x70230200
    cf74:	0043e715 	.word	0x0043e715
    cf78:	02690500 	.word	0x02690500
    cf7c:	000000dd 	.word	0x000000dd
    cf80:	15782302 	.word	0x15782302
    cf84:	000046be 	.word	0x000046be
    cf88:	25026a05 	.word	0x25026a05
    cf8c:	03000008 	.word	0x03000008
    cf90:	15018023 	.word	0x15018023
    cf94:	000044f3 	.word	0x000044f3
    cf98:	35026b05 	.word	0x35026b05
    cf9c:	03000008 	.word	0x03000008
    cfa0:	15018823 	.word	0x15018823
    cfa4:	0000465c 	.word	0x0000465c
    cfa8:	25026c05 	.word	0x25026c05
    cfac:	03000000 	.word	0x03000000
    cfb0:	1501a023 	.word	0x1501a023
    cfb4:	00004477 	.word	0x00004477
    cfb8:	dd026d05 	.word	0xdd026d05
    cfbc:	03000000 	.word	0x03000000
    cfc0:	1501a423 	.word	0x1501a423
    cfc4:	000043d8 	.word	0x000043d8
    cfc8:	dd026e05 	.word	0xdd026e05
    cfcc:	03000000 	.word	0x03000000
    cfd0:	1501ac23 	.word	0x1501ac23
    cfd4:	00004466 	.word	0x00004466
    cfd8:	dd026f05 	.word	0xdd026f05
    cfdc:	03000000 	.word	0x03000000
    cfe0:	1501b423 	.word	0x1501b423
    cfe4:	000043af 	.word	0x000043af
    cfe8:	dd027005 	.word	0xdd027005
    cfec:	03000000 	.word	0x03000000
    cff0:	1501bc23 	.word	0x1501bc23
    cff4:	000043be 	.word	0x000043be
    cff8:	dd027105 	.word	0xdd027105
    cffc:	03000000 	.word	0x03000000
    d000:	0001c423 	.word	0x0001c423
    d004:	0005ba08 	.word	0x0005ba08
    d008:	00082500 	.word	0x00082500
    d00c:	00b50900 	.word	0x00b50900
    d010:	00190000 	.word	0x00190000
    d014:	0005ba08 	.word	0x0005ba08
    d018:	00083500 	.word	0x00083500
    d01c:	00b50900 	.word	0x00b50900
    d020:	00070000 	.word	0x00070000
    d024:	0005ba08 	.word	0x0005ba08
    d028:	00084500 	.word	0x00084500
    d02c:	00b50900 	.word	0x00b50900
    d030:	00170000 	.word	0x00170000
    d034:	7705f018 	.word	0x7705f018
    d038:	00086d02 	.word	0x00086d02
    d03c:	453e1500 	.word	0x453e1500
    d040:	79050000 	.word	0x79050000
    d044:	00086d02 	.word	0x00086d02
    d048:	00230200 	.word	0x00230200
    d04c:	0046b515 	.word	0x0046b515
    d050:	027a0500 	.word	0x027a0500
    d054:	0000087d 	.word	0x0000087d
    d058:	00782302 	.word	0x00782302
    d05c:	0002ee08 	.word	0x0002ee08
    d060:	00087d00 	.word	0x00087d00
    d064:	00b50900 	.word	0x00b50900
    d068:	001d0000 	.word	0x001d0000
    d06c:	00002c08 	.word	0x00002c08
    d070:	00088d00 	.word	0x00088d00
    d074:	00b50900 	.word	0x00b50900
    d078:	001d0000 	.word	0x001d0000
    d07c:	5d05f019 	.word	0x5d05f019
    d080:	0008af02 	.word	0x0008af02
    d084:	45fe1a00 	.word	0x45fe1a00
    d088:	72050000 	.word	0x72050000
    d08c:	0006f502 	.word	0x0006f502
    d090:	46d81a00 	.word	0x46d81a00
    d094:	7b050000 	.word	0x7b050000
    d098:	00084502 	.word	0x00084502
    d09c:	ba080000 	.word	0xba080000
    d0a0:	bf000005 	.word	0xbf000005
    d0a4:	09000008 	.word	0x09000008
    d0a8:	000000b5 	.word	0x000000b5
    d0ac:	011b0018 	.word	0x011b0018
    d0b0:	000008cb 	.word	0x000008cb
    d0b4:	00045114 	.word	0x00045114
    d0b8:	04100000 	.word	0x04100000
    d0bc:	000008bf 	.word	0x000008bf
    d0c0:	01660410 	.word	0x01660410
    d0c4:	011b0000 	.word	0x011b0000
    d0c8:	000008e3 	.word	0x000008e3
    d0cc:	00002514 	.word	0x00002514
    d0d0:	04100000 	.word	0x04100000
    d0d4:	000008e9 	.word	0x000008e9
    d0d8:	08d70410 	.word	0x08d70410
    d0dc:	57080000 	.word	0x57080000
    d0e0:	ff000006 	.word	0xff000006
    d0e4:	09000008 	.word	0x09000008
    d0e8:	000000b5 	.word	0x000000b5
    d0ec:	3c1c0002 	.word	0x3c1c0002
    d0f0:	01000043 	.word	0x01000043
    d0f4:	091e0606 	.word	0x091e0606
    d0f8:	4b1d0000 	.word	0x4b1d0000
    d0fc:	00000043 	.word	0x00000043
    d100:	0043301d 	.word	0x0043301d
    d104:	271d0100 	.word	0x271d0100
    d108:	02000043 	.word	0x02000043
    d10c:	58011e00 	.word	0x58011e00
    d110:	01000049 	.word	0x01000049
    d114:	00250117 	.word	0x00250117
	...
    d120:	42040000 	.word	0x42040000
    d124:	098b0000 	.word	0x098b0000
    d128:	531f0000 	.word	0x531f0000
    d12c:	01000049 	.word	0x01000049
    d130:	00002511 	.word	0x00002511
    d134:	00422300 	.word	0x00422300
    d138:	6e662000 	.word	0x6e662000
    d13c:	bf110100 	.word	0xbf110100
    d140:	41000002 	.word	0x41000002
    d144:	20000042 	.word	0x20000042
    d148:	00677261 	.word	0x00677261
    d14c:	00f31101 	.word	0x00f31101
    d150:	425f0000 	.word	0x425f0000
    d154:	64200000 	.word	0x64200000
    d158:	f3110100 	.word	0xf3110100
    d15c:	7d000000 	.word	0x7d000000
    d160:	21000042 	.word	0x21000042
    d164:	00004422 	.word	0x00004422
    d168:	098b1801 	.word	0x098b1801
    d16c:	70220000 	.word	0x70220000
    d170:	a7190100 	.word	0xa7190100
    d174:	01000002 	.word	0x01000002
    d178:	0410005c 	.word	0x0410005c
    d17c:	00000207 	.word	0x00000207
    d180:	00466923 	.word	0x00466923
    d184:	03280500 	.word	0x03280500
    d188:	0000099f 	.word	0x0000099f
    d18c:	51160101 	.word	0x51160101
    d190:	00000004 	.word	0x00000004
    d194:	000009ae 	.word	0x000009ae
    d198:	2e030002 	.word	0x2e030002
    d19c:	01040000 	.word	0x01040000
    d1a0:	00000430 	.word	0x00000430
    d1a4:	00497d01 	.word	0x00497d01
    d1a8:	0042a400 	.word	0x0042a400
	...
    d1b4:	002e7300 	.word	0x002e7300
    d1b8:	07040200 	.word	0x07040200
    d1bc:	0000431a 	.word	0x0000431a
    d1c0:	86060102 	.word	0x86060102
    d1c4:	02000005 	.word	0x02000005
    d1c8:	05840801 	.word	0x05840801
    d1cc:	02020000 	.word	0x02020000
    d1d0:	00049405 	.word	0x00049405
    d1d4:	07020200 	.word	0x07020200
    d1d8:	0000064d 	.word	0x0000064d
    d1dc:	69050403 	.word	0x69050403
    d1e0:	0200746e 	.word	0x0200746e
    d1e4:	42960508 	.word	0x42960508
    d1e8:	08020000 	.word	0x08020000
    d1ec:	00431007 	.word	0x00431007
    d1f0:	45720400 	.word	0x45720400
    d1f4:	07020000 	.word	0x07020000
    d1f8:	00000048 	.word	0x00000048
    d1fc:	9b050402 	.word	0x9b050402
    d200:	04000042 	.word	0x04000042
    d204:	00004621 	.word	0x00004621
    d208:	00682c03 	.word	0x00682c03
    d20c:	1a050000 	.word	0x1a050000
    d210:	04000045 	.word	0x04000045
    d214:	00250163 	.word	0x00250163
    d218:	04060000 	.word	0x04060000
    d21c:	00a54703 	.word	0x00a54703
    d220:	14070000 	.word	0x14070000
    d224:	03000045 	.word	0x03000045
    d228:	00007a48 	.word	0x00007a48
    d22c:	44c60700 	.word	0x44c60700
    d230:	49030000 	.word	0x49030000
    d234:	000000a5 	.word	0x000000a5
    d238:	00330800 	.word	0x00330800
    d23c:	00b50000 	.word	0x00b50000
    d240:	b5090000 	.word	0xb5090000
    d244:	03000000 	.word	0x03000000
    d248:	07040a00 	.word	0x07040a00
    d24c:	4403080b 	.word	0x4403080b
    d250:	000000dd 	.word	0x000000dd
    d254:	00460b0c 	.word	0x00460b0c
    d258:	48450300 	.word	0x48450300
    d25c:	02000000 	.word	0x02000000
    d260:	130c0023 	.word	0x130c0023
    d264:	03000046 	.word	0x03000046
    d268:	0000864a 	.word	0x0000864a
    d26c:	04230200 	.word	0x04230200
    d270:	45a70400 	.word	0x45a70400
    d274:	4b030000 	.word	0x4b030000
    d278:	000000b8 	.word	0x000000b8
    d27c:	00449804 	.word	0x00449804
    d280:	5d4f0300 	.word	0x5d4f0300
    d284:	0d000000 	.word	0x0d000000
    d288:	46540404 	.word	0x46540404
    d28c:	15050000 	.word	0x15050000
    d290:	00000100 	.word	0x00000100
    d294:	15070402 	.word	0x15070402
    d298:	0e000043 	.word	0x0e000043
    d29c:	000044a9 	.word	0x000044a9
    d2a0:	662d0518 	.word	0x662d0518
    d2a4:	0c000001 	.word	0x0c000001
    d2a8:	000045bf 	.word	0x000045bf
    d2ac:	01662e05 	.word	0x01662e05
    d2b0:	23020000 	.word	0x23020000
    d2b4:	6b5f0f00 	.word	0x6b5f0f00
    d2b8:	482f0500 	.word	0x482f0500
    d2bc:	02000000 	.word	0x02000000
    d2c0:	f60c0423 	.word	0xf60c0423
    d2c4:	05000045 	.word	0x05000045
    d2c8:	0000482f 	.word	0x0000482f
    d2cc:	08230200 	.word	0x08230200
    d2d0:	0044920c 	.word	0x0044920c
    d2d4:	482f0500 	.word	0x482f0500
    d2d8:	02000000 	.word	0x02000000
    d2dc:	a00c0c23 	.word	0xa00c0c23
    d2e0:	05000046 	.word	0x05000046
    d2e4:	0000482f 	.word	0x0000482f
    d2e8:	10230200 	.word	0x10230200
    d2ec:	00785f0f 	.word	0x00785f0f
    d2f0:	016c3005 	.word	0x016c3005
    d2f4:	23020000 	.word	0x23020000
    d2f8:	04100014 	.word	0x04100014
    d2fc:	00000107 	.word	0x00000107
    d300:	0000f508 	.word	0x0000f508
    d304:	00017c00 	.word	0x00017c00
    d308:	00b50900 	.word	0x00b50900
    d30c:	00000000 	.word	0x00000000
    d310:	0044c10e 	.word	0x0044c10e
    d314:	35052400 	.word	0x35052400
    d318:	00000207 	.word	0x00000207
    d31c:	0043f50c 	.word	0x0043f50c
    d320:	48360500 	.word	0x48360500
    d324:	02000000 	.word	0x02000000
    d328:	300c0023 	.word	0x300c0023
    d32c:	05000046 	.word	0x05000046
    d330:	00004837 	.word	0x00004837
    d334:	04230200 	.word	0x04230200
    d338:	00440a0c 	.word	0x00440a0c
    d33c:	48380500 	.word	0x48380500
    d340:	02000000 	.word	0x02000000
    d344:	120c0823 	.word	0x120c0823
    d348:	05000047 	.word	0x05000047
    d34c:	00004839 	.word	0x00004839
    d350:	0c230200 	.word	0x0c230200
    d354:	0045450c 	.word	0x0045450c
    d358:	483a0500 	.word	0x483a0500
    d35c:	02000000 	.word	0x02000000
    d360:	340c1023 	.word	0x340c1023
    d364:	05000045 	.word	0x05000045
    d368:	0000483b 	.word	0x0000483b
    d36c:	14230200 	.word	0x14230200
    d370:	0046a50c 	.word	0x0046a50c
    d374:	483c0500 	.word	0x483c0500
    d378:	02000000 	.word	0x02000000
    d37c:	890c1823 	.word	0x890c1823
    d380:	05000045 	.word	0x05000045
    d384:	0000483d 	.word	0x0000483d
    d388:	1c230200 	.word	0x1c230200
    d38c:	0046e00c 	.word	0x0046e00c
    d390:	483e0500 	.word	0x483e0500
    d394:	02000000 	.word	0x02000000
    d398:	11002023 	.word	0x11002023
    d39c:	00004419 	.word	0x00004419
    d3a0:	47050108 	.word	0x47050108
    d3a4:	00000250 	.word	0x00000250
    d3a8:	0044850c 	.word	0x0044850c
    d3ac:	50480500 	.word	0x50480500
    d3b0:	02000002 	.word	0x02000002
    d3b4:	570c0023 	.word	0x570c0023
    d3b8:	05000043 	.word	0x05000043
    d3bc:	00025049 	.word	0x00025049
    d3c0:	80230300 	.word	0x80230300
    d3c4:	46460c01 	.word	0x46460c01
    d3c8:	4b050000 	.word	0x4b050000
    d3cc:	000000f5 	.word	0x000000f5
    d3d0:	02802303 	.word	0x02802303
    d3d4:	00443e0c 	.word	0x00443e0c
    d3d8:	f54e0500 	.word	0xf54e0500
    d3dc:	03000000 	.word	0x03000000
    d3e0:	00028423 	.word	0x00028423
    d3e4:	0000f308 	.word	0x0000f308
    d3e8:	00026000 	.word	0x00026000
    d3ec:	00b50900 	.word	0x00b50900
    d3f0:	001f0000 	.word	0x001f0000
    d3f4:	00434f11 	.word	0x00434f11
    d3f8:	05019000 	.word	0x05019000
    d3fc:	0002a759 	.word	0x0002a759
    d400:	45bf0c00 	.word	0x45bf0c00
    d404:	5a050000 	.word	0x5a050000
    d408:	000002a7 	.word	0x000002a7
    d40c:	0c002302 	.word	0x0c002302
    d410:	000045d7 	.word	0x000045d7
    d414:	00485b05 	.word	0x00485b05
    d418:	23020000 	.word	0x23020000
    d41c:	448d0c04 	.word	0x448d0c04
    d420:	5d050000 	.word	0x5d050000
    d424:	000002ad 	.word	0x000002ad
    d428:	0c082302 	.word	0x0c082302
    d42c:	00004419 	.word	0x00004419
    d430:	02075e05 	.word	0x02075e05
    d434:	23030000 	.word	0x23030000
    d438:	10000188 	.word	0x10000188
    d43c:	00026004 	.word	0x00026004
    d440:	02bf0800 	.word	0x02bf0800
    d444:	02bd0000 	.word	0x02bd0000
    d448:	b5090000 	.word	0xb5090000
    d44c:	1f000000 	.word	0x1f000000
    d450:	10011200 	.word	0x10011200
    d454:	0002bd04 	.word	0x0002bd04
    d458:	45930e00 	.word	0x45930e00
    d45c:	05080000 	.word	0x05080000
    d460:	0002ee69 	.word	0x0002ee69
    d464:	44040c00 	.word	0x44040c00
    d468:	6a050000 	.word	0x6a050000
    d46c:	000002ee 	.word	0x000002ee
    d470:	0c002302 	.word	0x0c002302
    d474:	00004396 	.word	0x00004396
    d478:	00486b05 	.word	0x00486b05
    d47c:	23020000 	.word	0x23020000
    d480:	04100004 	.word	0x04100004
    d484:	00000033 	.word	0x00000033
    d488:	0045b20e 	.word	0x0045b20e
    d48c:	a9055c00 	.word	0xa9055c00
    d490:	00000432 	.word	0x00000432
    d494:	00705f0f 	.word	0x00705f0f
    d498:	02eeaa05 	.word	0x02eeaa05
    d49c:	23020000 	.word	0x23020000
    d4a0:	725f0f00 	.word	0x725f0f00
    d4a4:	48ab0500 	.word	0x48ab0500
    d4a8:	02000000 	.word	0x02000000
    d4ac:	5f0f0423 	.word	0x5f0f0423
    d4b0:	ac050077 	.word	0xac050077
    d4b4:	00000048 	.word	0x00000048
    d4b8:	0c082302 	.word	0x0c082302
    d4bc:	00004437 	.word	0x00004437
    d4c0:	003aad05 	.word	0x003aad05
    d4c4:	23020000 	.word	0x23020000
    d4c8:	44dd0c0c 	.word	0x44dd0c0c
    d4cc:	ae050000 	.word	0xae050000
    d4d0:	0000003a 	.word	0x0000003a
    d4d4:	0f0e2302 	.word	0x0f0e2302
    d4d8:	0066625f 	.word	0x0066625f
    d4dc:	02c5af05 	.word	0x02c5af05
    d4e0:	23020000 	.word	0x23020000
    d4e4:	43cf0c10 	.word	0x43cf0c10
    d4e8:	b0050000 	.word	0xb0050000
    d4ec:	00000048 	.word	0x00000048
    d4f0:	0c182302 	.word	0x0c182302
    d4f4:	00004427 	.word	0x00004427
    d4f8:	00f3b705 	.word	0x00f3b705
    d4fc:	23020000 	.word	0x23020000
    d500:	44b10c1c 	.word	0x44b10c1c
    d504:	b9050000 	.word	0xb9050000
    d508:	000005c1 	.word	0x000005c1
    d50c:	0c202302 	.word	0x0c202302
    d510:	0000452d 	.word	0x0000452d
    d514:	05f1bb05 	.word	0x05f1bb05
    d518:	23020000 	.word	0x23020000
    d51c:	461b0c24 	.word	0x461b0c24
    d520:	bd050000 	.word	0xbd050000
    d524:	00000616 	.word	0x00000616
    d528:	0c282302 	.word	0x0c282302
    d52c:	00000a5c 	.word	0x00000a5c
    d530:	0631be05 	.word	0x0631be05
    d534:	23020000 	.word	0x23020000
    d538:	755f0f2c 	.word	0x755f0f2c
    d53c:	c1050062 	.word	0xc1050062
    d540:	000002c5 	.word	0x000002c5
    d544:	0f302302 	.word	0x0f302302
    d548:	0070755f 	.word	0x0070755f
    d54c:	02eec205 	.word	0x02eec205
    d550:	23020000 	.word	0x23020000
    d554:	755f0f38 	.word	0x755f0f38
    d558:	c3050072 	.word	0xc3050072
    d55c:	00000048 	.word	0x00000048
    d560:	0c3c2302 	.word	0x0c3c2302
    d564:	000043fe 	.word	0x000043fe
    d568:	0637c605 	.word	0x0637c605
    d56c:	23020000 	.word	0x23020000
    d570:	46d20c40 	.word	0x46d20c40
    d574:	c7050000 	.word	0xc7050000
    d578:	00000647 	.word	0x00000647
    d57c:	0f432302 	.word	0x0f432302
    d580:	00626c5f 	.word	0x00626c5f
    d584:	02c5ca05 	.word	0x02c5ca05
    d588:	23020000 	.word	0x23020000
    d58c:	444d0c44 	.word	0x444d0c44
    d590:	cd050000 	.word	0xcd050000
    d594:	00000048 	.word	0x00000048
    d598:	0c4c2302 	.word	0x0c4c2302
    d59c:	0000445e 	.word	0x0000445e
    d5a0:	0048ce05 	.word	0x0048ce05
    d5a4:	23020000 	.word	0x23020000
    d5a8:	47220c50 	.word	0x47220c50
    d5ac:	d1050000 	.word	0xd1050000
    d5b0:	00000451 	.word	0x00000451
    d5b4:	0c542302 	.word	0x0c542302
    d5b8:	00004521 	.word	0x00004521
    d5bc:	00e8d505 	.word	0x00e8d505
    d5c0:	23020000 	.word	0x23020000
    d5c4:	01130058 	.word	0x01130058
    d5c8:	00000048 	.word	0x00000048
    d5cc:	00000451 	.word	0x00000451
    d5d0:	00045114 	.word	0x00045114
    d5d4:	00f31400 	.word	0x00f31400
    d5d8:	b4140000 	.word	0xb4140000
    d5dc:	14000005 	.word	0x14000005
    d5e0:	00000048 	.word	0x00000048
    d5e4:	57041000 	.word	0x57041000
    d5e8:	11000004 	.word	0x11000004
    d5ec:	000045fe 	.word	0x000045fe
    d5f0:	25050400 	.word	0x25050400
    d5f4:	000005b4 	.word	0x000005b4
    d5f8:	00462915 	.word	0x00462915
    d5fc:	02410500 	.word	0x02410500
    d600:	00000048 	.word	0x00000048
    d604:	15002302 	.word	0x15002302
    d608:	00004446 	.word	0x00004446
    d60c:	a4024605 	.word	0xa4024605
    d610:	02000006 	.word	0x02000006
    d614:	cd150423 	.word	0xcd150423
    d618:	05000044 	.word	0x05000044
    d61c:	06a40246 	.word	0x06a40246
    d620:	23020000 	.word	0x23020000
    d624:	44a11508 	.word	0x44a11508
    d628:	46050000 	.word	0x46050000
    d62c:	0006a402 	.word	0x0006a402
    d630:	0c230200 	.word	0x0c230200
    d634:	0045d215 	.word	0x0045d215
    d638:	02480500 	.word	0x02480500
    d63c:	00000048 	.word	0x00000048
    d640:	15102302 	.word	0x15102302
    d644:	000043a4 	.word	0x000043a4
    d648:	af024905 	.word	0xaf024905
    d64c:	02000008 	.word	0x02000008
    d650:	7c151423 	.word	0x7c151423
    d654:	05000046 	.word	0x05000046
    d658:	0048024b 	.word	0x0048024b
    d65c:	23020000 	.word	0x23020000
    d660:	45dc1530 	.word	0x45dc1530
    d664:	4c050000 	.word	0x4c050000
    d668:	0005e602 	.word	0x0005e602
    d66c:	34230200 	.word	0x34230200
    d670:	00454e15 	.word	0x00454e15
    d674:	024e0500 	.word	0x024e0500
    d678:	00000048 	.word	0x00000048
    d67c:	15382302 	.word	0x15382302
    d680:	000045ec 	.word	0x000045ec
    d684:	cb025005 	.word	0xcb025005
    d688:	02000008 	.word	0x02000008
    d68c:	0c153c23 	.word	0x0c153c23
    d690:	05000045 	.word	0x05000045
    d694:	01660253 	.word	0x01660253
    d698:	23020000 	.word	0x23020000
    d69c:	44b71540 	.word	0x44b71540
    d6a0:	54050000 	.word	0x54050000
    d6a4:	00004802 	.word	0x00004802
    d6a8:	44230200 	.word	0x44230200
    d6ac:	00470d15 	.word	0x00470d15
    d6b0:	02550500 	.word	0x02550500
    d6b4:	00000166 	.word	0x00000166
    d6b8:	15482302 	.word	0x15482302
    d6bc:	00004568 	.word	0x00004568
    d6c0:	d1025605 	.word	0xd1025605
    d6c4:	02000008 	.word	0x02000008
    d6c8:	d5154c23 	.word	0xd5154c23
    d6cc:	05000044 	.word	0x05000044
    d6d0:	00480259 	.word	0x00480259
    d6d4:	23020000 	.word	0x23020000
    d6d8:	44561550 	.word	0x44561550
    d6dc:	5a050000 	.word	0x5a050000
    d6e0:	0005b402 	.word	0x0005b402
    d6e4:	54230200 	.word	0x54230200
    d6e8:	00458415 	.word	0x00458415
    d6ec:	027c0500 	.word	0x027c0500
    d6f0:	0000088d 	.word	0x0000088d
    d6f4:	15582302 	.word	0x15582302
    d6f8:	0000434f 	.word	0x0000434f
    d6fc:	a7027f05 	.word	0xa7027f05
    d700:	03000002 	.word	0x03000002
    d704:	1502c823 	.word	0x1502c823
    d708:	000044ea 	.word	0x000044ea
    d70c:	60028005 	.word	0x60028005
    d710:	03000002 	.word	0x03000002
    d714:	1502cc23 	.word	0x1502cc23
    d718:	000046c8 	.word	0x000046c8
    d71c:	e3028305 	.word	0xe3028305
    d720:	03000008 	.word	0x03000008
    d724:	1505dc23 	.word	0x1505dc23
    d728:	0000442f 	.word	0x0000442f
    d72c:	63028805 	.word	0x63028805
    d730:	03000006 	.word	0x03000006
    d734:	1505e023 	.word	0x1505e023
    d738:	00004414 	.word	0x00004414
    d73c:	ef028905 	.word	0xef028905
    d740:	03000008 	.word	0x03000008
    d744:	0005ec23 	.word	0x0005ec23
    d748:	05ba0410 	.word	0x05ba0410
    d74c:	01020000 	.word	0x01020000
    d750:	00058d08 	.word	0x00058d08
    d754:	32041000 	.word	0x32041000
    d758:	13000004 	.word	0x13000004
    d75c:	00004801 	.word	0x00004801
    d760:	0005e600 	.word	0x0005e600
    d764:	04511400 	.word	0x04511400
    d768:	f3140000 	.word	0xf3140000
    d76c:	14000000 	.word	0x14000000
    d770:	000005e6 	.word	0x000005e6
    d774:	00004814 	.word	0x00004814
    d778:	04100000 	.word	0x04100000
    d77c:	000005ec 	.word	0x000005ec
    d780:	0005ba16 	.word	0x0005ba16
    d784:	c7041000 	.word	0xc7041000
    d788:	13000005 	.word	0x13000005
    d78c:	00006f01 	.word	0x00006f01
    d790:	00061600 	.word	0x00061600
    d794:	04511400 	.word	0x04511400
    d798:	f3140000 	.word	0xf3140000
    d79c:	14000000 	.word	0x14000000
    d7a0:	0000006f 	.word	0x0000006f
    d7a4:	00004814 	.word	0x00004814
    d7a8:	04100000 	.word	0x04100000
    d7ac:	000005f7 	.word	0x000005f7
    d7b0:	00480113 	.word	0x00480113
    d7b4:	06310000 	.word	0x06310000
    d7b8:	51140000 	.word	0x51140000
    d7bc:	14000004 	.word	0x14000004
    d7c0:	000000f3 	.word	0x000000f3
    d7c4:	1c041000 	.word	0x1c041000
    d7c8:	08000006 	.word	0x08000006
    d7cc:	00000033 	.word	0x00000033
    d7d0:	00000647 	.word	0x00000647
    d7d4:	0000b509 	.word	0x0000b509
    d7d8:	08000200 	.word	0x08000200
    d7dc:	00000033 	.word	0x00000033
    d7e0:	00000657 	.word	0x00000657
    d7e4:	0000b509 	.word	0x0000b509
    d7e8:	05000000 	.word	0x05000000
    d7ec:	000045a0 	.word	0x000045a0
    d7f0:	f4010e05 	.word	0xf4010e05
    d7f4:	17000002 	.word	0x17000002
    d7f8:	000046af 	.word	0x000046af
    d7fc:	0113050c 	.word	0x0113050c
    d800:	0000069e 	.word	0x0000069e
    d804:	0045bf15 	.word	0x0045bf15
    d808:	01140500 	.word	0x01140500
    d80c:	0000069e 	.word	0x0000069e
    d810:	15002302 	.word	0x15002302
    d814:	000044e3 	.word	0x000044e3
    d818:	48011505 	.word	0x48011505
    d81c:	02000000 	.word	0x02000000
    d820:	9a150423 	.word	0x9a150423
    d824:	05000045 	.word	0x05000045
    d828:	06a40116 	.word	0x06a40116
    d82c:	23020000 	.word	0x23020000
    d830:	04100008 	.word	0x04100008
    d834:	00000663 	.word	0x00000663
    d838:	06570410 	.word	0x06570410
    d83c:	9c170000 	.word	0x9c170000
    d840:	0e000043 	.word	0x0e000043
    d844:	e5012e05 	.word	0xe5012e05
    d848:	15000006 	.word	0x15000006
    d84c:	00004605 	.word	0x00004605
    d850:	e5012f05 	.word	0xe5012f05
    d854:	02000006 	.word	0x02000006
    d858:	27150023 	.word	0x27150023
    d85c:	05000045 	.word	0x05000045
    d860:	06e50130 	.word	0x06e50130
    d864:	23020000 	.word	0x23020000
    d868:	464f1506 	.word	0x464f1506
    d86c:	31050000 	.word	0x31050000
    d870:	00004101 	.word	0x00004101
    d874:	0c230200 	.word	0x0c230200
    d878:	00410800 	.word	0x00410800
    d87c:	06f50000 	.word	0x06f50000
    d880:	b5090000 	.word	0xb5090000
    d884:	02000000 	.word	0x02000000
    d888:	05d01800 	.word	0x05d01800
    d88c:	0815025f 	.word	0x0815025f
    d890:	93150000 	.word	0x93150000
    d894:	05000046 	.word	0x05000046
    d898:	00250260 	.word	0x00250260
    d89c:	23020000 	.word	0x23020000
    d8a0:	46391500 	.word	0x46391500
    d8a4:	61050000 	.word	0x61050000
    d8a8:	0005b402 	.word	0x0005b402
    d8ac:	04230200 	.word	0x04230200
    d8b0:	0044ff15 	.word	0x0044ff15
    d8b4:	02620500 	.word	0x02620500
    d8b8:	00000815 	.word	0x00000815
    d8bc:	15082302 	.word	0x15082302
    d8c0:	000046eb 	.word	0x000046eb
    d8c4:	7c026305 	.word	0x7c026305
    d8c8:	02000001 	.word	0x02000001
    d8cc:	59152423 	.word	0x59152423
    d8d0:	05000045 	.word	0x05000045
    d8d4:	00480264 	.word	0x00480264
    d8d8:	23020000 	.word	0x23020000
    d8dc:	45ba1548 	.word	0x45ba1548
    d8e0:	65050000 	.word	0x65050000
    d8e4:	00005602 	.word	0x00005602
    d8e8:	50230200 	.word	0x50230200
    d8ec:	0046fa15 	.word	0x0046fa15
    d8f0:	02660500 	.word	0x02660500
    d8f4:	000006aa 	.word	0x000006aa
    d8f8:	15582302 	.word	0x15582302
    d8fc:	000045c5 	.word	0x000045c5
    d900:	dd026705 	.word	0xdd026705
    d904:	02000000 	.word	0x02000000
    d908:	ff156823 	.word	0xff156823
    d90c:	05000046 	.word	0x05000046
    d910:	00dd0268 	.word	0x00dd0268
    d914:	23020000 	.word	0x23020000
    d918:	43e71570 	.word	0x43e71570
    d91c:	69050000 	.word	0x69050000
    d920:	0000dd02 	.word	0x0000dd02
    d924:	78230200 	.word	0x78230200
    d928:	0046be15 	.word	0x0046be15
    d92c:	026a0500 	.word	0x026a0500
    d930:	00000825 	.word	0x00000825
    d934:	01802303 	.word	0x01802303
    d938:	0044f315 	.word	0x0044f315
    d93c:	026b0500 	.word	0x026b0500
    d940:	00000835 	.word	0x00000835
    d944:	01882303 	.word	0x01882303
    d948:	00465c15 	.word	0x00465c15
    d94c:	026c0500 	.word	0x026c0500
    d950:	00000048 	.word	0x00000048
    d954:	01a02303 	.word	0x01a02303
    d958:	00447715 	.word	0x00447715
    d95c:	026d0500 	.word	0x026d0500
    d960:	000000dd 	.word	0x000000dd
    d964:	01a42303 	.word	0x01a42303
    d968:	0043d815 	.word	0x0043d815
    d96c:	026e0500 	.word	0x026e0500
    d970:	000000dd 	.word	0x000000dd
    d974:	01ac2303 	.word	0x01ac2303
    d978:	00446615 	.word	0x00446615
    d97c:	026f0500 	.word	0x026f0500
    d980:	000000dd 	.word	0x000000dd
    d984:	01b42303 	.word	0x01b42303
    d988:	0043af15 	.word	0x0043af15
    d98c:	02700500 	.word	0x02700500
    d990:	000000dd 	.word	0x000000dd
    d994:	01bc2303 	.word	0x01bc2303
    d998:	0043be15 	.word	0x0043be15
    d99c:	02710500 	.word	0x02710500
    d9a0:	000000dd 	.word	0x000000dd
    d9a4:	01c42303 	.word	0x01c42303
    d9a8:	05ba0800 	.word	0x05ba0800
    d9ac:	08250000 	.word	0x08250000
    d9b0:	b5090000 	.word	0xb5090000
    d9b4:	19000000 	.word	0x19000000
    d9b8:	05ba0800 	.word	0x05ba0800
    d9bc:	08350000 	.word	0x08350000
    d9c0:	b5090000 	.word	0xb5090000
    d9c4:	07000000 	.word	0x07000000
    d9c8:	05ba0800 	.word	0x05ba0800
    d9cc:	08450000 	.word	0x08450000
    d9d0:	b5090000 	.word	0xb5090000
    d9d4:	17000000 	.word	0x17000000
    d9d8:	05f01800 	.word	0x05f01800
    d9dc:	086d0277 	.word	0x086d0277
    d9e0:	3e150000 	.word	0x3e150000
    d9e4:	05000045 	.word	0x05000045
    d9e8:	086d0279 	.word	0x086d0279
    d9ec:	23020000 	.word	0x23020000
    d9f0:	46b51500 	.word	0x46b51500
    d9f4:	7a050000 	.word	0x7a050000
    d9f8:	00087d02 	.word	0x00087d02
    d9fc:	78230200 	.word	0x78230200
    da00:	02ee0800 	.word	0x02ee0800
    da04:	087d0000 	.word	0x087d0000
    da08:	b5090000 	.word	0xb5090000
    da0c:	1d000000 	.word	0x1d000000
    da10:	00250800 	.word	0x00250800
    da14:	088d0000 	.word	0x088d0000
    da18:	b5090000 	.word	0xb5090000
    da1c:	1d000000 	.word	0x1d000000
    da20:	05f01900 	.word	0x05f01900
    da24:	08af025d 	.word	0x08af025d
    da28:	fe1a0000 	.word	0xfe1a0000
    da2c:	05000045 	.word	0x05000045
    da30:	06f50272 	.word	0x06f50272
    da34:	d81a0000 	.word	0xd81a0000
    da38:	05000046 	.word	0x05000046
    da3c:	0845027b 	.word	0x0845027b
    da40:	08000000 	.word	0x08000000
    da44:	000005ba 	.word	0x000005ba
    da48:	000008bf 	.word	0x000008bf
    da4c:	0000b509 	.word	0x0000b509
    da50:	1b001800 	.word	0x1b001800
    da54:	0008cb01 	.word	0x0008cb01
    da58:	04511400 	.word	0x04511400
    da5c:	10000000 	.word	0x10000000
    da60:	0008bf04 	.word	0x0008bf04
    da64:	66041000 	.word	0x66041000
    da68:	1b000001 	.word	0x1b000001
    da6c:	0008e301 	.word	0x0008e301
    da70:	00481400 	.word	0x00481400
    da74:	10000000 	.word	0x10000000
    da78:	0008e904 	.word	0x0008e904
    da7c:	d7041000 	.word	0xd7041000
    da80:	08000008 	.word	0x08000008
    da84:	00000657 	.word	0x00000657
    da88:	000008ff 	.word	0x000008ff
    da8c:	0000b509 	.word	0x0000b509
    da90:	1c000200 	.word	0x1c000200
    da94:	00496c01 	.word	0x00496c01
    da98:	01120100 	.word	0x01120100
	...
    daa4:	0000429b 	.word	0x0000429b
    daa8:	00000992 	.word	0x00000992
    daac:	00468e1d 	.word	0x00468e1d
    dab0:	48100100 	.word	0x48100100
    dab4:	c6000000 	.word	0xc6000000
    dab8:	1e000042 	.word	0x1e000042
    dabc:	10010064 	.word	0x10010064
    dac0:	000000f3 	.word	0x000000f3
    dac4:	00004315 	.word	0x00004315
    dac8:	0100701f 	.word	0x0100701f
    dacc:	0002a713 	.word	0x0002a713
    dad0:	20560100 	.word	0x20560100
    dad4:	000049b9 	.word	0x000049b9
    dad8:	09921401 	.word	0x09921401
    dadc:	22200000 	.word	0x22200000
    dae0:	01000044 	.word	0x01000044
    dae4:	00099815 	.word	0x00099815
    dae8:	006e1f00 	.word	0x006e1f00
    daec:	00481601 	.word	0x00481601
    daf0:	55010000 	.word	0x55010000
    daf4:	01006921 	.word	0x01006921
    daf8:	00004817 	.word	0x00004817
    dafc:	6e662200 	.word	0x6e662200
    db00:	bf180100 	.word	0xbf180100
    db04:	33000002 	.word	0x33000002
    db08:	23000043 	.word	0x23000043
    db0c:	000049bf 	.word	0x000049bf
    db10:	e8244901 	.word	0xe8244901
    db14:	1f000002 	.word	0x1f000002
    db18:	00646e69 	.word	0x00646e69
    db1c:	00482701 	.word	0x00482701
    db20:	58010000 	.word	0x58010000
    db24:	04100000 	.word	0x04100000
    db28:	000002a7 	.word	0x000002a7
    db2c:	02070410 	.word	0x02070410
    db30:	69250000 	.word	0x69250000
    db34:	05000046 	.word	0x05000046
    db38:	09ac0328 	.word	0x09ac0328
    db3c:	01010000 	.word	0x01010000
    db40:	00045116 	.word	0x00045116
    db44:	00490000 	.word	0x00490000
    db48:	00020000 	.word	0x00020000
    db4c:	00002fd3 	.word	0x00002fd3
    db50:	2f920104 	.word	0x2f920104
    db54:	03080000 	.word	0x03080000
    db58:	72630000 	.word	0x72630000
    db5c:	612e6e74 	.word	0x612e6e74
    db60:	63006d73 	.word	0x63006d73
    db64:	69775c3a 	.word	0x69775c3a
    db68:	6d72616e 	.word	0x6d72616e
    db6c:	75625c73 	.word	0x75625c73
    db70:	5c646c69 	.word	0x5c646c69
    db74:	2d636367 	.word	0x2d636367
    db78:	6c697562 	.word	0x6c697562
    db7c:	63675c64 	.word	0x63675c64
    db80:	4e470063 	.word	0x4e470063
    db84:	53412055 	.word	0x53412055
    db88:	312e3220 	.word	0x312e3220
    db8c:	30352e38 	.word	0x30352e38
    db90:	Address 0x0000db90 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	10001101 	andne	r1, r0, r1, lsl #2
       4:	03065506 	movweq	r5, #25862	; 0x6506
       8:	25081b08 	strcs	r1, [r8, #-2824]
       c:	00051308 	andeq	r1, r5, r8, lsl #6
      10:	11010000 	tstne	r1, r0
      14:	11061000 	tstne	r6, r0
      18:	03011201 	movweq	r1, #4609	; 0x1201
      1c:	25081b08 	strcs	r1, [r8, #-2824]
      20:	00051308 	andeq	r1, r5, r8, lsl #6
      24:	11010000 	tstne	r1, r0
      28:	130e2501 	movwne	r2, #58625	; 0xe501
      2c:	1b0e030b 	blne	380c60 <__Stack_Size+0x380860>
      30:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
      34:	00061001 	andeq	r1, r6, r1
      38:	00240200 	eoreq	r0, r4, r0, lsl #4
      3c:	0b3e0b0b 	bleq	f82c70 <__Stack_Size+0xf82870>
      40:	00000e03 	andeq	r0, r0, r3, lsl #28
      44:	03001603 	movweq	r1, #1539	; 0x603
      48:	3b0b3a08 	blcc	2ce870 <__Stack_Size+0x2ce470>
      4c:	0013490b 	andseq	r4, r3, fp, lsl #18
      50:	00350400 	eorseq	r0, r5, r0, lsl #8
      54:	00001349 	andeq	r1, r0, r9, asr #6
      58:	0b010405 	bleq	41074 <__Stack_Size+0x40c74>
      5c:	3b0b3a0b 	blcc	2ce890 <__Stack_Size+0x2ce490>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	00280600 	eoreq	r0, r8, r0, lsl #12
      68:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
      6c:	28070000 	stmdacs	r7, {}
      70:	1c080300 	stcne	3, cr0, [r8], {0}
      74:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      78:	0b0b0024 	bleq	2c0110 <__Stack_Size+0x2bfd10>
      7c:	00000b3e 	andeq	r0, r0, lr, lsr fp
      80:	0b011309 	bleq	44cac <__Stack_Size+0x448ac>
      84:	3b0b3a0b 	blcc	2ce8b8 <__Stack_Size+0x2ce4b8>
      88:	00130105 	andseq	r0, r3, r5, lsl #2
      8c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      90:	0b3a0803 	bleq	e820a4 <__Stack_Size+0xe81ca4>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	00000a38 	andeq	r0, r0, r8, lsr sl
      9c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      a0:	3b0b3a0e 	blcc	2ce8e0 <__Stack_Size+0x2ce4e0>
      a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      a8:	0c00000a 	stceq	0, cr0, [r0], {10}
      ac:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      b0:	0b3a0e03 	bleq	e838c4 <__Stack_Size+0xe834c4>
      b4:	0c270b3b 	stceq	11, cr0, [r7], #-236
      b8:	01120111 	tsteq	r2, r1, lsl r1
      bc:	00000a40 	andeq	r0, r0, r0, asr #20
      c0:	3f002e0d 	svccc	0x00002e0d
      c4:	3a0e030c 	bcc	380cfc <__Stack_Size+0x3808fc>
      c8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
      cc:	1201110c 	andne	r1, r1, #3	; 0x3
      d0:	000a4001 	andeq	r4, sl, r1
      d4:	002e0e00 	eoreq	r0, lr, r0, lsl #28
      d8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
      dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
      e0:	01110c27 	tsteq	r1, r7, lsr #24
      e4:	06400112 	undefined
      e8:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
      ec:	030c3f01 	movweq	r3, #52993	; 0xcf01
      f0:	3b0b3a0e 	blcc	2ce930 <__Stack_Size+0x2ce530>
      f4:	110c2705 	tstne	ip, r5, lsl #14
      f8:	40011201 	andmi	r1, r1, r1, lsl #4
      fc:	00130106 	andseq	r0, r3, r6, lsl #2
     100:	00341000 	eorseq	r1, r4, r0
     104:	0b3a0e03 	bleq	e83918 <__Stack_Size+0xe83518>
     108:	1349053b 	movtne	r0, #38203	; 0x953b
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp && !bPrinted)
        {
            if (bMinus) TxDData( USART_PC,'-');
     10c:	00000a02 	andeq	r0, r0, r2, lsl #20
     110:	3f002e11 	svccc	0x00002e11
            TxDData( USART_PC,((u8)wTmp)+'0');
     114:	3a0e030c 	bcc	380d4c <__Stack_Size+0x38094c>
     118:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     11c:	1201110c 	andne	r1, r1, #3	; 0x3
     120:	00064001 	andeq	r4, r6, r1
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     124:	00241200 	eoreq	r1, r4, r0, lsl #4
     128:	0b3e0b0b 	bleq	f82d5c <__Stack_Size+0xf8295c>
     12c:	00000803 	andeq	r0, r0, r3, lsl #16
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     130:	49010113 	stmdbmi	r1, {r0, r1, r4, r8}
     134:	00130113 	andseq	r0, r3, r3, lsl r1
     138:	00211400 	eoreq	r1, r1, r0, lsl #8
                else TxDData( USART_PC, '0');
     13c:	34150000 	ldrcc	r0, [r5]
     140:	3a0e0300 	bcc	380d48 <__Stack_Size+0x380948>
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     144:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     148:	3c0c3f13 	stccc	15, cr3, [ip], {19}
     14c:	1600000c 	strne	r0, [r0], -ip
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     150:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     154:	0b3b0b3a 	bleq	ec2e44 <__Stack_Size+0xec2a44>
        wDigit /= 10;
     158:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     15c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    }
}
     160:	03003417 	movweq	r3, #1047	; 0x417
     164:	3b0b3a0e 	blcc	2ce9a4 <__Stack_Size+0x2ce5a4>
    }
}


void TxD_Dec_S8(s8 wData)
{
     168:	3f13490b 	svccc	0x0013490b
     16c:	000a020c 	andeq	r0, sl, ip, lsl #4
    u16 wTmp,wDigit;
    u8 bMinus = 0;

    bPrinted = 0;

    if (wData&0x80) {
     170:	11010000 	tstne	r1, r0
     174:	130e2501 	movwne	r2, #58625	; 0xe501
        bMinus = 1;
        wData = -wData;
     178:	1b0e030b 	blne	380dac <__Stack_Size+0x3809ac>
     17c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     180:	00061001 	andeq	r1, r6, r1
     184:	00240200 	eoreq	r0, r4, r0, lsl #4
     188:	0b3e0b0b 	bleq	f82dbc <__Stack_Size+0xf829bc>
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
    {
        wTmp = (wData/wDigit);
     18c:	00000e03 	andeq	r0, r0, r3, lsl #28
        if(wTmp && !bPrinted)
     190:	03001603 	movweq	r1, #1539	; 0x603
     194:	3b0b3a08 	blcc	2ce9bc <__Stack_Size+0x2ce5bc>
     198:	0013490b 	andseq	r4, r3, fp, lsl #18
     19c:	00240400 	eoreq	r0, r4, r0, lsl #8
        {
            if (bMinus) TxDData( USART_PC,'-');
     1a0:	0b3e0b0b 	bleq	f82dd4 <__Stack_Size+0xf829d4>
     1a4:	04050000 	streq	r0, [r5]
     1a8:	3a0b0b01 	bcc	2c2db4 <__Stack_Size+0x2c29b4>
            TxDData( USART_PC,((u8)wTmp)+'0');
     1ac:	010b3b0b 	tsteq	fp, fp, lsl #22
     1b0:	06000013 	undefined
     1b4:	08030028 	stmdaeq	r3, {r3, r5}
     1b8:	00000d1c 	andeq	r0, r0, ip, lsl sp
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     1bc:	3f012e07 	svccc	0x00012e07
     1c0:	3a0e030c 	bcc	380df8 <__Stack_Size+0x3809f8>
     1c4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     1c8:	1113490c 	tstne	r3, ip, lsl #18
     1cc:	40011201 	andmi	r1, r1, r1, lsl #4
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
     1d0:	00130106 	andseq	r0, r3, r6, lsl #2
     1d4:	00340800 	eorseq	r0, r4, r0, lsl #16
     1d8:	0b3a0e03 	bleq	e839ec <__Stack_Size+0xe835ec>
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     1dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
        wDigit /= 10;
     1e0:	24090000 	strcs	r0, [r9]
     1e4:	3e0b0b00 	fmacdcc	d0, d11, d0
     1e8:	0008030b 	andeq	r0, r8, fp, lsl #6
     1ec:	01010a00 	tsteq	r1, r0, lsl #20
    }
}
     1f0:	13011349 	movwne	r1, #4937	; 0x1349
     1f4:	210b0000 	tstcs	fp, r0
    }
}


void TxD_Dec_U32(u32 wData)
{
     1f8:	0c000000 	stceq	0, cr0, [r0], {0}
     1fc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     200:	053b0b3a 	ldreq	r0, [fp, #-2874]!

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
    {
        wTmp = (wData/wDigit);
     204:	0c3f1349 	ldceq	3, cr1, [pc], #-292
        if(wTmp)
     208:	00000c3c 	andeq	r0, r0, ip, lsr ip
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     20c:	4900350d 	stmdbmi	r0, {r0, r2, r3, r8, sl, ip, sp}
     210:	00000013 	andeq	r0, r0, r3, lsl r0
     214:	25011101 	strcs	r1, [r1, #-257]
     218:	030b130e 	movweq	r1, #45838	; 0xb30e
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     21c:	110e1b0e 	tstne	lr, lr, lsl #22
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     220:	10011201 	andne	r1, r1, r1, lsl #4
     224:	02000006 	andeq	r0, r0, #6	; 0x6
     228:	08030016 	stmdaeq	r3, {r1, r2, r4}
                else TxDData( USART_PC,'0');
     22c:	0b3b0b3a 	bleq	ec2f1c <__Stack_Size+0xec2b1c>
     230:	00001349 	andeq	r1, r0, r9, asr #6
    u32 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
     234:	0b002403 	bleq	9248 <__Stack_Size+0x8e48>
     238:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     23c:	0400000e 	streq	r0, [r0], #-14
        wDigit /= 10;
     240:	0c3f012e 	ldfeqs	f0, [pc], #-184
     244:	0b3a0e03 	bleq	e83a58 <__Stack_Size+0xe83658>
    }
}
     248:	0c270b3b 	stceq	11, cr0, [r7], #-236
     24c:	01120111 	tsteq	r2, r1, lsl r1
     250:	13010640 	movwne	r0, #5696	; 0x1640
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
    TxDData( USART_PC, bByte - bTmp*10+'0');
}

void TxD_Dec_U16(u16 wData)
{
     254:	05050000 	streq	r0, [r5]
     258:	3a0e0300 	bcc	380e60 <__Stack_Size+0x380a60>
     25c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     260:	00060213 	andeq	r0, r6, r3, lsl r2
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
     264:	00340600 	eorseq	r0, r4, r0, lsl #12
        if(wTmp)
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     268:	0b3a0e03 	bleq	e83a7c <__Stack_Size+0xe8367c>
     26c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     270:	34070000 	strcc	r0, [r7]
     274:	3a0e0300 	bcc	380e7c <__Stack_Size+0x380a7c>
     278:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     27c:	000a0213 	andeq	r0, sl, r3, lsl r2
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     280:	00340800 	eorseq	r0, r4, r0, lsl #16
     284:	0b3a0e03 	bleq	e83a98 <__Stack_Size+0xe83698>
                else TxDData( USART_PC,'0');
     288:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     28c:	00000602 	andeq	r0, r0, r2, lsl #12
    u8 bCount, bPrinted;
    u16 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     290:	0b000f09 	bleq	3ebc <__Stack_Size+0x3abc>
     294:	0013490b 	andseq	r4, r3, fp, lsl #18
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     298:	11010000 	tstne	r1, r0
        wDigit /= 10;
     29c:	130e2501 	movwne	r2, #58625	; 0xe501
     2a0:	1b0e030b 	blne	380ed4 <__Stack_Size+0x380ad4>
     2a4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     2a8:	00061001 	andeq	r1, r6, r1
    }
}
     2ac:	00240200 	eoreq	r0, r4, r0, lsl #4
     2b0:	0b3e0b0b 	bleq	f82ee4 <__Stack_Size+0xf82ae4>
}

void TxD_Dec_U8(u8 bByte)
{
    u8 bTmp;
    bTmp = bByte/100;
     2b4:	00000e03 	andeq	r0, r0, r3, lsl #28
     2b8:	03001603 	movweq	r1, #1539	; 0x603
     2bc:	3b0b3a08 	blcc	2ceae4 <__Stack_Size+0x2ce6e4>
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c0:	0013490b 	andseq	r4, r3, fp, lsl #18
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
}

void TxD_Dec_U8(u8 bByte)
{
     2c4:	00350400 	eorseq	r0, r5, r0, lsl #8
    u8 bTmp;
    bTmp = bByte/100;
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c8:	00001349 	andeq	r1, r0, r9, asr #6
     2cc:	0b010405 	bleq	412e8 <__Stack_Size+0x40ee8>
    bByte -= bTmp*100;
     2d0:	3b0b3a0b 	blcc	2ceb04 <__Stack_Size+0x2ce704>
     2d4:	0013010b 	andseq	r0, r3, fp, lsl #2
     2d8:	00280600 	eoreq	r0, r8, r0, lsl #12
     2dc:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    bTmp = bByte/10;
     2e0:	28070000 	stmdacs	r7, {}
     2e4:	1c080300 	stcne	3, cr0, [r8], {0}
     2e8:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2ec:	0b0b0024 	bleq	2c0384 <__Stack_Size+0x2bff84>
     2f0:	00000b3e 	andeq	r0, r0, lr, lsr fp
     2f4:	0b011309 	bleq	44f20 <__Stack_Size+0x44b20>
    TxDData( USART_PC, bByte - bTmp*10+'0');
     2f8:	3b0b3a0b 	blcc	2ceb2c <__Stack_Size+0x2ce72c>
     2fc:	00130105 	andseq	r0, r3, r5, lsl #2
     300:	000d0a00 	andeq	r0, sp, r0, lsl #20
     304:	0b3a0803 	bleq	e82318 <__Stack_Size+0xe81f18>
     308:	1349053b 	movtne	r0, #38203	; 0x953b
     30c:	00000a38 	andeq	r0, r0, r8, lsr sl
}
     310:	03000d0b 	movweq	r0, #3339	; 0xd0b
     314:	3b0b3a0e 	blcc	2ceb54 <__Stack_Size+0x2ce754>
     318:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}

void TxDHex8(u16 bSentData)
{
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
     31c:	0c00000a 	stceq	0, cr0, [r0], {10}
     320:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     324:	0b3a0e03 	bleq	e83b38 <__Stack_Size+0xe83738>
    if(bTmp > '9') bTmp += 7;
     328:	0c270b3b 	stceq	11, cr0, [r7], #-236
    while(*bData)
        TxDData(PORT, *bData++);
}

void TxDHex8(u16 bSentData)
{
     32c:	01120111 	tsteq	r2, r1, lsl r1
     330:	00000a40 	andeq	r0, r0, r0, asr #20
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
    if(bTmp > '9') bTmp += 7;
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     334:	3f002e0d 	svccc	0x00002e0d

    bTmp = (bSentData & 0x000f) + (u8)'0';
     338:	3a0e030c 	bcc	380f70 <__Stack_Size+0x380b70>
     33c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    if(bTmp > '9') bTmp += 7;
     340:	1201110c 	andne	r1, r1, #3	; 0x3
     344:	00064001 	andeq	r4, r6, r1
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     348:	012e0e00 	teqeq	lr, r0, lsl #28
     34c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
}

void TxDHex16(u16 wSentData)
{
     350:	0b3b0b3a 	bleq	ec3040 <__Stack_Size+0xec2c40>
    TxDHex8((wSentData>>8)&0x00ff );
    TxDHex8( wSentData&0x00ff);
     354:	01110c27 	tsteq	r1, r7, lsr #24
    TxDData(USART_ZIGBEE,bTmp);
}

void TxDHex16(u16 wSentData)
{
    TxDHex8((wSentData>>8)&0x00ff );
     358:	06400112 	undefined
    TxDHex8( wSentData&0x00ff);
     35c:	00001301 	andeq	r1, r0, r1, lsl #6
     360:	0300340f 	movweq	r3, #1039	; 0x40f
}

void TxDHex32(u32 lSentData)
{
     364:	3b0b3a0e 	blcc	2ceba4 <__Stack_Size+0x2ce7a4>
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
     368:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    TxDHex8( wSentData&0x00ff);
}

void TxDHex32(u32 lSentData)
{
    TxDHex16((lSentData>>16)&0x0000ffff );
     36c:	10000006 	andne	r0, r0, r6
    TxDHex16( lSentData&0x0000ffff);
     370:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     374:	0b3b0b3a 	bleq	ec3064 <__Stack_Size+0xec2c64>
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
     378:	0a021349 	beq	850a4 <__Stack_Size+0x84ca4>
     37c:	34110000 	ldrcc	r0, [r1]
     380:	3a0e0300 	bcc	380f88 <__Stack_Size+0x380b88>
    while(*bData)
        TxDData(PORT, *bData++);
     384:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
    while(*bData)
     388:	3c0c3f13 	stccc	15, cr3, [ip], {19}
     38c:	1200000c 	andne	r0, r0, #12	; 0xc
        TxDData(PORT, *bData++);
}
     390:	13490101 	movtne	r0, #37121	; 0x9101
     394:	00001301 	andeq	r1, r0, r1, lsl #6
     398:	00002113 	andeq	r2, r0, r3, lsl r1
     39c:	00341400 	eorseq	r1, r4, r0, lsl #8
     3a0:	0b3a0e03 	bleq	e83bb4 <__Stack_Size+0xe837b4>
     3a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3a8:	0a020c3f 	beq	834ac <__Stack_Size+0x830ac>
     3ac:	01000000 	tsteq	r0, r0
     3b0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     3b4:	0e030b13 	vmoveq.32	d3[0], r0
     3b8:	01110e1b 	tsteq	r1, fp, lsl lr
     3bc:	06100112 	undefined
     3c0:	24020000 	strcs	r0, [r2]
     3c4:	3e0b0b00 	fmacdcc	d0, d11, d0
     3c8:	000e030b 	andeq	r0, lr, fp, lsl #6
     3cc:	00160300 	andseq	r0, r6, r0, lsl #6
     3d0:	0b3a0803 	bleq	e823e4 <__Stack_Size+0xe81fe4>
     3d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3d8:	35040000 	strcc	r0, [r4]
     3dc:	00134900 	andseq	r4, r3, r0, lsl #18
     3e0:	01040500 	tsteq	r4, r0, lsl #10
     3e4:	0b3a0b0b 	bleq	e83018 <__Stack_Size+0xe82c18>
     3e8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     3ec:	28060000 	stmdacs	r6, {}
     3f0:	1c080300 	stcne	3, cr0, [r8], {0}
     3f4:	0700000d 	streq	r0, [r0, -sp]
     3f8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     3fc:	0b3b0b3a 	bleq	ec30ec <__Stack_Size+0xec2cec>
     400:	00001349 	andeq	r1, r0, r9, asr #6
     404:	0b002408 	bleq	942c <__Stack_Size+0x902c>
     408:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     40c:	01130900 	tsteq	r3, r0, lsl #18
     410:	0b3a0b0b 	bleq	e83044 <__Stack_Size+0xe82c44>
     414:	1301053b 	movwne	r0, #5435	; 0x153b
     418:	0d0a0000 	stceq	0, cr0, [sl]
     41c:	3a080300 	bcc	201024 <__Stack_Size+0x200c24>
     420:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     424:	000a3813 	andeq	r3, sl, r3, lsl r8
     428:	000d0b00 	andeq	r0, sp, r0, lsl #22
     42c:	0b3a0e03 	bleq	e83c40 <__Stack_Size+0xe83840>
     430:	1349053b 	movtne	r0, #38203	; 0x953b
     434:	00000a38 	andeq	r0, r0, r8, lsr sl
     438:	3f002e0c 	svccc	0x00002e0c
     43c:	3a0e030c 	bcc	381074 <__Stack_Size+0x380c74>
     440:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     444:	1113490c 	tstne	r3, ip, lsl #18
     448:	40011201 	andmi	r1, r1, r1, lsl #4
     44c:	0d00000a 	stceq	0, cr0, [r0, #-40]
     450:	0b0b0024 	bleq	2c04e8 <__Stack_Size+0x2c00e8>
     454:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     458:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     45c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     460:	3b0b3a0e 	blcc	2ceca0 <__Stack_Size+0x2ce8a0>
     464:	110c270b 	tstne	ip, fp, lsl #14
     468:	40011201 	andmi	r1, r1, r1, lsl #4
     46c:	00130106 	andseq	r0, r3, r6, lsl #2
     470:	00050f00 	andeq	r0, r5, r0, lsl #30
     474:	0b3a0e03 	bleq	e83c88 <__Stack_Size+0xe83888>
     478:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     47c:	00000602 	andeq	r0, r0, r2, lsl #12
     480:	3f012e10 	svccc	0x00012e10
     484:	3a0e030c 	bcc	3810bc <__Stack_Size+0x380cbc>
     488:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     48c:	1113490c 	tstne	r3, ip, lsl #18
     490:	40011201 	andmi	r1, r1, r1, lsl #4
     494:	00130106 	andseq	r0, r3, r6, lsl #2
     498:	00341100 	eorseq	r1, r4, r0, lsl #2
     49c:	0b3a0e03 	bleq	e83cb0 <__Stack_Size+0xe838b0>
     4a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4a4:	00000a02 	andeq	r0, r0, r2, lsl #20
     4a8:	03003412 	movweq	r3, #1042	; 0x412
     4ac:	3b0b3a0e 	blcc	2cecec <__Stack_Size+0x2ce8ec>
     4b0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     4b4:	13000006 	movwne	r0, #6	; 0x6
     4b8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     4bc:	0b3b0b3a 	bleq	ec31ac <__Stack_Size+0xec2dac>
     4c0:	00001349 	andeq	r1, r0, r9, asr #6
     4c4:	03003414 	movweq	r3, #1044	; 0x414
     4c8:	3b0b3a08 	blcc	2cecf0 <__Stack_Size+0x2ce8f0>
     4cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     4d0:	15000006 	strne	r0, [r0, #-6]
     4d4:	13490101 	movtne	r0, #37121	; 0x9101
     4d8:	00001301 	andeq	r1, r0, r1, lsl #6
     4dc:	49002116 	stmdbmi	r0, {r1, r2, r4, r8, sp}
     4e0:	000b2f13 	andeq	r2, fp, r3, lsl pc
     4e4:	002e1700 	eoreq	r1, lr, r0, lsl #14
     4e8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     4ec:	0b3b0b3a 	bleq	ec31dc <__Stack_Size+0xec2ddc>
     4f0:	01110c27 	tsteq	r1, r7, lsr #24
     4f4:	06400112 	undefined
     4f8:	34180000 	ldrcc	r0, [r8]
     4fc:	3a0e0300 	bcc	381104 <__Stack_Size+0x380d04>
     500:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     504:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     508:	0000000a 	andeq	r0, r0, sl
     50c:	25011101 	strcs	r1, [r1, #-257]
     510:	030b130e 	movweq	r1, #45838	; 0xb30e
     514:	110e1b0e 	tstne	lr, lr, lsl #22
     518:	10011201 	andne	r1, r1, r1, lsl #4
     51c:	02000006 	andeq	r0, r0, #6	; 0x6
     520:	0b0b0024 	bleq	2c05b8 <__Stack_Size+0x2c01b8>
     524:	0e030b3e 	vmoveq.16	d3[0], r0
     528:	24030000 	strcs	r0, [r3]
     52c:	3e0b0b00 	fmacdcc	d0, d11, d0
     530:	0400000b 	streq	r0, [r0], #-11
     534:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     538:	0b3a0e03 	bleq	e83d4c <__Stack_Size+0xe8394c>
     53c:	0c270b3b 	stceq	11, cr0, [r7], #-236
     540:	01120111 	tsteq	r2, r1, lsl r1
     544:	00000a40 	andeq	r0, r0, r0, asr #20
     548:	3f012e05 	svccc	0x00012e05
     54c:	3a0e030c 	bcc	381184 <__Stack_Size+0x380d84>
     550:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     554:	1113490c 	tstne	r3, ip, lsl #18
     558:	40011201 	andmi	r1, r1, r1, lsl #4
     55c:	00130106 	andseq	r0, r3, r6, lsl #2
     560:	00050600 	andeq	r0, r5, r0, lsl #12
     564:	0b3a0e03 	bleq	e83d78 <__Stack_Size+0xe83978>
     568:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     56c:	00000602 	andeq	r0, r0, r2, lsl #12
     570:	03003407 	movweq	r3, #1031	; 0x407
     574:	3b0b3a08 	blcc	2ced9c <__Stack_Size+0x2ce99c>
     578:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     57c:	08000006 	stmdaeq	r0, {r1, r2}
     580:	0b0b0024 	bleq	2c0618 <__Stack_Size+0x2c0218>
     584:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     588:	0f090000 	svceq	0x00090000
     58c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     590:	0a000013 	beq	5e4 <__Stack_Size+0x1e4>
     594:	08030034 	stmdaeq	r3, {r2, r4, r5}
     598:	0b3b0b3a 	bleq	ec3288 <__Stack_Size+0xec2e88>
     59c:	0a021349 	beq	852c8 <__Stack_Size+0x84ec8>
     5a0:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     5a4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     5a8:	3b0b3a0e 	blcc	2cede8 <__Stack_Size+0x2ce9e8>
     5ac:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     5b0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     5b4:	00064001 	andeq	r4, r6, r1
     5b8:	11010000 	tstne	r1, r0
     5bc:	130e2501 	movwne	r2, #58625	; 0xe501
     5c0:	1b0e030b 	blne	3811f4 <__Stack_Size+0x380df4>
     5c4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     5c8:	00061001 	andeq	r1, r6, r1
     5cc:	00240200 	eoreq	r0, r4, r0, lsl #4
     5d0:	0b3e0b0b 	bleq	f83204 <__Stack_Size+0xf82e04>
     5d4:	00000e03 	andeq	r0, r0, r3, lsl #28
     5d8:	03001603 	movweq	r1, #1539	; 0x603
     5dc:	3b0b3a08 	blcc	2cee04 <__Stack_Size+0x2cea04>
     5e0:	0013490b 	andseq	r4, r3, fp, lsl #18
     5e4:	00350400 	eorseq	r0, r5, r0, lsl #8
     5e8:	00001349 	andeq	r1, r0, r9, asr #6
     5ec:	0b010405 	bleq	41608 <__Stack_Size+0x41208>
     5f0:	3b0b3a0b 	blcc	2cee24 <__Stack_Size+0x2cea24>
     5f4:	0013010b 	andseq	r0, r3, fp, lsl #2
     5f8:	00280600 	eoreq	r0, r8, r0, lsl #12
     5fc:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     600:	28070000 	stmdacs	r7, {}
     604:	1c080300 	stcne	3, cr0, [r8], {0}
     608:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     60c:	0b0b0024 	bleq	2c06a4 <__Stack_Size+0x2c02a4>
     610:	00000b3e 	andeq	r0, r0, lr, lsr fp
     614:	0b011309 	bleq	45240 <__Stack_Size+0x44e40>
     618:	3b0b3a0b 	blcc	2cee4c <__Stack_Size+0x2cea4c>
     61c:	00130105 	andseq	r0, r3, r5, lsl #2
     620:	000d0a00 	andeq	r0, sp, r0, lsl #20
     624:	0b3a0803 	bleq	e82638 <__Stack_Size+0xe82238>
     628:	1349053b 	movtne	r0, #38203	; 0x953b
     62c:	00000a38 	andeq	r0, r0, r8, lsr sl
     630:	03000d0b 	movweq	r0, #3339	; 0xd0b
     634:	3b0b3a0e 	blcc	2cee74 <__Stack_Size+0x2cea74>
     638:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     63c:	0c00000a 	stceq	0, cr0, [r0], {10}
     640:	0c3f012e 	ldfeqs	f0, [pc], #-184
     644:	0b3a0e03 	bleq	e83e58 <__Stack_Size+0xe83a58>
     648:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     64c:	01111349 	tsteq	r1, r9, asr #6
     650:	06400112 	undefined
     654:	00001301 	andeq	r1, r0, r1, lsl #6
     658:	0300340d 	movweq	r3, #1037	; 0x40d
     65c:	3b0b3a0e 	blcc	2cee9c <__Stack_Size+0x2cea9c>
     660:	00134905 	andseq	r4, r3, r5, lsl #18
     664:	012e0e00 	teqeq	lr, r0, lsl #28
     668:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     66c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     670:	01110c27 	tsteq	r1, r7, lsr #24
     674:	06400112 	undefined
     678:	00001301 	andeq	r1, r0, r1, lsl #6
     67c:	0300340f 	movweq	r3, #1039	; 0x40f
     680:	3b0b3a0e 	blcc	2ceec0 <__Stack_Size+0x2ceac0>
     684:	02134905 	andseq	r4, r3, #81920	; 0x14000
     688:	1000000a 	andne	r0, r0, sl
     68c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     690:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     694:	06021349 	streq	r1, [r2], -r9, asr #6
     698:	05110000 	ldreq	r0, [r1]
     69c:	3a0e0300 	bcc	3812a4 <__Stack_Size+0x380ea4>
     6a0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     6a4:	00060213 	andeq	r0, r6, r3, lsl r2
     6a8:	000a1200 	andeq	r1, sl, r0, lsl #4
     6ac:	0b3a0e03 	bleq	e83ec0 <__Stack_Size+0xe83ac0>
     6b0:	0000053b 	andeq	r0, r0, fp, lsr r5
     6b4:	55010b13 	strpl	r0, [r1, #-2835]
     6b8:	00130106 	andseq	r0, r3, r6, lsl #2
     6bc:	010b1400 	tsteq	fp, r0, lsl #8
     6c0:	01120111 	tsteq	r2, r1, lsl r1
     6c4:	00001301 	andeq	r1, r0, r1, lsl #6
     6c8:	11010b15 	tstne	r1, r5, lsl fp
     6cc:	00011201 	andeq	r1, r1, r1, lsl #4
     6d0:	01011600 	tsteq	r1, r0, lsl #12
     6d4:	13011349 	movwne	r1, #4937	; 0x1349
     6d8:	21170000 	tstcs	r7, r0
     6dc:	2f134900 	svccs	0x00134900
     6e0:	1800000b 	stmdane	r0, {r0, r1, r3}
     6e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     6e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     6ec:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     6f0:	00000a02 	andeq	r0, r0, r2, lsl #20
     6f4:	03003419 	movweq	r3, #1049	; 0x419
     6f8:	3b0b3a0e 	blcc	2cef38 <__Stack_Size+0x2ceb38>
     6fc:	3f13490b 	svccc	0x0013490b
     700:	000a020c 	andeq	r0, sl, ip, lsl #4
     704:	11010000 	tstne	r1, r0
     708:	130e2501 	movwne	r2, #58625	; 0xe501
     70c:	1b0e030b 	blne	381340 <__Stack_Size+0x380f40>
     710:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     714:	00061001 	andeq	r1, r6, r1
     718:	00240200 	eoreq	r0, r4, r0, lsl #4
     71c:	0b3e0b0b 	bleq	f83350 <__Stack_Size+0xf82f50>
     720:	00000e03 	andeq	r0, r0, r3, lsl #28
     724:	03001603 	movweq	r1, #1539	; 0x603
     728:	3b0b3a08 	blcc	2cef50 <__Stack_Size+0x2ceb50>
     72c:	0013490b 	andseq	r4, r3, fp, lsl #18
     730:	00350400 	eorseq	r0, r5, r0, lsl #8
     734:	00001349 	andeq	r1, r0, r9, asr #6
     738:	0b010405 	bleq	41754 <__Stack_Size+0x41354>
     73c:	3b0b3a0b 	blcc	2cef70 <__Stack_Size+0x2ceb70>
     740:	0013010b 	andseq	r0, r3, fp, lsl #2
     744:	00280600 	eoreq	r0, r8, r0, lsl #12
     748:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     74c:	28070000 	stmdacs	r7, {}
     750:	1c080300 	stcne	3, cr0, [r8], {0}
     754:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     758:	0b0b0024 	bleq	2c07f0 <__Stack_Size+0x2c03f0>
     75c:	00000b3e 	andeq	r0, r0, lr, lsr fp
     760:	0b011309 	bleq	4538c <__Stack_Size+0x44f8c>
     764:	3b0b3a0b 	blcc	2cef98 <__Stack_Size+0x2ceb98>
     768:	00130105 	andseq	r0, r3, r5, lsl #2
     76c:	000d0a00 	andeq	r0, sp, r0, lsl #20
     770:	0b3a0803 	bleq	e82784 <__Stack_Size+0xe82384>
     774:	1349053b 	movtne	r0, #38203	; 0x953b
     778:	00000a38 	andeq	r0, r0, r8, lsr sl
     77c:	03000d0b 	movweq	r0, #3339	; 0xd0b
     780:	3b0b3a0e 	blcc	2cefc0 <__Stack_Size+0x2cebc0>
     784:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     788:	0c00000a 	stceq	0, cr0, [r0], {10}
     78c:	0c3f012e 	ldfeqs	f0, [pc], #-184
     790:	0b3a0e03 	bleq	e83fa4 <__Stack_Size+0xe83ba4>
     794:	0c270b3b 	stceq	11, cr0, [r7], #-236
     798:	01111349 	tsteq	r1, r9, asr #6
     79c:	06400112 	undefined
     7a0:	340d0000 	strcc	r0, [sp]
     7a4:	3a0e0300 	bcc	3813ac <__Stack_Size+0x380fac>
     7a8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7ac:	000a0213 	andeq	r0, sl, r3, lsl r2
     7b0:	11010000 	tstne	r1, r0
     7b4:	130e2501 	movwne	r2, #58625	; 0xe501
     7b8:	1b0e030b 	blne	3813ec <__Stack_Size+0x380fec>
     7bc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     7c0:	00061001 	andeq	r1, r6, r1
     7c4:	00240200 	eoreq	r0, r4, r0, lsl #4
     7c8:	0b3e0b0b 	bleq	f833fc <__Stack_Size+0xf82ffc>
     7cc:	00000e03 	andeq	r0, r0, r3, lsl #28
     7d0:	03001603 	movweq	r1, #1539	; 0x603
     7d4:	3b0b3a08 	blcc	2ceffc <__Stack_Size+0x2cebfc>
     7d8:	0013490b 	andseq	r4, r3, fp, lsl #18
     7dc:	00350400 	eorseq	r0, r5, r0, lsl #8
     7e0:	00001349 	andeq	r1, r0, r9, asr #6
     7e4:	0b010405 	bleq	41800 <__Stack_Size+0x41400>
     7e8:	3b0b3a0b 	blcc	2cf01c <__Stack_Size+0x2cec1c>
     7ec:	0013010b 	andseq	r0, r3, fp, lsl #2
     7f0:	00280600 	eoreq	r0, r8, r0, lsl #12
     7f4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     7f8:	28070000 	stmdacs	r7, {}
     7fc:	1c080300 	stcne	3, cr0, [r8], {0}
     800:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     804:	0b0b0024 	bleq	2c089c <__Stack_Size+0x2c049c>
     808:	00000b3e 	andeq	r0, r0, lr, lsr fp
     80c:	0b011309 	bleq	45438 <__Stack_Size+0x45038>
     810:	3b0b3a0b 	blcc	2cf044 <__Stack_Size+0x2cec44>
     814:	00130105 	andseq	r0, r3, r5, lsl #2
     818:	000d0a00 	andeq	r0, sp, r0, lsl #20
     81c:	0b3a0803 	bleq	e82830 <__Stack_Size+0xe82430>
     820:	1349053b 	movtne	r0, #38203	; 0x953b
     824:	00000a38 	andeq	r0, r0, r8, lsr sl
     828:	03000d0b 	movweq	r0, #3339	; 0xd0b
     82c:	3b0b3a0e 	blcc	2cf06c <__Stack_Size+0x2cec6c>
     830:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     834:	0c00000a 	stceq	0, cr0, [r0], {10}
     838:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     83c:	0b3b0b3a 	bleq	ec352c <__Stack_Size+0xec312c>
     840:	00001349 	andeq	r1, r0, r9, asr #6
     844:	3f012e0d 	svccc	0x00012e0d
     848:	3a0e030c 	bcc	381480 <__Stack_Size+0x381080>
     84c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     850:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     854:	01064001 	tsteq	r6, r1
     858:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     85c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     860:	0b3b0b3a 	bleq	ec3550 <__Stack_Size+0xec3150>
     864:	00001349 	andeq	r1, r0, r9, asr #6
     868:	3f012e0f 	svccc	0x00012e0f
     86c:	3a0e030c 	bcc	3814a4 <__Stack_Size+0x3810a4>
     870:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     874:	1113490c 	tstne	r3, ip, lsl #18
     878:	40011201 	andmi	r1, r1, r1, lsl #4
     87c:	00130106 	andseq	r0, r3, r6, lsl #2
     880:	00051000 	andeq	r1, r5, r0
     884:	0b3a0e03 	bleq	e84098 <__Stack_Size+0xe83c98>
     888:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     88c:	00000602 	andeq	r0, r0, r2, lsl #12
     890:	3f012e11 	svccc	0x00012e11
     894:	3a0e030c 	bcc	3814cc <__Stack_Size+0x3810cc>
     898:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     89c:	1201110c 	andne	r1, r1, #3	; 0x3
     8a0:	01064001 	tsteq	r6, r1
     8a4:	12000013 	andne	r0, r0, #19	; 0x13
     8a8:	08030005 	stmdaeq	r3, {r0, r2}
     8ac:	0b3b0b3a 	bleq	ec359c <__Stack_Size+0xec319c>
     8b0:	06021349 	streq	r1, [r2], -r9, asr #6
     8b4:	2e130000 	wxorcs	wr0, wr3, wr0
     8b8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     8bc:	3b0b3a0e 	blcc	2cf0fc <__Stack_Size+0x2cecfc>
     8c0:	110c270b 	tstne	ip, fp, lsl #14
     8c4:	40011201 	andmi	r1, r1, r1, lsl #4
     8c8:	00000006 	andeq	r0, r0, r6
     8cc:	25011101 	strcs	r1, [r1, #-257]
     8d0:	030b130e 	movweq	r1, #45838	; 0xb30e
     8d4:	110e1b0e 	tstne	lr, lr, lsl #22
     8d8:	10011201 	andne	r1, r1, r1, lsl #4
     8dc:	02000006 	andeq	r0, r0, #6	; 0x6
     8e0:	0b0b0024 	bleq	2c0978 <__Stack_Size+0x2c0578>
     8e4:	0e030b3e 	vmoveq.16	d3[0], r0
     8e8:	16030000 	strne	r0, [r3], -r0
     8ec:	3a080300 	bcc	2014f4 <__Stack_Size+0x2010f4>
     8f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     8f4:	04000013 	streq	r0, [r0], #-19
     8f8:	13490035 	movtne	r0, #36917	; 0x9035
     8fc:	04050000 	streq	r0, [r5]
     900:	3a0b0b01 	bcc	2c350c <__Stack_Size+0x2c310c>
     904:	010b3b0b 	tsteq	fp, fp, lsl #22
     908:	06000013 	undefined
     90c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     910:	00000d1c 	andeq	r0, r0, ip, lsl sp
     914:	03002807 	movweq	r2, #2055	; 0x807
     918:	000d1c08 	andeq	r1, sp, r8, lsl #24
     91c:	00160800 	andseq	r0, r6, r0, lsl #16
     920:	0b3a0e03 	bleq	e84134 <__Stack_Size+0xe83d34>
     924:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     928:	13090000 	movwne	r0, #36864	; 0x9000
     92c:	3a0b0b01 	bcc	2c3538 <__Stack_Size+0x2c3138>
     930:	010b3b0b 	tsteq	fp, fp, lsl #22
     934:	0a000013 	beq	988 <__Stack_Size+0x588>
     938:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     93c:	0b3b0b3a 	bleq	ec362c <__Stack_Size+0xec322c>
     940:	0a381349 	beq	e0566c <__Stack_Size+0xe0526c>
     944:	0d0b0000 	stceq	0, cr0, [fp]
     948:	3a0e0300 	bcc	381550 <__Stack_Size+0x381150>
     94c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     950:	000a3813 	andeq	r3, sl, r3, lsl r8
     954:	00240c00 	eoreq	r0, r4, r0, lsl #24
     958:	0b3e0b0b 	bleq	f8358c <__Stack_Size+0xf8318c>
     95c:	130d0000 	movwne	r0, #53248	; 0xd000
     960:	3a0b0b01 	bcc	2c356c <__Stack_Size+0x2c316c>
     964:	01053b0b 	tsteq	r5, fp, lsl #22
     968:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     96c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     970:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     974:	0a381349 	beq	e056a0 <__Stack_Size+0xe052a0>
     978:	0d0f0000 	stceq	0, cr0, [pc]
     97c:	3a0e0300 	bcc	381584 <__Stack_Size+0x381184>
     980:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     984:	000a3813 	andeq	r3, sl, r3, lsl r8
     988:	012e1000 	teqeq	lr, r0
     98c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     990:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     994:	13490c27 	movtne	r0, #39975	; 0x9c27
     998:	01120111 	tsteq	r2, r1, lsl r1
     99c:	13010a40 	movwne	r0, #6720	; 0x1a40
     9a0:	05110000 	ldreq	r0, [r1]
     9a4:	3a0e0300 	bcc	3815ac <__Stack_Size+0x3811ac>
     9a8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9ac:	00060213 	andeq	r0, r6, r3, lsl r2
     9b0:	012e1200 	teqeq	lr, r0, lsl #4
     9b4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     9b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     9bc:	01110c27 	tsteq	r1, r7, lsr #24
     9c0:	06400112 	undefined
     9c4:	00001301 	andeq	r1, r0, r1, lsl #6
     9c8:	03003413 	movweq	r3, #1043	; 0x413
     9cc:	3b0b3a0e 	blcc	2cf20c <__Stack_Size+0x2cee0c>
     9d0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     9d4:	1400000a 	strne	r0, [r0], #-10
     9d8:	0c3f012e 	ldfeqs	f0, [pc], #-184
     9dc:	0b3a0e03 	bleq	e841f0 <__Stack_Size+0xe83df0>
     9e0:	0c270b3b 	stceq	11, cr0, [r7], #-236
     9e4:	01120111 	tsteq	r2, r1, lsl r1
     9e8:	13010640 	movwne	r0, #5696	; 0x1640
     9ec:	34150000 	ldrcc	r0, [r5]
     9f0:	3a0e0300 	bcc	3815f8 <__Stack_Size+0x3811f8>
     9f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9f8:	16000013 	undefined
     9fc:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     a00:	0b3a0e03 	bleq	e84214 <__Stack_Size+0xe83e14>
     a04:	0c270b3b 	stceq	11, cr0, [r7], #-236
     a08:	01120111 	tsteq	r2, r1, lsl r1
     a0c:	00000640 	andeq	r0, r0, r0, asr #12
     a10:	03003417 	movweq	r3, #1047	; 0x417
     a14:	3b0b3a0e 	blcc	2cf254 <__Stack_Size+0x2cee54>
     a18:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     a1c:	1800000a 	stmdane	r0, {r1, r3}
     a20:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     a24:	0b3b0b3a 	bleq	ec3714 <__Stack_Size+0xec3314>
     a28:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     a2c:	00000a02 	andeq	r0, r0, r2, lsl #20
     a30:	01110100 	tsteq	r1, r0, lsl #2
     a34:	0b130e25 	bleq	4c42d0 <__Stack_Size+0x4c3ed0>
     a38:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     a3c:	01120111 	tsteq	r2, r1, lsl r1
     a40:	00000610 	andeq	r0, r0, r0, lsl r6
     a44:	0b002402 	bleq	9a54 <__Stack_Size+0x9654>
     a48:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     a4c:	0300000e 	movweq	r0, #14	; 0xe
     a50:	08030016 	stmdaeq	r3, {r1, r2, r4}
     a54:	0b3b0b3a 	bleq	ec3744 <__Stack_Size+0xec3344>
     a58:	00001349 	andeq	r1, r0, r9, asr #6
     a5c:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     a60:	05000013 	streq	r0, [r0, #-19]
     a64:	0b0b0104 	bleq	2c0e7c <__Stack_Size+0x2c0a7c>
     a68:	0b3b0b3a 	bleq	ec3758 <__Stack_Size+0xec3358>
     a6c:	00001301 	andeq	r1, r0, r1, lsl #6
     a70:	03002806 	movweq	r2, #2054	; 0x806
     a74:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     a78:	00280700 	eoreq	r0, r8, r0, lsl #14
     a7c:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     a80:	24080000 	strcs	r0, [r8]
     a84:	3e0b0b00 	fmacdcc	d0, d11, d0
     a88:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     a8c:	0b0b0113 	bleq	2c0ee0 <__Stack_Size+0x2c0ae0>
     a90:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a94:	00001301 	andeq	r1, r0, r1, lsl #6
     a98:	03000d0a 	movweq	r0, #3338	; 0xd0a
     a9c:	3b0b3a08 	blcc	2cf2c4 <__Stack_Size+0x2ceec4>
     aa0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     aa4:	0b00000a 	bleq	ad4 <__Stack_Size+0x6d4>
     aa8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     aac:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     ab0:	0a381349 	beq	e057dc <__Stack_Size+0xe053dc>
     ab4:	160c0000 	strne	r0, [ip], -r0
     ab8:	3a0e0300 	bcc	3816c0 <__Stack_Size+0x3812c0>
     abc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ac0:	0d000013 	stceq	0, cr0, [r0, #-76]
     ac4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ac8:	0b3a0e03 	bleq	e842dc <__Stack_Size+0xe83edc>
     acc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     ad0:	0b201349 	bleq	8057fc <__Stack_Size+0x8053fc>
     ad4:	00001301 	andeq	r1, r0, r1, lsl #6
     ad8:	0300050e 	movweq	r0, #1294	; 0x50e
     adc:	3b0b3a08 	blcc	2cf304 <__Stack_Size+0x2cef04>
     ae0:	00134905 	andseq	r4, r3, r5, lsl #18
     ae4:	00050f00 	andeq	r0, r5, r0, lsl #30
     ae8:	0b3a0e03 	bleq	e842fc <__Stack_Size+0xe83efc>
     aec:	1349053b 	movtne	r0, #38203	; 0x953b
     af0:	34100000 	ldrcc	r0, [r0]
     af4:	3a080300 	bcc	2016fc <__Stack_Size+0x2012fc>
     af8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     afc:	11000013 	tstne	r0, r3, lsl r0
     b00:	0b0b000f 	bleq	2c0b44 <__Stack_Size+0x2c0744>
     b04:	00001349 	andeq	r1, r0, r9, asr #6
     b08:	31012e12 	tstcc	r1, r2, lsl lr
     b0c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b10:	010a4001 	tsteq	sl, r1
     b14:	13000013 	movwne	r0, #19	; 0x13
     b18:	13310005 	teqne	r1, #5	; 0x5
     b1c:	00000602 	andeq	r0, r0, r2, lsl #12
     b20:	3f012e14 	svccc	0x00012e14
     b24:	3a0e030c 	bcc	38175c <__Stack_Size+0x38135c>
     b28:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     b2c:	1201110c 	andne	r1, r1, #3	; 0x3
     b30:	010a4001 	tsteq	sl, r1
     b34:	15000013 	strne	r0, [r0, #-19]
     b38:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     b3c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     b40:	0a021349 	beq	8586c <__Stack_Size+0x8546c>
     b44:	34160000 	ldrcc	r0, [r6]
     b48:	3a080300 	bcc	201750 <__Stack_Size+0x201350>
     b4c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b50:	00060213 	andeq	r0, r6, r3, lsl r2
     b54:	00341700 	eorseq	r1, r4, r0, lsl #14
     b58:	0b3a0803 	bleq	e82b6c <__Stack_Size+0xe8276c>
     b5c:	1349053b 	movtne	r0, #38203	; 0x953b
     b60:	00000a02 	andeq	r0, r0, r2, lsl #20
     b64:	3f002e18 	svccc	0x00002e18
     b68:	3a0e030c 	bcc	3817a0 <__Stack_Size+0x3813a0>
     b6c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     b70:	1201110c 	andne	r1, r1, #3	; 0x3
     b74:	000a4001 	andeq	r4, sl, r1
     b78:	00341900 	eorseq	r1, r4, r0, lsl #18
     b7c:	00001331 	andeq	r1, r0, r1, lsr r3
     b80:	3f012e1a 	svccc	0x00012e1a
     b84:	3a0e030c 	bcc	3817bc <__Stack_Size+0x3813bc>
     b88:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     b8c:	1201110c 	andne	r1, r1, #3	; 0x3
     b90:	01064001 	tsteq	r6, r1
     b94:	1b000013 	blne	be8 <__Stack_Size+0x7e8>
     b98:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b9c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     ba0:	0a021349 	beq	858cc <__Stack_Size+0x854cc>
     ba4:	051c0000 	ldreq	r0, [ip]
     ba8:	3a0e0300 	bcc	3817b0 <__Stack_Size+0x3813b0>
     bac:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bb0:	00060213 	andeq	r0, r6, r3, lsl r2
     bb4:	00341d00 	eorseq	r1, r4, r0, lsl #26
     bb8:	0b3a0e03 	bleq	e843cc <__Stack_Size+0xe83fcc>
     bbc:	1349053b 	movtne	r0, #38203	; 0x953b
     bc0:	00000602 	andeq	r0, r0, r2, lsl #12
     bc4:	4901011e 	stmdbmi	r1, {r1, r2, r3, r4, r8}
     bc8:	00130113 	andseq	r0, r3, r3, lsl r1
     bcc:	00211f00 	eoreq	r1, r1, r0, lsl #30
     bd0:	052f1349 	streq	r1, [pc, #-841]!	; 88f <__Stack_Size+0x48f>
     bd4:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     bd8:	030c3f00 	movweq	r3, #52992	; 0xcf00
     bdc:	3b0b3a0e 	blcc	2cf41c <__Stack_Size+0x2cf01c>
     be0:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     be4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     be8:	00064001 	andeq	r4, r6, r1
     bec:	012e2100 	teqeq	lr, r0, lsl #2
     bf0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     bf4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     bf8:	13490c27 	movtne	r0, #39975	; 0x9c27
     bfc:	01120111 	tsteq	r2, r1, lsl r1
     c00:	13010640 	movwne	r0, #5696	; 0x1640
     c04:	34220000 	strtcc	r0, [r2]
     c08:	3a0e0300 	bcc	381810 <__Stack_Size+0x381410>
     c0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c10:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     c14:	2300000a 	movwcs	r0, #10	; 0xa
     c18:	13490021 	movtne	r0, #36897	; 0x9021
     c1c:	00000b2f 	andeq	r0, r0, pc, lsr #22
     c20:	01110100 	tsteq	r1, r0, lsl #2
     c24:	0b130e25 	bleq	4c44c0 <__Stack_Size+0x4c40c0>
     c28:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     c2c:	01120111 	tsteq	r2, r1, lsl r1
     c30:	00000610 	andeq	r0, r0, r0, lsl r6
     c34:	0b002402 	bleq	9c44 <__Stack_Size+0x9844>
     c38:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     c3c:	0300000e 	movweq	r0, #14	; 0xe
     c40:	08030016 	stmdaeq	r3, {r1, r2, r4}
     c44:	0b3b0b3a 	bleq	ec3934 <__Stack_Size+0xec3534>
     c48:	00001349 	andeq	r1, r0, r9, asr #6
     c4c:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     c50:	05000013 	streq	r0, [r0, #-19]
     c54:	0b0b0113 	bleq	2c10a8 <__Stack_Size+0x2c0ca8>
     c58:	0b3b0b3a 	bleq	ec3948 <__Stack_Size+0xec3548>
     c5c:	00001301 	andeq	r1, r0, r1, lsl #6
     c60:	03000d06 	movweq	r0, #3334	; 0xd06
     c64:	3b0b3a08 	blcc	2cf48c <__Stack_Size+0x2cf08c>
     c68:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     c6c:	0700000a 	streq	r0, [r0, -sl]
     c70:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     c74:	0b3b0b3a 	bleq	ec3964 <__Stack_Size+0xec3564>
     c78:	0a381349 	beq	e059a4 <__Stack_Size+0xe055a4>
     c7c:	24080000 	strcs	r0, [r8]
     c80:	3e0b0b00 	fmacdcc	d0, d11, d0
     c84:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     c88:	0c3f012e 	ldfeqs	f0, [pc], #-184
     c8c:	0b3a0e03 	bleq	e844a0 <__Stack_Size+0xe840a0>
     c90:	0c270b3b 	stceq	11, cr0, [r7], #-236
     c94:	0b201349 	bleq	8059c0 <__Stack_Size+0x8055c0>
     c98:	00001301 	andeq	r1, r0, r1, lsl #6
     c9c:	0300050a 	movweq	r0, #1290	; 0x50a
     ca0:	3b0b3a0e 	blcc	2cf4e0 <__Stack_Size+0x2cf0e0>
     ca4:	0013490b 	andseq	r4, r3, fp, lsl #18
     ca8:	012e0b00 	teqeq	lr, r0, lsl #22
     cac:	01111331 	tsteq	r1, r1, lsr r3
     cb0:	0a400112 	beq	1001100 <__Stack_Size+0x1000d00>
     cb4:	00001301 	andeq	r1, r0, r1, lsl #6
     cb8:	3100050c 	tstcc	r0, ip, lsl #10
     cbc:	00060213 	andeq	r0, r6, r3, lsl r2
     cc0:	012e0d00 	teqeq	lr, r0, lsl #26
     cc4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     cc8:	0b3b0b3a 	bleq	ec39b8 <__Stack_Size+0xec35b8>
     ccc:	01110c27 	tsteq	r1, r7, lsr #24
     cd0:	06400112 	undefined
     cd4:	00001301 	andeq	r1, r0, r1, lsl #6
     cd8:	11010b0e 	tstne	r1, lr, lsl #22
     cdc:	00011201 	andeq	r1, r1, r1, lsl #4
     ce0:	00340f00 	eorseq	r0, r4, r0, lsl #30
     ce4:	0b3a0e03 	bleq	e844f8 <__Stack_Size+0xe840f8>
     ce8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cec:	1d100000 	ldcne	0, cr0, [r0]
     cf0:	55133101 	ldrpl	r3, [r3, #-257]
     cf4:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     cf8:	1100000b 	tstne	r0, fp
     cfc:	13310005 	teqne	r1, #5	; 0x5
     d00:	01120000 	tsteq	r2, r0
     d04:	01134901 	tsteq	r3, r1, lsl #18
     d08:	13000013 	movwne	r0, #19	; 0x13
     d0c:	00000021 	andeq	r0, r0, r1, lsr #32
     d10:	03003414 	movweq	r3, #1044	; 0x414
     d14:	3b0b3a0e 	blcc	2cf554 <__Stack_Size+0x2cf154>
     d18:	3f134905 	svccc	0x00134905
     d1c:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     d20:	00341500 	eorseq	r1, r4, r0, lsl #10
     d24:	0b3a0e03 	bleq	e84538 <__Stack_Size+0xe84138>
     d28:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d2c:	0a020c3f 	beq	83e30 <__Stack_Size+0x83a30>
     d30:	21160000 	tstcs	r6, r0
     d34:	2f134900 	svccs	0x00134900
     d38:	0000000b 	andeq	r0, r0, fp
     d3c:	25011101 	strcs	r1, [r1, #-257]
     d40:	030b130e 	movweq	r1, #45838	; 0xb30e
     d44:	110e1b0e 	tstne	lr, lr, lsl #22
     d48:	10011201 	andne	r1, r1, r1, lsl #4
     d4c:	02000006 	andeq	r0, r0, #6	; 0x6
     d50:	0b0b0024 	bleq	2c0de8 <__Stack_Size+0x2c09e8>
     d54:	0e030b3e 	vmoveq.16	d3[0], r0
     d58:	16030000 	strne	r0, [r3], -r0
     d5c:	3a080300 	bcc	201964 <__Stack_Size+0x201564>
     d60:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d64:	04000013 	streq	r0, [r0], #-19
     d68:	13490035 	movtne	r0, #36917	; 0x9035
     d6c:	04050000 	streq	r0, [r5]
     d70:	3a0b0b01 	bcc	2c397c <__Stack_Size+0x2c357c>
     d74:	010b3b0b 	tsteq	fp, fp, lsl #22
     d78:	06000013 	undefined
     d7c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     d80:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d84:	03002807 	movweq	r2, #2055	; 0x807
     d88:	000d1c08 	andeq	r1, sp, r8, lsl #24
     d8c:	00240800 	eoreq	r0, r4, r0, lsl #16
     d90:	0b3e0b0b 	bleq	f839c4 <__Stack_Size+0xf835c4>
     d94:	13090000 	movwne	r0, #36864	; 0x9000
     d98:	3a0b0b01 	bcc	2c39a4 <__Stack_Size+0x2c35a4>
     d9c:	01053b0b 	tsteq	r5, fp, lsl #22
     da0:	0a000013 	beq	df4 <__Stack_Size+0x9f4>
     da4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     da8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     dac:	0a381349 	beq	e05ad8 <__Stack_Size+0xe056d8>
     db0:	0d0b0000 	stceq	0, cr0, [fp]
     db4:	3a0e0300 	bcc	3819bc <__Stack_Size+0x3815bc>
     db8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     dbc:	000a3813 	andeq	r3, sl, r3, lsl r8
     dc0:	012e0c00 	teqeq	lr, r0, lsl #24
     dc4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     dc8:	0b3b0b3a 	bleq	ec3ab8 <__Stack_Size+0xec36b8>
     dcc:	01110c27 	tsteq	r1, r7, lsr #24
     dd0:	0a400112 	beq	1001220 <__Stack_Size+0x1000e20>
     dd4:	00001301 	andeq	r1, r0, r1, lsl #6
     dd8:	0300050d 	movweq	r0, #1293	; 0x50d
     ddc:	3b0b3a0e 	blcc	2cf61c <__Stack_Size+0x2cf21c>
     de0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     de4:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
     de8:	0c3f012e 	ldfeqs	f0, [pc], #-184
     dec:	0b3a0e03 	bleq	e84600 <__Stack_Size+0xe84200>
     df0:	0c270b3b 	stceq	11, cr0, [r7], #-236
     df4:	01111349 	tsteq	r1, r9, asr #6
     df8:	0a400112 	beq	1001248 <__Stack_Size+0x1000e48>
     dfc:	00001301 	andeq	r1, r0, r1, lsl #6
     e00:	0300050f 	movweq	r0, #1295	; 0x50f
     e04:	3b0b3a0e 	blcc	2cf644 <__Stack_Size+0x2cf244>
     e08:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     e0c:	10000006 	andne	r0, r0, r6
     e10:	0c3f012e 	ldfeqs	f0, [pc], #-184
     e14:	0b3a0e03 	bleq	e84628 <__Stack_Size+0xe84228>
     e18:	0c270b3b 	stceq	11, cr0, [r7], #-236
     e1c:	01120111 	tsteq	r2, r1, lsl r1
     e20:	13010640 	movwne	r0, #5696	; 0x1640
     e24:	34110000 	ldrcc	r0, [r1]
     e28:	3a0e0300 	bcc	381a30 <__Stack_Size+0x381630>
     e2c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e30:	12000013 	andne	r0, r0, #19	; 0x13
     e34:	08030005 	stmdaeq	r3, {r0, r2}
     e38:	0b3b0b3a 	bleq	ec3b28 <__Stack_Size+0xec3728>
     e3c:	06021349 	streq	r1, [r2], -r9, asr #6
     e40:	01130000 	tsteq	r3, r0
     e44:	01134901 	tsteq	r3, r1, lsl #18
     e48:	14000013 	strne	r0, [r0], #-19
     e4c:	00000021 	andeq	r0, r0, r1, lsr #32
     e50:	03003415 	movweq	r3, #1045	; 0x415
     e54:	3b0b3a0e 	blcc	2cf694 <__Stack_Size+0x2cf294>
     e58:	3f13490b 	svccc	0x0013490b
     e5c:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     e60:	00341600 	eorseq	r1, r4, r0, lsl #12
     e64:	0b3a0e03 	bleq	e84678 <__Stack_Size+0xe84278>
     e68:	1349053b 	movtne	r0, #38203	; 0x953b
     e6c:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
     e70:	21170000 	tstcs	r7, r0
     e74:	2f134900 	svccs	0x00134900
     e78:	18000005 	stmdane	r0, {r0, r2}
     e7c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e80:	0b3b0b3a 	bleq	ec3b70 <__Stack_Size+0xec3770>
     e84:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     e88:	00000a02 	andeq	r0, r0, r2, lsl #20
     e8c:	01110100 	tsteq	r1, r0, lsl #2
     e90:	0b130e25 	bleq	4c472c <__Stack_Size+0x4c432c>
     e94:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     e98:	01120111 	tsteq	r2, r1, lsl r1
     e9c:	00000610 	andeq	r0, r0, r0, lsl r6
     ea0:	0b002402 	bleq	9eb0 <__Stack_Size+0x9ab0>
     ea4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     ea8:	0300000e 	movweq	r0, #14	; 0xe
     eac:	08030016 	stmdaeq	r3, {r1, r2, r4}
     eb0:	0b3b0b3a 	bleq	ec3ba0 <__Stack_Size+0xec37a0>
     eb4:	00001349 	andeq	r1, r0, r9, asr #6
     eb8:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     ebc:	05000013 	streq	r0, [r0, #-19]
     ec0:	13490101 	movtne	r0, #37121	; 0x9101
     ec4:	00001301 	andeq	r1, r0, r1, lsl #6
     ec8:	49002106 	stmdbmi	r0, {r1, r2, r8, sp}
     ecc:	000b2f13 	andeq	r2, fp, r3, lsl pc
     ed0:	00240700 	eoreq	r0, r4, r0, lsl #14
     ed4:	0b3e0b0b 	bleq	f83b08 <__Stack_Size+0xf83708>
     ed8:	13080000 	movwne	r0, #32768	; 0x8000
     edc:	3a0b0b01 	bcc	2c3ae8 <__Stack_Size+0x2c36e8>
     ee0:	01053b0b 	tsteq	r5, fp, lsl #22
     ee4:	09000013 	stmdbeq	r0, {r0, r1, r4}
     ee8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     eec:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     ef0:	0a381349 	beq	e05c1c <__Stack_Size+0xe0581c>
     ef4:	0d0a0000 	stceq	0, cr0, [sl]
     ef8:	3a0e0300 	bcc	381b00 <__Stack_Size+0x381700>
     efc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f00:	000a3813 	andeq	r3, sl, r3, lsl r8
     f04:	012e0b00 	teqeq	lr, r0, lsl #22
     f08:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f10:	0b200c27 	bleq	803fb4 <__Stack_Size+0x803bb4>
     f14:	00001301 	andeq	r1, r0, r1, lsl #6
     f18:	0300050c 	movweq	r0, #1292	; 0x50c
     f1c:	3b0b3a0e 	blcc	2cf75c <__Stack_Size+0x2cf35c>
     f20:	00134905 	andseq	r4, r3, r5, lsl #18
     f24:	012e0d00 	teqeq	lr, r0, lsl #26
     f28:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f2c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f30:	01110c27 	tsteq	r1, r7, lsr #24
     f34:	0a400112 	beq	1001384 <__Stack_Size+0x1000f84>
     f38:	00001301 	andeq	r1, r0, r1, lsl #6
     f3c:	0300050e 	movweq	r0, #1294	; 0x50e
     f40:	3b0b3a0e 	blcc	2cf780 <__Stack_Size+0x2cf380>
     f44:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f48:	0f00000a 	svceq	0x0000000a
     f4c:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     f50:	0b3a0e03 	bleq	e84764 <__Stack_Size+0xe84364>
     f54:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     f58:	01111349 	tsteq	r1, r9, asr #6
     f5c:	0a400112 	beq	10013ac <__Stack_Size+0x1000fac>
     f60:	1d100000 	ldcne	0, cr0, [r0]
     f64:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     f68:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
     f6c:	0105590b 	tsteq	r5, fp, lsl #18
     f70:	11000013 	tstne	r0, r3, lsl r0
     f74:	13310005 	teqne	r1, #5	; 0x5
     f78:	1d120000 	ldcne	0, cr0, [r2]
     f7c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     f80:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
     f84:	0005590b 	andeq	r5, r5, fp, lsl #18
     f88:	00051300 	andeq	r1, r5, r0, lsl #6
     f8c:	06021331 	undefined
     f90:	2e140000 	wxorcs	wr0, wr4, wr0
     f94:	11133101 	tstne	r3, r1, lsl #2
     f98:	40011201 	andmi	r1, r1, r1, lsl #4
     f9c:	0013010a 	andseq	r0, r3, sl, lsl #2
     fa0:	00051500 	andeq	r1, r5, r0, lsl #10
     fa4:	0a021331 	beq	85c70 <__Stack_Size+0x85870>
     fa8:	2e160000 	wxorcs	wr0, wr6, wr0
     fac:	030c3f01 	movweq	r3, #52993	; 0xcf01
     fb0:	3b0b3a0e 	blcc	2cf7f0 <__Stack_Size+0x2cf3f0>
     fb4:	110c2705 	tstne	ip, r5, lsl #14
     fb8:	40011201 	andmi	r1, r1, r1, lsl #4
     fbc:	00130106 	andseq	r0, r3, r6, lsl #2
     fc0:	00051700 	andeq	r1, r5, r0, lsl #14
     fc4:	0b3a0e03 	bleq	e847d8 <__Stack_Size+0xe843d8>
     fc8:	1349053b 	movtne	r0, #38203	; 0x953b
     fcc:	00000602 	andeq	r0, r0, r2, lsl #12
     fd0:	3f002e18 	svccc	0x00002e18
     fd4:	3a0e030c 	bcc	381c0c <__Stack_Size+0x38180c>
     fd8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     fdc:	1201110c 	andne	r1, r1, #3	; 0x3
     fe0:	00064001 	andeq	r4, r6, r1
     fe4:	00341900 	eorseq	r1, r4, r0, lsl #18
     fe8:	0b3a0e03 	bleq	e847fc <__Stack_Size+0xe843fc>
     fec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ff0:	0a020c3f 	beq	840f4 <__Stack_Size+0x83cf4>
     ff4:	261a0000 	ldrcs	r0, [sl], -r0
     ff8:	00134900 	andseq	r4, r3, r0, lsl #18
     ffc:	00341b00 	eorseq	r1, r4, r0, lsl #22
    1000:	0b3a0e03 	bleq	e84814 <__Stack_Size+0xe84414>
    1004:	1349053b 	movtne	r0, #38203	; 0x953b
    1008:	0a020c3f 	beq	8410c <__Stack_Size+0x83d0c>
    100c:	0f1c0000 	svceq	0x001c0000
    1010:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1014:	00000013 	andeq	r0, r0, r3, lsl r0
    1018:	25011101 	strcs	r1, [r1, #-257]
    101c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1020:	110e1b0e 	tstne	lr, lr, lsl #22
    1024:	10011201 	andne	r1, r1, r1, lsl #4
    1028:	02000006 	andeq	r0, r0, #6	; 0x6
    102c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1030:	0b3b0b3a 	bleq	ec3d20 <__Stack_Size+0xec3920>
    1034:	00001349 	andeq	r1, r0, r9, asr #6
    1038:	0b002403 	bleq	a04c <__Stack_Size+0x9c4c>
    103c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1040:	0400000e 	streq	r0, [r0], #-14
    1044:	13490035 	movtne	r0, #36917	; 0x9035
    1048:	04050000 	streq	r0, [r5]
    104c:	3a0b0b01 	bcc	2c3c58 <__Stack_Size+0x2c3858>
    1050:	010b3b0b 	tsteq	fp, fp, lsl #22
    1054:	06000013 	undefined
    1058:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    105c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1060:	03002807 	movweq	r2, #2055	; 0x807
    1064:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1068:	00240800 	eoreq	r0, r4, r0, lsl #16
    106c:	0b3e0b0b 	bleq	f83ca0 <__Stack_Size+0xf838a0>
    1070:	13090000 	movwne	r0, #36864	; 0x9000
    1074:	3a0b0b01 	bcc	2c3c80 <__Stack_Size+0x2c3880>
    1078:	01053b0b 	tsteq	r5, fp, lsl #22
    107c:	0a000013 	beq	10d0 <__Stack_Size+0xcd0>
    1080:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1084:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1088:	0a381349 	beq	e05db4 <__Stack_Size+0xe059b4>
    108c:	0d0b0000 	stceq	0, cr0, [fp]
    1090:	3a0e0300 	bcc	381c98 <__Stack_Size+0x381898>
    1094:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1098:	000a3813 	andeq	r3, sl, r3, lsl r8
    109c:	012e0c00 	teqeq	lr, r0, lsl #24
    10a0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    10a4:	0b3b0b3a 	bleq	ec3d94 <__Stack_Size+0xec3994>
    10a8:	0b200c27 	bleq	80414c <__Stack_Size+0x803d4c>
    10ac:	00001301 	andeq	r1, r0, r1, lsl #6
    10b0:	0300050d 	movweq	r0, #1293	; 0x50d
    10b4:	3b0b3a08 	blcc	2cf8dc <__Stack_Size+0x2cf4dc>
    10b8:	0013490b 	andseq	r4, r3, fp, lsl #18
    10bc:	002e0e00 	eoreq	r0, lr, r0, lsl #28
    10c0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    10c4:	0b3b0b3a 	bleq	ec3db4 <__Stack_Size+0xec39b4>
    10c8:	0b200c27 	bleq	80416c <__Stack_Size+0x803d6c>
    10cc:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    10d0:	11133101 	tstne	r3, r1, lsl #2
    10d4:	40011201 	andmi	r1, r1, r1, lsl #4
    10d8:	0013010a 	andseq	r0, r3, sl, lsl #2
    10dc:	00051000 	andeq	r1, r5, r0
    10e0:	06021331 	undefined
    10e4:	2e110000 	wxorcs	wr0, wr1, wr0
    10e8:	11133100 	tstne	r3, r0, lsl #2
    10ec:	40011201 	andmi	r1, r1, r1, lsl #4
    10f0:	1200000a 	andne	r0, r0, #10	; 0xa
    10f4:	0c3f012e 	ldfeqs	f0, [pc], #-184
    10f8:	0b3a0e03 	bleq	e8490c <__Stack_Size+0xe8450c>
    10fc:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1100:	01120111 	tsteq	r2, r1, lsl r1
    1104:	13010640 	movwne	r0, #5696	; 0x1640
    1108:	34130000 	ldrcc	r0, [r3]
    110c:	3a0e0300 	bcc	381d14 <__Stack_Size+0x381914>
    1110:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1114:	00060213 	andeq	r0, r6, r3, lsl r2
    1118:	002e1400 	eoreq	r1, lr, r0, lsl #8
    111c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1120:	0b3b0b3a 	bleq	ec3e10 <__Stack_Size+0xec3a10>
    1124:	13490c27 	movtne	r0, #39975	; 0x9c27
    1128:	01120111 	tsteq	r2, r1, lsl r1
    112c:	00000a40 	andeq	r0, r0, r0, asr #20
    1130:	3f012e15 	svccc	0x00012e15
    1134:	3a0e030c 	bcc	381d6c <__Stack_Size+0x38196c>
    1138:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    113c:	1201110c 	andne	r1, r1, #3	; 0x3
    1140:	01064001 	tsteq	r6, r1
    1144:	16000013 	undefined
    1148:	08030034 	stmdaeq	r3, {r2, r4, r5}
    114c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1150:	0a021349 	beq	85e7c <__Stack_Size+0x85a7c>
    1154:	1d170000 	ldcne	0, cr0, [r7]
    1158:	55133101 	ldrpl	r3, [r3, #-257]
    115c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    1160:	00130105 	andseq	r0, r3, r5, lsl #2
    1164:	00051800 	andeq	r1, r5, r0, lsl #16
    1168:	00001331 	andeq	r1, r0, r1, lsr r3
    116c:	31001d19 	tstcc	r0, r9, lsl sp
    1170:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1174:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    1178:	1a000005 	bne	1194 <__Stack_Size+0xd94>
    117c:	0b0b0024 	bleq	2c1214 <__Stack_Size+0x2c0e14>
    1180:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1184:	1d1b0000 	ldcne	0, cr0, [fp]
    1188:	11133101 	tstne	r3, r1, lsl #2
    118c:	58011201 	stmdapl	r1, {r0, r9, ip}
    1190:	0105590b 	tsteq	r5, fp, lsl #18
    1194:	1c000013 	stcne	0, cr0, [r0], {19}
    1198:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    119c:	01120111 	tsteq	r2, r1, lsl r1
    11a0:	0b590b58 	bleq	1643f08 <__Stack_Size+0x1643b08>
    11a4:	00001301 	andeq	r1, r0, r1, lsl #6
    11a8:	4901011d 	stmdbmi	r1, {r0, r2, r3, r4, r8}
    11ac:	00130113 	andseq	r0, r3, r3, lsl r1
    11b0:	00211e00 	eoreq	r1, r1, r0, lsl #28
    11b4:	341f0000 	ldrcc	r0, [pc], #0	; 11bc <__Stack_Size+0xdbc>
    11b8:	3a0e0300 	bcc	381dc0 <__Stack_Size+0x3819c0>
    11bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11c0:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    11c4:	2000000c 	andcs	r0, r0, ip
    11c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    11cc:	0b3b0b3a 	bleq	ec3ebc <__Stack_Size+0xec3abc>
    11d0:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    11d4:	00000a02 	andeq	r0, r0, r2, lsl #20
    11d8:	49002121 	stmdbmi	r0, {r0, r5, r8, sp}
    11dc:	000b2f13 	andeq	r2, fp, r3, lsl pc
    11e0:	11010000 	tstne	r1, r0
    11e4:	130e2501 	movwne	r2, #58625	; 0xe501
    11e8:	1b0e030b 	blne	381e1c <__Stack_Size+0x381a1c>
    11ec:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    11f0:	00061001 	andeq	r1, r6, r1
    11f4:	00240200 	eoreq	r0, r4, r0, lsl #4
    11f8:	0b3e0b0b 	bleq	f83e2c <__Stack_Size+0xf83a2c>
    11fc:	00000e03 	andeq	r0, r0, r3, lsl #28
    1200:	03001603 	movweq	r1, #1539	; 0x603
    1204:	3b0b3a08 	blcc	2cfa2c <__Stack_Size+0x2cf62c>
    1208:	0013490b 	andseq	r4, r3, fp, lsl #18
    120c:	00350400 	eorseq	r0, r5, r0, lsl #8
    1210:	00001349 	andeq	r1, r0, r9, asr #6
    1214:	0b010405 	bleq	42230 <__Stack_Size+0x41e30>
    1218:	3b0b3a0b 	blcc	2cfa4c <__Stack_Size+0x2cf64c>
    121c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1220:	00280600 	eoreq	r0, r8, r0, lsl #12
    1224:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1228:	28070000 	stmdacs	r7, {}
    122c:	1c080300 	stcne	3, cr0, [r8], {0}
    1230:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1234:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1238:	0b3b0b3a 	bleq	ec3f28 <__Stack_Size+0xec3b28>
    123c:	00001349 	andeq	r1, r0, r9, asr #6
    1240:	0b011309 	bleq	45e6c <__Stack_Size+0x45a6c>
    1244:	3b0b3a0b 	blcc	2cfa78 <__Stack_Size+0x2cf678>
    1248:	0013010b 	andseq	r0, r3, fp, lsl #2
    124c:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1250:	0b3a0803 	bleq	e83264 <__Stack_Size+0xe82e64>
    1254:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1258:	00000a38 	andeq	r0, r0, r8, lsr sl
    125c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1260:	3b0b3a0e 	blcc	2cfaa0 <__Stack_Size+0x2cf6a0>
    1264:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1268:	0c00000a 	stceq	0, cr0, [r0], {10}
    126c:	0b0b0024 	bleq	2c1304 <__Stack_Size+0x2c0f04>
    1270:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1274:	3f012e0d 	svccc	0x00012e0d
    1278:	3a0e030c 	bcc	381eb0 <__Stack_Size+0x381ab0>
    127c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1280:	1201110c 	andne	r1, r1, #3	; 0x3
    1284:	010a4001 	tsteq	sl, r1
    1288:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    128c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1290:	0b3b0b3a 	bleq	ec3f80 <__Stack_Size+0xec3b80>
    1294:	0a021349 	beq	85fc0 <__Stack_Size+0x85bc0>
    1298:	340f0000 	strcc	r0, [pc], #0	; 12a0 <__Stack_Size+0xea0>
    129c:	3a0e0300 	bcc	381ea4 <__Stack_Size+0x381aa4>
    12a0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12a4:	00060213 	andeq	r0, r6, r3, lsl r2
    12a8:	00341000 	eorseq	r1, r4, r0
    12ac:	0b3a0e03 	bleq	e84ac0 <__Stack_Size+0xe846c0>
    12b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12b4:	0f110000 	svceq	0x00110000
    12b8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    12bc:	12000013 	andne	r0, r0, #19	; 0x13
    12c0:	0c3f012e 	ldfeqs	f0, [pc], #-184
    12c4:	0b3a0e03 	bleq	e84ad8 <__Stack_Size+0xe846d8>
    12c8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    12cc:	01120111 	tsteq	r2, r1, lsl r1
    12d0:	13010a40 	movwne	r0, #6720	; 0x1a40
    12d4:	05130000 	ldreq	r0, [r3]
    12d8:	3a0e0300 	bcc	381ee0 <__Stack_Size+0x381ae0>
    12dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12e0:	000a0213 	andeq	r0, sl, r3, lsl r2
    12e4:	00051400 	andeq	r1, r5, r0, lsl #8
    12e8:	0b3a0e03 	bleq	e84afc <__Stack_Size+0xe846fc>
    12ec:	1349053b 	movtne	r0, #38203	; 0x953b
    12f0:	00000602 	andeq	r0, r0, r2, lsl #12
    12f4:	03003415 	movweq	r3, #1045	; 0x415
    12f8:	3b0b3a0e 	blcc	2cfb38 <__Stack_Size+0x2cf738>
    12fc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1300:	1600000a 	strne	r0, [r0], -sl
    1304:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1308:	0b3a0e03 	bleq	e84b1c <__Stack_Size+0xe8471c>
    130c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1310:	01111349 	tsteq	r1, r9, asr #6
    1314:	0a400112 	beq	1001764 <__Stack_Size+0x1001364>
    1318:	00001301 	andeq	r1, r0, r1, lsl #6
    131c:	03003417 	movweq	r3, #1047	; 0x417
    1320:	3b0b3a0e 	blcc	2cfb60 <__Stack_Size+0x2cf760>
    1324:	00134905 	andseq	r4, r3, r5, lsl #18
    1328:	012e1800 	teqeq	lr, r0, lsl #16
    132c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1330:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1334:	01110c27 	tsteq	r1, r7, lsr #24
    1338:	06400112 	undefined
    133c:	00001301 	andeq	r1, r0, r1, lsl #6
    1340:	03003419 	movweq	r3, #1049	; 0x419
    1344:	3b0b3a0e 	blcc	2cfb84 <__Stack_Size+0x2cf784>
    1348:	02134905 	andseq	r4, r3, #81920	; 0x14000
    134c:	1a000006 	bne	136c <__Stack_Size+0xf6c>
    1350:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    1354:	0b3a0e03 	bleq	e84b68 <__Stack_Size+0xe84768>
    1358:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    135c:	01111349 	tsteq	r1, r9, asr #6
    1360:	0a400112 	beq	10017b0 <__Stack_Size+0x10013b0>
    1364:	2e1b0000 	wxorcs	wr0, wr11, wr0
    1368:	030c3f01 	movweq	r3, #52993	; 0xcf01
    136c:	3b0b3a0e 	blcc	2cfbac <__Stack_Size+0x2cf7ac>
    1370:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    1374:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1378:	01064001 	tsteq	r6, r1
    137c:	1c000013 	stcne	0, cr0, [r0], {19}
    1380:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1384:	0b3a0e03 	bleq	e84b98 <__Stack_Size+0xe84798>
    1388:	0c270b3b 	stceq	11, cr0, [r7], #-236
    138c:	01120111 	tsteq	r2, r1, lsl r1
    1390:	00000640 	andeq	r0, r0, r0, asr #12
    1394:	0300051d 	movweq	r0, #1309	; 0x51d
    1398:	3b0b3a0e 	blcc	2cfbd8 <__Stack_Size+0x2cf7d8>
    139c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    13a0:	00000006 	andeq	r0, r0, r6
    13a4:	25011101 	strcs	r1, [r1, #-257]
    13a8:	030b130e 	movweq	r1, #45838	; 0xb30e
    13ac:	110e1b0e 	tstne	lr, lr, lsl #22
    13b0:	10011201 	andne	r1, r1, r1, lsl #4
    13b4:	02000006 	andeq	r0, r0, #6	; 0x6
    13b8:	0b0b0024 	bleq	2c1450 <__Stack_Size+0x2c1050>
    13bc:	0e030b3e 	vmoveq.16	d3[0], r0
    13c0:	16030000 	strne	r0, [r3], -r0
    13c4:	3a080300 	bcc	201fcc <__Stack_Size+0x201bcc>
    13c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13cc:	04000013 	streq	r0, [r0], #-19
    13d0:	13490035 	movtne	r0, #36917	; 0x9035
    13d4:	04050000 	streq	r0, [r5]
    13d8:	3a0b0b01 	bcc	2c3fe4 <__Stack_Size+0x2c3be4>
    13dc:	010b3b0b 	tsteq	fp, fp, lsl #22
    13e0:	06000013 	undefined
    13e4:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    13e8:	00000d1c 	andeq	r0, r0, ip, lsl sp
    13ec:	03002807 	movweq	r2, #2055	; 0x807
    13f0:	000d1c08 	andeq	r1, sp, r8, lsl #24
    13f4:	00160800 	andseq	r0, r6, r0, lsl #16
    13f8:	0b3a0e03 	bleq	e84c0c <__Stack_Size+0xe8480c>
    13fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1400:	13090000 	movwne	r0, #36864	; 0x9000
    1404:	3a0b0b01 	bcc	2c4010 <__Stack_Size+0x2c3c10>
    1408:	010b3b0b 	tsteq	fp, fp, lsl #22
    140c:	0a000013 	beq	1460 <__Stack_Size+0x1060>
    1410:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1414:	0b3b0b3a 	bleq	ec4104 <__Stack_Size+0xec3d04>
    1418:	0a381349 	beq	e06144 <__Stack_Size+0xe05d44>
    141c:	0d0b0000 	stceq	0, cr0, [fp]
    1420:	3a080300 	bcc	202028 <__Stack_Size+0x201c28>
    1424:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1428:	000a3813 	andeq	r3, sl, r3, lsl r8
    142c:	01010c00 	tsteq	r1, r0, lsl #24
    1430:	13011349 	movwne	r1, #4937	; 0x1349
    1434:	210d0000 	tstcs	sp, r0
    1438:	2f134900 	svccs	0x00134900
    143c:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1440:	0b0b0024 	bleq	2c14d8 <__Stack_Size+0x2c10d8>
    1444:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1448:	3f012e0f 	svccc	0x00012e0f
    144c:	3a0e030c 	bcc	382084 <__Stack_Size+0x381c84>
    1450:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1454:	1201110c 	andne	r1, r1, #3	; 0x3
    1458:	010a4001 	tsteq	sl, r1
    145c:	10000013 	andne	r0, r0, r3, lsl r0
    1460:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1464:	0b3b0b3a 	bleq	ec4154 <__Stack_Size+0xec3d54>
    1468:	0a021349 	beq	86194 <__Stack_Size+0x85d94>
    146c:	05110000 	ldreq	r0, [r1]
    1470:	3a0e0300 	bcc	382078 <__Stack_Size+0x381c78>
    1474:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1478:	00060213 	andeq	r0, r6, r3, lsl r2
    147c:	00341200 	eorseq	r1, r4, r0, lsl #4
    1480:	0b3a0e03 	bleq	e84c94 <__Stack_Size+0xe84894>
    1484:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1488:	00000602 	andeq	r0, r0, r2, lsl #12
    148c:	03003413 	movweq	r3, #1043	; 0x413
    1490:	3b0b3a0e 	blcc	2cfcd0 <__Stack_Size+0x2cf8d0>
    1494:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1498:	1400000a 	strne	r0, [r0], #-10
    149c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    14a0:	0b3a0e03 	bleq	e84cb4 <__Stack_Size+0xe848b4>
    14a4:	0c270b3b 	stceq	11, cr0, [r7], #-236
    14a8:	01111349 	tsteq	r1, r9, asr #6
    14ac:	0a400112 	beq	10018fc <__Stack_Size+0x10014fc>
    14b0:	00001301 	andeq	r1, r0, r1, lsl #6
    14b4:	3f002e15 	svccc	0x00002e15
    14b8:	3a0e030c 	bcc	3820f0 <__Stack_Size+0x381cf0>
    14bc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    14c0:	1113490c 	tstne	r3, ip, lsl #18
    14c4:	40011201 	andmi	r1, r1, r1, lsl #4
    14c8:	1600000a 	strne	r0, [r0], -sl
    14cc:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    14d0:	0b3a0e03 	bleq	e84ce4 <__Stack_Size+0xe848e4>
    14d4:	0c270b3b 	stceq	11, cr0, [r7], #-236
    14d8:	01120111 	tsteq	r2, r1, lsl r1
    14dc:	00000a40 	andeq	r0, r0, r0, asr #20
    14e0:	3f002e17 	svccc	0x00002e17
    14e4:	3a0e030c 	bcc	38211c <__Stack_Size+0x381d1c>
    14e8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    14ec:	1201110c 	andne	r1, r1, #3	; 0x3
    14f0:	000a4001 	andeq	r4, sl, r1
    14f4:	002e1800 	eoreq	r1, lr, r0, lsl #16
    14f8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    14fc:	0b3b0b3a 	bleq	ec41ec <__Stack_Size+0xec3dec>
    1500:	01110c27 	tsteq	r1, r7, lsr #24
    1504:	06400112 	undefined
    1508:	01000000 	tsteq	r0, r0
    150c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1510:	0e030b13 	vmoveq.32	d3[0], r0
    1514:	01110e1b 	tsteq	r1, fp, lsl lr
    1518:	06100112 	undefined
    151c:	24020000 	strcs	r0, [r2]
    1520:	3e0b0b00 	fmacdcc	d0, d11, d0
    1524:	000e030b 	andeq	r0, lr, fp, lsl #6
    1528:	00160300 	andseq	r0, r6, r0, lsl #6
    152c:	0b3a0803 	bleq	e83540 <__Stack_Size+0xe83140>
    1530:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1534:	35040000 	strcc	r0, [r4]
    1538:	00134900 	andseq	r4, r3, r0, lsl #18
    153c:	01040500 	tsteq	r4, r0, lsl #10
    1540:	0b3a0b0b 	bleq	e84174 <__Stack_Size+0xe83d74>
    1544:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1548:	28060000 	stmdacs	r6, {}
    154c:	1c0e0300 	stcne	3, cr0, [lr], {0}
    1550:	0700000d 	streq	r0, [r0, -sp]
    1554:	08030028 	stmdaeq	r3, {r3, r5}
    1558:	00000d1c 	andeq	r0, r0, ip, lsl sp
    155c:	03001608 	movweq	r1, #1544	; 0x608
    1560:	3b0b3a0e 	blcc	2cfda0 <__Stack_Size+0x2cf9a0>
    1564:	0013490b 	andseq	r4, r3, fp, lsl #18
    1568:	00240900 	eoreq	r0, r4, r0, lsl #18
    156c:	0b3e0b0b 	bleq	f841a0 <__Stack_Size+0xf83da0>
    1570:	130a0000 	movwne	r0, #40960	; 0xa000
    1574:	3a0b0b01 	bcc	2c4180 <__Stack_Size+0x2c3d80>
    1578:	01053b0b 	tsteq	r5, fp, lsl #22
    157c:	0b000013 	bleq	15d0 <__Stack_Size+0x11d0>
    1580:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1584:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1588:	0a381349 	beq	e062b4 <__Stack_Size+0xe05eb4>
    158c:	0d0c0000 	stceq	0, cr0, [ip]
    1590:	3a0e0300 	bcc	382198 <__Stack_Size+0x381d98>
    1594:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1598:	000a3813 	andeq	r3, sl, r3, lsl r8
    159c:	012e0d00 	teqeq	lr, r0, lsl #26
    15a0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    15a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    15a8:	13490c27 	movtne	r0, #39975	; 0x9c27
    15ac:	13010b20 	movwne	r0, #6944	; 0x1b20
    15b0:	340e0000 	strcc	r0, [lr]
    15b4:	3a0e0300 	bcc	3821bc <__Stack_Size+0x381dbc>
    15b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    15bc:	0f000013 	svceq	0x00000013
    15c0:	0e03012e 	adfeqsp	f0, f3, #0.5
    15c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    15c8:	0b200c27 	bleq	80466c <__Stack_Size+0x80426c>
    15cc:	00001301 	andeq	r1, r0, r1, lsl #6
    15d0:	03003410 	movweq	r3, #1040	; 0x410
    15d4:	3b0b3a08 	blcc	2cfdfc <__Stack_Size+0x2cf9fc>
    15d8:	00134905 	andseq	r4, r3, r5, lsl #18
    15dc:	012e1100 	teqeq	lr, r0, lsl #2
    15e0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    15e4:	0b3b0b3a 	bleq	ec42d4 <__Stack_Size+0xec3ed4>
    15e8:	01110c27 	tsteq	r1, r7, lsr #24
    15ec:	0a400112 	beq	1001a3c <__Stack_Size+0x100163c>
    15f0:	00001301 	andeq	r1, r0, r1, lsl #6
    15f4:	03000512 	movweq	r0, #1298	; 0x512
    15f8:	3b0b3a0e 	blcc	2cfe38 <__Stack_Size+0x2cfa38>
    15fc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1600:	13000006 	movwne	r0, #6	; 0x6
    1604:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    1608:	0b3a0e03 	bleq	e84e1c <__Stack_Size+0xe84a1c>
    160c:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1610:	01120111 	tsteq	r2, r1, lsl r1
    1614:	00000a40 	andeq	r0, r0, r0, asr #20
    1618:	3f002e14 	svccc	0x00002e14
    161c:	3a0e030c 	bcc	382254 <__Stack_Size+0x381e54>
    1620:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1624:	1113490c 	tstne	r3, ip, lsl #18
    1628:	40011201 	andmi	r1, r1, r1, lsl #4
    162c:	1500000a 	strne	r0, [r0, #-10]
    1630:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1634:	0b3a0e03 	bleq	e84e48 <__Stack_Size+0xe84a48>
    1638:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    163c:	01111349 	tsteq	r1, r9, asr #6
    1640:	0a400112 	beq	1001a90 <__Stack_Size+0x1001690>
    1644:	00001301 	andeq	r1, r0, r1, lsl #6
    1648:	3f012e16 	svccc	0x00012e16
    164c:	3a0e030c 	bcc	382284 <__Stack_Size+0x381e84>
    1650:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1654:	1201110c 	andne	r1, r1, #3	; 0x3
    1658:	010a4001 	tsteq	sl, r1
    165c:	17000013 	smladne	r0, r3, r0, r0
    1660:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1664:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1668:	0a021349 	beq	86394 <__Stack_Size+0x85f94>
    166c:	05180000 	ldreq	r0, [r8]
    1670:	3a0e0300 	bcc	382278 <__Stack_Size+0x381e78>
    1674:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1678:	00060213 	andeq	r0, r6, r3, lsl r2
    167c:	00341900 	eorseq	r1, r4, r0, lsl #18
    1680:	0b3a0e03 	bleq	e84e94 <__Stack_Size+0xe84a94>
    1684:	1349053b 	movtne	r0, #38203	; 0x953b
    1688:	00000602 	andeq	r0, r0, r2, lsl #12
    168c:	31012e1a 	tstcc	r1, sl, lsl lr
    1690:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1694:	010a4001 	tsteq	sl, r1
    1698:	1b000013 	blne	16ec <__Stack_Size+0x12ec>
    169c:	13310034 	teqne	r1, #52	; 0x34
    16a0:	00000602 	andeq	r0, r0, r2, lsl #12
    16a4:	3f012e1c 	svccc	0x00012e1c
    16a8:	3a0e030c 	bcc	3822e0 <__Stack_Size+0x381ee0>
    16ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    16b0:	1113490c 	tstne	r3, ip, lsl #18
    16b4:	40011201 	andmi	r1, r1, r1, lsl #4
    16b8:	00130106 	andseq	r0, r3, r6, lsl #2
    16bc:	011d1d00 	tsteq	sp, r0, lsl #26
    16c0:	06551331 	undefined
    16c4:	05590b58 	ldrbeq	r0, [r9, #-2904]
    16c8:	00001301 	andeq	r1, r0, r1, lsl #6
    16cc:	55010b1e 	strpl	r0, [r1, #-2846]
    16d0:	1f000006 	svcne	0x00000006
    16d4:	13310034 	teqne	r1, #52	; 0x34
    16d8:	1d200000 	stcne	0, cr0, [r0]
    16dc:	55133101 	ldrpl	r3, [r3, #-257]
    16e0:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    16e4:	21000005 	tstcs	r0, r5
    16e8:	0c3f012e 	ldfeqs	f0, [pc], #-184
    16ec:	0b3a0e03 	bleq	e84f00 <__Stack_Size+0xe84b00>
    16f0:	0c270b3b 	stceq	11, cr0, [r7], #-236
    16f4:	01111349 	tsteq	r1, r9, asr #6
    16f8:	06400112 	undefined
    16fc:	00001301 	andeq	r1, r0, r1, lsl #6
    1700:	03003422 	movweq	r3, #1058	; 0x422
    1704:	3b0b3a0e 	blcc	2cff44 <__Stack_Size+0x2cfb44>
    1708:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    170c:	23000006 	movwcs	r0, #6	; 0x6
    1710:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1714:	0b3a0e03 	bleq	e84f28 <__Stack_Size+0xe84b28>
    1718:	0c270b3b 	stceq	11, cr0, [r7], #-236
    171c:	01111349 	tsteq	r1, r9, asr #6
    1720:	06400112 	undefined
    1724:	01000000 	tsteq	r0, r0
    1728:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    172c:	0e030b13 	vmoveq.32	d3[0], r0
    1730:	01110e1b 	tsteq	r1, fp, lsl lr
    1734:	06100112 	undefined
    1738:	24020000 	strcs	r0, [r2]
    173c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1740:	000e030b 	andeq	r0, lr, fp, lsl #6
    1744:	00160300 	andseq	r0, r6, r0, lsl #6
    1748:	0b3a0803 	bleq	e8375c <__Stack_Size+0xe8335c>
    174c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1750:	35040000 	strcc	r0, [r4]
    1754:	00134900 	andseq	r4, r3, r0, lsl #18
    1758:	01040500 	tsteq	r4, r0, lsl #10
    175c:	0b3a0b0b 	bleq	e84390 <__Stack_Size+0xe83f90>
    1760:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1764:	28060000 	stmdacs	r6, {}
    1768:	1c0e0300 	stcne	3, cr0, [lr], {0}
    176c:	0700000d 	streq	r0, [r0, -sp]
    1770:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1774:	0b3b0b3a 	bleq	ec4464 <__Stack_Size+0xec4064>
    1778:	00001349 	andeq	r1, r0, r9, asr #6
    177c:	0b002408 	bleq	a7a4 <__Stack_Size+0xa3a4>
    1780:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1784:	01130900 	tsteq	r3, r0, lsl #18
    1788:	0b3a0b0b 	bleq	e843bc <__Stack_Size+0xe83fbc>
    178c:	1301053b 	movwne	r0, #5435	; 0x153b
    1790:	0d0a0000 	stceq	0, cr0, [sl]
    1794:	3a080300 	bcc	20239c <__Stack_Size+0x201f9c>
    1798:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    179c:	000a3813 	andeq	r3, sl, r3, lsl r8
    17a0:	000d0b00 	andeq	r0, sp, r0, lsl #22
    17a4:	0b3a0e03 	bleq	e84fb8 <__Stack_Size+0xe84bb8>
    17a8:	1349053b 	movtne	r0, #38203	; 0x953b
    17ac:	00000a38 	andeq	r0, r0, r8, lsr sl
    17b0:	0300160c 	movweq	r1, #1548	; 0x60c
    17b4:	3b0b3a0e 	blcc	2cfff4 <__Stack_Size+0x2cfbf4>
    17b8:	00134905 	andseq	r4, r3, r5, lsl #18
    17bc:	01010d00 	tsteq	r1, r0, lsl #26
    17c0:	13011349 	movwne	r1, #4937	; 0x1349
    17c4:	210e0000 	tstcs	lr, r0
    17c8:	2f134900 	svccs	0x00134900
    17cc:	0f00000b 	svceq	0x0000000b
    17d0:	0b0b0113 	bleq	2c1c24 <__Stack_Size+0x2c1824>
    17d4:	0b3b0b3a 	bleq	ec44c4 <__Stack_Size+0xec40c4>
    17d8:	00001301 	andeq	r1, r0, r1, lsl #6
    17dc:	03000d10 	movweq	r0, #3344	; 0xd10
    17e0:	3b0b3a0e 	blcc	2d0020 <__Stack_Size+0x2cfc20>
    17e4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    17e8:	1100000a 	tstne	r0, sl
    17ec:	0c3f012e 	ldfeqs	f0, [pc], #-184
    17f0:	0b3a0e03 	bleq	e85004 <__Stack_Size+0xe84c04>
    17f4:	0c270b3b 	stceq	11, cr0, [r7], #-236
    17f8:	01120111 	tsteq	r2, r1, lsl r1
    17fc:	13010640 	movwne	r0, #5696	; 0x1640
    1800:	05120000 	ldreq	r0, [r2]
    1804:	3a0e0300 	bcc	38240c <__Stack_Size+0x38200c>
    1808:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    180c:	000a0213 	andeq	r0, sl, r3, lsl r2
    1810:	00051300 	andeq	r1, r5, r0, lsl #6
    1814:	0b3a0e03 	bleq	e85028 <__Stack_Size+0xe84c28>
    1818:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    181c:	00000602 	andeq	r0, r0, r2, lsl #12
    1820:	03003414 	movweq	r3, #1044	; 0x414
    1824:	3b0b3a0e 	blcc	2d0064 <__Stack_Size+0x2cfc64>
    1828:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    182c:	1500000a 	strne	r0, [r0, #-10]
    1830:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1834:	0b3b0b3a 	bleq	ec4524 <__Stack_Size+0xec4124>
    1838:	06021349 	streq	r1, [r2], -r9, asr #6
    183c:	34160000 	ldrcc	r0, [r6]
    1840:	3a0e0300 	bcc	382448 <__Stack_Size+0x382048>
    1844:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1848:	17000013 	smladne	r0, r3, r0, r0
    184c:	0b0b000f 	bleq	2c1890 <__Stack_Size+0x2c1490>
    1850:	00001349 	andeq	r1, r0, r9, asr #6
    1854:	3f012e18 	svccc	0x00012e18
    1858:	3a0e030c 	bcc	382490 <__Stack_Size+0x382090>
    185c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1860:	1201110c 	andne	r1, r1, #3	; 0x3
    1864:	010a4001 	tsteq	sl, r1
    1868:	19000013 	stmdbne	r0, {r0, r1, r4}
    186c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1870:	0b3a0e03 	bleq	e85084 <__Stack_Size+0xe84c84>
    1874:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1878:	01111349 	tsteq	r1, r9, asr #6
    187c:	0a400112 	beq	1001ccc <__Stack_Size+0x10018cc>
    1880:	00001301 	andeq	r1, r0, r1, lsl #6
    1884:	3f012e1a 	svccc	0x00012e1a
    1888:	3a0e030c 	bcc	3824c0 <__Stack_Size+0x3820c0>
    188c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1890:	1113490c 	tstne	r3, ip, lsl #18
    1894:	40011201 	andmi	r1, r1, r1, lsl #4
    1898:	0013010a 	andseq	r0, r3, sl, lsl #2
    189c:	00051b00 	andeq	r1, r5, r0, lsl #22
    18a0:	0b3a0e03 	bleq	e850b4 <__Stack_Size+0xe84cb4>
    18a4:	1349053b 	movtne	r0, #38203	; 0x953b
    18a8:	00000602 	andeq	r0, r0, r2, lsl #12
    18ac:	0300051c 	movweq	r0, #1308	; 0x51c
    18b0:	3b0b3a0e 	blcc	2d00f0 <__Stack_Size+0x2cfcf0>
    18b4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    18b8:	1d00000a 	stcne	0, cr0, [r0, #-40]
    18bc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    18c4:	00001349 	andeq	r1, r0, r9, asr #6
    18c8:	3f012e1e 	svccc	0x00012e1e
    18cc:	3a0e030c 	bcc	382504 <__Stack_Size+0x382104>
    18d0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    18d4:	1201110c 	andne	r1, r1, #3	; 0x3
    18d8:	010a4001 	tsteq	sl, r1
    18dc:	1f000013 	svcne	0x00000013
    18e0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    18e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    18e8:	0a021349 	beq	86614 <__Stack_Size+0x86214>
    18ec:	34200000 	strtcc	r0, [r0]
    18f0:	3a0e0300 	bcc	3824f8 <__Stack_Size+0x3820f8>
    18f4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18f8:	00060213 	andeq	r0, r6, r3, lsl r2
    18fc:	012e2100 	teqeq	lr, r0, lsl #2
    1900:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1904:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1908:	01110c27 	tsteq	r1, r7, lsr #24
    190c:	06400112 	undefined
    1910:	00001301 	andeq	r1, r0, r1, lsl #6
    1914:	03003422 	movweq	r3, #1058	; 0x422
    1918:	3b0b3a08 	blcc	2d0140 <__Stack_Size+0x2cfd40>
    191c:	00134905 	andseq	r4, r3, r5, lsl #18
    1920:	002e2300 	eoreq	r2, lr, r0, lsl #6
    1924:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1928:	0b3b0b3a 	bleq	ec4618 <__Stack_Size+0xec4218>
    192c:	01110c27 	tsteq	r1, r7, lsr #24
    1930:	06400112 	undefined
    1934:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
    1938:	030c3f01 	movweq	r3, #52993	; 0xcf01
    193c:	3b0b3a0e 	blcc	2d017c <__Stack_Size+0x2cfd7c>
    1940:	110c270b 	tstne	ip, fp, lsl #14
    1944:	40011201 	andmi	r1, r1, r1, lsl #4
    1948:	00000006 	andeq	r0, r0, r6
    194c:	25011101 	strcs	r1, [r1, #-257]
    1950:	030b130e 	movweq	r1, #45838	; 0xb30e
    1954:	110e1b0e 	tstne	lr, lr, lsl #22
    1958:	10011201 	andne	r1, r1, r1, lsl #4
    195c:	02000006 	andeq	r0, r0, #6	; 0x6
    1960:	0b0b0024 	bleq	2c19f8 <__Stack_Size+0x2c15f8>
    1964:	0e030b3e 	vmoveq.16	d3[0], r0
    1968:	16030000 	strne	r0, [r3], -r0
    196c:	3a080300 	bcc	202574 <__Stack_Size+0x202174>
    1970:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1974:	04000013 	streq	r0, [r0], #-19
    1978:	13490035 	movtne	r0, #36917	; 0x9035
    197c:	26050000 	strcs	r0, [r5], -r0
    1980:	00134900 	andseq	r4, r3, r0, lsl #18
    1984:	01040600 	tsteq	r4, r0, lsl #12
    1988:	0b3a0b0b 	bleq	e845bc <__Stack_Size+0xe841bc>
    198c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1990:	28070000 	stmdacs	r7, {}
    1994:	1c0e0300 	stcne	3, cr0, [lr], {0}
    1998:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    199c:	08030028 	stmdaeq	r3, {r3, r5}
    19a0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    19a4:	03001609 	movweq	r1, #1545	; 0x609
    19a8:	3b0b3a0e 	blcc	2d01e8 <__Stack_Size+0x2cfde8>
    19ac:	0013490b 	andseq	r4, r3, fp, lsl #18
    19b0:	00240a00 	eoreq	r0, r4, r0, lsl #20
    19b4:	0b3e0b0b 	bleq	f845e8 <__Stack_Size+0xf841e8>
    19b8:	130b0000 	movwne	r0, #45056	; 0xb000
    19bc:	3a050b01 	bcc	1445c8 <__Stack_Size+0x1441c8>
    19c0:	01053b0b 	tsteq	r5, fp, lsl #22
    19c4:	0c000013 	stceq	0, cr0, [r0], {19}
    19c8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    19cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    19d0:	0a381349 	beq	e066fc <__Stack_Size+0xe062fc>
    19d4:	0d0d0000 	stceq	0, cr0, [sp]
    19d8:	3a080300 	bcc	2025e0 <__Stack_Size+0x2021e0>
    19dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    19e0:	000a3813 	andeq	r3, sl, r3, lsl r8
    19e4:	01010e00 	tsteq	r1, r0, lsl #28
    19e8:	13011349 	movwne	r1, #4937	; 0x1349
    19ec:	210f0000 	mrscs	r0, CPSR
    19f0:	2f134900 	svccs	0x00134900
    19f4:	1000000b 	andne	r0, r0, fp
    19f8:	0b0b0113 	bleq	2c1e4c <__Stack_Size+0x2c1a4c>
    19fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1a00:	00001301 	andeq	r1, r0, r1, lsl #6
    1a04:	0b011311 	bleq	46650 <__Stack_Size+0x46250>
    1a08:	3b0b3a0b 	blcc	2d023c <__Stack_Size+0x2cfe3c>
    1a0c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1a10:	000d1200 	andeq	r1, sp, r0, lsl #4
    1a14:	0b3a0e03 	bleq	e85228 <__Stack_Size+0xe84e28>
    1a18:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a1c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1a20:	3f012e13 	svccc	0x00012e13
    1a24:	3a0e030c 	bcc	38265c <__Stack_Size+0x38225c>
    1a28:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1a2c:	1201110c 	andne	r1, r1, #3	; 0x3
    1a30:	010a4001 	tsteq	sl, r1
    1a34:	14000013 	strne	r0, [r0], #-19
    1a38:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1a3c:	0b3b0b3a 	bleq	ec472c <__Stack_Size+0xec432c>
    1a40:	0a021349 	beq	8676c <__Stack_Size+0x8636c>
    1a44:	34150000 	ldrcc	r0, [r5]
    1a48:	3a0e0300 	bcc	382650 <__Stack_Size+0x382250>
    1a4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a50:	16000013 	undefined
    1a54:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1a58:	0b3b0b3a 	bleq	ec4748 <__Stack_Size+0xec4348>
    1a5c:	06021349 	streq	r1, [r2], -r9, asr #6
    1a60:	2e170000 	wxorcs	wr0, wr7, wr0
    1a64:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1a68:	3b0b3a0e 	blcc	2d02a8 <__Stack_Size+0x2cfea8>
    1a6c:	110c270b 	tstne	ip, fp, lsl #14
    1a70:	40011201 	andmi	r1, r1, r1, lsl #4
    1a74:	00130106 	andseq	r0, r3, r6, lsl #2
    1a78:	00341800 	eorseq	r1, r4, r0, lsl #16
    1a7c:	0b3a0e03 	bleq	e85290 <__Stack_Size+0xe84e90>
    1a80:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a84:	00000602 	andeq	r0, r0, r2, lsl #12
    1a88:	0b000f19 	bleq	56f4 <__Stack_Size+0x52f4>
    1a8c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1a90:	00051a00 	andeq	r1, r5, r0, lsl #20
    1a94:	0b3a0e03 	bleq	e852a8 <__Stack_Size+0xe84ea8>
    1a98:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a9c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1aa0:	3f002e1b 	svccc	0x00002e1b
    1aa4:	3a0e030c 	bcc	3826dc <__Stack_Size+0x3822dc>
    1aa8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1aac:	1113490c 	tstne	r3, ip, lsl #18
    1ab0:	40011201 	andmi	r1, r1, r1, lsl #4
    1ab4:	1c00000a 	stcne	0, cr0, [r0], {10}
    1ab8:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1abc:	0b3a0e03 	bleq	e852d0 <__Stack_Size+0xe84ed0>
    1ac0:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1ac4:	01111349 	tsteq	r1, r9, asr #6
    1ac8:	0a400112 	beq	1001f18 <__Stack_Size+0x1001b18>
    1acc:	00001301 	andeq	r1, r0, r1, lsl #6
    1ad0:	0300051d 	movweq	r0, #1309	; 0x51d
    1ad4:	3b0b3a0e 	blcc	2d0314 <__Stack_Size+0x2cff14>
    1ad8:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1adc:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    1ae0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1ae4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1ae8:	00001349 	andeq	r1, r0, r9, asr #6
    1aec:	0300341f 	movweq	r3, #1055	; 0x41f
    1af0:	3b0b3a08 	blcc	2d0318 <__Stack_Size+0x2cff18>
    1af4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1af8:	2000000a 	andcs	r0, r0, sl
    1afc:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1b00:	0b3a0e03 	bleq	e85314 <__Stack_Size+0xe84f14>
    1b04:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1b08:	01120111 	tsteq	r2, r1, lsl r1
    1b0c:	13010a40 	movwne	r0, #6720	; 0x1a40
    1b10:	05210000 	streq	r0, [r1]!
    1b14:	3a0e0300 	bcc	38271c <__Stack_Size+0x38231c>
    1b18:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b1c:	000a0213 	andeq	r0, sl, r3, lsl r2
    1b20:	002e2200 	eoreq	r2, lr, r0, lsl #4
    1b24:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1b28:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1b2c:	01110c27 	tsteq	r1, r7, lsr #24
    1b30:	0a400112 	beq	1001f80 <__Stack_Size+0x1001b80>
    1b34:	34230000 	strtcc	r0, [r3]
    1b38:	3a0e0300 	bcc	382740 <__Stack_Size+0x382340>
    1b3c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b40:	000a0213 	andeq	r0, sl, r3, lsl r2
    1b44:	012e2400 	teqeq	lr, r0, lsl #8
    1b48:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1b4c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1b50:	01110c27 	tsteq	r1, r7, lsr #24
    1b54:	06400112 	undefined
    1b58:	00001301 	andeq	r1, r0, r1, lsl #6
    1b5c:	03003425 	movweq	r3, #1061	; 0x425
    1b60:	3b0b3a0e 	blcc	2d03a0 <__Stack_Size+0x2cffa0>
    1b64:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1b68:	26000006 	strcs	r0, [r0], -r6
    1b6c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1b70:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1b74:	00001349 	andeq	r1, r0, r9, asr #6
    1b78:	3f002e27 	svccc	0x00002e27
    1b7c:	3a0e030c 	bcc	3827b4 <__Stack_Size+0x3823b4>
    1b80:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b84:	1113490c 	tstne	r3, ip, lsl #18
    1b88:	40011201 	andmi	r1, r1, r1, lsl #4
    1b8c:	28000006 	stmdacs	r0, {r1, r2}
    1b90:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    1b94:	0b3a0e03 	bleq	e853a8 <__Stack_Size+0xe84fa8>
    1b98:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1b9c:	01120111 	tsteq	r2, r1, lsl r1
    1ba0:	00000640 	andeq	r0, r0, r0, asr #12
    1ba4:	01110100 	tsteq	r1, r0, lsl #2
    1ba8:	0b130e25 	bleq	4c5444 <__Stack_Size+0x4c5044>
    1bac:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1bb0:	01120111 	tsteq	r2, r1, lsl r1
    1bb4:	00000610 	andeq	r0, r0, r0, lsl r6
    1bb8:	0b002402 	bleq	abc8 <__Stack_Size+0xa7c8>
    1bbc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1bc0:	0300000e 	movweq	r0, #14	; 0xe
    1bc4:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1bc8:	0b3b0b3a 	bleq	ec48b8 <__Stack_Size+0xec44b8>
    1bcc:	00001349 	andeq	r1, r0, r9, asr #6
    1bd0:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    1bd4:	05000013 	streq	r0, [r0, #-19]
    1bd8:	0b0b0104 	bleq	2c1ff0 <__Stack_Size+0x2c1bf0>
    1bdc:	0b3b0b3a 	bleq	ec48cc <__Stack_Size+0xec44cc>
    1be0:	00001301 	andeq	r1, r0, r1, lsl #6
    1be4:	03002806 	movweq	r2, #2054	; 0x806
    1be8:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1bec:	00280700 	eoreq	r0, r8, r0, lsl #14
    1bf0:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1bf4:	16080000 	strne	r0, [r8], -r0
    1bf8:	3a0e0300 	bcc	382800 <__Stack_Size+0x382400>
    1bfc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c00:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1c04:	0b0b0024 	bleq	2c1c9c <__Stack_Size+0x2c189c>
    1c08:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1c0c:	0b01130a 	bleq	4683c <__Stack_Size+0x4643c>
    1c10:	3b0b3a0b 	blcc	2d0444 <__Stack_Size+0x2d0044>
    1c14:	00130105 	andseq	r0, r3, r5, lsl #2
    1c18:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1c1c:	0b3a0803 	bleq	e83c30 <__Stack_Size+0xe83830>
    1c20:	1349053b 	movtne	r0, #38203	; 0x953b
    1c24:	00000a38 	andeq	r0, r0, r8, lsr sl
    1c28:	3f012e0c 	svccc	0x00012e0c
    1c2c:	3a0e030c 	bcc	382864 <__Stack_Size+0x382464>
    1c30:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1c34:	1201110c 	andne	r1, r1, #3	; 0x3
    1c38:	010a4001 	tsteq	sl, r1
    1c3c:	0d000013 	stceq	0, cr0, [r0, #-76]
    1c40:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1c44:	0b3b0b3a 	bleq	ec4934 <__Stack_Size+0xec4534>
    1c48:	0a021349 	beq	86974 <__Stack_Size+0x86574>
    1c4c:	050e0000 	streq	r0, [lr]
    1c50:	3a0e0300 	bcc	382858 <__Stack_Size+0x382458>
    1c54:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c58:	00060213 	andeq	r0, r6, r3, lsl r2
    1c5c:	00340f00 	eorseq	r0, r4, r0, lsl #30
    1c60:	0b3a0e03 	bleq	e85474 <__Stack_Size+0xe85074>
    1c64:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c68:	00000602 	andeq	r0, r0, r2, lsl #12
    1c6c:	3f012e10 	svccc	0x00012e10
    1c70:	3a0e030c 	bcc	3828a8 <__Stack_Size+0x3824a8>
    1c74:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1c78:	1113490c 	tstne	r3, ip, lsl #18
    1c7c:	40011201 	andmi	r1, r1, r1, lsl #4
    1c80:	0013010a 	andseq	r0, r3, sl, lsl #2
    1c84:	00341100 	eorseq	r1, r4, r0, lsl #2
    1c88:	0b3a0e03 	bleq	e8549c <__Stack_Size+0xe8509c>
    1c8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c90:	2e120000 	wxorcs	wr0, wr2, wr0
    1c94:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1c98:	3b0b3a0e 	blcc	2d04d8 <__Stack_Size+0x2d00d8>
    1c9c:	110c2705 	tstne	ip, r5, lsl #14
    1ca0:	40011201 	andmi	r1, r1, r1, lsl #4
    1ca4:	0013010a 	andseq	r0, r3, sl, lsl #2
    1ca8:	00051300 	andeq	r1, r5, r0, lsl #6
    1cac:	0b3a0e03 	bleq	e854c0 <__Stack_Size+0xe850c0>
    1cb0:	1349053b 	movtne	r0, #38203	; 0x953b
    1cb4:	00000a02 	andeq	r0, r0, r2, lsl #20
    1cb8:	3f002e14 	svccc	0x00002e14
    1cbc:	3a0e030c 	bcc	3828f4 <__Stack_Size+0x3824f4>
    1cc0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1cc4:	1201110c 	andne	r1, r1, #3	; 0x3
    1cc8:	00064001 	andeq	r4, r6, r1
    1ccc:	012e1500 	teqeq	lr, r0, lsl #10
    1cd0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1cd4:	0b3b0b3a 	bleq	ec49c4 <__Stack_Size+0xec45c4>
    1cd8:	01110c27 	tsteq	r1, r7, lsr #24
    1cdc:	06400112 	undefined
    1ce0:	00001301 	andeq	r1, r0, r1, lsl #6
    1ce4:	01110100 	tsteq	r1, r0, lsl #2
    1ce8:	0b130e25 	bleq	4c5584 <__Stack_Size+0x4c5184>
    1cec:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1cf0:	01120111 	tsteq	r2, r1, lsl r1
    1cf4:	00000610 	andeq	r0, r0, r0, lsl r6
    1cf8:	0b002402 	bleq	ad08 <__Stack_Size+0xa908>
    1cfc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1d00:	0300000e 	movweq	r0, #14	; 0xe
    1d04:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1d08:	0b3b0b3a 	bleq	ec49f8 <__Stack_Size+0xec45f8>
    1d0c:	00001349 	andeq	r1, r0, r9, asr #6
    1d10:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    1d14:	05000013 	streq	r0, [r0, #-19]
    1d18:	0b0b0104 	bleq	2c2130 <__Stack_Size+0x2c1d30>
    1d1c:	0b3b0b3a 	bleq	ec4a0c <__Stack_Size+0xec460c>
    1d20:	00001301 	andeq	r1, r0, r1, lsl #6
    1d24:	03002806 	movweq	r2, #2054	; 0x806
    1d28:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1d2c:	00280700 	eoreq	r0, r8, r0, lsl #14
    1d30:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1d34:	16080000 	strne	r0, [r8], -r0
    1d38:	3a0e0300 	bcc	382940 <__Stack_Size+0x382540>
    1d3c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d40:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1d44:	0b0b0024 	bleq	2c1ddc <__Stack_Size+0x2c19dc>
    1d48:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1d4c:	0b01130a 	bleq	4697c <__Stack_Size+0x4657c>
    1d50:	3b0b3a0b 	blcc	2d0584 <__Stack_Size+0x2d0184>
    1d54:	00130105 	andseq	r0, r3, r5, lsl #2
    1d58:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1d5c:	0b3a0803 	bleq	e83d70 <__Stack_Size+0xe83970>
    1d60:	1349053b 	movtne	r0, #38203	; 0x953b
    1d64:	00000a38 	andeq	r0, r0, r8, lsr sl
    1d68:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1d6c:	3b0b3a0e 	blcc	2d05ac <__Stack_Size+0x2d01ac>
    1d70:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1d74:	0d00000a 	stceq	0, cr0, [r0, #-40]
    1d78:	0b0b0113 	bleq	2c21cc <__Stack_Size+0x2c1dcc>
    1d7c:	0b3b0b3a 	bleq	ec4a6c <__Stack_Size+0xec466c>
    1d80:	00001301 	andeq	r1, r0, r1, lsl #6
    1d84:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1d88:	3b0b3a0e 	blcc	2d05c8 <__Stack_Size+0x2d01c8>
    1d8c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1d90:	0f00000a 	svceq	0x0000000a
    1d94:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1d98:	0b3a0e03 	bleq	e855ac <__Stack_Size+0xe851ac>
    1d9c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1da0:	0b201349 	bleq	806acc <__Stack_Size+0x8066cc>
    1da4:	00001301 	andeq	r1, r0, r1, lsl #6
    1da8:	03000510 	movweq	r0, #1296	; 0x510
    1dac:	3b0b3a0e 	blcc	2d05ec <__Stack_Size+0x2d01ec>
    1db0:	00134905 	andseq	r4, r3, r5, lsl #18
    1db4:	00341100 	eorseq	r1, r4, r0, lsl #2
    1db8:	0b3a0803 	bleq	e83dcc <__Stack_Size+0xe839cc>
    1dbc:	1349053b 	movtne	r0, #38203	; 0x953b
    1dc0:	34120000 	ldrcc	r0, [r2]
    1dc4:	3a0e0300 	bcc	3829cc <__Stack_Size+0x3825cc>
    1dc8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1dcc:	13000013 	movwne	r0, #19	; 0x13
    1dd0:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    1dd4:	0b3a0e03 	bleq	e855e8 <__Stack_Size+0xe851e8>
    1dd8:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1ddc:	01120111 	tsteq	r2, r1, lsl r1
    1de0:	00000a40 	andeq	r0, r0, r0, asr #20
    1de4:	3f012e14 	svccc	0x00012e14
    1de8:	3a0e030c 	bcc	382a20 <__Stack_Size+0x382620>
    1dec:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1df0:	1201110c 	andne	r1, r1, #3	; 0x3
    1df4:	010a4001 	tsteq	sl, r1
    1df8:	15000013 	strne	r0, [r0, #-19]
    1dfc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1e00:	0b3b0b3a 	bleq	ec4af0 <__Stack_Size+0xec46f0>
    1e04:	0a021349 	beq	86b30 <__Stack_Size+0x86730>
    1e08:	2e160000 	wxorcs	wr0, wr6, wr0
    1e0c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1e10:	3b0b3a0e 	blcc	2d0650 <__Stack_Size+0x2d0250>
    1e14:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1e18:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1e1c:	01064001 	tsteq	r6, r1
    1e20:	17000013 	smladne	r0, r3, r0, r0
    1e24:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1e28:	0b3b0b3a 	bleq	ec4b18 <__Stack_Size+0xec4718>
    1e2c:	06021349 	streq	r1, [r2], -r9, asr #6
    1e30:	34180000 	ldrcc	r0, [r8]
    1e34:	3a0e0300 	bcc	382a3c <__Stack_Size+0x38263c>
    1e38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e3c:	19000013 	stmdbne	r0, {r0, r1, r4}
    1e40:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1e44:	06550152 	undefined
    1e48:	0b590b58 	bleq	1644bb0 <__Stack_Size+0x16447b0>
    1e4c:	00001301 	andeq	r1, r0, r1, lsl #6
    1e50:	3100051a 	tstcc	r0, sl, lsl r5
    1e54:	1b000013 	blne	1ea8 <__Stack_Size+0x1aa8>
    1e58:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
    1e5c:	341c0000 	ldrcc	r0, [ip]
    1e60:	00133100 	andseq	r3, r3, r0, lsl #2
    1e64:	00341d00 	eorseq	r1, r4, r0, lsl #26
    1e68:	0a021331 	beq	86b34 <__Stack_Size+0x86734>
    1e6c:	1d1e0000 	ldcne	0, cr0, [lr]
    1e70:	11133101 	tstne	r3, r1, lsl #2
    1e74:	58011201 	stmdapl	r1, {r0, r9, ip}
    1e78:	000b590b 	andeq	r5, fp, fp, lsl #18
    1e7c:	010b1f00 	tsteq	fp, r0, lsl #30
    1e80:	01120111 	tsteq	r2, r1, lsl r1
    1e84:	34200000 	strtcc	r0, [r0]
    1e88:	02133100 	andseq	r3, r3, #0	; 0x0
    1e8c:	21000006 	tstcs	r0, r6
    1e90:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1e94:	0b3b0b3a 	bleq	ec4b84 <__Stack_Size+0xec4784>
    1e98:	0a021349 	beq	86bc4 <__Stack_Size+0x867c4>
    1e9c:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    1ea0:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1ea4:	3b0b3a0e 	blcc	2d06e4 <__Stack_Size+0x2d02e4>
    1ea8:	110c2705 	tstne	ip, r5, lsl #14
    1eac:	40011201 	andmi	r1, r1, r1, lsl #4
    1eb0:	0013010a 	andseq	r0, r3, sl, lsl #2
    1eb4:	00052300 	andeq	r2, r5, r0, lsl #6
    1eb8:	0b3a0e03 	bleq	e856cc <__Stack_Size+0xe852cc>
    1ebc:	1349053b 	movtne	r0, #38203	; 0x953b
    1ec0:	00000a02 	andeq	r0, r0, r2, lsl #20
    1ec4:	03000524 	movweq	r0, #1316	; 0x524
    1ec8:	3b0b3a0e 	blcc	2d0708 <__Stack_Size+0x2d0308>
    1ecc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1ed0:	25000006 	strcs	r0, [r0, #-6]
    1ed4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1ed8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1edc:	06021349 	streq	r1, [r2], -r9, asr #6
    1ee0:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    1ee4:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1ee8:	3b0b3a0e 	blcc	2d0728 <__Stack_Size+0x2d0328>
    1eec:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    1ef0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1ef4:	000a4001 	andeq	r4, sl, r1
    1ef8:	00342700 	eorseq	r2, r4, r0, lsl #14
    1efc:	0b3a0e03 	bleq	e85710 <__Stack_Size+0xe85310>
    1f00:	1349053b 	movtne	r0, #38203	; 0x953b
    1f04:	00000a02 	andeq	r0, r0, r2, lsl #20
    1f08:	03003428 	movweq	r3, #1064	; 0x428
    1f0c:	3b0b3a08 	blcc	2d0734 <__Stack_Size+0x2d0334>
    1f10:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1f14:	29000006 	stmdbcs	r0, {r1, r2}
    1f18:	0b0b000f 	bleq	2c1f5c <__Stack_Size+0x2c1b5c>
    1f1c:	00001349 	andeq	r1, r0, r9, asr #6
    1f20:	31012e2a 	tstcc	r1, sl, lsr #28
    1f24:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1f28:	010a4001 	tsteq	sl, r1
    1f2c:	2b000013 	blcs	1f80 <__Stack_Size+0x1b80>
    1f30:	13310005 	teqne	r1, #5	; 0x5
    1f34:	00000602 	andeq	r0, r0, r2, lsl #12
    1f38:	3f002e2c 	svccc	0x00002e2c
    1f3c:	3a0e030c 	bcc	382b74 <__Stack_Size+0x382774>
    1f40:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1f44:	1201110c 	andne	r1, r1, #3	; 0x3
    1f48:	000a4001 	andeq	r4, sl, r1
    1f4c:	012e2d00 	teqeq	lr, r0, lsl #26
    1f50:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1f54:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1f58:	13490c27 	movtne	r0, #39975	; 0x9c27
    1f5c:	01120111 	tsteq	r2, r1, lsl r1
    1f60:	13010a40 	movwne	r0, #6720	; 0x1a40
    1f64:	012e0000 	teqeq	lr, r0
    1f68:	01134901 	tsteq	r3, r1, lsl #18
    1f6c:	2f000013 	svccs	0x00000013
    1f70:	13490021 	movtne	r0, #36897	; 0x9021
    1f74:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1f78:	49002630 	stmdbmi	r0, {r4, r5, r9, sl, sp}
    1f7c:	00000013 	andeq	r0, r0, r3, lsl r0
    1f80:	25011101 	strcs	r1, [r1, #-257]
    1f84:	030b130e 	movweq	r1, #45838	; 0xb30e
    1f88:	110e1b0e 	tstne	lr, lr, lsl #22
    1f8c:	10011201 	andne	r1, r1, r1, lsl #4
    1f90:	02000006 	andeq	r0, r0, #6	; 0x6
    1f94:	0b0b0024 	bleq	2c202c <__Stack_Size+0x2c1c2c>
    1f98:	0e030b3e 	vmoveq.16	d3[0], r0
    1f9c:	16030000 	strne	r0, [r3], -r0
    1fa0:	3a080300 	bcc	202ba8 <__Stack_Size+0x2027a8>
    1fa4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1fa8:	04000013 	streq	r0, [r0], #-19
    1fac:	13490035 	movtne	r0, #36917	; 0x9035
    1fb0:	04050000 	streq	r0, [r5]
    1fb4:	3a0b0b01 	bcc	2c4bc0 <__Stack_Size+0x2c47c0>
    1fb8:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fbc:	06000013 	undefined
    1fc0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1fc4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1fc8:	03002807 	movweq	r2, #2055	; 0x807
    1fcc:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1fd0:	00160800 	andseq	r0, r6, r0, lsl #16
    1fd4:	0b3a0e03 	bleq	e857e8 <__Stack_Size+0xe853e8>
    1fd8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1fdc:	24090000 	strcs	r0, [r9]
    1fe0:	3e0b0b00 	fmacdcc	d0, d11, d0
    1fe4:	0a00000b 	beq	2018 <__Stack_Size+0x1c18>
    1fe8:	0b0b0113 	bleq	2c243c <__Stack_Size+0x2c203c>
    1fec:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1ff0:	00001301 	andeq	r1, r0, r1, lsl #6
    1ff4:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1ff8:	3b0b3a08 	blcc	2d0820 <__Stack_Size+0x2d0420>
    1ffc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2000:	0c00000a 	stceq	0, cr0, [r0], {10}
    2004:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2008:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    200c:	0a381349 	beq	e06d38 <__Stack_Size+0xe06938>
    2010:	160d0000 	strne	r0, [sp], -r0
    2014:	3a0e0300 	bcc	382c1c <__Stack_Size+0x38281c>
    2018:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    201c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    2020:	0b0b0113 	bleq	2c2474 <__Stack_Size+0x2c2074>
    2024:	0b3b0b3a 	bleq	ec4d14 <__Stack_Size+0xec4914>
    2028:	00001301 	andeq	r1, r0, r1, lsl #6
    202c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    2030:	3b0b3a0e 	blcc	2d0870 <__Stack_Size+0x2d0470>
    2034:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2038:	1000000a 	andne	r0, r0, sl
    203c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    2040:	0b3a0e03 	bleq	e85854 <__Stack_Size+0xe85454>
    2044:	0c270b3b 	stceq	11, cr0, [r7], #-236
    2048:	01120111 	tsteq	r2, r1, lsl r1
    204c:	13010a40 	movwne	r0, #6720	; 0x1a40
    2050:	05110000 	ldreq	r0, [r1]
    2054:	3a0e0300 	bcc	382c5c <__Stack_Size+0x38285c>
    2058:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    205c:	000a0213 	andeq	r0, sl, r3, lsl r2
    2060:	00341200 	eorseq	r1, r4, r0, lsl #4
    2064:	0b3a0e03 	bleq	e85878 <__Stack_Size+0xe85478>
    2068:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    206c:	00000602 	andeq	r0, r0, r2, lsl #12
    2070:	0b000f13 	bleq	5cc4 <__Stack_Size+0x58c4>
    2074:	0013490b 	andseq	r4, r3, fp, lsl #18
    2078:	012e1400 	teqeq	lr, r0, lsl #8
    207c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2080:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2084:	01110c27 	tsteq	r1, r7, lsr #24
    2088:	0a400112 	beq	10024d8 <__Stack_Size+0x10020d8>
    208c:	00001301 	andeq	r1, r0, r1, lsl #6
    2090:	03000515 	movweq	r0, #1301	; 0x515
    2094:	3b0b3a0e 	blcc	2d08d4 <__Stack_Size+0x2d04d4>
    2098:	02134905 	andseq	r4, r3, #81920	; 0x14000
    209c:	1600000a 	strne	r0, [r0], -sl
    20a0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    20a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    20a8:	06021349 	streq	r1, [r2], -r9, asr #6
    20ac:	34170000 	ldrcc	r0, [r7]
    20b0:	3a0e0300 	bcc	382cb8 <__Stack_Size+0x3828b8>
    20b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    20b8:	18000013 	stmdane	r0, {r0, r1, r4}
    20bc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    20c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    20c4:	0a021349 	beq	86df0 <__Stack_Size+0x869f0>
    20c8:	2e190000 	wxorcs	wr0, wr9, wr0
    20cc:	030c3f01 	movweq	r3, #52993	; 0xcf01
    20d0:	3b0b3a0e 	blcc	2d0910 <__Stack_Size+0x2d0510>
    20d4:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    20d8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    20dc:	010a4001 	tsteq	sl, r1
    20e0:	1a000013 	bne	2134 <__Stack_Size+0x1d34>
    20e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    20e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    20ec:	06021349 	streq	r1, [r2], -r9, asr #6
    20f0:	2e1b0000 	wxorcs	wr0, wr11, wr0
    20f4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    20f8:	3b0b3a0e 	blcc	2d0938 <__Stack_Size+0x2d0538>
    20fc:	110c270b 	tstne	ip, fp, lsl #14
    2100:	40011201 	andmi	r1, r1, r1, lsl #4
    2104:	00130106 	andseq	r0, r3, r6, lsl #2
    2108:	00051c00 	andeq	r1, r5, r0, lsl #24
    210c:	0b3a0e03 	bleq	e85920 <__Stack_Size+0xe85520>
    2110:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2114:	00000602 	andeq	r0, r0, r2, lsl #12
    2118:	0300341d 	movweq	r3, #1053	; 0x41d
    211c:	3b0b3a0e 	blcc	2d095c <__Stack_Size+0x2d055c>
    2120:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2124:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    2128:	08030034 	stmdaeq	r3, {r2, r4, r5}
    212c:	0b3b0b3a 	bleq	ec4e1c <__Stack_Size+0xec4a1c>
    2130:	06021349 	streq	r1, [r2], -r9, asr #6
    2134:	2e1f0000 	wxorcs	wr0, wr15, wr0
    2138:	030c3f01 	movweq	r3, #52993	; 0xcf01
    213c:	3b0b3a0e 	blcc	2d097c <__Stack_Size+0x2d057c>
    2140:	110c270b 	tstne	ip, fp, lsl #14
    2144:	40011201 	andmi	r1, r1, r1, lsl #4
    2148:	00000006 	andeq	r0, r0, r6
    214c:	25011101 	strcs	r1, [r1, #-257]
    2150:	030b130e 	movweq	r1, #45838	; 0xb30e
    2154:	110e1b0e 	tstne	lr, lr, lsl #22
    2158:	10011201 	andne	r1, r1, r1, lsl #4
    215c:	02000006 	andeq	r0, r0, #6	; 0x6
    2160:	0b0b0024 	bleq	2c21f8 <__Stack_Size+0x2c1df8>
    2164:	0e030b3e 	vmoveq.16	d3[0], r0
    2168:	16030000 	strne	r0, [r3], -r0
    216c:	3a080300 	bcc	202d74 <__Stack_Size+0x202974>
    2170:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2174:	04000013 	streq	r0, [r0], #-19
    2178:	13490035 	movtne	r0, #36917	; 0x9035
    217c:	26050000 	strcs	r0, [r5], -r0
    2180:	00134900 	andseq	r4, r3, r0, lsl #18
    2184:	01040600 	tsteq	r4, r0, lsl #12
    2188:	0b3a0b0b 	bleq	e84dbc <__Stack_Size+0xe849bc>
    218c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2190:	28070000 	stmdacs	r7, {}
    2194:	1c0e0300 	stcne	3, cr0, [lr], {0}
    2198:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    219c:	08030028 	stmdaeq	r3, {r3, r5}
    21a0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    21a4:	03001609 	movweq	r1, #1545	; 0x609
    21a8:	3b0b3a0e 	blcc	2d09e8 <__Stack_Size+0x2d05e8>
    21ac:	0013490b 	andseq	r4, r3, fp, lsl #18
    21b0:	00240a00 	eoreq	r0, r4, r0, lsl #20
    21b4:	0b3e0b0b 	bleq	f84de8 <__Stack_Size+0xf849e8>
    21b8:	130b0000 	movwne	r0, #45056	; 0xb000
    21bc:	3a0b0b01 	bcc	2c4dc8 <__Stack_Size+0x2c49c8>
    21c0:	01053b0b 	tsteq	r5, fp, lsl #22
    21c4:	0c000013 	stceq	0, cr0, [r0], {19}
    21c8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    21cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    21d0:	0a381349 	beq	e06efc <__Stack_Size+0xe06afc>
    21d4:	0d0d0000 	stceq	0, cr0, [sp]
    21d8:	3a080300 	bcc	202de0 <__Stack_Size+0x2029e0>
    21dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    21e0:	000a3813 	andeq	r3, sl, r3, lsl r8
    21e4:	012e0e00 	teqeq	lr, r0, lsl #28
    21e8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    21ec:	0b3b0b3a 	bleq	ec4edc <__Stack_Size+0xec4adc>
    21f0:	01110c27 	tsteq	r1, r7, lsr #24
    21f4:	0a400112 	beq	1002644 <__Stack_Size+0x1002244>
    21f8:	00001301 	andeq	r1, r0, r1, lsl #6
    21fc:	0300050f 	movweq	r0, #1295	; 0x50f
    2200:	3b0b3a0e 	blcc	2d0a40 <__Stack_Size+0x2d0640>
    2204:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2208:	1000000a 	andne	r0, r0, sl
    220c:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    2210:	0b3a0e03 	bleq	e85a24 <__Stack_Size+0xe85624>
    2214:	0c270b3b 	stceq	11, cr0, [r7], #-236
    2218:	01111349 	tsteq	r1, r9, asr #6
    221c:	0a400112 	beq	100266c <__Stack_Size+0x100226c>
    2220:	2e110000 	wxorcs	wr0, wr1, wr0
    2224:	030c3f01 	movweq	r3, #52993	; 0xcf01
    2228:	3b0b3a0e 	blcc	2d0a68 <__Stack_Size+0x2d0668>
    222c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    2230:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2234:	000a4001 	andeq	r4, sl, r1
    2238:	00051200 	andeq	r1, r5, r0, lsl #4
    223c:	0b3a0e03 	bleq	e85a50 <__Stack_Size+0xe85650>
    2240:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2244:	00000602 	andeq	r0, r0, r2, lsl #12
    2248:	03003413 	movweq	r3, #1043	; 0x413
    224c:	3b0b3a0e 	blcc	2d0a8c <__Stack_Size+0x2d068c>
    2250:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2254:	14000006 	strne	r0, [r0], #-6
    2258:	08030034 	stmdaeq	r3, {r2, r4, r5}
    225c:	0b3b0b3a 	bleq	ec4f4c <__Stack_Size+0xec4b4c>
    2260:	00001349 	andeq	r1, r0, r9, asr #6
    2264:	03003415 	movweq	r3, #1045	; 0x415
    2268:	3b0b3a0e 	blcc	2d0aa8 <__Stack_Size+0x2d06a8>
    226c:	0013490b 	andseq	r4, r3, fp, lsl #18
    2270:	11010000 	tstne	r1, r0
    2274:	130e2501 	movwne	r2, #58625	; 0xe501
    2278:	1b0e030b 	blne	382eac <__Stack_Size+0x382aac>
    227c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    2280:	00061001 	andeq	r1, r6, r1
    2284:	00240200 	eoreq	r0, r4, r0, lsl #4
    2288:	0b3e0b0b 	bleq	f84ebc <__Stack_Size+0xf84abc>
    228c:	00000e03 	andeq	r0, r0, r3, lsl #28
    2290:	03001603 	movweq	r1, #1539	; 0x603
    2294:	3b0b3a08 	blcc	2d0abc <__Stack_Size+0x2d06bc>
    2298:	0013490b 	andseq	r4, r3, fp, lsl #18
    229c:	00350400 	eorseq	r0, r5, r0, lsl #8
    22a0:	00001349 	andeq	r1, r0, r9, asr #6
    22a4:	0b010405 	bleq	432c0 <__Stack_Size+0x42ec0>
    22a8:	3b0b3a0b 	blcc	2d0adc <__Stack_Size+0x2d06dc>
    22ac:	0013010b 	andseq	r0, r3, fp, lsl #2
    22b0:	00280600 	eoreq	r0, r8, r0, lsl #12
    22b4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    22b8:	28070000 	stmdacs	r7, {}
    22bc:	1c080300 	stcne	3, cr0, [r8], {0}
    22c0:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    22c4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    22c8:	0b3b0b3a 	bleq	ec4fb8 <__Stack_Size+0xec4bb8>
    22cc:	00001349 	andeq	r1, r0, r9, asr #6
    22d0:	0b002409 	bleq	b2fc <__Stack_Size+0xaefc>
    22d4:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    22d8:	01130a00 	tsteq	r3, r0, lsl #20
    22dc:	0b3a0b0b 	bleq	e84f10 <__Stack_Size+0xe84b10>
    22e0:	1301053b 	movwne	r0, #5435	; 0x153b
    22e4:	0d0b0000 	stceq	0, cr0, [fp]
    22e8:	3a080300 	bcc	202ef0 <__Stack_Size+0x202af0>
    22ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    22f0:	000a3813 	andeq	r3, sl, r3, lsl r8
    22f4:	000d0c00 	andeq	r0, sp, r0, lsl #24
    22f8:	0b3a0e03 	bleq	e85b0c <__Stack_Size+0xe8570c>
    22fc:	1349053b 	movtne	r0, #38203	; 0x953b
    2300:	00000a38 	andeq	r0, r0, r8, lsr sl
    2304:	0300160d 	movweq	r1, #1549	; 0x60d
    2308:	3b0b3a0e 	blcc	2d0b48 <__Stack_Size+0x2d0748>
    230c:	00134905 	andseq	r4, r3, r5, lsl #18
    2310:	01130e00 	tsteq	r3, r0, lsl #28
    2314:	0b3a0b0b 	bleq	e84f48 <__Stack_Size+0xe84b48>
    2318:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    231c:	0d0f0000 	stceq	0, cr0, [pc]
    2320:	3a0e0300 	bcc	382f28 <__Stack_Size+0x382b28>
    2324:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2328:	000a3813 	andeq	r3, sl, r3, lsl r8
    232c:	012e1000 	teqeq	lr, r0
    2330:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2334:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2338:	0b200c27 	bleq	8053dc <__Stack_Size+0x804fdc>
    233c:	00001301 	andeq	r1, r0, r1, lsl #6
    2340:	03000511 	movweq	r0, #1297	; 0x511
    2344:	3b0b3a0e 	blcc	2d0b84 <__Stack_Size+0x2d0784>
    2348:	00134905 	andseq	r4, r3, r5, lsl #18
    234c:	00341200 	eorseq	r1, r4, r0, lsl #4
    2350:	0b3a0e03 	bleq	e85b64 <__Stack_Size+0xe85764>
    2354:	1349053b 	movtne	r0, #38203	; 0x953b
    2358:	0f130000 	svceq	0x00130000
    235c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2360:	14000013 	strne	r0, [r0], #-19
    2364:	0e03012e 	adfeqsp	f0, f3, #0.5
    2368:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    236c:	0b200c27 	bleq	805410 <__Stack_Size+0x805010>
    2370:	00001301 	andeq	r1, r0, r1, lsl #6
    2374:	03003415 	movweq	r3, #1045	; 0x415
    2378:	3b0b3a08 	blcc	2d0ba0 <__Stack_Size+0x2d07a0>
    237c:	00134905 	andseq	r4, r3, r5, lsl #18
    2380:	012e1600 	teqeq	lr, r0, lsl #12
    2384:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2388:	0b3b0b3a 	bleq	ec5078 <__Stack_Size+0xec4c78>
    238c:	01110c27 	tsteq	r1, r7, lsr #24
    2390:	06400112 	undefined
    2394:	00001301 	andeq	r1, r0, r1, lsl #6
    2398:	03000517 	movweq	r0, #1303	; 0x517
    239c:	3b0b3a0e 	blcc	2d0bdc <__Stack_Size+0x2d07dc>
    23a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    23a4:	18000006 	stmdane	r0, {r1, r2}
    23a8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    23ac:	0b3b0b3a 	bleq	ec509c <__Stack_Size+0xec4c9c>
    23b0:	06021349 	streq	r1, [r2], -r9, asr #6
    23b4:	2e190000 	wxorcs	wr0, wr9, wr0
    23b8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    23bc:	3b0b3a0e 	blcc	2d0bfc <__Stack_Size+0x2d07fc>
    23c0:	110c2705 	tstne	ip, r5, lsl #14
    23c4:	40011201 	andmi	r1, r1, r1, lsl #4
    23c8:	00130106 	andseq	r0, r3, r6, lsl #2
    23cc:	00051a00 	andeq	r1, r5, r0, lsl #20
    23d0:	0b3a0e03 	bleq	e85be4 <__Stack_Size+0xe857e4>
    23d4:	1349053b 	movtne	r0, #38203	; 0x953b
    23d8:	00000602 	andeq	r0, r0, r2, lsl #12
    23dc:	0300341b 	movweq	r3, #1051	; 0x41b
    23e0:	3b0b3a0e 	blcc	2d0c20 <__Stack_Size+0x2d0820>
    23e4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    23e8:	1c000006 	stcne	0, cr0, [r0], {6}
    23ec:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    23f0:	0b580655 	bleq	1603d4c <__Stack_Size+0x160394c>
    23f4:	13010559 	movwne	r0, #5465	; 0x1559
    23f8:	051d0000 	ldreq	r0, [sp]
    23fc:	00133100 	andseq	r3, r3, r0, lsl #2
    2400:	010b1e00 	tsteq	fp, r0, lsl #28
    2404:	00000655 	andeq	r0, r0, r5, asr r6
    2408:	3100341f 	tstcc	r0, pc, lsl r4
    240c:	00060213 	andeq	r0, r6, r3, lsl r2
    2410:	011d2000 	tsteq	sp, r0
    2414:	01521331 	cmpeq	r2, r1, lsr r3
    2418:	0b580655 	bleq	1603d74 <__Stack_Size+0x1603974>
    241c:	13010559 	movwne	r0, #5465	; 0x1559
    2420:	34210000 	strtcc	r0, [r1]
    2424:	00133100 	andseq	r3, r3, r0, lsl #2
    2428:	011d2200 	tsteq	sp, r0, lsl #4
    242c:	01111331 	tsteq	r1, r1, lsr r3
    2430:	0b580112 	bleq	1602880 <__Stack_Size+0x1602480>
    2434:	13010559 	movwne	r0, #5465	; 0x1559
    2438:	0b230000 	bleq	8c2440 <__Stack_Size+0x8c2040>
    243c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    2440:	24000001 	strcs	r0, [r0], #-1
    2444:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    2448:	06550152 	undefined
    244c:	05590b58 	ldrbeq	r0, [r9, #-2904]
    2450:	05250000 	streq	r0, [r5]!
    2454:	3a0e0300 	bcc	38305c <__Stack_Size+0x382c5c>
    2458:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    245c:	000a0213 	andeq	r0, sl, r3, lsl r2
    2460:	00342600 	eorseq	r2, r4, r0, lsl #12
    2464:	0b3a0e03 	bleq	e85c78 <__Stack_Size+0xe85878>
    2468:	1349053b 	movtne	r0, #38203	; 0x953b
    246c:	00000a02 	andeq	r0, r0, r2, lsl #20
    2470:	31003427 	tstcc	r0, r7, lsr #8
    2474:	000a0213 	andeq	r0, sl, r3, lsl r2
    2478:	011d2800 	tsteq	sp, r0, lsl #16
    247c:	01111331 	tsteq	r1, r1, lsr r3
    2480:	0b580112 	bleq	16028d0 <__Stack_Size+0x16024d0>
    2484:	00000559 	andeq	r0, r0, r9, asr r5
    2488:	3f012e29 	svccc	0x00012e29
    248c:	3a0e030c 	bcc	3830c4 <__Stack_Size+0x382cc4>
    2490:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2494:	1201110c 	andne	r1, r1, #3	; 0x3
    2498:	010a4001 	tsteq	sl, r1
    249c:	2a000013 	bcs	24f0 <__Stack_Size+0x20f0>
    24a0:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    24a4:	01120111 	tsteq	r2, r1, lsl r1
    24a8:	13010a40 	movwne	r0, #6720	; 0x1a40
    24ac:	052b0000 	streq	r0, [fp]!
    24b0:	02133100 	andseq	r3, r3, #0	; 0x0
    24b4:	2c00000a 	stccs	0, cr0, [r0], {10}
    24b8:	13310005 	teqne	r1, #5	; 0x5
    24bc:	00000602 	andeq	r0, r0, r2, lsl #12
    24c0:	3f012e2d 	svccc	0x00012e2d
    24c4:	3a0e030c 	bcc	3830fc <__Stack_Size+0x382cfc>
    24c8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    24cc:	1113490c 	tstne	r3, ip, lsl #18
    24d0:	40011201 	andmi	r1, r1, r1, lsl #4
    24d4:	0013010a 	andseq	r0, r3, sl, lsl #2
    24d8:	012e2e00 	teqeq	lr, r0, lsl #28
    24dc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    24e0:	0b3b0b3a 	bleq	ec51d0 <__Stack_Size+0xec4dd0>
    24e4:	01110c27 	tsteq	r1, r7, lsr #24
    24e8:	06400112 	undefined
    24ec:	01000000 	tsteq	r0, r0
    24f0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    24f4:	0e030b13 	vmoveq.32	d3[0], r0
    24f8:	01110e1b 	tsteq	r1, fp, lsl lr
    24fc:	06100112 	undefined
    2500:	24020000 	strcs	r0, [r2]
    2504:	3e0b0b00 	fmacdcc	d0, d11, d0
    2508:	000e030b 	andeq	r0, lr, fp, lsl #6
    250c:	00160300 	andseq	r0, r6, r0, lsl #6
    2510:	0b3a0803 	bleq	e84524 <__Stack_Size+0xe84124>
    2514:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2518:	35040000 	strcc	r0, [r4]
    251c:	00134900 	andseq	r4, r3, r0, lsl #18
    2520:	01040500 	tsteq	r4, r0, lsl #10
    2524:	0b3a0b0b 	bleq	e85158 <__Stack_Size+0xe84d58>
    2528:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    252c:	28060000 	stmdacs	r6, {}
    2530:	1c0e0300 	stcne	3, cr0, [lr], {0}
    2534:	0700000d 	streq	r0, [r0, -sp]
    2538:	08030028 	stmdaeq	r3, {r3, r5}
    253c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2540:	03001608 	movweq	r1, #1544	; 0x608
    2544:	3b0b3a0e 	blcc	2d0d84 <__Stack_Size+0x2d0984>
    2548:	0013490b 	andseq	r4, r3, fp, lsl #18
    254c:	00240900 	eoreq	r0, r4, r0, lsl #18
    2550:	0b3e0b0b 	bleq	f85184 <__Stack_Size+0xf84d84>
    2554:	130a0000 	movwne	r0, #40960	; 0xa000
    2558:	3a0b0b01 	bcc	2c5164 <__Stack_Size+0x2c4d64>
    255c:	01053b0b 	tsteq	r5, fp, lsl #22
    2560:	0b000013 	bleq	25b4 <__Stack_Size+0x21b4>
    2564:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    2568:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    256c:	0a381349 	beq	e07298 <__Stack_Size+0xe06e98>
    2570:	0d0c0000 	stceq	0, cr0, [ip]
    2574:	3a0e0300 	bcc	38317c <__Stack_Size+0x382d7c>
    2578:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    257c:	000a3813 	andeq	r3, sl, r3, lsl r8
    2580:	00160d00 	andseq	r0, r6, r0, lsl #26
    2584:	0b3a0e03 	bleq	e85d98 <__Stack_Size+0xe85998>
    2588:	1349053b 	movtne	r0, #38203	; 0x953b
    258c:	130e0000 	movwne	r0, #57344	; 0xe000
    2590:	3a0b0b01 	bcc	2c519c <__Stack_Size+0x2c4d9c>
    2594:	010b3b0b 	tsteq	fp, fp, lsl #22
    2598:	0f000013 	svceq	0x00000013
    259c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    25a0:	0b3b0b3a 	bleq	ec5290 <__Stack_Size+0xec4e90>
    25a4:	0a381349 	beq	e072d0 <__Stack_Size+0xe06ed0>
    25a8:	2e100000 	wxorcs	wr0, wr0, wr0
    25ac:	030c3f01 	movweq	r3, #52993	; 0xcf01
    25b0:	3b0b3a0e 	blcc	2d0df0 <__Stack_Size+0x2d09f0>
    25b4:	110c270b 	tstne	ip, fp, lsl #14
    25b8:	40011201 	andmi	r1, r1, r1, lsl #4
    25bc:	0013010a 	andseq	r0, r3, sl, lsl #2
    25c0:	00051100 	andeq	r1, r5, r0, lsl #2
    25c4:	0b3a0e03 	bleq	e85dd8 <__Stack_Size+0xe859d8>
    25c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    25cc:	00000a02 	andeq	r0, r0, r2, lsl #20
    25d0:	0b000f12 	bleq	6220 <__Stack_Size+0x5e20>
    25d4:	0013490b 	andseq	r4, r3, fp, lsl #18
    25d8:	012e1300 	teqeq	lr, r0, lsl #6
    25dc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    25e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    25e4:	01110c27 	tsteq	r1, r7, lsr #24
    25e8:	0a400112 	beq	1002a38 <__Stack_Size+0x1002638>
    25ec:	00001301 	andeq	r1, r0, r1, lsl #6
    25f0:	03000514 	movweq	r0, #1300	; 0x514
    25f4:	3b0b3a0e 	blcc	2d0e34 <__Stack_Size+0x2d0a34>
    25f8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    25fc:	15000006 	strne	r0, [r0, #-6]
    2600:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2604:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2608:	0a021349 	beq	87334 <__Stack_Size+0x86f34>
    260c:	05160000 	ldreq	r0, [r6]
    2610:	3a0e0300 	bcc	383218 <__Stack_Size+0x382e18>
    2614:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2618:	000a0213 	andeq	r0, sl, r3, lsl r2
    261c:	012e1700 	teqeq	lr, r0, lsl #14
    2620:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2624:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2628:	01110c27 	tsteq	r1, r7, lsr #24
    262c:	06400112 	undefined
    2630:	00001301 	andeq	r1, r0, r1, lsl #6
    2634:	03000518 	movweq	r0, #1304	; 0x518
    2638:	3b0b3a0e 	blcc	2d0e78 <__Stack_Size+0x2d0a78>
    263c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2640:	19000006 	stmdbne	r0, {r1, r2}
    2644:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2648:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    264c:	00001349 	andeq	r1, r0, r9, asr #6
    2650:	0300341a 	movweq	r3, #1050	; 0x41a
    2654:	3b0b3a0e 	blcc	2d0e94 <__Stack_Size+0x2d0a94>
    2658:	02134905 	andseq	r4, r3, #81920	; 0x14000
    265c:	1b000006 	blne	267c <__Stack_Size+0x227c>
    2660:	0c3f012e 	ldfeqs	f0, [pc], #-184
    2664:	0b3a0e03 	bleq	e85e78 <__Stack_Size+0xe85a78>
    2668:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    266c:	01111349 	tsteq	r1, r9, asr #6
    2670:	0a400112 	beq	1002ac0 <__Stack_Size+0x10026c0>
    2674:	00001301 	andeq	r1, r0, r1, lsl #6
    2678:	3f012e1c 	svccc	0x00012e1c
    267c:	3a0e030c 	bcc	3832b4 <__Stack_Size+0x382eb4>
    2680:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2684:	1201110c 	andne	r1, r1, #3	; 0x3
    2688:	01064001 	tsteq	r6, r1
    268c:	1d000013 	stcne	0, cr0, [r0, #-76]
    2690:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2694:	0b3b0b3a 	bleq	ec5384 <__Stack_Size+0xec4f84>
    2698:	06021349 	streq	r1, [r2], -r9, asr #6
    269c:	341e0000 	ldrcc	r0, [lr]
    26a0:	3a0e0300 	bcc	3832a8 <__Stack_Size+0x382ea8>
    26a4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    26a8:	000a0213 	andeq	r0, sl, r3, lsl r2
    26ac:	00341f00 	eorseq	r1, r4, r0, lsl #30
    26b0:	0b3a0e03 	bleq	e85ec4 <__Stack_Size+0xe85ac4>
    26b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    26b8:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    26bc:	030c3f01 	movweq	r3, #52993	; 0xcf01
    26c0:	3b0b3a0e 	blcc	2d0f00 <__Stack_Size+0x2d0b00>
    26c4:	110c270b 	tstne	ip, fp, lsl #14
    26c8:	40011201 	andmi	r1, r1, r1, lsl #4
    26cc:	00000006 	andeq	r0, r0, r6
    26d0:	10001101 	andne	r1, r0, r1, lsl #2
    26d4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    26d8:	1b080301 	blne	2032e4 <__Stack_Size+0x202ee4>
    26dc:	13082508 	movwne	r2, #34056	; 0x8508
    26e0:	00000005 	andeq	r0, r0, r5
    26e4:	25011101 	strcs	r1, [r1, #-257]
    26e8:	030b130e 	movweq	r1, #45838	; 0xb30e
    26ec:	110e1b0e 	tstne	lr, lr, lsl #22
    26f0:	10011201 	andne	r1, r1, r1, lsl #4
    26f4:	02000006 	andeq	r0, r0, #6	; 0x6
    26f8:	0b0b0024 	bleq	2c2790 <__Stack_Size+0x2c2390>
    26fc:	0e030b3e 	vmoveq.16	d3[0], r0
    2700:	24030000 	strcs	r0, [r3]
    2704:	3e0b0b00 	fmacdcc	d0, d11, d0
    2708:	0400000b 	streq	r0, [r0], #-11
    270c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    2710:	0b3a0e03 	bleq	e85f24 <__Stack_Size+0xe85b24>
    2714:	0c270b3b 	stceq	11, cr0, [r7], #-236
    2718:	01120111 	tsteq	r2, r1, lsl r1
    271c:	13010640 	movwne	r0, #5696	; 0x1640
    2720:	34050000 	strcc	r0, [r5]
    2724:	3a0e0300 	bcc	38332c <__Stack_Size+0x382f2c>
    2728:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    272c:	06000013 	undefined
    2730:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2734:	0b3b0b3a 	bleq	ec5424 <__Stack_Size+0xec5024>
    2738:	06021349 	streq	r1, [r2], -r9, asr #6
    273c:	0f070000 	svceq	0x00070000
    2740:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2744:	08000013 	stmdaeq	r0, {r0, r1, r4}
    2748:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    274c:	0b3b0b3a 	bleq	ec543c <__Stack_Size+0xec503c>
    2750:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    2754:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2758:	03003409 	movweq	r3, #1033	; 0x409
    275c:	3b0b3a0e 	blcc	2d0f9c <__Stack_Size+0x2d0b9c>
    2760:	3c0c3f0b 	stccc	15, cr3, [ip], {11}
    2764:	0a00000c 	beq	279c <__Stack_Size+0x239c>
    2768:	13490101 	movtne	r0, #37121	; 0x9101
    276c:	00001301 	andeq	r1, r0, r1, lsl #6
    2770:	4900210b 	stmdbmi	r0, {r0, r1, r3, r8, sp}
    2774:	000b2f13 	andeq	r2, fp, r3, lsl pc
    2778:	00150c00 	andseq	r0, r5, r0, lsl #24
    277c:	00000c27 	andeq	r0, r0, r7, lsr #24
    2780:	0300340d 	movweq	r3, #1037	; 0x40d
    2784:	3b0b3a0e 	blcc	2d0fc4 <__Stack_Size+0x2d0bc4>
    2788:	3f13490b 	svccc	0x0013490b
    278c:	000a020c 	andeq	r0, sl, ip, lsl #4
    2790:	00260e00 	eoreq	r0, r6, r0, lsl #28
    2794:	00001349 	andeq	r1, r0, r9, asr #6
    2798:	01110100 	tsteq	r1, r0, lsl #2
    279c:	0b130e25 	bleq	4c6038 <__Stack_Size+0x4c5c38>
    27a0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    27a4:	01120111 	tsteq	r2, r1, lsl r1
    27a8:	00000610 	andeq	r0, r0, r0, lsl r6
    27ac:	0b002402 	bleq	b7bc <__Stack_Size+0xb3bc>
    27b0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    27b4:	0300000e 	movweq	r0, #14	; 0xe
    27b8:	0b0b0024 	bleq	2c2850 <__Stack_Size+0x2c2450>
    27bc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    27c0:	24040000 	strcs	r0, [r4]
    27c4:	3e0b0b00 	fmacdcc	d0, d11, d0
    27c8:	0500000b 	streq	r0, [r0, #-11]
    27cc:	0c270015 	stceq	0, cr0, [r7], #-84
    27d0:	0f060000 	svceq	0x00060000
    27d4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    27d8:	07000013 	smladeq	r0, r3, r0, r0
    27dc:	0e030104 	adfeqs	f0, f3, f4
    27e0:	0b3a0b0b 	bleq	e85414 <__Stack_Size+0xe85014>
    27e4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    27e8:	28080000 	stmdacs	r8, {}
    27ec:	1c0e0300 	stcne	3, cr0, [lr], {0}
    27f0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    27f4:	0c3f012e 	ldfeqs	f0, [pc], #-184
    27f8:	0b3a0e03 	bleq	e8600c <__Stack_Size+0xe85c0c>
    27fc:	0c270b3b 	stceq	11, cr0, [r7], #-236
    2800:	01111349 	tsteq	r1, r9, asr #6
    2804:	06400112 	undefined
    2808:	050a0000 	streq	r0, [sl]
    280c:	3a080300 	bcc	203414 <__Stack_Size+0x203014>
    2810:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2814:	00060213 	andeq	r0, r6, r3, lsl r2
    2818:	11010000 	tstne	r1, r0
    281c:	130e2501 	movwne	r2, #58625	; 0xe501
    2820:	1b0e030b 	blne	383454 <__Stack_Size+0x383054>
    2824:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    2828:	00061001 	andeq	r1, r6, r1
    282c:	00240200 	eoreq	r0, r4, r0, lsl #4
    2830:	0b3e0b0b 	bleq	f85464 <__Stack_Size+0xf85064>
    2834:	00000e03 	andeq	r0, r0, r3, lsl #28
    2838:	0b002403 	bleq	b84c <__Stack_Size+0xb44c>
    283c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2840:	04000008 	streq	r0, [r0], #-8
    2844:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2848:	0b3b0b3a 	bleq	ec5538 <__Stack_Size+0xec5138>
    284c:	00001349 	andeq	r1, r0, r9, asr #6
    2850:	03001605 	movweq	r1, #1541	; 0x605
    2854:	3b0b3a0e 	blcc	2d1094 <__Stack_Size+0x2d0c94>
    2858:	00134905 	andseq	r4, r3, r5, lsl #18
    285c:	01170600 	tsteq	r7, r0, lsl #12
    2860:	0b3a0b0b 	bleq	e85494 <__Stack_Size+0xe85094>
    2864:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2868:	0d070000 	stceq	0, cr0, [r7]
    286c:	3a0e0300 	bcc	383474 <__Stack_Size+0x383074>
    2870:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2874:	08000013 	stmdaeq	r0, {r0, r1, r4}
    2878:	13490101 	movtne	r0, #37121	; 0x9101
    287c:	00001301 	andeq	r1, r0, r1, lsl #6
    2880:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    2884:	000b2f13 	andeq	r2, fp, r3, lsl pc
    2888:	00240a00 	eoreq	r0, r4, r0, lsl #20
    288c:	0b3e0b0b 	bleq	f854c0 <__Stack_Size+0xf850c0>
    2890:	130b0000 	movwne	r0, #45056	; 0xb000
    2894:	3a0b0b01 	bcc	2c54a0 <__Stack_Size+0x2c50a0>
    2898:	010b3b0b 	tsteq	fp, fp, lsl #22
    289c:	0c000013 	stceq	0, cr0, [r0], {19}
    28a0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    28a4:	0b3b0b3a 	bleq	ec5594 <__Stack_Size+0xec5194>
    28a8:	0a381349 	beq	e075d4 <__Stack_Size+0xe071d4>
    28ac:	0f0d0000 	svceq	0x000d0000
    28b0:	000b0b00 	andeq	r0, fp, r0, lsl #22
    28b4:	01130e00 	tsteq	r3, r0, lsl #28
    28b8:	0b0b0e03 	bleq	2c60cc <__Stack_Size+0x2c5ccc>
    28bc:	0b3b0b3a 	bleq	ec55ac <__Stack_Size+0xec51ac>
    28c0:	00001301 	andeq	r1, r0, r1, lsl #6
    28c4:	03000d0f 	movweq	r0, #3343	; 0xd0f
    28c8:	3b0b3a08 	blcc	2d10f0 <__Stack_Size+0x2d0cf0>
    28cc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    28d0:	1000000a 	andne	r0, r0, sl
    28d4:	0b0b000f 	bleq	2c2918 <__Stack_Size+0x2c2518>
    28d8:	00001349 	andeq	r1, r0, r9, asr #6
    28dc:	03011311 	movweq	r1, #4881	; 0x1311
    28e0:	3a050b0e 	bcc	145520 <__Stack_Size+0x145120>
    28e4:	010b3b0b 	tsteq	fp, fp, lsl #22
    28e8:	12000013 	andne	r0, r0, #19	; 0x13
    28ec:	0c270015 	stceq	0, cr0, [r7], #-84
    28f0:	15130000 	ldrne	r0, [r3]
    28f4:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    28f8:	00130113 	andseq	r0, r3, r3, lsl r1
    28fc:	00051400 	andeq	r1, r5, r0, lsl #8
    2900:	00001349 	andeq	r1, r0, r9, asr #6
    2904:	03000d15 	movweq	r0, #3349	; 0xd15
    2908:	3b0b3a0e 	blcc	2d1148 <__Stack_Size+0x2d0d48>
    290c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2910:	1600000a 	strne	r0, [r0], -sl
    2914:	13490026 	movtne	r0, #36902	; 0x9026
    2918:	13170000 	tstne	r7, #0	; 0x0
    291c:	0b0e0301 	bleq	383528 <__Stack_Size+0x383128>
    2920:	3b0b3a0b 	blcc	2d1154 <__Stack_Size+0x2d0d54>
    2924:	00130105 	andseq	r0, r3, r5, lsl #2
    2928:	01131800 	tsteq	r3, r0, lsl #16
    292c:	0b3a0b0b 	bleq	e85560 <__Stack_Size+0xe85160>
    2930:	1301053b 	movwne	r0, #5435	; 0x153b
    2934:	17190000 	ldrne	r0, [r9, -r0]
    2938:	3a0b0b01 	bcc	2c5544 <__Stack_Size+0x2c5144>
    293c:	01053b0b 	tsteq	r5, fp, lsl #22
    2940:	1a000013 	bne	2994 <__Stack_Size+0x2594>
    2944:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2948:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    294c:	00001349 	andeq	r1, r0, r9, asr #6
    2950:	2701151b 	smladcs	r1, fp, r5, r1
    2954:	0013010c 	andseq	r0, r3, ip, lsl #2
    2958:	012e1c00 	teqeq	lr, r0, lsl #24
    295c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2960:	0b3b0b3a 	bleq	ec5650 <__Stack_Size+0xec5250>
    2964:	01110c27 	tsteq	r1, r7, lsr #24
    2968:	0a400112 	beq	1002db8 <__Stack_Size+0x10029b8>
    296c:	00001301 	andeq	r1, r0, r1, lsl #6
    2970:	0300051d 	movweq	r0, #1309	; 0x51d
    2974:	3b0b3a0e 	blcc	2d11b4 <__Stack_Size+0x2d0db4>
    2978:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    297c:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    2980:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2984:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2988:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    298c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2990:	01110100 	tsteq	r1, r0, lsl #2
    2994:	0b130e25 	bleq	4c6230 <__Stack_Size+0x4c5e30>
    2998:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    299c:	01120111 	tsteq	r2, r1, lsl r1
    29a0:	00000610 	andeq	r0, r0, r0, lsl r6
    29a4:	0b002402 	bleq	b9b4 <__Stack_Size+0xb5b4>
    29a8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    29ac:	0300000e 	movweq	r0, #14	; 0xe
    29b0:	0b0b0024 	bleq	2c2a48 <__Stack_Size+0x2c2648>
    29b4:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    29b8:	16040000 	strne	r0, [r4], -r0
    29bc:	3a0e0300 	bcc	3835c4 <__Stack_Size+0x3831c4>
    29c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    29c4:	05000013 	streq	r0, [r0, #-19]
    29c8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    29cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    29d0:	00001349 	andeq	r1, r0, r9, asr #6
    29d4:	0b011706 	bleq	485f4 <__Stack_Size+0x481f4>
    29d8:	3b0b3a0b 	blcc	2d120c <__Stack_Size+0x2d0e0c>
    29dc:	0013010b 	andseq	r0, r3, fp, lsl #2
    29e0:	000d0700 	andeq	r0, sp, r0, lsl #14
    29e4:	0b3a0e03 	bleq	e861f8 <__Stack_Size+0xe85df8>
    29e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    29ec:	01080000 	tsteq	r8, r0
    29f0:	01134901 	tsteq	r3, r1, lsl #18
    29f4:	09000013 	stmdbeq	r0, {r0, r1, r4}
    29f8:	13490021 	movtne	r0, #36897	; 0x9021
    29fc:	00000b2f 	andeq	r0, r0, pc, lsr #22
    2a00:	0b00240a 	bleq	ba30 <__Stack_Size+0xb630>
    2a04:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    2a08:	01130b00 	tsteq	r3, r0, lsl #22
    2a0c:	0b3a0b0b 	bleq	e85640 <__Stack_Size+0xe85240>
    2a10:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2a14:	0d0c0000 	stceq	0, cr0, [ip]
    2a18:	3a0e0300 	bcc	383620 <__Stack_Size+0x383220>
    2a1c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2a20:	000a3813 	andeq	r3, sl, r3, lsl r8
    2a24:	000f0d00 	andeq	r0, pc, r0, lsl #26
    2a28:	00000b0b 	andeq	r0, r0, fp, lsl #22
    2a2c:	0301130e 	movweq	r1, #4878	; 0x130e
    2a30:	3a0b0b0e 	bcc	2c5670 <__Stack_Size+0x2c5270>
    2a34:	010b3b0b 	tsteq	fp, fp, lsl #22
    2a38:	0f000013 	svceq	0x00000013
    2a3c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    2a40:	0b3b0b3a 	bleq	ec5730 <__Stack_Size+0xec5330>
    2a44:	0a381349 	beq	e07770 <__Stack_Size+0xe07370>
    2a48:	0f100000 	svceq	0x00100000
    2a4c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2a50:	11000013 	tstne	r0, r3, lsl r0
    2a54:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    2a58:	0b3a050b 	bleq	e83e8c <__Stack_Size+0xe83a8c>
    2a5c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2a60:	15120000 	ldrne	r0, [r2]
    2a64:	000c2700 	andeq	r2, ip, r0, lsl #14
    2a68:	01151300 	tsteq	r5, r0, lsl #6
    2a6c:	13490c27 	movtne	r0, #39975	; 0x9c27
    2a70:	00001301 	andeq	r1, r0, r1, lsl #6
    2a74:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    2a78:	15000013 	strne	r0, [r0, #-19]
    2a7c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2a80:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2a84:	0a381349 	beq	e077b0 <__Stack_Size+0xe073b0>
    2a88:	26160000 	ldrcs	r0, [r6], -r0
    2a8c:	00134900 	andseq	r4, r3, r0, lsl #18
    2a90:	01131700 	tsteq	r3, r0, lsl #14
    2a94:	0b0b0e03 	bleq	2c62a8 <__Stack_Size+0x2c5ea8>
    2a98:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2a9c:	00001301 	andeq	r1, r0, r1, lsl #6
    2aa0:	0b011318 	bleq	47708 <__Stack_Size+0x47308>
    2aa4:	3b0b3a0b 	blcc	2d12d8 <__Stack_Size+0x2d0ed8>
    2aa8:	00130105 	andseq	r0, r3, r5, lsl #2
    2aac:	01171900 	tsteq	r7, r0, lsl #18
    2ab0:	0b3a0b0b 	bleq	e856e4 <__Stack_Size+0xe852e4>
    2ab4:	1301053b 	movwne	r0, #5435	; 0x153b
    2ab8:	0d1a0000 	ldceq	0, cr0, [sl]
    2abc:	3a0e0300 	bcc	3836c4 <__Stack_Size+0x3832c4>
    2ac0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2ac4:	1b000013 	blne	2b18 <__Stack_Size+0x2718>
    2ac8:	0c270115 	stfeqs	f0, [r7], #-84
    2acc:	00001301 	andeq	r1, r0, r1, lsl #6
    2ad0:	0300341c 	movweq	r3, #1052	; 0x41c
    2ad4:	3b0b3a0e 	blcc	2d1314 <__Stack_Size+0x2d0f14>
    2ad8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2adc:	1d00000a 	stcne	0, cr0, [r0, #-40]
    2ae0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2ae4:	0b3b0b3a 	bleq	ec57d4 <__Stack_Size+0xec53d4>
    2ae8:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    2aec:	00000a02 	andeq	r0, r0, r2, lsl #20
    2af0:	01110100 	tsteq	r1, r0, lsl #2
    2af4:	0b130e25 	bleq	4c6390 <__Stack_Size+0x4c5f90>
    2af8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2afc:	01120111 	tsteq	r2, r1, lsl r1
    2b00:	00000610 	andeq	r0, r0, r0, lsl r6
    2b04:	0b002402 	bleq	bb14 <__Stack_Size+0xb714>
    2b08:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2b0c:	0300000e 	movweq	r0, #14	; 0xe
    2b10:	0b0b0024 	bleq	2c2ba8 <__Stack_Size+0x2c27a8>
    2b14:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    2b18:	24040000 	strcs	r0, [r4]
    2b1c:	3e0b0b00 	fmacdcc	d0, d11, d0
    2b20:	0500000b 	streq	r0, [r0, #-11]
    2b24:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2b28:	0b3b0b3a 	bleq	ec5818 <__Stack_Size+0xec5418>
    2b2c:	00001349 	andeq	r1, r0, r9, asr #6
    2b30:	3f012e06 	svccc	0x00012e06
    2b34:	3a0e030c 	bcc	38376c <__Stack_Size+0x38336c>
    2b38:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2b3c:	1201110c 	andne	r1, r1, #3	; 0x3
    2b40:	01064001 	tsteq	r6, r1
    2b44:	07000013 	smladeq	r0, r3, r0, r0
    2b48:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2b4c:	0b3b0b3a 	bleq	ec583c <__Stack_Size+0xec543c>
    2b50:	0a021349 	beq	8787c <__Stack_Size+0x8747c>
    2b54:	34080000 	strcc	r0, [r8]
    2b58:	3a080300 	bcc	203760 <__Stack_Size+0x203360>
    2b5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2b60:	000a0213 	andeq	r0, sl, r3, lsl r2
    2b64:	01010900 	tsteq	r1, r0, lsl #18
    2b68:	13011349 	movwne	r1, #4937	; 0x1349
    2b6c:	210a0000 	tstcs	sl, r0
    2b70:	0b000000 	bleq	2b78 <__Stack_Size+0x2778>
    2b74:	0c270015 	stceq	0, cr0, [r7], #-84
    2b78:	0f0c0000 	svceq	0x000c0000
    2b7c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2b80:	0d000013 	stceq	0, cr0, [r0, #-76]
    2b84:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2b88:	0b3b0b3a 	bleq	ec5878 <__Stack_Size+0xec5478>
    2b8c:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    2b90:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2b94:	01110100 	tsteq	r1, r0, lsl #2
    2b98:	0b130e25 	bleq	4c6434 <__Stack_Size+0x4c6034>
    2b9c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2ba0:	01120111 	tsteq	r2, r1, lsl r1
    2ba4:	00000610 	andeq	r0, r0, r0, lsl r6
    2ba8:	0b002402 	bleq	bbb8 <__Stack_Size+0xb7b8>
    2bac:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2bb0:	0300000e 	movweq	r0, #14	; 0xe
    2bb4:	0b0b0024 	bleq	2c2c4c <__Stack_Size+0x2c284c>
    2bb8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    2bbc:	24040000 	strcs	r0, [r4]
    2bc0:	3e0b0b00 	fmacdcc	d0, d11, d0
    2bc4:	0500000b 	streq	r0, [r0, #-11]
    2bc8:	0b0b000f 	bleq	2c2c0c <__Stack_Size+0x2c280c>
    2bcc:	0f060000 	svceq	0x00060000
    2bd0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2bd4:	07000013 	smladeq	r0, r3, r0, r0
    2bd8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2bdc:	0b3b0b3a 	bleq	ec58cc <__Stack_Size+0xec54cc>
    2be0:	00001349 	andeq	r1, r0, r9, asr #6
    2be4:	3f012e08 	svccc	0x00012e08
    2be8:	3a0e030c 	bcc	383820 <__Stack_Size+0x383420>
    2bec:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2bf0:	1113490c 	tstne	r3, ip, lsl #18
    2bf4:	40011201 	andmi	r1, r1, r1, lsl #4
    2bf8:	00130106 	andseq	r0, r3, r6, lsl #2
    2bfc:	00050900 	andeq	r0, r5, r0, lsl #18
    2c00:	0b3a0803 	bleq	e84c14 <__Stack_Size+0xe84814>
    2c04:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2c08:	00000602 	andeq	r0, r0, r2, lsl #12
    2c0c:	0300340a 	movweq	r3, #1034	; 0x40a
    2c10:	3b0b3a08 	blcc	2d1438 <__Stack_Size+0x2d1038>
    2c14:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2c18:	0b000006 	bleq	2c38 <__Stack_Size+0x2838>
    2c1c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2c20:	0b3b0b3a 	bleq	ec5910 <__Stack_Size+0xec5510>
    2c24:	00001349 	andeq	r1, r0, r9, asr #6
    2c28:	0300340c 	movweq	r3, #1036	; 0x40c
    2c2c:	3b0b3a0e 	blcc	2d146c <__Stack_Size+0x2d106c>
    2c30:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2c34:	0d000006 	stceq	0, cr0, [r0, #-24]
    2c38:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2c3c:	0b3b0b3a 	bleq	ec592c <__Stack_Size+0xec552c>
    2c40:	0a021349 	beq	8796c <__Stack_Size+0x8756c>
    2c44:	01000000 	tsteq	r0, r0
    2c48:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2c4c:	0e030b13 	vmoveq.32	d3[0], r0
    2c50:	01110e1b 	tsteq	r1, fp, lsl lr
    2c54:	06100112 	undefined
    2c58:	24020000 	strcs	r0, [r2]
    2c5c:	3e0b0b00 	fmacdcc	d0, d11, d0
    2c60:	0008030b 	andeq	r0, r8, fp, lsl #6
    2c64:	00240300 	eoreq	r0, r4, r0, lsl #6
    2c68:	0b3e0b0b 	bleq	f8589c <__Stack_Size+0xf8549c>
    2c6c:	00000e03 	andeq	r0, r0, r3, lsl #28
    2c70:	03001604 	movweq	r1, #1540	; 0x604
    2c74:	3b0b3a0e 	blcc	2d14b4 <__Stack_Size+0x2d10b4>
    2c78:	0013490b 	andseq	r4, r3, fp, lsl #18
    2c7c:	00160500 	andseq	r0, r6, r0, lsl #10
    2c80:	0b3a0e03 	bleq	e86494 <__Stack_Size+0xe86094>
    2c84:	1349053b 	movtne	r0, #38203	; 0x953b
    2c88:	17060000 	strne	r0, [r6, -r0]
    2c8c:	3a0b0b01 	bcc	2c5898 <__Stack_Size+0x2c5498>
    2c90:	010b3b0b 	tsteq	fp, fp, lsl #22
    2c94:	07000013 	smladeq	r0, r3, r0, r0
    2c98:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2c9c:	0b3b0b3a 	bleq	ec598c <__Stack_Size+0xec558c>
    2ca0:	00001349 	andeq	r1, r0, r9, asr #6
    2ca4:	49010108 	stmdbmi	r1, {r3, r8}
    2ca8:	00130113 	andseq	r0, r3, r3, lsl r1
    2cac:	00210900 	eoreq	r0, r1, r0, lsl #18
    2cb0:	0b2f1349 	bleq	bc79dc <__Stack_Size+0xbc75dc>
    2cb4:	240a0000 	strcs	r0, [sl]
    2cb8:	3e0b0b00 	fmacdcc	d0, d11, d0
    2cbc:	0b00000b 	bleq	2cf0 <__Stack_Size+0x28f0>
    2cc0:	0b0b0113 	bleq	2c3114 <__Stack_Size+0x2c2d14>
    2cc4:	0b3b0b3a 	bleq	ec59b4 <__Stack_Size+0xec55b4>
    2cc8:	00001301 	andeq	r1, r0, r1, lsl #6
    2ccc:	03000d0c 	movweq	r0, #3340	; 0xd0c
    2cd0:	3b0b3a0e 	blcc	2d1510 <__Stack_Size+0x2d1110>
    2cd4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2cd8:	0d00000a 	stceq	0, cr0, [r0, #-40]
    2cdc:	0b0b000f 	bleq	2c2d20 <__Stack_Size+0x2c2920>
    2ce0:	130e0000 	movwne	r0, #57344	; 0xe000
    2ce4:	0b0e0301 	bleq	3838f0 <__Stack_Size+0x3834f0>
    2ce8:	3b0b3a0b 	blcc	2d151c <__Stack_Size+0x2d111c>
    2cec:	0013010b 	andseq	r0, r3, fp, lsl #2
    2cf0:	000d0f00 	andeq	r0, sp, r0, lsl #30
    2cf4:	0b3a0803 	bleq	e84d08 <__Stack_Size+0xe84908>
    2cf8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2cfc:	00000a38 	andeq	r0, r0, r8, lsr sl
    2d00:	0b000f10 	bleq	6948 <__Stack_Size+0x6548>
    2d04:	0013490b 	andseq	r4, r3, fp, lsl #18
    2d08:	01131100 	tsteq	r3, r0, lsl #2
    2d0c:	050b0e03 	streq	r0, [fp, #-3587]
    2d10:	0b3b0b3a 	bleq	ec5a00 <__Stack_Size+0xec5600>
    2d14:	00001301 	andeq	r1, r0, r1, lsl #6
    2d18:	27001512 	smladcs	r0, r2, r5, r1
    2d1c:	1300000c 	movwne	r0, #12	; 0xc
    2d20:	0c270115 	stfeqs	f0, [r7], #-84
    2d24:	13011349 	movwne	r1, #4937	; 0x1349
    2d28:	05140000 	ldreq	r0, [r4]
    2d2c:	00134900 	andseq	r4, r3, r0, lsl #18
    2d30:	000d1500 	andeq	r1, sp, r0, lsl #10
    2d34:	0b3a0e03 	bleq	e86548 <__Stack_Size+0xe86148>
    2d38:	1349053b 	movtne	r0, #38203	; 0x953b
    2d3c:	00000a38 	andeq	r0, r0, r8, lsr sl
    2d40:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    2d44:	17000013 	smladne	r0, r3, r0, r0
    2d48:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    2d4c:	0b3a0b0b 	bleq	e85980 <__Stack_Size+0xe85580>
    2d50:	1301053b 	movwne	r0, #5435	; 0x153b
    2d54:	13180000 	tstne	r8, #0	; 0x0
    2d58:	3a0b0b01 	bcc	2c5964 <__Stack_Size+0x2c5564>
    2d5c:	01053b0b 	tsteq	r5, fp, lsl #22
    2d60:	19000013 	stmdbne	r0, {r0, r1, r4}
    2d64:	0b0b0117 	bleq	2c31c8 <__Stack_Size+0x2c2dc8>
    2d68:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2d6c:	00001301 	andeq	r1, r0, r1, lsl #6
    2d70:	03000d1a 	movweq	r0, #3354	; 0xd1a
    2d74:	3b0b3a0e 	blcc	2d15b4 <__Stack_Size+0x2d11b4>
    2d78:	00134905 	andseq	r4, r3, r5, lsl #18
    2d7c:	01151b00 	tsteq	r5, r0, lsl #22
    2d80:	13010c27 	movwne	r0, #7207	; 0x1c27
    2d84:	041c0000 	ldreq	r0, [ip]
    2d88:	0b0e0301 	bleq	383994 <__Stack_Size+0x383594>
    2d8c:	3b0b3a0b 	blcc	2d15c0 <__Stack_Size+0x2d11c0>
    2d90:	0013010b 	andseq	r0, r3, fp, lsl #2
    2d94:	00281d00 	eoreq	r1, r8, r0, lsl #26
    2d98:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2d9c:	2e1e0000 	wxorcs	wr0, wr14, wr0
    2da0:	030c3f01 	movweq	r3, #52993	; 0xcf01
    2da4:	3b0b3a0e 	blcc	2d15e4 <__Stack_Size+0x2d11e4>
    2da8:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    2dac:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2db0:	01064001 	tsteq	r6, r1
    2db4:	1f000013 	svcne	0x00000013
    2db8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2dbc:	0b3b0b3a 	bleq	ec5aac <__Stack_Size+0xec56ac>
    2dc0:	06021349 	streq	r1, [r2], -r9, asr #6
    2dc4:	05200000 	streq	r0, [r0]!
    2dc8:	3a080300 	bcc	2039d0 <__Stack_Size+0x2035d0>
    2dcc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2dd0:	00060213 	andeq	r0, r6, r3, lsl r2
    2dd4:	00342100 	eorseq	r2, r4, r0, lsl #2
    2dd8:	0b3a0e03 	bleq	e865ec <__Stack_Size+0xe861ec>
    2ddc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2de0:	34220000 	strtcc	r0, [r2]
    2de4:	3a080300 	bcc	2039ec <__Stack_Size+0x2035ec>
    2de8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2dec:	000a0213 	andeq	r0, sl, r3, lsl r2
    2df0:	00342300 	eorseq	r2, r4, r0, lsl #6
    2df4:	0b3a0e03 	bleq	e86608 <__Stack_Size+0xe86208>
    2df8:	1349053b 	movtne	r0, #38203	; 0x953b
    2dfc:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    2e00:	01000000 	tsteq	r0, r0
    2e04:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2e08:	0e030b13 	vmoveq.32	d3[0], r0
    2e0c:	01110e1b 	tsteq	r1, fp, lsl lr
    2e10:	06100112 	undefined
    2e14:	24020000 	strcs	r0, [r2]
    2e18:	3e0b0b00 	fmacdcc	d0, d11, d0
    2e1c:	000e030b 	andeq	r0, lr, fp, lsl #6
    2e20:	00240300 	eoreq	r0, r4, r0, lsl #6
    2e24:	0b3e0b0b 	bleq	f85a58 <__Stack_Size+0xf85658>
    2e28:	00000803 	andeq	r0, r0, r3, lsl #16
    2e2c:	03001604 	movweq	r1, #1540	; 0x604
    2e30:	3b0b3a0e 	blcc	2d1670 <__Stack_Size+0x2d1270>
    2e34:	0013490b 	andseq	r4, r3, fp, lsl #18
    2e38:	00160500 	andseq	r0, r6, r0, lsl #10
    2e3c:	0b3a0e03 	bleq	e86650 <__Stack_Size+0xe86250>
    2e40:	1349053b 	movtne	r0, #38203	; 0x953b
    2e44:	17060000 	strne	r0, [r6, -r0]
    2e48:	3a0b0b01 	bcc	2c5a54 <__Stack_Size+0x2c5654>
    2e4c:	010b3b0b 	tsteq	fp, fp, lsl #22
    2e50:	07000013 	smladeq	r0, r3, r0, r0
    2e54:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2e58:	0b3b0b3a 	bleq	ec5b48 <__Stack_Size+0xec5748>
    2e5c:	00001349 	andeq	r1, r0, r9, asr #6
    2e60:	49010108 	stmdbmi	r1, {r3, r8}
    2e64:	00130113 	andseq	r0, r3, r3, lsl r1
    2e68:	00210900 	eoreq	r0, r1, r0, lsl #18
    2e6c:	0b2f1349 	bleq	bc7b98 <__Stack_Size+0xbc7798>
    2e70:	240a0000 	strcs	r0, [sl]
    2e74:	3e0b0b00 	fmacdcc	d0, d11, d0
    2e78:	0b00000b 	bleq	2eac <__Stack_Size+0x2aac>
    2e7c:	0b0b0113 	bleq	2c32d0 <__Stack_Size+0x2c2ed0>
    2e80:	0b3b0b3a 	bleq	ec5b70 <__Stack_Size+0xec5770>
    2e84:	00001301 	andeq	r1, r0, r1, lsl #6
    2e88:	03000d0c 	movweq	r0, #3340	; 0xd0c
    2e8c:	3b0b3a0e 	blcc	2d16cc <__Stack_Size+0x2d12cc>
    2e90:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2e94:	0d00000a 	stceq	0, cr0, [r0, #-40]
    2e98:	0b0b000f 	bleq	2c2edc <__Stack_Size+0x2c2adc>
    2e9c:	130e0000 	movwne	r0, #57344	; 0xe000
    2ea0:	0b0e0301 	bleq	383aac <__Stack_Size+0x3836ac>
    2ea4:	3b0b3a0b 	blcc	2d16d8 <__Stack_Size+0x2d12d8>
    2ea8:	0013010b 	andseq	r0, r3, fp, lsl #2
    2eac:	000d0f00 	andeq	r0, sp, r0, lsl #30
    2eb0:	0b3a0803 	bleq	e84ec4 <__Stack_Size+0xe84ac4>
    2eb4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2eb8:	00000a38 	andeq	r0, r0, r8, lsr sl
    2ebc:	0b000f10 	bleq	6b04 <__Stack_Size+0x6704>
    2ec0:	0013490b 	andseq	r4, r3, fp, lsl #18
    2ec4:	01131100 	tsteq	r3, r0, lsl #2
    2ec8:	050b0e03 	streq	r0, [fp, #-3587]
    2ecc:	0b3b0b3a 	bleq	ec5bbc <__Stack_Size+0xec57bc>
    2ed0:	00001301 	andeq	r1, r0, r1, lsl #6
    2ed4:	27001512 	smladcs	r0, r2, r5, r1
    2ed8:	1300000c 	movwne	r0, #12	; 0xc
    2edc:	0c270115 	stfeqs	f0, [r7], #-84
    2ee0:	13011349 	movwne	r1, #4937	; 0x1349
    2ee4:	05140000 	ldreq	r0, [r4]
    2ee8:	00134900 	andseq	r4, r3, r0, lsl #18
    2eec:	000d1500 	andeq	r1, sp, r0, lsl #10
    2ef0:	0b3a0e03 	bleq	e86704 <__Stack_Size+0xe86304>
    2ef4:	1349053b 	movtne	r0, #38203	; 0x953b
    2ef8:	00000a38 	andeq	r0, r0, r8, lsr sl
    2efc:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    2f00:	17000013 	smladne	r0, r3, r0, r0
    2f04:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    2f08:	0b3a0b0b 	bleq	e85b3c <__Stack_Size+0xe8573c>
    2f0c:	1301053b 	movwne	r0, #5435	; 0x153b
    2f10:	13180000 	tstne	r8, #0	; 0x0
    2f14:	3a0b0b01 	bcc	2c5b20 <__Stack_Size+0x2c5720>
    2f18:	01053b0b 	tsteq	r5, fp, lsl #22
    2f1c:	19000013 	stmdbne	r0, {r0, r1, r4}
    2f20:	0b0b0117 	bleq	2c3384 <__Stack_Size+0x2c2f84>
    2f24:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2f28:	00001301 	andeq	r1, r0, r1, lsl #6
    2f2c:	03000d1a 	movweq	r0, #3354	; 0xd1a
    2f30:	3b0b3a0e 	blcc	2d1770 <__Stack_Size+0x2d1370>
    2f34:	00134905 	andseq	r4, r3, r5, lsl #18
    2f38:	01151b00 	tsteq	r5, r0, lsl #22
    2f3c:	13010c27 	movwne	r0, #7207	; 0x1c27
    2f40:	2e1c0000 	wxorcs	wr0, wr12, wr0
    2f44:	030c3f01 	movweq	r3, #52993	; 0xcf01
    2f48:	3b0b3a0e 	blcc	2d1788 <__Stack_Size+0x2d1388>
    2f4c:	110c270b 	tstne	ip, fp, lsl #14
    2f50:	40011201 	andmi	r1, r1, r1, lsl #4
    2f54:	00130106 	andseq	r0, r3, r6, lsl #2
    2f58:	00051d00 	andeq	r1, r5, r0, lsl #26
    2f5c:	0b3a0e03 	bleq	e86770 <__Stack_Size+0xe86370>
    2f60:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2f64:	00000602 	andeq	r0, r0, r2, lsl #12
    2f68:	0300051e 	movweq	r0, #1310	; 0x51e
    2f6c:	3b0b3a08 	blcc	2d1794 <__Stack_Size+0x2d1394>
    2f70:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2f74:	1f000006 	svcne	0x00000006
    2f78:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2f7c:	0b3b0b3a 	bleq	ec5c6c <__Stack_Size+0xec586c>
    2f80:	0a021349 	beq	87cac <__Stack_Size+0x878ac>
    2f84:	34200000 	strtcc	r0, [r0]
    2f88:	3a0e0300 	bcc	383b90 <__Stack_Size+0x383790>
    2f8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2f90:	21000013 	tstcs	r0, r3, lsl r0
    2f94:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2f98:	0b3b0b3a 	bleq	ec5c88 <__Stack_Size+0xec5888>
    2f9c:	00001349 	andeq	r1, r0, r9, asr #6
    2fa0:	03003422 	movweq	r3, #1058	; 0x422
    2fa4:	3b0b3a08 	blcc	2d17cc <__Stack_Size+0x2d13cc>
    2fa8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2fac:	23000006 	movwcs	r0, #6	; 0x6
    2fb0:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
    2fb4:	0b3b0b3a 	bleq	ec5ca4 <__Stack_Size+0xec58a4>
    2fb8:	0b240000 	bleq	902fc0 <__Stack_Size+0x902bc0>
    2fbc:	00065501 	andeq	r5, r6, r1, lsl #10
    2fc0:	00342500 	eorseq	r2, r4, r0, lsl #10
    2fc4:	0b3a0e03 	bleq	e867d8 <__Stack_Size+0xe863d8>
    2fc8:	1349053b 	movtne	r0, #38203	; 0x953b
    2fcc:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    2fd0:	01000000 	tsteq	r0, r0
    2fd4:	06100011 	undefined
    2fd8:	08030655 	stmdaeq	r3, {r0, r2, r4, r6, r9, sl}
    2fdc:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    2fe0:	00000513 	andeq	r0, r0, r3, lsl r5
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000045 	andeq	r0, r0, r5, asr #32
       4:	001f0002 	andseq	r0, pc, r2
       8:	01020000 	tsteq	r2, r0
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	tsteq	r0, r0
      18:	00010000 	andeq	r0, r1, r0
      1c:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      20:	6d73612e 	ldfvse	f6, [r3, #-184]!
      24:	00000000 	andeq	r0, r0, r0
      28:	02050000 	andeq	r0, r5, #0	; 0x0
      2c:	00000000 	andeq	r0, r0, r0
      30:	0100cc03 	tsteq	r0, r3, lsl #24
      34:	01000602 	tsteq	r0, r2, lsl #12
      38:	02050001 	andeq	r0, r5, #1	; 0x1
      3c:	00000000 	andeq	r0, r0, r0
      40:	0100d703 	tsteq	r0, r3, lsl #14
      44:	01000602 	tsteq	r0, r2, lsl #12
      48:	00009601 	andeq	r9, r0, r1, lsl #12
      4c:	40000200 	andmi	r0, r0, r0, lsl #4
      50:	02000000 	andeq	r0, r0, #0	; 0x0
      54:	0d0efb01 	vstreq	d15, [lr, #-4]
      58:	01010100 	tsteq	r1, r0, lsl #2
      5c:	00000001 	andeq	r0, r0, r1
      60:	01000001 	tsteq	r0, r1
      64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      6c:	2f2e2e2f 	svccs	0x002e2e2f
      70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
      78:	696c2f30 	stmdbvs	ip!, {r4, r5, r8, r9, sl, fp, sp}^
      7c:	6f6c6762 	svcvs	0x006c6762
      80:	612f7373 	teqvs	pc, r3, ror r3
      84:	00006d72 	andeq	r6, r0, r2, ror sp
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	0100532e 	tsteq	r0, lr, lsr #6
      90:	00000000 	andeq	r0, r0, r0
      94:	00000205 	andeq	r0, r0, r5, lsl #4
      98:	d2030000 	andle	r0, r3, #0	; 0x0
      9c:	2f2f0100 	svccs	0x002f0100
      a0:	2f2f2f33 	svccs	0x002f2f33
      a4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      a8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      ac:	2f302f2f 	svccs	0x00302f2f
      b0:	2f2f302f 	svccs	0x002f302f
      b4:	2f302f2f 	svccs	0x00302f2f
      b8:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
      bc:	2f2f322e 	svccs	0x002f322e
      c0:	032f2f30 	teqeq	pc, #192	; 0xc0
      c4:	2f342e0e 	svccs	0x00342e0e
      c8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      cc:	2f2f2f2f 	svccs	0x002f2f2f
      d0:	f9032f30 	undefined instruction 0xf9032f30
      d4:	2f2f2e00 	svccs	0x002f2e00
      d8:	2f2f2f2f 	svccs	0x002f2f2f
      dc:	10023030 	andne	r3, r2, r0, lsr r0
      e0:	e4010100 	str	r0, [r1], #-256
      e4:	02000001 	andeq	r0, r0, #1	; 0x1
      e8:	00009b00 	andeq	r9, r0, r0, lsl #22
      ec:	fb010200 	blx	408f6 <__Stack_Size+0x404f6>
      f0:	01000d0e 	tsteq	r0, lr, lsl #26
      f4:	00010101 	andeq	r0, r1, r1, lsl #2
      f8:	00010000 	andeq	r0, r1, r0
      fc:	4d430100 	stfmie	f0, [r3]
     100:	5f303337 	svcpl	0x00303337
     104:	2f505041 	svccs	0x00505041
     108:	00637273 	rsbeq	r7, r3, r3, ror r2
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp && !bPrinted)
        {
            if (bMinus) TxDData( USART_PC,'-');
     10c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     110:	30316632 	eorscc	r6, r1, r2, lsr r6
            TxDData( USART_PC,((u8)wTmp)+'0');
     114:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     118:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     11c:	4d430063 	stclmi	0, cr0, [r3, #-396]
     120:	5f303337 	svcpl	0x00303337
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     124:	2f505041 	svccs	0x00505041
     128:	00636e69 	rsbeq	r6, r3, r9, ror #28
     12c:	6d747300 	ldclvs	3, cr7, [r4]
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     130:	31663233 	cmncc	r6, r3, lsr r2
     134:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^
     138:	00632e74 	rsbeq	r2, r3, r4, ror lr
                else TxDData( USART_PC, '0');
     13c:	73000001 	movwvc	r0, #1	; 0x1
     140:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     148:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     14c:	00682e65 	rsbeq	r2, r8, r5, ror #28
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     150:	73000002 	movwvc	r0, #2	; 0x2
     154:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
        wDigit /= 10;
     158:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     15c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    }
}
     160:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     164:	6f630000 	svcvs	0x00630000
    }
}


void TxD_Dec_S8(s8 wData)
{
     168:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
     16c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    u16 wTmp,wDigit;
    u8 bMinus = 0;

    bPrinted = 0;

    if (wData&0x80) {
     170:	00682e65 	rsbeq	r2, r8, r5, ror #28
     174:	43000003 	movwmi	r0, #3	; 0x3
        bMinus = 1;
        wData = -wData;
     178:	58445f4d 	stmdapl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     17c:	4f435f4c 	svcmi	0x00435f4c
     180:	00682e4d 	rsbeq	r2, r8, sp, asr #28
     184:	00000003 	andeq	r0, r0, r3
     188:	34020500 	strcc	r0, [r2], #-1280
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
    {
        wTmp = (wData/wDigit);
     18c:	03080031 	movweq	r0, #32817	; 0x8031
        if(wTmp && !bPrinted)
     190:	03130139 	tsteq	r3, #1073741838	; 0x4000000e
     194:	0f032e0a 	svceq	0x00032e0a
     198:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     19c:	032e0f03 	teqeq	lr, #12	; 0xc
        {
            if (bMinus) TxDData( USART_PC,'-');
     1a0:	03132e0f 	tsteq	r3, #240	; 0xf0
     1a4:	03132e0a 	tsteq	r3, #160	; 0xa0
     1a8:	03132e0a 	tsteq	r3, #160	; 0xa0
            TxDData( USART_PC,((u8)wTmp)+'0');
     1ac:	03132e16 	tsteq	r3, #352	; 0x160
     1b0:	03132e0a 	tsteq	r3, #160	; 0xa0
     1b4:	03132e0a 	tsteq	r3, #160	; 0xa0
     1b8:	03132e0a 	tsteq	r3, #160	; 0xa0
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     1bc:	03132e0a 	tsteq	r3, #160	; 0xa0
     1c0:	03132e0a 	tsteq	r3, #160	; 0xa0
     1c4:	03132e0a 	tsteq	r3, #160	; 0xa0
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     1c8:	03132e0a 	tsteq	r3, #160	; 0xa0
     1cc:	03132e0a 	tsteq	r3, #160	; 0xa0
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
     1d0:	03132e0a 	tsteq	r3, #160	; 0xa0
     1d4:	03152e0a 	tsteq	r5, #160	; 0xa0
     1d8:	03132e0a 	tsteq	r3, #160	; 0xa0
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     1dc:	03132e0a 	tsteq	r3, #160	; 0xa0
        wDigit /= 10;
     1e0:	03132e0a 	tsteq	r3, #160	; 0xa0
     1e4:	03132e0a 	tsteq	r3, #160	; 0xa0
     1e8:	03132e0a 	tsteq	r3, #160	; 0xa0
     1ec:	03132e0a 	tsteq	r3, #160	; 0xa0
    }
}
     1f0:	03132e0a 	tsteq	r3, #160	; 0xa0
     1f4:	03132e17 	tsteq	r3, #368	; 0x170
    }
}


void TxD_Dec_U32(u32 wData)
{
     1f8:	03132e0b 	tsteq	r3, #176	; 0xb0
     1fc:	03132e0a 	tsteq	r3, #160	; 0xa0
     200:	03132e0a 	tsteq	r3, #160	; 0xa0

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
    {
        wTmp = (wData/wDigit);
     204:	03132e0a 	tsteq	r3, #160	; 0xa0
        if(wTmp)
     208:	03132e0a 	tsteq	r3, #160	; 0xa0
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     20c:	03132e0b 	tsteq	r3, #176	; 0xb0
     210:	03132e0b 	tsteq	r3, #176	; 0xb0
     214:	03132e0a 	tsteq	r3, #160	; 0xa0
     218:	132e00c9 	teqne	lr, #201	; 0xc9
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     21c:	132e0a03 	teqne	lr, #12288	; 0x3000
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     220:	132e0a03 	teqne	lr, #12288	; 0x3000
     224:	132e0a03 	teqne	lr, #12288	; 0x3000
     228:	132e0a03 	teqne	lr, #12288	; 0x3000
                else TxDData( USART_PC,'0');
     22c:	132e0a03 	teqne	lr, #12288	; 0x3000
     230:	132e0a03 	teqne	lr, #12288	; 0x3000
    u32 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
     234:	032e0a03 	teqeq	lr, #12288	; 0x3000
     238:	1603010f 	strne	r0, [r3], -pc, lsl #2
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     23c:	1603132e 	strne	r1, [r3], -lr, lsr #6
        wDigit /= 10;
     240:	010a032e 	tsteq	sl, lr, lsr #6
     244:	132e0a03 	teqne	lr, #12288	; 0x3000
    }
}
     248:	132e0a03 	teqne	lr, #12288	; 0x3000
     24c:	132e0a03 	teqne	lr, #12288	; 0x3000
     250:	132e0b03 	teqne	lr, #3072	; 0xc00
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
    TxDData( USART_PC, bByte - bTmp*10+'0');
}

void TxD_Dec_U16(u16 wData)
{
     254:	132e0b03 	teqne	lr, #3072	; 0xc00
     258:	132e0a03 	teqne	lr, #12288	; 0x3000
     25c:	132e0a03 	teqne	lr, #12288	; 0x3000
     260:	132e0a03 	teqne	lr, #12288	; 0x3000
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
     264:	132e0a03 	teqne	lr, #12288	; 0x3000
        if(wTmp)
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     268:	132e0a03 	teqne	lr, #12288	; 0x3000
     26c:	132e0a03 	teqne	lr, #12288	; 0x3000
     270:	132e0a03 	teqne	lr, #12288	; 0x3000
     274:	132e1603 	teqne	lr, #3145728	; 0x300000
     278:	132e0a03 	teqne	lr, #12288	; 0x3000
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     27c:	132e0a03 	teqne	lr, #12288	; 0x3000
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     280:	132e0a03 	teqne	lr, #12288	; 0x3000
     284:	132e0a03 	teqne	lr, #12288	; 0x3000
                else TxDData( USART_PC,'0');
     288:	132e0b03 	teqne	lr, #3072	; 0xc00
     28c:	2e7fbb03 	fadddcs	d27, d15, d3
    u8 bCount, bPrinted;
    u16 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     290:	d8032f2f 	stmdale	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     294:	2f2f2e7e 	svccs	0x002f2e7e
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     298:	2f2e6703 	svccs	0x002e6703
        wDigit /= 10;
     29c:	7de6032f 	stclvc	3, cr0, [r6, #188]!
     2a0:	032f2f2e 	teqeq	pc, #184	; 0xb8
     2a4:	232e00f1 	teqcs	lr, #241	; 0xf1
     2a8:	595a232b 	ldmdbpl	sl, {r0, r1, r3, r5, r8, r9, sp}^
    }
}
     2ac:	5a93672f 	bpl	fe4d9f70 <SCS_BASE+0x1e4cbf70>
     2b0:	5a315a31 	bpl	c56b7c <__Stack_Size+0xc5677c>
}

void TxD_Dec_U8(u8 bByte)
{
    u8 bTmp;
    bTmp = bByte/100;
     2b4:	5a5b2f2f 	bpl	16cbf78 <__Stack_Size+0x16cbb78>
     2b8:	315a4c4b 	cmpcc	sl, fp, asr #24
     2bc:	5a4a0d03 	bpl	12836d0 <__Stack_Size+0x12832d0>
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c0:	ba7d8403 	blt	1f612d4 <__Stack_Size+0x1f60ed4>
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
}

void TxD_Dec_U8(u8 bByte)
{
     2c4:	02022f2f 	andeq	r2, r2, #188	; 0xbc
    u8 bTmp;
    bTmp = bByte/100;
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c8:	b8010100 	stmdalt	r1, {r8}
     2cc:	02000000 	andeq	r0, r0, #0	; 0x0
    bByte -= bTmp*100;
     2d0:	00008000 	andeq	r8, r0, r0
     2d4:	fb010200 	blx	40ade <__Stack_Size+0x406de>
     2d8:	01000d0e 	tsteq	r0, lr, lsl #26
     2dc:	00010101 	andeq	r0, r1, r1, lsl #2
    bTmp = bByte/10;
     2e0:	00010000 	andeq	r0, r1, r0
     2e4:	4d430100 	stfmie	f0, [r3]
     2e8:	5f303337 	svcpl	0x00303337
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2ec:	2f505041 	svccs	0x00505041
     2f0:	00637273 	rsbeq	r7, r3, r3, ror r2
     2f4:	33374d43 	teqcc	r7, #4288	; 0x10c0
    TxDData( USART_PC, bByte - bTmp*10+'0');
     2f8:	50415f30 	subpl	r5, r1, r0, lsr pc
     2fc:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     300:	74730063 	ldrbtvc	r0, [r3], #-99
     304:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     308:	5f783031 	svcpl	0x00783031
     30c:	2f62696c 	svccs	0x0062696c
}
     310:	00636e69 	rsbeq	r6, r3, r9, ror #28
     314:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     318:	00632e6e 	rsbeq	r2, r3, lr, ror #28

void TxDHex8(u16 bSentData)
{
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
     31c:	43000001 	movwmi	r0, #1	; 0x1
     320:	58445f4d 	stmdapl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     324:	4f435f4c 	svcmi	0x00435f4c
    if(bTmp > '9') bTmp += 7;
     328:	00682e4d 	rsbeq	r2, r8, sp, asr #28
    while(*bData)
        TxDData(PORT, *bData++);
}

void TxDHex8(u16 bSentData)
{
     32c:	73000002 	movwvc	r0, #2	; 0x2
     330:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
    if(bTmp > '9') bTmp += 7;
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     334:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}

    bTmp = (bSentData & 0x000f) + (u8)'0';
     338:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     33c:	00682e65 	rsbeq	r2, r8, r5, ror #28
    if(bTmp > '9') bTmp += 7;
     340:	63000003 	movwvs	r0, #3	; 0x3
     344:	6f6d6d6f 	svcvs	0x006d6d6f
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     348:	79745f6e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     34c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
}

void TxDHex16(u16 wSentData)
{
     350:	00000200 	andeq	r0, r0, r0, lsl #4
    TxDHex8((wSentData>>8)&0x00ff );
    TxDHex8( wSentData&0x00ff);
     354:	02050000 	andeq	r0, r5, #0	; 0x0
    TxDData(USART_ZIGBEE,bTmp);
}

void TxDHex16(u16 wSentData)
{
    TxDHex8((wSentData>>8)&0x00ff );
     358:	08003334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip, sp}
    TxDHex8( wSentData&0x00ff);
     35c:	33012b03 	movwcc	r2, #6915	; 0x1b03
     360:	3d433e30 	stclcc	14, cr3, [r3, #-192]
}

void TxDHex32(u32 lSentData)
{
     364:	3d033e3d 	stccc	14, cr3, [r3, #-244]
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
     368:	2e43032e 	cdpcs	3, 4, cr0, cr3, cr14, {1}
    TxDHex8( wSentData&0x00ff);
}

void TxDHex32(u32 lSentData)
{
    TxDHex16((lSentData>>16)&0x0000ffff );
     36c:	3a203d03 	bcc	80f780 <__Stack_Size+0x80f380>
    TxDHex16( lSentData&0x0000ffff);
     370:	432e0d03 	teqmi	lr, #192	; 0xc0
     374:	394b3d4b 	stmdbcc	fp, {r0, r1, r3, r6, r8, sl, fp, ip, sp}^
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
     378:	394b3d4b 	stmdbcc	fp, {r0, r1, r3, r6, r8, sl, fp, ip, sp}^
     37c:	034b3d4b 	movteq	r3, #48459	; 0xbd4b
     380:	0a023c19 	beq	8f3ec <__Stack_Size+0x8efec>
    while(*bData)
        TxDData(PORT, *bData++);
     384:	26010100 	strcs	r0, [r1], -r0, lsl #2
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
    while(*bData)
     388:	02000001 	andeq	r0, r0, #1	; 0x1
     38c:	00005300 	andeq	r5, r0, r0, lsl #6
        TxDData(PORT, *bData++);
}
     390:	fb010200 	blx	40b9a <__Stack_Size+0x4079a>
     394:	01000d0e 	tsteq	r0, lr, lsl #26
     398:	00010101 	andeq	r0, r1, r1, lsl #2
     39c:	00010000 	andeq	r0, r1, r0
     3a0:	4d430100 	stfmie	f0, [r3]
     3a4:	5f303337 	svcpl	0x00303337
     3a8:	2f505041 	svccs	0x00505041
     3ac:	00637273 	rsbeq	r7, r3, r3, ror r2
     3b0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     3b4:	30316632 	eorscc	r6, r1, r2, lsr r6
     3b8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     3bc:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     3c0:	73000063 	movwvc	r0, #99	; 0x63
     3c4:	61697265 	cmnvs	r9, r5, ror #4
     3c8:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     3cc:	73000001 	movwvc	r0, #1	; 0x1
     3d0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     3d4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     3d8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     3dc:	00682e65 	rsbeq	r2, r8, r5, ror #28
     3e0:	00000002 	andeq	r0, r0, r2
     3e4:	00020500 	andeq	r0, r2, r0, lsl #10
     3e8:	03000000 	movweq	r0, #0	; 0x0
     3ec:	2e0101e4 	adfcsdz	f0, f1, f4
     3f0:	1f740903 	svcne	0x00740903
     3f4:	9622302f 	strtls	r3, [r2], -pc, lsr #32
     3f8:	034a7303 	movteq	r7, #41731	; 0xa303
     3fc:	1f2f2e10 	svcne	0x002f2e10
     400:	4b035a21 	blmi	d6c8c <__Stack_Size+0xd688c>
     404:	201c2458 	andscs	r2, ip, r8, asr r4
     408:	792f2224 	stmdbvc	pc!, {r2, r5, r9, sp}
     40c:	6893223d 	ldmvs	r3, {r0, r2, r3, r4, r5, r9, sp}
     410:	76032f1f 	undefined
     414:	4a0d0358 	bmi	34117c <__Stack_Size+0x340d7c>
     418:	66420375 	undefined
     41c:	20790327 	rsbscs	r0, r9, r7, lsr #6
     420:	a44c2720 	strbge	r2, [ip], #-1824
     424:	8767843d 	undefined
     428:	71036769 	tstvc	r3, r9, ror #14
     42c:	6612034a 	ldrvs	r0, [r2], -sl, asr #6
     430:	5a211f2f 	bpl	8480f4 <__Stack_Size+0x847cf4>
     434:	4a7fb903 	bmi	1fee848 <__Stack_Size+0x1fee448>
     438:	20790327 	rsbscs	r0, r9, r7, lsr #6
     43c:	964c2720 	strbls	r2, [ip], -r0, lsr #14
     440:	8767843d 	undefined
     444:	4a720369 	bmi	1c811f0 <__Stack_Size+0x1c80df0>
     448:	2f661203 	svccs	0x00661203
     44c:	035a211f 	cmpeq	sl, #-1073741817	; 0xc0000007
     450:	3c587fbf 	mrrccc	15, 11, r7, r8, cr15
     454:	2f3c0903 	svccs	0x003c0903
     458:	59319522 	ldmdbpl	r1!, {r1, r5, r8, sl, ip, pc}
     45c:	034a7203 	movteq	r7, #41475	; 0xa203
     460:	2f1f4a12 	svccs	0x001f4a12
     464:	6647034c 	strbvs	r0, [r7], -ip, asr #6
     468:	222f523c 	eorcs	r5, pc, #-1073741821	; 0xc0000003
     46c:	03593195 	cmpeq	r9, #1073741861	; 0x40000025
     470:	11034a72 	tstne	r3, r2, ror sl
     474:	211f2f4a 	tstcs	pc, sl, asr #30
     478:	585b035a 	ldmdapl	fp, {r1, r3, r4, r6, r8, r9}^
     47c:	4b221e14 	blmi	887cd4 <__Stack_Size+0x8878d4>
     480:	4b23202b 	blmi	8c8534 <__Stack_Size+0x8c8134>
     484:	4b211f83 	blmi	848298 <__Stack_Size+0x847e98>
     488:	5d03bb67 	vstrpl	d11, [r3, #-412]
     48c:	38591566 	ldmdacc	r9, {r1, r2, r5, r6, r8, sl, ip}^
     490:	207a0326 	rsbscs	r0, sl, r6, lsr #6
     494:	3e4b3e26 	cdpcc	14, 4, cr3, cr11, cr6, {1}
     498:	2220234b 	eorcs	r2, r0, #738197505	; 0x2c000001
     49c:	233d3d1f 	teqcs	sp, #1984	; 0x7c0
     4a0:	3d1f2220 	lfmcc	f2, 4, [pc, #-128]
     4a4:	2062033d 	rsbcs	r0, r2, sp, lsr r3
     4a8:	4c3b4c20 	ldcmi	12, cr4, [fp], #-128
     4ac:	01000102 	tsteq	r0, r2, lsl #2
     4b0:	00010201 	andeq	r0, r1, r1, lsl #4
     4b4:	81000200 	tsthi	r0, r0, lsl #4
     4b8:	02000000 	andeq	r0, r0, #0	; 0x0
     4bc:	0d0efb01 	vstreq	d15, [lr, #-4]
     4c0:	01010100 	tsteq	r1, r0, lsl #2
     4c4:	00000001 	andeq	r0, r0, r1
     4c8:	01000001 	tsteq	r0, r1
     4cc:	33374d43 	teqcc	r7, #4288	; 0x10c0
     4d0:	50415f30 	subpl	r5, r1, r0, lsr pc
     4d4:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     4d8:	74730063 	ldrbtvc	r0, [r3], #-99
     4dc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     4e0:	5f783031 	svcpl	0x00783031
     4e4:	2f62696c 	svccs	0x0062696c
     4e8:	00636e69 	rsbeq	r6, r3, r9, ror #28
     4ec:	33374d43 	teqcc	r7, #4288	; 0x10c0
     4f0:	50415f30 	subpl	r5, r1, r0, lsr pc
     4f4:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     4f8:	69000063 	stmdbvs	r0, {r0, r1, r5, r6}
     4fc:	632e7273 	teqvs	lr, #805306375	; 0x30000007
     500:	00000100 	andeq	r0, r0, r0, lsl #2
     504:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     508:	30316632 	eorscc	r6, r1, r2, lsr r6
     50c:	616d5f78 	smcvs	54776
     510:	00682e70 	rsbeq	r2, r8, r0, ror lr
     514:	43000002 	movwmi	r0, #2	; 0x2
     518:	58445f4d 	stmdapl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     51c:	4f435f4c 	svcmi	0x00435f4c
     520:	00682e4d 	rsbeq	r2, r8, sp, asr #28
     524:	73000003 	movwvc	r0, #3	; 0x3
     528:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     52c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     530:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     534:	00682e65 	rsbeq	r2, r8, r5, ror #28
     538:	00000002 	andeq	r0, r0, r2
     53c:	dc020500 	cfstr32le	mvfx0, [r2], {0}
     540:	03080033 	movweq	r0, #32819	; 0x8033
     544:	130100d2 	movwne	r0, #4306	; 0x10d2
     548:	01880359 	orreq	r0, r8, r9, asr r3
     54c:	1431143c 	ldrtne	r1, [r1], #-1084
     550:	2f2e7403 	svccs	0x002e7403
     554:	2e79032f 	cdpcs	3, 7, cr0, cr9, cr15, {1}
     558:	98032f2f 	stmdals	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     55c:	1d232e7f 	stcne	14, cr2, [r3, #-508]!
     560:	2c223e21 	stccs	14, cr3, [r2], #-132
     564:	3d3e1e4c 	ldccc	14, cr1, [lr, #-304]!
     568:	2f84323b 	svccs	0x0084323b
     56c:	5930303d 	ldmdbpl	r0!, {r0, r2, r3, r4, r5, ip, sp}
     570:	593d4b3e 	ldmdbpl	sp!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}
     574:	4b3e6a30 	blmi	f9ae3c <__Stack_Size+0xf9aa3c>
     578:	6c594b6b 	mrrcvs	11, 6, r4, r9, cr11
     57c:	5c684c2f 	stclpl	12, cr4, [r8], #-188
     580:	5a6a684c 	bpl	1a9a6b8 <__Stack_Size+0x1a9a2b8>
     584:	6a685c6c 	bvs	1a1773c <__Stack_Size+0x1a1733c>
     588:	5a6a685a 	bpl	1a9a6f8 <__Stack_Size+0x1a9a2f8>
     58c:	035a6a68 	cmpeq	sl, #425984	; 0x68000
     590:	90087f98 	mulls	r8, r8, pc
     594:	79032f2f 	stmdbvc	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     598:	032f2f2e 	teqeq	pc, #184	; 0xb8
     59c:	302f2e79 	eorcc	r2, pc, r9, ror lr
     5a0:	2f2e7803 	svccs	0x002e7803
     5a4:	2e5d032f 	cdpcs	3, 5, cr0, cr13, cr15, {1}
     5a8:	5b4b6831 	blpl	12da674 <__Stack_Size+0x12da274>
     5ac:	3f3d4c31 	svccc	0x003d4c31
     5b0:	0602323f 	undefined
     5b4:	0f010100 	svceq	0x00010100
     5b8:	02000001 	andeq	r0, r0, #1	; 0x1
     5bc:	00008500 	andeq	r8, r0, r0, lsl #10
     5c0:	fb010200 	blx	40dca <__Stack_Size+0x409ca>
     5c4:	01000d0e 	tsteq	r0, lr, lsl #26
     5c8:	00010101 	andeq	r0, r1, r1, lsl #2
     5cc:	00010000 	andeq	r0, r1, r0
     5d0:	4d430100 	stfmie	f0, [r3]
     5d4:	5f303337 	svcpl	0x00303337
     5d8:	2f505041 	svccs	0x00505041
     5dc:	00637273 	rsbeq	r7, r3, r3, ror r2
     5e0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     5e4:	30316632 	eorscc	r6, r1, r2, lsr r6
     5e8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     5ec:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     5f0:	4d430063 	stclmi	0, cr0, [r3, #-396]
     5f4:	5f303337 	svcpl	0x00303337
     5f8:	2f505041 	svccs	0x00505041
     5fc:	00636e69 	rsbeq	r6, r3, r9, ror #28
     600:	67697a00 	strbvs	r7, [r9, -r0, lsl #20]!
     604:	2e656562 	cdpcs	5, 6, cr6, cr5, cr2, {3}
     608:	00010063 	andeq	r0, r1, r3, rrx
     60c:	6d747300 	ldclvs	3, cr7, [r4]
     610:	31663233 	cmncc	r6, r3, lsr r2
     614:	745f7830 	ldrbvc	r7, [pc], #2096	; 61c <__Stack_Size+0x21c>
     618:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     61c:	00020068 	andeq	r0, r2, r8, rrx
     620:	6d747300 	ldclvs	3, cr7, [r4]
     624:	31663233 	cmncc	r6, r3, lsr r2
     628:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     62c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     630:	00000200 	andeq	r0, r0, r0, lsl #4
     634:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!
     638:	745f6e6f 	ldrbvc	r6, [pc], #3695	; 640 <__Stack_Size+0x240>
     63c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     640:	00030068 	andeq	r0, r3, r8, rrx
     644:	05000000 	streq	r0, [r0]
     648:	00364c02 	eorseq	r4, r6, r2, lsl #24
     64c:	00ff0308 	rscseq	r0, pc, r8, lsl #6
     650:	5b5a1301 	blpl	168525c <__Stack_Size+0x1684e5c>
     654:	bb221e22 	bllt	887ee4 <__Stack_Size+0x887ae4>
     658:	38245c4b 	stmdacc	r4!, {r0, r1, r3, r6, sl, fp, ip, lr}
     65c:	3d303024 	ldccc	0, cr3, [r0, #-144]!
     660:	3d3d3e3e 	ldccc	14, cr3, [sp, #-248]!
     664:	5a5e4b4b 	bpl	1793398 <__Stack_Size+0x1792f98>
     668:	4a79035a 	bmi	1e413d8 <__Stack_Size+0x1e40fd8>
     66c:	03580b03 	cmpeq	r8, #3072	; 0xc00
     670:	1c032e67 	stcne	14, cr2, [r3], {103}
     674:	3d3d404a 	ldccc	0, cr4, [sp, #-296]!
     678:	7efc035b 	mrcvc	3, 7, r0, cr12, cr11, {2}
     67c:	4c6a254a 	cfstr64mi	mvdx2, [sl], #-296
     680:	5c4e2f67 	mcrrpl	15, 6, r2, lr, cr7
     684:	30682c30 	rsbcc	r2, r8, r0, lsr ip
     688:	2e740342 	cdpcs	3, 7, cr0, cr4, cr2, {2}
     68c:	313c0e03 	teqcc	ip, r3, lsl #28
     690:	2c222cc1 	stccs	12, cr2, [r2], #-772
     694:	774c4f5c 	smlsldvc	r4, ip, ip, pc
     698:	414b7777 	cmpmi	fp, r7, ror r7
     69c:	032f313d 	teqeq	pc, #1073741839	; 0x4000000f
     6a0:	22907fa4 	addscs	r7, r0, #656	; 0x290
     6a4:	2621231e 	undefined
     6a8:	3029332a 	eorcc	r3, r9, sl, lsr #6
     6ac:	3030222d 	eorscc	r2, r0, sp, lsr #4
     6b0:	303c7a03 	eorscc	r7, ip, r3, lsl #20
     6b4:	6a036a32 	bvs	daf84 <__Stack_Size+0xdab84>
     6b8:	032f2f3c 	teqeq	pc, #240	; 0xf0
     6bc:	2d212e73 	stccs	14, cr2, [r1, #-460]!
     6c0:	4b3d3f21 	blmi	f5034c <__Stack_Size+0xf4ff4c>
     6c4:	0009023e 	andeq	r0, r9, lr, lsr r2
     6c8:	00650101 	rsbeq	r0, r5, r1, lsl #2
     6cc:	00020000 	andeq	r0, r2, r0
     6d0:	0000002e 	andeq	r0, r0, lr, lsr #32
     6d4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     6d8:	0101000d 	tsteq	r1, sp
     6dc:	00000101 	andeq	r0, r0, r1, lsl #2
     6e0:	00000100 	andeq	r0, r0, r0, lsl #2
     6e4:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     6e8:	415f3033 	cmpmi	pc, r3, lsr r0
     6ec:	732f5050 	teqvc	pc, #80	; 0x50
     6f0:	00006372 	andeq	r6, r0, r2, ror r3
     6f4:	5f62677a 	svcpl	0x0062677a
     6f8:	2e6c6168 	powcsez	f6, f4, #0.0
     6fc:	00010063 	andeq	r0, r1, r3, rrx
     700:	05000000 	streq	r0, [r0]
     704:	0038b002 	eorseq	fp, r8, r2
     708:	011a0308 	tsteq	sl, r8, lsl #6
     70c:	2e130315 	mrccs	3, 0, r0, cr3, cr5, {0}
     710:	251b2520 	ldrcs	r2, [fp, #-1312]
     714:	03595a7a 	cmpeq	r9, #499712	; 0x7a000
     718:	55032e0d 	strpl	r2, [r3, #-3597]
     71c:	494e203c 	stmdbmi	lr, {r2, r3, r4, r5, sp}^
     720:	033c0a03 	teqeq	ip, #12288	; 0x3000
     724:	03262e5b 	teqeq	r6, #1456	; 0x5b0
     728:	0326207a 	teqeq	r6, #122	; 0x7a
     72c:	03024a09 	movweq	r4, #10761	; 0x2a09
     730:	50010100 	andpl	r0, r1, r0, lsl #2
     734:	02000002 	andeq	r0, r0, #2	; 0x2
     738:	00009d00 	andeq	r9, r0, r0, lsl #26
     73c:	fb010200 	blx	40f46 <__Stack_Size+0x40b46>
     740:	01000d0e 	tsteq	r0, lr, lsl #26
     744:	00010101 	andeq	r0, r1, r1, lsl #2
     748:	00010000 	andeq	r0, r1, r0
     74c:	4d430100 	stfmie	f0, [r3]
     750:	5f303337 	svcpl	0x00303337
     754:	2f505041 	svccs	0x00505041
     758:	00637273 	rsbeq	r7, r3, r3, ror r2
     75c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     760:	30316632 	eorscc	r6, r1, r2, lsr r6
     764:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     768:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     76c:	4d430063 	stclmi	0, cr0, [r3, #-396]
     770:	5f303337 	svcpl	0x00303337
     774:	2f505041 	svccs	0x00505041
     778:	00636e69 	rsbeq	r6, r3, r9, ror #28
     77c:	5f4d4300 	svcpl	0x004d4300
     780:	5f4c5844 	svcpl	0x004c5844
     784:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
     788:	00010063 	andeq	r0, r1, r3, rrx
     78c:	6d747300 	ldclvs	3, cr7, [r4]
     790:	31663233 	cmncc	r6, r3, lsr r2
     794:	745f7830 	ldrbvc	r7, [pc], #2096	; 79c <__Stack_Size+0x39c>
     798:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     79c:	00020068 	andeq	r0, r2, r8, rrx
     7a0:	6d6f6300 	stclvs	3, cr6, [pc]
     7a4:	5f6e6f6d 	svcpl	0x006e6f6d
     7a8:	65707974 	ldrbvs	r7, [r0, #-2420]!
     7ac:	0300682e 	movweq	r6, #2094	; 0x82e
     7b0:	74730000 	ldrbtvc	r0, [r3]
     7b4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     7b8:	5f783031 	svcpl	0x00783031
     7bc:	2e70616d 	rpwcssz	f6, f0, #5.0
     7c0:	00020068 	andeq	r0, r2, r8, rrx
     7c4:	6d747300 	ldclvs	3, cr7, [r4]
     7c8:	31663233 	cmncc	r6, r3, lsr r2
     7cc:	675f7830 	smmlarvs	pc, r0, r8, r7
     7d0:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     7d4:	00020068 	andeq	r0, r2, r8, rrx
     7d8:	05000000 	streq	r0, [r0]
     7dc:	00391802 	eorseq	r1, r9, r2, lsl #16
     7e0:	06dc0308 	ldrbeq	r0, [ip], r8, lsl #6
     7e4:	08ea2301 	stmiaeq	sl!, {r0, r8, r9, sp}^
     7e8:	660d0338 	undefined
     7ec:	03ba2403 	undefined instruction 0x03ba2403
     7f0:	03213c1d 	teqeq	r1, #7424	; 0x1d00
     7f4:	6c082e6a 	stcvs	14, cr2, [r8], {106}
     7f8:	3d3d1f3d 	ldccc	15, cr1, [sp, #-244]!
     7fc:	593f4b5d 	ldmdbpl	pc!, {r0, r2, r3, r4, r6, r8, r9, fp, lr}
     800:	6a595985 	bvs	1656e1c <__Stack_Size+0x1656a1c>
     804:	5a6b6767 	bpl	1ada5a8 <__Stack_Size+0x1ada1a8>
     808:	414b4c42 	cmpmi	fp, r2, asr #24
     80c:	4503414c 	strmi	r4, [r3, #-332]
     810:	00f3034a 	rscseq	r0, r3, sl, asr #6
     814:	7ee70382 	cdpvc	3, 14, cr0, cr7, cr2, {4}
     818:	1d23c808 	stcne	8, cr12, [r3, #-32]!
     81c:	1b25ae23 	blne	96c0b0 <__Stack_Size+0x96bcb0>
     820:	301b2330 	andscc	r2, fp, r0, lsr r3
     824:	241c7523 	ldrcs	r7, [ip], #-1315
     828:	4b25294b 	blmi	94ad5c <__Stack_Size+0x94a95c>
     82c:	20790367 	rsbscs	r0, r9, r7, ror #6
     830:	78035935 	stmdavc	r3, {r0, r2, r4, r5, r8, fp, ip, lr}
     834:	1e3e2820 	cdpne	8, 3, cr2, cr14, cr0, {1}
     838:	91302f22 	teqls	r0, r2, lsr #30
     83c:	af034d6a 	svcge	0x00034d6a
     840:	424a087f 	submi	r0, sl, #8323072	; 0x7f0000
     844:	213f5949 	teqcs	pc, r9, asr #18
     848:	0367211f 	cmneq	r7, #-1073741817	; 0xc0000007
     84c:	1f213c0d 	svcne	0x00213c0d
     850:	66690321 	strbtvs	r0, [r9], -r1, lsr #6
     854:	03661a03 	cmneq	r6, #12288	; 0x3000
     858:	26ba7c83 	ldrtcs	r7, [sl], r3, lsl #25
     85c:	7903355c 	stmdbvc	r3, {r2, r3, r4, r6, r8, sl, ip, sp}
     860:	03361f2e 	teqeq	r6, #184	; 0xb8
     864:	21282078 	teqcs	r8, r8, ror r0
     868:	2e6d034b 	cdpcs	3, 6, cr0, cr13, cr11, {2}
     86c:	22201303 	eorcs	r1, r0, #201326592	; 0xc000000
     870:	033e3d3d 	teqeq	lr, #3904	; 0xf40
     874:	4d4c5812 	stclmi	8, cr5, [ip, #-72]
     878:	23087c63 	movwcs	r7, #35939	; 0x8c63
     87c:	694c8533 	stmdbvs	ip, {r0, r1, r4, r5, r8, sl, pc}^
     880:	0a038847 	beq	e29a4 <__Stack_Size+0xe25a4>
     884:	2076033c 	rsbscs	r0, r6, ip, lsr r3
     888:	2622484c 	strtcs	r4, [r2], -ip, asr #16
     88c:	6c393f30 	ldcvs	15, cr3, [r9], #-192
     890:	2d751f4b 	ldclcs	15, cr1, [r5, #-300]!
     894:	2c303321 	ldccs	3, cr3, [r0], #-132
     898:	037a3941 	cmneq	sl, #1064960	; 0x104000
     89c:	0b03c875 	bleq	f2a78 <__Stack_Size+0xf2678>
     8a0:	2e750320 	cdpcs	3, 7, cr0, cr5, cr0, {1}
     8a4:	683c0e03 	ldmdavs	ip!, {r0, r1, r9, sl, fp}
     8a8:	5d39332c 	ldcpl	3, cr3, [r9, #-176]!
     8ac:	334d674d 	movtcc	r6, #55117	; 0xd74d
     8b0:	ac0f034c 	stcge	3, cr0, [pc], {76}
     8b4:	922e7703 	eorls	r7, lr, #786432	; 0xc0000
     8b8:	31594c4b 	cmpcc	r9, fp, asr #24
     8bc:	1103232b 	tstne	r3, fp, lsr #6
     8c0:	2e6f033c 	mcrcs	3, 3, r0, cr15, cr12, {1}
     8c4:	30200f03 	eorcc	r0, r0, r3, lsl #30
     8c8:	032e6f03 	teqeq	lr, #12	; 0xc
     8cc:	484e200f 	stmdami	lr, {r0, r1, r2, r3, sp}^
     8d0:	3034be7b 	eorscc	fp, r4, fp, ror lr
     8d4:	563f2d21 	ldrtpl	r2, [pc], -r1, lsr #26
     8d8:	78033695 	stmdavc	r3, {r0, r2, r4, r7, r9, sl, ip, sp}
     8dc:	221e3e20 	andscs	r3, lr, #512	; 0x200
     8e0:	79483125 	stmdbvc	r8, {r0, r2, r5, r8, ip, sp}^
     8e4:	3f2d2f79 	svccc	0x002d2f79
     8e8:	79036a56 	stmdbvc	r3, {r1, r2, r4, r6, r9, fp, sp, lr}
     8ec:	580b0366 	stmdapl	fp, {r1, r2, r5, r6, r8, r9}
     8f0:	13033a30 	movwne	r3, #14896	; 0x3a30
     8f4:	7f9d0366 	svcvc	0x009d0366
     8f8:	00e7033c 	rsceq	r0, r7, ip, lsr r3
     8fc:	2b3f7766 	blcs	fde69c <__Stack_Size+0xfde29c>
     900:	2e0a0325 	cdpcs	3, 0, cr0, cr10, cr5, {1}
     904:	5d3c7603 	ldcpl	6, cr7, [ip, #-12]!
     908:	4b4c7872 	blmi	131ead8 <__Stack_Size+0x131e6d8>
     90c:	033c7403 	teqeq	ip, #50331648	; 0x3000000
     910:	3d4c2e11 	stclcc	14, cr2, [ip, #-68]
     914:	3f2f3e2f 	svccc	0x002f3e2f
     918:	1b4fa23f 	blne	13e921c <__Stack_Size+0x13e8e1c>
     91c:	222d1f3e 	eorcs	r1, sp, #248	; 0xf8
     920:	4b1f221e 	blmi	7c91a0 <__Stack_Size+0x7c8da0>
     924:	75231d31 	strvc	r1, [r3, #-3377]!
     928:	334b1f21 	movtcc	r1, #48929	; 0xbf21
     92c:	2a244b1b 	bcs	9135a0 <__Stack_Size+0x9131a0>
     930:	59675b59 	stmdbpl	r7!, {r0, r3, r4, r6, r8, r9, fp, ip, lr}^
     934:	6775211f 	undefined
     938:	76304169 	ldrtvc	r4, [r0], -r9, ror #2
     93c:	22f44d30 	rscscs	r4, r4, #3072	; 0xc00
     940:	4b21211e 	blmi	848dc0 <__Stack_Size+0x8489c0>
     944:	1e5b1e22 	cdpne	14, 5, cr1, cr11, cr2, {1}
     948:	231d4b22 	tstcs	sp, #34816	; 0x8800
     94c:	211f2159 	tstcs	pc, r9, asr r1
     950:	59592f32 	ldmdbpl	r9, {r1, r4, r5, r8, r9, sl, fp, sp}^
     954:	6003211f 	andvs	r2, r3, pc, lsl r1
     958:	58250320 	stmdapl	r5!, {r5, r8, r9}
     95c:	223a301e 	eorscs	r3, sl, #30	; 0x1e
     960:	5c211f4b 	stcpl	15, cr1, [r1], #-300
     964:	302f241c 	eorcc	r2, pc, ip, lsl r4
     968:	755b6a9f 	ldrbvc	r6, [fp, #-2719]
     96c:	036b9f4c 	cmneq	fp, #304	; 0x130
     970:	305800cb 	subscc	r0, r8, fp, asr #1
     974:	03595c08 	cmpeq	r9, #2048	; 0x800
     978:	4d306609 	ldcmi	6, cr6, [r0, #-36]!
     97c:	3036304c 	eorscc	r3, r6, ip, asr #32
     980:	4502413f 	strmi	r4, [r2, #-319]
     984:	7f010100 	svcvc	0x00010100
     988:	02000000 	andeq	r0, r0, #0	; 0x0
     98c:	00006500 	andeq	r6, r0, r0, lsl #10
     990:	fb010200 	blx	4119a <__Stack_Size+0x40d9a>
     994:	01000d0e 	tsteq	r0, lr, lsl #26
     998:	00010101 	andeq	r0, r1, r1, lsl #2
     99c:	00010000 	andeq	r0, r1, r0
     9a0:	4d430100 	stfmie	f0, [r3]
     9a4:	5f303337 	svcpl	0x00303337
     9a8:	732f5748 	teqvc	pc, #18874368	; 0x1200000
     9ac:	73006372 	movwvc	r6, #882	; 0x372
     9b0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     9b4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     9b8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     9bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     9c0:	75620000 	strbvc	r0, [r2]!
     9c4:	6e6f7474 	mcrvs	4, 3, r7, cr15, cr4, {3}
     9c8:	0100632e 	tsteq	r0, lr, lsr #6
     9cc:	74730000 	ldrbtvc	r0, [r3]
     9d0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     9d4:	5f783031 	svcpl	0x00783031
     9d8:	2e70616d 	rpwcssz	f6, f0, #5.0
     9dc:	00020068 	andeq	r0, r2, r8, rrx
     9e0:	6d747300 	ldclvs	3, cr7, [r4]
     9e4:	31663233 	cmncc	r6, r3, lsr r2
     9e8:	745f7830 	ldrbvc	r7, [pc], #2096	; 9f0 <__Stack_Size+0x5f0>
     9ec:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     9f0:	00020068 	andeq	r0, r2, r8, rrx
     9f4:	05000000 	streq	r0, [r0]
     9f8:	0042d802 	subeq	sp, r2, r2, lsl #16
     9fc:	01210308 	teqeq	r1, r8, lsl #6
     a00:	3d2d5923 	stccc	9, cr5, [sp, #-140]!
     a04:	00050285 	andeq	r0, r5, r5, lsl #5
     a08:	00d40101 	sbcseq	r0, r4, r1, lsl #2
     a0c:	00020000 	andeq	r0, r2, r0
     a10:	00000081 	andeq	r0, r0, r1, lsl #1
     a14:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     a18:	0101000d 	tsteq	r1, sp
     a1c:	00000101 	andeq	r0, r0, r1, lsl #2
     a20:	00000100 	andeq	r0, r0, r0, lsl #2
     a24:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     a28:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^
     a2c:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
     a30:	74730063 	ldrbtvc	r0, [r3], #-99
     a34:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a38:	5f783031 	svcpl	0x00783031
     a3c:	2f62696c 	svccs	0x0062696c
     a40:	00636e69 	rsbeq	r6, r3, r9, ror #28
     a44:	33374d43 	teqcc	r7, #4288	; 0x10c0
     a48:	50415f30 	subpl	r5, r1, r0, lsr pc
     a4c:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     a50:	6c000063 	stcvs	0, cr0, [r0], {99}
     a54:	632e6465 	teqvs	lr, #1694498816	; 0x65000000
     a58:	00000100 	andeq	r0, r0, r0, lsl #2
     a5c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a60:	30316632 	eorscc	r6, r1, r2, lsr r6
     a64:	616d5f78 	smcvs	54776
     a68:	00682e70 	rsbeq	r2, r8, r0, ror lr
     a6c:	73000002 	movwvc	r0, #2	; 0x2
     a70:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a74:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a78:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     a7c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     a80:	63000002 	movwvs	r0, #2	; 0x2
     a84:	6f6d6d6f 	svcvs	0x006d6d6f
     a88:	79745f6e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     a8c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     a90:	00000300 	andeq	r0, r0, r0, lsl #6
     a94:	02050000 	andeq	r0, r5, #0	; 0x0
     a98:	08004308 	stmdaeq	r0, {r3, r8, r9, lr}
     a9c:	0100ea03 	tsteq	r0, r3, lsl #20
     aa0:	212d5923 	teqcs	sp, r3, lsr #18
     aa4:	86212d3d 	undefined
     aa8:	3c7fbc03 	ldclcc	12, cr11, [pc], #-12
     aac:	22211f21 	eorcs	r1, r1, #132	; 0x84
     ab0:	30a130a1 	adccc	r3, r1, r1, lsr #1
     ab4:	30933085 	addscc	r3, r3, r5, lsl #1
     ab8:	0e034c93 	mcreq	12, 0, r4, cr3, cr3, {4}
     abc:	2d134d82 	ldccs	13, cr4, [r3, #-520]
     ac0:	4c672120 	stfmie	f2, [r7], #-128
     ac4:	5a915a91 	bpl	fe457510 <SCS_BASE+0x1e449510>
     ac8:	4a7fb103 	bmi	1fecedc <__Stack_Size+0x1fecadc>
     acc:	213c1f13 	teqcs	ip, r3, lsl pc
     ad0:	75836722 	strvc	r6, [r3, #1826]
     ad4:	67948483 	ldrvs	r8, [r4, r3, lsl #9]
     ad8:	84837583 	strhi	r7, [r3], #1411
     adc:	00070284 	andeq	r0, r7, r4, lsl #5
     ae0:	028f0101 	addeq	r0, pc, #1073741824	; 0x40000000
     ae4:	00020000 	andeq	r0, r2, r0
     ae8:	000000e0 	andeq	r0, r0, r0, ror #1
     aec:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     af0:	0101000d 	tsteq	r1, sp
     af4:	00000101 	andeq	r0, r0, r1, lsl #2
     af8:	00000100 	andeq	r0, r0, r0, lsl #2
     afc:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     b00:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^
     b04:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
     b08:	74730063 	ldrbtvc	r0, [r3], #-99
     b0c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b10:	5f783031 	svcpl	0x00783031
     b14:	2f62696c 	svccs	0x0062696c
     b18:	00636e69 	rsbeq	r6, r3, r9, ror #28
     b1c:	73797300 	cmnvc	r9, #0	; 0x0
     b20:	5f6d6574 	svcpl	0x006d6574
     b24:	74696e69 	strbtvc	r6, [r9], #-3689
     b28:	0100632e 	tsteq	r0, lr, lsr #6
     b2c:	74730000 	ldrbtvc	r0, [r3]
     b30:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b34:	5f783031 	svcpl	0x00783031
     b38:	65707974 	ldrbvs	r7, [r0, #-2420]!
     b3c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     b40:	74730000 	ldrbtvc	r0, [r3]
     b44:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b48:	5f783031 	svcpl	0x00783031
     b4c:	2e70616d 	rpwcssz	f6, f0, #5.0
     b50:	00020068 	andeq	r0, r2, r8, rrx
     b54:	6d747300 	ldclvs	3, cr7, [r4]
     b58:	31663233 	cmncc	r6, r3, lsr r2
     b5c:	615f7830 	cmpvs	pc, r0, lsr r8
     b60:	682e6364 	stmdavs	lr!, {r2, r5, r6, r8, r9, sp, lr}
     b64:	00000200 	andeq	r0, r0, r0, lsl #4
     b68:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b6c:	30316632 	eorscc	r6, r1, r2, lsr r6
     b70:	70675f78 	rsbvc	r5, r7, r8, ror pc
     b74:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     b78:	00000200 	andeq	r0, r0, r0, lsl #4
     b7c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b80:	30316632 	eorscc	r6, r1, r2, lsr r6
     b84:	766e5f78 	uqsub16vc	r5, lr, r8
     b88:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
     b8c:	00000200 	andeq	r0, r0, r0, lsl #4
     b90:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b94:	30316632 	eorscc	r6, r1, r2, lsr r6
     b98:	70735f78 	rsbsvc	r5, r3, r8, ror pc
     b9c:	00682e69 	rsbeq	r2, r8, r9, ror #28
     ba0:	73000002 	movwvc	r0, #2	; 0x2
     ba4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     ba8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     bac:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
     bb0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     bb4:	74730000 	ldrbtvc	r0, [r3]
     bb8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     bbc:	5f783031 	svcpl	0x00783031
     bc0:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     bc4:	00682e74 	rsbeq	r2, r8, r4, ror lr
     bc8:	00000002 	andeq	r0, r0, r2
     bcc:	fc020500 	stc2	5, cr0, [r2], {0}
     bd0:	03080044 	movweq	r0, #32836	; 0x8044
     bd4:	140102e6 	strne	r0, [r1], #-742
     bd8:	2c223022 	stccs	0, cr3, [r2], #-136
     bdc:	03324c24 	teqeq	r2, #9216	; 0x2400
     be0:	037401db 	cmneq	r4, #-1073741770	; 0xc0000036
     be4:	7403200c 	strvc	r2, [r3], #-12
     be8:	200c032e 	andcs	r0, ip, lr, lsr #6
     bec:	034a0d03 	movteq	r0, #44291	; 0xad03
     bf0:	1f4f2079 	svcne	0x004f2079
     bf4:	2f1c241f 	svccs	0x001c241f
     bf8:	312f2f2f 	teqcc	pc, pc, lsr #30
     bfc:	303b1e40 	eorscc	r1, fp, r0, asr #28
     c00:	1e40312f 	dvfnesp	f3, f0, #10.0
     c04:	332f303b 	teqcc	pc, #59	; 0x3b
     c08:	2f2f1b25 	svccs	0x002f1b25
     c0c:	1403302f 	strne	r3, [r3], #-47
     c10:	7ece032e 	cdpvc	3, 12, cr0, cr14, cr14, {1}
     c14:	0326313c 	teqeq	r6, #15	; 0xf
     c18:	2f3f207a 	svccs	0x003f207a
     c1c:	2f1f311f 	svccs	0x001f311f
     c20:	32302d1f 	eorscc	r2, r0, #1984	; 0x7c0
     c24:	1f211f4c 	svcne	0x00211f4c
     c28:	1f4c312f 	svcne	0x004c312f
     c2c:	302f1f2f 	eorcc	r1, pc, pc, lsr #30
     c30:	242f1f4c 	strtcs	r1, [pc], #3916	; c38 <__Stack_Size+0x838>
     c34:	31302f1b 	teqcc	r0, fp, lsl pc
     c38:	2f2f2f2b 	svccs	0x002f2f2b
     c3c:	211f4c31 	tstcs	pc, r1, lsr ip
     c40:	2e770328 	cdpcs	3, 7, cr0, cr7, cr8, {1}
     c44:	1f4e322f 	svcne	0x004e322f
     c48:	302d1f2f 	eorcc	r1, sp, pc, lsr #30
     c4c:	2f1f4c31 	svccs	0x001f4c31
     c50:	0e032f1f 	mcreq	15, 0, r2, cr3, cr15, {0}
     c54:	2f2b312e 	svccs	0x002b312e
     c58:	4c312f2f 	ldcmi	15, cr2, [r1], #-188
     c5c:	03282f1f 	teqeq	r8, #124	; 0x7c
     c60:	332f2e77 	teqcc	pc, #1904	; 0x770
     c64:	1f2f1f4d 	svcne	0x002f1f4d
     c68:	3131302d 	teqcc	r1, sp, lsr #32
     c6c:	2f2f2f2b 	svccs	0x002f2f2b
     c70:	2f1f4c31 	svccs	0x001f4c31
     c74:	30322f1f 	eorscc	r2, r2, pc, lsl pc
     c78:	312f2f2c 	teqcc	pc, ip, lsr #30
     c7c:	ef034b4b 	svc	0x00034b4b
     c80:	0326907e 	teqeq	r6, #126	; 0x7e
     c84:	5926207a 	stmdbpl	r6!, {r1, r3, r4, r5, r6, sp}
     c88:	4b4b4b5a 	blmi	12d39f8 <__Stack_Size+0x12d35f8>
     c8c:	4f4b4b4b 	svcmi	0x004b4b4b
     c90:	311d4e2a 	tstcc	sp, sl, lsr #28
     c94:	0b03312b 	bleq	cd148 <__Stack_Size+0xccd48>
     c98:	a1034d2e 	tstge	r3, lr, lsr #26
     c9c:	4f324a7f 	svcmi	0x00324a7f
     ca0:	312d231e 	teqcc	sp, lr, lsl r3
     ca4:	2e790330 	mrccs	3, 3, r0, cr9, cr0, {1}
     ca8:	23213021 	teqcs	r1, #33	; 0x21
     cac:	69674d30 	stmdbvs	r7!, {r4, r5, r8, sl, fp, lr}^
     cb0:	4f4b6c67 	svcmi	0x004b6c67
     cb4:	5e675b3d 	vmovpl.8	d7[5], r5
     cb8:	5c675a67 	stclpl	10, cr5, [r7], #-412
     cbc:	f5034b75 	undefined instruction 0xf5034b75
     cc0:	232e747e 	teqcs	lr, #2113929216	; 0x7e000000
     cc4:	4b32231d 	blmi	c89940 <__Stack_Size+0xc89540>
     cc8:	032f2f2f 	teqeq	pc, #188	; 0xbc
     ccc:	25232e78 	strcs	r2, [r3, #-3704]!
     cd0:	1e222231 	mcrne	2, 1, r2, cr2, cr1, {1}
     cd4:	6a4d3022 	bvs	134cd64 <__Stack_Size+0x134c964>
     cd8:	1e223030 	mcrne	0, 1, r3, cr2, cr0, {1}
     cdc:	694e3022 	stmdbvs	lr, {r1, r5, ip, sp}^
     ce0:	1e223030 	mcrne	0, 1, r3, cr2, cr0, {1}
     ce4:	6a4d3122 	bvs	134d174 <__Stack_Size+0x134cd74>
     ce8:	7f81034d 	svcvc	0x0081034d
     cec:	4d3131e4 	ldfmis	f3, [r1, #-912]!
     cf0:	3f3f3130 	svccc	0x003f3130
     cf4:	694d3f3f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}^
     cf8:	033f5d3f 	teqeq	pc, #4032	; 0xfc0
     cfc:	4e5c4a09 	fmscsmi	s9, s24, s18
     d00:	7fb0033d 	svcvc	0x00b0033d
     d04:	222c2258 	eorcs	r2, ip, #-2147483643	; 0x80000005
     d08:	b9033d31 	stmdblt	r3, {r0, r4, r5, r8, sl, fp, ip, sp}
     d0c:	3d323c7f 	ldccc	12, cr3, [r2, #-508]!
     d10:	3e2f2b30 	vmovcc.16	d15[2], r2
     d14:	321c4f3f 	andscc	r4, ip, #252	; 0xfc
     d18:	302f2f1c 	eorcc	r2, pc, ip, lsl pc
     d1c:	2f4b6931 	svccs	0x004b6931
     d20:	212e1403 	teqcs	lr, r3, lsl #8
     d24:	2f1f211f 	svccs	0x001f211f
     d28:	4b5b4e2f 	blmi	16d45ec <__Stack_Size+0x16d41ec>
     d2c:	4a7fa703 	bmi	1fea940 <__Stack_Size+0x1fea540>
     d30:	79033531 	stmdbvc	r3, {r0, r4, r5, r8, sl, ip, sp}
     d34:	312b2320 	teqcc	fp, r0, lsr #6
     d38:	4b4b3d40 	blmi	12d0240 <__Stack_Size+0x12cfe40>
     d3c:	211f4c4b 	tstcs	pc, fp, asr #24
     d40:	4b312f1f 	blmi	c4c9c4 <__Stack_Size+0xc4c5c4>
     d44:	1e304b4b 	fsubdne	d4, d0, d11
     d48:	304b1f3e 	subcc	r1, fp, lr, lsr pc
     d4c:	034d4b4b 	movteq	r4, #56139	; 0xdb4b
     d50:	224a7f9f 	subcs	r7, sl, #636	; 0x27c
     d54:	33323130 	teqcc	r2, #12	; 0xc
     d58:	03415a31 	movteq	r5, #6705	; 0x1a31
     d5c:	6e032012 	mcrvs	0, 0, r2, cr3, cr2, {0}
     d60:	30324e20 	eorscc	r4, r2, r0, lsr #28
     d64:	4b313031 	blmi	c4ce30 <__Stack_Size+0xc4ca30>
     d68:	592f2d2f 	stmdbpl	pc!, {r0, r1, r2, r3, r5, r8, sl, fp, sp}
     d6c:	352f325a 	strcc	r3, [pc, #-602]!	; b1a <__Stack_Size+0x71a>
     d70:	01000702 	tsteq	r0, r2, lsl #14
     d74:	00011701 	andeq	r1, r1, r1, lsl #14
     d78:	9e000200 	cdpls	2, 0, cr0, cr0, cr0, {0}
     d7c:	02000000 	andeq	r0, r0, #0	; 0x0
     d80:	0d0efb01 	vstreq	d15, [lr, #-4]
     d84:	01010100 	tsteq	r1, r0, lsl #2
     d88:	00000001 	andeq	r0, r0, r1
     d8c:	01000001 	tsteq	r0, r1
     d90:	33374d43 	teqcc	r7, #4288	; 0x10c0
     d94:	57485f30 	smlaldxpl	r5, r8, r0, pc
     d98:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     d9c:	6d747300 	ldclvs	3, cr7, [r4]
     da0:	31663233 	cmncc	r6, r3, lsr r2
     da4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     da8:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
     dac:	4300636e 	movwmi	r6, #878	; 0x36e
     db0:	3033374d 	eorscc	r3, r3, sp, asr #14
     db4:	5050415f 	subspl	r4, r0, pc, asr r1
     db8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     dbc:	79730000 	ldmdbvc	r3!, {}^
     dc0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
     dc4:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
     dc8:	00632e63 	rsbeq	r2, r3, r3, ror #28
     dcc:	73000001 	movwvc	r0, #1	; 0x1
     dd0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     dd4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     dd8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     ddc:	00682e65 	rsbeq	r2, r8, r5, ror #28
     de0:	73000002 	movwvc	r0, #2	; 0x2
     de4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     de8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     dec:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     df0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     df4:	74730000 	ldrbtvc	r0, [r3]
     df8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     dfc:	5f783031 	svcpl	0x00783031
     e00:	73616c66 	cmnvc	r1, #26112	; 0x6600
     e04:	00682e68 	rsbeq	r2, r8, r8, ror #28
     e08:	63000002 	movwvs	r0, #2	; 0x2
     e0c:	6f6d6d6f 	svcvs	0x006d6d6f
     e10:	79745f6e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     e14:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     e18:	00000300 	andeq	r0, r0, r0, lsl #6
     e1c:	02050000 	andeq	r0, r5, #0	; 0x0
     e20:	08004bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
     e24:	0102d903 	tsteq	r2, r3, lsl #18
     e28:	4e013014 	mcrmi	0, 0, r3, cr1, cr4, {0}
     e2c:	5f3a1e24 	svcpl	0x003a1e24
     e30:	3e13692f 	cdpcc	9, 1, cr6, cr3, cr15, {1}
     e34:	4a10033f 	bmi	401b38 <__Stack_Size+0x401738>
     e38:	2e036a01 	fmacscs	s12, s6, s2
     e3c:	3d2f312e 	stfccs	f3, [pc, #-184]!
     e40:	4e032f59 	mcrmi	15, 0, r2, cr3, cr9, {2}
     e44:	035a264a 	cmpeq	sl, #77594624	; 0x4a00000
     e48:	03362078 	teqeq	r6, #120	; 0x78
     e4c:	28202078 	stmdacs	r0!, {r3, r4, r5, r6, sp}
     e50:	9c241c4e 	stcls	12, cr1, [r4], #-312
     e54:	3e303040 	cdpcc	0, 3, cr3, cr0, cr0, {2}
     e58:	03427968 	movteq	r7, #10600	; 0x2968
     e5c:	1c242e7a 	stcne	14, cr2, [r4], #-488
     e60:	3231c634 	eorscc	ip, r1, #54525952	; 0x3400000
     e64:	ac4b0330 	mcrrge	3, 3, r0, fp, cr0
     e68:	67211f21 	strvs	r1, [r1, -r1, lsr #30]!
     e6c:	21587703 	cmpcs	r8, r3, lsl #14
     e70:	5ac9211f 	bpl	ff2492f4 <SCS_BASE+0x1f23b2f4>
     e74:	20584f03 	subscs	r4, r8, r3, lsl #30
     e78:	4d303e23 	ldcmi	14, cr3, [r0, #-140]!
     e7c:	53033e4c 	movwpl	r3, #15948	; 0x3e4c
     e80:	231d154a 	tstcs	sp, #310378496	; 0x12800000
     e84:	76767668 	ldrbtvc	r7, [r6], -r8, ror #12
     e88:	02317776 	eorseq	r7, r1, #30932992	; 0x1d80000
     e8c:	01010002 	tsteq	r1, r2
     e90:	000000ba 	strheq	r0, [r0], -sl
     e94:	00800002 	addeq	r0, r0, r2
     e98:	01020000 	tsteq	r2, r0
     e9c:	000d0efb 	strdeq	r0, [sp], -fp
     ea0:	01010101 	tsteq	r1, r1, lsl #2
     ea4:	01000000 	tsteq	r0, r0
     ea8:	43010000 	movwmi	r0, #4096	; 0x1000
     eac:	3033374d 	eorscc	r3, r3, sp, asr #14
     eb0:	2f57485f 	svccs	0x0057485f
     eb4:	00637273 	rsbeq	r7, r3, r3, ror r2
     eb8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ebc:	30316632 	eorscc	r6, r1, r2, lsr r6
     ec0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ec4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     ec8:	4d430063 	stclmi	0, cr0, [r3, #-396]
     ecc:	5f303337 	svcpl	0x00303337
     ed0:	2f505041 	svccs	0x00505041
     ed4:	00636e69 	rsbeq	r6, r3, r9, ror #28
     ed8:	63646100 	cmnvs	r4, #0	; 0x0
     edc:	0100632e 	tsteq	r0, lr, lsr #6
     ee0:	74730000 	ldrbtvc	r0, [r3]
     ee4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ee8:	5f783031 	svcpl	0x00783031
     eec:	65707974 	ldrbvs	r7, [r0, #-2420]!
     ef0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     ef4:	74730000 	ldrbtvc	r0, [r3]
     ef8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     efc:	5f783031 	svcpl	0x00783031
     f00:	2e70616d 	rpwcssz	f6, f0, #5.0
     f04:	00020068 	andeq	r0, r2, r8, rrx
     f08:	5f4d4300 	svcpl	0x004d4300
     f0c:	5f4c5844 	svcpl	0x004c5844
     f10:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
     f14:	00030068 	andeq	r0, r3, r8, rrx
     f18:	05000000 	streq	r0, [r0]
     f1c:	004dc402 	subeq	ip, sp, r2, lsl #8
     f20:	01320308 	teqeq	r2, r8, lsl #6
     f24:	224f4b13 	subcs	r4, pc, #19456	; 0x4c00
     f28:	3f4c7683 	svccc	0x004c7683
     f2c:	70032b23 	andvc	r2, r3, r3, lsr #22
     f30:	2013032e 	andscs	r0, r3, lr, lsr #6
     f34:	03207303 	teqeq	r0, #201326592	; 0xc000000
     f38:	1303207a 	movwne	r2, #12410	; 0x307a
     f3c:	206d032e 	rsbcs	r0, sp, lr, lsr #6
     f40:	1e201303 	cdpne	3, 2, cr1, cr0, cr3, {0}
     f44:	ad272c22 	stcge	12, cr2, [r7, #-136]!
     f48:	000d029f 	muleq	sp, pc, r2
     f4c:	01300101 	teqeq	r0, r1, lsl #2
     f50:	00020000 	andeq	r0, r2, r0
     f54:	000000a7 	andeq	r0, r0, r7, lsr #1
     f58:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     f5c:	0101000d 	tsteq	r1, sp
     f60:	00000101 	andeq	r0, r0, r1, lsl #2
     f64:	00000100 	andeq	r0, r0, r0, lsl #2
     f68:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     f6c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^
     f70:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
     f74:	74730063 	ldrbtvc	r0, [r3], #-99
     f78:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f7c:	5f783031 	svcpl	0x00783031
     f80:	2f62696c 	svccs	0x0062696c
     f84:	00636e69 	rsbeq	r6, r3, r9, ror #28
     f88:	33374d43 	teqcc	r7, #4288	; 0x10c0
     f8c:	50415f30 	subpl	r5, r1, r0, lsr pc
     f90:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     f94:	75000063 	strvc	r0, [r0, #-99]
     f98:	74726173 	ldrbtvc	r6, [r2], #-371
     f9c:	0100632e 	tsteq	r0, lr, lsr #6
     fa0:	74730000 	ldrbtvc	r0, [r3]
     fa4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     fa8:	5f783031 	svcpl	0x00783031
     fac:	65707974 	ldrbvs	r7, [r0, #-2420]!
     fb0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     fb4:	74730000 	ldrbtvc	r0, [r3]
     fb8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     fbc:	5f783031 	svcpl	0x00783031
     fc0:	2e70616d 	rpwcssz	f6, f0, #5.0
     fc4:	00020068 	andeq	r0, r2, r8, rrx
     fc8:	6d747300 	ldclvs	3, cr7, [r4]
     fcc:	31663233 	cmncc	r6, r3, lsr r2
     fd0:	675f7830 	smmlarvs	pc, r0, r8, r7
     fd4:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     fd8:	00020068 	andeq	r0, r2, r8, rrx
     fdc:	6d6f6300 	stclvs	3, cr6, [pc]
     fe0:	5f6e6f6d 	svcpl	0x006e6f6d
     fe4:	65707974 	ldrbvs	r7, [r0, #-2420]!
     fe8:	0300682e 	movweq	r6, #2094	; 0x82e
     fec:	4d430000 	stclmi	0, cr0, [r3]
     ff0:	4c58445f 	cfldrdmi	mvd4, [r8], {95}
     ff4:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     ff8:	0300682e 	movweq	r6, #2094	; 0x82e
     ffc:	00000000 	andeq	r0, r0, r0
    1000:	4e680205 	cdpmi	2, 6, cr0, cr8, cr5, {0}
    1004:	2a030800 	bcs	c300c <__Stack_Size+0xc2c0c>
    1008:	85301301 	ldrhi	r1, [r0, #-769]!
    100c:	784c1369 	stmdavc	ip, {r0, r3, r5, r6, r8, r9, ip}^
    1010:	594c145b 	stmdbpl	ip, {r0, r1, r3, r4, r6, sl, ip}^
    1014:	661d0378 	undefined
    1018:	5b241c24 	blpl	9080b0 <__Stack_Size+0x907cb0>
    101c:	3603af3e 	undefined
    1020:	44772882 	ldrbtmi	r2, [r7], #-2178
    1024:	03ac0e03 	undefined instruction 0x03ac0e03
    1028:	67212072 	undefined
    102c:	3d4a0c03 	stclcc	12, cr0, [sl, #-12]
    1030:	4c674c2f 	stclmi	12, cr4, [r7], #-188
    1034:	2b231d23 	blcs	8c84c8 <__Stack_Size+0x8c80c8>
    1038:	2e0b033f 	mcrcs	3, 0, r0, cr11, cr15, {1}
    103c:	4ba66768 	blmi	fe99ade4 <SCS_BASE+0x1e98cde4>
    1040:	85036a4d 	strhi	r6, [r3, #-2637]
    1044:	249e087f 	ldrcs	r0, [lr], #2175
    1048:	221e3e85 	andscs	r3, lr, #2128	; 0x850
    104c:	f20a033e 	vcge.s8	d0, d10, d30
    1050:	21207603 	teqcs	r0, r3, lsl #12
    1054:	032e0903 	teqeq	lr, #49152	; 0xc000
    1058:	4b4b2077 	blmi	12c923c <__Stack_Size+0x12c8e3c>
    105c:	4c754c51 	ldclmi	12, cr4, [r5], #-324
    1060:	67685d92 	undefined
    1064:	211f21a3 	tstcs	pc, r3, lsr #3
    1068:	7fa8035c 	svcvc	0x00a8035c
    106c:	2120ba08 	teqcs	r0, r8, lsl #20
    1070:	4b4c7522 	blmi	131e500 <__Stack_Size+0x131e100>
    1074:	305a4b68 	subscc	r4, sl, r8, ror #22
    1078:	83307683 	teqhi	r0, #137363456	; 0x8300000
    107c:	000a0268 	andeq	r0, sl, r8, ror #4
    1080:	011a0101 	tsteq	sl, r1, lsl #2
    1084:	00020000 	andeq	r0, r2, r0
    1088:	00000064 	andeq	r0, r0, r4, rrx
    108c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1090:	0101000d 	tsteq	r1, sp
    1094:	00000101 	andeq	r0, r0, r1, lsl #2
    1098:	00000100 	andeq	r0, r0, r0, lsl #2
    109c:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
    10a0:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^
    10a4:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    10a8:	74730063 	ldrbtvc	r0, [r3], #-99
    10ac:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10b0:	5f783031 	svcpl	0x00783031
    10b4:	2f62696c 	svccs	0x0062696c
    10b8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    10bc:	756f7300 	strbvc	r7, [pc, #-768]!	; dc4 <__Stack_Size+0x9c4>
    10c0:	632e646e 	teqvs	lr, #1845493760	; 0x6e000000
    10c4:	00000100 	andeq	r0, r0, r0, lsl #2
    10c8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10cc:	30316632 	eorscc	r6, r1, r2, lsr r6
    10d0:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    10d4:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    10d8:	00000200 	andeq	r0, r0, r0, lsl #4
    10dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10e0:	30316632 	eorscc	r6, r1, r2, lsr r6
    10e4:	616d5f78 	smcvs	54776
    10e8:	00682e70 	rsbeq	r2, r8, r0, ror lr
    10ec:	00000002 	andeq	r0, r0, r2
    10f0:	b8020500 	stmdalt	r2, {r8, sl}
    10f4:	03080051 	movweq	r0, #32849	; 0x8051
    10f8:	130103ac 	movwne	r0, #5036	; 0x13ac
    10fc:	30014d2f 	andcc	r4, r1, pc, lsr #26
    1100:	4d2f134d 	stcmi	3, cr1, [pc, #-308]!
    1104:	134d3001 	movtne	r3, #53249	; 0xd001
    1108:	0313699f 	tsteq	r3, #2605056	; 0x27c000
    110c:	03580188 	cmpeq	r8, #34	; 0x22
    1110:	03207efa 	teqeq	r0, #4000	; 0xfa0
    1114:	31200186 	smlawbcc	r0, r6, r1, r0
    1118:	034b2f30 	movteq	r2, #48944	; 0xbf30
    111c:	8b034a6c 	blhi	d3ad4 <__Stack_Size+0xd36d4>
    1120:	f503207f 	undefined instruction 0xf503207f
    1124:	4d3e2000 	ldcmi	0, cr2, [lr]
    1128:	86036759 	undefined
    112c:	ef034a7f 	svc	0x00034a7f
    1130:	16120800 	ldrne	r0, [r2], -r0, lsl #16
    1134:	67673f4c 	strbvs	r3, [r7, -ip, asr #30]!
    1138:	3f13774c 	svccc	0x0013774c
    113c:	212d2130 	teqcs	sp, r0, lsr r1
    1140:	22853e2f 	addcs	r3, r5, #752	; 0x2f0
    1144:	232c221e 	teqcs	ip, #-536870911	; 0xe0000001
    1148:	034c2f1f 	movteq	r2, #53023	; 0xcf1f
    114c:	03587ef8 	cmpeq	r8, #3968	; 0xf80
    1150:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1154:	200a0320 	andcs	r0, sl, r0, lsr #6
    1158:	304f3e30 	subcc	r3, pc, r0, lsr lr
    115c:	3d4d5c6c 	stclcc	12, cr5, [sp, #-432]
    1160:	3e1e84ae 	cdpcc	4, 1, cr8, cr14, cr14, {5}
    1164:	1f4b212c 	svcne	0x004b212c
    1168:	3d1f2324 	ldccc	3, cr2, [pc, #-144]
    116c:	2d4d3321 	stclcs	3, cr3, [sp, #-132]
    1170:	301e404c 	andscc	r4, lr, ip, asr #32
    1174:	1d315c59 	ldcne	12, cr5, [r1, #-356]!
    1178:	40672223 	rsbmi	r2, r7, r3, lsr #4
    117c:	033c0b03 	teqeq	ip, #3072	; 0xc00
    1180:	3e223c75 	mcrcc	12, 1, r3, cr2, cr5, {3}
    1184:	2c301e3e 	ldccs	14, cr1, [r0], #-248
    1188:	52592f22 	subspl	r2, r9, #136	; 0x88
    118c:	32754c30 	rsbscc	r4, r5, #12288	; 0x3000
    1190:	027f9703 	rsbseq	r9, pc, #786432	; 0xc0000
    1194:	57210126 	strpl	r0, [r1, -r6, lsr #2]!
    1198:	023d2121 	eorseq	r2, sp, #1073741832	; 0x40000008
    119c:	01010007 	tsteq	r1, r7
    11a0:	000001e3 	andeq	r0, r0, r3, ror #3
    11a4:	00850002 	addeq	r0, r5, r2
    11a8:	01020000 	tsteq	r2, r0
    11ac:	000d0efb 	strdeq	r0, [sp], -fp
    11b0:	01010101 	tsteq	r1, r1, lsl #2
    11b4:	01000000 	tsteq	r0, r0
    11b8:	43010000 	movwmi	r0, #4096	; 0x1000
    11bc:	3033374d 	eorscc	r3, r3, sp, asr #14
    11c0:	2f57485f 	svccs	0x0057485f
    11c4:	00637273 	rsbeq	r7, r3, r3, ror r2
    11c8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11cc:	30316632 	eorscc	r6, r1, r2, lsr r6
    11d0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    11d4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    11d8:	4d430063 	stclmi	0, cr0, [r3, #-396]
    11dc:	5f303337 	svcpl	0x00303337
    11e0:	2f505041 	svccs	0x00505041
    11e4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    11e8:	72796700 	rsbsvc	r6, r9, #0	; 0x0
    11ec:	63615f6f 	cmnvs	r1, #444	; 0x1bc
    11f0:	00632e63 	rsbeq	r2, r3, r3, ror #28
    11f4:	73000001 	movwvc	r0, #1	; 0x1
    11f8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    11fc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1200:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1204:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1208:	73000002 	movwvc	r0, #2	; 0x2
    120c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1210:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1214:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1218:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    121c:	4d430000 	stclmi	0, cr0, [r3]
    1220:	4c58445f 	cfldrdmi	mvd4, [r8], {95}
    1224:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
    1228:	0300682e 	movweq	r6, #2094	; 0x82e
    122c:	00000000 	andeq	r0, r0, r0
    1230:	54b80205 	ldrtpl	r0, [r8], #517
    1234:	38030800 	stmdacc	r3, {fp}
    1238:	69831301 	stmibvs	r3, {r0, r8, r9, ip}
    123c:	233f3d13 	teqcs	pc, #1216	; 0x4c0
    1240:	03591f3d 	cmpeq	r9, #244	; 0xf4
    1244:	7303200d 	movwvc	r2, #12301	; 0x300d
    1248:	2f1f5920 	svccs	0x001f5920
    124c:	59221e5a 	stmdbpl	r2!, {r1, r3, r4, r6, r9, sl, fp, ip}
    1250:	1f59211f 	svcne	0x0059211f
    1254:	2fe56e21 	svccs	0x00e56e21
    1258:	085c3d67 	ldmdaeq	ip, {r0, r1, r2, r5, r6, r8, sl, fp, ip, sp}^
    125c:	3d672f13 	stclcc	15, cr2, [r7, #-76]!
    1260:	672ff35c 	undefined
    1264:	2f845c3d 	svccs	0x00845c3d
    1268:	845c3d67 	ldrbhi	r3, [ip], #-3431
    126c:	5c3d672f 	ldcpl	7, cr6, [sp], #-188
    1270:	3d672f84 	stclcc	15, cr2, [r7, #-528]!
    1274:	02582d03 	subseq	r2, r8, #192	; 0xc0
    1278:	30011527 	andcc	r1, r1, r7, lsr #10
    127c:	4c30014c 	ldfmis	f0, [r0], #-304
    1280:	014d3001 	cmpeq	sp, r1
    1284:	30014d30 	andcc	r4, r1, r0, lsr sp
    1288:	5030014c 	eorspl	r0, r0, ip, asr #2
    128c:	013e3e01 	teqeq	lr, r1, lsl #28
    1290:	3e013e3e 	mcrcc	14, 0, r3, cr1, cr14, {1}
    1294:	3f3e013f 	svccc	0x003e013f
    1298:	013e3e01 	teqeq	lr, r1, lsl #28
    129c:	00da033e 	sbcseq	r0, sl, lr, lsr r3
    12a0:	200a033c 	andcs	r0, sl, ip, lsr r3
    12a4:	207ded03 	rsbscs	lr, sp, r3, lsl #26
    12a8:	20028903 	andcs	r8, r2, r3, lsl #18
    12ac:	4b5a6727 	blmi	169af50 <__Stack_Size+0x169ab50>
    12b0:	ea036767 	b	db054 <__Stack_Size+0xdac54>
    12b4:	98033c7d 	stmdals	r3, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp}
    12b8:	e8035802 	stmda	r3, {r1, fp, ip, lr}
    12bc:	98032e7d 	stmdals	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, sp}
    12c0:	76032e02 	strvc	r2, [r3], -r2, lsl #28
    12c4:	2e1503c8 	cdpcs	3, 1, cr0, cr5, cr8, {6}
    12c8:	207ddd03 	rsbscs	sp, sp, r3, lsl #26
    12cc:	20028e03 	andcs	r8, r2, r3, lsl #28
    12d0:	67201203 	strvs	r1, [r0, -r3, lsl #4]!
    12d4:	67674b5a 	undefined
    12d8:	3c7dda03 	ldclcc	10, cr13, [sp], #-12
    12dc:	5802a803 	stmdapl	r2, {r0, r1, fp, sp, pc}
    12e0:	2e7dd803 	cdpcs	8, 7, cr13, cr13, cr3, {0}
    12e4:	2e02a803 	cdpcs	8, 0, cr10, cr2, cr3, {0}
    12e8:	03c87603 	biceq	r7, r8, #3145728	; 0x300000
    12ec:	d9032e0e 	stmdble	r3, {r1, r2, r3, r9, sl, fp, sp}
    12f0:	ab032e7d 	blge	cccec <__Stack_Size+0xcc8ec>
    12f4:	ad033c02 	stcge	12, cr3, [r3, #-8]
    12f8:	6723d67f 	undefined
    12fc:	67674b5a 	undefined
    1300:	3c7e9a03 	ldclcc	10, cr9, [lr], #-12
    1304:	8201e803 	andhi	lr, r1, #196608	; 0x30000
    1308:	0367674b 	cmneq	r7, #19660800	; 0x12c0000
    130c:	033c7e95 	teqeq	ip, #2384	; 0x950
    1310:	5e8201ed 	rmfpldz	f0, f2, #5.0
    1314:	674b5a67 	strbvs	r5, [fp, -r7, ror #20]
    1318:	7e870367 	cdpvc	3, 8, cr0, cr7, cr7, {3}
    131c:	01fb033c 	mvnseq	r0, ip, lsr r3
    1320:	67674b82 	strbvs	r4, [r7, -r2, lsl #23]!
    1324:	3c7e8203 	lfmcc	f0, 3, [lr], #-12
    1328:	74028003 	strvc	r8, [r2], #-3
    132c:	3c7e8003 	ldclcc	0, cr8, [lr], #-12
    1330:	20028003 	andcs	r8, r2, r3
    1334:	2e7e8503 	cdpcs	5, 7, cr8, cr14, cr3, {0}
    1338:	2e028003 	cdpcs	0, 0, cr8, cr2, cr3, {0}
    133c:	907fae03 	rsbsls	sl, pc, r3, lsl #28
    1340:	4b5a6724 	blmi	169afd8 <__Stack_Size+0x169abd8>
    1344:	c3036767 	movwgt	r6, #14183	; 0x3767
    1348:	bf033c7e 	svclt	0x00033c7e
    134c:	674b8201 	strbvs	r8, [fp, -r1, lsl #4]
    1350:	7ebe0367 	cdpvc	3, 11, cr0, cr14, cr7, {3}
    1354:	01c4033c 	biceq	r0, r4, ip, lsr r3
    1358:	5a675c82 	bpl	19d8568 <__Stack_Size+0x19d8168>
    135c:	0367674b 	cmneq	r7, #19660800	; 0x12c0000
    1360:	033c7eb2 	teqeq	ip, #2848	; 0xb20
    1364:	4b8201d0 	blmi	fe081aac <SCS_BASE+0x1e073aac>
    1368:	ad036767 	stcge	7, cr6, [r3, #-412]
    136c:	d5033c7e 	strle	r3, [r3, #-3198]
    1370:	ab037401 	blge	de37c <__Stack_Size+0xddf7c>
    1374:	d5033c7e 	strle	r3, [r3, #-3198]
    1378:	b0032001 	andlt	r2, r3, r1
    137c:	d4032e7e 	strle	r2, [r3], #-3710
    1380:	09022e01 	stmdbeq	r2, {r0, r9, sl, fp, sp}
    1384:	0d010100 	stfeqs	f0, [r1]
    1388:	02000002 	andeq	r0, r0, #2	; 0x2
    138c:	00008400 	andeq	r8, r0, r0, lsl #8
    1390:	fb010200 	blx	41b9a <__Stack_Size+0x4179a>
    1394:	01000d0e 	tsteq	r0, lr, lsl #26
    1398:	00010101 	andeq	r0, r1, r1, lsl #2
    139c:	00010000 	andeq	r0, r1, r0
    13a0:	74730100 	ldrbtvc	r0, [r3], #-256
    13a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    13a8:	5f783031 	svcpl	0x00783031
    13ac:	2f62696c 	svccs	0x0062696c
    13b0:	00637273 	rsbeq	r7, r3, r3, ror r2
    13b4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    13b8:	30316632 	eorscc	r6, r1, r2, lsr r6
    13bc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    13c0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    13c4:	73000063 	movwvc	r0, #99	; 0x63
    13c8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    13cc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    13d0:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    13d4:	0100632e 	tsteq	r0, lr, lsr #6
    13d8:	74730000 	ldrbtvc	r0, [r3]
    13dc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    13e0:	5f783031 	svcpl	0x00783031
    13e4:	65707974 	ldrbvs	r7, [r0, #-2420]!
    13e8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    13ec:	74730000 	ldrbtvc	r0, [r3]
    13f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    13f4:	5f783031 	svcpl	0x00783031
    13f8:	2e70616d 	rpwcssz	f6, f0, #5.0
    13fc:	00020068 	andeq	r0, r2, r8, rrx
    1400:	6d747300 	ldclvs	3, cr7, [r4]
    1404:	31663233 	cmncc	r6, r3, lsr r2
    1408:	615f7830 	cmpvs	pc, r0, lsr r8
    140c:	682e6364 	stmdavs	lr!, {r2, r5, r6, r8, r9, sp, lr}
    1410:	00000200 	andeq	r0, r0, r0, lsl #4
    1414:	02050000 	andeq	r0, r5, #0	; 0x0
    1418:	08005ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip, lr}
    141c:	0101ae03 	tsteq	r1, r3, lsl #28
    1420:	26010f03 	strcs	r0, [r1], -r3, lsl #30
    1424:	200b0392 	mulcs	fp, r2, r3
    1428:	352e7903 	strcc	r7, [lr, #-2307]!
    142c:	200a0385 	andcs	r0, sl, r5, lsl #7
    1430:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
    1434:	213e321c 	teqcs	lr, ip, lsl r2
    1438:	153c0b03 	ldrne	r0, [ip, #-2819]!
    143c:	23232331 	teqcs	r3, #-1006632960	; 0xc4000000
    1440:	0c032f23 	stceq	15, cr2, [r3], {35}
    1444:	4f23172e 	svcmi	0x0023172e
    1448:	200d034c 	andcs	r0, sp, ip, asr #6
    144c:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
    1450:	03201203 	teqeq	r0, #805306368	; 0x30000000
    1454:	23220109 	teqcs	r2, #1073741826	; 0x40000002
    1458:	0a034c4f 	beq	d459c <__Stack_Size+0xd419c>
    145c:	034b172e 	movteq	r1, #46894	; 0xb72e
    1460:	03192e0a 	tsteq	r9, #160	; 0xa0
    1464:	0a034a0d 	beq	d3ca0 <__Stack_Size+0xd38a0>
    1468:	034b172e 	movteq	r1, #46894	; 0xb72e
    146c:	03192e0a 	tsteq	r9, #160	; 0xa0
    1470:	0c034a0d 	stceq	10, cr4, [r3], {13}
    1474:	5024172e 	eorpl	r1, r4, lr, lsr #14
    1478:	200a034c 	andcs	r0, sl, ip, asr #6
    147c:	4a0d0319 	bmi	3420e8 <__Stack_Size+0x341ce8>
    1480:	032e0d03 	teqeq	lr, #192	; 0xc0
    1484:	1d250109 	stfnes	f0, [r5, #-36]!
    1488:	03213031 	teqeq	r1, #49	; 0x31
    148c:	2317200e 	tstcs	r7, #14	; 0xe
    1490:	2c034c4f 	stccs	12, cr4, [r3], {79}
    1494:	010a0320 	tsteq	sl, r0, lsr #6
    1498:	20207603 	eorcs	r7, r0, r3, lsl #12
    149c:	25580a03 	ldrbcs	r0, [r8, #-2563]
    14a0:	78033230 	stmdavc	r3, {r4, r5, r9, ip, sp}
    14a4:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
    14a8:	03322235 	teqeq	r2, #1342177283	; 0x50000003
    14ac:	32242e78 	eorcc	r2, r4, #1920	; 0x780
    14b0:	3e412322 	cdpcc	3, 4, cr2, cr1, cr2, {1}
    14b4:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    14b8:	31223224 	teqcc	r2, r4, lsr #4
    14bc:	0332305d 	teqeq	r2, #93	; 0x5d
    14c0:	32242e78 	eorcc	r2, r4, #1920	; 0x780
    14c4:	32303622 	eorscc	r3, r0, #35651584	; 0x2200000
    14c8:	242e7803 	strtcs	r7, [lr], #-2051
    14cc:	03222232 	teqeq	r2, #536870915	; 0x20000003
    14d0:	23172e0d 	tstcs	r7, #208	; 0xd0
    14d4:	0a034c4f 	beq	d4618 <__Stack_Size+0xd4218>
    14d8:	032f1720 	teqeq	pc, #8388608	; 0x800000
    14dc:	2f142e09 	svccs	0x00142e09
    14e0:	174a0e03 	strbne	r0, [sl, -r3, lsl #28]
    14e4:	034c4f23 	movteq	r4, #53027	; 0xcf23
    14e8:	2317200e 	tstcs	r7, #14	; 0xe
    14ec:	29034c4f 	stmdbcs	r3, {r0, r1, r2, r3, r6, sl, fp, lr}
    14f0:	30221a20 	eorcc	r1, r2, r0, lsr #20
    14f4:	0e032122 	adfeqsp	f2, f3, f2
    14f8:	4f231720 	svcmi	0x00231720
    14fc:	200e034c 	andcs	r0, lr, ip, asr #6
    1500:	4c502417 	cfldrdmi	mvd2, [r0], {23}
    1504:	19200a03 	stmdbne	r0!, {r0, r1, r9, fp}
    1508:	034a0d03 	movteq	r0, #44291	; 0xad03
    150c:	0a032e2c 	beq	ccdc4 <__Stack_Size+0xcc9c4>
    1510:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1514:	580a0320 	stmdapl	sl, {r5, r8, r9}
    1518:	03323025 	teqeq	r2, #37	; 0x25
    151c:	32242e78 	eorcc	r2, r4, #1920	; 0x780
    1520:	32223522 	eorcc	r3, r2, #142606336	; 0x8800000
    1524:	242e7803 	strtcs	r7, [lr], #-2051
    1528:	26252232 	undefined
    152c:	2a24921e 	bcs	925dac <__Stack_Size+0x9259ac>
    1530:	03212232 	teqeq	r1, #536870915	; 0x20000003
    1534:	09032e0c 	stmdbeq	r3, {r2, r3, r9, sl, fp, sp}
    1538:	311d2501 	tstcc	sp, r1, lsl #10
    153c:	13032130 	movwne	r2, #12592	; 0x3130
    1540:	03212720 	teqeq	r1, #8388608	; 0x800000
    1544:	26202e10 	undefined
    1548:	3c1b033d 	ldccc	3, cr0, [fp], {61}
    154c:	224c221a 	subcs	r2, ip, #-1610612735	; 0xa0000001
    1550:	200f0321 	andcs	r0, pc, r1, lsr #6
    1554:	03212219 	teqeq	r1, #-1879048191	; 0x90000001
    1558:	221a2e1f 	andscs	r2, sl, #496	; 0x1f0
    155c:	03212230 	teqeq	r1, #3	; 0x3
    1560:	2316200b 	tstcs	r6, #11	; 0xb
    1564:	11035a5d 	tstne	r3, sp, asr sl
    1568:	0d031a3c 	fstseq	s2, [r3, #-240]
    156c:	20110358 	andscs	r0, r1, r8, asr r3
    1570:	0f033d18 	svceq	0x00033d18
    1574:	010c0320 	tsteq	ip, r0, lsr #6
    1578:	ac0d0323 	stcge	3, cr0, [sp], {35}
    157c:	032e0f03 	teqeq	lr, #12	; 0xc
    1580:	033d010b 	teqeq	sp, #-1073741822	; 0xc0000002
    1584:	2420768b 	strtcs	r7, [r0], #-1675
    1588:	241c241c 	ldrcs	r2, [ip], #-1052
    158c:	5a415a94 	bpl	1057fe4 <__Stack_Size+0x1057be4>
    1590:	025e5a41 	subseq	r5, lr, #266240	; 0x41000
    1594:	01010004 	tsteq	r1, r4
    1598:	000000ca 	andeq	r0, r0, sl, asr #1
    159c:	00710002 	rsbseq	r0, r1, r2
    15a0:	01020000 	tsteq	r2, r0
    15a4:	000d0efb 	strdeq	r0, [sp], -fp
    15a8:	01010101 	tsteq	r1, r1, lsl #2
    15ac:	01000000 	tsteq	r0, r0
    15b0:	73010000 	movwvc	r0, #4096	; 0x1000
    15b4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    15b8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    15bc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    15c0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    15c4:	6d747300 	ldclvs	3, cr7, [r4]
    15c8:	31663233 	cmncc	r6, r3, lsr r2
    15cc:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    15d0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    15d4:	0000636e 	andeq	r6, r0, lr, ror #6
    15d8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    15dc:	30316632 	eorscc	r6, r1, r2, lsr r6
    15e0:	6b625f78 	blvs	18993c8 <__Stack_Size+0x1898fc8>
    15e4:	00632e70 	rsbeq	r2, r3, r0, ror lr
    15e8:	73000001 	movwvc	r0, #1	; 0x1
    15ec:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    15f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    15f4:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    15f8:	00682e65 	rsbeq	r2, r8, r5, ror #28
    15fc:	73000002 	movwvc	r0, #2	; 0x2
    1600:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1604:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1608:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    160c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1610:	00000000 	andeq	r0, r0, r0
    1614:	5e6c0205 	cdppl	2, 6, cr0, cr12, cr5, {0}
    1618:	d8030800 	stmdale	r3, {fp}
    161c:	2f160100 	svccs	0x00160100
    1620:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
    1624:	4a0b032f 	bmi	2c22e8 <__Stack_Size+0x2c1ee8>
    1628:	12032f16 	andne	r2, r3, #88	; 0x58
    162c:	4d31184a 	ldcmi	8, cr1, [r1, #-296]!
    1630:	0b032123 	bleq	c9ac4 <__Stack_Size+0xc96c4>
    1634:	4d31184a 	ldcmi	8, cr1, [r1, #-296]!
    1638:	0c032123 	stfeqs	f2, [r3], {35}
    163c:	0359164a 	cmpeq	r9, #77594624	; 0x4a00000
    1640:	6716200b 	ldrvs	r2, [r6, -fp]
    1644:	132e0a03 	teqne	lr, #12288	; 0x3000
    1648:	3c0a033d 	stccc	3, cr0, [sl], {61}
    164c:	0a036714 	beq	db2a4 <__Stack_Size+0xdaea4>
    1650:	033d134a 	teqeq	sp, #671088641	; 0x28000001
    1654:	67143c0a 	ldrvs	r3, [r4, -sl, lsl #24]
    1658:	4a7ebb03 	bmi	1fb026c <__Stack_Size+0x1fafe6c>
    165c:	2f211f21 	svccs	0x00211f21
    1660:	0002023d 	andeq	r0, r2, sp, lsr r2
    1664:	021f0101 	andseq	r0, pc, #1073741824	; 0x40000000
    1668:	00020000 	andeq	r0, r2, r0
    166c:	00000088 	andeq	r0, r0, r8, lsl #1
    1670:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1674:	0101000d 	tsteq	r1, sp
    1678:	00000101 	andeq	r0, r0, r1, lsl #2
    167c:	00000100 	andeq	r0, r0, r0, lsl #2
    1680:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1684:	31663233 	cmncc	r6, r3, lsr r2
    1688:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    168c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1690:	73006372 	movwvc	r6, #882	; 0x372
    1694:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1698:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    169c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    16a0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    16a4:	74730000 	ldrbtvc	r0, [r3]
    16a8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    16ac:	5f783031 	svcpl	0x00783031
    16b0:	73616c66 	cmnvc	r1, #26112	; 0x6600
    16b4:	00632e68 	rsbeq	r2, r3, r8, ror #28
    16b8:	73000001 	movwvc	r0, #1	; 0x1
    16bc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    16c0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    16c4:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    16c8:	00682e65 	rsbeq	r2, r8, r5, ror #28
    16cc:	73000002 	movwvc	r0, #2	; 0x2
    16d0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    16d4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    16d8:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    16dc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    16e0:	74730000 	ldrbtvc	r0, [r3]
    16e4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    16e8:	5f783031 	svcpl	0x00783031
    16ec:	73616c66 	cmnvc	r1, #26112	; 0x6600
    16f0:	00682e68 	rsbeq	r2, r8, r8, ror #28
    16f4:	00000002 	andeq	r0, r0, r2
    16f8:	30020500 	andcc	r0, r2, r0, lsl #10
    16fc:	0308005f 	movweq	r0, #32863	; 0x805f
    1700:	170100d6 	undefined
    1704:	0d033d59 	stceq	13, cr3, [r3, #-356]
    1708:	3d59174a 	ldclcc	7, cr1, [r9, #-296]
    170c:	174a0d03 	strbne	r0, [sl, -r3, lsl #26]
    1710:	0b033d59 	bleq	d0c7c <__Stack_Size+0xd087c>
    1714:	3d3d144a 	cfldrscc	mvf1, [sp, #-296]!
    1718:	14660a03 	strbtne	r0, [r6], #-2563
    171c:	03f50359 	mvnseq	r0, #1677721601	; 0x64000001
    1720:	033d143c 	teqeq	sp, #1006632960	; 0x3c000000
    1724:	2f143c0a 	svccs	0x00143c0a
    1728:	154a0b03 	strbne	r0, [sl, #-2819]
    172c:	03580903 	cmpeq	r8, #49152	; 0xc000
    1730:	03153c0a 	tsteq	r5, #2560	; 0xa00
    1734:	0e03580a 	cdpeq	8, 0, cr5, cr3, cr10, {0}
    1738:	5d23173c 	stcpl	7, cr1, [r3, #-240]!
    173c:	3c10035a 	ldccc	3, cr0, [r0], {90}
    1740:	0b033018 	bleq	cd7a8 <__Stack_Size+0xcd3a8>
    1744:	660b0358 	undefined
    1748:	173c0f03 	ldrne	r0, [ip, -r3, lsl #30]!
    174c:	4a0b032f 	bmi	2c2410 <__Stack_Size+0x2c2010>
    1750:	036c7a15 	cmneq	ip, #86016	; 0x15000
    1754:	0c03660c 	stceq	6, cr6, [r3], {12}
    1758:	205c033c 	subscs	r0, ip, ip, lsr r3
    175c:	03202403 	teqeq	r0, #50331648	; 0x3000000
    1760:	2403205c 	strcs	r2, [r3], #-92
    1764:	205c0320 	subscs	r0, ip, r0, lsr #6
    1768:	38036c5e 	stmdacc	r3, {r1, r2, r3, r4, r6, sl, fp, sp, lr}
    176c:	ba032274 	blt	ca144 <__Stack_Size+0xc9d44>
    1770:	6c6c907f 	stclvs	0, cr9, [ip], #-508
    1774:	03662303 	cmneq	r6, #201326592	; 0xc000000
    1778:	c4032e51 	strgt	r2, [r3], #-3665
    177c:	03222000 	teqeq	r2, #0	; 0x0
    1780:	43a52e65 	undefined instruction 0x43a52e65
    1784:	4a7def03 	bmi	1f7d398 <__Stack_Size+0x1f7cf98>
    1788:	03200903 	teqeq	r0, #49152	; 0xc000
    178c:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
    1790:	76032120 	strvc	r2, [r3], -r0, lsr #2
    1794:	200a032e 	andcs	r0, sl, lr, lsr #6
    1798:	20730323 	rsbscs	r0, r3, r3, lsr #6
    179c:	302e0d03 	eorcc	r0, lr, r3, lsl #26
    17a0:	3e1e2231 	mrccc	2, 0, r2, cr14, cr1, {1}
    17a4:	6b233e77 	blvs	8d1188 <__Stack_Size+0x8d0d88>
    17a8:	827f8e03 	rsbshi	r8, pc, #48	; 0x30
    17ac:	35314c42 	ldrcc	r4, [r1, #-3138]!
    17b0:	212e7903 	teqcs	lr, r3, lsl #18
    17b4:	3d1c243e 	cfldrscc	mvf2, [ip, #-248]
    17b8:	6931304d 	ldmdbvs	r1!, {r0, r2, r3, r6, ip, sp}
    17bc:	4e4e224c 	cdpmi	2, 4, cr2, cr14, cr12, {2}
    17c0:	2387314c 	orrcs	r3, r7, #19	; 0x13
    17c4:	7ef8036c 	cdpvc	3, 15, cr0, cr8, cr12, {3}
    17c8:	0f032082 	svceq	0x00032082
    17cc:	03313e20 	teqeq	r1, #512	; 0x200
    17d0:	0c032e74 	stceq	14, cr2, [r3], {116}
    17d4:	033d212e 	teqeq	sp, #-2147483637	; 0x8000000b
    17d8:	0d032073 	stceq	0, cr2, [r3, #-460]
    17dc:	221e3020 	andscs	r3, lr, #32	; 0x20
    17e0:	231d2322 	tstcs	sp, #-2013265920	; 0x88000000
    17e4:	032e6d03 	teqeq	lr, #192	; 0xc0
    17e8:	23a03c15 	movcs	r3, #5376	; 0x1500
    17ec:	6703231d 	smladvs	r3, sp, r3, r2
    17f0:	3c1c032e 	ldccc	3, cr0, [ip], {46}
    17f4:	231d23a0 	tstcs	sp, #-2147483646	; 0x80000002
    17f8:	032e6003 	teqeq	lr, #3	; 0x3
    17fc:	23a02023 	movcs	r2, #35	; 0x23
    1800:	2331231d 	teqcs	r1, #1946157056	; 0x74000000
    1804:	7f900387 	svcvc	0x00900387
    1808:	03262082 	teqeq	r6, #130	; 0x82
    180c:	3026207a 	eorcc	r2, r6, sl, ror r0
    1810:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
    1814:	4b3f2120 	blmi	fc9c9c <__Stack_Size+0xfc989c>
    1818:	6b233023 	blvs	8cd8ac <__Stack_Size+0x8cd4ac>
    181c:	587fbb03 	ldmdapl	pc!, {r0, r1, r8, r9, fp, ip, sp, pc}^
    1820:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
    1824:	31302720 	teqcc	r0, r0, lsr #14
    1828:	224c1c24 	subcs	r1, ip, #9216	; 0x2400
    182c:	036b2330 	cmneq	fp, #-1073741824	; 0xc0000000
    1830:	204a7fab 	subcs	r7, sl, fp, lsr #31
    1834:	20790327 	rsbscs	r0, r9, r7, lsr #6
    1838:	25323027 	ldrcs	r3, [r2, #-39]!
    183c:	30314c1b 	eorscc	r4, r1, fp, lsl ip
    1840:	0a033132 	beq	cdd10 <__Stack_Size+0xcd910>
    1844:	036c233c 	cmneq	ip, #-268435456	; 0xf0000000
    1848:	244a7f93 	strbcs	r7, [sl], #-3987
    184c:	0336314c 	teqeq	r6, #19	; 0x13
    1850:	3f212e78 	svccc	0x00212e78
    1854:	4d3d1c24 	ldcmi	12, cr1, [sp, #-144]!
    1858:	23693130 	cmncs	r9, #12	; 0xc
    185c:	1d233f2b 	stcne	15, cr3, [r3, #-172]!
    1860:	2e0a0323 	cdpcs	3, 0, cr0, cr10, cr3, {1}
    1864:	ab036c23 	blge	dc8f8 <__Stack_Size+0xdc4f8>
    1868:	4c24827f 	sfmmi	f0, 1, [r4], #-508
    186c:	2b234b31 	blcs	8d4538 <__Stack_Size+0x8d4138>
    1870:	6b233e3f 	blvs	8d1174 <__Stack_Size+0x8d0d74>
    1874:	433c4203 	teqmi	ip, #805306368	; 0x30000000
    1878:	2925314c 	stmdbcs	r5!, {r2, r3, r6, r8, ip, sp}
    187c:	213d1b25 	teqcs	sp, r5, lsr #22
    1880:	6b23304d 	blvs	8cd9bc <__Stack_Size+0x8cd5bc>
    1884:	01000502 	tsteq	r0, r2, lsl #10
    1888:	00017401 	andeq	r7, r1, r1, lsl #8
    188c:	86000200 	strhi	r0, [r0], -r0, lsl #4
    1890:	02000000 	andeq	r0, r0, #0	; 0x0
    1894:	0d0efb01 	vstreq	d15, [lr, #-4]
    1898:	01010100 	tsteq	r1, r0, lsl #2
    189c:	00000001 	andeq	r0, r0, r1
    18a0:	01000001 	tsteq	r0, r1
    18a4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    18a8:	30316632 	eorscc	r6, r1, r2, lsr r6
    18ac:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    18b0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    18b4:	74730063 	ldrbtvc	r0, [r3], #-99
    18b8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    18bc:	5f783031 	svcpl	0x00783031
    18c0:	2f62696c 	svccs	0x0062696c
    18c4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    18c8:	6d747300 	ldclvs	3, cr7, [r4]
    18cc:	31663233 	cmncc	r6, r3, lsr r2
    18d0:	675f7830 	smmlarvs	pc, r0, r8, r7
    18d4:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    18d8:	00010063 	andeq	r0, r1, r3, rrx
    18dc:	6d747300 	ldclvs	3, cr7, [r4]
    18e0:	31663233 	cmncc	r6, r3, lsr r2
    18e4:	745f7830 	ldrbvc	r7, [pc], #2096	; 18ec <__Stack_Size+0x14ec>
    18e8:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    18ec:	00020068 	andeq	r0, r2, r8, rrx
    18f0:	6d747300 	ldclvs	3, cr7, [r4]
    18f4:	31663233 	cmncc	r6, r3, lsr r2
    18f8:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    18fc:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1900:	00000200 	andeq	r0, r0, r0, lsl #4
    1904:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1908:	30316632 	eorscc	r6, r1, r2, lsr r6
    190c:	70675f78 	rsbvc	r5, r7, r8, ror pc
    1910:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
    1914:	00000200 	andeq	r0, r0, r0, lsl #4
    1918:	02050000 	andeq	r0, r5, #0	; 0x0
    191c:	08006458 	stmdaeq	r0, {r3, r4, r6, sl, sp, lr}
    1920:	0100fc03 	tstpeq	r0, r3, lsl #24
    1924:	03200a03 	teqeq	r0, #12288	; 0x3000
    1928:	7603200c 	strvc	r2, [r3], -ip
    192c:	79033320 	stmdbvc	r3, {r5, r8, r9, ip, sp}
    1930:	0333352e 	teqeq	r3, #192937984	; 0xb800000
    1934:	16032e6a 	strne	r2, [r3], -sl, ror #28
    1938:	3e322220 	cdpcc	2, 3, cr2, cr2, cr0, {1}
    193c:	31213230 	teqcc	r1, r0, lsr r2
    1940:	0323312b 	teqeq	r3, #-1073741814	; 0xc000000a
    1944:	3a28207a 	bcc	a09b34 <__Stack_Size+0xa09734>
    1948:	66032227 	strvs	r2, [r3], -r7, lsr #4
    194c:	3c1f033c 	ldccc	3, cr0, [pc], {60}
    1950:	5a313025 	bpl	c4d9ec <__Stack_Size+0xc4d5ec>
    1954:	3121322f 	teqcc	r1, pc, lsr #4
    1958:	0323312b 	teqeq	r3, #-1073741814	; 0xc000000a
    195c:	3a28207a 	bcc	a09b4c <__Stack_Size+0xa0974c>
    1960:	69032225 	stmdbvs	r3, {r0, r2, r5, r9, sp}
    1964:	3c1b033c 	ldccc	3, cr0, [fp], {60}
    1968:	3c0b0322 	stccc	3, cr0, [fp], {34}
    196c:	2f2f3d14 	svccs	0x002f3d14
    1970:	19200c03 	stmdbne	r0!, {r0, r1, sl, fp}
    1974:	03580903 	cmpeq	r8, #49152	; 0xc000
    1978:	2f16200a 	svccs	0x0016200a
    197c:	192e0c03 	stmdbne	lr!, {r0, r1, sl, fp}
    1980:	03580903 	cmpeq	r8, #49152	; 0xc000
    1984:	2f16200a 	svccs	0x0016200a
    1988:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    198c:	200d0321 	andcs	r0, sp, r1, lsr #6
    1990:	10032117 	andne	r2, r3, r7, lsl r1
    1994:	32221820 	eorcc	r1, r2, #2097152	; 0x200000
    1998:	2e0c0322 	cdpcs	3, 0, cr0, cr12, cr2, {1}
    199c:	0d032116 	stfeqs	f2, [r3, #-88]
    19a0:	22301920 	eorscs	r1, r0, #524288	; 0x80000
    19a4:	21222222 	teqcs	r2, r2, lsr #4
    19a8:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
    19ac:	2d312c30 	ldccs	12, cr2, [r1, #-192]!
    19b0:	032f2230 	teqeq	pc, #3	; 0x3
    19b4:	2f163c0b 	svccs	0x00163c0b
    19b8:	034a2603 	movteq	r2, #42499	; 0xa603
    19bc:	032c200c 	teqeq	ip, #12	; 0xc
    19c0:	23272076 	teqcs	r7, #118	; 0x76
    19c4:	23332922 	teqcs	r3, #557056	; 0x88000
    19c8:	3f4c2f1f 	svccc	0x004c2f1f
    19cc:	2231676b 	eorscs	r6, r1, #28049408	; 0x1ac0000
    19d0:	0f032f5b 	svceq	0x00032f5b
    19d4:	2f3e274a 	svccs	0x003e274a
    19d8:	03599f1f 	cmpeq	r9, #124	; 0x7c
    19dc:	214a7ca7 	smlaltbcs	r7, sl, r7, ip
    19e0:	4b2f212d 	blmi	bc9e9c <__Stack_Size+0xbc9a9c>
    19e4:	242e4503 	strtcs	r4, [lr], #-1283
    19e8:	241c241c 	ldrcs	r2, [ip], #-1052
    19ec:	324ba108 	subcc	sl, fp, #2	; 0x2
    19f0:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    19f4:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    19f8:	5e59324b 	cdppl	2, 5, cr3, cr9, cr11, {2}
    19fc:	01000602 	tsteq	r0, r2, lsl #12
    1a00:	0001a601 	andeq	sl, r1, r1, lsl #12
    1a04:	86000200 	strhi	r0, [r0], -r0, lsl #4
    1a08:	02000000 	andeq	r0, r0, #0	; 0x0
    1a0c:	0d0efb01 	vstreq	d15, [lr, #-4]
    1a10:	01010100 	tsteq	r1, r0, lsl #2
    1a14:	00000001 	andeq	r0, r0, r1
    1a18:	01000001 	tsteq	r0, r1
    1a1c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1a20:	30316632 	eorscc	r6, r1, r2, lsr r6
    1a24:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1a28:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1a2c:	74730063 	ldrbtvc	r0, [r3], #-99
    1a30:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1a34:	5f783031 	svcpl	0x00783031
    1a38:	2f62696c 	svccs	0x0062696c
    1a3c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1a40:	6d747300 	ldclvs	3, cr7, [r4]
    1a44:	31663233 	cmncc	r6, r3, lsr r2
    1a48:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    1a4c:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    1a50:	00010063 	andeq	r0, r1, r3, rrx
    1a54:	6d747300 	ldclvs	3, cr7, [r4]
    1a58:	31663233 	cmncc	r6, r3, lsr r2
    1a5c:	745f7830 	ldrbvc	r7, [pc], #2096	; 1a64 <__Stack_Size+0x1664>
    1a60:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1a64:	00020068 	andeq	r0, r2, r8, rrx
    1a68:	6d747300 	ldclvs	3, cr7, [r4]
    1a6c:	31663233 	cmncc	r6, r3, lsr r2
    1a70:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    1a74:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1a78:	00000200 	andeq	r0, r0, r0, lsl #4
    1a7c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1a80:	30316632 	eorscc	r6, r1, r2, lsr r6
    1a84:	766e5f78 	uqsub16vc	r5, lr, r8
    1a88:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
    1a8c:	00000200 	andeq	r0, r0, r0, lsl #4
    1a90:	02050000 	andeq	r0, r5, #0	; 0x0
    1a94:	080066e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, sp, lr}
    1a98:	15012403 	strne	r2, [r1, #-1027]
    1a9c:	03352d3d 	teqeq	r5, #3904	; 0xf40
    1aa0:	2f2f207a 	svccs	0x002f207a
    1aa4:	2c241c32 	stccs	12, cr1, [r4], #-200
    1aa8:	03242c30 	teqeq	r4, #12288	; 0x3000
    1aac:	3e153c0b 	cdpcc	12, 1, cr3, cr5, cr11, {0}
    1ab0:	212f211e 	teqcs	pc, lr, lsl r1
    1ab4:	213e2321 	teqcs	lr, r1, lsr #6
    1ab8:	0321212f 	teqeq	r1, #-1073741813	; 0xc000000b
    1abc:	67176616 	undefined
    1ac0:	034a0d03 	movteq	r0, #44291	; 0xad03
    1ac4:	243f200a 	ldrtcs	r2, [pc], #10	; 1acc <__Stack_Size+0x16cc>
    1ac8:	200a031c 	andcs	r0, sl, ip, lsl r3
    1acc:	5c207603 	stcpl	6, cr7, [r0], #-12
    1ad0:	312b3f3d 	teqcc	fp, sp, lsr pc
    1ad4:	222b241f 	eorcs	r2, fp, #520093696	; 0x1f000000
    1ad8:	22301e6a 	eorscs	r1, r0, #1696	; 0x6a0
    1adc:	03938831 	orrseq	r8, r3, #3211264	; 0x310000
    1ae0:	2f14580b 	svccs	0x0014580b
    1ae4:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    1ae8:	132000d7 	teqne	r0, #215	; 0xd7
    1aec:	660b0367 	strvs	r0, [fp], -r7, ror #6
    1af0:	09034c19 	stmdbeq	r3, {r0, r3, r4, sl, fp, lr}
    1af4:	4a0a039e 	bmi	282974 <__Stack_Size+0x282574>
    1af8:	0a032f16 	beq	cd758 <__Stack_Size+0xcd358>
    1afc:	0391164a 	orrseq	r1, r1, #77594624	; 0x4a00000
    1b00:	4b133c0b 	blmi	4d0b34 <__Stack_Size+0x4d0734>
    1b04:	194a0b03 	stmdbne	sl, {r0, r1, r8, r9, fp}^
    1b08:	9e09034c 	cdpls	3, 0, cr0, cr9, cr12, {2}
    1b0c:	134a0b03 	movtne	r0, #43779	; 0xab03
    1b10:	4a10032f 	bmi	4027d4 <__Stack_Size+0x4023d4>
    1b14:	0a037517 	beq	def78 <__Stack_Size+0xdeb78>
    1b18:	033d133c 	teqeq	sp, #-268435456	; 0xf0000000
    1b1c:	3d13580a 	ldccc	8, cr5, [r3, #-40]
    1b20:	17581103 	ldrbne	r1, [r8, -r3, lsl #2]
    1b24:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    1b28:	5a193c11 	bpl	650b74 <__Stack_Size+0x650774>
    1b2c:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    1b30:	09034a18 	stmdbeq	r3, {r3, r4, r9, fp, lr}
    1b34:	694b7820 	stmdbvs	fp, {r5, fp, ip, sp, lr}^
    1b38:	79033f31 	stmdbvc	r3, {r0, r4, r5, r8, r9, sl, fp, ip, sp}
    1b3c:	7a03282e 	bvc	cbbfc <__Stack_Size+0xcb7fc>
    1b40:	59752520 	ldmdbpl	r5!, {r5, r8, sl, sp}^
    1b44:	194a1003 	stmdbne	sl, {r0, r1, ip}^
    1b48:	0b034c23 	bleq	d4bdc <__Stack_Size+0xd47dc>
    1b4c:	3c0f0382 	stccc	3, cr0, [pc], {130}
    1b50:	83010903 	movwhi	r0, #6403	; 0x1903
    1b54:	034a0e03 	movteq	r0, #44547	; 0xae03
    1b58:	03910109 	orrseq	r0, r1, #1073741826	; 0x40000002
    1b5c:	0a033c14 	beq	d0bb4 <__Stack_Size+0xd07b4>
    1b60:	0b035a01 	bleq	d836c <__Stack_Size+0xd7f6c>
    1b64:	3c110382 	ldccc	3, cr0, [r1], {130}
    1b68:	3e3e2319 	mrccc	3, 1, r2, cr14, cr9, {0}
    1b6c:	58780330 	ldmdapl	r8!, {r4, r5, r8, r9}^
    1b70:	20780328 	rsbscs	r0, r8, r8, lsr #6
    1b74:	40224b36 	eormi	r4, r2, r6, lsr fp
    1b78:	0f033141 	svceq	0x00033141
    1b7c:	0109033c 	tsteq	r9, ip, lsr r3
    1b80:	241c3230 	ldrcs	r3, [ip], #-560
    1b84:	7c8d0323 	stcvc	3, cr0, [sp], {35}
    1b88:	032f2f3c 	teqeq	pc, #240	; 0xf0
    1b8c:	1c242e6f 	stcne	14, cr2, [r4], #-444
    1b90:	6d032f24 	stcvs	15, cr2, [r3, #-144]
    1b94:	032f2f3c 	teqeq	pc, #240	; 0xf0
    1b98:	2f2f2e72 	svccs	0x002f2e72
    1b9c:	2f2e7203 	svccs	0x002e7203
    1ba0:	2e72032f 	cdpcs	3, 7, cr0, cr2, cr15, {1}
    1ba4:	02022f2f 	andeq	r2, r2, #188	; 0xbc
    1ba8:	d2010100 	andle	r0, r1, #0	; 0x0
    1bac:	02000000 	andeq	r0, r0, #0	; 0x0
    1bb0:	00007100 	andeq	r7, r0, r0, lsl #2
    1bb4:	fb010200 	blx	423be <__Stack_Size+0x41fbe>
    1bb8:	01000d0e 	tsteq	r0, lr, lsl #26
    1bbc:	00010101 	andeq	r0, r1, r1, lsl #2
    1bc0:	00010000 	andeq	r0, r1, r0
    1bc4:	74730100 	ldrbtvc	r0, [r3], #-256
    1bc8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1bcc:	5f783031 	svcpl	0x00783031
    1bd0:	2f62696c 	svccs	0x0062696c
    1bd4:	00637273 	rsbeq	r7, r3, r3, ror r2
    1bd8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1bdc:	30316632 	eorscc	r6, r1, r2, lsr r6
    1be0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1be4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1be8:	73000063 	movwvc	r0, #99	; 0x63
    1bec:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1bf0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1bf4:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
    1bf8:	0100632e 	tsteq	r0, lr, lsr #6
    1bfc:	74730000 	ldrbtvc	r0, [r3]
    1c00:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1c04:	5f783031 	svcpl	0x00783031
    1c08:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1c0c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1c10:	74730000 	ldrbtvc	r0, [r3]
    1c14:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1c18:	5f783031 	svcpl	0x00783031
    1c1c:	2e70616d 	rpwcssz	f6, f0, #5.0
    1c20:	00020068 	andeq	r0, r2, r8, rrx
    1c24:	05000000 	streq	r0, [r0]
    1c28:	006a6402 	rsbeq	r6, sl, r2, lsl #8
    1c2c:	00d10308 	sbcseq	r0, r1, r8, lsl #6
    1c30:	032f1601 	teqeq	pc, #1048576	; 0x100000
    1c34:	2f164a0b 	svccs	0x00164a0b
    1c38:	184a1403 	stmdane	sl, {r0, r1, sl, ip}^
    1c3c:	21233131 	teqcs	r3, r1, lsr r1
    1c40:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
    1c44:	00d8032f 	sbcseq	r0, r8, pc, lsr #6
    1c48:	0b03184a 	bleq	c7d78 <__Stack_Size+0xc7978>
    1c4c:	4a0d0366 	bmi	3429ec <__Stack_Size+0x3425ec>
    1c50:	43035916 	movwmi	r5, #14614	; 0x3916
    1c54:	221e143c 	andscs	r1, lr, #1006632960	; 0x3c000000
    1c58:	4d3f221e 	lfmmi	f2, 4, [pc, #-120]!
    1c5c:	49032f93 	stmdbmi	r3, {r0, r1, r4, r7, r8, r9, sl, fp, sp}
    1c60:	78031a4a 	stmdavc	r3, {r1, r3, r6, r9, fp, ip}
    1c64:	78032820 	stmdavc	r3, {r5, fp, sp}
    1c68:	200b0320 	andcs	r0, fp, r0, lsr #6
    1c6c:	69232331 	stmdbvs	r3!, {r0, r4, r5, r8, r9, sp}
    1c70:	41233f1d 	teqmi	r3, sp, lsl pc
    1c74:	7ef50330 	mrcvc	3, 7, r0, cr5, cr0, {1}
    1c78:	4b67214a 	blmi	19ca1a8 <__Stack_Size+0x19c9da8>
    1c7c:	01000102 	tsteq	r0, r2, lsl #2
    1c80:	0001b401 	andeq	fp, r1, r1, lsl #8
    1c84:	84000200 	strhi	r0, [r0], #-512
    1c88:	02000000 	andeq	r0, r0, #0	; 0x0
    1c8c:	0d0efb01 	vstreq	d15, [lr, #-4]
    1c90:	01010100 	tsteq	r1, r0, lsl #2
    1c94:	00000001 	andeq	r0, r0, r1
    1c98:	01000001 	tsteq	r0, r1
    1c9c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1ca0:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ca4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1ca8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1cac:	74730063 	ldrbtvc	r0, [r3], #-99
    1cb0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1cb4:	5f783031 	svcpl	0x00783031
    1cb8:	2f62696c 	svccs	0x0062696c
    1cbc:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1cc0:	6d747300 	ldclvs	3, cr7, [r4]
    1cc4:	31663233 	cmncc	r6, r3, lsr r2
    1cc8:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    1ccc:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    1cd0:	00000100 	andeq	r0, r0, r0, lsl #2
    1cd4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1cd8:	30316632 	eorscc	r6, r1, r2, lsr r6
    1cdc:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1ce0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1ce4:	00000200 	andeq	r0, r0, r0, lsl #4
    1ce8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1cec:	30316632 	eorscc	r6, r1, r2, lsr r6
    1cf0:	616d5f78 	smcvs	54776
    1cf4:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1cf8:	73000002 	movwvc	r0, #2	; 0x2
    1cfc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1d00:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d04:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1d08:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d0c:	00000000 	andeq	r0, r0, r0
    1d10:	6b440205 	blvs	110252c <__Stack_Size+0x110212c>
    1d14:	fc030800 	stc2	8, cr0, [r3], {0}
    1d18:	5b140100 	blpl	502120 <__Stack_Size+0x501d20>
    1d1c:	4d4d695b 	stclmi	9, cr6, [sp, #-364]
    1d20:	6611032f 	ldrvs	r0, [r1], -pc, lsr #6
    1d24:	7a032618 	bvc	cb58c <__Stack_Size+0xcb18c>
    1d28:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
    1d2c:	0c035041 	stceq	0, cr5, [r3], {65}
    1d30:	a303213c 	movwge	r2, #12604	; 0x313c
    1d34:	dd032006 	stcle	0, cr2, [r3, #-24]
    1d38:	a3032079 	movwge	r2, #12409	; 0x3079
    1d3c:	e5032006 	str	r2, [r3, #-6]
    1d40:	2d2f2079 	stccs	0, cr2, [pc, #-484]!
    1d44:	069a0321 	ldreq	r0, [sl], r1, lsr #6
    1d48:	79f30358 	ldmibvc	r3!, {r3, r4, r6, r8, r9}^
    1d4c:	4a0c0358 	bmi	302ab4 <__Stack_Size+0x3026b4>
    1d50:	31313118 	teqcc	r1, r8, lsl r1
    1d54:	3c0d0321 	stccc	3, cr0, [sp], {33}
    1d58:	14032f16 	strne	r2, [r3], #-3862
    1d5c:	4d34194a 	ldcmi	9, cr1, [r4, #-296]!
    1d60:	3c0c0321 	stccc	3, cr0, [ip], {33}
    1d64:	0e032f16 	mcreq	15, 0, r2, cr3, cr6, {0}
    1d68:	3131184a 	teqcc	r1, sl, asr #16
    1d6c:	0e032123 	adfeqsp	f2, f3, f3
    1d70:	034b134a 	movteq	r1, #45898	; 0xb34a
    1d74:	31184a15 	tstcc	r8, r5, lsl sl
    1d78:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    1d7c:	31184a11 	tstcc	r8, r1, lsl sl
    1d80:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    1d84:	31184a11 	tstcc	r8, r1, lsl sl
    1d88:	03213131 	teqeq	r1, #1073741836	; 0x4000000c
    1d8c:	23173c13 	tstcs	r7, #4864	; 0x1300
    1d90:	10035a5d 	andne	r5, r3, sp, asr sl
    1d94:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    1d98:	31184a10 	tstcc	r8, r0, lsl sl
    1d9c:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    1da0:	34184a0f 	ldrcc	r4, [r8], #-2575
    1da4:	23207a03 	teqcs	r0, #12288	; 0x3000
    1da8:	09032a27 	stmdbeq	r3, {r0, r1, r2, r5, r9, fp, sp}
    1dac:	0c03343c 	cfstrseq	mvf3, [r3], {60}
    1db0:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
    1db4:	4b174a11 	blmi	5d4600 <__Stack_Size+0x5d4200>
    1db8:	164a0d03 	strbne	r0, [sl], -r3, lsl #26
    1dbc:	4a0b032f 	bmi	2c2a80 <__Stack_Size+0x2c2680>
    1dc0:	22241c16 	eorcs	r1, r4, #5632	; 0x1600
    1dc4:	21660c03 	cmncs	r6, r3, lsl #24
    1dc8:	3a30224c 	bcc	c0a700 <__Stack_Size+0xc0a300>
    1dcc:	7a786927 	bvc	1e1c270 <__Stack_Size+0x1e1be70>
    1dd0:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    1dd4:	331b2534 	tstcc	fp, #218103808	; 0xd000000
    1dd8:	41694177 	smcmi	37911
    1ddc:	20780336 	rsbscs	r0, r8, r6, lsr r3
    1de0:	0367413f 	cmneq	r7, #-1073741809	; 0xc000000f
    1de4:	22179015 	andscs	r9, r7, #21	; 0x15
    1de8:	14035a5c 	strne	r5, [r3], #-2652
    1dec:	5c22173c 	stcpl	7, cr1, [r2], #-240
    1df0:	3c15035a 	ldccc	3, cr0, [r5], {90}
    1df4:	5a5c2217 	bpl	170a658 <__Stack_Size+0x170a258>
    1df8:	173c1303 	ldrne	r1, [ip, -r3, lsl #6]!
    1dfc:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    1e00:	22173c14 	andscs	r3, r7, #5120	; 0x1400
    1e04:	0b035a5c 	bleq	d877c <__Stack_Size+0xd837c>
    1e08:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    1e0c:	2f164a0b 	svccs	0x00164a0b
    1e10:	174a1003 	strbne	r1, [sl, -r3]
    1e14:	4a16032f 	bmi	582ad8 <__Stack_Size+0x5826d8>
    1e18:	22010903 	andcs	r0, r1, #49152	; 0xc000
    1e1c:	94309230 	ldrtls	r9, [r0], #-560
    1e20:	03821103 	orreq	r1, r2, #-1073741824	; 0xc0000000
    1e24:	59143c0d 	ldmdbpl	r4, {r0, r2, r3, sl, fp, ip, sp}
    1e28:	193c1103 	ldmdbne	ip!, {r0, r1, r8, ip}
    1e2c:	03660b03 	cmneq	r6, #3072	; 0xc00
    1e30:	2f184a11 	svccs	0x00184a11
    1e34:	01000402 	tsteq	r0, r2, lsl #8
    1e38:	0001a301 	andeq	sl, r1, r1, lsl #6
    1e3c:	97000200 	strls	r0, [r0, -r0, lsl #4]
    1e40:	02000000 	andeq	r0, r0, #0	; 0x0
    1e44:	0d0efb01 	vstreq	d15, [lr, #-4]
    1e48:	01010100 	tsteq	r1, r0, lsl #2
    1e4c:	00000001 	andeq	r0, r0, r1
    1e50:	01000001 	tsteq	r0, r1
    1e54:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1e58:	30316632 	eorscc	r6, r1, r2, lsr r6
    1e5c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1e60:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1e64:	74730063 	ldrbtvc	r0, [r3], #-99
    1e68:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e6c:	5f783031 	svcpl	0x00783031
    1e70:	2f62696c 	svccs	0x0062696c
    1e74:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1e78:	6d747300 	ldclvs	3, cr7, [r4]
    1e7c:	31663233 	cmncc	r6, r3, lsr r2
    1e80:	735f7830 	cmpvc	pc, #3145728	; 0x300000
    1e84:	632e6970 	teqvs	lr, #1835008	; 0x1c0000
    1e88:	00000100 	andeq	r0, r0, r0, lsl #2
    1e8c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1e90:	30316632 	eorscc	r6, r1, r2, lsr r6
    1e94:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1e98:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1e9c:	00000200 	andeq	r0, r0, r0, lsl #4
    1ea0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1ea4:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ea8:	616d5f78 	smcvs	54776
    1eac:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1eb0:	73000002 	movwvc	r0, #2	; 0x2
    1eb4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1eb8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ebc:	6970735f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    1ec0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1ec4:	74730000 	ldrbtvc	r0, [r3]
    1ec8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1ecc:	5f783031 	svcpl	0x00783031
    1ed0:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1ed4:	00020068 	andeq	r0, r2, r8, rrx
    1ed8:	05000000 	streq	r0, [r0]
    1edc:	006ee802 	rsbeq	lr, lr, r2, lsl #16
    1ee0:	00ea0308 	rsceq	r0, sl, r8, lsl #6
    1ee4:	011e0301 	tsteq	lr, r1, lsl #6
    1ee8:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    1eec:	77032e0b 	strvc	r2, [r3, -fp, lsl #28]
    1ef0:	2e09032e 	cdpcs	3, 0, cr0, cr9, cr14, {1}
    1ef4:	2f6a31e9 	svccs	0x006a31e9
    1ef8:	2000f303 	andcs	pc, r0, r3, lsl #6
    1efc:	23233f15 	teqcs	r3, #84	; 0x54
    1f00:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
    1f04:	0b033d23 	bleq	d1398 <__Stack_Size+0xd0f98>
    1f08:	233f1520 	teqcs	pc, #134217728	; 0x8000000
    1f0c:	3d3f2323 	ldccc	3, cr2, [pc, #-140]!
    1f10:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
    1f14:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1f18:	23172e0c 	tstcs	r7, #192	; 0xc0
    1f1c:	1403685d 	strne	r6, [r3], #-2141
    1f20:	010b032e 	tsteq	fp, lr, lsr #6
    1f24:	5a5d234c 	bpl	174ac5c <__Stack_Size+0x174a85c>
    1f28:	18201403 	stmdane	r0!, {r0, r1, sl, ip}
    1f2c:	035a5d23 	cmpeq	sl, #2240	; 0x8c0
    1f30:	2117200d 	tstcs	r7, sp
    1f34:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    1f38:	2e0f032f 	cdpcs	3, 0, cr0, cr15, cr15, {1}
    1f3c:	1b333f17 	blne	cd1ba0 <__Stack_Size+0xcd17a0>
    1f40:	0c033e41 	stceq	14, cr3, [r3], {65}
    1f44:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1f48:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    1f4c:	034b6818 	movteq	r6, #47128	; 0xb818
    1f50:	59172e0a 	ldmdbpl	r7, {r1, r3, r9, sl, fp, sp}
    1f54:	17200d03 	strne	r0, [r0, -r3, lsl #26]!
    1f58:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1f5c:	23192e0f 	tstcs	r9, #240	; 0xf0
    1f60:	0a033333 	beq	cec34 <__Stack_Size+0xce834>
    1f64:	032f1720 	teqeq	pc, #8388608	; 0x800000
    1f68:	3f172e10 	svccc	0x00172e10
    1f6c:	1603685d 	undefined
    1f70:	0c031a2e 	stceq	10, cr1, [r3], {46}
    1f74:	20190358 	andscs	r0, r9, r8, asr r3
    1f78:	14034b18 	strne	r4, [r3], #-2840
    1f7c:	0110032e 	tsteq	r0, lr, lsr #6
    1f80:	99311d23 	ldmdbls	r1!, {r0, r1, r5, r8, sl, fp, ip}
    1f84:	03821103 	orreq	r1, r2, #-1073741824	; 0xc0000000
    1f88:	0a032e1a 	beq	cd7f8 <__Stack_Size+0xcd3f8>
    1f8c:	c8038301 	stmdagt	r3, {r0, r8, r9, pc}
    1f90:	11032e7a 	tstne	r3, sl, ror lr
    1f94:	206f0301 	rsbcs	r0, pc, r1, lsl #6
    1f98:	75201103 	strvc	r1, [r0, #-259]!
    1f9c:	206b033f 	rsbcs	r0, fp, pc, lsr r3
    1fa0:	23201503 	teqcs	r0, #12582912	; 0xc00000
    1fa4:	03206803 	teqeq	r0, #196608	; 0x30000
    1fa8:	68032018 	stmdavs	r3, {r3, r4, sp}
    1fac:	20180320 	andscs	r0, r8, r0, lsr #6
    1fb0:	034a0903 	movteq	r0, #43267	; 0xa903
    1fb4:	7503200b 	strvc	r2, [r3, #-11]
    1fb8:	4a0b0320 	bmi	2c2c40 <__Stack_Size+0x2c2840>
    1fbc:	945d6931 	ldrbls	r6, [sp], #-2353
    1fc0:	3142241c 	cmpcc	r2, ip, lsl r4
    1fc4:	7c24311d 	stfvcs	f3, [r4], #-116
    1fc8:	0321bf69 	teqeq	r1, #420	; 0x1a4
    1fcc:	244a7ec1 	strbcs	r7, [sl], #-3777
    1fd0:	241c241c 	ldrcs	r2, [ip], #-1052
    1fd4:	5a6b5aa2 	bpl	1ad8a64 <__Stack_Size+0x1ad8664>
    1fd8:	025e5a41 	subseq	r5, lr, #266240	; 0x41000
    1fdc:	01010004 	tsteq	r1, r4
    1fe0:	000000b9 	strheq	r0, [r0], -r9
    1fe4:	00750002 	rsbseq	r0, r5, r2
    1fe8:	01020000 	tsteq	r2, r0
    1fec:	000d0efb 	strdeq	r0, [sp], -fp
    1ff0:	01010101 	tsteq	r1, r1, lsl #2
    1ff4:	01000000 	tsteq	r0, r0
    1ff8:	73010000 	movwvc	r0, #4096	; 0x1000
    1ffc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2000:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2004:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2008:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    200c:	6d747300 	ldclvs	3, cr7, [r4]
    2010:	31663233 	cmncc	r6, r3, lsr r2
    2014:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2018:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    201c:	0000636e 	andeq	r6, r0, lr, ror #6
    2020:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2024:	30316632 	eorscc	r6, r1, r2, lsr r6
    2028:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    202c:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    2030:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    2034:	73000001 	movwvc	r0, #1	; 0x1
    2038:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    203c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2040:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    2044:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2048:	73000002 	movwvc	r0, #2	; 0x2
    204c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2050:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2054:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    2058:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    205c:	00000000 	andeq	r0, r0, r0
    2060:	72000205 	andvc	r0, r0, #1342177280	; 0x50000000
    2064:	2b030800 	blcs	c406c <__Stack_Size+0xc3c6c>
    2068:	4e301601 	cfmsuba32mi	mvax0, mvax1, mvfx0, mvfx1
    206c:	3c0b035a 	stccc	3, cr0, [fp], {90}
    2070:	0e032f16 	mcreq	15, 0, r2, cr3, cr6, {0}
    2074:	4c30164a 	ldcmi	6, cr1, [r0], #-296
    2078:	033e6a3e 	teqeq	lr, #253952	; 0x3e000
    207c:	22164a0b 	andscs	r4, r6, #45056	; 0xb000
    2080:	0a035a5c 	beq	d89f8 <__Stack_Size+0xd85f8>
    2084:	032f133c 	teqeq	pc, #-268435456	; 0xf0000000
    2088:	0a034a0e 	beq	d48c8 <__Stack_Size+0xd44c8>
    208c:	2e760301 	cdpcs	3, 7, cr0, cr6, cr1, {0}
    2090:	22200a03 	eorcs	r0, r0, #12288	; 0x3000
    2094:	580c0378 	stmdapl	ip, {r3, r4, r5, r6, r8, r9}
    2098:	01000402 	tsteq	r0, r2, lsl #8
    209c:	0005eb01 	andeq	lr, r5, r1, lsl #22
    20a0:	84000200 	strhi	r0, [r0], #-512
    20a4:	02000000 	andeq	r0, r0, #0	; 0x0
    20a8:	0d0efb01 	vstreq	d15, [lr, #-4]
    20ac:	01010100 	tsteq	r1, r0, lsl #2
    20b0:	00000001 	andeq	r0, r0, r1
    20b4:	01000001 	tsteq	r0, r1
    20b8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    20bc:	30316632 	eorscc	r6, r1, r2, lsr r6
    20c0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    20c4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    20c8:	74730063 	ldrbtvc	r0, [r3], #-99
    20cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    20d0:	5f783031 	svcpl	0x00783031
    20d4:	2f62696c 	svccs	0x0062696c
    20d8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    20dc:	6d747300 	ldclvs	3, cr7, [r4]
    20e0:	31663233 	cmncc	r6, r3, lsr r2
    20e4:	745f7830 	ldrbvc	r7, [pc], #2096	; 20ec <__Stack_Size+0x1cec>
    20e8:	632e6d69 	teqvs	lr, #6720	; 0x1a40
    20ec:	00000100 	andeq	r0, r0, r0, lsl #2
    20f0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    20f4:	30316632 	eorscc	r6, r1, r2, lsr r6
    20f8:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    20fc:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2100:	00000200 	andeq	r0, r0, r0, lsl #4
    2104:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2108:	30316632 	eorscc	r6, r1, r2, lsr r6
    210c:	616d5f78 	smcvs	54776
    2110:	00682e70 	rsbeq	r2, r8, r0, ror lr
    2114:	73000002 	movwvc	r0, #2	; 0x2
    2118:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    211c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2120:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
    2124:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2128:	00000000 	andeq	r0, r0, r0
    212c:	72a40205 	adcvc	r0, r4, #1342177280	; 0x50000000
    2130:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    2134:	03190101 	tsteq	r9, #1073741824	; 0x40000000
    2138:	3d272079 	stccc	0, cr2, [r7, #-484]!
    213c:	28587803 	ldmdacs	r8, {r0, r1, fp, ip, sp, lr}^
    2140:	7803283f 	stmdavc	r3, {r0, r1, r2, r3, r4, r5, fp, sp}
    2144:	72032320 	andvc	r2, r3, #-2147483648	; 0x80000000
    2148:	200e0320 	andcs	r0, lr, r0, lsr #6
    214c:	3ea13e23 	cdpcc	14, 10, cr3, cr1, cr3, {1}
    2150:	03660f03 	cmneq	r6, #12	; 0xc
    2154:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    2158:	200a0320 	andcs	r0, sl, r0, lsr #6
    215c:	7003235b 	andvc	r2, r3, fp, asr r3
    2160:	20100320 	andscs	r0, r0, r0, lsr #6
    2164:	200c0323 	andcs	r0, ip, r3, lsr #6
    2168:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    216c:	312b200c 	teqcc	fp, ip
    2170:	261d231d 	undefined
    2174:	2e740331 	mrccs	3, 3, r0, cr4, cr1, {1}
    2178:	222e0c03 	eorcs	r0, lr, #768	; 0x300
    217c:	03665903 	cmneq	r6, #49152	; 0xc000
    2180:	59032027 	stmdbpl	r3, {r0, r1, r2, r5, sp}
    2184:	2027034a 	eorcs	r0, r7, sl, asr #6
    2188:	3f2b4d28 	svccc	0x002b4d28
    218c:	2a324d23 	bcs	c95620 <__Stack_Size+0xc95220>
    2190:	31314735 	teqcc	r1, r5, lsr r7
    2194:	4d2e5403 	cfstrsmi	mvf5, [lr, #-12]!
    2198:	23202c03 	teqcs	r0, #768	; 0x300
    219c:	0f032123 	svceq	0x00032123
    21a0:	010a0374 	tsteq	sl, r4, ror r3
    21a4:	03207603 	teqeq	r0, #3145728	; 0x300000
    21a8:	235b200a 	cmpcs	fp, #10	; 0xa
    21ac:	03200c03 	teqeq	r0, #768	; 0x300
    21b0:	03232e74 	teqeq	r3, #1856	; 0x740
    21b4:	77032009 	strvc	r2, [r3, -r9]
    21b8:	200c0320 	andcs	r0, ip, r0, lsr #6
    21bc:	1d31231d 	ldcne	3, cr2, [r1, #-116]!
    21c0:	74033f23 	strvc	r3, [r3], #-3875
    21c4:	200c0320 	andcs	r0, ip, r0, lsr #6
    21c8:	66590322 	ldrbvs	r0, [r9], -r2, lsr #6
    21cc:	03202703 	teqeq	r0, #786432	; 0xc0000
    21d0:	27034a59 	smlsdcs	r3, r9, sl, r4
    21d4:	2b4d282e 	blcs	134c294 <__Stack_Size+0x134be94>
    21d8:	5f4d313f 	svcpl	0x004d313f
    21dc:	2b314d2b 	blcs	c55690 <__Stack_Size+0xc55290>
    21e0:	3c540323 	mrrccc	3, 2, r0, r4, cr3
    21e4:	3c2d034d 	stccc	3, cr0, [sp], #-308
    21e8:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    21ec:	0a03740f 	beq	df230 <__Stack_Size+0xdee30>
    21f0:	20760301 	rsbscs	r0, r6, r1, lsl #6
    21f4:	5b200a03 	blpl	804a08 <__Stack_Size+0x804608>
    21f8:	200c0323 	andcs	r0, ip, r3, lsr #6
    21fc:	232e7403 	teqcs	lr, #50331648	; 0x3000000
    2200:	03200903 	teqeq	r0, #49152	; 0xc000
    2204:	0c032077 	stceq	0, cr2, [r3], {119}
    2208:	31231d20 	teqcc	r3, r0, lsr #26
    220c:	033f231d 	teqeq	pc, #1946157056	; 0x74000000
    2210:	0c032074 	stceq	0, cr2, [r3], {116}
    2214:	59032220 	stmdbpl	r3, {r5, r9, sp}
    2218:	20270366 	eorcs	r0, r7, r6, ror #6
    221c:	034a5903 	movteq	r5, #43267	; 0xa903
    2220:	4d282e27 	stcmi	14, cr2, [r8, #-156]!
    2224:	4d313f2b 	ldcmi	15, cr3, [r1, #-172]!
    2228:	314d2b5f 	cmpcc	sp, pc, asr fp
    222c:	5403232b 	strpl	r2, [r3], #-811
    2230:	2d034d3c 	stccs	13, cr4, [r3, #-240]
    2234:	21232320 	teqcs	r3, r0, lsr #6
    2238:	03740f03 	cmneq	r4, #12	; 0xc
    223c:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    2240:	200a0320 	andcs	r0, sl, r0, lsr #6
    2244:	2073035b 	rsbscs	r0, r3, fp, asr r3
    2248:	31200d03 	teqcc	r0, r3, lsl #26
    224c:	03201203 	teqeq	r0, #805306368	; 0x30000000
    2250:	2631206e 	ldrtcs	r2, [r1], -lr, rrx
    2254:	03207a03 	teqeq	r0, #12288	; 0x3000
    2258:	7a032012 	bvc	ca2a8 <__Stack_Size+0xc9ea8>
    225c:	1b302620 	blne	c0bae4 <__Stack_Size+0xc0b6e4>
    2260:	90590325 	subsls	r0, r9, r5, lsr #6
    2264:	252e2703 	strcs	r2, [lr, #-1795]!
    2268:	03231d31 	teqeq	r3, #3136	; 0xc40
    226c:	3f4d4a67 	svccc	0x004d4a67
    2270:	31201703 	teqcc	r0, r3, lsl #14
    2274:	4d206603 	stcmi	6, cr6, [r0, #-12]!
    2278:	03231d31 	teqeq	r3, #3136	; 0xc40
    227c:	03213c17 	teqeq	r1, #5888	; 0x1700
    2280:	0903740f 	stmdbeq	r3, {r0, r1, r2, r3, sl, ip, sp, lr}
    2284:	20770301 	rsbscs	r0, r7, r1, lsl #6
    2288:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
    228c:	2013a003 	andscs	sl, r3, r3
    2290:	206ce303 	rsbcs	lr, ip, r3, lsl #6
    2294:	20139d03 	andscs	r9, r3, r3, lsl #26
    2298:	4a6ce303 	bmi	1b3aeac <__Stack_Size+0x1b3aaac>
    229c:	3c139d03 	ldccc	13, cr9, [r3], {3}
    22a0:	4d242122 	stfmis	f2, [r4, #-136]!
    22a4:	231d312b 	tstcs	sp, #-1073741814	; 0xc000000a
    22a8:	23322a21 	teqcs	r2, #135168	; 0x21000
    22ac:	7cef0321 	stclvc	3, cr0, [pc], #132
    22b0:	6fea0320 	svcvs	0x00ea0320
    22b4:	10960320 	addsne	r0, r6, r0, lsr #6
    22b8:	e9035b20 	stmdb	r3, {r5, r8, r9, fp, ip, lr}
    22bc:	c4034a6f 	strgt	r4, [r3], #-2671
    22c0:	bf032e13 	svclt	0x00032e13
    22c4:	c103206c 	tstgt	r3, ip, rrx
    22c8:	bf032e13 	svclt	0x00032e13
    22cc:	c1034a6c 	tstgt	r3, ip, ror #20
    22d0:	21222e13 	teqcs	r2, r3, lsl lr
    22d4:	7a034224 	bvc	d2b6c <__Stack_Size+0xd276c>
    22d8:	331b262e 	tstcc	fp, #48234496	; 0x2e00000
    22dc:	322a251b 	eorcc	r2, sl, #113246208	; 0x6c00000
    22e0:	2131241c 	teqcs	r1, ip, lsl r4
    22e4:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    22e8:	206fd803 	rsbcs	sp, pc, r3, lsl #16
    22ec:	2010a803 	andscs	sl, r0, r3, lsl #16
    22f0:	6fd7035b 	svcvs	0x00d7035b
    22f4:	13ea0374 	mvnne	r0, #-805306367	; 0xd0000001
    22f8:	25216866 	strcs	r6, [r1, #-2150]!
    22fc:	1c242a32 	stcne	10, cr2, [r4], #-200
    2300:	2a321c24 	bcs	c89398 <__Stack_Size+0xc88f98>
    2304:	31241c24 	teqcc	r4, r4, lsr #24
    2308:	7cc80321 	stclvc	3, cr0, [r8], {33}
    230c:	6fc60320 	svcvs	0x00c60320
    2310:	10ba0320 	adcsne	r0, sl, r0, lsr #6
    2314:	d4035b20 	strle	r5, [r3], #-2848
    2318:	21684a03 	cmncs	r8, r3, lsl #20
    231c:	242a4025 	strtcs	r4, [sl], #-37
    2320:	241c321c 	ldrcs	r3, [ip], #-540
    2324:	241c322a 	ldrcs	r3, [ip], #-554
    2328:	b5032131 	strlt	r2, [r3, #-305]
    232c:	b403207c 	strlt	r2, [r3], #-124
    2330:	cc03206f 	stcgt	0, cr2, [r3], {111}
    2334:	035b2010 	cmpeq	fp, #16	; 0x10
    2338:	03666fb3 	cmneq	r6, #716	; 0x2cc
    233c:	1b032010 	blne	ca384 <__Stack_Size+0xc9f84>
    2340:	2e6d032e 	cdpcs	3, 6, cr0, cr13, cr14, {1}
    2344:	03200a03 	teqeq	r0, #12288	; 0x3000
    2348:	0a032076 	beq	ca528 <__Stack_Size+0xca128>
    234c:	6609034a 	strvs	r0, [r9], -sl, asr #6
    2350:	2e12cd03 	cdpcs	13, 1, cr12, cr2, cr3, {0}
    2354:	69242168 	stmdbvs	r4!, {r3, r5, r6, r8, sp}
    2358:	231d232b 	tstcs	sp, #-1409286144	; 0xac000000
    235c:	03213f21 	teqeq	r1, #132	; 0x84
    2360:	03207cef 	teqeq	r0, #61184	; 0xef00
    2364:	032070bc 	teqeq	r0, #188	; 0xbc
    2368:	5b2e0fc4 	blpl	b86280 <__Stack_Size+0xb85e80>
    236c:	4a03ad03 	bmi	ed780 <__Stack_Size+0xed380>
    2370:	42242168 	eormi	r2, r4, #26	; 0x1a
    2374:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    2378:	251b331b 	ldrcs	r3, [fp, #-795]
    237c:	2131322a 	teqcs	r1, sl, lsr #4
    2380:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    2384:	03910369 	orrseq	r0, r1, #-1543503871	; 0xa4000001
    2388:	24216866 	strtcs	r6, [r1], #-2150
    238c:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    2390:	1b331b26 	blne	cc9030 <__Stack_Size+0xcc8c30>
    2394:	1c322a25 	ldcne	10, cr2, [r2], #-148
    2398:	03213124 	teqeq	r1, #9	; 0x9
    239c:	03207cdb 	teqeq	r0, #56064	; 0xdb00
    23a0:	032070af 	teqeq	r0, #175	; 0xaf
    23a4:	5b2e0fd1 	blpl	b862f0 <__Stack_Size+0xb85ef0>
    23a8:	6602e303 	strvs	lr, [r2], -r3, lsl #6
    23ac:	40242168 	eormi	r2, r4, r8, ror #2
    23b0:	321c242a 	andscc	r2, ip, #704643072	; 0x2a000000
    23b4:	242a241c 	strtcs	r2, [sl], #-1052
    23b8:	ef032123 	svc	0x00032123
    23bc:	0369207c 	cmneq	r9, #124	; 0x7c
    23c0:	034a70d0 	movteq	r7, #41168	; 0xa0d0
    23c4:	0d032e0e 	stceq	14, cr2, [r3, #-56]
    23c8:	0b03f701 	bleq	fffd4 <__Stack_Size+0xffbd4>
    23cc:	3d3d142e 	cfldrscc	mvf1, [sp, #-184]!
    23d0:	032f2121 	teqeq	pc, #1073741832	; 0x40000008
    23d4:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    23d8:	21212121 	teqcs	r1, r1, lsr #2
    23dc:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    23e0:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    23e4:	213d3d21 	teqcs	sp, r1, lsr #26
    23e8:	14200b03 	strtne	r0, [r0], #-2819
    23ec:	2121213d 	teqcs	r1, sp, lsr r1
    23f0:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    23f4:	2317200c 	tstcs	r7, #12	; 0xc
    23f8:	0c03685d 	stceq	8, cr6, [r3], {93}
    23fc:	6b23172e 	blvs	8c80bc <__Stack_Size+0x8c7cbc>
    2400:	20170368 	andscs	r0, r7, r8, ror #6
    2404:	5a5d2319 	bpl	174b070 <__Stack_Size+0x174ac70>
    2408:	19201203 	stmdbne	r0!, {r0, r1, r9, ip}
    240c:	20170321 	andscs	r0, r7, r1, lsr #6
    2410:	15033d19 	strne	r3, [r3, #-3353]
    2414:	5d231920 	stcpl	9, cr1, [r3, #-128]!
    2418:	200b035a 	andcs	r0, fp, sl, asr r3
    241c:	10036717 	andne	r6, r3, r7, lsl r7
    2420:	0292032e 	addseq	r0, r2, #-1207959552	; 0xb8000000
    2424:	234d2301 	movtcs	r2, #54017	; 0xd301
    2428:	207dee03 	rsbscs	lr, sp, r3, lsl #28
    242c:	2e160359 	mrccs	3, 0, r0, cr6, cr9, {2}
    2430:	78032820 	stmdavc	r3, {r5, fp, sp}
    2434:	ea033620 	b	cfcbc <__Stack_Size+0xcf8bc>
    2438:	2168200f 	cmncs	r8, pc
    243c:	7a033424 	bvc	cf4d4 <__Stack_Size+0xcf0d4>
    2440:	7a03262e 	bvc	cbd00 <__Stack_Size+0xcb900>
    2444:	331b2620 	tstcc	fp, #33554432	; 0x2000000
    2448:	242a322a 	strtcs	r3, [sl], #-554
    244c:	682e4503 	stmdavs	lr!, {r0, r1, r8, sl, lr}
    2450:	2a402421 	bcs	100b4dc <__Stack_Size+0x100b0dc>
    2454:	1c321c24 	ldcne	12, cr1, [r2], #-144
    2458:	23242a32 	teqcs	r4, #204800	; 0x32000
    245c:	729f0321 	addsvc	r0, pc, #-2080374784	; 0x84000000
    2460:	314d2320 	cmpcc	sp, r0, lsr #6
    2464:	207e9a03 	rsbscs	r9, lr, r3, lsl #20
    2468:	2e180359 	mrccs	3, 0, r0, cr8, cr9, {2}
    246c:	0100df03 	tsteq	r0, r3, lsl #30
    2470:	a5038534 	strge	r8, [r3, #-1332]
    2474:	4e25207f 	mcrmi	0, 1, r2, cr5, cr15, {3}
    2478:	18032131 	stmdane	r3, {r0, r4, r5, r8, sp}
    247c:	012d0320 	teqeq	sp, r0, lsr #6
    2480:	55038534 	strpl	r8, [r3, #-1332]
    2484:	18035920 	stmdane	r3, {r5, r8, fp, ip, lr}
    2488:	0109032e 	tsteq	r9, lr, lsr #6
    248c:	03218534 	teqeq	r1, #218103808	; 0xd000000
    2490:	23182011 	tstcs	r8, #17	; 0x11
    2494:	2e120321 	cdpcs	3, 1, cr0, cr2, cr1, {1}
    2498:	234d2319 	movtcs	r2, #54041	; 0xd319
    249c:	20150321 	andscs	r0, r5, r1, lsr #6
    24a0:	234d231a 	movtcs	r2, #54042	; 0xd31a
    24a4:	201c0321 	andscs	r0, ip, r1, lsr #6
    24a8:	03010c03 	movweq	r0, #7171	; 0x1c03
    24ac:	0f032e74 	svceq	0x00032e74
    24b0:	33272320 	teqcc	r7, #-2147483648	; 0x80000000
    24b4:	77033329 	strvc	r3, [r3, -r9, lsr #6]
    24b8:	03253220 	teqeq	r5, #2	; 0x2
    24bc:	25322077 	ldrcs	r2, [r2, #-119]!
    24c0:	33207703 	teqcc	r0, #786432	; 0xc0000
    24c4:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    24c8:	23233232 	teqcs	r3, #536870915	; 0x20000003
    24cc:	11032123 	tstne	r3, r3, lsr #2
    24d0:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    24d4:	11032123 	tstne	r3, r3, lsr #2
    24d8:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    24dc:	1103213f 	tstne	r3, pc, lsr r1
    24e0:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    24e4:	11032123 	tstne	r3, r3, lsr #2
    24e8:	4d231820 	stcmi	8, cr1, [r3, #-128]!
    24ec:	0d03213f 	stfeqs	f2, [r3, #-252]
    24f0:	5d231720 	stcpl	7, cr1, [r3, #-128]!
    24f4:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    24f8:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    24fc:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2500:	03685d23 	cmneq	r8, #2240	; 0x8c0
    2504:	23172e0d 	tstcs	r7, #208	; 0xd0
    2508:	1003685d 	andne	r6, r3, sp, asr r8
    250c:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    2510:	10032123 	andne	r2, r3, r3, lsr #2
    2514:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    2518:	1003213f 	andne	r2, r3, pc, lsr r1
    251c:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    2520:	10032123 	andne	r2, r3, r3, lsr #2
    2524:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    2528:	0f03213f 	svceq	0x0003213f
    252c:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    2530:	0f032123 	svceq	0x00032123
    2534:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    2538:	0f03213f 	svceq	0x0003213f
    253c:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    2540:	0f032123 	svceq	0x00032123
    2544:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    2548:	0f03213f 	svceq	0x0003213f
    254c:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    2550:	0f032123 	svceq	0x00032123
    2554:	31231920 	teqcc	r3, r0, lsr #18
    2558:	0f03213f 	svceq	0x0003213f
    255c:	4d231920 	stcmi	9, cr1, [r3, #-128]!
    2560:	0f032123 	svceq	0x00032123
    2564:	31231920 	teqcc	r3, r0, lsr #18
    2568:	0f03213f 	svceq	0x0003213f
    256c:	4b231920 	blmi	8c89f4 <__Stack_Size+0x8c85f4>
    2570:	0e032123 	adfeqsp	f2, f3, f3
    2574:	4b231920 	blmi	8c89fc <__Stack_Size+0x8c85fc>
    2578:	0f032123 	svceq	0x00032123
    257c:	4b231920 	blmi	8c8a04 <__Stack_Size+0x8c8604>
    2580:	0e03213f 	mcreq	1, 0, r2, cr3, cr15, {1}
    2584:	4b231920 	blmi	8c8a0c <__Stack_Size+0x8c860c>
    2588:	0f03213f 	svceq	0x0003213f
    258c:	4b231920 	blmi	8c8a14 <__Stack_Size+0x8c8614>
    2590:	0e03213f 	mcreq	1, 0, r2, cr3, cr15, {1}
    2594:	4b231920 	blmi	8c8a1c <__Stack_Size+0x8c861c>
    2598:	0f03213f 	svceq	0x0003213f
    259c:	4b231920 	blmi	8c8a24 <__Stack_Size+0x8c8624>
    25a0:	1303213f 	movwne	r2, #12607	; 0x313f
    25a4:	1d311920 	ldcne	9, cr1, [r1, #-128]!
    25a8:	11034b85 	smlabbne	r3, r5, fp, r4
    25ac:	1d311920 	ldcne	9, cr1, [r1, #-128]!
    25b0:	1d034b85 	vstrne	d4, [r3, #-532]
    25b4:	79031920 	stmdbvc	r3, {r5, r8, fp, ip}
    25b8:	7903272e 	stmdbvc	r3, {r1, r2, r3, r5, r8, r9, sl, sp}
    25bc:	033e2720 	teqeq	lr, #8388608	; 0x800000
    25c0:	22278277 	eorcs	r8, r7, #1879048199	; 0x70000007
    25c4:	af5e9323 	svcge	0x005e9323
    25c8:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    25cc:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    25d0:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    25d4:	03685d23 	cmneq	r8, #2240	; 0x8c0
    25d8:	23172e0c 	tstcs	r7, #192	; 0xc0
    25dc:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    25e0:	4b69182e 	blmi	1a486a0 <__Stack_Size+0x1a482a0>
    25e4:	192e1703 	stmdbne	lr!, {r0, r1, r8, r9, sl, ip}
    25e8:	11034b69 	tstne	r3, r9, ror #22
    25ec:	4b69182e 	blmi	1a486ac <__Stack_Size+0x1a482ac>
    25f0:	182e1003 	stmdane	lr!, {r0, r1, ip}
    25f4:	0b034b69 	bleq	d53a0 <__Stack_Size+0xd4fa0>
    25f8:	0321172e 	teqeq	r1, #12058624	; 0xb80000
    25fc:	2117200b 	tstcs	r7, fp
    2600:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    2604:	200c0321 	andcs	r0, ip, r1, lsr #6
    2608:	0c032117 	stfeqs	f2, [r3], {23}
    260c:	03211720 	teqeq	r1, #8388608	; 0x800000
    2610:	2f17200c 	svccs	0x0017200c
    2614:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    2618:	12034b69 	andne	r4, r3, #107520	; 0x1a400
    261c:	6769182e 	strbvs	r1, [r9, -lr, lsr #16]!
    2620:	182e1203 	stmdane	lr!, {r0, r1, r9, ip}
    2624:	12034b69 	andne	r4, r3, #107520	; 0x1a400
    2628:	6769182e 	strbvs	r1, [r9, -lr, lsr #16]!
    262c:	182e1003 	stmdane	lr!, {r0, r1, ip}
    2630:	0a034b3f 	beq	d5334 <__Stack_Size+0xd4f34>
    2634:	032f1720 	teqeq	pc, #8388608	; 0x800000
    2638:	2f172e0b 	svccs	0x00172e0b
    263c:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    2640:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    2644:	0a033d17 	beq	d1aa8 <__Stack_Size+0xd16a8>
    2648:	032f1720 	teqeq	pc, #8388608	; 0x800000
    264c:	2f172e0a 	svccs	0x00172e0a
    2650:	1a2e1803 	bne	b88664 <__Stack_Size+0xb88264>
    2654:	03580903 	cmpeq	r8, #49152	; 0xc000
    2658:	4b182018 	blmi	60a6c0 <__Stack_Size+0x60a2c0>
    265c:	032e1503 	teqeq	lr, #12582912	; 0xc00000
    2660:	22220109 	eorcs	r0, r2, #1073741826	; 0x40000002
    2664:	03900903 	orrseq	r0, r0, #49152	; 0xc000
    2668:	4b182015 	blmi	60a6c4 <__Stack_Size+0x60a2c4>
    266c:	2e69b203 	cdpcs	2, 6, cr11, cr9, cr3, {0}
    2670:	1c241c24 	stcne	12, cr1, [r4], #-144
    2674:	59d90824 	ldmibpl	r9, {r2, r5, fp}^
    2678:	4b324b40 	blmi	c95380 <__Stack_Size+0xc94f80>
    267c:	4b324b32 	blmi	c9534c <__Stack_Size+0xc94f4c>
    2680:	4b324b32 	blmi	c95350 <__Stack_Size+0xc94f50>
    2684:	025e595c 	subseq	r5, lr, #1507328	; 0x170000
    2688:	01010009 	tsteq	r1, r9
    268c:	000001fa 	strdeq	r0, [r0], -sl
    2690:	009b0002 	addseq	r0, fp, r2
    2694:	01020000 	tsteq	r2, r0
    2698:	000d0efb 	strdeq	r0, [sp], -fp
    269c:	01010101 	tsteq	r1, r1, lsl #2
    26a0:	01000000 	tsteq	r0, r0
    26a4:	73010000 	movwvc	r0, #4096	; 0x1000
    26a8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    26ac:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    26b0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    26b4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    26b8:	6d747300 	ldclvs	3, cr7, [r4]
    26bc:	31663233 	cmncc	r6, r3, lsr r2
    26c0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    26c4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}
    26c8:	0000636e 	andeq	r6, r0, lr, ror #6
    26cc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    26d0:	30316632 	eorscc	r6, r1, r2, lsr r6
    26d4:	73755f78 	cmnvc	r5, #480	; 0x1e0
    26d8:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    26dc:	00010063 	andeq	r0, r1, r3, rrx
    26e0:	6d747300 	ldclvs	3, cr7, [r4]
    26e4:	31663233 	cmncc	r6, r3, lsr r2
    26e8:	745f7830 	ldrbvc	r7, [pc], #2096	; 26f0 <__Stack_Size+0x22f0>
    26ec:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    26f0:	00020068 	andeq	r0, r2, r8, rrx
    26f4:	6d747300 	ldclvs	3, cr7, [r4]
    26f8:	31663233 	cmncc	r6, r3, lsr r2
    26fc:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    2700:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    2704:	00000200 	andeq	r0, r0, r0, lsl #4
    2708:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    270c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2710:	73755f78 	cmnvc	r5, #480	; 0x1e0
    2714:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2718:	00020068 	andeq	r0, r2, r8, rrx
    271c:	6d747300 	ldclvs	3, cr7, [r4]
    2720:	31663233 	cmncc	r6, r3, lsr r2
    2724:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    2728:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    272c:	00000200 	andeq	r0, r0, r0, lsl #4
    2730:	02050000 	andeq	r0, r5, #0	; 0x0
    2734:	0800802c 	stmdaeq	r0, {r2, r3, r5, pc}
    2738:	0101e803 	tsteq	r1, r3, lsl #16
    273c:	213d3d14 	teqcs	sp, r4, lsl sp
    2740:	033d3d21 	teqeq	sp, #2112	; 0x840
    2744:	18032e0f 	stmdane	r3, {r0, r1, r2, r3, r9, sl, fp, sp}
    2748:	3c730301 	ldclcc	3, cr0, [r3], #-4
    274c:	03200d03 	teqeq	r0, #192	; 0xc0
    2750:	0b035875 	bleq	d892c <__Stack_Size+0xd852c>
    2754:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
    2758:	03200b03 	teqeq	r0, #3072	; 0xc00
    275c:	0b032075 	bleq	ca938 <__Stack_Size+0xca538>
    2760:	0b033d20 	bleq	d1be8 <__Stack_Size+0xd17e8>
    2764:	213d1420 	teqcs	sp, r0, lsr #8
    2768:	0e032121 	adfeqsp	f2, f3, f1
    276c:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    2770:	2e1c0368 	cdpcs	3, 1, cr0, cr12, cr8, {3}
    2774:	41010d03 	tstmi	r1, r3, lsl #26
    2778:	033c6e03 	teqeq	ip, #48	; 0x30
    277c:	03302012 	teqeq	r0, #18	; 0x12
    2780:	14032e6c 	strne	r2, [r3], #-3692
    2784:	3e302220 	cdpcc	2, 3, cr2, cr0, cr0, {1}
    2788:	40222232 	eormi	r2, r2, r2, lsr r2
    278c:	3c13034c 	ldccc	3, cr0, [r3], {76}
    2790:	5a5e2418 	bpl	178b7f8 <__Stack_Size+0x178b3f8>
    2794:	18200d03 	stmdane	r0!, {r0, r1, r8, sl, fp}
    2798:	10034b68 	andne	r4, r3, r8, ror #22
    279c:	4b67172e 	blmi	19c845c <__Stack_Size+0x19c805c>
    27a0:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    27a4:	03685d23 	cmneq	r8, #2240	; 0x8c0
    27a8:	67172e11 	undefined
    27ac:	2e0e034b 	cdpcs	3, 0, cr0, cr14, cr11, {2}
    27b0:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    27b4:	182e0d03 	stmdane	lr!, {r0, r1, r8, sl, fp}
    27b8:	200c033d 	andcs	r0, ip, sp, lsr r3
    27bc:	0c033d17 	stceq	13, cr3, [r3], {23}
    27c0:	03591720 	cmpeq	r9, #8388608	; 0x800000
    27c4:	3e17200d 	wxorcc	wr2, wr7, wr13
    27c8:	2e0e0359 	mcrcs	3, 0, r0, cr14, cr9, {2}
    27cc:	034b4c17 	movteq	r4, #48151	; 0xbc17
    27d0:	23172e0e 	tstcs	r7, #224	; 0xe0
    27d4:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    27d8:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    27dc:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    27e0:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    27e4:	172e1003 	strne	r1, [lr, -r3]!
    27e8:	0e034b67 	fnmacdeq	d4, d3, d23
    27ec:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    27f0:	2e190368 	cdpcs	3, 1, cr0, cr9, cr8, {3}
    27f4:	5809031a 	stmdapl	r9, {r1, r3, r4, r8, r9}
    27f8:	18202303 	stmdane	r0!, {r0, r1, r8, r9, sp}
    27fc:	2e1a034b 	cdpcs	3, 1, cr0, cr10, cr11, {2}
    2800:	41010a03 	tstmi	r1, r3, lsl #20
    2804:	242c305a 	strtcs	r3, [ip], #-90
    2808:	3d4f3230 	sfmcc	f3, 2, [pc, #-192]
    280c:	9e0a0330 	mcrls	3, 0, r0, cr10, cr0, {1}
    2810:	032e2303 	teqeq	lr, #201326592	; 0xc000000
    2814:	0375010b 	cmneq	r5, #-1073741822	; 0xc0000002
    2818:	032079a6 	teqeq	r0, #2719744	; 0x298000
    281c:	09030115 	stmdbeq	r3, {r0, r2, r4, r8}
    2820:	20790320 	rsbscs	r0, r9, r0, lsr #6
    2824:	5f033151 	svcpl	0x00033151
    2828:	202d0320 	eorcs	r0, sp, r0, lsr #6
    282c:	03205303 	teqeq	r0, #201326592	; 0xc000000
    2830:	7603202d 	strvc	r2, [r3], -sp, lsr #32
    2834:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    2838:	032e7603 	teqeq	lr, #3145728	; 0x300000
    283c:	76032e0a 	strvc	r2, [r3], -sl, lsl #28
    2840:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    2844:	2009033f 	andcs	r0, r9, pc, lsr r3
    2848:	03207903 	teqeq	r0, #49152	; 0xc000
    284c:	39034a4e 	stmdbcc	r3, {r1, r2, r3, r6, r9, fp, lr}
    2850:	20470320 	subcs	r0, r7, r0, lsr #6
    2854:	03203903 	teqeq	r0, #49152	; 0xc000
    2858:	12032047 	andne	r2, r3, #71	; 0x47
    285c:	202b0320 	eorcs	r0, fp, r0, lsr #6
    2860:	200b033d 	andcs	r0, fp, sp, lsr r3
    2864:	22207503 	eorcs	r7, r0, #12582912	; 0xc00000
    2868:	32832432 	addcc	r2, r3, #838860800	; 0x32000000
    286c:	4b93321c 	blmi	fe4cf0e4 <SCS_BASE+0x1e4c10e4>
    2870:	667efd03 	ldrbtvs	pc, [lr], -r3, lsl #26
    2874:	1c241c24 	stcne	12, cr1, [r4], #-144
    2878:	59230824 	stmdbpl	r3!, {r2, r5, fp}
    287c:	5940596a 	stmdbpl	r0, {r1, r3, r5, r6, r8, fp, ip, lr}^
    2880:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    2884:	0006025e 	andeq	r0, r6, lr, asr r2
    2888:	00a00101 	adceq	r0, r0, r1, lsl #2
    288c:	00020000 	andeq	r0, r2, r0
    2890:	00000039 	andeq	r0, r0, r9, lsr r0
    2894:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2898:	0101000d 	tsteq	r1, sp
    289c:	00000101 	andeq	r0, r0, r1, lsl #2
    28a0:	00000100 	andeq	r0, r0, r0, lsl #2
    28a4:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    28a8:	31663233 	cmncc	r6, r3, lsr r2
    28ac:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    28b0:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    28b4:	00006372 	andeq	r6, r0, r2, ror r3
    28b8:	74726f63 	ldrbtvc	r6, [r2], #-3939
    28bc:	336d7865 	cmncc	sp, #6619136	; 0x650000
    28c0:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    28c4:	732e6f72 	teqvc	lr, #456	; 0x1c8
    28c8:	00000100 	andeq	r0, r0, r0, lsl #2
    28cc:	02050000 	andeq	r0, r5, #0	; 0x0
    28d0:	080083e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, pc}
    28d4:	21013403 	tstcs	r1, r3, lsl #8
    28d8:	21200b03 	teqcs	r0, r3, lsl #22
    28dc:	21200b03 	teqcs	r0, r3, lsl #22
    28e0:	2f200b03 	svccs	0x00200b03
    28e4:	2f200b03 	svccs	0x00200b03
    28e8:	2f200b03 	svccs	0x00200b03
    28ec:	21200b03 	teqcs	r0, r3, lsl #22
    28f0:	2f200b03 	svccs	0x00200b03
    28f4:	2f200b03 	svccs	0x00200b03
    28f8:	200a032f 	andcs	r0, sl, pc, lsr #6
    28fc:	200b032f 	andcs	r0, fp, pc, lsr #6
    2900:	200b032f 	andcs	r0, fp, pc, lsr #6
    2904:	200b032f 	andcs	r0, fp, pc, lsr #6
    2908:	200a032f 	andcs	r0, sl, pc, lsr #6
    290c:	200b0321 	andcs	r0, fp, r1, lsr #6
    2910:	200b0321 	andcs	r0, fp, r1, lsr #6
    2914:	200b0321 	andcs	r0, fp, r1, lsr #6
    2918:	200b0321 	andcs	r0, fp, r1, lsr #6
    291c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2920:	200a032f 	andcs	r0, sl, pc, lsr #6
    2924:	200b0321 	andcs	r0, fp, r1, lsr #6
    2928:	00010221 	andeq	r0, r1, r1, lsr #4
    292c:	005a0101 	subseq	r0, sl, r1, lsl #2
    2930:	00020000 	andeq	r0, r2, r0
    2934:	0000003b 	andeq	r0, r0, fp, lsr r0
    2938:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    293c:	0101000d 	tsteq	r1, sp
    2940:	00000101 	andeq	r0, r0, r1, lsl #2
    2944:	00000100 	andeq	r0, r0, r0, lsl #2
    2948:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    294c:	31663233 	cmncc	r6, r3, lsr r2
    2950:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2954:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2958:	00006372 	andeq	r6, r0, r2, ror r3
    295c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2960:	30316632 	eorscc	r6, r1, r2, lsr r6
    2964:	65765f78 	ldrbvs	r5, [r6, #-3960]!
    2968:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    296c:	0100632e 	tsteq	r0, lr, lsr #6
    2970:	00000000 	andeq	r0, r0, r0
    2974:	84580205 	ldrbhi	r0, [r8], #-517
    2978:	91030800 	tstls	r3, r0, lsl #16
    297c:	27580101 	ldrbcs	r0, [r8, -r1, lsl #2]
    2980:	2260563e 	rsbcs	r5, r0, #65011712	; 0x3e00000
    2984:	022f3648 	eoreq	r3, pc, #75497472	; 0x4800000
    2988:	0101000e 	tsteq	r1, lr
    298c:	00000070 	andeq	r0, r0, r0, ror r0
    2990:	00570002 	subseq	r0, r7, r2
    2994:	01020000 	tsteq	r2, r0
    2998:	000d0efb 	strdeq	r0, [sp], -fp
    299c:	01010101 	tsteq	r1, r1, lsl #2
    29a0:	01000000 	tsteq	r0, r0
    29a4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    29a8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    29ac:	2f2e2e2f 	svccs	0x002e2e2f
    29b0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    29b4:	63672f2e 	cmnvs	r7, #184	; 0xb8
    29b8:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    29bc:	2f302e33 	svccs	0x00302e33
    29c0:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    29c4:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    29c8:	2f636269 	svccs	0x00636269
    29cc:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    29d0:	00006269 	andeq	r6, r0, r9, ror #4
    29d4:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    29d8:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    29dc:	00000100 	andeq	r0, r0, r0, lsl #2
    29e0:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    29e4:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    29e8:	00000100 	andeq	r0, r0, r0, lsl #2
    29ec:	02050000 	andeq	r0, r5, #0	; 0x0
    29f0:	00000000 	andeq	r0, r0, r0
    29f4:	4b013f03 	blmi	52608 <__Stack_Size+0x52208>
    29f8:	02672f2d 	rsbeq	r2, r7, #180	; 0xb4
    29fc:	01010006 	tsteq	r1, r6
    2a00:	000000eb 	andeq	r0, r0, fp, ror #1
    2a04:	00d00002 	sbcseq	r0, r0, r2
    2a08:	01020000 	tsteq	r2, r0
    2a0c:	000d0efb 	strdeq	r0, [sp], -fp
    2a10:	01010101 	tsteq	r1, r1, lsl #2
    2a14:	01000000 	tsteq	r0, r0
    2a18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    2a1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2a20:	2f2e2e2f 	svccs	0x002e2e2f
    2a24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2a28:	63672f2e 	cmnvs	r7, #184	; 0xb8
    2a2c:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    2a30:	2f302e33 	svccs	0x00302e33
    2a34:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    2a38:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    2a3c:	2f636269 	svccs	0x00636269
    2a40:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    2a44:	63006269 	movwvs	r6, #617	; 0x269
    2a48:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    2a4c:	6d72616e 	ldfvse	f6, [r2, #-440]!
    2a50:	75622f73 	strbvc	r2, [r2, #-3955]!
    2a54:	2f646c69 	svccs	0x00646c69
    2a58:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2a5c:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    2a60:	656e2f30 	strbvs	r2, [lr, #-3888]!
    2a64:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    2a68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2a6c:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    2a70:	64756c63 	ldrbtvs	r6, [r5], #-3171
    2a74:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    2a78:	3a630073 	bcc	18c2c4c <__Stack_Size+0x18c284c>
    2a7c:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    2a80:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    2a84:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    2a88:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    2a8c:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    2a90:	646c6975 	strbtvs	r6, [ip], #-2421
    2a94:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2a98:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2a9c:	6564756c 	strbvs	r7, [r4, #-1388]!
    2aa0:	78650000 	stmdavc	r5!, {}^
    2aa4:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2aa8:	00000100 	andeq	r0, r0, r0, lsl #2
    2aac:	6b636f6c 	blvs	18de864 <__Stack_Size+0x18de464>
    2ab0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2ab4:	745f0000 	ldrbvc	r0, [pc], #0	; 2abc <__Stack_Size+0x26bc>
    2ab8:	73657079 	cmnvc	r5, #121	; 0x79
    2abc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2ac0:	74730000 	ldrbtvc	r0, [r3]
    2ac4:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    2ac8:	0300682e 	movweq	r6, #2094	; 0x82e
    2acc:	65720000 	ldrbvs	r0, [r2]!
    2ad0:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    2ad4:	00020068 	andeq	r0, r2, r8, rrx
    2ad8:	05000000 	streq	r0, [r0]
    2adc:	00000002 	andeq	r0, r0, r2
    2ae0:	013b0300 	teqeq	fp, r0, lsl #6
    2ae4:	302f2d13 	eorcc	r2, pc, r3, lsl sp
    2ae8:	06024b83 	streq	r4, [r2], -r3, lsl #23
    2aec:	d7010100 	strle	r0, [r1, -r0, lsl #2]
    2af0:	02000000 	andeq	r0, r0, #0	; 0x0
    2af4:	0000d100 	andeq	sp, r0, r0, lsl #2
    2af8:	fb010200 	blx	43302 <__Stack_Size+0x42f02>
    2afc:	01000d0e 	tsteq	r0, lr, lsl #26
    2b00:	00010101 	andeq	r0, r1, r1, lsl #2
    2b04:	00010000 	andeq	r0, r1, r0
    2b08:	3a630100 	bcc	18c2f10 <__Stack_Size+0x18c2b10>
    2b0c:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    2b10:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    2b14:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    2b18:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    2b1c:	342d6363 	strtcc	r6, [sp], #-867
    2b20:	302e332e 	eorcc	r3, lr, lr, lsr #6
    2b24:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    2b28:	2f62696c 	svccs	0x0062696c
    2b2c:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    2b30:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2b34:	6564756c 	strbvs	r7, [r4, #-1388]!
    2b38:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    2b3c:	2f3a6300 	svccs	0x003a6300
    2b40:	616e6977 	smcvs	59031
    2b44:	2f736d72 	svccs	0x00736d72
    2b48:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    2b4c:	63672f64 	cmnvs	r7, #400	; 0x190
    2b50:	75622d63 	strbvc	r2, [r2, #-3427]!
    2b54:	2f646c69 	svccs	0x00646c69
    2b58:	2f636367 	svccs	0x00636367
    2b5c:	6c636e69 	stclvs	14, cr6, [r3], #-420
    2b60:	00656475 	rsbeq	r6, r5, r5, ror r4
    2b64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2b68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2b6c:	2f2e2e2f 	svccs	0x002e2e2f
    2b70:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    2b74:	342d6363 	strtcc	r6, [sp], #-867
    2b78:	302e332e 	eorcc	r3, lr, lr, lsr #6
    2b7c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    2b80:	2f62696c 	svccs	0x0062696c
    2b84:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    2b88:	6565722f 	strbvs	r7, [r5, #-559]!
    2b8c:	0000746e 	andeq	r7, r0, lr, ror #8
    2b90:	6b636f6c 	blvs	18de948 <__Stack_Size+0x18de548>
    2b94:	0100682e 	tsteq	r0, lr, lsr #16
    2b98:	745f0000 	ldrbvc	r0, [pc], #0	; 2ba0 <__Stack_Size+0x27a0>
    2b9c:	73657079 	cmnvc	r5, #121	; 0x79
    2ba0:	0100682e 	tsteq	r0, lr, lsr #16
    2ba4:	74730000 	ldrbtvc	r0, [r3]
    2ba8:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    2bac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2bb0:	65720000 	ldrbvs	r0, [r2]!
    2bb4:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    2bb8:	00010068 	andeq	r0, r1, r8, rrx
    2bbc:	706d6900 	rsbvc	r6, sp, r0, lsl #18
    2bc0:	2e657275 	mcrcs	2, 3, r7, cr5, cr5, {3}
    2bc4:	00030063 	andeq	r0, r3, r3, rrx
    2bc8:	00a20000 	adceq	r0, r2, r0
    2bcc:	00020000 	andeq	r0, r2, r0
    2bd0:	0000007a 	andeq	r0, r0, sl, ror r0
    2bd4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2bd8:	0101000d 	tsteq	r1, sp
    2bdc:	00000101 	andeq	r0, r0, r1, lsl #2
    2be0:	00000100 	andeq	r0, r0, r0, lsl #2
    2be4:	2f2e2e01 	svccs	0x002e2e01
    2be8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2bec:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2bf0:	2f2e2e2f 	svccs	0x002e2e2f
    2bf4:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2bf8:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    2bfc:	656e2f30 	strbvs	r2, [lr, #-3888]!
    2c00:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    2c04:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2c08:	696d2f63 	stmdbvs	sp!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
    2c0c:	63006373 	movwvs	r6, #883	; 0x373
    2c10:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    2c14:	6d72616e 	ldfvse	f6, [r2, #-440]!
    2c18:	75622f73 	strbvc	r2, [r2, #-3955]!
    2c1c:	2f646c69 	svccs	0x00646c69
    2c20:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2c24:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    2c28:	63672f64 	cmnvs	r7, #400	; 0x190
    2c2c:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    2c30:	64756c63 	ldrbtvs	r6, [r5], #-3171
    2c34:	69000065 	stmdbvs	r0, {r0, r2, r5, r6}
    2c38:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    2c3c:	00010063 	andeq	r0, r1, r3, rrx
    2c40:	64747300 	ldrbtvs	r7, [r4], #-768
    2c44:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    2c48:	00020068 	andeq	r0, r2, r8, rrx
    2c4c:	05000000 	streq	r0, [r0]
    2c50:	00000002 	andeq	r0, r0, r2
    2c54:	01310300 	teqeq	r1, r0, lsl #6
    2c58:	65676732 	strbvs	r6, [r7, #-1842]!
    2c5c:	65032f69 	strvs	r2, [r3, #-3945]
    2c60:	67673282 	strbvs	r3, [r7, -r2, lsl #5]!
    2c64:	67306965 	ldrvs	r6, [r0, -r5, ror #18]!
    2c68:	02686567 	rsbeq	r6, r8, #432013312	; 0x19c00000
    2c6c:	0101000c 	tsteq	r1, ip
    2c70:	000000d8 	ldrdeq	r0, [r0], -r8
    2c74:	007e0002 	rsbseq	r0, lr, r2
    2c78:	01020000 	tsteq	r2, r0
    2c7c:	000d0efb 	strdeq	r0, [sp], -fp
    2c80:	01010101 	tsteq	r1, r1, lsl #2
    2c84:	01000000 	tsteq	r0, r0
    2c88:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    2c8c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2c90:	2f2e2e2f 	svccs	0x002e2e2f
    2c94:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2c98:	63672f2e 	cmnvs	r7, #184	; 0xb8
    2c9c:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    2ca0:	2f302e33 	svccs	0x00302e33
    2ca4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    2ca8:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    2cac:	2f636269 	svccs	0x00636269
    2cb0:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    2cb4:	6300676e 	movwvs	r6, #1902	; 0x76e
    2cb8:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    2cbc:	6d72616e 	ldfvse	f6, [r2, #-440]!
    2cc0:	75622f73 	strbvc	r2, [r2, #-3955]!
    2cc4:	2f646c69 	svccs	0x00646c69
    2cc8:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2ccc:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    2cd0:	63672f64 	cmnvs	r7, #400	; 0x190
    2cd4:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    2cd8:	64756c63 	ldrbtvs	r6, [r5], #-3171
    2cdc:	6d000065 	stcvs	0, cr0, [r0, #-404]
    2ce0:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    2ce4:	00632e74 	rsbeq	r2, r3, r4, ror lr
    2ce8:	73000001 	movwvc	r0, #1	; 0x1
    2cec:	65646474 	strbvs	r6, [r4, #-1140]!
    2cf0:	00682e66 	rsbeq	r2, r8, r6, ror #28
    2cf4:	00000002 	andeq	r0, r0, r2
    2cf8:	00020500 	andeq	r0, r2, r0, lsl #10
    2cfc:	03000000 	movweq	r0, #0	; 0x0
    2d00:	1203012e 	andne	r0, r3, #-2147483637	; 0x8000000b
    2d04:	2e6e0301 	cdpcs	3, 6, cr0, cr14, cr1, {0}
    2d08:	032e0b03 	teqeq	lr, #3072	; 0xc00
    2d0c:	0f032e75 	svceq	0x00032e75
    2d10:	1303312e 	movwne	r3, #12590	; 0x312e
    2d14:	2e760366 	cdpcs	3, 7, cr0, cr6, cr6, {3}
    2d18:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
    2d1c:	2e7a036c 	cdpcs	3, 7, cr0, cr10, cr12, {3}
    2d20:	2f2f2f30 	svccs	0x002f2f30
    2d24:	032e5603 	teqeq	lr, #3145728	; 0x300000
    2d28:	5b032e25 	blpl	ce5c4 <__Stack_Size+0xce1c4>
    2d2c:	822e032e 	eorhi	r0, lr, #-1207959552	; 0xb8000000
    2d30:	032e5203 	teqeq	lr, #805306368	; 0x30000000
    2d34:	77032e2e 	strvc	r2, [r3, -lr, lsr #28]
    2d38:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    2d3c:	66520348 	ldrbvs	r0, [r2], -r8, asr #6
    2d40:	319e3403 	orrscc	r3, lr, r3, lsl #8
    2d44:	02514884 	subseq	r4, r1, #8650752	; 0x840000
    2d48:	01010006 	tsteq	r1, r6
    2d4c:	00000123 	andeq	r0, r0, r3, lsr #2
    2d50:	00e00002 	rsceq	r0, r0, r2
    2d54:	01020000 	tsteq	r2, r0
    2d58:	000d0efb 	strdeq	r0, [sp], -fp
    2d5c:	01010101 	tsteq	r1, r1, lsl #2
    2d60:	01000000 	tsteq	r0, r0
    2d64:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    2d68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2d6c:	2f2e2e2f 	svccs	0x002e2e2f
    2d70:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2d74:	63672f2e 	cmnvs	r7, #184	; 0xb8
    2d78:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    2d7c:	2f302e33 	svccs	0x00302e33
    2d80:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    2d84:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    2d88:	2f636269 	svccs	0x00636269
    2d8c:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    2d90:	63006269 	movwvs	r6, #617	; 0x269
    2d94:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    2d98:	6d72616e 	ldfvse	f6, [r2, #-440]!
    2d9c:	75622f73 	strbvc	r2, [r2, #-3955]!
    2da0:	2f646c69 	svccs	0x00646c69
    2da4:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2da8:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    2dac:	656e2f30 	strbvs	r2, [lr, #-3888]!
    2db0:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    2db4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2db8:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    2dbc:	64756c63 	ldrbtvs	r6, [r5], #-3171
    2dc0:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    2dc4:	3a630073 	bcc	18c2f98 <__Stack_Size+0x18c2b98>
    2dc8:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    2dcc:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    2dd0:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    2dd4:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    2dd8:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    2ddc:	646c6975 	strbtvs	r6, [ip], #-2421
    2de0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2de4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2de8:	6564756c 	strbvs	r7, [r4, #-1388]!
    2dec:	5f5f0000 	svcpl	0x005f0000
    2df0:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    2df4:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2df8:	00000100 	andeq	r0, r0, r0, lsl #2
    2dfc:	6b636f6c 	blvs	18debb4 <__Stack_Size+0x18de7b4>
    2e00:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2e04:	745f0000 	ldrbvc	r0, [pc], #0	; 2e0c <__Stack_Size+0x2a0c>
    2e08:	73657079 	cmnvc	r5, #121	; 0x79
    2e0c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2e10:	74730000 	ldrbtvc	r0, [r3]
    2e14:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    2e18:	0300682e 	movweq	r6, #2094	; 0x82e
    2e1c:	65720000 	ldrbvs	r0, [r2]!
    2e20:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    2e24:	00020068 	andeq	r0, r2, r8, rrx
    2e28:	65746100 	ldrbvs	r6, [r4, #-256]!
    2e2c:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    2e30:	00010068 	andeq	r0, r1, r8, rrx
    2e34:	05000000 	streq	r0, [r0]
    2e38:	00000002 	andeq	r0, r0, r2
    2e3c:	01160300 	tsteq	r6, r0, lsl #6
    2e40:	03010a03 	movweq	r0, #6659	; 0x1a03
    2e44:	0a032e76 	beq	ce824 <__Stack_Size+0xce424>
    2e48:	032f4b2e 	teqeq	pc, #47104	; 0xb800
    2e4c:	0d032e74 	stceq	14, cr2, [r3, #-464]
    2e50:	032f2d2e 	teqeq	pc, #2944	; 0xb80
    2e54:	0d032e73 	stceq	14, cr2, [r3, #-460]
    2e58:	4a170366 	bmi	5c3bf8 <__Stack_Size+0x5c37f8>
    2e5c:	a34a1b03 	movtge	r1, #43779	; 0xab03
    2e60:	4c4a7603 	mcrrmi	6, 0, r7, sl, cr3
    2e64:	322d2f2b 	eorcc	r2, sp, #172	; 0xac
    2e68:	2c302f2b 	ldccs	15, cr2, [r0], #-172
    2e6c:	0602312d 	streq	r3, [r2], -sp, lsr #2
    2e70:	1b010100 	blne	43278 <__Stack_Size+0x42e78>
    2e74:	02000001 	andeq	r0, r0, #1	; 0x1
    2e78:	0000d900 	andeq	sp, r0, r0, lsl #18
    2e7c:	fb010200 	blx	43686 <__Stack_Size+0x43286>
    2e80:	01000d0e 	tsteq	r0, lr, lsl #26
    2e84:	00010101 	andeq	r0, r1, r1, lsl #2
    2e88:	00010000 	andeq	r0, r1, r0
    2e8c:	2e2e0100 	sufcse	f0, f6, f0
    2e90:	2f2e2e2f 	svccs	0x002e2e2f
    2e94:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2e98:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2e9c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2ea0:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    2ea4:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    2ea8:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2eac:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    2eb0:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    2eb4:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    2eb8:	3a630062 	bcc	18c3048 <__Stack_Size+0x18c2c48>
    2ebc:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    2ec0:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    2ec4:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    2ec8:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    2ecc:	342d6363 	strtcc	r6, [sp], #-867
    2ed0:	302e332e 	eorcc	r3, lr, lr, lsr #6
    2ed4:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    2ed8:	2f62696c 	svccs	0x0062696c
    2edc:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    2ee0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2ee4:	6564756c 	strbvs	r7, [r4, #-1388]!
    2ee8:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    2eec:	2f3a6300 	svccs	0x003a6300
    2ef0:	616e6977 	smcvs	59031
    2ef4:	2f736d72 	svccs	0x00736d72
    2ef8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    2efc:	63672f64 	cmnvs	r7, #400	; 0x190
    2f00:	75622d63 	strbvc	r2, [r2, #-3427]!
    2f04:	2f646c69 	svccs	0x00646c69
    2f08:	2f636367 	svccs	0x00636367
    2f0c:	6c636e69 	stclvs	14, cr6, [r3], #-420
    2f10:	00656475 	rsbeq	r6, r5, r5, ror r4
    2f14:	635f5f00 	cmpvs	pc, #0	; 0x0
    2f18:	5f6c6c61 	svcpl	0x006c6c61
    2f1c:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    2f20:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2f24:	00000100 	andeq	r0, r0, r0, lsl #2
    2f28:	6b636f6c 	blvs	18dece0 <__Stack_Size+0x18de8e0>
    2f2c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2f30:	745f0000 	ldrbvc	r0, [pc], #0	; 2f38 <__Stack_Size+0x2b38>
    2f34:	73657079 	cmnvc	r5, #121	; 0x79
    2f38:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2f3c:	74730000 	ldrbtvc	r0, [r3]
    2f40:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    2f44:	0300682e 	movweq	r6, #2094	; 0x82e
    2f48:	65720000 	ldrbvs	r0, [r2]!
    2f4c:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
    2f50:	00020068 	andeq	r0, r2, r8, rrx
    2f54:	05000000 	streq	r0, [r0]
    2f58:	00000002 	andeq	r0, r0, r2
    2f5c:	01110300 	tsteq	r1, r0, lsl #6
    2f60:	032e0a03 	teqeq	lr, #12288	; 0x3000
    2f64:	034a4a76 	movteq	r4, #43638	; 0xaa76
    2f68:	77034a2c 	strvc	r4, [r3, -ip, lsr #20]
    2f6c:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
    2f70:	7903c151 	stmdbvc	r3, {r0, r4, r6, r8, lr, pc}
    2f74:	663e039e 	undefined
    2f78:	2d664f03 	stclcs	15, cr4, [r6, #-12]!
    2f7c:	31304b2f 	teqcc	r0, pc, lsr #22
    2f80:	30316350 	eorscc	r6, r1, r0, asr r3
    2f84:	77038967 	strvc	r8, [r3, -r7, ror #18]
    2f88:	4a09039e 	bmi	243e08 <__Stack_Size+0x243a08>
    2f8c:	000a02d1 	ldrdeq	r0, [sl], -r1
    2f90:	00450101 	subeq	r0, r5, r1, lsl #2
    2f94:	00020000 	andeq	r0, r2, r0
    2f98:	0000001f 	andeq	r0, r0, pc, lsl r0
    2f9c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2fa0:	0101000d 	tsteq	r1, sp
    2fa4:	00000101 	andeq	r0, r0, r1, lsl #2
    2fa8:	00000100 	andeq	r0, r0, r0, lsl #2
    2fac:	72630001 	rsbvc	r0, r3, #1	; 0x1
    2fb0:	612e6e74 	teqvs	lr, r4, ror lr
    2fb4:	00006d73 	andeq	r6, r0, r3, ror sp
    2fb8:	00000000 	andeq	r0, r0, r0
    2fbc:	00000205 	andeq	r0, r0, r5, lsl #4
    2fc0:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    2fc4:	06020100 	streq	r0, [r2], -r0, lsl #2
    2fc8:	00010100 	andeq	r0, r1, r0, lsl #2
    2fcc:	00000205 	andeq	r0, r0, r5, lsl #4
    2fd0:	d2030000 	andle	r0, r3, #0	; 0x0
    2fd4:	06020100 	streq	r0, [r2], -r0, lsl #2
    2fd8:	Address 0x00002fd8 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 	undefined instruction 0xffffffff
       8:	7c010001 	stcvc	0, cr0, [r1], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000002 	andeq	r0, r0, r2
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	08003138 	stmdaeq	r0, {r3, r4, r5, r8, ip, sp}
      2c:	00000002 	andeq	r0, r0, r2
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	0800313c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, sp}
      3c:	00000002 	andeq	r0, r0, r2
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000000 	andeq	r0, r0, r0
      48:	08003140 	stmdaeq	r0, {r6, r8, ip, sp}
      4c:	00000002 	andeq	r0, r0, r2
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000000 	andeq	r0, r0, r0
      58:	08003144 	stmdaeq	r0, {r2, r6, r8, ip, sp}
      5c:	00000002 	andeq	r0, r0, r2
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000000 	andeq	r0, r0, r0
      68:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      6c:	00000002 	andeq	r0, r0, r2
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000000 	andeq	r0, r0, r0
      78:	0800314c 	stmdaeq	r0, {r2, r3, r6, r8, ip, sp}
      7c:	00000002 	andeq	r0, r0, r2
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000000 	andeq	r0, r0, r0
      88:	08003150 	stmdaeq	r0, {r4, r6, r8, ip, sp}
      8c:	00000002 	andeq	r0, r0, r2
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000000 	andeq	r0, r0, r0
      98:	08003154 	stmdaeq	r0, {r2, r4, r6, r8, ip, sp}
      9c:	00000002 	andeq	r0, r0, r2
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000000 	andeq	r0, r0, r0
      a8:	08003158 	stmdaeq	r0, {r3, r4, r6, r8, ip, sp}
      ac:	00000002 	andeq	r0, r0, r2
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000000 	andeq	r0, r0, r0
      b8:	0800315c 	stmdaeq	r0, {r2, r3, r4, r6, r8, ip, sp}
      bc:	00000002 	andeq	r0, r0, r2
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000000 	andeq	r0, r0, r0
      c8:	08003160 	stmdaeq	r0, {r5, r6, r8, ip, sp}
      cc:	00000002 	andeq	r0, r0, r2
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000000 	andeq	r0, r0, r0
      d8:	08003164 	stmdaeq	r0, {r2, r5, r6, r8, ip, sp}
      dc:	00000002 	andeq	r0, r0, r2
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000000 	andeq	r0, r0, r0
      e8:	08003168 	stmdaeq	r0, {r3, r5, r6, r8, ip, sp}
      ec:	00000002 	andeq	r0, r0, r2
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000000 	andeq	r0, r0, r0
      f8:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}
      fc:	00000002 	andeq	r0, r0, r2
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000000 	andeq	r0, r0, r0
     108:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp && !bPrinted)
        {
            if (bMinus) TxDData( USART_PC,'-');
     10c:	00000002 	andeq	r0, r0, r2
     110:	0000000c 	andeq	r0, r0, ip
            TxDData( USART_PC,((u8)wTmp)+'0');
     114:	00000000 	andeq	r0, r0, r0
     118:	08003174 	stmdaeq	r0, {r2, r4, r5, r6, r8, ip, sp}
     11c:	00000002 	andeq	r0, r0, r2
     120:	0000000c 	andeq	r0, r0, ip
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     124:	00000000 	andeq	r0, r0, r0
     128:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
     12c:	00000002 	andeq	r0, r0, r2
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000000 	andeq	r0, r0, r0
     138:	0800317c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, ip, sp}
                else TxDData( USART_PC, '0');
     13c:	00000002 	andeq	r0, r0, r2
     140:	0000000c 	andeq	r0, r0, ip
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     144:	00000000 	andeq	r0, r0, r0
     148:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
     14c:	00000002 	andeq	r0, r0, r2
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000000 	andeq	r0, r0, r0
        wDigit /= 10;
     158:	08003184 	stmdaeq	r0, {r2, r7, r8, ip, sp}
     15c:	00000002 	andeq	r0, r0, r2
    }
}
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000000 	andeq	r0, r0, r0
    }
}


void TxD_Dec_S8(s8 wData)
{
     168:	08003188 	stmdaeq	r0, {r3, r7, r8, ip, sp}
     16c:	00000002 	andeq	r0, r0, r2
    u16 wTmp,wDigit;
    u8 bMinus = 0;

    bPrinted = 0;

    if (wData&0x80) {
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000000 	andeq	r0, r0, r0
        bMinus = 1;
        wData = -wData;
     178:	0800318c 	stmdaeq	r0, {r2, r3, r7, r8, ip, sp}
     17c:	00000002 	andeq	r0, r0, r2
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000000 	andeq	r0, r0, r0
     188:	08003190 	stmdaeq	r0, {r4, r7, r8, ip, sp}
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
    {
        wTmp = (wData/wDigit);
     18c:	00000002 	andeq	r0, r0, r2
        if(wTmp && !bPrinted)
     190:	0000000c 	andeq	r0, r0, ip
     194:	00000000 	andeq	r0, r0, r0
     198:	08003194 	stmdaeq	r0, {r2, r4, r7, r8, ip, sp}
     19c:	00000002 	andeq	r0, r0, r2
        {
            if (bMinus) TxDData( USART_PC,'-');
     1a0:	0000000c 	andeq	r0, r0, ip
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	08003198 	stmdaeq	r0, {r3, r4, r7, r8, ip, sp}
            TxDData( USART_PC,((u8)wTmp)+'0');
     1ac:	00000002 	andeq	r0, r0, r2
     1b0:	0000000c 	andeq	r0, r0, ip
     1b4:	00000000 	andeq	r0, r0, r0
     1b8:	0800319c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip, sp}
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     1bc:	00000002 	andeq	r0, r0, r2
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	00000000 	andeq	r0, r0, r0
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     1c8:	080031a0 	stmdaeq	r0, {r5, r7, r8, ip, sp}
     1cc:	00000002 	andeq	r0, r0, r2
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000000 	andeq	r0, r0, r0
     1d8:	080031a4 	stmdaeq	r0, {r2, r5, r7, r8, ip, sp}
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     1dc:	00000002 	andeq	r0, r0, r2
        wDigit /= 10;
     1e0:	0000000c 	andeq	r0, r0, ip
     1e4:	00000000 	andeq	r0, r0, r0
     1e8:	080031a8 	stmdaeq	r0, {r3, r5, r7, r8, ip, sp}
     1ec:	00000002 	andeq	r0, r0, r2
    }
}
     1f0:	0000000c 	andeq	r0, r0, ip
     1f4:	00000000 	andeq	r0, r0, r0
    }
}


void TxD_Dec_U32(u32 wData)
{
     1f8:	080031ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip, sp}
     1fc:	00000002 	andeq	r0, r0, r2
     200:	0000000c 	andeq	r0, r0, ip

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
    {
        wTmp = (wData/wDigit);
     204:	00000000 	andeq	r0, r0, r0
        if(wTmp)
     208:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     20c:	00000002 	andeq	r0, r0, r2
     210:	0000000c 	andeq	r0, r0, ip
     214:	00000000 	andeq	r0, r0, r0
     218:	080031b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip, sp}
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     21c:	00000002 	andeq	r0, r0, r2
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     220:	0000000c 	andeq	r0, r0, ip
     224:	00000000 	andeq	r0, r0, r0
     228:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
                else TxDData( USART_PC,'0');
     22c:	00000002 	andeq	r0, r0, r2
     230:	0000000c 	andeq	r0, r0, ip
    u32 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
     234:	00000000 	andeq	r0, r0, r0
     238:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     23c:	00000002 	andeq	r0, r0, r2
        wDigit /= 10;
     240:	0000000c 	andeq	r0, r0, ip
     244:	00000000 	andeq	r0, r0, r0
    }
}
     248:	080031c0 	stmdaeq	r0, {r6, r7, r8, ip, sp}
     24c:	00000002 	andeq	r0, r0, r2
     250:	0000000c 	andeq	r0, r0, ip
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
    TxDData( USART_PC, bByte - bTmp*10+'0');
}

void TxD_Dec_U16(u16 wData)
{
     254:	00000000 	andeq	r0, r0, r0
     258:	080031c4 	stmdaeq	r0, {r2, r6, r7, r8, ip, sp}
     25c:	00000002 	andeq	r0, r0, r2
     260:	0000000c 	andeq	r0, r0, ip
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
     264:	00000000 	andeq	r0, r0, r0
        if(wTmp)
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     268:	080031c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, sp}
     26c:	00000002 	andeq	r0, r0, r2
     270:	0000000c 	andeq	r0, r0, ip
     274:	00000000 	andeq	r0, r0, r0
     278:	080031cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip, sp}
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     27c:	00000002 	andeq	r0, r0, r2
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     280:	0000000c 	andeq	r0, r0, ip
     284:	00000000 	andeq	r0, r0, r0
                else TxDData( USART_PC,'0');
     288:	080031d0 	stmdaeq	r0, {r4, r6, r7, r8, ip, sp}
     28c:	00000002 	andeq	r0, r0, r2
    u8 bCount, bPrinted;
    u16 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     290:	0000000c 	andeq	r0, r0, ip
     294:	00000000 	andeq	r0, r0, r0
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     298:	080031d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip, sp}
        wDigit /= 10;
     29c:	00000002 	andeq	r0, r0, r2
     2a0:	0000000c 	andeq	r0, r0, ip
     2a4:	00000000 	andeq	r0, r0, r0
     2a8:	080031d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip, sp}
    }
}
     2ac:	00000002 	andeq	r0, r0, r2
     2b0:	0000000c 	andeq	r0, r0, ip
}

void TxD_Dec_U8(u8 bByte)
{
    u8 bTmp;
    bTmp = bByte/100;
     2b4:	00000000 	andeq	r0, r0, r0
     2b8:	080031dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip, sp}
     2bc:	00000002 	andeq	r0, r0, r2
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c0:	0000000c 	andeq	r0, r0, ip
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
}

void TxD_Dec_U8(u8 bByte)
{
     2c4:	00000000 	andeq	r0, r0, r0
    u8 bTmp;
    bTmp = bByte/100;
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c8:	080031e0 	stmdaeq	r0, {r5, r6, r7, r8, ip, sp}
     2cc:	00000002 	andeq	r0, r0, r2
    bByte -= bTmp*100;
     2d0:	0000000c 	andeq	r0, r0, ip
     2d4:	00000000 	andeq	r0, r0, r0
     2d8:	080031e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, sp}
     2dc:	00000002 	andeq	r0, r0, r2
    bTmp = bByte/10;
     2e0:	0000000c 	andeq	r0, r0, ip
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	080031e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, ip, sp}
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2ec:	00000002 	andeq	r0, r0, r2
     2f0:	0000000c 	andeq	r0, r0, ip
     2f4:	00000000 	andeq	r0, r0, r0
    TxDData( USART_PC, bByte - bTmp*10+'0');
     2f8:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
     2fc:	00000002 	andeq	r0, r0, r2
     300:	0000000c 	andeq	r0, r0, ip
     304:	00000000 	andeq	r0, r0, r0
     308:	080031f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, ip, sp}
     30c:	00000002 	andeq	r0, r0, r2
}
     310:	0000000c 	andeq	r0, r0, ip
     314:	00000000 	andeq	r0, r0, r0
     318:	080031f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip, sp}

void TxDHex8(u16 bSentData)
{
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
     31c:	00000002 	andeq	r0, r0, r2
     320:	0000000c 	andeq	r0, r0, ip
     324:	00000000 	andeq	r0, r0, r0
    if(bTmp > '9') bTmp += 7;
     328:	080031f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip, sp}
    while(*bData)
        TxDData(PORT, *bData++);
}

void TxDHex8(u16 bSentData)
{
     32c:	00000002 	andeq	r0, r0, r2
     330:	0000000c 	andeq	r0, r0, ip
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
    if(bTmp > '9') bTmp += 7;
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     334:	00000000 	andeq	r0, r0, r0

    bTmp = (bSentData & 0x000f) + (u8)'0';
     338:	080031fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, ip, sp}
     33c:	00000002 	andeq	r0, r0, r2
    if(bTmp > '9') bTmp += 7;
     340:	0000000c 	andeq	r0, r0, ip
     344:	00000000 	andeq	r0, r0, r0
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     348:	08003200 	stmdaeq	r0, {r9, ip, sp}
     34c:	00000002 	andeq	r0, r0, r2
}

void TxDHex16(u16 wSentData)
{
     350:	0000000c 	andeq	r0, r0, ip
    TxDHex8((wSentData>>8)&0x00ff );
    TxDHex8( wSentData&0x00ff);
     354:	00000000 	andeq	r0, r0, r0
    TxDData(USART_ZIGBEE,bTmp);
}

void TxDHex16(u16 wSentData)
{
    TxDHex8((wSentData>>8)&0x00ff );
     358:	08003204 	stmdaeq	r0, {r2, r9, ip, sp}
    TxDHex8( wSentData&0x00ff);
     35c:	00000002 	andeq	r0, r0, r2
     360:	0000000c 	andeq	r0, r0, ip
}

void TxDHex32(u32 lSentData)
{
     364:	00000000 	andeq	r0, r0, r0
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
     368:	08003208 	stmdaeq	r0, {r3, r9, ip, sp}
    TxDHex8( wSentData&0x00ff);
}

void TxDHex32(u32 lSentData)
{
    TxDHex16((lSentData>>16)&0x0000ffff );
     36c:	00000002 	andeq	r0, r0, r2
    TxDHex16( lSentData&0x0000ffff);
     370:	0000000c 	andeq	r0, r0, ip
     374:	00000000 	andeq	r0, r0, r0
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
     378:	0800320c 	stmdaeq	r0, {r2, r3, r9, ip, sp}
     37c:	00000002 	andeq	r0, r0, r2
     380:	0000000c 	andeq	r0, r0, ip
    while(*bData)
        TxDData(PORT, *bData++);
     384:	00000000 	andeq	r0, r0, r0
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
    while(*bData)
     388:	08003210 	stmdaeq	r0, {r4, r9, ip, sp}
     38c:	00000002 	andeq	r0, r0, r2
        TxDData(PORT, *bData++);
}
     390:	0000000c 	andeq	r0, r0, ip
     394:	00000000 	andeq	r0, r0, r0
     398:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
     39c:	00000002 	andeq	r0, r0, r2
     3a0:	0000000c 	andeq	r0, r0, ip
     3a4:	00000000 	andeq	r0, r0, r0
     3a8:	08003218 	stmdaeq	r0, {r3, r4, r9, ip, sp}
     3ac:	00000002 	andeq	r0, r0, r2
     3b0:	0000000c 	andeq	r0, r0, ip
     3b4:	00000000 	andeq	r0, r0, r0
     3b8:	0800321c 	stmdaeq	r0, {r2, r3, r4, r9, ip, sp}
     3bc:	00000002 	andeq	r0, r0, r2
     3c0:	0000000c 	andeq	r0, r0, ip
     3c4:	00000000 	andeq	r0, r0, r0
     3c8:	08003220 	stmdaeq	r0, {r5, r9, ip, sp}
     3cc:	00000002 	andeq	r0, r0, r2
     3d0:	0000000c 	andeq	r0, r0, ip
     3d4:	00000000 	andeq	r0, r0, r0
     3d8:	08003224 	stmdaeq	r0, {r2, r5, r9, ip, sp}
     3dc:	00000002 	andeq	r0, r0, r2
     3e0:	0000000c 	andeq	r0, r0, ip
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	08003228 	stmdaeq	r0, {r3, r5, r9, ip, sp}
     3ec:	00000002 	andeq	r0, r0, r2
     3f0:	0000000c 	andeq	r0, r0, ip
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	0800322c 	stmdaeq	r0, {r2, r3, r5, r9, ip, sp}
     3fc:	00000002 	andeq	r0, r0, r2
     400:	00000014 	andeq	r0, r0, r4, lsl r0
     404:	00000000 	andeq	r0, r0, r0
     408:	08003230 	stmdaeq	r0, {r4, r5, r9, ip, sp}
     40c:	0000000c 	andeq	r0, r0, ip
     410:	42040e42 	andmi	r0, r4, #1056	; 0x420
     414:	018e080e 	orreq	r0, lr, lr, lsl #16
     418:	00000014 	andeq	r0, r0, r4, lsl r0
     41c:	00000000 	andeq	r0, r0, r0
     420:	0800323c 	stmdaeq	r0, {r2, r3, r4, r5, r9, ip, sp}
     424:	0000000c 	andeq	r0, r0, ip
     428:	42040e42 	andmi	r0, r4, #1056	; 0x420
     42c:	018e080e 	orreq	r0, lr, lr, lsl #16
     430:	00000014 	andeq	r0, r0, r4, lsl r0
     434:	00000000 	andeq	r0, r0, r0
     438:	08003248 	stmdaeq	r0, {r3, r6, r9, ip, sp}
     43c:	0000000c 	andeq	r0, r0, ip
     440:	42040e42 	andmi	r0, r4, #1056	; 0x420
     444:	018e080e 	orreq	r0, lr, lr, lsl #16
     448:	00000014 	andeq	r0, r0, r4, lsl r0
     44c:	00000000 	andeq	r0, r0, r0
     450:	08003254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp}
     454:	0000000c 	andeq	r0, r0, ip
     458:	42040e42 	andmi	r0, r4, #1056	; 0x420
     45c:	018e080e 	orreq	r0, lr, lr, lsl #16
     460:	00000014 	andeq	r0, r0, r4, lsl r0
     464:	00000000 	andeq	r0, r0, r0
     468:	08003260 	stmdaeq	r0, {r5, r6, r9, ip, sp}
     46c:	000000c8 	andeq	r0, r0, r8, asr #1
     470:	46040e42 	strmi	r0, [r4], -r2, asr #28
     474:	018e080e 	orreq	r0, lr, lr, lsl #16
     478:	00000014 	andeq	r0, r0, r4, lsl r0
     47c:	00000000 	andeq	r0, r0, r0
     480:	08003328 	stmdaeq	r0, {r3, r5, r8, r9, ip, sp}
     484:	0000000c 	andeq	r0, r0, ip
     488:	42040e42 	andmi	r0, r4, #1056	; 0x420
     48c:	018e080e 	orreq	r0, lr, lr, lsl #16
     490:	0000000c 	andeq	r0, r0, ip
     494:	ffffffff 	undefined instruction 0xffffffff
     498:	7c010001 	stcvc	0, cr0, [r1], {1}
     49c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4a0:	00000014 	andeq	r0, r0, r4, lsl r0
     4a4:	00000490 	muleq	r0, r0, r4
     4a8:	08003334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip, sp}
     4ac:	000000a8 	andeq	r0, r0, r8, lsr #1
     4b0:	42040e42 	andmi	r0, r4, #1056	; 0x420
     4b4:	018e080e 	orreq	r0, lr, lr, lsl #16
     4b8:	0000000c 	.word	0x0000000c
     4bc:	ffffffff 	.word	0xffffffff
     4c0:	7c010001 	.word	0x7c010001
     4c4:	000d0c0e 	.word	0x000d0c0e
     4c8:	0000001c 	.word	0x0000001c
     4cc:	000004b8 	.word	0x000004b8
     4d0:	00000000 	.word	0x00000000
     4d4:	00000058 	.word	0x00000058
     4d8:	42140e42 	.word	0x42140e42
     4dc:	018e200e 	.word	0x018e200e
     4e0:	03860287 	.word	0x03860287
     4e4:	05840485 	.word	0x05840485
     4e8:	0000001c 	.word	0x0000001c
     4ec:	000004b8 	.word	0x000004b8
     4f0:	00000000 	.word	0x00000000
     4f4:	00000074 	.word	0x00000074
     4f8:	44140e42 	.word	0x44140e42
     4fc:	018e200e 	.word	0x018e200e
     500:	03860287 	.word	0x03860287
     504:	05840485 	.word	0x05840485
     508:	0000001c 	.word	0x0000001c
     50c:	000004b8 	.word	0x000004b8
     510:	00000000 	.word	0x00000000
     514:	0000009c 	.word	0x0000009c
     518:	44140e42 	.word	0x44140e42
     51c:	018e200e 	.word	0x018e200e
     520:	03860287 	.word	0x03860287
     524:	05840485 	.word	0x05840485
     528:	0000001c 	.word	0x0000001c
     52c:	000004b8 	.word	0x000004b8
     530:	00000000 	.word	0x00000000
     534:	00000090 	.word	0x00000090
     538:	44140e42 	.word	0x44140e42
     53c:	018e200e 	.word	0x018e200e
     540:	03860287 	.word	0x03860287
     544:	05840485 	.word	0x05840485
     548:	0000001c 	.word	0x0000001c
     54c:	000004b8 	.word	0x000004b8
     550:	00000000 	.word	0x00000000
     554:	0000005c 	.word	0x0000005c
     558:	8e140e42 	.word	0x8e140e42
     55c:	86028701 	.word	0x86028701
     560:	84048503 	.word	0x84048503
     564:	200e4405 	.word	0x200e4405
     568:	0000001c 	.word	0x0000001c
     56c:	000004b8 	.word	0x000004b8
     570:	00000000 	.word	0x00000000
     574:	00000060 	.word	0x00000060
     578:	8e140e42 	.word	0x8e140e42
     57c:	86028701 	.word	0x86028701
     580:	84048503 	.word	0x84048503
     584:	200e4405 	.word	0x200e4405
     588:	00000018 	.word	0x00000018
     58c:	000004b8 	.word	0x000004b8
     590:	00000000 	.word	0x00000000
     594:	00000068 	.word	0x00000068
     598:	8e0c0e44 	.word	0x8e0c0e44
     59c:	84028501 	.word	0x84028501
     5a0:	100e4e03 	.word	0x100e4e03
     5a4:	00000014 	.word	0x00000014
     5a8:	000004b8 	.word	0x000004b8
     5ac:	00000000 	.word	0x00000000
     5b0:	00000034 	.word	0x00000034
     5b4:	8e080e52 	.word	0x8e080e52
     5b8:	00028401 	.word	0x00028401
     5bc:	00000014 	.word	0x00000014
     5c0:	000004b8 	.word	0x000004b8
     5c4:	00000000 	.word	0x00000000
     5c8:	00000014 	.word	0x00000014
     5cc:	8e080e42 	.word	0x8e080e42
     5d0:	00028401 	.word	0x00028401
     5d4:	00000014 	.word	0x00000014
     5d8:	000004b8 	.word	0x000004b8
     5dc:	00000000 	.word	0x00000000
     5e0:	00000014 	.word	0x00000014
     5e4:	8e080e42 	.word	0x8e080e42
     5e8:	00028401 	.word	0x00028401
     5ec:	00000018 	.word	0x00000018
     5f0:	000004b8 	.word	0x000004b8
     5f4:	00000000 	.word	0x00000000
     5f8:	0000001a 	.word	0x0000001a
     5fc:	8e100e42 	.word	0x8e100e42
     600:	85028601 	.word	0x85028601
     604:	00048403 	.word	0x00048403
     608:	0000000c 	.word	0x0000000c
     60c:	ffffffff 	.word	0xffffffff
     610:	7c010001 	.word	0x7c010001
     614:	000d0c0e 	.word	0x000d0c0e
     618:	0000000c 	.word	0x0000000c
     61c:	00000608 	.word	0x00000608
     620:	080033dc 	.word	0x080033dc
     624:	00000010 	.word	0x00000010
     628:	0000000c 	.word	0x0000000c
     62c:	00000608 	.word	0x00000608
     630:	080033ec 	.word	0x080033ec
     634:	00000002 	.word	0x00000002
     638:	0000000c 	.word	0x0000000c
     63c:	00000608 	.word	0x00000608
     640:	080033f0 	.word	0x080033f0
     644:	00000002 	.word	0x00000002
     648:	00000014 	.word	0x00000014
     64c:	00000608 	.word	0x00000608
     650:	080033f4 	.word	0x080033f4
     654:	0000000c 	.word	0x0000000c
     658:	42040e42 	.word	0x42040e42
     65c:	018e080e 	.word	0x018e080e
     660:	00000014 	.word	0x00000014
     664:	00000608 	.word	0x00000608
     668:	08003400 	.word	0x08003400
     66c:	0000000c 	.word	0x0000000c
     670:	42040e42 	.word	0x42040e42
     674:	018e080e 	.word	0x018e080e
     678:	00000018 	.word	0x00000018
     67c:	00000608 	.word	0x00000608
     680:	0800340c 	.word	0x0800340c
     684:	000001c0 	.word	0x000001c0
     688:	44080e42 	.word	0x44080e42
     68c:	018e100e 	.word	0x018e100e
     690:	00000284 	.word	0x00000284
     694:	00000014 	.word	0x00000014
     698:	00000608 	.word	0x00000608
     69c:	080035cc 	.word	0x080035cc
     6a0:	0000000c 	.word	0x0000000c
     6a4:	42040e42 	.word	0x42040e42
     6a8:	018e080e 	.word	0x018e080e
     6ac:	00000014 	.word	0x00000014
     6b0:	00000608 	.word	0x00000608
     6b4:	080035d8 	.word	0x080035d8
     6b8:	0000000c 	.word	0x0000000c
     6bc:	42040e42 	.word	0x42040e42
     6c0:	018e080e 	.word	0x018e080e
     6c4:	00000014 	.word	0x00000014
     6c8:	00000608 	.word	0x00000608
     6cc:	080035e4 	.word	0x080035e4
     6d0:	0000000c 	.word	0x0000000c
     6d4:	42040e42 	.word	0x42040e42
     6d8:	018e080e 	.word	0x018e080e
     6dc:	00000014 	.word	0x00000014
     6e0:	00000608 	.word	0x00000608
     6e4:	080035f0 	.word	0x080035f0
     6e8:	0000000c 	.word	0x0000000c
     6ec:	42040e42 	.word	0x42040e42
     6f0:	018e080e 	.word	0x018e080e
     6f4:	00000014 	.word	0x00000014
     6f8:	00000608 	.word	0x00000608
     6fc:	080035fc 	.word	0x080035fc
     700:	00000050 	.word	0x00000050
     704:	42040e42 	.word	0x42040e42
     708:	018e080e 	.word	0x018e080e
     70c:	0000000c 	.word	0x0000000c
     710:	ffffffff 	.word	0xffffffff
     714:	7c010001 	.word	0x7c010001
     718:	000d0c0e 	.word	0x000d0c0e
     71c:	0000000c 	.word	0x0000000c
     720:	0000070c 	.word	0x0000070c
     724:	0800364c 	.word	0x0800364c
     728:	00000014 	.word	0x00000014
     72c:	00000014 	.word	0x00000014
     730:	0000070c 	.word	0x0000070c
     734:	08003660 	.word	0x08003660
     738:	00000030 	.word	0x00000030
     73c:	44040e42 	.word	0x44040e42
     740:	018e080e 	.word	0x018e080e
     744:	00000018 	.word	0x00000018
     748:	0000070c 	.word	0x0000070c
     74c:	08003690 	.word	0x08003690
     750:	000000a0 	.word	0x000000a0
     754:	480c0e42 	.word	0x480c0e42
     758:	018e100e 	.word	0x018e100e
     75c:	03840285 	.word	0x03840285
     760:	00000014 	.word	0x00000014
     764:	0000070c 	.word	0x0000070c
     768:	08003730 	.word	0x08003730
     76c:	000000f8 	.word	0x000000f8
     770:	8e080e42 	.word	0x8e080e42
     774:	00028401 	.word	0x00028401
     778:	00000014 	.word	0x00000014
     77c:	0000070c 	.word	0x0000070c
     780:	08003828 	.word	0x08003828
     784:	00000046 	.word	0x00000046
     788:	44040e42 	.word	0x44040e42
     78c:	018e100e 	.word	0x018e100e
     790:	00000014 	.word	0x00000014
     794:	0000070c 	.word	0x0000070c
     798:	08003870 	.word	0x08003870
     79c:	0000000c 	.word	0x0000000c
     7a0:	42040e42 	.word	0x42040e42
     7a4:	018e080e 	.word	0x018e080e
     7a8:	00000014 	.word	0x00000014
     7ac:	0000070c 	.word	0x0000070c
     7b0:	0800387c 	.word	0x0800387c
     7b4:	00000034 	.word	0x00000034
     7b8:	46040e42 	.word	0x46040e42
     7bc:	018e080e 	.word	0x018e080e
     7c0:	0000000c 	.word	0x0000000c
     7c4:	ffffffff 	.word	0xffffffff
     7c8:	7c010001 	.word	0x7c010001
     7cc:	000d0c0e 	.word	0x000d0c0e
     7d0:	0000000c 	.word	0x0000000c
     7d4:	000007c0 	.word	0x000007c0
     7d8:	080038b0 	.word	0x080038b0
     7dc:	00000002 	.word	0x00000002
     7e0:	00000018 	.word	0x00000018
     7e4:	000007c0 	.word	0x000007c0
     7e8:	080038b4 	.word	0x080038b4
     7ec:	00000032 	.word	0x00000032
     7f0:	8e100e42 	.word	0x8e100e42
     7f4:	85028601 	.word	0x85028601
     7f8:	00048403 	.word	0x00048403
     7fc:	00000018 	.word	0x00000018
     800:	000007c0 	.word	0x000007c0
     804:	080038e8 	.word	0x080038e8
     808:	0000001c 	.word	0x0000001c
     80c:	8e100e42 	.word	0x8e100e42
     810:	85028601 	.word	0x85028601
     814:	00048403 	.word	0x00048403
     818:	00000014 	.word	0x00000014
     81c:	000007c0 	.word	0x000007c0
     820:	08003904 	.word	0x08003904
     824:	00000014 	.word	0x00000014
     828:	44040e42 	.word	0x44040e42
     82c:	018e080e 	.word	0x018e080e
     830:	0000000c 	.word	0x0000000c
     834:	ffffffff 	.word	0xffffffff
     838:	7c010001 	.word	0x7c010001
     83c:	000d0c0e 	.word	0x000d0c0e
     840:	00000018 	.word	0x00000018
     844:	00000830 	.word	0x00000830
     848:	08003918 	.word	0x08003918
     84c:	0000006c 	.word	0x0000006c
     850:	8e100e42 	.word	0x8e100e42
     854:	85028601 	.word	0x85028601
     858:	00048403 	.word	0x00048403
     85c:	0000001c 	.word	0x0000001c
     860:	00000830 	.word	0x00000830
     864:	08003984 	.word	0x08003984
     868:	0000014c 	.word	0x0000014c
     86c:	8e140e42 	.word	0x8e140e42
     870:	86028701 	.word	0x86028701
     874:	84048503 	.word	0x84048503
     878:	180e4405 	.word	0x180e4405
     87c:	00000018 	.word	0x00000018
     880:	00000830 	.word	0x00000830
     884:	08003ad0 	.word	0x08003ad0
     888:	000000d8 	.word	0x000000d8
     88c:	440c0e42 	.word	0x440c0e42
     890:	018e100e 	.word	0x018e100e
     894:	03840285 	.word	0x03840285
     898:	0000001c 	.word	0x0000001c
     89c:	00000830 	.word	0x00000830
     8a0:	08003ba8 	.word	0x08003ba8
     8a4:	0000006c 	.word	0x0000006c
     8a8:	8e140e42 	.word	0x8e140e42
     8ac:	86028701 	.word	0x86028701
     8b0:	84048503 	.word	0x84048503
     8b4:	180e4405 	.word	0x180e4405
     8b8:	0000001c 	.word	0x0000001c
     8bc:	00000830 	.word	0x00000830
     8c0:	08003c14 	.word	0x08003c14
     8c4:	000006c4 	.word	0x000006c4
     8c8:	8e140e42 	.word	0x8e140e42
     8cc:	86028701 	.word	0x86028701
     8d0:	84048503 	.word	0x84048503
     8d4:	200e6c05 	.word	0x200e6c05
     8d8:	0000000c 	.word	0x0000000c
     8dc:	ffffffff 	.word	0xffffffff
     8e0:	7c010001 	.word	0x7c010001
     8e4:	000d0c0e 	.word	0x000d0c0e
     8e8:	00000014 	.word	0x00000014
     8ec:	000008d8 	.word	0x000008d8
     8f0:	080042d8 	.word	0x080042d8
     8f4:	00000030 	.word	0x00000030
     8f8:	8e080e42 	.word	0x8e080e42
     8fc:	00028401 	.word	0x00028401
     900:	0000000c 	.word	0x0000000c
     904:	ffffffff 	.word	0xffffffff
     908:	7c010001 	.word	0x7c010001
     90c:	000d0c0e 	.word	0x000d0c0e
     910:	00000018 	.word	0x00000018
     914:	00000900 	.word	0x00000900
     918:	08004308 	.word	0x08004308
     91c:	00000034 	.word	0x00000034
     920:	8e100e42 	.word	0x8e100e42
     924:	85028601 	.word	0x85028601
     928:	00048403 	.word	0x00048403
     92c:	00000014 	.word	0x00000014
     930:	00000900 	.word	0x00000900
     934:	0800433c 	.word	0x0800433c
     938:	00000094 	.word	0x00000094
     93c:	44040e42 	.word	0x44040e42
     940:	018e080e 	.word	0x018e080e
     944:	00000014 	.word	0x00000014
     948:	00000900 	.word	0x00000900
     94c:	080043d0 	.word	0x080043d0
     950:	0000005c 	.word	0x0000005c
     954:	0e46      	.short	0x0e46
     956:	8e08      	.short	0x8e08
     958:	00028401 	.word	0x00028401
     95c:	00000014 	.word	0x00000014
     960:	00000900 	.word	0x00000900
     964:	0800442c 	.word	0x0800442c
     968:	000000d0 	.word	0x000000d0
     96c:	8e080e44 	.word	0x8e080e44
     970:	00028401 	.word	0x00028401
     974:	0000000c 	.word	0x0000000c
     978:	ffffffff 	.word	0xffffffff
     97c:	7c010001 	.word	0x7c010001
     980:	000d0c0e 	.word	0x000d0c0e
     984:	0000000c 	.word	0x0000000c
     988:	00000974 	.word	0x00000974
     98c:	080044fc 	.word	0x080044fc
     990:	00000028 	.word	0x00000028
     994:	0000001c 	.word	0x0000001c
     998:	00000974 	.word	0x00000974
     99c:	08004524 	.word	0x08004524
     9a0:	00000086 	.word	0x00000086
     9a4:	46100e42 	.word	0x46100e42
     9a8:	018e180e 	.word	0x018e180e
     9ac:	03850286 	.word	0x03850286
     9b0:	00000484 	.word	0x00000484
     9b4:	0000001c 	.word	0x0000001c
     9b8:	00000974 	.word	0x00000974
     9bc:	080045ac 	.word	0x080045ac
     9c0:	00000190 	.word	0x00000190
     9c4:	42140e42 	.word	0x42140e42
     9c8:	018e200e 	.word	0x018e200e
     9cc:	03860287 	.word	0x03860287
     9d0:	05840485 	.word	0x05840485
     9d4:	00000018 	.word	0x00000018
     9d8:	00000974 	.word	0x00000974
     9dc:	0800473c 	.word	0x0800473c
     9e0:	00000080 	.word	0x00000080
     9e4:	8e080e42 	.word	0x8e080e42
     9e8:	44028401 	.word	0x44028401
     9ec:	0000200e 	.word	0x0000200e
     9f0:	00000018 	.word	0x00000018
     9f4:	00000974 	.word	0x00000974
     9f8:	080047bc 	.word	0x080047bc
     9fc:	000000ec 	.word	0x000000ec
     a00:	42080e42 	.word	0x42080e42
     a04:	018e200e 	.word	0x018e200e
     a08:	00000284 	.word	0x00000284
     a0c:	0000001c 	.word	0x0000001c
     a10:	00000974 	.word	0x00000974
     a14:	080048a8 	.word	0x080048a8
     a18:	000000c0 	.word	0x000000c0
     a1c:	42100e42 	.word	0x42100e42
     a20:	018e200e 	.word	0x018e200e
     a24:	03850286 	.word	0x03850286
     a28:	00000484 	.word	0x00000484
     a2c:	00000014 	.word	0x00000014
     a30:	00000974 	.word	0x00000974
     a34:	08004968 	.word	0x08004968
     a38:	00000084 	.word	0x00000084
     a3c:	42040e42 	.word	0x42040e42
     a40:	018e080e 	.word	0x018e080e
     a44:	00000014 	.word	0x00000014
     a48:	00000974 	.word	0x00000974
     a4c:	080049ec 	.word	0x080049ec
     a50:	00000016 	.word	0x00000016
     a54:	46040e42 	.word	0x46040e42
     a58:	018e080e 	.word	0x018e080e
     a5c:	0000001c 	.word	0x0000001c
     a60:	00000974 	.word	0x00000974
     a64:	08004a04 	.word	0x08004a04
     a68:	00000090 	.word	0x00000090
     a6c:	42100e42 	.word	0x42100e42
     a70:	018e300e 	.word	0x018e300e
     a74:	03850286 	.word	0x03850286
     a78:	00000484 	.word	0x00000484
     a7c:	0000001c 	.word	0x0000001c
     a80:	00000974 	.word	0x00000974
     a84:	08004a94 	.word	0x08004a94
     a88:	000000a0 	.word	0x000000a0
     a8c:	42100e42 	.word	0x42100e42
     a90:	018e300e 	.word	0x018e300e
     a94:	03850286 	.word	0x03850286
     a98:	00000484 	.word	0x00000484
     a9c:	00000014 	.word	0x00000014
     aa0:	00000974 	.word	0x00000974
     aa4:	08004b34 	.word	0x08004b34
     aa8:	00000088 	.word	0x00000088
     aac:	8e080e42 	.word	0x8e080e42
     ab0:	00028401 	.word	0x00028401
     ab4:	0000000c 	.word	0x0000000c
     ab8:	ffffffff 	.word	0xffffffff
     abc:	7c010001 	.word	0x7c010001
     ac0:	000d0c0e 	.word	0x000d0c0e
     ac4:	0000000c 	.word	0x0000000c
     ac8:	00000ab4 	.word	0x00000ab4
     acc:	08004bbc 	.word	0x08004bbc
     ad0:	00000002 	.word	0x00000002
     ad4:	0000000c 	.word	0x0000000c
     ad8:	00000ab4 	.word	0x00000ab4
     adc:	08004bc0 	.word	0x08004bc0
     ae0:	0000002c 	.word	0x0000002c
     ae4:	0000000c 	.word	0x0000000c
     ae8:	00000ab4 	.word	0x00000ab4
     aec:	08004bec 	.word	0x08004bec
     af0:	00000014 	.word	0x00000014
     af4:	0000000c 	.word	0x0000000c
     af8:	00000ab4 	.word	0x00000ab4
     afc:	08004c00 	.word	0x08004c00
     b00:	0000000e 	.word	0x0000000e
     b04:	00000014 	.word	0x00000014
     b08:	00000ab4 	.word	0x00000ab4
     b0c:	08004c10 	.word	0x08004c10
     b10:	00000024 	.word	0x00000024
     b14:	42040e42 	.word	0x42040e42
     b18:	018e100e 	.word	0x018e100e
     b1c:	00000024 	.word	0x00000024
     b20:	00000ab4 	.word	0x00000ab4
     b24:	08004c34 	.word	0x08004c34
     b28:	000000b4 	.word	0x000000b4
     b2c:	8e140e42 	.word	0x8e140e42
     b30:	86028701 	.word	0x86028701
     b34:	84048503 	.word	0x84048503
     b38:	940e5005 	.word	0x940e5005
     b3c:	a00e4408 	.word	0xa00e4408
     b40:	00000008 	.word	0x00000008
     b44:	00000014 	.word	0x00000014
     b48:	00000ab4 	.word	0x00000ab4
     b4c:	08004ce8 	.word	0x08004ce8
     b50:	0000001c 	.word	0x0000001c
     b54:	44040e42 	.word	0x44040e42
     b58:	018e080e 	.word	0x018e080e
     b5c:	00000014 	.word	0x00000014
     b60:	00000ab4 	.word	0x00000ab4
     b64:	08004d04 	.word	0x08004d04
     b68:	00000034 	.word	0x00000034
     b6c:	44040e42 	.word	0x44040e42
     b70:	018e080e 	.word	0x018e080e
     b74:	00000014 	.word	0x00000014
     b78:	00000ab4 	.word	0x00000ab4
     b7c:	08004d38 	.word	0x08004d38
     b80:	0000002c 	.word	0x0000002c
     b84:	8e080e42 	.word	0x8e080e42
     b88:	00028401 	.word	0x00028401
     b8c:	00000014 	.word	0x00000014
     b90:	00000ab4 	.word	0x00000ab4
     b94:	08004d64 	.word	0x08004d64
     b98:	0000005e 	.word	0x0000005e
     b9c:	8e080e44 	.word	0x8e080e44
     ba0:	00028401 	.word	0x00028401
     ba4:	0000000c 	.word	0x0000000c
     ba8:	ffffffff 	.word	0xffffffff
     bac:	7c010001 	.word	0x7c010001
     bb0:	000d0c0e 	.word	0x000d0c0e
     bb4:	0000000c 	.word	0x0000000c
     bb8:	00000ba4 	.word	0x00000ba4
     bbc:	08004dc4 	.word	0x08004dc4
     bc0:	00000010 	.word	0x00000010
     bc4:	00000018 	.word	0x00000018
     bc8:	00000ba4 	.word	0x00000ba4
     bcc:	08004dd4 	.word	0x08004dd4
     bd0:	00000094 	.word	0x00000094
     bd4:	8e100e42 	.word	0x8e100e42
     bd8:	85028601 	.word	0x85028601
     bdc:	00048403 	.word	0x00048403
     be0:	0000000c 	.word	0x0000000c
     be4:	ffffffff 	.word	0xffffffff
     be8:	7c010001 	.word	0x7c010001
     bec:	000d0c0e 	.word	0x000d0c0e
     bf0:	0000000c 	.word	0x0000000c
     bf4:	00000be0 	.word	0x00000be0
     bf8:	08004e68 	.word	0x08004e68
     bfc:	00000020 	.word	0x00000020
     c00:	0000000c 	.word	0x0000000c
     c04:	00000be0 	.word	0x00000be0
     c08:	08004e88 	.word	0x08004e88
     c0c:	00000020 	.word	0x00000020
     c10:	0000000c 	.word	0x0000000c
     c14:	00000be0 	.word	0x00000be0
     c18:	08004ea8 	.word	0x08004ea8
     c1c:	0000002c 	.word	0x0000002c
     c20:	00000014 	.word	0x00000014
     c24:	00000be0 	.word	0x00000be0
     c28:	08004ed4 	.word	0x08004ed4
     c2c:	0000003c 	.word	0x0000003c
     c30:	44040e42 	.word	0x44040e42
     c34:	018e080e 	.word	0x018e080e
     c38:	00000014 	.word	0x00000014
     c3c:	00000be0 	.word	0x00000be0
     c40:	08004f10 	.word	0x08004f10
     c44:	000000fc 	.word	0x000000fc
     c48:	8e080e42 	.word	0x8e080e42
     c4c:	00028401 	.word	0x00028401
     c50:	00000018 	.word	0x00000018
     c54:	00000be0 	.word	0x00000be0
     c58:	0800500c 	.word	0x0800500c
     c5c:	00000114 	.word	0x00000114
     c60:	8e100e42 	.word	0x8e100e42
     c64:	85028601 	.word	0x85028601
     c68:	00048403 	.word	0x00048403
     c6c:	00000014 	.word	0x00000014
     c70:	00000be0 	.word	0x00000be0
     c74:	08005120 	.word	0x08005120
     c78:	00000098 	.word	0x00000098
     c7c:	8e080e42 	.word	0x8e080e42
     c80:	00028401 	.word	0x00028401
     c84:	0000000c 	.word	0x0000000c
     c88:	ffffffff 	.word	0xffffffff
     c8c:	7c010001 	.word	0x7c010001
     c90:	000d0c0e 	.word	0x000d0c0e
     c94:	0000000c 	.word	0x0000000c
     c98:	00000c84 	.word	0x00000c84
     c9c:	080051b8 	.word	0x080051b8
     ca0:	0000000c 	.word	0x0000000c
     ca4:	0000000c 	.word	0x0000000c
     ca8:	00000c84 	.word	0x00000c84
     cac:	080051c4 	.word	0x080051c4
     cb0:	0000000c 	.word	0x0000000c
     cb4:	0000000c 	.word	0x0000000c
     cb8:	00000c84 	.word	0x00000c84
     cbc:	080051d0 	.word	0x080051d0
     cc0:	0000000c 	.word	0x0000000c
     cc4:	0000000c 	.word	0x0000000c
     cc8:	00000c84 	.word	0x00000c84
     ccc:	080051dc 	.word	0x080051dc
     cd0:	0000000c 	.word	0x0000000c
     cd4:	0000000c 	.word	0x0000000c
     cd8:	00000c84 	.word	0x00000c84
     cdc:	080051e8 	.word	0x080051e8
     ce0:	00000020 	.word	0x00000020
     ce4:	0000000c 	.word	0x0000000c
     ce8:	00000c84 	.word	0x00000c84
     cec:	08005208 	.word	0x08005208
     cf0:	0000007c 	.word	0x0000007c
     cf4:	0000000c 	.word	0x0000000c
     cf8:	00000c84 	.word	0x00000c84
     cfc:	08005284 	.word	0x08005284
     d00:	0000003c 	.word	0x0000003c
     d04:	0000000c 	.word	0x0000000c
     d08:	00000c84 	.word	0x00000c84
     d0c:	080052c0 	.word	0x080052c0
     d10:	0000002c 	.word	0x0000002c
     d14:	00000018 	.word	0x00000018
     d18:	00000c84 	.word	0x00000c84
     d1c:	080052ec 	.word	0x080052ec
     d20:	00000024 	.word	0x00000024
     d24:	8e0c0e42 	.word	0x8e0c0e42
     d28:	84028501 	.word	0x84028501
     d2c:	100e4a03 	.word	0x100e4a03
     d30:	00000018 	.word	0x00000018
     d34:	00000c84 	.word	0x00000c84
     d38:	08005310 	.word	0x08005310
     d3c:	00000184 	.word	0x00000184
     d40:	8e100e44 	.word	0x8e100e44
     d44:	85028601 	.word	0x85028601
     d48:	00048403 	.word	0x00048403
     d4c:	00000014 	.word	0x00000014
     d50:	00000c84 	.word	0x00000c84
     d54:	08005494 	.word	0x08005494
     d58:	00000024 	.word	0x00000024
     d5c:	4c040e42 	.word	0x4c040e42
     d60:	018e080e 	.word	0x018e080e
     d64:	0000000c 	.word	0x0000000c
     d68:	ffffffff 	.word	0xffffffff
     d6c:	7c010001 	.word	0x7c010001
     d70:	000d0c0e 	.word	0x000d0c0e
     d74:	0000000c 	.word	0x0000000c
     d78:	00000d64 	.word	0x00000d64
     d7c:	080054b8 	.word	0x080054b8
     d80:	0000001c 	.word	0x0000001c
     d84:	0000000c 	.word	0x0000000c
     d88:	00000d64 	.word	0x00000d64
     d8c:	080054d4 	.word	0x080054d4
     d90:	0000000c 	.word	0x0000000c
     d94:	00000018 	.word	0x00000018
     d98:	00000d64 	.word	0x00000d64
     d9c:	080054e0 	.word	0x080054e0
     da0:	000001fc 	.word	0x000001fc
     da4:	8e100e42 	.word	0x8e100e42
     da8:	85028601 	.word	0x85028601
     dac:	00048403 	.word	0x00048403
     db0:	0000000c 	.word	0x0000000c
     db4:	00000d64 	.word	0x00000d64
     db8:	080056dc 	.word	0x080056dc
     dbc:	0000000c 	.word	0x0000000c
     dc0:	0000000c 	.word	0x0000000c
     dc4:	00000d64 	.word	0x00000d64
     dc8:	080056e8 	.word	0x080056e8
     dcc:	0000000c 	.word	0x0000000c
     dd0:	0000000c 	.word	0x0000000c
     dd4:	00000d64 	.word	0x00000d64
     dd8:	080056f4 	.word	0x080056f4
     ddc:	0000000c 	.word	0x0000000c
     de0:	0000000c 	.word	0x0000000c
     de4:	00000d64 	.word	0x00000d64
     de8:	08005700 	.word	0x08005700
     dec:	0000000c 	.word	0x0000000c
     df0:	0000000c 	.word	0x0000000c
     df4:	00000d64 	.word	0x00000d64
     df8:	0800570c 	.word	0x0800570c
     dfc:	0000000c 	.word	0x0000000c
     e00:	0000000c 	.word	0x0000000c
     e04:	00000d64 	.word	0x00000d64
     e08:	08005718 	.word	0x08005718
     e0c:	0000000c 	.word	0x0000000c
     e10:	0000000c 	.word	0x0000000c
     e14:	00000d64 	.word	0x00000d64
     e18:	08005724 	.word	0x08005724
     e1c:	0000000c 	.word	0x0000000c
     e20:	0000000c 	.word	0x0000000c
     e24:	00000d64 	.word	0x00000d64
     e28:	08005730 	.word	0x08005730
     e2c:	0000000c 	.word	0x0000000c
     e30:	0000000c 	.word	0x0000000c
     e34:	00000d64 	.word	0x00000d64
     e38:	0800573c 	.word	0x0800573c
     e3c:	0000000c 	.word	0x0000000c
     e40:	0000000c 	.word	0x0000000c
     e44:	00000d64 	.word	0x00000d64
     e48:	08005748 	.word	0x08005748
     e4c:	0000000c 	.word	0x0000000c
     e50:	0000000c 	.word	0x0000000c
     e54:	00000d64 	.word	0x00000d64
     e58:	08005754 	.word	0x08005754
     e5c:	0000000c 	.word	0x0000000c
     e60:	0000000c 	.word	0x0000000c
     e64:	00000d64 	.word	0x00000d64
     e68:	08005760 	.word	0x08005760
     e6c:	0000000c 	.word	0x0000000c
     e70:	00000018 	.word	0x00000018
     e74:	00000d64 	.word	0x00000d64
     e78:	0800576c 	.word	0x0800576c
     e7c:	0000010c 	.word	0x0000010c
     e80:	8e100e42 	.word	0x8e100e42
     e84:	85028601 	.word	0x85028601
     e88:	00048403 	.word	0x00048403
     e8c:	00000014 	.word	0x00000014
     e90:	00000d64 	.word	0x00000d64
     e94:	08005878 	.word	0x08005878
     e98:	00000130 	.word	0x00000130
     e9c:	8e080e42 	.word	0x8e080e42
     ea0:	00028401 	.word	0x00028401
     ea4:	00000014 	.word	0x00000014
     ea8:	00000d64 	.word	0x00000d64
     eac:	080059a8 	.word	0x080059a8
     eb0:	00000130 	.word	0x00000130
     eb4:	8e080e42 	.word	0x8e080e42
     eb8:	00028401 	.word	0x00028401
     ebc:	0000000c 	.word	0x0000000c
     ec0:	ffffffff 	.word	0xffffffff
     ec4:	7c010001 	.word	0x7c010001
     ec8:	000d0c0e 	.word	0x000d0c0e
     ecc:	0000000c 	.word	0x0000000c
     ed0:	00000ebc 	.word	0x00000ebc
     ed4:	08005ad8 	.word	0x08005ad8
     ed8:	00000048 	.word	0x00000048
     edc:	0000000c 	.word	0x0000000c
     ee0:	00000ebc 	.word	0x00000ebc
     ee4:	08005b20 	.word	0x08005b20
     ee8:	00000012 	.word	0x00000012
     eec:	0000000c 	.word	0x0000000c
     ef0:	00000ebc 	.word	0x00000ebc
     ef4:	08005b34 	.word	0x08005b34
     ef8:	00000014 	.word	0x00000014
     efc:	0000000c 	.word	0x0000000c
     f00:	00000ebc 	.word	0x00000ebc
     f04:	08005b48 	.word	0x08005b48
     f08:	00000014 	.word	0x00000014
     f0c:	0000000c 	.word	0x0000000c
     f10:	00000ebc 	.word	0x00000ebc
     f14:	08005b5c 	.word	0x08005b5c
     f18:	00000016 	.word	0x00000016
     f1c:	0000000c 	.word	0x0000000c
     f20:	00000ebc 	.word	0x00000ebc
     f24:	08005b74 	.word	0x08005b74
     f28:	0000000a 	.word	0x0000000a
     f2c:	0000000c 	.word	0x0000000c
     f30:	00000ebc 	.word	0x00000ebc
     f34:	08005b80 	.word	0x08005b80
     f38:	0000000a 	.word	0x0000000a
     f3c:	0000000c 	.word	0x0000000c
     f40:	00000ebc 	.word	0x00000ebc
     f44:	08005b8c 	.word	0x08005b8c
     f48:	0000000a 	.word	0x0000000a
     f4c:	0000000c 	.word	0x0000000c
     f50:	00000ebc 	.word	0x00000ebc
     f54:	08005b98 	.word	0x08005b98
     f58:	0000000a 	.word	0x0000000a
     f5c:	0000000c 	.word	0x0000000c
     f60:	00000ebc 	.word	0x00000ebc
     f64:	08005ba4 	.word	0x08005ba4
     f68:	00000014 	.word	0x00000014
     f6c:	0000000c 	.word	0x0000000c
     f70:	00000ebc 	.word	0x00000ebc
     f74:	08005bb8 	.word	0x08005bb8
     f78:	0000000a 	.word	0x0000000a
     f7c:	0000000c 	.word	0x0000000c
     f80:	00000ebc 	.word	0x00000ebc
     f84:	08005bc4 	.word	0x08005bc4
     f88:	00000010 	.word	0x00000010
     f8c:	0000000c 	.word	0x0000000c
     f90:	00000ebc 	.word	0x00000ebc
     f94:	08005bd4 	.word	0x08005bd4
     f98:	00000014 	.word	0x00000014
     f9c:	00000018 	.word	0x00000018
     fa0:	00000ebc 	.word	0x00000ebc
     fa4:	08005be8 	.word	0x08005be8
     fa8:	00000096 	.word	0x00000096
     fac:	8e0c0e44 	.word	0x8e0c0e44
     fb0:	84028501 	.word	0x84028501
     fb4:	00000003 	.word	0x00000003
     fb8:	0000000c 	.word	0x0000000c
     fbc:	00000ebc 	.word	0x00000ebc
     fc0:	08005c80 	.word	0x08005c80
     fc4:	00000014 	.word	0x00000014
     fc8:	0000000c 	.word	0x0000000c
     fcc:	00000ebc 	.word	0x00000ebc
     fd0:	08005c94 	.word	0x08005c94
     fd4:	00000006 	.word	0x00000006
     fd8:	0000000c 	.word	0x0000000c
     fdc:	00000ebc 	.word	0x00000ebc
     fe0:	08005c9c 	.word	0x08005c9c
     fe4:	0000000c 	.word	0x0000000c
     fe8:	0000000c 	.word	0x0000000c
     fec:	00000ebc 	.word	0x00000ebc
     ff0:	08005ca8 	.word	0x08005ca8
     ff4:	00000014 	.word	0x00000014
     ff8:	0000000c 	.word	0x0000000c
     ffc:	00000ebc 	.word	0x00000ebc
    1000:	08005cbc 	.word	0x08005cbc
    1004:	00000014 	.word	0x00000014
    1008:	0000000c 	.word	0x0000000c
    100c:	00000ebc 	.word	0x00000ebc
    1010:	08005cd0 	.word	0x08005cd0
    1014:	0000000c 	.word	0x0000000c
    1018:	0000000c 	.word	0x0000000c
    101c:	00000ebc 	.word	0x00000ebc
    1020:	08005cdc 	.word	0x08005cdc
    1024:	00000014 	.word	0x00000014
    1028:	0000000c 	.word	0x0000000c
    102c:	00000ebc 	.word	0x00000ebc
    1030:	08005cf0 	.word	0x08005cf0
    1034:	00000014 	.word	0x00000014
    1038:	0000000c 	.word	0x0000000c
    103c:	00000ebc 	.word	0x00000ebc
    1040:	08005d04 	.word	0x08005d04
    1044:	0000000a 	.word	0x0000000a
    1048:	00000018 	.word	0x00000018
    104c:	00000ebc 	.word	0x00000ebc
    1050:	08005d10 	.word	0x08005d10
    1054:	00000062 	.word	0x00000062
    1058:	8e0c0e44 	.word	0x8e0c0e44
    105c:	84028501 	.word	0x84028501
    1060:	00000003 	.word	0x00000003
    1064:	0000000c 	.word	0x0000000c
    1068:	00000ebc 	.word	0x00000ebc
    106c:	08005d74 	.word	0x08005d74
    1070:	00000010 	.word	0x00000010
    1074:	00000010 	.word	0x00000010
    1078:	00000ebc 	.word	0x00000ebc
    107c:	08005d84 	.word	0x08005d84
    1080:	00000008 	.word	0x00000008
    1084:	00080e42 	.word	0x00080e42
    1088:	00000010 	.word	0x00000010
    108c:	00000ebc 	.word	0x00000ebc
    1090:	08005d8c 	.word	0x08005d8c
    1094:	0000000e 	.word	0x0000000e
    1098:	00080e42 	.word	0x00080e42
    109c:	0000000c 	.word	0x0000000c
    10a0:	00000ebc 	.word	0x00000ebc
    10a4:	08005d9c 	.word	0x08005d9c
    10a8:	00000010 	.word	0x00000010
    10ac:	0000000c 	.word	0x0000000c
    10b0:	00000ebc 	.word	0x00000ebc
    10b4:	08005dac 	.word	0x08005dac
    10b8:	00000006 	.word	0x00000006
    10bc:	0000000c 	.word	0x0000000c
    10c0:	00000ebc 	.word	0x00000ebc
    10c4:	08005db4 	.word	0x08005db4
    10c8:	0000000c 	.word	0x0000000c
    10cc:	0000000c 	.word	0x0000000c
    10d0:	00000ebc 	.word	0x00000ebc
    10d4:	08005dc0 	.word	0x08005dc0
    10d8:	0000001c 	.word	0x0000001c
    10dc:	0000000c 	.word	0x0000000c
    10e0:	00000ebc 	.word	0x00000ebc
    10e4:	08005ddc 	.word	0x08005ddc
    10e8:	0000000c 	.word	0x0000000c
    10ec:	0000000c 	.word	0x0000000c
    10f0:	00000ebc 	.word	0x00000ebc
    10f4:	08005de8 	.word	0x08005de8
    10f8:	00000008 	.word	0x00000008
    10fc:	0000000c 	.word	0x0000000c
    1100:	00000ebc 	.word	0x00000ebc
    1104:	08005df0 	.word	0x08005df0
    1108:	0000001a 	.word	0x0000001a
    110c:	0000000c 	.word	0x0000000c
    1110:	00000ebc 	.word	0x00000ebc
    1114:	08005e0c 	.word	0x08005e0c
    1118:	00000008 	.word	0x00000008
    111c:	00000014 	.word	0x00000014
    1120:	00000ebc 	.word	0x00000ebc
    1124:	08005e14 	.word	0x08005e14
    1128:	00000058 	.word	0x00000058
    112c:	44040e42 	.word	0x44040e42
    1130:	018e100e 	.word	0x018e100e
    1134:	0000000c 	.word	0x0000000c
    1138:	ffffffff 	.word	0xffffffff
    113c:	7c010001 	.word	0x7c010001
    1140:	000d0c0e 	.word	0x000d0c0e
    1144:	0000000c 	.word	0x0000000c
    1148:	00001134 	.word	0x00001134
    114c:	08005e6c 	.word	0x08005e6c
    1150:	0000000c 	.word	0x0000000c
    1154:	0000000c 	.word	0x0000000c
    1158:	00001134 	.word	0x00001134
    115c:	08005e78 	.word	0x08005e78
    1160:	0000000c 	.word	0x0000000c
    1164:	0000000c 	.word	0x0000000c
    1168:	00001134 	.word	0x00001134
    116c:	08005e84 	.word	0x08005e84
    1170:	0000000c 	.word	0x0000000c
    1174:	0000000c 	.word	0x0000000c
    1178:	00001134 	.word	0x00001134
    117c:	08005e90 	.word	0x08005e90
    1180:	00000018 	.word	0x00000018
    1184:	0000000c 	.word	0x0000000c
    1188:	00001134 	.word	0x00001134
    118c:	08005ea8 	.word	0x08005ea8
    1190:	00000018 	.word	0x00000018
    1194:	0000000c 	.word	0x0000000c
    1198:	00001134 	.word	0x00001134
    119c:	08005ec0 	.word	0x08005ec0
    11a0:	0000000c 	.word	0x0000000c
    11a4:	0000000c 	.word	0x0000000c
    11a8:	00001134 	.word	0x00001134
    11ac:	08005ecc 	.word	0x08005ecc
    11b0:	0000000e 	.word	0x0000000e
    11b4:	0000000c 	.word	0x0000000c
    11b8:	00001134 	.word	0x00001134
    11bc:	08005edc 	.word	0x08005edc
    11c0:	0000000c 	.word	0x0000000c
    11c4:	0000000c 	.word	0x0000000c
    11c8:	00001134 	.word	0x00001134
    11cc:	08005ee8 	.word	0x08005ee8
    11d0:	00000014 	.word	0x00000014
    11d4:	0000000c 	.word	0x0000000c
    11d8:	00001134 	.word	0x00001134
    11dc:	08005efc 	.word	0x08005efc
    11e0:	0000000c 	.word	0x0000000c
    11e4:	0000000c 	.word	0x0000000c
    11e8:	00001134 	.word	0x00001134
    11ec:	08005f08 	.word	0x08005f08
    11f0:	00000014 	.word	0x00000014
    11f4:	00000014 	.word	0x00000014
    11f8:	00001134 	.word	0x00001134
    11fc:	08005f1c 	.word	0x08005f1c
    1200:	00000014 	.word	0x00000014
    1204:	44040e42 	.word	0x44040e42
    1208:	018e080e 	.word	0x018e080e
    120c:	0000000c 	.word	0x0000000c
    1210:	ffffffff 	.word	0xffffffff
    1214:	7c010001 	.word	0x7c010001
    1218:	000d0c0e 	.word	0x000d0c0e
    121c:	0000000c 	.word	0x0000000c
    1220:	0000120c 	.word	0x0000120c
    1224:	08005f30 	.word	0x08005f30
    1228:	00000018 	.word	0x00000018
    122c:	0000000c 	.word	0x0000000c
    1230:	0000120c 	.word	0x0000120c
    1234:	08005f48 	.word	0x08005f48
    1238:	00000018 	.word	0x00000018
    123c:	0000000c 	.word	0x0000000c
    1240:	0000120c 	.word	0x0000120c
    1244:	08005f60 	.word	0x08005f60
    1248:	00000018 	.word	0x00000018
    124c:	0000000c 	.word	0x0000000c
    1250:	0000120c 	.word	0x0000120c
    1254:	08005f78 	.word	0x08005f78
    1258:	00000018 	.word	0x00000018
    125c:	0000000c 	.word	0x0000000c
    1260:	0000120c 	.word	0x0000120c
    1264:	08005f90 	.word	0x08005f90
    1268:	00000010 	.word	0x00000010
    126c:	0000000c 	.word	0x0000000c
    1270:	0000120c 	.word	0x0000120c
    1274:	08005fa0 	.word	0x08005fa0
    1278:	0000000c 	.word	0x0000000c
    127c:	0000000c 	.word	0x0000000c
    1280:	0000120c 	.word	0x0000120c
    1284:	08005fac 	.word	0x08005fac
    1288:	0000000c 	.word	0x0000000c
    128c:	0000000c 	.word	0x0000000c
    1290:	0000120c 	.word	0x0000120c
    1294:	08005fb8 	.word	0x08005fb8
    1298:	00000010 	.word	0x00000010
    129c:	0000000c 	.word	0x0000000c
    12a0:	0000120c 	.word	0x0000120c
    12a4:	08005fc8 	.word	0x08005fc8
    12a8:	00000010 	.word	0x00000010
    12ac:	0000000c 	.word	0x0000000c
    12b0:	0000120c 	.word	0x0000120c
    12b4:	08005fd8 	.word	0x08005fd8
    12b8:	0000001c 	.word	0x0000001c
    12bc:	0000000c 	.word	0x0000000c
    12c0:	0000120c 	.word	0x0000120c
    12c4:	08005ff4 	.word	0x08005ff4
    12c8:	00000020 	.word	0x00000020
    12cc:	0000000c 	.word	0x0000000c
    12d0:	0000120c 	.word	0x0000120c
    12d4:	08006014 	.word	0x08006014
    12d8:	0000000c 	.word	0x0000000c
    12dc:	0000000c 	.word	0x0000000c
    12e0:	0000120c 	.word	0x0000120c
    12e4:	08006020 	.word	0x08006020
    12e8:	0000002c 	.word	0x0000002c
    12ec:	00000018 	.word	0x00000018
    12f0:	0000120c 	.word	0x0000120c
    12f4:	0800604c 	.word	0x0800604c
    12f8:	00000094 	.word	0x00000094
    12fc:	44080e42 	.word	0x44080e42
    1300:	018e100e 	.word	0x018e100e
    1304:	00000284 	.word	0x00000284
    1308:	0000001c 	.word	0x0000001c
    130c:	0000120c 	.word	0x0000120c
    1310:	080060e0 	.word	0x080060e0
    1314:	0000005c 	.word	0x0000005c
    1318:	8e140e42 	.word	0x8e140e42
    131c:	86028701 	.word	0x86028701
    1320:	84048503 	.word	0x84048503
    1324:	180e4605 	.word	0x180e4605
    1328:	00000018 	.word	0x00000018
    132c:	0000120c 	.word	0x0000120c
    1330:	0800613c 	.word	0x0800613c
    1334:	0000009c 	.word	0x0000009c
    1338:	8e0c0e42 	.word	0x8e0c0e42
    133c:	84028501 	.word	0x84028501
    1340:	100e4403 	.word	0x100e4403
    1344:	00000014 	.word	0x00000014
    1348:	0000120c 	.word	0x0000120c
    134c:	080061d8 	.word	0x080061d8
    1350:	000000c0 	.word	0x000000c0
    1354:	8e080e42 	.word	0x8e080e42
    1358:	00028401 	.word	0x00028401
    135c:	0018      	.short	0x0018
    135e:	0000      	.short	0x0000
    1360:	0000120c 	.word	0x0000120c
    1364:	08006298 	.word	0x08006298
    1368:	00000044 	.word	0x00000044
    136c:	8e100e42 	.word	0x8e100e42
    1370:	85028601 	.word	0x85028601
    1374:	00048403 	.word	0x00048403
    1378:	00000018 	.word	0x00000018
    137c:	0000120c 	.word	0x0000120c
    1380:	080062dc 	.word	0x080062dc
    1384:	00000038 	.word	0x00000038
    1388:	8e100e42 	.word	0x8e100e42
    138c:	85028601 	.word	0x85028601
    1390:	00048403 	.word	0x00048403
    1394:	00000018 	.word	0x00000018
    1398:	0000120c 	.word	0x0000120c
    139c:	08006314 	.word	0x08006314
    13a0:	00000048 	.word	0x00000048
    13a4:	8e100e42 	.word	0x8e100e42
    13a8:	85028601 	.word	0x85028601
    13ac:	00048403 	.word	0x00048403
    13b0:	00000014 	.word	0x00000014
    13b4:	0000120c 	.word	0x0000120c
    13b8:	0800635c 	.word	0x0800635c
    13bc:	00000078 	.word	0x00000078
    13c0:	8e080e42 	.word	0x8e080e42
    13c4:	00028401 	.word	0x00028401
    13c8:	00000014 	.word	0x00000014
    13cc:	0000120c 	.word	0x0000120c
    13d0:	080063d4 	.word	0x080063d4
    13d4:	0000003c 	.word	0x0000003c
    13d8:	8e080e42 	.word	0x8e080e42
    13dc:	00028401 	.word	0x00028401
    13e0:	00000018 	.word	0x00000018
    13e4:	0000120c 	.word	0x0000120c
    13e8:	08006410 	.word	0x08006410
    13ec:	00000048 	.word	0x00000048
    13f0:	8e0c0e42 	.word	0x8e0c0e42
    13f4:	84028501 	.word	0x84028501
    13f8:	100e4403 	.word	0x100e4403
    13fc:	0000000c 	.word	0x0000000c
    1400:	ffffffff 	.word	0xffffffff
    1404:	7c010001 	.word	0x7c010001
    1408:	000d0c0e 	.word	0x000d0c0e
    140c:	0000001c 	.word	0x0000001c
    1410:	000013fc 	.word	0x000013fc
    1414:	08006458 	.word	0x08006458
    1418:	000000a6 	.word	0x000000a6
    141c:	8e140e42 	.word	0x8e140e42
    1420:	86028701 	.word	0x86028701
    1424:	84048503 	.word	0x84048503
    1428:	200e5a05 	.word	0x200e5a05
    142c:	0000000c 	.word	0x0000000c
    1430:	000013fc 	.word	0x000013fc
    1434:	08006500 	.word	0x08006500
    1438:	00000010 	.word	0x00000010
    143c:	0000000c 	.word	0x0000000c
    1440:	000013fc 	.word	0x000013fc
    1444:	08006510 	.word	0x08006510
    1448:	0000000c 	.word	0x0000000c
    144c:	0000000c 	.word	0x0000000c
    1450:	000013fc 	.word	0x000013fc
    1454:	0800651c 	.word	0x0800651c
    1458:	00000006 	.word	0x00000006
    145c:	0000000c 	.word	0x0000000c
    1460:	000013fc 	.word	0x000013fc
    1464:	08006524 	.word	0x08006524
    1468:	0000000c 	.word	0x0000000c
    146c:	0000000c 	.word	0x0000000c
    1470:	000013fc 	.word	0x000013fc
    1474:	08006530 	.word	0x08006530
    1478:	00000006 	.word	0x00000006
    147c:	0000000c 	.word	0x0000000c
    1480:	000013fc 	.word	0x000013fc
    1484:	08006538 	.word	0x08006538
    1488:	00000004 	.word	0x00000004
    148c:	0000000c 	.word	0x0000000c
    1490:	000013fc 	.word	0x000013fc
    1494:	0800653c 	.word	0x0800653c
    1498:	00000004 	.word	0x00000004
    149c:	0000000c 	.word	0x0000000c
    14a0:	000013fc 	.word	0x000013fc
    14a4:	08006540 	.word	0x08006540
    14a8:	0000000a 	.word	0x0000000a
    14ac:	0000000c 	.word	0x0000000c
    14b0:	000013fc 	.word	0x000013fc
    14b4:	0800654c 	.word	0x0800654c
    14b8:	00000004 	.word	0x00000004
    14bc:	0000000c 	.word	0x0000000c
    14c0:	000013fc 	.word	0x000013fc
    14c4:	08006550 	.word	0x08006550
    14c8:	00000010 	.word	0x00000010
    14cc:	0000000c 	.word	0x0000000c
    14d0:	000013fc 	.word	0x000013fc
    14d4:	08006560 	.word	0x08006560
    14d8:	00000020 	.word	0x00000020
    14dc:	0000000c 	.word	0x0000000c
    14e0:	000013fc 	.word	0x000013fc
    14e4:	08006580 	.word	0x08006580
    14e8:	0000000c 	.word	0x0000000c
    14ec:	00000018 	.word	0x00000018
    14f0:	000013fc 	.word	0x000013fc
    14f4:	0800658c 	.word	0x0800658c
    14f8:	00000060 	.word	0x00000060
    14fc:	8e0c0e42 	.word	0x8e0c0e42
    1500:	84028501 	.word	0x84028501
    1504:	00000003 	.word	0x00000003
    1508:	00000014 	.word	0x00000014
    150c:	000013fc 	.word	0x000013fc
    1510:	080065ec 	.word	0x080065ec
    1514:	00000034 	.word	0x00000034
    1518:	8e080e42 	.word	0x8e080e42
    151c:	00028401 	.word	0x00028401
    1520:	00000014 	.word	0x00000014
    1524:	000013fc 	.word	0x000013fc
    1528:	08006620 	.word	0x08006620
    152c:	00000018 	.word	0x00000018
    1530:	46040e42 	.word	0x46040e42
    1534:	018e080e 	.word	0x018e080e
    1538:	00000014 	.word	0x00000014
    153c:	000013fc 	.word	0x000013fc
    1540:	08006638 	.word	0x08006638
    1544:	000000a8 	.word	0x000000a8
    1548:	44040e42 	.word	0x44040e42
    154c:	018e100e 	.word	0x018e100e
    1550:	0000000c 	.word	0x0000000c
    1554:	ffffffff 	.word	0xffffffff
    1558:	7c010001 	.word	0x7c010001
    155c:	000d0c0e 	.word	0x000d0c0e
    1560:	0000000c 	.word	0x0000000c
    1564:	00001550 	.word	0x00001550
    1568:	080066e0 	.word	0x080066e0
    156c:	00000034 	.word	0x00000034
    1570:	0000000c 	.word	0x0000000c
    1574:	00001550 	.word	0x00001550
    1578:	08006714 	.word	0x08006714
    157c:	00000030 	.word	0x00000030
    1580:	0000000c 	.word	0x0000000c
    1584:	00001550 	.word	0x00001550
    1588:	08006744 	.word	0x08006744
    158c:	00000014 	.word	0x00000014
    1590:	00000018 	.word	0x00000018
    1594:	00001550 	.word	0x00001550
    1598:	08006758 	.word	0x08006758
    159c:	0000007c 	.word	0x0000007c
    15a0:	8e0c0e42 	.word	0x8e0c0e42
    15a4:	84028501 	.word	0x84028501
    15a8:	00000003 	.word	0x00000003
    15ac:	0000000c 	.word	0x0000000c
    15b0:	00001550 	.word	0x00001550
    15b4:	080067d4 	.word	0x080067d4
    15b8:	0000000c 	.word	0x0000000c
    15bc:	0000000c 	.word	0x0000000c
    15c0:	00001550 	.word	0x00001550
    15c4:	080067e0 	.word	0x080067e0
    15c8:	00000018 	.word	0x00000018
    15cc:	0000000c 	.word	0x0000000c
    15d0:	00001550 	.word	0x00001550
    15d4:	080067f8 	.word	0x080067f8
    15d8:	00000024 	.word	0x00000024
    15dc:	0000000c 	.word	0x0000000c
    15e0:	00001550 	.word	0x00001550
    15e4:	0800681c 	.word	0x0800681c
    15e8:	0000000c 	.word	0x0000000c
    15ec:	0000000c 	.word	0x0000000c
    15f0:	00001550 	.word	0x00001550
    15f4:	08006828 	.word	0x08006828
    15f8:	00000018 	.word	0x00000018
    15fc:	0000000c 	.word	0x0000000c
    1600:	00001550 	.word	0x00001550
    1604:	08006840 	.word	0x08006840
    1608:	00000010 	.word	0x00000010
    160c:	0000000c 	.word	0x0000000c
    1610:	00001550 	.word	0x00001550
    1614:	08006850 	.word	0x08006850
    1618:	00000024 	.word	0x00000024
    161c:	0000000c 	.word	0x0000000c
    1620:	00001550 	.word	0x00001550
    1624:	08006874 	.word	0x08006874
    1628:	0000000c 	.word	0x0000000c
    162c:	0000000c 	.word	0x0000000c
    1630:	00001550 	.word	0x00001550
    1634:	08006880 	.word	0x08006880
    1638:	00000014 	.word	0x00000014
    163c:	0000000c 	.word	0x0000000c
    1640:	00001550 	.word	0x00001550
    1644:	08006894 	.word	0x08006894
    1648:	00000010 	.word	0x00000010
    164c:	0000000c 	.word	0x0000000c
    1650:	00001550 	.word	0x00001550
    1654:	080068a4 	.word	0x080068a4
    1658:	00000010 	.word	0x00000010
    165c:	0000000c 	.word	0x0000000c
    1660:	00001550 	.word	0x00001550
    1664:	080068b4 	.word	0x080068b4
    1668:	0000001c 	.word	0x0000001c
    166c:	0000000c 	.word	0x0000000c
    1670:	00001550 	.word	0x00001550
    1674:	080068d0 	.word	0x080068d0
    1678:	00000028 	.word	0x00000028
    167c:	00000014 	.word	0x00000014
    1680:	00001550 	.word	0x00001550
    1684:	080068f8 	.word	0x080068f8
    1688:	00000058 	.word	0x00000058
    168c:	8e080e42 	.word	0x8e080e42
    1690:	00028401 	.word	0x00028401
    1694:	0000000c 	.word	0x0000000c
    1698:	00001550 	.word	0x00001550
    169c:	08006950 	.word	0x08006950
    16a0:	00000020 	.word	0x00000020
    16a4:	0000000c 	.word	0x0000000c
    16a8:	00001550 	.word	0x00001550
    16ac:	08006970 	.word	0x08006970
    16b0:	00000018 	.word	0x00000018
    16b4:	0000000c 	.word	0x0000000c
    16b8:	00001550 	.word	0x00001550
    16bc:	08006988 	.word	0x08006988
    16c0:	00000018 	.word	0x00000018
    16c4:	0000000c 	.word	0x0000000c
    16c8:	00001550 	.word	0x00001550
    16cc:	080069a0 	.word	0x080069a0
    16d0:	00000020 	.word	0x00000020
    16d4:	0000000c 	.word	0x0000000c
    16d8:	00001550 	.word	0x00001550
    16dc:	080069c0 	.word	0x080069c0
    16e0:	00000044 	.word	0x00000044
    16e4:	0000000c 	.word	0x0000000c
    16e8:	00001550 	.word	0x00001550
    16ec:	08006a04 	.word	0x08006a04
    16f0:	00000014 	.word	0x00000014
    16f4:	00000014 	.word	0x00000014
    16f8:	00001550 	.word	0x00001550
    16fc:	08006a18 	.word	0x08006a18
    1700:	0000000c 	.word	0x0000000c
    1704:	42040e42 	.word	0x42040e42
    1708:	018e080e 	.word	0x018e080e
    170c:	00000014 	.word	0x00000014
    1710:	00001550 	.word	0x00001550
    1714:	08006a24 	.word	0x08006a24
    1718:	0000000e 	.word	0x0000000e
    171c:	44040e42 	.word	0x44040e42
    1720:	018e080e 	.word	0x018e080e
    1724:	00000014 	.word	0x00000014
    1728:	00001550 	.word	0x00001550
    172c:	08006a34 	.word	0x08006a34
    1730:	0000000c 	.word	0x0000000c
    1734:	42040e42 	.word	0x42040e42
    1738:	018e080e 	.word	0x018e080e
    173c:	00000014 	.word	0x00000014
    1740:	00001550 	.word	0x00001550
    1744:	08006a40 	.word	0x08006a40
    1748:	0000000c 	.word	0x0000000c
    174c:	42040e42 	.word	0x42040e42
    1750:	018e080e 	.word	0x018e080e
    1754:	00000014 	.word	0x00000014
    1758:	00001550 	.word	0x00001550
    175c:	08006a4c 	.word	0x08006a4c
    1760:	0000000c 	.word	0x0000000c
    1764:	42040e42 	.word	0x42040e42
    1768:	018e080e 	.word	0x018e080e
    176c:	00000014 	.word	0x00000014
    1770:	00001550 	.word	0x00001550
    1774:	08006a58 	.word	0x08006a58
    1778:	0000000c 	.word	0x0000000c
    177c:	42040e42 	.word	0x42040e42
    1780:	018e080e 	.word	0x018e080e
    1784:	0000000c 	.word	0x0000000c
    1788:	ffffffff 	.word	0xffffffff
    178c:	7c010001 	.word	0x7c010001
    1790:	000d0c0e 	.word	0x000d0c0e
    1794:	0000000c 	.word	0x0000000c
    1798:	00001784 	.word	0x00001784
    179c:	08006a64 	.word	0x08006a64
    17a0:	0000000c 	.word	0x0000000c
    17a4:	0000000c 	.word	0x0000000c
    17a8:	00001784 	.word	0x00001784
    17ac:	08006a70 	.word	0x08006a70
    17b0:	0000000c 	.word	0x0000000c
    17b4:	0000000c 	.word	0x0000000c
    17b8:	00001784 	.word	0x00001784
    17bc:	08006a7c 	.word	0x08006a7c
    17c0:	00000014 	.word	0x00000014
    17c4:	0000000c 	.word	0x0000000c
    17c8:	00001784 	.word	0x00001784
    17cc:	08006a90 	.word	0x08006a90
    17d0:	0000000c 	.word	0x0000000c
    17d4:	0000000c 	.word	0x0000000c
    17d8:	00001784 	.word	0x00001784
    17dc:	08006a9c 	.word	0x08006a9c
    17e0:	00000014 	.word	0x00000014
    17e4:	0000000c 	.word	0x0000000c
    17e8:	00001784 	.word	0x00001784
    17ec:	08006ab0 	.word	0x08006ab0
    17f0:	00000010 	.word	0x00000010
    17f4:	00000014 	.word	0x00000014
    17f8:	00001784 	.word	0x00001784
    17fc:	08006ac0 	.word	0x08006ac0
    1800:	00000034 	.word	0x00000034
    1804:	44040e44 	.word	0x44040e44
    1808:	018e080e 	.word	0x018e080e
    180c:	00000014 	.word	0x00000014
    1810:	00001784 	.word	0x00001784
    1814:	08006af4 	.word	0x08006af4
    1818:	00000038 	.word	0x00000038
    181c:	44040e44 	.word	0x44040e44
    1820:	018e080e 	.word	0x018e080e
    1824:	00000014 	.word	0x00000014
    1828:	00001784 	.word	0x00001784
    182c:	08006b2c 	.word	0x08006b2c
    1830:	00000018 	.word	0x00000018
    1834:	8e080e42 	.word	0x8e080e42
    1838:	00028401 	.word	0x00028401
    183c:	0000000c 	.word	0x0000000c
    1840:	ffffffff 	.word	0xffffffff
    1844:	7c010001 	.word	0x7c010001
    1848:	000d0c0e 	.word	0x000d0c0e
    184c:	0000000c 	.word	0x0000000c
    1850:	0000183c 	.word	0x0000183c
    1854:	08006b44 	.word	0x08006b44
    1858:	00000040 	.word	0x00000040
    185c:	0000000c 	.word	0x0000000c
    1860:	0000183c 	.word	0x0000183c
    1864:	08006b84 	.word	0x08006b84
    1868:	00000034 	.word	0x00000034
    186c:	00000010 	.word	0x00000010
    1870:	0000183c 	.word	0x0000183c
    1874:	08006bb8 	.word	0x08006bb8
    1878:	00000030 	.word	0x00000030
    187c:	00080e42 	.word	0x00080e42
    1880:	0000000c 	.word	0x0000000c
    1884:	0000183c 	.word	0x0000183c
    1888:	08006be8 	.word	0x08006be8
    188c:	00000014 	.word	0x00000014
    1890:	0000000c 	.word	0x0000000c
    1894:	0000183c 	.word	0x0000183c
    1898:	08006bfc 	.word	0x08006bfc
    189c:	0000000c 	.word	0x0000000c
    18a0:	0000000c 	.word	0x0000000c
    18a4:	0000183c 	.word	0x0000183c
    18a8:	08006c08 	.word	0x08006c08
    18ac:	00000014 	.word	0x00000014
    18b0:	0000000c 	.word	0x0000000c
    18b4:	0000183c 	.word	0x0000183c
    18b8:	08006c1c 	.word	0x08006c1c
    18bc:	0000000c 	.word	0x0000000c
    18c0:	0000000c 	.word	0x0000000c
    18c4:	0000183c 	.word	0x0000183c
    18c8:	08006c28 	.word	0x08006c28
    18cc:	00000014 	.word	0x00000014
    18d0:	0000000c 	.word	0x0000000c
    18d4:	0000183c 	.word	0x0000183c
    18d8:	08006c3c 	.word	0x08006c3c
    18dc:	00000010 	.word	0x00000010
    18e0:	0000000c 	.word	0x0000000c
    18e4:	0000183c 	.word	0x0000183c
    18e8:	08006c4c 	.word	0x08006c4c
    18ec:	00000014 	.word	0x00000014
    18f0:	0000000c 	.word	0x0000000c
    18f4:	0000183c 	.word	0x0000183c
    18f8:	08006c60 	.word	0x08006c60
    18fc:	00000014 	.word	0x00000014
    1900:	0000000c 	.word	0x0000000c
    1904:	0000183c 	.word	0x0000183c
    1908:	08006c74 	.word	0x08006c74
    190c:	00000014 	.word	0x00000014
    1910:	0000000c 	.word	0x0000000c
    1914:	0000183c 	.word	0x0000183c
    1918:	08006c88 	.word	0x08006c88
    191c:	0000001c 	.word	0x0000001c
    1920:	0000000c 	.word	0x0000000c
    1924:	0000183c 	.word	0x0000183c
    1928:	08006ca4 	.word	0x08006ca4
    192c:	0000000c 	.word	0x0000000c
    1930:	0000000c 	.word	0x0000000c
    1934:	0000183c 	.word	0x0000183c
    1938:	08006cb0 	.word	0x08006cb0
    193c:	00000014 	.word	0x00000014
    1940:	0000000c 	.word	0x0000000c
    1944:	0000183c 	.word	0x0000183c
    1948:	08006cc4 	.word	0x08006cc4
    194c:	00000020 	.word	0x00000020
    1950:	0000000c 	.word	0x0000000c
    1954:	0000183c 	.word	0x0000183c
    1958:	08006ce4 	.word	0x08006ce4
    195c:	0000000c 	.word	0x0000000c
    1960:	0000000c 	.word	0x0000000c
    1964:	0000183c 	.word	0x0000183c
    1968:	08006cf0 	.word	0x08006cf0
    196c:	00000010 	.word	0x00000010
    1970:	0000000c 	.word	0x0000000c
    1974:	0000183c 	.word	0x0000183c
    1978:	08006d00 	.word	0x08006d00
    197c:	0000000c 	.word	0x0000000c
    1980:	0000000c 	.word	0x0000000c
    1984:	0000183c 	.word	0x0000183c
    1988:	08006d0c 	.word	0x08006d0c
    198c:	000000b8 	.word	0x000000b8
    1990:	0000000c 	.word	0x0000000c
    1994:	0000183c 	.word	0x0000183c
    1998:	08006dc4 	.word	0x08006dc4
    199c:	0000001c 	.word	0x0000001c
    19a0:	0000000c 	.word	0x0000000c
    19a4:	0000183c 	.word	0x0000183c
    19a8:	08006de0 	.word	0x08006de0
    19ac:	0000001c 	.word	0x0000001c
    19b0:	0000000c 	.word	0x0000000c
    19b4:	0000183c 	.word	0x0000183c
    19b8:	08006dfc 	.word	0x08006dfc
    19bc:	0000001c 	.word	0x0000001c
    19c0:	0000000c 	.word	0x0000000c
    19c4:	0000183c 	.word	0x0000183c
    19c8:	08006e18 	.word	0x08006e18
    19cc:	0000001c 	.word	0x0000001c
    19d0:	0000000c 	.word	0x0000000c
    19d4:	0000183c 	.word	0x0000183c
    19d8:	08006e34 	.word	0x08006e34
    19dc:	0000001c 	.word	0x0000001c
    19e0:	0000000c 	.word	0x0000000c
    19e4:	0000183c 	.word	0x0000183c
    19e8:	08006e50 	.word	0x08006e50
    19ec:	0000000c 	.word	0x0000000c
    19f0:	0000000c 	.word	0x0000000c
    19f4:	0000183c 	.word	0x0000183c
    19f8:	08006e5c 	.word	0x08006e5c
    19fc:	0000000c 	.word	0x0000000c
    1a00:	0000000c 	.word	0x0000000c
    1a04:	0000183c 	.word	0x0000183c
    1a08:	08006e68 	.word	0x08006e68
    1a0c:	0000000c 	.word	0x0000000c
    1a10:	0000000c 	.word	0x0000000c
    1a14:	0000183c 	.word	0x0000183c
    1a18:	08006e74 	.word	0x08006e74
    1a1c:	00000044 	.word	0x00000044
    1a20:	0000000c 	.word	0x0000000c
    1a24:	0000183c 	.word	0x0000183c
    1a28:	08006eb8 	.word	0x08006eb8
    1a2c:	00000010 	.word	0x00000010
    1a30:	0000000c 	.word	0x0000000c
    1a34:	0000183c 	.word	0x0000183c
    1a38:	08006ec8 	.word	0x08006ec8
    1a3c:	00000014 	.word	0x00000014
    1a40:	0000000c 	.word	0x0000000c
    1a44:	0000183c 	.word	0x0000183c
    1a48:	08006edc 	.word	0x08006edc
    1a4c:	0000000c 	.word	0x0000000c
    1a50:	0000000c 	.word	0x0000000c
    1a54:	ffffffff 	.word	0xffffffff
    1a58:	7c010001 	.word	0x7c010001
    1a5c:	000d0c0e 	.word	0x000d0c0e
    1a60:	0000000c 	.word	0x0000000c
    1a64:	00001a50 	.word	0x00001a50
    1a68:	08006ee8 	.word	0x08006ee8
    1a6c:	00000044 	.word	0x00000044
    1a70:	0000000c 	.word	0x0000000c
    1a74:	00001a50 	.word	0x00001a50
    1a78:	08006f2c 	.word	0x08006f2c
    1a7c:	0000001c 	.word	0x0000001c
    1a80:	0000000c 	.word	0x0000000c
    1a84:	00001a50 	.word	0x00001a50
    1a88:	08006f48 	.word	0x08006f48
    1a8c:	0000001a 	.word	0x0000001a
    1a90:	0000000c 	.word	0x0000000c
    1a94:	00001a50 	.word	0x00001a50
    1a98:	08006f64 	.word	0x08006f64
    1a9c:	0000001a 	.word	0x0000001a
    1aa0:	0000000c 	.word	0x0000000c
    1aa4:	00001a50 	.word	0x00001a50
    1aa8:	08006f80 	.word	0x08006f80
    1aac:	0000001a 	.word	0x0000001a
    1ab0:	0000000c 	.word	0x0000000c
    1ab4:	00001a50 	.word	0x00001a50
    1ab8:	08006f9c 	.word	0x08006f9c
    1abc:	00000020 	.word	0x00000020
    1ac0:	0000000c 	.word	0x0000000c
    1ac4:	00001a50 	.word	0x00001a50
    1ac8:	08006fbc 	.word	0x08006fbc
    1acc:	00000018 	.word	0x00000018
    1ad0:	0000000c 	.word	0x0000000c
    1ad4:	00001a50 	.word	0x00001a50
    1ad8:	08006fd4 	.word	0x08006fd4
    1adc:	00000004 	.word	0x00000004
    1ae0:	0000000c 	.word	0x0000000c
    1ae4:	00001a50 	.word	0x00001a50
    1ae8:	08006fd8 	.word	0x08006fd8
    1aec:	00000006 	.word	0x00000006
    1af0:	0000000c 	.word	0x0000000c
    1af4:	00001a50 	.word	0x00001a50
    1af8:	08006fe0 	.word	0x08006fe0
    1afc:	0000001a 	.word	0x0000001a
    1b00:	0000000c 	.word	0x0000000c
    1b04:	00001a50 	.word	0x00001a50
    1b08:	08006ffc 	.word	0x08006ffc
    1b0c:	0000001a 	.word	0x0000001a
    1b10:	0000000c 	.word	0x0000000c
    1b14:	00001a50 	.word	0x00001a50
    1b18:	08007018 	.word	0x08007018
    1b1c:	00000016 	.word	0x00000016
    1b20:	0000000c 	.word	0x0000000c
    1b24:	00001a50 	.word	0x00001a50
    1b28:	08007030 	.word	0x08007030
    1b2c:	0000000c 	.word	0x0000000c
    1b30:	0000000c 	.word	0x0000000c
    1b34:	00001a50 	.word	0x00001a50
    1b38:	0800703c 	.word	0x0800703c
    1b3c:	0000001a 	.word	0x0000001a
    1b40:	0000000c 	.word	0x0000000c
    1b44:	00001a50 	.word	0x00001a50
    1b48:	08007058 	.word	0x08007058
    1b4c:	0000000c 	.word	0x0000000c
    1b50:	0000000c 	.word	0x0000000c
    1b54:	00001a50 	.word	0x00001a50
    1b58:	08007064 	.word	0x08007064
    1b5c:	00000006 	.word	0x00000006
    1b60:	0000000c 	.word	0x0000000c
    1b64:	00001a50 	.word	0x00001a50
    1b68:	0800706c 	.word	0x0800706c
    1b6c:	0000001e 	.word	0x0000001e
    1b70:	0000000c 	.word	0x0000000c
    1b74:	00001a50 	.word	0x00001a50
    1b78:	0800708c 	.word	0x0800708c
    1b7c:	0000000c 	.word	0x0000000c
    1b80:	0000000c 	.word	0x0000000c
    1b84:	00001a50 	.word	0x00001a50
    1b88:	08007098 	.word	0x08007098
    1b8c:	0000000a 	.word	0x0000000a
    1b90:	0000000c 	.word	0x0000000c
    1b94:	00001a50 	.word	0x00001a50
    1b98:	080070a4 	.word	0x080070a4
    1b9c:	0000002e 	.word	0x0000002e
    1ba0:	0000000c 	.word	0x0000000c
    1ba4:	00001a50 	.word	0x00001a50
    1ba8:	080070d4 	.word	0x080070d4
    1bac:	00000012 	.word	0x00000012
    1bb0:	0000001c 	.word	0x0000001c
    1bb4:	00001a50 	.word	0x00001a50
    1bb8:	080070e8 	.word	0x080070e8
    1bbc:	000000b8 	.word	0x000000b8
    1bc0:	58140e44 	.word	0x58140e44
    1bc4:	018e300e 	.word	0x018e300e
    1bc8:	03860287 	.word	0x03860287
    1bcc:	05840485 	.word	0x05840485
    1bd0:	00000014 	.word	0x00000014
    1bd4:	00001a50 	.word	0x00001a50
    1bd8:	080071a0 	.word	0x080071a0
    1bdc:	00000060 	.word	0x00000060
    1be0:	44040e42 	.word	0x44040e42
    1be4:	018e100e 	.word	0x018e100e
    1be8:	0000000c 	.word	0x0000000c
    1bec:	ffffffff 	.word	0xffffffff
    1bf0:	7c010001 	.word	0x7c010001
    1bf4:	000d0c0e 	.word	0x000d0c0e
    1bf8:	0000000c 	.word	0x0000000c
    1bfc:	00001be8 	.word	0x00001be8
    1c00:	08007200 	.word	0x08007200
    1c04:	0000001c 	.word	0x0000001c
    1c08:	0000000c 	.word	0x0000000c
    1c0c:	00001be8 	.word	0x00001be8
    1c10:	0800721c 	.word	0x0800721c
    1c14:	0000000c 	.word	0x0000000c
    1c18:	0000000c 	.word	0x0000000c
    1c1c:	00001be8 	.word	0x00001be8
    1c20:	08007228 	.word	0x08007228
    1c24:	0000002c 	.word	0x0000002c
    1c28:	0000000c 	.word	0x0000000c
    1c2c:	00001be8 	.word	0x00001be8
    1c30:	08007254 	.word	0x08007254
    1c34:	0000001c 	.word	0x0000001c
    1c38:	0000000c 	.word	0x0000000c
    1c3c:	00001be8 	.word	0x00001be8
    1c40:	08007270 	.word	0x08007270
    1c44:	0000000c 	.word	0x0000000c
    1c48:	0000000c 	.word	0x0000000c
    1c4c:	00001be8 	.word	0x00001be8
    1c50:	0800727c 	.word	0x0800727c
    1c54:	00000028 	.word	0x00000028
    1c58:	0000000c 	.word	0x0000000c
    1c5c:	ffffffff 	.word	0xffffffff
    1c60:	7c010001 	.word	0x7c010001
    1c64:	000d0c0e 	.word	0x000d0c0e
    1c68:	00000010 	.word	0x00000010
    1c6c:	00001c58 	.word	0x00001c58
    1c70:	080072a4 	.word	0x080072a4
    1c74:	00000054 	.word	0x00000054
    1c78:	00080e44 	.word	0x00080e44
    1c7c:	0000001c 	.word	0x0000001c
    1c80:	00001c58 	.word	0x00001c58
    1c84:	080072f8 	.word	0x080072f8
    1c88:	000000b0 	.word	0x000000b0
    1c8c:	8e140e54 	.word	0x8e140e54
    1c90:	86028701 	.word	0x86028701
    1c94:	8503      	.short	0x8503
    1c96:	04          	.byte	0x04
    1c97:	84          	.byte	0x84
    1c98:	200e7605 	.word	0x200e7605
    1c9c:	00000020 	.word	0x00000020
    1ca0:	00001c58 	.word	0x00001c58
    1ca4:	080073a8 	.word	0x080073a8
    1ca8:	000000b8 	.word	0x000000b8
    1cac:	8e140e44 	.word	0x8e140e44
    1cb0:	86028701 	.word	0x86028701
    1cb4:	84048503 	.word	0x84048503
    1cb8:	0e400205 	.word	0x0e400205
    1cbc:	00000020 	.word	0x00000020
    1cc0:	00000020 	.word	0x00000020
    1cc4:	00001c58 	.word	0x00001c58
    1cc8:	08007460 	.word	0x08007460
    1ccc:	000000b4 	.word	0x000000b4
    1cd0:	8e140e44 	.word	0x8e140e44
    1cd4:	86028701 	.word	0x86028701
    1cd8:	84048503 	.word	0x84048503
    1cdc:	0e400205 	.word	0x0e400205
    1ce0:	00000020 	.word	0x00000020
    1ce4:	0000001c 	.word	0x0000001c
    1ce8:	00001c58 	.word	0x00001c58
    1cec:	08007514 	.word	0x08007514
    1cf0:	00000094 	.word	0x00000094
    1cf4:	4e140e44 	.word	0x4e140e44
    1cf8:	018e280e 	.word	0x018e280e
    1cfc:	03860287 	.word	0x03860287
    1d00:	05840485 	.word	0x05840485
    1d04:	00000018 	.word	0x00000018
    1d08:	00001c58 	.word	0x00001c58
    1d0c:	080075a8 	.word	0x080075a8
    1d10:	0000016c 	.word	0x0000016c
    1d14:	8e0c0e44 	.word	0x8e0c0e44
    1d18:	84028501 	.word	0x84028501
    1d1c:	00000003 	.word	0x00000003
    1d20:	0000001c 	.word	0x0000001c
    1d24:	00001c58 	.word	0x00001c58
    1d28:	08007714 	.word	0x08007714
    1d2c:	0000015a 	.word	0x0000015a
    1d30:	8e140e44 	.word	0x8e140e44
    1d34:	86028701 	.word	0x86028701
    1d38:	84048503 	.word	0x84048503
    1d3c:	00000005 	.word	0x00000005
    1d40:	0000000c 	.word	0x0000000c
    1d44:	00001c58 	.word	0x00001c58
    1d48:	08007870 	.word	0x08007870
    1d4c:	00000022 	.word	0x00000022
    1d50:	0000000c 	.word	0x0000000c
    1d54:	00001c58 	.word	0x00001c58
    1d58:	08007894 	.word	0x08007894
    1d5c:	00000016 	.word	0x00000016
    1d60:	0000000c 	.word	0x0000000c
    1d64:	00001c58 	.word	0x00001c58
    1d68:	080078ac 	.word	0x080078ac
    1d6c:	00000016 	.word	0x00000016
    1d70:	0000000c 	.word	0x0000000c
    1d74:	00001c58 	.word	0x00001c58
    1d78:	080078c4 	.word	0x080078c4
    1d7c:	00000018 	.word	0x00000018
    1d80:	0000000c 	.word	0x0000000c
    1d84:	00001c58 	.word	0x00001c58
    1d88:	080078dc 	.word	0x080078dc
    1d8c:	00000014 	.word	0x00000014
    1d90:	0000000c 	.word	0x0000000c
    1d94:	00001c58 	.word	0x00001c58
    1d98:	080078f0 	.word	0x080078f0
    1d9c:	0000001a 	.word	0x0000001a
    1da0:	0000000c 	.word	0x0000000c
    1da4:	00001c58 	.word	0x00001c58
    1da8:	0800790c 	.word	0x0800790c
    1dac:	0000001c 	.word	0x0000001c
    1db0:	0000000c 	.word	0x0000000c
    1db4:	00001c58 	.word	0x00001c58
    1db8:	08007928 	.word	0x08007928
    1dbc:	00000018 	.word	0x00000018
    1dc0:	0000000c 	.word	0x0000000c
    1dc4:	00001c58 	.word	0x00001c58
    1dc8:	08007940 	.word	0x08007940
    1dcc:	00000004 	.word	0x00000004
    1dd0:	0000000c 	.word	0x0000000c
    1dd4:	00001c58 	.word	0x00001c58
    1dd8:	08007944 	.word	0x08007944
    1ddc:	00000008 	.word	0x00000008
    1de0:	0000000c 	.word	0x0000000c
    1de4:	00001c58 	.word	0x00001c58
    1de8:	0800794c 	.word	0x0800794c
    1dec:	00000018 	.word	0x00000018
    1df0:	0000000c 	.word	0x0000000c
    1df4:	00001c58 	.word	0x00001c58
    1df8:	08007964 	.word	0x08007964
    1dfc:	0000000e 	.word	0x0000000e
    1e00:	0000000c 	.word	0x0000000c
    1e04:	00001c58 	.word	0x00001c58
    1e08:	08007974 	.word	0x08007974
    1e0c:	0000001a 	.word	0x0000001a
    1e10:	00000014 	.word	0x00000014
    1e14:	00001c58 	.word	0x00001c58
    1e18:	08007990 	.word	0x08007990
    1e1c:	00000092 	.word	0x00000092
    1e20:	8e080e42 	.word	0x8e080e42
    1e24:	00028401 	.word	0x00028401
    1e28:	0000000c 	.word	0x0000000c
    1e2c:	00001c58 	.word	0x00001c58
    1e30:	08007a24 	.word	0x08007a24
    1e34:	00000028 	.word	0x00000028
    1e38:	0000000c 	.word	0x0000000c
    1e3c:	00001c58 	.word	0x00001c58
    1e40:	08007a4c 	.word	0x08007a4c
    1e44:	00000022 	.word	0x00000022
    1e48:	0000000c 	.word	0x0000000c
    1e4c:	00001c58 	.word	0x00001c58
    1e50:	08007a70 	.word	0x08007a70
    1e54:	00000018 	.word	0x00000018
    1e58:	0000000c 	.word	0x0000000c
    1e5c:	00001c58 	.word	0x00001c58
    1e60:	08007a88 	.word	0x08007a88
    1e64:	00000006 	.word	0x00000006
    1e68:	0000000c 	.word	0x0000000c
    1e6c:	00001c58 	.word	0x00001c58
    1e70:	08007a90 	.word	0x08007a90
    1e74:	00000010 	.word	0x00000010
    1e78:	0000000c 	.word	0x0000000c
    1e7c:	00001c58 	.word	0x00001c58
    1e80:	08007aa0 	.word	0x08007aa0
    1e84:	00000010 	.word	0x00000010
    1e88:	00000018 	.word	0x00000018
    1e8c:	00001c58 	.word	0x00001c58
    1e90:	08007ab0 	.word	0x08007ab0
    1e94:	00000046 	.word	0x00000046
    1e98:	8e0c0e46 	.word	0x8e0c0e46
    1e9c:	84028501 	.word	0x84028501
    1ea0:	00000003 	.word	0x00000003
    1ea4:	0000000c 	.word	0x0000000c
    1ea8:	00001c58 	.word	0x00001c58
    1eac:	08007af8 	.word	0x08007af8
    1eb0:	00000010 	.word	0x00000010
    1eb4:	0000000c 	.word	0x0000000c
    1eb8:	00001c58 	.word	0x00001c58
    1ebc:	08007b08 	.word	0x08007b08
    1ec0:	00000014 	.word	0x00000014
    1ec4:	0000000c 	.word	0x0000000c
    1ec8:	00001c58 	.word	0x00001c58
    1ecc:	08007b1c 	.word	0x08007b1c
    1ed0:	00000010 	.word	0x00000010
    1ed4:	0000000c 	.word	0x0000000c
    1ed8:	00001c58 	.word	0x00001c58
    1edc:	08007b2c 	.word	0x08007b2c
    1ee0:	00000014 	.word	0x00000014
    1ee4:	0000000c 	.word	0x0000000c
    1ee8:	00001c58 	.word	0x00001c58
    1eec:	08007b40 	.word	0x08007b40
    1ef0:	0000001a 	.word	0x0000001a
    1ef4:	0000000c 	.word	0x0000000c
    1ef8:	00001c58 	.word	0x00001c58
    1efc:	08007b5c 	.word	0x08007b5c
    1f00:	0000001a 	.word	0x0000001a
    1f04:	0000000c 	.word	0x0000000c
    1f08:	00001c58 	.word	0x00001c58
    1f0c:	08007b78 	.word	0x08007b78
    1f10:	0000001a 	.word	0x0000001a
    1f14:	0000000c 	.word	0x0000000c
    1f18:	00001c58 	.word	0x00001c58
    1f1c:	08007b94 	.word	0x08007b94
    1f20:	0000001a 	.word	0x0000001a
    1f24:	0000000c 	.word	0x0000000c
    1f28:	00001c58 	.word	0x00001c58
    1f2c:	08007bb0 	.word	0x08007bb0
    1f30:	00000010 	.word	0x00000010
    1f34:	0000000c 	.word	0x0000000c
    1f38:	00001c58 	.word	0x00001c58
    1f3c:	08007bc0 	.word	0x08007bc0
    1f40:	00000014 	.word	0x00000014
    1f44:	0000000c 	.word	0x0000000c
    1f48:	00001c58 	.word	0x00001c58
    1f4c:	08007bd4 	.word	0x08007bd4
    1f50:	00000010 	.word	0x00000010
    1f54:	0000000c 	.word	0x0000000c
    1f58:	00001c58 	.word	0x00001c58
    1f5c:	08007be4 	.word	0x08007be4
    1f60:	00000014 	.word	0x00000014
    1f64:	0000000c 	.word	0x0000000c
    1f68:	00001c58 	.word	0x00001c58
    1f6c:	08007bf8 	.word	0x08007bf8
    1f70:	00000010 	.word	0x00000010
    1f74:	0000000c 	.word	0x0000000c
    1f78:	00001c58 	.word	0x00001c58
    1f7c:	08007c08 	.word	0x08007c08
    1f80:	00000014 	.word	0x00000014
    1f84:	0000000c 	.word	0x0000000c
    1f88:	00001c58 	.word	0x00001c58
    1f8c:	08007c1c 	.word	0x08007c1c
    1f90:	00000010 	.word	0x00000010
    1f94:	0000000c 	.word	0x0000000c
    1f98:	00001c58 	.word	0x00001c58
    1f9c:	08007c2c 	.word	0x08007c2c
    1fa0:	00000014 	.word	0x00000014
    1fa4:	0000000c 	.word	0x0000000c
    1fa8:	00001c58 	.word	0x00001c58
    1fac:	08007c40 	.word	0x08007c40
    1fb0:	00000010 	.word	0x00000010
    1fb4:	0000000c 	.word	0x0000000c
    1fb8:	00001c58 	.word	0x00001c58
    1fbc:	08007c50 	.word	0x08007c50
    1fc0:	00000010 	.word	0x00000010
    1fc4:	0000000c 	.word	0x0000000c
    1fc8:	00001c58 	.word	0x00001c58
    1fcc:	08007c60 	.word	0x08007c60
    1fd0:	00000010 	.word	0x00000010
    1fd4:	0000000c 	.word	0x0000000c
    1fd8:	00001c58 	.word	0x00001c58
    1fdc:	08007c70 	.word	0x08007c70
    1fe0:	00000010 	.word	0x00000010
    1fe4:	0000000c 	.word	0x0000000c
    1fe8:	00001c58 	.word	0x00001c58
    1fec:	08007c80 	.word	0x08007c80
    1ff0:	00000010 	.word	0x00000010
    1ff4:	0000000c 	.word	0x0000000c
    1ff8:	00001c58 	.word	0x00001c58
    1ffc:	08007c90 	.word	0x08007c90
    2000:	00000010 	.word	0x00000010
    2004:	0000000c 	.word	0x0000000c
    2008:	00001c58 	.word	0x00001c58
    200c:	08007ca0 	.word	0x08007ca0
    2010:	00000014 	.word	0x00000014
    2014:	0000000c 	.word	0x0000000c
    2018:	00001c58 	.word	0x00001c58
    201c:	08007cb4 	.word	0x08007cb4
    2020:	00000014 	.word	0x00000014
    2024:	0000000c 	.word	0x0000000c
    2028:	00001c58 	.word	0x00001c58
    202c:	08007cc8 	.word	0x08007cc8
    2030:	00000014 	.word	0x00000014
    2034:	0000000c 	.word	0x0000000c
    2038:	00001c58 	.word	0x00001c58
    203c:	08007cdc 	.word	0x08007cdc
    2040:	00000014 	.word	0x00000014
    2044:	0000000c 	.word	0x0000000c
    2048:	00001c58 	.word	0x00001c58
    204c:	08007cf0 	.word	0x08007cf0
    2050:	00000014 	.word	0x00000014
    2054:	0000000c 	.word	0x0000000c
    2058:	00001c58 	.word	0x00001c58
    205c:	08007d04 	.word	0x08007d04
    2060:	00000020 	.word	0x00000020
    2064:	0000000c 	.word	0x0000000c
    2068:	00001c58 	.word	0x00001c58
    206c:	08007d24 	.word	0x08007d24
    2070:	00000020 	.word	0x00000020
    2074:	00000010 	.word	0x00000010
    2078:	00001c58 	.word	0x00001c58
    207c:	08007d44 	.word	0x08007d44
    2080:	00000068 	.word	0x00000068
    2084:	00080e4a 	.word	0x00080e4a
    2088:	0000000c 	.word	0x0000000c
    208c:	00001c58 	.word	0x00001c58
    2090:	08007dac 	.word	0x08007dac
    2094:	0000001a 	.word	0x0000001a
    2098:	0000000c 	.word	0x0000000c
    209c:	00001c58 	.word	0x00001c58
    20a0:	08007dc8 	.word	0x08007dc8
    20a4:	0000001a 	.word	0x0000001a
    20a8:	0000000c 	.word	0x0000000c
    20ac:	00001c58 	.word	0x00001c58
    20b0:	08007de4 	.word	0x08007de4
    20b4:	0000001a 	.word	0x0000001a
    20b8:	0000000c 	.word	0x0000000c
    20bc:	00001c58 	.word	0x00001c58
    20c0:	08007e00 	.word	0x08007e00
    20c4:	00000016 	.word	0x00000016
    20c8:	0000000c 	.word	0x0000000c
    20cc:	00001c58 	.word	0x00001c58
    20d0:	08007e18 	.word	0x08007e18
    20d4:	00000016 	.word	0x00000016
    20d8:	0000000c 	.word	0x0000000c
    20dc:	00001c58 	.word	0x00001c58
    20e0:	08007e30 	.word	0x08007e30
    20e4:	00000016 	.word	0x00000016
    20e8:	0000000c 	.word	0x0000000c
    20ec:	00001c58 	.word	0x00001c58
    20f0:	08007e48 	.word	0x08007e48
    20f4:	00000016 	.word	0x00000016
    20f8:	0000000c 	.word	0x0000000c
    20fc:	00001c58 	.word	0x00001c58
    2100:	08007e60 	.word	0x08007e60
    2104:	00000004 	.word	0x00000004
    2108:	0000000c 	.word	0x0000000c
    210c:	00001c58 	.word	0x00001c58
    2110:	08007e64 	.word	0x08007e64
    2114:	00000004 	.word	0x00000004
    2118:	0000000c 	.word	0x0000000c
    211c:	00001c58 	.word	0x00001c58
    2120:	08007e68 	.word	0x08007e68
    2124:	00000004 	.word	0x00000004
    2128:	0000000c 	.word	0x0000000c
    212c:	00001c58 	.word	0x00001c58
    2130:	08007e6c 	.word	0x08007e6c
    2134:	00000004 	.word	0x00000004
    2138:	0000000c 	.word	0x0000000c
    213c:	00001c58 	.word	0x00001c58
    2140:	08007e70 	.word	0x08007e70
    2144:	00000004 	.word	0x00000004
    2148:	0000000c 	.word	0x0000000c
    214c:	00001c58 	.word	0x00001c58
    2150:	08007e74 	.word	0x08007e74
    2154:	00000006 	.word	0x00000006
    2158:	0000000c 	.word	0x0000000c
    215c:	00001c58 	.word	0x00001c58
    2160:	08007e7c 	.word	0x08007e7c
    2164:	00000016 	.word	0x00000016
    2168:	0000000c 	.word	0x0000000c
    216c:	00001c58 	.word	0x00001c58
    2170:	08007e94 	.word	0x08007e94
    2174:	0000001a 	.word	0x0000001a
    2178:	0000000c 	.word	0x0000000c
    217c:	00001c58 	.word	0x00001c58
    2180:	08007eb0 	.word	0x08007eb0
    2184:	00000016 	.word	0x00000016
    2188:	0000000c 	.word	0x0000000c
    218c:	00001c58 	.word	0x00001c58
    2190:	08007ec8 	.word	0x08007ec8
    2194:	0000001a 	.word	0x0000001a
    2198:	0000000c 	.word	0x0000000c
    219c:	00001c58 	.word	0x00001c58
    21a0:	08007ee4 	.word	0x08007ee4
    21a4:	00000010 	.word	0x00000010
    21a8:	0000000c 	.word	0x0000000c
    21ac:	00001c58 	.word	0x00001c58
    21b0:	08007ef4 	.word	0x08007ef4
    21b4:	00000006 	.word	0x00000006
    21b8:	0000000c 	.word	0x0000000c
    21bc:	00001c58 	.word	0x00001c58
    21c0:	08007efc 	.word	0x08007efc
    21c4:	00000006 	.word	0x00000006
    21c8:	0000000c 	.word	0x0000000c
    21cc:	00001c58 	.word	0x00001c58
    21d0:	08007f04 	.word	0x08007f04
    21d4:	00000006 	.word	0x00000006
    21d8:	0000000c 	.word	0x0000000c
    21dc:	00001c58 	.word	0x00001c58
    21e0:	08007f0c 	.word	0x08007f0c
    21e4:	00000008 	.word	0x00000008
    21e8:	0000000c 	.word	0x0000000c
    21ec:	00001c58 	.word	0x00001c58
    21f0:	08007f14 	.word	0x08007f14
    21f4:	00000006 	.word	0x00000006
    21f8:	0000000c 	.word	0x0000000c
    21fc:	00001c58 	.word	0x00001c58
    2200:	08007f1c 	.word	0x08007f1c
    2204:	00000006 	.word	0x00000006
    2208:	0000000c 	.word	0x0000000c
    220c:	00001c58 	.word	0x00001c58
    2210:	08007f24 	.word	0x08007f24
    2214:	0000000c 	.word	0x0000000c
    2218:	0000000c 	.word	0x0000000c
    221c:	00001c58 	.word	0x00001c58
    2220:	08007f30 	.word	0x08007f30
    2224:	0000000a 	.word	0x0000000a
    2228:	0000000c 	.word	0x0000000c
    222c:	00001c58 	.word	0x00001c58
    2230:	08007f3c 	.word	0x08007f3c
    2234:	00000018 	.word	0x00000018
    2238:	0000000c 	.word	0x0000000c
    223c:	00001c58 	.word	0x00001c58
    2240:	08007f54 	.word	0x08007f54
    2244:	0000000a 	.word	0x0000000a
    2248:	00000014 	.word	0x00000014
    224c:	00001c58 	.word	0x00001c58
    2250:	08007f60 	.word	0x08007f60
    2254:	000000cc 	.word	0x000000cc
    2258:	44040e42 	.word	0x44040e42
    225c:	018e100e 	.word	0x018e100e
    2260:	0000000c 	.word	0x0000000c
    2264:	ffffffff 	.word	0xffffffff
    2268:	7c010001 	.word	0x7c010001
    226c:	000d0c0e 	.word	0x000d0c0e
    2270:	0000000c 	.word	0x0000000c
    2274:	00002260 	.word	0x00002260
    2278:	0800802c 	.word	0x0800802c
    227c:	0000001e 	.word	0x0000001e
    2280:	0000000c 	.word	0x0000000c
    2284:	00002260 	.word	0x00002260
    2288:	0800804c 	.word	0x0800804c
    228c:	00000028 	.word	0x00000028
    2290:	0000000c 	.word	0x0000000c
    2294:	00002260 	.word	0x00002260
    2298:	08008074 	.word	0x08008074
    229c:	0000000e 	.word	0x0000000e
    22a0:	0000000c 	.word	0x0000000c
    22a4:	00002260 	.word	0x00002260
    22a8:	08008084 	.word	0x08008084
    22ac:	0000001a 	.word	0x0000001a
    22b0:	00000010 	.word	0x00000010
    22b4:	00002260 	.word	0x00002260
    22b8:	080080a0 	.word	0x080080a0
    22bc:	0000003e 	.word	0x0000003e
    22c0:	00080e4e 	.word	0x00080e4e
    22c4:	0000000c 	.word	0x0000000c
    22c8:	00002260 	.word	0x00002260
    22cc:	080080e0 	.word	0x080080e0
    22d0:	00000018 	.word	0x00000018
    22d4:	0000000c 	.word	0x0000000c
    22d8:	00002260 	.word	0x00002260
    22dc:	080080f8 	.word	0x080080f8
    22e0:	00000016 	.word	0x00000016
    22e4:	0000000c 	.word	0x0000000c
    22e8:	00002260 	.word	0x00002260
    22ec:	08008110 	.word	0x08008110
    22f0:	00000016 	.word	0x00000016
    22f4:	0000000c 	.word	0x0000000c
    22f8:	00002260 	.word	0x00002260
    22fc:	08008128 	.word	0x08008128
    2300:	0000001a 	.word	0x0000001a
    2304:	0000000c 	.word	0x0000000c
    2308:	00002260 	.word	0x00002260
    230c:	08008144 	.word	0x08008144
    2310:	00000016 	.word	0x00000016
    2314:	0000000c 	.word	0x0000000c
    2318:	00002260 	.word	0x00002260
    231c:	0800815c 	.word	0x0800815c
    2320:	0000001a 	.word	0x0000001a
    2324:	0000000c 	.word	0x0000000c
    2328:	00002260 	.word	0x00002260
    232c:	08008178 	.word	0x08008178
    2330:	00000008 	.word	0x00000008
    2334:	0000000c 	.word	0x0000000c
    2338:	00002260 	.word	0x00002260
    233c:	08008180 	.word	0x08008180
    2340:	00000008 	.word	0x00000008
    2344:	0000000c 	.word	0x0000000c
    2348:	00002260 	.word	0x00002260
    234c:	08008188 	.word	0x08008188
    2350:	0000000c 	.word	0x0000000c
    2354:	0000000c 	.word	0x0000000c
    2358:	00002260 	.word	0x00002260
    235c:	08008194 	.word	0x08008194
    2360:	00000012 	.word	0x00000012
    2364:	0000000c 	.word	0x0000000c
    2368:	00002260 	.word	0x00002260
    236c:	080081a8 	.word	0x080081a8
    2370:	00000012 	.word	0x00000012
    2374:	0000000c 	.word	0x0000000c
    2378:	00002260 	.word	0x00002260
    237c:	080081bc 	.word	0x080081bc
    2380:	0000001a 	.word	0x0000001a
    2384:	0000000c 	.word	0x0000000c
    2388:	00002260 	.word	0x00002260
    238c:	080081d8 	.word	0x080081d8
    2390:	0000001a 	.word	0x0000001a
    2394:	0000000c 	.word	0x0000000c
    2398:	00002260 	.word	0x00002260
    239c:	080081f4 	.word	0x080081f4
    23a0:	0000001a 	.word	0x0000001a
    23a4:	0000000c 	.word	0x0000000c
    23a8:	00002260 	.word	0x00002260
    23ac:	08008210 	.word	0x08008210
    23b0:	00000016 	.word	0x00000016
    23b4:	0000000c 	.word	0x0000000c
    23b8:	00002260 	.word	0x00002260
    23bc:	08008228 	.word	0x08008228
    23c0:	0000001a 	.word	0x0000001a
    23c4:	0000000c 	.word	0x0000000c
    23c8:	00002260 	.word	0x00002260
    23cc:	08008244 	.word	0x08008244
    23d0:	0000000c 	.word	0x0000000c
    23d4:	0000000c 	.word	0x0000000c
    23d8:	00002260 	.word	0x00002260
    23dc:	08008250 	.word	0x08008250
    23e0:	0000000a 	.word	0x0000000a
    23e4:	0000000c 	.word	0x0000000c
    23e8:	00002260 	.word	0x00002260
    23ec:	0800825c 	.word	0x0800825c
    23f0:	0000004a 	.word	0x0000004a
    23f4:	0000000c 	.word	0x0000000c
    23f8:	00002260 	.word	0x00002260
    23fc:	080082a8 	.word	0x080082a8
    2400:	00000010 	.word	0x00000010
    2404:	0000001c 	.word	0x0000001c
    2408:	00002260 	.word	0x00002260
    240c:	080082b8 	.word	0x080082b8
    2410:	0000009c 	.word	0x0000009c
    2414:	8e100e54 	.word	0x8e100e54
    2418:	85028601 	.word	0x85028601
    241c:	6c048403 	.word	0x6c048403
    2420:	0000300e 	.word	0x0000300e
    2424:	00000014 	.word	0x00000014
    2428:	00002260 	.word	0x00002260
    242c:	08008354 	.word	0x08008354
    2430:	00000094 	.word	0x00000094
    2434:	44040e42 	.word	0x44040e42
    2438:	018e100e 	.word	0x018e100e
    243c:	0000000c 	.word	0x0000000c
    2440:	ffffffff 	.word	0xffffffff
    2444:	7c010001 	.word	0x7c010001
    2448:	000d0c0e 	.word	0x000d0c0e
    244c:	00000018 	.word	0x00000018
    2450:	0000243c 	.word	0x0000243c
    2454:	08008458 	.word	0x08008458
    2458:	00000054 	.word	0x00000054
    245c:	000d0946 	.word	0x000d0946
    2460:	8e080e44 	.word	0x8e080e44
    2464:	00028d01 	.word	0x00028d01
    2468:	0000000c 	.word	0x0000000c
    246c:	ffffffff 	.word	0xffffffff
    2470:	7c010001 	.word	0x7c010001
    2474:	000d0c0e 	.word	0x000d0c0e
    2478:	00000014 	.word	0x00000014
    247c:	00002468 	.word	0x00002468
    2480:	00000000 	.word	0x00000000
    2484:	00000028 	.word	0x00000028
    2488:	4c040e44 	.word	0x4c040e44
    248c:	018e080e 	.word	0x018e080e
    2490:	0000000c 	.word	0x0000000c
    2494:	ffffffff 	.word	0xffffffff
    2498:	7c010001 	.word	0x7c010001
    249c:	000d0c0e 	.word	0x000d0c0e
    24a0:	0000000c 	.word	0x0000000c
    24a4:	00002490 	.word	0x00002490
    24a8:	00000000 	.word	0x00000000
    24ac:	00000030 	.word	0x00000030
    24b0:	0000000c 	.word	0x0000000c
    24b4:	ffffffff 	.word	0xffffffff
    24b8:	7c010001 	.word	0x7c010001
    24bc:	000d0c0e 	.word	0x000d0c0e
    24c0:	00000018 	.word	0x00000018
    24c4:	000024b0 	.word	0x000024b0
    24c8:	00000000 	.word	0x00000000
    24cc:	00000048 	.word	0x00000048
    24d0:	8e100e44 	.word	0x8e100e44
    24d4:	85028601 	.word	0x85028601
    24d8:	00048403 	.word	0x00048403
    24dc:	00000018 	.word	0x00000018
    24e0:	000024b0 	.word	0x000024b0
    24e4:	00000000 	.word	0x00000000
    24e8:	00000080 	.word	0x00000080
    24ec:	8e100e44 	.word	0x8e100e44
    24f0:	85028601 	.word	0x85028601
    24f4:	00048403 	.word	0x00048403
    24f8:	0000000c 	.word	0x0000000c
    24fc:	ffffffff 	.word	0xffffffff
    2500:	7c010001 	.word	0x7c010001
    2504:	000d0c0e 	.word	0x000d0c0e
    2508:	00000014 	.word	0x00000014
    250c:	000024f8 	.word	0x000024f8
    2510:	00000000 	.word	0x00000000
    2514:	000000d0 	.word	0x000000d0
    2518:	85080e48 	.word	0x85080e48
    251c:	00028401 	.word	0x00028401
    2520:	0000000c 	.word	0x0000000c
    2524:	ffffffff 	.word	0xffffffff
    2528:	7c010001 	.word	0x7c010001
    252c:	000d0c0e 	.word	0x000d0c0e
    2530:	0000001c 	.word	0x0000001c
    2534:	00002520 	.word	0x00002520
    2538:	00000000 	.word	0x00000000
    253c:	0000009c 	.word	0x0000009c
    2540:	88140e48 	.word	0x88140e48
    2544:	86028701 	.word	0x86028701
    2548:	84048503 	.word	0x84048503
    254c:	00000005 	.word	0x00000005
    2550:	0000000c 	.word	0x0000000c
    2554:	ffffffff 	.word	0xffffffff
    2558:	7c010001 	.word	0x7c010001
    255c:	000d0c0e 	.word	0x000d0c0e
    2560:	24          	.byte	0x24
    2561:	00          	.byte	0x00
    2562:	0000      	.short	0x0000
    2564:	00002550 	.word	0x00002550
    2568:	00000000 	.word	0x00000000
    256c:	0000010c 	.word	0x0000010c
    2570:	8e240e44 	.word	0x8e240e44
    2574:	8a028b01 	.word	0x8a028b01
    2578:	88048903 	.word	0x88048903
    257c:	86068705 	.word	0x86068705
    2580:	84088507 	.word	0x84088507
    2584:	300e4c09 	.word	0x300e4c09

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
       4:	5f56455f 	svcpl	0x0056455f
       8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
       c:	6c646e61 	stclvs	14, cr6, [r4], #-388
      10:	45007265 	strmi	r7, [r0, #-613]
      14:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
      18:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^
      1c:	61485152 	cmpvs	r8, r2, asr r1
      20:	656c646e 	strbvs	r6, [ip, #-1134]!
      24:	4d440072 	stclmi	0, cr0, [r4, #-456]
      28:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
      2c:	6e6e6168 	powvsez	f6, f6, #0.0
      30:	5f346c65 	svcpl	0x00346c65
      34:	52495f35 	subpl	r5, r9, #212	; 0xd4
      38:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      3c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
      40:	54584500 	ldrbpl	r4, [r8], #-1280
      44:	5f353149 	svcpl	0x00353149
      48:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^
      4c:	61485152 	cmpvs	r8, r2, asr r1
      50:	656c646e 	strbvs	r6, [ip, #-1134]!
      54:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
      58:	425f314d 	subsmi	r3, pc, #1073741843	; 0x40000013
      5c:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
      60:	61485152 	cmpvs	r8, r2, asr r1
      64:	656c646e 	strbvs	r6, [ip, #-1134]!
      68:	77670072 	undefined
      6c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
      70:	31726574 	cmncc	r2, r4, ror r5
      74:	43545200 	cmpmi	r4, #0	; 0x0
      78:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
      7c:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
      80:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      84:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
      88:	4d495400 	cfstrdmi	mvd5, [r9]
      8c:	43435f38 	movtmi	r5, #16184	; 0x3f38
      90:	5152495f 	cmppl	r2, pc, asr r9
      94:	646e6148 	strbtvs	r6, [lr], #-328
      98:	0072656c 	rsbseq	r6, r2, ip, ror #10
      9c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
      a0:	52495f30 	subpl	r5, r9, #192	; 0xc0
      a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      a8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
      ac:	52434300 	subpl	r4, r3, #0	; 0x0
      b0:	61565f34 	cmpvs	r6, r4, lsr pc
      b4:	4d44006c 	stclmi	0, cr0, [r4, #-432]
      b8:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
      bc:	6e6e6168 	powvsez	f6, f6, #0.0
      c0:	5f336c65 	svcpl	0x00336c65
      c4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
      c8:	6c646e61 	stclvs	14, cr6, [r4], #-388
      cc:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
      d0:	5f314332 	svcpl	0x00314332
      d4:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
      d8:	61485152 	cmpvs	r8, r2, asr r1
      dc:	656c646e 	strbvs	r6, [ip, #-1134]!
      e0:	53550072 	cmppl	r5, #114	; 0x72
      e4:	6b615742 	blvs	1855df4 <__Stack_Size+0x18559f4>
      e8:	5f705565 	svcpl	0x00705565
      ec:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
      f0:	6c646e61 	stclvs	14, cr6, [r4], #-388
      f4:	44007265 	strmi	r7, [r0], #-613
      f8:	5f31414d 	svcpl	0x0031414d
      fc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     100:	356c656e 	strbcc	r6, [ip, #-1390]!
     104:	5152495f 	cmppl	r2, pc, asr r9
     108:	646e6148 	strbtvs	r6, [lr], #-328
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp && !bPrinted)
        {
            if (bMinus) TxDData( USART_PC,'-');
     10c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     110:	31414d44 	cmpcc	r1, r4, asr #26
            TxDData( USART_PC,((u8)wTmp)+'0');
     114:	6168435f 	cmnvs	r8, pc, asr r3
     118:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     11c:	52495f32 	subpl	r5, r9, #200	; 0xc8
     120:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     124:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     128:	43444100 	movtmi	r4, #16640	; 0x4100
     12c:	5f325f31 	svcpl	0x00325f31
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     130:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     134:	6c646e61 	stclvs	14, cr6, [r4], #-388
     138:	55007265 	strpl	r7, [r0, #-613]
                else TxDData( USART_PC, '0');
     13c:	34545241 	ldrbcc	r5, [r4], #-577
     140:	5152495f 	cmppl	r2, pc, asr r9
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     144:	646e6148 	strbtvs	r6, [lr], #-328
     148:	0072656c 	rsbseq	r6, r2, ip, ror #10
     14c:	646e6550 	strbtvs	r6, [lr], #-1360
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     150:	00435653 	subeq	r5, r3, r3, asr r6
     154:	4f494453 	svcmi	0x00494453
        wDigit /= 10;
     158:	5152495f 	cmppl	r2, pc, asr r9
     15c:	646e6148 	strbtvs	r6, [lr], #-328
    }
}
     160:	0072656c 	rsbseq	r6, r2, ip, ror #10
     164:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    }
}


void TxD_Dec_S8(s8 wData)
{
     168:	54584500 	ldrbpl	r4, [r8], #-1280
     16c:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^
    u16 wTmp,wDigit;
    u8 bMinus = 0;

    bPrinted = 0;

    if (wData&0x80) {
     170:	61485152 	cmpvs	r8, r2, asr r1
     174:	656c646e 	strbvs	r6, [ip, #-1134]!
        bMinus = 1;
        wData = -wData;
     178:	50530072 	subspl	r0, r3, r2, ror r0
     17c:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^
     180:	61485152 	cmpvs	r8, r2, asr r1
     184:	656c646e 	strbvs	r6, [ip, #-1134]!
     188:	43430072 	movtmi	r0, #12402	; 0x3072
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
    {
        wTmp = (wData/wDigit);
     18c:	43003152 	movwmi	r3, #338	; 0x152
        if(wTmp && !bPrinted)
     190:	00325243 	eorseq	r5, r2, r3, asr #4
     194:	33524343 	cmpcc	r2, #201326593	; 0xc000001
     198:	52434300 	subpl	r4, r3, #0	; 0x0
     19c:	43430034 	movtmi	r0, #12340	; 0x3034
        {
            if (bMinus) TxDData( USART_PC,'-');
     1a0:	0031524d 	eorseq	r5, r1, sp, asr #4
     1a4:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
     1a8:	61630032 	cmnvs	r3, r2, lsr r0
            TxDData( USART_PC,((u8)wTmp)+'0');
     1ac:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
     1b0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
     1b4:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^
     1b8:	61485152 	cmpvs	r8, r2, asr r1
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     1bc:	656c646e 	strbvs	r6, [ip, #-1134]!
     1c0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     1c4:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     1c8:	61485152 	cmpvs	r8, r2, asr r1
     1cc:	656c646e 	strbvs	r6, [ip, #-1134]!
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
     1d0:	53550072 	cmppl	r5, #114	; 0x72
     1d4:	50485f42 	subpl	r5, r8, r2, asr #30
     1d8:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     1dc:	5f58545f 	svcpl	0x0058545f
        wDigit /= 10;
     1e0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1e4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1e8:	55007265 	strpl	r7, [r0, #-613]
     1ec:	65676173 	strbvs	r6, [r7, #-371]!
    }
}
     1f0:	6c756146 	ldfvse	f6, [r5], #-280
     1f4:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
    }
}


void TxD_Dec_U32(u32 wData)
{
     1f8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     1fc:	55006e6f 	strpl	r6, [r0, #-3695]
     200:	54524153 	ldrbpl	r4, [r2], #-339

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
    {
        wTmp = (wData/wDigit);
     204:	52495f33 	subpl	r5, r9, #204	; 0xcc
        if(wTmp)
     208:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     20c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     210:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     214:	4543535f 	strbmi	r5, [r3, #-863]
     218:	5152495f 	cmppl	r2, pc, asr r9
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     21c:	646e6148 	strbtvs	r6, [lr], #-328
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     220:	0072656c 	rsbseq	r6, r2, ip, ror #10
     224:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     228:	4752545f 	undefined
                else TxDData( USART_PC,'0');
     22c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     230:	5152495f 	cmppl	r2, pc, asr r9
    u32 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
     234:	646e6148 	strbtvs	r6, [lr], #-328
     238:	0072656c 	rsbseq	r6, r2, ip, ror #10
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     23c:	364d4954 	undefined
        wDigit /= 10;
     240:	5152495f 	cmppl	r2, pc, asr r9
     244:	646e6148 	strbtvs	r6, [lr], #-328
    }
}
     248:	0072656c 	rsbseq	r6, r2, ip, ror #10
     24c:	52454944 	subpl	r4, r5, #1114112	; 0x110000
     250:	73795300 	cmnvc	r9, #0	; 0x0
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
    TxDData( USART_PC, bByte - bTmp*10+'0');
}

void TxD_Dec_U16(u16 wData)
{
     254:	6b636954 	blvs	18da7ac <__Stack_Size+0x18da3ac>
     258:	646e6148 	strbtvs	r6, [lr], #-328
     25c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     260:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
     264:	72614800 	rsbvc	r4, r1, #0	; 0x0
        if(wTmp)
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     268:	75614664 	strbvc	r4, [r1, #-1636]!
     26c:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     270:	74706563 	ldrbtvc	r6, [r0], #-1379
     274:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     278:	33434441 	movtcc	r4, #13377	; 0x3441
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     27c:	5152495f 	cmppl	r2, pc, asr r9
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     280:	646e6148 	strbtvs	r6, [lr], #-328
     284:	0072656c 	rsbseq	r6, r2, ip, ror #10
                else TxDData( USART_PC,'0');
     288:	47445757 	smlsldmi	r5, r4, r7, r7
     28c:	5152495f 	cmppl	r2, pc, asr r9
    u8 bCount, bPrinted;
    u16 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     290:	646e6148 	strbtvs	r6, [lr], #-328
     294:	0072656c 	rsbseq	r6, r2, ip, ror #10
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     298:	45494d4e 	strbmi	r4, [r9, #-3406]
        wDigit /= 10;
     29c:	70656378 	rsbvc	r6, r5, r8, ror r3
     2a0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     2a4:	434d5300 	movtmi	r5, #54016	; 0xd300
     2a8:	4d440052 	stclmi	0, cr0, [r4, #-328]
    }
}
     2ac:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     2b0:	6e6e6168 	powvsez	f6, f6, #0.0
}

void TxD_Dec_U8(u8 bByte)
{
    u8 bTmp;
    bTmp = bByte/100;
     2b4:	5f316c65 	svcpl	0x00316c65
     2b8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2bc:	6c646e61 	stclvs	14, cr6, [r4], #-388
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c0:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
}

void TxD_Dec_U8(u8 bByte)
{
     2c4:	61467375 	cmpvs	r6, r5, ror r3
    u8 bTmp;
    bTmp = bByte/100;
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c8:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     2cc:	70656378 	rsbvc	r6, r5, r8, ror r3
    bByte -= bTmp*100;
     2d0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     2d4:	4d495400 	cfstrdmi	mvd5, [r9]
     2d8:	50555f38 	subspl	r5, r5, r8, lsr pc
     2dc:	5152495f 	cmppl	r2, pc, asr r9
    bTmp = bByte/10;
     2e0:	646e6148 	strbtvs	r6, [lr], #-328
     2e4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2e8:	33374d43 	teqcc	r7, #4288	; 0x10c0
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2ec:	50415f30 	subpl	r5, r1, r0, lsr pc
     2f0:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     2f4:	74732f63 	ldrbtvc	r2, [r3], #-3939
    TxDData( USART_PC, bByte - bTmp*10+'0');
     2f8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     2fc:	5f783031 	svcpl	0x00783031
     300:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     304:	4d495400 	cfstrdmi	mvd5, [r9]
     308:	43435f31 	movtmi	r5, #16177	; 0x3f31
     30c:	5152495f 	cmppl	r2, pc, asr r9
}
     310:	646e6148 	strbtvs	r6, [lr], #-328
     314:	0072656c 	rsbseq	r6, r2, ip, ror #10
     318:	31414d44 	cmpcc	r1, r4, asr #26

void TxDHex8(u16 bSentData)
{
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
     31c:	6168435f 	cmnvs	r8, pc, asr r3
     320:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     324:	52495f33 	subpl	r5, r9, #204	; 0xcc
    if(bTmp > '9') bTmp += 7;
     328:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    while(*bData)
        TxDData(PORT, *bData++);
}

void TxDHex8(u16 bSentData)
{
     32c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     330:	4d534600 	ldclmi	6, cr4, [r3]
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
    if(bTmp > '9') bTmp += 7;
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     334:	52495f43 	subpl	r5, r9, #268	; 0x10c

    bTmp = (bSentData & 0x000f) + (u8)'0';
     338:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     33c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    if(bTmp > '9') bTmp += 7;
     340:	52415500 	subpl	r5, r1, #0	; 0x0
     344:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     348:	61485152 	cmpvs	r8, r2, asr r1
     34c:	656c646e 	strbvs	r6, [ip, #-1134]!
}

void TxDHex16(u16 wSentData)
{
     350:	41540072 	cmpmi	r4, r2, ror r0
    TxDHex8((wSentData>>8)&0x00ff );
    TxDHex8( wSentData&0x00ff);
     354:	5245504d 	subpl	r5, r5, #77	; 0x4d
    TxDData(USART_ZIGBEE,bTmp);
}

void TxDHex16(u16 wSentData)
{
    TxDHex8((wSentData>>8)&0x00ff );
     358:	5152495f 	cmppl	r2, pc, asr r9
    TxDHex8( wSentData&0x00ff);
     35c:	646e6148 	strbtvs	r6, [lr], #-328
     360:	0072656c 	rsbseq	r6, r2, ip, ror #10
}

void TxDHex32(u32 lSentData)
{
     364:	314d4954 	cmpcc	sp, r4, asr r9
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
     368:	4752545f 	undefined
    TxDHex8( wSentData&0x00ff);
}

void TxDHex32(u32 lSentData)
{
    TxDHex16((lSentData>>16)&0x0000ffff );
     36c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
    TxDHex16( lSentData&0x0000ffff);
     370:	5152495f 	cmppl	r2, pc, asr r9
     374:	646e6148 	strbtvs	r6, [lr], #-328
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
     378:	0072656c 	rsbseq	r6, r2, ip, ror #10
     37c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     380:	52495f34 	subpl	r5, r9, #208	; 0xd0
    while(*bData)
        TxDData(PORT, *bData++);
     384:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
    while(*bData)
     388:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     38c:	54584500 	ldrbpl	r4, [r8], #-1280
        TxDData(PORT, *bData++);
}
     390:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     394:	61485152 	cmpvs	r8, r2, asr r1
     398:	656c646e 	strbvs	r6, [ip, #-1134]!
     39c:	50530072 	subspl	r0, r3, r2, ror r0
     3a0:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     3a4:	61485152 	cmpvs	r8, r2, asr r1
     3a8:	656c646e 	strbvs	r6, [ip, #-1134]!
     3ac:	53550072 	cmppl	r5, #114	; 0x72
     3b0:	504c5f42 	subpl	r5, ip, r2, asr #30
     3b4:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     3b8:	3058525f 	subscc	r5, r8, pc, asr r2
     3bc:	5152495f 	cmppl	r2, pc, asr r9
     3c0:	646e6148 	strbtvs	r6, [lr], #-328
     3c4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3c8:	75626544 	strbvc	r6, [r2, #-1348]!
     3cc:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
     3d0:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
     3d4:	43545200 	cmpmi	r4, #0	; 0x0
     3d8:	5152495f 	cmppl	r2, pc, asr r9
     3dc:	646e6148 	strbtvs	r6, [lr], #-328
     3e0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3e4:	31414d44 	cmpcc	r1, r4, asr #26
     3e8:	6168435f 	cmnvs	r8, pc, asr r3
     3ec:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     3f0:	52495f36 	subpl	r5, r9, #216	; 0xd8
     3f4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3f8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3fc:	4d495400 	cfstrdmi	mvd5, [r9]
     400:	52495f34 	subpl	r5, r9, #208	; 0xd0
     404:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     408:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     40c:	43324900 	teqmi	r2, #0	; 0x0
     410:	52455f32 	subpl	r5, r5, #200	; 0xc8
     414:	5152495f 	cmppl	r2, pc, asr r9
     418:	646e6148 	strbtvs	r6, [lr], #-328
     41c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     420:	43706267 	cmnmi	r0, #1879048198	; 0x70000006
     424:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     428:	61546c6f 	cmpvs	r4, pc, ror #24
     42c:	00656c62 	rsbeq	r6, r5, r2, ror #24
     430:	20554e47 	subscs	r4, r5, r7, asr #28
     434:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
     438:	00302e33 	eorseq	r2, r0, r3, lsr lr
     43c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     440:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^
     444:	61485152 	cmpvs	r8, r2, asr r1
     448:	656c646e 	strbvs	r6, [ip, #-1134]!
     44c:	45520072 	ldrbmi	r0, [r2, #-114]
     450:	56524553 	undefined
     454:	00304445 	eorseq	r4, r0, r5, asr #8
     458:	45534552 	ldrbmi	r4, [r3, #-1362]
     45c:	44455652 	strbmi	r5, [r5], #-1618
     460:	45520031 	ldrbmi	r0, [r2, #-49]
     464:	56524553 	undefined
     468:	00324445 	eorseq	r4, r2, r5, asr #8
     46c:	45534552 	ldrbmi	r4, [r3, #-1362]
     470:	44455652 	strbmi	r5, [r5], #-1618
     474:	45520033 	ldrbmi	r0, [r2, #-51]
     478:	56524553 	undefined
     47c:	00344445 	eorseq	r4, r4, r5, asr #8
     480:	45534552 	ldrbmi	r4, [r3, #-1362]
     484:	44455652 	strbmi	r5, [r5], #-1618
     488:	45520035 	ldrbmi	r0, [r2, #-53]
     48c:	56524553 	undefined
     490:	00364445 	eorseq	r4, r6, r5, asr #8
     494:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     498:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
     49c:	45520074 	ldrbmi	r0, [r2, #-116]
     4a0:	56524553 	undefined
     4a4:	00384445 	eorseq	r4, r8, r5, asr #8
     4a8:	45534552 	ldrbmi	r4, [r3, #-1362]
     4ac:	44455652 	strbmi	r5, [r5], #-1618
     4b0:	4c460039 	mcrrmi	0, 3, r0, r6, cr9
     4b4:	5f485341 	svcpl	0x00485341
     4b8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4bc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4c0:	44007265 	strmi	r7, [r0], #-613
     4c4:	0052414d 	subseq	r4, r2, sp, asr #2
     4c8:	31433249 	cmpcc	r3, r9, asr #4
     4cc:	5f52455f 	svcpl	0x0052455f
     4d0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4d4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4d8:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     4dc:	63655331 	cmnvs	r5, #-1006632960	; 0xc4000000
     4e0:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     4e4:	3158525f 	cmpcc	r8, pc, asr r2
     4e8:	5152495f 	cmppl	r2, pc, asr r9
     4ec:	646e6148 	strbtvs	r6, [lr], #-328
     4f0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4f4:	505c3a44 	subspl	r3, ip, r4, asr #20
     4f8:	656a6f72 	strbvs	r6, [sl, #-3954]!
     4fc:	445c7463 	ldrbmi	r7, [ip], #-1123
     500:	49575241 	ldmdbmi	r7, {r0, r6, r9, ip, lr}^
     504:	4d435c4e 	stclmi	12, cr5, [r3, #-312]
     508:	5c303337 	ldcpl	3, cr3, [r0], #-220
     50c:	4d524946 	ldclmi	9, cr4, [r2, #-280]
     510:	45524157 	ldrbmi	r4, [r2, #-343]
     514:	374d435c 	smlsldcc	r4, sp, ip, r3
     518:	465f3033 	undefined
     51c:	574d5249 	strbpl	r5, [sp, -r9, asr #4]
     520:	00455241 	subeq	r5, r5, r1, asr #4
     524:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
     528:	6c646e61 	stclvs	14, cr6, [r4], #-388
     52c:	54007265 	strpl	r7, [r0], #-613
     530:	5f384d49 	svcpl	0x00384d49
     534:	5f4b5242 	svcpl	0x004b5242
     538:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     53c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     540:	44007265 	strmi	r7, [r0], #-613
     544:	5f32414d 	svcpl	0x0032414d
     548:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     54c:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     550:	5152495f 	cmppl	r2, pc, asr r9
     554:	646e6148 	strbtvs	r6, [lr], #-328
     558:	0072656c 	rsbseq	r6, r2, ip, ror #10
     55c:	31414d44 	cmpcc	r1, r4, asr #26
     560:	6168435f 	cmnvs	r8, pc, asr r3
     564:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     568:	52495f34 	subpl	r5, r9, #208	; 0xd0
     56c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     570:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     574:	43435200 	movtmi	r5, #12800	; 0x3200
     578:	5152495f 	cmppl	r2, pc, asr r9
     57c:	646e6148 	strbtvs	r6, [lr], #-328
     580:	0072656c 	rsbseq	r6, r2, ip, ror #10
     584:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     588:	64656e67 	strbtvs	r6, [r5], #-3687
     58c:	61686320 	cmnvs	r8, r0, lsr #6
     590:	4d440072 	stclmi	0, cr0, [r4, #-456]
     594:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     598:	6e6e6168 	powvsez	f6, f6, #0.0
     59c:	5f316c65 	svcpl	0x00316c65
     5a0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5a4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5a8:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     5ac:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     5b0:	31444556 	cmpcc	r4, r6, asr r5
     5b4:	45520030 	ldrbmi	r0, [r2, #-48]
     5b8:	56524553 	undefined
     5bc:	31314445 	teqcc	r1, r5, asr #8
     5c0:	53455200 	movtpl	r5, #20992	; 0x5200
     5c4:	45565245 	ldrbmi	r5, [r6, #-581]
     5c8:	00323144 	eorseq	r3, r2, r4, asr #2
     5cc:	45534552 	ldrbmi	r4, [r3, #-1362]
     5d0:	44455652 	strbmi	r5, [r5], #-1618
     5d4:	52003331 	andpl	r3, r0, #-1006632960	; 0xc4000000
     5d8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     5dc:	31444556 	cmpcc	r4, r6, asr r5
     5e0:	45520034 	ldrbmi	r0, [r2, #-52]
     5e4:	56524553 	undefined
     5e8:	35314445 	ldrcc	r4, [r1, #-1093]!
     5ec:	53455200 	movtpl	r5, #20992	; 0x5200
     5f0:	45565245 	ldrbmi	r5, [r6, #-581]
     5f4:	00363144 	eorseq	r3, r6, r4, asr #2
     5f8:	45534552 	ldrbmi	r4, [r3, #-1362]
     5fc:	44455652 	strbmi	r5, [r5], #-1618
     600:	52003731 	andpl	r3, r0, #12845056	; 0xc40000
     604:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     608:	31444556 	cmpcc	r4, r6, asr r5
     60c:	45520038 	ldrbmi	r0, [r2, #-56]
     610:	56524553 	undefined
     614:	39314445 	ldmdbcc	r1!, {r0, r2, r6, sl, lr}
     618:	54584500 	ldrbpl	r4, [r8], #-1280
     61c:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     620:	61485152 	cmpvs	r8, r2, asr r1
     624:	656c646e 	strbvs	r6, [ip, #-1134]!
     628:	50530072 	subspl	r0, r3, r2, ror r0
     62c:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     630:	61485152 	cmpvs	r8, r2, asr r1
     634:	656c646e 	strbvs	r6, [ip, #-1134]!
     638:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     63c:	555f314d 	ldrbpl	r3, [pc, #-333]	; 4f7 <__Stack_Size+0xf7>
     640:	52495f50 	subpl	r5, r9, #320	; 0x140
     644:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     648:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     64c:	6f687300 	svcvs	0x00687300
     650:	75207472 	strvc	r7, [r0, #-1138]!
     654:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     658:	2064656e 	rsbcs	r6, r4, lr, ror #10
     65c:	00746e69 	rsbseq	r6, r4, r9, ror #28
     660:	31414d44 	cmpcc	r1, r4, asr #26
     664:	6168435f 	cmnvs	r8, pc, asr r3
     668:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     66c:	52495f37 	subpl	r5, r9, #220	; 0xdc
     670:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     674:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     678:	4d495400 	cfstrdmi	mvd5, [r9]
     67c:	52495f35 	subpl	r5, r9, #212	; 0xd4
     680:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     684:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     688:	6d654d00 	stclvs	13, cr4, [r5]
     68c:	616e614d 	cmnvs	lr, sp, asr #2
     690:	78456567 	stmdavc	r5, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
     694:	74706563 	ldrbtvc	r6, [r0], #-1379
     698:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     69c:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
     6a0:	5152495f 	cmppl	r2, pc, asr r9
     6a4:	646e6148 	strbtvs	r6, [lr], #-328
     6a8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6ac:	5f445650 	svcpl	0x00445650
     6b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6b4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6b8:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     6bc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     6c0:	37444556 	smlsldcc	r4, r4, r6, r5
     6c4:	41535500 	cmpmi	r3, r0, lsl #10
     6c8:	5f325452 	svcpl	0x00325452
     6cc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6d0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6d4:	6c007265 	sfmvs	f7, 4, [r0], {101}
     6d8:	706d6554 	rsbvc	r6, sp, r4, asr r5
     6dc:	6f436200 	svcvs	0x00436200
     6e0:	00746e75 	rsbseq	r6, r4, r5, ror lr
     6e4:	6e69616d 	powvsez	f6, f1, #5.0
     6e8:	4d4f5200 	sfmmi	f5, 2, [pc]
     6ec:	494e495f 	stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     6f0:	4c414954 	mcrrmi	9, 5, r4, r1, cr4
     6f4:	5441445f 	strbpl	r4, [r1], #-1119
     6f8:	62670041 	rsbvs	r0, r7, #65	; 0x41
     6fc:	4244454c 	submi	r4, r4, #318767104	; 0x13000000
     700:	6b6e696c 	blvs	1b9acb8 <__Stack_Size+0x1b9a8b8>
     704:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     708:	00726574 	rsbseq	r6, r2, r4, ror r5
     70c:	33374d43 	teqcc	r7, #4288	; 0x10c0
     710:	50415f30 	subpl	r5, r1, r0, lsr pc
     714:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     718:	616d2f63 	cmnvs	sp, r3, ror #30
     71c:	632e6e69 	teqvs	lr, #1680	; 0x690
     720:	44785400 	ldrbtmi	r5, [r8], #-1024
     724:	65443631 	strbvs	r3, [r4, #-1585]
     728:	67694463 	strbvs	r4, [r9, -r3, ror #8]!
     72c:	62007469 	andvs	r7, r0, #1761607680	; 0x69000000
     730:	746e6553 	strbtvc	r6, [lr], #-1363
     734:	61746144 	cmnvs	r4, r4, asr #2
     738:	6d547700 	ldclvs	7, cr7, [r4]
     73c:	78540070 	ldmdavc	r4, {r4, r5, r6}^
     740:	78654844 	stmdavc	r5!, {r2, r6, fp, lr}^
     744:	446c0038 	strbtmi	r0, [ip], #-56
     748:	74696769 	strbtvc	r6, [r9], #-1897
     74c:	65537700 	ldrbvs	r7, [r3, #-1792]
     750:	6144746e 	cmpvs	r4, lr, ror #8
     754:	54006174 	strpl	r6, [r0], #-372
     758:	445f4478 	ldrbmi	r4, [pc], #1144	; 760 <__Stack_Size+0x360>
     75c:	535f6365 	cmppl	pc, #-1811939327	; 0x94000001
     760:	50620038 	rsbpl	r0, r2, r8, lsr r0
     764:	746e6972 	strbtvc	r6, [lr], #-2418
     768:	54006465 	strpl	r6, [r0], #-1125
     76c:	445f4478 	ldrbmi	r4, [pc], #1144	; 774 <__Stack_Size+0x374>
     770:	555f6365 	ldrbpl	r6, [pc, #-869]	; 413 <__Stack_Size+0x13>
     774:	54003233 	strpl	r3, [r0], #-563
     778:	445f4478 	ldrbmi	r4, [pc], #1144	; 780 <__Stack_Size+0x380>
     77c:	555f6365 	ldrbpl	r6, [pc, #-869]	; 41f <__Stack_Size+0x1f>
     780:	4d620038 	stclmi	0, cr0, [r2, #-224]!
     784:	73756e69 	cmnvc	r5, #1680	; 0x690
     788:	44785400 	ldrbtmi	r5, [r8], #-1024
     78c:	6365445f 	cmnvs	r5, #1593835520	; 0x5f000000
     790:	3631535f 	undefined
     794:	44785400 	ldrbtmi	r5, [r8], #-1024
     798:	6365445f 	cmnvs	r5, #1593835520	; 0x5f000000
     79c:	3233535f 	eorscc	r5, r3, #2080374785	; 0x7c000001
     7a0:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     7a4:	415f3033 	cmpmi	pc, r3, lsr r0
     7a8:	732f5050 	teqvc	pc, #80	; 0x50
     7ac:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
     7b0:	61697265 	cmnvs	r9, r5, ror #4
     7b4:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     7b8:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     7bc:	36317865 	ldrtcc	r7, [r1], -r5, ror #16
     7c0:	69447700 	stmdbvs	r4, {r8, r9, sl, ip, sp, lr}^
     7c4:	00746967 	rsbseq	r6, r4, r7, ror #18
     7c8:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     7cc:	32337865 	eorscc	r7, r3, #6619136	; 0x650000
     7d0:	6f4c6c00 	svcvs	0x004c6c00
     7d4:	5400676e 	strpl	r6, [r0], #-1902
     7d8:	445f4478 	ldrbmi	r4, [pc], #1144	; 7e0 <__Stack_Size+0x3e0>
     7dc:	555f6365 	ldrbpl	r6, [pc, #-869]	; 47f <__Stack_Size+0x7f>
     7e0:	62003631 	andvs	r3, r0, #51380224	; 0x3100000
     7e4:	65747942 	ldrbvs	r7, [r4, #-2370]!
     7e8:	44785400 	ldrbtmi	r5, [r8], #-1024
     7ec:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     7f0:	6200676e 	andvs	r6, r0, #28835840	; 0x1b80000
     7f4:	00706d54 	rsbseq	r6, r0, r4, asr sp
     7f8:	74614477 	strbtvc	r4, [r1], #-1143
     7fc:	546c0061 	strbtpl	r0, [ip], #-97
     800:	6c00706d 	stcvs	0, cr7, [r0], {109}
     804:	746e6553 	strbtvc	r6, [lr], #-1363
     808:	61746144 	cmnvs	r4, r4, asr #2
     80c:	61446200 	cmpvs	r4, r0, lsl #4
     810:	62006174 	andvs	r6, r0, #29	; 0x1d
     814:	69676944 	stmdbvs	r7!, {r2, r6, r8, fp, sp, lr}^
     818:	434c0074 	movtmi	r0, #49268	; 0xc074
     81c:	4900524b 	stmdbmi	r0, {r0, r1, r3, r6, r9, ip, lr}
     820:	4c5f5253 	lfmmi	f5, 2, [pc], {83}
     824:	525f4445 	subspl	r4, pc, #1157627904	; 0x45000000
     828:	545f4247 	ldrbpl	r4, [pc], #583	; 830 <__Stack_Size+0x430>
     82c:	52454d49 	subpl	r4, r5, #4672	; 0x1240
     830:	52534200 	subspl	r4, r3, #0	; 0x0
     834:	53490052 	movtpl	r0, #36946	; 0x9052
     838:	50535f52 	subspl	r5, r3, r2, asr pc
     83c:	45525f49 	ldrbmi	r5, [r2, #-3913]
     840:	77004441 	strvc	r4, [r0, -r1, asr #8]
     844:	5f44454c 	svcpl	0x0044454c
     848:	656d6954 	strbvs	r6, [sp, #-2388]!
     84c:	62670072 	rsbvs	r0, r7, #114	; 0x72
     850:	4844454c 	stmdami	r4, {r2, r3, r6, r8, sl, lr}^
     854:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
     858:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     85c:	415f3033 	cmpmi	pc, r3, lsr r0
     860:	732f5050 	teqvc	pc, #80	; 0x50
     864:	692f6372 	stmdbvs	pc!, {r1, r4, r5, r6, r8, r9, sp, lr}
     868:	632e7273 	teqvs	lr, #805306375	; 0x30000007
     86c:	4c626700 	stclmi	7, cr6, [r2]
     870:	77504445 	ldrbvc	r4, [r0, -r5, asr #8]
     874:	6267006d 	rsbvs	r0, r7, #109	; 0x6d
     878:	4844454c 	stmdami	r4, {r2, r3, r6, r8, sl, lr}^
     87c:	47646165 	strbmi	r6, [r4, -r5, ror #2]!
     880:	52534900 	subspl	r4, r3, #0	; 0x0
     884:	5a55425f 	bpl	1551208 <__Stack_Size+0x1550e08>
     888:	0052455a 	subseq	r4, r2, sl, asr r5
     88c:	44454c62 	strbmi	r4, [r5], #-3170
     890:	756f435f 	strbvc	r4, [pc, #-863]!	; 539 <__Stack_Size+0x139>
     894:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     898:	4c626700 	stclmi	7, cr6, [r2]
     89c:	65484445 	strbvs	r4, [r8, #-1093]
     8a0:	00526461 	subseq	r6, r2, r1, ror #8
     8a4:	776f4c62 	strbvc	r4, [pc, -r2, ror #24]!
     8a8:	74746142 	ldrbtvc	r6, [r4], #-322
     8ac:	43797265 	cmnmi	r9, #1342177286	; 0x50000006
     8b0:	746e756f 	strbtvc	r7, [lr], #-1391
     8b4:	654c6200 	strbvs	r6, [ip, #-512]
     8b8:	696c4264 	stmdbvs	ip!, {r2, r5, r6, r9, lr}^
     8bc:	6c466b6e 	mcrrvs	11, 6, r6, r6, cr14
     8c0:	67006761 	strvs	r6, [r0, -r1, ror #14]
     8c4:	6c694d62 	stclvs	13, cr4, [r9], #-392
     8c8:	63655369 	cmnvs	r5, #-1543503871	; 0xa4000001
     8cc:	52534900 	subspl	r4, r3, #0	; 0x0
     8d0:	736d315f 	cmnvc	sp, #-1073741801	; 0xc0000017
     8d4:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
     8d8:	67005245 	strvs	r5, [r0, -r5, asr #4]
     8dc:	44454c62 	strbmi	r4, [r5], #-3170
     8e0:	42657945 	rsbmi	r7, r5, #1130496	; 0x114000
     8e4:	4c626700 	stclmi	7, cr6, [r2]
     8e8:	79454445 	stmdbvc	r5, {r0, r2, r6, sl, lr}^
     8ec:	67004765 	strvs	r4, [r0, -r5, ror #14]
     8f0:	42535562 	subsmi	r5, r3, #411041792	; 0x18800000
     8f4:	616e455f 	cmnvs	lr, pc, asr r5
     8f8:	00656c62 	rsbeq	r6, r5, r2, ror #24
     8fc:	454c6267 	strbmi	r6, [ip, #-615]
     900:	65794544 	ldrbvs	r4, [r9, #-1348]!
     904:	53490052 	movtpl	r0, #36946	; 0x9052
     908:	41425f52 	cmpmi	r2, r2, asr pc
     90c:	52455454 	subpl	r5, r5, #1409286144	; 0x54000000
     910:	48435f59 	stmdami	r3, {r0, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
     914:	004b4345 	subeq	r4, fp, r5, asr #6
     918:	5f525349 	svcpl	0x00525349
     91c:	4f544f4d 	svcmi	0x00544f4d
     920:	4f435f52 	svcmi	0x00435f52
     924:	4f52544e 	svcmi	0x0052544e
     928:	677a004c 	ldrbvs	r0, [sl, -ip, asr #32]!
     92c:	78725f62 	ldmdavc	r2!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     930:	6568635f 	strbvs	r6, [r8, #-863]!
     934:	7a006b63 	bvc	1b6c8 <__Stack_Size+0x1b2c8>
     938:	695f6267 	ldmdbvs	pc, {r0, r1, r2, r5, r6, r9, sp, lr}^
     93c:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
     940:	7a696c61 	bvc	1a5bacc <__Stack_Size+0x1a5b6cc>
     944:	62670065 	rsbvs	r0, r7, #101	; 0x65
     948:	50766352 	rsbspl	r6, r6, r2, asr r3
     94c:	656b6361 	strbvs	r6, [fp, #-865]!
     950:	62670074 	rsbvs	r0, r7, #116	; 0x74
     954:	50766352 	rsbspl	r6, r6, r2, asr r3
     958:	656b6361 	strbvs	r6, [fp, #-865]!
     95c:	6d754e74 	ldclvs	14, cr4, [r5, #-464]!
     960:	646e5300 	strbtvs	r5, [lr], #-768
     964:	6b636150 	blvs	18d8eac <__Stack_Size+0x18d8aac>
     968:	63007465 	movwvs	r7, #1125	; 0x465
     96c:	6b636568 	blvs	18d9f14 <__Stack_Size+0x18d9b14>
     970:	006d7573 	rsbeq	r7, sp, r3, ror r5
     974:	5f62677a 	svcpl	0x0062677a
     978:	645f7872 	ldrbvs	r7, [pc], #2162	; 980 <__Stack_Size+0x580>
     97c:	00617461 	rsbeq	r7, r1, r1, ror #8
     980:	5f62677a 	svcpl	0x0062677a
     984:	6d726574 	cfldr64vs	mvdx6, [r2, #-464]!
     988:	74616e69 	strbtvc	r6, [r1], #-3689
     98c:	695a0065 	ldmdbvs	sl, {r0, r2, r5, r6}^
     990:	65656267 	strbvs	r6, [r5, #-615]!
     994:	7465535f 	strbtvc	r5, [r5], #-863
     998:	74617453 	strbtvc	r7, [r1], #-1107
     99c:	6f6c0065 	svcvs	0x006c0065
     9a0:	74796277 	ldrbtvc	r6, [r9], #-631
     9a4:	77670065 	strbvc	r0, [r7, -r5, rrx]!
     9a8:	44766352 	ldrbtmi	r6, [r6], #-850
     9ac:	00617461 	rsbeq	r7, r1, r1, ror #8
     9b0:	794d7767 	stmdbvc	sp, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
     9b4:	6267695a 	rsbvs	r6, r7, #1474560	; 0x168000
     9b8:	44496565 	strbmi	r6, [r9], #-1381
     9bc:	62677a00 	rsbvs	r7, r7, #0	; 0x0
     9c0:	5f78745f 	svcpl	0x0078745f
     9c4:	61746164 	cmnvs	r4, r4, ror #2
     9c8:	61635300 	cmnvs	r3, r0, lsl #6
     9cc:	67695a6e 	strbvs	r5, [r9, -lr, ror #20]!
     9d0:	00656562 	rsbeq	r6, r5, r2, ror #10
     9d4:	63656863 	cmnvs	r5, #6488064	; 0x630000
     9d8:	756f636b 	strbvc	r6, [pc, #-875]!	; 675 <__Stack_Size+0x275>
     9dc:	6800746e 	stmdavs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     9e0:	62686769 	rsbvs	r6, r8, #27525120	; 0x1a40000
     9e4:	00657479 	rsbeq	r7, r5, r9, ror r4
     9e8:	33374d43 	teqcc	r7, #4288	; 0x10c0
     9ec:	50415f30 	subpl	r5, r1, r0, lsr pc
     9f0:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     9f4:	697a2f63 	ldmdbvs	sl!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
     9f8:	65656267 	strbvs	r6, [r5, #-615]!
     9fc:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
     a00:	76635262 	strbtvc	r5, [r3], -r2, ror #4
     a04:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     a08:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     a0c:	65646e49 	strbvs	r6, [r4, #-3657]!
     a10:	63520078 	cmpvs	r2, #120	; 0x78
     a14:	6d754e76 	ldclvs	14, cr4, [r5, #-472]!
     a18:	776f5000 	strbvc	r5, [pc, -r0]!
     a1c:	74537265 	ldrbvc	r7, [r3], #-613
     a20:	00657461 	rsbeq	r7, r5, r1, ror #8
     a24:	63615070 	cmnvs	r1, #112	; 0x70
     a28:	0074656b 	rsbseq	r6, r4, fp, ror #10
     a2c:	5f62677a 	svcpl	0x0062677a
     a30:	5f6c6168 	svcpl	0x006c6168
     a34:	6e007872 	mcrvs	8, 0, r7, cr0, cr2, {3}
     a38:	61506d75 	cmpvs	r0, r5, ror sp
     a3c:	74656b63 	strbtvc	r6, [r5], #-2915
     a40:	75616200 	strbvc	r6, [r1, #-512]!
     a44:	74617264 	strbtvc	r7, [r1], #-612
     a48:	677a0065 	ldrbvs	r0, [sl, -r5, rrx]!
     a4c:	61685f62 	cmnvs	r8, r2, ror #30
     a50:	78745f6c 	ldmdavc	r4!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     a54:	62677a00 	rsbvs	r7, r7, #0	; 0x0
     a58:	6c61685f 	stclvs	8, cr6, [r1], #-380
     a5c:	6f6c635f 	svcvs	0x006c635f
     a60:	7a006573 	bvc	1a034 <__Stack_Size+0x19c34>
     a64:	685f6267 	ldmdavs	pc, {r0, r1, r2, r5, r6, r9, sp, lr}^
     a68:	6f5f6c61 	svcvs	0x005f6c61
     a6c:	006e6570 	rsbeq	r6, lr, r0, ror r5
     a70:	33374d43 	teqcc	r7, #4288	; 0x10c0
     a74:	50415f30 	subpl	r5, r1, r0, lsr pc
     a78:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     a7c:	677a2f63 	ldrbvs	r2, [sl, -r3, ror #30]!
     a80:	61685f62 	cmnvs	r8, r2, ror #30
     a84:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     a88:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     a8c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     a90:	65527265 	ldrbvs	r7, [r2, #-613]
     a94:	6f506461 	svcvs	0x00506461
     a98:	65746e69 	ldrbvs	r6, [r4, #-3689]!
     a9c:	54470072 	strbpl	r0, [r7], #-114
     aa0:	62005250 	andvs	r5, r0, #5	; 0x5
     aa4:	706d6554 	rsbvc	r6, sp, r4, asr r5
     aa8:	52626700 	rsbpl	r6, r2, #0	; 0x0
     aac:	42304478 	eorsmi	r4, r0, #2013265920	; 0x78000000
     ab0:	65666675 	strbvs	r6, [r6, #-1653]!
     ab4:	61655272 	smcvs	21794
     ab8:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^
     abc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     ac0:	52626700 	rsbpl	r6, r2, #0	; 0x0
     ac4:	00444978 	subeq	r4, r4, r8, ror r9
     ac8:	61506267 	cmpvs	r0, r7, ror #4
     acc:	656d6172 	strbvs	r6, [sp, #-370]!
     ad0:	4c726574 	cfldr64mi	mvdx6, [r2], #-464
     ad4:	74676e65 	strbtvc	r6, [r7], #-3685
     ad8:	62670068 	rsbvs	r0, r7, #104	; 0x68
     adc:	74614470 	strbtvc	r4, [r1], #-1136
     ae0:	7a695361 	bvc	1a5586c <__Stack_Size+0x1a5546c>
     ae4:	62670065 	rsbvs	r0, r7, #101	; 0x65
     ae8:	31447852 	cmpcc	r4, r2, asr r8
     aec:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     af0:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     af4:	50657469 	rsbpl	r7, r5, r9, ror #8
     af8:	746e696f 	strbtvc	r6, [lr], #-2415
     afc:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     b00:	74696157 	strbtvc	r6, [r9], #-343
     b04:	61726150 	cmnvs	r2, r0, asr r1
     b08:	6574656d 	ldrbvs	r6, [r4, #-1389]!
     b0c:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
     b10:	00687467 	rsbeq	r7, r8, r7, ror #8
     b14:	5f746942 	svcpl	0x00746942
     b18:	45534552 	ldrbmi	r4, [r3, #-1362]
     b1c:	62670054 	rsbvs	r0, r7, #84	; 0x54
     b20:	72615070 	rsbvc	r5, r1, #112	; 0x70
     b24:	74656d61 	strbtvc	r6, [r5], #-3425
     b28:	61527265 	cmpvs	r2, r5, ror #4
     b2c:	0065676e 	rsbeq	r6, r5, lr, ror #14
     b30:	636f7250 	cmnvs	pc, #5	; 0x5
     b34:	00737365 	rsbseq	r7, r3, r5, ror #6
     b38:	706d5462 	rsbvc	r5, sp, r2, ror #8
     b3c:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     b40:	43006874 	movwmi	r6, #2164	; 0x874
     b44:	3033374d 	eorscc	r3, r3, sp, asr #14
     b48:	5050415f 	subspl	r4, r0, pc, asr r1
     b4c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     b50:	5f4d432f 	svcpl	0x004d432f
     b54:	5f4c5844 	svcpl	0x004c5844
     b58:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
     b5c:	62670063 	rsbvs	r0, r7, #99	; 0x63
     b60:	65746e49 	ldrbvs	r6, [r4, #-3657]!
     b64:	70757272 	rsbsvc	r7, r5, r2, ror r2
     b68:	65684374 	strbvs	r4, [r8, #-884]!
     b6c:	72456b63 	subvc	r6, r5, #101376	; 0x18c00
     b70:	00726f72 	rsbseq	r6, r2, r2, ror pc
     b74:	69615762 	stmdbvs	r1!, {r1, r5, r6, r8, r9, sl, ip, lr}^
     b78:	49785274 	ldmdbmi	r8!, {r2, r4, r5, r6, r9, ip, lr}^
     b7c:	45620044 	strbmi	r0, [r2, #-68]!
     b80:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     b84:	70626700 	rsbvc	r6, r2, r0, lsl #14
     b88:	6e497854 	mcrvs	8, 2, r7, cr9, cr4, {2}
     b8c:	72726574 	rsbsvc	r6, r2, #486539264	; 0x1d000000
     b90:	42747075 	rsbsmi	r7, r4, #117	; 0x75
     b94:	65666675 	strbvs	r6, [r6, #-1653]!
     b98:	62670072 	rsbvs	r0, r7, #114	; 0x72
     b9c:	506c7844 	rsbpl	r7, ip, r4, asr #16
     ba0:	62007277 	andvs	r7, r0, #1879048199	; 0x70000007
     ba4:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     ba8:	00726574 	rsbseq	r6, r2, r4, ror r5
     bac:	65526267 	ldrbvs	r6, [r2, #-615]
     bb0:	72615067 	rsbvc	r5, r1, #103	; 0x67
     bb4:	74656d61 	strbtvc	r6, [r5], #-3425
     bb8:	654c7265 	strbvs	r7, [ip, #-613]
     bbc:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     bc0:	49626700 	stmdbmi	r2!, {r8, r9, sl, sp, lr}^
     bc4:	7274736e 	rsbsvc	r7, r4, #-1207959551	; 0xb8000001
     bc8:	69746375 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
     bcc:	57006e6f 	strpl	r6, [r0, -pc, ror #28]
     bd0:	65746972 	ldrbvs	r6, [r4, #-2418]!
     bd4:	746e6f43 	strbtvc	r6, [lr], #-3907
     bd8:	546c6f72 	strbtpl	r6, [ip], #-3954
     bdc:	656c6261 	strbvs	r6, [ip, #-609]!
     be0:	676e6152 	undefined
     be4:	65684365 	strbvs	r4, [r8, #-869]!
     be8:	67006b63 	strvs	r6, [r0, -r3, ror #22]
     bec:	44785462 	ldrbtmi	r5, [r8], #-1122
     bf0:	61725431 	cmnvs	r2, r1, lsr r4
     bf4:	696d736e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
     bf8:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
     bfc:	45620067 	strbmi	r0, [r2, #-103]!
     c00:	6441646e 	strbvs	r6, [r1], #-1134
     c04:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
     c08:	50620073 	rsbpl	r0, r2, r3, ror r0
     c0c:	49766572 	ldmdbmi	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     c10:	43620044 	cmnmi	r2, #68	; 0x44
     c14:	746e756f 	strbtvc	r7, [lr], #-1391
     c18:	52620030 	rsbpl	r0, r2, #48	; 0x30
     c1c:	72757465 	rsbsvc	r7, r5, #1694498816	; 0x65000000
     c20:	6267006e 	rsbvs	r0, r7, #110	; 0x6e
     c24:	41676552 	cmnmi	r7, r2, asr r5
     c28:	65726464 	ldrbvs	r6, [r2, #-1124]!
     c2c:	67007373 	smlsdxvs	r0, r3, r3, r7
     c30:	78527062 	ldmdavc	r2, {r1, r5, r6, ip, sp, lr}^
     c34:	75423144 	strbvc	r3, [r2, #-324]
     c38:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     c3c:	61576200 	cmpvs	r7, r0, lsl #4
     c40:	68437469 	stmdavs	r3, {r0, r3, r5, r6, sl, ip, sp, lr}^
     c44:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     c48:	62006d75 	andvs	r6, r0, #7488	; 0x1d40
     c4c:	74696157 	strbtvc	r6, [r9], #-343
     c50:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     c54:	42006874 	andmi	r6, r0, #7602176	; 0x740000
     c58:	535f7469 	cmppl	pc, #1761607680	; 0x69000000
     c5c:	52005445 	andpl	r5, r0, #1157627904	; 0x45000000
     c60:	41505f58 	cmpmi	r0, r8, asr pc
     c64:	54454b43 	strbpl	r4, [r5], #-2883
     c68:	4154535f 	cmpmi	r4, pc, asr r3
     c6c:	67005452 	smlsdvs	r0, r2, r4, r5
     c70:	42785462 	rsbsmi	r5, r8, #1644167168	; 0x62000000
     c74:	65666675 	strbvs	r6, [r6, #-1653]!
     c78:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
     c7c:	6f506574 	svcvs	0x00506574
     c80:	65746e69 	ldrbvs	r6, [r4, #-3689]!
     c84:	62670072 	rsbvs	r0, r7, #114	; 0x72
     c88:	72615070 	rsbvc	r5, r1, #112	; 0x70
     c8c:	74656d61 	strbtvc	r6, [r5], #-3425
     c90:	50007265 	andpl	r7, r0, r5, ror #4
     c94:	65636f72 	strbvs	r6, [r3, #-3954]!
     c98:	66417373 	undefined
     c9c:	57726574 	undefined
     ca0:	69746972 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     ca4:	6700676e 	strvs	r6, [r0, -lr, ror #14]
     ca8:	44785262 	ldrbtmi	r5, [r8], #-610
     cac:	66754231 	undefined
     cb0:	52726566 	rsbspl	r6, r2, #427819008	; 0x19800000
     cb4:	50646165 	rsbpl	r6, r4, r5, ror #2
     cb8:	746e696f 	strbtvc	r6, [lr], #-2415
     cbc:	67007265 	strvs	r7, [r0, -r5, ror #4]
     cc0:	44785462 	ldrbtmi	r5, [r8], #-1122
     cc4:	61725430 	cmnvs	r2, r0, lsr r4
     cc8:	696d736e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
     ccc:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
     cd0:	62670067 	rsbvs	r0, r7, #103	; 0x67
     cd4:	30447852 	subcc	r7, r4, r2, asr r8
     cd8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     cdc:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     ce0:	50657469 	rsbpl	r7, r5, r9, ror #8
     ce4:	746e696f 	strbtvc	r6, [lr], #-2415
     ce8:	57007265 	strpl	r7, [r0, -r5, ror #4]
     cec:	65746972 	ldrbvs	r6, [r4, #-2418]!
     cf0:	746e6f43 	strbtvc	r6, [lr], #-3907
     cf4:	546c6f72 	strbtpl	r6, [ip], #-3954
     cf8:	656c6261 	strbvs	r6, [ip, #-609]!
     cfc:	53494400 	movtpl	r4, #37888	; 0x9400
     d00:	454c4241 	strbmi	r4, [ip, #-577]
     d04:	74655200 	strbtvc	r5, [r5], #-512
     d08:	506e7275 	rsbpl	r7, lr, r5, ror r2
     d0c:	656b6361 	strbvs	r6, [fp, #-865]!
     d10:	58520074 	ldmdapl	r2, {r2, r4, r5, r6}^
     d14:	4341505f 	movtmi	r5, #4191	; 0x105f
     d18:	5f54454b 	svcpl	0x0054454b
     d1c:	454d4954 	strbmi	r4, [sp, #-2388]
     d20:	0054554f 	subseq	r5, r4, pc, asr #10
     d24:	52706267 	rsbspl	r6, r0, #1879048198	; 0x70000006
     d28:	61506765 	cmpvs	r0, r5, ror #14
     d2c:	656d6172 	strbvs	r6, [sp, #-370]!
     d30:	00726574 	rsbseq	r6, r2, r4, ror r5
     d34:	52706267 	rsbspl	r6, r0, #1879048198	; 0x70000006
     d38:	746e4978 	strbtvc	r4, [lr], #-2424
     d3c:	75727265 	ldrbvc	r7, [r2, #-613]!
     d40:	75427470 	strbvc	r7, [r2, #-1136]
     d44:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     d48:	70626700 	rsbvc	r6, r2, r0, lsl #14
     d4c:	30447854 	subcc	r7, r4, r4, asr r8
     d50:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     d54:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     d58:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     d5c:	66783074 	undefined
     d60:	4c620066 	stclmi	0, cr0, [r2], #-408
     d64:	74676e65 	strbtvc	r6, [r7], #-3685
     d68:	62670068 	rsbvs	r0, r7, #104	; 0x68
     d6c:	75427852 	strbvc	r7, [r2, #-2130]
     d70:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     d74:	64616552 	strbtvs	r6, [r1], #-1362
     d78:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     d7c:	00726574 	rsbseq	r6, r2, r4, ror r5
     d80:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     d84:	75423144 	strbvc	r3, [r2, #-324]
     d88:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     d8c:	64616552 	strbtvs	r6, [r1], #-1362
     d90:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     d94:	00726574 	rsbseq	r6, r2, r4, ror r5
     d98:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     d9c:	75423044 	strbvc	r3, [r2, #-68]
     da0:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     da4:	74697257 	strbtvc	r7, [r9], #-599
     da8:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^
     dac:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     db0:	69467700 	stmdbvs	r6, {r8, r9, sl, ip, sp, lr}^
     db4:	44646578 	strbtmi	r6, [r4], #-1400
     db8:	00617461 	rsbeq	r7, r1, r1, ror #8
     dbc:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
     dc0:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     dc4:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     dc8:	50657469 	rsbpl	r7, r5, r9, ror #8
     dcc:	746e696f 	strbtvc	r6, [lr], #-2415
     dd0:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     dd4:	706d6f43 	rsbvc	r6, sp, r3, asr #30
     dd8:	6e61696c 	cdpvs	9, 6, cr6, cr1, cr12, {3}
     ddc:	6c466563 	cfstr64vs	mvdx6, [r6], {99}
     de0:	67006761 	strvs	r6, [r0, -r1, ror #14]
     de4:	44785462 	ldrbtmi	r5, [r8], #-1122
     de8:	66754230 	undefined
     dec:	52726566 	rsbspl	r6, r2, #427819008	; 0x19800000
     df0:	50646165 	rsbpl	r6, r4, r5, ror #2
     df4:	746e696f 	strbtvc	r6, [lr], #-2415
     df8:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     dfc:	63656843 	cmnvs	r5, #4390912	; 0x430000
     e00:	6d75536b 	ldclvs	3, cr5, [r5, #-428]!
     e04:	65547700 	ldrbvs	r7, [r4, #-1792]
     e08:	6200706d 	andvs	r7, r0, #109	; 0x6d
     e0c:	65786946 	ldrbvs	r6, [r8, #-2374]!
     e10:	74614464 	strbtvc	r4, [r1], #-1124
     e14:	62670061 	rsbvs	r0, r7, #97	; 0x61
     e18:	44785270 	ldrbtmi	r5, [r8], #-624
     e1c:	66754230 	undefined
     e20:	00726566 	rsbseq	r6, r2, r6, ror #10
     e24:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     e28:	75423144 	strbvc	r3, [r2, #-324]
     e2c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     e30:	74697257 	strbtvc	r7, [r9], #-599
     e34:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^
     e38:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     e3c:	61576200 	cmpvs	r7, r0, lsl #4
     e40:	6e497469 	cdpvs	4, 4, cr7, cr9, cr9, {3}
     e44:	75727473 	ldrbvc	r7, [r2, #-1139]!
     e48:	6f697463 	svcvs	0x00697463
     e4c:	6267006e 	rsbvs	r0, r7, #110	; 0x6e
     e50:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     e54:	64644174 	strbtvs	r4, [r4], #-372
     e58:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     e5c:	70626700 	rsbvc	r6, r2, r0, lsl #14
     e60:	31447854 	cmpcc	r4, r4, asr r8
     e64:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     e68:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     e6c:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
     e70:	6f747475 	svcvs	0x00747475
     e74:	6572006e 	ldrbvs	r0, [r2, #-110]!
     e78:	6c617674 	stclvs	6, cr7, [r1], #-464
     e7c:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     e80:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^
     e84:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
     e88:	75622f63 	strbvc	r2, [r2, #-3939]!
     e8c:	6e6f7474 	mcrvs	4, 3, r7, cr15, cr4, {3}
     e90:	4300632e 	movwmi	r6, #814	; 0x32e
     e94:	3033374d 	eorscc	r3, r3, sp, asr #14
     e98:	2f57485f 	svccs	0x0057485f
     e9c:	2f637273 	svccs	0x00637273
     ea0:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
     ea4:	454c0063 	strbmi	r0, [ip, #-99]
     ea8:	47525f44 	ldrbmi	r5, [r2, -r4, asr #30]
     eac:	65535f42 	ldrbvs	r5, [r3, #-3906]
     eb0:	61745374 	cmnvs	r4, r4, ror r3
     eb4:	4c006574 	cfstr32mi	mvfx6, [r0], {116}
     eb8:	535f4445 	cmppl	pc, #1157627904	; 0x45000000
     ebc:	74537465 	ldrbvc	r7, [r3], #-1125
     ec0:	00657461 	rsbeq	r7, r5, r1, ror #8
     ec4:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
     ec8:	65746174 	ldrbvs	r6, [r4, #-372]!
     ecc:	44454c00 	strbmi	r4, [r5], #-3072
     ed0:	4247525f 	submi	r5, r7, #-268435451	; 0xf0000005
     ed4:	7465475f 	strbtvc	r4, [r5], #-1887
     ed8:	74617453 	strbtvc	r7, [r1], #-1107
     edc:	454c0065 	strbmi	r0, [ip, #-101]
     ee0:	4f505f44 	svcmi	0x00505f44
     ee4:	4c005452 	cfstrsmi	mvf5, [r0], {82}
     ee8:	475f4445 	ldrbmi	r4, [pc, -r5, asr #8]
     eec:	74537465 	ldrbvc	r7, [r3], #-1125
     ef0:	00657461 	rsbeq	r7, r5, r1, ror #8
     ef4:	4f495047 	svcmi	0x00495047
     ef8:	646f4d5f 	strbtvs	r4, [pc], #3423	; f00 <__Stack_Size+0xb00>
     efc:	754f5f65 	strbvc	r5, [pc, #-3941]	; ffffff9f <SCS_BASE+0x1fff1f9f>
     f00:	50505f74 	subspl	r5, r0, r4, ror pc
     f04:	52524500 	subspl	r4, r2, #0	; 0x0
     f08:	5300524f 	movwpl	r5, #591	; 0x24f
     f0c:	00315251 	eorseq	r5, r1, r1, asr r2
     f10:	32525153 	subscc	r5, r2, #-1073741804	; 0xc0000014
     f14:	52515300 	subspl	r5, r1, #0	; 0x0
     f18:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
     f1c:	72505f4d 	subsvc	r5, r0, #308	; 0x134
     f20:	61637365 	cmnvs	r3, r5, ror #6
     f24:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f28:	5f4d4954 	svcpl	0x004d4954
     f2c:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
     f30:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     f34:	65446570 	strbvs	r6, [r4, #-1392]
     f38:	50470066 	subpl	r0, r7, r6, rrx
     f3c:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     f40:	0065646f 	rsbeq	r6, r5, pc, ror #8
     f44:	5f4d4954 	svcpl	0x004d4954
     f48:	6f50434f 	svcvs	0x0050434f
     f4c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
     f50:	47007974 	smlsdxmi	r0, r4, r9, r7
     f54:	5f4f4950 	svcpl	0x004f4950
     f58:	006e6950 	rsbeq	r6, lr, r0, asr r9
     f5c:	5f495053 	svcpl	0x00495053
     f60:	0053534e 	subseq	r5, r3, lr, asr #6
     f64:	5f434441 	svcpl	0x00434441
     f68:	74696e49 	strbtvc	r6, [r9], #-3657
     f6c:	75727453 	ldrbvc	r7, [r2, #-1107]!
     f70:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     f74:	75460065 	strbvc	r0, [r6, #-101]
     f78:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     f7c:	6c616e6f 	stclvs	14, cr6, [r1], #-444
     f80:	74617453 	strbtvc	r7, [r1], #-1107
     f84:	61420065 	cmpvs	r2, r5, rrx
     f88:	61726475 	cmnvs	r2, r5, ror r4
     f8c:	445f6574 	ldrbmi	r6, [pc], #1396	; f94 <__Stack_Size+0xb94>
     f90:	55004c58 	strpl	r4, [r0, #-3160]
     f94:	54524153 	ldrbpl	r4, [r2], #-339
     f98:	7465475f 	strbtvc	r4, [r5], #-1887
     f9c:	64756142 	ldrbtvs	r6, [r5], #-322
     fa0:	65746172 	ldrbvs	r6, [r4, #-370]!
     fa4:	72724500 	rsbsvc	r4, r2, #0	; 0x0
     fa8:	7453726f 	ldrbvc	r7, [r3], #-623
     fac:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     fb0:	43585200 	cmpmi	r8, #0	; 0x0
     fb4:	00524352 	subseq	r4, r2, r2, asr r3
     fb8:	5f495053 	svcpl	0x00495053
     fbc:	50435243 	subpl	r5, r3, r3, asr #4
     fc0:	6e796c6f 	cdpvs	12, 7, cr6, cr9, cr15, {3}
     fc4:	61696d6f 	cmnvs	r9, pc, ror #26
     fc8:	5355006c 	cmppl	r5, #108	; 0x6c
     fcc:	5f545241 	svcpl	0x00545241
     fd0:	64726f57 	ldrbtvs	r6, [r2], #-3927
     fd4:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     fd8:	54006874 	strpl	r6, [r0], #-2164
     fdc:	505f4d49 	subspl	r4, pc, r9, asr #26
     fe0:	6f697265 	svcvs	0x00697265
     fe4:	53550064 	cmppl	r5, #100	; 0x64
     fe8:	5f545241 	svcpl	0x00545241
     fec:	706f7453 	rsbvc	r7, pc, r3, asr r4
     ff0:	73746942 	cmnvc	r4, #1081344	; 0x108000
     ff4:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     ff8:	7269465f 	rsbvc	r4, r9, #99614720	; 0x5f00000
     ffc:	69427473 	stmdbvs	r2, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1000:	61420074 	cmpvs	r2, r4, ror r0
    1004:	61726475 	cmnvs	r2, r5, ror r4
    1008:	5a5f6574 	bpl	17da5e0 <__Stack_Size+0x17da1e0>
    100c:	45424749 	strbmi	r4, [r2, #-1865]
    1010:	49540045 	ldmdbmi	r4, {r0, r2, r6}^
    1014:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1018:	656c6449 	strbvs	r6, [ip, #-1097]!
    101c:	74617453 	strbtvc	r7, [r1], #-1107
    1020:	50530065 	subspl	r0, r3, r5, rrx
    1024:	6e495f49 	cdpvs	15, 4, cr5, cr9, cr9, {2}
    1028:	74537469 	ldrbvc	r7, [r3], #-1129
    102c:	74637572 	strbtvc	r7, [r3], #-1394
    1030:	00657275 	rsbeq	r7, r5, r5, ror r2
    1034:	31524343 	cmpcc	r2, r3, asr #6
    1038:	6c61565f 	stclvs	6, cr5, [r1], #-380
    103c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1040:	70535f4f 	subsvc	r5, r3, pc, asr #30
    1044:	5f646565 	svcpl	0x00646565
    1048:	7a484d32 	bvc	1214518 <__Stack_Size+0x1214118>
    104c:	43444100 	movtmi	r4, #16640	; 0x4100
    1050:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1054:	70795474 	rsbsvc	r5, r9, r4, ror r4
    1058:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    105c:	4d495400 	cfstrdmi	mvd5, [r9]
    1060:	6c75505f 	ldclvs	0, cr5, [r5], #-380
    1064:	55006573 	strpl	r6, [r0, #-1395]
    1068:	54524153 	ldrbpl	r4, [r2], #-339
    106c:	7561425f 	strbvc	r4, [r1, #-607]!
    1070:	74615264 	strbtvc	r5, [r1], #-612
    1074:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1078:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    107c:	446b636f 	strbtmi	r6, [fp], #-879
    1080:	73697669 	cmnvc	r9, #110100480	; 0x6900000
    1084:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1088:	33374d43 	teqcc	r7, #4288	; 0x10c0
    108c:	57485f30 	smlaldxpl	r5, r8, r0, pc
    1090:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1094:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    1098:	5f6d6574 	svcpl	0x006d6574
    109c:	74696e69 	strbtvc	r6, [r9], #-3689
    10a0:	5300632e 	movwpl	r6, #814	; 0x32e
    10a4:	445f4950 	ldrbmi	r4, [pc], #2384	; 10ac <__Stack_Size+0xcac>
    10a8:	63657269 	cmnvs	r5, #-1879048186	; 0x90000006
    10ac:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    10b0:	4d495400 	cfstrdmi	mvd5, [r9]
    10b4:	74754f5f 	ldrbtvc	r4, [r5], #-3935
    10b8:	53747570 	cmnpl	r4, #469762048	; 0x1c000000
    10bc:	65746174 	ldrbvs	r6, [r4, #-372]!
    10c0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    10c4:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    10c8:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    10cc:	65446570 	strbvs	r6, [r4, #-1392]
    10d0:	50470066 	subpl	r0, r7, r6, rrx
    10d4:	535f4f49 	cmppl	pc, #292	; 0x124
    10d8:	64656570 	strbtvs	r6, [r5], #-1392
    10dc:	4d30315f 	ldfmis	f3, [r0, #-380]!
    10e0:	42007a48 	andmi	r7, r0, #294912	; 0x48000
    10e4:	657a7a75 	ldrbvs	r7, [sl, #-2677]!
    10e8:	6f435f72 	svcvs	0x00435f72
    10ec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    10f0:	74617275 	strbtvc	r7, [r1], #-629
    10f4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    10f8:	5f434441 	svcpl	0x00434441
    10fc:	6e616353 	mcrvs	3, 3, r6, cr1, cr3, {2}
    1100:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1104:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1108:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    110c:	6f4d5f4f 	svcvs	0x004d5f4f
    1110:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^
    1114:	47004450 	smlsdmi	r0, r0, r4, r4
    1118:	5f4f4950 	svcpl	0x004f4950
    111c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1120:	5550495f 	ldrbpl	r4, [r0, #-2399]
    1124:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1128:	6f4d5f4f 	svcvs	0x004d5f4f
    112c:	4f5f6564 	svcmi	0x005f6564
    1130:	4f5f7475 	svcmi	0x005f7475
    1134:	564e0044 	strbpl	r0, [lr], -r4, asr #32
    1138:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
    113c:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1140:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1144:	646d436c 	strbtvs	r4, [sp], #-876
    1148:	43585400 	cmpmi	r8, #0	; 0x0
    114c:	00524352 	subseq	r4, r2, r2, asr r3
    1150:	5f4d4954 	svcpl	0x004d4954
    1154:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    1158:	74537469 	ldrbvc	r7, [r3], #-1129
    115c:	74637572 	strbtvc	r7, [r3], #-1394
    1160:	00657275 	rsbeq	r7, r5, r5, ror r2
    1164:	5f4d4954 	svcpl	0x004d4954
    1168:	65706552 	ldrbvs	r6, [r0, #-1362]!
    116c:	69746974 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, fp, sp, lr}^
    1170:	6f436e6f 	svcvs	0x00436e6f
    1174:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1178:	53550072 	cmppl	r5, #114	; 0x72
    117c:	5f545241 	svcpl	0x00545241
    1180:	74696e49 	strbtvc	r6, [r9], #-3657
    1184:	65707954 	ldrbvs	r7, [r0, #-2388]!
    1188:	00666544 	rsbeq	r6, r6, r4, asr #10
    118c:	5f4d4954 	svcpl	0x004d4954
    1190:	504e434f 	subpl	r4, lr, pc, asr #6
    1194:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1198:	00797469 	rsbseq	r7, r9, r9, ror #8
    119c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    11a0:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    11a4:	74537469 	ldrbvc	r7, [r3], #-1129
    11a8:	74637572 	strbtvc	r7, [r3], #-1394
    11ac:	00657275 	rsbeq	r7, r5, r5, ror r2
    11b0:	64756142 	ldrbtvs	r6, [r5], #-322
    11b4:	65746172 	ldrbvs	r6, [r4, #-370]!
    11b8:	0043505f 	subeq	r5, r3, pc, asr r0
    11bc:	43435553 	movtmi	r5, #13651	; 0x3553
    11c0:	00535345 	subseq	r5, r3, r5, asr #6
    11c4:	5f434441 	svcpl	0x00434441
    11c8:	746e6f43 	strbtvc	r6, [lr], #-3907
    11cc:	6f756e69 	svcvs	0x00756e69
    11d0:	6f437375 	svcvs	0x00437375
    11d4:	6f4d766e 	svcvs	0x004d766e
    11d8:	4e006564 	cfsh32mi	mvfx6, mvfx0, #52
    11dc:	5f434956 	svcpl	0x00434956
    11e0:	74696e49 	strbtvc	r6, [r9], #-3657
    11e4:	75727453 	ldrbvc	r7, [r2, #-1107]!
    11e8:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
    11ec:	44410065 	strbmi	r0, [r1], #-101
    11f0:	624e5f43 	subvs	r5, lr, #268	; 0x10c
    11f4:	43664f72 	cmnmi	r6, #456	; 0x1c8
    11f8:	6e6e6168 	powvsez	f6, f6, #0.0
    11fc:	53006c65 	movwpl	r6, #3173	; 0xc65
    1200:	4d5f4950 	ldclmi	9, cr4, [pc, #-320]
    1204:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1208:	5f4d4954 	svcpl	0x004d4954
    120c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1210:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!
    1214:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1218:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    121c:	6f4d5f54 	svcvs	0x004d5f54
    1220:	43006564 	movwmi	r6, #1380	; 0x564
    1224:	5f335243 	svcpl	0x00335243
    1228:	006c6156 	rsbeq	r6, ip, r6, asr r1
    122c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1230:	61485f54 	cmpvs	r8, r4, asr pc
    1234:	61776472 	cmnvs	r7, r2, ror r4
    1238:	6c466572 	cfstr64vs	mvdx6, [r6], {114}
    123c:	6f43776f 	svcvs	0x0043776f
    1240:	6f72746e 	svcvs	0x0072746e
    1244:	4441006c 	strbmi	r0, [r1], #-108
    1248:	6f435f43 	svcvs	0x00435f43
    124c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1250:	74617275 	strbtvc	r7, [r1], #-629
    1254:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1258:	5f495053 	svcpl	0x00495053
    125c:	41485043 	cmpmi	r8, r3, asr #32
    1260:	73795300 	cmnvc	r9, #0	; 0x0
    1264:	6b636954 	blvs	18db7bc <__Stack_Size+0x18db3bc>
    1268:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    126c:	75676966 	strbvc	r6, [r7, #-2406]!
    1270:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1274:	52006e6f 	andpl	r6, r0, #1776	; 0x6f0
    1278:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    127c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1280:	61727567 	cmnvs	r2, r7, ror #10
    1284:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1288:	4d495400 	cfstrdmi	mvd5, [r9]
    128c:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    1290:	656c6449 	strbvs	r6, [ip, #-1097]!
    1294:	74617453 	strbtvc	r7, [r1], #-1107
    1298:	50470065 	subpl	r0, r7, r5, rrx
    129c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
    12a0:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    12a4:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    12a8:	65727574 	ldrbvs	r7, [r2, #-1396]!
    12ac:	51534a00 	cmppl	r3, r0, lsl #20
    12b0:	50530052 	subspl	r0, r3, r2, asr r0
    12b4:	61425f49 	cmpvs	r2, r9, asr #30
    12b8:	61526475 	cmpvs	r2, r5, ror r4
    12bc:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
    12c0:	61637365 	cmnvs	r3, r5, ror #6
    12c4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    12c8:	4349564e 	movtmi	r5, #38478	; 0x964e
    12cc:	5152495f 	cmppl	r2, pc, asr r9
    12d0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    12d4:	006c656e 	rsbeq	r6, ip, lr, ror #10
    12d8:	5f495053 	svcpl	0x00495053
    12dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    12e0:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    12e4:	6f697461 	svcvs	0x00697461
    12e8:	5047006e 	subpl	r0, r7, lr, rrx
    12ec:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
    12f0:	5f65646f 	svcpl	0x0065646f
    12f4:	4f5f4641 	svcmi	0x005f4641
    12f8:	69540044 	ldmdbvs	r4, {r2, r6}^
    12fc:	5f72656d 	svcpl	0x0072656d
    1300:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1304:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1308:	6f697461 	svcvs	0x00697461
    130c:	4d53006e 	ldclmi	0, cr0, [r3, #-440]
    1310:	00315250 	eorseq	r5, r1, r0, asr r2
    1314:	52504d53 	subspl	r4, r0, #5312	; 0x14c0
    1318:	32490032 	subcc	r0, r9, #50	; 0x32
    131c:	00525053 	subseq	r5, r2, r3, asr r0
    1320:	4f495047 	svcmi	0x00495047
    1324:	65657053 	strbvs	r7, [r5, #-83]!
    1328:	79545f64 	ldmdbvc	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    132c:	65446570 	strbvs	r6, [r4, #-1392]
    1330:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    1334:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1338:	65646f4d 	strbvs	r6, [r4, #-3917]!
    133c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1340:	6f4d5f4f 	svcvs	0x004d5f4f
    1344:	415f6564 	cmpmi	pc, r4, ror #10
    1348:	4a004e49 	bmi	14c74 <__Stack_Size+0x14874>
    134c:	00315244 	eorseq	r5, r1, r4, asr #4
    1350:	3252444a 	subscc	r4, r2, #1241513984	; 0x4a000000
    1354:	52444a00 	subpl	r4, r4, #0	; 0x0
    1358:	444a0033 	strbmi	r0, [sl], #-51
    135c:	47003452 	smlsdmi	r0, r2, r4, r3
    1360:	5f4f4950 	svcpl	0x004f4950
    1364:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1368:	5f46415f 	svcpl	0x0046415f
    136c:	47005050 	smlsdmi	r0, r0, r0, r5
    1370:	5f4f4950 	svcpl	0x004f4950
    1374:	65657053 	strbvs	r7, [r5, #-83]!
    1378:	44410064 	strbmi	r0, [r1], #-100
    137c:	61445f43 	cmpvs	r4, r3, asr #30
    1380:	6c416174 	stfvse	f6, [r1], {116}
    1384:	006e6769 	rsbeq	r6, lr, r9, ror #14
    1388:	4f495047 	svcmi	0x00495047
    138c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1390:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1394:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1398:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    139c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    13a0:	70795474 	rsbsvc	r5, r9, r4, ror r4
    13a4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    13a8:	4d495400 	cfstrdmi	mvd5, [r9]
    13ac:	74754f5f 	ldrbtvc	r4, [r5], #-3935
    13b0:	4e747570 	mrcmi	5, 3, r7, cr4, cr0, {3}
    13b4:	74617453 	strbtvc	r7, [r1], #-1107
    13b8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    13bc:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    13c0:	6142656d 	cmpvs	r2, sp, ror #10
    13c4:	74536573 	ldrbvc	r6, [r3], #-1395
    13c8:	74637572 	strbtvc	r7, [r3], #-1394
    13cc:	00657275 	rsbeq	r7, r5, r5, ror r2
    13d0:	74737953 	ldrbtvc	r7, [r3], #-2387
    13d4:	435f6d65 	cmpmi	pc, #6464	; 0x1940
    13d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    13dc:	61727567 	cmnvs	r2, r7, ror #10
    13e0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    13e4:	43524300 	cmpmi	r2, #0	; 0x0
    13e8:	43005250 	movwmi	r5, #592	; 0x250
    13ec:	5f325243 	svcpl	0x00325243
    13f0:	006c6156 	rsbeq	r6, ip, r6, asr r1
    13f4:	4f495047 	svcmi	0x00495047
    13f8:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    13fc:	70795474 	rsbsvc	r5, r9, r4, ror r4
    1400:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1404:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1408:	70535f4f 	subsvc	r5, r3, pc, asr #30
    140c:	5f646565 	svcpl	0x00646565
    1410:	484d3035 	stmdami	sp, {r0, r2, r4, r5, ip, sp}^
    1414:	5355007a 	cmppl	r5, #122	; 0x7a
    1418:	5f545241 	svcpl	0x00545241
    141c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1420:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1424:	6f697461 	svcvs	0x00697461
    1428:	564e006e 	strbpl	r0, [lr], -lr, rrx
    142c:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    1430:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1434:	61727567 	cmnvs	r2, r7, ror #10
    1438:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    143c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1440:	6f435f4f 	svcvs	0x00435f4f
    1444:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1448:	74617275 	strbtvc	r7, [r1], #-629
    144c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1450:	43533249 	cmpmi	r3, #-1879048188	; 0x90000004
    1454:	00524746 	subseq	r4, r2, r6, asr #14
    1458:	4349564e 	movtmi	r5, #38478	; 0x964e
    145c:	5152495f 	cmppl	r2, pc, asr r9
    1460:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1464:	536c656e 	cmnpl	ip, #461373440	; 0x1b800000
    1468:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
    146c:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1470:	55007974 	strpl	r7, [r0, #-2420]
    1474:	54524153 	ldrbpl	r4, [r2], #-339
    1478:	7261505f 	rsbvc	r5, r1, #95	; 0x5f
    147c:	00797469 	rsbseq	r7, r9, r9, ror #8
    1480:	5f434441 	svcpl	0x00434441
    1484:	65747845 	ldrbvs	r7, [r4, #-2117]!
    1488:	6c616e72 	stclvs	14, cr6, [r1], #-456
    148c:	67697254 	undefined
    1490:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1494:	4d495400 	cfstrdmi	mvd5, [r9]
    1498:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    149c:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    14a0:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    14a4:	70795474 	rsbsvc	r5, r9, r4, ror r4
    14a8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    14ac:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
    14b0:	4a003152 	bmi	da00 <__Stack_Size+0xd600>
    14b4:	3252464f 	subscc	r4, r2, #82837504	; 0x4f00000
    14b8:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
    14bc:	4a003352 	bmi	e20c <__Stack_Size+0xde0c>
    14c0:	3452464f 	ldrbcc	r4, [r2], #-1615
    14c4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14c8:	52495f43 	subpl	r5, r9, #268	; 0x10c
    14cc:	61684351 	cmnvs	r8, r1, asr r3
    14d0:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    14d4:	65657250 	strbvs	r7, [r5, #-592]!
    14d8:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    14dc:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    14e0:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    14e4:	53007974 	movwpl	r7, #2420	; 0x974
    14e8:	445f4950 	ldrbmi	r4, [pc], #2384	; 14f0 <__Stack_Size+0x10f0>
    14ec:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    14f0:	00657a69 	rsbeq	r7, r5, r9, ror #20
    14f4:	4f495047 	svcmi	0x00495047
    14f8:	646f4d5f 	strbtvs	r4, [pc], #3423	; 1500 <__Stack_Size+0x1100>
    14fc:	4e495f65 	cdpmi	15, 4, cr5, cr9, cr5, {3}
    1500:	4f4c465f 	svcmi	0x004c465f
    1504:	4e495441 	cdpmi	4, 4, cr5, cr9, cr1, {2}
    1508:	50530047 	subspl	r0, r3, r7, asr #32
    150c:	50435f49 	subpl	r5, r3, r9, asr #30
    1510:	48004c4f 	stmdami	r0, {r0, r1, r2, r3, r6, sl, fp, lr}
    1514:	74534553 	ldrbvc	r4, [r3], #-1363
    1518:	55747261 	ldrbpl	r7, [r4, #-609]!
    151c:	61745370 	cmnvs	r4, r0, ror r3
    1520:	00737574 	rsbseq	r7, r3, r4, ror r5
    1524:	5f434441 	svcpl	0x00434441
    1528:	65646f4d 	strbvs	r6, [r4, #-3917]!
    152c:	6c786400 	cfldrdvs	mvd6, [r8]
    1530:	7465735f 	strbtvc	r7, [r5], #-863
    1534:	776f705f 	undefined
    1538:	43007265 	movwmi	r7, #613	; 0x265
    153c:	3033374d 	eorscc	r3, r3, sp, asr #14
    1540:	2f57485f 	svccs	0x0057485f
    1544:	2f637273 	svccs	0x00637273
    1548:	74737973 	ldrbtvc	r7, [r3], #-2419
    154c:	665f6d65 	ldrbvs	r6, [pc], -r5, ror #26
    1550:	2e636e75 	mcrcs	14, 3, r6, cr3, cr5, {3}
    1554:	4c460063 	mcrrmi	0, 6, r0, r6, cr3
    1558:	5f485341 	svcpl	0x00485341
    155c:	504d4f43 	subpl	r4, sp, r3, asr #30
    1560:	4554454c 	ldrbmi	r4, [r4, #-1356]
    1564:	414c4600 	cmpmi	ip, r0, lsl #12
    1568:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
    156c:	00595355 	subseq	r5, r9, r5, asr r3
    1570:	52746567 	rsbspl	r6, r4, #432013312	; 0x19c00000
    1574:	74657365 	strbtvc	r7, [r5], #-869
    1578:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    157c:	6d006563 	cfstr32vs	mvfx6, [r0, #-396]
    1580:	616c6544 	cmnvs	ip, r4, asr #10
    1584:	546e0079 	strbtpl	r0, [lr], #-121
    1588:	00656d69 	rsbeq	r6, r5, r9, ror #26
    158c:	52504545 	subspl	r4, r0, #289406976	; 0x11400000
    1590:	525f4d4f 	subspl	r4, pc, #5056	; 0x13c0
    1594:	00646165 	rsbeq	r6, r4, r5, ror #2
    1598:	53414c46 	movtpl	r4, #7238	; 0x1c46
    159c:	52455f48 	subpl	r5, r5, #288	; 0x120
    15a0:	5f524f52 	svcpl	0x00524f52
    15a4:	45004750 	strmi	r4, [r0, #-1872]
    15a8:	4f525045 	svcmi	0x00525045
    15ac:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    15b0:	00726165 	rsbseq	r6, r2, r5, ror #2
    15b4:	6d6d7544 	cfstr64vs	mvdx7, [sp, #-272]!
    15b8:	5f5f0079 	svcpl	0x005f0079
    15bc:	5f525349 	svcpl	0x00525349
    15c0:	414c4544 	cmpmi	ip, r4, asr #10
    15c4:	4c460059 	mcrrmi	0, 5, r0, r6, cr9
    15c8:	5f485341 	svcpl	0x00485341
    15cc:	4f525245 	svcmi	0x00525245
    15d0:	52575f52 	subspl	r5, r7, #328	; 0x148
    15d4:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    15d8:	5f485341 	svcpl	0x00485341
    15dc:	74617453 	strbtvc	r7, [r1], #-1107
    15e0:	74007375 	strvc	r7, [r0], #-885
    15e4:	6c64706d 	stclvs	0, cr7, [r4], #-436
    15e8:	44750079 	ldrbtmi	r0, [r5], #-121
    15ec:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    15f0:	69547500 	ldmdbvs	r4, {r8, sl, ip, sp, lr}^
    15f4:	6700656d 	strvs	r6, [r0, -sp, ror #10]
    15f8:	6f567465 	svcvs	0x00567465
    15fc:	6761746c 	strbvs	r7, [r1, -ip, ror #8]!
    1600:	45450065 	strbmi	r0, [r5, #-101]
    1604:	4d4f5250 	sfmmi	f5, 2, [pc, #-320]
    1608:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    160c:	67006574 	smlsdxvs	r0, r4, r5, r6
    1610:	6d695477 	cfstrdvs	mvd5, [r9, #-476]!
    1614:	44676e69 	strbtmi	r6, [r7], #-3689
    1618:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    161c:	414c4600 	cmpmi	ip, r0, lsl #12
    1620:	545f4853 	ldrbpl	r4, [pc], #2131	; 1628 <__Stack_Size+0x1228>
    1624:	4f454d49 	svcmi	0x00454d49
    1628:	67005455 	smlsdvs	r0, r5, r4, r5
    162c:	6c6f5662 	stclvs	6, cr5, [pc], #-392
    1630:	65676174 	strbvs	r6, [r7, #-372]!
    1634:	6c626154 	stfvse	f6, [r2], #-336
    1638:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    163c:	53485341 	movtpl	r5, #33601	; 0x8341
    1640:	75746174 	ldrbvc	r6, [r4, #-372]!
    1644:	44410073 	strbmi	r0, [r1], #-115
    1648:	4f505f43 	svcmi	0x00505f43
    164c:	43005452 	movwmi	r5, #1106	; 0x452
    1650:	3033374d 	eorscc	r3, r3, sp, asr #14
    1654:	2f57485f 	svccs	0x0057485f
    1658:	2f637273 	svccs	0x00637273
    165c:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
    1660:	5f5f0063 	svcpl	0x005f0063
    1664:	5f525349 	svcpl	0x00525349
    1668:	00434441 	subeq	r4, r3, r1, asr #8
    166c:	5f434441 	svcpl	0x00434441
    1670:	756c6156 	strbvc	r6, [ip, #-342]!
    1674:	44410065 	strbmi	r0, [r1], #-101
    1678:	68435f43 	stmdavs	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    167c:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1680:	4441006c 	strbmi	r0, [r1], #-108
    1684:	68435f43 	stmdavs	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1688:	656e6e61 	strbvs	r6, [lr, #-3681]!
    168c:	6e495f6c 	cdpvs	15, 4, cr5, cr9, cr12, {3}
    1690:	00786564 	rsbseq	r6, r8, r4, ror #10
    1694:	41746567 	cmnmi	r4, r7, ror #10
    1698:	43004344 	movwmi	r4, #836	; 0x344
    169c:	3033374d 	eorscc	r3, r3, sp, asr #14
    16a0:	2f57485f 	svccs	0x0057485f
    16a4:	2f637273 	svccs	0x00637273
    16a8:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    16ac:	00632e74 	rsbeq	r2, r3, r4, ror lr
    16b0:	53557767 	cmppl	r5, #27000832	; 0x19c0000
    16b4:	5f545241 	svcpl	0x00545241
    16b8:	4247495a 	submi	r4, r7, #1474560	; 0x168000
    16bc:	525f4545 	subspl	r4, pc, #289406976	; 0x11400000
    16c0:	50646165 	rsbpl	r6, r4, r5, ror #2
    16c4:	42007274 	andmi	r7, r0, #1073741831	; 0x40000007
    16c8:	65666675 	strbvs	r6, [r6, #-1653]!
    16cc:	656c4372 	strbvs	r4, [ip, #-882]!
    16d0:	5f007261 	svcpl	0x00007261
    16d4:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
    16d8:	4153555f 	cmpmi	r3, pc, asr r5
    16dc:	5a5f5452 	bpl	17d682c <__Stack_Size+0x17d642c>
    16e0:	45424749 	strbmi	r4, [r2, #-1865]
    16e4:	78540045 	ldmdavc	r4, {r0, r2, r6}^
    16e8:	74614444 	strbtvc	r4, [r1], #-1092
    16ec:	5f5f0061 	svcpl	0x005f0061
    16f0:	5f525349 	svcpl	0x00525349
    16f4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    16f8:	43505f54 	cmpmi	r0, #336	; 0x150
    16fc:	495f5f00 	ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^
    1700:	555f5253 	ldrbpl	r5, [pc, #-595]	; 14b5 <__Stack_Size+0x10b5>
    1704:	54524153 	ldrbpl	r4, [r2], #-339
    1708:	4c58445f 	cfldrdmi	mvd4, [r8], {95}
    170c:	52734900 	rsbspl	r4, r3, #0	; 0x0
    1710:	525f4458 	subspl	r4, pc, #1476395008	; 0x58000000
    1714:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1718:	70776700 	rsbsvc	r6, r7, r0, lsl #14
    171c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1720:	495a5f54 	ldmdbmi	sl, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    1724:	45454247 	strbmi	r4, [r5, #-583]
    1728:	6675425f 	undefined
    172c:	00726566 	rsbseq	r6, r2, r6, ror #10
    1730:	53557767 	cmppl	r5, #27000832	; 0x19c0000
    1734:	5f545241 	svcpl	0x00545241
    1738:	4247495a 	submi	r4, r7, #1474560	; 0x168000
    173c:	575f4545 	ldrbpl	r4, [pc, -r5, asr #10]
    1740:	65746972 	ldrbvs	r6, [r4, #-2418]!
    1744:	00727450 	rsbseq	r7, r2, r0, asr r4
    1748:	42447852 	submi	r7, r4, #5373952	; 0x520000
    174c:	65666675 	strbvs	r6, [r6, #-1653]!
    1750:	65520072 	ldrbvs	r0, [r2, #-114]
    1754:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    1758:	61446465 	cmpvs	r4, r5, ror #8
    175c:	6d006174 	stfvss	f6, [r0, #-464]
    1760:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1764:	65646e49 	strbvs	r6, [r4, #-3657]!
    1768:	6f440078 	svcvs	0x00440078
    176c:	696d6572 	stmdbvs	sp!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    1770:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    1774:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1778:	6f530074 	svcvs	0x00530074
    177c:	31646e75 	smccc	18149
    1780:	6f530030 	svcvs	0x00530030
    1784:	31646e75 	smccc	18149
    1788:	6f530032 	svcvs	0x00530032
    178c:	31646e75 	smccc	18149
    1790:	6f530033 	svcvs	0x00530033
    1794:	31646e75 	smccc	18149
    1798:	754d0035 	strbvc	r0, [sp, #-53]
    179c:	30636973 	rsbcc	r6, r3, r3, ror r9
    17a0:	74656700 	strbtvc	r6, [r5], #-1792
    17a4:	7a7a7542 	bvc	1e9ecb4 <__Stack_Size+0x1e9e8b4>
    17a8:	6c507265 	lfmvs	f7, 2, [r0], {101}
    17ac:	654c7961 	strbvs	r7, [ip, #-2401]
    17b0:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    17b4:	73754d00 	cmnvc	r5, #0	; 0x0
    17b8:	00376369 	eorseq	r6, r7, r9, ror #6
    17bc:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
    17c0:	656d6954 	strbvs	r6, [sp, #-2388]!
    17c4:	756f5300 	strbvc	r5, [pc, #-768]!	; 14cc <__Stack_Size+0x10cc>
    17c8:	0031646e 	eorseq	r6, r1, lr, ror #8
    17cc:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    17d0:	53003264 	movwpl	r3, #612	; 0x264
    17d4:	646e756f 	strbtvs	r7, [lr], #-1391
    17d8:	754d0033 	strbvc	r0, [sp, #-51]
    17dc:	54636973 	strbtpl	r6, [r3], #-2419
    17e0:	656c6261 	strbvs	r6, [ip, #-609]!
    17e4:	756f5300 	strbvc	r5, [pc, #-768]!	; 14ec <__Stack_Size+0x10ec>
    17e8:	0035646e 	eorseq	r6, r5, lr, ror #8
    17ec:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    17f0:	53003664 	movwpl	r3, #1636	; 0x664
    17f4:	646e756f 	strbtvs	r7, [lr], #-1391
    17f8:	6f530037 	svcvs	0x00530037
    17fc:	38646e75 	stmdacc	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
    1800:	73754d00 	cmnvc	r5, #0	; 0x0
    1804:	575f6369 	ldrbpl	r6, [pc, -r9, ror #6]
    1808:	53657661 	cmnpl	r5, #101711872	; 0x6100000
    180c:	00706574 	rsbseq	r6, r0, r4, ror r5
    1810:	65646e69 	strbvs	r6, [r4, #-3689]!
    1814:	754d0078 	strbvc	r0, [sp, #-120]
    1818:	5f636973 	svcpl	0x00636973
    181c:	65766157 	ldrbvs	r6, [r6, #-343]!
    1820:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1824:	50007265 	andpl	r7, r0, r5, ror #4
    1828:	4d79616c 	ldfmie	f6, [r9, #-432]!
    182c:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1830:	756f5300 	strbvc	r5, [pc, #-768]!	; 1538 <__Stack_Size+0x1138>
    1834:	3132646e 	teqcc	r2, lr, ror #8
    1838:	756f5300 	strbvc	r5, [pc, #-768]!	; 1540 <__Stack_Size+0x1140>
    183c:	3232646e 	eorscc	r6, r2, #1845493760	; 0x6e000000
    1840:	756f5300 	strbvc	r5, [pc, #-768]!	; 1548 <__Stack_Size+0x1148>
    1844:	3332646e 	teqcc	r2, #1845493760	; 0x6e000000
    1848:	756f5300 	strbvc	r5, [pc, #-768]!	; 1550 <__Stack_Size+0x1150>
    184c:	3432646e 	ldrtcc	r6, [r2], #-1134
    1850:	726f4400 	rsbvc	r4, pc, #0	; 0x0
    1854:	5f696d65 	svcpl	0x00696d65
    1858:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
    185c:	73754d00 	cmnvc	r5, #0	; 0x0
    1860:	525f6369 	subspl	r6, pc, #-1543503871	; 0xa4000001
    1864:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1868:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    186c:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    1870:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^
    1874:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    1878:	6f732f63 	svcvs	0x00732f63
    187c:	2e646e75 	mcrcs	14, 3, r6, cr4, cr5, {3}
    1880:	62670063 	rsbvs	r0, r7, #99	; 0x63
    1884:	7a7a7542 	bvc	1e9ed94 <__Stack_Size+0x1e9e994>
    1888:	61447265 	cmpvs	r4, r5, ror #4
    188c:	44006174 	strmi	r6, [r0], #-372
    1890:	6d65726f 	sfmvs	f7, 2, [r5, #-444]!
    1894:	6e495f69 	cdpvs	15, 4, cr5, cr9, cr9, {3}
    1898:	00786564 	rsbseq	r6, r8, r4, ror #10
    189c:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    18a0:	00303364 	eorseq	r3, r0, r4, ror #6
    18a4:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    18a8:	00313364 	eorseq	r3, r1, r4, ror #6
    18ac:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    18b0:	4d003163 	stfmis	f3, [r0, #-396]
    18b4:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    18b8:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!
    18bc:	6f436f70 	svcvs	0x00436f70
    18c0:	6961746e 	stmdbvs	r1!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    18c4:	0072656e 	rsbseq	r6, r2, lr, ror #10
    18c8:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    18cc:	74535f63 	ldrbvc	r5, [r3], #-3939
    18d0:	44747261 	ldrbtmi	r7, [r4], #-609
    18d4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    18d8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    18dc:	73754d00 	cmnvc	r5, #0	; 0x0
    18e0:	435f6369 	cmpmi	pc, #-1543503871	; 0xa4000001
    18e4:	65727275 	ldrbvs	r7, [r2, #-629]!
    18e8:	654c746e 	strbvs	r7, [ip, #-1134]
    18ec:	754d006e 	strbvc	r0, [sp, #-110]
    18f0:	5f636973 	svcpl	0x00636973
    18f4:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    18f8:	50746e65 	rsbspl	r6, r4, r5, ror #28
    18fc:	656b6361 	strbvs	r6, [fp, #-865]!
    1900:	6c500074 	mrrcvs	0, 7, r0, r0, cr4
    1904:	6f447961 	svcvs	0x00447961
    1908:	696d6572 	stmdbvs	sp!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    190c:	756f5300 	strbvc	r5, [pc, #-768]!	; 1614 <__Stack_Size+0x1214>
    1910:	3532646e 	ldrcc	r6, [r2, #-1134]!
    1914:	73754d00 	cmnvc	r5, #0	; 0x0
    1918:	545f6369 	ldrbpl	r6, [pc], #873	; 1920 <__Stack_Size+0x1520>
    191c:	6f706d65 	svcvs	0x00706d65
    1920:	00746e43 	rsbseq	r6, r4, r3, asr #28
    1924:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1928:	6c505f63 	mrrcvs	15, 6, r5, r0, cr3
    192c:	53007961 	movwpl	r7, #2401	; 0x961
    1930:	75427465 	strbvc	r7, [r2, #-1125]
    1934:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    1938:	756f5300 	strbvc	r5, [pc, #-768]!	; 1640 <__Stack_Size+0x1240>
    193c:	6154646e 	cmpvs	r4, lr, ror #8
    1940:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1944:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1948:	61575f63 	cmpvs	r7, r3, ror #30
    194c:	6c466576 	cfstr64vs	mvdx6, [r6], {118}
    1950:	5f006761 	svcpl	0x00006761
    1954:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
    1958:	7a75425f 	bvc	1d522dc <__Stack_Size+0x1d51edc>
    195c:	5f72657a 	svcpl	0x0072657a
    1960:	616e614d 	cmnvs	lr, sp, asr #2
    1964:	53006567 	movwpl	r6, #1383	; 0x567
    1968:	646e756f 	strbtvs	r7, [lr], #-1391
    196c:	6f530030 	svcvs	0x00530030
    1970:	31646e75 	smccc	18149
    1974:	6c500031 	mrrcvs	0, 3, r0, r0, cr1
    1978:	75427961 	strbvc	r7, [r2, #-2401]
    197c:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    1980:	73754d00 	cmnvc	r5, #0	; 0x0
    1984:	435f6369 	cmpmi	pc, #-1543503871	; 0xa4000001
    1988:	65727275 	ldrbvs	r7, [r2, #-629]!
    198c:	6f53746e 	svcvs	0x0053746e
    1990:	00646e75 	rsbeq	r6, r4, r5, ror lr
    1994:	42746567 	rsbsmi	r6, r4, #432013312	; 0x19c00000
    1998:	657a7a75 	ldrbvs	r7, [sl, #-2677]!
    199c:	74614472 	strbtvc	r4, [r1], #-1138
    19a0:	65670061 	strbvs	r0, [r7, #-97]!
    19a4:	7a754274 	bvc	1d5237c <__Stack_Size+0x1d51f7c>
    19a8:	5372657a 	cmnpl	r2, #511705088	; 0x1e800000
    19ac:	65746174 	ldrbvs	r6, [r4, #-372]!
    19b0:	73754d00 	cmnvc	r5, #0	; 0x0
    19b4:	4d5f6369 	ldclmi	3, cr6, [pc, #-420]
    19b8:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    19bc:	65646e49 	strbvs	r6, [r4, #-3657]!
    19c0:	62670078 	rsbvs	r0, r7, #120	; 0x78
    19c4:	7a7a7542 	bvc	1e9eed4 <__Stack_Size+0x1e9ead4>
    19c8:	6c507265 	lfmvs	f7, 2, [r0], {101}
    19cc:	654c7961 	strbvs	r7, [ip, #-2401]
    19d0:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    19d4:	72657000 	rsbvc	r7, r5, #0	; 0x0
    19d8:	55646f69 	strbpl	r6, [r4, #-3945]!
    19dc:	6f440073 	svcvs	0x00440073
    19e0:	696d6572 	stmdbvs	sp!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    19e4:	6c626154 	stfvse	f6, [r2], #-336
    19e8:	754d0065 	strbvc	r0, [sp, #-101]
    19ec:	36636973 	undefined
    19f0:	756f5300 	strbvc	r5, [pc, #-768]!	; 16f8 <__Stack_Size+0x12f8>
    19f4:	3032646e 	eorscc	r6, r2, lr, ror #8
    19f8:	74657300 	strbtvc	r7, [r5], #-768
    19fc:	7a7a7542 	bvc	1e9ef0c <__Stack_Size+0x1e9eb0c>
    1a00:	6c507265 	lfmvs	f7, 2, [r0], {101}
    1a04:	654c7961 	strbvs	r7, [ip, #-2401]
    1a08:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1a0c:	74657300 	strbtvc	r7, [r5], #-768
    1a10:	7a7a7542 	bvc	1e9ef20 <__Stack_Size+0x1e9eb20>
    1a14:	664f7265 	strbvs	r7, [pc], -r5, ror #4
    1a18:	65730066 	ldrbvs	r0, [r3, #-102]!
    1a1c:	7a754274 	bvc	1d523f4 <__Stack_Size+0x1d51ff4>
    1a20:	4472657a 	ldrbtmi	r6, [r2], #-1402
    1a24:	00617461 	rsbeq	r7, r1, r1, ror #8
    1a28:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1a2c:	47003464 	strmi	r3, [r0, -r4, ror #8]
    1a30:	5f6f7279 	svcpl	0x006f7279
    1a34:	61725f5a 	cmnvs	r2, sl, asr pc
    1a38:	65670077 	strbvs	r0, [r7, #-119]!
    1a3c:	72794774 	rsbsvc	r4, r9, #30408704	; 0x1d00000
    1a40:	725f586f 	subsvc	r5, pc, #7274496	; 0x6f0000
    1a44:	47007761 	strmi	r7, [r0, -r1, ror #14]
    1a48:	5f4f5259 	svcpl	0x004f5259
    1a4c:	5f434341 	svcpl	0x00434341
    1a50:	42414e45 	submi	r4, r1, #1104	; 0x450
    1a54:	7400454c 	strvc	r4, [r0], #-1356
    1a58:	00706d65 	rsbseq	r6, r0, r5, ror #26
    1a5c:	6f727947 	svcvs	0x00727947
    1a60:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1a64:	75676966 	strbvc	r6, [r7, #-2406]!
    1a68:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1a6c:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
    1a70:	79477465 	stmdbvc	r7, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1a74:	00596f72 	subseq	r6, r9, r2, ror pc
    1a78:	47746567 	ldrbmi	r6, [r4, -r7, ror #10]!
    1a7c:	5a6f7279 	bpl	1bde468 <__Stack_Size+0x1bde068>
    1a80:	766f4300 	strbtvc	r4, [pc], -r0, lsl #6
    1a84:	44747265 	ldrbtmi	r7, [r4], #-613
    1a88:	00617461 	rsbeq	r7, r1, r1, ror #8
    1a8c:	5f434341 	svcpl	0x00434341
    1a90:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a94:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1a98:	6f697461 	svcvs	0x00697461
    1a9c:	6567006e 	strbvs	r0, [r7, #-110]!
    1aa0:	43434174 	movtmi	r4, #12660	; 0x3174
    1aa4:	6700585f 	smlsdvs	r0, pc, r8, r5
    1aa8:	43417465 	movtmi	r7, #5221	; 0x1465
    1aac:	00595f43 	subseq	r5, r9, r3, asr #30
    1ab0:	41746567 	cmnmi	r4, r7, ror #10
    1ab4:	5a5f4343 	bpl	17d27c8 <__Stack_Size+0x17d23c8>
    1ab8:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1abc:	4278545f 	rsbsmi	r5, r8, #1593835520	; 0x5f000000
    1ac0:	65666675 	strbvs	r6, [r6, #-1653]!
    1ac4:	65670072 	strbvs	r0, [r7, #-114]!
    1ac8:	43434174 	movtmi	r4, #12660	; 0x3174
    1acc:	725f595f 	subsvc	r5, pc, #1556480	; 0x17c000
    1ad0:	67007761 	strvs	r7, [r0, -r1, ror #14]
    1ad4:	79477465 	stmdbvc	r7, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1ad8:	00586f72 	subseq	r6, r8, r2, ror pc
    1adc:	6f727947 	svcvs	0x00727947
    1ae0:	725f585f 	subsvc	r5, pc, #6225920	; 0x5f0000
    1ae4:	53007761 	movwpl	r7, #1889	; 0x761
    1ae8:	525f4950 	subspl	r4, pc, #1310720	; 0x140000
    1aec:	66754278 	undefined
    1af0:	00726566 	rsbseq	r6, r2, r6, ror #10
    1af4:	68737550 	ldmdavs	r3!, {r4, r6, r8, sl, ip, sp, lr}^
    1af8:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    1afc:	7461445f 	strbtvc	r4, [r1], #-1119
    1b00:	65670061 	strbvs	r0, [r7, #-97]!
    1b04:	43434174 	movtmi	r4, #12660	; 0x3174
    1b08:	725f5a5f 	subsvc	r5, pc, #389120	; 0x5f000
    1b0c:	43007761 	movwmi	r7, #1889	; 0x761
    1b10:	3033374d 	eorscc	r3, r3, sp, asr #14
    1b14:	2f57485f 	svccs	0x0057485f
    1b18:	2f637273 	svccs	0x00637273
    1b1c:	6f727967 	svcvs	0x00727967
    1b20:	6363615f 	cmnvs	r3, #-1073741801	; 0xc0000017
    1b24:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
    1b28:	5f6f7279 	svcpl	0x006f7279
    1b2c:	79470058 	stmdbvc	r7, {r3, r4, r6}^
    1b30:	595f6f72 	ldmdbpl	pc, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    1b34:	72794700 	rsbsvc	r4, r9, #0	; 0x0
    1b38:	005a5f6f 	subseq	r5, sl, pc, ror #30
    1b3c:	5f495053 	svcpl	0x00495053
    1b40:	75427852 	strbvc	r7, [r2, #-2130]
    1b44:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1b48:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    1b4c:	00726574 	rsbseq	r6, r2, r4, ror r5
    1b50:	59475f5f 	stmdbpl	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    1b54:	415f4f52 	cmpmi	pc, r2, asr pc
    1b58:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    1b5c:	5f444145 	svcpl	0x00444145
    1b60:	00525349 	subseq	r5, r2, r9, asr #6
    1b64:	5f495053 	svcpl	0x00495053
    1b68:	75427854 	strbvc	r7, [r2, #-2132]
    1b6c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1b70:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    1b74:	00726574 	rsbseq	r6, r2, r4, ror r5
    1b78:	47746567 	ldrbmi	r6, [r4, -r7, ror #10]!
    1b7c:	5a6f7279 	bpl	1bde568 <__Stack_Size+0x1bde168>
    1b80:	7761725f 	undefined
    1b84:	74656700 	strbtvc	r6, [r5], #-1792
    1b88:	6f727947 	svcvs	0x00727947
    1b8c:	61725f59 	cmnvs	r2, r9, asr pc
    1b90:	79470077 	stmdbvc	r7, {r0, r1, r2, r4, r5, r6}^
    1b94:	595f6f72 	ldmdbpl	pc, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    1b98:	7761725f 	undefined
    1b9c:	74656700 	strbtvc	r6, [r5], #-1792
    1ba0:	5f434341 	svcpl	0x00434341
    1ba4:	61725f58 	cmnvs	r2, r8, asr pc
    1ba8:	6c430077 	mcrrvs	0, 7, r0, r3, cr7
    1bac:	5f726165 	svcpl	0x00726165
    1bb0:	5f495053 	svcpl	0x00495053
    1bb4:	61746144 	cmnvs	r4, r4, asr #2
    1bb8:	43444100 	movtmi	r4, #16640	; 0x4100
    1bbc:	6d740078 	ldclvs	0, cr0, [r4, #-480]!
    1bc0:	67657270 	undefined
    1bc4:	44410031 	strbmi	r0, [r1], #-49
    1bc8:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    1bcc:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    1bd0:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    1bd4:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    1bd8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1bdc:	5f434441 	svcpl	0x00434441
    1be0:	6f435449 	svcvs	0x00435449
    1be4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1be8:	43444100 	movtmi	r4, #16640	; 0x4100
    1bec:	7465475f 	strbtvc	r4, [r5], #-1887
    1bf0:	74666f53 	strbtvc	r6, [r6], #-3923
    1bf4:	65726177 	ldrbvs	r6, [r2, #-375]!
    1bf8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1bfc:	6a6e4974 	bvs	1b941d4 <__Stack_Size+0x1b93dd4>
    1c00:	65746365 	ldrbvs	r6, [r4, #-869]!
    1c04:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1c08:	646d4376 	strbtvs	r4, [sp], #-886
    1c0c:	74617453 	strbtvc	r7, [r1], #-1107
    1c10:	41007375 	tstmi	r0, r5, ror r3
    1c14:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
    1c18:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1c1c:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1c20:	43444100 	movtmi	r4, #16640	; 0x4100
    1c24:	7465475f 	strbtvc	r4, [r5], #-1887
    1c28:	74535449 	ldrbvc	r5, [r3], #-1097
    1c2c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c30:	6d747300 	ldclvs	3, cr7, [r4]
    1c34:	31663233 	cmncc	r6, r3, lsr r2
    1c38:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    1c3c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1c40:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1c44:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1c48:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1c4c:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    1c50:	4e00632e 	cdpmi	3, 0, cr6, cr0, cr14, {1}
    1c54:	65626d75 	strbvs	r6, [r2, #-3445]!
    1c58:	44410072 	strbmi	r0, [r1], #-114
    1c5c:	6d435f43 	stclvs	15, cr5, [r3, #-268]
    1c60:	44410064 	strbmi	r0, [r1], #-100
    1c64:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1c68:	74537469 	ldrbvc	r7, [r3], #-1129
    1c6c:	74637572 	strbtvc	r7, [r3], #-1394
    1c70:	43444100 	movtmi	r4, #16640	; 0x4100
    1c74:	616e415f 	cmnvs	lr, pc, asr r1
    1c78:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
    1c7c:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
    1c80:	54676f64 	strbtpl	r6, [r7], #-3940
    1c84:	73657268 	cmnvc	r5, #-2147483642	; 0x80000006
    1c88:	646c6f68 	strbtvs	r6, [ip], #-3944
    1c8c:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
    1c90:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c94:	5f434441 	svcpl	0x00434441
    1c98:	61656c43 	cmnvs	r5, r3, asr #24
    1c9c:	50544972 	subspl	r4, r4, r2, ror r9
    1ca0:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1ca4:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1ca8:	44410074 	strbmi	r0, [r1], #-116
    1cac:	65475f43 	strbvs	r5, [r7, #-3907]
    1cb0:	73655274 	cmnvc	r5, #1073741831	; 0x40000007
    1cb4:	61437465 	cmpvs	r3, r5, ror #8
    1cb8:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    1cbc:	6f697461 	svcvs	0x00697461
    1cc0:	6174536e 	cmnvs	r4, lr, ror #6
    1cc4:	00737574 	rsbseq	r7, r3, r4, ror r5
    1cc8:	5f434441 	svcpl	0x00434441
    1ccc:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1cd0:	43444100 	movtmi	r4, #16640	; 0x4100
    1cd4:	616e415f 	cmnvs	lr, pc, asr r1
    1cd8:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
    1cdc:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
    1ce0:	53676f64 	cmnpl	r7, #400	; 0x190
    1ce4:	6c676e69 	stclvs	14, cr6, [r7], #-420
    1ce8:	61684365 	cmnvs	r8, r5, ror #6
    1cec:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1cf0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1cf4:	41006769 	tstmi	r0, r9, ror #14
    1cf8:	525f4344 	subspl	r4, pc, #268435457	; 0x10000001
    1cfc:	6c756765 	ldclvs	7, cr6, [r5], #-404
    1d00:	68437261 	stmdavs	r3, {r0, r5, r6, r9, ip, sp, lr}^
    1d04:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1d08:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
    1d0c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d10:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
    1d14:	7473656c 	ldrbtvc	r6, [r3], #-1388
    1d18:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1d1c:	67694800 	strbvs	r4, [r9, -r0, lsl #16]!
    1d20:	72685468 	rsbvc	r5, r8, #1744830464	; 0x68000000
    1d24:	6f687365 	svcvs	0x00687365
    1d28:	4100646c 	tstmi	r0, ip, ror #8
    1d2c:	445f4344 	ldrbmi	r4, [pc], #836	; 1d34 <__Stack_Size+0x1934>
    1d30:	4d637369 	stclmi	3, cr7, [r3, #-420]!
    1d34:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    1d38:	6e6e6168 	powvsez	f6, f6, #0.0
    1d3c:	6f436c65 	svcvs	0x00436c65
    1d40:	43746e75 	cmnmi	r4, #1872	; 0x750
    1d44:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d48:	44410067 	strbmi	r0, [r1], #-103
    1d4c:	65475f43 	strbvs	r5, [r7, #-3907]
    1d50:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1d54:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
    1d58:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    1d5c:	65756c61 	ldrbvs	r6, [r5, #-3169]!
    1d60:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1d64:	00676572 	rsbeq	r6, r7, r2, ror r5
    1d68:	6b6e6152 	blvs	1b9a2b8 <__Stack_Size+0x1b99eb8>
    1d6c:	43444100 	movtmi	r4, #16640	; 0x4100
    1d70:	7475415f 	ldrbtvc	r4, [r5], #-351
    1d74:	6a6e496f 	bvs	1b94338 <__Stack_Size+0x1b93f38>
    1d78:	65746365 	ldrbvs	r6, [r4, #-869]!
    1d7c:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1d80:	646d4376 	strbtvs	r4, [sp], #-886
    1d84:	43444100 	movtmi	r4, #16640	; 0x4100
    1d88:	7478455f 	ldrbtvc	r4, [r8], #-1375
    1d8c:	616e7265 	cmnvs	lr, r5, ror #4
    1d90:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    1d94:	6e6f4367 	cdpvs	3, 6, cr4, cr15, cr7, {3}
    1d98:	646d4376 	strbtvs	r4, [sp], #-886
    1d9c:	43444100 	movtmi	r4, #16640	; 0x4100
    1da0:	7465475f 	strbtvc	r4, [r5], #-1887
    1da4:	74666f53 	strbtvc	r6, [r6], #-3923
    1da8:	65726177 	ldrbvs	r6, [r2, #-375]!
    1dac:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1db0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1db4:	61745376 	cmnvs	r4, r6, ror r3
    1db8:	00737574 	rsbseq	r7, r3, r4, ror r5
    1dbc:	5f434441 	svcpl	0x00434441
    1dc0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1dc4:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1dc8:	4f646574 	svcmi	0x00646574
    1dcc:	65736666 	ldrbvs	r6, [r3, #-1638]!
    1dd0:	44410074 	strbmi	r0, [r1], #-116
    1dd4:	65445f43 	strbvs	r5, [r4, #-3907]
    1dd8:	74696e49 	strbtvc	r6, [r9], #-3657
    1ddc:	43444100 	movtmi	r4, #16640	; 0x4100
    1de0:	7478455f 	ldrbtvc	r4, [r8], #-1375
    1de4:	616e7265 	cmnvs	lr, r5, ror #4
    1de8:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    1dec:	6a6e4967 	bvs	1b94390 <__Stack_Size+0x1b93f90>
    1df0:	65746365 	ldrbvs	r6, [r4, #-869]!
    1df4:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1df8:	646d4376 	strbtvs	r4, [sp], #-886
    1dfc:	43444100 	movtmi	r4, #16640	; 0x4100
    1e00:	6a6e495f 	bvs	1b94384 <__Stack_Size+0x1b93f84>
    1e04:	65746365 	ldrbvs	r6, [r4, #-869]!
    1e08:	73694464 	cmnvc	r9, #1677721600	; 0x64000000
    1e0c:	646f4d63 	strbtvs	r4, [pc], #3427	; 1e14 <__Stack_Size+0x1a14>
    1e10:	646d4365 	strbtvs	r4, [sp], #-869
    1e14:	43444100 	movtmi	r4, #16640	; 0x4100
    1e18:	7478455f 	ldrbtvc	r4, [r8], #-1375
    1e1c:	616e7265 	cmnvs	lr, r5, ror #4
    1e20:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    1e24:	6a6e4967 	bvs	1b943c8 <__Stack_Size+0x1b93fc8>
    1e28:	65746365 	ldrbvs	r6, [r4, #-869]!
    1e2c:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1e30:	6e6f4376 	mcrvs	3, 3, r4, cr15, cr6, {3}
    1e34:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e38:	54776f4c 	ldrbtpl	r6, [r7], #-3916
    1e3c:	73657268 	cmnvc	r5, #-2147483642	; 0x80000006
    1e40:	646c6f68 	strbtvs	r6, [ip], #-3944
    1e44:	43444100 	movtmi	r4, #16640	; 0x4100
    1e48:	7465475f 	strbtvc	r4, [r5], #-1887
    1e4c:	656a6e49 	strbvs	r6, [sl, #-3657]!
    1e50:	64657463 	strbtvs	r7, [r5], #-1123
    1e54:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1e58:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1e5c:	61566e6f 	cmpvs	r6, pc, ror #28
    1e60:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1e64:	5f434441 	svcpl	0x00434441
    1e68:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1e6c:	6c614374 	stclvs	3, cr4, [r1], #-464
    1e70:	61726269 	cmnvs	r2, r9, ror #4
    1e74:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1e78:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1e7c:	32676572 	rsbcc	r6, r7, #478150656	; 0x1c800000
    1e80:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1e84:	33676572 	cmncc	r7, #478150656	; 0x1c800000
    1e88:	43444100 	movtmi	r4, #16640	; 0x4100
    1e8c:	7465475f 	strbtvc	r4, [r5], #-1887
    1e90:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    1e94:	74617262 	strbtvc	r7, [r1], #-610
    1e98:	536e6f69 	cmnpl	lr, #420	; 0x1a4
    1e9c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1ea0:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
    1ea4:	61747374 	cmnvs	r4, r4, ror r3
    1ea8:	00737574 	rsbseq	r7, r3, r4, ror r5
    1eac:	5f434441 	svcpl	0x00434441
    1eb0:	74666f53 	strbtvc	r6, [r6], #-3923
    1eb4:	65726177 	ldrbvs	r6, [r2, #-375]!
    1eb8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1ebc:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1ec0:	646d4376 	strbtvs	r4, [sp], #-886
    1ec4:	43444100 	movtmi	r4, #16640	; 0x4100
    1ec8:	6a6e495f 	bvs	1b9444c <__Stack_Size+0x1b9404c>
    1ecc:	65746365 	ldrbvs	r6, [r4, #-869]!
    1ed0:	71655364 	cmnvc	r5, r4, ror #6
    1ed4:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1ed8:	654c7265 	strbvs	r7, [ip, #-613]
    1edc:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1ee0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ee4:	41006769 	tstmi	r0, r9, ror #14
    1ee8:	415f4344 	cmpmi	pc, r4, asr #6
    1eec:	6f6c616e 	svcvs	0x006c616e
    1ef0:	74615767 	strbtvc	r5, [r1], #-1895
    1ef4:	6f646863 	svcvs	0x00646863
    1ef8:	44410067 	strbmi	r0, [r1], #-103
    1efc:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1f00:	7463656a 	strbtvc	r6, [r3], #-1386
    1f04:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
    1f08:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1f0c:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
    1f10:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f14:	5f434441 	svcpl	0x00434441
    1f18:	706d6153 	rsbvc	r6, sp, r3, asr r1
    1f1c:	6954656c 	ldmdbvs	r4, {r2, r3, r5, r6, r8, sl, sp, lr}^
    1f20:	4100656d 	tstmi	r0, sp, ror #10
    1f24:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    1f28:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1f2c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1f30:	44410074 	strbmi	r0, [r1], #-116
    1f34:	6f535f43 	svcvs	0x00535f43
    1f38:	61777466 	cmnvs	r7, r6, ror #8
    1f3c:	74536572 	ldrbvc	r6, [r3], #-1394
    1f40:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    1f44:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1f48:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    1f4c:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    1f50:	4100646d 	tstmi	r0, sp, ror #8
    1f54:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    1f58:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    1f5c:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
    1f60:	6e6e6168 	powvsez	f6, f6, #0.0
    1f64:	41006c65 	tstmi	r0, r5, ror #24
    1f68:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    1f6c:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    1f70:	74536761 	ldrbvc	r6, [r3], #-1889
    1f74:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1f78:	43444100 	movtmi	r4, #16640	; 0x4100
    1f7c:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!
    1f80:	6e655370 	mcrvs	3, 3, r5, cr5, cr0, {3}
    1f84:	56726f73 	uhsub16pl	r6, r2, r3
    1f88:	69666572 	stmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    1f8c:	6d43746e 	cfstrdvs	mvd7, [r3, #-440]
    1f90:	44410064 	strbmi	r0, [r1], #-100
    1f94:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1f98:	6f4d6373 	svcvs	0x004d6373
    1f9c:	6d436564 	cfstr64vs	mvdx6, [r3, #-400]
    1fa0:	44410064 	strbmi	r0, [r1], #-100
    1fa4:	65525f43 	ldrbvs	r5, [r2, #-3907]
    1fa8:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1fac:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    1fb0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1fb4:	41006e6f 	tstmi	r0, pc, ror #28
    1fb8:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
    1fbc:	74690054 	strbtvc	r0, [r9], #-84
    1fc0:	6b73616d 	blvs	1cda57c <__Stack_Size+0x1cda17c>
    1fc4:	43444100 	movtmi	r4, #16640	; 0x4100
    1fc8:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1fcc:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1fd0:	43444100 	movtmi	r4, #16640	; 0x4100
    1fd4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1fd8:	44410074 	strbmi	r0, [r1], #-116
    1fdc:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1fe0:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1fe4:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
    1fe8:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
    1fec:	4363656a 	cmnmi	r3, #444596224	; 0x1a800000
    1ff0:	00766e6f 	rsbseq	r6, r6, pc, ror #28
    1ff4:	5f434441 	svcpl	0x00434441
    1ff8:	43414d44 	movtmi	r4, #7492	; 0x1d44
    1ffc:	4100646d 	tstmi	r0, sp, ror #8
    2000:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    2004:	75447465 	strbvc	r7, [r4, #-1125]
    2008:	6f4d6c61 	svcvs	0x004d6c61
    200c:	6f436564 	svcvs	0x00436564
    2010:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
    2014:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    2018:	756c6156 	strbvc	r6, [ip, #-342]!
    201c:	45520065 	ldrbmi	r0, [r2, #-101]
    2020:	56524553 	undefined
    2024:	30344445 	eorscc	r4, r4, r5, asr #8
    2028:	53455200 	movtpl	r5, #20992	; 0x5200
    202c:	45565245 	ldrbmi	r5, [r6, #-581]
    2030:	00313444 	eorseq	r3, r1, r4, asr #8
    2034:	45534552 	ldrbmi	r4, [r3, #-1362]
    2038:	44455652 	strbmi	r5, [r5], #-1618
    203c:	52003234 	andpl	r3, r0, #1073741827	; 0x40000003
    2040:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2044:	34444556 	strbcc	r4, [r4], #-1366
    2048:	45520033 	ldrbmi	r0, [r2, #-51]
    204c:	56524553 	undefined
    2050:	34344445 	ldrtcc	r4, [r4], #-1093
    2054:	504b4200 	subpl	r4, fp, r0, lsl #4
    2058:	0052445f 	subseq	r4, r2, pc, asr r4
    205c:	5f504b42 	svcpl	0x00504b42
    2060:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2064:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    2068:	525f504b 	subspl	r5, pc, #75	; 0x4b
    206c:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
    2070:	756b6361 	strbvc	r6, [fp, #-865]!
    2074:	67655270 	undefined
    2078:	65747369 	ldrbvs	r7, [r4, #-873]!
    207c:	4b420072 	blmi	108224c <__Stack_Size+0x1081e4c>
    2080:	65475f50 	strbvs	r5, [r7, #-3920]
    2084:	616c4674 	smcvs	50276
    2088:	61745367 	cmnvs	r4, r7, ror #6
    208c:	00737574 	rsbseq	r7, r3, r4, ror r5
    2090:	5f504b42 	svcpl	0x00504b42
    2094:	4f435452 	svcmi	0x00435452
    2098:	75707475 	ldrbvc	r7, [r0, #-1141]!
    209c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    20a0:	00676966 	rsbeq	r6, r7, r6, ror #18
    20a4:	5f504b42 	svcpl	0x00504b42
    20a8:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    20ac:	61745354 	cmnvs	r4, r4, asr r3
    20b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    20b4:	5f504b42 	svcpl	0x00504b42
    20b8:	61656c43 	cmnvs	r5, r3, asr #24
    20bc:	616c4672 	smcvs	50274
    20c0:	4b420067 	blmi	1082264 <__Stack_Size+0x1081e64>
    20c4:	61545f50 	cmpvs	r4, r0, asr pc
    20c8:	7265706d 	rsbvc	r7, r5, #109	; 0x6d
    20cc:	4c6e6950 	stclmi	9, cr6, [lr], #-320
    20d0:	6c657665 	stclvs	6, cr7, [r5], #-404
    20d4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    20d8:	42006769 	andmi	r6, r0, #27525120	; 0x1a40000
    20dc:	525f504b 	subspl	r5, pc, #75	; 0x4b
    20e0:	754f4354 	strbvc	r4, [pc, #-852]	; 1d94 <__Stack_Size+0x1994>
    20e4:	74757074 	ldrbtvc	r7, [r5], #-116
    20e8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    20ec:	42006563 	andmi	r6, r0, #415236096	; 0x18c00000
    20f0:	535f504b 	cmppl	pc, #75	; 0x4b
    20f4:	54527465 	ldrbpl	r7, [r2], #-1125
    20f8:	6c614343 	stclvs	3, cr4, [r1], #-268
    20fc:	61726269 	cmnvs	r2, r9, ror #4
    2100:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2104:	756c6156 	strbvc	r6, [ip, #-342]!
    2108:	4b420065 	blmi	10822a4 <__Stack_Size+0x1081ea4>
    210c:	61545f50 	cmpvs	r4, r0, asr pc
    2110:	7265706d 	rsbvc	r7, r5, #109	; 0x6d
    2114:	4c6e6950 	stclmi	9, cr6, [lr], #-320
    2118:	6c657665 	stclvs	6, cr7, [r5], #-404
    211c:	31524400 	cmpcc	r2, r0, lsl #8
    2120:	52440030 	subpl	r0, r4, #48	; 0x30
    2124:	44003131 	strmi	r3, [r0], #-305
    2128:	00323152 	eorseq	r3, r2, r2, asr r1
    212c:	33315244 	teqcc	r1, #1073741828	; 0x40000004
    2130:	31524400 	cmpcc	r2, r0, lsl #8
    2134:	52440034 	subpl	r0, r4, #52	; 0x34
    2138:	44003531 	strmi	r3, [r0], #-1329
    213c:	00363152 	eorseq	r3, r6, r2, asr r1
    2140:	37315244 	ldrcc	r5, [r1, -r4, asr #4]!
    2144:	31524400 	cmpcc	r2, r0, lsl #8
    2148:	52440038 	subpl	r0, r4, #56	; 0x38
    214c:	42003931 	andmi	r3, r0, #802816	; 0xc4000
    2150:	545f504b 	ldrbpl	r5, [pc], #75	; 2158 <__Stack_Size+0x1d58>
    2154:	65706d61 	ldrbvs	r6, [r0, #-3425]!
    2158:	6e695072 	mcrvs	0, 3, r5, cr9, cr2, {3}
    215c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2160:	30325244 	eorscc	r5, r2, r4, asr #4
    2164:	32524400 	subscc	r4, r2, #0	; 0x0
    2168:	52440031 	subpl	r0, r4, #49	; 0x31
    216c:	44003232 	strmi	r3, [r0], #-562
    2170:	00333252 	eorseq	r3, r3, r2, asr r2
    2174:	34325244 	ldrtcc	r5, [r2], #-580
    2178:	32524400 	subscc	r4, r2, #0	; 0x0
    217c:	52440035 	subpl	r0, r4, #53	; 0x35
    2180:	44003632 	strmi	r3, [r0], #-1586
    2184:	00373252 	eorseq	r3, r7, r2, asr r2
    2188:	38325244 	ldmdacc	r2!, {r2, r6, r9, ip, lr}
    218c:	32524400 	subscc	r4, r2, #0	; 0x0
    2190:	45520039 	ldrbmi	r0, [r2, #-57]
    2194:	56524553 	undefined
    2198:	35344445 	ldrcc	r4, [r4, #-1093]!
    219c:	33524400 	cmpcc	r2, #0	; 0x0
    21a0:	52440030 	subpl	r0, r4, #48	; 0x30
    21a4:	44003133 	strmi	r3, [r0], #-307
    21a8:	00323352 	eorseq	r3, r2, r2, asr r3
    21ac:	33335244 	teqcc	r3, #1073741828	; 0x40000004
    21b0:	33524400 	cmpcc	r2, #0	; 0x0
    21b4:	52440034 	subpl	r0, r4, #52	; 0x34
    21b8:	44003533 	strmi	r3, [r0], #-1331
    21bc:	00363352 	eorseq	r3, r6, r2, asr r3
    21c0:	37335244 	ldrcc	r5, [r3, -r4, asr #4]!
    21c4:	33524400 	cmpcc	r2, #0	; 0x0
    21c8:	52440038 	subpl	r0, r4, #56	; 0x38
    21cc:	42003933 	andmi	r3, r0, #835584	; 0xcc000
    21d0:	435f504b 	cmpmi	pc, #75	; 0x4b
    21d4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    21d8:	65505449 	ldrbvs	r5, [r0, #-1097]
    21dc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    21e0:	74694267 	strbtvc	r4, [r9], #-615
    21e4:	504b4200 	subpl	r4, fp, r0, lsl #4
    21e8:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    21ec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21f0:	52440067 	subpl	r0, r4, #103	; 0x67
    21f4:	44003034 	strmi	r3, [r0], #-52
    21f8:	00313452 	eorseq	r3, r1, r2, asr r4
    21fc:	32345244 	eorscc	r5, r4, #1073741828	; 0x40000004
    2200:	43545200 	cmpmi	r4, #0	; 0x0
    2204:	42005243 	andmi	r5, r0, #805306372	; 0x30000004
    2208:	575f504b 	ldrbpl	r5, [pc, -fp, asr #32]
    220c:	65746972 	ldrbvs	r6, [r4, #-2418]!
    2210:	6b636142 	blvs	18da720 <__Stack_Size+0x18da320>
    2214:	65527075 	ldrbvs	r7, [r2, #-117]
    2218:	74736967 	ldrbtvc	r6, [r3], #-2407
    221c:	73007265 	movwvc	r7, #613	; 0x265
    2220:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2224:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2228:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    222c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2230:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    2234:	31663233 	cmncc	r6, r3, lsr r2
    2238:	625f7830 	subsvs	r7, pc, #3145728	; 0x300000
    223c:	632e706b 	teqvs	lr, #107	; 0x6b
    2240:	53455200 	movtpl	r5, #20992	; 0x5200
    2244:	45565245 	ldrbmi	r5, [r6, #-581]
    2248:	00303244 	eorseq	r3, r0, r4, asr #4
    224c:	45534552 	ldrbmi	r4, [r3, #-1362]
    2250:	44455652 	strbmi	r5, [r5], #-1618
    2254:	52003132 	andpl	r3, r0, #-2147483636	; 0x8000000c
    2258:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    225c:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    2260:	45520032 	ldrbmi	r0, [r2, #-50]
    2264:	56524553 	undefined
    2268:	33324445 	teqcc	r2, #1157627904	; 0x45000000
    226c:	53455200 	movtpl	r5, #20992	; 0x5200
    2270:	45565245 	ldrbmi	r5, [r6, #-581]
    2274:	00343244 	eorseq	r3, r4, r4, asr #4
    2278:	45534552 	ldrbmi	r4, [r3, #-1362]
    227c:	44455652 	strbmi	r5, [r5], #-1618
    2280:	52003532 	andpl	r3, r0, #209715200	; 0xc800000
    2284:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2288:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    228c:	45520036 	ldrbmi	r0, [r2, #-54]
    2290:	56524553 	undefined
    2294:	37324445 	ldrcc	r4, [r2, -r5, asr #8]!
    2298:	53455200 	movtpl	r5, #20992	; 0x5200
    229c:	45565245 	ldrbmi	r5, [r6, #-581]
    22a0:	00383244 	eorseq	r3, r8, r4, asr #4
    22a4:	45534552 	ldrbmi	r4, [r3, #-1362]
    22a8:	44455652 	strbmi	r5, [r5], #-1618
    22ac:	52003932 	andpl	r3, r0, #819200	; 0xc8000
    22b0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    22b4:	33444556 	movtcc	r4, #17750	; 0x4556
    22b8:	45520030 	ldrbmi	r0, [r2, #-48]
    22bc:	56524553 	undefined
    22c0:	31334445 	teqcc	r3, r5, asr #8
    22c4:	53455200 	movtpl	r5, #20992	; 0x5200
    22c8:	45565245 	ldrbmi	r5, [r6, #-581]
    22cc:	00323344 	eorseq	r3, r2, r4, asr #6
    22d0:	45534552 	ldrbmi	r4, [r3, #-1362]
    22d4:	44455652 	strbmi	r5, [r5], #-1618
    22d8:	52003333 	andpl	r3, r0, #-872415232	; 0xcc000000
    22dc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    22e0:	33444556 	movtcc	r4, #17750	; 0x4556
    22e4:	45520034 	ldrbmi	r0, [r2, #-52]
    22e8:	56524553 	undefined
    22ec:	35334445 	ldrcc	r4, [r3, #-1093]!
    22f0:	53455200 	movtpl	r5, #20992	; 0x5200
    22f4:	45565245 	ldrbmi	r5, [r6, #-581]
    22f8:	00363344 	eorseq	r3, r6, r4, asr #6
    22fc:	45534552 	ldrbmi	r4, [r3, #-1362]
    2300:	44455652 	strbmi	r5, [r5], #-1618
    2304:	52003733 	andpl	r3, r0, #13369344	; 0xcc0000
    2308:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    230c:	33444556 	movtcc	r4, #17750	; 0x4556
    2310:	45520038 	ldrbmi	r0, [r2, #-56]
    2314:	56524553 	undefined
    2318:	39334445 	ldmdbcc	r3!, {r0, r2, r6, sl, lr}
    231c:	414c4600 	cmpmi	ip, r0, lsl #12
    2320:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
    2324:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    2328:	00676966 	rsbeq	r6, r7, r6, ror #18
    232c:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^
    2330:	00474457 	subeq	r4, r7, r7, asr r4
    2334:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    2338:	7461445f 	strbtvc	r4, [r1], #-1119
    233c:	424f0061 	submi	r0, pc, #97	; 0x61
    2340:	4f54535f 	svcmi	0x0054535f
    2344:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    2348:	5f485341 	svcpl	0x00485341
    234c:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    2350:	74704f65 	ldrbtvc	r4, [r0], #-3941
    2354:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    2358:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
    235c:	61657200 	cmnvs	r5, r0, lsl #4
    2360:	74756f64 	ldrbtvc	r6, [r5], #-3940
    2364:	74617473 	strbtvc	r7, [r1], #-1139
    2368:	46007375 	undefined
    236c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2370:	6172455f 	cmnvs	r2, pc, asr r5
    2374:	61506573 	cmpvs	r0, r3, ror r5
    2378:	46006567 	strmi	r6, [r0], -r7, ror #10
    237c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2380:	74614c5f 	strbtvc	r4, [r1], #-3167
    2384:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2388:	414c4600 	cmpmi	ip, r0, lsl #12
    238c:	475f4853 	undefined
    2390:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    2394:	74656665 	strbtvc	r6, [r5], #-1637
    2398:	75426863 	strbvc	r6, [r2, #-2147]
    239c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    23a0:	74617453 	strbtvc	r7, [r1], #-1107
    23a4:	64007375 	strvs	r7, [r0], #-885
    23a8:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    23ac:	50525700 	subspl	r5, r2, r0, lsl #14
    23b0:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    23b4:	5f485341 	svcpl	0x00485341
    23b8:	6f6c6e55 	svcvs	0x006c6e55
    23bc:	46006b63 	strmi	r6, [r0], -r3, ror #22
    23c0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    23c4:	6172455f 	cmnvs	r2, pc, asr r5
    23c8:	6c416573 	cfstr64vs	mvdx6, [r1], {115}
    23cc:	6761506c 	strbvs	r5, [r1, -ip, rrx]!
    23d0:	57007365 	strpl	r7, [r0, -r5, ror #6]
    23d4:	00305052 	eorseq	r5, r0, r2, asr r0
    23d8:	31505257 	cmpcc	r0, r7, asr r2
    23dc:	50525700 	subspl	r5, r2, r0, lsl #14
    23e0:	52570032 	subspl	r0, r7, #50	; 0x32
    23e4:	46003350 	undefined
    23e8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    23ec:	7465475f 	strbtvc	r4, [r5], #-1887
    23f0:	74697257 	strbtvc	r7, [r9], #-599
    23f4:	6f725065 	svcvs	0x00725065
    23f8:	74636574 	strbtvc	r6, [r3], #-1396
    23fc:	4f6e6f69 	svcmi	0x006e6f69
    2400:	6f697470 	svcvs	0x00697470
    2404:	7479426e 	ldrbtvc	r4, [r9], #-622
    2408:	504f0065 	subpl	r0, pc, r5, rrx
    240c:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
    2410:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    2414:	5f485341 	svcpl	0x00485341
    2418:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    241c:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    2420:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2424:	6f436574 	svcvs	0x00436574
    2428:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    242c:	414c4600 	cmpmi	ip, r0, lsl #12
    2430:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
    2434:	4f646165 	svcmi	0x00646165
    2438:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    243c:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    2440:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2444:	616c6600 	cmnvs	ip, r0, lsl #12
    2448:	74736873 	ldrbtvc	r6, [r3], #-2163
    244c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2450:	67615000 	strbvs	r5, [r1, -r0]!
    2454:	64415f65 	strbvs	r5, [r1], #-3941
    2458:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    245c:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    2460:	5f485341 	svcpl	0x00485341
    2464:	6b636f4c 	blvs	18de19c <__Stack_Size+0x18ddd9c>
    2468:	50525700 	subspl	r5, r2, r0, lsl #14
    246c:	61445f33 	cmpvs	r4, r3, lsr pc
    2470:	73006174 	movwvc	r6, #372	; 0x174
    2474:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2478:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    247c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2480:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2484:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    2488:	31663233 	cmncc	r6, r3, lsr r2
    248c:	665f7830 	undefined
    2490:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    2494:	4600632e 	strmi	r6, [r0], -lr, lsr #6
    2498:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    249c:	6572505f 	ldrbvs	r5, [r2, #-95]!
    24a0:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    24a4:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    24a8:	43726566 	cmnmi	r2, #427819008	; 0x19800000
    24ac:	4600646d 	strmi	r6, [r0], -sp, ror #8
    24b0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    24b4:	7465475f 	strbtvc	r4, [r5], #-1887
    24b8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    24bc:	74617453 	strbtvc	r7, [r1], #-1107
    24c0:	46007375 	undefined
    24c4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    24c8:	656c435f 	strbvs	r4, [ip, #-863]!
    24cc:	6c467261 	sfmvs	f7, 2, [r6], {97}
    24d0:	57006761 	strpl	r6, [r0, -r1, ror #14]
    24d4:	5f315052 	svcpl	0x00315052
    24d8:	61746144 	cmnvs	r4, r4, asr #2
    24dc:	6d695400 	cfstrdvs	mvd5, [r9]
    24e0:	74756f65 	ldrbtvc	r6, [r5], #-3941
    24e4:	414c4600 	cmpmi	ip, r0, lsl #12
    24e8:	475f4853 	undefined
    24ec:	65527465 	ldrbvs	r7, [r2, #-1125]
    24f0:	754f6461 	strbvc	r6, [pc, #-1121]	; 2097 <__Stack_Size+0x1c97>
    24f4:	6f725074 	svcvs	0x00725074
    24f8:	74636574 	strbtvc	r6, [r3], #-1396
    24fc:	536e6f69 	cmnpl	lr, #420	; 0x1a4
    2500:	75746174 	ldrbvc	r6, [r4, #-372]!
    2504:	424f0073 	submi	r0, pc, #115	; 0x73
    2508:	4454535f 	ldrbmi	r5, [r4], #-863
    250c:	57005942 	strpl	r5, [r0, -r2, asr #18]
    2510:	5f305052 	svcpl	0x00305052
    2514:	61746144 	cmnvs	r4, r4, asr #2
    2518:	414c4600 	cmpmi	ip, r0, lsl #12
    251c:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^
    2520:	43666c61 	cmnmi	r6, #24832	; 0x6100
    2524:	656c6379 	strbvs	r6, [ip, #-889]!
    2528:	65636341 	strbvs	r6, [r3, #-833]!
    252c:	46007373 	undefined
    2530:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2534:	7465475f 	strbtvc	r4, [r5], #-1887
    2538:	74617453 	strbtvc	r7, [r1], #-1107
    253c:	46007375 	undefined
    2540:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2544:	616e455f 	cmnvs	lr, pc, asr r5
    2548:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
    254c:	65746972 	ldrbvs	r6, [r4, #-2418]!
    2550:	746f7250 	strbtvc	r7, [pc], #592	; 2558 <__Stack_Size+0x2158>
    2554:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2558:	46006e6f 	strmi	r6, [r0], -pc, ror #28
    255c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2560:	7465535f 	strbtvc	r5, [r5], #-863
    2564:	6574614c 	ldrbvs	r6, [r4, #-332]!
    2568:	0079636e 	rsbseq	r6, r9, lr, ror #6
    256c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2570:	61485f48 	cmpvs	r8, r8, asr #30
    2574:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    2578:	41656c63 	cmnmi	r5, r3, ror #24
    257c:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    2580:	646d4373 	strbtvs	r4, [sp], #-883
    2584:	414c4600 	cmpmi	ip, r0, lsl #12
    2588:	505f4853 	subspl	r4, pc, r3, asr r8
    258c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    2590:	704f6d61 	subvc	r6, pc, r1, ror #26
    2594:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2598:	65747942 	ldrbvs	r7, [r4, #-2370]!
    259c:	61746144 	cmnvs	r4, r4, asr #2
    25a0:	414c4600 	cmpmi	ip, r0, lsl #12
    25a4:	475f4853 	undefined
    25a8:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    25ac:	704f7265 	subvc	r7, pc, r5, ror #4
    25b0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    25b4:	65747942 	ldrbvs	r7, [r4, #-2370]!
    25b8:	414c4600 	cmpmi	ip, r0, lsl #12
    25bc:	505f4853 	subspl	r4, pc, r3, asr r8
    25c0:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    25c4:	61486d61 	cmpvs	r8, r1, ror #26
    25c8:	6f57666c 	svcvs	0x0057666c
    25cc:	46006472 	undefined
    25d0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    25d4:	414c465f 	cmpmi	ip, pc, asr r6
    25d8:	53550047 	cmppl	r5, #71	; 0x47
    25dc:	44005245 	strmi	r5, [r0], #-581
    25e0:	30617461 	rsbcc	r7, r1, r1, ror #8
    25e4:	74614400 	strbtvc	r4, [r1], #-1024
    25e8:	46003161 	strmi	r3, [r0], -r1, ror #2
    25ec:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    25f0:	6761505f 	undefined
    25f4:	46007365 	strmi	r7, [r0], -r5, ror #6
    25f8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    25fc:	0054495f 	subseq	r4, r4, pc, asr r9
    2600:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2604:	72505f48 	subsvc	r5, r0, #288	; 0x120
    2608:	6172676f 	cmnvs	r2, pc, ror #14
    260c:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
    2610:	45520064 	ldrbmi	r0, [r2, #-100]
    2614:	56524553 	undefined
    2618:	46004445 	strmi	r4, [r0], -r5, asr #8
    261c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2620:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    2624:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    2628:	7473614c 	ldrbtvc	r6, [r3], #-332
    262c:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    2630:	6f697461 	svcvs	0x00697461
    2634:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    2638:	5f485341 	svcpl	0x00485341
    263c:	66657250 	undefined
    2640:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2644:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    2648:	47007265 	strmi	r7, [r0, -r5, ror #4]
    264c:	5f4f4950 	svcpl	0x004f4950
    2650:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2654:	00666544 	rsbeq	r6, r6, r4, asr #10
    2658:	706e6970 	rsbvc	r6, lr, r0, ror r9
    265c:	4700736f 	strmi	r7, [r0, -pc, ror #6]
    2660:	5f4f4950 	svcpl	0x004f4950
    2664:	64616552 	strbtvs	r6, [r1], #-1362
    2668:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    266c:	61447475 	cmpvs	r4, r5, ror r4
    2670:	47006174 	smlsdxmi	r0, r4, r1, r6
    2674:	5f4f4950 	svcpl	0x004f4950
    2678:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    267c:	74754f74 	ldrbtvc	r4, [r5], #-3956
    2680:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    2684:	4700646d 	strmi	r6, [r0, -sp, ror #8]
    2688:	5f4f4950 	svcpl	0x004f4950
    268c:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2690:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2694:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    2698:	61567469 	cmpvs	r6, r9, ror #8
    269c:	5047006c 	subpl	r0, r7, ip, rrx
    26a0:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    26a4:	65746972 	ldrbvs	r6, [r4, #-2418]!
    26a8:	00746942 	rsbseq	r6, r4, r2, asr #18
    26ac:	4f495047 	svcmi	0x00495047
    26b0:	7465535f 	strbtvc	r5, [r5], #-863
    26b4:	73746942 	cmnvc	r4, #1081344	; 0x108000
    26b8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    26bc:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    26c0:	45007469 	strmi	r7, [r0, #-1129]
    26c4:	43495458 	movtmi	r5, #37976	; 0x9458
    26c8:	74730052 	ldrbtvc	r0, [r3], #-82
    26cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    26d0:	5f783031 	svcpl	0x00783031
    26d4:	2f62696c 	svccs	0x0062696c
    26d8:	2f637273 	svccs	0x00637273
    26dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    26e0:	30316632 	eorscc	r6, r1, r2, lsr r6
    26e4:	70675f78 	rsbvc	r5, r7, r8, ror pc
    26e8:	632e6f69 	teqvs	lr, #420	; 0x1a4
    26ec:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    26f0:	6b73616d 	blvs	1cdacac <__Stack_Size+0x1cda8ac>
    26f4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    26f8:	6f505f4f 	svcvs	0x00505f4f
    26fc:	6f537472 	svcvs	0x00537472
    2700:	65637275 	strbvs	r7, [r3, #-629]!
    2704:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2708:	65445f4f 	strbvs	r5, [r4, #-3919]
    270c:	74696e49 	strbtvc	r6, [r9], #-3657
    2710:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2714:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    2718:	4f746e65 	svcmi	0x00746e65
    271c:	75707475 	ldrbvc	r7, [r0, #-1141]!
    2720:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    2724:	00676966 	rsbeq	r6, r7, r6, ror #18
    2728:	4f495047 	svcmi	0x00495047
    272c:	6d65525f 	sfmvs	f5, 2, [r5, #-380]!
    2730:	47007061 	strmi	r7, [r0, -r1, rrx]
    2734:	5f4f4950 	svcpl	0x004f4950
    2738:	64616552 	strbtvs	r6, [r1], #-1362
    273c:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    2740:	74614474 	strbtvc	r4, [r1], #-1140
    2744:	74694261 	strbtvc	r4, [r9], #-609
    2748:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    274c:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    2750:	42746573 	rsbsmi	r6, r4, #482344960	; 0x1cc00000
    2754:	00737469 	rsbseq	r7, r3, r9, ror #8
    2758:	74726f50 	ldrbtvc	r6, [r2], #-3920
    275c:	006c6156 	rsbeq	r6, ip, r6, asr r1
    2760:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    2764:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!
    2768:	0065646f 	rsbeq	r6, r5, pc, ror #8
    276c:	4f495047 	svcmi	0x00495047
    2770:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    2774:	616d6552 	cmnvs	sp, r2, asr r5
    2778:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    277c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2780:	4f495047 	svcmi	0x00495047
    2784:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    2788:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    278c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    2790:	5f4f4950 	svcpl	0x004f4950
    2794:	64616552 	strbtvs	r6, [r1], #-1362
    2798:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    279c:	74614474 	strbtvc	r4, [r1], #-1140
    27a0:	6d740061 	ldclvs	0, cr0, [r4, #-388]!
    27a4:	73616d70 	cmnvc	r1, #7168	; 0x1c00
    27a8:	5047006b 	subpl	r0, r7, fp, rrx
    27ac:	505f4f49 	subspl	r4, pc, r9, asr #30
    27b0:	6f4c6e69 	svcvs	0x004c6e69
    27b4:	6f436b63 	svcvs	0x00436b63
    27b8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    27bc:	72756300 	rsbsvc	r6, r5, #0	; 0x0
    27c0:	746e6572 	strbtvc	r6, [lr], #-1394
    27c4:	006e6970 	rsbeq	r6, lr, r0, ror r9
    27c8:	4f495047 	svcmi	0x00495047
    27cc:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    27d0:	74006574 	strvc	r6, [r0], #-1396
    27d4:	0031706d 	eorseq	r7, r1, sp, rrx
    27d8:	4f495047 	svcmi	0x00495047
    27dc:	5458455f 	ldrbpl	r4, [r8], #-1375
    27e0:	6e694c49 	cdpvs	12, 6, cr4, cr9, cr9, {2}
    27e4:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    27e8:	00676966 	rsbeq	r6, r7, r6, ror #18
    27ec:	41746942 	cmnmi	r4, r2, asr #18
    27f0:	6f697463 	svcvs	0x00697463
    27f4:	414d006e 	cmpmi	sp, lr, rrx
    27f8:	47005250 	smlsdmi	r0, r0, r2, r5
    27fc:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^
    2800:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2804:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    2808:	74537469 	ldrbvc	r7, [r3], #-1129
    280c:	74637572 	strbtvc	r7, [r3], #-1394
    2810:	43564500 	cmpmi	r6, #0	; 0x0
    2814:	50470052 	subpl	r0, r7, r2, asr r0
    2818:	525f4f49 	subspl	r4, pc, #292	; 0x124
    281c:	4f646165 	svcmi	0x00646165
    2820:	75707475 	ldrbvc	r7, [r0, #-1141]!
    2824:	74614474 	strbtvc	r4, [r1], #-1140
    2828:	74694261 	strbtvc	r4, [r9], #-609
    282c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2830:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    2834:	65444f49 	strbvs	r4, [r4, #-3913]
    2838:	74696e49 	strbtvc	r6, [r9], #-3657
    283c:	42414900 	submi	r4, r1, #0	; 0x0
    2840:	564e0052 	undefined
    2844:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2848:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    284c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    2850:	6e6e6168 	powvsez	f6, f6, #0.0
    2854:	65506c65 	ldrbvs	r6, [r0, #-3173]
    2858:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    285c:	74694267 	strbtvc	r4, [r9], #-615
    2860:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2864:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2868:	74537469 	ldrbvc	r7, [r3], #-1129
    286c:	74637572 	strbtvc	r7, [r3], #-1394
    2870:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2874:	65475f43 	strbvs	r5, [r7, #-3907]
    2878:	72754374 	rsbsvc	r4, r5, #-805306367	; 0xd0000001
    287c:	746e6572 	strbtvc	r6, [lr], #-1394
    2880:	646e6550 	strbtvs	r6, [lr], #-1360
    2884:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    2888:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    288c:	656e6e61 	strbvs	r6, [lr, #-3681]!
    2890:	564e006c 	strbpl	r0, [lr], -ip, rrx
    2894:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2898:	61467465 	cmpvs	r6, r5, ror #8
    289c:	41746c75 	cmnmi	r4, r5, ror ip
    28a0:	65726464 	ldrbvs	r6, [r2, #-1124]!
    28a4:	53007373 	movwpl	r7, #883	; 0x373
    28a8:	65747379 	ldrbvs	r7, [r4, #-889]!
    28ac:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    28b0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    28b4:	50627553 	rsbpl	r7, r2, r3, asr r5
    28b8:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    28bc:	00797469 	rsbseq	r7, r9, r9, ror #8
    28c0:	4349564e 	movtmi	r5, #38478	; 0x964e
    28c4:	5445535f 	strbpl	r5, [r5], #-863
    28c8:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    28cc:	004b5341 	subeq	r5, fp, r1, asr #6
    28d0:	4349564e 	movtmi	r5, #38478	; 0x964e
    28d4:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    28d8:	74617265 	strbtvc	r7, [r1], #-613
    28dc:	73795365 	cmnvc	r9, #-1811939327	; 0x94000001
    28e0:	526d6574 	rsbpl	r6, sp, #486539264	; 0x1d000000
    28e4:	74657365 	strbtvc	r7, [r5], #-869
    28e8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    28ec:	00657270 	rsbeq	r7, r5, r0, ror r2
    28f0:	4349564e 	movtmi	r5, #38478	; 0x964e
    28f4:	5345525f 	movtpl	r5, #21087	; 0x525f
    28f8:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    28fc:	53414d49 	movtpl	r4, #7497	; 0x1d49
    2900:	6166004b 	cmnvs	r6, fp, asr #32
    2904:	61746c75 	cmnvs	r4, r5, ror ip
    2908:	65726464 	ldrbvs	r6, [r2, #-1124]!
    290c:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    2910:	5f434956 	svcpl	0x00434956
    2914:	74737953 	ldrbtvc	r7, [r3], #-2387
    2918:	61486d65 	cmpvs	r8, r5, ror #26
    291c:	656c646e 	strbvs	r6, [ip, #-1134]!
    2920:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    2924:	7469726f 	strbtvc	r7, [r9], #-623
    2928:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    292c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2930:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2934:	30316632 	eorscc	r6, r1, r2, lsr r6
    2938:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    293c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2940:	74732f63 	ldrbtvc	r2, [r3], #-3939
    2944:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2948:	5f783031 	svcpl	0x00783031
    294c:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
    2950:	4e00632e 	cdpmi	3, 0, cr6, cr0, cr14, {1}
    2954:	5f434956 	svcpl	0x00434956
    2958:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    295c:	44495550 	strbmi	r5, [r9], #-1360
    2960:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2964:	72505f43 	subsvc	r5, r0, #268	; 0x10c
    2968:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    296c:	72477974 	subvc	r7, r7, #1900544	; 0x1d0000
    2970:	0070756f 	rsbseq	r7, r0, pc, ror #10
    2974:	4349564e 	movtmi	r5, #38478	; 0x964e
    2978:	5345525f 	movtpl	r5, #21087	; 0x525f
    297c:	41465445 	cmpmi	r6, r5, asr #8
    2980:	4d544c55 	ldclmi	12, cr4, [r4, #-340]
    2984:	004b5341 	subeq	r5, fp, r1, asr #6
    2988:	4349564e 	movtmi	r5, #38478	; 0x964e
    298c:	7465475f 	strbtvc	r4, [r5], #-1887
    2990:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    2994:	41746e65 	cmnmi	r4, r5, ror #28
    2998:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    299c:	6e614865 	cdpvs	8, 6, cr4, cr1, cr5, {3}
    29a0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    29a4:	73795300 	cmnvc	r9, #0	; 0x0
    29a8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    29ac:	6c646e61 	stclvs	14, cr6, [r4], #-388
    29b0:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    29b4:	00525343 	subseq	r5, r2, r3, asr #6
    29b8:	52455352 	subpl	r5, r5, #1207959553	; 0x48000001
    29bc:	31444556 	cmpcc	r4, r6, asr r5
    29c0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    29c4:	65475f43 	strbvs	r5, [r7, #-3907]
    29c8:	6172656e 	cmnvs	r2, lr, ror #10
    29cc:	6f436574 	svcvs	0x00436574
    29d0:	65526572 	ldrbvs	r6, [r2, #-1394]
    29d4:	00746573 	rsbseq	r6, r4, r3, ror r5
    29d8:	4349564e 	movtmi	r5, #38478	; 0x964e
    29dc:	7465475f 	strbtvc	r4, [r5], #-1887
    29e0:	74737953 	ldrbtvc	r7, [r3], #-2387
    29e4:	61486d65 	cmpvs	r8, r5, ror #26
    29e8:	656c646e 	strbvs	r6, [ip, #-1134]!
    29ec:	74634172 	strbtvc	r4, [r3], #-370
    29f0:	42657669 	rsbmi	r7, r5, #110100480	; 0x6900000
    29f4:	74537469 	ldrbvc	r7, [r3], #-1129
    29f8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    29fc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2a00:	41425f43 	cmpmi	r2, r3, asr #30
    2a04:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    2a08:	4e4f4349 	cdpmi	3, 4, cr4, cr15, cr9, {2}
    2a0c:	00474946 	subeq	r4, r7, r6, asr #18
    2a10:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
    2a14:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2a18:	65535f43 	ldrbvs	r5, [r3, #-3907]
    2a1c:	51524974 	cmppl	r2, r4, ror r9
    2a20:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    2a24:	506c656e 	rsbpl	r6, ip, lr, ror #10
    2a28:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2a2c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2a30:	6d740074 	ldclvs	0, cr0, [r4, #-464]!
    2a34:	736f7070 	cmnvc	pc, #112	; 0x70
    2a38:	53464300 	movtpl	r4, #25344	; 0x6300
    2a3c:	564e0052 	undefined
    2a40:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2a44:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2a48:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    2a4c:	646e6148 	strbtvs	r6, [lr], #-328
    2a50:	5072656c 	rsbspl	r6, r2, ip, ror #10
    2a54:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2a58:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2a5c:	49410074 	stmdbmi	r1, {r2, r4, r5, r6}^
    2a60:	00524352 	subseq	r4, r2, r2, asr r3
    2a64:	4349564e 	movtmi	r5, #38478	; 0x964e
    2a68:	7465535f 	strbtvc	r5, [r5], #-863
    2a6c:	74636556 	strbtvc	r6, [r3], #-1366
    2a70:	6154726f 	cmpvs	r4, pc, ror #4
    2a74:	00656c62 	rsbeq	r6, r5, r2, ror #24
    2a78:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
    2a7c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2a80:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2a84:	53007469 	movwpl	r7, #1129	; 0x469
    2a88:	00525048 	subseq	r5, r2, r8, asr #32
    2a8c:	53434853 	movtpl	r4, #14419	; 0x3853
    2a90:	564e0052 	undefined
    2a94:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2a98:	41427465 	cmpmi	r2, r5, ror #8
    2a9c:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    2aa0:	4d4d0049 	stclmi	0, cr0, [sp, #-292]
    2aa4:	00524146 	subseq	r4, r2, r6, asr #2
    2aa8:	73706d74 	cmnvc	r0, #7424	; 0x1d00
    2aac:	4e006275 	mcrmi	2, 0, r6, cr0, cr5, {3}
    2ab0:	5f434956 	svcpl	0x00434956
    2ab4:	74737953 	ldrbtvc	r7, [r3], #-2387
    2ab8:	61486d65 	cmpvs	r8, r5, ror #26
    2abc:	656c646e 	strbvs	r6, [ip, #-1134]!
    2ac0:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
    2ac4:	00676966 	rsbeq	r6, r7, r6, ror #18
    2ac8:	4349564e 	movtmi	r5, #38478	; 0x964e
    2acc:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    2ad0:	4c6d6574 	cfstr64mi	mvdx6, [sp], #-464
    2ad4:	6e6f4350 	mcrvs	3, 3, r4, cr15, cr0, {2}
    2ad8:	00676966 	rsbeq	r6, r7, r6, ror #18
    2adc:	4349564e 	movtmi	r5, #38478	; 0x964e
    2ae0:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    2ae4:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2ae8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2aec:	52454349 	subpl	r4, r5, #603979777	; 0x24000001
    2af0:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2af4:	6f697270 	svcvs	0x00697270
    2af8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2afc:	4f545600 	svcmi	0x00545600
    2b00:	53490052 	movtpl	r0, #36946	; 0x9052
    2b04:	44005250 	strmi	r5, [r0], #-592
    2b08:	00525346 	subseq	r5, r2, r6, asr #6
    2b0c:	52534648 	subspl	r4, r3, #75497472	; 0x4800000
    2b10:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2b14:	45535f43 	ldrbmi	r5, [r3, #-3907]
    2b18:	55414654 	strbpl	r4, [r1, #-1620]
    2b1c:	414d544c 	cmpmi	sp, ip, asr #8
    2b20:	41004b53 	tstmi	r0, r3, asr fp
    2b24:	00525346 	subseq	r5, r2, r6, asr #6
    2b28:	52455349 	subpl	r5, r5, #603979777	; 0x24000001
    2b2c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2b30:	65475f43 	strbvs	r5, [r7, #-3907]
    2b34:	75614674 	strbvc	r4, [r1, #-1652]!
    2b38:	6148746c 	cmpvs	r8, ip, ror #8
    2b3c:	656c646e 	strbvs	r6, [ip, #-1134]!
    2b40:	756f5372 	strbvc	r5, [pc, #-882]!	; 27d6 <__Stack_Size+0x23d6>
    2b44:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    2b48:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2b4c:	564e0032 	undefined
    2b50:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2b54:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2b58:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    2b5c:	646e6148 	strbtvs	r6, [lr], #-328
    2b60:	5072656c 	rsbspl	r6, r2, ip, ror #10
    2b64:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2b68:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2b6c:	61745374 	cmnvs	r4, r4, ror r3
    2b70:	00737574 	rsbseq	r7, r3, r4, ror r5
    2b74:	4349564e 	movtmi	r5, #38478	; 0x964e
    2b78:	656c435f 	strbvs	r4, [ip, #-863]!
    2b7c:	79537261 	ldmdbvc	r3, {r0, r5, r6, r9, ip, sp, lr}^
    2b80:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    2b84:	646e6148 	strbtvs	r6, [lr], #-328
    2b88:	5072656c 	rsbspl	r6, r2, ip, ror #10
    2b8c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2b90:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2b94:	61660074 	smcvs	24580
    2b98:	73746c75 	cmnvc	r4, #29952	; 0x7500
    2b9c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2ba0:	53007365 	movwpl	r7, #869	; 0x365
    2ba4:	65747379 	ldrbvs	r7, [r4, #-889]!
    2ba8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2bac:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2bb0:	65657250 	strbvs	r7, [r5, #-592]!
    2bb4:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    2bb8:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    2bbc:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    2bc0:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    2bc4:	5f434956 	svcpl	0x00434956
    2bc8:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2bcc:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    2bd0:	656e6e61 	strbvs	r6, [lr, #-3681]!
    2bd4:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    2bd8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    2bdc:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2be0:	75746174 	ldrbvc	r6, [r4, #-372]!
    2be4:	564e0073 	undefined
    2be8:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2bec:	65444243 	strbvs	r4, [r4, #-579]
    2bf0:	74696e49 	strbtvc	r6, [r9], #-3657
    2bf4:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    2bf8:	6f697250 	svcvs	0x00697250
    2bfc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2c00:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2c04:	65565f43 	ldrbvs	r5, [r6, #-3907]
    2c08:	61547463 	cmpvs	r4, r3, ror #8
    2c0c:	63610062 	cmnvs	r1, #98	; 0x62
    2c10:	65766974 	ldrbvs	r6, [r6, #-2420]!
    2c14:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    2c18:	75746174 	ldrbvc	r6, [r4, #-372]!
    2c1c:	61680073 	smcvs	32771
    2c20:	656c646e 	strbvs	r6, [ip, #-1134]!
    2c24:	73616d72 	cmnvc	r1, #7296	; 0x1c80
    2c28:	6f4c006b 	svcvs	0x004c006b
    2c2c:	776f5077 	undefined
    2c30:	6f4d7265 	svcvs	0x004d7265
    2c34:	4e006564 	cfsh32mi	mvfx6, mvfx0, #52
    2c38:	5f434956 	svcpl	0x00434956
    2c3c:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2c40:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    2c44:	656e6e61 	strbvs	r6, [lr, #-3681]!
    2c48:	7463416c 	strbtvc	r4, [r3], #-364
    2c4c:	42657669 	rsbmi	r7, r5, #110100480	; 0x6900000
    2c50:	74537469 	ldrbvc	r7, [r3], #-1129
    2c54:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2c58:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2c5c:	65445f43 	strbvs	r5, [r4, #-3907]
    2c60:	74696e49 	strbtvc	r6, [r9], #-3657
    2c64:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2c68:	72505f43 	subsvc	r5, r0, #268	; 0x10c
    2c6c:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    2c70:	72477974 	subvc	r7, r7, #1900544	; 0x1d0000
    2c74:	4370756f 	cmnmi	r0, #465567744	; 0x1bc00000
    2c78:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2c7c:	65700067 	ldrbvs	r0, [r0, #-103]!
    2c80:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2c84:	71726967 	cmnvc	r2, r7, ror #18
    2c88:	74617473 	strbtvc	r7, [r1], #-1139
    2c8c:	50007375 	andpl	r7, r0, r5, ror r3
    2c90:	455f5257 	ldrbmi	r5, [pc, #-599]	; 2a41 <__Stack_Size+0x2641>
    2c94:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2c98:	4e415453 	mcrmi	4, 2, r5, cr1, cr3, {2}
    2c9c:	4d594244 	lfmmi	f4, 2, [r9, #-272]
    2ca0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2ca4:	5f525750 	svcpl	0x00525750
    2ca8:	61656c43 	cmnvs	r5, r3, asr #24
    2cac:	616c4672 	smcvs	50274
    2cb0:	57500067 	ldrbpl	r0, [r0, -r7, rrx]
    2cb4:	65445f52 	strbvs	r5, [r4, #-3922]
    2cb8:	74696e49 	strbtvc	r6, [r9], #-3657
    2cbc:	52575000 	subspl	r5, r7, #0	; 0x0
    2cc0:	6765525f 	undefined
    2cc4:	74616c75 	strbtvc	r6, [r1], #-3189
    2cc8:	5000726f 	andpl	r7, r0, pc, ror #4
    2ccc:	505f5257 	subspl	r5, pc, r7, asr r2
    2cd0:	654c4456 	strbvs	r4, [ip, #-1110]
    2cd4:	006c6576 	rsbeq	r6, ip, r6, ror r5
    2cd8:	5f525750 	svcpl	0x00525750
    2cdc:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2ce0:	52575000 	subspl	r5, r7, #0	; 0x0
    2ce4:	4456505f 	ldrbmi	r5, [r6], #-95
    2ce8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2cec:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2cf0:	30316632 	eorscc	r6, r1, r2, lsr r6
    2cf4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2cf8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2cfc:	74732f63 	ldrbtvc	r2, [r3], #-3939
    2d00:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d04:	5f783031 	svcpl	0x00783031
    2d08:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
    2d0c:	57500063 	ldrbpl	r0, [r0, -r3, rrx]
    2d10:	56505f52 	usubaddxpl	r5, r0, r2
    2d14:	76654c44 	strbtvc	r4, [r5], -r4, asr #24
    2d18:	6f436c65 	svcvs	0x00436c65
    2d1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2d20:	52575000 	subspl	r5, r7, #0	; 0x0
    2d24:	7465475f 	strbtvc	r4, [r5], #-1887
    2d28:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2d2c:	74617453 	strbtvc	r7, [r1], #-1107
    2d30:	50007375 	andpl	r7, r0, r5, ror r3
    2d34:	455f5257 	ldrbmi	r5, [pc, #-599]	; 2ae5 <__Stack_Size+0x26e5>
    2d38:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2d3c:	504f5453 	subpl	r5, pc, r3, asr r4
    2d40:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2d44:	52575000 	subspl	r5, r7, #0	; 0x0
    2d48:	4f54535f 	svcmi	0x0054535f
    2d4c:	746e4550 	strbtvc	r4, [lr], #-1360
    2d50:	50007972 	andpl	r7, r0, r2, ror r9
    2d54:	425f5257 	subsmi	r5, pc, #1879048197	; 0x70000005
    2d58:	756b6361 	strbvc	r6, [fp, #-865]!
    2d5c:	63634170 	cmnvs	r3, #28	; 0x1c
    2d60:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
    2d64:	5000646d 	andpl	r6, r0, sp, ror #8
    2d68:	575f5257 	undefined
    2d6c:	55656b61 	strbpl	r6, [r5, #-2913]!
    2d70:	6e695070 	mcrvs	0, 3, r5, cr9, cr0, {3}
    2d74:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2d78:	31425041 	cmpcc	r2, r1, asr #32
    2d7c:	52545352 	subspl	r5, r4, #1207959553	; 0x48000001
    2d80:	43435200 	movtmi	r5, #12800	; 0x3200
    2d84:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
    2d88:	4352004b 	cmpmi	r2, #75	; 0x4b
    2d8c:	44415f43 	strbmi	r5, [r1], #-3907
    2d90:	4b4c4343 	blmi	1313aa4 <__Stack_Size+0x13136a4>
    2d94:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2d98:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    2d9c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2da0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2da4:	65505449 	ldrbvs	r5, [r0, #-1097]
    2da8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2dac:	74694267 	strbtvc	r4, [r9], #-615
    2db0:	43435200 	movtmi	r5, #12800	; 0x3200
    2db4:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2db8:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2dbc:	52687069 	rsbpl	r7, r8, #105	; 0x69
    2dc0:	74657365 	strbtvc	r7, [r5], #-869
    2dc4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2dc8:	5f434352 	svcpl	0x00434352
    2dcc:	0045534c 	subeq	r5, r5, ip, asr #6
    2dd0:	5f434352 	svcpl	0x00434352
    2dd4:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2dd8:	61745354 	cmnvs	r4, r4, asr r3
    2ddc:	00737574 	rsbseq	r7, r3, r4, ror r5
    2de0:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    2de4:	43435200 	movtmi	r5, #12800	; 0x3200
    2de8:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2dec:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2df0:	00687069 	rsbeq	r7, r8, r9, rrx
    2df4:	5f434352 	svcpl	0x00434352
    2df8:	4b4c4350 	blmi	1313b40 <__Stack_Size+0x1313740>
    2dfc:	43520032 	cmpmi	r2, #50	; 0x32
    2e00:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    2e04:	646d434c 	strbtvs	r4, [sp], #-844
    2e08:	43435200 	movtmi	r5, #12800	; 0x3200
    2e0c:	6f6c435f 	svcvs	0x006c435f
    2e10:	54736b63 	ldrbtpl	r6, [r3], #-2915
    2e14:	44657079 	strbtmi	r7, [r5], #-121
    2e18:	52006665 	andpl	r6, r0, #105906176	; 0x6500000
    2e1c:	505f4343 	subspl	r4, pc, r3, asr #6
    2e20:	754d4c4c 	strbvc	r4, [sp, #-3148]
    2e24:	4352006c 	cmpmi	r2, #108	; 0x6c
    2e28:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2e2c:	72655042 	rsbvc	r5, r5, #66	; 0x42
    2e30:	43687069 	cmnmi	r8, #105	; 0x69
    2e34:	6b636f6c 	blvs	18debec <__Stack_Size+0x18de7ec>
    2e38:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2e3c:	4b4c4348 	blmi	1313b64 <__Stack_Size+0x1313764>
    2e40:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    2e44:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    2e48:	41007963 	tstmi	r0, r3, ror #18
    2e4c:	45314250 	ldrmi	r4, [r1, #-592]!
    2e50:	7000524e 	andvc	r5, r0, lr, asr #4
    2e54:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2e58:	43435200 	movtmi	r5, #12800	; 0x3200
    2e5c:	4f434d5f 	svcmi	0x00434d5f
    2e60:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e64:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    2e68:	445f4343 	ldrbmi	r4, [pc], #835	; 2e70 <__Stack_Size+0x2a70>
    2e6c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2e70:	43520074 	cmpmi	r2, #116	; 0x74
    2e74:	61575f43 	cmpvs	r7, r3, asr #30
    2e78:	6f467469 	svcvs	0x00467469
    2e7c:	45534872 	ldrbmi	r4, [r3, #-2162]
    2e80:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    2e84:	00705574 	rsbseq	r5, r0, r4, ror r5
    2e88:	5f434352 	svcpl	0x00434352
    2e8c:	43435452 	movtmi	r5, #13394	; 0x3452
    2e90:	6f534b4c 	svcvs	0x00534b4c
    2e94:	65637275 	strbvs	r7, [r3, #-629]!
    2e98:	43435200 	movtmi	r5, #12800	; 0x3200
    2e9c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2ea0:	72655031 	rsbvc	r5, r5, #49	; 0x31
    2ea4:	52687069 	rsbpl	r7, r8, #105	; 0x69
    2ea8:	74657365 	strbtvc	r7, [r5], #-869
    2eac:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2eb0:	5f434352 	svcpl	0x00434352
    2eb4:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    2eb8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ebc:	6c700067 	ldclvs	0, cr0, [r0], #-412
    2ec0:	6c756d6c 	ldclvs	13, cr6, [r5], #-432
    2ec4:	4352006c 	cmpmi	r2, #108	; 0x6c
    2ec8:	53555f43 	cmppl	r5, #268	; 0x10c
    2ecc:	4b4c4342 	blmi	1313bdc <__Stack_Size+0x13137dc>
    2ed0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ed4:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    2ed8:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    2edc:	6d434953 	stclvs	9, cr4, [r3, #-332]
    2ee0:	43520064 	cmpmi	r2, #100	; 0x64
    2ee4:	65475f43 	strbvs	r5, [r7, #-3907]
    2ee8:	53595374 	cmppl	r9, #-805306367	; 0xd0000001
    2eec:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    2ef0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2ef4:	50410065 	subpl	r0, r1, r5, rrx
    2ef8:	53523242 	cmppl	r2, #536870916	; 0x20000004
    2efc:	52005254 	andpl	r5, r0, #1073741829	; 0x40000005
    2f00:	415f4343 	cmpmi	pc, r3, asr #6
    2f04:	50314250 	eorspl	r4, r1, r0, asr r2
    2f08:	70697265 	rsbvc	r7, r9, r5, ror #4
    2f0c:	6c700068 	ldclvs	0, cr0, [r0], #-416
    2f10:	756f736c 	strbvc	r7, [pc, #-876]!	; 2bac <__Stack_Size+0x27ac>
    2f14:	00656372 	rsbeq	r6, r5, r2, ror r3
    2f18:	45424841 	strbmi	r4, [r2, #-2113]
    2f1c:	5200524e 	andpl	r5, r0, #-536870908	; 0xe0000004
    2f20:	505f4343 	subspl	r4, pc, r3, asr #6
    2f24:	314b4c43 	cmpcc	fp, r3, asr #24
    2f28:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2f2c:	73006769 	movwvc	r6, #1897	; 0x769
    2f30:	75746174 	ldrbvc	r6, [r4, #-372]!
    2f34:	67657273 	undefined
    2f38:	43435200 	movtmi	r5, #12800	; 0x3200
    2f3c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2f40:	72655031 	rsbvc	r5, r5, #49	; 0x31
    2f44:	43687069 	cmnmi	r8, #105	; 0x69
    2f48:	6b636f6c 	blvs	18ded00 <__Stack_Size+0x18de900>
    2f4c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2f50:	32425041 	subcc	r5, r2, #65	; 0x41
    2f54:	00524e45 	subseq	r4, r2, r5, asr #28
    2f58:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    2f5c:	43705574 	cmnmi	r0, #486539264	; 0x1d000000
    2f60:	746e756f 	strbtvc	r7, [lr], #-1391
    2f64:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    2f68:	425f4343 	subsmi	r4, pc, #201326593	; 0xc000001
    2f6c:	756b6361 	strbvc	r6, [fp, #-865]!
    2f70:	73655270 	cmnvc	r5, #7	; 0x7
    2f74:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    2f78:	43520064 	cmpmi	r2, #100	; 0x64
    2f7c:	64415f43 	strbvs	r5, [r1], #-3907
    2f80:	7473756a 	ldrbtvc	r7, [r3], #-1386
    2f84:	43495348 	movtmi	r5, #37704	; 0x9348
    2f88:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    2f8c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    2f90:	61566e6f 	cmpvs	r6, pc, ror #28
    2f94:	0065756c 	rsbeq	r7, r5, ip, ror #10
    2f98:	43434441 	movtmi	r4, #13377	; 0x3441
    2f9c:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2fa0:	75716572 	ldrbvc	r6, [r1, #-1394]!
    2fa4:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2fa8:	43435200 	movtmi	r5, #12800	; 0x3200
    2fac:	414c465f 	cmpmi	ip, pc, asr r6
    2fb0:	43520047 	cmpmi	r2, #71	; 0x47
    2fb4:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    2fb8:	756f534c 	strbvc	r5, [pc, #-844]!	; 2c74 <__Stack_Size+0x2874>
    2fbc:	00656372 	rsbeq	r6, r5, r2, ror r3
    2fc0:	5f434352 	svcpl	0x00434352
    2fc4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    2fc8:	6f434b4c 	svcvs	0x00434b4c
    2fcc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2fd0:	43435200 	movtmi	r5, #12800	; 0x3200
    2fd4:	7465475f 	strbtvc	r4, [r5], #-1887
    2fd8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2fdc:	74617453 	strbtvc	r7, [r1], #-1107
    2fe0:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    2fe4:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    2fe8:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    2fec:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    2ff0:	00676966 	rsbeq	r6, r7, r6, ror #18
    2ff4:	5f434352 	svcpl	0x00434352
    2ff8:	43425355 	movtmi	r5, #9045	; 0x2355
    2ffc:	6f534b4c 	svcvs	0x00534b4c
    3000:	65637275 	strbvs	r7, [r3, #-629]!
    3004:	43435200 	movtmi	r5, #12800	; 0x3200
    3008:	656c435f 	strbvs	r4, [ip, #-863]!
    300c:	6c467261 	sfmvs	f7, 2, [r6], {97}
    3010:	52006761 	andpl	r6, r0, #25427968	; 0x1840000
    3014:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    3018:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    301c:	5348004b 	movtpl	r0, #32843	; 0x804b
    3020:	61745345 	cmnvs	r4, r5, asr #6
    3024:	00737574 	rsbseq	r7, r3, r4, ror r5
    3028:	5f434352 	svcpl	0x00434352
    302c:	43455348 	movtmi	r5, #21320	; 0x5348
    3030:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3034:	59530067 	ldmdbpl	r3, {r0, r1, r2, r5, r6}^
    3038:	4b4c4353 	blmi	1313d8c <__Stack_Size+0x131398c>
    303c:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    3040:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    3044:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    3048:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    304c:	6b636f6c 	blvs	18dee04 <__Stack_Size+0x18dea04>
    3050:	43500073 	cmpmi	r0, #115	; 0x73
    3054:	5f324b4c 	svcpl	0x00324b4c
    3058:	71657246 	cmnvc	r5, r6, asr #4
    305c:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    3060:	43520079 	cmpmi	r2, #121	; 0x79
    3064:	54495f43 	strbpl	r5, [r9], #-3907
    3068:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    306c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    3070:	415f4343 	cmpmi	pc, r3, asr #6
    3074:	50324250 	eorspl	r4, r2, r0, asr r2
    3078:	70697265 	rsbvc	r7, r9, r5, ror #4
    307c:	6f6c4368 	svcvs	0x006c4368
    3080:	6d436b63 	vstrvs	d22, [r3, #-396]
    3084:	43520064 	cmpmi	r2, #100	; 0x64
    3088:	53485f43 	movtpl	r5, #36675	; 0x8f43
    308c:	43520045 	cmpmi	r2, #69	; 0x45
    3090:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    3094:	4b4c4353 	blmi	1313de8 <__Stack_Size+0x13139e8>
    3098:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    309c:	50006563 	andpl	r6, r0, r3, ror #10
    30a0:	314b4c43 	cmpcc	fp, r3, asr #24
    30a4:	6572465f 	ldrbvs	r4, [r2, #-1631]!
    30a8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    30ac:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    30b0:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3
    30b4:	6f434553 	svcvs	0x00434553
    30b8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    30bc:	42504100 	subsmi	r4, r0, #0	; 0x0
    30c0:	50424841 	subpl	r4, r2, r1, asr #16
    30c4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    30c8:	6c626154 	stfvse	f6, [r2], #-336
    30cc:	43520065 	cmpmi	r2, #101	; 0x65
    30d0:	65475f43 	strbvs	r5, [r7, #-3907]
    30d4:	6f6c4374 	svcvs	0x006c4374
    30d8:	46736b63 	ldrbtmi	r6, [r3], -r3, ror #22
    30dc:	00716572 	rsbseq	r6, r1, r2, ror r5
    30e0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    30e4:	30316632 	eorscc	r6, r1, r2, lsr r6
    30e8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    30ec:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    30f0:	74732f63 	ldrbtvc	r2, [r3], #-3939
    30f4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    30f8:	5f783031 	svcpl	0x00783031
    30fc:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    3100:	43520063 	cmpmi	r2, #99	; 0x63
    3104:	54525f43 	ldrbpl	r5, [r2], #-3907
    3108:	4b4c4343 	blmi	1313e1c <__Stack_Size+0x1313a1c>
    310c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3110:	5f434352 	svcpl	0x00434352
    3114:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3118:	6365536b 	cmnvs	r5, #-1409286143	; 0xac000001
    311c:	74697275 	strbtvc	r7, [r9], #-629
    3120:	73795379 	cmnvc	r9, #-469762047	; 0xe4000001
    3124:	436d6574 	cmnmi	sp, #486539264	; 0x1d000000
    3128:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    312c:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    3130:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    3134:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3138:	43520067 	cmpmi	r2, #103	; 0x67
    313c:	53485f43 	movtpl	r5, #36675	; 0x8f43
    3140:	646d4349 	strbtvs	r4, [sp], #-841
    3144:	43435200 	movtmi	r5, #12800	; 0x3200
    3148:	4f434d5f 	svcmi	0x00434d5f
    314c:	43435200 	movtmi	r5, #12800	; 0x3200
    3150:	0054495f 	subseq	r4, r4, pc, asr r9
    3154:	5f434352 	svcpl	0x00434352
    3158:	50424841 	subpl	r4, r2, r1, asr #16
    315c:	70697265 	rsbvc	r7, r9, r5, ror #4
    3160:	43520068 	cmpmi	r2, #104	; 0x68
    3164:	43505f43 	cmpmi	r0, #268	; 0x10c
    3168:	43324b4c 	teqmi	r2, #77824	; 0x13000
    316c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3170:	44410067 	strbmi	r0, [r1], #-103
    3174:	65725043 	ldrbvs	r5, [r2, #-67]!
    3178:	61546373 	cmpvs	r4, r3, ror r3
    317c:	00656c62 	rsbeq	r6, r5, r2, ror #24
    3180:	5f495053 	svcpl	0x00495053
    3184:	5f533249 	svcpl	0x00533249
    3188:	43414d44 	movtmi	r4, #7492	; 0x1d44
    318c:	5300646d 	movwpl	r6, #1133	; 0x46d
    3190:	475f4950 	undefined
    3194:	52437465 	subpl	r7, r3, #1694498816	; 0x65000000
    3198:	6c6f5043 	stclvs	0, cr5, [pc], #-268
    319c:	6d6f6e79 	stclvs	14, cr6, [pc, #-484]!
    31a0:	006c6169 	rsbeq	r6, ip, r9, ror #2
    31a4:	5f495053 	svcpl	0x00495053
    31a8:	5f533249 	svcpl	0x00533249
    31ac:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    31b0:	53324900 	teqpl	r2, #0	; 0x0
    31b4:	6174535f 	cmnvs	r4, pc, asr r3
    31b8:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    31bc:	50530064 	subspl	r0, r3, r4, rrx
    31c0:	6e495f49 	cdpvs	15, 4, cr5, cr9, cr9, {2}
    31c4:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    31c8:	435f5332 	cmpmi	pc, #-939524096	; 0xc8000000
    31cc:	004c4f50 	subeq	r4, ip, r0, asr pc
    31d0:	6b636170 	blvs	18db798 <__Stack_Size+0x18db398>
    31d4:	656c7465 	strbvs	r7, [ip, #-1125]!
    31d8:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    31dc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    31e0:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    31e4:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    31e8:	74614464 	strbtvc	r4, [r1], #-1124
    31ec:	50530061 	subspl	r0, r3, r1, rrx
    31f0:	32495f49 	subcc	r5, r9, #292	; 0x124
    31f4:	4d445f53 	stclmi	15, cr5, [r4, #-332]
    31f8:	71655241 	cmnvc	r5, r1, asr #4
    31fc:	53324900 	teqpl	r2, #0	; 0x0
    3200:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    3204:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    3208:	00746375 	rsbseq	r6, r4, r5, ror r3
    320c:	5f533249 	svcpl	0x00533249
    3210:	74696e49 	strbtvc	r6, [r9], #-3657
    3214:	65707954 	ldrbvs	r7, [r0, #-2388]!
    3218:	00666544 	rsbeq	r6, r6, r4, asr #10
    321c:	5f533249 	svcpl	0x00533249
    3220:	74696e49 	strbtvc	r6, [r9], #-3657
    3224:	53324900 	teqpl	r2, #0	; 0x0
    3228:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    322c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    3230:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3234:	5f495053 	svcpl	0x00495053
    3238:	69446942 	stmdbvs	r4, {r1, r6, r8, fp, sp, lr}^
    323c:	74636572 	strbtvc	r6, [r3], #-1394
    3240:	616e6f69 	cmnvs	lr, r9, ror #30
    3244:	6e694c6c 	cdpvs	12, 6, cr4, cr9, cr12, {3}
    3248:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    324c:	00676966 	rsbeq	r6, r7, r6, ror #18
    3250:	64733269 	ldrbtvs	r3, [r3], #-617
    3254:	53007669 	movwpl	r7, #1641	; 0x669
    3258:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^
    325c:	495f5332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, ip, lr}^
    3260:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    3264:	00676966 	rsbeq	r6, r7, r6, ror #18
    3268:	5f533249 	svcpl	0x00533249
    326c:	69647541 	stmdbvs	r4!, {r0, r6, r8, sl, ip, sp, lr}^
    3270:	6572466f 	ldrbvs	r4, [r2, #-1647]!
    3274:	32490071 	subcc	r0, r9, #113	; 0x71
    3278:	434d5f53 	movtmi	r5, #57171	; 0xdf53
    327c:	754f4b4c 	strbvc	r4, [pc, #-2892]	; 2738 <__Stack_Size+0x2338>
    3280:	74757074 	ldrbtvc	r7, [r5], #-116
    3284:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3288:	4352435f 	cmpmi	r2, #2080374785	; 0x7c000001
    328c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3290:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    3294:	0054495f 	subseq	r4, r4, pc, asr r9
    3298:	5f495053 	svcpl	0x00495053
    329c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    32a0:	5f495053 	svcpl	0x00495053
    32a4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    32a8:	53004352 	movwpl	r4, #850	; 0x352
    32ac:	445f4950 	ldrbmi	r4, [pc], #2384	; 32b4 <__Stack_Size+0x2eb4>
    32b0:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    32b4:	43657a69 	cmnmi	r5, #430080	; 0x69000
    32b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    32bc:	32490067 	subcc	r0, r9, #103	; 0x67
    32c0:	61445f53 	cmpvs	r4, r3, asr pc
    32c4:	6f466174 	svcvs	0x00466174
    32c8:	74616d72 	strbtvc	r6, [r1], #-3442
    32cc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    32d0:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    32d4:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    32d8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    32dc:	5f495053 	svcpl	0x00495053
    32e0:	4953534e 	ldmdbmi	r3, {r1, r2, r3, r6, r8, r9, ip, lr}^
    32e4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    32e8:	536c616e 	cmnpl	ip, #-2147483621	; 0x8000001b
    32ec:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
    32f0:	43657261 	cmnmi	r5, #268435462	; 0x10000006
    32f4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    32f8:	50530067 	subspl	r0, r3, r7, rrx
    32fc:	32495f49 	subcc	r5, r9, #292	; 0x124
    3300:	65475f53 	strbvs	r5, [r7, #-3923]
    3304:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    3308:	75746174 	ldrbvc	r6, [r4, #-372]!
    330c:	50530073 	subspl	r0, r3, r3, ror r0
    3310:	79545f49 	ldmdbvc	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
    3314:	65446570 	strbvs	r6, [r4, #-1392]
    3318:	50530066 	subspl	r0, r3, r6, rrx
    331c:	32495f49 	subcc	r5, r9, #292	; 0x124
    3320:	65525f53 	ldrbvs	r5, [r2, #-3923]
    3324:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    3328:	74614465 	strbtvc	r4, [r1], #-1125
    332c:	50530061 	subspl	r0, r3, r1, rrx
    3330:	534e5f49 	movtpl	r5, #61257	; 0xef49
    3334:	746e4953 	strbtvc	r4, [lr], #-2387
    3338:	616e7265 	cmnvs	lr, r5, ror #4
    333c:	666f536c 	strbtvs	r5, [pc], -ip, ror #6
    3340:	50530074 	subspl	r0, r3, r4, ror r0
    3344:	32495f49 	subcc	r5, r9, #292	; 0x124
    3348:	6c435f53 	mcrrvs	15, 5, r5, r3, cr3
    334c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    3350:	0067616c 	rsbeq	r6, r7, ip, ror #2
    3354:	5f533249 	svcpl	0x00533249
    3358:	00646d43 	rsbeq	r6, r4, r3, asr #26
    335c:	5f495053 	svcpl	0x00495053
    3360:	75727453 	ldrbvc	r7, [r2, #-1107]!
    3364:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3368:	53007469 	movwpl	r7, #1129	; 0x469
    336c:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^
    3370:	435f5332 	cmpmi	pc, #-939524096	; 0xc8000000
    3374:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    3378:	65505449 	ldrbvs	r5, [r0, #-1097]
    337c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    3380:	74694267 	strbtvc	r4, [r9], #-615
    3384:	53324900 	teqpl	r2, #0	; 0x0
    3388:	646f4d5f 	strbtvs	r4, [pc], #3423	; 3390 <__Stack_Size+0x2f90>
    338c:	74730065 	ldrbtvc	r0, [r3], #-101
    3390:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3394:	5f783031 	svcpl	0x00783031
    3398:	2f62696c 	svccs	0x0062696c
    339c:	2f637273 	svccs	0x00637273
    33a0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    33a4:	30316632 	eorscc	r6, r1, r2, lsr r6
    33a8:	70735f78 	rsbsvc	r5, r3, r8, ror pc
    33ac:	00632e69 	rsbeq	r2, r3, r9, ror #28
    33b0:	5f495053 	svcpl	0x00495053
    33b4:	5f533249 	svcpl	0x00533249
    33b8:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    33bc:	5367616c 	cmnpl	r7, #27	; 0x1b
    33c0:	75746174 	ldrbvc	r6, [r4, #-372]!
    33c4:	50530073 	subspl	r0, r3, r3, ror r0
    33c8:	53007849 	movwpl	r7, #2121	; 0x849
    33cc:	535f4950 	cmppl	pc, #1310720	; 0x140000
    33d0:	74754f53 	ldrbtvc	r4, [r5], #-3923
    33d4:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    33d8:	6900646d 	stmdbvs	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    33dc:	646f7332 	strbtvs	r7, [pc], #818	; 33e4 <__Stack_Size+0x2fe4>
    33e0:	50530064 	subspl	r0, r3, r4, rrx
    33e4:	72545f49 	subsvc	r5, r4, #292	; 0x124
    33e8:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!
    33ec:	52437469 	subpl	r7, r3, #1761607680	; 0x69000000
    33f0:	50530043 	subspl	r0, r3, r3, asr #32
    33f4:	61435f49 	cmpvs	r3, r9, asr #30
    33f8:	6c75636c 	ldclvs	3, cr6, [r5], #-432
    33fc:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    3400:	63004352 	movwvs	r4, #850	; 0x352
    3404:	65726372 	ldrbvs	r6, [r2, #-882]!
    3408:	50530067 	subspl	r0, r3, r7, rrx
    340c:	6e495f49 	cdpvs	15, 4, cr5, cr9, cr9, {2}
    3410:	74537469 	ldrbvc	r7, [r3], #-1129
    3414:	74637572 	strbtvc	r7, [r3], #-1394
    3418:	73795300 	cmnvc	r9, #0	; 0x0
    341c:	6b636954 	blvs	18dd974 <__Stack_Size+0x18dd574>
    3420:	7465475f 	strbtvc	r4, [r5], #-1887
    3424:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3428:	00726574 	rsbseq	r6, r2, r4, ror r5
    342c:	54737953 	ldrbtpl	r7, [r3], #-2387
    3430:	5f6b6369 	svcpl	0x006b6369
    3434:	52746553 	rsbspl	r6, r4, #348127232	; 0x14c00000
    3438:	616f6c65 	cmnvs	pc, r5, ror #24
    343c:	79530064 	ldmdbvc	r3, {r2, r5, r6}^
    3440:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3444:	65475f6b 	strbvs	r5, [r7, #-3947]
    3448:	616c4674 	smcvs	50276
    344c:	61745367 	cmnvs	r4, r7, ror #6
    3450:	00737574 	rsbseq	r7, r3, r4, ror r5
    3454:	54737953 	ldrbtpl	r7, [r3], #-2387
    3458:	5f6b6369 	svcpl	0x006b6369
    345c:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    3460:	4c414300 	mcrrmi	3, 0, r4, r1, cr0
    3464:	73004249 	movwvc	r4, #585	; 0x249
    3468:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    346c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3470:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3474:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3478:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    347c:	31663233 	cmncc	r6, r3, lsr r2
    3480:	735f7830 	cmpvc	pc, #3145728	; 0x300000
    3484:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    3488:	632e6b63 	teqvs	lr, #101376	; 0x18c00
    348c:	52544300 	subspl	r4, r4, #0	; 0x0
    3490:	7953004c 	ldmdbvc	r3, {r2, r3, r6}^
    3494:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3498:	6f435f6b 	svcvs	0x00435f6b
    349c:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    34a0:	646d4372 	strbtvs	r4, [sp], #-882
    34a4:	73795300 	cmnvc	r9, #0	; 0x0
    34a8:	6b636954 	blvs	18dda00 <__Stack_Size+0x18dd600>
    34ac:	756f435f 	strbvc	r4, [pc, #-863]!	; 3155 <__Stack_Size+0x2d55>
    34b0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    34b4:	73795300 	cmnvc	r9, #0	; 0x0
    34b8:	6b636954 	blvs	18dda10 <__Stack_Size+0x18dd610>
    34bc:	4b4c435f 	blmi	1314240 <__Stack_Size+0x1313e40>
    34c0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    34c4:	6f436563 	svcvs	0x00436563
    34c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    34cc:	414f4c00 	cmpmi	pc, r0, lsl #24
    34d0:	79530044 	ldmdbvc	r3, {r2, r6}^
    34d4:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    34d8:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    34dc:	756f534b 	strbvc	r5, [pc, #-843]!	; 3199 <__Stack_Size+0x2d99>
    34e0:	00656372 	rsbeq	r6, r5, r2, ror r3
    34e4:	54737953 	ldrbtpl	r7, [r3], #-2387
    34e8:	5f6b6369 	svcpl	0x006b6369
    34ec:	6f435449 	svcvs	0x00435449
    34f0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    34f4:	4d495400 	cfstrdmi	mvd5, [r9]
    34f8:	34434f5f 	strbcc	r4, [r3], #-3935
    34fc:	74736146 	ldrbtvc	r6, [r3], #-326
    3500:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3504:	54006769 	strpl	r6, [r0], #-1897
    3508:	4f5f4d49 	svcmi	0x005f4d49
    350c:	6f503143 	svcvs	0x00503143
    3510:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3514:	6f437974 	svcvs	0x00437974
    3518:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    351c:	4d495400 	cfstrdmi	mvd5, [r9]
    3520:	5343495f 	movtpl	r4, #14687	; 0x395f
    3524:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    3528:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    352c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3530:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3534:	65725034 	ldrbvs	r5, [r2, #-52]!
    3538:	64616f6c 	strbtvs	r6, [r1], #-3948
    353c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3540:	54006769 	strpl	r6, [r0], #-1897
    3544:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3548:	6f437465 	svcvs	0x00437465
    354c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    3550:	54003165 	strpl	r3, [r0], #-357
    3554:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3558:	6f437465 	svcvs	0x00437465
    355c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    3560:	54003265 	strpl	r3, [r0], #-613
    3564:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3568:	6f437465 	svcvs	0x00437465
    356c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    3570:	54003465 	strpl	r3, [r0], #-1125
    3574:	4f5f4d49 	svcmi	0x005f4d49
    3578:	504e3343 	subpl	r3, lr, r3, asr #6
    357c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3580:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3584:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3588:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    358c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3590:	6c657250 	sfmvs	f7, 2, [r5], #-320
    3594:	0064616f 	rsbeq	r6, r4, pc, ror #2
    3598:	5f4d4954 	svcpl	0x004d4954
    359c:	5033434f 	eorspl	r4, r3, pc, asr #6
    35a0:	6f6c6572 	svcvs	0x006c6572
    35a4:	6f436461 	svcvs	0x00436461
    35a8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    35ac:	4d495400 	cfstrdmi	mvd5, [r9]
    35b0:	7465475f 	strbtvc	r4, [r5], #-1887
    35b4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    35b8:	74617453 	strbtvc	r7, [r1], #-1107
    35bc:	54007375 	strpl	r7, [r0], #-885
    35c0:	435f3249 	cmpmi	pc, #-1879048188	; 0x90000004
    35c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    35c8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    35cc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    35d0:	74736146 	ldrbtvc	r6, [r3], #-326
    35d4:	4d495400 	cfstrdmi	mvd5, [r9]
    35d8:	444b435f 	strbmi	r4, [fp], #-863
    35dc:	4d495400 	cfstrdmi	mvd5, [r9]
    35e0:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    35e4:	5474696e 	ldrbtpl	r6, [r4], #-2414
    35e8:	44657079 	strbtmi	r7, [r5], #-121
    35ec:	54006665 	strpl	r6, [r0], #-1637
    35f0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    35f4:	7475706e 	ldrbtvc	r7, [r5], #-110
    35f8:	67697254 	undefined
    35fc:	53726567 	cmnpl	r2, #432013312	; 0x19c00000
    3600:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3604:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3608:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    360c:	73614241 	cmnvc	r1, #268435460	; 0x10000004
    3610:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3614:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    3618:	47525474 	undefined
    361c:	73657250 	cmnvc	r5, #5	; 0x5
    3620:	656c6163 	strbvs	r6, [ip, #-355]!
    3624:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3628:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    362c:	6d434e78 	stclvs	14, cr4, [r3, #-480]
    3630:	74690064 	strbtvc	r0, [r9], #-100
    3634:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
    3638:	5400656c 	strpl	r6, [r0], #-1388
    363c:	4f5f4d49 	svcmi	0x005f4d49
    3640:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    3644:	616f6c65 	cmnvs	pc, r5, ror #24
    3648:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    364c:	00676966 	rsbeq	r6, r7, r6, ror #18
    3650:	5f4d4954 	svcpl	0x004d4954
    3654:	63726f46 	cmnvs	r2, #280	; 0x118
    3658:	434f6465 	movtmi	r6, #62565	; 0xf465
    365c:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    3660:	00676966 	rsbeq	r6, r7, r6, ror #18
    3664:	5f4d4954 	svcpl	0x004d4954
    3668:	7453434f 	ldrbvc	r4, [r3], #-847
    366c:	74637572 	strbtvc	r7, [r3], #-1394
    3670:	74696e49 	strbtvc	r6, [r9], #-3657
    3674:	4d495400 	cfstrdmi	mvd5, [r9]
    3678:	6470555f 	ldrbtvs	r5, [r0], #-1375
    367c:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
    3680:	65757165 	ldrbvs	r7, [r5, #-357]!
    3684:	6f437473 	svcvs	0x00437473
    3688:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    368c:	4d495400 	cfstrdmi	mvd5, [r9]
    3690:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    3694:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3698:	5f4d4954 	svcpl	0x004d4954
    369c:	656c6553 	strbvs	r6, [ip, #-1363]!
    36a0:	43437463 	movtmi	r7, #13411	; 0x3463
    36a4:	00414d44 	subeq	r4, r1, r4, asr #26
    36a8:	5f4d4954 	svcpl	0x004d4954
    36ac:	6f4d504f 	svcvs	0x004d504f
    36b0:	54006564 	strpl	r6, [r0], #-1380
    36b4:	4f5f4d49 	svcmi	0x005f4d49
    36b8:	6e493143 	dvfvsem	f3, f1, f3
    36bc:	54007469 	strpl	r7, [r0], #-1129
    36c0:	4f5f4d49 	svcmi	0x005f4d49
    36c4:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    36c8:	616f6c65 	cmnvs	pc, r5, ror #24
    36cc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    36d0:	00676966 	rsbeq	r6, r7, r6, ror #18
    36d4:	5f4d4954 	svcpl	0x004d4954
    36d8:	50314349 	eorspl	r4, r1, r9, asr #6
    36dc:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    36e0:	00797469 	rsbseq	r7, r9, r9, ror #8
    36e4:	5f4d4954 	svcpl	0x004d4954
    36e8:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    36ec:	75747061 	ldrbvc	r7, [r4, #-97]!
    36f0:	00316572 	eorseq	r6, r1, r2, ror r5
    36f4:	73706d74 	cmnvc	r0, #7424	; 0x1d00
    36f8:	0072636d 	rsbseq	r6, r2, sp, ror #6
    36fc:	5f4d4954 	svcpl	0x004d4954
    3700:	4633434f 	ldrtmi	r4, [r3], -pc, asr #6
    3704:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    3708:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    370c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3710:	5400784d 	strpl	r7, [r0], #-2125
    3714:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    3718:	6563726f 	strbvs	r7, [r3, #-623]!
    371c:	74634164 	strbtvc	r4, [r3], #-356
    3720:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3724:	5f4d4954 	svcpl	0x004d4954
    3728:	50324349 	eorspl	r4, r2, r9, asr #6
    372c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3730:	00797469 	rsbseq	r7, r9, r9, ror #8
    3734:	5f4d4954 	svcpl	0x004d4954
    3738:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    373c:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    3740:	61637365 	cmnvs	r3, r5, ror #6
    3744:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3748:	5f4d4954 	svcpl	0x004d4954
    374c:	76616c53 	undefined
    3750:	646f4d65 	strbtvs	r4, [pc], #3429	; 3758 <__Stack_Size+0x3358>
    3754:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3758:	534f5f4d 	movtpl	r5, #65357	; 0xff4d
    375c:	74534953 	ldrbvc	r4, [r3], #-2387
    3760:	00657461 	rsbeq	r7, r5, r1, ror #8
    3764:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    3768:	54003172 	strpl	r3, [r0], #-370
    376c:	545f4d49 	ldrbpl	r4, [pc], #3401	; 3774 <__Stack_Size+0x3374>
    3770:	44657079 	strbtmi	r7, [r5], #-121
    3774:	54006665 	strpl	r6, [r0], #-1637
    3778:	4f5f4d49 	svcmi	0x005f4d49
    377c:	6e493243 	cdpvs	2, 4, cr3, cr9, cr3, {2}
    3780:	54007469 	strpl	r7, [r0], #-1129
    3784:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2a43 <__Stack_Size+0x2643>
    3788:	6c435254 	sfmvs	f5, 2, [r3], {84}
    378c:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    3790:	3265646f 	rsbcc	r6, r5, #1862270976	; 0x6f000000
    3794:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3798:	54006769 	strpl	r6, [r0], #-1897
    379c:	435f3149 	cmpmi	pc, #1073741842	; 0x40000012
    37a0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    37a4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    37a8:	65475f4d 	strbvs	r5, [r7, #-3917]
    37ac:	70614374 	rsbvc	r4, r1, r4, ror r3
    37b0:	65727574 	ldrbvs	r7, [r2, #-1396]!
    37b4:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    37b8:	65475f4d 	strbvs	r5, [r7, #-3917]
    37bc:	70614374 	rsbvc	r4, r1, r4, ror r3
    37c0:	65727574 	ldrbvs	r7, [r2, #-1396]!
    37c4:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
    37c8:	65475f4d 	strbvs	r5, [r7, #-3917]
    37cc:	70614374 	rsbvc	r4, r1, r4, ror r3
    37d0:	65727574 	ldrbvs	r7, [r2, #-1396]!
    37d4:	49540034 	ldmdbmi	r4, {r2, r4, r5}^
    37d8:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    37dc:	72754241 	rsbsvc	r4, r5, #268435460	; 0x10000004
    37e0:	654c7473 	strbvs	r7, [ip, #-1139]
    37e4:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    37e8:	4d495400 	cfstrdmi	mvd5, [r9]
    37ec:	656c435f 	strbvs	r4, [ip, #-863]!
    37f0:	6c467261 	sfmvs	f7, 2, [r6], {97}
    37f4:	54006761 	strpl	r6, [r0], #-1889
    37f8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    37fc:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    3800:	5234434f 	eorspl	r4, r4, #1006632961	; 0x3c000001
    3804:	54006665 	strpl	r6, [r0], #-1637
    3808:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    380c:	45785254 	ldrbmi	r5, [r8, #-596]!
    3810:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    3814:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3818:	6b636f6c 	blvs	18df5d0 <__Stack_Size+0x18df1d0>
    381c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3820:	54006769 	strpl	r6, [r0], #-1897
    3824:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3828:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    382c:	65505449 	ldrbvs	r5, [r0, #-1097]
    3830:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    3834:	74694267 	strbtvc	r4, [r9], #-615
    3838:	4d495400 	cfstrdmi	mvd5, [r9]
    383c:	414d445f 	cmpmi	sp, pc, asr r4
    3840:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3844:	54006769 	strpl	r6, [r0], #-1897
    3848:	415f4d49 	cmpmi	pc, r9, asr #26
    384c:	72505252 	subsvc	r5, r0, #536870917	; 0x20000005
    3850:	616f6c65 	cmnvs	pc, r5, ror #24
    3854:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    3858:	00676966 	rsbeq	r6, r7, r6, ror #18
    385c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3860:	30316632 	eorscc	r6, r1, r2, lsr r6
    3864:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3868:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    386c:	74732f63 	ldrbtvc	r2, [r3], #-3939
    3870:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3874:	5f783031 	svcpl	0x00783031
    3878:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    387c:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    3880:	44425f4d 	strbmi	r5, [r2], #-3917
    3884:	6e495254 	mcrvs	2, 2, r5, cr9, cr4, {2}
    3888:	74537469 	ldrbvc	r7, [r3], #-1129
    388c:	74637572 	strbtvc	r7, [r3], #-1394
    3890:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    3894:	72656363 	rsbvc	r6, r5, #-1946157055	; 0x8c000001
    3898:	4d495400 	cfstrdmi	mvd5, [r9]
    389c:	7465535f 	strbtvc	r5, [r5], #-863
    38a0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    38a4:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    38a8:	6f697369 	svcvs	0x00697369
    38ac:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    38b0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    38b4:	73614632 	cmnvc	r1, #52428800	; 0x3200000
    38b8:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    38bc:	00676966 	rsbeq	r6, r7, r6, ror #18
    38c0:	5f4d4954 	svcpl	0x004d4954
    38c4:	61657242 	cmnvs	r5, r2, asr #4
    38c8:	6c6f506b 	stclvs	0, cr5, [pc], #-428
    38cc:	74697261 	strbtvc	r7, [r9], #-609
    38d0:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    38d4:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    38d8:	7463656c 	strbtvc	r6, [r3], #-1388
    38dc:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    38e0:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    38e4:	65676769 	strbvs	r6, [r7, #-1897]!
    38e8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    38ec:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    38f0:	6142656d 	cmpvs	r2, sp, ror #10
    38f4:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    38f8:	74537469 	ldrbvc	r7, [r3], #-1129
    38fc:	74637572 	strbtvc	r7, [r3], #-1394
    3900:	4d495400 	cfstrdmi	mvd5, [r9]
    3904:	6c65535f 	stclvs	3, cr5, [r5], #-380
    3908:	4f746365 	svcmi	0x00746365
    390c:	004d7843 	subeq	r7, sp, r3, asr #16
    3910:	5f4d4954 	svcpl	0x004d4954
    3914:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    3918:	4d495400 	cfstrdmi	mvd5, [r9]
    391c:	434f4c5f 	movtmi	r4, #64607	; 0xfc5f
    3920:	76654c4b 	strbtvc	r4, [r5], -fp, asr #24
    3924:	54006c65 	strpl	r6, [r0], #-3173
    3928:	535f4d49 	cmppl	pc, #4672	; 0x1240
    392c:	6f437465 	svcvs	0x00437465
    3930:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    3934:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3938:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    393c:	756f5341 	strbvc	r5, [pc, #-833]!	; 3603 <__Stack_Size+0x3203>
    3940:	00656372 	rsbeq	r6, r5, r2, ror r3
    3944:	5f4d4954 	svcpl	0x004d4954
    3948:	6f636e45 	svcvs	0x00636e45
    394c:	4d726564 	cfldr64mi	mvdx6, [r2, #-400]!
    3950:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3954:	5f4d4954 	svcpl	0x004d4954
    3958:	72504349 	subsvc	r4, r0, #603979777	; 0x24000001
    395c:	61637365 	cmnvs	r3, r5, ror #6
    3960:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3964:	5f4d4954 	svcpl	0x004d4954
    3968:	6c43434f 	mcrrvs	3, 4, r4, r3, cr15
    396c:	00726165 	rsbseq	r6, r2, r5, ror #2
    3970:	5f4d4954 	svcpl	0x004d4954
    3974:	52435350 	subpl	r5, r3, #1073741825	; 0x40000001
    3978:	616f6c65 	cmnvs	pc, r5, ror #24
    397c:	646f4d64 	strbtvs	r4, [pc], #3428	; 3984 <__Stack_Size+0x3584>
    3980:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3984:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    3988:	646d4378 	strbtvs	r4, [sp], #-888
    398c:	4d495400 	cfstrdmi	mvd5, [r9]
    3990:	7465475f 	strbtvc	r4, [r5], #-1887
    3994:	73657250 	cmnvc	r5, #5	; 0x5
    3998:	656c6163 	strbvs	r6, [ip, #-355]!
    399c:	78450072 	stmdavc	r5, {r1, r4, r5, r6}^
    39a0:	47525474 	undefined
    39a4:	746c6946 	strbtvc	r6, [ip], #-2374
    39a8:	54007265 	strpl	r7, [r0], #-613
    39ac:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    39b0:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    39b4:	5474696e 	ldrbtpl	r6, [r4], #-2414
    39b8:	44657079 	strbtmi	r7, [r5], #-121
    39bc:	54006665 	strpl	r6, [r0], #-1637
    39c0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    39c4:	63656c65 	cmnvs	r5, #25856	; 0x6500
    39c8:	6c614874 	stclvs	8, cr4, [r1], #-464
    39cc:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    39d0:	00726f73 	rsbseq	r6, r2, r3, ror pc
    39d4:	5f4d4954 	svcpl	0x004d4954
    39d8:	656e6547 	strbvs	r6, [lr, #-1351]!
    39dc:	65746172 	ldrbvs	r6, [r4, #-370]!
    39e0:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    39e4:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    39e8:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    39ec:	32434974 	subcc	r4, r3, #1900544	; 0x1d0000
    39f0:	73657250 	cmnvc	r5, #5	; 0x5
    39f4:	656c6163 	strbvs	r6, [ip, #-355]!
    39f8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    39fc:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    3a00:	54004e78 	strpl	r4, [r0], #-3704
    3a04:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3a08:	6b616572 	blvs	185cfd8 <__Stack_Size+0x185cbd8>
    3a0c:	4d495400 	cfstrdmi	mvd5, [r9]
    3a10:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    3a14:	65747845 	ldrbvs	r7, [r4, #-2117]!
    3a18:	6c616e72 	stclvs	14, cr6, [r1], #-456
    3a1c:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    3a20:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3a24:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3a28:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    3a2c:	6142656d 	cmpvs	r2, sp, ror #10
    3a30:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    3a34:	54007469 	strpl	r7, [r0], #-1129
    3a38:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2cf7 <__Stack_Size+0x28f7>
    3a3c:	74616470 	strbtvc	r6, [r1], #-1136
    3a40:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    3a44:	656c6261 	strbvs	r6, [ip, #-609]!
    3a48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3a4c:	54006769 	strpl	r6, [r0], #-1897
    3a50:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2d0f <__Stack_Size+0x290f>
    3a54:	74616470 	strbtvc	r6, [r1], #-1136
    3a58:	756f5365 	strbvc	r5, [pc, #-869]!	; 36fb <__Stack_Size+0x32fb>
    3a5c:	00656372 	rsbeq	r6, r5, r2, ror r3
    3a60:	5f4d4954 	svcpl	0x004d4954
    3a64:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    3a68:	74537469 	ldrbvc	r7, [r3], #-1129
    3a6c:	74637572 	strbtvc	r7, [r3], #-1394
    3a70:	33495400 	movtcc	r5, #37888	; 0x9400
    3a74:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    3a78:	00676966 	rsbeq	r6, r7, r6, ror #18
    3a7c:	5f4d4954 	svcpl	0x004d4954
    3a80:	6f636e45 	svcvs	0x00636e45
    3a84:	49726564 	ldmdbmi	r2!, {r2, r5, r6, r8, sl, sp, lr}^
    3a88:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3a8c:	65636166 	strbvs	r6, [r3, #-358]!
    3a90:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3a94:	54006769 	strpl	r6, [r0], #-1897
    3a98:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3a9c:	746e756f 	strbtvc	r7, [lr], #-1391
    3aa0:	6f4d7265 	svcvs	0x004d7265
    3aa4:	6f436564 	svcvs	0x00436564
    3aa8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3aac:	4d495400 	cfstrdmi	mvd5, [r9]
    3ab0:	7465535f 	strbtvc	r5, [r5], #-863
    3ab4:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    3ab8:	33657261 	cmncc	r5, #268435462	; 0x10000006
    3abc:	4d495400 	cfstrdmi	mvd5, [r9]
    3ac0:	656c435f 	strbvs	r4, [ip, #-863]!
    3ac4:	434f7261 	movtmi	r7, #62049	; 0xf261
    3ac8:	66655233 	undefined
    3acc:	4d495400 	cfstrdmi	mvd5, [r9]
    3ad0:	34434f5f 	strbcc	r4, [r3], #-3935
    3ad4:	74696e49 	strbtvc	r6, [r9], #-3657
    3ad8:	4d495400 	cfstrdmi	mvd5, [r9]
    3adc:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    3ae0:	4f646563 	svcmi	0x00646563
    3ae4:	6f433443 	svcvs	0x00433443
    3ae8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3aec:	4d495400 	cfstrdmi	mvd5, [r9]
    3af0:	7465475f 	strbtvc	r4, [r5], #-1887
    3af4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3af8:	00726574 	rsbseq	r6, r2, r4, ror r5
    3afc:	5f4d4954 	svcpl	0x004d4954
    3b00:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    3b04:	74537469 	ldrbvc	r7, [r3], #-1129
    3b08:	74637572 	strbtvc	r7, [r3], #-1394
    3b0c:	4d495400 	cfstrdmi	mvd5, [r9]
    3b10:	6c65535f 	stclvs	3, cr5, [r5], #-380
    3b14:	53746365 	cmnpl	r4, #-1811939327	; 0x94000001
    3b18:	6576616c 	ldrbvs	r6, [r6, #-364]!
    3b1c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    3b20:	4d495400 	cfstrdmi	mvd5, [r9]
    3b24:	31434f5f 	cmpcc	r3, pc, asr pc
    3b28:	74736146 	ldrbtvc	r6, [r3], #-326
    3b2c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3b30:	54006769 	strpl	r6, [r0], #-1897
    3b34:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2df3 <__Stack_Size+0x29f3>
    3b38:	6f435254 	svcvs	0x00435254
    3b3c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3b40:	4d495400 	cfstrdmi	mvd5, [r9]
    3b44:	31434f5f 	cmpcc	r3, pc, asr pc
    3b48:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    3b4c:	74697261 	strbtvc	r7, [r9], #-609
    3b50:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3b54:	00676966 	rsbeq	r6, r7, r6, ror #18
    3b58:	5f4d4954 	svcpl	0x004d4954
    3b5c:	53504349 	cmppl	r0, #603979777	; 0x24000001
    3b60:	49540043 	ldmdbmi	r4, {r0, r1, r6}^
    3b64:	76455f4d 	strbvc	r5, [r5], -sp, asr #30
    3b68:	53746e65 	cmnpl	r4, #1616	; 0x650
    3b6c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3b70:	6d740065 	ldclvs	0, cr0, [r4, #-404]!
    3b74:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    3b78:	74003172 	strvc	r3, [r0], #-370
    3b7c:	6363706d 	cmnvs	r3, #109	; 0x6d
    3b80:	0032726d 	eorseq	r7, r2, sp, ror #4
    3b84:	5f4d4954 	svcpl	0x004d4954
    3b88:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    3b8c:	006c656e 	rsbeq	r6, ip, lr, ror #10
    3b90:	5f4d4954 	svcpl	0x004d4954
    3b94:	656c6553 	strbvs	r6, [ip, #-1363]!
    3b98:	4f437463 	svcmi	0x00437463
    3b9c:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    3ba0:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    3ba4:	6c657250 	sfmvs	f7, 2, [r5], #-320
    3ba8:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    3bac:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    3bb0:	69006c6f 	stmdbvs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}
    3bb4:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    3bb8:	7469736f 	strbtvc	r7, [r9], #-879
    3bbc:	6c657365 	stclvs	3, cr7, [r5], #-404
    3bc0:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    3bc4:	54006e6f 	strpl	r6, [r0], #-3695
    3bc8:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    3bcc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3bd0:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3bd4:	6b636f6c 	blvs	18df98c <__Stack_Size+0x18df58c>
    3bd8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3bdc:	54006769 	strpl	r6, [r0], #-1897
    3be0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3be4:	43497465 	movtmi	r7, #37989	; 0x9465
    3be8:	65725031 	ldrbvs	r5, [r2, #-49]!
    3bec:	6c616373 	stclvs	3, cr6, [r1], #-460
    3bf0:	54007265 	strpl	r7, [r0], #-613
    3bf4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3bf8:	54007843 	strpl	r7, [r0], #-2115
    3bfc:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3c00:	43497465 	movtmi	r7, #37989	; 0x9465
    3c04:	65725033 	ldrbvs	r5, [r2, #-51]!
    3c08:	6c616373 	stclvs	3, cr6, [r1], #-460
    3c0c:	54007265 	strpl	r7, [r0], #-613
    3c10:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    3c14:	6c655343 	stclvs	3, cr5, [r5], #-268
    3c18:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    3c1c:	54006e6f 	strpl	r6, [r0], #-3695
    3c20:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2edf <__Stack_Size+0x2adf>
    3c24:	6c435254 	sfmvs	f5, 2, [r3], {84}
    3c28:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    3c2c:	3165646f 	cmncc	r5, pc, ror #8
    3c30:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3c34:	74006769 	strvc	r6, [r0], #-1897
    3c38:	6363706d 	cmnvs	r3, #109	; 0x6d
    3c3c:	0078726d 	rsbseq	r7, r8, sp, ror #4
    3c40:	5f4d4954 	svcpl	0x004d4954
    3c44:	656c6553 	strbvs	r6, [ip, #-1363]!
    3c48:	6e4f7463 	cdpvs	4, 4, cr7, cr15, cr3, {3}
    3c4c:	6c755065 	ldclvs	0, cr5, [r5], #-404
    3c50:	6f4d6573 	svcvs	0x004d6573
    3c54:	54006564 	strpl	r6, [r0], #-1380
    3c58:	545f4d49 	ldrbpl	r4, [pc], #3401	; 3c60 <__Stack_Size+0x3860>
    3c5c:	534f4752 	movtpl	r4, #63314	; 0xf752
    3c60:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3c64:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3c68:	534f5f4d 	movtpl	r5, #65357	; 0xff4d
    3c6c:	74535253 	ldrbvc	r5, [r3], #-595
    3c70:	00657461 	rsbeq	r7, r5, r1, ror #8
    3c74:	5f4d4954 	svcpl	0x004d4954
    3c78:	6f504349 	svcvs	0x00504349
    3c7c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3c80:	54007974 	strpl	r7, [r0], #-2420
    3c84:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3c88:	506c7274 	rsbpl	r7, ip, r4, ror r2
    3c8c:	754f4d57 	strbvc	r4, [pc, #-3415]	; 2f3d <__Stack_Size+0x2b3d>
    3c90:	74757074 	ldrbtvc	r7, [r5], #-116
    3c94:	63690073 	cmnvs	r9, #115	; 0x73
    3c98:	6f70706f 	svcvs	0x0070706f
    3c9c:	65746973 	ldrbvs	r6, [r4, #-2419]!
    3ca0:	616c6f70 	smcvs	50928
    3ca4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3ca8:	4d495400 	cfstrdmi	mvd5, [r9]
    3cac:	5444425f 	strbpl	r4, [r4], #-607
    3cb0:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    3cb4:	00676966 	rsbeq	r6, r7, r6, ror #18
    3cb8:	5f4d4954 	svcpl	0x004d4954
    3cbc:	61656c43 	cmnvs	r5, r3, asr #24
    3cc0:	32434f72 	subcc	r4, r3, #456	; 0x1c8
    3cc4:	00666552 	rsbeq	r6, r6, r2, asr r5
    3cc8:	5f4d4954 	svcpl	0x004d4954
    3ccc:	45784954 	ldrbmi	r4, [r8, #-2388]!
    3cd0:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    3cd4:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3cd8:	6b636f6c 	blvs	18dfa90 <__Stack_Size+0x18df690>
    3cdc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3ce0:	54006769 	strpl	r6, [r0], #-1897
    3ce4:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]
    3ce8:	65747361 	ldrbvs	r7, [r4, #-865]!
    3cec:	616c5372 	smcvs	50482
    3cf0:	6f4d6576 	svcvs	0x004d6576
    3cf4:	54006564 	strpl	r6, [r0], #-1380
    3cf8:	415f4d49 	cmpmi	pc, r9, asr #26
    3cfc:	6d6f7475 	cfstrdvs	mvd7, [pc, #-468]!
    3d00:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
    3d04:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    3d08:	54007475 	strpl	r7, [r0], #-1141
    3d0c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3d10:	75417465 	strbvc	r7, [r1, #-1125]
    3d14:	65726f74 	ldrbvs	r6, [r2, #-3956]!
    3d18:	64616f6c 	strbtvs	r6, [r1], #-3948
    3d1c:	4d495400 	cfstrdmi	mvd5, [r9]
    3d20:	414d445f 	cmpmi	sp, pc, asr r4
    3d24:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3d28:	5f4d4954 	svcpl	0x004d4954
    3d2c:	656d6954 	strbvs	r6, [sp, #-2388]!
    3d30:	65736142 	ldrbvs	r6, [r3, #-322]!
    3d34:	75727453 	ldrbvc	r7, [r2, #-1107]!
    3d38:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3d3c:	54007469 	strpl	r7, [r0], #-1129
    3d40:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    3d44:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    3d48:	00676966 	rsbeq	r6, r7, r6, ror #18
    3d4c:	5f4d4954 	svcpl	0x004d4954
    3d50:	63726f46 	cmnvs	r2, #280	; 0x118
    3d54:	434f6465 	movtmi	r6, #62565	; 0xf465
    3d58:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    3d5c:	00676966 	rsbeq	r6, r7, r6, ror #18
    3d60:	5f344954 	svcpl	0x00344954
    3d64:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3d68:	54006769 	strpl	r6, [r0], #-1897
    3d6c:	445f4d49 	ldrbmi	r4, [pc], #3401	; 3d74 <__Stack_Size+0x3974>
    3d70:	54646165 	strbtpl	r6, [r4], #-357
    3d74:	00656d69 	rsbeq	r6, r5, r9, ror #26
    3d78:	5f4d4954 	svcpl	0x004d4954
    3d7c:	4933434f 	ldmdbmi	r3!, {r0, r1, r2, r3, r6, r8, r9, lr}
    3d80:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3d84:	5f4d4954 	svcpl	0x004d4954
    3d88:	4e32434f 	cdpmi	3, 3, cr4, cr2, cr15, {2}
    3d8c:	616c6f50 	cmnvs	ip, r0, asr pc
    3d90:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3d94:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3d98:	54006769 	strpl	r6, [r0], #-1897
    3d9c:	4f5f4d49 	svcmi	0x005f4d49
    3da0:	6f503443 	svcvs	0x00503443
    3da4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3da8:	6f437974 	svcvs	0x00437974
    3dac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3db0:	4d495400 	cfstrdmi	mvd5, [r9]
    3db4:	5444425f 	strbpl	r4, [r4], #-607
    3db8:	72745352 	rsbsvc	r5, r4, #1207959553	; 0x48000001
    3dbc:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    3dc0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3dc4:	5f4d4954 	svcpl	0x004d4954
    3dc8:	61656c43 	cmnvs	r5, r3, asr #24
    3dcc:	31434f72 	cmpcc	r3, r2, ror pc
    3dd0:	00666552 	rsbeq	r6, r6, r2, asr r5
    3dd4:	5f4d4954 	svcpl	0x004d4954
    3dd8:	5033434f 	eorspl	r4, r3, pc, asr #6
    3ddc:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3de0:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3de4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3de8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3dec:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    3df0:	47525474 	undefined
    3df4:	616c6f50 	cmnvs	ip, r0, asr pc
    3df8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3dfc:	4d495400 	cfstrdmi	mvd5, [r9]
    3e00:	4d57505f 	ldclmi	0, cr5, [r7, #-380]
    3e04:	6e6f4349 	cdpvs	3, 6, cr4, cr15, cr9, {2}
    3e08:	00676966 	rsbeq	r6, r7, r6, ror #18
    3e0c:	5f4d4954 	svcpl	0x004d4954
    3e10:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    3e14:	61745354 	cmnvs	r4, r4, asr r3
    3e18:	00737574 	rsbseq	r7, r3, r4, ror r5
    3e1c:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    3e20:	54003272 	strpl	r3, [r0], #-626
    3e24:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    3e28:	49540054 	ldmdbmi	r4, {r2, r4, r6}^
    3e2c:	6f465f4d 	svcvs	0x00465f4d
    3e30:	64656372 	strbtvs	r6, [r5], #-882
    3e34:	4333434f 	teqmi	r3, #1006632961	; 0x3c000001
    3e38:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3e3c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3e40:	6d435f4d 	stclvs	15, cr5, [r3, #-308]
    3e44:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    3e48:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3e4c:	74696e49 	strbtvc	r6, [r9], #-3657
    3e50:	4d495400 	cfstrdmi	mvd5, [r9]
    3e54:	4643495f 	undefined
    3e58:	65746c69 	ldrbvs	r6, [r4, #-3177]!
    3e5c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3e60:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    3e64:	7463656c 	strbtvc	r6, [r3], #-1388
    3e68:	7473614d 	ldrbtvc	r6, [r3], #-333
    3e6c:	6c537265 	lfmvs	f7, 2, [r3], {101}
    3e70:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    3e74:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3e78:	5f4d4954 	svcpl	0x004d4954
    3e7c:	656c6553 	strbvs	r6, [ip, #-1363]!
    3e80:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3e84:	54747570 	ldrbtpl	r7, [r4], #-1392
    3e88:	67676972 	undefined
    3e8c:	54007265 	strpl	r7, [r0], #-613
    3e90:	505f4d49 	subspl	r4, pc, r9, asr #26
    3e94:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3e98:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    3e9c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3ea0:	54006769 	strpl	r6, [r0], #-1897
    3ea4:	4f5f4d49 	svcmi	0x005f4d49
    3ea8:	6f503243 	svcvs	0x00503243
    3eac:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3eb0:	6f437974 	svcvs	0x00437974
    3eb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3eb8:	746e6900 	strbtvc	r6, [lr], #-2304
    3ebc:	72656765 	rsbvc	r6, r5, #26476544	; 0x1940000
    3ec0:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    3ec4:	00726564 	rsbseq	r6, r2, r4, ror #10
    3ec8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3ecc:	50435f54 	subpl	r5, r3, r4, asr pc
    3ed0:	55004148 	strpl	r4, [r0, #-328]
    3ed4:	54524153 	ldrbpl	r4, [r2], #-339
    3ed8:	7465535f 	strbtvc	r5, [r5], #-863
    3edc:	73657250 	cmnvc	r5, #5	; 0x5
    3ee0:	656c6163 	strbvs	r6, [ip, #-355]!
    3ee4:	53550072 	cmppl	r5, #114	; 0x72
    3ee8:	5f545241 	svcpl	0x00545241
    3eec:	74696e49 	strbtvc	r6, [r9], #-3657
    3ef0:	41535500 	cmpmi	r3, r0, lsl #10
    3ef4:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    3ef8:	72424e49 	subvc	r4, r2, #1168	; 0x490
    3efc:	446b6165 	strbtmi	r6, [fp], #-357
    3f00:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    3f04:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3f08:	00687467 	rsbeq	r7, r8, r7, ror #8
    3f0c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3f10:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    3f14:	65446570 	strbvs	r6, [r4, #-1392]
    3f18:	53550066 	cmppl	r5, #102	; 0x66
    3f1c:	5f545241 	svcpl	0x00545241
    3f20:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3f24:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    3f28:	70795474 	rsbsvc	r5, r9, r4, ror r4
    3f2c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    3f30:	41535500 	cmpmi	r3, r0, lsl #10
    3f34:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    3f38:	5500646d 	strpl	r6, [r0, #-1133]
    3f3c:	54524153 	ldrbpl	r4, [r2], #-339
    3f40:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    3f44:	74614464 	strbtvc	r4, [r1], #-1124
    3f48:	53550061 	cmppl	r5, #97	; 0x61
    3f4c:	5f545241 	svcpl	0x00545241
    3f50:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    3f54:	6c707544 	cfldr64vs	mvdx7, [r0], #-272
    3f58:	6d437865 	stclvs	8, cr7, [r3, #-404]
    3f5c:	53550064 	cmppl	r5, #100	; 0x64
    3f60:	5f545241 	svcpl	0x00545241
    3f64:	656b6157 	strbvs	r6, [fp, #-343]!
    3f68:	55007055 	strpl	r7, [r0, #-85]
    3f6c:	54524153 	ldrbpl	r4, [r2], #-339
    3f70:	414d445f 	cmpmi	sp, pc, asr r4
    3f74:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3f78:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3f7c:	614c5f54 	cmpvs	ip, r4, asr pc
    3f80:	69427473 	stmdbvs	r2, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    3f84:	53550074 	cmppl	r5, #116	; 0x74
    3f88:	5f545241 	svcpl	0x00545241
    3f8c:	41447249 	cmpmi	r4, r9, asr #4
    3f90:	65646f4d 	strbvs	r6, [r4, #-3917]!
    3f94:	62706100 	rsbsvs	r6, r0, #0	; 0x0
    3f98:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    3f9c:	5355006b 	cmppl	r5, #107	; 0x6b
    3fa0:	5f545241 	svcpl	0x00545241
    3fa4:	61656c43 	cmnvs	r5, r3, asr #24
    3fa8:	50544972 	subspl	r4, r4, r2, ror r9
    3fac:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    3fb0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3fb4:	53550074 	cmppl	r5, #116	; 0x74
    3fb8:	5f545241 	svcpl	0x00545241
    3fbc:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    3fc0:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    3fc4:	53550065 	cmppl	r5, #101	; 0x65
    3fc8:	5f545241 	svcpl	0x00545241
    3fcc:	424e494c 	submi	r4, lr, #1245184	; 0x130000
    3fd0:	6b616572 	blvs	185d5a0 <__Stack_Size+0x185d1a0>
    3fd4:	65746544 	ldrbvs	r6, [r4, #-1348]!
    3fd8:	654c7463 	strbvs	r7, [ip, #-1123]
    3fdc:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3fe0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3fe4:	55006769 	strpl	r6, [r0, #-1897]
    3fe8:	54524153 	ldrbpl	r4, [r2], #-339
    3fec:	414c465f 	cmpmi	ip, pc, asr r6
    3ff0:	53550047 	cmppl	r5, #71	; 0x47
    3ff4:	5f545241 	svcpl	0x00545241
    3ff8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    3ffc:	55007469 	strpl	r7, [r0, #-1129]
    4000:	54524153 	ldrbpl	r4, [r2], #-339
    4004:	6f6c435f 	svcvs	0x006c435f
    4008:	6e496b63 	fnmacdvs	d22, d9, d19
    400c:	74537469 	ldrbvc	r7, [r3], #-1129
    4010:	74637572 	strbtvc	r7, [r3], #-1394
    4014:	41535500 	cmpmi	r3, r0, lsl #10
    4018:	445f5452 	ldrbmi	r5, [pc], #1106	; 4020 <__Stack_Size+0x3c20>
    401c:	6552414d 	ldrbvs	r4, [r2, #-333]
    4020:	53550071 	cmppl	r5, #113	; 0x71
    4024:	5f545241 	svcpl	0x00545241
    4028:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    402c:	7274536b 	rsbsvc	r5, r4, #-1409286143	; 0xac000001
    4030:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    4034:	0074696e 	rsbseq	r6, r4, lr, ror #18
    4038:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    403c:	61627874 	smcvs	10116
    4040:	52006573 	andpl	r6, r0, #482344960	; 0x1cc00000
    4044:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    4048:	6b636f6c 	blvs	18dfe00 <__Stack_Size+0x18dfa00>
    404c:	61745373 	cmnvs	r4, r3, ror r3
    4050:	00737574 	rsbseq	r7, r3, r4, ror r5
    4054:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4058:	65535f54 	ldrbvs	r5, [r3, #-3924]
    405c:	64644174 	strbtvs	r4, [r4], #-372
    4060:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    4064:	41535500 	cmpmi	r3, r0, lsl #10
    4068:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    406c:	75477465 	strbvc	r7, [r7, #-1125]
    4070:	54647261 	strbtpl	r7, [r4], #-609
    4074:	00656d69 	rsbeq	r6, r5, r9, ror #26
    4078:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    407c:	65535f54 	ldrbvs	r5, [r3, #-3924]
    4080:	7242646e 	subvc	r6, r2, #1845493760	; 0x6e000000
    4084:	006b6165 	rsbeq	r6, fp, r5, ror #2
    4088:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    408c:	54495f54 	strbpl	r5, [r9], #-3924
    4090:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    4094:	55006769 	strpl	r6, [r0, #-1897]
    4098:	54524153 	ldrbpl	r4, [r2], #-339
    409c:	53550078 	cmppl	r5, #120	; 0x78
    40a0:	5f545241 	svcpl	0x00545241
    40a4:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    40a8:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    40ac:	646d4364 	strbtvs	r4, [sp], #-868
    40b0:	41535500 	cmpmi	r3, r0, lsl #10
    40b4:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    40b8:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    40bc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    40c0:	53550074 	cmppl	r5, #116	; 0x74
    40c4:	5f545241 	svcpl	0x00545241
    40c8:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    40cc:	00737365 	rsbseq	r7, r3, r5, ror #6
    40d0:	70746962 	rsbsvc	r6, r4, r2, ror #18
    40d4:	5500736f 	strpl	r7, [r0, #-879]
    40d8:	54524153 	ldrbpl	r4, [r2], #-339
    40dc:	656c435f 	strbvs	r4, [ip, #-863]!
    40e0:	6c467261 	sfmvs	f7, 2, [r6], {97}
    40e4:	55006761 	strpl	r6, [r0, #-1889]
    40e8:	54524153 	ldrbpl	r4, [r2], #-339
    40ec:	7465475f 	strbtvc	r4, [r5], #-1887
    40f0:	74535449 	ldrbvc	r5, [r3], #-1097
    40f4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    40f8:	41535500 	cmpmi	r3, r0, lsl #10
    40fc:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    4100:	43414472 	movtmi	r4, #5234	; 0x1472
    4104:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    4108:	53550067 	cmppl	r5, #103	; 0x67
    410c:	5f545241 	svcpl	0x00545241
    4110:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    4114:	5355006b 	cmppl	r5, #107	; 0x6b
    4118:	5f545241 	svcpl	0x00545241
    411c:	65636552 	strbvs	r6, [r3, #-1362]!
    4120:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    4124:	656b6157 	strbvs	r6, [fp, #-343]!
    4128:	6d437055 	stclvs	0, cr7, [r3, #-340]
    412c:	53550064 	cmppl	r5, #100	; 0x64
    4130:	5f545241 	svcpl	0x00545241
    4134:	41447249 	cmpmi	r4, r9, asr #4
    4138:	00646d43 	rsbeq	r6, r4, r3, asr #26
    413c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4140:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    4144:	646d434e 	strbtvs	r4, [sp], #-846
    4148:	61726600 	cmnvs	r2, r0, lsl #12
    414c:	6f697463 	svcvs	0x00697463
    4150:	646c616e 	strbtvs	r6, [ip], #-366
    4154:	64697669 	strbtvs	r7, [r9], #-1641
    4158:	55007265 	strpl	r7, [r0, #-613]
    415c:	54524153 	ldrbpl	r4, [r2], #-339
    4160:	616d535f 	cmnvs	sp, pc, asr r3
    4164:	61437472 	cmpvs	r3, r2, ror r4
    4168:	414e6472 	cmpmi	lr, r2, ror r4
    416c:	6d434b43 	vstrvs	d20, [r3, #-268]
    4170:	53550064 	cmppl	r5, #100	; 0x64
    4174:	5f545241 	svcpl	0x00545241
    4178:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    417c:	5367616c 	cmnpl	r7, #27	; 0x1b
    4180:	75746174 	ldrbvc	r6, [r4, #-372]!
    4184:	53550073 	cmppl	r5, #115	; 0x73
    4188:	5f545241 	svcpl	0x00545241
    418c:	55005449 	strpl	r5, [r0, #-1097]
    4190:	54524153 	ldrbpl	r4, [r2], #-339
    4194:	6f6c435f 	svcvs	0x006c435f
    4198:	6e496b63 	fnmacdvs	d22, d9, d19
    419c:	55007469 	strpl	r7, [r0, #-1129]
    41a0:	54524153 	ldrbpl	r4, [r2], #-339
    41a4:	6b61575f 	blvs	1859f28 <__Stack_Size+0x1859b28>
    41a8:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    41ac:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    41b0:	53550067 	cmppl	r5, #103	; 0x67
    41b4:	5f545241 	svcpl	0x00545241
    41b8:	65636552 	strbvs	r6, [r3, #-1362]!
    41bc:	44657669 	strbtmi	r7, [r5], #-1641
    41c0:	00617461 	rsbeq	r7, r1, r1, ror #8
    41c4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    41c8:	72505f54 	subsvc	r5, r0, #336	; 0x150
    41cc:	61637365 	cmnvs	r3, r5, ror #6
    41d0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    41d4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    41d8:	50435f54 	subpl	r5, r3, r4, asr pc
    41dc:	73004c4f 	movwvc	r4, #3151	; 0xc4f
    41e0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    41e4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    41e8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    41ec:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    41f0:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    41f4:	31663233 	cmncc	r6, r3, lsr r2
    41f8:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 39d0 <__Stack_Size+0x35d0>
    41fc:	74726173 	ldrbtvc	r6, [r2], #-371
    4200:	7500632e 	strvc	r6, [r0, #-814]
    4204:	74726173 	ldrbtvc	r6, [r2], #-371
    4208:	00676572 	rsbeq	r6, r7, r2, ror r5
    420c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4210:	74535f54 	ldrbvc	r5, [r3], #-3924
    4214:	74637572 	strbtvc	r7, [r3], #-1394
    4218:	74696e49 	strbtvc	r6, [r9], #-3657
    421c:	73655f00 	cmnvc	r5, #0	; 0x0
    4220:	6b636174 	blvs	18dc7f8 <__Stack_Size+0x18dc3f8>
    4224:	64735f00 	ldrbtvs	r5, [r3], #-3840
    4228:	00617461 	rsbeq	r7, r1, r1, ror #8
    422c:	65736552 	ldrbvs	r6, [r3, #-1362]!
    4230:	61485f74 	cmpvs	r8, r4, ror pc
    4234:	656c646e 	strbvs	r6, [ip, #-1134]!
    4238:	75700072 	ldrbvc	r0, [r0, #-114]!
    423c:	7365446c 	cmnvc	r5, #1811939328	; 0x6c000000
    4240:	735f0074 	cmpvc	pc, #116	; 0x74
    4244:	74616469 	strbtvc	r6, [r1], #-1129
    4248:	655f0061 	ldrbvs	r0, [pc, #-97]	; 41ef <__Stack_Size+0x3def>
    424c:	00737362 	rsbseq	r7, r3, r2, ror #6
    4250:	6164655f 	cmnvs	r4, pc, asr r5
    4254:	73006174 	movwvc	r6, #372	; 0x174
    4258:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    425c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    4260:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    4264:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    4268:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    426c:	31663233 	cmncc	r6, r3, lsr r2
    4270:	765f7830 	undefined
    4274:	6f746365 	svcvs	0x00746365
    4278:	00632e72 	rsbeq	r2, r3, r2, ror lr
    427c:	66705f67 	ldrbtvs	r5, [r0], -r7, ror #30
    4280:	6365566e 	cmnvs	r5, #115343360	; 0x6e00000
    4284:	73726f74 	cmnvc	r2, #464	; 0x1d0
    4288:	6c757000 	ldclvs	0, cr7, [r5]
    428c:	00637253 	rsbeq	r7, r3, r3, asr r2
    4290:	7362735f 	cmnvc	r2, #2080374785	; 0x7c000001
    4294:	6f6c0073 	svcvs	0x006c0073
    4298:	6c20676e 	stcvs	7, cr6, [r0], #-440
    429c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    42a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    42a4:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    42a8:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    42ac:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    42b0:	646c6975 	strbtvs	r6, [ip], #-2421
    42b4:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    42b8:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    42bc:	615c646c 	cmpvs	ip, ip, ror #8
    42c0:	652d6d72 	strvs	r6, [sp, #-3442]!
    42c4:	5c696261 	sfmpl	f6, 2, [r9], #-388
    42c8:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    42cc:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    42d0:	5c636269 	sfmpl	f6, 2, [r3], #-420
    42d4:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    42d8:	2e006269 	cdpcs	2, 0, cr6, cr0, cr9, {3}
    42dc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    42e0:	2f2e2e2f 	svccs	0x002e2e2f
    42e4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    42e8:	63672f2e 	cmnvs	r7, #184	; 0xb8
    42ec:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    42f0:	2f302e33 	svccs	0x00302e33
    42f4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    42f8:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    42fc:	2f636269 	svccs	0x00636269
    4300:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    4304:	612f6269 	teqvs	pc, r9, ror #4
    4308:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    430c:	00632e74 	rsbeq	r2, r3, r4, ror lr
    4310:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
    4314:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
    4318:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
    431c:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
    4320:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
    4324:	5f00746e 	svcpl	0x0000746e
    4328:	5f74655f 	svcpl	0x0074655f
    432c:	00617863 	rsbeq	r7, r1, r3, ror #16
    4330:	74655f5f 	strbtvc	r5, [r5], #-3935
    4334:	656e6f5f 	strbvs	r6, [lr, #-3935]!
    4338:	00746978 	rsbseq	r6, r4, r8, ror r9
    433c:	74615f5f 	strbtvc	r5, [r1], #-3935
    4340:	74697865 	strbtvc	r7, [r9], #-2149
    4344:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    4348:	5f007365 	svcpl	0x00007365
    434c:	5f74655f 	svcpl	0x0074655f
    4350:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    4354:	5f007469 	svcpl	0x00007469
    4358:	5f6f7364 	svcpl	0x006f7364
    435c:	646e6168 	strbtvs	r6, [lr], #-360
    4360:	2e00656c 	cfsh32cs	mvfx6, mvfx0, #60
    4364:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    4368:	2f2e2e2f 	svccs	0x002e2e2f
    436c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    4370:	63672f2e 	cmnvs	r7, #184	; 0xb8
    4374:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    4378:	2f302e33 	svccs	0x00302e33
    437c:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    4380:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    4384:	2f636269 	svccs	0x00636269
    4388:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    438c:	652f6269 	strvs	r6, [pc, #-617]!	; 412b <__Stack_Size+0x3d2b>
    4390:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    4394:	735f0063 	cmpvc	pc, #99	; 0x63
    4398:	00657a69 	rsbeq	r7, r5, r9, ror #20
    439c:	6e61725f 	mcrvs	2, 3, r7, cr1, cr15, {2}
    43a0:	00383464 	eorseq	r3, r8, r4, ror #8
    43a4:	656d655f 	strbvs	r6, [sp, #-1375]!
    43a8:	6e656772 	mcrvs	7, 3, r6, cr5, cr2, {3}
    43ac:	5f007963 	svcpl	0x00007963
    43b0:	74726377 	ldrbtvc	r6, [r2], #-887
    43b4:	5f626d6f 	svcpl	0x00626d6f
    43b8:	74617473 	strbtvc	r7, [r1], #-1139
    43bc:	775f0065 	ldrbvc	r0, [pc, -r5, rrx]
    43c0:	74727363 	ldrbtvc	r7, [r2], #-867
    43c4:	73626d6f 	cmnvc	r2, #7104	; 0x1bc0
    43c8:	6174735f 	cmnvs	r4, pc, asr r3
    43cc:	5f006574 	svcpl	0x00006574
    43d0:	7366626c 	cmnvc	r6, #-1073741818	; 0xc0000006
    43d4:	00657a69 	rsbeq	r7, r5, r9, ror #20
    43d8:	72626d5f 	rsbvc	r6, r2, #6080	; 0x17c0
    43dc:	63776f74 	cmnvs	r7, #464	; 0x1d0
    43e0:	6174735f 	cmnvs	r4, pc, asr r3
    43e4:	5f006574 	svcpl	0x00006574
    43e8:	6f746377 	svcvs	0x00746377
    43ec:	735f626d 	cmpvc	pc, #-805306362	; 0xd0000006
    43f0:	65746174 	ldrbvs	r6, [r4, #-372]!
    43f4:	745f5f00 	ldrbvc	r5, [pc], #3840	; 43fc <__Stack_Size+0x3ffc>
    43f8:	65735f6d 	ldrbvs	r5, [r3, #-3949]!
    43fc:	755f0063 	ldrbvc	r0, [pc, #-99]	; 43a1 <__Stack_Size+0x3fa1>
    4400:	00667562 	rsbeq	r7, r6, r2, ror #10
    4404:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
    4408:	5f5f0065 	svcpl	0x005f0065
    440c:	685f6d74 	ldmdavs	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^
    4410:	0072756f 	rsbseq	r7, r2, pc, ror #10
    4414:	66735f5f 	uhsubaddxvs	r5, r3, pc
    4418:	6e6f5f00 	cdpvs	15, 6, cr5, cr15, cr0, {0}
    441c:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    4420:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    4424:	5f007367 	svcpl	0x00007367
    4428:	6b6f6f63 	blvs	1be01bc <__Stack_Size+0x1bdfdbc>
    442c:	5f006569 	svcpl	0x00006569
    4430:	6c67735f 	stclvs	3, cr7, [r7], #-380
    4434:	5f006575 	svcpl	0x00006575
    4438:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
    443c:	695f0073 	ldmdbvs	pc, {r0, r1, r4, r5, r6}^
    4440:	78635f73 	stmdavc	r3!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    4444:	735f0061 	cmpvc	pc, #97	; 0x61
    4448:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
    444c:	6c625f00 	stclvs	15, cr5, [r2]
    4450:	7a69736b 	bvc	1a61204 <__Stack_Size+0x1a60e04>
    4454:	635f0065 	cmpvs	pc, #101	; 0x65
    4458:	75627476 	strbvc	r7, [r2, #-1142]!
    445c:	6f5f0066 	svcvs	0x005f0066
    4460:	65736666 	ldrbvs	r6, [r3, #-1638]!
    4464:	6d5f0074 	ldclvs	0, cr0, [pc, #-464]
    4468:	74727362 	ldrbtvc	r7, [r2], #-866
    446c:	7363776f 	cmnvc	r3, #29097984	; 0x1bc0000
    4470:	6174735f 	cmnvs	r4, pc, asr r3
    4474:	5f006574 	svcpl	0x00006574
    4478:	6c72626d 	lfmvs	f6, 2, [r2], #-436
    447c:	735f6e65 	cmpvc	pc, #1616	; 0x650
    4480:	65746174 	ldrbvs	r6, [r4, #-372]!
    4484:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    4488:	73677261 	cmnvc	r7, #268435462	; 0x10000006
    448c:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    4490:	735f0073 	cmpvc	pc, #115	; 0x73
    4494:	006e6769 	rsbeq	r6, lr, r9, ror #14
    4498:	6f6c665f 	svcvs	0x006c665f
    449c:	745f6b63 	ldrbvc	r6, [pc], #2915	; 44a4 <__Stack_Size+0x40a4>
    44a0:	74735f00 	ldrbtvc	r5, [r3], #-3840
    44a4:	72726564 	rsbsvc	r6, r2, #419430400	; 0x19000000
    44a8:	69425f00 	stmdbvs	r2, {r8, r9, sl, fp, ip, lr}^
    44ac:	746e6967 	strbtvc	r6, [lr], #-2407
    44b0:	65725f00 	ldrbvs	r5, [r2, #-3840]!
    44b4:	5f006461 	svcpl	0x00006461
    44b8:	75736572 	ldrbvc	r6, [r3, #-1394]!
    44bc:	6b5f746c 	blvs	17e1674 <__Stack_Size+0x17e1274>
    44c0:	745f5f00 	ldrbvc	r5, [pc], #3840	; 44c8 <__Stack_Size+0x40c8>
    44c4:	5f5f006d 	svcpl	0x005f006d
    44c8:	62686377 	rsbvs	r6, r8, #-603979775	; 0xdc000001
    44cc:	74735f00 	ldrbtvc	r5, [r3], #-3840
    44d0:	74756f64 	ldrbtvc	r6, [r5], #-3940
    44d4:	76635f00 	strbtvc	r5, [r3], -r0, lsl #30
    44d8:	6e656c74 	mcrvs	12, 3, r6, cr5, cr4, {3}
    44dc:	69665f00 	stmdbvs	r6!, {r8, r9, sl, fp, ip, lr}^
    44e0:	5f00656c 	svcpl	0x0000656c
    44e4:	626f696e 	rsbvs	r6, pc, #1802240	; 0x1b8000
    44e8:	615f0073 	cmpvs	pc, r3, ror r0
    44ec:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    44f0:	5f003074 	svcpl	0x00003074
    44f4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
    44f8:	625f6c61 	subsvs	r6, pc, #24832	; 0x6100
    44fc:	5f006675 	svcpl	0x00006675
    4500:	74637361 	strbtvc	r7, [r3], #-865
    4504:	5f656d69 	svcpl	0x00656d69
    4508:	00667562 	rsbeq	r7, r6, r2, ror #10
    450c:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
    4510:	00746c75 	rsbseq	r6, r4, r5, ror ip
    4514:	63775f5f 	cmnvs	r7, #380	; 0x17c
    4518:	69770068 	ldmdbvs	r7!, {r3, r5, r6}^
    451c:	745f746e 	ldrbvc	r7, [pc], #1134	; 4524 <__Stack_Size+0x4124>
    4520:	6f6c5f00 	svcvs	0x006c5f00
    4524:	5f006b63 	svcpl	0x00006b63
    4528:	746c756d 	strbtvc	r7, [ip], #-1389
    452c:	72775f00 	rsbsvc	r5, r7, #0	; 0x0
    4530:	00657469 	rsbeq	r7, r5, r9, ror #8
    4534:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    4538:	6165795f 	cmnvs	r5, pc, asr r9
    453c:	6e5f0072 	mrcvs	0, 2, r0, cr15, cr2, {3}
    4540:	66747865 	ldrbtvs	r7, [r4], -r5, ror #16
    4544:	745f5f00 	ldrbvc	r5, [pc], #3840	; 454c <__Stack_Size+0x414c>
    4548:	6f6d5f6d 	svcvs	0x006d5f6d
    454c:	5f5f006e 	svcpl	0x005f006e
    4550:	64696473 	strbtvs	r6, [r9], #-1139
    4554:	74696e69 	strbtvc	r6, [r9], #-3689
    4558:	61675f00 	cmnvs	r7, r0, lsl #30
    455c:	5f616d6d 	svcpl	0x00616d6d
    4560:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
    4564:	006d6167 	rsbeq	r6, sp, r7, ror #2
    4568:	6572665f 	ldrbvs	r6, [r2, #-1631]!
    456c:	73696c65 	cmnvc	r9, #25856	; 0x6500
    4570:	4c5f0074 	mrrcmi	0, 7, r0, pc, cr4
    4574:	5f4b434f 	svcpl	0x004b434f
    4578:	55434552 	strbpl	r4, [r3, #-1362]
    457c:	56495352 	undefined
    4580:	00545f45 	subseq	r5, r4, r5, asr #30
    4584:	77656e5f 	undefined
    4588:	745f5f00 	ldrbvc	r5, [pc], #3840	; 4590 <__Stack_Size+0x4190>
    458c:	64795f6d 	ldrbtvs	r5, [r9], #-3949
    4590:	5f007961 	svcpl	0x00007961
    4594:	7562735f 	strbvc	r7, [r2, #-863]!
    4598:	695f0066 	ldmdbvs	pc, {r1, r2, r5, r6}^
    459c:	0073626f 	rsbseq	r6, r3, pc, ror #4
    45a0:	49465f5f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    45a4:	5f00454c 	svcpl	0x0000454c
    45a8:	7473626d 	ldrbtvc	r6, [r3], #-621
    45ac:	5f657461 	svcpl	0x00657461
    45b0:	5f5f0074 	svcpl	0x005f0074
    45b4:	4c494673 	mcrrmi	6, 7, r4, r9, cr3
    45b8:	725f0045 	subsvc	r0, pc, #69	; 0x45
    45bc:	5f646e61 	svcpl	0x00646e61
    45c0:	7478656e 	ldrbtvc	r6, [r8], #-1390
    45c4:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    45c8:	5f6e656c 	svcpl	0x006e656c
    45cc:	74617473 	strbtvc	r7, [r1], #-1139
    45d0:	695f0065 	ldmdbvs	pc, {r0, r2, r5, r6}^
    45d4:	5f00636e 	svcpl	0x0000636e
    45d8:	00646e69 	rsbeq	r6, r4, r9, ror #28
    45dc:	7275635f 	rsbsvc	r6, r5, #2080374785	; 0x7c000001
    45e0:	746e6572 	strbtvc	r6, [lr], #-1394
    45e4:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
    45e8:	00656c61 	rsbeq	r6, r5, r1, ror #24
    45ec:	6c635f5f 	stclvs	15, cr5, [r3], #-380
    45f0:	756e6165 	strbvc	r6, [lr, #-357]!
    45f4:	6d5f0070 	ldclvs	0, cr0, [pc, #-448]
    45f8:	64777861 	ldrbtvs	r7, [r7], #-2145
    45fc:	725f0073 	subsvc	r0, pc, #115	; 0x73
    4600:	746e6565 	strbtvc	r6, [lr], #-1381
    4604:	65735f00 	ldrbvs	r5, [r3, #-3840]!
    4608:	5f006465 	svcpl	0x00006465
    460c:	756f635f 	strbvc	r6, [pc, #-863]!	; 42b5 <__Stack_Size+0x3eb5>
    4610:	5f00746e 	svcpl	0x0000746e
    4614:	6c61765f 	stclvs	6, cr7, [r1], #-380
    4618:	5f006575 	svcpl	0x00006575
    461c:	6b656573 	blvs	195dbf0 <__Stack_Size+0x195d7f0>
    4620:	70665f00 	rsbvc	r5, r6, r0, lsl #30
    4624:	745f736f 	ldrbvc	r7, [pc], #879	; 462c <__Stack_Size+0x422c>
    4628:	72655f00 	rsbvc	r5, r5, #0	; 0x0
    462c:	006f6e72 	rsbeq	r6, pc, r2, ror lr
    4630:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    4634:	6e696d5f 	mcrvs	13, 3, r6, cr9, cr15, {2}
    4638:	74735f00 	ldrbtvc	r5, [r3], #-3840
    463c:	6b6f7472 	blvs	1be180c <__Stack_Size+0x1be140c>
    4640:	73616c5f 	cmnvc	r1, #24320	; 0x5f00
    4644:	665f0074 	undefined
    4648:	7079746e 	rsbsvc	r7, r9, lr, ror #8
    464c:	5f007365 	svcpl	0x00007365
    4650:	00646461 	rsbeq	r6, r4, r1, ror #8
    4654:	4c555f5f 	mrrcmi	15, 5, r5, r5, cr15
    4658:	00676e6f 	rsbeq	r6, r7, pc, ror #28
    465c:	7465675f 	strbtvc	r6, [r5], #-1887
    4660:	65746164 	ldrbvs	r6, [r4, #-356]!
    4664:	7272655f 	rsbsvc	r6, r2, #398458880	; 0x17c00000
    4668:	6c675f00 	stclvs	15, cr5, [r7]
    466c:	6c61626f 	sfmvs	f6, 2, [r1], #-444
    4670:	706d695f 	rsbvc	r6, sp, pc, asr r9
    4674:	5f657275 	svcpl	0x00657275
    4678:	00727470 	rsbseq	r7, r2, r0, ror r4
    467c:	7275635f 	rsbsvc	r6, r5, #2080374785	; 0x7c000001
    4680:	746e6572 	strbtvc	r6, [lr], #-1394
    4684:	7461635f 	strbtvc	r6, [r1], #-863
    4688:	726f6765 	rsbvc	r6, pc, #26476544	; 0x1940000
    468c:	6f630079 	svcvs	0x00630079
    4690:	5f006564 	svcpl	0x00006564
    4694:	73756e75 	cmnvc	r5, #1872	; 0x750
    4698:	725f6465 	subsvc	r6, pc, #1694498816	; 0x65000000
    469c:	00646e61 	rsbeq	r6, r4, r1, ror #28
    46a0:	7364775f 	cmnvc	r4, #24903680	; 0x17c0000
    46a4:	745f5f00 	ldrbvc	r5, [pc], #3840	; 46ac <__Stack_Size+0x42ac>
    46a8:	64775f6d 	ldrbtvs	r5, [r7], #-3949
    46ac:	5f007961 	svcpl	0x00007961
    46b0:	65756c67 	ldrbvs	r6, [r5, #-3175]!
    46b4:	6d6e5f00 	stclvs	15, cr5, [lr]
    46b8:	6f6c6c61 	svcvs	0x006c6c61
    46bc:	6c5f0063 	mrrcvs	0, 6, r0, pc, cr3
    46c0:	5f613436 	svcpl	0x00613436
    46c4:	00667562 	rsbeq	r7, r6, r2, ror #10
    46c8:	6769735f 	undefined
    46cc:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    46d0:	6e5f0063 	cdpvs	0, 5, cr0, cr15, cr3, {3}
    46d4:	00667562 	rsbeq	r7, r6, r2, ror #10
    46d8:	756e755f 	strbvc	r7, [lr, #-1375]!
    46dc:	00646573 	rsbeq	r6, r4, r3, ror r5
    46e0:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    46e4:	6473695f 	ldrbtvs	r6, [r3], #-2399
    46e8:	5f007473 	svcpl	0x00007473
    46ec:	61636f6c 	cmnvs	r3, ip, ror #30
    46f0:	6d69746c 	cfstrdvs	mvd7, [r9, #-432]!
    46f4:	75625f65 	strbvc	r5, [r2, #-3941]!
    46f8:	725f0066 	subsvc	r0, pc, #102	; 0x66
    46fc:	5f003834 	svcpl	0x00003834
    4700:	6f74626d 	svcvs	0x0074626d
    4704:	735f6377 	cmpvc	pc, #-603979775	; 0xdc000001
    4708:	65746174 	ldrbvs	r6, [r4, #-372]!
    470c:	35705f00 	ldrbcc	r5, [r0, #-3840]!
    4710:	5f5f0073 	svcpl	0x005f0073
    4714:	6d5f6d74 	ldclvs	13, cr6, [pc, #-464]
    4718:	00796164 	rsbseq	r6, r9, r4, ror #2
    471c:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    4720:	645f6572 	ldrbvs	r6, [pc], #1394	; 4728 <__Stack_Size+0x4328>
    4724:	00617461 	rsbeq	r7, r1, r1, ror #8
    4728:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    472c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    4730:	2f2e2e2f 	svccs	0x002e2e2f
    4734:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    4738:	342d6363 	strtcc	r6, [sp], #-867
    473c:	302e332e 	eorcc	r3, lr, lr, lsr #6
    4740:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    4744:	2f62696c 	svccs	0x0062696c
    4748:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    474c:	6565722f 	strbvs	r7, [r5, #-559]!
    4750:	692f746e 	stmdbvs	pc!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    4754:	7275706d 	rsbsvc	r7, r5, #109	; 0x6d
    4758:	00632e65 	rsbeq	r2, r3, r5, ror #28
    475c:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    4760:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    4764:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    4768:	646c6975 	strbtvs	r6, [ip], #-2421
    476c:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    4770:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    4774:	615c646c 	cmpvs	ip, ip, ror #8
    4778:	652d6d72 	strvs	r6, [sp, #-3442]!
    477c:	5c696261 	sfmpl	f6, 2, [r9], #-388
    4780:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    4784:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    4788:	5c636269 	sfmpl	f6, 2, [r3], #-420
    478c:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
    4790:	5f5f0074 	svcpl	0x005f0074
    4794:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    4798:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    479c:	735f7961 	cmpvc	pc, #1589248	; 0x184000
    47a0:	74726174 	ldrbtvc	r6, [r2], #-372
    47a4:	7a697300 	bvc	1a613ac <__Stack_Size+0x1a60fac>
    47a8:	00745f65 	rsbseq	r5, r4, r5, ror #30
    47ac:	69665f5f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    47b0:	615f696e 	cmpvs	pc, lr, ror #18
    47b4:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    47b8:	646e655f 	strbtvs	r6, [lr], #-1375
    47bc:	705f5f00 	subsvc	r5, pc, r0, lsl #30
    47c0:	6e696572 	mcrvs	5, 3, r6, cr9, cr2, {3}
    47c4:	615f7469 	cmpvs	pc, r9, ror #8
    47c8:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    47cc:	646e655f 	strbtvs	r6, [lr], #-1375
    47d0:	2f2e2e00 	svccs	0x002e2e00
    47d4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    47d8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    47dc:	2f2e2e2f 	svccs	0x002e2e2f
    47e0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    47e4:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    47e8:	656e2f30 	strbvs	r2, [lr, #-3888]!
    47ec:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    47f0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    47f4:	696d2f63 	stmdbvs	sp!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
    47f8:	692f6373 	stmdbvs	pc!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}
    47fc:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    4800:	5f5f0063 	svcpl	0x005f0063
    4804:	74696e69 	strbtvc	r6, [r9], #-3689
    4808:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    480c:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 3eb3 <__Stack_Size+0x3ab3>
    4810:	5f00646e 	svcpl	0x0000646e
    4814:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    4818:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
    481c:	615f7469 	cmpvs	pc, r9, ror #8
    4820:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    4824:	5c3a6300 	ldcpl	3, cr6, [sl]
    4828:	616e6977 	smcvs	59031
    482c:	5c736d72 	ldclpl	13, cr6, [r3], #-456
    4830:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    4834:	63675c64 	cmnvs	r7, #25600	; 0x6400
    4838:	75622d63 	strbvc	r2, [r2, #-3427]!
    483c:	5c646c69 	stclpl	12, cr6, [r4], #-420
    4840:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!
    4844:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    4848:	77656e5c 	undefined
    484c:	5c62696c 	stclpl	9, cr6, [r2], #-432
    4850:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    4854:	73696d5c 	cmnvc	r9, #5888	; 0x1700
    4858:	5f5f0063 	svcpl	0x005f0063
    485c:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    4860:	6e69665f 	mcrvs	6, 3, r6, cr9, cr15, {2}
    4864:	72615f69 	rsbvc	r5, r1, #420	; 0x1a4
    4868:	00796172 	rsbseq	r6, r9, r2, ror r1
    486c:	72705f5f 	rsbsvc	r5, r0, #380	; 0x17c
    4870:	696e6965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, sp, lr}^
    4874:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    4878:	5f796172 	svcpl	0x00796172
    487c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
    4880:	5f5f0074 	svcpl	0x005f0074
    4884:	74696e69 	strbtvc	r6, [r9], #-3689
    4888:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    488c:	735f7961 	cmpvc	pc, #1589248	; 0x184000
    4890:	74726174 	ldrbtvc	r6, [r2], #-372
    4894:	696c6100 	stmdbvs	ip!, {r8, sp, lr}^
    4898:	64656e67 	strbtvs	r6, [r5], #-3687
    489c:	6464615f 	strbtvs	r6, [r4], #-351
    48a0:	3a630072 	bcc	18c4a70 <__Stack_Size+0x18c4670>
    48a4:	6e69775c 	mcrvs	7, 3, r7, cr9, cr12, {2}
    48a8:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    48ac:	6975625c 	ldmdbvs	r5!, {r2, r3, r4, r6, r9, sp, lr}^
    48b0:	675c646c 	ldrbvs	r6, [ip, -ip, ror #8]
    48b4:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    48b8:	646c6975 	strbtvs	r6, [ip], #-2421
    48bc:	6d72615c 	ldfvse	f6, [r2, #-368]!
    48c0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    48c4:	656e5c69 	strbvs	r5, [lr, #-3177]!
    48c8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    48cc:	62696c5c 	rsbvs	r6, r9, #23552	; 0x5c00
    48d0:	74735c63 	ldrbtvc	r5, [r3], #-3171
    48d4:	676e6972 	undefined
    48d8:	2f2e2e00 	svccs	0x002e2e00
    48dc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    48e0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    48e4:	2f2e2e2f 	svccs	0x002e2e2f
    48e8:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    48ec:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    48f0:	656e2f30 	strbvs	r2, [lr, #-3888]!
    48f4:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    48f8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    48fc:	74732f63 	ldrbtvc	r2, [r3], #-3939
    4900:	676e6972 	undefined
    4904:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!
    4908:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
    490c:	656d0063 	strbvs	r0, [sp, #-99]!
    4910:	7465736d 	strbtvc	r7, [r5], #-877
    4914:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
    4918:	00726566 	rsbseq	r6, r2, r6, ror #10
    491c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    4920:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    4924:	2f2e2e2f 	svccs	0x002e2e2f
    4928:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    492c:	342d6363 	strtcc	r6, [sp], #-867
    4930:	302e332e 	eorcc	r3, lr, lr, lsr #6
    4934:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    4938:	2f62696c 	svccs	0x0062696c
    493c:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    4940:	6474732f 	ldrbtvs	r7, [r4], #-815
    4944:	2f62696c 	svccs	0x0062696c
    4948:	74615f5f 	strbtvc	r5, [r1], #-3935
    494c:	74697865 	strbtvc	r7, [r9], #-2149
    4950:	7400632e 	strvc	r6, [r0], #-814
    4954:	00657079 	rsbeq	r7, r5, r9, ror r0
    4958:	65725f5f 	ldrbvs	r5, [r2, #-3935]!
    495c:	74736967 	ldrbtvc	r6, [r3], #-2407
    4960:	655f7265 	ldrbvs	r7, [pc, #-613]	; 4703 <__Stack_Size+0x4303>
    4964:	70746978 	rsbsvc	r6, r4, r8, ror r9
    4968:	00636f72 	rsbeq	r6, r3, r2, ror pc
    496c:	61635f5f 	cmnvs	r3, pc, asr pc
    4970:	655f6c6c 	ldrbvs	r6, [pc, #-3180]	; 3d0c <__Stack_Size+0x390c>
    4974:	70746978 	rsbsvc	r6, r4, r8, ror r9
    4978:	73636f72 	cmnvc	r3, #456	; 0x1c8
    497c:	2f2e2e00 	svccs	0x002e2e00
    4980:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    4984:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    4988:	2f2e2e2f 	svccs	0x002e2e2f
    498c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    4990:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    4994:	656e2f30 	strbvs	r2, [lr, #-3888]!
    4998:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    499c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    49a0:	74732f63 	ldrbtvc	r2, [r3], #-3939
    49a4:	62696c64 	rsbvs	r6, r9, #25600	; 0x6400
    49a8:	635f5f2f 	cmpvs	pc, #188	; 0xbc
    49ac:	5f6c6c61 	svcpl	0x006c6c61
    49b0:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    49b4:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    49b8:	73616c00 	cmnvc	r1, #0	; 0x0
    49bc:	72007074 	andvc	r7, r0, #116	; 0x74
    49c0:	61747365 	cmnvs	r4, r5, ror #6
    49c4:	Address 0x000049c4 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	000000fc 	.word	0x000000fc
       4:	000000fe 	.word	0x000000fe
       8:	fe5d0001 	.word	0xfe5d0001
       c:	00000000 	.word	0x00000000
      10:	02000001 	.word	0x02000001
      14:	00047d00 	.word	0x00047d00
      18:	08000001 	.word	0x08000001
      1c:	02000001 	.word	0x02000001
      20:	00087d00 	.word	0x00087d00
      24:	00000000 	.word	0x00000000
      28:	08000000 	.word	0x08000000
      2c:	0a000001 	.word	0x0a000001
      30:	01000001 	.word	0x01000001
      34:	010a5d00 	.word	0x010a5d00
      38:	010c0000 	.word	0x010c0000
      3c:	00020000 	.word	0x00020000
      40:	010c047d 	.word	0x010c047d
      44:	01140000 	.word	0x01140000
      48:	00020000 	.word	0x00020000
      4c:	0000087d 	.word	0x0000087d
      50:	00000000 	.word	0x00000000
      54:	01140000 	.word	0x01140000
      58:	01160000 	.word	0x01160000
      5c:	00010000 	.word	0x00010000
      60:	0001165d 	.word	0x0001165d
      64:	00011800 	.word	0x00011800
      68:	7d000200 	.word	0x7d000200
      6c:	00011804 	.word	0x00011804
      70:	00012000 	.word	0x00012000
      74:	7d000200 	.word	0x7d000200
      78:	00000008 	.word	0x00000008
      7c:	00000000 	.word	0x00000000
      80:	00012000 	.word	0x00012000
      84:	00012200 	.word	0x00012200
      88:	5d000100 	.word	0x5d000100
      8c:	00000122 	.word	0x00000122
      90:	00000124 	.word	0x00000124
      94:	047d0002 	.word	0x047d0002
      98:	00000124 	.word	0x00000124
      9c:	0000012c 	.word	0x0000012c
      a0:	087d0002 	.word	0x087d0002
	...
      ac:	0000012c 	.word	0x0000012c
      b0:	0000012e 	.word	0x0000012e
      b4:	2e5d0001 	.word	0x2e5d0001
      b8:	34000001 	.word	0x34000001
      bc:	02000001 	.word	0x02000001
      c0:	34047d00 	.word	0x34047d00
      c4:	f4000001 	.word	0xf4000001
      c8:	02000001 	.word	0x02000001
      cc:	00087d00 	.word	0x00087d00
      d0:	00000000 	.word	0x00000000
      d4:	f4000000 	.word	0xf4000000
      d8:	f6000001 	.word	0xf6000001
      dc:	01000001 	.word	0x01000001
      e0:	01f65d00 	.word	0x01f65d00
      e4:	01f80000 	.word	0x01f80000
      e8:	00020000 	.word	0x00020000
      ec:	01f8047d 	.word	0x01f8047d
      f0:	02000000 	.word	0x02000000
      f4:	00020000 	.word	0x00020000
      f8:	0000087d 	.word	0x0000087d
	...
     104:	00020000 	.word	0x00020000
     108:	00010000 	.word	0x00010000
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp && !bPrinted)
        {
            if (bMinus) TxDData( USART_PC,'-');
     10c:	0000025d 	.word	0x0000025d
     110:	00000400 	.word	0x00000400
            TxDData( USART_PC,((u8)wTmp)+'0');
     114:	7d000200 	.word	0x7d000200
     118:	00000404 	.word	0x00000404
     11c:	0000a800 	.word	0x0000a800
     120:	7d000200 	.word	0x7d000200
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     124:	00000008 	.word	0x00000008
	...
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     130:	00000200 	.word	0x00000200
     134:	5d000100 	.word	0x5d000100
     138:	00000002 	.word	0x00000002
                else TxDData( USART_PC, '0');
     13c:	00000004 	.word	0x00000004
     140:	147d0002 	.word	0x147d0002
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     144:	00000004 	.word	0x00000004
     148:	00000058 	.word	0x00000058
     14c:	207d0002 	.word	0x207d0002
	...
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
        wDigit /= 10;
     15c:	00000012 	.word	0x00000012
    }
}
     160:	12500001 	.word	0x12500001
     164:	58000000 	.word	0x58000000
    }
}


void TxD_Dec_S8(s8 wData)
{
     168:	01000000 	.word	0x01000000
     16c:	00005700 	.word	0x00005700
	...

    bPrinted = 0;

    if (wData&0x80) {
        bMinus = 1;
        wData = -wData;
     178:	00080000 	.word	0x00080000
     17c:	00010000 	.word	0x00010000
     180:	00000851 	.word	0x00000851
     184:	00001c00 	.word	0x00001c00
     188:	7d000200 	.word	0x7d000200
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
    {
        wTmp = (wData/wDigit);
     18c:	00001c00 	.word	0x00001c00
        if(wTmp && !bPrinted)
     190:	00005800 	.word	0x00005800
     194:	91000200 	.word	0x91000200
     198:	00000074 	.word	0x00000074
     19c:	00000000 	.word	0x00000000
        {
            if (bMinus) TxDData( USART_PC,'-');
     1a0:	00005800 	.word	0x00005800
     1a4:	00005a00 	.word	0x00005a00
     1a8:	5d000100 	.word	0x5d000100
            TxDData( USART_PC,((u8)wTmp)+'0');
     1ac:	0000005a 	.word	0x0000005a
     1b0:	0000005e 	.word	0x0000005e
     1b4:	147d0002 	.word	0x147d0002
     1b8:	0000005e 	.word	0x0000005e
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     1bc:	000000cc 	.word	0x000000cc
     1c0:	207d0002 	.word	0x207d0002
	...
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     1cc:	00000058 	.word	0x00000058
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
     1d0:	00000062 	.word	0x00000062
     1d4:	62500001 	.word	0x62500001
     1d8:	cc000000 	.word	0xcc000000
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
     1dc:	01000000 	.word	0x01000000
        wDigit /= 10;
     1e0:	00005400 	.word	0x00005400
     1e4:	00000000 	.word	0x00000000
     1e8:	00740000 	.word	0x00740000
     1ec:	00920000 	.word	0x00920000
    }
}
     1f0:	00020000 	.word	0x00020000
     1f4:	0092047d 	.word	0x0092047d
    }
}


void TxD_Dec_U32(u32 wData)
{
     1f8:	009a0000 	.word	0x009a0000
     1fc:	00020000 	.word	0x00020000
     200:	009a7891 	.word	0x009a7891

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
    {
        wTmp = (wData/wDigit);
     204:	00cc0000 	.word	0x00cc0000
        if(wTmp)
     208:	00020000 	.word	0x00020000
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     20c:	0000047d 	.word	0x0000047d
     210:	00000000 	.word	0x00000000
     214:	00cc0000 	.word	0x00cc0000
     218:	00ce0000 	.word	0x00ce0000
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     21c:	00010000 	.word	0x00010000
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     220:	0000ce5d 	.word	0x0000ce5d
     224:	0000d200 	.word	0x0000d200
     228:	7d000200 	.word	0x7d000200
                else TxDData( USART_PC,'0');
     22c:	0000d214 	.word	0x0000d214
     230:	00016800 	.word	0x00016800
    u32 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
     234:	7d000200 	.word	0x7d000200
     238:	00000020 	.word	0x00000020
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     23c:	00000000 	.word	0x00000000
        wDigit /= 10;
     240:	0000cc00 	.word	0x0000cc00
     244:	0000d600 	.word	0x0000d600
    }
}
     248:	50000100 	.word	0x50000100
     24c:	000000d6 	.word	0x000000d6
     250:	00000168 	.word	0x00000168
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
    TxDData( USART_PC, bByte - bTmp*10+'0');
}

void TxD_Dec_U16(u16 wData)
{
     254:	00550001 	.word	0x00550001
     258:	00000000 	.word	0x00000000
     25c:	ea000000 	.word	0xea000000
     260:	34000000 	.word	0x34000000
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
     264:	02000001 	.word	0x02000001
        if(wTmp)
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
     268:	34007d00 	.word	0x34007d00
     26c:	3e000001 	.word	0x3e000001
     270:	02000001 	.word	0x02000001
     274:	3e749100 	.word	0x3e749100
     278:	68000001 	.word	0x68000001
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
     27c:	02000001 	.word	0x02000001
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
     280:	00007d00 	.word	0x00007d00
     284:	00000000 	.word	0x00000000
                else TxDData( USART_PC,'0');
     288:	da000000 	.word	0xda000000
     28c:	dc000000 	.word	0xdc000000
    u8 bCount, bPrinted;
    u16 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
     290:	02000000 	.word	0x02000000
     294:	e6047d00 	.word	0xe6047d00
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
     298:	0a000000 	.word	0x0a000000
        wDigit /= 10;
     29c:	02000001 	.word	0x02000001
     2a0:	0a047d00 	.word	0x0a047d00
     2a4:	22000001 	.word	0x22000001
     2a8:	02000001 	.word	0x02000001
    }
}
     2ac:	22789100 	.word	0x22789100
     2b0:	68000001 	.word	0x68000001
}

void TxD_Dec_U8(u8 bByte)
{
    u8 bTmp;
    bTmp = bByte/100;
     2b4:	02000001 	.word	0x02000001
     2b8:	00047d00 	.word	0x00047d00
     2bc:	00000000 	.word	0x00000000
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c0:	68000000 	.word	0x68000000
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
}

void TxD_Dec_U8(u8 bByte)
{
     2c4:	6a000001 	.word	0x6a000001
    u8 bTmp;
    bTmp = bByte/100;
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2c8:	01000001 	.word	0x01000001
     2cc:	016a5d00 	.word	0x016a5d00
    bByte -= bTmp*100;
     2d0:	016e0000 	.word	0x016e0000
     2d4:	00020000 	.word	0x00020000
     2d8:	016e147d 	.word	0x016e147d
     2dc:	01f80000 	.word	0x01f80000
    bTmp = bByte/10;
     2e0:	00020000 	.word	0x00020000
     2e4:	0000207d 	.word	0x0000207d
     2e8:	00000000 	.word	0x00000000
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
     2ec:	01680000 	.word	0x01680000
     2f0:	01720000 	.word	0x01720000
     2f4:	00010000 	.word	0x00010000
    TxDData( USART_PC, bByte - bTmp*10+'0');
     2f8:	00017250 	.word	0x00017250
     2fc:	0001f800 	.word	0x0001f800
     300:	55000100 	.word	0x55000100
	...
     30c:	00000176 	.word	0x00000176
}
     310:	00000178 	.word	0x00000178
     314:	047d0002 	.word	0x047d0002
     318:	00000182 	.word	0x00000182

void TxDHex8(u16 bSentData)
{
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
     31c:	000001a4 	.word	0x000001a4
     320:	047d0002 	.word	0x047d0002
     324:	000001a4 	.word	0x000001a4
    if(bTmp > '9') bTmp += 7;
     328:	000001bc 	.word	0x000001bc
    while(*bData)
        TxDData(PORT, *bData++);
}

void TxDHex8(u16 bSentData)
{
     32c:	78910002 	.word	0x78910002
     330:	000001bc 	.word	0x000001bc
    u16 bTmp;

    bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
    if(bTmp > '9') bTmp += 7;
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     334:	000001f8 	.word	0x000001f8

    bTmp = (bSentData & 0x000f) + (u8)'0';
     338:	047d0002 	.word	0x047d0002
	...
    if(bTmp > '9') bTmp += 7;
     344:	000001f8 	.word	0x000001f8
    //TxDData(USART_ZIGBEE,bTmp);
    TxDData(USART_ZIGBEE,bTmp);
     348:	000001fa 	.word	0x000001fa
     34c:	fa5d0001 	.word	0xfa5d0001
}

void TxDHex16(u16 wSentData)
{
     350:	fe000001 	.word	0xfe000001
    TxDHex8((wSentData>>8)&0x00ff );
    TxDHex8( wSentData&0x00ff);
     354:	02000001 	.word	0x02000001
    TxDData(USART_ZIGBEE,bTmp);
}

void TxDHex16(u16 wSentData)
{
    TxDHex8((wSentData>>8)&0x00ff );
     358:	fe147d00 	.word	0xfe147d00
    TxDHex8( wSentData&0x00ff);
     35c:	54000001 	.word	0x54000001
     360:	02000002 	.word	0x02000002
}

void TxDHex32(u32 lSentData)
{
     364:	00207d00 	.word	0x00207d00
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
     368:	00000000 	.word	0x00000000
    TxDHex8( wSentData&0x00ff);
}

void TxDHex32(u32 lSentData)
{
    TxDHex16((lSentData>>16)&0x0000ffff );
     36c:	f8000000 	.word	0xf8000000
    TxDHex16( lSentData&0x0000ffff);
     370:	04000001 	.word	0x04000001
     374:	01000002 	.word	0x01000002
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
     378:	02045000 	.word	0x02045000
     37c:	02540000 	.word	0x02540000
     380:	00010000 	.word	0x00010000
    while(*bData)
        TxDData(PORT, *bData++);
     384:	00000057 	.word	0x00000057
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void TxDString(u8 PORT, u8 *bData)
{
    while(*bData)
     388:	00000000 	.word	0x00000000
     38c:	00020400 	.word	0x00020400
        TxDData(PORT, *bData++);
}
     390:	00022000 	.word	0x00022000
     394:	7d000200 	.word	0x7d000200
     398:	00022004 	.word	0x00022004
     39c:	00023200 	.word	0x00023200
     3a0:	91000200 	.word	0x91000200
     3a4:	00023278 	.word	0x00023278
     3a8:	00025400 	.word	0x00025400
     3ac:	7d000200 	.word	0x7d000200
     3b0:	00000004 	.word	0x00000004
     3b4:	00000000 	.word	0x00000000
     3b8:	00025400 	.word	0x00025400
     3bc:	00025600 	.word	0x00025600
     3c0:	5d000100 	.word	0x5d000100
     3c4:	00000256 	.word	0x00000256
     3c8:	0000025a 	.word	0x0000025a
     3cc:	147d0002 	.word	0x147d0002
     3d0:	0000025a 	.word	0x0000025a
     3d4:	000002b4 	.word	0x000002b4
     3d8:	207d0002 	.word	0x207d0002
	...
     3e4:	00000254 	.word	0x00000254
     3e8:	00000262 	.word	0x00000262
     3ec:	62500001 	.word	0x62500001
     3f0:	b4000002 	.word	0xb4000002
     3f4:	01000002 	.word	0x01000002
     3f8:	00005700 	.word	0x00005700
     3fc:	00000000 	.word	0x00000000
     400:	025e0000 	.word	0x025e0000
     404:	027e0000 	.word	0x027e0000
     408:	00020000 	.word	0x00020000
     40c:	027e047d 	.word	0x027e047d
     410:	02900000 	.word	0x02900000
     414:	00020000 	.word	0x00020000
     418:	02907891 	.word	0x02907891
     41c:	02b40000 	.word	0x02b40000
     420:	00020000 	.word	0x00020000
     424:	0000047d 	.word	0x0000047d
     428:	00000000 	.word	0x00000000
     42c:	02b40000 	.word	0x02b40000
     430:	02b80000 	.word	0x02b80000
     434:	00010000 	.word	0x00010000
     438:	0002b85d 	.word	0x0002b85d
     43c:	0002c600 	.word	0x0002c600
     440:	7d000200 	.word	0x7d000200
     444:	0002c60c 	.word	0x0002c60c
     448:	00031c00 	.word	0x00031c00
     44c:	7d000200 	.word	0x7d000200
     450:	00000010 	.word	0x00000010
     454:	00000000 	.word	0x00000000
     458:	0002b400 	.word	0x0002b400
     45c:	0002cc00 	.word	0x0002cc00
     460:	50000100 	.word	0x50000100
     464:	000002cc 	.word	0x000002cc
     468:	000002e0 	.word	0x000002e0
     46c:	e4550001 	.word	0xe4550001
     470:	fe000002 	.word	0xfe000002
     474:	01000002 	.word	0x01000002
     478:	00005500 	.word	0x00005500
     47c:	00000000 	.word	0x00000000
     480:	02c00000 	.word	0x02c00000
     484:	02dc0000 	.word	0x02dc0000
     488:	00010000 	.word	0x00010000
     48c:	0002ec54 	.word	0x0002ec54
     490:	00030200 	.word	0x00030200
     494:	54000100 	.word	0x54000100
	...
     4a0:	0000031c 	.word	0x0000031c
     4a4:	0000032e 	.word	0x0000032e
     4a8:	2e5d0001 	.word	0x2e5d0001
     4ac:	50000003 	.word	0x50000003
     4b0:	02000003 	.word	0x02000003
     4b4:	00087d00 	.word	0x00087d00
     4b8:	00000000 	.word	0x00000000
     4bc:	1c000000 	.word	0x1c000000
     4c0:	34000003 	.word	0x34000003
     4c4:	01000003 	.word	0x01000003
     4c8:	03345000 	.word	0x03345000
     4cc:	03500000 	.word	0x03500000
     4d0:	00010000 	.word	0x00010000
     4d4:	00000054 	.word	0x00000054
     4d8:	00000000 	.word	0x00000000
     4dc:	00032600 	.word	0x00032600
     4e0:	00033800 	.word	0x00033800
     4e4:	51000100 	.word	0x51000100
     4e8:	00000340 	.word	0x00000340
     4ec:	00000348 	.word	0x00000348
     4f0:	48500001 	.word	0x48500001
     4f4:	4e000003 	.word	0x4e000003
     4f8:	01000003 	.word	0x01000003
     4fc:	00005100 	.word	0x00005100
     500:	00000000 	.word	0x00000000
     504:	03500000 	.word	0x03500000
     508:	03520000 	.word	0x03520000
     50c:	00010000 	.word	0x00010000
     510:	0003525d 	.word	0x0003525d
     514:	00036400 	.word	0x00036400
     518:	7d000200 	.word	0x7d000200
     51c:	00000008 	.word	0x00000008
     520:	00000000 	.word	0x00000000
     524:	00035000 	.word	0x00035000
     528:	00035800 	.word	0x00035800
     52c:	50000100 	.word	0x50000100
	...
     538:	00000364 	.word	0x00000364
     53c:	00000366 	.word	0x00000366
     540:	665d0001 	.word	0x665d0001
     544:	78000003 	.word	0x78000003
     548:	02000003 	.word	0x02000003
     54c:	00087d00 	.word	0x00087d00
     550:	00000000 	.word	0x00000000
     554:	64000000 	.word	0x64000000
     558:	6a000003 	.word	0x6a000003
     55c:	01000003 	.word	0x01000003
     560:	036a5000 	.word	0x036a5000
     564:	03780000 	.word	0x03780000
     568:	00010000 	.word	0x00010000
     56c:	00000054 	.word	0x00000054
     570:	00000000 	.word	0x00000000
     574:	00037800 	.word	0x00037800
     578:	00037a00 	.word	0x00037a00
     57c:	5d000100 	.word	0x5d000100
     580:	0000037a 	.word	0x0000037a
     584:	00000392 	.word	0x00000392
     588:	107d0002 	.word	0x107d0002
	...
     594:	00000378 	.word	0x00000378
     598:	00000382 	.word	0x00000382
     59c:	82500001 	.word	0x82500001
     5a0:	92000003 	.word	0x92000003
     5a4:	01000003 	.word	0x01000003
     5a8:	00005600 	.word	0x00005600
     5ac:	00000000 	.word	0x00000000
     5b0:	03780000 	.word	0x03780000
     5b4:	03820000 	.word	0x03820000
     5b8:	00010000 	.word	0x00010000
     5bc:	00038251 	.word	0x00038251
     5c0:	00039200 	.word	0x00039200
     5c4:	55000100 	.word	0x55000100
	...
     5d0:	00000018 	.word	0x00000018
     5d4:	0000001a 	.word	0x0000001a
     5d8:	1a5d0001 	.word	0x1a5d0001
     5dc:	1c000000 	.word	0x1c000000
     5e0:	02000000 	.word	0x02000000
     5e4:	1c047d00 	.word	0x1c047d00
     5e8:	24000000 	.word	0x24000000
     5ec:	02000000 	.word	0x02000000
     5f0:	00087d00 	.word	0x00087d00
     5f4:	00000000 	.word	0x00000000
     5f8:	24000000 	.word	0x24000000
     5fc:	26000000 	.word	0x26000000
     600:	01000000 	.word	0x01000000
     604:	00265d00 	.word	0x00265d00
     608:	00280000 	.word	0x00280000
     60c:	00020000 	.word	0x00020000
     610:	0028047d 	.word	0x0028047d
     614:	00300000 	.word	0x00300000
     618:	00020000 	.word	0x00020000
     61c:	0000087d 	.word	0x0000087d
     620:	00000000 	.word	0x00000000
     624:	00300000 	.word	0x00300000
     628:	00320000 	.word	0x00320000
     62c:	00010000 	.word	0x00010000
     630:	0000325d 	.word	0x0000325d
     634:	00003600 	.word	0x00003600
     638:	7d000200 	.word	0x7d000200
     63c:	00003608 	.word	0x00003608
     640:	0001f000 	.word	0x0001f000
     644:	7d000200 	.word	0x7d000200
     648:	00000010 	.word	0x00000010
     64c:	00000000 	.word	0x00000000
     650:	00003c00 	.word	0x00003c00
     654:	00006600 	.word	0x00006600
     658:	7d000200 	.word	0x7d000200
     65c:	00006607 	.word	0x00006607
     660:	00007600 	.word	0x00007600
     664:	53000100 	.word	0x53000100
     668:	000000f4 	.word	0x000000f4
     66c:	000000f6 	.word	0x000000f6
     670:	00530001 	.word	0x00530001
     674:	00000000 	.word	0x00000000
     678:	f0000000 	.word	0xf0000000
     67c:	f2000001 	.word	0xf2000001
     680:	01000001 	.word	0x01000001
     684:	01f25d00 	.word	0x01f25d00
     688:	01f40000 	.word	0x01f40000
     68c:	00020000 	.word	0x00020000
     690:	01f4047d 	.word	0x01f4047d
     694:	01fc0000 	.word	0x01fc0000
     698:	00020000 	.word	0x00020000
     69c:	0000087d 	.word	0x0000087d
     6a0:	00000000 	.word	0x00000000
     6a4:	01fc0000 	.word	0x01fc0000
     6a8:	01fe0000 	.word	0x01fe0000
     6ac:	00010000 	.word	0x00010000
     6b0:	0001fe5d 	.word	0x0001fe5d
     6b4:	00020000 	.word	0x00020000
     6b8:	7d000200 	.word	0x7d000200
     6bc:	00020004 	.word	0x00020004
     6c0:	00020800 	.word	0x00020800
     6c4:	7d000200 	.word	0x7d000200
     6c8:	00000008 	.word	0x00000008
     6cc:	00000000 	.word	0x00000000
     6d0:	00020800 	.word	0x00020800
     6d4:	00020a00 	.word	0x00020a00
     6d8:	5d000100 	.word	0x5d000100
     6dc:	0000020a 	.word	0x0000020a
     6e0:	0000020c 	.word	0x0000020c
     6e4:	047d0002 	.word	0x047d0002
     6e8:	0000020c 	.word	0x0000020c
     6ec:	00000214 	.word	0x00000214
     6f0:	087d0002 	.word	0x087d0002
	...
     6fc:	00000214 	.word	0x00000214
     700:	00000216 	.word	0x00000216
     704:	165d0001 	.word	0x165d0001
     708:	18000002 	.word	0x18000002
     70c:	02000002 	.word	0x02000002
     710:	18047d00 	.word	0x18047d00
     714:	20000002 	.word	0x20000002
     718:	02000002 	.word	0x02000002
     71c:	00087d00 	.word	0x00087d00
     720:	00000000 	.word	0x00000000
     724:	20000000 	.word	0x20000000
     728:	22000002 	.word	0x22000002
     72c:	01000002 	.word	0x01000002
     730:	02225d00 	.word	0x02225d00
     734:	02240000 	.word	0x02240000
     738:	00020000 	.word	0x00020000
     73c:	0224047d 	.word	0x0224047d
     740:	02700000 	.word	0x02700000
     744:	00020000 	.word	0x00020000
     748:	0000087d 	.word	0x0000087d
     74c:	00000000 	.word	0x00000000
     750:	00140000 	.word	0x00140000
     754:	00160000 	.word	0x00160000
     758:	00010000 	.word	0x00010000
     75c:	0000165d 	.word	0x0000165d
     760:	00001a00 	.word	0x00001a00
     764:	7d000200 	.word	0x7d000200
     768:	00001a04 	.word	0x00001a04
     76c:	00004400 	.word	0x00004400
     770:	7d000200 	.word	0x7d000200
     774:	00000008 	.word	0x00000008
     778:	00000000 	.word	0x00000000
     77c:	00001400 	.word	0x00001400
     780:	00002000 	.word	0x00002000
     784:	50000100 	.word	0x50000100
     788:	00000032 	.word	0x00000032
     78c:	00000034 	.word	0x00000034
     790:	00500001 	.word	0x00500001
     794:	00000000 	.word	0x00000000
     798:	44000000 	.word	0x44000000
     79c:	46000000 	.word	0x46000000
     7a0:	01000000 	.word	0x01000000
     7a4:	00465d00 	.word	0x00465d00
     7a8:	004e0000 	.word	0x004e0000
     7ac:	00020000 	.word	0x00020000
     7b0:	004e0c7d 	.word	0x004e0c7d
     7b4:	00e40000 	.word	0x00e40000
     7b8:	00020000 	.word	0x00020000
     7bc:	0000107d 	.word	0x0000107d
     7c0:	00000000 	.word	0x00000000
     7c4:	00e40000 	.word	0x00e40000
     7c8:	00e60000 	.word	0x00e60000
     7cc:	00010000 	.word	0x00010000
     7d0:	0000e65d 	.word	0x0000e65d
     7d4:	0001dc00 	.word	0x0001dc00
     7d8:	7d000200 	.word	0x7d000200
     7dc:	00000008 	.word	0x00000008
     7e0:	00000000 	.word	0x00000000
     7e4:	00010a00 	.word	0x00010a00
     7e8:	00012200 	.word	0x00012200
     7ec:	50000100 	.word	0x50000100
     7f0:	0000017c 	.word	0x0000017c
     7f4:	00000196 	.word	0x00000196
     7f8:	bc500001 	.word	0xbc500001
     7fc:	ca000001 	.word	0xca000001
     800:	01000001 	.word	0x01000001
     804:	00005000 	.word	0x00005000
     808:	00000000 	.word	0x00000000
     80c:	011c0000 	.word	0x011c0000
     810:	014c0000 	.word	0x014c0000
     814:	00010000 	.word	0x00010000
     818:	00014c51 	.word	0x00014c51
     81c:	00015200 	.word	0x00015200
     820:	52000100 	.word	0x52000100
     824:	00000152 	.word	0x00000152
     828:	00000154 	.word	0x00000154
     82c:	54510001 	.word	0x54510001
     830:	7a000001 	.word	0x7a000001
     834:	01000001 	.word	0x01000001
     838:	017c5200 	.word	0x017c5200
     83c:	01a40000 	.word	0x01a40000
     840:	00010000 	.word	0x00010000
     844:	0001bc51 	.word	0x0001bc51
     848:	0001dc00 	.word	0x0001dc00
     84c:	51000100 	.word	0x51000100
	...
     858:	00000158 	.word	0x00000158
     85c:	000001a4 	.word	0x000001a4
     860:	bc510001 	.word	0xbc510001
     864:	dc000001 	.word	0xdc000001
     868:	01000001 	.word	0x01000001
     86c:	00005100 	.word	0x00005100
     870:	00000000 	.word	0x00000000
     874:	01dc0000 	.word	0x01dc0000
     878:	01de0000 	.word	0x01de0000
     87c:	00010000 	.word	0x00010000
     880:	0001de5d 	.word	0x0001de5d
     884:	0001e200 	.word	0x0001e200
     888:	7d000200 	.word	0x7d000200
     88c:	0001e204 	.word	0x0001e204
     890:	00022200 	.word	0x00022200
     894:	7d000200 	.word	0x7d000200
     898:	00000010 	.word	0x00000010
     89c:	00000000 	.word	0x00000000
     8a0:	0001dc00 	.word	0x0001dc00
     8a4:	0001e000 	.word	0x0001e000
     8a8:	50000100 	.word	0x50000100
	...
     8b4:	000001e0 	.word	0x000001e0
     8b8:	000001e6 	.word	0x000001e6
     8bc:	00500001 	.word	0x00500001
     8c0:	00000000 	.word	0x00000000
     8c4:	e4000000 	.word	0xe4000000
     8c8:	00000001 	.word	0x00000001
     8cc:	01000002 	.word	0x01000002
     8d0:	00005200 	.word	0x00005200
     8d4:	00000000 	.word	0x00000000
     8d8:	01e60000 	.word	0x01e60000
     8dc:	01f20000 	.word	0x01f20000
     8e0:	00010000 	.word	0x00010000
     8e4:	00000050 	.word	0x00000050
     8e8:	00000000 	.word	0x00000000
     8ec:	00022400 	.word	0x00022400
     8f0:	00022600 	.word	0x00022600
     8f4:	5d000100 	.word	0x5d000100
     8f8:	00000226 	.word	0x00000226
     8fc:	00000228 	.word	0x00000228
     900:	047d0002 	.word	0x047d0002
     904:	00000228 	.word	0x00000228
     908:	00000230 	.word	0x00000230
     90c:	087d0002 	.word	0x087d0002
	...
     918:	00000230 	.word	0x00000230
     91c:	00000232 	.word	0x00000232
     920:	325d0001 	.word	0x325d0001
     924:	38000002 	.word	0x38000002
     928:	02000002 	.word	0x02000002
     92c:	38047d00 	.word	0x38047d00
     930:	64000002 	.word	0x64000002
     934:	02000002 	.word	0x02000002
     938:	00087d00 	.word	0x00087d00
     93c:	00000000 	.word	0x00000000
     940:	30000000 	.word	0x30000000
     944:	3c000002 	.word	0x3c000002
     948:	01000002 	.word	0x01000002
     94c:	00005000 	.word	0x00005000
     950:	00000000 	.word	0x00000000
     954:	0000      	.short	0x0000
     956:	0004      	.short	0x0004
     958:	00060000 	.word	0x00060000
     95c:	00010000 	.word	0x00010000
     960:	0000065d 	.word	0x0000065d
     964:	00003600 	.word	0x00003600
     968:	7d000200 	.word	0x7d000200
     96c:	00000010 	.word	0x00000010
     970:	00000000 	.word	0x00000000
     974:	00000400 	.word	0x00000400
     978:	00000a00 	.word	0x00000a00
     97c:	50000100 	.word	0x50000100
     980:	0000000a 	.word	0x0000000a
     984:	00000036 	.word	0x00000036
     988:	00560001 	.word	0x00560001
     98c:	00000000 	.word	0x00000000
     990:	04000000 	.word	0x04000000
     994:	10000000 	.word	0x10000000
     998:	01000000 	.word	0x01000000
     99c:	00105100 	.word	0x00105100
     9a0:	00360000 	.word	0x00360000
     9a4:	00010000 	.word	0x00010000
     9a8:	00000055 	.word	0x00000055
     9ac:	00000000 	.word	0x00000000
     9b0:	00001600 	.word	0x00001600
     9b4:	00001800 	.word	0x00001800
     9b8:	54000100 	.word	0x54000100
     9bc:	0000001a 	.word	0x0000001a
     9c0:	00000036 	.word	0x00000036
     9c4:	00540001 	.word	0x00540001
     9c8:	00000000 	.word	0x00000000
     9cc:	38000000 	.word	0x38000000
     9d0:	3a000000 	.word	0x3a000000
     9d4:	01000000 	.word	0x01000000
     9d8:	003a5d00 	.word	0x003a5d00
     9dc:	00540000 	.word	0x00540000
     9e0:	00020000 	.word	0x00020000
     9e4:	0000107d 	.word	0x0000107d
     9e8:	00000000 	.word	0x00000000
     9ec:	00380000 	.word	0x00380000
     9f0:	00420000 	.word	0x00420000
     9f4:	00010000 	.word	0x00010000
     9f8:	00004250 	.word	0x00004250
     9fc:	00005400 	.word	0x00005400
     a00:	56000100 	.word	0x56000100
	...
     a0c:	00000038 	.word	0x00000038
     a10:	00000042 	.word	0x00000042
     a14:	42510001 	.word	0x42510001
     a18:	54000000 	.word	0x54000000
     a1c:	01000000 	.word	0x01000000
     a20:	00005500 	.word	0x00005500
     a24:	00000000 	.word	0x00000000
     a28:	00540000 	.word	0x00540000
     a2c:	00560000 	.word	0x00560000
     a30:	00010000 	.word	0x00010000
     a34:	0000565d 	.word	0x0000565d
     a38:	00005a00 	.word	0x00005a00
     a3c:	7d000200 	.word	0x7d000200
     a40:	00005a04 	.word	0x00005a04
     a44:	00006800 	.word	0x00006800
     a48:	7d000200 	.word	0x7d000200
     a4c:	00000008 	.word	0x00000008
     a50:	00000000 	.word	0x00000000
     a54:	00005400 	.word	0x00005400
     a58:	00005800 	.word	0x00005800
     a5c:	50000100 	.word	0x50000100
	...
     a68:	00000054 	.word	0x00000054
     a6c:	0000005e 	.word	0x0000005e
     a70:	00510001 	.word	0x00510001
	...
     a7c:	02000000 	.word	0x02000000
     a80:	01000000 	.word	0x01000000
     a84:	00025d00 	.word	0x00025d00
     a88:	006c0000 	.word	0x006c0000
     a8c:	00020000 	.word	0x00020000
     a90:	0000107d 	.word	0x0000107d
     a94:	00000000 	.word	0x00000000
     a98:	006c0000 	.word	0x006c0000
     a9c:	006e0000 	.word	0x006e0000
     aa0:	00010000 	.word	0x00010000
     aa4:	00006e5d 	.word	0x00006e5d
     aa8:	00007200 	.word	0x00007200
     aac:	7d000200 	.word	0x7d000200
     ab0:	00007214 	.word	0x00007214
     ab4:	0001b800 	.word	0x0001b800
     ab8:	7d000200 	.word	0x7d000200
     abc:	00000018 	.word	0x00000018
     ac0:	00000000 	.word	0x00000000
     ac4:	00007800 	.word	0x00007800
     ac8:	0000aa00 	.word	0x0000aa00
     acc:	54000100 	.word	0x54000100
     ad0:	000000b4 	.word	0x000000b4
     ad4:	000000c6 	.word	0x000000c6
     ad8:	d2540001 	.word	0xd2540001
     adc:	d4000000 	.word	0xd4000000
     ae0:	01000000 	.word	0x01000000
     ae4:	00ec5400 	.word	0x00ec5400
     ae8:	01320000 	.word	0x01320000
     aec:	00010000 	.word	0x00010000
     af0:	00015654 	.word	0x00015654
     af4:	0001b800 	.word	0x0001b800
     af8:	54000100 	.word	0x54000100
	...
     b04:	000001b8 	.word	0x000001b8
     b08:	000001ba 	.word	0x000001ba
     b0c:	ba5d0001 	.word	0xba5d0001
     b10:	be000001 	.word	0xbe000001
     b14:	02000001 	.word	0x02000001
     b18:	be0c7d00 	.word	0xbe0c7d00
     b1c:	90000001 	.word	0x90000001
     b20:	02000002 	.word	0x02000002
     b24:	00107d00 	.word	0x00107d00
     b28:	00000000 	.word	0x00000000
     b2c:	b8000000 	.word	0xb8000000
     b30:	e4000001 	.word	0xe4000001
     b34:	01000001 	.word	0x01000001
     b38:	01e45000 	.word	0x01e45000
     b3c:	02520000 	.word	0x02520000
     b40:	00010000 	.word	0x00010000
     b44:	00025e5c 	.word	0x00025e5c
     b48:	00026600 	.word	0x00026600
     b4c:	5c000100 	.word	0x5c000100
     b50:	00000266 	.word	0x00000266
     b54:	00000290 	.word	0x00000290
     b58:	00500001 	.word	0x00500001
     b5c:	00000000 	.word	0x00000000
     b60:	2e000000 	.word	0x2e000000
     b64:	44000002 	.word	0x44000002
     b68:	01000002 	.word	0x01000002
     b6c:	025e5000 	.word	0x025e5000
     b70:	02900000 	.word	0x02900000
     b74:	00010000 	.word	0x00010000
     b78:	00000050 	.word	0x00000050
     b7c:	00000000 	.word	0x00000000
     b80:	00029000 	.word	0x00029000
     b84:	00029200 	.word	0x00029200
     b88:	5d000100 	.word	0x5d000100
     b8c:	00000292 	.word	0x00000292
     b90:	00000296 	.word	0x00000296
     b94:	147d0002 	.word	0x147d0002
     b98:	00000296 	.word	0x00000296
     b9c:	000002fc 	.word	0x000002fc
     ba0:	187d0002 	.word	0x187d0002
	...
     bac:	0000029e 	.word	0x0000029e
     bb0:	000002b8 	.word	0x000002b8
     bb4:	c0500001 	.word	0xc0500001
     bb8:	d0000002 	.word	0xd0000002
     bbc:	01000002 	.word	0x01000002
     bc0:	02d85000 	.word	0x02d85000
     bc4:	02fc0000 	.word	0x02fc0000
     bc8:	00010000 	.word	0x00010000
     bcc:	00000050 	.word	0x00000050
     bd0:	00000000 	.word	0x00000000
     bd4:	0002fc00 	.word	0x0002fc00
     bd8:	0002fe00 	.word	0x0002fe00
     bdc:	5d000100 	.word	0x5d000100
     be0:	000002fe 	.word	0x000002fe
     be4:	0000032a 	.word	0x0000032a
     be8:	147d0002 	.word	0x147d0002
     bec:	0000032a 	.word	0x0000032a
     bf0:	000009c0 	.word	0x000009c0
     bf4:	207d0002 	.word	0x207d0002
	...
     c00:	00000346 	.word	0x00000346
     c04:	00000354 	.word	0x00000354
     c08:	54540001 	.word	0x54540001
     c0c:	5c000003 	.word	0x5c000003
     c10:	01000003 	.word	0x01000003
     c14:	03645000 	.word	0x03645000
     c18:	036e0000 	.word	0x036e0000
     c1c:	00010000 	.word	0x00010000
     c20:	00041850 	.word	0x00041850
     c24:	00047e00 	.word	0x00047e00
     c28:	50000100 	.word	0x50000100
     c2c:	0000047e 	.word	0x0000047e
     c30:	00000524 	.word	0x00000524
     c34:	c2540001 	.word	0xc2540001
     c38:	04000005 	.word	0x04000005
     c3c:	01000006 	.word	0x01000006
     c40:	06045100 	.word	0x06045100
     c44:	063e0000 	.word	0x063e0000
     c48:	00010000 	.word	0x00010000
     c4c:	00063e54 	.word	0x00063e54
     c50:	00066000 	.word	0x00066000
     c54:	51000100 	.word	0x51000100
     c58:	00000660 	.word	0x00000660
     c5c:	00000664 	.word	0x00000664
     c60:	6c530001 	.word	0x6c530001
     c64:	74000006 	.word	0x74000006
     c68:	01000006 	.word	0x01000006
     c6c:	06745100 	.word	0x06745100
     c70:	06780000 	.word	0x06780000
     c74:	00010000 	.word	0x00010000
     c78:	00068653 	.word	0x00068653
     c7c:	00069000 	.word	0x00069000
     c80:	51000100 	.word	0x51000100
     c84:	00000690 	.word	0x00000690
     c88:	0000069e 	.word	0x0000069e
     c8c:	b2540001 	.word	0xb2540001
     c90:	c4000006 	.word	0xc4000006
     c94:	01000006 	.word	0x01000006
     c98:	06c45400 	.word	0x06c45400
     c9c:	06ce0000 	.word	0x06ce0000
     ca0:	00010000 	.word	0x00010000
     ca4:	00077e51 	.word	0x00077e51
     ca8:	0009c000 	.word	0x0009c000
     cac:	54000100 	.word	0x54000100
	...
     cb8:	00000346 	.word	0x00000346
     cbc:	000006f2 	.word	0x000006f2
     cc0:	f2570001 	.word	0xf2570001
     cc4:	8a000006 	.word	0x8a000006
     cc8:	01000007 	.word	0x01000007
     ccc:	07945e00 	.word	0x07945e00
     cd0:	079c0000 	.word	0x079c0000
     cd4:	00010000 	.word	0x00010000
     cd8:	0007a05e 	.word	0x0007a05e
     cdc:	00086e00 	.word	0x00086e00
     ce0:	5e000100 	.word	0x5e000100
     ce4:	0000087a 	.word	0x0000087a
     ce8:	00000882 	.word	0x00000882
     cec:	c45e0001 	.word	0xc45e0001
     cf0:	c0000008 	.word	0xc0000008
     cf4:	01000009 	.word	0x01000009
     cf8:	00005700 	.word	0x00005700
     cfc:	00000000 	.word	0x00000000
     d00:	03460000 	.word	0x03460000
     d04:	06e80000 	.word	0x06e80000
     d08:	00020000 	.word	0x00020000
     d0c:	06e87891 	.word	0x06e87891
     d10:	07820000 	.word	0x07820000
     d14:	00020000 	.word	0x00020000
     d18:	0782047d 	.word	0x0782047d
     d1c:	08240000 	.word	0x08240000
     d20:	00020000 	.word	0x00020000
     d24:	08247891 	.word	0x08247891
     d28:	082a0000 	.word	0x082a0000
     d2c:	00020000 	.word	0x00020000
     d30:	082a047d 	.word	0x082a047d
     d34:	09c00000 	.word	0x09c00000
     d38:	00020000 	.word	0x00020000
     d3c:	00007891 	.word	0x00007891
     d40:	00000000 	.word	0x00000000
     d44:	03460000 	.word	0x03460000
     d48:	03be0000 	.word	0x03be0000
     d4c:	00010000 	.word	0x00010000
     d50:	0003c651 	.word	0x0003c651
     d54:	0003d400 	.word	0x0003d400
     d58:	51000100 	.word	0x51000100
     d5c:	00000520 	.word	0x00000520
     d60:	00000574 	.word	0x00000574
     d64:	7e510001 	.word	0x7e510001
     d68:	8c000005 	.word	0x8c000005
     d6c:	01000005 	.word	0x01000005
     d70:	00005100 	.word	0x00005100
     d74:	00000000 	.word	0x00000000
     d78:	03460000 	.word	0x03460000
     d7c:	03b60000 	.word	0x03b60000
     d80:	00010000 	.word	0x00010000
     d84:	00043055 	.word	0x00043055
     d88:	00060600 	.word	0x00060600
     d8c:	55000100 	.word	0x55000100
     d90:	0000061a 	.word	0x0000061a
     d94:	00000630 	.word	0x00000630
     d98:	fa550001 	.word	0xfa550001
     d9c:	ee000006 	.word	0xee000006
     da0:	01000007 	.word	0x01000007
     da4:	07ee5700 	.word	0x07ee5700
     da8:	07fa0000 	.word	0x07fa0000
     dac:	00010000 	.word	0x00010000
     db0:	0007fe52 	.word	0x0007fe52
     db4:	00083800 	.word	0x00083800
     db8:	57000100 	.word	0x57000100
     dbc:	00000838 	.word	0x00000838
     dc0:	00000864 	.word	0x00000864
     dc4:	7a510001 	.word	0x7a510001
     dc8:	7e000008 	.word	0x7e000008
     dcc:	01000008 	.word	0x01000008
     dd0:	09385100 	.word	0x09385100
     dd4:	09c00000 	.word	0x09c00000
     dd8:	00010000 	.word	0x00010000
     ddc:	00000055 	.word	0x00000055
     de0:	00000000 	.word	0x00000000
     de4:	00034600 	.word	0x00034600
     de8:	00035a00 	.word	0x00035a00
     dec:	5c000100 	.word	0x5c000100
     df0:	000004da 	.word	0x000004da
     df4:	00000572 	.word	0x00000572
     df8:	1a5c0001 	.word	0x1a5c0001
     dfc:	4e000006 	.word	0x4e000006
     e00:	01000006 	.word	0x01000006
     e04:	06905c00 	.word	0x06905c00
     e08:	069c0000 	.word	0x069c0000
     e0c:	00010000 	.word	0x00010000
     e10:	0006b25c 	.word	0x0006b25c
     e14:	00072800 	.word	0x00072800
     e18:	5c000100 	.word	0x5c000100
     e1c:	000008c4 	.word	0x000008c4
     e20:	00000908 	.word	0x00000908
     e24:	0a5c0001 	.word	0x0a5c0001
     e28:	1e000009 	.word	0x1e000009
     e2c:	01000009 	.word	0x01000009
     e30:	091e5c00 	.word	0x091e5c00
     e34:	09300000 	.word	0x09300000
     e38:	00010000 	.word	0x00010000
     e3c:	0009365c 	.word	0x0009365c
     e40:	00093c00 	.word	0x00093c00
     e44:	5c000100 	.word	0x5c000100
	...
     e50:	00000528 	.word	0x00000528
     e54:	00000532 	.word	0x00000532
     e58:	3a520001 	.word	0x3a520001
     e5c:	40000005 	.word	0x40000005
     e60:	01000005 	.word	0x01000005
     e64:	05565200 	.word	0x05565200
     e68:	05740000 	.word	0x05740000
     e6c:	00010000 	.word	0x00010000
     e70:	00057e52 	.word	0x00057e52
     e74:	00058600 	.word	0x00058600
     e78:	52000100 	.word	0x52000100
	...
     e84:	00000346 	.word	0x00000346
     e88:	00000354 	.word	0x00000354
     e8c:	a2540001 	.word	0xa2540001
     e90:	04000005 	.word	0x04000005
     e94:	01000006 	.word	0x01000006
     e98:	00005400 	.word	0x00005400
     e9c:	00000000 	.word	0x00000000
     ea0:	03460000 	.word	0x03460000
     ea4:	035c0000 	.word	0x035c0000
     ea8:	00010000 	.word	0x00010000
     eac:	00036450 	.word	0x00036450
     eb0:	00036e00 	.word	0x00036e00
     eb4:	50000100 	.word	0x50000100
     eb8:	00000646 	.word	0x00000646
     ebc:	0000069c 	.word	0x0000069c
     ec0:	b2500001 	.word	0xb2500001
     ec4:	d6000006 	.word	0xd6000006
     ec8:	01000006 	.word	0x01000006
     ecc:	08c45000 	.word	0x08c45000
     ed0:	08f80000 	.word	0x08f80000
     ed4:	00010000 	.word	0x00010000
     ed8:	00090a50 	.word	0x00090a50
     edc:	00091a00 	.word	0x00091a00
     ee0:	50000100 	.word	0x50000100
     ee4:	0000091e 	.word	0x0000091e
     ee8:	00000920 	.word	0x00000920
     eec:	22500001 	.word	0x22500001
     ef0:	2c000009 	.word	0x2c000009
     ef4:	01000009 	.word	0x01000009
     ef8:	09365000 	.word	0x09365000
     efc:	09380000 	.word	0x09380000
     f00:	00010000 	.word	0x00010000
     f04:	00000050 	.word	0x00000050
     f08:	00000000 	.word	0x00000000
     f0c:	00065a00 	.word	0x00065a00
     f10:	00067c00 	.word	0x00067c00
     f14:	52000100 	.word	0x52000100
	...
     f20:	00000782 	.word	0x00000782
     f24:	0000078a 	.word	0x0000078a
     f28:	94510001 	.word	0x94510001
     f2c:	9c000007 	.word	0x9c000007
     f30:	01000007 	.word	0x01000007
     f34:	07a05100 	.word	0x07a05100
     f38:	07a40000 	.word	0x07a40000
     f3c:	00010000 	.word	0x00010000
     f40:	0007c851 	.word	0x0007c851
     f44:	0007d400 	.word	0x0007d400
     f48:	52000100 	.word	0x52000100
     f4c:	000007d4 	.word	0x000007d4
     f50:	00000802 	.word	0x00000802
     f54:	0a510001 	.word	0x0a510001
     f58:	1c000008 	.word	0x1c000008
     f5c:	01000008 	.word	0x01000008
     f60:	08205300 	.word	0x08205300
     f64:	08300000 	.word	0x08300000
     f68:	00010000 	.word	0x00010000
     f6c:	00000051 	.word	0x00000051
     f70:	00000000 	.word	0x00000000
     f74:	0007c600 	.word	0x0007c600
     f78:	0007d400 	.word	0x0007d400
     f7c:	51000100 	.word	0x51000100
	...
     f8c:	00000002 	.word	0x00000002
     f90:	025d0001 	.word	0x025d0001
     f94:	30000000 	.word	0x30000000
     f98:	02000000 	.word	0x02000000
     f9c:	00087d00 	.word	0x00087d00
	...
     fa8:	02000000 	.word	0x02000000
     fac:	01000000 	.word	0x01000000
     fb0:	00025d00 	.word	0x00025d00
     fb4:	00340000 	.word	0x00340000
     fb8:	00020000 	.word	0x00020000
     fbc:	0000107d 	.word	0x0000107d
     fc0:	00000000 	.word	0x00000000
     fc4:	00340000 	.word	0x00340000
     fc8:	00360000 	.word	0x00360000
     fcc:	00010000 	.word	0x00010000
     fd0:	0000365d 	.word	0x0000365d
     fd4:	00003a00 	.word	0x00003a00
     fd8:	7d000200 	.word	0x7d000200
     fdc:	00003a04 	.word	0x00003a04
     fe0:	0000c800 	.word	0x0000c800
     fe4:	7d000200 	.word	0x7d000200
     fe8:	00000008 	.word	0x00000008
     fec:	00000000 	.word	0x00000000
     ff0:	00003400 	.word	0x00003400
     ff4:	00004000 	.word	0x00004000
     ff8:	50000100 	.word	0x50000100
     ffc:	00000050 	.word	0x00000050
    1000:	00000058 	.word	0x00000058
    1004:	68500001 	.word	0x68500001
    1008:	70000000 	.word	0x70000000
    100c:	01000000 	.word	0x01000000
    1010:	007c5000 	.word	0x007c5000
    1014:	00840000 	.word	0x00840000
    1018:	00010000 	.word	0x00010000
    101c:	00009250 	.word	0x00009250
    1020:	00009a00 	.word	0x00009a00
    1024:	50000100 	.word	0x50000100
    1028:	000000a8 	.word	0x000000a8
    102c:	000000ae 	.word	0x000000ae
    1030:	b0500001 	.word	0xb0500001
    1034:	b2000000 	.word	0xb2000000
    1038:	01000000 	.word	0x01000000
    103c:	00005000 	.word	0x00005000
    1040:	00000000 	.word	0x00000000
    1044:	00c80000 	.word	0x00c80000
    1048:	00ce0000 	.word	0x00ce0000
    104c:	00010000 	.word	0x00010000
    1050:	0000ce5d 	.word	0x0000ce5d
    1054:	00012400 	.word	0x00012400
    1058:	7d000200 	.word	0x7d000200
    105c:	00000008 	.word	0x00000008
    1060:	00000000 	.word	0x00000000
    1064:	0000c800 	.word	0x0000c800
    1068:	0000cc00 	.word	0x0000cc00
    106c:	50000100 	.word	0x50000100
    1070:	000000d0 	.word	0x000000d0
    1074:	000000d4 	.word	0x000000d4
    1078:	dc500001 	.word	0xdc500001
    107c:	de000000 	.word	0xde000000
    1080:	01000000 	.word	0x01000000
    1084:	00005000 	.word	0x00005000
    1088:	00000000 	.word	0x00000000
    108c:	01240000 	.word	0x01240000
    1090:	01280000 	.word	0x01280000
    1094:	00010000 	.word	0x00010000
    1098:	0001285d 	.word	0x0001285d
    109c:	0001f400 	.word	0x0001f400
    10a0:	7d000200 	.word	0x7d000200
    10a4:	00000008 	.word	0x00000008
    10a8:	00000000 	.word	0x00000000
    10ac:	00012400 	.word	0x00012400
    10b0:	00013000 	.word	0x00013000
    10b4:	50000100 	.word	0x50000100
    10b8:	00000130 	.word	0x00000130
    10bc:	000001f4 	.word	0x000001f4
    10c0:	00540001 	.word	0x00540001
    10c4:	00000000 	.word	0x00000000
    10c8:	24000000 	.word	0x24000000
    10cc:	38000001 	.word	0x38000001
    10d0:	01000001 	.word	0x01000001
    10d4:	013c5100 	.word	0x013c5100
    10d8:	01480000 	.word	0x01480000
    10dc:	00010000 	.word	0x00010000
    10e0:	00014c51 	.word	0x00014c51
    10e4:	00015600 	.word	0x00015600
    10e8:	51000100 	.word	0x51000100
    10ec:	0000015a 	.word	0x0000015a
    10f0:	00000166 	.word	0x00000166
    10f4:	6a510001 	.word	0x6a510001
    10f8:	76000001 	.word	0x76000001
    10fc:	01000001 	.word	0x01000001
    1100:	017a5100 	.word	0x017a5100
    1104:	01860000 	.word	0x01860000
    1108:	00010000 	.word	0x00010000
    110c:	00018c51 	.word	0x00018c51
    1110:	00019400 	.word	0x00019400
    1114:	51000100 	.word	0x51000100
    1118:	00000198 	.word	0x00000198
    111c:	000001a4 	.word	0x000001a4
    1120:	a8510001 	.word	0xa8510001
    1124:	b2000001 	.word	0xb2000001
    1128:	01000001 	.word	0x01000001
    112c:	01b65100 	.word	0x01b65100
    1130:	01c20000 	.word	0x01c20000
    1134:	00010000 	.word	0x00010000
    1138:	0001c651 	.word	0x0001c651
    113c:	0001d200 	.word	0x0001d200
    1140:	51000100 	.word	0x51000100
    1144:	000001d6 	.word	0x000001d6
    1148:	000001e2 	.word	0x000001e2
    114c:	e6510001 	.word	0xe6510001
    1150:	f4000001 	.word	0xf4000001
    1154:	01000001 	.word	0x01000001
    1158:	00005100 	.word	0x00005100
	...
    1164:	00140000 	.word	0x00140000
    1168:	00010000 	.word	0x00010000
    116c:	00001650 	.word	0x00001650
    1170:	00001a00 	.word	0x00001a00
    1174:	50000100 	.word	0x50000100
	...
    1180:	00000028 	.word	0x00000028
    1184:	0000002a 	.word	0x0000002a
    1188:	2a5d0001 	.word	0x2a5d0001
    118c:	30000000 	.word	0x30000000
    1190:	02000000 	.word	0x02000000
    1194:	30107d00 	.word	0x30107d00
    1198:	ae000000 	.word	0xae000000
    119c:	02000000 	.word	0x02000000
    11a0:	00187d00 	.word	0x00187d00
    11a4:	00000000 	.word	0x00000000
    11a8:	b0000000 	.word	0xb0000000
    11ac:	b2000000 	.word	0xb2000000
    11b0:	01000000 	.word	0x01000000
    11b4:	00b25d00 	.word	0x00b25d00
    11b8:	00b40000 	.word	0x00b40000
    11bc:	00020000 	.word	0x00020000
    11c0:	00b4147d 	.word	0x00b4147d
    11c4:	02400000 	.word	0x02400000
    11c8:	00020000 	.word	0x00020000
    11cc:	0000207d 	.word	0x0000207d
    11d0:	00000000 	.word	0x00000000
    11d4:	02400000 	.word	0x02400000
    11d8:	02420000 	.word	0x02420000
    11dc:	00010000 	.word	0x00010000
    11e0:	0002425d 	.word	0x0002425d
    11e4:	00024600 	.word	0x00024600
    11e8:	7d000200 	.word	0x7d000200
    11ec:	00024608 	.word	0x00024608
    11f0:	0002c000 	.word	0x0002c000
    11f4:	7d000200 	.word	0x7d000200
    11f8:	00000020 	.word	0x00000020
    11fc:	00000000 	.word	0x00000000
    1200:	0002c000 	.word	0x0002c000
    1204:	0002c200 	.word	0x0002c200
    1208:	5d000100 	.word	0x5d000100
    120c:	000002c2 	.word	0x000002c2
    1210:	000002c4 	.word	0x000002c4
    1214:	087d0002 	.word	0x087d0002
    1218:	000002c4 	.word	0x000002c4
    121c:	000003ac 	.word	0x000003ac
    1220:	207d0002 	.word	0x207d0002
	...
    122c:	000003ac 	.word	0x000003ac
    1230:	000003ae 	.word	0x000003ae
    1234:	ae5d0001 	.word	0xae5d0001
    1238:	b0000003 	.word	0xb0000003
    123c:	02000003 	.word	0x02000003
    1240:	b0107d00 	.word	0xb0107d00
    1244:	6c000003 	.word	0x6c000003
    1248:	02000004 	.word	0x02000004
    124c:	00207d00 	.word	0x00207d00
    1250:	00000000 	.word	0x00000000
    1254:	ac000000 	.word	0xac000000
    1258:	b4000003 	.word	0xb4000003
    125c:	01000003 	.word	0x01000003
    1260:	03b45000 	.word	0x03b45000
    1264:	046c0000 	.word	0x046c0000
    1268:	00010000 	.word	0x00010000
    126c:	00000054 	.word	0x00000054
    1270:	00000000 	.word	0x00000000
    1274:	0003ac00 	.word	0x0003ac00
    1278:	0003ba00 	.word	0x0003ba00
    127c:	51000100 	.word	0x51000100
    1280:	000003ba 	.word	0x000003ba
    1284:	0000046c 	.word	0x0000046c
    1288:	00550001 	.word	0x00550001
    128c:	00000000 	.word	0x00000000
    1290:	6c000000 	.word	0x6c000000
    1294:	6e000004 	.word	0x6e000004
    1298:	01000004 	.word	0x01000004
    129c:	046e5d00 	.word	0x046e5d00
    12a0:	04700000 	.word	0x04700000
    12a4:	00020000 	.word	0x00020000
    12a8:	0470047d 	.word	0x0470047d
    12ac:	04f00000 	.word	0x04f00000
    12b0:	00020000 	.word	0x00020000
    12b4:	0000087d 	.word	0x0000087d
    12b8:	00000000 	.word	0x00000000
    12bc:	04f00000 	.word	0x04f00000
    12c0:	04f20000 	.word	0x04f20000
    12c4:	00010000 	.word	0x00010000
    12c8:	0004f25d 	.word	0x0004f25d
    12cc:	0004f800 	.word	0x0004f800
    12d0:	7d000200 	.word	0x7d000200
    12d4:	0004f804 	.word	0x0004f804
    12d8:	00050600 	.word	0x00050600
    12dc:	7d000200 	.word	0x7d000200
    12e0:	00000008 	.word	0x00000008
    12e4:	00000000 	.word	0x00000000
    12e8:	00050800 	.word	0x00050800
    12ec:	00050a00 	.word	0x00050a00
    12f0:	5d000100 	.word	0x5d000100
    12f4:	0000050a 	.word	0x0000050a
    12f8:	0000050c 	.word	0x0000050c
    12fc:	107d0002 	.word	0x107d0002
    1300:	0000050c 	.word	0x0000050c
    1304:	00000598 	.word	0x00000598
    1308:	307d0002 	.word	0x307d0002
	...
    1314:	00000598 	.word	0x00000598
    1318:	0000059a 	.word	0x0000059a
    131c:	9a5d0001 	.word	0x9a5d0001
    1320:	9c000005 	.word	0x9c000005
    1324:	02000005 	.word	0x02000005
    1328:	9c107d00 	.word	0x9c107d00
    132c:	38000005 	.word	0x38000005
    1330:	02000006 	.word	0x02000006
    1334:	00307d00 	.word	0x00307d00
    1338:	00000000 	.word	0x00000000
    133c:	38000000 	.word	0x38000000
    1340:	3a000006 	.word	0x3a000006
    1344:	01000006 	.word	0x01000006
    1348:	063a5d00 	.word	0x063a5d00
    134c:	06c00000 	.word	0x06c00000
    1350:	00020000 	.word	0x00020000
    1354:	0000087d 	.word	0x0000087d
	...
    1364:	00010000 	.word	0x00010000
    1368:	00000050 	.word	0x00000050
    136c:	00000000 	.word	0x00000000
    1370:	00000c00 	.word	0x00000c00
    1374:	00001e00 	.word	0x00001e00
    1378:	53000100 	.word	0x53000100
	...
    1384:	00000044 	.word	0x00000044
    1388:	00000046 	.word	0x00000046
    138c:	00500001 	.word	0x00500001
    1390:	00000000 	.word	0x00000000
    1394:	54000000 	.word	0x54000000
    1398:	56000000 	.word	0x56000000
    139c:	01000000 	.word	0x01000000
    13a0:	00565d00 	.word	0x00565d00
    13a4:	00580000 	.word	0x00580000
    13a8:	00020000 	.word	0x00020000
    13ac:	0058047d 	.word	0x0058047d
    13b0:	00780000 	.word	0x00780000
    13b4:	00020000 	.word	0x00020000
    13b8:	0000107d 	.word	0x0000107d
    13bc:	00000000 	.word	0x00000000
    13c0:	00780000 	.word	0x00780000
    13c4:	007a0000 	.word	0x007a0000
    13c8:	00010000 	.word	0x00010000
    13cc:	00007a5d 	.word	0x00007a5d
    13d0:	00008a00 	.word	0x00008a00
    13d4:	7d000200 	.word	0x7d000200
    13d8:	00008a14 	.word	0x00008a14
    13dc:	00008e00 	.word	0x00008e00
    13e0:	7d000300 	.word	0x7d000300
    13e4:	008e0894 	.word	0x008e0894
    13e8:	012c0000 	.word	0x012c0000
    13ec:	00030000 	.word	0x00030000
    13f0:	0008a07d 	.word	0x0008a07d
    13f4:	00000000 	.word	0x00000000
    13f8:	78000000 	.word	0x78000000
    13fc:	be000000 	.word	0xbe000000
    1400:	01000000 	.word	0x01000000
    1404:	01165000 	.word	0x01165000
    1408:	012c0000 	.word	0x012c0000
    140c:	00010000 	.word	0x00010000
    1410:	00000050 	.word	0x00000050
    1414:	00000000 	.word	0x00000000
    1418:	00007800 	.word	0x00007800
    141c:	00009200 	.word	0x00009200
    1420:	51000100 	.word	0x51000100
    1424:	00000092 	.word	0x00000092
    1428:	000000e6 	.word	0x000000e6
    142c:	12550001 	.word	0x12550001
    1430:	2c000001 	.word	0x2c000001
    1434:	01000001 	.word	0x01000001
    1438:	00005500 	.word	0x00005500
    143c:	00000000 	.word	0x00000000
    1440:	00dc0000 	.word	0x00dc0000
    1444:	00de0000 	.word	0x00de0000
    1448:	00030000 	.word	0x00030000
    144c:	f008877d 	.word	0xf008877d
    1450:	2c000000 	.word	0x2c000000
    1454:	03000001 	.word	0x03000001
    1458:	08877d00 	.word	0x08877d00
	...
    1464:	0000012c 	.word	0x0000012c
    1468:	0000012e 	.word	0x0000012e
    146c:	2e5d0001 	.word	0x2e5d0001
    1470:	32000001 	.word	0x32000001
    1474:	02000001 	.word	0x02000001
    1478:	32047d00 	.word	0x32047d00
    147c:	48000001 	.word	0x48000001
    1480:	02000001 	.word	0x02000001
    1484:	00087d00 	.word	0x00087d00
    1488:	00000000 	.word	0x00000000
    148c:	48000000 	.word	0x48000000
    1490:	4a000001 	.word	0x4a000001
    1494:	01000001 	.word	0x01000001
    1498:	014a5d00 	.word	0x014a5d00
    149c:	014e0000 	.word	0x014e0000
    14a0:	00020000 	.word	0x00020000
    14a4:	014e047d 	.word	0x014e047d
    14a8:	017c0000 	.word	0x017c0000
    14ac:	00020000 	.word	0x00020000
    14b0:	0000087d 	.word	0x0000087d
    14b4:	00000000 	.word	0x00000000
    14b8:	01480000 	.word	0x01480000
    14bc:	01540000 	.word	0x01540000
    14c0:	00010000 	.word	0x00010000
    14c4:	00016850 	.word	0x00016850
    14c8:	00016a00 	.word	0x00016a00
    14cc:	50000100 	.word	0x50000100
	...
    14d8:	0000017c 	.word	0x0000017c
    14dc:	0000017e 	.word	0x0000017e
    14e0:	7e5d0001 	.word	0x7e5d0001
    14e4:	a8000001 	.word	0xa8000001
    14e8:	02000001 	.word	0x02000001
    14ec:	00087d00 	.word	0x00087d00
    14f0:	00000000 	.word	0x00000000
    14f4:	7c000000 	.word	0x7c000000
    14f8:	82000001 	.word	0x82000001
    14fc:	01000001 	.word	0x01000001
    1500:	01825000 	.word	0x01825000
    1504:	01a80000 	.word	0x01a80000
    1508:	00010000 	.word	0x00010000
    150c:	00000054 	.word	0x00000054
    1510:	00000000 	.word	0x00000000
    1514:	0001a800 	.word	0x0001a800
    1518:	0001ac00 	.word	0x0001ac00
    151c:	5d000100 	.word	0x5d000100
    1520:	000001ac 	.word	0x000001ac
    1524:	00000206 	.word	0x00000206
    1528:	087d0002 	.word	0x087d0002
	...
    1534:	000001b6 	.word	0x000001b6
    1538:	000001b8 	.word	0x000001b8
    153c:	c4540001 	.word	0xc4540001
    1540:	c6000001 	.word	0xc6000001
    1544:	01000001 	.word	0x01000001
    1548:	01d25400 	.word	0x01d25400
    154c:	01d40000 	.word	0x01d40000
    1550:	00010000 	.word	0x00010000
    1554:	0001e054 	.word	0x0001e054
    1558:	0001e200 	.word	0x0001e200
    155c:	54000100 	.word	0x54000100
    1560:	000001ee 	.word	0x000001ee
    1564:	000001f0 	.word	0x000001f0
    1568:	fe540001 	.word	0xfe540001
    156c:	06000001 	.word	0x06000001
    1570:	01000002 	.word	0x01000002
    1574:	00005400 	.word	0x00005400
	...
    1580:	00060000 	.word	0x00060000
    1584:	00010000 	.word	0x00010000
    1588:	00000050 	.word	0x00000050
    158c:	00000000 	.word	0x00000000
    1590:	00001000 	.word	0x00001000
    1594:	00001200 	.word	0x00001200
    1598:	5d000100 	.word	0x5d000100
    159c:	00000012 	.word	0x00000012
    15a0:	000000a4 	.word	0x000000a4
    15a4:	107d0002 	.word	0x107d0002
	...
    15b0:	00000020 	.word	0x00000020
    15b4:	00000026 	.word	0x00000026
    15b8:	28500001 	.word	0x28500001
    15bc:	36000000 	.word	0x36000000
    15c0:	01000000 	.word	0x01000000
    15c4:	00005000 	.word	0x00005000
    15c8:	00000000 	.word	0x00000000
    15cc:	00400000 	.word	0x00400000
    15d0:	00460000 	.word	0x00460000
    15d4:	00010000 	.word	0x00010000
    15d8:	00004850 	.word	0x00004850
    15dc:	00006000 	.word	0x00006000
    15e0:	50000100 	.word	0x50000100
	...
    15ec:	0000006c 	.word	0x0000006c
    15f0:	0000006e 	.word	0x0000006e
    15f4:	6e5d0001 	.word	0x6e5d0001
    15f8:	72000000 	.word	0x72000000
    15fc:	02000000 	.word	0x02000000
    1600:	72047d00 	.word	0x72047d00
    1604:	a8000000 	.word	0xa8000000
    1608:	02000000 	.word	0x02000000
    160c:	00087d00 	.word	0x00087d00
    1610:	00000000 	.word	0x00000000
    1614:	a8000000 	.word	0xa8000000
    1618:	aa000000 	.word	0xaa000000
    161c:	01000000 	.word	0x01000000
    1620:	00aa5d00 	.word	0x00aa5d00
    1624:	01a40000 	.word	0x01a40000
    1628:	00020000 	.word	0x00020000
    162c:	0000087d 	.word	0x0000087d
    1630:	00000000 	.word	0x00000000
    1634:	01a40000 	.word	0x01a40000
    1638:	01a60000 	.word	0x01a60000
    163c:	00010000 	.word	0x00010000
    1640:	0001a65d 	.word	0x0001a65d
    1644:	0002b800 	.word	0x0002b800
    1648:	7d000200 	.word	0x7d000200
    164c:	00000010 	.word	0x00000010
    1650:	00000000 	.word	0x00000000
    1654:	0002b800 	.word	0x0002b800
    1658:	0002ba00 	.word	0x0002ba00
    165c:	5d000100 	.word	0x5d000100
    1660:	000002ba 	.word	0x000002ba
    1664:	00000350 	.word	0x00000350
    1668:	087d0002 	.word	0x087d0002
	...
    1674:	000002b8 	.word	0x000002b8
    1678:	000002c2 	.word	0x000002c2
    167c:	fa500001 	.word	0xfa500001
    1680:	02000002 	.word	0x02000002
    1684:	01000003 	.word	0x01000003
    1688:	031c5000 	.word	0x031c5000
    168c:	03240000 	.word	0x03240000
    1690:	00010000 	.word	0x00010000
    1694:	00033c50 	.word	0x00033c50
    1698:	00035000 	.word	0x00035000
    169c:	50000100 	.word	0x50000100
	...
    16a8:	000002b8 	.word	0x000002b8
    16ac:	000002be 	.word	0x000002be
    16b0:	be510001 	.word	0xbe510001
    16b4:	d6000002 	.word	0xd6000002
    16b8:	01000002 	.word	0x01000002
    16bc:	02d65400 	.word	0x02d65400
    16c0:	02dc0000 	.word	0x02dc0000
    16c4:	00010000 	.word	0x00010000
    16c8:	0002fa51 	.word	0x0002fa51
    16cc:	00030800 	.word	0x00030800
    16d0:	54000100 	.word	0x54000100
    16d4:	00000308 	.word	0x00000308
    16d8:	0000030e 	.word	0x0000030e
    16dc:	1c510001 	.word	0x1c510001
    16e0:	2a000003 	.word	0x2a000003
    16e4:	01000003 	.word	0x01000003
    16e8:	032a5400 	.word	0x032a5400
    16ec:	03300000 	.word	0x03300000
    16f0:	00010000 	.word	0x00010000
    16f4:	00033c51 	.word	0x00033c51
    16f8:	00035000 	.word	0x00035000
    16fc:	54000100 	.word	0x54000100
	...
    1708:	00000082 	.word	0x00000082
    170c:	00000084 	.word	0x00000084
    1710:	8c510001 	.word	0x8c510001
    1714:	cc000000 	.word	0xcc000000
    1718:	01000000 	.word	0x01000000
    171c:	00005100 	.word	0x00005100
    1720:	00000000 	.word	0x00000000
    1724:	01340000 	.word	0x01340000
    1728:	01360000 	.word	0x01360000
    172c:	00010000 	.word	0x00010000
    1730:	0001365d 	.word	0x0001365d
    1734:	00014000 	.word	0x00014000
    1738:	7d000200 	.word	0x7d000200
    173c:	0001400c 	.word	0x0001400c
    1740:	00015800 	.word	0x00015800
    1744:	7d000200 	.word	0x7d000200
    1748:	00000010 	.word	0x00000010
    174c:	00000000 	.word	0x00000000
    1750:	00013400 	.word	0x00013400
    1754:	00013e00 	.word	0x00013e00
    1758:	50000100 	.word	0x50000100
    175c:	0000013e 	.word	0x0000013e
    1760:	00000146 	.word	0x00000146
    1764:	00510001 	.word	0x00510001
    1768:	00000000 	.word	0x00000000
    176c:	58000000 	.word	0x58000000
    1770:	5c000001 	.word	0x5c000001
    1774:	01000001 	.word	0x01000001
    1778:	015c5d00 	.word	0x015c5d00
    177c:	02dc0000 	.word	0x02dc0000
    1780:	00020000 	.word	0x00020000
    1784:	0000107d 	.word	0x0000107d
    1788:	00000000 	.word	0x00000000
    178c:	02dc0000 	.word	0x02dc0000
    1790:	02de0000 	.word	0x02de0000
    1794:	00010000 	.word	0x00010000
    1798:	0002de5d 	.word	0x0002de5d
    179c:	0002ea00 	.word	0x0002ea00
    17a0:	7d000200 	.word	0x7d000200
    17a4:	0002ea04 	.word	0x0002ea04
    17a8:	00030000 	.word	0x00030000
    17ac:	7d000200 	.word	0x7d000200
    17b0:	00000008 	.word	0x00000008
	...
    17bc:	00000800 	.word	0x00000800
    17c0:	50000100 	.word	0x50000100
	...
    17cc:	00000028 	.word	0x00000028
    17d0:	0000002a 	.word	0x0000002a
    17d4:	2a5d0001 	.word	0x2a5d0001
    17d8:	24000000 	.word	0x24000000
    17dc:	02000002 	.word	0x02000002
    17e0:	00107d00 	.word	0x00107d00
    17e4:	00000000 	.word	0x00000000
    17e8:	a8000000 	.word	0xa8000000
    17ec:	be000000 	.word	0xbe000000
    17f0:	01000000 	.word	0x01000000
    17f4:	00ea5200 	.word	0x00ea5200
    17f8:	01000000 	.word	0x01000000
    17fc:	00010000 	.word	0x00010000
    1800:	00012a52 	.word	0x00012a52
    1804:	00014000 	.word	0x00014000
    1808:	52000100 	.word	0x52000100
    180c:	0000015a 	.word	0x0000015a
    1810:	00000170 	.word	0x00000170
    1814:	8a520001 	.word	0x8a520001
    1818:	a0000001 	.word	0xa0000001
    181c:	01000001 	.word	0x01000001
    1820:	01b65200 	.word	0x01b65200
    1824:	01d00000 	.word	0x01d00000
    1828:	00010000 	.word	0x00010000
    182c:	00000053 	.word	0x00000053
    1830:	00000000 	.word	0x00000000
    1834:	0002b400 	.word	0x0002b400
    1838:	0002b600 	.word	0x0002b600
    183c:	5d000100 	.word	0x5d000100
    1840:	000002b6 	.word	0x000002b6
    1844:	000003c0 	.word	0x000003c0
    1848:	107d0002 	.word	0x107d0002
	...
    1854:	000003c0 	.word	0x000003c0
    1858:	000003c2 	.word	0x000003c2
    185c:	c25d0001 	.word	0xc25d0001
    1860:	f0000003 	.word	0xf0000003
    1864:	02000004 	.word	0x02000004
    1868:	00087d00 	.word	0x00087d00
    186c:	00000000 	.word	0x00000000
    1870:	f0000000 	.word	0xf0000000
    1874:	f2000004 	.word	0xf2000004
    1878:	01000004 	.word	0x01000004
    187c:	04f25d00 	.word	0x04f25d00
    1880:	06200000 	.word	0x06200000
    1884:	00020000 	.word	0x00020000
    1888:	0000087d 	.word	0x0000087d
    188c:	00000000 	.word	0x00000000
    1890:	00020000 	.word	0x00020000
    1894:	00080000 	.word	0x00080000
    1898:	00010000 	.word	0x00010000
    189c:	00001453 	.word	0x00001453
    18a0:	00001800 	.word	0x00001800
    18a4:	53000100 	.word	0x53000100
    18a8:	0000001e 	.word	0x0000001e
    18ac:	0000002e 	.word	0x0000002e
    18b0:	2e5c0001 	.word	0x2e5c0001
    18b4:	48000000 	.word	0x48000000
    18b8:	01000000 	.word	0x01000000
    18bc:	00005200 	.word	0x00005200
    18c0:	00000000 	.word	0x00000000
    18c4:	00840000 	.word	0x00840000
    18c8:	00860000 	.word	0x00860000
    18cc:	00010000 	.word	0x00010000
    18d0:	00000051 	.word	0x00000051
    18d4:	00000000 	.word	0x00000000
    18d8:	0000a800 	.word	0x0000a800
    18dc:	0000aa00 	.word	0x0000aa00
    18e0:	50000100 	.word	0x50000100
	...
    18ec:	000000c0 	.word	0x000000c0
    18f0:	000000c2 	.word	0x000000c2
    18f4:	00500001 	.word	0x00500001
    18f8:	00000000 	.word	0x00000000
    18fc:	e0000000 	.word	0xe0000000
    1900:	e2000000 	.word	0xe2000000
    1904:	01000000 	.word	0x01000000
    1908:	00005000 	.word	0x00005000
    190c:	00000000 	.word	0x00000000
    1910:	00ec0000 	.word	0x00ec0000
    1914:	00f00000 	.word	0x00f00000
    1918:	00010000 	.word	0x00010000
    191c:	00000051 	.word	0x00000051
    1920:	00000000 	.word	0x00000000
    1924:	00011000 	.word	0x00011000
    1928:	00011400 	.word	0x00011400
    192c:	5d000100 	.word	0x5d000100
    1930:	00000114 	.word	0x00000114
    1934:	000001a6 	.word	0x000001a6
    1938:	0c7d0002 	.word	0x0c7d0002
	...
    1944:	00000110 	.word	0x00000110
    1948:	0000012e 	.word	0x0000012e
    194c:	2e510001 	.word	0x2e510001
    1950:	38000001 	.word	0x38000001
    1954:	01000001 	.word	0x01000001
    1958:	01385400 	.word	0x01385400
    195c:	01440000 	.word	0x01440000
    1960:	00010000 	.word	0x00010000
    1964:	00014451 	.word	0x00014451
    1968:	0001a600 	.word	0x0001a600
    196c:	54000100 	.word	0x54000100
	...
    1978:	00000110 	.word	0x00000110
    197c:	0000011e 	.word	0x0000011e
    1980:	1e520001 	.word	0x1e520001
    1984:	a6000001 	.word	0xa6000001
    1988:	01000001 	.word	0x01000001
    198c:	00005c00 	.word	0x00005c00
    1990:	00000000 	.word	0x00000000
    1994:	01100000 	.word	0x01100000
    1998:	01200000 	.word	0x01200000
    199c:	00010000 	.word	0x00010000
    19a0:	00012053 	.word	0x00012053
    19a4:	0001a600 	.word	0x0001a600
    19a8:	55000100 	.word	0x55000100
	...
    19b4:	0000012e 	.word	0x0000012e
    19b8:	00000138 	.word	0x00000138
    19bc:	44510001 	.word	0x44510001
    19c0:	a6000001 	.word	0xa6000001
    19c4:	01000001 	.word	0x01000001
    19c8:	00005100 	.word	0x00005100
    19cc:	00000000 	.word	0x00000000
    19d0:	01bc0000 	.word	0x01bc0000
    19d4:	01be0000 	.word	0x01be0000
    19d8:	00010000 	.word	0x00010000
    19dc:	00000050 	.word	0x00000050
    19e0:	00000000 	.word	0x00000000
    19e4:	0001f800 	.word	0x0001f800
    19e8:	00020000 	.word	0x00020000
    19ec:	51000100 	.word	0x51000100
	...
    19f8:	000001fa 	.word	0x000001fa
    19fc:	00000200 	.word	0x00000200
    1a00:	00530001 	.word	0x00530001
    1a04:	04000002 	.word	0x04000002
    1a08:	01000002 	.word	0x01000002
    1a0c:	00005100 	.word	0x00005100
    1a10:	00000000 	.word	0x00000000
    1a14:	022c0000 	.word	0x022c0000
    1a18:	022e0000 	.word	0x022e0000
    1a1c:	00010000 	.word	0x00010000
    1a20:	00000050 	.word	0x00000050
    1a24:	00000000 	.word	0x00000000
    1a28:	00023800 	.word	0x00023800
    1a2c:	00023c00 	.word	0x00023c00
    1a30:	5d000100 	.word	0x5d000100
    1a34:	0000023c 	.word	0x0000023c
    1a38:	0000029a 	.word	0x0000029a
    1a3c:	0c7d0002 	.word	0x0c7d0002
	...
    1a48:	00000238 	.word	0x00000238
    1a4c:	00000256 	.word	0x00000256
    1a50:	56510001 	.word	0x56510001
    1a54:	60000002 	.word	0x60000002
    1a58:	01000002 	.word	0x01000002
    1a5c:	02605c00 	.word	0x02605c00
    1a60:	026c0000 	.word	0x026c0000
    1a64:	00010000 	.word	0x00010000
    1a68:	00026c51 	.word	0x00026c51
    1a6c:	00029a00 	.word	0x00029a00
    1a70:	5c000100 	.word	0x5c000100
	...
    1a7c:	00000238 	.word	0x00000238
    1a80:	00000246 	.word	0x00000246
    1a84:	46520001 	.word	0x46520001
    1a88:	9a000002 	.word	0x9a000002
    1a8c:	01000002 	.word	0x01000002
    1a90:	00005500 	.word	0x00005500
    1a94:	00000000 	.word	0x00000000
    1a98:	02380000 	.word	0x02380000
    1a9c:	02480000 	.word	0x02480000
    1aa0:	00010000 	.word	0x00010000
    1aa4:	00024853 	.word	0x00024853
    1aa8:	00029a00 	.word	0x00029a00
    1aac:	54000100 	.word	0x54000100
	...
    1ab8:	00000256 	.word	0x00000256
    1abc:	00000260 	.word	0x00000260
    1ac0:	6c510001 	.word	0x6c510001
    1ac4:	76000002 	.word	0x76000002
    1ac8:	01000002 	.word	0x01000002
    1acc:	02765100 	.word	0x02765100
    1ad0:	029a0000 	.word	0x029a0000
    1ad4:	00010000 	.word	0x00010000
    1ad8:	00000053 	.word	0x00000053
    1adc:	00000000 	.word	0x00000000
    1ae0:	00029c00 	.word	0x00029c00
    1ae4:	0002a000 	.word	0x0002a000
    1ae8:	51000100 	.word	0x51000100
	...
    1af4:	000002ac 	.word	0x000002ac
    1af8:	000002ae 	.word	0x000002ae
    1afc:	ae5d0001 	.word	0xae5d0001
    1b00:	b4000002 	.word	0xb4000002
    1b04:	02000002 	.word	0x02000002
    1b08:	00087d00 	.word	0x00087d00
    1b0c:	00000000 	.word	0x00000000
    1b10:	ac000000 	.word	0xac000000
    1b14:	b0000002 	.word	0xb0000002
    1b18:	01000002 	.word	0x01000002
    1b1c:	00005000 	.word	0x00005000
    1b20:	00000000 	.word	0x00000000
    1b24:	02b40000 	.word	0x02b40000
    1b28:	02b60000 	.word	0x02b60000
    1b2c:	00010000 	.word	0x00010000
    1b30:	0002b65d 	.word	0x0002b65d
    1b34:	0002c200 	.word	0x0002c200
    1b38:	7d000200 	.word	0x7d000200
    1b3c:	00000008 	.word	0x00000008
    1b40:	00000000 	.word	0x00000000
    1b44:	0002b400 	.word	0x0002b400
    1b48:	0002b800 	.word	0x0002b800
    1b4c:	50000100 	.word	0x50000100
	...
    1b58:	000002c4 	.word	0x000002c4
    1b5c:	000002d0 	.word	0x000002d0
    1b60:	00510001 	.word	0x00510001
    1b64:	00000000 	.word	0x00000000
    1b68:	c6000000 	.word	0xc6000000
    1b6c:	d0000002 	.word	0xd0000002
    1b70:	01000002 	.word	0x01000002
    1b74:	02d05300 	.word	0x02d05300
    1b78:	02d40000 	.word	0x02d40000
    1b7c:	00010000 	.word	0x00010000
    1b80:	00000051 	.word	0x00000051
    1b84:	00000000 	.word	0x00000000
    1b88:	0002dc00 	.word	0x0002dc00
    1b8c:	0002e400 	.word	0x0002e400
    1b90:	51000100 	.word	0x51000100
	...
    1b9c:	000002de 	.word	0x000002de
    1ba0:	000002e4 	.word	0x000002e4
    1ba4:	e4530001 	.word	0xe4530001
    1ba8:	e8000002 	.word	0xe8000002
    1bac:	01000002 	.word	0x01000002
    1bb0:	00005100 	.word	0x00005100
    1bb4:	00000000 	.word	0x00000000
    1bb8:	03040000 	.word	0x03040000
    1bbc:	030e0000 	.word	0x030e0000
    1bc0:	00010000 	.word	0x00010000
    1bc4:	00000050 	.word	0x00000050
    1bc8:	00000000 	.word	0x00000000
    1bcc:	00031000 	.word	0x00031000
    1bd0:	00031400 	.word	0x00031400
    1bd4:	51000100 	.word	0x51000100
	...
    1be0:	00000318 	.word	0x00000318
    1be4:	00000324 	.word	0x00000324
    1be8:	26500001 	.word	0x26500001
    1bec:	30000003 	.word	0x30000003
    1bf0:	01000003 	.word	0x01000003
    1bf4:	00005000 	.word	0x00005000
    1bf8:	00000000 	.word	0x00000000
    1bfc:	03180000 	.word	0x03180000
    1c00:	03280000 	.word	0x03280000
    1c04:	00010000 	.word	0x00010000
    1c08:	00032851 	.word	0x00032851
    1c0c:	00033200 	.word	0x00033200
    1c10:	53000100 	.word	0x53000100
	...
    1c1c:	00000324 	.word	0x00000324
    1c20:	00000326 	.word	0x00000326
    1c24:	30500001 	.word	0x30500001
    1c28:	30000003 	.word	0x30000003
    1c2c:	01000003 	.word	0x01000003
    1c30:	00005000 	.word	0x00005000
    1c34:	00000000 	.word	0x00000000
    1c38:	03340000 	.word	0x03340000
    1c3c:	03380000 	.word	0x03380000
    1c40:	00010000 	.word	0x00010000
    1c44:	00000051 	.word	0x00000051
    1c48:	00000000 	.word	0x00000000
    1c4c:	00033c00 	.word	0x00033c00
    1c50:	00033e00 	.word	0x00033e00
    1c54:	5d000100 	.word	0x5d000100
    1c58:	0000033e 	.word	0x0000033e
    1c5c:	00000342 	.word	0x00000342
    1c60:	047d0002 	.word	0x047d0002
    1c64:	00000342 	.word	0x00000342
    1c68:	00000394 	.word	0x00000394
    1c6c:	107d0002 	.word	0x107d0002
	...
    1c78:	0000033c 	.word	0x0000033c
    1c7c:	00000344 	.word	0x00000344
    1c80:	46500001 	.word	0x46500001
    1c84:	94000003 	.word	0x94000003
    1c88:	02000003 	.word	0x02000003
    1c8c:	00047d00 	.word	0x00047d00
    1c90:	00000000 	.word	0x00000000
    1c94:	0000      	.short	0x0000
    1c96:	00          	.byte	0x00
    1c97:	24          	.byte	0x24
    1c98:	32000000 	.word	0x32000000
    1c9c:	01000000 	.word	0x01000000
    1ca0:	00005000 	.word	0x00005000
    1ca4:	00000000 	.word	0x00000000
    1ca8:	002c0000 	.word	0x002c0000
    1cac:	00320000 	.word	0x00320000
    1cb0:	00010000 	.word	0x00010000
    1cb4:	00003253 	.word	0x00003253
    1cb8:	00003c00 	.word	0x00003c00
    1cbc:	50000100 	.word	0x50000100
	...
    1cc8:	00000054 	.word	0x00000054
    1ccc:	00000058 	.word	0x00000058
    1cd0:	00500001 	.word	0x00500001
    1cd4:	00000000 	.word	0x00000000
    1cd8:	60000000 	.word	0x60000000
    1cdc:	64000000 	.word	0x64000000
    1ce0:	01000000 	.word	0x01000000
    1ce4:	00005000 	.word	0x00005000
    1ce8:	00000000 	.word	0x00000000
    1cec:	00b00000 	.word	0x00b00000
    1cf0:	00b20000 	.word	0x00b20000
    1cf4:	00010000 	.word	0x00010000
    1cf8:	0000b25d 	.word	0x0000b25d
    1cfc:	0000b600 	.word	0x0000b600
    1d00:	7d000200 	.word	0x7d000200
    1d04:	0000b604 	.word	0x0000b604
    1d08:	0000c400 	.word	0x0000c400
    1d0c:	7d000200 	.word	0x7d000200
    1d10:	00000008 	.word	0x00000008
	...
    1d1c:	00000e00 	.word	0x00000e00
    1d20:	50000100 	.word	0x50000100
	...
    1d2c:	00000018 	.word	0x00000018
    1d30:	00000026 	.word	0x00000026
    1d34:	00500001 	.word	0x00500001
    1d38:	00000000 	.word	0x00000000
    1d3c:	30000000 	.word	0x30000000
    1d40:	3e000000 	.word	0x3e000000
    1d44:	01000000 	.word	0x01000000
    1d48:	00005000 	.word	0x00005000
    1d4c:	00000000 	.word	0x00000000
    1d50:	00c40000 	.word	0x00c40000
    1d54:	00d00000 	.word	0x00d00000
    1d58:	00010000 	.word	0x00010000
    1d5c:	0000d250 	.word	0x0000d250
    1d60:	0000de00 	.word	0x0000de00
    1d64:	50000100 	.word	0x50000100
	...
    1d70:	000000d0 	.word	0x000000d0
    1d74:	000000d2 	.word	0x000000d2
    1d78:	de500001 	.word	0xde500001
    1d7c:	de000000 	.word	0xde000000
    1d80:	01000000 	.word	0x01000000
    1d84:	00005000 	.word	0x00005000
    1d88:	00000000 	.word	0x00000000
    1d8c:	00fc0000 	.word	0x00fc0000
    1d90:	00fe0000 	.word	0x00fe0000
    1d94:	00010000 	.word	0x00010000
    1d98:	00010850 	.word	0x00010850
    1d9c:	00010a00 	.word	0x00010a00
    1da0:	50000100 	.word	0x50000100
    1da4:	00000116 	.word	0x00000116
    1da8:	00000116 	.word	0x00000116
    1dac:	00500001 	.word	0x00500001
    1db0:	00000000 	.word	0x00000000
    1db4:	1c000000 	.word	0x1c000000
    1db8:	1e000001 	.word	0x1e000001
    1dbc:	01000001 	.word	0x01000001
    1dc0:	011e5d00 	.word	0x011e5d00
    1dc4:	01220000 	.word	0x01220000
    1dc8:	00020000 	.word	0x00020000
    1dcc:	0122087d 	.word	0x0122087d
    1dd0:	01b00000 	.word	0x01b00000
    1dd4:	00020000 	.word	0x00020000
    1dd8:	0000107d 	.word	0x0000107d
    1ddc:	00000000 	.word	0x00000000
    1de0:	011c0000 	.word	0x011c0000
    1de4:	012c0000 	.word	0x012c0000
    1de8:	00010000 	.word	0x00010000
    1dec:	00012c50 	.word	0x00012c50
    1df0:	0001b000 	.word	0x0001b000
    1df4:	51000100 	.word	0x51000100
	...
    1e00:	0000012e 	.word	0x0000012e
    1e04:	00000130 	.word	0x00000130
    1e08:	3a500001 	.word	0x3a500001
    1e0c:	3c000001 	.word	0x3c000001
    1e10:	01000001 	.word	0x01000001
    1e14:	01485000 	.word	0x01485000
    1e18:	01a80000 	.word	0x01a80000
    1e1c:	00010000 	.word	0x00010000
    1e20:	00000050 	.word	0x00000050
    1e24:	00000000 	.word	0x00000000
    1e28:	00014a00 	.word	0x00014a00
    1e2c:	00014c00 	.word	0x00014c00
    1e30:	91000200 	.word	0x91000200
    1e34:	00014c7c 	.word	0x00014c7c
    1e38:	00015200 	.word	0x00015200
    1e3c:	7d000200 	.word	0x7d000200
    1e40:	00015204 	.word	0x00015204
    1e44:	00015800 	.word	0x00015800
    1e48:	91000200 	.word	0x91000200
    1e4c:	0001587c 	.word	0x0001587c
    1e50:	00015e00 	.word	0x00015e00
    1e54:	7d000200 	.word	0x7d000200
    1e58:	00015e04 	.word	0x00015e04
    1e5c:	00018600 	.word	0x00018600
    1e60:	91000200 	.word	0x91000200
    1e64:	00018e7c 	.word	0x00018e7c
    1e68:	0001b000 	.word	0x0001b000
    1e6c:	91000200 	.word	0x91000200
    1e70:	0000007c 	.word	0x0000007c
    1e74:	00000000 	.word	0x00000000
    1e78:	0001b000 	.word	0x0001b000
    1e7c:	0001b200 	.word	0x0001b200
    1e80:	5d000100 	.word	0x5d000100
    1e84:	000001b2 	.word	0x000001b2
    1e88:	000001b8 	.word	0x000001b8
    1e8c:	147d0002 	.word	0x147d0002
    1e90:	000001b8 	.word	0x000001b8
    1e94:	0000020c 	.word	0x0000020c
    1e98:	187d0002 	.word	0x187d0002
	...
    1ea4:	000001b0 	.word	0x000001b0
    1ea8:	000001c4 	.word	0x000001c4
    1eac:	c4500001 	.word	0xc4500001
    1eb0:	0c000001 	.word	0x0c000001
    1eb4:	01000002 	.word	0x01000002
    1eb8:	00005500 	.word	0x00005500
    1ebc:	00000000 	.word	0x00000000
    1ec0:	01b00000 	.word	0x01b00000
    1ec4:	01cc0000 	.word	0x01cc0000
    1ec8:	00010000 	.word	0x00010000
    1ecc:	0001cc51 	.word	0x0001cc51
    1ed0:	00020c00 	.word	0x00020c00
    1ed4:	56000100 	.word	0x56000100
	...
    1ee0:	000001b0 	.word	0x000001b0
    1ee4:	000001cc 	.word	0x000001cc
    1ee8:	cc520001 	.word	0xcc520001
    1eec:	0c000001 	.word	0x0c000001
    1ef0:	01000002 	.word	0x01000002
    1ef4:	00005700 	.word	0x00005700
    1ef8:	00000000 	.word	0x00000000
    1efc:	01ce0000 	.word	0x01ce0000
    1f00:	01ea0000 	.word	0x01ea0000
    1f04:	00010000 	.word	0x00010000
    1f08:	0001f050 	.word	0x0001f050
    1f0c:	0001fc00 	.word	0x0001fc00
    1f10:	50000100 	.word	0x50000100
	...
    1f1c:	0000020c 	.word	0x0000020c
    1f20:	0000020e 	.word	0x0000020e
    1f24:	0e5d0001 	.word	0x0e5d0001
    1f28:	12000002 	.word	0x12000002
    1f2c:	02000002 	.word	0x02000002
    1f30:	120c7d00 	.word	0x120c7d00
    1f34:	a8000002 	.word	0xa8000002
    1f38:	02000002 	.word	0x02000002
    1f3c:	00107d00 	.word	0x00107d00
    1f40:	00000000 	.word	0x00000000
    1f44:	0c000000 	.word	0x0c000000
    1f48:	16000002 	.word	0x16000002
    1f4c:	01000002 	.word	0x01000002
    1f50:	02165000 	.word	0x02165000
    1f54:	02a80000 	.word	0x02a80000
    1f58:	00010000 	.word	0x00010000
    1f5c:	00000055 	.word	0x00000055
    1f60:	00000000 	.word	0x00000000
    1f64:	00021c00 	.word	0x00021c00
    1f68:	00022600 	.word	0x00022600
    1f6c:	50000100 	.word	0x50000100
    1f70:	00000246 	.word	0x00000246
    1f74:	00000272 	.word	0x00000272
    1f78:	78500001 	.word	0x78500001
    1f7c:	98000002 	.word	0x98000002
    1f80:	01000002 	.word	0x01000002
    1f84:	00005000 	.word	0x00005000
    1f88:	00000000 	.word	0x00000000
    1f8c:	02a80000 	.word	0x02a80000
    1f90:	02aa0000 	.word	0x02aa0000
    1f94:	00010000 	.word	0x00010000
    1f98:	0002aa5d 	.word	0x0002aa5d
    1f9c:	00036800 	.word	0x00036800
    1fa0:	7d000200 	.word	0x7d000200
    1fa4:	00000008 	.word	0x00000008
    1fa8:	00000000 	.word	0x00000000
    1fac:	0002a800 	.word	0x0002a800
    1fb0:	0002ae00 	.word	0x0002ae00
    1fb4:	50000100 	.word	0x50000100
    1fb8:	000002ae 	.word	0x000002ae
    1fbc:	00000368 	.word	0x00000368
    1fc0:	00540001 	.word	0x00540001
    1fc4:	00000000 	.word	0x00000000
    1fc8:	ca000000 	.word	0xca000000
    1fcc:	de000002 	.word	0xde000002
    1fd0:	01000002 	.word	0x01000002
    1fd4:	02de5100 	.word	0x02de5100
    1fd8:	03020000 	.word	0x03020000
    1fdc:	00010000 	.word	0x00010000
    1fe0:	00030251 	.word	0x00030251
    1fe4:	00032600 	.word	0x00032600
    1fe8:	51000100 	.word	0x51000100
    1fec:	00000326 	.word	0x00000326
    1ff0:	00000346 	.word	0x00000346
    1ff4:	46510001 	.word	0x46510001
    1ff8:	4c000003 	.word	0x4c000003
    1ffc:	01000003 	.word	0x01000003
    2000:	00005100 	.word	0x00005100
    2004:	00000000 	.word	0x00000000
    2008:	02e40000 	.word	0x02e40000
    200c:	03020000 	.word	0x03020000
    2010:	00010000 	.word	0x00010000
    2014:	00030252 	.word	0x00030252
    2018:	00030800 	.word	0x00030800
    201c:	52000100 	.word	0x52000100
	...
    2028:	00000308 	.word	0x00000308
    202c:	00000326 	.word	0x00000326
    2030:	26520001 	.word	0x26520001
    2034:	28000003 	.word	0x28000003
    2038:	01000003 	.word	0x01000003
    203c:	00005200 	.word	0x00005200
    2040:	00000000 	.word	0x00000000
    2044:	03280000 	.word	0x03280000
    2048:	03460000 	.word	0x03460000
    204c:	00010000 	.word	0x00010000
    2050:	00034652 	.word	0x00034652
    2054:	00035200 	.word	0x00035200
    2058:	52000100 	.word	0x52000100
	...
    2064:	000002b4 	.word	0x000002b4
    2068:	000002d8 	.word	0x000002d8
    206c:	de500001 	.word	0xde500001
    2070:	fc000002 	.word	0xfc000002
    2074:	01000002 	.word	0x01000002
    2078:	03025000 	.word	0x03025000
    207c:	03200000 	.word	0x03200000
    2080:	00010000 	.word	0x00010000
    2084:	00032650 	.word	0x00032650
    2088:	00034000 	.word	0x00034000
    208c:	50000100 	.word	0x50000100
    2090:	00000346 	.word	0x00000346
    2094:	00000358 	.word	0x00000358
    2098:	00500001 	.word	0x00500001
    209c:	00000000 	.word	0x00000000
    20a0:	68000000 	.word	0x68000000
    20a4:	6a000003 	.word	0x6a000003
    20a8:	01000003 	.word	0x01000003
    20ac:	036a5d00 	.word	0x036a5d00
    20b0:	03ac0000 	.word	0x03ac0000
    20b4:	00020000 	.word	0x00020000
    20b8:	0000107d 	.word	0x0000107d
    20bc:	00000000 	.word	0x00000000
    20c0:	03680000 	.word	0x03680000
    20c4:	036e0000 	.word	0x036e0000
    20c8:	00010000 	.word	0x00010000
    20cc:	00036e50 	.word	0x00036e50
    20d0:	0003ac00 	.word	0x0003ac00
    20d4:	56000100 	.word	0x56000100
	...
    20e0:	00000368 	.word	0x00000368
    20e4:	00000374 	.word	0x00000374
    20e8:	74510001 	.word	0x74510001
    20ec:	ac000003 	.word	0xac000003
    20f0:	01000003 	.word	0x01000003
    20f4:	00005500 	.word	0x00005500
    20f8:	00000000 	.word	0x00000000
    20fc:	03760000 	.word	0x03760000
    2100:	037e0000 	.word	0x037e0000
    2104:	00010000 	.word	0x00010000
    2108:	00039650 	.word	0x00039650
    210c:	0003a200 	.word	0x0003a200
    2110:	50000100 	.word	0x50000100
	...
    211c:	000003ac 	.word	0x000003ac
    2120:	000003ae 	.word	0x000003ae
    2124:	ae5d0001 	.word	0xae5d0001
    2128:	e4000003 	.word	0xe4000003
    212c:	02000003 	.word	0x02000003
    2130:	00107d00 	.word	0x00107d00
    2134:	00000000 	.word	0x00000000
    2138:	ac000000 	.word	0xac000000
    213c:	b2000003 	.word	0xb2000003
    2140:	01000003 	.word	0x01000003
    2144:	03b25000 	.word	0x03b25000
    2148:	03e40000 	.word	0x03e40000
    214c:	00010000 	.word	0x00010000
    2150:	00000056 	.word	0x00000056
    2154:	00000000 	.word	0x00000000
    2158:	0003ac00 	.word	0x0003ac00
    215c:	0003b800 	.word	0x0003b800
    2160:	51000100 	.word	0x51000100
    2164:	000003b8 	.word	0x000003b8
    2168:	000003e4 	.word	0x000003e4
    216c:	00550001 	.word	0x00550001
    2170:	00000000 	.word	0x00000000
    2174:	ba000000 	.word	0xba000000
    2178:	c0000003 	.word	0xc0000003
    217c:	01000003 	.word	0x01000003
    2180:	03d05000 	.word	0x03d05000
    2184:	03dc0000 	.word	0x03dc0000
    2188:	00010000 	.word	0x00010000
    218c:	00000050 	.word	0x00000050
    2190:	00000000 	.word	0x00000000
    2194:	0003e400 	.word	0x0003e400
    2198:	0003e600 	.word	0x0003e600
    219c:	5d000100 	.word	0x5d000100
    21a0:	000003e6 	.word	0x000003e6
    21a4:	0000042c 	.word	0x0000042c
    21a8:	107d0002 	.word	0x107d0002
	...
    21b4:	000003e4 	.word	0x000003e4
    21b8:	000003ea 	.word	0x000003ea
    21bc:	ea500001 	.word	0xea500001
    21c0:	2c000003 	.word	0x2c000003
    21c4:	01000004 	.word	0x01000004
    21c8:	00005600 	.word	0x00005600
    21cc:	00000000 	.word	0x00000000
    21d0:	03e40000 	.word	0x03e40000
    21d4:	03f00000 	.word	0x03f00000
    21d8:	00010000 	.word	0x00010000
    21dc:	0003f051 	.word	0x0003f051
    21e0:	00042c00 	.word	0x00042c00
    21e4:	55000100 	.word	0x55000100
	...
    21f0:	000003f2 	.word	0x000003f2
    21f4:	000003f8 	.word	0x000003f8
    21f8:	0a500001 	.word	0x0a500001
    21fc:	12000004 	.word	0x12000004
    2200:	01000004 	.word	0x01000004
    2204:	04165000 	.word	0x04165000
    2208:	04240000 	.word	0x04240000
    220c:	00010000 	.word	0x00010000
    2210:	00000050 	.word	0x00000050
    2214:	00000000 	.word	0x00000000
    2218:	00042c00 	.word	0x00042c00
    221c:	00042e00 	.word	0x00042e00
    2220:	5d000100 	.word	0x5d000100
    2224:	0000042e 	.word	0x0000042e
    2228:	000004a4 	.word	0x000004a4
    222c:	087d0002 	.word	0x087d0002
	...
    2238:	00000438 	.word	0x00000438
    223c:	00000442 	.word	0x00000442
    2240:	62500001 	.word	0x62500001
    2244:	80000004 	.word	0x80000004
    2248:	01000004 	.word	0x01000004
    224c:	04865000 	.word	0x04865000
    2250:	04940000 	.word	0x04940000
    2254:	00010000 	.word	0x00010000
    2258:	00000050 	.word	0x00000050
    225c:	00000000 	.word	0x00000000
    2260:	0004a400 	.word	0x0004a400
    2264:	0004a600 	.word	0x0004a600
    2268:	5d000100 	.word	0x5d000100
    226c:	000004a6 	.word	0x000004a6
    2270:	000004e0 	.word	0x000004e0
    2274:	087d0002 	.word	0x087d0002
	...
    2280:	000004b0 	.word	0x000004b0
    2284:	000004c0 	.word	0x000004c0
    2288:	ce500001 	.word	0xce500001
    228c:	da000004 	.word	0xda000004
    2290:	01000004 	.word	0x01000004
    2294:	00005000 	.word	0x00005000
    2298:	00000000 	.word	0x00000000
    229c:	04e00000 	.word	0x04e00000
    22a0:	04e20000 	.word	0x04e20000
    22a4:	00010000 	.word	0x00010000
    22a8:	0004e25d 	.word	0x0004e25d
    22ac:	0004e600 	.word	0x0004e600
    22b0:	7d000200 	.word	0x7d000200
    22b4:	0004e60c 	.word	0x0004e60c
    22b8:	00052800 	.word	0x00052800
    22bc:	7d000200 	.word	0x7d000200
    22c0:	00000010 	.word	0x00000010
    22c4:	00000000 	.word	0x00000000
    22c8:	0004e000 	.word	0x0004e000
    22cc:	0004ea00 	.word	0x0004ea00
    22d0:	50000100 	.word	0x50000100
    22d4:	000004ea 	.word	0x000004ea
    22d8:	00000528 	.word	0x00000528
    22dc:	00550001 	.word	0x00550001
    22e0:	00000000 	.word	0x00000000
    22e4:	f0000000 	.word	0xf0000000
    22e8:	f8000004 	.word	0xf8000004
    22ec:	01000004 	.word	0x01000004
    22f0:	05125000 	.word	0x05125000
    22f4:	051e0000 	.word	0x051e0000
    22f8:	00010000 	.word	0x00010000
    22fc:	00000050 	.word	0x00000050
	...
    2308:	00000200 	.word	0x00000200
    230c:	5d000100 	.word	0x5d000100
    2310:	00000002 	.word	0x00000002
    2314:	0000001c 	.word	0x0000001c
    2318:	147d0002 	.word	0x147d0002
    231c:	0000001c 	.word	0x0000001c
    2320:	000000a6 	.word	0x000000a6
    2324:	207d0002 	.word	0x207d0002
	...
    2334:	00000022 	.word	0x00000022
    2338:	5c510001 	.word	0x5c510001
    233c:	64000000 	.word	0x64000000
    2340:	01000000 	.word	0x01000000
    2344:	00a25100 	.word	0x00a25100
    2348:	00a60000 	.word	0x00a60000
    234c:	00010000 	.word	0x00010000
    2350:	00000051 	.word	0x00000051
    2354:	00000000 	.word	0x00000000
    2358:	00002200 	.word	0x00002200
    235c:	00003400 	.word	0x00003400
    2360:	53000100 	.word	0x53000100
    2364:	00000054 	.word	0x00000054
    2368:	0000006a 	.word	0x0000006a
    236c:	6e530001 	.word	0x6e530001
    2370:	7a000000 	.word	0x7a000000
    2374:	01000000 	.word	0x01000000
    2378:	009a5300 	.word	0x009a5300
    237c:	00a60000 	.word	0x00a60000
    2380:	00010000 	.word	0x00010000
    2384:	00000053 	.word	0x00000053
    2388:	00000000 	.word	0x00000000
    238c:	0000b800 	.word	0x0000b800
    2390:	0000c200 	.word	0x0000c200
    2394:	50000100 	.word	0x50000100
	...
    23a0:	000000c4 	.word	0x000000c4
    23a4:	000000c6 	.word	0x000000c6
    23a8:	00500001 	.word	0x00500001
    23ac:	00000000 	.word	0x00000000
    23b0:	cc000000 	.word	0xcc000000
    23b4:	d6000000 	.word	0xd6000000
    23b8:	01000000 	.word	0x01000000
    23bc:	00005000 	.word	0x00005000
    23c0:	00000000 	.word	0x00000000
    23c4:	00d80000 	.word	0x00d80000
    23c8:	00da0000 	.word	0x00da0000
    23cc:	00010000 	.word	0x00010000
    23d0:	00000050 	.word	0x00000050
    23d4:	00000000 	.word	0x00000000
    23d8:	00010800 	.word	0x00010800
    23dc:	00011800 	.word	0x00011800
    23e0:	51000100 	.word	0x51000100
	...
    23ec:	00000110 	.word	0x00000110
    23f0:	00000114 	.word	0x00000114
    23f4:	14530001 	.word	0x14530001
    23f8:	18000001 	.word	0x18000001
    23fc:	01000001 	.word	0x01000001
    2400:	01185200 	.word	0x01185200
    2404:	011c0000 	.word	0x011c0000
    2408:	00010000 	.word	0x00010000
    240c:	00011c51 	.word	0x00011c51
    2410:	00011e00 	.word	0x00011e00
    2414:	53000100 	.word	0x53000100
    2418:	0000011e 	.word	0x0000011e
    241c:	00000128 	.word	0x00000128
    2420:	00510001 	.word	0x00510001
    2424:	00000000 	.word	0x00000000
    2428:	34000000 	.word	0x34000000
    242c:	36000001 	.word	0x36000001
    2430:	01000001 	.word	0x01000001
    2434:	01365d00 	.word	0x01365d00
    2438:	01940000 	.word	0x01940000
    243c:	00020000 	.word	0x00020000
    2440:	00000c7d 	.word	0x00000c7d
    2444:	00000000 	.word	0x00000000
    2448:	01340000 	.word	0x01340000
    244c:	01400000 	.word	0x01400000
    2450:	00010000 	.word	0x00010000
    2454:	00014051 	.word	0x00014051
    2458:	00019400 	.word	0x00019400
    245c:	55000100 	.word	0x55000100
	...
    2468:	0000014a 	.word	0x0000014a
    246c:	00000152 	.word	0x00000152
    2470:	525c0001 	.word	0x525c0001
    2474:	5a000001 	.word	0x5a000001
    2478:	01000001 	.word	0x01000001
    247c:	015a5200 	.word	0x015a5200
    2480:	01780000 	.word	0x01780000
    2484:	00010000 	.word	0x00010000
    2488:	0001785c 	.word	0x0001785c
    248c:	00017c00 	.word	0x00017c00
    2490:	53000100 	.word	0x53000100
    2494:	0000017c 	.word	0x0000017c
    2498:	00000194 	.word	0x00000194
    249c:	00520001 	.word	0x00520001
    24a0:	00000000 	.word	0x00000000
    24a4:	94000000 	.word	0x94000000
    24a8:	96000001 	.word	0x96000001
    24ac:	01000001 	.word	0x01000001
    24b0:	01965d00 	.word	0x01965d00
    24b4:	01c80000 	.word	0x01c80000
    24b8:	00020000 	.word	0x00020000
    24bc:	0000087d 	.word	0x0000087d
    24c0:	00000000 	.word	0x00000000
    24c4:	01940000 	.word	0x01940000
    24c8:	01a20000 	.word	0x01a20000
    24cc:	00010000 	.word	0x00010000
    24d0:	00000050 	.word	0x00000050
    24d4:	00000000 	.word	0x00000000
    24d8:	00019400 	.word	0x00019400
    24dc:	0001a800 	.word	0x0001a800
    24e0:	51000100 	.word	0x51000100
	...
    24ec:	000001c8 	.word	0x000001c8
    24f0:	000001ca 	.word	0x000001ca
    24f4:	ca5d0001 	.word	0xca5d0001
    24f8:	d0000001 	.word	0xd0000001
    24fc:	02000001 	.word	0x02000001
    2500:	d0047d00 	.word	0xd0047d00
    2504:	e0000001 	.word	0xe0000001
    2508:	02000001 	.word	0x02000001
    250c:	00087d00 	.word	0x00087d00
    2510:	00000000 	.word	0x00000000
    2514:	e0000000 	.word	0xe0000000
    2518:	e2000001 	.word	0xe2000001
    251c:	01000001 	.word	0x01000001
    2520:	01e25d00 	.word	0x01e25d00
    2524:	01e60000 	.word	0x01e60000
    2528:	00020000 	.word	0x00020000
    252c:	01e6047d 	.word	0x01e6047d
    2530:	02880000 	.word	0x02880000
    2534:	00020000 	.word	0x00020000
    2538:	0000107d 	.word	0x0000107d
    253c:	00000000 	.word	0x00000000
    2540:	01e00000 	.word	0x01e00000
    2544:	01e80000 	.word	0x01e80000
    2548:	00010000 	.word	0x00010000
    254c:	0001ea50 	.word	0x0001ea50
    2550:	00028800 	.word	0x00028800
    2554:	7d000200 	.word	0x7d000200
    2558:	00000004 	.word	0x00000004
    255c:	00000000 	.word	0x00000000
    2560:	00          	.byte	0x00
    2561:	64          	.byte	0x64
    2562:	0000      	.short	0x0000
    2564:	00006800 	.word	0x00006800
    2568:	50000100 	.word	0x50000100
	...
    2574:	00000078 	.word	0x00000078
    2578:	0000007a 	.word	0x0000007a
    257c:	7a5d0001 	.word	0x7a5d0001
    2580:	f4000000 	.word	0xf4000000
    2584:	02000000 	.word	0x02000000
    2588:	000c7d00 	.word	0x000c7d00
    258c:	00000000 	.word	0x00000000
    2590:	78000000 	.word	0x78000000
    2594:	a2000000 	.word	0xa2000000
    2598:	01000000 	.word	0x01000000
    259c:	00d85000 	.word	0x00d85000
    25a0:	00f40000 	.word	0x00f40000
    25a4:	00010000 	.word	0x00010000
    25a8:	00000050 	.word	0x00000050
    25ac:	00000000 	.word	0x00000000
    25b0:	00009200 	.word	0x00009200
    25b4:	00009800 	.word	0x00009800
    25b8:	52000100 	.word	0x52000100
    25bc:	00000098 	.word	0x00000098
    25c0:	000000a6 	.word	0x000000a6
    25c4:	a6510001 	.word	0xa6510001
    25c8:	be000000 	.word	0xbe000000
    25cc:	01000000 	.word	0x01000000
    25d0:	00005300 	.word	0x00005300
    25d4:	00000000 	.word	0x00000000
    25d8:	00bc0000 	.word	0x00bc0000
    25dc:	00c40000 	.word	0x00c40000
    25e0:	00010000 	.word	0x00010000
    25e4:	0000c451 	.word	0x0000c451
    25e8:	0000ce00 	.word	0x0000ce00
    25ec:	53000100 	.word	0x53000100
	...
    25f8:	000000ae 	.word	0x000000ae
    25fc:	000000cc 	.word	0x000000cc
    2600:	00520001 	.word	0x00520001
    2604:	00000000 	.word	0x00000000
    2608:	18000000 	.word	0x18000000
    260c:	22000001 	.word	0x22000001
    2610:	01000001 	.word	0x01000001
    2614:	00005000 	.word	0x00005000
    2618:	00000000 	.word	0x00000000
    261c:	01480000 	.word	0x01480000
    2620:	01500000 	.word	0x01500000
    2624:	00010000 	.word	0x00010000
    2628:	00000050 	.word	0x00000050
    262c:	00000000 	.word	0x00000000
    2630:	00017000 	.word	0x00017000
    2634:	00017a00 	.word	0x00017a00
    2638:	50000100 	.word	0x50000100
	...
    2644:	000001a0 	.word	0x000001a0
    2648:	000001a4 	.word	0x000001a4
    264c:	00510001 	.word	0x00510001
    2650:	00000000 	.word	0x00000000
    2654:	f0000000 	.word	0xf0000000
    2658:	f4000001 	.word	0xf4000001
    265c:	01000001 	.word	0x01000001
    2660:	00005000 	.word	0x00005000
    2664:	00000000 	.word	0x00000000
    2668:	02180000 	.word	0x02180000
    266c:	021a0000 	.word	0x021a0000
    2670:	00010000 	.word	0x00010000
    2674:	00021a5d 	.word	0x00021a5d
    2678:	00027000 	.word	0x00027000
    267c:	7d000200 	.word	0x7d000200
    2680:	00000008 	.word	0x00000008
    2684:	00000000 	.word	0x00000000
    2688:	00021800 	.word	0x00021800
    268c:	00024200 	.word	0x00024200
    2690:	50000100 	.word	0x50000100
	...
    269c:	00000218 	.word	0x00000218
    26a0:	00000230 	.word	0x00000230
    26a4:	00510001 	.word	0x00510001
    26a8:	00000000 	.word	0x00000000
    26ac:	18000000 	.word	0x18000000
    26b0:	3a000002 	.word	0x3a000002
    26b4:	01000002 	.word	0x01000002
    26b8:	00005200 	.word	0x00005200
    26bc:	00000000 	.word	0x00000000
    26c0:	02400000 	.word	0x02400000
    26c4:	02520000 	.word	0x02520000
    26c8:	00010000 	.word	0x00010000
    26cc:	00000051 	.word	0x00000051
    26d0:	00000000 	.word	0x00000000
    26d4:	00022800 	.word	0x00022800
    26d8:	00023000 	.word	0x00023000
    26dc:	53000100 	.word	0x53000100
    26e0:	00000230 	.word	0x00000230
    26e4:	0000023c 	.word	0x0000023c
    26e8:	3c510001 	.word	0x3c510001
    26ec:	4e000002 	.word	0x4e000002
    26f0:	01000002 	.word	0x01000002
    26f4:	00005200 	.word	0x00005200
    26f8:	00000000 	.word	0x00000000
    26fc:	02700000 	.word	0x02700000
    2700:	02720000 	.word	0x02720000
    2704:	00010000 	.word	0x00010000
    2708:	00000050 	.word	0x00000050
    270c:	00000000 	.word	0x00000000
    2710:	00027200 	.word	0x00027200
    2714:	00027600 	.word	0x00027600
    2718:	50000100 	.word	0x50000100
    271c:	0000027a 	.word	0x0000027a
    2720:	00000290 	.word	0x00000290
    2724:	00530001 	.word	0x00530001
    2728:	00000000 	.word	0x00000000
    272c:	90000000 	.word	0x90000000
    2730:	94000002 	.word	0x94000002
    2734:	01000002 	.word	0x01000002
    2738:	00005000 	.word	0x00005000
    273c:	00000000 	.word	0x00000000
    2740:	02a80000 	.word	0x02a80000
    2744:	02ac0000 	.word	0x02ac0000
    2748:	00010000 	.word	0x00010000
    274c:	00000050 	.word	0x00000050
    2750:	00000000 	.word	0x00000000
    2754:	0002c000 	.word	0x0002c000
    2758:	0002c200 	.word	0x0002c200
    275c:	50000100 	.word	0x50000100
	...
    2768:	000002e0 	.word	0x000002e0
    276c:	000002ec 	.word	0x000002ec
    2770:	ee500001 	.word	0xee500001
    2774:	0c000002 	.word	0x0c000002
    2778:	01000003 	.word	0x01000003
    277c:	031a5000 	.word	0x031a5000
    2780:	031e0000 	.word	0x031e0000
    2784:	00010000 	.word	0x00010000
    2788:	00000050 	.word	0x00000050
    278c:	00000000 	.word	0x00000000
    2790:	0002ec00 	.word	0x0002ec00
    2794:	0002ee00 	.word	0x0002ee00
    2798:	50000100 	.word	0x50000100
    279c:	0000030c 	.word	0x0000030c
    27a0:	0000031a 	.word	0x0000031a
    27a4:	1e500001 	.word	0x1e500001
    27a8:	1e000003 	.word	0x1e000003
    27ac:	01000003 	.word	0x01000003
    27b0:	00005000 	.word	0x00005000
    27b4:	00000000 	.word	0x00000000
    27b8:	02e60000 	.word	0x02e60000
    27bc:	02ea0000 	.word	0x02ea0000
    27c0:	00010000 	.word	0x00010000
    27c4:	0002ee53 	.word	0x0002ee53
    27c8:	0002f600 	.word	0x0002f600
    27cc:	53000100 	.word	0x53000100
    27d0:	0000031a 	.word	0x0000031a
    27d4:	0000031c 	.word	0x0000031c
    27d8:	00530001 	.word	0x00530001
    27dc:	00000000 	.word	0x00000000
    27e0:	04000000 	.word	0x04000000
    27e4:	1a000003 	.word	0x1a000003
    27e8:	01000003 	.word	0x01000003
    27ec:	031e5200 	.word	0x031e5200
    27f0:	03240000 	.word	0x03240000
    27f4:	00010000 	.word	0x00010000
    27f8:	00000052 	.word	0x00000052
    27fc:	00000000 	.word	0x00000000
    2800:	00032400 	.word	0x00032400
    2804:	00033000 	.word	0x00033000
    2808:	50000100 	.word	0x50000100
	...
    2814:	00000330 	.word	0x00000330
    2818:	00000332 	.word	0x00000332
    281c:	00500001 	.word	0x00500001
    2820:	00000000 	.word	0x00000000
    2824:	38000000 	.word	0x38000000
    2828:	3a000003 	.word	0x3a000003
    282c:	01000003 	.word	0x01000003
    2830:	033a5d00 	.word	0x033a5d00
    2834:	033c0000 	.word	0x033c0000
    2838:	00020000 	.word	0x00020000
    283c:	033c047d 	.word	0x033c047d
    2840:	03440000 	.word	0x03440000
    2844:	00020000 	.word	0x00020000
    2848:	0000087d 	.word	0x0000087d
    284c:	00000000 	.word	0x00000000
    2850:	03440000 	.word	0x03440000
    2854:	03460000 	.word	0x03460000
    2858:	00010000 	.word	0x00010000
    285c:	0003465d 	.word	0x0003465d
    2860:	00034a00 	.word	0x00034a00
    2864:	7d000200 	.word	0x7d000200
    2868:	00034a04 	.word	0x00034a04
    286c:	00035200 	.word	0x00035200
    2870:	7d000200 	.word	0x7d000200
    2874:	00000008 	.word	0x00000008
    2878:	00000000 	.word	0x00000000
    287c:	00034400 	.word	0x00034400
    2880:	00034800 	.word	0x00034800
    2884:	50000100 	.word	0x50000100
	...
    2890:	00000354 	.word	0x00000354
    2894:	00000356 	.word	0x00000356
    2898:	565d0001 	.word	0x565d0001
    289c:	58000003 	.word	0x58000003
    28a0:	02000003 	.word	0x02000003
    28a4:	58047d00 	.word	0x58047d00
    28a8:	60000003 	.word	0x60000003
    28ac:	02000003 	.word	0x02000003
    28b0:	00087d00 	.word	0x00087d00
    28b4:	00000000 	.word	0x00000000
    28b8:	60000000 	.word	0x60000000
    28bc:	62000003 	.word	0x62000003
    28c0:	01000003 	.word	0x01000003
    28c4:	03625d00 	.word	0x03625d00
    28c8:	03640000 	.word	0x03640000
    28cc:	00020000 	.word	0x00020000
    28d0:	0364047d 	.word	0x0364047d
    28d4:	036c0000 	.word	0x036c0000
    28d8:	00020000 	.word	0x00020000
    28dc:	0000087d 	.word	0x0000087d
    28e0:	00000000 	.word	0x00000000
    28e4:	036c0000 	.word	0x036c0000
    28e8:	036e0000 	.word	0x036e0000
    28ec:	00010000 	.word	0x00010000
    28f0:	00036e5d 	.word	0x00036e5d
    28f4:	00037000 	.word	0x00037000
    28f8:	7d000200 	.word	0x7d000200
    28fc:	00037004 	.word	0x00037004
    2900:	00037800 	.word	0x00037800
    2904:	7d000200 	.word	0x7d000200
    2908:	00000008 	.word	0x00000008
    290c:	00000000 	.word	0x00000000
    2910:	00037800 	.word	0x00037800
    2914:	00037a00 	.word	0x00037a00
    2918:	5d000100 	.word	0x5d000100
    291c:	0000037a 	.word	0x0000037a
    2920:	0000037c 	.word	0x0000037c
    2924:	047d0002 	.word	0x047d0002
    2928:	0000037c 	.word	0x0000037c
    292c:	00000384 	.word	0x00000384
    2930:	087d0002 	.word	0x087d0002
	...
    293c:	00000018 	.word	0x00000018
    2940:	00000022 	.word	0x00000022
    2944:	00500001 	.word	0x00500001
    2948:	00000000 	.word	0x00000000
    294c:	1c000000 	.word	0x1c000000
    2950:	22000000 	.word	0x22000000
    2954:	01000000 	.word	0x01000000
    2958:	00225300 	.word	0x00225300
    295c:	002c0000 	.word	0x002c0000
    2960:	00010000 	.word	0x00010000
    2964:	00000050 	.word	0x00000050
    2968:	00000000 	.word	0x00000000
    296c:	00003800 	.word	0x00003800
    2970:	00004400 	.word	0x00004400
    2974:	50000100 	.word	0x50000100
	...
    2980:	0000005c 	.word	0x0000005c
    2984:	00000060 	.word	0x00000060
    2988:	605d0001 	.word	0x605d0001
    298c:	64000000 	.word	0x64000000
    2990:	02000000 	.word	0x02000000
    2994:	64047d00 	.word	0x64047d00
    2998:	90000000 	.word	0x90000000
    299c:	02000000 	.word	0x02000000
    29a0:	00087d00 	.word	0x00087d00
    29a4:	00000000 	.word	0x00000000
    29a8:	90000000 	.word	0x90000000
    29ac:	94000000 	.word	0x94000000
    29b0:	01000000 	.word	0x01000000
    29b4:	00945d00 	.word	0x00945d00
    29b8:	00980000 	.word	0x00980000
    29bc:	00020000 	.word	0x00020000
    29c0:	0098047d 	.word	0x0098047d
    29c4:	00c80000 	.word	0x00c80000
    29c8:	00020000 	.word	0x00020000
    29cc:	0000087d 	.word	0x0000087d
    29d0:	00000000 	.word	0x00000000
    29d4:	00900000 	.word	0x00900000
    29d8:	009e0000 	.word	0x009e0000
    29dc:	00010000 	.word	0x00010000
    29e0:	00000050 	.word	0x00000050
    29e4:	00000000 	.word	0x00000000
    29e8:	00009000 	.word	0x00009000
    29ec:	0000ba00 	.word	0x0000ba00
    29f0:	51000100 	.word	0x51000100
    29f4:	000000bc 	.word	0x000000bc
    29f8:	000000c0 	.word	0x000000c0
    29fc:	00510001 	.word	0x00510001
    2a00:	00000000 	.word	0x00000000
    2a04:	96000000 	.word	0x96000000
    2a08:	9e000000 	.word	0x9e000000
    2a0c:	01000000 	.word	0x01000000
    2a10:	009e5300 	.word	0x009e5300
    2a14:	00ba0000 	.word	0x00ba0000
    2a18:	00010000 	.word	0x00010000
    2a1c:	0000bc50 	.word	0x0000bc50
    2a20:	0000c000 	.word	0x0000c000
    2a24:	50000100 	.word	0x50000100
	...
    2a30:	000000c8 	.word	0x000000c8
    2a34:	000000ca 	.word	0x000000ca
    2a38:	ca5d0001 	.word	0xca5d0001
    2a3c:	e0000000 	.word	0xe0000000
    2a40:	02000000 	.word	0x02000000
    2a44:	00087d00 	.word	0x00087d00
    2a48:	00000000 	.word	0x00000000
    2a4c:	74000000 	.word	0x74000000
    2a50:	76000000 	.word	0x76000000
    2a54:	01000000 	.word	0x01000000
    2a58:	00765d00 	.word	0x00765d00
    2a5c:	00a40000 	.word	0x00a40000
    2a60:	00020000 	.word	0x00020000
    2a64:	0000087d 	.word	0x0000087d
    2a68:	00000000 	.word	0x00000000
    2a6c:	007c0000 	.word	0x007c0000
    2a70:	00820000 	.word	0x00820000
    2a74:	00020000 	.word	0x00020000
    2a78:	0082047d 	.word	0x0082047d
    2a7c:	008a0000 	.word	0x008a0000
    2a80:	00010000 	.word	0x00010000
    2a84:	00008a53 	.word	0x00008a53
    2a88:	0000a400 	.word	0x0000a400
    2a8c:	7d000200 	.word	0x7d000200
    2a90:	00000004 	.word	0x00000004
    2a94:	00000000 	.word	0x00000000
    2a98:	00009600 	.word	0x00009600
    2a9c:	00009800 	.word	0x00009800
    2aa0:	50000100 	.word	0x50000100
	...
    2aac:	000000c4 	.word	0x000000c4
    2ab0:	000000ce 	.word	0x000000ce
    2ab4:	00500001 	.word	0x00500001
    2ab8:	00000000 	.word	0x00000000
    2abc:	c8000000 	.word	0xc8000000
    2ac0:	cc000000 	.word	0xcc000000
    2ac4:	01000000 	.word	0x01000000
    2ac8:	00d05300 	.word	0x00d05300
    2acc:	00d80000 	.word	0x00d80000
    2ad0:	00010000 	.word	0x00010000
    2ad4:	00000050 	.word	0x00000050
    2ad8:	00000000 	.word	0x00000000
    2adc:	0000e400 	.word	0x0000e400
    2ae0:	0000ee00 	.word	0x0000ee00
    2ae4:	50000100 	.word	0x50000100
	...
    2af0:	000000e8 	.word	0x000000e8
    2af4:	000000ee 	.word	0x000000ee
    2af8:	ee530001 	.word	0xee530001
    2afc:	f8000000 	.word	0xf8000000
    2b00:	01000000 	.word	0x01000000
    2b04:	00005000 	.word	0x00005000
    2b08:	00000000 	.word	0x00000000
    2b0c:	01080000 	.word	0x01080000
    2b10:	01120000 	.word	0x01120000
    2b14:	00010000 	.word	0x00010000
    2b18:	00000050 	.word	0x00000050
    2b1c:	00000000 	.word	0x00000000
    2b20:	00010c00 	.word	0x00010c00
    2b24:	00011200 	.word	0x00011200
    2b28:	53000100 	.word	0x53000100
    2b2c:	00000112 	.word	0x00000112
    2b30:	0000011c 	.word	0x0000011c
    2b34:	00500001 	.word	0x00500001
    2b38:	00000000 	.word	0x00000000
    2b3c:	1c000000 	.word	0x1c000000
    2b40:	26000001 	.word	0x26000001
    2b44:	01000001 	.word	0x01000001
    2b48:	00005000 	.word	0x00005000
    2b4c:	00000000 	.word	0x00000000
    2b50:	01200000 	.word	0x01200000
    2b54:	01260000 	.word	0x01260000
    2b58:	00010000 	.word	0x00010000
    2b5c:	00012653 	.word	0x00012653
    2b60:	00013000 	.word	0x00013000
    2b64:	50000100 	.word	0x50000100
	...
    2b70:	0000016c 	.word	0x0000016c
    2b74:	00000176 	.word	0x00000176
    2b78:	00500001 	.word	0x00500001
    2b7c:	00000000 	.word	0x00000000
    2b80:	70000000 	.word	0x70000000
    2b84:	76000001 	.word	0x76000001
    2b88:	01000001 	.word	0x01000001
    2b8c:	01765300 	.word	0x01765300
    2b90:	01800000 	.word	0x01800000
    2b94:	00010000 	.word	0x00010000
    2b98:	00000050 	.word	0x00000050
    2b9c:	00000000 	.word	0x00000000
    2ba0:	0001ac00 	.word	0x0001ac00
    2ba4:	0001b200 	.word	0x0001b200
    2ba8:	50000100 	.word	0x50000100
	...
    2bb4:	000001c8 	.word	0x000001c8
    2bb8:	000001d6 	.word	0x000001d6
    2bbc:	d6500001 	.word	0xd6500001
    2bc0:	80000001 	.word	0x80000001
    2bc4:	01000002 	.word	0x01000002
    2bc8:	00005c00 	.word	0x00005c00
    2bcc:	00000000 	.word	0x00000000
    2bd0:	022a0000 	.word	0x022a0000
    2bd4:	022c0000 	.word	0x022c0000
    2bd8:	00010000 	.word	0x00010000
    2bdc:	00023e53 	.word	0x00023e53
    2be0:	00024000 	.word	0x00024000
    2be4:	53000100 	.word	0x53000100
    2be8:	00000250 	.word	0x00000250
    2bec:	00000252 	.word	0x00000252
    2bf0:	62530001 	.word	0x62530001
    2bf4:	64000002 	.word	0x64000002
    2bf8:	01000002 	.word	0x01000002
    2bfc:	00005300 	.word	0x00005300
    2c00:	00000000 	.word	0x00000000
    2c04:	01e40000 	.word	0x01e40000
    2c08:	021a0000 	.word	0x021a0000
    2c0c:	00010000 	.word	0x00010000
    2c10:	00021c52 	.word	0x00021c52
    2c14:	00022600 	.word	0x00022600
    2c18:	52000100 	.word	0x52000100
	...
    2c24:	00000330 	.word	0x00000330
    2c28:	00000366 	.word	0x00000366
    2c2c:	00500001 	.word	0x00500001
    2c30:	00000000 	.word	0x00000000
    2c34:	32000000 	.word	0x32000000
    2c38:	3a000003 	.word	0x3a000003
    2c3c:	01000003 	.word	0x01000003
    2c40:	03485300 	.word	0x03485300
    2c44:	03500000 	.word	0x03500000
    2c48:	00010000 	.word	0x00010000
    2c4c:	00035e53 	.word	0x00035e53
    2c50:	00036000 	.word	0x00036000
    2c54:	53000100 	.word	0x53000100
	...
    2c60:	00000346 	.word	0x00000346
    2c64:	00000348 	.word	0x00000348
    2c68:	5c530001 	.word	0x5c530001
    2c6c:	5e000003 	.word	0x5e000003
    2c70:	01000003 	.word	0x01000003
    2c74:	03625300 	.word	0x03625300
    2c78:	03740000 	.word	0x03740000
    2c7c:	00010000 	.word	0x00010000
    2c80:	00000053 	.word	0x00000053
    2c84:	00000000 	.word	0x00000000
    2c88:	00038400 	.word	0x00038400
    2c8c:	00039000 	.word	0x00039000
    2c90:	50000100 	.word	0x50000100
	...
    2c9c:	00000010 	.word	0x00000010
    2ca0:	0000002a 	.word	0x0000002a
    2ca4:	2e5c0001 	.word	0x2e5c0001
    2ca8:	44000000 	.word	0x44000000
    2cac:	01000000 	.word	0x01000000
    2cb0:	00005c00 	.word	0x00005c00
    2cb4:	00000000 	.word	0x00000000
    2cb8:	00b40000 	.word	0x00b40000
    2cbc:	00b60000 	.word	0x00b60000
    2cc0:	00010000 	.word	0x00010000
    2cc4:	00000051 	.word	0x00000051
    2cc8:	00000000 	.word	0x00000000
    2ccc:	0000f000 	.word	0x0000f000
    2cd0:	0000f200 	.word	0x0000f200
    2cd4:	50000100 	.word	0x50000100
	...
    2ce0:	00000130 	.word	0x00000130
    2ce4:	00000142 	.word	0x00000142
    2ce8:	00510001 	.word	0x00510001
    2cec:	00000000 	.word	0x00000000
    2cf0:	70000000 	.word	0x70000000
    2cf4:	7a000001 	.word	0x7a000001
    2cf8:	01000001 	.word	0x01000001
    2cfc:	00005000 	.word	0x00005000
    2d00:	00000000 	.word	0x00000000
    2d04:	017a0000 	.word	0x017a0000
    2d08:	017a0000 	.word	0x017a0000
    2d0c:	00010000 	.word	0x00010000
    2d10:	00000050 	.word	0x00000050
    2d14:	00000000 	.word	0x00000000
    2d18:	00017c00 	.word	0x00017c00
    2d1c:	00017e00 	.word	0x00017e00
    2d20:	50000100 	.word	0x50000100
	...
    2d2c:	000001a4 	.word	0x000001a4
    2d30:	000001ae 	.word	0x000001ae
    2d34:	00500001 	.word	0x00500001
    2d38:	00000000 	.word	0x00000000
    2d3c:	b0000000 	.word	0xb0000000
    2d40:	b4000001 	.word	0xb4000001
    2d44:	01000001 	.word	0x01000001
    2d48:	00005100 	.word	0x00005100
    2d4c:	00000000 	.word	0x00000000
    2d50:	01bc0000 	.word	0x01bc0000
    2d54:	01c60000 	.word	0x01c60000
    2d58:	00010000 	.word	0x00010000
    2d5c:	00000050 	.word	0x00000050
    2d60:	00000000 	.word	0x00000000
    2d64:	0001d600 	.word	0x0001d600
    2d68:	0001d800 	.word	0x0001d800
    2d6c:	50000100 	.word	0x50000100
    2d70:	000001e8 	.word	0x000001e8
    2d74:	000001e8 	.word	0x000001e8
    2d78:	00500001 	.word	0x00500001
    2d7c:	00000000 	.word	0x00000000
    2d80:	ec000000 	.word	0xec000000
    2d84:	f0000001 	.word	0xf0000001
    2d88:	01000001 	.word	0x01000001
    2d8c:	00005100 	.word	0x00005100
    2d90:	00000000 	.word	0x00000000
    2d94:	02000000 	.word	0x02000000
    2d98:	02040000 	.word	0x02040000
    2d9c:	00010000 	.word	0x00010000
    2da0:	0002045d 	.word	0x0002045d
    2da4:	00021c00 	.word	0x00021c00
    2da8:	7d000200 	.word	0x7d000200
    2dac:	00021c14 	.word	0x00021c14
    2db0:	0002b800 	.word	0x0002b800
    2db4:	7d000200 	.word	0x7d000200
    2db8:	00000030 	.word	0x00000030
    2dbc:	00000000 	.word	0x00000000
    2dc0:	00020000 	.word	0x00020000
    2dc4:	00022800 	.word	0x00022800
    2dc8:	50000100 	.word	0x50000100
    2dcc:	00000228 	.word	0x00000228
    2dd0:	000002b8 	.word	0x000002b8
    2dd4:	00550001 	.word	0x00550001
	...
    2de0:	28000002 	.word	0x28000002
    2de4:	01000002 	.word	0x01000002
    2de8:	02285100 	.word	0x02285100
    2dec:	02b80000 	.word	0x02b80000
    2df0:	00010000 	.word	0x00010000
    2df4:	00000054 	.word	0x00000054
    2df8:	00000000 	.word	0x00000000
    2dfc:	00021e00 	.word	0x00021e00
    2e00:	0002ae00 	.word	0x0002ae00
    2e04:	57000100 	.word	0x57000100
    2e08:	000002ae 	.word	0x000002ae
    2e0c:	000002b8 	.word	0x000002b8
    2e10:	00530001 	.word	0x00530001
    2e14:	00000000 	.word	0x00000000
    2e18:	2a000000 	.word	0x2a000000
    2e1c:	2e000002 	.word	0x2e000002
    2e20:	01000002 	.word	0x01000002
    2e24:	027a5100 	.word	0x027a5100
    2e28:	02b80000 	.word	0x02b80000
    2e2c:	00010000 	.word	0x00010000
    2e30:	00000051 	.word	0x00000051
    2e34:	00000000 	.word	0x00000000
    2e38:	00022c00 	.word	0x00022c00
    2e3c:	00022e00 	.word	0x00022e00
    2e40:	52000100 	.word	0x52000100
    2e44:	00000274 	.word	0x00000274
    2e48:	00000276 	.word	0x00000276
    2e4c:	7c520001 	.word	0x7c520001
    2e50:	90000002 	.word	0x90000002
    2e54:	01000002 	.word	0x01000002
    2e58:	00005200 	.word	0x00005200
    2e5c:	00000000 	.word	0x00000000
    2e60:	026a0000 	.word	0x026a0000
    2e64:	02700000 	.word	0x02700000
    2e68:	00010000 	.word	0x00010000
    2e6c:	00000053 	.word	0x00000053
    2e70:	00000000 	.word	0x00000000
    2e74:	0002b800 	.word	0x0002b800
    2e78:	0002ba00 	.word	0x0002ba00
    2e7c:	5d000100 	.word	0x5d000100
    2e80:	000002ba 	.word	0x000002ba
    2e84:	000002be 	.word	0x000002be
    2e88:	047d0002 	.word	0x047d0002
    2e8c:	000002be 	.word	0x000002be
    2e90:	00000318 	.word	0x00000318
    2e94:	107d0002 	.word	0x107d0002
	...
    2ea0:	000002b8 	.word	0x000002b8
    2ea4:	000002c0 	.word	0x000002c0
    2ea8:	c2500001 	.word	0xc2500001
    2eac:	18000002 	.word	0x18000002
    2eb0:	02000003 	.word	0x02000003
    2eb4:	00047d00 	.word	0x00047d00
    2eb8:	00000000 	.word	0x00000000
    2ebc:	7c000000 	.word	0x7c000000
    2ec0:	84000000 	.word	0x84000000
    2ec4:	01000000 	.word	0x01000000
    2ec8:	00845000 	.word	0x00845000
    2ecc:	00a40000 	.word	0x00a40000
    2ed0:	00010000 	.word	0x00010000
    2ed4:	00000052 	.word	0x00000052
    2ed8:	00000000 	.word	0x00000000
    2edc:	00009000 	.word	0x00009000
    2ee0:	00009200 	.word	0x00009200
    2ee4:	50000100 	.word	0x50000100
    2ee8:	00000096 	.word	0x00000096
    2eec:	00000098 	.word	0x00000098
    2ef0:	00500001 	.word	0x00500001
	...
    2efc:	04000000 	.word	0x04000000
    2f00:	01000000 	.word	0x01000000
    2f04:	00045d00 	.word	0x00045d00
    2f08:	00540000 	.word	0x00540000
    2f0c:	00020000 	.word	0x00020000
    2f10:	0000087d 	.word	0x0000087d
	...
    2f1c:	00020000 	.word	0x00020000
    2f20:	00010000 	.word	0x00010000
    2f24:	00001650 	.word	0x00001650
    2f28:	00005400 	.word	0x00005400
    2f2c:	7d000200 	.word	0x7d000200
    2f30:	00000004 	.word	0x00000004
	...
    2f3c:	00004200 	.word	0x00004200
    2f40:	51000100 	.word	0x51000100
    2f44:	00000042 	.word	0x00000042
    2f48:	00000054 	.word	0x00000054
    2f4c:	005c0001 	.word	0x005c0001
    2f50:	00000000 	.word	0x00000000
    2f54:	54000000 	.word	0x54000000
    2f58:	68000000 	.word	0x68000000
    2f5c:	01000000 	.word	0x01000000
    2f60:	00685d00 	.word	0x00685d00
    2f64:	009e0000 	.word	0x009e0000
    2f68:	00020000 	.word	0x00020000
    2f6c:	009e147d 	.word	0x009e147d
    2f70:	01040000 	.word	0x01040000
    2f74:	00020000 	.word	0x00020000
    2f78:	0000207d 	.word	0x0000207d
    2f7c:	00000000 	.word	0x00000000
    2f80:	00540000 	.word	0x00540000
    2f84:	00560000 	.word	0x00560000
    2f88:	00010000 	.word	0x00010000
    2f8c:	0000a850 	.word	0x0000a850
    2f90:	00010400 	.word	0x00010400
    2f94:	7d000200 	.word	0x7d000200
    2f98:	00000004 	.word	0x00000004
    2f9c:	00000000 	.word	0x00000000
    2fa0:	00005400 	.word	0x00005400
    2fa4:	00006400 	.word	0x00006400
    2fa8:	51000100 	.word	0x51000100
    2fac:	00000064 	.word	0x00000064
    2fb0:	00000104 	.word	0x00000104
    2fb4:	005c0001 	.word	0x005c0001
    2fb8:	00000000 	.word	0x00000000
    2fbc:	72000000 	.word	0x72000000
    2fc0:	ea000000 	.word	0xea000000
    2fc4:	01000000 	.word	0x01000000
    2fc8:	00ea5600 	.word	0x00ea5600
    2fcc:	01040000 	.word	0x01040000
    2fd0:	00010000 	.word	0x00010000
    2fd4:	00000053 	.word	0x00000053
    2fd8:	00000000 	.word	0x00000000
    2fdc:	00007a00 	.word	0x00007a00
    2fe0:	00008000 	.word	0x00008000
    2fe4:	51000100 	.word	0x51000100
    2fe8:	00000080 	.word	0x00000080
    2fec:	00000082 	.word	0x00000082
    2ff0:	82530001 	.word	0x82530001
    2ff4:	86000000 	.word	0x86000000
    2ff8:	01000000 	.word	0x01000000
    2ffc:	00865100 	.word	0x00865100
    3000:	00ae0000 	.word	0x00ae0000
    3004:	00010000 	.word	0x00010000
    3008:	0000ae54 	.word	0x0000ae54
    300c:	0000c200 	.word	0x0000c200
    3010:	52000100 	.word	0x52000100
    3014:	000000c2 	.word	0x000000c2
    3018:	000000d2 	.word	0x000000d2
    301c:	d2530001 	.word	0xd2530001
    3020:	04000000 	.word	0x04000000
    3024:	01000001 	.word	0x01000001
    3028:	00005400 	.word	0x00005400
    302c:	00000000 	.word	0x00000000
    3030:	006a0000 	.word	0x006a0000
    3034:	00ce0000 	.word	0x00ce0000
    3038:	00010000 	.word	0x00010000
    303c:	0000ce55 	.word	0x0000ce55
    3040:	0000e200 	.word	0x0000e200
    3044:	51000100 	.word	0x51000100
    3048:	000000e2 	.word	0x000000e2
    304c:	000000e6 	.word	0x000000e6
    3050:	e6530001 	.word	0xe6530001
    3054:	04000000 	.word	0x04000000
    3058:	01000001 	.word	0x01000001
    305c:	00005500 	.word	0x00005500
    3060:	00000000 	.word	0x00000000
    3064:	01040000 	.word	0x01040000
    3068:	01080000 	.word	0x01080000
    306c:	00010000 	.word	0x00010000
    3070:	0001085d 	.word	0x0001085d
    3074:	00014800 	.word	0x00014800
    3078:	7d000200 	.word	0x7d000200
    307c:	00014814 	.word	0x00014814
    3080:	0001bc00 	.word	0x0001bc00
    3084:	7d000200 	.word	0x7d000200
    3088:	00000020 	.word	0x00000020
    308c:	00000000 	.word	0x00000000
    3090:	00010400 	.word	0x00010400
    3094:	00010600 	.word	0x00010600
    3098:	50000100 	.word	0x50000100
    309c:	00000152 	.word	0x00000152
    30a0:	000001bc 	.word	0x000001bc
    30a4:	047d0002 	.word	0x047d0002
	...
    30b0:	00000104 	.word	0x00000104
    30b4:	00000156 	.word	0x00000156
    30b8:	56510001 	.word	0x56510001
    30bc:	bc000001 	.word	0xbc000001
    30c0:	01000001 	.word	0x01000001
    30c4:	00005c00 	.word	0x00005c00
    30c8:	00000000 	.word	0x00000000
    30cc:	01220000 	.word	0x01220000
    30d0:	019e0000 	.word	0x019e0000
    30d4:	00010000 	.word	0x00010000
    30d8:	00019e56 	.word	0x00019e56
    30dc:	0001a600 	.word	0x0001a600
    30e0:	53000100 	.word	0x53000100
    30e4:	000001a8 	.word	0x000001a8
    30e8:	000001bc 	.word	0x000001bc
    30ec:	00530001 	.word	0x00530001
    30f0:	00000000 	.word	0x00000000
    30f4:	1a000000 	.word	0x1a000000
    30f8:	2a000001 	.word	0x2a000001
    30fc:	01000001 	.word	0x01000001
    3100:	012e5300 	.word	0x012e5300
    3104:	01320000 	.word	0x01320000
    3108:	00010000 	.word	0x00010000
    310c:	00013453 	.word	0x00013453
    3110:	00015a00 	.word	0x00015a00
    3114:	54000100 	.word	0x54000100
    3118:	0000015a 	.word	0x0000015a
    311c:	0000016c 	.word	0x0000016c
    3120:	70520001 	.word	0x70520001
    3124:	7c000001 	.word	0x7c000001
    3128:	01000001 	.word	0x01000001
    312c:	017e5300 	.word	0x017e5300
    3130:	01bc0000 	.word	0x01bc0000
    3134:	00010000 	.word	0x00010000
    3138:	00000054 	.word	0x00000054
    313c:	00000000 	.word	0x00000000
    3140:	00011c00 	.word	0x00011c00
    3144:	00018600 	.word	0x00018600
    3148:	55000100 	.word	0x55000100
    314c:	00000186 	.word	0x00000186
    3150:	0000018e 	.word	0x0000018e
    3154:	94530001 	.word	0x94530001
    3158:	98000001 	.word	0x98000001
    315c:	01000001 	.word	0x01000001
    3160:	019a5300 	.word	0x019a5300
    3164:	01bc0000 	.word	0x01bc0000
    3168:	00010000 	.word	0x00010000
    316c:	00000055 	.word	0x00000055
    3170:	00000000 	.word	0x00000000
    3174:	0001bc00 	.word	0x0001bc00
    3178:	0001c000 	.word	0x0001c000
    317c:	5d000100 	.word	0x5d000100
    3180:	000001c0 	.word	0x000001c0
    3184:	00000200 	.word	0x00000200
    3188:	147d0002 	.word	0x147d0002
    318c:	00000200 	.word	0x00000200
    3190:	00000270 	.word	0x00000270
    3194:	207d0002 	.word	0x207d0002
	...
    31a0:	000001bc 	.word	0x000001bc
    31a4:	000001be 	.word	0x000001be
    31a8:	0a500001 	.word	0x0a500001
    31ac:	70000002 	.word	0x70000002
    31b0:	02000002 	.word	0x02000002
    31b4:	00047d00 	.word	0x00047d00
    31b8:	00000000 	.word	0x00000000
    31bc:	bc000000 	.word	0xbc000000
    31c0:	0e000001 	.word	0x0e000001
    31c4:	01000002 	.word	0x01000002
    31c8:	020e5100 	.word	0x020e5100
    31cc:	02700000 	.word	0x02700000
    31d0:	00010000 	.word	0x00010000
    31d4:	0000005c 	.word	0x0000005c
    31d8:	00000000 	.word	0x00000000
    31dc:	0001da00 	.word	0x0001da00
    31e0:	00025600 	.word	0x00025600
    31e4:	56000100 	.word	0x56000100
    31e8:	00000256 	.word	0x00000256
    31ec:	00000270 	.word	0x00000270
    31f0:	00530001 	.word	0x00530001
    31f4:	00000000 	.word	0x00000000
    31f8:	d2000000 	.word	0xd2000000
    31fc:	e2000001 	.word	0xe2000001
    3200:	01000001 	.word	0x01000001
    3204:	01e65300 	.word	0x01e65300
    3208:	01ea0000 	.word	0x01ea0000
    320c:	00010000 	.word	0x00010000
    3210:	0001ec53 	.word	0x0001ec53
    3214:	00021200 	.word	0x00021200
    3218:	54000100 	.word	0x54000100
    321c:	00000212 	.word	0x00000212
    3220:	00000224 	.word	0x00000224
    3224:	28520001 	.word	0x28520001
    3228:	34000002 	.word	0x34000002
    322c:	01000002 	.word	0x01000002
    3230:	02365300 	.word	0x02365300
    3234:	02700000 	.word	0x02700000
    3238:	00010000 	.word	0x00010000
    323c:	00000054 	.word	0x00000054
    3240:	00000000 	.word	0x00000000
    3244:	0001d400 	.word	0x0001d400
    3248:	00023e00 	.word	0x00023e00
    324c:	55000100 	.word	0x55000100
    3250:	0000023e 	.word	0x0000023e
    3254:	00000246 	.word	0x00000246
    3258:	4c530001 	.word	0x4c530001
    325c:	50000002 	.word	0x50000002
    3260:	01000002 	.word	0x01000002
    3264:	02525300 	.word	0x02525300
    3268:	02700000 	.word	0x02700000
    326c:	00010000 	.word	0x00010000
    3270:	00000055 	.word	0x00000055
    3274:	00000000 	.word	0x00000000
    3278:	00027000 	.word	0x00027000
    327c:	00027400 	.word	0x00027400
    3280:	5d000100 	.word	0x5d000100
    3284:	00000274 	.word	0x00000274
    3288:	00000282 	.word	0x00000282
    328c:	147d0002 	.word	0x147d0002
    3290:	00000282 	.word	0x00000282
    3294:	00000304 	.word	0x00000304
    3298:	287d0002 	.word	0x287d0002
	...
    32a4:	00000270 	.word	0x00000270
    32a8:	00000272 	.word	0x00000272
    32ac:	b4500001 	.word	0xb4500001
    32b0:	04000002 	.word	0x04000002
    32b4:	02000003 	.word	0x02000003
    32b8:	000c7d00 	.word	0x000c7d00
    32bc:	00000000 	.word	0x00000000
    32c0:	70000000 	.word	0x70000000
    32c4:	b8000002 	.word	0xb8000002
    32c8:	01000002 	.word	0x01000002
    32cc:	02b85100 	.word	0x02b85100
    32d0:	03040000 	.word	0x03040000
    32d4:	00010000 	.word	0x00010000
    32d8:	00000054 	.word	0x00000054
    32dc:	00000000 	.word	0x00000000
    32e0:	00029400 	.word	0x00029400
    32e4:	0002cc00 	.word	0x0002cc00
    32e8:	55000100 	.word	0x55000100
    32ec:	000002cc 	.word	0x000002cc
    32f0:	000002d4 	.word	0x000002d4
    32f4:	d6530001 	.word	0xd6530001
    32f8:	e2000002 	.word	0xe2000002
    32fc:	01000002 	.word	0x01000002
    3300:	00005300 	.word	0x00005300
    3304:	00000000 	.word	0x00000000
    3308:	02860000 	.word	0x02860000
    330c:	02e20000 	.word	0x02e20000
    3310:	00020000 	.word	0x00020000
    3314:	02e2087d 	.word	0x02e2087d
    3318:	02ea0000 	.word	0x02ea0000
    331c:	00010000 	.word	0x00010000
    3320:	0002ee53 	.word	0x0002ee53
    3324:	0002f200 	.word	0x0002f200
    3328:	53000100 	.word	0x53000100
    332c:	000002f4 	.word	0x000002f4
    3330:	00000304 	.word	0x00000304
    3334:	00530001 	.word	0x00530001
    3338:	00000000 	.word	0x00000000
    333c:	8e000000 	.word	0x8e000000
    3340:	bc000002 	.word	0xbc000002
    3344:	01000002 	.word	0x01000002
    3348:	02bc5c00 	.word	0x02bc5c00
    334c:	02c40000 	.word	0x02c40000
    3350:	00010000 	.word	0x00010000
    3354:	0002c853 	.word	0x0002c853
    3358:	00030400 	.word	0x00030400
    335c:	5c000100 	.word	0x5c000100
	...
    3368:	00000304 	.word	0x00000304
    336c:	00000308 	.word	0x00000308
    3370:	085d0001 	.word	0x085d0001
    3374:	70000003 	.word	0x70000003
    3378:	02000004 	.word	0x02000004
    337c:	000c7d00 	.word	0x000c7d00
    3380:	00000000 	.word	0x00000000
    3384:	04000000 	.word	0x04000000
    3388:	0e000003 	.word	0x0e000003
    338c:	01000003 	.word	0x01000003
    3390:	030e5000 	.word	0x030e5000
    3394:	04700000 	.word	0x04700000
    3398:	00010000 	.word	0x00010000
    339c:	00000054 	.word	0x00000054
    33a0:	00000000 	.word	0x00000000
    33a4:	00030400 	.word	0x00030400
    33a8:	00030e00 	.word	0x00030e00
    33ac:	51000100 	.word	0x51000100
    33b0:	0000030e 	.word	0x0000030e
    33b4:	00000470 	.word	0x00000470
    33b8:	00550001 	.word	0x00550001
    33bc:	00000000 	.word	0x00000000
    33c0:	44000000 	.word	0x44000000
    33c4:	4c000003 	.word	0x4c000003
    33c8:	01000003 	.word	0x01000003
    33cc:	00005300 	.word	0x00005300
    33d0:	00000000 	.word	0x00000000
    33d4:	03320000 	.word	0x03320000
    33d8:	034e0000 	.word	0x034e0000
    33dc:	00010000 	.word	0x00010000
    33e0:	00000052 	.word	0x00000052
    33e4:	00000000 	.word	0x00000000
    33e8:	00038000 	.word	0x00038000
    33ec:	00038e00 	.word	0x00038e00
    33f0:	53000100 	.word	0x53000100
    33f4:	00000392 	.word	0x00000392
    33f8:	0000039a 	.word	0x0000039a
    33fc:	9e530001 	.word	0x9e530001
    3400:	a8000003 	.word	0xa8000003
    3404:	01000003 	.word	0x01000003
    3408:	00005300 	.word	0x00005300
    340c:	00000000 	.word	0x00000000
    3410:	03a20000 	.word	0x03a20000
    3414:	03aa0000 	.word	0x03aa0000
    3418:	00010000 	.word	0x00010000
    341c:	00000052 	.word	0x00000052
    3420:	00000000 	.word	0x00000000
    3424:	0003fc00 	.word	0x0003fc00
    3428:	00040600 	.word	0x00040600
    342c:	53000100 	.word	0x53000100
	...
    3438:	00000400 	.word	0x00000400
    343c:	00000408 	.word	0x00000408
    3440:	00520001 	.word	0x00520001
    3444:	00000000 	.word	0x00000000
    3448:	4c000000 	.word	0x4c000000
    344c:	56000004 	.word	0x56000004
    3450:	01000004 	.word	0x01000004
    3454:	00005300 	.word	0x00005300
    3458:	00000000 	.word	0x00000000
    345c:	04500000 	.word	0x04500000
    3460:	04580000 	.word	0x04580000
    3464:	00010000 	.word	0x00010000
    3468:	00000052 	.word	0x00000052
    346c:	00000000 	.word	0x00000000
    3470:	00047000 	.word	0x00047000
    3474:	00047400 	.word	0x00047400
    3478:	5d000100 	.word	0x5d000100
    347c:	00000474 	.word	0x00000474
    3480:	000005ca 	.word	0x000005ca
    3484:	147d0002 	.word	0x147d0002
	...
    3490:	00000470 	.word	0x00000470
    3494:	0000047c 	.word	0x0000047c
    3498:	7c510001 	.word	0x7c510001
    349c:	ca000004 	.word	0xca000004
    34a0:	01000005 	.word	0x01000005
    34a4:	00005c00 	.word	0x00005c00
    34a8:	00000000 	.word	0x00000000
    34ac:	04ba0000 	.word	0x04ba0000
    34b0:	04c80000 	.word	0x04c80000
    34b4:	00010000 	.word	0x00010000
    34b8:	00000053 	.word	0x00000053
    34bc:	00000000 	.word	0x00000000
    34c0:	0004b400 	.word	0x0004b400
    34c4:	0004ee00 	.word	0x0004ee00
    34c8:	52000100 	.word	0x52000100
	...
    34d4:	000004f2 	.word	0x000004f2
    34d8:	00000500 	.word	0x00000500
    34dc:	04530001 	.word	0x04530001
    34e0:	16000005 	.word	0x16000005
    34e4:	01000005 	.word	0x01000005
    34e8:	00005300 	.word	0x00005300
    34ec:	00000000 	.word	0x00000000
    34f0:	05100000 	.word	0x05100000
    34f4:	052c0000 	.word	0x052c0000
    34f8:	00010000 	.word	0x00010000
    34fc:	0005c652 	.word	0x0005c652
    3500:	0005ca00 	.word	0x0005ca00
    3504:	52000100 	.word	0x52000100
	...
    3510:	00000540 	.word	0x00000540
    3514:	0000054e 	.word	0x0000054e
    3518:	52530001 	.word	0x52530001
    351c:	5a000005 	.word	0x5a000005
    3520:	01000005 	.word	0x01000005
    3524:	055e5300 	.word	0x055e5300
    3528:	05680000 	.word	0x05680000
    352c:	00010000 	.word	0x00010000
    3530:	00000053 	.word	0x00000053
    3534:	00000000 	.word	0x00000000
    3538:	00056200 	.word	0x00056200
    353c:	00059200 	.word	0x00059200
    3540:	52000100 	.word	0x52000100
	...
    354c:	000005ae 	.word	0x000005ae
    3550:	000005b6 	.word	0x000005b6
    3554:	00530001 	.word	0x00530001
    3558:	00000000 	.word	0x00000000
    355c:	a0000000 	.word	0xa0000000
    3560:	a2000006 	.word	0xa2000006
    3564:	01000006 	.word	0x01000006
    3568:	00005200 	.word	0x00005200
    356c:	00000000 	.word	0x00000000
    3570:	06d00000 	.word	0x06d00000
    3574:	06dc0000 	.word	0x06dc0000
    3578:	00010000 	.word	0x00010000
    357c:	00000051 	.word	0x00000051
    3580:	00000000 	.word	0x00000000
    3584:	0006d600 	.word	0x0006d600
    3588:	0006dc00 	.word	0x0006dc00
    358c:	53000100 	.word	0x53000100
    3590:	000006dc 	.word	0x000006dc
    3594:	000006ea 	.word	0x000006ea
    3598:	00510001 	.word	0x00510001
    359c:	00000000 	.word	0x00000000
    35a0:	ec000000 	.word	0xec000000
    35a4:	ee000006 	.word	0xee000006
    35a8:	01000006 	.word	0x01000006
    35ac:	06ee5d00 	.word	0x06ee5d00
    35b0:	077e0000 	.word	0x077e0000
    35b4:	00020000 	.word	0x00020000
    35b8:	0000087d 	.word	0x0000087d
    35bc:	00000000 	.word	0x00000000
    35c0:	06ec0000 	.word	0x06ec0000
    35c4:	06f40000 	.word	0x06f40000
    35c8:	00010000 	.word	0x00010000
    35cc:	0006f451 	.word	0x0006f451
    35d0:	00077e00 	.word	0x00077e00
    35d4:	54000100 	.word	0x54000100
	...
    35e0:	000006ec 	.word	0x000006ec
    35e4:	000006f8 	.word	0x000006f8
    35e8:	f8520001 	.word	0xf8520001
    35ec:	7e000006 	.word	0x7e000006
    35f0:	01000007 	.word	0x01000007
    35f4:	00005100 	.word	0x00005100
    35f8:	00000000 	.word	0x00000000
    35fc:	06ec0000 	.word	0x06ec0000
    3600:	06f80000 	.word	0x06f80000
    3604:	00010000 	.word	0x00010000
    3608:	0006f853 	.word	0x0006f853
    360c:	00077e00 	.word	0x00077e00
    3610:	5c000100 	.word	0x5c000100
	...
    361c:	0000070c 	.word	0x0000070c
    3620:	00000724 	.word	0x00000724
    3624:	2a530001 	.word	0x2a530001
    3628:	2e000007 	.word	0x2e000007
    362c:	01000007 	.word	0x01000007
    3630:	075e5300 	.word	0x075e5300
    3634:	07640000 	.word	0x07640000
    3638:	00010000 	.word	0x00010000
    363c:	00000053 	.word	0x00000053
    3640:	00000000 	.word	0x00000000
    3644:	00072c00 	.word	0x00072c00
    3648:	00072e00 	.word	0x00072e00
    364c:	52000100 	.word	0x52000100
    3650:	0000075e 	.word	0x0000075e
    3654:	0000077e 	.word	0x0000077e
    3658:	00520001 	.word	0x00520001
    365c:	00000000 	.word	0x00000000
    3660:	5c000000 	.word	0x5c000000
    3664:	64000007 	.word	0x64000007
    3668:	01000007 	.word	0x01000007
    366c:	00005300 	.word	0x00005300
    3670:	00000000 	.word	0x00000000
    3674:	07680000 	.word	0x07680000
    3678:	07740000 	.word	0x07740000
    367c:	00010000 	.word	0x00010000
    3680:	00000053 	.word	0x00000053
    3684:	00000000 	.word	0x00000000
    3688:	00078000 	.word	0x00078000
    368c:	00078c00 	.word	0x00078c00
    3690:	51000100 	.word	0x51000100
	...
    369c:	00000780 	.word	0x00000780
    36a0:	0000078e 	.word	0x0000078e
    36a4:	00520001 	.word	0x00520001
    36a8:	00000000 	.word	0x00000000
    36ac:	80000000 	.word	0x80000000
    36b0:	98000007 	.word	0x98000007
    36b4:	01000007 	.word	0x01000007
    36b8:	00005300 	.word	0x00005300
    36bc:	00000000 	.word	0x00000000
    36c0:	07a80000 	.word	0x07a80000
    36c4:	07b40000 	.word	0x07b40000
    36c8:	00010000 	.word	0x00010000
    36cc:	00000051 	.word	0x00000051
    36d0:	00000000 	.word	0x00000000
    36d4:	0007a800 	.word	0x0007a800
    36d8:	0007b600 	.word	0x0007b600
    36dc:	52000100 	.word	0x52000100
	...
    36e8:	000007a8 	.word	0x000007a8
    36ec:	000007c0 	.word	0x000007c0
    36f0:	00530001 	.word	0x00530001
    36f4:	00000000 	.word	0x00000000
    36f8:	cc000000 	.word	0xcc000000
    36fc:	d8000007 	.word	0xd8000007
    3700:	01000007 	.word	0x01000007
    3704:	00005100 	.word	0x00005100
    3708:	00000000 	.word	0x00000000
    370c:	07cc0000 	.word	0x07cc0000
    3710:	07da0000 	.word	0x07da0000
    3714:	00010000 	.word	0x00010000
    3718:	00000052 	.word	0x00000052
    371c:	00000000 	.word	0x00000000
    3720:	0007ec00 	.word	0x0007ec00
    3724:	0007f800 	.word	0x0007f800
    3728:	51000100 	.word	0x51000100
	...
    3734:	000007f2 	.word	0x000007f2
    3738:	000007f8 	.word	0x000007f8
    373c:	f8530001 	.word	0xf8530001
    3740:	fc000007 	.word	0xfc000007
    3744:	01000007 	.word	0x01000007
    3748:	00005100 	.word	0x00005100
    374c:	00000000 	.word	0x00000000
    3750:	07fc0000 	.word	0x07fc0000
    3754:	08080000 	.word	0x08080000
    3758:	00010000 	.word	0x00010000
    375c:	00000051 	.word	0x00000051
    3760:	00000000 	.word	0x00000000
    3764:	00080200 	.word	0x00080200
    3768:	00080800 	.word	0x00080800
    376c:	53000100 	.word	0x53000100
    3770:	00000808 	.word	0x00000808
    3774:	0000080c 	.word	0x0000080c
    3778:	00510001 	.word	0x00510001
    377c:	00000000 	.word	0x00000000
    3780:	0c000000 	.word	0x0c000000
    3784:	12000008 	.word	0x12000008
    3788:	01000008 	.word	0x01000008
    378c:	08125d00 	.word	0x08125d00
    3790:	08520000 	.word	0x08520000
    3794:	00020000 	.word	0x00020000
    3798:	00000c7d 	.word	0x00000c7d
    379c:	00000000 	.word	0x00000000
    37a0:	080c0000 	.word	0x080c0000
    37a4:	08440000 	.word	0x08440000
    37a8:	00010000 	.word	0x00010000
    37ac:	00000051 	.word	0x00000051
    37b0:	00000000 	.word	0x00000000
    37b4:	00080c00 	.word	0x00080c00
    37b8:	00083400 	.word	0x00083400
    37bc:	52000100 	.word	0x52000100
	...
    37c8:	00000828 	.word	0x00000828
    37cc:	00000844 	.word	0x00000844
    37d0:	445c0001 	.word	0x445c0001
    37d4:	52000008 	.word	0x52000008
    37d8:	01000008 	.word	0x01000008
    37dc:	00005100 	.word	0x00005100
    37e0:	00000000 	.word	0x00000000
    37e4:	08540000 	.word	0x08540000
    37e8:	08600000 	.word	0x08600000
    37ec:	00010000 	.word	0x00010000
    37f0:	00000051 	.word	0x00000051
    37f4:	00000000 	.word	0x00000000
    37f8:	00085a00 	.word	0x00085a00
    37fc:	00086000 	.word	0x00086000
    3800:	53000100 	.word	0x53000100
    3804:	00000860 	.word	0x00000860
    3808:	00000864 	.word	0x00000864
    380c:	00510001 	.word	0x00510001
    3810:	00000000 	.word	0x00000000
    3814:	6a000000 	.word	0x6a000000
    3818:	72000008 	.word	0x72000008
    381c:	01000008 	.word	0x01000008
    3820:	08745300 	.word	0x08745300
    3824:	08780000 	.word	0x08780000
    3828:	00010000 	.word	0x00010000
    382c:	00000053 	.word	0x00000053
    3830:	00000000 	.word	0x00000000
    3834:	00087800 	.word	0x00087800
    3838:	00088400 	.word	0x00088400
    383c:	51000100 	.word	0x51000100
	...
    3848:	0000087e 	.word	0x0000087e
    384c:	00000884 	.word	0x00000884
    3850:	84530001 	.word	0x84530001
    3854:	88000008 	.word	0x88000008
    3858:	01000008 	.word	0x01000008
    385c:	00005100 	.word	0x00005100
    3860:	00000000 	.word	0x00000000
    3864:	088e0000 	.word	0x088e0000
    3868:	08960000 	.word	0x08960000
    386c:	00010000 	.word	0x00010000
    3870:	00089853 	.word	0x00089853
    3874:	00089c00 	.word	0x00089c00
    3878:	53000100 	.word	0x53000100
	...
    3884:	0000090c 	.word	0x0000090c
    3888:	00000918 	.word	0x00000918
    388c:	00510001 	.word	0x00510001
    3890:	00000000 	.word	0x00000000
    3894:	12000000 	.word	0x12000000
    3898:	18000009 	.word	0x18000009
    389c:	01000009 	.word	0x01000009
    38a0:	09185300 	.word	0x09185300
    38a4:	091c0000 	.word	0x091c0000
    38a8:	00010000 	.word	0x00010000
    38ac:	00000051 	.word	0x00000051
    38b0:	00000000 	.word	0x00000000
    38b4:	00092200 	.word	0x00092200
    38b8:	00092a00 	.word	0x00092a00
    38bc:	53000100 	.word	0x53000100
    38c0:	0000092c 	.word	0x0000092c
    38c4:	00000930 	.word	0x00000930
    38c8:	00530001 	.word	0x00530001
    38cc:	00000000 	.word	0x00000000
    38d0:	30000000 	.word	0x30000000
    38d4:	3c000009 	.word	0x3c000009
    38d8:	01000009 	.word	0x01000009
    38dc:	00005100 	.word	0x00005100
    38e0:	00000000 	.word	0x00000000
    38e4:	09360000 	.word	0x09360000
    38e8:	093c0000 	.word	0x093c0000
    38ec:	00010000 	.word	0x00010000
    38f0:	00093c53 	.word	0x00093c53
    38f4:	00094000 	.word	0x00094000
    38f8:	51000100 	.word	0x51000100
	...
    3904:	00000946 	.word	0x00000946
    3908:	0000094e 	.word	0x0000094e
    390c:	50530001 	.word	0x50530001
    3910:	54000009 	.word	0x54000009
    3914:	01000009 	.word	0x01000009
    3918:	00005300 	.word	0x00005300
    391c:	00000000 	.word	0x00000000
    3920:	09540000 	.word	0x09540000
    3924:	09600000 	.word	0x09600000
    3928:	00010000 	.word	0x00010000
    392c:	00000051 	.word	0x00000051
    3930:	00000000 	.word	0x00000000
    3934:	00095a00 	.word	0x00095a00
    3938:	00096000 	.word	0x00096000
    393c:	53000100 	.word	0x53000100
    3940:	00000960 	.word	0x00000960
    3944:	00000964 	.word	0x00000964
    3948:	00510001 	.word	0x00510001
    394c:	00000000 	.word	0x00000000
    3950:	6a000000 	.word	0x6a000000
    3954:	72000009 	.word	0x72000009
    3958:	01000009 	.word	0x01000009
    395c:	09745300 	.word	0x09745300
    3960:	09780000 	.word	0x09780000
    3964:	00010000 	.word	0x00010000
    3968:	00000053 	.word	0x00000053
    396c:	00000000 	.word	0x00000000
    3970:	00097800 	.word	0x00097800
    3974:	00098400 	.word	0x00098400
    3978:	51000100 	.word	0x51000100
	...
    3984:	0000097e 	.word	0x0000097e
    3988:	00000984 	.word	0x00000984
    398c:	84530001 	.word	0x84530001
    3990:	88000009 	.word	0x88000009
    3994:	01000009 	.word	0x01000009
    3998:	00005100 	.word	0x00005100
    399c:	00000000 	.word	0x00000000
    39a0:	098e0000 	.word	0x098e0000
    39a4:	09960000 	.word	0x09960000
    39a8:	00010000 	.word	0x00010000
    39ac:	00099853 	.word	0x00099853
    39b0:	00099c00 	.word	0x00099c00
    39b4:	53000100 	.word	0x53000100
	...
    39c0:	0000099c 	.word	0x0000099c
    39c4:	000009a8 	.word	0x000009a8
    39c8:	00510001 	.word	0x00510001
    39cc:	00000000 	.word	0x00000000
    39d0:	a2000000 	.word	0xa2000000
    39d4:	a8000009 	.word	0xa8000009
    39d8:	01000009 	.word	0x01000009
    39dc:	09a85300 	.word	0x09a85300
    39e0:	09ac0000 	.word	0x09ac0000
    39e4:	00010000 	.word	0x00010000
    39e8:	00000051 	.word	0x00000051
    39ec:	00000000 	.word	0x00000000
    39f0:	0009b000 	.word	0x0009b000
    39f4:	0009b600 	.word	0x0009b600
    39f8:	53000100 	.word	0x53000100
    39fc:	000009b8 	.word	0x000009b8
    3a00:	000009bc 	.word	0x000009bc
    3a04:	00530001 	.word	0x00530001
    3a08:	00000000 	.word	0x00000000
    3a0c:	bc000000 	.word	0xbc000000
    3a10:	c8000009 	.word	0xc8000009
    3a14:	01000009 	.word	0x01000009
    3a18:	00005100 	.word	0x00005100
    3a1c:	00000000 	.word	0x00000000
    3a20:	09c20000 	.word	0x09c20000
    3a24:	09c80000 	.word	0x09c80000
    3a28:	00010000 	.word	0x00010000
    3a2c:	0009c853 	.word	0x0009c853
    3a30:	0009cc00 	.word	0x0009cc00
    3a34:	51000100 	.word	0x51000100
	...
    3a40:	000009d0 	.word	0x000009d0
    3a44:	000009d6 	.word	0x000009d6
    3a48:	d8530001 	.word	0xd8530001
    3a4c:	dc000009 	.word	0xdc000009
    3a50:	01000009 	.word	0x01000009
    3a54:	00005300 	.word	0x00005300
    3a58:	00000000 	.word	0x00000000
    3a5c:	09dc0000 	.word	0x09dc0000
    3a60:	09e80000 	.word	0x09e80000
    3a64:	00010000 	.word	0x00010000
    3a68:	00000051 	.word	0x00000051
    3a6c:	00000000 	.word	0x00000000
    3a70:	0009e200 	.word	0x0009e200
    3a74:	0009e800 	.word	0x0009e800
    3a78:	53000100 	.word	0x53000100
    3a7c:	000009e8 	.word	0x000009e8
    3a80:	000009ec 	.word	0x000009ec
    3a84:	00510001 	.word	0x00510001
    3a88:	00000000 	.word	0x00000000
    3a8c:	ec000000 	.word	0xec000000
    3a90:	f8000009 	.word	0xf8000009
    3a94:	01000009 	.word	0x01000009
    3a98:	00005100 	.word	0x00005100
    3a9c:	00000000 	.word	0x00000000
    3aa0:	09f20000 	.word	0x09f20000
    3aa4:	09f80000 	.word	0x09f80000
    3aa8:	00010000 	.word	0x00010000
    3aac:	0009f853 	.word	0x0009f853
    3ab0:	0009fc00 	.word	0x0009fc00
    3ab4:	51000100 	.word	0x51000100
	...
    3ac0:	00000a02 	.word	0x00000a02
    3ac4:	00000a0a 	.word	0x00000a0a
    3ac8:	0c530001 	.word	0x0c530001
    3acc:	1000000a 	.word	0x1000000a
    3ad0:	0100000a 	.word	0x0100000a
    3ad4:	00005300 	.word	0x00005300
    3ad8:	00000000 	.word	0x00000000
    3adc:	0a160000 	.word	0x0a160000
    3ae0:	0a1e0000 	.word	0x0a1e0000
    3ae4:	00010000 	.word	0x00010000
    3ae8:	000a2053 	.word	0x000a2053
    3aec:	000a2400 	.word	0x000a2400
    3af0:	53000100 	.word	0x53000100
	...
    3afc:	00000a2a 	.word	0x00000a2a
    3b00:	00000a32 	.word	0x00000a32
    3b04:	34530001 	.word	0x34530001
    3b08:	3800000a 	.word	0x3800000a
    3b0c:	0100000a 	.word	0x0100000a
    3b10:	00005300 	.word	0x00005300
    3b14:	00000000 	.word	0x00000000
    3b18:	0a3e0000 	.word	0x0a3e0000
    3b1c:	0a460000 	.word	0x0a460000
    3b20:	00010000 	.word	0x00010000
    3b24:	000a4853 	.word	0x000a4853
    3b28:	000a4c00 	.word	0x000a4c00
    3b2c:	53000100 	.word	0x53000100
	...
    3b38:	00000a52 	.word	0x00000a52
    3b3c:	00000a5a 	.word	0x00000a5a
    3b40:	5c530001 	.word	0x5c530001
    3b44:	6000000a 	.word	0x6000000a
    3b48:	0100000a 	.word	0x0100000a
    3b4c:	00005300 	.word	0x00005300
    3b50:	00000000 	.word	0x00000000
    3b54:	0a600000 	.word	0x0a600000
    3b58:	0a660000 	.word	0x0a660000
    3b5c:	00010000 	.word	0x00010000
    3b60:	00000052 	.word	0x00000052
    3b64:	00000000 	.word	0x00000000
    3b68:	000a8000 	.word	0x000a8000
    3b6c:	000a8600 	.word	0x000a8600
    3b70:	52000100 	.word	0x52000100
	...
    3b7c:	00000aa0 	.word	0x00000aa0
    3b80:	00000aaa 	.word	0x00000aaa
    3b84:	aa5d0001 	.word	0xaa5d0001
    3b88:	0800000a 	.word	0x0800000a
    3b8c:	0200000b 	.word	0x0200000b
    3b90:	00087d00 	.word	0x00087d00
    3b94:	00000000 	.word	0x00000000
    3b98:	a0000000 	.word	0xa0000000
    3b9c:	a800000a 	.word	0xa800000a
    3ba0:	0100000a 	.word	0x0100000a
    3ba4:	0ac25000 	.word	0x0ac25000
    3ba8:	0b080000 	.word	0x0b080000
    3bac:	00020000 	.word	0x00020000
    3bb0:	0000047d 	.word	0x0000047d
    3bb4:	00000000 	.word	0x00000000
    3bb8:	0aa00000 	.word	0x0aa00000
    3bbc:	0acc0000 	.word	0x0acc0000
    3bc0:	00010000 	.word	0x00010000
    3bc4:	000ae251 	.word	0x000ae251
    3bc8:	000aee00 	.word	0x000aee00
    3bcc:	51000100 	.word	0x51000100
	...
    3bd8:	00000aa0 	.word	0x00000aa0
    3bdc:	00000aa8 	.word	0x00000aa8
    3be0:	a8520001 	.word	0xa8520001
    3be4:	0800000a 	.word	0x0800000a
    3be8:	0100000b 	.word	0x0100000b
    3bec:	00005c00 	.word	0x00005c00
    3bf0:	00000000 	.word	0x00000000
    3bf4:	0b5c0000 	.word	0x0b5c0000
    3bf8:	0b6e0000 	.word	0x0b6e0000
    3bfc:	00010000 	.word	0x00010000
    3c00:	00000051 	.word	0x00000051
    3c04:	00000000 	.word	0x00000000
    3c08:	000b7400 	.word	0x000b7400
    3c0c:	000b8600 	.word	0x000b8600
    3c10:	51000100 	.word	0x51000100
	...
    3c1c:	00000b8c 	.word	0x00000b8c
    3c20:	00000b9e 	.word	0x00000b9e
    3c24:	00510001 	.word	0x00510001
    3c28:	00000000 	.word	0x00000000
    3c2c:	a4000000 	.word	0xa4000000
    3c30:	b600000b 	.word	0xb600000b
    3c34:	0100000b 	.word	0x0100000b
    3c38:	00005100 	.word	0x00005100
    3c3c:	00000000 	.word	0x00000000
    3c40:	0bd80000 	.word	0x0bd80000
    3c44:	0bea0000 	.word	0x0bea0000
    3c48:	00010000 	.word	0x00010000
    3c4c:	00000051 	.word	0x00000051
    3c50:	00000000 	.word	0x00000000
    3c54:	000c0c00 	.word	0x000c0c00
    3c58:	000c1e00 	.word	0x000c1e00
    3c5c:	51000100 	.word	0x51000100
	...
    3c68:	00000c40 	.word	0x00000c40
    3c6c:	00000c4c 	.word	0x00000c4c
    3c70:	00510001 	.word	0x00510001
    3c74:	00000000 	.word	0x00000000
    3c78:	50000000 	.word	0x50000000
    3c7c:	5200000c 	.word	0x5200000c
    3c80:	0100000c 	.word	0x0100000c
    3c84:	00005000 	.word	0x00005000
    3c88:	00000000 	.word	0x00000000
    3c8c:	0c580000 	.word	0x0c580000
    3c90:	0c5a0000 	.word	0x0c5a0000
    3c94:	00010000 	.word	0x00010000
    3c98:	00000050 	.word	0x00000050
    3c9c:	00000000 	.word	0x00000000
    3ca0:	000c6000 	.word	0x000c6000
    3ca4:	000c6200 	.word	0x000c6200
    3ca8:	50000100 	.word	0x50000100
	...
    3cb4:	00000c68 	.word	0x00000c68
    3cb8:	00000c6c 	.word	0x00000c6c
    3cbc:	00500001 	.word	0x00500001
    3cc0:	00000000 	.word	0x00000000
    3cc4:	70000000 	.word	0x70000000
    3cc8:	7200000c 	.word	0x7200000c
    3ccc:	0100000c 	.word	0x0100000c
    3cd0:	00005000 	.word	0x00005000
    3cd4:	00000000 	.word	0x00000000
    3cd8:	0c780000 	.word	0x0c780000
    3cdc:	0c7a0000 	.word	0x0c7a0000
    3ce0:	00010000 	.word	0x00010000
    3ce4:	00000050 	.word	0x00000050
    3ce8:	00000000 	.word	0x00000000
    3cec:	000c8000 	.word	0x000c8000
    3cf0:	000c8a00 	.word	0x000c8a00
    3cf4:	50000100 	.word	0x50000100
	...
    3d00:	00000c8c 	.word	0x00000c8c
    3d04:	00000c90 	.word	0x00000c90
    3d08:	00510001 	.word	0x00510001
    3d0c:	00000000 	.word	0x00000000
    3d10:	98000000 	.word	0x98000000
    3d14:	a400000c 	.word	0xa400000c
    3d18:	0100000c 	.word	0x0100000c
    3d1c:	00005000 	.word	0x00005000
    3d20:	00000000 	.word	0x00000000
    3d24:	0cb00000 	.word	0x0cb00000
    3d28:	0cb40000 	.word	0x0cb40000
    3d2c:	00010000 	.word	0x00010000
    3d30:	00000051 	.word	0x00000051
    3d34:	00000000 	.word	0x00000000
    3d38:	000cbc00 	.word	0x000cbc00
    3d3c:	000cbe00 	.word	0x000cbe00
    3d40:	5d000100 	.word	0x5d000100
    3d44:	00000cbe 	.word	0x00000cbe
    3d48:	00000cc2 	.word	0x00000cc2
    3d4c:	047d0002 	.word	0x047d0002
    3d50:	00000cc2 	.word	0x00000cc2
    3d54:	00000d88 	.word	0x00000d88
    3d58:	107d0002 	.word	0x107d0002
	...
    3d64:	00000cbc 	.word	0x00000cbc
    3d68:	00000cc4 	.word	0x00000cc4
    3d6c:	c6500001 	.word	0xc6500001
    3d70:	8800000c 	.word	0x8800000c
    3d74:	0200000d 	.word	0x0200000d
    3d78:	00047d00 	.word	0x00047d00
    3d7c:	00000000 	.word	0x00000000
    3d80:	20000000 	.word	0x20000000
    3d84:	32000000 	.word	0x32000000
    3d88:	01000000 	.word	0x01000000
    3d8c:	00005100 	.word	0x00005100
    3d90:	00000000 	.word	0x00000000
    3d94:	00740000 	.word	0x00740000
    3d98:	00820000 	.word	0x00820000
    3d9c:	00010000 	.word	0x00010000
    3da0:	0000825d 	.word	0x0000825d
    3da4:	0000b200 	.word	0x0000b200
    3da8:	7d000200 	.word	0x7d000200
    3dac:	00000008 	.word	0x00000008
    3db0:	00000000 	.word	0x00000000
    3db4:	00007400 	.word	0x00007400
    3db8:	00008c00 	.word	0x00008c00
    3dbc:	50000100 	.word	0x50000100
	...
    3dc8:	00000074 	.word	0x00000074
    3dcc:	00000076 	.word	0x00000076
    3dd0:	76510001 	.word	0x76510001
    3dd4:	80000000 	.word	0x80000000
    3dd8:	01000000 	.word	0x01000000
    3ddc:	00005300 	.word	0x00005300
    3de0:	00000000 	.word	0x00000000
    3de4:	00900000 	.word	0x00900000
    3de8:	00920000 	.word	0x00920000
    3dec:	00010000 	.word	0x00010000
    3df0:	00009a50 	.word	0x00009a50
    3df4:	00009c00 	.word	0x00009c00
    3df8:	50000100 	.word	0x50000100
    3dfc:	0000009e 	.word	0x0000009e
    3e00:	000000b2 	.word	0x000000b2
    3e04:	00500001 	.word	0x00500001
    3e08:	00000000 	.word	0x00000000
    3e0c:	e4000000 	.word	0xe4000000
    3e10:	f6000000 	.word	0xf6000000
    3e14:	01000000 	.word	0x01000000
    3e18:	00005100 	.word	0x00005100
    3e1c:	00000000 	.word	0x00000000
    3e20:	01180000 	.word	0x01180000
    3e24:	012a0000 	.word	0x012a0000
    3e28:	00010000 	.word	0x00010000
    3e2c:	00000051 	.word	0x00000051
    3e30:	00000000 	.word	0x00000000
    3e34:	00014c00 	.word	0x00014c00
    3e38:	00014e00 	.word	0x00014e00
    3e3c:	51000100 	.word	0x51000100
	...
    3e48:	00000154 	.word	0x00000154
    3e4c:	00000156 	.word	0x00000156
    3e50:	00500001 	.word	0x00500001
    3e54:	00000000 	.word	0x00000000
    3e58:	e4000000 	.word	0xe4000000
    3e5c:	f6000001 	.word	0xf6000001
    3e60:	01000001 	.word	0x01000001
    3e64:	00005100 	.word	0x00005100
    3e68:	00000000 	.word	0x00000000
    3e6c:	02180000 	.word	0x02180000
    3e70:	02220000 	.word	0x02220000
    3e74:	00010000 	.word	0x00010000
    3e78:	00000050 	.word	0x00000050
    3e7c:	00000000 	.word	0x00000000
    3e80:	00022400 	.word	0x00022400
    3e84:	00022800 	.word	0x00022800
    3e88:	51000100 	.word	0x51000100
	...
    3e94:	00000230 	.word	0x00000230
    3e98:	0000026c 	.word	0x0000026c
    3e9c:	00500001 	.word	0x00500001
    3ea0:	00000000 	.word	0x00000000
    3ea4:	30000000 	.word	0x30000000
    3ea8:	32000002 	.word	0x32000002
    3eac:	01000002 	.word	0x01000002
    3eb0:	02325100 	.word	0x02325100
    3eb4:	023c0000 	.word	0x023c0000
    3eb8:	00010000 	.word	0x00010000
    3ebc:	00023c53 	.word	0x00023c53
    3ec0:	00027a00 	.word	0x00027a00
    3ec4:	51000100 	.word	0x51000100
	...
    3ed0:	00000240 	.word	0x00000240
    3ed4:	0000025a 	.word	0x0000025a
    3ed8:	5a520001 	.word	0x5a520001
    3edc:	7a000002 	.word	0x7a000002
    3ee0:	01000002 	.word	0x01000002
    3ee4:	00005c00 	.word	0x00005c00
    3ee8:	00000000 	.word	0x00000000
    3eec:	02360000 	.word	0x02360000
    3ef0:	025a0000 	.word	0x025a0000
    3ef4:	00010000 	.word	0x00010000
    3ef8:	0000005c 	.word	0x0000005c
    3efc:	00000000 	.word	0x00000000
    3f00:	00027c00 	.word	0x00027c00
    3f04:	00027e00 	.word	0x00027e00
    3f08:	51000100 	.word	0x51000100
	...
    3f14:	0000028c 	.word	0x0000028c
    3f18:	000002a0 	.word	0x000002a0
    3f1c:	a05d0001 	.word	0xa05d0001
    3f20:	cc000002 	.word	0xcc000002
    3f24:	02000002 	.word	0x02000002
    3f28:	cc107d00 	.word	0xcc107d00
    3f2c:	28000002 	.word	0x28000002
    3f30:	02000003 	.word	0x02000003
    3f34:	00307d00 	.word	0x00307d00
    3f38:	00000000 	.word	0x00000000
    3f3c:	8c000000 	.word	0x8c000000
    3f40:	8e000002 	.word	0x8e000002
    3f44:	01000002 	.word	0x01000002
    3f48:	02d45000 	.word	0x02d45000
    3f4c:	03280000 	.word	0x03280000
    3f50:	00020000 	.word	0x00020000
    3f54:	0000047d 	.word	0x0000047d
    3f58:	00000000 	.word	0x00000000
    3f5c:	028c0000 	.word	0x028c0000
    3f60:	02a60000 	.word	0x02a60000
    3f64:	00010000 	.word	0x00010000
    3f68:	0002a651 	.word	0x0002a651
    3f6c:	00032800 	.word	0x00032800
    3f70:	56000100 	.word	0x56000100
	...
    3f7c:	00000294 	.word	0x00000294
    3f80:	0000029a 	.word	0x0000029a
    3f84:	aa530001 	.word	0xaa530001
    3f88:	c2000002 	.word	0xc2000002
    3f8c:	01000002 	.word	0x01000002
    3f90:	02c65200 	.word	0x02c65200
    3f94:	02ce0000 	.word	0x02ce0000
    3f98:	00010000 	.word	0x00010000
    3f9c:	00000053 	.word	0x00000053
    3fa0:	00000000 	.word	0x00000000
    3fa4:	0002e600 	.word	0x0002e600
    3fa8:	0002ee00 	.word	0x0002ee00
    3fac:	53000100 	.word	0x53000100
	...
    3fb8:	00000328 	.word	0x00000328
    3fbc:	0000032a 	.word	0x0000032a
    3fc0:	2a5d0001 	.word	0x2a5d0001
    3fc4:	2e000003 	.word	0x2e000003
    3fc8:	02000003 	.word	0x02000003
    3fcc:	2e047d00 	.word	0x2e047d00
    3fd0:	bc000003 	.word	0xbc000003
    3fd4:	02000003 	.word	0x02000003
    3fd8:	00107d00 	.word	0x00107d00
    3fdc:	00000000 	.word	0x00000000
    3fe0:	28000000 	.word	0x28000000
    3fe4:	30000003 	.word	0x30000003
    3fe8:	01000003 	.word	0x01000003
    3fec:	03325000 	.word	0x03325000
    3ff0:	03bc0000 	.word	0x03bc0000
    3ff4:	00020000 	.word	0x00020000
    3ff8:	0000047d 	.word	0x0000047d
	...
    4004:	000a0000 	.word	0x000a0000
    4008:	00010000 	.word	0x00010000
    400c:	00000a5d 	.word	0x00000a5d
    4010:	00005400 	.word	0x00005400
    4014:	7d000200 	.word	0x7d000200
    4018:	00000008 	.word	0x00000008
    401c:	00000000 	.word	0x00000000
    4020:	00002600 	.word	0x00002600
    4024:	00003800 	.word	0x00003800
    4028:	53000100 	.word	0x53000100
	...
    4038:	00000004 	.word	0x00000004
    403c:	045d0001 	.word	0x045d0001
    4040:	10000000 	.word	0x10000000
    4044:	02000000 	.word	0x02000000
    4048:	10047d00 	.word	0x10047d00
    404c:	28000000 	.word	0x28000000
    4050:	02000000 	.word	0x02000000
    4054:	00087d00 	.word	0x00087d00
	...
    4060:	0c000000 	.word	0x0c000000
    4064:	01000000 	.word	0x01000000
    4068:	000c5000 	.word	0x000c5000
    406c:	001c0000 	.word	0x001c0000
    4070:	00010000 	.word	0x00010000
    4074:	00000051 	.word	0x00000051
	...
    4080:	00000c00 	.word	0x00000c00
    4084:	50000100 	.word	0x50000100
    4088:	0000000c 	.word	0x0000000c
    408c:	00000030 	.word	0x00000030
    4090:	00540001 	.word	0x00540001
	...
    409c:	04000000 	.word	0x04000000
    40a0:	01000000 	.word	0x01000000
    40a4:	00045d00 	.word	0x00045d00
    40a8:	00480000 	.word	0x00480000
    40ac:	00020000 	.word	0x00020000
    40b0:	0000107d 	.word	0x0000107d
    40b4:	00000000 	.word	0x00000000
    40b8:	00480000 	.word	0x00480000
    40bc:	004c0000 	.word	0x004c0000
    40c0:	00010000 	.word	0x00010000
    40c4:	00004c5d 	.word	0x00004c5d
    40c8:	0000c800 	.word	0x0000c800
    40cc:	7d000200 	.word	0x7d000200
    40d0:	00000010 	.word	0x00000010
	...
    40dc:	00000800 	.word	0x00000800
    40e0:	5d000100 	.word	0x5d000100
    40e4:	00000008 	.word	0x00000008
    40e8:	000000d0 	.word	0x000000d0
    40ec:	087d0002 	.word	0x087d0002
	...
    40fc:	00000018 	.word	0x00000018
    4100:	18500001 	.word	0x18500001
    4104:	20000000 	.word	0x20000000
    4108:	01000000 	.word	0x01000000
    410c:	00205400 	.word	0x00205400
    4110:	00380000 	.word	0x00380000
    4114:	00010000 	.word	0x00010000
    4118:	00003850 	.word	0x00003850
    411c:	0000d000 	.word	0x0000d000
    4120:	54000100 	.word	0x54000100
	...
    4130:	0000002c 	.word	0x0000002c
    4134:	a4510001 	.word	0xa4510001
    4138:	b0000000 	.word	0xb0000000
    413c:	01000000 	.word	0x01000000
    4140:	00c45100 	.word	0x00c45100
    4144:	00d00000 	.word	0x00d00000
    4148:	00010000 	.word	0x00010000
    414c:	00000051 	.word	0x00000051
	...
    4158:	00003800 	.word	0x00003800
    415c:	52000100 	.word	0x52000100
    4160:	00000038 	.word	0x00000038
    4164:	00000060 	.word	0x00000060
    4168:	605c0001 	.word	0x605c0001
    416c:	90000000 	.word	0x90000000
    4170:	01000000 	.word	0x01000000
    4174:	00a05200 	.word	0x00a05200
    4178:	00d00000 	.word	0x00d00000
    417c:	00010000 	.word	0x00010000
    4180:	00000052 	.word	0x00000052
    4184:	00000000 	.word	0x00000000
    4188:	00000c00 	.word	0x00000c00
    418c:	00003000 	.word	0x00003000
    4190:	5c000100 	.word	0x5c000100
    4194:	000000a4 	.word	0x000000a4
    4198:	000000d0 	.word	0x000000d0
    419c:	005c0001 	.word	0x005c0001
    41a0:	00000000 	.word	0x00000000
    41a4:	28000000 	.word	0x28000000
    41a8:	2c000000 	.word	0x2c000000
    41ac:	01000000 	.word	0x01000000
    41b0:	002c5300 	.word	0x002c5300
    41b4:	00b00000 	.word	0x00b00000
    41b8:	00010000 	.word	0x00010000
    41bc:	0000c451 	.word	0x0000c451
    41c0:	0000d000 	.word	0x0000d000
    41c4:	51000100 	.word	0x51000100
	...
    41d0:	00000034 	.word	0x00000034
    41d4:	0000005c 	.word	0x0000005c
    41d8:	70530001 	.word	0x70530001
    41dc:	74000000 	.word	0x74000000
    41e0:	01000000 	.word	0x01000000
    41e4:	00745000 	.word	0x00745000
    41e8:	00840000 	.word	0x00840000
    41ec:	00010000 	.word	0x00010000
    41f0:	00008453 	.word	0x00008453
    41f4:	0000c800 	.word	0x0000c800
    41f8:	50000100 	.word	0x50000100
	...
    4208:	00000008 	.word	0x00000008
    420c:	085d0001 	.word	0x085d0001
    4210:	9c000000 	.word	0x9c000000
    4214:	02000000 	.word	0x02000000
    4218:	00147d00 	.word	0x00147d00
	...
    4224:	20000000 	.word	0x20000000
    4228:	01000000 	.word	0x01000000
    422c:	00205000 	.word	0x00205000
    4230:	009c0000 	.word	0x009c0000
    4234:	00010000 	.word	0x00010000
    4238:	00000055 	.word	0x00000055
	...
    4244:	00003c00 	.word	0x00003c00
    4248:	51000100 	.word	0x51000100
    424c:	0000003c 	.word	0x0000003c
    4250:	0000009c 	.word	0x0000009c
    4254:	00580001 	.word	0x00580001
	...
    4260:	3c000000 	.word	0x3c000000
    4264:	01000000 	.word	0x01000000
    4268:	003c5200 	.word	0x003c5200
    426c:	009c0000 	.word	0x009c0000
    4270:	00010000 	.word	0x00010000
    4274:	00000056 	.word	0x00000056
	...
    4280:	00003c00 	.word	0x00003c00
    4284:	53000100 	.word	0x53000100
    4288:	0000003c 	.word	0x0000003c
    428c:	0000009c 	.word	0x0000009c
    4290:	00570001 	.word	0x00570001
	...
    429c:	04000000 	.word	0x04000000
    42a0:	01000000 	.word	0x01000000
    42a4:	00045d00 	.word	0x00045d00
    42a8:	00100000 	.word	0x00100000
    42ac:	00020000 	.word	0x00020000
    42b0:	0010247d 	.word	0x0010247d
    42b4:	010c0000 	.word	0x010c0000
    42b8:	00020000 	.word	0x00020000
    42bc:	0000307d 	.word	0x0000307d
	...
    42c8:	00240000 	.word	0x00240000
    42cc:	00010000 	.word	0x00010000
    42d0:	00002450 	.word	0x00002450
    42d4:	0000c000 	.word	0x0000c000
    42d8:	7d000200 	.word	0x7d000200
    42dc:	0000c004 	.word	0x0000c004
    42e0:	0000d400 	.word	0x0000d400
    42e4:	91000200 	.word	0x91000200
    42e8:	0000d470 	.word	0x0000d470
    42ec:	0000e800 	.word	0x0000e800
    42f0:	7d000200 	.word	0x7d000200
    42f4:	0000e804 	.word	0x0000e804
    42f8:	0000f400 	.word	0x0000f400
    42fc:	91000200 	.word	0x91000200
    4300:	0000f470 	.word	0x0000f470
    4304:	00010c00 	.word	0x00010c00
    4308:	7d000200 	.word	0x7d000200
    430c:	00000004 	.word	0x00000004
	...
    4318:	00002400 	.word	0x00002400
    431c:	51000100 	.word	0x51000100
    4320:	00000024 	.word	0x00000024
    4324:	0000010c 	.word	0x0000010c
    4328:	00570001 	.word	0x00570001
    432c:	00000000 	.word	0x00000000
    4330:	44000000 	.word	0x44000000
    4334:	c0000000 	.word	0xc0000000
    4338:	01000000 	.word	0x01000000
    433c:	00d45c00 	.word	0x00d45c00
    4340:	00dc0000 	.word	0x00dc0000
    4344:	00010000 	.word	0x00010000
    4348:	0000f85c 	.word	0x0000f85c
    434c:	00010400 	.word	0x00010400
    4350:	5c000100 	.word	0x5c000100
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1a011901 	bne	46438 <__Stack_Size+0x46038>
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 	undefined instruction 0xffffffff
	...
  20:	0000051a 	andeq	r0, r0, sl, lsl r5
  24:	0000051e 	andeq	r0, r0, lr, lsl r5
  28:	0000052a 	andeq	r0, r0, sl, lsr #10
  2c:	0000061a 	andeq	r0, r0, sl, lsl r6
  30:	00000520 	andeq	r0, r0, r0, lsr #10
  34:	00000528 	andeq	r0, r0, r8, lsr #10
	...
  40:	00000048 	andeq	r0, r0, r8, asr #32
  44:	0000004a 	andeq	r0, r0, sl, asr #32
  48:	00000054 	andeq	r0, r0, r4, asr r0
  4c:	00000056 	andeq	r0, r0, r6, asr r0
  50:	0000004e 	andeq	r0, r0, lr, asr #32
  54:	00000052 	andeq	r0, r0, r2, asr r0
	...
  60:	0000005a 	andeq	r0, r0, sl, asr r0
  64:	0000005c 	andeq	r0, r0, ip, asr r0
  68:	0000005e 	andeq	r0, r0, lr, asr r0
  6c:	0000007a 	andeq	r0, r0, sl, ror r0
	...
  78:	0000007a 	andeq	r0, r0, sl, ror r0
  7c:	0000007c 	andeq	r0, r0, ip, ror r0
  80:	0000007e 	andeq	r0, r0, lr, ror r0
  84:	000000aa 	andeq	r0, r0, sl, lsr #1
	...
  90:	000002b8 	strheq	r0, [r0], -r8
  94:	000002ba 	strheq	r0, [r0], -sl
  98:	00000306 	andeq	r0, r0, r6, lsl #6
  9c:	0000030a 	andeq	r0, r0, sl, lsl #6
  a0:	000002f8 	strdeq	r0, [r0], -r8
  a4:	00000302 	andeq	r0, r0, r2, lsl #6
	...
  b0:	0000032a 	andeq	r0, r0, sl, lsr #6
  b4:	0000032c 	andeq	r0, r0, ip, lsr #6
  b8:	00000378 	andeq	r0, r0, r8, ror r3
  bc:	0000037c 	andeq	r0, r0, ip, ror r3
  c0:	0000036a 	andeq	r0, r0, sl, ror #6
  c4:	00000374 	andeq	r0, r0, r4, ror r3
	...
  d0:	000004c0 	andeq	r0, r0, r0, asr #9
  d4:	000004ce 	andeq	r0, r0, lr, asr #9
  d8:	000004d4 	ldrdeq	r0, [r0], -r4
  dc:	000004d6 	ldrdeq	r0, [r0], -r6
	...
  e8:	000005f0 	strdeq	r0, [r0], -r0
  ec:	000005fe 	strdeq	r0, [r0], -lr
  f0:	00000604 	andeq	r0, r0, r4, lsl #12
  f4:	00000606 	andeq	r0, r0, r6, lsl #12
	...
 100:	0000011e 	andeq	r0, r0, lr, lsl r1
 104:	00000120 	andeq	r0, r0, r0, lsr #2
 108:	00000126 	andeq	r0, r0, r6, lsr #2
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
        if(wTmp && !bPrinted)
        {
            if (bMinus) TxDData( USART_PC,'-');
 10c:	0000014a 	andeq	r0, r0, sl, asr #2
 110:	00000122 	andeq	r0, r0, r2, lsr #2
            TxDData( USART_PC,((u8)wTmp)+'0');
 114:	00000124 	andeq	r0, r0, r4, lsr #2
	...
 120:	0000011e 	andeq	r0, r0, lr, lsl r1
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 124:	00000120 	andeq	r0, r0, r0, lsr #2
 128:	00000130 	andeq	r0, r0, r0, lsr r1
 12c:	0000014a 	andeq	r0, r0, sl, asr #2
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
 130:	00000122 	andeq	r0, r0, r2, lsr #2
 134:	00000124 	andeq	r0, r0, r4, lsr #2
	...
                else TxDData( USART_PC, '0');
 140:	0000014a 	andeq	r0, r0, sl, asr #2
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
 144:	0000015e 	andeq	r0, r0, lr, asr r1
 148:	00000188 	andeq	r0, r0, r8, lsl #3
 14c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
        wDigit /= 10;
 158:	0000014a 	andeq	r0, r0, sl, asr #2
 15c:	0000015e 	andeq	r0, r0, lr, asr r1
    }
}
 160:	00000188 	andeq	r0, r0, r8, lsl #3
 164:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
    u16 wTmp,wDigit;
    u8 bMinus = 0;

    bPrinted = 0;

    if (wData&0x80) {
 170:	0000015e 	andeq	r0, r0, lr, asr r1
 174:	00000182 	andeq	r0, r0, r2, lsl #3
        bMinus = 1;
        wData = -wData;
 178:	00000186 	andeq	r0, r0, r6, lsl #3
 17c:	00000188 	andeq	r0, r0, r8, lsl #3
	...
 188:	0000015e 	andeq	r0, r0, lr, asr r1
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
    {
        wTmp = (wData/wDigit);
 18c:	00000160 	andeq	r0, r0, r0, ror #2
        if(wTmp && !bPrinted)
 190:	00000186 	andeq	r0, r0, r6, lsl #3
 194:	00000188 	andeq	r0, r0, r8, lsl #3
 198:	0000016a 	andeq	r0, r0, sl, ror #2
 19c:	00000182 	andeq	r0, r0, r2, lsl #3
	...
        {
            if (bMinus) TxDData( USART_PC,'-');
 1a8:	00000078 	andeq	r0, r0, r8, ror r0
            TxDData( USART_PC,((u8)wTmp)+'0');
 1ac:	0000007a 	andeq	r0, r0, sl, ror r0
 1b0:	0000007c 	andeq	r0, r0, ip, ror r0
 1b4:	0000007e 	andeq	r0, r0, lr, ror r0
	...
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 1c0:	00000078 	andeq	r0, r0, r8, ror r0
 1c4:	0000007a 	andeq	r0, r0, sl, ror r0
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
 1c8:	0000007c 	andeq	r0, r0, ip, ror r0
 1cc:	0000007e 	andeq	r0, r0, lr, ror r0
	...
        bMinus = 1;
        wData = -wData;
    }

    wDigit = 100;
    for(bCount = 0; bCount < 3; bCount++)
 1d8:	0000030e 	andeq	r0, r0, lr, lsl #6
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC, '0');
            }
        }
        wData -= wTmp*wDigit;
 1dc:	00000310 	andeq	r0, r0, r0, lsl r3
        wDigit /= 10;
 1e0:	00000320 	andeq	r0, r0, r0, lsr #6
 1e4:	0000034a 	andeq	r0, r0, sl, asr #6
 1e8:	00000312 	andeq	r0, r0, r2, lsl r3
 1ec:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
    }
}


void TxD_Dec_U32(u32 wData)
{
 1f8:	0000030e 	andeq	r0, r0, lr, lsl #6
 1fc:	00000310 	andeq	r0, r0, r0, lsl r3
 200:	00000320 	andeq	r0, r0, r0, lsr #6

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
    {
        wTmp = (wData/wDigit);
 204:	0000034a 	andeq	r0, r0, sl, asr #6
        if(wTmp)
 208:	00000312 	andeq	r0, r0, r2, lsl r3
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
 20c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 218:	0000034a 	andeq	r0, r0, sl, asr #6
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 21c:	0000034c 	andeq	r0, r0, ip, asr #6
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
 220:	0000034e 	andeq	r0, r0, lr, asr #6
 224:	00000360 	andeq	r0, r0, r0, ror #6
	...
                else TxDData( USART_PC,'0');
 230:	00000364 	andeq	r0, r0, r4, ror #6
    u32 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 1000000000;

    for(bCount = 0; bCount < 10; bCount++)
 234:	00000366 	andeq	r0, r0, r6, ror #6
 238:	00000376 	andeq	r0, r0, r6, ror r3
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
 23c:	000003a6 	andeq	r0, r0, r6, lsr #7
        wDigit /= 10;
 240:	0000036a 	andeq	r0, r0, sl, ror #6
 244:	00000372 	andeq	r0, r0, r2, ror r3
	...
    }
}
 250:	00000364 	andeq	r0, r0, r4, ror #6
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
    TxDData( USART_PC, bByte - bTmp*10+'0');
}

void TxD_Dec_U16(u16 wData)
{
 254:	00000366 	andeq	r0, r0, r6, ror #6
 258:	00000376 	andeq	r0, r0, r6, ror r3
 25c:	000003a6 	andeq	r0, r0, r6, lsr #7
 260:	0000036a 	andeq	r0, r0, sl, ror #6
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
    {
        wTmp = (wData/wDigit);
 264:	00000372 	andeq	r0, r0, r2, ror r3
	...
        if(wTmp)
        {
            TxDData( USART_PC,((u8)wTmp)+'0');
 270:	000003a6 	andeq	r0, r0, r6, lsr #7
 274:	000003a8 	andeq	r0, r0, r8, lsr #7
 278:	000003aa 	andeq	r0, r0, sl, lsr #7
            bPrinted = 1;
        }
        else
        {
            if(bPrinted) TxDData( USART_PC,((u8)wTmp)+'0');
 27c:	000003c2 	andeq	r0, r0, r2, asr #7
	...
            else
            {
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
 288:	00000404 	andeq	r0, r0, r4, lsl #8
 28c:	00000406 	andeq	r0, r0, r6, lsl #8
    u8 bCount, bPrinted;
    u16 wTmp,wDigit;
    bPrinted = 0;

    wDigit = 10000;
    for(bCount = 0; bCount < 5; bCount++)
 290:	00000408 	andeq	r0, r0, r8, lsl #8
 294:	0000041a 	andeq	r0, r0, sl, lsl r4
	...
                if(bCount < 4) TxDData( USART_PC,' ');
                else TxDData( USART_PC,'0');
            }
        }
        wData -= wTmp*wDigit;
        wDigit /= 10;
 2a0:	00000454 	andeq	r0, r0, r4, asr r4
 2a4:	00000456 	andeq	r0, r0, r6, asr r4
 2a8:	00000458 	andeq	r0, r0, r8, asr r4
    }
}
 2ac:	0000046e 	andeq	r0, r0, lr, ror #8
	...
}

void TxD_Dec_U8(u8 bByte)
{
    u8 bTmp;
    bTmp = bByte/100;
 2b8:	000004c6 	andeq	r0, r0, r6, asr #9
 2bc:	000004c8 	andeq	r0, r0, r8, asr #9
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
 2c0:	000004cc 	andeq	r0, r0, ip, asr #9
    TxDHex16((lSentData>>16)&0x0000ffff );
    TxDHex16( lSentData&0x0000ffff);
}

void TxD_Dec_U8(u8 bByte)
{
 2c4:	000004de 	ldrdeq	r0, [r0], -lr
	...
    u8 bTmp;
    bTmp = bByte/100;
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
    bByte -= bTmp*100;
 2d0:	00000566 	andeq	r0, r0, r6, ror #10
 2d4:	00000568 	andeq	r0, r0, r8, ror #10
 2d8:	0000056c 	andeq	r0, r0, ip, ror #10
 2dc:	00000582 	andeq	r0, r0, r2, lsl #11
	...
    bTmp = bByte/10;
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
    /*if(bTmp)*/ TxDData( USART_PC, bTmp+'0');
 2ec:	00000024 	andeq	r0, r0, r4, lsr #32
 2f0:	00000070 	andeq	r0, r0, r0, ror r0
 2f4:	0000010c 	andeq	r0, r0, ip, lsl #2
    TxDData( USART_PC, bByte - bTmp*10+'0');
 2f8:	00000044 	andeq	r0, r0, r4, asr #32
 2fc:	00000058 	andeq	r0, r0, r8, asr r0
	...
 308:	ffffffff 	undefined instruction 0xffffffff
	...
