#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jun  6 15:20:08 2022
# Process ID: 5764
# Current directory: C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.453 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12132
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/synth/design_1.vhd:31]
INFO: [Synth 8-3491] module 'design_1_cpu_0_0' declared at 'C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/.Xil/Vivado-5764-DESKTOP-MLS39H4/realtime/design_1_cpu_0_0_stub.vhdl:5' bound to instance 'cpu_0' of component 'design_1_cpu_0_0' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/synth/design_1.vhd:149]
INFO: [Synth 8-638] synthesizing module 'design_1_cpu_0_0' [C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/.Xil/Vivado-5764-DESKTOP-MLS39H4/realtime/design_1_cpu_0_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_cpu_vga_dbg_0_0' declared at 'C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/.Xil/Vivado-5764-DESKTOP-MLS39H4/realtime/design_1_cpu_vga_dbg_0_0_stub.vhdl:5' bound to instance 'cpu_vga_dbg_0' of component 'design_1_cpu_vga_dbg_0_0' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/synth/design_1.vhd:172]
INFO: [Synth 8-638] synthesizing module 'design_1_cpu_vga_dbg_0_0' [C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/.Xil/Vivado-5764-DESKTOP-MLS39H4/realtime/design_1_cpu_vga_dbg_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'design_1_ram_0_0' declared at 'C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/.Xil/Vivado-5764-DESKTOP-MLS39H4/realtime/design_1_ram_0_0_stub.vhdl:5' bound to instance 'ram_0' of component 'design_1_ram_0_0' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/synth/design_1.vhd:191]
INFO: [Synth 8-638] synthesizing module 'design_1_ram_0_0' [C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/.Xil/Vivado-5764-DESKTOP-MLS39H4/realtime/design_1_ram_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_rom_0_0' declared at 'C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/.Xil/Vivado-5764-DESKTOP-MLS39H4/realtime/design_1_rom_0_0_stub.vhdl:5' bound to instance 'rom_0' of component 'design_1_rom_0_0' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/synth/design_1.vhd:199]
INFO: [Synth 8-638] synthesizing module 'design_1_rom_0_0' [C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/.Xil/Vivado-5764-DESKTOP-MLS39H4/realtime/design_1_rom_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_terminal_vga_0_0' declared at 'C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/.Xil/Vivado-5764-DESKTOP-MLS39H4/realtime/design_1_terminal_vga_0_0_stub.vhdl:5' bound to instance 'terminal_vga_0' of component 'design_1_terminal_vga_0_0' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/synth/design_1.vhd:206]
INFO: [Synth 8-638] synthesizing module 'design_1_terminal_vga_0_0' [C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/.Xil/Vivado-5764-DESKTOP-MLS39H4/realtime/design_1_terminal_vga_0_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/synth/design_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1018.453 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_cpu_0_0/design_1_cpu_0_0/design_1_cpu_0_0_in_context.xdc] for cell 'design_1_i/cpu_0'
Finished Parsing XDC File [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_cpu_0_0/design_1_cpu_0_0/design_1_cpu_0_0_in_context.xdc] for cell 'design_1_i/cpu_0'
Parsing XDC File [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_terminal_vga_0_0/design_1_terminal_vga_0_0/design_1_terminal_vga_0_0_in_context.xdc] for cell 'design_1_i/terminal_vga_0'
Finished Parsing XDC File [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_terminal_vga_0_0/design_1_terminal_vga_0_0/design_1_terminal_vga_0_0_in_context.xdc] for cell 'design_1_i/terminal_vga_0'
Parsing XDC File [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_cpu_vga_dbg_0_0/design_1_cpu_vga_dbg_0_0/design_1_cpu_vga_dbg_0_0_in_context.xdc] for cell 'design_1_i/cpu_vga_dbg_0'
Finished Parsing XDC File [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_cpu_vga_dbg_0_0/design_1_cpu_vga_dbg_0_0/design_1_cpu_vga_dbg_0_0_in_context.xdc] for cell 'design_1_i/cpu_vga_dbg_0'
Parsing XDC File [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_ram_0_0/design_1_ram_0_0/design_1_ram_0_0_in_context.xdc] for cell 'design_1_i/ram_0'
Finished Parsing XDC File [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_ram_0_0/design_1_ram_0_0/design_1_ram_0_0_in_context.xdc] for cell 'design_1_i/ram_0'
Parsing XDC File [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_rom_0_0/design_1_rom_0_0/design_1_rom_0_0_in_context.xdc] for cell 'design_1_i/rom_0'
Finished Parsing XDC File [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_rom_0_0/design_1_rom_0_0/design_1_rom_0_0_in_context.xdc] for cell 'design_1_i/rom_0'
Parsing XDC File [C:/Users/assis/OneDrive/햞ea de Trabalho/files_sd_cpu_vga/ZYBO_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_cpu_IBUF'. [C:/Users/assis/OneDrive/햞ea de Trabalho/files_sd_cpu_vga/ZYBO_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'VGA_HS_O'. [C:/Users/assis/OneDrive/햞ea de Trabalho/files_sd_cpu_vga/ZYBO_Master.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'VGA_VS_O'. [C:/Users/assis/OneDrive/햞ea de Trabalho/files_sd_cpu_vga/ZYBO_Master.xdc:153]
Finished Parsing XDC File [C:/Users/assis/OneDrive/햞ea de Trabalho/files_sd_cpu_vga/ZYBO_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/assis/OneDrive/햞ea de Trabalho/files_sd_cpu_vga/ZYBO_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/assis/OneDrive/햞ea de Trabalho/files_sd_cpu_vga/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cpu_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/terminal_vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cpu_vga_dbg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rom_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1018.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1020.234 ; gain = 1.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1020.234 ; gain = 1.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1020.234 ; gain = 1.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1020.234 ; gain = 1.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1020.234 ; gain = 1.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1020.234 ; gain = 1.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_1_cpu_0_0          |         1|
|2     |design_1_cpu_vga_dbg_0_0  |         1|
|3     |design_1_ram_0_0          |         1|
|4     |design_1_rom_0_0          |         1|
|5     |design_1_terminal_vga_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_cpu_0_0_bbox          |     1|
|2     |design_1_cpu_vga_dbg_0_0_bbox  |     1|
|3     |design_1_ram_0_0_bbox          |     1|
|4     |design_1_rom_0_0_bbox          |     1|
|5     |design_1_terminal_vga_0_0_bbox |     1|
|6     |IBUF                           |     3|
|7     |OBUF                           |    18|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1020.234 ; gain = 1.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1020.234 ; gain = 1.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1020.234 ; gain = 1.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1020.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1031.969 ; gain = 13.516
INFO: [Common 17-1381] The checkpoint 'C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  6 15:21:29 2022...
