
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 371.703 ; gain = 98.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/main.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/main.v:45]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.runs/synth_1/.Xil/Vivado-16916-NXL53319/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.runs/synth_1/.Xil/Vivado-16916-NXL53319/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_transceiver' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_transceiver.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_rx.v:12]
	Parameter SYSCLOCK bound to: 100000000 - type: integer 
	Parameter BAUDRATE bound to: 12000000 - type: integer 
	Parameter NEDORD bound to: 6 - type: integer 
	Parameter NEDPAT bound to: 7'b1110000 
	Parameter NEDDLY bound to: 3 - type: integer 
	Parameter CLKPERFRM bound to: 16'b0000000001001111 
	Parameter TBITAT bound to: 16'b0000000000000001 
	Parameter BIT0AT bound to: 16'b0000000000001010 
	Parameter BIT1AT bound to: 16'b0000000000010010 
	Parameter BIT2AT bound to: 16'b0000000000011010 
	Parameter BIT3AT bound to: 16'b0000000000100011 
	Parameter BIT4AT bound to: 16'b0000000000101011 
	Parameter BIT5AT bound to: 16'b0000000000110011 
	Parameter BIT6AT bound to: 16'b0000000000111100 
	Parameter BIT7AT bound to: 16'b0000000001000100 
	Parameter PBITAT bound to: 16'b0000000001001100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_rx.v:96]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_rx.v:12]
INFO: [Synth 8-6157] synthesizing module 'fifo_by_sram' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:4]
INFO: [Synth 8-6157] synthesizing module 'sram_controller_full_speed' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/SRAM/sram_controller_full_speed.v:3]
WARNING: [Synth 8-5788] Register sram_addr_reg in module sram_controller_full_speed is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/SRAM/sram_controller_full_speed.v:39]
WARNING: [Synth 8-5788] Register wr_sram_data_reg in module sram_controller_full_speed is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/SRAM/sram_controller_full_speed.v:26]
WARNING: [Synth 8-5788] Register rd_data_reg in module sram_controller_full_speed is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/SRAM/sram_controller_full_speed.v:56]
INFO: [Synth 8-6155] done synthesizing module 'sram_controller_full_speed' (3#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/SRAM/sram_controller_full_speed.v:3]
WARNING: [Synth 8-5788] Register din_cached_reg in module fifo_by_sram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:43]
WARNING: [Synth 8-5788] Register sram_ui_wrrd_bar_reg in module fifo_by_sram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:60]
WARNING: [Synth 8-5788] Register sram_ui_addr_reg in module fifo_by_sram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:61]
WARNING: [Synth 8-5788] Register sram_ui_wr_data_reg in module fifo_by_sram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:62]
WARNING: [Synth 8-5788] Register dout_reg in module fifo_by_sram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:99]
INFO: [Synth 8-6155] done synthesizing module 'fifo_by_sram' (4#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_tx.v:10]
	Parameter SYSCLOCK bound to: 100000000 - type: integer 
	Parameter BAUDRATE bound to: 12000000 - type: integer 
	Parameter CLKPERFRM bound to: 16'b0000000001010100 
	Parameter TBITAT bound to: 16'b0000000000000001 
	Parameter BIT0AT bound to: 16'b0000000000001001 
	Parameter BIT1AT bound to: 16'b0000000000010010 
	Parameter BIT2AT bound to: 16'b0000000000011010 
	Parameter BIT3AT bound to: 16'b0000000000100010 
	Parameter BIT4AT bound to: 16'b0000000000101011 
	Parameter BIT5AT bound to: 16'b0000000000110011 
	Parameter BIT6AT bound to: 16'b0000000000111011 
	Parameter BIT7AT bound to: 16'b0000000001000100 
	Parameter PBITAT bound to: 16'b0000000001001100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_tx.v:66]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (5#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_transceiver' (6#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_transceiver.v:11]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_tr_inst'. This will prevent further optimization [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/main.v:46]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 426.242 ; gain = 152.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 426.242 ; gain = 152.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 426.242 ; gain = 152.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen_inst'
Finished Parsing XDC File [d:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen_inst'
Parsing XDC File [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/constrs_1/new/io_plan.xdc]
Finished Parsing XDC File [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/constrs_1/new/io_plan.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/constrs_1/new/io_plan.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 762.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 762.906 ; gain = 489.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 762.906 ; gain = 489.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_gen_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 762.906 ; gain = 489.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx_nedge" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fetch_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 762.906 ; gain = 489.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module sram_controller_full_speed 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_by_sram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 1     
Module uart_transceiver 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ur/rx_nedge" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ur/fetch_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ut/tx" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 762.906 ; gain = 489.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen_inst/clk_out' to pin 'clk_gen_inst/bbstub_clk_out/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 762.906 ; gain = 489.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 773.719 ; gain = 500.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 776.539 ; gain = 503.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 776.539 ; gain = 503.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 776.539 ; gain = 503.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 776.539 ; gain = 503.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 776.539 ; gain = 503.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 776.539 ; gain = 503.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 776.539 ; gain = 503.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    37|
|3     |LUT1      |     6|
|4     |LUT2      |    38|
|5     |LUT3      |    11|
|6     |LUT4      |    20|
|7     |LUT5      |    37|
|8     |LUT6      |    29|
|9     |FDCE      |    98|
|10    |FDPE      |    10|
|11    |FDRE      |    79|
|12    |IBUF      |     1|
|13    |IOBUF     |     8|
|14    |OBUF      |    23|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------+---------------------------+------+
|      |Instance                              |Module                     |Cells |
+------+--------------------------------------+---------------------------+------+
|1     |top                                   |                           |   399|
|2     |  uart_tr_inst                        |uart_transceiver           |   373|
|3     |    uart_tx_fifo_inst                 |fifo_by_sram               |   230|
|4     |      sram_controller_full_speed_inst |sram_controller_full_speed |    57|
|5     |    ur                                |uart_rx                    |    75|
|6     |    ut                                |uart_tx                    |    59|
+------+--------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 776.539 ; gain = 503.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 776.539 ; gain = 166.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 776.539 ; gain = 503.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 776.539 ; gain = 514.473
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/_FPGA_/cmod-a7-capacity-test/captest/captest.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 776.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 12:55:31 2019...

*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 371.469 ; gain = 98.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/main.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/main.v:45]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.runs/synth_1/.Xil/Vivado-23736-NXL53319/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.runs/synth_1/.Xil/Vivado-23736-NXL53319/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_transceiver' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_transceiver.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_rx.v:12]
	Parameter SYSCLOCK bound to: 100000000 - type: integer 
	Parameter BAUDRATE bound to: 12000000 - type: integer 
	Parameter NEDORD bound to: 6 - type: integer 
	Parameter NEDPAT bound to: 7'b1110000 
	Parameter NEDDLY bound to: 3 - type: integer 
	Parameter CLKPERFRM bound to: 16'b0000000001001111 
	Parameter TBITAT bound to: 16'b0000000000000001 
	Parameter BIT0AT bound to: 16'b0000000000001010 
	Parameter BIT1AT bound to: 16'b0000000000010010 
	Parameter BIT2AT bound to: 16'b0000000000011010 
	Parameter BIT3AT bound to: 16'b0000000000100011 
	Parameter BIT4AT bound to: 16'b0000000000101011 
	Parameter BIT5AT bound to: 16'b0000000000110011 
	Parameter BIT6AT bound to: 16'b0000000000111100 
	Parameter BIT7AT bound to: 16'b0000000001000100 
	Parameter PBITAT bound to: 16'b0000000001001100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_rx.v:96]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_rx.v:12]
INFO: [Synth 8-6157] synthesizing module 'fifo_by_sram' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:4]
INFO: [Synth 8-6157] synthesizing module 'sram_controller_full_speed' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/SRAM/sram_controller_full_speed.v:3]
WARNING: [Synth 8-5788] Register sram_addr_reg in module sram_controller_full_speed is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/SRAM/sram_controller_full_speed.v:39]
WARNING: [Synth 8-5788] Register wr_sram_data_reg in module sram_controller_full_speed is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/SRAM/sram_controller_full_speed.v:26]
WARNING: [Synth 8-5788] Register rd_data_reg in module sram_controller_full_speed is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/SRAM/sram_controller_full_speed.v:56]
INFO: [Synth 8-6155] done synthesizing module 'sram_controller_full_speed' (3#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/SRAM/sram_controller_full_speed.v:3]
WARNING: [Synth 8-5788] Register din_cached_reg in module fifo_by_sram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:43]
WARNING: [Synth 8-5788] Register sram_ui_wrrd_bar_reg in module fifo_by_sram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:60]
WARNING: [Synth 8-5788] Register sram_ui_addr_reg in module fifo_by_sram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:61]
WARNING: [Synth 8-5788] Register sram_ui_wr_data_reg in module fifo_by_sram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:62]
WARNING: [Synth 8-5788] Register dout_reg in module fifo_by_sram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:99]
INFO: [Synth 8-6155] done synthesizing module 'fifo_by_sram' (4#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/fifo_by_sram.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_tx.v:10]
	Parameter SYSCLOCK bound to: 100000000 - type: integer 
	Parameter BAUDRATE bound to: 12000000 - type: integer 
	Parameter CLKPERFRM bound to: 16'b0000000001010100 
	Parameter TBITAT bound to: 16'b0000000000000001 
	Parameter BIT0AT bound to: 16'b0000000000001001 
	Parameter BIT1AT bound to: 16'b0000000000010010 
	Parameter BIT2AT bound to: 16'b0000000000011010 
	Parameter BIT3AT bound to: 16'b0000000000100010 
	Parameter BIT4AT bound to: 16'b0000000000101011 
	Parameter BIT5AT bound to: 16'b0000000000110011 
	Parameter BIT6AT bound to: 16'b0000000000111011 
	Parameter BIT7AT bound to: 16'b0000000001000100 
	Parameter PBITAT bound to: 16'b0000000001001100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_tx.v:66]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (5#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_transceiver' (6#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/imports/cmod-a7-capacity-test/UART/uart_transceiver.v:11]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_tr_inst'. This will prevent further optimization [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/main.v:46]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 426.445 ; gain = 153.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 426.445 ; gain = 153.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 426.445 ; gain = 153.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen_inst'
Finished Parsing XDC File [d:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen_inst'
Parsing XDC File [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/constrs_1/new/io_plan.xdc]
Finished Parsing XDC File [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/constrs_1/new/io_plan.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/constrs_1/new/io_plan.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 763.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 763.535 ; gain = 490.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 763.535 ; gain = 490.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/_FPGA_/cmod-a7-capacity-test/captest/captest.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_gen_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 763.535 ; gain = 490.598
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx_nedge" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fetch_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 763.535 ; gain = 490.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module sram_controller_full_speed 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_by_sram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 1     
Module uart_transceiver 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ur/rx_nedge" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ur/fetch_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ut/tx" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 763.535 ; gain = 490.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen_inst/clk_out' to pin 'clk_gen_inst/bbstub_clk_out/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 763.535 ; gain = 490.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 773.168 ; gain = 500.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 776.027 ; gain = 503.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 776.027 ; gain = 503.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 776.027 ; gain = 503.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 776.027 ; gain = 503.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 776.027 ; gain = 503.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 776.027 ; gain = 503.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 776.027 ; gain = 503.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    37|
|3     |LUT1      |     6|
|4     |LUT2      |    38|
|5     |LUT3      |    11|
|6     |LUT4      |    20|
|7     |LUT5      |    37|
|8     |LUT6      |    29|
|9     |FDCE      |    98|
|10    |FDPE      |    10|
|11    |FDRE      |    79|
|12    |IBUF      |     1|
|13    |IOBUF     |     8|
|14    |OBUF      |    23|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------+---------------------------+------+
|      |Instance                              |Module                     |Cells |
+------+--------------------------------------+---------------------------+------+
|1     |top                                   |                           |   399|
|2     |  uart_tr_inst                        |uart_transceiver           |   373|
|3     |    uart_tx_fifo_inst                 |fifo_by_sram               |   230|
|4     |      sram_controller_full_speed_inst |sram_controller_full_speed |    57|
|5     |    ur                                |uart_rx                    |    75|
|6     |    ut                                |uart_tx                    |    59|
+------+--------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 776.027 ; gain = 503.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 776.027 ; gain = 166.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 776.027 ; gain = 503.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 776.027 ; gain = 514.566
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/_FPGA_/cmod-a7-capacity-test/captest/captest.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 776.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 13:25:57 2019...
