// Seed: 2490677111
module module_0;
  wire  id_1;
  uwire id_2 = id_2;
  always #1 begin : LABEL_0
    id_2 = 1;
  end
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output wor id_5,
    input wire id_6,
    output wand id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    output tri1 id_11
    , id_16,
    input tri id_12,
    output wand id_13,
    input supply1 id_14
);
  assign id_11 = id_2 << id_1;
  wire id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_18, id_19;
endmodule
