Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:03:30 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_56_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.954ns (30.142%)  route 2.211ns (69.858%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 5.659 - 4.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.170ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.155ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4049, routed)        1.215     2.152    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X135Y454       FDCE                                         r  Delay1No7_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y454       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.231 r  Delay1No7_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.501     2.732    Delay1No6_instance/Y_reg[33]_0[0]
    SLICE_X125Y457       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     2.881 r  Delay1No6_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.009     2.890    Sum12_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X125Y457       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.080 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.106    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X125Y458       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.121 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.147    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y459       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.199 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.445     3.644    Delay1No6_instance/CO[0]
    SLICE_X127Y460       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.695 r  Delay1No6_instance/shiftedFracY_d1[49]_i_10__0/O
                         net (fo=2, routed)           0.227     3.922    Delay1No6_instance/shiftedFracY_d1[49]_i_10__0_n_0
    SLICE_X126Y460       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     4.010 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.097     4.107    Delay1No6_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X126Y460       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     4.197 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.199     4.396    Delay1No7_instance/shiftVal__5[0]
    SLICE_X126Y455       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.448 r  Delay1No7_instance/shiftedFracY_d1[18]_i_3__0/O
                         net (fo=5, routed)           0.338     4.786    Delay1No7_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X121Y458       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.876 r  Delay1No7_instance/shiftedFracY_d1[30]_i_3__0/O
                         net (fo=2, routed)           0.294     5.170    Delay1No6_instance/Y_reg[26]_0[7]
    SLICE_X125Y454       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     5.268 r  Delay1No6_instance/shiftedFracY_d1[14]_i_1__0/O
                         net (fo=1, routed)           0.049     5.317    Sum12_1_impl_instance/FPAddSubOp_instance/D[3]
    SLICE_X125Y454       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4049, routed)        1.012     5.659    Sum12_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X125Y454       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/C
                         clock pessimism              0.359     6.017    
                         clock uncertainty           -0.035     5.982    
    SLICE_X125Y454       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.007    Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.007    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  0.690    




