# riscv-cpu-verilog
five-stage cpu implementing RV32I
