Analysis & Synthesis report for taximeter
Thu Dec 15 21:42:51 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |taximeter|lcd_text:comb_10|lcd_state
  8. State Machine - |taximeter|meter_cal:comb_6|status
  9. State Machine - |taximeter|fee_cal:comb_5|status
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Source assignments for dot_disp:comb_9|lpm_add_sub:Add0|addcore:adder
 14. Source assignments for lcd_text:comb_10|lpm_add_sub:Add0|addcore:adder
 15. Source assignments for clk_div:comb_4|lpm_add_sub:Add0|addcore:adder
 16. Source assignments for dot_matrix:comb_8|lpm_add_sub:Add0|addcore:adder
 17. Source assignments for meter_cal:comb_6|lpm_add_sub:Add0|addcore:adder
 18. Parameter Settings for User Entity Instance: lcd_text:comb_10
 19. Parameter Settings for Inferred Entity Instance: dot_disp:comb_9|lpm_add_sub:Add0
 20. Parameter Settings for Inferred Entity Instance: lcd_text:comb_10|lpm_add_sub:Add0
 21. Parameter Settings for Inferred Entity Instance: clk_div:comb_4|lpm_add_sub:Add0
 22. Parameter Settings for Inferred Entity Instance: dot_matrix:comb_8|lpm_add_sub:Add0
 23. Parameter Settings for Inferred Entity Instance: meter_cal:comb_6|lpm_add_sub:Add0
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Dec 15 21:42:51 2016        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; taximeter                                    ;
; Top-level Entity Name       ; taximeter                                    ;
; Family                      ; ACEX1K                                       ;
; Total logic elements        ; 509                                          ;
; Total pins                  ; 72                                           ;
; Total memory bits           ; 0                                            ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                 ;
+--------------------------------------------------------------+----------------+---------------+
; Option                                                       ; Setting        ; Default Value ;
+--------------------------------------------------------------+----------------+---------------+
; Device                                                       ; EP1K100QC208-3 ;               ;
; Top-level entity name                                        ; taximeter      ; taximeter     ;
; Family name                                                  ; ACEX1K         ; Stratix II    ;
; Type of Retiming Performed During Resynthesis                ; Full           ;               ;
; Resynthesis Optimization Effort                              ; Normal         ;               ;
; Physical Synthesis Level for Resynthesis                     ; Normal         ;               ;
; Use Generated Physical Constraints File                      ; On             ;               ;
; Use smart compilation                                        ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off            ; Off           ;
; Preserve fewer node names                                    ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off            ; Off           ;
; Verilog Version                                              ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93         ; VHDL93        ;
; State Machine Processing                                     ; Auto           ; Auto          ;
; Safe State Machine                                           ; Off            ; Off           ;
; Extract Verilog State Machines                               ; On             ; On            ;
; Extract VHDL State Machines                                  ; On             ; On            ;
; Ignore Verilog initial constructs                            ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On             ; On            ;
; Parallel Synthesis                                           ; Off            ; Off           ;
; NOT Gate Push-Back                                           ; On             ; On            ;
; Power-Up Don't Care                                          ; On             ; On            ;
; Remove Redundant Logic Cells                                 ; Off            ; Off           ;
; Remove Duplicate Registers                                   ; On             ; On            ;
; Ignore CARRY Buffers                                         ; Off            ; Off           ;
; Ignore CASCADE Buffers                                       ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off            ; Off           ;
; Ignore LCELL Buffers                                         ; Off            ; Off           ;
; Ignore SOFT Buffers                                          ; On             ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off            ; Off           ;
; Auto Implement in ROM                                        ; Off            ; Off           ;
; Optimization Technique                                       ; Area           ; Area          ;
; Carry Chain Length                                           ; 32             ; 32            ;
; Cascade Chain Length                                         ; 2              ; 2             ;
; Auto Carry Chains                                            ; On             ; On            ;
; Auto Open-Drain Pins                                         ; On             ; On            ;
; Auto ROM Replacement                                         ; On             ; On            ;
; Auto RAM Replacement                                         ; On             ; On            ;
; Auto Clock Enable Replacement                                ; On             ; On            ;
; Strict RAM Replacement                                       ; Off            ; Off           ;
; Auto Resource Sharing                                        ; Off            ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off            ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off            ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On             ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On             ; On            ;
; HDL message level                                            ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100            ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100            ; 100           ;
; Block Design Naming                                          ; Auto           ; Auto          ;
; Synthesis Effort                                             ; Auto           ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On             ; On            ;
; Analysis & Synthesis Message Level                           ; Medium         ; Medium        ;
+--------------------------------------------------------------+----------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+
; bcd_seg.v                        ; yes             ; User Verilog HDL File        ; C:/Users/jaemin/Desktop/f최종/taximeter/bcd_seg.v                       ;
; clk_div.v                        ; yes             ; User Verilog HDL File        ; C:/Users/jaemin/Desktop/f최종/taximeter/clk_div.v                       ;
; dot_disp.v                       ; yes             ; User Verilog HDL File        ; C:/Users/jaemin/Desktop/f최종/taximeter/dot_disp.v                      ;
; ../ta.v                          ; yes             ; User Verilog HDL File        ; c:/altera/90sp2/quartus/ta.v                                            ;
; meter_cal.v                      ; yes             ; User Verilog HDL File        ; C:/Users/jaemin/Desktop/f최종/taximeter/meter_cal.v                     ;
; dot_matrix.v                     ; yes             ; User Verilog HDL File        ; C:/Users/jaemin/Desktop/f최종/taximeter/dot_matrix.v                    ;
; stop_watch_top.v                 ; yes             ; User Verilog HDL File        ; C:/Users/jaemin/Desktop/f최종/taximeter/stop_watch_top.v                ;
; fee_cal.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/jaemin/Desktop/f최종/taximeter/fee_cal.v                       ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc           ;
; addcore.tdf                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.tdf            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Total logic elements              ; 509     ;
; Total combinational functions     ; 494     ;
;     -- Total 4-input functions    ; 321     ;
;     -- Total 3-input functions    ; 74      ;
;     -- Total 2-input functions    ; 52      ;
;     -- Total 1-input functions    ; 47      ;
;     -- Total 0-input functions    ; 0       ;
; Total registers                   ; 110     ;
; Total logic cells in carry chains ; 39      ;
; I/O pins                          ; 72      ;
; Maximum fan-out node              ; reset   ;
; Maximum fan-out                   ; 63      ;
; Total fan-out                     ; 1961    ;
; Average fan-out                   ; 3.38    ;
+-----------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                 ; Library Name ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------+--------------+
; |taximeter                            ; 509 (0)     ; 110          ; 0           ; 72   ; 399 (0)      ; 15 (0)            ; 95 (0)           ; 39 (0)          ; 0 (0)      ; |taximeter                                                                          ; work         ;
;    |bcd_seg:comb_7|                   ; 136 (136)   ; 16           ; 0           ; 0    ; 120 (120)    ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |taximeter|bcd_seg:comb_7                                                           ; work         ;
;    |clk_div:comb_4|                   ; 18 (12)     ; 8            ; 0           ; 0    ; 10 (4)       ; 3 (3)             ; 5 (5)            ; 7 (1)           ; 0 (0)      ; |taximeter|clk_div:comb_4                                                           ; work         ;
;       |lpm_add_sub:Add0|              ; 6 (0)       ; 0            ; 0           ; 0    ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |taximeter|clk_div:comb_4|lpm_add_sub:Add0                                          ; work         ;
;          |addcore:adder|              ; 6 (1)       ; 0            ; 0           ; 0    ; 6 (1)        ; 0 (0)             ; 0 (0)            ; 6 (1)           ; 0 (0)      ; |taximeter|clk_div:comb_4|lpm_add_sub:Add0|addcore:adder                            ; work         ;
;             |a_csnbuffer:result_node| ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |taximeter|clk_div:comb_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node    ; work         ;
;    |dot_disp:comb_9|                  ; 53 (49)     ; 5            ; 0           ; 0    ; 48 (44)      ; 2 (2)             ; 3 (3)            ; 5 (1)           ; 0 (0)      ; |taximeter|dot_disp:comb_9                                                          ; work         ;
;       |lpm_add_sub:Add0|              ; 4 (0)       ; 0            ; 0           ; 0    ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |taximeter|dot_disp:comb_9|lpm_add_sub:Add0                                         ; work         ;
;          |addcore:adder|              ; 4 (1)       ; 0            ; 0           ; 0    ; 4 (1)        ; 0 (0)             ; 0 (0)            ; 4 (1)           ; 0 (0)      ; |taximeter|dot_disp:comb_9|lpm_add_sub:Add0|addcore:adder                           ; work         ;
;             |a_csnbuffer:result_node| ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |taximeter|dot_disp:comb_9|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node   ; work         ;
;    |dot_matrix:comb_8|                ; 19 (13)     ; 10           ; 0           ; 0    ; 9 (3)        ; 4 (4)             ; 6 (6)            ; 7 (1)           ; 0 (0)      ; |taximeter|dot_matrix:comb_8                                                        ; work         ;
;       |lpm_add_sub:Add0|              ; 6 (0)       ; 0            ; 0           ; 0    ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |taximeter|dot_matrix:comb_8|lpm_add_sub:Add0                                       ; work         ;
;          |addcore:adder|              ; 6 (1)       ; 0            ; 0           ; 0    ; 6 (1)        ; 0 (0)             ; 0 (0)            ; 6 (1)           ; 0 (0)      ; |taximeter|dot_matrix:comb_8|lpm_add_sub:Add0|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node| ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |taximeter|dot_matrix:comb_8|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |fee_cal:comb_5|                   ; 72 (72)     ; 17           ; 0           ; 0    ; 55 (55)      ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |taximeter|fee_cal:comb_5                                                           ; work         ;
;    |lcd_text:comb_10|                 ; 155 (144)   ; 29           ; 0           ; 0    ; 126 (115)    ; 0 (0)             ; 29 (29)          ; 12 (1)          ; 0 (0)      ; |taximeter|lcd_text:comb_10                                                         ; work         ;
;       |lpm_add_sub:Add0|              ; 11 (0)      ; 0            ; 0           ; 0    ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |taximeter|lcd_text:comb_10|lpm_add_sub:Add0                                        ; work         ;
;          |addcore:adder|              ; 11 (1)      ; 0            ; 0           ; 0    ; 11 (1)       ; 0 (0)             ; 0 (0)            ; 11 (1)          ; 0 (0)      ; |taximeter|lcd_text:comb_10|lpm_add_sub:Add0|addcore:adder                          ; work         ;
;             |a_csnbuffer:result_node| ; 10 (10)     ; 0            ; 0           ; 0    ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |taximeter|lcd_text:comb_10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node  ; work         ;
;    |meter_cal:comb_6|                 ; 56 (49)     ; 25           ; 0           ; 0    ; 31 (24)      ; 6 (6)             ; 19 (19)          ; 8 (1)           ; 0 (0)      ; |taximeter|meter_cal:comb_6                                                         ; work         ;
;       |lpm_add_sub:Add0|              ; 7 (0)       ; 0            ; 0           ; 0    ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |taximeter|meter_cal:comb_6|lpm_add_sub:Add0                                        ; work         ;
;          |addcore:adder|              ; 7 (1)       ; 0            ; 0           ; 0    ; 7 (1)        ; 0 (0)             ; 0 (0)            ; 7 (1)           ; 0 (0)      ; |taximeter|meter_cal:comb_6|lpm_add_sub:Add0|addcore:adder                          ; work         ;
;             |a_csnbuffer:result_node| ; 6 (6)       ; 0            ; 0           ; 0    ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |taximeter|meter_cal:comb_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node  ; work         ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |taximeter|lcd_text:comb_10|lcd_state                                                                                                                                          ;
+------------------------+----------------------+-------------------+-----------------+-----------------+----------------------+----------------------+------------------------+-----------------+
; Name                   ; lcd_state.clear_disp ; lcd_state.delay_t ; lcd_state.line2 ; lcd_state.line1 ; lcd_state.entry_mode ; lcd_state.disp_onoff ; lcd_state.function_set ; lcd_state.delay ;
+------------------------+----------------------+-------------------+-----------------+-----------------+----------------------+----------------------+------------------------+-----------------+
; lcd_state.delay        ; 0                    ; 0                 ; 0               ; 0               ; 0                    ; 0                    ; 0                      ; 0               ;
; lcd_state.function_set ; 0                    ; 0                 ; 0               ; 0               ; 0                    ; 0                    ; 1                      ; 1               ;
; lcd_state.disp_onoff   ; 0                    ; 0                 ; 0               ; 0               ; 0                    ; 1                    ; 0                      ; 1               ;
; lcd_state.entry_mode   ; 0                    ; 0                 ; 0               ; 0               ; 1                    ; 0                    ; 0                      ; 1               ;
; lcd_state.line1        ; 0                    ; 0                 ; 0               ; 1               ; 0                    ; 0                    ; 0                      ; 1               ;
; lcd_state.line2        ; 0                    ; 0                 ; 1               ; 0               ; 0                    ; 0                    ; 0                      ; 1               ;
; lcd_state.delay_t      ; 0                    ; 1                 ; 0               ; 0               ; 0                    ; 0                    ; 0                      ; 1               ;
; lcd_state.clear_disp   ; 1                    ; 0                 ; 0               ; 0               ; 0                    ; 0                    ; 0                      ; 1               ;
+------------------------+----------------------+-------------------+-----------------+-----------------+----------------------+----------------------+------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------+
; State Machine - |taximeter|meter_cal:comb_6|status ;
+-----------+-----------+-----------+----------------+
; Name      ; status.00 ; status.10 ; status.01      ;
+-----------+-----------+-----------+----------------+
; status.00 ; 0         ; 0         ; 0              ;
; status.01 ; 1         ; 0         ; 1              ;
; status.10 ; 1         ; 1         ; 0              ;
+-----------+-----------+-----------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |taximeter|fee_cal:comb_5|status ;
+-----------+-----------+-----------+--------------+
; Name      ; status.00 ; status.10 ; status.01    ;
+-----------+-----------+-----------+--------------+
; status.00 ; 0         ; 0         ; 0            ;
; status.01 ; 1         ; 0         ; 1            ;
; status.10 ; 1         ; 1         ; 0            ;
+-----------+-----------+-----------+--------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal       ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------+------------------------+
; dot_matrix:comb_8|dot_data0[2]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data0[3]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data1[3]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data0[4]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data1[4]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data2[4]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data0[5]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data2[5]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data1[5]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data0[6]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data1[6]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data2[6]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data0[7]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data1[7]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data0[8]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data1[8]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data2[8]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data0[9]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data1[9]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data2[9]                      ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data0[10]                     ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data1[10]                     ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; dot_matrix:comb_8|dot_data2[10]                     ; dot_matrix:comb_8|WideOr6 ; yes                    ;
; lcd_text:comb_10|status                             ; GND                       ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                           ;                        ;
+-----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; lcd_text:comb_10|lcd_rw                ; Stuck at GND due to stuck port data_in ;
; bcd_seg:comb_7|segout[7]               ; Stuck at GND due to stuck port data_in ;
; fee_cal:comb_5|ten[0..3]               ; Stuck at GND due to stuck port data_in ;
; fee_cal:comb_5|one[0..3]               ; Stuck at GND due to stuck port data_in ;
; bcd_seg:comb_7|common[0..1]            ; Stuck at VCC due to stuck port data_in ;
; lcd_text:comb_10|lcd_state~55          ; Lost fanout                            ;
; lcd_text:comb_10|lcd_state~56          ; Lost fanout                            ;
; lcd_text:comb_10|lcd_state~57          ; Lost fanout                            ;
; fee_cal:comb_5|status.00               ; Lost fanout                            ;
; fee_cal:comb_5|status.01               ; Merged with meter_cal:comb_6|status.01 ;
; fee_cal:comb_5|status.10               ; Merged with meter_cal:comb_6|status.10 ;
; dot_matrix:comb_8|cnt_data[2]          ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 19 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 110   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 44    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Source assignments for dot_disp:comb_9|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+----------------------------+
; Assignment                ; Value ; From ; To                         ;
+---------------------------+-------+------+----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                          ;
+---------------------------+-------+------+----------------------------+


+------------------------------------------------------------------------+
; Source assignments for lcd_text:comb_10|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+----------------------------------------------------------------------+
; Source assignments for clk_div:comb_4|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------+
; Source assignments for dot_matrix:comb_8|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+------------------------------+
; Assignment                ; Value ; From ; To                           ;
+---------------------------+-------+------+------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                            ;
+---------------------------+-------+------+------------------------------+


+------------------------------------------------------------------------+
; Source assignments for meter_cal:comb_6|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_text:comb_10 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; delay          ; 000   ; Unsigned Binary                      ;
; function_set   ; 001   ; Unsigned Binary                      ;
; disp_onoff     ; 010   ; Unsigned Binary                      ;
; entry_mode     ; 011   ; Unsigned Binary                      ;
; line1          ; 100   ; Unsigned Binary                      ;
; line2          ; 101   ; Unsigned Binary                      ;
; delay_t        ; 110   ; Unsigned Binary                      ;
; clear_disp     ; 111   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dot_disp:comb_9|lpm_add_sub:Add0 ;
+------------------------+-------------+--------------------------------------------+
; Parameter Name         ; Value       ; Type                                       ;
+------------------------+-------------+--------------------------------------------+
; LPM_WIDTH              ; 5           ; Untyped                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                    ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                         ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                    ;
; USE_WYS                ; OFF         ; Untyped                                    ;
; STYLE                  ; FAST        ; Untyped                                    ;
; CBXI_PARAMETER         ; add_sub_llh ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                             ;
+------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcd_text:comb_10|lpm_add_sub:Add0 ;
+------------------------+-------------+---------------------------------------------+
; Parameter Name         ; Value       ; Type                                        ;
+------------------------+-------------+---------------------------------------------+
; LPM_WIDTH              ; 12          ; Untyped                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                          ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                     ;
; USE_WYS                ; OFF         ; Untyped                                     ;
; STYLE                  ; FAST        ; Untyped                                     ;
; CBXI_PARAMETER         ; add_sub_3nh ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                              ;
+------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clk_div:comb_4|lpm_add_sub:Add0 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 7           ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_nlh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dot_matrix:comb_8|lpm_add_sub:Add0 ;
+------------------------+-------------+----------------------------------------------+
; Parameter Name         ; Value       ; Type                                         ;
+------------------------+-------------+----------------------------------------------+
; LPM_WIDTH              ; 7           ; Untyped                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                      ;
; LPM_DIRECTION          ; ADD         ; Untyped                                      ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                      ;
; LPM_PIPELINE           ; 0           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                           ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                      ;
; USE_WYS                ; OFF         ; Untyped                                      ;
; STYLE                  ; FAST        ; Untyped                                      ;
; CBXI_PARAMETER         ; add_sub_nlh ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                               ;
+------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: meter_cal:comb_6|lpm_add_sub:Add0 ;
+------------------------+-------------+---------------------------------------------+
; Parameter Name         ; Value       ; Type                                        ;
+------------------------+-------------+---------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                          ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                     ;
; USE_WYS                ; OFF         ; Untyped                                     ;
; STYLE                  ; FAST        ; Untyped                                     ;
; CBXI_PARAMETER         ; add_sub_olh ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                              ;
+------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 15 21:42:48 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off taximeter -c taximeter
Info: Found 1 design units, including 1 entities, in source file bcd_seg.v
    Info: Found entity 1: bcd_seg
Info: Found 1 design units, including 1 entities, in source file clk_div.v
    Info: Found entity 1: clk_div
Info: Found 1 design units, including 1 entities, in source file dot_disp.v
    Info: Found entity 1: dot_disp
Warning: Can't analyze file -- file C:/Users/jaemin/Desktop/f최종/taximeter/taxibete.v is missing
Warning: Can't analyze file -- file C:/Users/jaemin/Desktop/f최종/taximeter/taxi.v is missing
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/90sp2/quartus/ta.v
    Info: Found entity 1: lcd_text
Info: Found 1 design units, including 1 entities, in source file meter_cal.v
    Info: Found entity 1: meter_cal
Info: Found 1 design units, including 1 entities, in source file dot_matrix.v
    Info: Found entity 1: dot_matrix
Info: Found 1 design units, including 1 entities, in source file stop_watch_top.v
    Info: Found entity 1: taximeter
Critical Warning (10846): Verilog HDL Instantiation warning at stop_watch_top.v(20): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at stop_watch_top.v(33): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at stop_watch_top.v(43): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at stop_watch_top.v(58): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at stop_watch_top.v(72): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at stop_watch_top.v(88): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at stop_watch_top.v(100): instance has no name
Info: Elaborating entity "taximeter" for the top level hierarchy
Warning (10136): Verilog HDL Module Declaration warning at stop_watch_top.v(1): port "segout" already exists in the list of ports
Warning (10136): Verilog HDL Module Declaration warning at stop_watch_top.v(1): port "common" already exists in the list of ports
Info: Elaborating entity "clk_div" for hierarchy "clk_div:comb_4"
Warning (10230): Verilog HDL assignment warning at clk_div.v(7): truncated value with size 32 to match size of target (7)
Warning: Using design file fee_cal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: fee_cal
Info: Elaborating entity "fee_cal" for hierarchy "fee_cal:comb_5"
Warning (10036): Verilog HDL or VHDL warning at fee_cal.v(7): object "clk_out" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at fee_cal.v(13): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(60): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(63): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(66): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(69): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(86): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(89): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(92): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(95): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(101): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(107): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(113): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(116): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fee_cal.v(119): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "meter_cal" for hierarchy "meter_cal:comb_6"
Warning (10230): Verilog HDL assignment warning at meter_cal.v(12): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at meter_cal.v(48): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at meter_cal.v(51): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at meter_cal.v(54): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at meter_cal.v(70): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at meter_cal.v(73): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at meter_cal.v(76): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "bcd_seg" for hierarchy "bcd_seg:comb_7"
Warning (10230): Verilog HDL assignment warning at bcd_seg.v(155): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at bcd_seg.v(184): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "dot_matrix" for hierarchy "dot_matrix:comb_8"
Warning (10230): Verilog HDL assignment warning at dot_matrix.v(79): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at dot_matrix.v(94): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at dot_matrix.v(99): inferring latch(es) for variable "dot_data0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dot_matrix.v(99): inferring latch(es) for variable "dot_data1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dot_matrix.v(99): inferring latch(es) for variable "dot_data2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dot_matrix.v(99): inferring latch(es) for variable "dot_data3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dot_matrix.v(99): inferring latch(es) for variable "dot_data4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dot_matrix.v(99): inferring latch(es) for variable "dot_data5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dot_matrix.v(99): inferring latch(es) for variable "dot_data6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dot_matrix.v(99): inferring latch(es) for variable "dot_data7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dot_matrix.v(99): inferring latch(es) for variable "dot_data8", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "dot_data8[0]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[1]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[2]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[3]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[4]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[5]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[6]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[7]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[8]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[9]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[10]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[11]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[12]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data8[13]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[0]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[1]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[2]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[3]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[4]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[5]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[6]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[7]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[8]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[9]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[10]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[11]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[12]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data7[13]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[0]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[1]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[2]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[3]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[4]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[5]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[6]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[7]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[8]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[9]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[10]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[11]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[12]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data6[13]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[0]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[1]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[2]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[3]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[4]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[5]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[6]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[7]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[8]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[9]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[10]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[11]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[12]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data5[13]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[0]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[1]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[2]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[3]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[4]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[5]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[6]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[7]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[8]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[9]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[10]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[11]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[12]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data4[13]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[0]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[1]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[2]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[3]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[4]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[5]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[6]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[7]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[8]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[9]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[10]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[11]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[12]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data3[13]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[0]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[1]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[2]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[3]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[4]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[5]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[6]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[7]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[8]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[9]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[10]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[11]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[12]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data2[13]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[0]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[1]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[2]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[3]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[4]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[5]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[6]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[7]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[8]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[9]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[10]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[11]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[12]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data1[13]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[0]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[1]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[2]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[3]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[4]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[5]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[6]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[7]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[8]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[9]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[10]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[11]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[12]" at dot_matrix.v(99)
Info (10041): Inferred latch for "dot_data0[13]" at dot_matrix.v(99)
Info: Elaborating entity "dot_disp" for hierarchy "dot_disp:comb_9"
Warning (10230): Verilog HDL assignment warning at dot_disp.v(23): truncated value with size 32 to match size of target (5)
Warning (10235): Verilog HDL Always Construct warning at dot_disp.v(36): variable "dot_data0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at dot_disp.v(40): variable "dot_data1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at dot_disp.v(44): variable "dot_data2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at dot_disp.v(48): variable "dot_data3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at dot_disp.v(52): variable "dot_data4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at dot_disp.v(56): variable "dot_data5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at dot_disp.v(60): variable "dot_data6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at dot_disp.v(64): variable "dot_data7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at dot_disp.v(68): variable "dot_data8" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at dot_disp.v(72): variable "dot_data9" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "lcd_text" for hierarchy "lcd_text:comb_10"
Warning (10240): Verilog HDL Always Construct warning at ta.v(13): inferring latch(es) for variable "status", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at ta.v(89): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ta.v(96): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ta.v(103): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ta.v(110): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ta.v(117): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ta.v(124): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ta.v(131): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ta.v(138): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ta.v(928): truncated value with size 32 to match size of target (1)
Info (10041): Inferred latch for "status" at ta.v(13)
Info: Inferred 5 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "dot_disp:comb_9|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "lcd_text:comb_10|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "clk_div:comb_4|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "dot_matrix:comb_8|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "meter_cal:comb_6|Add0"
Info: Elaborated megafunction instantiation "dot_disp:comb_9|lpm_add_sub:Add0"
Info: Instantiated megafunction "dot_disp:comb_9|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "5"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "dot_disp:comb_9|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "dot_disp:comb_9|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "dot_disp:comb_9|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "dot_disp:comb_9|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "dot_disp:comb_9|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "dot_disp:comb_9|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "dot_disp:comb_9|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "dot_disp:comb_9|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "dot_disp:comb_9|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "dot_disp:comb_9|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "lcd_text:comb_10|lpm_add_sub:Add0"
Info: Instantiated megafunction "lcd_text:comb_10|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "12"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "lcd_text:comb_10|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "lcd_text:comb_10|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "lcd_text:comb_10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lcd_text:comb_10|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "lcd_text:comb_10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lcd_text:comb_10|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "lcd_text:comb_10|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lcd_text:comb_10|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "clk_div:comb_4|lpm_add_sub:Add0"
Info: Instantiated megafunction "clk_div:comb_4|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "clk_div:comb_4|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "clk_div:comb_4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "clk_div:comb_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "clk_div:comb_4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "clk_div:comb_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "clk_div:comb_4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "clk_div:comb_4|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "clk_div:comb_4|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "meter_cal:comb_6|lpm_add_sub:Add0"
Info: Instantiated megafunction "meter_cal:comb_6|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "meter_cal:comb_6|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "meter_cal:comb_6|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "meter_cal:comb_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "meter_cal:comb_6|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "meter_cal:comb_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "meter_cal:comb_6|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "meter_cal:comb_6|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "meter_cal:comb_6|lpm_add_sub:Add0"
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data1[3]" merged with LATCH primitive "dot_matrix:comb_8|dot_data0[2]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data1[7]" merged with LATCH primitive "dot_matrix:comb_8|dot_data0[2]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data1[4]" merged with LATCH primitive "dot_matrix:comb_8|dot_data0[3]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data1[8]" merged with LATCH primitive "dot_matrix:comb_8|dot_data0[3]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data0[7]" merged with LATCH primitive "dot_matrix:comb_8|dot_data0[3]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data2[5]" merged with LATCH primitive "dot_matrix:comb_8|dot_data0[4]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data2[9]" merged with LATCH primitive "dot_matrix:comb_8|dot_data0[4]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data1[5]" merged with LATCH primitive "dot_matrix:comb_8|dot_data0[4]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data1[9]" merged with LATCH primitive "dot_matrix:comb_8|dot_data0[4]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data0[8]" merged with LATCH primitive "dot_matrix:comb_8|dot_data0[4]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data2[8]" merged with LATCH primitive "dot_matrix:comb_8|dot_data2[4]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data0[9]" merged with LATCH primitive "dot_matrix:comb_8|dot_data0[5]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data2[6]" merged with LATCH primitive "dot_matrix:comb_8|dot_data1[6]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data2[10]" merged with LATCH primitive "dot_matrix:comb_8|dot_data1[6]"
    Info: Duplicate LATCH primitive "dot_matrix:comb_8|dot_data1[10]" merged with LATCH primitive "dot_matrix:comb_8|dot_data1[6]"
Warning: Latch dot_matrix:comb_8|dot_data0[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal dot_matrix:comb_8|cnt_data[2]
Warning: Latch dot_matrix:comb_8|dot_data0[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal dot_matrix:comb_8|cnt_data[0]
Warning: Latch dot_matrix:comb_8|dot_data0[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal dot_matrix:comb_8|cnt_data[0]
Warning: Latch dot_matrix:comb_8|dot_data2[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal dot_matrix:comb_8|cnt_data[2]
Warning: Latch dot_matrix:comb_8|dot_data0[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal dot_matrix:comb_8|cnt_data[0]
Warning: Latch dot_matrix:comb_8|dot_data0[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal dot_matrix:comb_8|cnt_data[0]
Warning: Latch dot_matrix:comb_8|dot_data1[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal dot_matrix:comb_8|cnt_data[2]
Warning: Latch dot_matrix:comb_8|dot_data0[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal dot_matrix:comb_8|cnt_data[2]
Warning: LATCH primitive "dot_matrix:comb_8|dot_data0[10]" is permanently enabled
Warning: LATCH primitive "dot_matrix:comb_8|dot_data0[3]" is permanently enabled
Warning: LATCH primitive "dot_matrix:comb_8|dot_data0[4]" is permanently enabled
Warning: LATCH primitive "dot_matrix:comb_8|dot_data2[4]" is permanently enabled
Warning: LATCH primitive "dot_matrix:comb_8|dot_data0[5]" is permanently enabled
Warning: LATCH primitive "dot_matrix:comb_8|dot_data0[6]" is permanently enabled
Warning: LATCH primitive "dot_matrix:comb_8|dot_data1[6]" is permanently enabled
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin " renamed_port_2" is stuck at GND
    Warning (13410): Pin " renamed_port_18" is stuck at VCC
    Warning (13410): Pin " renamed_port_17" is stuck at VCC
    Warning (13410): Pin "segout[7]" is stuck at GND
    Warning (13410): Pin "common[0]" is stuck at VCC
    Warning (13410): Pin "common[1]" is stuck at VCC
    Warning (13410): Pin "lcd_rw" is stuck at GND
Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below.
    Info: Register "lcd_text:comb_10|lcd_state~55" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_text:comb_10|lcd_state~56" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_text:comb_10|lcd_state~57" lost all its fanouts during netlist optimizations.
    Info: Register "fee_cal:comb_5|status.00" lost all its fanouts during netlist optimizations.
Info: Implemented 581 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 67 output pins
    Info: Implemented 509 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Thu Dec 15 21:42:51 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


