INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ipshared/4624/uiFDMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uiFDMA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_uiFDMA_0_0/sim/design_1_uiFDMA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_uiFDMA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/sim/bd_f60c_slot_1_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_1_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/sim/bd_f60c_slot_1_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_1_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/sim/bd_f60c_slot_1_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_1_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/sim/bd_f60c_slot_1_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_1_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/sim/bd_f60c_slot_1_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_1_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_12/sim/bd_f60c_slot_2_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_2_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_13/sim/bd_f60c_slot_2_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_2_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_14/sim/bd_f60c_slot_2_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_2_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_15/sim/bd_f60c_slot_2_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_2_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_16/sim/bd_f60c_slot_2_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c_slot_2_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f60c
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_ds_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_1
INFO: [VRFC 10-311] analyzing module design_1_ps7_0_axi_periph_2
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_15SPJYW
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_XU9C55
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7HNO1D
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_UYSKKA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoDMA_Top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_addr' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:55]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_ba' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_cas_n' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_ck_n' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_ck_p' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_cke' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_cs_n' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:61]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_dm' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_dq' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:63]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_dqs_n' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_dqs_p' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:65]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_odt' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:66]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_ras_n' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:67]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_reset_n' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:68]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DDR_we_n' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'FIXED_IO_ddr_vrn' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'FIXED_IO_ddr_vrp' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'FIXED_IO_mio' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:73]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'FIXED_IO_ps_clk' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:74]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'FIXED_IO_ps_porb' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:75]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'FIXED_IO_ps_srstb' is not allowed [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:76]
ERROR: [VRFC 10-4982] syntax error near ')' [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:126]
ERROR: [VRFC 10-4982] syntax error near '<=' [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:131]
ERROR: [VRFC 10-4982] syntax error near '<=' [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:133]
ERROR: [VRFC 10-2969] 'rst_cnt' is not a type [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:127]
ERROR: [VRFC 10-2951] 'rst_cnt' is not a constant [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:130]
ERROR: [VRFC 10-2969] 'rst_cnt' is not a type [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:131]
ERROR: [VRFC 10-2969] 'rst_cnt' is not a type [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:133]
ERROR: [VRFC 10-2865] module 'VideoDMA_Top' ignored due to previous errors [E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.srcs/sources_1/new/VideoDMA_Top.v:23]
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_2/sim/design_1_rst_ps7_0_50M_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps7_0_50M_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_axi_uart16550_0_0/sim/design_1_axi_uart16550_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_uart16550_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0'
