`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:47:13 CST (Jun  9 2025 08:47:13 UTC)

module dut_N_Mux_1_2_155_1(in2, ctrl1, out1);
  input in2, ctrl1;
  output out1;
  wire in2, ctrl1;
  wire out1;
  wire n_0;
  NOR2X4 g10(.A (ctrl1), .B (n_0), .Y (out1));
  CLKINVX12 g11(.A (in2), .Y (n_0));
endmodule


