<html>
<head> 
<title> Siva Kumar Sastry Hari </title>
<script type="text/javascript">

  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-26751203-1']);
  _gaq.push(['_trackPageview']);

  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();

</script>

<style type="text/css" media="screen">
@import "general.css"; /* Mostly just text styling. */

body {
	margin:20px 0px; padding:0px; /* Need to set body margin and padding to get consistency between browsers. */
	text-align:center; /* Hack for IE5/Win */
	}
	
#Content {
	width:800px;
	margin:0px auto; /* Right and left margin widths set to "auto" */
	text-align:left; /* Counteract to IE5/Win Hack */
	padding:15px;
	border:1px dashed #333;
	background-color:#eee;
	}
</style>

</head>
<body>
<div id="Content"> 

<a name="top" />
<br>

<table>
<tr>
	<td> <img src=images/siva_small.jpg height=250 width=255> </td>
	<td width="10%"> </td>
	<td> <font size="4"> <b>Siva Kumar Sastry Hari</b> </font> <br> <br>
		Sr. Research Scientist <br>
		Architecture Research Group <br>
		NVIDIA <br>
		<i>Email:</i> shari [at] nvidia [dot] com  <br>
		<a href=https://scholar.google.com/citations?hl=en&user=BBdw0YwAAAAJ>Google Scholar page</a>  <br>
		<a href=http://research.nvidia.com/person/siva-hari>My NVIDIA page</a> 

		</td>
</tr>
<table>
<br>


<p> Siva Hari is a Senior Research Scientist in the Computer Architecture
Research Group at NVIDIA.  His research interests are in
the fields of computer architecture, artificial intelligence, and systems. 
His current research focus is on making autonomous systems safe and HPC
 systems resilient via software and architecture level solutions. 
He obtained his Ph.D. and M.S. from the <a
    href="http://www.cs.uiuc.edu">Computer Science Department</a> at <a
    href="http://www.illinois.edu">University of Illinois at
Urbana-Champaign</a> and Bachelor's degree from the <a
href=http://www.cse.iitm.ac.in>Computer Science and Engineering Department</a>
at <a href=http://www.iitm.ac.in>Indian Institute of Technology (IIT) Madras</a>.
</p>

<p>
He received the 2014
<a
href="http://cs.illinois.edu/prospective-students/graduate-students/ms-phd-programs/graduate-fellowships-awards/david-j-kuck-outs">David
J. Kuck Outstanding Ph.D. Thesis Award</a> from the Computer Science Department at the University
of Illinois. He also received the <a
href="http://cs.illinois.edu/graduate/awards#deptfellow">W.J. Poppelbaum
Memorial Award</a> from the Computer Science Department at the University of Illinois
at Urbana-Champaign in 2012 for academic merit and creativity in computer
hardware or architecture. One of the papers he co-authored was selected for the 
IEEE Micro's Top Picks 2013 and another was recognized as the Best Paper Award Runner-up at DSN 2018. 
He has interned at Intel and Sun Microsystems. 
<!-- I also won the Margarida Jacome Best Poster Award in
2012, two posters were selected for this award from 56 showcased projects from
15 universities at the GSRC Annual Symposium.  
My <a
href="http://dl.acm.org/authorize?6607790">Relyzer paper</a>, originally
published in ASPLOS 2012, was selected for the <a
href="http://illinois.edu/lb/article/4485/70499">IEEE Micro's Top Picks
2013</a>, only eleven papers were chosen from top computer architecture papers
in 2012.  -->

</p>
<!-- Here's my <a href="siva_hari.pdf">CV</a>. -->

<!--https://sites.google.com/site/ieeemicro/call-for-papers/top-picks-2013-->

<br><br>

<!-- My research interests include computer architecture, compilers, and
parallel architectures. I am also interested in fault-tolerant hardware
design.

<br><br>
-->

<!-- Here's my resume: <a href="siva_hari.pdf">pdf</a> (updated on 20 Jan 2011) <br>
My current research statement: <a href="research_statement.pdf">pdf</a> (updated on 25 Feb 2010) <br> -->
<!-- Here's the list of my publications: <a href="pubs.html">pubs</a> -->

<hr>
<table border=0 width="100%"> <tr>
<td align="center" width="25%"> <h4> <a href="#pubs"> Publications </a> </h4> </td>
<td align="center" width="25%"> <h4> <a href="#talks">Talks/Posters </a> </h4> </td>
<td align="center" width="25%"> <h4> <a href="#theses">Theses </a> </h4> </td>
<td align="center" width="25%"> <h4> <a href="#software">Software</a> </h4> </td>

</tr> </table>
<hr>

<a name="pubs" />
<table border=0 width="100%"> <tr>
<td  align="left"> <h2> Publications:</h2> </td>
<td align="right"> <a href="#top">Top</a> </td>
</tr> </table>

<ol>
<!-- <h3> 2012</h3> -->


<li>
	<a href=https://arxiv.org/abs/2006.04984>Making Convolutions Resilient via Algorithm-Based Error Detection Techniques</a> <br>
	<b>S. K. S. Hari</b>, M. B. Sullivan, T. Tsai, S. W. Keckler<br>
	<i> <b>arXiv'20</b> </i>
                  <br />
                  <br />
</li>
<li>
	<a href="http://rsim.cs.illinois.edu/Pubs/20-DSML-PyTorchFI.pdf"> PyTorchFI: A Runtime Perturbation Tool for DNNs</a> <br>
	A. Mahmoud, N. Aggarwal, A. Nobbe, J.R.S. Vicarte, S.V. Adve, C.W. Fletcher, I. Frosio, and <b>S.K.S. Hari</b><br>
	<i> <b>DSN-S'20</b>: IEEE/IFIP International Conference on Dependable Systems and Networks – Supplemental Volume</i>, 2020, 
	presented at the <i> Workshop on Dependable and Secure Machine Learning (DSML)</i>, 2020
                  <br />
                  <br />
</li>
<li>
	<a href=https://arxiv.org/abs/2005.01445>Estimating Silent Data Corruption Rates Using a Two-Level Model</a> <br>
	<b>S. K. S. Hari</b>, P. Rech, T. Tsai, M. Stephenson, A. Zulfiqar, M. B. Sullivan, P. Shirvani, P. Racunas, J. Emer, and S. W. Keckler<br>
	<i> <b>arXiv'20</b> </i>
                  <br />
                  <br />
</li>
<li>
	<a href="http://amahmou2.web.engr.illinois.edu/files/20-SARA-hardnn.pdf">
	Feature Map Vulnerability Evaluation in CNNs </a> <br>
	A. Mahmoud, <b>S. K. S. Hari</b>, C. Fletcher, S. Adve, C. Sakr, N. Shanbag, P. Molchanov, M. B. Sullivan, T. Tsai, and S. W. Keckler<br>
	<i> <b>SARA'20</b>: Workshop on Secure and Resilient Autonomy (SARA)</i>, 2020 <br>
	Full paper with lot more details is available on <a href="https://arxiv.org/abs/2002.09786">arXiv</a>.
		<br />
                <br />
</li>

<li>
	<a href="https://lph.ece.utexas.edu/merez/uploads/MattanErez/ics19_gpusnapshot.pdf">
	GPU Snapshot: Checkpoint Offloading for GPU-Dense Systems </a> <br> 
	K. Lee, M. B. Sullivan, <b>S. K. S. Hari</b>, T. Tsai, S. W. Keckler, M. Erez<br>
	<i> <b>ICS'19</b>: International Conference on Supercomputing</i>, 2019
                  <br />
                  <br />
</li>

<li>
	<a href="https://saurabhjha1.github.io/pubs/DSN2019.pdf"> 
	ML-based Fault Injection for Autonomous Vehicles: A Case for Bayesian Fault Injection </a> <br>
	S. Jha, S. S. Banerjee, T. Tsai, <b>S. K. S. Hari</b>, M. B. Sullivan, Z. T. Kalbarczyk, S. W. Keckler, R. K. Iyer<br>
	<i> <b>DSN'19</b>: IEEE/IFIP International Conference on Dependable Systems and Networks</i>, 2019
                  <br />
                  <br />
</li>

<li>
	Towards analytically evaluating the error resilience of GPU Programs <br>
	A. R. Anwer, G. Li, K. Pattabiraman, <b>S. K. S. Hari</b>, M. B. Sullivan, T. Tsai <br>
	<i> <b>SELSE'19</b>: IEEE Workshop on Silicon Errors in Logic - System Effects</i>, 2019
                  <br />
                  <br />
</li>

<li>
	<a href="https://ieeexplore.ieee.org/document/8805794"> 
	On the Trend of Resilience for GPU-Dense Systems </a> <br>
	K. Lee, M. B. Sullivan, <b>S. K. S. Hari</b>, T. Tsai, S. W. Keckler, M. Erez<br>
	<i> <b>DSN-S'19</b>: IEEE/IFIP International Conference on Dependable Systems and Networks – Supplemental Volume</i>, 2019, also presented at
	the <i> IEEE Workshop on Silicon Errors in Logic - System Effects</i>, 2019
                  <br />
                  <br />
</li>
	
<li>
	<a href="https://dl.acm.org/citation.cfm?id=3291746">
	Optimizing Software-Directed Instruction Replication for GPU Error Detection</a> <br>
	A. Mahmoud, <b>S. K. S. Hari</b>, M. Sullivan, T. Tsai, and S. Keckler<br>
	<i> <b>SC'18</b>: International Conference for High-Performance Computing, Networking, Storage and Analysis</i>, 2018 (acceptance rate: ~19%)
                  <br />
                  <br />
</li>

<li>
	<a href="https://research.nvidia.com/sites/default/files/pubs/2018-11_Kayotee%3A-A-Fault/kayotee_art_2018.pdf">
	Kayotee: A Fault Injection-based System to Assess  the Safety and Reliability of Autonomous Vehicles to  Faults and Errors</a> <br>
	S. Jha, T. Tsai, <b>S. K. S. Hari</b>, M. Sullivan, Z. Kalbarczyk, S. W. Keckler, and R. Iyer<br>
	<i> <b>ART'18</b>: IEEE International Workshop on Automotive Reliability & Test</i>, 2018
                  <br />
                  <br />
</li>

	
<li>
	<a href="https://ieeexplore.ieee.org/document/8574584">
	SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection</a> <br>
	M. Sullivan, <b>S. K. S. Hari</b>, B. Zimmer, T. Tsai, and S. Keckler<br>
	<i> <b>MICRO'18</b>: IEEE/ACM International Symposium on Microarchitecture</i>, 2018 (acceptance rate: ~21%)
                  <br />
                  <br />
</li>
	
<li>
	<a href="http://research.nvidia.com/sites/default/files/pubs/2018-06_Modeling-Soft-Error/18-DSN-Li-Trident_0.pdf"> 
	Modeling Soft Error Propagation in Programs</a> <br>
	G. Li, K. Pattabiraman, <b>S. K. S. Hari</b>, M. Sullivan, and T. Tsai,  <br>
	<i> <b>DSN'18</b>: IEEE/IFIP International Conference on Dependable Systems and Networks</i>, 2018 (acceptance rate: ~25%) <br>
	<b>Best Paper Awared Runner-Up</b>
                  <br />
                  <br />
</li>

<li>
	<a href="http://blogs.ubc.ca/karthik/files/2017/09/DNN-SC17.pdf">
	Understanding Error Propagation in Deep-Learning Neural Networks (DNN) Accelerators and Applications</a> <br>
	G. Li, <b>S. K. S. Hari</b>, M. Sullivan, T. Tsai, K. Pattabiraman, J. Emer, S. Keckler <br>
	<i> <b>SC'17</b>: International Conference for High-Performance Computing, Networking, Storage and Analysis</i>, 2017 (acceptance rate: ~19%)
                  <br />
                  <br />
</li>

<li>
	<a href="http://ieeexplore.ieee.org/document/7975296/">SASSIFI: An
	Architecture-level Fault Injection Tool for GPU Application Resilience Evaluation </a> <br>
	
	<b>S. K. S. Hari</b>, T. Tsai, M. Stephenson, S. Keckler, J. Emer  <br />
	<i> <b>ISPASS'17</b>: IEEE International Symposium on Performance Analysis of Systems and Software</i>, 2017 (acceptance rate: ~30%)
                  <br />
                  <br />
</li>

<li>
	<a href="http://ieeexplore.ieee.org/document/7783745/">Approxilyzer: Towards A Systematic Framework for Instruction-Level Approximate Computing and its Application to Hardware Resiliency</a> <br>
	R. Venkatagiri, A. Mahmoud, <b> S. K. S. Hari</b>, S. Adve <br>
	<i> <b>MICRO'16</b>: IEEE/ACM International Symposium on Microarchitecture</i>, 2016 (acceptance rate: ~21%)
                  <br />
                  <br />
</li>

<li>
	<a href="http://research.nvidia.com/sites/default/files/pubs/2016-03_An-Analytical-Model/sullivan2016hardening.pdf">
		An Analytical Model for Hardened Latch Selection and Exploration</a> <br>
	M. Sullivan, B. Zimmer, <b>S. K. S. Hari</b>, T. Tsai, S. Keckler <br>
	<i><b>SELSE'16</b>: IEEE Workshop on Silicon Errors in Logic - System Effects</i>, 2016
                  <br />
                  <br />
</li>

	<li>
		<a href="http://ieeexplore.ieee.org/document/7284065/">Flexible Software Profiling of GPU Architectures</a>
        <br> 
	M. Stephenson, <b>S. K. S. Hari</b>, Y. Lee, E. Ebrahimi, D. Johnson, D.Nellans, M. O’Connor, S. W. Keckler <br>
	<i> <b>ISCA'15</b>: International Symposium on Computer Architecture</i>, 2015 (acceptance rate: ~19%)
                  <br />
                  <br />
                </li>

	<li>
	<a href="https://dl.acm.org/citation.cfm?id=2751237">Locality-Driven Dynamic GPU Cache Bypassing</a>
<br>
	C. Li, S. L. Song, H. Dai, A. Sidelnik, <b>S. K. S. Hari</b>, and H.  Zhou
<br>
<i> <b>ICS'15</b>: International Conference on Supercomputing</i>, 2015 (acceptance rate: ~25%)
<br />
<br />
</li>
	
	<li>
        <a href="https://www.cs.utexas.edu/~skeckler/pubs/SELSE_2015_SASSIFI.pdf"> SASSIFI:Evaluating Resilience of GPU Applications</a><br> 
	S. K. S. Hari, T. Tsai, M. Stephenson, S. W. Keckler, and J. Emer. <br> 
	<i> <b>SELSE'15</b>: IEEE Workshop of Silicon Errors in Logic - System Effects (SELSE)</i>, 2015
                  <br />
                  <br />
                </li>

	
	<li>
        <a href="http://dl.acm.org/citation.cfm?id=2656342"> Hardware Fault Recovery for I/O Intensive Applications</a><br> 
	P. Ramachandran, <b>S. K. S. Hari</b>, M. Li, and S. V. Adve<br> 
	<i> <b>TACO'14</b>:Transactions on Architecture and Code Optimization</i>, 2014
                  <br />
                  <br />
                </li>

	<li>
	<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6853212&isnumber=6853187">
        GangES: Gang Error Simulation for Hardware Resiliency Evaluation</a><br> 
	<b>S. K. S. Hari</b>, R. Venkatagiri, S. V. Adve, and H. Naeimi <br> 
	<i><b>ISCA'14</b>: International Symposium on Computer Architecture</i>, 2014 
                  <br />
                  <br />
                </li>

	<li>
	<a href="http://softerrors.info/selse/images/selse_2014/papers/selse_2014_35_paper.pdf">
        Measuring the Radiation Reliability of SRAM Structures in GPUs Designed for HPC</a><br> 
	P. Rech, L. Carro, N. Wang, T. Tsai, <b>S. K. S. Hari</b>, and S. W. Keckler <br> 
	<i><b>SELSE'14</b>: IEEE Workshop on Silicon Errors in Logic - System Effects </i>, 2014 
                  <br />
                  <br />
                </li>


	<li>
	<a href="http://dx.doi.org/10.1109/MM.2013.30">
        Relyzer: Application Resiliency Analyzer for Transient Faults</a> <br> 
	<b>S. K. S. Hari</b>, S. V. Adve, H. Naeimi, and P. Ramachandran <br> 
	<i><b>TopPicks'13</b>: IEEE  Micro, special issue on the Top Picks from the 2012 Computer Architecture Conferences</i>, May - June 2013 
                  <br />
                  <br />
                </li>

	<li>
	 <a href="http://rsim.cs.illinois.edu/Pubs/12-DSN-Hari.pdf">
	Low-cost Program-level Detectors for Reducing Silent Data Corruptions</a> <br>
		<b>S. K. S. Hari</b>, S. V. Adve, and H. Naeimi <br>
	<i> <b>DSN'12</b>: Proceedings of the IEEE/IFIP International
	Conference on Dependable Systems and Networks</i>, 2012 (acceptance rate: ~17%)
                <br />
		<br />
	</li>

	<li>
<!--
 <a
href="http://rsim.cs.illinois.edu/Pubs/12-ASPLOS-Hari.pdf">
Relyzer: Exploiting
Application-Level Fault Equivalence to Analyze Application Resiliency to
Transient Faults</a> <br>
		<b>S. K. S. Hari</b>, S. V. Adve, H. Naeimi, and P. Ramachandran <br>
<i>Proceedings of the ACM International
Conference on Architectural Support for Programming Languages and Operating
Systems (<b>ASPLOS'12</b>)</i>, 2012 (acceptance rate: 21.5%)
                <br />
-->

<a href="http://dl.acm.org/authorize?6607790" title="Relyzer: exploiting application-level fault equivalence to analyze application resiliency to transient faults">Relyzer: Exploiting Application-level Fault Equivalence to Analyze Application Resiliency to Transient Faults</a>
<br>
<b>S. K. S. Hari</b>, S. V. Adve, H. Naeimi, and P. Ramachandran 
<br>
<i> <b>ASPLOS '12</b>: Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems</i>, 2012 (acceptance rate: ~21%)

<!--
<div class="acmdlstat" id ="stats2150990"><iframe src="http://dl.acm.org/authorizestats?6607790" width="100%" height="30" scrolling="no" frameborder="0">frames are not supported</iframe></div>
-->
		<br />
		<br />
	</li>
	<li>
		 <a
href="pubs/12-DATE-Pellegrini.pdf">CrashTest'ing
SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency
Solutions</a> <br>
A. Pellegrini, R. Smolinski, L. Chen, X. Fu, <b>S. K. S.
Hari</b>, J. Jiang, S. V. Adve, T. Austin, V. Bertacco <br>
<i> <b>DATE'12</b>: Proceedings of the Design, Automation
and Test in Europe</i>, 2012
		<br />
		<br />
	</li>


<!-- <h3> 2011</h3> -->
	<li>
<a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Hari.pdf">Relyzer: Application
Resiliency Analyzer for Transient Faults</a> <br>
		<b>S. K. S. Hari</b>, H. Naeimi, P. Ramachandran, S. V. Adve <br>
<i><b>SELSE'11</b>:  Proceedings of the
IEEE Workshop of Silicon Errors in Logic - System Effects </i>, 2011
		<br />
		<br />
	</li>
	<li>
<a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Ramachandran.pdf">Understanding
When Symptom Detectors Work by Studying Data-Only Application Values</a> <br> 
		P. Ramachandran, <b>S. K. S. Hari</b>, S. V. Adve, H. Naeimi <br>
<i><b>SELSE'11</b>: Proceedings of the IEEE Workshop of Silicon Errors in Logic - System
Effects</i>, 2011.
		<br />
		<br />
	</li>
	<li>
<a
href="pubs/11-SELSE-Pellegrini.pdf">CrashTest'ing SWAT:
Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions</a> <br>
		A. Pellegrini, R. Smolinski, X. Fu, L. Chen, <b>S. K. S.
Hari</b>, J. Jiang, S. V. Adve, T. Austin, V. Bertacco <br>
<i><b>SELSE'11</b>: Proceedings of the IEEE Workshop of Silicon Errors in Logic - System Effects</i>, 2011
		<br />
		<br />
	</li>
	<li>
<a
href="http://rsim.cs.uiuc.edu/Pubs/11DATE.pdf"> Architectures for Online Error
Detection and Recovery in Multicore Processors</a>
		D. Gizopoulos, M. Psarakis, S. V. Adve, P. Ramachandran, <b>S.
K. S.  Hari</b>, D. Sorin, A. Meixner, A. Biswas, X. Vera <br>
<i> <b>DATE'11</b>: Proceedings of
the Design, Automation and Test in Europe</i>, 2011 (acceptance rate: ~25%)
		<br />
		<br />
	</li>

<!-- <h3> 2009</h3> -->

	<li>

<a href="http://dl.acm.org/authorize?100183" title="mSWAT: low-cost hardware fault detection and diagnosis for multicore systems">mSWAT: Low-Cost Hardware Fault Detection and Diagnosis for Multicore Systems</a>
<br> <b>S. K. S. Hari</b>, M. Li, P. Ramachandran, B. Choi, S. V. Adve <br>
<i><b>MICRO'09</b>: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, 2009 </i> (acceptance rate: ~24%)

<!--
<div class="acmdlstat" id ="stats1669129"><iframe src="http://dl.acm.org/authorizestats?100183" width="100%" height="30" scrolling="no" frameborder="0">frames are not supported</iframe></div>
-->
		<br />
		<br />
	</li>
	<li>
<a href="http://rsim.cs.illinois.edu/Pubs/09HPCA-Li.pdf"> Accurate
Microarchitecture-level Fault modeling for Studing Wear-out Faults</a> <br>
		M. Li, P. Ramachandran, U. Karpuzcu, <b>S. K. S. Hari</b>, S. V. Adve <br>
<i> <b>HPCA'09</b>: Proceeding of the International Conference on High-Performance Computer
Architecture</i>, 2009 (acceptance rate: ~19%)
		<br />
		<br />
	</li>

<!-- <h3> Before 2009</h3> -->

	<li>
<a
href="pubs/08TVLSI-Hari.pdf"> Automatic
Constraint Based Test Generation for Behavioral HDL Models</a> <br>
		<b>S. K. S. Hari</b>, V. V. Konda, V. Kamakoti, V. Vedula, K.
S. Maneperambil <br>
<i><b>TVLSI'08</b>: IEEE
Transactions on VLSI Systems in the special section on Design
Verification and Validation: Theory and Techniques</i>, 2008
		<br />
		<br />
	</li>
	<li>
<a
href="pubs/07VTS-Najeeb.pdf"> Power Virus
Generation Using Behavioural Models of Circuits</a> <br>
	 K. Najeeb, V. V. Konda, <b>S. K. S. Hari</b>, V. Kamakoti, V.
Vedula<br>
<i> <b>VTS'07</b>: Proceedings of
the 25th IEEE VLSI Test Symposium </i>, 2007 (acceptance rate: ~35%)
		<br />
		<br />
	</li>
	<li>
<a
href="pubs/06VDAT-Noor.pdf"> Constructing
Online Testable Circuits using Reversible Logic</a> <br>
		N. Mahammad, <b>S. K. S. Hari</b>, S. Shroff, V. Kamakoti <br>
<i> <b>VDAT'06</b>: Proceedings of
10th IEEE VLSI Design and Test Symposium</i>, 2006
		<br />
		<br />
	</li>
	<li>
<a
href="pubs/06-MWSCAS-Hari.pdf"> Efficient
Building Blocks for Reversible Sequential Circuit Design</a>  <br>
		<b>S. K. S. Hari</b>, S. Shroff, N. Mahammad, V. Kamakoti <br>
<i><b>MWSCAS'06</b>:  IEEE
International Midwest Symposium on Circuits and Systems </i>, 2006 
		<br />
		<br />
	</li>
</ol>



<hr>
<a name="talks" />
<table border=0 width="100%"> <tr>
<td  align="left"> <h2> Conference/Workshop Talks/Posters:</h2> </td>
<td align="right"> <a href="#top">Top</a> </td>
</tr> </table>

<ol>

	<li> <a href="http://www.ispass.org/ispass2017/slides/hari_sassifi.pdf">
	SASSIFI: An Architecture-level Fault Injection Tool for GPU Application Resilience Evaluation</a>, 
at the International Symposium on Performance Analysis of Systems and Software
(ISPASS), 2017. I also presented an <a
href="http://old.selse.org/images/selse_2015/presentations/Hari.pdf">older
different version of this talk</a> at SELSE 2015 <br> <br> </li> 

<li> <a href="talks/siva-resiliency-nvidia.pptx">Preserving Application Reliability on Unreliable Hardware</a>, at
the NVIDIA Research, April 2013, Santa Clara, CA<br /> <br /> </li>


<li> <a href="talks/12-sc.pptx">Analyzing and Reducing Silent Data Corruptions caused by Soft-Errors</a>, at
the Doctoral Showcase program at the International Conference for High Performance
Computing, Networking, Storage, and Analysis (SC), Nov 2012, Salt Lake City, UT
(Acceptance rate: 25.5%) <br /> <br /> </li>

	<li>
<a href="pubs/12-GSRC-SDC-analysis.pdf">Look Ma, No SDCs!</a> <br>
		<b>S. K. S. Hari</b>, R. Venkatagiri, S. Adve, and H. Naeimi <br>
Poster at the <i> Giga-Scale Research Center (GSRC) Annual Symposium</i>,  2012 <br>
[<b>Margarida Jacome GSRC Best Poster Award</b>, awarded to two posters among
50+ showcased projects from 10+ Universities] <br />
		<br />
	</ li>


<li> <a href="talks/12-dsn.pptx">Low-cost Program-level Detectors for Reducing Silent Data Corruptions</a>
at the <i>IEEE/IFIP International
Conference on Dependable Systems and Networks (DSN)</i>, June 2012, Boston, MA (<a href="talks/12-dsn.pdf">pdf</a>)<br /> <br /> </li>


<li> <a href="talks/12-asplos-relyzer.pptx">Relyzer: Exploiting Application-Level Fault Equivalence to
Analyze Application Resiliency to Transient Faults</a> at the <i>ACM International
Conference on Architectureal Support for Programming Languages and Operating
Systems (ASPLOS)</i>, March 2012, London, UK (<a href="talks/12-asplos-relyzer.pdf">pdf</a>)<br /> <br /> </li>


	<li>
<a href="pubs/11-GSRC-Relyzer-poster.pdf">Relyzer: Application Resiliency Analyzer for Transients Faults</a> <br>
		<b>S. K. S. Hari</b>, S. V. Adve, H. Naeimi, and P. Ramachandran <br>
Poster at the <i> Giga-Scale Research Center (GSRC) Annual Symposium</i>,  2011 
		<br />
		<br />
	</li>

<li><a href="talks/Relyzer-SELSE11.pdf">Relyzer: Application Resiliency
Analyzer for Transient Faults</a> at the <i>IEEE Workshop on Silicon Errors in
Logic - System Effects (SELSE)</i>, March 2011, Champaign, IL <br /> <br /> </li>

<li> Relyzer: Application Resiliency Analyzer for Transient Faults at the
<i>MDG ArchFest at Intel Corporation</i>, Jan 2011, Portland, OR  <br />  <br /> </li>


	<li>
<a href="pubs/10-GSRC-SWAT-poster.pdf"> SWAT: The Whole Enchilada for In-Core Fault Resiliency</a> <br> 
		P. Ramachandran, <b>S. K. S. Hari</b>, M. Li, S. K. Sahoo, R.
Smolinski, X. Fu, L. Chen, S. V. Adve <br>
<i>Giga-Scale Research Center (GSRC) Annual Symposium</i>,  2010
		<br />
		<br />
	</li>

<li><a href="talks/mSWAT.pdf">mSWAT: Low-Cost Hardware Fault Detection and
Diagnosis for Multicore Systems </a> at the <i>42<sup>nd</sup> International
Symposium of Microarchitecture (MICRO)</i>, Dec 2009, New York, NY <br />  <br /> </li>

	<li>
 <a href="pubs/mSWAT-poster-GradExpo-2010.pdf">
mSWAT: Low-Cost Hardware Fault Detection and Diagnosis for Multicores</a> <br> 
		<b>S. K. S. Hari</b>, M. Li, P. Ramachandran, B. Choi, S. V.  Adve <br> 
Poster at the <i>Spring CS Grad Expo</i>, UIUC, 2010 
<br> I also presented a slightly different version of
this poster at the <i>Gigascale Research Center (GSRC)
Annual Symposium</i>, 2009 (<a href="pubs/09-GSRC-MSWAT-poster.pdf">pdf</a>)
		<br />
		<br />
	</li>
	<li>
<a href="pubs/09-GSRC-SWAT-poster.pdf"> Application Aware SoftWare Anomaly Treatment</a> <br>
		P. Ramachandran, <b>S. K. S. Hari</b>, M. Li, S. V. Adve, S. Vasudevan <br>
Poster at the <i>Giga-Scale Research Center (GSRC) Annual Symposium </i>, 2009
		<br />
		<br />
	</li>

<li> <a href="talks/gsrc-nov-09.pdf">Software Managed Resiliency</a> 
<!-- on behalf of Prof. Sarita Adve --> 
at the <i>Gigascale Systems Research Center (GSRC) Kickoff
meeting</i>, Nov 2009, Princeton, NJ <br /> <br />  </li>

<li><a href="talks/MSWAT-e-seminar-09.pdf">MSWAT: Hardware Fault Detection and
Diagnosis for Multicore Systems</a> at the <i>Resilient Theme Summer Workshop
of Gigascale Systems Research Center (GSRC)</i>, July 2009, Urbana, IL <br /> <br /> </li>


	<li>
<a href="pubs/08-GSRC-SWAT-poster.pdf"> SWAT:
Hardware Reliability through Software Anomaly Treatment</a> <br>
		M. Li, P. Ramachandran, S. K. Sahoo, <b>S. K. S. Hari</b>, S.
V.  Adve, V. Adve, Y. Y. Zhou <br>
Poster at the <i>Giga-Scale Research Center (GSRC) Annual Symposium</i>, 2008
		<br />
		<br />
	</li>
	<li>
<a
href="pubs/08-GSRC-SWATSim-poster.pdf">
SWAT-Sim: Accurate Microarchitecture-level Fault Models</a> <br>
		M. Li, P. Ramachandran, U. Karpuzcu, <b>S. K. S. Hari</b>, S.
V. Adve <br>
Poster at the <i>Giga-Scale Research Center (GSRC) Annual Symposium</i>, 2008
		<br />
		<br />
	</li>
	<li>
<a href="pubs/07DATE-Hari-poster.jpg">
Automatic Constraint Based Test Generation for Behavioral HDL Models</a> <br> 
		<b>S. K. S. Hari</b>, V. V. Konda, V. Kamakoti, V. Vedula, K.
S. Maneperambil <br>
University Booth at <i>Design, Automation and Test in Europe (DATE)</i>, 2007
		<br />
		<br />
	</li>

</ol>

<hr>
<a name="theses" />
<table border=0 width="100%"> <tr>
<td  align="left"> <h2> Theses:</h2> </td>
<td align="right"> <a href="#top">Top</a> </td>
</tr> </table>

<ul>
<li><B>Ph.D. Dissertation: </B><a href="http://hdl.handle.net/2142/46577"> Preserving Application Reliability on Unreliable Hardware</a>,  2013
		<br />
		<br />
</li>


<li><B>M.S. Thesis: </B><a href="pubs/hari.ms.thesis.pdf"> Low-Cost
Hardware Fault Detection and Diagnosis for Multicore Systems running
Multithreaded Workloads</a>,  2009
		<br />
		<br />
</li>

<li><B>B.Tech. Thesis: </B> <a href="pubs/hari.btech.thesis.pdf">Automatic
Constraint Based Test Generation for Behavioral HDL Models</a>,  2007
		<br />
		<br />
</li>
</ul>


<hr>
<a name="software" />
<table border=0 width="100%"> <tr>
<td  align="left"> <h2> Software:</h2> </td>
<td align="right"> <a href="#top">Top</a> </td>
</tr> </table>

<ul>
	<li><B><a href="https://github.com/NVlabs/nvbitfi">NVBitFI</a></B>:
		This open-source tool provides an automated framework to
		perform error injection campaigns for GPU application
		resilience evaluation.  NVBitFI builds on top of NVBit, which
		is a low-level assembly-language instrumentation tool for GPUs. 
		NVBitFI is a much improved version of SASSIFI. It runs on newer 
		GPUs (including Turing and Volta GPUs), works with pre-compiled libraries, 
		and is expected to be signficanlty faster than SASSIFI.
		<br />
		<br />
</li>
		
	<li><B><a href="https://github.com/pytorchfi/pytorchfi/">PyTorchFI</a></B>:
		PyTorchFI is a runtime fault injection tool for PyTorch, an 
		open-source deep learning platform developed by Facebook.
		It allows users to simulate errors within a Convolutional Neural Network (CNN)
		during inference and develop insights into the robustness of 
		different models and understand why some models are more resilient.
		<br />
		<br />
</li>

	<li><B><a href="https://github.com/NVlabs/sassifi">SASSIFI</a></B>:
		This open-source tool provides an automated framework to
		perform error injection campaigns for GPU application
		resilience evaluation.  SASSIFI builds on top of SASSI, which
		is a low-level assembly-language instrumentation tool that
		provides the ability to instrument instructions in the
		low-level GPU assembly language (SASS). SASSIFI can be used to
		perform many types of resilience evaluation studies. Our ISPASS
		2017 paper explains the tool in detail and presents a few case
		studies.
		<br />
		<br />
</li>

<li><B><a href="https://github.com/ma3mool/Approxilyzer">Approxilyzer</a></B>:
	This is an open-source framework for instruction level
	approximation and resiliency software. Approxilyzer provides a
	systematic way to identify instructions that exhibit first-order
	approximation potential. It can also identify silent data corruption
	(SDC) causing instructions in the presence of single-bit errors.
	Approxilyzer employs static and dynamic analysis, in addition to
	heuristics, to reduce the run-time of finding Approximate instructions
	and SDC-causing instructions by 3-6x orders of magnitude compared to a
	naive error injection approach.  <br />
		<br />
</li>
</ul>


</div> 
</body>
</html>
