// Seed: 2658054243
module module_0 (
    input uwire id_0,
    input wand id_1,
    output wire id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    input wand id_8,
    input tri1 id_9,
    input supply1 id_10,
    output uwire id_11,
    output wire id_12,
    input wire id_13,
    output wor id_14,
    output tri1 id_15,
    output supply0 id_16
);
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd22,
    parameter id_1 = 32'd47
) (
    input wand _id_0
    , id_8,
    input wire _id_1,
    output wor id_2,
    input tri id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6
);
  wire id_9;
  wire [!  1 : -1] id_10;
  always_latch @(($realtime && -1)) id_8 = 1;
  logic [-1  <<  id_0  *  id_1 : -1] id_11;
  assign id_2 = -1;
  wire id_12;
  logic [1 : 1] id_13 = -1;
  wire id_14;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_2,
      id_4,
      id_5,
      id_4,
      id_4,
      id_6,
      id_5,
      id_6,
      id_6,
      id_2,
      id_2,
      id_6,
      id_2,
      id_2,
      id_2
  );
endmodule
