/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [28:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  reg [4:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [29:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_10z[2] ? celloutsig_1_8z[0] : celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_16z ? celloutsig_1_12z : celloutsig_1_2z;
  assign celloutsig_0_7z = ~(celloutsig_0_2z | celloutsig_0_6z);
  assign celloutsig_1_2z = ~(in_data[179] | in_data[137]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_1_3z = ~((in_data[160] | celloutsig_1_1z) & celloutsig_1_2z);
  assign celloutsig_1_13z = celloutsig_1_10z[0] | ~(celloutsig_1_10z[1]);
  assign celloutsig_0_11z = in_data[50] | ~(_00_);
  assign celloutsig_1_16z = ~(celloutsig_1_10z[1] ^ celloutsig_1_9z[6]);
  reg [11:0] _11_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _11_ <= 12'h000;
    else _11_ <= { in_data[90:81], celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_[11:1], _00_ } = _11_;
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } / { 1'h1, celloutsig_1_7z[1:0], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_12z[4:0] === { celloutsig_0_3z[6:3], celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[74:61], celloutsig_0_5z } || { in_data[38:37], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_10z = { in_data[29:21], celloutsig_0_4z } || { in_data[90:85], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[163:155] || { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_14z = celloutsig_1_5z & ~(celloutsig_1_11z[1]);
  assign celloutsig_1_0z = in_data[162:160] % { 1'h1, in_data[150:149] };
  assign celloutsig_1_9z = { in_data[122:99], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z } % { 1'h1, celloutsig_1_7z[11:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[173:168], celloutsig_1_0z } % { 1'h1, celloutsig_1_9z[17:16], celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_3z = { _01_[9:1], _00_ } * in_data[93:84];
  assign celloutsig_0_14z = { in_data[35:32], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_10z } * celloutsig_0_4z[12:4];
  assign celloutsig_0_5z = _01_[8:3] != celloutsig_0_3z[8:3];
  assign celloutsig_1_18z = - { celloutsig_1_7z[2:0], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_4z = - in_data[86:72];
  assign celloutsig_0_0z = in_data[45:40] !== in_data[68:63];
  assign celloutsig_0_18z = celloutsig_0_4z[13:8] !== in_data[95:90];
  assign celloutsig_1_4z = celloutsig_1_3z & celloutsig_1_1z;
  assign celloutsig_0_9z = ~^ { in_data[78:57], celloutsig_0_8z };
  assign celloutsig_1_7z = { in_data[165:154], celloutsig_1_4z } >> { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_19z = { _01_[3:2], celloutsig_0_6z } <<< { celloutsig_0_15z[6], celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_15z = { in_data[69:50], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z } >>> { _01_[6:1], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_6z = ~((in_data[45] & _00_) | in_data[36]);
  assign celloutsig_1_1z = ~((in_data[141] & in_data[110]) | celloutsig_1_0z[1]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_12z = 6'h00;
    else if (!clkin_data[64]) celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z };
  always_latch
    if (clkin_data[32]) celloutsig_1_10z = 5'h00;
    else if (!clkin_data[96]) celloutsig_1_10z = celloutsig_1_7z[6:2];
  assign _01_[0] = _00_;
  assign { out_data[144:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
