
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088082                       # Number of seconds simulated
sim_ticks                                 88081657000                       # Number of ticks simulated
final_tick                                88081657000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1093213                       # Simulator instruction rate (inst/s)
host_op_rate                                  1801586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2164366188                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660260                       # Number of bytes of host memory used
host_seconds                                    40.70                       # Real time elapsed on the host
sim_insts                                    44489710                       # Number of instructions simulated
sim_ops                                      73317856                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          434624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             457344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        38016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           594                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                594                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             257942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4934330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5192273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        257942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           257942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          431600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               431600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          431600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            257942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4934330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5623872                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877741                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516900                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        176163314                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489710                       # Number of instructions committed
system.cpu.committedOps                      73317856                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795932                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232453                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795932                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691591                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586406                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636620                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933073                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694277                       # number of memory refs
system.cpu.num_load_insts                    20877737                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  176163314                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574737                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443775     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317856                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.010995                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45442                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.436336                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.010995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996115                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996115                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53434006                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53434006                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839002                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5794117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5794117                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26633119                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26633119                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26633119                       # number of overall hits
system.cpu.dcache.overall_hits::total        26633119                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38739                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22424                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22424                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        61163                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          61163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        61163                       # number of overall misses
system.cpu.dcache.overall_misses::total         61163                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    952590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    952590000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    910896500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    910896500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1863486500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1863486500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1863486500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1863486500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003855                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003855                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002291                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002291                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002291                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002291                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24589.948114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24589.948114                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 40621.499286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40621.499286                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 30467.545738                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30467.545738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 30467.545738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30467.545738                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43609                       # number of writebacks
system.cpu.dcache.writebacks::total             43609                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38739                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22424                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22424                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        61163                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61163                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        61163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61163                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    913851000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    913851000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    888472500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    888472500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1802323500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1802323500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1802323500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1802323500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002291                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002291                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002291                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002291                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23589.948114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23589.948114                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39621.499286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39621.499286                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29467.545738                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29467.545738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29467.545738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29467.545738                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44930                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.283849                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516900                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          167653.239437                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.283849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034155                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034155                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516545                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516545                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516545                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516545                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516545                       # number of overall hits
system.cpu.icache.overall_hits::total        59516545                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     68511000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68511000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     68511000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68511000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     68511000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68511000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516900                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516900                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 192988.732394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 192988.732394                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 192988.732394                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 192988.732394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 192988.732394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 192988.732394                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     68156000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68156000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     68156000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68156000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     68156000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68156000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 191988.732394                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 191988.732394                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 191988.732394                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 191988.732394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 191988.732394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 191988.732394                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.077064                       # Cycle average of tags in use
system.l2.tags.total_refs                      106492                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24186                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.403043                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.443766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.157869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2006.475428                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985877                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1885                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    876122                       # Number of tag accesses
system.l2.tags.data_accesses                   876122                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43609                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43609                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15721                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15721                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                261                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   261                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21372                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21633                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21633                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21633                       # number of overall hits
system.l2.overall_hits::total                   21633                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6442                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17367                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23809                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24164                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data              23809                       # number of overall misses
system.l2.overall_misses::total                 24164                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    687025500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     687025500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     67620500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67620500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    631336500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    631336500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      67620500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1318362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1385982500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     67620500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1318362000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1385982500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15721                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15721                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45442                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45797                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45442                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45797                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961062                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448308                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.523943                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527633                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.523943                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527633                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 106647.857808                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106647.857808                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 190480.281690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 190480.281690                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 36352.651581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 36352.651581                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 190480.281690                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 55372.422193                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57357.329085                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 190480.281690                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 55372.422193                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57357.329085                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21735                       # number of writebacks
system.l2.writebacks::total                     21735                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6442                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17367                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24164                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24164                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    622605500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    622605500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     64070500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64070500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    457666500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    457666500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64070500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1080272000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1144342500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64070500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1080272000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1144342500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448308                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.523943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527633                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.523943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527633                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 96647.857808                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96647.857808                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 180480.281690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 180480.281690                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 26352.651581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 26352.651581                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 180480.281690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 45372.422193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47357.329085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 180480.281690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 45372.422193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47357.329085                       # average overall mshr miss latency
system.l2.replacements                          22138                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5836.955230                       # Cycle average of tags in use
system.l3.tags.total_refs                       45963                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      7608                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.041404                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      155.370400                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        104.190098                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5577.394733                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.018966                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.012719                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.680834                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.712519                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6253                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6190                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.763306                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     53615                       # Number of tag accesses
system.l3.tags.data_accesses                    53615                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21735                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21735                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 44                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    44                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          16974                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16974                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17018                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17018                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17018                       # number of overall hits
system.l3.overall_hits::total                   17018                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6398                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6398                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          393                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             748                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6791                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7146                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data               6791                       # number of overall misses
system.l3.overall_misses::total                  7146                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    551281500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     551281500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     60165500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     88402500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    148568000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      60165500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     639684000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        699849500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     60165500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    639684000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       699849500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21735                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21735                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17367                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17722                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23809                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24164                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23809                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24164                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993170                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993170                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.022629                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.042207                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.285228                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.295729                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.285228                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.295729                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 86164.660832                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86164.660832                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 169480.281690                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 224942.748092                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 198620.320856                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 169480.281690                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 94195.847445                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 97935.838231                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 169480.281690                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 94195.847445                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 97935.838231                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  594                       # number of writebacks
system.l3.writebacks::total                       594                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           44                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            44                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6398                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6398                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          393                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          748                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6791                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7146                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6791                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7146                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    487301500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    487301500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     56615500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     84472500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    141088000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     56615500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    571774000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    628389500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     56615500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    571774000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    628389500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993170                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993170                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.022629                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.042207                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.285228                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.295729                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.285228                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.295729                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 76164.660832                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76164.660832                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 159480.281690                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 214942.748092                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 188620.320856                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 159480.281690                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 84195.847445                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 87935.838231                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 159480.281690                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 84195.847445                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 87935.838231                       # average overall mshr miss latency
system.l3.replacements                           1355                       # number of replacements
system.membus.snoop_filter.tot_requests          7929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                748                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          594                       # Transaction distribution
system.membus.trans_dist::CleanEvict               90                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6398                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6398                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           748                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        14976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        14976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       495360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       495360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  495360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7146                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10308500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35733500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       106492                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            676                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2485                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15721                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15721                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38739                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       167256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                168010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5699264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5724800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23493                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1429056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            85011                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007952                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.088819                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  84335     99.20%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    676      0.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              85011                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96899000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76023500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  88081657000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17722                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        22329                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             869                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17722                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70171                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2937536                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1355                       # Total snoops (count)
system.tol3bus.snoopTraffic                     38016                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            47362                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.028609                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.166708                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  46007     97.14%     97.14% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1355      2.86%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              47362                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44738500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36246000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
