# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:35 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:21:35 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:35 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:21:36 on Apr 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:36 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 15:21:36 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:36 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:21:36 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:36 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:21:36 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:36 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:21:36 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:36 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:21:36 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:36 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.qip -Lf altera_mf_ver 
# ** Error: (vlog-13069) ram32x3.qip(1): near "-": syntax error, unexpected '-'.
# ** Error: ram32x3.qip(1): (vlog-13205) Syntax error found in the scope following 'set_global_assignment'. Is there a missing '::'?
# End time: 15:21:36 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv +acc ram32x3.qip -Lf altera_mf_ver"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:03 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:25:04 on Apr 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:04 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:25:04 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:04 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 15:25:04 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:04 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:25:04 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:04 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:25:04 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:04 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:25:04 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:04 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:25:04 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:04 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.qip -Lf altera_mf_ver 
# ** Error: (vlog-13069) ram32x3.qip(1): near "-": syntax error, unexpected '-'.
# ** Error: ram32x3.qip(1): (vlog-13205) Syntax error found in the scope following 'set_global_assignment'. Is there a missing '::'?
# End time: 15:25:04 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv +acc ram32x3.qip -Lf altera_mf_ver"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:59 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:29:59 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:59 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:29:59 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:59 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 15:29:59 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:59 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:29:59 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:00 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:30:00 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:00 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:30:00 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:00 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:30:00 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:00 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:30:00 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:00 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ./ip/ram32x3/ram32x3.v -Lf altera_mf_ver 
# ** Error: (vlog-7) Failed to open design unit file "./ip/ram32x3/ram32x3.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:30:00 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv +acc ./ip/ram32x3/ram32x3.v -Lf altera_mf_ver"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:29 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:37:29 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:29 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:37:29 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:29 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 15:37:29 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:29 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:37:29 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:29 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:37:29 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:29 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:37:29 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:30 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:37:30 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:30 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:37:30 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:30 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ./ram32x3/ram32x3.v -Lf altera_mf_ver 
# ** Error: (vlog-7) Failed to open design unit file "./ram32x3/ram32x3.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:37:30 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv +acc ./ram32x3/ram32x3.v -Lf altera_mf_ver"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:38:05 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:38:05 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 15:38:05 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:38:05 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:38:05 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:38:05 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:38:05 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:38:05 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:05 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:38:05 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 15:38:07 on Apr 17,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) task1.sv(17): [PCDPC] - Port size (1) does not match connection size (5) for port 'd'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff1 File: dff.sv
# ** Warning: (vsim-3015) task1.sv(17): [PCDPC] - Port size (1) does not match connection size (5) for port 'q'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff1 File: dff.sv
# ** Warning: (vsim-3015) task1.sv(19): [PCDPC] - Port size (1) does not match connection size (3) for port 'd'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff2 File: dff.sv
# ** Warning: (vsim-3015) task1.sv(19): [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff2 File: dff.sv
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
#                  750 Reading addr 0 => dataOut = 001
#                  850 Reading addr 1 => dataOut = 001
#                  950 Reading addr 2 => dataOut = 000
#                 1050 Reading addr 3 => dataOut = 001
# ** Note: $stop    : task1_tb.sv(88)
#    Time: 1150 ns  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 88
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:26 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:49:26 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:26 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:49:26 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:26 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 15:49:26 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:26 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:49:26 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:26 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:49:26 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:26 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:49:26 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:26 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:49:26 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:26 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:49:26 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:27 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:49:27 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:49:32 on Apr 17,2025, Elapsed time: 0:11:25
# Errors: 33, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 15:49:32 on Apr 17,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) task1.sv(17): [PCDPC] - Port size (1) does not match connection size (5) for port 'd'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff1 File: dff.sv
# ** Warning: (vsim-3015) task1.sv(17): [PCDPC] - Port size (1) does not match connection size (5) for port 'q'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff1 File: dff.sv
# ** Warning: (vsim-3015) task1.sv(19): [PCDPC] - Port size (1) does not match connection size (3) for port 'd'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff2 File: dff.sv
# ** Warning: (vsim-3015) task1.sv(19): [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff2 File: dff.sv
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
#                 1150 Reading addr 0 => dataOut = 001
#                 1250 Reading addr 1 => dataOut = 001
#                 1350 Reading addr 2 => dataOut = 000
#                 1450 Reading addr 3 => dataOut = 001
# ** Note: $stop    : task1_tb.sv(80)
#    Time: 1550 ns  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 80
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:28 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:50:28 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:28 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:50:28 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:28 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 15:50:28 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:28 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:50:28 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:28 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:50:28 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:28 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:50:28 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:29 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:50:29 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:29 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:50:29 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:29 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:50:29 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:50:33 on Apr 17,2025, Elapsed time: 0:01:01
# Errors: 33, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 15:50:33 on Apr 17,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) task1.sv(17): [PCDPC] - Port size (1) does not match connection size (5) for port 'd'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff1 File: dff.sv
# ** Warning: (vsim-3015) task1.sv(17): [PCDPC] - Port size (1) does not match connection size (5) for port 'q'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff1 File: dff.sv
# ** Warning: (vsim-3015) task1.sv(19): [PCDPC] - Port size (1) does not match connection size (3) for port 'd'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff2 File: dff.sv
# ** Warning: (vsim-3015) task1.sv(19): [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: dff.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/dff2 File: dff.sv
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
#                 1150 Reading addr 0 => dataOut = 001
#                 1250 Reading addr 1 => dataOut = 001
#                 1350 Reading addr 2 => dataOut = 000
#                 1450 Reading addr 3 => dataOut = 001
# ** Note: $stop    : task1_tb.sv(91)
#    Time: 1550 ns  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 91
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:24 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:53:24 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:24 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:53:24 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:24 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 15:53:24 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:24 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:53:24 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:25 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:53:25 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:25 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:53:25 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:25 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:53:25 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:25 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:53:25 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:25 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:53:25 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:53:26 on Apr 17,2025, Elapsed time: 0:02:53
# Errors: 33, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 15:53:26 on Apr 17,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
#                 1150 Reading addr 0 => dataOut = 001
#                 1250 Reading addr 1 => dataOut = 001
#                 1350 Reading addr 2 => dataOut = 101
#                 1450 Reading addr 3 => dataOut = 011
# ** Note: $stop    : task1_tb.sv(91)
#    Time: 1550 ns  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 91
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:18 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 15:55:18 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:18 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 15:55:18 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:19 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 15:55:19 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:19 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:55:19 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:19 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:55:19 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:19 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 15:55:19 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:19 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:55:19 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:19 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:55:19 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:19 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:55:19 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:55:22 on Apr 17,2025, Elapsed time: 0:01:56
# Errors: 33, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 15:55:23 on Apr 17,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
#                 1150 Reading addr 0 => dataOut = 001
#                 1250 Reading addr 1 => dataOut = 001
#                 1350 Reading addr 2 => dataOut = 101
#                 1450 Reading addr 3 => dataOut = 011
# ** Note: $stop    : task1_tb.sv(84)
#    Time: 1550 ns  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 84
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:07 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:09:07 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:07 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 16:09:07 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:07 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 16:09:07 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:08 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 16:09:08 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:08 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 16:09:08 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:08 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 16:09:08 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:08 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:09:08 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:08 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 16:09:08 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:08 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 16:09:08 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:09:12 on Apr 17,2025, Elapsed time: 0:13:49
# Errors: 33, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 16:09:12 on Apr 17,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
# 1450000 Reading addr 0 => dataOut = 001
# 1550000 Reading addr 1 => dataOut = 001
# 1650000 Reading addr 2 => dataOut = 101
# 1750000 Reading addr 3 => dataOut = 011
# ** Note: $stop    : task1_tb.sv(85)
#    Time: 1850 ns  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 85
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:43 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 16:10:43 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:43 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 16:10:43 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:43 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 16:10:43 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:43 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 16:10:44 on Apr 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:44 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 16:10:44 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:44 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 16:10:44 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:44 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:10:44 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:44 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 16:10:44 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:44 on Apr 17,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 16:10:44 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:10:48 on Apr 17,2025, Elapsed time: 0:01:36
# Errors: 33, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 16:10:48 on Apr 17,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
# 1450000 Reading addr 0 => dataOut = 001
# 1550000 Reading addr 1 => dataOut = 001
# 1650000 Reading addr 2 => dataOut = 101
# 1750000 Reading addr 3 => dataOut = 011
# ** Note: $stop    : task1_tb.sv(85)
#    Time: 1850 ns  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 85
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:18 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 00:20:19 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:19 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 00:20:19 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:19 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 00:20:19 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:19 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 00:20:19 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:19 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 00:20:19 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:19 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 00:20:19 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:19 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module task3_tb
# 
# Top level modules:
# 	task3_tb
# End time: 00:20:19 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:19 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 00:20:20 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:20 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 00:20:20 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:20:20 on Apr 18,2025, Elapsed time: 8:09:32
# Errors: 33, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 00:20:22 on Apr 18,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_t_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
# 1450000 Reading addr 0 => dataOut = 001
# 1550000 Reading addr 1 => dataOut = 001
# 1650000 Reading addr 2 => dataOut = 101
# 1750000 Reading addr 3 => dataOut = 011
# ** Note: $stop    : task1_tb.sv(85)
#    Time: 1850 ns  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 85
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:47 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 00:20:47 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:47 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 00:20:47 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:47 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 00:20:48 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:48 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 00:20:48 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:48 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 00:20:48 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:48 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 00:20:48 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:48 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module task3_tb
# 
# Top level modules:
# 	task3_tb
# End time: 00:20:48 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:48 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 00:20:48 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:48 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 00:20:48 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:20:51 on Apr 18,2025, Elapsed time: 0:00:29
# Errors: 33, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.DE1_SoC_tb 
# Start time: 00:20:51 on Apr 18,2025
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.task2
# Loading work.seg7
# ** Error: (vish-4014) No objects found matching '/task1_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/task1_tb/reset'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/task1_tb/write'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/task1_tb/address'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/task1_tb/dataIn'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/task1_tb/dataOut'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/DE1_t_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Note: $stop    : DE1_SoC_tb.sv(82)
#    Time: 1400 ns  Iteration: 0  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at DE1_SoC_tb.sv line 82
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:38 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 01:11:38 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:38 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 01:11:38 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:38 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 01:11:39 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:39 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 01:11:39 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:39 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 01:11:39 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:39 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:11:39 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:39 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_Soc_tb
# 
# Top level modules:
# 	DE1_Soc_tb
# End time: 01:11:39 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:39 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 01:11:39 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:40 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 01:11:40 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:11:48 on Apr 18,2025, Elapsed time: 0:50:57
# Errors: 21, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 01:11:49 on Apr 18,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_t_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
# >>> Writing to all 32 addresses:
# 
# >>> Reading from all 32 addresses:
# Time 9850: addr = 0 → dataOut = 101
# Time 9950: addr = 1 → dataOut = 101
# Time 10050: addr = 2 → dataOut = 000
# Time 10150: addr = 3 → dataOut = 011
# Time 10250: addr = 4 → dataOut = 110
# Time 10350: addr = 5 → dataOut = 001
# Time 10450: addr = 6 → dataOut = 100
# Time 10550: addr = 7 → dataOut = 111
# Time 10650: addr = 8 → dataOut = 010
# Time 10750: addr = 9 → dataOut = 101
# Time 10850: addr = 10 → dataOut = 000
# Time 10950: addr = 11 → dataOut = 011
# Time 11050: addr = 12 → dataOut = 110
# Time 11150: addr = 13 → dataOut = 001
# Time 11250: addr = 14 → dataOut = 100
# Time 11350: addr = 15 → dataOut = 111
# Time 11450: addr = 16 → dataOut = 010
# Time 11550: addr = 17 → dataOut = 101
# Time 11650: addr = 18 → dataOut = 000
# Time 11750: addr = 19 → dataOut = 011
# Time 11850: addr = 20 → dataOut = 110
# Time 11950: addr = 21 → dataOut = 001
# Time 12050: addr = 22 → dataOut = 100
# Time 12150: addr = 23 → dataOut = 111
# Time 12250: addr = 24 → dataOut = 010
# Time 12350: addr = 25 → dataOut = 101
# Time 12450: addr = 26 → dataOut = 000
# Time 12550: addr = 27 → dataOut = 011
# Time 12650: addr = 28 → dataOut = 110
# Time 12750: addr = 29 → dataOut = 001
# Time 12850: addr = 30 → dataOut = 100
# Time 12950: addr = 31 → dataOut = 111
# 
# >>> Done.
# ** Note: $stop    : task1_tb.sv(67)
#    Time: 12950 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:22 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 01:14:22 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:22 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 01:14:22 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:22 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 01:14:22 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:23 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 01:14:23 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:23 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 01:14:23 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:23 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:14:23 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:23 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_Soc_tb
# 
# Top level modules:
# 	DE1_Soc_tb
# End time: 01:14:23 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:23 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 01:14:23 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:14:23 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 01:14:23 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:14:31 on Apr 18,2025, Elapsed time: 0:02:42
# Errors: 33, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 01:14:31 on Apr 18,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_t_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
# >>> Writing to all 32 addresses:
# 
# >>> Reading from all 32 addresses:
# Time 9950: addr = 0 → dataOut = 101
# Time 10050: addr = 1 → dataOut = 101
# Time 10150: addr = 2 → dataOut = 000
# Time 10250: addr = 3 → dataOut = 011
# Time 10350: addr = 4 → dataOut = 110
# Time 10450: addr = 5 → dataOut = 001
# Time 10550: addr = 6 → dataOut = 100
# Time 10650: addr = 7 → dataOut = 111
# Time 10750: addr = 8 → dataOut = 010
# Time 10850: addr = 9 → dataOut = 101
# Time 10950: addr = 10 → dataOut = 000
# Time 11050: addr = 11 → dataOut = 011
# Time 11150: addr = 12 → dataOut = 110
# Time 11250: addr = 13 → dataOut = 001
# Time 11350: addr = 14 → dataOut = 100
# Time 11450: addr = 15 → dataOut = 111
# Time 11550: addr = 16 → dataOut = 010
# Time 11650: addr = 17 → dataOut = 101
# Time 11750: addr = 18 → dataOut = 000
# Time 11850: addr = 19 → dataOut = 011
# Time 11950: addr = 20 → dataOut = 110
# Time 12050: addr = 21 → dataOut = 001
# Time 12150: addr = 22 → dataOut = 100
# Time 12250: addr = 23 → dataOut = 111
# Time 12350: addr = 24 → dataOut = 010
# Time 12450: addr = 25 → dataOut = 101
# Time 12550: addr = 26 → dataOut = 000
# Time 12650: addr = 27 → dataOut = 011
# Time 12750: addr = 28 → dataOut = 110
# Time 12850: addr = 29 → dataOut = 001
# Time 12950: addr = 30 → dataOut = 100
# Time 13050: addr = 31 → dataOut = 111
# 
# >>> Done.
# ** Note: $stop    : task1_tb.sv(69)
#    Time: 13050 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:06 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 01:17:06 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:06 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 01:17:06 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:06 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 01:17:06 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:06 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 01:17:06 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:06 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 01:17:06 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:07 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:17:07 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:07 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_Soc_tb
# 
# Top level modules:
# 	DE1_Soc_tb
# End time: 01:17:07 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:07 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 01:17:07 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:07 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 01:17:07 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:17:12 on Apr 18,2025, Elapsed time: 0:02:41
# Errors: 33, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 01:17:12 on Apr 18,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_t_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
# >>> Writing to all 32 addresses:
# 
# >>> Reading from all 32 addresses:
# Time 10050: addr = 0 → dataOut = 101
# Time 10150: addr = 1 → dataOut = 101
# Time 10250: addr = 2 → dataOut = 000
# Time 10350: addr = 3 → dataOut = 011
# Time 10450: addr = 4 → dataOut = 110
# Time 10550: addr = 5 → dataOut = 001
# Time 10650: addr = 6 → dataOut = 100
# Time 10750: addr = 7 → dataOut = 111
# Time 10850: addr = 8 → dataOut = 010
# Time 10950: addr = 9 → dataOut = 101
# Time 11050: addr = 10 → dataOut = 000
# Time 11150: addr = 11 → dataOut = 011
# Time 11250: addr = 12 → dataOut = 110
# Time 11350: addr = 13 → dataOut = 001
# Time 11450: addr = 14 → dataOut = 100
# Time 11550: addr = 15 → dataOut = 111
# Time 11650: addr = 16 → dataOut = 010
# Time 11750: addr = 17 → dataOut = 101
# Time 11850: addr = 18 → dataOut = 000
# Time 11950: addr = 19 → dataOut = 011
# Time 12050: addr = 20 → dataOut = 110
# Time 12150: addr = 21 → dataOut = 001
# Time 12250: addr = 22 → dataOut = 100
# Time 12350: addr = 23 → dataOut = 111
# Time 12450: addr = 24 → dataOut = 010
# Time 12550: addr = 25 → dataOut = 101
# Time 12650: addr = 26 → dataOut = 000
# Time 12750: addr = 27 → dataOut = 011
# Time 12850: addr = 28 → dataOut = 110
# Time 12950: addr = 29 → dataOut = 001
# Time 13050: addr = 30 → dataOut = 100
# Time 13150: addr = 31 → dataOut = 111
# 
# >>> Done.
# ** Note: $stop    : task1_tb.sv(70)
#    Time: 13150 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:08 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 01:19:08 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:08 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 01:19:08 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:08 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 01:19:08 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:08 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 01:19:08 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:09 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 01:19:09 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:09 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:19:09 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:09 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_Soc_tb
# 
# Top level modules:
# 	DE1_Soc_tb
# End time: 01:19:09 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:09 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 01:19:09 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:09 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 01:19:09 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:19:12 on Apr 18,2025, Elapsed time: 0:02:00
# Errors: 33, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 01:19:12 on Apr 18,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.DFF
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_t_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
# >>> Writing to all 32 addresses:
# 
# >>> Reading from all 32 addresses:
# Time 10050: addr = 0 → dataOut = 101
# Time 10150: addr = 1 → dataOut = 101
# Time 10250: addr = 2 → dataOut = 000
# Time 10350: addr = 3 → dataOut = 011
# Time 10450: addr = 4 → dataOut = 110
# Time 10550: addr = 5 → dataOut = 001
# Time 10650: addr = 6 → dataOut = 100
# Time 10750: addr = 7 → dataOut = 111
# Time 10850: addr = 8 → dataOut = 010
# Time 10950: addr = 9 → dataOut = 101
# Time 11050: addr = 10 → dataOut = 000
# Time 11150: addr = 11 → dataOut = 011
# Time 11250: addr = 12 → dataOut = 110
# Time 11350: addr = 13 → dataOut = 001
# Time 11450: addr = 14 → dataOut = 100
# Time 11550: addr = 15 → dataOut = 111
# Time 11650: addr = 16 → dataOut = 010
# Time 11750: addr = 17 → dataOut = 101
# Time 11850: addr = 18 → dataOut = 000
# Time 11950: addr = 19 → dataOut = 011
# Time 12050: addr = 20 → dataOut = 110
# Time 12150: addr = 21 → dataOut = 001
# Time 12250: addr = 22 → dataOut = 100
# Time 12350: addr = 23 → dataOut = 111
# Time 12450: addr = 24 → dataOut = 010
# Time 12550: addr = 25 → dataOut = 101
# Time 12650: addr = 26 → dataOut = 000
# Time 12750: addr = 27 → dataOut = 011
# Time 12850: addr = 28 → dataOut = 110
# Time 12950: addr = 29 → dataOut = 001
# Time 13050: addr = 30 → dataOut = 100
# Time 13150: addr = 31 → dataOut = 111
# 
# >>> Done.
# ** Note: $stop    : task1_tb.sv(70)
#    Time: 13150 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:54 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 01:25:54 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:54 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 01:25:54 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:54 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 01:25:54 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:54 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 01:25:54 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:54 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 01:25:54 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:54 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:25:55 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_Soc_tb
# 
# Top level modules:
# 	DE1_Soc_tb
# End time: 01:25:55 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 01:25:55 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:55 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 01:25:55 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:26:03 on Apr 18,2025, Elapsed time: 0:06:51
# Errors: 33, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 01:26:03 on Apr 18,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task2
# ** Error: (vish-4014) No objects found matching '/DE1_t_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
# >>> Writing to all 32 addresses:
# 
# >>> Reading from all 32 addresses:
# Time 13250: addr = 0 → dataOut = 101
# Time 13350: addr = 1 → dataOut = 000
# Time 13450: addr = 2 → dataOut = 011
# Time 13550: addr = 3 → dataOut = 110
# Time 13650: addr = 4 → dataOut = 001
# Time 13750: addr = 5 → dataOut = 100
# Time 13850: addr = 6 → dataOut = 111
# Time 13950: addr = 7 → dataOut = 010
# Time 14050: addr = 8 → dataOut = 101
# Time 14150: addr = 9 → dataOut = 000
# Time 14250: addr = 10 → dataOut = 011
# Time 14350: addr = 11 → dataOut = 110
# Time 14450: addr = 12 → dataOut = 001
# Time 14550: addr = 13 → dataOut = 100
# Time 14650: addr = 14 → dataOut = 111
# Time 14750: addr = 15 → dataOut = 010
# Time 14850: addr = 16 → dataOut = 101
# Time 14950: addr = 17 → dataOut = 000
# Time 15050: addr = 18 → dataOut = 011
# Time 15150: addr = 19 → dataOut = 110
# Time 15250: addr = 20 → dataOut = 001
# Time 15350: addr = 21 → dataOut = 100
# Time 15450: addr = 22 → dataOut = 111
# Time 15550: addr = 23 → dataOut = 010
# Time 15650: addr = 24 → dataOut = 101
# Time 15750: addr = 25 → dataOut = 000
# Time 15850: addr = 26 → dataOut = 011
# Time 15950: addr = 27 → dataOut = 110
# Time 16050: addr = 28 → dataOut = 001
# Time 16150: addr = 29 → dataOut = 100
# Time 16250: addr = 30 → dataOut = 111
# Time 16350: addr = 31 → dataOut = 010
# 
# >>> Done.
# ** Note: $stop    : task1_tb.sv(82)
#    Time: 16350 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 82
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:20 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 01:31:20 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:20 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 01:31:20 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:20 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 01:31:20 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:20 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 01:31:20 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:21 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 01:31:21 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:21 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:31:21 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:21 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_Soc_tb
# 
# Top level modules:
# 	DE1_Soc_tb
# End time: 01:31:21 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:21 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 01:31:21 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:21 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 01:31:21 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:31:29 on Apr 18,2025, Elapsed time: 0:05:26
# Errors: 33, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 01:31:29 on Apr 18,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task2
# ** Error: (vish-4014) No objects found matching '/DE1_t_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
# >>> Writing to all 32 addresses:
# 
# >>> Reading from all 32 addresses:
# Time 13350: addr = 0 → dataOut = 101
# Time 13450: addr = 1 → dataOut = 000
# Time 13550: addr = 2 → dataOut = 011
# Time 13650: addr = 3 → dataOut = 110
# Time 13750: addr = 4 → dataOut = 001
# Time 13850: addr = 5 → dataOut = 100
# Time 13950: addr = 6 → dataOut = 111
# Time 14050: addr = 7 → dataOut = 010
# Time 14150: addr = 8 → dataOut = 101
# Time 14250: addr = 9 → dataOut = 000
# Time 14350: addr = 10 → dataOut = 011
# Time 14450: addr = 11 → dataOut = 110
# Time 14550: addr = 12 → dataOut = 001
# Time 14650: addr = 13 → dataOut = 100
# Time 14750: addr = 14 → dataOut = 111
# Time 14850: addr = 15 → dataOut = 010
# Time 14950: addr = 16 → dataOut = 101
# Time 15050: addr = 17 → dataOut = 000
# Time 15150: addr = 18 → dataOut = 011
# Time 15250: addr = 19 → dataOut = 110
# Time 15350: addr = 20 → dataOut = 001
# Time 15450: addr = 21 → dataOut = 100
# Time 15550: addr = 22 → dataOut = 111
# Time 15650: addr = 23 → dataOut = 010
# Time 15750: addr = 24 → dataOut = 101
# Time 15850: addr = 25 → dataOut = 000
# Time 15950: addr = 26 → dataOut = 011
# Time 16050: addr = 27 → dataOut = 110
# Time 16150: addr = 28 → dataOut = 001
# Time 16250: addr = 29 → dataOut = 100
# Time 16350: addr = 30 → dataOut = 111
# Time 16450: addr = 31 → dataOut = 010
# 
# >>> Done.
# ** Note: $stop    : task1_tb.sv(83)
#    Time: 16450 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 83
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:18 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 01:32:18 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:18 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 01:32:18 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:18 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 01:32:18 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:18 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 01:32:19 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:19 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# ** Error: (vlog-13069) task1_tb.sv(73): near "clk": syntax error, unexpected IDENTIFIER, expecting or or ')' or ','.
# End time: 01:32:19 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv +acc task1_tb.sv -Lf altera_mf_ver"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:32 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 01:32:32 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:32 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 01:32:32 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:32 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 01:32:33 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:33 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 01:32:33 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:33 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 01:32:33 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:33 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:32:33 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:33 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_Soc_tb
# 
# Top level modules:
# 	DE1_Soc_tb
# End time: 01:32:33 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:33 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 01:32:33 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:33 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 01:32:34 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 01:32:45 on Apr 18,2025, Elapsed time: 0:01:16
# Errors: 37, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.task1_tb 
# Start time: 01:32:45 on Apr 18,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task2
# ** Error: (vish-4014) No objects found matching '/DE1_t_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/SW'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/KEY'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX0'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX1'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX2'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX3'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX4'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/HEX5'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/V_GPIO'.
# Executing ONERROR command at macro ./wave.do line 34
# >>> Writing to all 32 addresses:
# 
# >>> Reading from all 32 addresses:
# Time 13450: addr = 0 → dataOut = 101
# Time 13550: addr = 1 → dataOut = 000
# Time 13650: addr = 2 → dataOut = 011
# Time 13750: addr = 3 → dataOut = 110
# Time 13850: addr = 4 → dataOut = 001
# Time 13950: addr = 5 → dataOut = 100
# Time 14050: addr = 6 → dataOut = 111
# Time 14150: addr = 7 → dataOut = 010
# Time 14250: addr = 8 → dataOut = 101
# Time 14350: addr = 9 → dataOut = 000
# Time 14450: addr = 10 → dataOut = 011
# Time 14550: addr = 11 → dataOut = 110
# Time 14650: addr = 12 → dataOut = 001
# Time 14750: addr = 13 → dataOut = 100
# Time 14850: addr = 14 → dataOut = 111
# Time 14950: addr = 15 → dataOut = 010
# Time 15050: addr = 16 → dataOut = 101
# Time 15150: addr = 17 → dataOut = 000
# Time 15250: addr = 18 → dataOut = 011
# Time 15350: addr = 19 → dataOut = 110
# Time 15450: addr = 20 → dataOut = 001
# Time 15550: addr = 21 → dataOut = 100
# Time 15650: addr = 22 → dataOut = 111
# Time 15750: addr = 23 → dataOut = 010
# Time 15850: addr = 24 → dataOut = 101
# Time 15950: addr = 25 → dataOut = 000
# Time 16050: addr = 26 → dataOut = 011
# Time 16150: addr = 27 → dataOut = 110
# Time 16250: addr = 28 → dataOut = 001
# Time 16350: addr = 29 → dataOut = 100
# Time 16450: addr = 30 → dataOut = 111
# Time 16550: addr = 31 → dataOut = 010
# 
# >>> Done.
# ** Note: $stop    : task1_tb.sv(84)
#    Time: 16550 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at task1_tb.sv line 84
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:56 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 01:41:56 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:56 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 01:41:56 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:56 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 01:41:56 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:56 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 01:41:56 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:57 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 01:41:57 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:57 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 01:41:57 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:57 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_Soc_tb
# 
# Top level modules:
# 	DE1_Soc_tb
# End time: 01:41:57 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:57 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 01:41:57 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:57 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 01:41:57 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:41:58 on Apr 18,2025, Elapsed time: 0:09:13
# Errors: 33, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.DE1_Soc_tb 
# Start time: 01:41:58 on Apr 18,2025
# Loading sv_std.std
# Loading work.DE1_Soc_tb
# Loading work.DE1_SoC
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3389) DE1_SoC.sv(64): Port 'wrclock' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_Soc_tb/dut/mem_task3 File: ram32x3port2.v
# ** Error: (vsim-3389) DE1_SoC.sv(64): Port 'rdclock' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_Soc_tb/dut/mem_task3 File: ram32x3port2.v
# ** Fatal: (vsim-3365) DE1_SoC.sv(64): Too many port connections. Expected 6, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_Soc_tb/dut/mem_task3 File: ram32x3port2.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 16
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:11 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 10:21:11 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:11 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 10:21:11 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:11 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 10:21:11 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:11 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 10:21:11 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:11 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 10:21:11 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:11 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 10:21:11 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:11 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_Soc_tb
# 
# Top level modules:
# 	DE1_Soc_tb
# End time: 10:21:11 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:11 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 10:21:11 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:11 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 10:21:11 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.DE1_Soc_tb 
# Start time: 01:41:58 on Apr 18,2025
# Loading sv_std.std
# Loading work.DE1_Soc_tb
# Loading work.DE1_SoC
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3389) DE1_SoC.sv(64): Port 'wrclock' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_Soc_tb/dut/mem_task3 File: ram32x3port2.v
# ** Error: (vsim-3389) DE1_SoC.sv(64): Port 'rdclock' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_Soc_tb/dut/mem_task3 File: ram32x3port2.v
# ** Fatal: (vsim-3365) DE1_SoC.sv(64): Too many port connections. Expected 6, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_Soc_tb/dut/mem_task3 File: ram32x3port2.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 16
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:40 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 10:27:40 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:40 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 10:27:40 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:40 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 10:27:40 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:40 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 10:27:40 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:40 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 10:27:40 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:40 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 10:27:40 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:40 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_Soc_tb
# 
# Top level modules:
# 	DE1_Soc_tb
# End time: 10:27:40 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:41 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 10:27:41 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:41 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 10:27:41 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.DE1_SoC_tb 
# Start time: 01:41:58 on Apr 18,2025
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) DE1_SoC_tb.sv(18): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: DE1_SoC.sv
# ** Warning: (vsim-3722) DE1_SoC_tb.sv(18): [TFMPC] - Missing connection for port 'CLOCK_50'.
# ** Error: (vsim-3389) DE1_SoC.sv(64): Port 'wrclock' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut/mem_task3 File: ram32x3port2.v
# ** Error: (vsim-3389) DE1_SoC.sv(64): Port 'rdclock' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut/mem_task3 File: ram32x3port2.v
# ** Fatal: (vsim-3365) DE1_SoC.sv(64): Too many port connections. Expected 6, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut/mem_task3 File: ram32x3port2.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 16
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 10:30:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 10:30:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 10:30:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 10:30:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 10:30:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 10:30:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_Soc_tb
# 
# Top level modules:
# 	DE1_Soc_tb
# End time: 10:30:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 10:30:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:37 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 10:30:37 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.DE1_SoC_tb 
# Start time: 01:41:58 on Apr 18,2025
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) DE1_SoC_tb.sv(18): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: DE1_SoC.sv
# ** Warning: (vsim-3722) DE1_SoC_tb.sv(18): [TFMPC] - Missing connection for port 'CLOCK_50'.
# ** Warning: (vsim-3015) DE1_SoC.sv(50): [PCDPC] - Port size (3) does not match connection size (1) for port 'q'. The port definition is at: ram32x3port2.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut/mem_task3 File: ram32x3port2.v
# ** Error: (vish-4014) No objects found matching '/task1_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/task1_tb/reset'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/task1_tb/write'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/task1_tb/address'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/task1_tb/dataIn'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/task1_tb/dataOut'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/DE1_t_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/writeAddr'.
# Executing ONERROR command at macro ./wave.do line 35
# ** Note: $stop    : DE1_SoC_tb.sv(82)
#    Time: 1400 ns  Iteration: 0  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at DE1_SoC_tb.sv line 82
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:35 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task2.sv -Lf altera_mf_ver 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 10:38:35 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:35 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1.sv -Lf altera_mf_ver 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 10:38:36 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" dff.sv -Lf altera_mf_ver 
# -- Compiling module DFF
# 
# Top level modules:
# 	DFF
# End time: 10:38:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" seg7.sv -Lf altera_mf_ver 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 10:38:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" task1_tb.sv -Lf altera_mf_ver 
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 10:38:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 10:38:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" DE1_SoC_tb.sv -Lf altera_mf_ver 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 10:38:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 10:38:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:36 on Apr 18,2025
# vlog -reportprogress 300 -sv "+acc" ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 10:38:36 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:38:42 on Apr 18,2025, Elapsed time: 8:56:44
# Errors: 33, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -Lf altera_mf_ver work.DE1_SoC_tb 
# Start time: 10:38:42 on Apr 18,2025
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error (suppressible): (vsim-8885) DE1_SoC_tb.sv(16): Illegal inout port connection for port 'V_GPIO' to reg type.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: DE1_SoC.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 16
# End time: 10:51:02 on Apr 18,2025, Elapsed time: 0:12:20
# Errors: 1, Warnings: 0
