
BSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2d0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000328  0800b4a0  0800b4a0  0001b4a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7c8  0800b7c8  000200d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b7c8  0800b7c8  0001b7c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7d0  0800b7d0  000200d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7d0  0800b7d0  0001b7d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7d4  0800b7d4  0001b7d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  0800b7d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004cc  200000d8  0800b8b0  000200d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005a4  0800b8b0  000205a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000191ff  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036d1  00000000  00000000  00039307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d0  00000000  00000000  0003c9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001180  00000000  00000000  0003dca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029174  00000000  00000000  0003ee28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018096  00000000  00000000  00067f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faf2b  00000000  00000000  00080032  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017af5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005714  00000000  00000000  0017afb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000d8 	.word	0x200000d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b488 	.word	0x0800b488

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000dc 	.word	0x200000dc
 800020c:	0800b488 	.word	0x0800b488

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2iz>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b64:	d215      	bcs.n	8000b92 <__aeabi_d2iz+0x36>
 8000b66:	d511      	bpl.n	8000b8c <__aeabi_d2iz+0x30>
 8000b68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d912      	bls.n	8000b98 <__aeabi_d2iz+0x3c>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b96:	d105      	bne.n	8000ba4 <__aeabi_d2iz+0x48>
 8000b98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	bf08      	it	eq
 8000b9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_d2uiz>:
 8000bac:	004a      	lsls	r2, r1, #1
 8000bae:	d211      	bcs.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb4:	d211      	bcs.n	8000bda <__aeabi_d2uiz+0x2e>
 8000bb6:	d50d      	bpl.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc0:	d40e      	bmi.n	8000be0 <__aeabi_d2uiz+0x34>
 8000bc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bde:	d102      	bne.n	8000be6 <__aeabi_d2uiz+0x3a>
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295
 8000be4:	4770      	bx	lr
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	4770      	bx	lr

08000bec <__aeabi_uldivmod>:
 8000bec:	b953      	cbnz	r3, 8000c04 <__aeabi_uldivmod+0x18>
 8000bee:	b94a      	cbnz	r2, 8000c04 <__aeabi_uldivmod+0x18>
 8000bf0:	2900      	cmp	r1, #0
 8000bf2:	bf08      	it	eq
 8000bf4:	2800      	cmpeq	r0, #0
 8000bf6:	bf1c      	itt	ne
 8000bf8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000c00:	f000 b974 	b.w	8000eec <__aeabi_idiv0>
 8000c04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c0c:	f000 f806 	bl	8000c1c <__udivmoddi4>
 8000c10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c18:	b004      	add	sp, #16
 8000c1a:	4770      	bx	lr

08000c1c <__udivmoddi4>:
 8000c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c20:	9d08      	ldr	r5, [sp, #32]
 8000c22:	4604      	mov	r4, r0
 8000c24:	468e      	mov	lr, r1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d14d      	bne.n	8000cc6 <__udivmoddi4+0xaa>
 8000c2a:	428a      	cmp	r2, r1
 8000c2c:	4694      	mov	ip, r2
 8000c2e:	d969      	bls.n	8000d04 <__udivmoddi4+0xe8>
 8000c30:	fab2 f282 	clz	r2, r2
 8000c34:	b152      	cbz	r2, 8000c4c <__udivmoddi4+0x30>
 8000c36:	fa01 f302 	lsl.w	r3, r1, r2
 8000c3a:	f1c2 0120 	rsb	r1, r2, #32
 8000c3e:	fa20 f101 	lsr.w	r1, r0, r1
 8000c42:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c46:	ea41 0e03 	orr.w	lr, r1, r3
 8000c4a:	4094      	lsls	r4, r2
 8000c4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c50:	0c21      	lsrs	r1, r4, #16
 8000c52:	fbbe f6f8 	udiv	r6, lr, r8
 8000c56:	fa1f f78c 	uxth.w	r7, ip
 8000c5a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c62:	fb06 f107 	mul.w	r1, r6, r7
 8000c66:	4299      	cmp	r1, r3
 8000c68:	d90a      	bls.n	8000c80 <__udivmoddi4+0x64>
 8000c6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c72:	f080 811f 	bcs.w	8000eb4 <__udivmoddi4+0x298>
 8000c76:	4299      	cmp	r1, r3
 8000c78:	f240 811c 	bls.w	8000eb4 <__udivmoddi4+0x298>
 8000c7c:	3e02      	subs	r6, #2
 8000c7e:	4463      	add	r3, ip
 8000c80:	1a5b      	subs	r3, r3, r1
 8000c82:	b2a4      	uxth	r4, r4
 8000c84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c88:	fb08 3310 	mls	r3, r8, r0, r3
 8000c8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c90:	fb00 f707 	mul.w	r7, r0, r7
 8000c94:	42a7      	cmp	r7, r4
 8000c96:	d90a      	bls.n	8000cae <__udivmoddi4+0x92>
 8000c98:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca0:	f080 810a 	bcs.w	8000eb8 <__udivmoddi4+0x29c>
 8000ca4:	42a7      	cmp	r7, r4
 8000ca6:	f240 8107 	bls.w	8000eb8 <__udivmoddi4+0x29c>
 8000caa:	4464      	add	r4, ip
 8000cac:	3802      	subs	r0, #2
 8000cae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb2:	1be4      	subs	r4, r4, r7
 8000cb4:	2600      	movs	r6, #0
 8000cb6:	b11d      	cbz	r5, 8000cc0 <__udivmoddi4+0xa4>
 8000cb8:	40d4      	lsrs	r4, r2
 8000cba:	2300      	movs	r3, #0
 8000cbc:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d909      	bls.n	8000cde <__udivmoddi4+0xc2>
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	f000 80ef 	beq.w	8000eae <__udivmoddi4+0x292>
 8000cd0:	2600      	movs	r6, #0
 8000cd2:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd6:	4630      	mov	r0, r6
 8000cd8:	4631      	mov	r1, r6
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	fab3 f683 	clz	r6, r3
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d14a      	bne.n	8000d7c <__udivmoddi4+0x160>
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xd4>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 80f9 	bhi.w	8000ee2 <__udivmoddi4+0x2c6>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	469e      	mov	lr, r3
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e0      	beq.n	8000cc0 <__udivmoddi4+0xa4>
 8000cfe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d02:	e7dd      	b.n	8000cc0 <__udivmoddi4+0xa4>
 8000d04:	b902      	cbnz	r2, 8000d08 <__udivmoddi4+0xec>
 8000d06:	deff      	udf	#255	; 0xff
 8000d08:	fab2 f282 	clz	r2, r2
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	f040 8092 	bne.w	8000e36 <__udivmoddi4+0x21a>
 8000d12:	eba1 010c 	sub.w	r1, r1, ip
 8000d16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1a:	fa1f fe8c 	uxth.w	lr, ip
 8000d1e:	2601      	movs	r6, #1
 8000d20:	0c20      	lsrs	r0, r4, #16
 8000d22:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d26:	fb07 1113 	mls	r1, r7, r3, r1
 8000d2a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2e:	fb0e f003 	mul.w	r0, lr, r3
 8000d32:	4288      	cmp	r0, r1
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x12c>
 8000d36:	eb1c 0101 	adds.w	r1, ip, r1
 8000d3a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x12a>
 8000d40:	4288      	cmp	r0, r1
 8000d42:	f200 80cb 	bhi.w	8000edc <__udivmoddi4+0x2c0>
 8000d46:	4643      	mov	r3, r8
 8000d48:	1a09      	subs	r1, r1, r0
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d50:	fb07 1110 	mls	r1, r7, r0, r1
 8000d54:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d58:	fb0e fe00 	mul.w	lr, lr, r0
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	d908      	bls.n	8000d72 <__udivmoddi4+0x156>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d68:	d202      	bcs.n	8000d70 <__udivmoddi4+0x154>
 8000d6a:	45a6      	cmp	lr, r4
 8000d6c:	f200 80bb 	bhi.w	8000ee6 <__udivmoddi4+0x2ca>
 8000d70:	4608      	mov	r0, r1
 8000d72:	eba4 040e 	sub.w	r4, r4, lr
 8000d76:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d7a:	e79c      	b.n	8000cb6 <__udivmoddi4+0x9a>
 8000d7c:	f1c6 0720 	rsb	r7, r6, #32
 8000d80:	40b3      	lsls	r3, r6
 8000d82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d92:	431c      	orrs	r4, r3
 8000d94:	40f9      	lsrs	r1, r7
 8000d96:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000da2:	0c20      	lsrs	r0, r4, #16
 8000da4:	fa1f fe8c 	uxth.w	lr, ip
 8000da8:	fb09 1118 	mls	r1, r9, r8, r1
 8000dac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000db0:	fb08 f00e 	mul.w	r0, r8, lr
 8000db4:	4288      	cmp	r0, r1
 8000db6:	fa02 f206 	lsl.w	r2, r2, r6
 8000dba:	d90b      	bls.n	8000dd4 <__udivmoddi4+0x1b8>
 8000dbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc4:	f080 8088 	bcs.w	8000ed8 <__udivmoddi4+0x2bc>
 8000dc8:	4288      	cmp	r0, r1
 8000dca:	f240 8085 	bls.w	8000ed8 <__udivmoddi4+0x2bc>
 8000dce:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd2:	4461      	add	r1, ip
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ddc:	fb09 1110 	mls	r1, r9, r0, r1
 8000de0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	458e      	cmp	lr, r1
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x1e2>
 8000dec:	eb1c 0101 	adds.w	r1, ip, r1
 8000df0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df4:	d26c      	bcs.n	8000ed0 <__udivmoddi4+0x2b4>
 8000df6:	458e      	cmp	lr, r1
 8000df8:	d96a      	bls.n	8000ed0 <__udivmoddi4+0x2b4>
 8000dfa:	3802      	subs	r0, #2
 8000dfc:	4461      	add	r1, ip
 8000dfe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e02:	fba0 9402 	umull	r9, r4, r0, r2
 8000e06:	eba1 010e 	sub.w	r1, r1, lr
 8000e0a:	42a1      	cmp	r1, r4
 8000e0c:	46c8      	mov	r8, r9
 8000e0e:	46a6      	mov	lr, r4
 8000e10:	d356      	bcc.n	8000ec0 <__udivmoddi4+0x2a4>
 8000e12:	d053      	beq.n	8000ebc <__udivmoddi4+0x2a0>
 8000e14:	b15d      	cbz	r5, 8000e2e <__udivmoddi4+0x212>
 8000e16:	ebb3 0208 	subs.w	r2, r3, r8
 8000e1a:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1e:	fa01 f707 	lsl.w	r7, r1, r7
 8000e22:	fa22 f306 	lsr.w	r3, r2, r6
 8000e26:	40f1      	lsrs	r1, r6
 8000e28:	431f      	orrs	r7, r3
 8000e2a:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2e:	2600      	movs	r6, #0
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	f1c2 0320 	rsb	r3, r2, #32
 8000e3a:	40d8      	lsrs	r0, r3
 8000e3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e40:	fa21 f303 	lsr.w	r3, r1, r3
 8000e44:	4091      	lsls	r1, r2
 8000e46:	4301      	orrs	r1, r0
 8000e48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4c:	fa1f fe8c 	uxth.w	lr, ip
 8000e50:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e54:	fb07 3610 	mls	r6, r7, r0, r3
 8000e58:	0c0b      	lsrs	r3, r1, #16
 8000e5a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e62:	429e      	cmp	r6, r3
 8000e64:	fa04 f402 	lsl.w	r4, r4, r2
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x260>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e72:	d22f      	bcs.n	8000ed4 <__udivmoddi4+0x2b8>
 8000e74:	429e      	cmp	r6, r3
 8000e76:	d92d      	bls.n	8000ed4 <__udivmoddi4+0x2b8>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4463      	add	r3, ip
 8000e7c:	1b9b      	subs	r3, r3, r6
 8000e7e:	b289      	uxth	r1, r1
 8000e80:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e84:	fb07 3316 	mls	r3, r7, r6, r3
 8000e88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e8c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e90:	428b      	cmp	r3, r1
 8000e92:	d908      	bls.n	8000ea6 <__udivmoddi4+0x28a>
 8000e94:	eb1c 0101 	adds.w	r1, ip, r1
 8000e98:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e9c:	d216      	bcs.n	8000ecc <__udivmoddi4+0x2b0>
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d914      	bls.n	8000ecc <__udivmoddi4+0x2b0>
 8000ea2:	3e02      	subs	r6, #2
 8000ea4:	4461      	add	r1, ip
 8000ea6:	1ac9      	subs	r1, r1, r3
 8000ea8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eac:	e738      	b.n	8000d20 <__udivmoddi4+0x104>
 8000eae:	462e      	mov	r6, r5
 8000eb0:	4628      	mov	r0, r5
 8000eb2:	e705      	b.n	8000cc0 <__udivmoddi4+0xa4>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	e6e3      	b.n	8000c80 <__udivmoddi4+0x64>
 8000eb8:	4618      	mov	r0, r3
 8000eba:	e6f8      	b.n	8000cae <__udivmoddi4+0x92>
 8000ebc:	454b      	cmp	r3, r9
 8000ebe:	d2a9      	bcs.n	8000e14 <__udivmoddi4+0x1f8>
 8000ec0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec8:	3801      	subs	r0, #1
 8000eca:	e7a3      	b.n	8000e14 <__udivmoddi4+0x1f8>
 8000ecc:	4646      	mov	r6, r8
 8000ece:	e7ea      	b.n	8000ea6 <__udivmoddi4+0x28a>
 8000ed0:	4620      	mov	r0, r4
 8000ed2:	e794      	b.n	8000dfe <__udivmoddi4+0x1e2>
 8000ed4:	4640      	mov	r0, r8
 8000ed6:	e7d1      	b.n	8000e7c <__udivmoddi4+0x260>
 8000ed8:	46d0      	mov	r8, sl
 8000eda:	e77b      	b.n	8000dd4 <__udivmoddi4+0x1b8>
 8000edc:	3b02      	subs	r3, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	e732      	b.n	8000d48 <__udivmoddi4+0x12c>
 8000ee2:	4630      	mov	r0, r6
 8000ee4:	e709      	b.n	8000cfa <__udivmoddi4+0xde>
 8000ee6:	4464      	add	r4, ip
 8000ee8:	3802      	subs	r0, #2
 8000eea:	e742      	b.n	8000d72 <__udivmoddi4+0x156>

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <ReceiverIR_init>:
 * Constructor.
 *
 * @param rxpin Pin for receive IR signal.
 */
	void ReceiverIR_init()
	{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
		init_state();
 8000ef4:	f000 f85a 	bl	8000fac <init_state>
//		    evt.fall(this, &isr_fall);
//		    evt.rise(this, &isr_rise);
//		    evt.mode(PullUp);
//		    ticker.attach_us(this, &isr_wdt, 10 * 1000);
	}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}

08000efc <getState>:
/**
 * Get state.
 *
 * @return Current state.
 */
State getState() {
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
    LOCK();
    State s = work.state;
 8000f02:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <getState+0x1c>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	71fb      	strb	r3, [r7, #7]
    UNLOCK();
    return s;
 8000f08:	79fb      	ldrb	r3, [r7, #7]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	2000013c 	.word	0x2000013c

08000f1c <getData>:
 * @param buf Buffer of a data.
 * @param bitlength Bit length of the buffer.
 *
 * @return Data bit length.
 */
int getData(Format *format, uint8_t *buf, int bitlength) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
    LOCK();

    if (bitlength < data.bitcount) {
 8000f28:	4b1e      	ldr	r3, [pc, #120]	; (8000fa4 <getData+0x88>)
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	da02      	bge.n	8000f38 <getData+0x1c>
        UNLOCK();
        return -1;
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
 8000f36:	e030      	b.n	8000f9a <getData+0x7e>
    }

    const int nbits = data.bitcount;
 8000f38:	4b1a      	ldr	r3, [pc, #104]	; (8000fa4 <getData+0x88>)
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	61bb      	str	r3, [r7, #24]
    const int nbytes = data.bitcount / 8 + (((data.bitcount % 8) != 0) ? 1 : 0);
 8000f3e:	4b19      	ldr	r3, [pc, #100]	; (8000fa4 <getData+0x88>)
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	da00      	bge.n	8000f48 <getData+0x2c>
 8000f46:	3307      	adds	r3, #7
 8000f48:	10db      	asrs	r3, r3, #3
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	4b15      	ldr	r3, [pc, #84]	; (8000fa4 <getData+0x88>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f003 0307 	and.w	r3, r3, #7
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	bf14      	ite	ne
 8000f58:	2301      	movne	r3, #1
 8000f5a:	2300      	moveq	r3, #0
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	4413      	add	r3, r2
 8000f60:	617b      	str	r3, [r7, #20]

    //*format = data.format;
    *format = NEC;
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	2201      	movs	r2, #1
 8000f66:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < nbytes; i++) {
 8000f68:	2300      	movs	r3, #0
 8000f6a:	61fb      	str	r3, [r7, #28]
 8000f6c:	e00b      	b.n	8000f86 <getData+0x6a>
        buf[i] = data.buffer[i];
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	68ba      	ldr	r2, [r7, #8]
 8000f72:	4413      	add	r3, r2
 8000f74:	490b      	ldr	r1, [pc, #44]	; (8000fa4 <getData+0x88>)
 8000f76:	69fa      	ldr	r2, [r7, #28]
 8000f78:	440a      	add	r2, r1
 8000f7a:	3208      	adds	r2, #8
 8000f7c:	7812      	ldrb	r2, [r2, #0]
 8000f7e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < nbytes; i++) {
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	3301      	adds	r3, #1
 8000f84:	61fb      	str	r3, [r7, #28]
 8000f86:	69fa      	ldr	r2, [r7, #28]
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	dbef      	blt.n	8000f6e <getData+0x52>
    }
    printf("getData init_state()getData init_state()getData init_state()");
 8000f8e:	4806      	ldr	r0, [pc, #24]	; (8000fa8 <getData+0x8c>)
 8000f90:	f009 fa76 	bl	800a480 <iprintf>
    init_state();
 8000f94:	f000 f80a 	bl	8000fac <init_state>

    UNLOCK();
    return nbits;
 8000f98:	69bb      	ldr	r3, [r7, #24]
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3720      	adds	r7, #32
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	200000f4 	.word	0x200000f4
 8000fa8:	0800b4a0 	.word	0x0800b4a0

08000fac <init_state>:

void init_state(void) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
    work.c1 = -1;
 8000fb2:	4b1d      	ldr	r3, [pc, #116]	; (8001028 <init_state+0x7c>)
 8000fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb8:	605a      	str	r2, [r3, #4]
    work.c2 = -1;
 8000fba:	4b1b      	ldr	r3, [pc, #108]	; (8001028 <init_state+0x7c>)
 8000fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc0:	609a      	str	r2, [r3, #8]
    work.c3 = -1;
 8000fc2:	4b19      	ldr	r3, [pc, #100]	; (8001028 <init_state+0x7c>)
 8000fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc8:	60da      	str	r2, [r3, #12]
    work.d1 = -1;
 8000fca:	4b17      	ldr	r3, [pc, #92]	; (8001028 <init_state+0x7c>)
 8000fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd0:	611a      	str	r2, [r3, #16]
    work.d2 = -1;
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <init_state+0x7c>)
 8000fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd8:	615a      	str	r2, [r3, #20]
    work.state = Idle;
 8000fda:	4b13      	ldr	r3, [pc, #76]	; (8001028 <init_state+0x7c>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	701a      	strb	r2, [r3, #0]
    data.format = UNKNOWN;
 8000fe0:	4b12      	ldr	r3, [pc, #72]	; (800102c <init_state+0x80>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	701a      	strb	r2, [r3, #0]
    data.bitcount = 0;
 8000fe6:	4b11      	ldr	r3, [pc, #68]	; (800102c <init_state+0x80>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	605a      	str	r2, [r3, #4]
    HAL_TIM_Base_Stop_IT(&htim14);printf("HAL_TIM_Base_Stop_IT(&htim14)\n");  //timer.stop();
 8000fec:	4810      	ldr	r0, [pc, #64]	; (8001030 <init_state+0x84>)
 8000fee:	f007 fbcd 	bl	800878c <HAL_TIM_Base_Stop_IT>
 8000ff2:	4810      	ldr	r0, [pc, #64]	; (8001034 <init_state+0x88>)
 8000ff4:	f009 faca 	bl	800a58c <puts>
    //HAL_NVIC_DisableIRQ(EXTI0_IRQn); //input interrupt stop
    IR_NEC_Tick = 0;  //timer.reset();
 8000ff8:	4b0f      	ldr	r3, [pc, #60]	; (8001038 <init_state+0x8c>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < sizeof(data.buffer); i++) {
 8000ffe:	2300      	movs	r3, #0
 8001000:	607b      	str	r3, [r7, #4]
 8001002:	e008      	b.n	8001016 <init_state+0x6a>
        data.buffer[i] = 0;
 8001004:	4a09      	ldr	r2, [pc, #36]	; (800102c <init_state+0x80>)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4413      	add	r3, r2
 800100a:	3308      	adds	r3, #8
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < sizeof(data.buffer); i++) {
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3301      	adds	r3, #1
 8001014:	607b      	str	r3, [r7, #4]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2b3f      	cmp	r3, #63	; 0x3f
 800101a:	d9f3      	bls.n	8001004 <init_state+0x58>
    }
}
 800101c:	bf00      	nop
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2000013c 	.word	0x2000013c
 800102c:	200000f4 	.word	0x200000f4
 8001030:	20000488 	.word	0x20000488
 8001034:	0800b4e0 	.word	0x0800b4e0
 8001038:	20000174 	.word	0x20000174
 800103c:	00000000 	.word	0x00000000

08001040 <isr_fall>:
        cnt = 0;
    }
    UNLOCK();
}

void isr_fall(void) {
 8001040:	b5b0      	push	{r4, r5, r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
    LOCK();
    //printf("111: %d\n", work.state);
    switch (work.state) {
 8001046:	4b96      	ldr	r3, [pc, #600]	; (80012a0 <isr_fall+0x260>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b02      	cmp	r3, #2
 800104c:	f000 83cd 	beq.w	80017ea <isr_fall+0x7aa>
 8001050:	2b02      	cmp	r3, #2
 8001052:	f300 83cc 	bgt.w	80017ee <isr_fall+0x7ae>
 8001056:	2b00      	cmp	r3, #0
 8001058:	d003      	beq.n	8001062 <isr_fall+0x22>
 800105a:	2b01      	cmp	r3, #1
 800105c:	f000 8224 	beq.w	80014a8 <isr_fall+0x468>
            }
            break;
        case Received:
            break;
        default:
            break;
 8001060:	e3c5      	b.n	80017ee <isr_fall+0x7ae>
            if (work.c1 < 0) {
 8001062:	4b8f      	ldr	r3, [pc, #572]	; (80012a0 <isr_fall+0x260>)
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b00      	cmp	r3, #0
 8001068:	da07      	bge.n	800107a <isr_fall+0x3a>
            	HAL_TIM_Base_Start_IT (&htim14);//printf("HAL_TIM_Base_Start_IT (&htim14)\n");  //timer.start();
 800106a:	488e      	ldr	r0, [pc, #568]	; (80012a4 <isr_fall+0x264>)
 800106c:	f007 fb16 	bl	800869c <HAL_TIM_Base_Start_IT>
                work.c1 = IR_NEC_Tick;  //timer.read_us();
 8001070:	4b8d      	ldr	r3, [pc, #564]	; (80012a8 <isr_fall+0x268>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a8a      	ldr	r2, [pc, #552]	; (80012a0 <isr_fall+0x260>)
 8001076:	6053      	str	r3, [r2, #4]
            break;
 8001078:	e3bc      	b.n	80017f4 <isr_fall+0x7b4>
			work.c3 = IR_NEC_Tick;  //timer.read_us();
 800107a:	4b8b      	ldr	r3, [pc, #556]	; (80012a8 <isr_fall+0x268>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a88      	ldr	r2, [pc, #544]	; (80012a0 <isr_fall+0x260>)
 8001080:	60d3      	str	r3, [r2, #12]
                int a = work.c2 - work.c1;
 8001082:	4b87      	ldr	r3, [pc, #540]	; (80012a0 <isr_fall+0x260>)
 8001084:	689a      	ldr	r2, [r3, #8]
 8001086:	4b86      	ldr	r3, [pc, #536]	; (80012a0 <isr_fall+0x260>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	607b      	str	r3, [r7, #4]
                int b = work.c3 - work.c2;
 800108e:	4b84      	ldr	r3, [pc, #528]	; (80012a0 <isr_fall+0x260>)
 8001090:	68da      	ldr	r2, [r3, #12]
 8001092:	4b83      	ldr	r3, [pc, #524]	; (80012a0 <isr_fall+0x260>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	603b      	str	r3, [r7, #0]
                if (InRange(a, TUS_NEC * 16) && InRange(b, TUS_NEC * 8)) {
 800109a:	f240 2332 	movw	r3, #562	; 0x232
 800109e:	011b      	lsls	r3, r3, #4
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff fa57 	bl	8000554 <__aeabi_i2d>
 80010a6:	a37a      	add	r3, pc, #488	; (adr r3, 8001290 <isr_fall+0x250>)
 80010a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ac:	f7ff fabc 	bl	8000628 <__aeabi_dmul>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	4614      	mov	r4, r2
 80010b6:	461d      	mov	r5, r3
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f7ff fa4b 	bl	8000554 <__aeabi_i2d>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4620      	mov	r0, r4
 80010c4:	4629      	mov	r1, r5
 80010c6:	f7ff fd21 	bl	8000b0c <__aeabi_dcmplt>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d056      	beq.n	800117e <isr_fall+0x13e>
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff fa3f 	bl	8000554 <__aeabi_i2d>
 80010d6:	4604      	mov	r4, r0
 80010d8:	460d      	mov	r5, r1
 80010da:	f240 2332 	movw	r3, #562	; 0x232
 80010de:	011b      	lsls	r3, r3, #4
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff fa37 	bl	8000554 <__aeabi_i2d>
 80010e6:	a36c      	add	r3, pc, #432	; (adr r3, 8001298 <isr_fall+0x258>)
 80010e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ec:	f7ff fa9c 	bl	8000628 <__aeabi_dmul>
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	4620      	mov	r0, r4
 80010f6:	4629      	mov	r1, r5
 80010f8:	f7ff fd08 	bl	8000b0c <__aeabi_dcmplt>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d03d      	beq.n	800117e <isr_fall+0x13e>
 8001102:	f240 2332 	movw	r3, #562	; 0x232
 8001106:	00db      	lsls	r3, r3, #3
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fa23 	bl	8000554 <__aeabi_i2d>
 800110e:	a360      	add	r3, pc, #384	; (adr r3, 8001290 <isr_fall+0x250>)
 8001110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001114:	f7ff fa88 	bl	8000628 <__aeabi_dmul>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4614      	mov	r4, r2
 800111e:	461d      	mov	r5, r3
 8001120:	6838      	ldr	r0, [r7, #0]
 8001122:	f7ff fa17 	bl	8000554 <__aeabi_i2d>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4620      	mov	r0, r4
 800112c:	4629      	mov	r1, r5
 800112e:	f7ff fced 	bl	8000b0c <__aeabi_dcmplt>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d022      	beq.n	800117e <isr_fall+0x13e>
 8001138:	6838      	ldr	r0, [r7, #0]
 800113a:	f7ff fa0b 	bl	8000554 <__aeabi_i2d>
 800113e:	4604      	mov	r4, r0
 8001140:	460d      	mov	r5, r1
 8001142:	f240 2332 	movw	r3, #562	; 0x232
 8001146:	00db      	lsls	r3, r3, #3
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fa03 	bl	8000554 <__aeabi_i2d>
 800114e:	a352      	add	r3, pc, #328	; (adr r3, 8001298 <isr_fall+0x258>)
 8001150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001154:	f7ff fa68 	bl	8000628 <__aeabi_dmul>
 8001158:	4602      	mov	r2, r0
 800115a:	460b      	mov	r3, r1
 800115c:	4620      	mov	r0, r4
 800115e:	4629      	mov	r1, r5
 8001160:	f7ff fcd4 	bl	8000b0c <__aeabi_dcmplt>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d009      	beq.n	800117e <isr_fall+0x13e>
                    data.format = NEC;
 800116a:	4b50      	ldr	r3, [pc, #320]	; (80012ac <isr_fall+0x26c>)
 800116c:	2201      	movs	r2, #1
 800116e:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 8001170:	4b4b      	ldr	r3, [pc, #300]	; (80012a0 <isr_fall+0x260>)
 8001172:	2201      	movs	r2, #1
 8001174:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 8001176:	4b4d      	ldr	r3, [pc, #308]	; (80012ac <isr_fall+0x26c>)
 8001178:	2200      	movs	r2, #0
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	e193      	b.n	80014a6 <isr_fall+0x466>
                } else if (InRange(a, TUS_NEC * 16) && InRange(b, TUS_NEC * 4)) {
 800117e:	f240 2332 	movw	r3, #562	; 0x232
 8001182:	011b      	lsls	r3, r3, #4
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff f9e5 	bl	8000554 <__aeabi_i2d>
 800118a:	a341      	add	r3, pc, #260	; (adr r3, 8001290 <isr_fall+0x250>)
 800118c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001190:	f7ff fa4a 	bl	8000628 <__aeabi_dmul>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	4614      	mov	r4, r2
 800119a:	461d      	mov	r5, r3
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff f9d9 	bl	8000554 <__aeabi_i2d>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	4620      	mov	r0, r4
 80011a8:	4629      	mov	r1, r5
 80011aa:	f7ff fcaf 	bl	8000b0c <__aeabi_dcmplt>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d07d      	beq.n	80012b0 <isr_fall+0x270>
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff f9cd 	bl	8000554 <__aeabi_i2d>
 80011ba:	4604      	mov	r4, r0
 80011bc:	460d      	mov	r5, r1
 80011be:	f240 2332 	movw	r3, #562	; 0x232
 80011c2:	011b      	lsls	r3, r3, #4
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff f9c5 	bl	8000554 <__aeabi_i2d>
 80011ca:	a333      	add	r3, pc, #204	; (adr r3, 8001298 <isr_fall+0x258>)
 80011cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d0:	f7ff fa2a 	bl	8000628 <__aeabi_dmul>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4620      	mov	r0, r4
 80011da:	4629      	mov	r1, r5
 80011dc:	f7ff fc96 	bl	8000b0c <__aeabi_dcmplt>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d064      	beq.n	80012b0 <isr_fall+0x270>
 80011e6:	f240 2332 	movw	r3, #562	; 0x232
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff f9b1 	bl	8000554 <__aeabi_i2d>
 80011f2:	a327      	add	r3, pc, #156	; (adr r3, 8001290 <isr_fall+0x250>)
 80011f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f8:	f7ff fa16 	bl	8000628 <__aeabi_dmul>
 80011fc:	4602      	mov	r2, r0
 80011fe:	460b      	mov	r3, r1
 8001200:	4614      	mov	r4, r2
 8001202:	461d      	mov	r5, r3
 8001204:	6838      	ldr	r0, [r7, #0]
 8001206:	f7ff f9a5 	bl	8000554 <__aeabi_i2d>
 800120a:	4602      	mov	r2, r0
 800120c:	460b      	mov	r3, r1
 800120e:	4620      	mov	r0, r4
 8001210:	4629      	mov	r1, r5
 8001212:	f7ff fc7b 	bl	8000b0c <__aeabi_dcmplt>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d049      	beq.n	80012b0 <isr_fall+0x270>
 800121c:	6838      	ldr	r0, [r7, #0]
 800121e:	f7ff f999 	bl	8000554 <__aeabi_i2d>
 8001222:	4604      	mov	r4, r0
 8001224:	460d      	mov	r5, r1
 8001226:	f240 2332 	movw	r3, #562	; 0x232
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff f991 	bl	8000554 <__aeabi_i2d>
 8001232:	a319      	add	r3, pc, #100	; (adr r3, 8001298 <isr_fall+0x258>)
 8001234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001238:	f7ff f9f6 	bl	8000628 <__aeabi_dmul>
 800123c:	4602      	mov	r2, r0
 800123e:	460b      	mov	r3, r1
 8001240:	4620      	mov	r0, r4
 8001242:	4629      	mov	r1, r5
 8001244:	f7ff fc62 	bl	8000b0c <__aeabi_dcmplt>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d030      	beq.n	80012b0 <isr_fall+0x270>
                    data.format = NEC_REPEAT;
 800124e:	4b17      	ldr	r3, [pc, #92]	; (80012ac <isr_fall+0x26c>)
 8001250:	2202      	movs	r2, #2
 8001252:	701a      	strb	r2, [r3, #0]
                    work.state = Received;
 8001254:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <isr_fall+0x260>)
 8001256:	2202      	movs	r2, #2
 8001258:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 800125a:	4b14      	ldr	r3, [pc, #80]	; (80012ac <isr_fall+0x26c>)
 800125c:	2200      	movs	r2, #0
 800125e:	605a      	str	r2, [r3, #4]
                    work.c1 = -1;
 8001260:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <isr_fall+0x260>)
 8001262:	f04f 32ff 	mov.w	r2, #4294967295
 8001266:	605a      	str	r2, [r3, #4]
                    work.c2 = -1;
 8001268:	4b0d      	ldr	r3, [pc, #52]	; (80012a0 <isr_fall+0x260>)
 800126a:	f04f 32ff 	mov.w	r2, #4294967295
 800126e:	609a      	str	r2, [r3, #8]
                    work.c3 = -1;
 8001270:	4b0b      	ldr	r3, [pc, #44]	; (80012a0 <isr_fall+0x260>)
 8001272:	f04f 32ff 	mov.w	r2, #4294967295
 8001276:	60da      	str	r2, [r3, #12]
                    work.d1 = -1;
 8001278:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <isr_fall+0x260>)
 800127a:	f04f 32ff 	mov.w	r2, #4294967295
 800127e:	611a      	str	r2, [r3, #16]
                    work.d2 = -1;
 8001280:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <isr_fall+0x260>)
 8001282:	f04f 32ff 	mov.w	r2, #4294967295
 8001286:	615a      	str	r2, [r3, #20]
 8001288:	e10d      	b.n	80014a6 <isr_fall+0x466>
 800128a:	bf00      	nop
 800128c:	f3af 8000 	nop.w
 8001290:	66666666 	.word	0x66666666
 8001294:	3fe66666 	.word	0x3fe66666
 8001298:	cccccccd 	.word	0xcccccccd
 800129c:	3ff4cccc 	.word	0x3ff4cccc
 80012a0:	2000013c 	.word	0x2000013c
 80012a4:	20000488 	.word	0x20000488
 80012a8:	20000174 	.word	0x20000174
 80012ac:	200000f4 	.word	0x200000f4
                } else if (InRange(a, TUS_AEHA * 8) && InRange(b, TUS_AEHA * 4)) {
 80012b0:	f240 13a9 	movw	r3, #425	; 0x1a9
 80012b4:	00db      	lsls	r3, r3, #3
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff f94c 	bl	8000554 <__aeabi_i2d>
 80012bc:	a3de      	add	r3, pc, #888	; (adr r3, 8001638 <isr_fall+0x5f8>)
 80012be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c2:	f7ff f9b1 	bl	8000628 <__aeabi_dmul>
 80012c6:	4602      	mov	r2, r0
 80012c8:	460b      	mov	r3, r1
 80012ca:	4614      	mov	r4, r2
 80012cc:	461d      	mov	r5, r3
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff f940 	bl	8000554 <__aeabi_i2d>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4620      	mov	r0, r4
 80012da:	4629      	mov	r1, r5
 80012dc:	f7ff fc16 	bl	8000b0c <__aeabi_dcmplt>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d056      	beq.n	8001394 <isr_fall+0x354>
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f7ff f934 	bl	8000554 <__aeabi_i2d>
 80012ec:	4604      	mov	r4, r0
 80012ee:	460d      	mov	r5, r1
 80012f0:	f240 13a9 	movw	r3, #425	; 0x1a9
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f92c 	bl	8000554 <__aeabi_i2d>
 80012fc:	a3d0      	add	r3, pc, #832	; (adr r3, 8001640 <isr_fall+0x600>)
 80012fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001302:	f7ff f991 	bl	8000628 <__aeabi_dmul>
 8001306:	4602      	mov	r2, r0
 8001308:	460b      	mov	r3, r1
 800130a:	4620      	mov	r0, r4
 800130c:	4629      	mov	r1, r5
 800130e:	f7ff fbfd 	bl	8000b0c <__aeabi_dcmplt>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d03d      	beq.n	8001394 <isr_fall+0x354>
 8001318:	f240 13a9 	movw	r3, #425	; 0x1a9
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff f918 	bl	8000554 <__aeabi_i2d>
 8001324:	a3c4      	add	r3, pc, #784	; (adr r3, 8001638 <isr_fall+0x5f8>)
 8001326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132a:	f7ff f97d 	bl	8000628 <__aeabi_dmul>
 800132e:	4602      	mov	r2, r0
 8001330:	460b      	mov	r3, r1
 8001332:	4614      	mov	r4, r2
 8001334:	461d      	mov	r5, r3
 8001336:	6838      	ldr	r0, [r7, #0]
 8001338:	f7ff f90c 	bl	8000554 <__aeabi_i2d>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	4620      	mov	r0, r4
 8001342:	4629      	mov	r1, r5
 8001344:	f7ff fbe2 	bl	8000b0c <__aeabi_dcmplt>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d022      	beq.n	8001394 <isr_fall+0x354>
 800134e:	6838      	ldr	r0, [r7, #0]
 8001350:	f7ff f900 	bl	8000554 <__aeabi_i2d>
 8001354:	4604      	mov	r4, r0
 8001356:	460d      	mov	r5, r1
 8001358:	f240 13a9 	movw	r3, #425	; 0x1a9
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff f8f8 	bl	8000554 <__aeabi_i2d>
 8001364:	a3b6      	add	r3, pc, #728	; (adr r3, 8001640 <isr_fall+0x600>)
 8001366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800136a:	f7ff f95d 	bl	8000628 <__aeabi_dmul>
 800136e:	4602      	mov	r2, r0
 8001370:	460b      	mov	r3, r1
 8001372:	4620      	mov	r0, r4
 8001374:	4629      	mov	r1, r5
 8001376:	f7ff fbc9 	bl	8000b0c <__aeabi_dcmplt>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d009      	beq.n	8001394 <isr_fall+0x354>
                    data.format = AEHA;
 8001380:	4bb1      	ldr	r3, [pc, #708]	; (8001648 <isr_fall+0x608>)
 8001382:	2203      	movs	r2, #3
 8001384:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 8001386:	4bb1      	ldr	r3, [pc, #708]	; (800164c <isr_fall+0x60c>)
 8001388:	2201      	movs	r2, #1
 800138a:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 800138c:	4bae      	ldr	r3, [pc, #696]	; (8001648 <isr_fall+0x608>)
 800138e:	2200      	movs	r2, #0
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	e088      	b.n	80014a6 <isr_fall+0x466>
                } else if (InRange(a, TUS_AEHA * 8) && InRange(b, TUS_AEHA * 8)) {
 8001394:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff f8da 	bl	8000554 <__aeabi_i2d>
 80013a0:	a3a5      	add	r3, pc, #660	; (adr r3, 8001638 <isr_fall+0x5f8>)
 80013a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a6:	f7ff f93f 	bl	8000628 <__aeabi_dmul>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	4614      	mov	r4, r2
 80013b0:	461d      	mov	r5, r3
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f7ff f8ce 	bl	8000554 <__aeabi_i2d>
 80013b8:	4602      	mov	r2, r0
 80013ba:	460b      	mov	r3, r1
 80013bc:	4620      	mov	r0, r4
 80013be:	4629      	mov	r1, r5
 80013c0:	f7ff fba4 	bl	8000b0c <__aeabi_dcmplt>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d06a      	beq.n	80014a0 <isr_fall+0x460>
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f7ff f8c2 	bl	8000554 <__aeabi_i2d>
 80013d0:	4604      	mov	r4, r0
 80013d2:	460d      	mov	r5, r1
 80013d4:	f240 13a9 	movw	r3, #425	; 0x1a9
 80013d8:	00db      	lsls	r3, r3, #3
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff f8ba 	bl	8000554 <__aeabi_i2d>
 80013e0:	a397      	add	r3, pc, #604	; (adr r3, 8001640 <isr_fall+0x600>)
 80013e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e6:	f7ff f91f 	bl	8000628 <__aeabi_dmul>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4620      	mov	r0, r4
 80013f0:	4629      	mov	r1, r5
 80013f2:	f7ff fb8b 	bl	8000b0c <__aeabi_dcmplt>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d051      	beq.n	80014a0 <isr_fall+0x460>
 80013fc:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001400:	00db      	lsls	r3, r3, #3
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff f8a6 	bl	8000554 <__aeabi_i2d>
 8001408:	a38b      	add	r3, pc, #556	; (adr r3, 8001638 <isr_fall+0x5f8>)
 800140a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140e:	f7ff f90b 	bl	8000628 <__aeabi_dmul>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4614      	mov	r4, r2
 8001418:	461d      	mov	r5, r3
 800141a:	6838      	ldr	r0, [r7, #0]
 800141c:	f7ff f89a 	bl	8000554 <__aeabi_i2d>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4620      	mov	r0, r4
 8001426:	4629      	mov	r1, r5
 8001428:	f7ff fb70 	bl	8000b0c <__aeabi_dcmplt>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d036      	beq.n	80014a0 <isr_fall+0x460>
 8001432:	6838      	ldr	r0, [r7, #0]
 8001434:	f7ff f88e 	bl	8000554 <__aeabi_i2d>
 8001438:	4604      	mov	r4, r0
 800143a:	460d      	mov	r5, r1
 800143c:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff f886 	bl	8000554 <__aeabi_i2d>
 8001448:	a37d      	add	r3, pc, #500	; (adr r3, 8001640 <isr_fall+0x600>)
 800144a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144e:	f7ff f8eb 	bl	8000628 <__aeabi_dmul>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	4620      	mov	r0, r4
 8001458:	4629      	mov	r1, r5
 800145a:	f7ff fb57 	bl	8000b0c <__aeabi_dcmplt>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d01d      	beq.n	80014a0 <isr_fall+0x460>
                    data.format = AEHA_REPEAT;
 8001464:	4b78      	ldr	r3, [pc, #480]	; (8001648 <isr_fall+0x608>)
 8001466:	2204      	movs	r2, #4
 8001468:	701a      	strb	r2, [r3, #0]
                    work.state = Received;
 800146a:	4b78      	ldr	r3, [pc, #480]	; (800164c <isr_fall+0x60c>)
 800146c:	2202      	movs	r2, #2
 800146e:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 8001470:	4b75      	ldr	r3, [pc, #468]	; (8001648 <isr_fall+0x608>)
 8001472:	2200      	movs	r2, #0
 8001474:	605a      	str	r2, [r3, #4]
                    work.c1 = -1;
 8001476:	4b75      	ldr	r3, [pc, #468]	; (800164c <isr_fall+0x60c>)
 8001478:	f04f 32ff 	mov.w	r2, #4294967295
 800147c:	605a      	str	r2, [r3, #4]
                    work.c2 = -1;
 800147e:	4b73      	ldr	r3, [pc, #460]	; (800164c <isr_fall+0x60c>)
 8001480:	f04f 32ff 	mov.w	r2, #4294967295
 8001484:	609a      	str	r2, [r3, #8]
                    work.c3 = -1;
 8001486:	4b71      	ldr	r3, [pc, #452]	; (800164c <isr_fall+0x60c>)
 8001488:	f04f 32ff 	mov.w	r2, #4294967295
 800148c:	60da      	str	r2, [r3, #12]
                    work.d1 = -1;
 800148e:	4b6f      	ldr	r3, [pc, #444]	; (800164c <isr_fall+0x60c>)
 8001490:	f04f 32ff 	mov.w	r2, #4294967295
 8001494:	611a      	str	r2, [r3, #16]
                    work.d2 = -1;
 8001496:	4b6d      	ldr	r3, [pc, #436]	; (800164c <isr_fall+0x60c>)
 8001498:	f04f 32ff 	mov.w	r2, #4294967295
 800149c:	615a      	str	r2, [r3, #20]
 800149e:	e002      	b.n	80014a6 <isr_fall+0x466>
                    init_state();//HAL_GPIO_TogglePin(Rsig_GPIO_Port, Rsig_Pin);
 80014a0:	f7ff fd84 	bl	8000fac <init_state>
            break;
 80014a4:	e1a6      	b.n	80017f4 <isr_fall+0x7b4>
 80014a6:	e1a5      	b.n	80017f4 <isr_fall+0x7b4>
            if (NEC == data.format) {
 80014a8:	4b67      	ldr	r3, [pc, #412]	; (8001648 <isr_fall+0x608>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	f040 80d3 	bne.w	8001658 <isr_fall+0x618>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 80014b2:	4b67      	ldr	r3, [pc, #412]	; (8001650 <isr_fall+0x610>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a65      	ldr	r2, [pc, #404]	; (800164c <isr_fall+0x60c>)
 80014b8:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 80014ba:	4b64      	ldr	r3, [pc, #400]	; (800164c <isr_fall+0x60c>)
 80014bc:	695a      	ldr	r2, [r3, #20]
 80014be:	4b63      	ldr	r3, [pc, #396]	; (800164c <isr_fall+0x60c>)
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	60bb      	str	r3, [r7, #8]
                if (InRange(a, TUS_NEC * 3)) {
 80014c6:	f240 2232 	movw	r2, #562	; 0x232
 80014ca:	4613      	mov	r3, r2
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	4413      	add	r3, r2
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff f83f 	bl	8000554 <__aeabi_i2d>
 80014d6:	a358      	add	r3, pc, #352	; (adr r3, 8001638 <isr_fall+0x5f8>)
 80014d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014dc:	f7ff f8a4 	bl	8000628 <__aeabi_dmul>
 80014e0:	4602      	mov	r2, r0
 80014e2:	460b      	mov	r3, r1
 80014e4:	4614      	mov	r4, r2
 80014e6:	461d      	mov	r5, r3
 80014e8:	68b8      	ldr	r0, [r7, #8]
 80014ea:	f7ff f833 	bl	8000554 <__aeabi_i2d>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	4620      	mov	r0, r4
 80014f4:	4629      	mov	r1, r5
 80014f6:	f7ff fb09 	bl	8000b0c <__aeabi_dcmplt>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d03a      	beq.n	8001576 <isr_fall+0x536>
 8001500:	68b8      	ldr	r0, [r7, #8]
 8001502:	f7ff f827 	bl	8000554 <__aeabi_i2d>
 8001506:	4604      	mov	r4, r0
 8001508:	460d      	mov	r5, r1
 800150a:	f240 2232 	movw	r2, #562	; 0x232
 800150e:	4613      	mov	r3, r2
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	4413      	add	r3, r2
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff f81d 	bl	8000554 <__aeabi_i2d>
 800151a:	a349      	add	r3, pc, #292	; (adr r3, 8001640 <isr_fall+0x600>)
 800151c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001520:	f7ff f882 	bl	8000628 <__aeabi_dmul>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	4620      	mov	r0, r4
 800152a:	4629      	mov	r1, r5
 800152c:	f7ff faee 	bl	8000b0c <__aeabi_dcmplt>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d01f      	beq.n	8001576 <isr_fall+0x536>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 8001536:	4b44      	ldr	r3, [pc, #272]	; (8001648 <isr_fall+0x608>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	2b00      	cmp	r3, #0
 800153c:	da00      	bge.n	8001540 <isr_fall+0x500>
 800153e:	3307      	adds	r3, #7
 8001540:	10db      	asrs	r3, r3, #3
 8001542:	461a      	mov	r2, r3
 8001544:	4b40      	ldr	r3, [pc, #256]	; (8001648 <isr_fall+0x608>)
 8001546:	4413      	add	r3, r2
 8001548:	7a1b      	ldrb	r3, [r3, #8]
 800154a:	b259      	sxtb	r1, r3
 800154c:	4b3e      	ldr	r3, [pc, #248]	; (8001648 <isr_fall+0x608>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	4258      	negs	r0, r3
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	f000 0007 	and.w	r0, r0, #7
 800155a:	bf58      	it	pl
 800155c:	4243      	negpl	r3, r0
 800155e:	2001      	movs	r0, #1
 8001560:	fa00 f303 	lsl.w	r3, r0, r3
 8001564:	b25b      	sxtb	r3, r3
 8001566:	430b      	orrs	r3, r1
 8001568:	b25b      	sxtb	r3, r3
 800156a:	b2d9      	uxtb	r1, r3
 800156c:	4b36      	ldr	r3, [pc, #216]	; (8001648 <isr_fall+0x608>)
 800156e:	4413      	add	r3, r2
 8001570:	460a      	mov	r2, r1
 8001572:	721a      	strb	r2, [r3, #8]
 8001574:	e052      	b.n	800161c <isr_fall+0x5dc>
                } else if (InRange(a, TUS_NEC * 1)) {
 8001576:	f240 2332 	movw	r3, #562	; 0x232
 800157a:	4618      	mov	r0, r3
 800157c:	f7fe ffea 	bl	8000554 <__aeabi_i2d>
 8001580:	a32d      	add	r3, pc, #180	; (adr r3, 8001638 <isr_fall+0x5f8>)
 8001582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001586:	f7ff f84f 	bl	8000628 <__aeabi_dmul>
 800158a:	4602      	mov	r2, r0
 800158c:	460b      	mov	r3, r1
 800158e:	4614      	mov	r4, r2
 8001590:	461d      	mov	r5, r3
 8001592:	68b8      	ldr	r0, [r7, #8]
 8001594:	f7fe ffde 	bl	8000554 <__aeabi_i2d>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4620      	mov	r0, r4
 800159e:	4629      	mov	r1, r5
 80015a0:	f7ff fab4 	bl	8000b0c <__aeabi_dcmplt>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d038      	beq.n	800161c <isr_fall+0x5dc>
 80015aa:	68b8      	ldr	r0, [r7, #8]
 80015ac:	f7fe ffd2 	bl	8000554 <__aeabi_i2d>
 80015b0:	4604      	mov	r4, r0
 80015b2:	460d      	mov	r5, r1
 80015b4:	f240 2332 	movw	r3, #562	; 0x232
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7fe ffcb 	bl	8000554 <__aeabi_i2d>
 80015be:	a320      	add	r3, pc, #128	; (adr r3, 8001640 <isr_fall+0x600>)
 80015c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c4:	f7ff f830 	bl	8000628 <__aeabi_dmul>
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	4620      	mov	r0, r4
 80015ce:	4629      	mov	r1, r5
 80015d0:	f7ff fa9c 	bl	8000b0c <__aeabi_dcmplt>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d020      	beq.n	800161c <isr_fall+0x5dc>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 80015da:	4b1b      	ldr	r3, [pc, #108]	; (8001648 <isr_fall+0x608>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	da00      	bge.n	80015e4 <isr_fall+0x5a4>
 80015e2:	3307      	adds	r3, #7
 80015e4:	10db      	asrs	r3, r3, #3
 80015e6:	461a      	mov	r2, r3
 80015e8:	4b17      	ldr	r3, [pc, #92]	; (8001648 <isr_fall+0x608>)
 80015ea:	4413      	add	r3, r2
 80015ec:	7a1b      	ldrb	r3, [r3, #8]
 80015ee:	b259      	sxtb	r1, r3
 80015f0:	4b15      	ldr	r3, [pc, #84]	; (8001648 <isr_fall+0x608>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	4258      	negs	r0, r3
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	f000 0007 	and.w	r0, r0, #7
 80015fe:	bf58      	it	pl
 8001600:	4243      	negpl	r3, r0
 8001602:	2001      	movs	r0, #1
 8001604:	fa00 f303 	lsl.w	r3, r0, r3
 8001608:	b25b      	sxtb	r3, r3
 800160a:	43db      	mvns	r3, r3
 800160c:	b25b      	sxtb	r3, r3
 800160e:	400b      	ands	r3, r1
 8001610:	b25b      	sxtb	r3, r3
 8001612:	b2d9      	uxtb	r1, r3
 8001614:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <isr_fall+0x608>)
 8001616:	4413      	add	r3, r2
 8001618:	460a      	mov	r2, r1
 800161a:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 800161c:	4b0a      	ldr	r3, [pc, #40]	; (8001648 <isr_fall+0x608>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	3301      	adds	r3, #1
 8001622:	4a09      	ldr	r2, [pc, #36]	; (8001648 <isr_fall+0x608>)
 8001624:	6053      	str	r3, [r2, #4]
                if(data.bitcount>=31){isr_timeout_flag = 1;}
 8001626:	4b08      	ldr	r3, [pc, #32]	; (8001648 <isr_fall+0x608>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	2b1e      	cmp	r3, #30
 800162c:	f340 80e1 	ble.w	80017f2 <isr_fall+0x7b2>
 8001630:	4b08      	ldr	r3, [pc, #32]	; (8001654 <isr_fall+0x614>)
 8001632:	2201      	movs	r2, #1
 8001634:	701a      	strb	r2, [r3, #0]
            break;
 8001636:	e0dc      	b.n	80017f2 <isr_fall+0x7b2>
 8001638:	66666666 	.word	0x66666666
 800163c:	3fe66666 	.word	0x3fe66666
 8001640:	cccccccd 	.word	0xcccccccd
 8001644:	3ff4cccc 	.word	0x3ff4cccc
 8001648:	200000f4 	.word	0x200000f4
 800164c:	2000013c 	.word	0x2000013c
 8001650:	20000174 	.word	0x20000174
 8001654:	20000179 	.word	0x20000179
            } else if (AEHA == data.format) {
 8001658:	4b6d      	ldr	r3, [pc, #436]	; (8001810 <isr_fall+0x7d0>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b03      	cmp	r3, #3
 800165e:	f040 80bb 	bne.w	80017d8 <isr_fall+0x798>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 8001662:	4b6c      	ldr	r3, [pc, #432]	; (8001814 <isr_fall+0x7d4>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a6c      	ldr	r2, [pc, #432]	; (8001818 <isr_fall+0x7d8>)
 8001668:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 800166a:	4b6b      	ldr	r3, [pc, #428]	; (8001818 <isr_fall+0x7d8>)
 800166c:	695a      	ldr	r2, [r3, #20]
 800166e:	4b6a      	ldr	r3, [pc, #424]	; (8001818 <isr_fall+0x7d8>)
 8001670:	691b      	ldr	r3, [r3, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	60fb      	str	r3, [r7, #12]
                if (InRange(a, TUS_AEHA * 3)) {
 8001676:	f240 12a9 	movw	r2, #425	; 0x1a9
 800167a:	4613      	mov	r3, r2
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	4413      	add	r3, r2
 8001680:	4618      	mov	r0, r3
 8001682:	f7fe ff67 	bl	8000554 <__aeabi_i2d>
 8001686:	a35e      	add	r3, pc, #376	; (adr r3, 8001800 <isr_fall+0x7c0>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	f7fe ffcc 	bl	8000628 <__aeabi_dmul>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4614      	mov	r4, r2
 8001696:	461d      	mov	r5, r3
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	f7fe ff5b 	bl	8000554 <__aeabi_i2d>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	4620      	mov	r0, r4
 80016a4:	4629      	mov	r1, r5
 80016a6:	f7ff fa31 	bl	8000b0c <__aeabi_dcmplt>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d03a      	beq.n	8001726 <isr_fall+0x6e6>
 80016b0:	68f8      	ldr	r0, [r7, #12]
 80016b2:	f7fe ff4f 	bl	8000554 <__aeabi_i2d>
 80016b6:	4604      	mov	r4, r0
 80016b8:	460d      	mov	r5, r1
 80016ba:	f240 12a9 	movw	r2, #425	; 0x1a9
 80016be:	4613      	mov	r3, r2
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	4413      	add	r3, r2
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7fe ff45 	bl	8000554 <__aeabi_i2d>
 80016ca:	a34f      	add	r3, pc, #316	; (adr r3, 8001808 <isr_fall+0x7c8>)
 80016cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d0:	f7fe ffaa 	bl	8000628 <__aeabi_dmul>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	4620      	mov	r0, r4
 80016da:	4629      	mov	r1, r5
 80016dc:	f7ff fa16 	bl	8000b0c <__aeabi_dcmplt>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d01f      	beq.n	8001726 <isr_fall+0x6e6>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 80016e6:	4b4a      	ldr	r3, [pc, #296]	; (8001810 <isr_fall+0x7d0>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	da00      	bge.n	80016f0 <isr_fall+0x6b0>
 80016ee:	3307      	adds	r3, #7
 80016f0:	10db      	asrs	r3, r3, #3
 80016f2:	461a      	mov	r2, r3
 80016f4:	4b46      	ldr	r3, [pc, #280]	; (8001810 <isr_fall+0x7d0>)
 80016f6:	4413      	add	r3, r2
 80016f8:	7a1b      	ldrb	r3, [r3, #8]
 80016fa:	b259      	sxtb	r1, r3
 80016fc:	4b44      	ldr	r3, [pc, #272]	; (8001810 <isr_fall+0x7d0>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	4258      	negs	r0, r3
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	f000 0007 	and.w	r0, r0, #7
 800170a:	bf58      	it	pl
 800170c:	4243      	negpl	r3, r0
 800170e:	2001      	movs	r0, #1
 8001710:	fa00 f303 	lsl.w	r3, r0, r3
 8001714:	b25b      	sxtb	r3, r3
 8001716:	430b      	orrs	r3, r1
 8001718:	b25b      	sxtb	r3, r3
 800171a:	b2d9      	uxtb	r1, r3
 800171c:	4b3c      	ldr	r3, [pc, #240]	; (8001810 <isr_fall+0x7d0>)
 800171e:	4413      	add	r3, r2
 8001720:	460a      	mov	r2, r1
 8001722:	721a      	strb	r2, [r3, #8]
 8001724:	e052      	b.n	80017cc <isr_fall+0x78c>
                } else if (InRange(a, TUS_AEHA * 1)) {
 8001726:	f240 13a9 	movw	r3, #425	; 0x1a9
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe ff12 	bl	8000554 <__aeabi_i2d>
 8001730:	a333      	add	r3, pc, #204	; (adr r3, 8001800 <isr_fall+0x7c0>)
 8001732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001736:	f7fe ff77 	bl	8000628 <__aeabi_dmul>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	4614      	mov	r4, r2
 8001740:	461d      	mov	r5, r3
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f7fe ff06 	bl	8000554 <__aeabi_i2d>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4620      	mov	r0, r4
 800174e:	4629      	mov	r1, r5
 8001750:	f7ff f9dc 	bl	8000b0c <__aeabi_dcmplt>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d038      	beq.n	80017cc <isr_fall+0x78c>
 800175a:	68f8      	ldr	r0, [r7, #12]
 800175c:	f7fe fefa 	bl	8000554 <__aeabi_i2d>
 8001760:	4604      	mov	r4, r0
 8001762:	460d      	mov	r5, r1
 8001764:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe fef3 	bl	8000554 <__aeabi_i2d>
 800176e:	a326      	add	r3, pc, #152	; (adr r3, 8001808 <isr_fall+0x7c8>)
 8001770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001774:	f7fe ff58 	bl	8000628 <__aeabi_dmul>
 8001778:	4602      	mov	r2, r0
 800177a:	460b      	mov	r3, r1
 800177c:	4620      	mov	r0, r4
 800177e:	4629      	mov	r1, r5
 8001780:	f7ff f9c4 	bl	8000b0c <__aeabi_dcmplt>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d020      	beq.n	80017cc <isr_fall+0x78c>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 800178a:	4b21      	ldr	r3, [pc, #132]	; (8001810 <isr_fall+0x7d0>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	da00      	bge.n	8001794 <isr_fall+0x754>
 8001792:	3307      	adds	r3, #7
 8001794:	10db      	asrs	r3, r3, #3
 8001796:	461a      	mov	r2, r3
 8001798:	4b1d      	ldr	r3, [pc, #116]	; (8001810 <isr_fall+0x7d0>)
 800179a:	4413      	add	r3, r2
 800179c:	7a1b      	ldrb	r3, [r3, #8]
 800179e:	b259      	sxtb	r1, r3
 80017a0:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <isr_fall+0x7d0>)
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	4258      	negs	r0, r3
 80017a6:	f003 0307 	and.w	r3, r3, #7
 80017aa:	f000 0007 	and.w	r0, r0, #7
 80017ae:	bf58      	it	pl
 80017b0:	4243      	negpl	r3, r0
 80017b2:	2001      	movs	r0, #1
 80017b4:	fa00 f303 	lsl.w	r3, r0, r3
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	43db      	mvns	r3, r3
 80017bc:	b25b      	sxtb	r3, r3
 80017be:	400b      	ands	r3, r1
 80017c0:	b25b      	sxtb	r3, r3
 80017c2:	b2d9      	uxtb	r1, r3
 80017c4:	4b12      	ldr	r3, [pc, #72]	; (8001810 <isr_fall+0x7d0>)
 80017c6:	4413      	add	r3, r2
 80017c8:	460a      	mov	r2, r1
 80017ca:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 80017cc:	4b10      	ldr	r3, [pc, #64]	; (8001810 <isr_fall+0x7d0>)
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	3301      	adds	r3, #1
 80017d2:	4a0f      	ldr	r2, [pc, #60]	; (8001810 <isr_fall+0x7d0>)
 80017d4:	6053      	str	r3, [r2, #4]
            break;
 80017d6:	e00c      	b.n	80017f2 <isr_fall+0x7b2>
            } else if (SONY == data.format) {
 80017d8:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <isr_fall+0x7d0>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b05      	cmp	r3, #5
 80017de:	d108      	bne.n	80017f2 <isr_fall+0x7b2>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 80017e0:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <isr_fall+0x7d4>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a0c      	ldr	r2, [pc, #48]	; (8001818 <isr_fall+0x7d8>)
 80017e6:	6113      	str	r3, [r2, #16]
            break;
 80017e8:	e003      	b.n	80017f2 <isr_fall+0x7b2>
            break;
 80017ea:	bf00      	nop
 80017ec:	e002      	b.n	80017f4 <isr_fall+0x7b4>
            break;
 80017ee:	bf00      	nop
 80017f0:	e000      	b.n	80017f4 <isr_fall+0x7b4>
            break;
 80017f2:	bf00      	nop
    }
    UNLOCK();
}
 80017f4:	bf00      	nop
 80017f6:	3710      	adds	r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bdb0      	pop	{r4, r5, r7, pc}
 80017fc:	f3af 8000 	nop.w
 8001800:	66666666 	.word	0x66666666
 8001804:	3fe66666 	.word	0x3fe66666
 8001808:	cccccccd 	.word	0xcccccccd
 800180c:	3ff4cccc 	.word	0x3ff4cccc
 8001810:	200000f4 	.word	0x200000f4
 8001814:	20000174 	.word	0x20000174
 8001818:	2000013c 	.word	0x2000013c
 800181c:	00000000 	.word	0x00000000

08001820 <isr_rise>:

void isr_rise(void) {
 8001820:	b5b0      	push	{r4, r5, r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
    LOCK();
    switch (work.state) {
 8001826:	4ba4      	ldr	r3, [pc, #656]	; (8001ab8 <isr_rise+0x298>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b02      	cmp	r3, #2
 800182c:	f000 812e 	beq.w	8001a8c <isr_rise+0x26c>
 8001830:	2b02      	cmp	r3, #2
 8001832:	f300 812d 	bgt.w	8001a90 <isr_rise+0x270>
 8001836:	2b00      	cmp	r3, #0
 8001838:	d002      	beq.n	8001840 <isr_rise+0x20>
 800183a:	2b01      	cmp	r3, #1
 800183c:	d058      	beq.n	80018f0 <isr_rise+0xd0>
            }
            break;
        case Received:
            break;
        default:
            break;
 800183e:	e127      	b.n	8001a90 <isr_rise+0x270>
            if (0 <= work.c1) {
 8001840:	4b9d      	ldr	r3, [pc, #628]	; (8001ab8 <isr_rise+0x298>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	2b00      	cmp	r3, #0
 8001846:	db50      	blt.n	80018ea <isr_rise+0xca>
                work.c2 = IR_NEC_Tick;  //timer.read_us();
 8001848:	4b9c      	ldr	r3, [pc, #624]	; (8001abc <isr_rise+0x29c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a9a      	ldr	r2, [pc, #616]	; (8001ab8 <isr_rise+0x298>)
 800184e:	6093      	str	r3, [r2, #8]
                int a = work.c2 - work.c1;
 8001850:	4b99      	ldr	r3, [pc, #612]	; (8001ab8 <isr_rise+0x298>)
 8001852:	689a      	ldr	r2, [r3, #8]
 8001854:	4b98      	ldr	r3, [pc, #608]	; (8001ab8 <isr_rise+0x298>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	603b      	str	r3, [r7, #0]
                if (InRange(a, TUS_SONY * 4)) {
 800185c:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe fe76 	bl	8000554 <__aeabi_i2d>
 8001868:	a38f      	add	r3, pc, #572	; (adr r3, 8001aa8 <isr_rise+0x288>)
 800186a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186e:	f7fe fedb 	bl	8000628 <__aeabi_dmul>
 8001872:	4602      	mov	r2, r0
 8001874:	460b      	mov	r3, r1
 8001876:	4614      	mov	r4, r2
 8001878:	461d      	mov	r5, r3
 800187a:	6838      	ldr	r0, [r7, #0]
 800187c:	f7fe fe6a 	bl	8000554 <__aeabi_i2d>
 8001880:	4602      	mov	r2, r0
 8001882:	460b      	mov	r3, r1
 8001884:	4620      	mov	r0, r4
 8001886:	4629      	mov	r1, r5
 8001888:	f7ff f940 	bl	8000b0c <__aeabi_dcmplt>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d022      	beq.n	80018d8 <isr_rise+0xb8>
 8001892:	6838      	ldr	r0, [r7, #0]
 8001894:	f7fe fe5e 	bl	8000554 <__aeabi_i2d>
 8001898:	4604      	mov	r4, r0
 800189a:	460d      	mov	r5, r1
 800189c:	f44f 7316 	mov.w	r3, #600	; 0x258
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7fe fe56 	bl	8000554 <__aeabi_i2d>
 80018a8:	a381      	add	r3, pc, #516	; (adr r3, 8001ab0 <isr_rise+0x290>)
 80018aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ae:	f7fe febb 	bl	8000628 <__aeabi_dmul>
 80018b2:	4602      	mov	r2, r0
 80018b4:	460b      	mov	r3, r1
 80018b6:	4620      	mov	r0, r4
 80018b8:	4629      	mov	r1, r5
 80018ba:	f7ff f927 	bl	8000b0c <__aeabi_dcmplt>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d009      	beq.n	80018d8 <isr_rise+0xb8>
                    data.format = SONY;
 80018c4:	4b7e      	ldr	r3, [pc, #504]	; (8001ac0 <isr_rise+0x2a0>)
 80018c6:	2205      	movs	r2, #5
 80018c8:	701a      	strb	r2, [r3, #0]
                    work.state = Receiving;
 80018ca:	4b7b      	ldr	r3, [pc, #492]	; (8001ab8 <isr_rise+0x298>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	701a      	strb	r2, [r3, #0]
                    data.bitcount = 0;
 80018d0:	4b7b      	ldr	r3, [pc, #492]	; (8001ac0 <isr_rise+0x2a0>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	605a      	str	r2, [r3, #4]
            break;
 80018d6:	e0dd      	b.n	8001a94 <isr_rise+0x274>
                    if (a < MINIMUM_LEADER_WIDTH) {
 80018d8:	4b7a      	ldr	r3, [pc, #488]	; (8001ac4 <isr_rise+0x2a4>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	683a      	ldr	r2, [r7, #0]
 80018de:	429a      	cmp	r2, r3
 80018e0:	f280 80d8 	bge.w	8001a94 <isr_rise+0x274>
                        init_state();//HAL_GPIO_TogglePin(Gsig_GPIO_Port, Gsig_Pin);
 80018e4:	f7ff fb62 	bl	8000fac <init_state>
            break;
 80018e8:	e0d4      	b.n	8001a94 <isr_rise+0x274>
                init_state();//HAL_GPIO_TogglePin(Bsig_GPIO_Port, Bsig_Pin);
 80018ea:	f7ff fb5f 	bl	8000fac <init_state>
            break;
 80018ee:	e0d1      	b.n	8001a94 <isr_rise+0x274>
            if (NEC == data.format) {
 80018f0:	4b73      	ldr	r3, [pc, #460]	; (8001ac0 <isr_rise+0x2a0>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d104      	bne.n	8001902 <isr_rise+0xe2>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 80018f8:	4b70      	ldr	r3, [pc, #448]	; (8001abc <isr_rise+0x29c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a6e      	ldr	r2, [pc, #440]	; (8001ab8 <isr_rise+0x298>)
 80018fe:	6113      	str	r3, [r2, #16]
            break;
 8001900:	e0ca      	b.n	8001a98 <isr_rise+0x278>
            } else if (AEHA == data.format) {
 8001902:	4b6f      	ldr	r3, [pc, #444]	; (8001ac0 <isr_rise+0x2a0>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b03      	cmp	r3, #3
 8001908:	d104      	bne.n	8001914 <isr_rise+0xf4>
                work.d1 = IR_NEC_Tick;  //timer.read_us();
 800190a:	4b6c      	ldr	r3, [pc, #432]	; (8001abc <isr_rise+0x29c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a6a      	ldr	r2, [pc, #424]	; (8001ab8 <isr_rise+0x298>)
 8001910:	6113      	str	r3, [r2, #16]
            break;
 8001912:	e0c1      	b.n	8001a98 <isr_rise+0x278>
            } else if (SONY == data.format) {
 8001914:	4b6a      	ldr	r3, [pc, #424]	; (8001ac0 <isr_rise+0x2a0>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b05      	cmp	r3, #5
 800191a:	f040 80bd 	bne.w	8001a98 <isr_rise+0x278>
                work.d2 = IR_NEC_Tick;  //timer.read_us();
 800191e:	4b67      	ldr	r3, [pc, #412]	; (8001abc <isr_rise+0x29c>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a65      	ldr	r2, [pc, #404]	; (8001ab8 <isr_rise+0x298>)
 8001924:	6153      	str	r3, [r2, #20]
                int a = work.d2 - work.d1;
 8001926:	4b64      	ldr	r3, [pc, #400]	; (8001ab8 <isr_rise+0x298>)
 8001928:	695a      	ldr	r2, [r3, #20]
 800192a:	4b63      	ldr	r3, [pc, #396]	; (8001ab8 <isr_rise+0x298>)
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	607b      	str	r3, [r7, #4]
                if (InRange(a, TUS_SONY * 2)) {
 8001932:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	4618      	mov	r0, r3
 800193a:	f7fe fe0b 	bl	8000554 <__aeabi_i2d>
 800193e:	a35a      	add	r3, pc, #360	; (adr r3, 8001aa8 <isr_rise+0x288>)
 8001940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001944:	f7fe fe70 	bl	8000628 <__aeabi_dmul>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4614      	mov	r4, r2
 800194e:	461d      	mov	r5, r3
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7fe fdff 	bl	8000554 <__aeabi_i2d>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4620      	mov	r0, r4
 800195c:	4629      	mov	r1, r5
 800195e:	f7ff f8d5 	bl	8000b0c <__aeabi_dcmplt>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d038      	beq.n	80019da <isr_rise+0x1ba>
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f7fe fdf3 	bl	8000554 <__aeabi_i2d>
 800196e:	4604      	mov	r4, r0
 8001970:	460d      	mov	r5, r1
 8001972:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	4618      	mov	r0, r3
 800197a:	f7fe fdeb 	bl	8000554 <__aeabi_i2d>
 800197e:	a34c      	add	r3, pc, #304	; (adr r3, 8001ab0 <isr_rise+0x290>)
 8001980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001984:	f7fe fe50 	bl	8000628 <__aeabi_dmul>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	4620      	mov	r0, r4
 800198e:	4629      	mov	r1, r5
 8001990:	f7ff f8bc 	bl	8000b0c <__aeabi_dcmplt>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d01f      	beq.n	80019da <isr_rise+0x1ba>
                    data.buffer[data.bitcount / 8] |= (1 << (data.bitcount % 8));
 800199a:	4b49      	ldr	r3, [pc, #292]	; (8001ac0 <isr_rise+0x2a0>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	da00      	bge.n	80019a4 <isr_rise+0x184>
 80019a2:	3307      	adds	r3, #7
 80019a4:	10db      	asrs	r3, r3, #3
 80019a6:	461a      	mov	r2, r3
 80019a8:	4b45      	ldr	r3, [pc, #276]	; (8001ac0 <isr_rise+0x2a0>)
 80019aa:	4413      	add	r3, r2
 80019ac:	7a1b      	ldrb	r3, [r3, #8]
 80019ae:	b259      	sxtb	r1, r3
 80019b0:	4b43      	ldr	r3, [pc, #268]	; (8001ac0 <isr_rise+0x2a0>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	4258      	negs	r0, r3
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	f000 0007 	and.w	r0, r0, #7
 80019be:	bf58      	it	pl
 80019c0:	4243      	negpl	r3, r0
 80019c2:	2001      	movs	r0, #1
 80019c4:	fa00 f303 	lsl.w	r3, r0, r3
 80019c8:	b25b      	sxtb	r3, r3
 80019ca:	430b      	orrs	r3, r1
 80019cc:	b25b      	sxtb	r3, r3
 80019ce:	b2d9      	uxtb	r1, r3
 80019d0:	4b3b      	ldr	r3, [pc, #236]	; (8001ac0 <isr_rise+0x2a0>)
 80019d2:	4413      	add	r3, r2
 80019d4:	460a      	mov	r2, r1
 80019d6:	721a      	strb	r2, [r3, #8]
 80019d8:	e052      	b.n	8001a80 <isr_rise+0x260>
                } else if (InRange(a, TUS_SONY * 1)) {
 80019da:	f44f 7316 	mov.w	r3, #600	; 0x258
 80019de:	4618      	mov	r0, r3
 80019e0:	f7fe fdb8 	bl	8000554 <__aeabi_i2d>
 80019e4:	a330      	add	r3, pc, #192	; (adr r3, 8001aa8 <isr_rise+0x288>)
 80019e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ea:	f7fe fe1d 	bl	8000628 <__aeabi_dmul>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	4614      	mov	r4, r2
 80019f4:	461d      	mov	r5, r3
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7fe fdac 	bl	8000554 <__aeabi_i2d>
 80019fc:	4602      	mov	r2, r0
 80019fe:	460b      	mov	r3, r1
 8001a00:	4620      	mov	r0, r4
 8001a02:	4629      	mov	r1, r5
 8001a04:	f7ff f882 	bl	8000b0c <__aeabi_dcmplt>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d038      	beq.n	8001a80 <isr_rise+0x260>
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f7fe fda0 	bl	8000554 <__aeabi_i2d>
 8001a14:	4604      	mov	r4, r0
 8001a16:	460d      	mov	r5, r1
 8001a18:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fd99 	bl	8000554 <__aeabi_i2d>
 8001a22:	a323      	add	r3, pc, #140	; (adr r3, 8001ab0 <isr_rise+0x290>)
 8001a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a28:	f7fe fdfe 	bl	8000628 <__aeabi_dmul>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4620      	mov	r0, r4
 8001a32:	4629      	mov	r1, r5
 8001a34:	f7ff f86a 	bl	8000b0c <__aeabi_dcmplt>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d020      	beq.n	8001a80 <isr_rise+0x260>
                    data.buffer[data.bitcount / 8] &= ~(1 << (data.bitcount % 8));
 8001a3e:	4b20      	ldr	r3, [pc, #128]	; (8001ac0 <isr_rise+0x2a0>)
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	da00      	bge.n	8001a48 <isr_rise+0x228>
 8001a46:	3307      	adds	r3, #7
 8001a48:	10db      	asrs	r3, r3, #3
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	4b1c      	ldr	r3, [pc, #112]	; (8001ac0 <isr_rise+0x2a0>)
 8001a4e:	4413      	add	r3, r2
 8001a50:	7a1b      	ldrb	r3, [r3, #8]
 8001a52:	b259      	sxtb	r1, r3
 8001a54:	4b1a      	ldr	r3, [pc, #104]	; (8001ac0 <isr_rise+0x2a0>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	4258      	negs	r0, r3
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	f000 0007 	and.w	r0, r0, #7
 8001a62:	bf58      	it	pl
 8001a64:	4243      	negpl	r3, r0
 8001a66:	2001      	movs	r0, #1
 8001a68:	fa00 f303 	lsl.w	r3, r0, r3
 8001a6c:	b25b      	sxtb	r3, r3
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	b25b      	sxtb	r3, r3
 8001a72:	400b      	ands	r3, r1
 8001a74:	b25b      	sxtb	r3, r3
 8001a76:	b2d9      	uxtb	r1, r3
 8001a78:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <isr_rise+0x2a0>)
 8001a7a:	4413      	add	r3, r2
 8001a7c:	460a      	mov	r2, r1
 8001a7e:	721a      	strb	r2, [r3, #8]
                data.bitcount++;
 8001a80:	4b0f      	ldr	r3, [pc, #60]	; (8001ac0 <isr_rise+0x2a0>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	3301      	adds	r3, #1
 8001a86:	4a0e      	ldr	r2, [pc, #56]	; (8001ac0 <isr_rise+0x2a0>)
 8001a88:	6053      	str	r3, [r2, #4]
            break;
 8001a8a:	e005      	b.n	8001a98 <isr_rise+0x278>
            break;
 8001a8c:	bf00      	nop
 8001a8e:	e004      	b.n	8001a9a <isr_rise+0x27a>
            break;
 8001a90:	bf00      	nop
 8001a92:	e002      	b.n	8001a9a <isr_rise+0x27a>
            break;
 8001a94:	bf00      	nop
 8001a96:	e000      	b.n	8001a9a <isr_rise+0x27a>
            break;
 8001a98:	bf00      	nop
    }
    UNLOCK();
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bdb0      	pop	{r4, r5, r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	f3af 8000 	nop.w
 8001aa8:	66666666 	.word	0x66666666
 8001aac:	3fe66666 	.word	0x3fe66666
 8001ab0:	cccccccd 	.word	0xcccccccd
 8001ab4:	3ff4cccc 	.word	0x3ff4cccc
 8001ab8:	2000013c 	.word	0x2000013c
 8001abc:	20000174 	.word	0x20000174
 8001ac0:	200000f4 	.word	0x200000f4
 8001ac4:	0800b6e4 	.word	0x0800b6e4

08001ac8 <isr_timeout>:

void isr_timeout(void) {
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
           work.d2,
           work.state,
           data.format,
           data.bitcount);
#endif
    if (work.state == Receiving) {
 8001acc:	4b12      	ldr	r3, [pc, #72]	; (8001b18 <isr_timeout+0x50>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d11f      	bne.n	8001b14 <isr_timeout+0x4c>
        work.state = Received;
 8001ad4:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <isr_timeout+0x50>)
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	701a      	strb	r2, [r3, #0]
        HAL_NVIC_DisableIRQ(EXTI0_IRQn); //input interrupt stop
 8001ada:	2006      	movs	r0, #6
 8001adc:	f005 fa51 	bl	8006f82 <HAL_NVIC_DisableIRQ>
        isr_timeout_flag = 0;
 8001ae0:	4b0e      	ldr	r3, [pc, #56]	; (8001b1c <isr_timeout+0x54>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	701a      	strb	r2, [r3, #0]
  		isr_timeout_counter = 0;
 8001ae6:	4b0e      	ldr	r3, [pc, #56]	; (8001b20 <isr_timeout+0x58>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	701a      	strb	r2, [r3, #0]
        work.c1 = -1;
 8001aec:	4b0a      	ldr	r3, [pc, #40]	; (8001b18 <isr_timeout+0x50>)
 8001aee:	f04f 32ff 	mov.w	r2, #4294967295
 8001af2:	605a      	str	r2, [r3, #4]
        work.c2 = -1;
 8001af4:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <isr_timeout+0x50>)
 8001af6:	f04f 32ff 	mov.w	r2, #4294967295
 8001afa:	609a      	str	r2, [r3, #8]
        work.c3 = -1;
 8001afc:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <isr_timeout+0x50>)
 8001afe:	f04f 32ff 	mov.w	r2, #4294967295
 8001b02:	60da      	str	r2, [r3, #12]
        work.d1 = -1;
 8001b04:	4b04      	ldr	r3, [pc, #16]	; (8001b18 <isr_timeout+0x50>)
 8001b06:	f04f 32ff 	mov.w	r2, #4294967295
 8001b0a:	611a      	str	r2, [r3, #16]
        work.d2 = -1;
 8001b0c:	4b02      	ldr	r3, [pc, #8]	; (8001b18 <isr_timeout+0x50>)
 8001b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8001b12:	615a      	str	r2, [r3, #20]
        //printf("what!!!!!");
    }
    UNLOCK();
}
 8001b14:	bf00      	nop
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	2000013c 	.word	0x2000013c
 8001b1c:	20000179 	.word	0x20000179
 8001b20:	20000178 	.word	0x20000178

08001b24 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b28:	f3bf 8f4f 	dsb	sy
}
 8001b2c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001b2e:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <__NVIC_SystemReset+0x24>)
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001b36:	4904      	ldr	r1, [pc, #16]	; (8001b48 <__NVIC_SystemReset+0x24>)
 8001b38:	4b04      	ldr	r3, [pc, #16]	; (8001b4c <__NVIC_SystemReset+0x28>)
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b3e:	f3bf 8f4f 	dsb	sy
}
 8001b42:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <__NVIC_SystemReset+0x20>
 8001b48:	e000ed00 	.word	0xe000ed00
 8001b4c:	05fa0004 	.word	0x05fa0004

08001b50 <HAL_TIM_PeriodElapsedCallback>:

uint8_t inhome=0;
int ir_count_idle = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)//sequence timer. generate per 1ms
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM5)//uss timer, 100khz
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a3b      	ldr	r2, [pc, #236]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d104      	bne.n	8001b6c <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
	  us_Tick++;
 8001b62:	4b3b      	ldr	r3, [pc, #236]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	3301      	adds	r3, #1
 8001b68:	4a39      	ldr	r2, [pc, #228]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001b6a:	6013      	str	r3, [r2, #0]
//	  if(us_Tick>0xffff0000){us_Tick=0;}

  }

  if(htim->Instance == TIM6)//system timer, 100hz
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a38      	ldr	r2, [pc, #224]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d127      	bne.n	8001bc6 <HAL_TIM_PeriodElapsedCallback+0x76>
  {
	  gTick++;
 8001b76:	4b38      	ldr	r3, [pc, #224]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	4a36      	ldr	r2, [pc, #216]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001b7e:	6013      	str	r3, [r2, #0]
	  if((gTick%10) == 0){Tick_100ms++;}
 8001b80:	4b35      	ldr	r3, [pc, #212]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001b82:	6819      	ldr	r1, [r3, #0]
 8001b84:	4b35      	ldr	r3, [pc, #212]	; (8001c5c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001b86:	fba3 2301 	umull	r2, r3, r3, r1
 8001b8a:	08da      	lsrs	r2, r3, #3
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	4413      	add	r3, r2
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	1aca      	subs	r2, r1, r3
 8001b96:	2a00      	cmp	r2, #0
 8001b98:	d104      	bne.n	8001ba4 <HAL_TIM_PeriodElapsedCallback+0x54>
 8001b9a:	4b31      	ldr	r3, [pc, #196]	; (8001c60 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	4a2f      	ldr	r2, [pc, #188]	; (8001c60 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001ba2:	6013      	str	r3, [r2, #0]
	  if((gTick%50) == 0){Tick_500ms++;}
 8001ba4:	4b2c      	ldr	r3, [pc, #176]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	4b2e      	ldr	r3, [pc, #184]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001baa:	fba3 1302 	umull	r1, r3, r3, r2
 8001bae:	091b      	lsrs	r3, r3, #4
 8001bb0:	2132      	movs	r1, #50	; 0x32
 8001bb2:	fb01 f303 	mul.w	r3, r1, r3
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d104      	bne.n	8001bc6 <HAL_TIM_PeriodElapsedCallback+0x76>
 8001bbc:	4b2a      	ldr	r3, [pc, #168]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	4a29      	ldr	r2, [pc, #164]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001bc4:	6013      	str	r3, [r2, #0]

  }

  if(htim->Instance == TIM7)//uss timer, 1khz
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a28      	ldr	r2, [pc, #160]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d10c      	bne.n	8001bea <HAL_TIM_PeriodElapsedCallback+0x9a>
  {
	  USS_tick++;
 8001bd0:	4b27      	ldr	r3, [pc, #156]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	4a26      	ldr	r2, [pc, #152]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001bd8:	6013      	str	r3, [r2, #0]
	  if(USS_tick>0xffff0000){USS_tick=0;}
 8001bda:	4b25      	ldr	r3, [pc, #148]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001be2:	d902      	bls.n	8001bea <HAL_TIM_PeriodElapsedCallback+0x9a>
 8001be4:	4b22      	ldr	r3, [pc, #136]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
  }

  if(htim->Instance == TIM9)//uss timer, 1779hz
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a21      	ldr	r2, [pc, #132]	; (8001c74 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d118      	bne.n	8001c26 <HAL_TIM_PeriodElapsedCallback+0xd6>
  {
	  if(TIR_setData_flag){tick();}
 8001bf4:	4b20      	ldr	r3, [pc, #128]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <HAL_TIM_PeriodElapsedCallback+0xb0>
 8001bfc:	f001 f996 	bl	8002f2c <tick>
	  if(isr_timeout_flag){isr_timeout_counter++;}
 8001c00:	4b1e      	ldr	r3, [pc, #120]	; (8001c7c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d005      	beq.n	8001c14 <HAL_TIM_PeriodElapsedCallback+0xc4>
 8001c08:	4b1d      	ldr	r3, [pc, #116]	; (8001c80 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	b2da      	uxtb	r2, r3
 8001c10:	4b1b      	ldr	r3, [pc, #108]	; (8001c80 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001c12:	701a      	strb	r2, [r3, #0]

	  if(isr_timeout_counter>1)//  
 8001c14:	4b1a      	ldr	r3, [pc, #104]	; (8001c80 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d904      	bls.n	8001c26 <HAL_TIM_PeriodElapsedCallback+0xd6>
	  {
		  isr_timeout_counter = 0;
 8001c1c:	4b18      	ldr	r3, [pc, #96]	; (8001c80 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	701a      	strb	r2, [r3, #0]
		  isr_timeout();
 8001c22:	f7ff ff51 	bl	8001ac8 <isr_timeout>
	  }
  }

  if(htim->Instance == TIM14)//IR NEC timer, 1Mhz
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a16      	ldr	r2, [pc, #88]	; (8001c84 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d109      	bne.n	8001c44 <HAL_TIM_PeriodElapsedCallback+0xf4>
  {
	  IR_NEC_Tick+=4;
 8001c30:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	3304      	adds	r3, #4
 8001c36:	4a14      	ldr	r2, [pc, #80]	; (8001c88 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001c38:	6013      	str	r3, [r2, #0]
	  HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);
 8001c3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c3e:	4813      	ldr	r0, [pc, #76]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001c40:	f005 fb97 	bl	8007372 <HAL_GPIO_TogglePin>
  }
}
 8001c44:	bf00      	nop
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40000c00 	.word	0x40000c00
 8001c50:	20000154 	.word	0x20000154
 8001c54:	40001000 	.word	0x40001000
 8001c58:	20000158 	.word	0x20000158
 8001c5c:	cccccccd 	.word	0xcccccccd
 8001c60:	20000160 	.word	0x20000160
 8001c64:	51eb851f 	.word	0x51eb851f
 8001c68:	20000164 	.word	0x20000164
 8001c6c:	40001400 	.word	0x40001400
 8001c70:	2000058c 	.word	0x2000058c
 8001c74:	40014000 	.word	0x40014000
 8001c78:	20000170 	.word	0x20000170
 8001c7c:	20000179 	.word	0x20000179
 8001c80:	20000178 	.word	0x20000178
 8001c84:	40002000 	.word	0x40002000
 8001c88:	20000174 	.word	0x20000174
 8001c8c:	40020400 	.word	0x40020400

08001c90 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == USS_Data1_Pin) {
 8001c9a:	88fb      	ldrh	r3, [r7, #6]
 8001c9c:	2b40      	cmp	r3, #64	; 0x40
 8001c9e:	d10a      	bne.n	8001cb6 <HAL_GPIO_EXTI_Callback+0x26>
    	USS_end[0] = us_Tick;
 8001ca0:	4b31      	ldr	r3, [pc, #196]	; (8001d68 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b31      	ldr	r3, [pc, #196]	; (8001d6c <HAL_GPIO_EXTI_Callback+0xdc>)
 8001ca8:	601a      	str	r2, [r3, #0]
    	printf("HAL_TIM_Base_Stop_IT (&htim5)\n");
 8001caa:	4831      	ldr	r0, [pc, #196]	; (8001d70 <HAL_GPIO_EXTI_Callback+0xe0>)
 8001cac:	f008 fc6e 	bl	800a58c <puts>
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001cb0:	4830      	ldr	r0, [pc, #192]	; (8001d74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001cb2:	f006 fd6b 	bl	800878c <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data2_Pin) {
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
 8001cb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001cbc:	d10a      	bne.n	8001cd4 <HAL_GPIO_EXTI_Callback+0x44>
    	USS_end[1] = us_Tick;
 8001cbe:	4b2a      	ldr	r3, [pc, #168]	; (8001d68 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	4b29      	ldr	r3, [pc, #164]	; (8001d6c <HAL_GPIO_EXTI_Callback+0xdc>)
 8001cc6:	605a      	str	r2, [r3, #4]
    	printf("HAL_TIM_Base_Stop_IT (&htim5)\n");
 8001cc8:	4829      	ldr	r0, [pc, #164]	; (8001d70 <HAL_GPIO_EXTI_Callback+0xe0>)
 8001cca:	f008 fc5f 	bl	800a58c <puts>
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001cce:	4829      	ldr	r0, [pc, #164]	; (8001d74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001cd0:	f006 fd5c 	bl	800878c <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data3_Pin) {
 8001cd4:	88fb      	ldrh	r3, [r7, #6]
 8001cd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001cda:	d105      	bne.n	8001ce8 <HAL_GPIO_EXTI_Callback+0x58>
    	//USS_end[2] = us_Tick;
    	printf("HAL_TIM_Base_Stop_IT (&htim5)\n");
 8001cdc:	4824      	ldr	r0, [pc, #144]	; (8001d70 <HAL_GPIO_EXTI_Callback+0xe0>)
 8001cde:	f008 fc55 	bl	800a58c <puts>
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001ce2:	4824      	ldr	r0, [pc, #144]	; (8001d74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001ce4:	f006 fd52 	bl	800878c <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data4_Pin) {
 8001ce8:	88fb      	ldrh	r3, [r7, #6]
 8001cea:	2b04      	cmp	r3, #4
 8001cec:	d10a      	bne.n	8001d04 <HAL_GPIO_EXTI_Callback+0x74>
    	USS_end[3] = us_Tick;
 8001cee:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	4b1d      	ldr	r3, [pc, #116]	; (8001d6c <HAL_GPIO_EXTI_Callback+0xdc>)
 8001cf6:	60da      	str	r2, [r3, #12]
    	printf("HAL_TIM_Base_Stop_IT (&htim5)\n");
 8001cf8:	481d      	ldr	r0, [pc, #116]	; (8001d70 <HAL_GPIO_EXTI_Callback+0xe0>)
 8001cfa:	f008 fc47 	bl	800a58c <puts>
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001cfe:	481d      	ldr	r0, [pc, #116]	; (8001d74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001d00:	f006 fd44 	bl	800878c <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data5_Pin) {
 8001d04:	88fb      	ldrh	r3, [r7, #6]
 8001d06:	2b80      	cmp	r3, #128	; 0x80
 8001d08:	d10a      	bne.n	8001d20 <HAL_GPIO_EXTI_Callback+0x90>
    	USS_end[4] = us_Tick;
 8001d0a:	4b17      	ldr	r3, [pc, #92]	; (8001d68 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	4b16      	ldr	r3, [pc, #88]	; (8001d6c <HAL_GPIO_EXTI_Callback+0xdc>)
 8001d12:	611a      	str	r2, [r3, #16]
    	printf("HAL_TIM_Base_Stop_IT (&htim5)\n");
 8001d14:	4816      	ldr	r0, [pc, #88]	; (8001d70 <HAL_GPIO_EXTI_Callback+0xe0>)
 8001d16:	f008 fc39 	bl	800a58c <puts>
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001d1a:	4816      	ldr	r0, [pc, #88]	; (8001d74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001d1c:	f006 fd36 	bl	800878c <HAL_TIM_Base_Stop_IT>
    }

    if(GPIO_Pin == USS_Data6_Pin) {
 8001d20:	88fb      	ldrh	r3, [r7, #6]
 8001d22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d26:	d105      	bne.n	8001d34 <HAL_GPIO_EXTI_Callback+0xa4>
    	//USS_end[5] = us_Tick;
    	printf("HAL_TIM_Base_Stop_IT (&htim5)\n");
 8001d28:	4811      	ldr	r0, [pc, #68]	; (8001d70 <HAL_GPIO_EXTI_Callback+0xe0>)
 8001d2a:	f008 fc2f 	bl	800a58c <puts>
    	HAL_TIM_Base_Stop_IT (&htim5);//uss timer, 200khz
 8001d2e:	4811      	ldr	r0, [pc, #68]	; (8001d74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001d30:	f006 fd2c 	bl	800878c <HAL_TIM_Base_Stop_IT>
    }



    if(GPIO_Pin == evt_rxpin_Pin){ //check interrupt for specific pin
 8001d34:	88fb      	ldrh	r3, [r7, #6]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d111      	bne.n	8001d5e <HAL_GPIO_EXTI_Callback+0xce>
            if(HAL_GPIO_ReadPin(evt_rxpin_GPIO_Port, evt_rxpin_Pin)){	isr_rise(); }//high edge
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	480e      	ldr	r0, [pc, #56]	; (8001d78 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001d3e:	f005 fae7 	bl	8007310 <HAL_GPIO_ReadPin>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <HAL_GPIO_EXTI_Callback+0xbc>
 8001d48:	f7ff fd6a 	bl	8001820 <isr_rise>
             if(!HAL_GPIO_ReadPin(evt_rxpin_GPIO_Port, evt_rxpin_Pin)){ isr_fall();}//low edge
 8001d4c:	2101      	movs	r1, #1
 8001d4e:	480a      	ldr	r0, [pc, #40]	; (8001d78 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001d50:	f005 fade 	bl	8007310 <HAL_GPIO_ReadPin>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_GPIO_EXTI_Callback+0xce>
 8001d5a:	f7ff f971 	bl	8001040 <isr_fall>
        }
}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000154 	.word	0x20000154
 8001d6c:	20000574 	.word	0x20000574
 8001d70:	0800b500 	.word	0x0800b500
 8001d74:	20000358 	.word	0x20000358
 8001d78:	40021000 	.word	0x40021000

08001d7c <startTTS>:


void startTTS()
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
    char packit[8];
    int index=0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]

    packit[index++]= 0;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	1c5a      	adds	r2, r3, #1
 8001d8a:	60fa      	str	r2, [r7, #12]
 8001d8c:	3310      	adds	r3, #16
 8001d8e:	443b      	add	r3, r7
 8001d90:	2200      	movs	r2, #0
 8001d92:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0; // temporarily designated
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	1c5a      	adds	r2, r3, #1
 8001d9a:	60fa      	str	r2, [r7, #12]
 8001d9c:	3310      	adds	r3, #16
 8001d9e:	443b      	add	r3, r7
 8001da0:	2200      	movs	r2, #0
 8001da2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	1c5a      	adds	r2, r3, #1
 8001daa:	60fa      	str	r2, [r7, #12]
 8001dac:	3310      	adds	r3, #16
 8001dae:	443b      	add	r3, r7
 8001db0:	2200      	movs	r2, #0
 8001db2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	1c5a      	adds	r2, r3, #1
 8001dba:	60fa      	str	r2, [r7, #12]
 8001dbc:	3310      	adds	r3, #16
 8001dbe:	443b      	add	r3, r7
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	1c5a      	adds	r2, r3, #1
 8001dca:	60fa      	str	r2, [r7, #12]
 8001dcc:	3310      	adds	r3, #16
 8001dce:	443b      	add	r3, r7
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	1c5a      	adds	r2, r3, #1
 8001dda:	60fa      	str	r2, [r7, #12]
 8001ddc:	3310      	adds	r3, #16
 8001dde:	443b      	add	r3, r7
 8001de0:	2200      	movs	r2, #0
 8001de2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 1;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	1c5a      	adds	r2, r3, #1
 8001dea:	60fa      	str	r2, [r7, #12]
 8001dec:	3310      	adds	r3, #16
 8001dee:	443b      	add	r3, r7
 8001df0:	2201      	movs	r2, #1
 8001df2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	60fa      	str	r2, [r7, #12]
 8001dfc:	3310      	adds	r3, #16
 8001dfe:	443b      	add	r3, r7
 8001e00:	2200      	movs	r2, #0
 8001e02:	f803 2c0c 	strb.w	r2, [r3, #-12]

//    if(!can->send8BytePackit(CANID8,packit))
//        can->reset();
    sendCan(5001, packit, 8, 1);
 8001e06:	1d39      	adds	r1, r7, #4
 8001e08:	2301      	movs	r3, #1
 8001e0a:	2208      	movs	r2, #8
 8001e0c:	f241 3089 	movw	r0, #5001	; 0x1389
 8001e10:	f001 fb30 	bl	8003474 <sendCan>
}
 8001e14:	bf00      	nop
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <endTTS>:

void endTTS()
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
    char packit[8];
    int index=0;
 8001e22:	2300      	movs	r3, #0
 8001e24:	60fb      	str	r3, [r7, #12]

    packit[index++]= 0;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	1c5a      	adds	r2, r3, #1
 8001e2a:	60fa      	str	r2, [r7, #12]
 8001e2c:	3310      	adds	r3, #16
 8001e2e:	443b      	add	r3, r7
 8001e30:	2200      	movs	r2, #0
 8001e32:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0; // temporarily designated
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	1c5a      	adds	r2, r3, #1
 8001e3a:	60fa      	str	r2, [r7, #12]
 8001e3c:	3310      	adds	r3, #16
 8001e3e:	443b      	add	r3, r7
 8001e40:	2200      	movs	r2, #0
 8001e42:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	1c5a      	adds	r2, r3, #1
 8001e4a:	60fa      	str	r2, [r7, #12]
 8001e4c:	3310      	adds	r3, #16
 8001e4e:	443b      	add	r3, r7
 8001e50:	2200      	movs	r2, #0
 8001e52:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	1c5a      	adds	r2, r3, #1
 8001e5a:	60fa      	str	r2, [r7, #12]
 8001e5c:	3310      	adds	r3, #16
 8001e5e:	443b      	add	r3, r7
 8001e60:	2200      	movs	r2, #0
 8001e62:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	1c5a      	adds	r2, r3, #1
 8001e6a:	60fa      	str	r2, [r7, #12]
 8001e6c:	3310      	adds	r3, #16
 8001e6e:	443b      	add	r3, r7
 8001e70:	2200      	movs	r2, #0
 8001e72:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	1c5a      	adds	r2, r3, #1
 8001e7a:	60fa      	str	r2, [r7, #12]
 8001e7c:	3310      	adds	r3, #16
 8001e7e:	443b      	add	r3, r7
 8001e80:	2200      	movs	r2, #0
 8001e82:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 9;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	1c5a      	adds	r2, r3, #1
 8001e8a:	60fa      	str	r2, [r7, #12]
 8001e8c:	3310      	adds	r3, #16
 8001e8e:	443b      	add	r3, r7
 8001e90:	2209      	movs	r2, #9
 8001e92:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	1c5a      	adds	r2, r3, #1
 8001e9a:	60fa      	str	r2, [r7, #12]
 8001e9c:	3310      	adds	r3, #16
 8001e9e:	443b      	add	r3, r7
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f803 2c0c 	strb.w	r2, [r3, #-12]

//    if(!can->send8BytePackit(CANID8,packit))
//        can->reset();
    sendCan(5001, packit, 8, 1);
 8001ea6:	1d39      	adds	r1, r7, #4
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	2208      	movs	r2, #8
 8001eac:	f241 3089 	movw	r0, #5001	; 0x1389
 8001eb0:	f001 fae0 	bl	8003474 <sendCan>
}
 8001eb4:	bf00      	nop
 8001eb6:	3710      	adds	r7, #16
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <parsePmm>:

void parsePmm(uint8_t *msg)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / x / x / air,uv,relay state/ Battery */
    battery = msg[7];
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3307      	adds	r3, #7
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	4b12      	ldr	r3, [pc, #72]	; (8001f18 <parsePmm+0x5c>)
 8001ece:	601a      	str	r2, [r3, #0]
    sensor_state->air_purifier = (msg[6]&128)>>7;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	3306      	adds	r3, #6
 8001ed4:	781a      	ldrb	r2, [r3, #0]
 8001ed6:	4b11      	ldr	r3, [pc, #68]	; (8001f1c <parsePmm+0x60>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	09d2      	lsrs	r2, r2, #7
 8001edc:	b2d2      	uxtb	r2, r2
 8001ede:	74da      	strb	r2, [r3, #19]
    sensor_state->uv = (msg[6]&64)>>6;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	3306      	adds	r3, #6
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	119b      	asrs	r3, r3, #6
 8001ee8:	b2da      	uxtb	r2, r3
 8001eea:	4b0c      	ldr	r3, [pc, #48]	; (8001f1c <parsePmm+0x60>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f002 0201 	and.w	r2, r2, #1
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	749a      	strb	r2, [r3, #18]
    sensor_state->relay = (msg[6]&32)>>5;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	3306      	adds	r3, #6
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	115b      	asrs	r3, r3, #5
 8001efe:	b2da      	uxtb	r2, r3
 8001f00:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <parsePmm+0x60>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f002 0201 	and.w	r2, r2, #1
 8001f08:	b2d2      	uxtb	r2, r2
 8001f0a:	745a      	strb	r2, [r3, #17]
}
 8001f0c:	bf00      	nop
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	200001ac 	.word	0x200001ac
 8001f1c:	200001a8 	.word	0x200001a8

08001f20 <parseTop>:


void parseTop(uint8_t *msg)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / x / x /touch sensor/PIR */
    for(int i=0; i<6; i++)
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]
 8001f2c:	e012      	b.n	8001f54 <parseTop+0x34>
        pir[i] = (msg[7]>>i)&1; // back is 0
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	3307      	adds	r3, #7
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	461a      	mov	r2, r3
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	fa42 f303 	asr.w	r3, r2, r3
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	b2d9      	uxtb	r1, r3
 8001f44:	4a0a      	ldr	r2, [pc, #40]	; (8001f70 <parseTop+0x50>)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	4413      	add	r3, r2
 8001f4a:	460a      	mov	r2, r1
 8001f4c:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<6; i++)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	3301      	adds	r3, #1
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2b05      	cmp	r3, #5
 8001f58:	dde9      	ble.n	8001f2e <parseTop+0xe>
    touch = msg[6];
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	799a      	ldrb	r2, [r3, #6]
 8001f5e:	4b05      	ldr	r3, [pc, #20]	; (8001f74 <parseTop+0x54>)
 8001f60:	701a      	strb	r2, [r3, #0]
}
 8001f62:	bf00      	nop
 8001f64:	3714      	adds	r7, #20
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	200001a0 	.word	0x200001a0
 8001f74:	2000019d 	.word	0x2000019d

08001f78 <parseState>:


void parseState(uint8_t *msg)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / charging relay / air,uv on off / speaker / robot state */
    robot_state = msg[7];
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3307      	adds	r3, #7
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	461a      	mov	r2, r3
 8001f88:	4b19      	ldr	r3, [pc, #100]	; (8001ff0 <parseState+0x78>)
 8001f8a:	601a      	str	r2, [r3, #0]
    air_sw = (msg[5] & 128)>>7;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	3305      	adds	r3, #5
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	09db      	lsrs	r3, r3, #7
 8001f94:	b2da      	uxtb	r2, r3
 8001f96:	4b17      	ldr	r3, [pc, #92]	; (8001ff4 <parseState+0x7c>)
 8001f98:	701a      	strb	r2, [r3, #0]
    uv_sw = (msg[5] & 64)>>6;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	3305      	adds	r3, #5
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	119b      	asrs	r3, r3, #6
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	b2da      	uxtb	r2, r3
 8001faa:	4b13      	ldr	r3, [pc, #76]	; (8001ff8 <parseState+0x80>)
 8001fac:	701a      	strb	r2, [r3, #0]
    charge_relay_sw = (msg[4] & 128)>>7;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	3304      	adds	r3, #4
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	09db      	lsrs	r3, r3, #7
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	4b10      	ldr	r3, [pc, #64]	; (8001ffc <parseState+0x84>)
 8001fba:	701a      	strb	r2, [r3, #0]
    charger_sw = (msg[4] & 64)>>6;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3304      	adds	r3, #4
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	119b      	asrs	r3, r3, #6
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	b2da      	uxtb	r2, r3
 8001fcc:	4b0c      	ldr	r3, [pc, #48]	; (8002000 <parseState+0x88>)
 8001fce:	701a      	strb	r2, [r3, #0]
    check_docking_sig = (msg[4] & 32)>>5;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3304      	adds	r3, #4
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	115b      	asrs	r3, r3, #5
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	4b08      	ldr	r3, [pc, #32]	; (8002004 <parseState+0x8c>)
 8001fe2:	701a      	strb	r2, [r3, #0]
    //fan_duty = msg[3] / 100.0;
    //controlFan(air_sw);
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr
 8001ff0:	20000194 	.word	0x20000194
 8001ff4:	20000198 	.word	0x20000198
 8001ff8:	20000199 	.word	0x20000199
 8001ffc:	2000019a 	.word	0x2000019a
 8002000:	2000019b 	.word	0x2000019b
 8002004:	2000019c 	.word	0x2000019c

08002008 <controlMotor>:

void controlMotor()
{
 8002008:	b598      	push	{r3, r4, r7, lr}
 800200a:	af00      	add	r7, sp, #0
    static int count = 0;
    printf("motor_sw=%d, motor_break=%d\n", motor_sw, motor_break);
 800200c:	4b41      	ldr	r3, [pc, #260]	; (8002114 <controlMotor+0x10c>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	4619      	mov	r1, r3
 8002012:	4b41      	ldr	r3, [pc, #260]	; (8002118 <controlMotor+0x110>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	461a      	mov	r2, r3
 8002018:	4840      	ldr	r0, [pc, #256]	; (800211c <controlMotor+0x114>)
 800201a:	f008 fa31 	bl	800a480 <iprintf>
    if(motor_sw)
 800201e:	4b3d      	ldr	r3, [pc, #244]	; (8002114 <controlMotor+0x10c>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d06c      	beq.n	8002100 <controlMotor+0xf8>
    {
        if(motor_disable_flag)
 8002026:	4b3e      	ldr	r3, [pc, #248]	; (8002120 <controlMotor+0x118>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d007      	beq.n	800203e <controlMotor+0x36>
        {printf("enable\n");
 800202e:	483d      	ldr	r0, [pc, #244]	; (8002124 <controlMotor+0x11c>)
 8002030:	f008 faac 	bl	800a58c <puts>
            enable();
 8002034:	f002 fb62 	bl	80046fc <enable>
            motor_disable_flag = 0;
 8002038:	4b39      	ldr	r3, [pc, #228]	; (8002120 <controlMotor+0x118>)
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
        }
        if(motor_break == 1)
 800203e:	4b36      	ldr	r3, [pc, #216]	; (8002118 <controlMotor+0x110>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d121      	bne.n	800208a <controlMotor+0x82>
        {
            control((int)motor->cmd_motor_rpm_left,(int)motor->cmd_motor_rpm_right);
 8002046:	4b38      	ldr	r3, [pc, #224]	; (8002128 <controlMotor+0x120>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204e:	4610      	mov	r0, r2
 8002050:	4619      	mov	r1, r3
 8002052:	f7fe fd83 	bl	8000b5c <__aeabi_d2iz>
 8002056:	4603      	mov	r3, r0
 8002058:	b21c      	sxth	r4, r3
 800205a:	4b33      	ldr	r3, [pc, #204]	; (8002128 <controlMotor+0x120>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002062:	4610      	mov	r0, r2
 8002064:	4619      	mov	r1, r3
 8002066:	f7fe fd79 	bl	8000b5c <__aeabi_d2iz>
 800206a:	4603      	mov	r3, r0
 800206c:	b21b      	sxth	r3, r3
 800206e:	4619      	mov	r1, r3
 8002070:	4620      	mov	r0, r4
 8002072:	f002 fce3 	bl	8004a3c <control>
            motor_break = 2;
 8002076:	4b28      	ldr	r3, [pc, #160]	; (8002118 <controlMotor+0x110>)
 8002078:	2202      	movs	r2, #2
 800207a:	601a      	str	r2, [r3, #0]
            count = 0;
 800207c:	4b2b      	ldr	r3, [pc, #172]	; (800212c <controlMotor+0x124>)
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
            printf("motor_break==1\n");
 8002082:	482b      	ldr	r0, [pc, #172]	; (8002130 <controlMotor+0x128>)
 8002084:	f008 fa82 	bl	800a58c <puts>
    {
        disable();
        motor_disable_flag = 1;
        printf("disable==1\n");
    }
}
 8002088:	e042      	b.n	8002110 <controlMotor+0x108>
        else if(motor_break == 2)
 800208a:	4b23      	ldr	r3, [pc, #140]	; (8002118 <controlMotor+0x110>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2b02      	cmp	r3, #2
 8002090:	d127      	bne.n	80020e2 <controlMotor+0xda>
            count++;
 8002092:	4b26      	ldr	r3, [pc, #152]	; (800212c <controlMotor+0x124>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	3301      	adds	r3, #1
 8002098:	4a24      	ldr	r2, [pc, #144]	; (800212c <controlMotor+0x124>)
 800209a:	6013      	str	r3, [r2, #0]
            control((int)motor->cmd_motor_rpm_left,(int)motor->cmd_motor_rpm_right);
 800209c:	4b22      	ldr	r3, [pc, #136]	; (8002128 <controlMotor+0x120>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a4:	4610      	mov	r0, r2
 80020a6:	4619      	mov	r1, r3
 80020a8:	f7fe fd58 	bl	8000b5c <__aeabi_d2iz>
 80020ac:	4603      	mov	r3, r0
 80020ae:	b21c      	sxth	r4, r3
 80020b0:	4b1d      	ldr	r3, [pc, #116]	; (8002128 <controlMotor+0x120>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80020b8:	4610      	mov	r0, r2
 80020ba:	4619      	mov	r1, r3
 80020bc:	f7fe fd4e 	bl	8000b5c <__aeabi_d2iz>
 80020c0:	4603      	mov	r3, r0
 80020c2:	b21b      	sxth	r3, r3
 80020c4:	4619      	mov	r1, r3
 80020c6:	4620      	mov	r0, r4
 80020c8:	f002 fcb8 	bl	8004a3c <control>
            if(count == 20)
 80020cc:	4b17      	ldr	r3, [pc, #92]	; (800212c <controlMotor+0x124>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b14      	cmp	r3, #20
 80020d2:	d102      	bne.n	80020da <controlMotor+0xd2>
                motor_break = 3;
 80020d4:	4b10      	ldr	r3, [pc, #64]	; (8002118 <controlMotor+0x110>)
 80020d6:	2203      	movs	r2, #3
 80020d8:	601a      	str	r2, [r3, #0]
            printf("motor_break==2\n");
 80020da:	4816      	ldr	r0, [pc, #88]	; (8002134 <controlMotor+0x12c>)
 80020dc:	f008 fa56 	bl	800a58c <puts>
}
 80020e0:	e016      	b.n	8002110 <controlMotor+0x108>
        else if(motor_break == 3)
 80020e2:	4b0d      	ldr	r3, [pc, #52]	; (8002118 <controlMotor+0x110>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2b03      	cmp	r3, #3
 80020e8:	d112      	bne.n	8002110 <controlMotor+0x108>
        	printf("motor_break==3\n");
 80020ea:	4813      	ldr	r0, [pc, #76]	; (8002138 <controlMotor+0x130>)
 80020ec:	f008 fa4e 	bl	800a58c <puts>
            control(0,0);
 80020f0:	2100      	movs	r1, #0
 80020f2:	2000      	movs	r0, #0
 80020f4:	f002 fca2 	bl	8004a3c <control>
            count = 0;
 80020f8:	4b0c      	ldr	r3, [pc, #48]	; (800212c <controlMotor+0x124>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
}
 80020fe:	e007      	b.n	8002110 <controlMotor+0x108>
        disable();
 8002100:	f002 fb60 	bl	80047c4 <disable>
        motor_disable_flag = 1;
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <controlMotor+0x118>)
 8002106:	2201      	movs	r2, #1
 8002108:	601a      	str	r2, [r3, #0]
        printf("disable==1\n");
 800210a:	480c      	ldr	r0, [pc, #48]	; (800213c <controlMotor+0x134>)
 800210c:	f008 fa3e 	bl	800a58c <puts>
}
 8002110:	bf00      	nop
 8002112:	bd98      	pop	{r3, r4, r7, pc}
 8002114:	20000000 	.word	0x20000000
 8002118:	2000018c 	.word	0x2000018c
 800211c:	0800b520 	.word	0x0800b520
 8002120:	20000190 	.word	0x20000190
 8002124:	0800b540 	.word	0x0800b540
 8002128:	200001b8 	.word	0x200001b8
 800212c:	200001cc 	.word	0x200001cc
 8002130:	0800b548 	.word	0x0800b548
 8002134:	0800b558 	.word	0x0800b558
 8002138:	0800b568 	.word	0x0800b568
 800213c:	0800b578 	.word	0x0800b578

08002140 <toRPM>:


int toRPM()
{
 8002140:	b5b0      	push	{r4, r5, r7, lr}
 8002142:	af00      	add	r7, sp, #0
    motor->cmd_motor_rpm_right = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor->cmd_v + (WHEEL_DISTANCE/2)*motor->cmd_w);
 8002144:	4b28      	ldr	r3, [pc, #160]	; (80021e8 <toRPM+0xa8>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800214c:	4b26      	ldr	r3, [pc, #152]	; (80021e8 <toRPM+0xa8>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002154:	a320      	add	r3, pc, #128	; (adr r3, 80021d8 <toRPM+0x98>)
 8002156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800215a:	f7fe fa65 	bl	8000628 <__aeabi_dmul>
 800215e:	4602      	mov	r2, r0
 8002160:	460b      	mov	r3, r1
 8002162:	4620      	mov	r0, r4
 8002164:	4629      	mov	r1, r5
 8002166:	f7fe f8a9 	bl	80002bc <__adddf3>
 800216a:	4602      	mov	r2, r0
 800216c:	460b      	mov	r3, r1
 800216e:	4610      	mov	r0, r2
 8002170:	4619      	mov	r1, r3
 8002172:	4b1d      	ldr	r3, [pc, #116]	; (80021e8 <toRPM+0xa8>)
 8002174:	681c      	ldr	r4, [r3, #0]
 8002176:	a31a      	add	r3, pc, #104	; (adr r3, 80021e0 <toRPM+0xa0>)
 8002178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800217c:	f7fe fa54 	bl	8000628 <__aeabi_dmul>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	e9c4 2302 	strd	r2, r3, [r4, #8]
    motor->cmd_motor_rpm_left = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor->cmd_v - (WHEEL_DISTANCE/2)*motor->cmd_w);
 8002188:	4b17      	ldr	r3, [pc, #92]	; (80021e8 <toRPM+0xa8>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002190:	4b15      	ldr	r3, [pc, #84]	; (80021e8 <toRPM+0xa8>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002198:	a30f      	add	r3, pc, #60	; (adr r3, 80021d8 <toRPM+0x98>)
 800219a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800219e:	f7fe fa43 	bl	8000628 <__aeabi_dmul>
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	4620      	mov	r0, r4
 80021a8:	4629      	mov	r1, r5
 80021aa:	f7fe f885 	bl	80002b8 <__aeabi_dsub>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	4610      	mov	r0, r2
 80021b4:	4619      	mov	r1, r3
 80021b6:	4b0c      	ldr	r3, [pc, #48]	; (80021e8 <toRPM+0xa8>)
 80021b8:	681c      	ldr	r4, [r3, #0]
 80021ba:	a309      	add	r3, pc, #36	; (adr r3, 80021e0 <toRPM+0xa0>)
 80021bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c0:	f7fe fa32 	bl	8000628 <__aeabi_dmul>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	e9c4 2300 	strd	r2, r3, [r4]
    return 0;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	bdb0      	pop	{r4, r5, r7, pc}
 80021d2:	bf00      	nop
 80021d4:	f3af 8000 	nop.w
 80021d8:	0e560419 	.word	0x0e560419
 80021dc:	3fcdb22d 	.word	0x3fcdb22d
 80021e0:	31bcaa49 	.word	0x31bcaa49
 80021e4:	40625d31 	.word	0x40625d31
 80021e8:	200001b8 	.word	0x200001b8

080021ec <parseCmdvel>:

void parseCmdvel(uint8_t *msg)
{
 80021ec:	b590      	push	{r4, r7, lr}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
    /*cmd_v lower/cmd_v upper/cmd_w lower/cmd_w upper/ x / x / x / x */
    int16_t temp;
    temp = ((int16_t)msg[0]|(int16_t)msg[1]<<8);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	b21a      	sxth	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	3301      	adds	r3, #1
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	021b      	lsls	r3, r3, #8
 8002202:	b21b      	sxth	r3, r3
 8002204:	4313      	orrs	r3, r2
 8002206:	81fb      	strh	r3, [r7, #14]
    motor->cmd_v = (double)temp/SIGNIFICANT_FIGURES;
 8002208:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800220c:	4618      	mov	r0, r3
 800220e:	f7fe f9a1 	bl	8000554 <__aeabi_i2d>
 8002212:	4b19      	ldr	r3, [pc, #100]	; (8002278 <parseCmdvel+0x8c>)
 8002214:	681c      	ldr	r4, [r3, #0]
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	4b18      	ldr	r3, [pc, #96]	; (800227c <parseCmdvel+0x90>)
 800221c:	f7fe fb2e 	bl	800087c <__aeabi_ddiv>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	e9c4 2308 	strd	r2, r3, [r4, #32]
    temp = ((int16_t)msg[2]|(int16_t)msg[3]<<8);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	3302      	adds	r3, #2
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	b21a      	sxth	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3303      	adds	r3, #3
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	021b      	lsls	r3, r3, #8
 8002238:	b21b      	sxth	r3, r3
 800223a:	4313      	orrs	r3, r2
 800223c:	81fb      	strh	r3, [r7, #14]
    motor->cmd_w = (double)temp/SIGNIFICANT_FIGURES;
 800223e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002242:	4618      	mov	r0, r3
 8002244:	f7fe f986 	bl	8000554 <__aeabi_i2d>
 8002248:	4b0b      	ldr	r3, [pc, #44]	; (8002278 <parseCmdvel+0x8c>)
 800224a:	681c      	ldr	r4, [r3, #0]
 800224c:	f04f 0200 	mov.w	r2, #0
 8002250:	4b0a      	ldr	r3, [pc, #40]	; (800227c <parseCmdvel+0x90>)
 8002252:	f7fe fb13 	bl	800087c <__aeabi_ddiv>
 8002256:	4602      	mov	r2, r0
 8002258:	460b      	mov	r3, r1
 800225a:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
    motor_sw = msg[4];
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	791a      	ldrb	r2, [r3, #4]
 8002262:	4b07      	ldr	r3, [pc, #28]	; (8002280 <parseCmdvel+0x94>)
 8002264:	701a      	strb	r2, [r3, #0]
    toRPM();
 8002266:	f7ff ff6b 	bl	8002140 <toRPM>
    motor_break = 1;
 800226a:	4b06      	ldr	r3, [pc, #24]	; (8002284 <parseCmdvel+0x98>)
 800226c:	2201      	movs	r2, #1
 800226e:	601a      	str	r2, [r3, #0]
}
 8002270:	bf00      	nop
 8002272:	3714      	adds	r7, #20
 8002274:	46bd      	mov	sp, r7
 8002276:	bd90      	pop	{r4, r7, pc}
 8002278:	200001b8 	.word	0x200001b8
 800227c:	40590000 	.word	0x40590000
 8002280:	20000000 	.word	0x20000000
 8002284:	2000018c 	.word	0x2000018c

08002288 <sendEnc>:



void sendEnc(int id)
{
 8002288:	b590      	push	{r4, r7, lr}
 800228a:	b087      	sub	sp, #28
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
    /*enc_v lower/enc_v upper/enc_w lower/enc_w upper/Undefined/Undefined/Undefined/Undefined*/
    char packit[8];
    int index=0;
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]

    packit[index++]= ((int16_t)(motor->real_v*SIGNIFICANT_FIGURES)) & 0xff;
 8002294:	4b5f      	ldr	r3, [pc, #380]	; (8002414 <sendEnc+0x18c>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800229c:	f04f 0200 	mov.w	r2, #0
 80022a0:	4b5d      	ldr	r3, [pc, #372]	; (8002418 <sendEnc+0x190>)
 80022a2:	f7fe f9c1 	bl	8000628 <__aeabi_dmul>
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	4610      	mov	r0, r2
 80022ac:	4619      	mov	r1, r3
 80022ae:	f7fe fc55 	bl	8000b5c <__aeabi_d2iz>
 80022b2:	4603      	mov	r3, r0
 80022b4:	b219      	sxth	r1, r3
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	1c5a      	adds	r2, r3, #1
 80022ba:	617a      	str	r2, [r7, #20]
 80022bc:	b2ca      	uxtb	r2, r1
 80022be:	3318      	adds	r3, #24
 80022c0:	443b      	add	r3, r7
 80022c2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_v*SIGNIFICANT_FIGURES))>>8 & 0xff;
 80022c6:	4b53      	ldr	r3, [pc, #332]	; (8002414 <sendEnc+0x18c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80022ce:	f04f 0200 	mov.w	r2, #0
 80022d2:	4b51      	ldr	r3, [pc, #324]	; (8002418 <sendEnc+0x190>)
 80022d4:	f7fe f9a8 	bl	8000628 <__aeabi_dmul>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	4610      	mov	r0, r2
 80022de:	4619      	mov	r1, r3
 80022e0:	f7fe fc3c 	bl	8000b5c <__aeabi_d2iz>
 80022e4:	4603      	mov	r3, r0
 80022e6:	b21b      	sxth	r3, r3
 80022e8:	121b      	asrs	r3, r3, #8
 80022ea:	b219      	sxth	r1, r3
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	1c5a      	adds	r2, r3, #1
 80022f0:	617a      	str	r2, [r7, #20]
 80022f2:	b2ca      	uxtb	r2, r1
 80022f4:	3318      	adds	r3, #24
 80022f6:	443b      	add	r3, r7
 80022f8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_w*SIGNIFICANT_FIGURES)) & 0xff;
 80022fc:	4b45      	ldr	r3, [pc, #276]	; (8002414 <sendEnc+0x18c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002304:	f04f 0200 	mov.w	r2, #0
 8002308:	4b43      	ldr	r3, [pc, #268]	; (8002418 <sendEnc+0x190>)
 800230a:	f7fe f98d 	bl	8000628 <__aeabi_dmul>
 800230e:	4602      	mov	r2, r0
 8002310:	460b      	mov	r3, r1
 8002312:	4610      	mov	r0, r2
 8002314:	4619      	mov	r1, r3
 8002316:	f7fe fc21 	bl	8000b5c <__aeabi_d2iz>
 800231a:	4603      	mov	r3, r0
 800231c:	b219      	sxth	r1, r3
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	1c5a      	adds	r2, r3, #1
 8002322:	617a      	str	r2, [r7, #20]
 8002324:	b2ca      	uxtb	r2, r1
 8002326:	3318      	adds	r3, #24
 8002328:	443b      	add	r3, r7
 800232a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_w*SIGNIFICANT_FIGURES))>>8 & 0xff;
 800232e:	4b39      	ldr	r3, [pc, #228]	; (8002414 <sendEnc+0x18c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	4b37      	ldr	r3, [pc, #220]	; (8002418 <sendEnc+0x190>)
 800233c:	f7fe f974 	bl	8000628 <__aeabi_dmul>
 8002340:	4602      	mov	r2, r0
 8002342:	460b      	mov	r3, r1
 8002344:	4610      	mov	r0, r2
 8002346:	4619      	mov	r1, r3
 8002348:	f7fe fc08 	bl	8000b5c <__aeabi_d2iz>
 800234c:	4603      	mov	r3, r0
 800234e:	b21b      	sxth	r3, r3
 8002350:	121b      	asrs	r3, r3, #8
 8002352:	b219      	sxth	r1, r3
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	1c5a      	adds	r2, r3, #1
 8002358:	617a      	str	r2, [r7, #20]
 800235a:	b2ca      	uxtb	r2, r1
 800235c:	3318      	adds	r3, #24
 800235e:	443b      	add	r3, r7
 8002360:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= (sensor_state->motor[1]<<1) | sensor_state->motor[0];
 8002364:	4b2d      	ldr	r3, [pc, #180]	; (800241c <sendEnc+0x194>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	7c1b      	ldrb	r3, [r3, #16]
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	b25a      	sxtb	r2, r3
 800236e:	4b2b      	ldr	r3, [pc, #172]	; (800241c <sendEnc+0x194>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	7bdb      	ldrb	r3, [r3, #15]
 8002374:	b25b      	sxtb	r3, r3
 8002376:	4313      	orrs	r3, r2
 8002378:	b259      	sxtb	r1, r3
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	1c5a      	adds	r2, r3, #1
 800237e:	617a      	str	r2, [r7, #20]
 8002380:	b2ca      	uxtb	r2, r1
 8002382:	3318      	adds	r3, #24
 8002384:	443b      	add	r3, r7
 8002386:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor->RCURR * 100;
 800238a:	4b22      	ldr	r3, [pc, #136]	; (8002414 <sendEnc+0x18c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002392:	f04f 0200 	mov.w	r2, #0
 8002396:	4b20      	ldr	r3, [pc, #128]	; (8002418 <sendEnc+0x190>)
 8002398:	f7fe f946 	bl	8000628 <__aeabi_dmul>
 800239c:	4602      	mov	r2, r0
 800239e:	460b      	mov	r3, r1
 80023a0:	4610      	mov	r0, r2
 80023a2:	4619      	mov	r1, r3
 80023a4:	697c      	ldr	r4, [r7, #20]
 80023a6:	1c63      	adds	r3, r4, #1
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	f7fe fbff 	bl	8000bac <__aeabi_d2uiz>
 80023ae:	4603      	mov	r3, r0
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	f104 0318 	add.w	r3, r4, #24
 80023b6:	443b      	add	r3, r7
 80023b8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor->LCURR * 100;
 80023bc:	4b15      	ldr	r3, [pc, #84]	; (8002414 <sendEnc+0x18c>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80023c4:	f04f 0200 	mov.w	r2, #0
 80023c8:	4b13      	ldr	r3, [pc, #76]	; (8002418 <sendEnc+0x190>)
 80023ca:	f7fe f92d 	bl	8000628 <__aeabi_dmul>
 80023ce:	4602      	mov	r2, r0
 80023d0:	460b      	mov	r3, r1
 80023d2:	4610      	mov	r0, r2
 80023d4:	4619      	mov	r1, r3
 80023d6:	697c      	ldr	r4, [r7, #20]
 80023d8:	1c63      	adds	r3, r4, #1
 80023da:	617b      	str	r3, [r7, #20]
 80023dc:	f7fe fbe6 	bl	8000bac <__aeabi_d2uiz>
 80023e0:	4603      	mov	r3, r0
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	f104 0318 	add.w	r3, r4, #24
 80023e8:	443b      	add	r3, r7
 80023ea:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]=0;
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	1c5a      	adds	r2, r3, #1
 80023f2:	617a      	str	r2, [r7, #20]
 80023f4:	3318      	adds	r3, #24
 80023f6:	443b      	add	r3, r7
 80023f8:	2200      	movs	r2, #0
 80023fa:	f803 2c0c 	strb.w	r2, [r3, #-12]

    sendCan(id, packit, 8, 1);//test
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f107 010c 	add.w	r1, r7, #12
 8002404:	2301      	movs	r3, #1
 8002406:	2208      	movs	r2, #8
 8002408:	f001 f834 	bl	8003474 <sendCan>
}
 800240c:	bf00      	nop
 800240e:	371c      	adds	r7, #28
 8002410:	46bd      	mov	sp, r7
 8002412:	bd90      	pop	{r4, r7, pc}
 8002414:	200001b8 	.word	0x200001b8
 8002418:	40590000 	.word	0x40590000
 800241c:	200001a8 	.word	0x200001a8

08002420 <toVW>:


int toVW(void)
{
 8002420:	b598      	push	{r3, r4, r7, lr}
 8002422:	af00      	add	r7, sp, #0

    motor->real_motor_rpm_left=(double)motor->LRPM;
 8002424:	4b2c      	ldr	r3, [pc, #176]	; (80024d8 <toVW+0xb8>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 800242c:	4a2a      	ldr	r2, [pc, #168]	; (80024d8 <toVW+0xb8>)
 800242e:	6814      	ldr	r4, [r2, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f7fe f88f 	bl	8000554 <__aeabi_i2d>
 8002436:	4602      	mov	r2, r0
 8002438:	460b      	mov	r3, r1
 800243a:	e9c4 2304 	strd	r2, r3, [r4, #16]
    motor->real_motor_rpm_right=(double)motor->RRPM;
 800243e:	4b26      	ldr	r3, [pc, #152]	; (80024d8 <toVW+0xb8>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8002446:	4a24      	ldr	r2, [pc, #144]	; (80024d8 <toVW+0xb8>)
 8002448:	6814      	ldr	r4, [r2, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f7fe f882 	bl	8000554 <__aeabi_i2d>
 8002450:	4602      	mov	r2, r0
 8002452:	460b      	mov	r3, r1
 8002454:	e9c4 2306 	strd	r2, r3, [r4, #24]

    motor->real_v = (motor->real_motor_rpm_left+motor->real_motor_rpm_right)*(Math_PI*WHEEL_RADIUS/60);
 8002458:	4b1f      	ldr	r3, [pc, #124]	; (80024d8 <toVW+0xb8>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002460:	4b1d      	ldr	r3, [pc, #116]	; (80024d8 <toVW+0xb8>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002468:	f7fd ff28 	bl	80002bc <__adddf3>
 800246c:	4602      	mov	r2, r0
 800246e:	460b      	mov	r3, r1
 8002470:	4610      	mov	r0, r2
 8002472:	4619      	mov	r1, r3
 8002474:	4b18      	ldr	r3, [pc, #96]	; (80024d8 <toVW+0xb8>)
 8002476:	681c      	ldr	r4, [r3, #0]
 8002478:	a313      	add	r3, pc, #76	; (adr r3, 80024c8 <toVW+0xa8>)
 800247a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247e:	f7fe f8d3 	bl	8000628 <__aeabi_dmul>
 8002482:	4602      	mov	r2, r0
 8002484:	460b      	mov	r3, r1
 8002486:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
    motor->real_w = (motor->real_motor_rpm_right-motor->real_motor_rpm_left)*((Math_PI*WHEEL_RADIUS)/(30*WHEEL_DISTANCE));
 800248a:	4b13      	ldr	r3, [pc, #76]	; (80024d8 <toVW+0xb8>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002492:	4b11      	ldr	r3, [pc, #68]	; (80024d8 <toVW+0xb8>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800249a:	f7fd ff0d 	bl	80002b8 <__aeabi_dsub>
 800249e:	4602      	mov	r2, r0
 80024a0:	460b      	mov	r3, r1
 80024a2:	4610      	mov	r0, r2
 80024a4:	4619      	mov	r1, r3
 80024a6:	4b0c      	ldr	r3, [pc, #48]	; (80024d8 <toVW+0xb8>)
 80024a8:	681c      	ldr	r4, [r3, #0]
 80024aa:	a309      	add	r3, pc, #36	; (adr r3, 80024d0 <toVW+0xb0>)
 80024ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b0:	f7fe f8ba 	bl	8000628 <__aeabi_dmul>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
    return 0;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	bd98      	pop	{r3, r4, r7, pc}
 80024c2:	bf00      	nop
 80024c4:	f3af 8000 	nop.w
 80024c8:	306c65e9 	.word	0x306c65e9
 80024cc:	3f6be16e 	.word	0x3f6be16e
 80024d0:	5313b470 	.word	0x5313b470
 80024d4:	3f8e0b32 	.word	0x3f8e0b32
 80024d8:	200001b8 	.word	0x200001b8

080024dc <parseEnc>:


void parseEnc(uint8_t *msg)
{
 80024dc:	b590      	push	{r4, r7, lr}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
    /*PID(216)/Motor1 status/Motor1 rpm lower/Motor1 rpm upper/Motor2 status/Motor2 rpm lower/Motor2 rpm upper/temperature(deg)*/
    if(msg[0]==PID_PNT_MONITOR)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	2bd8      	cmp	r3, #216	; 0xd8
 80024ea:	d136      	bne.n	800255a <parseEnc+0x7e>
    {

        motor->LRPM=((int16_t)msg[2] | ((int16_t)msg[3]<<8));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	3302      	adds	r3, #2
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	b219      	sxth	r1, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3303      	adds	r3, #3
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	021b      	lsls	r3, r3, #8
 80024fc:	b21a      	sxth	r2, r3
 80024fe:	4b34      	ldr	r3, [pc, #208]	; (80025d0 <parseEnc+0xf4>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	b212      	sxth	r2, r2
 8002506:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        motor->RRPM=((int16_t)msg[5] | ((int16_t)msg[6]<<8));
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	3305      	adds	r3, #5
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	b219      	sxth	r1, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	3306      	adds	r3, #6
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	021b      	lsls	r3, r3, #8
 800251a:	b21a      	sxth	r2, r3
 800251c:	4b2c      	ldr	r3, [pc, #176]	; (80025d0 <parseEnc+0xf4>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	430a      	orrs	r2, r1
 8002522:	b212      	sxth	r2, r2
 8002524:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
        motor->LRPM=-1*(motor->LRPM);
 8002528:	4b29      	ldr	r3, [pc, #164]	; (80025d0 <parseEnc+0xf4>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8002530:	b29b      	uxth	r3, r3
 8002532:	425b      	negs	r3, r3
 8002534:	b29a      	uxth	r2, r3
 8002536:	4b26      	ldr	r3, [pc, #152]	; (80025d0 <parseEnc+0xf4>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	b212      	sxth	r2, r2
 800253c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        sensor_state->motor[0] = msg[1];
 8002540:	4b24      	ldr	r3, [pc, #144]	; (80025d4 <parseEnc+0xf8>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	7852      	ldrb	r2, [r2, #1]
 8002548:	73da      	strb	r2, [r3, #15]
        sensor_state->motor[1] = msg[4];
 800254a:	4b22      	ldr	r3, [pc, #136]	; (80025d4 <parseEnc+0xf8>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	7912      	ldrb	r2, [r2, #4]
 8002552:	741a      	strb	r2, [r3, #16]

        toVW();
 8002554:	f7ff ff64 	bl	8002420 <toVW>
    }
    else if(msg[0]==PID_MAIN_DATA2)
    {
        motor->LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
    }
}
 8002558:	e036      	b.n	80025c8 <parseEnc+0xec>
    else if(msg[0]==PID_MAIN_DATA)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2bc1      	cmp	r3, #193	; 0xc1
 8002560:	d117      	bne.n	8002592 <parseEnc+0xb6>
        motor->RCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	3304      	adds	r3, #4
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	461a      	mov	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	3305      	adds	r3, #5
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	021b      	lsls	r3, r3, #8
 8002572:	4313      	orrs	r3, r2
 8002574:	4618      	mov	r0, r3
 8002576:	f7fd ffed 	bl	8000554 <__aeabi_i2d>
 800257a:	4b15      	ldr	r3, [pc, #84]	; (80025d0 <parseEnc+0xf4>)
 800257c:	681c      	ldr	r4, [r3, #0]
 800257e:	f04f 0200 	mov.w	r2, #0
 8002582:	4b15      	ldr	r3, [pc, #84]	; (80025d8 <parseEnc+0xfc>)
 8002584:	f7fe f97a 	bl	800087c <__aeabi_ddiv>
 8002588:	4602      	mov	r2, r0
 800258a:	460b      	mov	r3, r1
 800258c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
}
 8002590:	e01a      	b.n	80025c8 <parseEnc+0xec>
    else if(msg[0]==PID_MAIN_DATA2)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2bc8      	cmp	r3, #200	; 0xc8
 8002598:	d116      	bne.n	80025c8 <parseEnc+0xec>
        motor->LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	3304      	adds	r3, #4
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	461a      	mov	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	3305      	adds	r3, #5
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	021b      	lsls	r3, r3, #8
 80025aa:	4313      	orrs	r3, r2
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7fd ffd1 	bl	8000554 <__aeabi_i2d>
 80025b2:	4b07      	ldr	r3, [pc, #28]	; (80025d0 <parseEnc+0xf4>)
 80025b4:	681c      	ldr	r4, [r3, #0]
 80025b6:	f04f 0200 	mov.w	r2, #0
 80025ba:	4b07      	ldr	r3, [pc, #28]	; (80025d8 <parseEnc+0xfc>)
 80025bc:	f7fe f95e 	bl	800087c <__aeabi_ddiv>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd90      	pop	{r4, r7, pc}
 80025d0:	200001b8 	.word	0x200001b8
 80025d4:	200001a8 	.word	0x200001a8
 80025d8:	40240000 	.word	0x40240000

080025dc <parseEnc114>:

void parseEnc114(uint8_t *msg)
{
 80025dc:	b590      	push	{r4, r7, lr}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
        int16_t rrpm,lrpm;
        lrpm = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	3304      	adds	r3, #4
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	b21a      	sxth	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3305      	adds	r3, #5
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	021b      	lsls	r3, r3, #8
 80025f4:	b21b      	sxth	r3, r3
 80025f6:	4313      	orrs	r3, r2
 80025f8:	81fb      	strh	r3, [r7, #14]
        rrpm = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	3306      	adds	r3, #6
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	b21a      	sxth	r2, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3307      	adds	r3, #7
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	021b      	lsls	r3, r3, #8
 800260a:	b21b      	sxth	r3, r3
 800260c:	4313      	orrs	r3, r2
 800260e:	81bb      	strh	r3, [r7, #12]

        motor->LRPM = (-lrpm) / 10.0;
 8002610:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002614:	425b      	negs	r3, r3
 8002616:	4618      	mov	r0, r3
 8002618:	f7fd ff9c 	bl	8000554 <__aeabi_i2d>
 800261c:	f04f 0200 	mov.w	r2, #0
 8002620:	4b15      	ldr	r3, [pc, #84]	; (8002678 <parseEnc114+0x9c>)
 8002622:	f7fe f92b 	bl	800087c <__aeabi_ddiv>
 8002626:	4602      	mov	r2, r0
 8002628:	460b      	mov	r3, r1
 800262a:	4914      	ldr	r1, [pc, #80]	; (800267c <parseEnc114+0xa0>)
 800262c:	680c      	ldr	r4, [r1, #0]
 800262e:	4610      	mov	r0, r2
 8002630:	4619      	mov	r1, r3
 8002632:	f7fe fa93 	bl	8000b5c <__aeabi_d2iz>
 8002636:	4603      	mov	r3, r0
 8002638:	b21b      	sxth	r3, r3
 800263a:	f8a4 3042 	strh.w	r3, [r4, #66]	; 0x42
        motor->RRPM = (rrpm) / 10.0;
 800263e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002642:	4618      	mov	r0, r3
 8002644:	f7fd ff86 	bl	8000554 <__aeabi_i2d>
 8002648:	f04f 0200 	mov.w	r2, #0
 800264c:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <parseEnc114+0x9c>)
 800264e:	f7fe f915 	bl	800087c <__aeabi_ddiv>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	4909      	ldr	r1, [pc, #36]	; (800267c <parseEnc114+0xa0>)
 8002658:	680c      	ldr	r4, [r1, #0]
 800265a:	4610      	mov	r0, r2
 800265c:	4619      	mov	r1, r3
 800265e:	f7fe fa7d 	bl	8000b5c <__aeabi_d2iz>
 8002662:	4603      	mov	r3, r0
 8002664:	b21b      	sxth	r3, r3
 8002666:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40

        toVW();
 800266a:	f7ff fed9 	bl	8002420 <toVW>
}
 800266e:	bf00      	nop
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	bd90      	pop	{r4, r7, pc}
 8002676:	bf00      	nop
 8002678:	40240000 	.word	0x40240000
 800267c:	200001b8 	.word	0x200001b8

08002680 <parseState114>:

void parseState114(uint8_t *msg)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
    sensor_state->motor[0] = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	3304      	adds	r3, #4
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	b25a      	sxtb	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	3305      	adds	r3, #5
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	021b      	lsls	r3, r3, #8
 8002698:	b25b      	sxtb	r3, r3
 800269a:	4313      	orrs	r3, r2
 800269c:	b25a      	sxtb	r2, r3
 800269e:	4b12      	ldr	r3, [pc, #72]	; (80026e8 <parseState114+0x68>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	73da      	strb	r2, [r3, #15]
    sensor_state->motor[1] = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	3306      	adds	r3, #6
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	b25a      	sxtb	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	3307      	adds	r3, #7
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	021b      	lsls	r3, r3, #8
 80026b6:	b25b      	sxtb	r3, r3
 80026b8:	4313      	orrs	r3, r2
 80026ba:	b25a      	sxtb	r2, r3
 80026bc:	4b0a      	ldr	r3, [pc, #40]	; (80026e8 <parseState114+0x68>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	b2d2      	uxtb	r2, r2
 80026c2:	741a      	strb	r2, [r3, #16]
    if(!(sensor_state->motor[0] == 0x00 && sensor_state->motor[1] == 0x00))
 80026c4:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <parseState114+0x68>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	7bdb      	ldrb	r3, [r3, #15]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d104      	bne.n	80026d8 <parseState114+0x58>
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <parseState114+0x68>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	7c1b      	ldrb	r3, [r3, #16]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <parseState114+0x60>
    {
        reset();
 80026d8:	f002 f8c6 	bl	8004868 <reset>
        startMotor();
 80026dc:	f002 f804 	bl	80046e8 <startMotor>
    }
}
 80026e0:	bf00      	nop
 80026e2:	3708      	adds	r7, #8
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	200001a8 	.word	0x200001a8

080026ec <stateReady>:


int stateReady()//  ir  ?
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
	for(inhome_check_cnt=0;inhome_check_cnt<73;inhome_check_cnt++)
 80026f0:	4b32      	ldr	r3, [pc, #200]	; (80027bc <stateReady+0xd0>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	e053      	b.n	80027a0 <stateReady+0xb4>
	{
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data);
 80026f8:	4b31      	ldr	r3, [pc, #196]	; (80027c0 <stateReady+0xd4>)
 80026fa:	4a32      	ldr	r2, [pc, #200]	; (80027c4 <stateReady+0xd8>)
 80026fc:	2100      	movs	r1, #0
 80026fe:	4832      	ldr	r0, [pc, #200]	; (80027c8 <stateReady+0xdc>)
 8002700:	f003 ffae 	bl	8006660 <HAL_CAN_GetRxMessage>
		if(g_tCan_Rx_Header.ExtId == 6001){
 8002704:	4b2f      	ldr	r3, [pc, #188]	; (80027c4 <stateReady+0xd8>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f241 7271 	movw	r2, #6001	; 0x1771
 800270c:	4293      	cmp	r3, r2
 800270e:	d105      	bne.n	800271c <stateReady+0x30>
			check_msg = 1;
 8002710:	4b2e      	ldr	r3, [pc, #184]	; (80027cc <stateReady+0xe0>)
 8002712:	2201      	movs	r2, #1
 8002714:	601a      	str	r2, [r3, #0]
			printf("unlock!!!!unlock!!!!unlock!!!!unlock!!!!\n");
 8002716:	482e      	ldr	r0, [pc, #184]	; (80027d0 <stateReady+0xe4>)
 8002718:	f007 ff38 	bl	800a58c <puts>
		}


		    //check_msg = charging->checkIRdata();
		if(check_msg == 1)
 800271c:	4b2b      	ldr	r3, [pc, #172]	; (80027cc <stateReady+0xe0>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d102      	bne.n	800272a <stateReady+0x3e>
		{
			start_docking_flag = 1;
 8002724:	4b2b      	ldr	r3, [pc, #172]	; (80027d4 <stateReady+0xe8>)
 8002726:	2201      	movs	r2, #1
 8002728:	701a      	strb	r2, [r3, #0]
//			sendIRdata(robot_standby);
//			HAL_NVIC_EnableIRQ(EXTI0_IRQn);//  
		}

		if(ir_count++ >= 2)
 800272a:	4b2b      	ldr	r3, [pc, #172]	; (80027d8 <stateReady+0xec>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	1c5a      	adds	r2, r3, #1
 8002730:	4929      	ldr	r1, [pc, #164]	; (80027d8 <stateReady+0xec>)
 8002732:	600a      	str	r2, [r1, #0]
 8002734:	2b01      	cmp	r3, #1
 8002736:	dd08      	ble.n	800274a <stateReady+0x5e>
		{
			sendIRdata(robot_standby);
 8002738:	4828      	ldr	r0, [pc, #160]	; (80027dc <stateReady+0xf0>)
 800273a:	f000 fef5 	bl	8003528 <sendIRdata>
			ir_count = 0;
 800273e:	4b26      	ldr	r3, [pc, #152]	; (80027d8 <stateReady+0xec>)
 8002740:	2200      	movs	r2, #0
 8002742:	601a      	str	r2, [r3, #0]
			HAL_NVIC_EnableIRQ(EXTI0_IRQn);//  
 8002744:	2006      	movs	r0, #6
 8002746:	f004 fc0e 	bl	8006f66 <HAL_NVIC_EnableIRQ>
		}

		if(start_docking_flag)
 800274a:	4b22      	ldr	r3, [pc, #136]	; (80027d4 <stateReady+0xe8>)
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d014      	beq.n	800277c <stateReady+0x90>
		{
		   startTTS();
 8002752:	f7ff fb13 	bl	8001d7c <startTTS>
		   //State_set(IDLE);
		   ready_flag = 1;
 8002756:	4b22      	ldr	r3, [pc, #136]	; (80027e0 <stateReady+0xf4>)
 8002758:	2201      	movs	r2, #1
 800275a:	701a      	strb	r2, [r3, #0]
		   start_docking_flag = 0;
 800275c:	4b1d      	ldr	r3, [pc, #116]	; (80027d4 <stateReady+0xe8>)
 800275e:	2200      	movs	r2, #0
 8002760:	701a      	strb	r2, [r3, #0]
		   //mutex.lock();
		   check_msg = 0;
 8002762:	4b1a      	ldr	r3, [pc, #104]	; (80027cc <stateReady+0xe0>)
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]
		   printf("init_state()\n");
 8002768:	481e      	ldr	r0, [pc, #120]	; (80027e4 <stateReady+0xf8>)
 800276a:	f007 ff0f 	bl	800a58c <puts>
           init_state();
 800276e:	f7fe fc1d 	bl	8000fac <init_state>
           HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8002772:	2006      	movs	r0, #6
 8002774:	f004 fc05 	bl	8006f82 <HAL_NVIC_DisableIRQ>
		   return 1;
 8002778:	2301      	movs	r3, #1
 800277a:	e01c      	b.n	80027b6 <stateReady+0xca>
//			inhome_check_cnt = 0;
//			endTTS();
//			//ThisThread::sleep_for(50);
//			NVIC_SystemReset();
//		}
		HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);
 800277c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002780:	4819      	ldr	r0, [pc, #100]	; (80027e8 <stateReady+0xfc>)
 8002782:	f004 fdf6 	bl	8007372 <HAL_GPIO_TogglePin>
		check_msg = checkIRdata();
 8002786:	f000 fee5 	bl	8003554 <checkIRdata>
 800278a:	4603      	mov	r3, r0
 800278c:	4a0f      	ldr	r2, [pc, #60]	; (80027cc <stateReady+0xe0>)
 800278e:	6013      	str	r3, [r2, #0]
		HAL_Delay(100);
 8002790:	2064      	movs	r0, #100	; 0x64
 8002792:	f002 ffe3 	bl	800575c <HAL_Delay>
	for(inhome_check_cnt=0;inhome_check_cnt<73;inhome_check_cnt++)
 8002796:	4b09      	ldr	r3, [pc, #36]	; (80027bc <stateReady+0xd0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	3301      	adds	r3, #1
 800279c:	4a07      	ldr	r2, [pc, #28]	; (80027bc <stateReady+0xd0>)
 800279e:	6013      	str	r3, [r2, #0]
 80027a0:	4b06      	ldr	r3, [pc, #24]	; (80027bc <stateReady+0xd0>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2b48      	cmp	r3, #72	; 0x48
 80027a6:	dda7      	ble.n	80026f8 <stateReady+0xc>
	}
	endTTS();
 80027a8:	f7ff fb38 	bl	8001e1c <endTTS>
	HAL_Delay(100);
 80027ac:	2064      	movs	r0, #100	; 0x64
 80027ae:	f002 ffd5 	bl	800575c <HAL_Delay>
	//ThisThread::sleep_for(50);
	NVIC_SystemReset();
 80027b2:	f7ff f9b7 	bl	8001b24 <__NVIC_SystemReset>
    //inhome_check_cnt++;
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	200001c0 	.word	0x200001c0
 80027c0:	20000230 	.word	0x20000230
 80027c4:	20000238 	.word	0x20000238
 80027c8:	200002e4 	.word	0x200002e4
 80027cc:	200001b4 	.word	0x200001b4
 80027d0:	0800b584 	.word	0x0800b584
 80027d4:	200001b1 	.word	0x200001b1
 80027d8:	200001bc 	.word	0x200001bc
 80027dc:	20000004 	.word	0x20000004
 80027e0:	200001b0 	.word	0x200001b0
 80027e4:	0800b5b0 	.word	0x0800b5b0
 80027e8:	40020400 	.word	0x40020400

080027ec <stateThread>:

void stateThread()
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0

	printf("stateThread, robot_state: %d\n", robot_state);
 80027f0:	4b48      	ldr	r3, [pc, #288]	; (8002914 <stateThread+0x128>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4619      	mov	r1, r3
 80027f6:	4848      	ldr	r0, [pc, #288]	; (8002918 <stateThread+0x12c>)
 80027f8:	f007 fe42 	bl	800a480 <iprintf>
        switch(robot_state)
 80027fc:	4b45      	ldr	r3, [pc, #276]	; (8002914 <stateThread+0x128>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b0c      	cmp	r3, #12
 8002802:	f200 8085 	bhi.w	8002910 <stateThread+0x124>
 8002806:	a201      	add	r2, pc, #4	; (adr r2, 800280c <stateThread+0x20>)
 8002808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800280c:	08002841 	.word	0x08002841
 8002810:	08002847 	.word	0x08002847
 8002814:	08002859 	.word	0x08002859
 8002818:	08002879 	.word	0x08002879
 800281c:	0800288b 	.word	0x0800288b
 8002820:	0800289d 	.word	0x0800289d
 8002824:	080028a9 	.word	0x080028a9
 8002828:	080028bb 	.word	0x080028bb
 800282c:	080028e1 	.word	0x080028e1
 8002830:	08002911 	.word	0x08002911
 8002834:	080028ed 	.word	0x080028ed
 8002838:	080028f9 	.word	0x080028f9
 800283c:	08002905 	.word	0x08002905
        {
            case INIT:
                turnOff();
 8002840:	f000 ff44 	bl	80036cc <turnOff>
                break;
 8002844:	e064      	b.n	8002910 <stateThread+0x124>

            case DOCKING:
                turnOn(white);
 8002846:	4b35      	ldr	r3, [pc, #212]	; (800291c <stateThread+0x130>)
 8002848:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800284c:	f000 ff02 	bl	8003654 <turnOn>
                inhome = 0;
 8002850:	4b33      	ldr	r3, [pc, #204]	; (8002920 <stateThread+0x134>)
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]
                break;
 8002856:	e05b      	b.n	8002910 <stateThread+0x124>

            case CHARGING:
                if(battery>95)
 8002858:	4b32      	ldr	r3, [pc, #200]	; (8002924 <stateThread+0x138>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2b5f      	cmp	r3, #95	; 0x5f
 800285e:	dd05      	ble.n	800286c <stateThread+0x80>
                {
                    turnOn(green);
 8002860:	4b31      	ldr	r3, [pc, #196]	; (8002928 <stateThread+0x13c>)
 8002862:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002866:	f000 fef5 	bl	8003654 <turnOn>
                }
                else
                {
                    turnOn(yellow);
                }
                break;
 800286a:	e051      	b.n	8002910 <stateThread+0x124>
                    turnOn(yellow);
 800286c:	4b2f      	ldr	r3, [pc, #188]	; (800292c <stateThread+0x140>)
 800286e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002872:	f000 feef 	bl	8003654 <turnOn>
                break;
 8002876:	e04b      	b.n	8002910 <stateThread+0x124>

            case WORKING:
                turnOn(white);
 8002878:	4b28      	ldr	r3, [pc, #160]	; (800291c <stateThread+0x130>)
 800287a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800287e:	f000 fee9 	bl	8003654 <turnOn>
                inhome = 0;
 8002882:	4b27      	ldr	r3, [pc, #156]	; (8002920 <stateThread+0x134>)
 8002884:	2200      	movs	r2, #0
 8002886:	701a      	strb	r2, [r3, #0]
                break;
 8002888:	e042      	b.n	8002910 <stateThread+0x124>

            case STOP:
                turnOn(purple);
 800288a:	4b29      	ldr	r3, [pc, #164]	; (8002930 <stateThread+0x144>)
 800288c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002890:	f000 fee0 	bl	8003654 <turnOn>
                inhome = 0;
 8002894:	4b22      	ldr	r3, [pc, #136]	; (8002920 <stateThread+0x134>)
 8002896:	2200      	movs	r2, #0
 8002898:	701a      	strb	r2, [r3, #0]
                break;
 800289a:	e039      	b.n	8002910 <stateThread+0x124>

            case W_STOP:
                turnOn(purple);
 800289c:	4b24      	ldr	r3, [pc, #144]	; (8002930 <stateThread+0x144>)
 800289e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028a2:	f000 fed7 	bl	8003654 <turnOn>
                break;
 80028a6:	e033      	b.n	8002910 <stateThread+0x124>

            case EMERGENCY:
                turnOn(red);
 80028a8:	4b22      	ldr	r3, [pc, #136]	; (8002934 <stateThread+0x148>)
 80028aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028ae:	f000 fed1 	bl	8003654 <turnOn>
                inhome = 0;
 80028b2:	4b1b      	ldr	r3, [pc, #108]	; (8002920 <stateThread+0x134>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	701a      	strb	r2, [r3, #0]
                break;
 80028b8:	e02a      	b.n	8002910 <stateThread+0x124>

            case MANUAL:
                if(touch)
 80028ba:	4b1f      	ldr	r3, [pc, #124]	; (8002938 <stateThread+0x14c>)
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d005      	beq.n	80028ce <stateThread+0xe2>
                    turnOn(blue);
 80028c2:	4b1e      	ldr	r3, [pc, #120]	; (800293c <stateThread+0x150>)
 80028c4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028c8:	f000 fec4 	bl	8003654 <turnOn>
 80028cc:	e004      	b.n	80028d8 <stateThread+0xec>
                else
                    turnOn(skyblue);
 80028ce:	4b1c      	ldr	r3, [pc, #112]	; (8002940 <stateThread+0x154>)
 80028d0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028d4:	f000 febe 	bl	8003654 <turnOn>
                inhome = 0;
 80028d8:	4b11      	ldr	r3, [pc, #68]	; (8002920 <stateThread+0x134>)
 80028da:	2200      	movs	r2, #0
 80028dc:	701a      	strb	r2, [r3, #0]
                break;
 80028de:	e017      	b.n	8002910 <stateThread+0x124>

            case WALL_FOLLOWING:
                turnOn(white);
 80028e0:	4b0e      	ldr	r3, [pc, #56]	; (800291c <stateThread+0x130>)
 80028e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028e6:	f000 feb5 	bl	8003654 <turnOn>
                break;
 80028ea:	e011      	b.n	8002910 <stateThread+0x124>
            case 10: //debug
                turnOn(blue);
 80028ec:	4b13      	ldr	r3, [pc, #76]	; (800293c <stateThread+0x150>)
 80028ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028f2:	f000 feaf 	bl	8003654 <turnOn>
                break;
 80028f6:	e00b      	b.n	8002910 <stateThread+0x124>

			case 11: //for operation test
				turnOn(red);
 80028f8:	4b0e      	ldr	r3, [pc, #56]	; (8002934 <stateThread+0x148>)
 80028fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028fe:	f000 fea9 	bl	8003654 <turnOn>
				break;
 8002902:	e005      	b.n	8002910 <stateThread+0x124>

			case 12: //for operation test
				turnOn(green);
 8002904:	4b08      	ldr	r3, [pc, #32]	; (8002928 <stateThread+0x13c>)
 8002906:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800290a:	f000 fea3 	bl	8003654 <turnOn>
				break;
 800290e:	bf00      	nop
//        mutex.lock();
//        check_msg = charging->checkIRdata();
//        mutex.unlock();
//        ThisThread::sleep_for(131);

}
 8002910:	bf00      	nop
 8002912:	bd80      	pop	{r7, pc}
 8002914:	20000194 	.word	0x20000194
 8002918:	0800b5c0 	.word	0x0800b5c0
 800291c:	20000050 	.word	0x20000050
 8002920:	200001c4 	.word	0x200001c4
 8002924:	200001ac 	.word	0x200001ac
 8002928:	20000014 	.word	0x20000014
 800292c:	2000002c 	.word	0x2000002c
 8002930:	20000044 	.word	0x20000044
 8002934:	20000038 	.word	0x20000038
 8002938:	2000019d 	.word	0x2000019d
 800293c:	2000005c 	.word	0x2000005c
 8002940:	20000020 	.word	0x20000020

08002944 <stateIdle>:


void stateIdle()
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
    //int check_msg = 0;
    //check_msg = charging->checkIRdata();

    if(robot_state == CHARGING)
 8002948:	4b12      	ldr	r3, [pc, #72]	; (8002994 <stateIdle+0x50>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2b02      	cmp	r3, #2
 800294e:	d114      	bne.n	800297a <stateIdle+0x36>
    {
        if(ir_count_idle++ >= 2)
 8002950:	4b11      	ldr	r3, [pc, #68]	; (8002998 <stateIdle+0x54>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	1c5a      	adds	r2, r3, #1
 8002956:	4910      	ldr	r1, [pc, #64]	; (8002998 <stateIdle+0x54>)
 8002958:	600a      	str	r2, [r1, #0]
 800295a:	2b01      	cmp	r3, #1
 800295c:	dd10      	ble.n	8002980 <stateIdle+0x3c>
        {
            if(charger_sw == 1)
 800295e:	4b0f      	ldr	r3, [pc, #60]	; (800299c <stateIdle+0x58>)
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	2b01      	cmp	r3, #1
            else if(charger_sw == 0)
            {
                // charging->sendIRdata(charger_off);
            }

            if(battery>=95)
 8002964:	4b0e      	ldr	r3, [pc, #56]	; (80029a0 <stateIdle+0x5c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b5e      	cmp	r3, #94	; 0x5e
 800296a:	dd02      	ble.n	8002972 <stateIdle+0x2e>
            {
                sendIRdata(battery_full);//    
 800296c:	480d      	ldr	r0, [pc, #52]	; (80029a4 <stateIdle+0x60>)
 800296e:	f000 fddb 	bl	8003528 <sendIRdata>
            }
            ir_count_idle = 0;
 8002972:	4b09      	ldr	r3, [pc, #36]	; (8002998 <stateIdle+0x54>)
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	e002      	b.n	8002980 <stateIdle+0x3c>
        }
    }
    else
    {
        check_msg = 0;
 800297a:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <stateIdle+0x64>)
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
    }

    if(check_msg == 2)
 8002980:	4b09      	ldr	r3, [pc, #36]	; (80029a8 <stateIdle+0x64>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2b02      	cmp	r3, #2
 8002986:	d102      	bne.n	800298e <stateIdle+0x4a>
    {
        inhome = 1;
 8002988:	4b08      	ldr	r3, [pc, #32]	; (80029ac <stateIdle+0x68>)
 800298a:	2201      	movs	r2, #1
 800298c:	701a      	strb	r2, [r3, #0]

    }

}
 800298e:	bf00      	nop
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	20000194 	.word	0x20000194
 8002998:	200001c8 	.word	0x200001c8
 800299c:	2000019b 	.word	0x2000019b
 80029a0:	200001ac 	.word	0x200001ac
 80029a4:	20000010 	.word	0x20000010
 80029a8:	200001b4 	.word	0x200001b4
 80029ac:	200001c4 	.word	0x200001c4

080029b0 <spinonce>:


void spinonce(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b08e      	sub	sp, #56	; 0x38
 80029b4:	af00      	add	r7, sp, #0

	uint8_t canbuf[8]={10, 20, 30, 40, 50, 60, 70, 80};
 80029b6:	4aa4      	ldr	r2, [pc, #656]	; (8002c48 <spinonce+0x298>)
 80029b8:	f107 0310 	add.w	r3, r7, #16
 80029bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80029c0:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t buf[8];
    int index = 0;
 80029c4:	2300      	movs	r3, #0
 80029c6:	637b      	str	r3, [r7, #52]	; 0x34

    uint32_t CanId = 0;
 80029c8:	2300      	movs	r3, #0
 80029ca:	633b      	str	r3, [r7, #48]	; 0x30
    uint16_t FDval[4]={0,};
 80029cc:	463b      	mov	r3, r7
 80029ce:	2200      	movs	r2, #0
 80029d0:	601a      	str	r2, [r3, #0]
 80029d2:	605a      	str	r2, [r3, #4]
	//CanInit(0x100,0x1104);//filter id, mask
    CanInit(0,0);//filter id, mask
 80029d4:	2100      	movs	r1, #0
 80029d6:	2000      	movs	r0, #0
 80029d8:	f000 fd00 	bl	80033dc <CanInit>


    HAL_Delay(4000);//must set more 4s
 80029dc:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80029e0:	f002 febc 	bl	800575c <HAL_Delay>

    //ready_flag = 1;
    start_docking_flag = 0;
 80029e4:	4b99      	ldr	r3, [pc, #612]	; (8002c4c <spinonce+0x29c>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	701a      	strb	r2, [r3, #0]
    check_msg = 0;
 80029ea:	4b99      	ldr	r3, [pc, #612]	; (8002c50 <spinonce+0x2a0>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]

    Format format = NEC;
 80029f0:	2301      	movs	r3, #1
 80029f2:	76fb      	strb	r3, [r7, #27]

    settingMotor();
 80029f4:	f002 f958 	bl	8004ca8 <settingMotor>
    startMotor();
 80029f8:	f001 fe76 	bl	80046e8 <startMotor>

	TransmitterIR_init();
 80029fc:	f000 f9fa 	bl	8002df4 <TransmitterIR_init>
    ReceiverIR_init();
 8002a00:	f7fe fa76 	bl	8000ef0 <ReceiverIR_init>

    //check_msg = 1;///must remove only debugging

#if debugging
    stateReady();
 8002a04:	f7ff fe72 	bl	80026ec <stateReady>
    HAL_Delay(1000);
 8002a08:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002a0c:	f002 fea6 	bl	800575c <HAL_Delay>

	while(1)
	{


		if(Tick_100ms>FDsen_seq+10) {		//for monitor iteration.
 8002a10:	4b90      	ldr	r3, [pc, #576]	; (8002c54 <spinonce+0x2a4>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f103 020a 	add.w	r2, r3, #10
 8002a18:	4b8f      	ldr	r3, [pc, #572]	; (8002c58 <spinonce+0x2a8>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d221      	bcs.n	8002a64 <spinonce+0xb4>
			FDsen_seq = Tick_100ms;
 8002a20:	4b8d      	ldr	r3, [pc, #564]	; (8002c58 <spinonce+0x2a8>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a8b      	ldr	r2, [pc, #556]	; (8002c54 <spinonce+0x2a4>)
 8002a26:	6013      	str	r3, [r2, #0]
			//printf("flag8\n");
		    for(int i=0;i<4;i++){
 8002a28:	2300      	movs	r3, #0
 8002a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a2c:	e014      	b.n	8002a58 <spinonce+0xa8>
		    	HAL_ADC_Start(&hadc1);
 8002a2e:	488b      	ldr	r0, [pc, #556]	; (8002c5c <spinonce+0x2ac>)
 8002a30:	f002 fefc 	bl	800582c <HAL_ADC_Start>
				HAL_ADC_PollForConversion(&hadc1, 100);
 8002a34:	2164      	movs	r1, #100	; 0x64
 8002a36:	4889      	ldr	r0, [pc, #548]	; (8002c5c <spinonce+0x2ac>)
 8002a38:	f002 fffa 	bl	8005a30 <HAL_ADC_PollForConversion>
				FDval[i] = HAL_ADC_GetValue(&hadc1);
 8002a3c:	4887      	ldr	r0, [pc, #540]	; (8002c5c <spinonce+0x2ac>)
 8002a3e:	f003 f882 	bl	8005b46 <HAL_ADC_GetValue>
 8002a42:	4603      	mov	r3, r0
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	3338      	adds	r3, #56	; 0x38
 8002a4c:	443b      	add	r3, r7
 8002a4e:	f823 2c38 	strh.w	r2, [r3, #-56]
		    for(int i=0;i<4;i++){
 8002a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a54:	3301      	adds	r3, #1
 8002a56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a5a:	2b03      	cmp	r3, #3
 8002a5c:	dde7      	ble.n	8002a2e <spinonce+0x7e>
		    }
		    HAL_ADC_Stop(&hadc1);
 8002a5e:	487f      	ldr	r0, [pc, #508]	; (8002c5c <spinonce+0x2ac>)
 8002a60:	f002 ffb2 	bl	80059c8 <HAL_ADC_Stop>
		  //HAL_Delay(100);


			}

		if(Tick_100ms>toggle_seq+5) {		//for monitor iteration.
 8002a64:	4b7e      	ldr	r3, [pc, #504]	; (8002c60 <spinonce+0x2b0>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	1d5a      	adds	r2, r3, #5
 8002a6a:	4b7b      	ldr	r3, [pc, #492]	; (8002c58 <spinonce+0x2a8>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d20f      	bcs.n	8002a92 <spinonce+0xe2>
    		toggle_seq = Tick_100ms;
 8002a72:	4b79      	ldr	r3, [pc, #484]	; (8002c58 <spinonce+0x2a8>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a7a      	ldr	r2, [pc, #488]	; (8002c60 <spinonce+0x2b0>)
 8002a78:	6013      	str	r3, [r2, #0]
    		HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
 8002a7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a7e:	4879      	ldr	r0, [pc, #484]	; (8002c64 <spinonce+0x2b4>)
 8002a80:	f004 fc77 	bl	8007372 <HAL_GPIO_TogglePin>
    		stateIdle();
 8002a84:	f7ff ff5e 	bl	8002944 <stateIdle>
    		stateThread();
 8002a88:	f7ff feb0 	bl	80027ec <stateThread>
    		printf("redtest\n");
 8002a8c:	4876      	ldr	r0, [pc, #472]	; (8002c68 <spinonce+0x2b8>)
 8002a8e:	f007 fd7d 	bl	800a58c <puts>
    	}

    	if(gTick>controlmotor_seq+4) {		//about controlmotor do it!!!!!
 8002a92:	4b76      	ldr	r3, [pc, #472]	; (8002c6c <spinonce+0x2bc>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	1d1a      	adds	r2, r3, #4
 8002a98:	4b75      	ldr	r3, [pc, #468]	; (8002c70 <spinonce+0x2c0>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d209      	bcs.n	8002ab4 <spinonce+0x104>
    		controlmotor_seq = gTick;
 8002aa0:	4b73      	ldr	r3, [pc, #460]	; (8002c70 <spinonce+0x2c0>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a71      	ldr	r2, [pc, #452]	; (8002c6c <spinonce+0x2bc>)
 8002aa6:	6013      	str	r3, [r2, #0]
    		//printf("hihi");
    		controlMotor();
 8002aa8:	f7ff faae 	bl	8002008 <controlMotor>
            sendEnc(CANID3);
 8002aac:	f240 70d1 	movw	r0, #2001	; 0x7d1
 8002ab0:	f7ff fbea 	bl	8002288 <sendEnc>
            //printf("controlmotor_seq%d\n", gTick);
    	}
    	if(gTick>reqmotor_seq+3) {		//REQ MOTOR
 8002ab4:	4b6f      	ldr	r3, [pc, #444]	; (8002c74 <spinonce+0x2c4>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	1cda      	adds	r2, r3, #3
 8002aba:	4b6d      	ldr	r3, [pc, #436]	; (8002c70 <spinonce+0x2c0>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d21f      	bcs.n	8002b02 <spinonce+0x152>
    		reqmotor_seq = gTick;
 8002ac2:	4b6b      	ldr	r3, [pc, #428]	; (8002c70 <spinonce+0x2c0>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a6b      	ldr	r2, [pc, #428]	; (8002c74 <spinonce+0x2c4>)
 8002ac8:	6013      	str	r3, [r2, #0]
    		reqmotor_toggle ^= 1;
 8002aca:	4b6b      	ldr	r3, [pc, #428]	; (8002c78 <spinonce+0x2c8>)
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	f083 0301 	eor.w	r3, r3, #1
 8002ad2:	b2da      	uxtb	r2, r3
 8002ad4:	4b68      	ldr	r3, [pc, #416]	; (8002c78 <spinonce+0x2c8>)
 8002ad6:	701a      	strb	r2, [r3, #0]
    		printf("reqmotor_seq: %d\n", reqmotor_seq);
 8002ad8:	4b66      	ldr	r3, [pc, #408]	; (8002c74 <spinonce+0x2c4>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4619      	mov	r1, r3
 8002ade:	4867      	ldr	r0, [pc, #412]	; (8002c7c <spinonce+0x2cc>)
 8002ae0:	f007 fcce 	bl	800a480 <iprintf>
    		if(reqmotor_toggle){reqEnc();printf("reqEnc() ");}
 8002ae4:	4b64      	ldr	r3, [pc, #400]	; (8002c78 <spinonce+0x2c8>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d005      	beq.n	8002af8 <spinonce+0x148>
 8002aec:	f001 ff0c 	bl	8004908 <reqEnc>
 8002af0:	4863      	ldr	r0, [pc, #396]	; (8002c80 <spinonce+0x2d0>)
 8002af2:	f007 fcc5 	bl	800a480 <iprintf>
 8002af6:	e004      	b.n	8002b02 <spinonce+0x152>
    		else{reqState();printf("reqState()\n");}
 8002af8:	f001 ff53 	bl	80049a2 <reqState>
 8002afc:	4861      	ldr	r0, [pc, #388]	; (8002c84 <spinonce+0x2d4>)
 8002afe:	f007 fd45 	bl	800a58c <puts>
//    		stateThread();
//
//    	}


		if((Tick_100ms>sendsensor_seq+5)){
 8002b02:	4b61      	ldr	r3, [pc, #388]	; (8002c88 <spinonce+0x2d8>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	1d5a      	adds	r2, r3, #5
 8002b08:	4b53      	ldr	r3, [pc, #332]	; (8002c58 <spinonce+0x2a8>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d273      	bcs.n	8002bf8 <spinonce+0x248>
			sendsensor_seq = Tick_100ms;
 8002b10:	4b51      	ldr	r3, [pc, #324]	; (8002c58 <spinonce+0x2a8>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a5c      	ldr	r2, [pc, #368]	; (8002c88 <spinonce+0x2d8>)
 8002b16:	6013      	str	r3, [r2, #0]
//			pre_usTick = us_Tick;
//			while(us_Tick < pre_usTick+30){;}//wait 150us
//			HAL_GPIO_WritePin(USS_Trigger1_GPIO_Port, USS_Trigger1_Pin, RESET);

			//////////////////////////////////////////////
			if(sendsensor_seq%2==1){
 8002b18:	4b5b      	ldr	r3, [pc, #364]	; (8002c88 <spinonce+0x2d8>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d014      	beq.n	8002b4e <spinonce+0x19e>
				for(int i=1;i<7;i+=2){
 8002b24:	2301      	movs	r3, #1
 8002b26:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b28:	e00d      	b.n	8002b46 <spinonce+0x196>
				buf[i-1] = USSn_DataRead(i);
 8002b2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b2c:	f002 fcb0 	bl	8005490 <USSn_DataRead>
 8002b30:	4602      	mov	r2, r0
 8002b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b34:	3b01      	subs	r3, #1
 8002b36:	b2d2      	uxtb	r2, r2
 8002b38:	3338      	adds	r3, #56	; 0x38
 8002b3a:	443b      	add	r3, r7
 8002b3c:	f803 2c30 	strb.w	r2, [r3, #-48]
				for(int i=1;i<7;i+=2){
 8002b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b42:	3302      	adds	r3, #2
 8002b44:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b48:	2b06      	cmp	r3, #6
 8002b4a:	ddee      	ble.n	8002b2a <spinonce+0x17a>
 8002b4c:	e013      	b.n	8002b76 <spinonce+0x1c6>
				//printf("flag111\n");
				}
			}
			else {for(int i=2;i<7;i+=2){
 8002b4e:	2302      	movs	r3, #2
 8002b50:	627b      	str	r3, [r7, #36]	; 0x24
 8002b52:	e00d      	b.n	8002b70 <spinonce+0x1c0>
				buf[i-1] = USSn_DataRead(i);//printf("flag211\n");
 8002b54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b56:	f002 fc9b 	bl	8005490 <USSn_DataRead>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	3338      	adds	r3, #56	; 0x38
 8002b64:	443b      	add	r3, r7
 8002b66:	f803 2c30 	strb.w	r2, [r3, #-48]
			else {for(int i=2;i<7;i+=2){
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6c:	3302      	adds	r3, #2
 8002b6e:	627b      	str	r3, [r7, #36]	; 0x24
 8002b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b72:	2b06      	cmp	r3, #6
 8002b74:	ddee      	ble.n	8002b54 <spinonce+0x1a4>
//			buf[index++] = 0;
//			buf[index++] = 0;
//			buf[index++] = 0;
//			buf[index++] = 0;
//			buf[index++] = 0;
			buf[6] = inhome << 1;
 8002b76:	4b45      	ldr	r3, [pc, #276]	; (8002c8c <spinonce+0x2dc>)
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	73bb      	strb	r3, [r7, #14]
			//printf("flag11\n");
			for(int i=0; i<4;i++){
 8002b80:	2300      	movs	r3, #0
 8002b82:	623b      	str	r3, [r7, #32]
 8002b84:	e02b      	b.n	8002bde <spinonce+0x22e>
				if(FDval[i]>50){buf[index] |= 1<<i+4;}
 8002b86:	6a3b      	ldr	r3, [r7, #32]
 8002b88:	005b      	lsls	r3, r3, #1
 8002b8a:	3338      	adds	r3, #56	; 0x38
 8002b8c:	443b      	add	r3, r7
 8002b8e:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 8002b92:	2b32      	cmp	r3, #50	; 0x32
 8002b94:	d915      	bls.n	8002bc2 <spinonce+0x212>
 8002b96:	f107 0208 	add.w	r2, r7, #8
 8002b9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b9c:	4413      	add	r3, r2
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	b25a      	sxtb	r2, r3
 8002ba2:	6a3b      	ldr	r3, [r7, #32]
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bac:	b25b      	sxtb	r3, r3
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	b25b      	sxtb	r3, r3
 8002bb2:	b2d9      	uxtb	r1, r3
 8002bb4:	f107 0208 	add.w	r2, r7, #8
 8002bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bba:	4413      	add	r3, r2
 8002bbc:	460a      	mov	r2, r1
 8002bbe:	701a      	strb	r2, [r3, #0]
 8002bc0:	e00a      	b.n	8002bd8 <spinonce+0x228>
				else {buf[index] |= 0<<i+4;}
 8002bc2:	f107 0208 	add.w	r2, r7, #8
 8002bc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bc8:	4413      	add	r3, r2
 8002bca:	7819      	ldrb	r1, [r3, #0]
 8002bcc:	f107 0208 	add.w	r2, r7, #8
 8002bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bd2:	4413      	add	r3, r2
 8002bd4:	460a      	mov	r2, r1
 8002bd6:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<4;i++){
 8002bd8:	6a3b      	ldr	r3, [r7, #32]
 8002bda:	3301      	adds	r3, #1
 8002bdc:	623b      	str	r3, [r7, #32]
 8002bde:	6a3b      	ldr	r3, [r7, #32]
 8002be0:	2b03      	cmp	r3, #3
 8002be2:	ddd0      	ble.n	8002b86 <spinonce+0x1d6>
			}
			//buf[index] = 0;
			//printf("flag12\n");
			sendCan(CANID4, buf, 8, 1);//test
 8002be4:	f107 0108 	add.w	r1, r7, #8
 8002be8:	2301      	movs	r3, #1
 8002bea:	2208      	movs	r2, #8
 8002bec:	f240 70d2 	movw	r0, #2002	; 0x7d2
 8002bf0:	f000 fc40 	bl	8003474 <sendCan>
			//printf("flag13\n");
			index = 0;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	637b      	str	r3, [r7, #52]	; 0x34
			//printf("flag2\n");
		}

		if(FLAG_RxCplt>0){
 8002bf8:	4b25      	ldr	r3, [pc, #148]	; (8002c90 <spinonce+0x2e0>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f43f af07 	beq.w	8002a10 <spinonce+0x60>
			//printf("flag3\n");
    		for(int i=0;i<8;i++){canbuf[i] = g_uCAN_Rx_Data[i];}
 8002c02:	2300      	movs	r3, #0
 8002c04:	61fb      	str	r3, [r7, #28]
 8002c06:	e00c      	b.n	8002c22 <spinonce+0x272>
 8002c08:	4a22      	ldr	r2, [pc, #136]	; (8002c94 <spinonce+0x2e4>)
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	7819      	ldrb	r1, [r3, #0]
 8002c10:	f107 0210 	add.w	r2, r7, #16
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	4413      	add	r3, r2
 8002c18:	460a      	mov	r2, r1
 8002c1a:	701a      	strb	r2, [r3, #0]
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	61fb      	str	r3, [r7, #28]
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	2b07      	cmp	r3, #7
 8002c26:	ddef      	ble.n	8002c08 <spinonce+0x258>
    		FLAG_RxCplt--;
 8002c28:	4b19      	ldr	r3, [pc, #100]	; (8002c90 <spinonce+0x2e0>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	4a18      	ldr	r2, [pc, #96]	; (8002c90 <spinonce+0x2e0>)
 8002c30:	6013      	str	r3, [r2, #0]
			if(g_tCan_Rx_Header.StdId>g_tCan_Rx_Header.ExtId){CanId = g_tCan_Rx_Header.StdId;}
 8002c32:	4b19      	ldr	r3, [pc, #100]	; (8002c98 <spinonce+0x2e8>)
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	4b18      	ldr	r3, [pc, #96]	; (8002c98 <spinonce+0x2e8>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d92e      	bls.n	8002c9c <spinonce+0x2ec>
 8002c3e:	4b16      	ldr	r3, [pc, #88]	; (8002c98 <spinonce+0x2e8>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	633b      	str	r3, [r7, #48]	; 0x30
 8002c44:	e02d      	b.n	8002ca2 <spinonce+0x2f2>
 8002c46:	bf00      	nop
 8002c48:	0800b670 	.word	0x0800b670
 8002c4c:	200001b1 	.word	0x200001b1
 8002c50:	200001b4 	.word	0x200001b4
 8002c54:	2000016c 	.word	0x2000016c
 8002c58:	20000160 	.word	0x20000160
 8002c5c:	2000029c 	.word	0x2000029c
 8002c60:	20000168 	.word	0x20000168
 8002c64:	40020400 	.word	0x40020400
 8002c68:	0800b5e0 	.word	0x0800b5e0
 8002c6c:	20000180 	.word	0x20000180
 8002c70:	20000158 	.word	0x20000158
 8002c74:	20000184 	.word	0x20000184
 8002c78:	20000188 	.word	0x20000188
 8002c7c:	0800b5e8 	.word	0x0800b5e8
 8002c80:	0800b5fc 	.word	0x0800b5fc
 8002c84:	0800b608 	.word	0x0800b608
 8002c88:	2000017c 	.word	0x2000017c
 8002c8c:	200001c4 	.word	0x200001c4
 8002c90:	2000022c 	.word	0x2000022c
 8002c94:	20000230 	.word	0x20000230
 8002c98:	20000238 	.word	0x20000238
			else {CanId = g_tCan_Rx_Header.ExtId;}
 8002c9c:	4b4d      	ldr	r3, [pc, #308]	; (8002dd4 <spinonce+0x424>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	633b      	str	r3, [r7, #48]	; 0x30
			if(CanId==1001){printf("canid1001 ready: %d\n", ready_flag);}
 8002ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca4:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d105      	bne.n	8002cb8 <spinonce+0x308>
 8002cac:	4b4a      	ldr	r3, [pc, #296]	; (8002dd8 <spinonce+0x428>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	484a      	ldr	r0, [pc, #296]	; (8002ddc <spinonce+0x42c>)
 8002cb4:	f007 fbe4 	bl	800a480 <iprintf>
			//printf("canid ready: %d\n", ready_flag);
			if(ready_flag)
 8002cb8:	4b47      	ldr	r3, [pc, #284]	; (8002dd8 <spinonce+0x428>)
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d07e      	beq.n	8002dbe <spinonce+0x40e>
			{
				//printf("flag4\n");
				switch(CanId)
 8002cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc2:	4a47      	ldr	r2, [pc, #284]	; (8002de0 <spinonce+0x430>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d054      	beq.n	8002d72 <spinonce+0x3c2>
 8002cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cca:	4a45      	ldr	r2, [pc, #276]	; (8002de0 <spinonce+0x430>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d877      	bhi.n	8002dc0 <spinonce+0x410>
 8002cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd2:	f640 72a1 	movw	r2, #4001	; 0xfa1
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d045      	beq.n	8002d66 <spinonce+0x3b6>
 8002cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cdc:	f640 72a1 	movw	r2, #4001	; 0xfa1
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d86d      	bhi.n	8002dc0 <spinonce+0x410>
 8002ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ce6:	f640 32b9 	movw	r2, #3001	; 0xbb9
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d035      	beq.n	8002d5a <spinonce+0x3aa>
 8002cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf0:	f640 32b9 	movw	r2, #3001	; 0xbb9
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d863      	bhi.n	8002dc0 <spinonce+0x410>
 8002cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfa:	f240 7201 	movw	r2, #1793	; 0x701
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d05a      	beq.n	8002db8 <spinonce+0x408>
 8002d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d04:	f240 7201 	movw	r2, #1793	; 0x701
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d859      	bhi.n	8002dc0 <spinonce+0x410>
 8002d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d0e:	f240 5281 	movw	r2, #1409	; 0x581
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d033      	beq.n	8002d7e <spinonce+0x3ce>
 8002d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d18:	f240 5281 	movw	r2, #1409	; 0x581
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d84f      	bhi.n	8002dc0 <spinonce+0x410>
 8002d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d22:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d005      	beq.n	8002d36 <spinonce+0x386>
 8002d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d2c:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d009      	beq.n	8002d48 <spinonce+0x398>
 8002d34:	e044      	b.n	8002dc0 <spinonce+0x410>
				{
				//printf("flag5\n");
				case CANID1:
					parseCmdvel(canbuf);
 8002d36:	f107 0310 	add.w	r3, r7, #16
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff fa56 	bl	80021ec <parseCmdvel>
					printf("parseCmdvel\n");
 8002d40:	4828      	ldr	r0, [pc, #160]	; (8002de4 <spinonce+0x434>)
 8002d42:	f007 fc23 	bl	800a58c <puts>
					break;
 8002d46:	e03b      	b.n	8002dc0 <spinonce+0x410>

				case CANID2:
					parseState(canbuf);
 8002d48:	f107 0310 	add.w	r3, r7, #16
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff f913 	bl	8001f78 <parseState>
					printf("parseState\n");
 8002d52:	4825      	ldr	r0, [pc, #148]	; (8002de8 <spinonce+0x438>)
 8002d54:	f007 fc1a 	bl	800a58c <puts>
					break;
 8002d58:	e032      	b.n	8002dc0 <spinonce+0x410>

				case CANID5:
					parseTop(canbuf);
 8002d5a:	f107 0310 	add.w	r3, r7, #16
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff f8de 	bl	8001f20 <parseTop>
					break;
 8002d64:	e02c      	b.n	8002dc0 <spinonce+0x410>

				case CANID6:
					parsePmm(canbuf);
 8002d66:	f107 0310 	add.w	r3, r7, #16
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7ff f8a6 	bl	8001ebc <parsePmm>
					break;
 8002d70:	e026      	b.n	8002dc0 <spinonce+0x410>

				case CANID7:
					parseEnc(canbuf);
 8002d72:	f107 0310 	add.w	r3, r7, #16
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff fbb0 	bl	80024dc <parseEnc>
					break;
 8002d7c:	e020      	b.n	8002dc0 <spinonce+0x410>

				case MOTOR114_RES_ID:

					if(canbuf[1] == 0x6c && canbuf[2] == 0x60)
 8002d7e:	7c7b      	ldrb	r3, [r7, #17]
 8002d80:	2b6c      	cmp	r3, #108	; 0x6c
 8002d82:	d107      	bne.n	8002d94 <spinonce+0x3e4>
 8002d84:	7cbb      	ldrb	r3, [r7, #18]
 8002d86:	2b60      	cmp	r3, #96	; 0x60
 8002d88:	d104      	bne.n	8002d94 <spinonce+0x3e4>
						parseEnc114(canbuf);
 8002d8a:	f107 0310 	add.w	r3, r7, #16
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff fc24 	bl	80025dc <parseEnc114>
                        printf("parseEnc114(canbuf)\n");
 8002d94:	4815      	ldr	r0, [pc, #84]	; (8002dec <spinonce+0x43c>)
 8002d96:	f007 fbf9 	bl	800a58c <puts>
					if(canbuf[1] == 0x3f && canbuf[2] == 0x60)
 8002d9a:	7c7b      	ldrb	r3, [r7, #17]
 8002d9c:	2b3f      	cmp	r3, #63	; 0x3f
 8002d9e:	d107      	bne.n	8002db0 <spinonce+0x400>
 8002da0:	7cbb      	ldrb	r3, [r7, #18]
 8002da2:	2b60      	cmp	r3, #96	; 0x60
 8002da4:	d104      	bne.n	8002db0 <spinonce+0x400>
						parseState114(canbuf);
 8002da6:	f107 0310 	add.w	r3, r7, #16
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff fc68 	bl	8002680 <parseState114>
                        printf("parseState114(canbuf)\n");
 8002db0:	480f      	ldr	r0, [pc, #60]	; (8002df0 <spinonce+0x440>)
 8002db2:	f007 fbeb 	bl	800a58c <puts>
					break;
 8002db6:	e003      	b.n	8002dc0 <spinonce+0x410>

				case MOTOR114_START_ID:
					startMotor();
 8002db8:	f001 fc96 	bl	80046e8 <startMotor>
					break;
 8002dbc:	e000      	b.n	8002dc0 <spinonce+0x410>
					//printf("flag6\n");


				}

			}
 8002dbe:	bf00      	nop

			//printf("flag7\n");
			g_tCan_Rx_Header.StdId=0;
 8002dc0:	4b04      	ldr	r3, [pc, #16]	; (8002dd4 <spinonce+0x424>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	601a      	str	r2, [r3, #0]
			g_tCan_Rx_Header.ExtId=0;
 8002dc6:	4b03      	ldr	r3, [pc, #12]	; (8002dd4 <spinonce+0x424>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	605a      	str	r2, [r3, #4]
			CanId = 0;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	633b      	str	r3, [r7, #48]	; 0x30
		if(Tick_100ms>FDsen_seq+10) {		//for monitor iteration.
 8002dd0:	e61e      	b.n	8002a10 <spinonce+0x60>
 8002dd2:	bf00      	nop
 8002dd4:	20000238 	.word	0x20000238
 8002dd8:	200001b0 	.word	0x200001b0
 8002ddc:	0800b614 	.word	0x0800b614
 8002de0:	00b8b701 	.word	0x00b8b701
 8002de4:	0800b62c 	.word	0x0800b62c
 8002de8:	0800b638 	.word	0x0800b638
 8002dec:	0800b644 	.word	0x0800b644
 8002df0:	0800b658 	.word	0x0800b658

08002df4 <TransmitterIR_init>:
 *
 * @return Current state.
 */

void TransmitterIR_init()
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0




	IRDUTY0;
 8002df8:	4b0e      	ldr	r3, [pc, #56]	; (8002e34 <TransmitterIR_init+0x40>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	635a      	str	r2, [r3, #52]	; 0x34
	//IRDUTY50;

	TIR_work.state = TIR_Idle;
 8002e00:	4b0d      	ldr	r3, [pc, #52]	; (8002e38 <TransmitterIR_init+0x44>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	701a      	strb	r2, [r3, #0]
	TIR_work.bitcount = 0;
 8002e06:	4b0c      	ldr	r3, [pc, #48]	; (8002e38 <TransmitterIR_init+0x44>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	605a      	str	r2, [r3, #4]
	TIR_work.leader = 0;
 8002e0c:	4b0a      	ldr	r3, [pc, #40]	; (8002e38 <TransmitterIR_init+0x44>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	609a      	str	r2, [r3, #8]
	TIR_work.data = 0;
 8002e12:	4b09      	ldr	r3, [pc, #36]	; (8002e38 <TransmitterIR_init+0x44>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	60da      	str	r2, [r3, #12]
	TIR_work.trailer = 0;
 8002e18:	4b07      	ldr	r3, [pc, #28]	; (8002e38 <TransmitterIR_init+0x44>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	611a      	str	r2, [r3, #16]

	TIR_data.format = UNKNOWN;
 8002e1e:	4b07      	ldr	r3, [pc, #28]	; (8002e3c <TransmitterIR_init+0x48>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	701a      	strb	r2, [r3, #0]
	TIR_data.bitlength = 0;
 8002e24:	4b05      	ldr	r3, [pc, #20]	; (8002e3c <TransmitterIR_init+0x48>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	605a      	str	r2, [r3, #4]




}
 8002e2a:	bf00      	nop
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr
 8002e34:	2000030c 	.word	0x2000030c
 8002e38:	20000218 	.word	0x20000218
 8002e3c:	200001d0 	.word	0x200001d0

08002e40 <TIR_getState>:

TIR_State TIR_getState(void) {
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
    LOCK();
    TIR_State s = TIR_work.state;
 8002e46:	4b05      	ldr	r3, [pc, #20]	; (8002e5c <TIR_getState+0x1c>)
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	71fb      	strb	r3, [r7, #7]
    UNLOCK();
    return s;
 8002e4c:	79fb      	ldrb	r3, [r7, #7]
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	20000218 	.word	0x20000218

08002e60 <setData>:
 * @param buf Buffer of a data.
 * @param bitlength Bit length of the data.
 *
 * @return Data bit length.
 */
int setData(Format format, uint8_t *buf, int bitlength) {
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	4603      	mov	r3, r0
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
 8002e6c:	73fb      	strb	r3, [r7, #15]
    LOCK();
    if (TIR_work.state != TIR_Idle) {
 8002e6e:	4b2b      	ldr	r3, [pc, #172]	; (8002f1c <setData+0xbc>)
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d002      	beq.n	8002e7c <setData+0x1c>
        UNLOCK();
        return -1;
 8002e76:	f04f 33ff 	mov.w	r3, #4294967295
 8002e7a:	e04a      	b.n	8002f12 <setData+0xb2>
    }

    TIR_work.state = Leader;
 8002e7c:	4b27      	ldr	r3, [pc, #156]	; (8002f1c <setData+0xbc>)
 8002e7e:	2201      	movs	r2, #1
 8002e80:	701a      	strb	r2, [r3, #0]
    TIR_work.bitcount = 0;
 8002e82:	4b26      	ldr	r3, [pc, #152]	; (8002f1c <setData+0xbc>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	605a      	str	r2, [r3, #4]
    TIR_work.leader = 0;
 8002e88:	4b24      	ldr	r3, [pc, #144]	; (8002f1c <setData+0xbc>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	609a      	str	r2, [r3, #8]
    TIR_work.data = 0;
 8002e8e:	4b23      	ldr	r3, [pc, #140]	; (8002f1c <setData+0xbc>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	60da      	str	r2, [r3, #12]
    TIR_work.trailer = 0;
 8002e94:	4b21      	ldr	r3, [pc, #132]	; (8002f1c <setData+0xbc>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	611a      	str	r2, [r3, #16]

    TIR_data.format = format;
 8002e9a:	4a21      	ldr	r2, [pc, #132]	; (8002f20 <setData+0xc0>)
 8002e9c:	7bfb      	ldrb	r3, [r7, #15]
 8002e9e:	7013      	strb	r3, [r2, #0]
    TIR_data.bitlength = bitlength;
 8002ea0:	4a1f      	ldr	r2, [pc, #124]	; (8002f20 <setData+0xc0>)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6053      	str	r3, [r2, #4]
    const int n = bitlength / 8 + (((bitlength % 8) != 0) ? 1 : 0);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	da00      	bge.n	8002eae <setData+0x4e>
 8002eac:	3307      	adds	r3, #7
 8002eae:	10db      	asrs	r3, r3, #3
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f003 0307 	and.w	r3, r3, #7
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bf14      	ite	ne
 8002ebc:	2301      	movne	r3, #1
 8002ebe:	2300      	moveq	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	4413      	add	r3, r2
 8002ec4:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < n; i++) {
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	617b      	str	r3, [r7, #20]
 8002eca:	e00c      	b.n	8002ee6 <setData+0x86>
        TIR_data.buffer[i] = buf[i];
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	4413      	add	r3, r2
 8002ed2:	7819      	ldrb	r1, [r3, #0]
 8002ed4:	4a12      	ldr	r2, [pc, #72]	; (8002f20 <setData+0xc0>)
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	4413      	add	r3, r2
 8002eda:	3308      	adds	r3, #8
 8002edc:	460a      	mov	r2, r1
 8002ede:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < n; i++) {
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	617b      	str	r3, [r7, #20]
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	429a      	cmp	r2, r3
 8002eec:	dbee      	blt.n	8002ecc <setData+0x6c>
    }

    switch (format) {
 8002eee:	7bfb      	ldrb	r3, [r7, #15]
 8002ef0:	2b05      	cmp	r3, #5
 8002ef2:	d00c      	beq.n	8002f0e <setData+0xae>
 8002ef4:	2b05      	cmp	r3, #5
 8002ef6:	dc0b      	bgt.n	8002f10 <setData+0xb0>
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d001      	beq.n	8002f00 <setData+0xa0>
 8002efc:	2b03      	cmp	r3, #3

            break;
        case AEHA:
//            ticker.detach();
//            ticker.attach_us(callback(this, &tick), TUS_AEHA);
            break;
 8002efe:	e007      	b.n	8002f10 <setData+0xb0>
        		HAL_TIM_Base_Start_IT (&htim9);//uss timer, 1779hz
 8002f00:	4808      	ldr	r0, [pc, #32]	; (8002f24 <setData+0xc4>)
 8002f02:	f005 fbcb 	bl	800869c <HAL_TIM_Base_Start_IT>
        		TIR_setData_flag = 1;
 8002f06:	4b08      	ldr	r3, [pc, #32]	; (8002f28 <setData+0xc8>)
 8002f08:	2201      	movs	r2, #1
 8002f0a:	701a      	strb	r2, [r3, #0]
            break;
 8002f0c:	e000      	b.n	8002f10 <setData+0xb0>
        case SONY:
//            ticker.detach();
//            ticker.attach_us(callback(this, &tick), TUS_SONY);
            break;
 8002f0e:	bf00      	nop
    }

    UNLOCK();
    return bitlength;
 8002f10:	687b      	ldr	r3, [r7, #4]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3718      	adds	r7, #24
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	20000218 	.word	0x20000218
 8002f20:	200001d0 	.word	0x200001d0
 8002f24:	2000043c 	.word	0x2000043c
 8002f28:	20000170 	.word	0x20000170

08002f2c <tick>:

void tick(void) {
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
    LOCK();
    switch (TIR_work.state) {
 8002f30:	4b80      	ldr	r3, [pc, #512]	; (8003134 <tick+0x208>)
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	2b03      	cmp	r3, #3
 8002f36:	f200 8247 	bhi.w	80033c8 <tick+0x49c>
 8002f3a:	a201      	add	r2, pc, #4	; (adr r2, 8002f40 <tick+0x14>)
 8002f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f40:	08002f51 	.word	0x08002f51
 8002f44:	08002f6b 	.word	0x08002f6b
 8002f48:	08003051 	.word	0x08003051
 8002f4c:	080032b7 	.word	0x080032b7
        case TIR_Idle:
            TIR_work.bitcount = 0;
 8002f50:	4b78      	ldr	r3, [pc, #480]	; (8003134 <tick+0x208>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	605a      	str	r2, [r3, #4]
            TIR_work.leader = 0;
 8002f56:	4b77      	ldr	r3, [pc, #476]	; (8003134 <tick+0x208>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	609a      	str	r2, [r3, #8]
            TIR_work.data = 0;
 8002f5c:	4b75      	ldr	r3, [pc, #468]	; (8003134 <tick+0x208>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	60da      	str	r2, [r3, #12]
            TIR_work.trailer = 0;
 8002f62:	4b74      	ldr	r3, [pc, #464]	; (8003134 <tick+0x208>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	611a      	str	r2, [r3, #16]
            break;
 8002f68:	e235      	b.n	80033d6 <tick+0x4aa>
        case Leader:
            if (TIR_data.format == NEC) {
 8002f6a:	4b73      	ldr	r3, [pc, #460]	; (8003138 <tick+0x20c>)
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d121      	bne.n	8002fb6 <tick+0x8a>
                /*
                 * NEC.
                 */
                static const int LEADER_NEC_HEAD = 16;
                static const int LEADER_NEC_TAIL = 8;
                if (TIR_work.leader < LEADER_NEC_HEAD) {
 8002f72:	4b70      	ldr	r3, [pc, #448]	; (8003134 <tick+0x208>)
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	4b71      	ldr	r3, [pc, #452]	; (800313c <tick+0x210>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	da04      	bge.n	8002f88 <tick+0x5c>
                    IRDUTY50;
 8002f7e:	4b70      	ldr	r3, [pc, #448]	; (8003140 <tick+0x214>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2234      	movs	r2, #52	; 0x34
 8002f84:	635a      	str	r2, [r3, #52]	; 0x34
 8002f86:	e003      	b.n	8002f90 <tick+0x64>
                } else {
                    IRDUTY0;
 8002f88:	4b6d      	ldr	r3, [pc, #436]	; (8003140 <tick+0x214>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	635a      	str	r2, [r3, #52]	; 0x34
                }
                TIR_work.leader++;
 8002f90:	4b68      	ldr	r3, [pc, #416]	; (8003134 <tick+0x208>)
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	3301      	adds	r3, #1
 8002f96:	4a67      	ldr	r2, [pc, #412]	; (8003134 <tick+0x208>)
 8002f98:	6093      	str	r3, [r2, #8]
                if ((LEADER_NEC_HEAD + LEADER_NEC_TAIL) <= TIR_work.leader) {
 8002f9a:	4b68      	ldr	r3, [pc, #416]	; (800313c <tick+0x210>)
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	4b69      	ldr	r3, [pc, #420]	; (8003144 <tick+0x218>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	441a      	add	r2, r3
 8002fa4:	4b63      	ldr	r3, [pc, #396]	; (8003134 <tick+0x208>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	f300 820f 	bgt.w	80033cc <tick+0x4a0>
                    TIR_work.state = Data;
 8002fae:	4b61      	ldr	r3, [pc, #388]	; (8003134 <tick+0x208>)
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	701a      	strb	r2, [r3, #0]
                if ((LEADER_SONY_HEAD + LEADER_SONY_TAIL) <= TIR_work.leader) {
                    TIR_work.state = Data;
                }
            } else {
            }
            break;
 8002fb4:	e20a      	b.n	80033cc <tick+0x4a0>
            } else if (TIR_data.format == AEHA) {
 8002fb6:	4b60      	ldr	r3, [pc, #384]	; (8003138 <tick+0x20c>)
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	2b03      	cmp	r3, #3
 8002fbc:	d121      	bne.n	8003002 <tick+0xd6>
                if (TIR_work.leader < LEADER_AEHA_HEAD) {
 8002fbe:	4b5d      	ldr	r3, [pc, #372]	; (8003134 <tick+0x208>)
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	4b61      	ldr	r3, [pc, #388]	; (8003148 <tick+0x21c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	da04      	bge.n	8002fd4 <tick+0xa8>
                    IRDUTY50;
 8002fca:	4b5d      	ldr	r3, [pc, #372]	; (8003140 <tick+0x214>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2234      	movs	r2, #52	; 0x34
 8002fd0:	635a      	str	r2, [r3, #52]	; 0x34
 8002fd2:	e003      	b.n	8002fdc <tick+0xb0>
                    IRDUTY0;
 8002fd4:	4b5a      	ldr	r3, [pc, #360]	; (8003140 <tick+0x214>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.leader++;
 8002fdc:	4b55      	ldr	r3, [pc, #340]	; (8003134 <tick+0x208>)
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	4a54      	ldr	r2, [pc, #336]	; (8003134 <tick+0x208>)
 8002fe4:	6093      	str	r3, [r2, #8]
                if ((LEADER_AEHA_HEAD + LEADER_AEHA_TAIL) <= TIR_work.leader) {
 8002fe6:	4b58      	ldr	r3, [pc, #352]	; (8003148 <tick+0x21c>)
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	4b58      	ldr	r3, [pc, #352]	; (800314c <tick+0x220>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	441a      	add	r2, r3
 8002ff0:	4b50      	ldr	r3, [pc, #320]	; (8003134 <tick+0x208>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	f300 81e9 	bgt.w	80033cc <tick+0x4a0>
                    TIR_work.state = Data;
 8002ffa:	4b4e      	ldr	r3, [pc, #312]	; (8003134 <tick+0x208>)
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	701a      	strb	r2, [r3, #0]
            break;
 8003000:	e1e4      	b.n	80033cc <tick+0x4a0>
            } else if (TIR_data.format == SONY) {
 8003002:	4b4d      	ldr	r3, [pc, #308]	; (8003138 <tick+0x20c>)
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	2b05      	cmp	r3, #5
 8003008:	f040 81e0 	bne.w	80033cc <tick+0x4a0>
                if (TIR_work.leader < LEADER_SONY_HEAD) {
 800300c:	4b49      	ldr	r3, [pc, #292]	; (8003134 <tick+0x208>)
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	4b4f      	ldr	r3, [pc, #316]	; (8003150 <tick+0x224>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	429a      	cmp	r2, r3
 8003016:	da04      	bge.n	8003022 <tick+0xf6>
                    IRDUTY50;
 8003018:	4b49      	ldr	r3, [pc, #292]	; (8003140 <tick+0x214>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2234      	movs	r2, #52	; 0x34
 800301e:	635a      	str	r2, [r3, #52]	; 0x34
 8003020:	e003      	b.n	800302a <tick+0xfe>
                    IRDUTY0;
 8003022:	4b47      	ldr	r3, [pc, #284]	; (8003140 <tick+0x214>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2200      	movs	r2, #0
 8003028:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.leader++;
 800302a:	4b42      	ldr	r3, [pc, #264]	; (8003134 <tick+0x208>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	3301      	adds	r3, #1
 8003030:	4a40      	ldr	r2, [pc, #256]	; (8003134 <tick+0x208>)
 8003032:	6093      	str	r3, [r2, #8]
                if ((LEADER_SONY_HEAD + LEADER_SONY_TAIL) <= TIR_work.leader) {
 8003034:	4b46      	ldr	r3, [pc, #280]	; (8003150 <tick+0x224>)
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	4b46      	ldr	r3, [pc, #280]	; (8003154 <tick+0x228>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	441a      	add	r2, r3
 800303e:	4b3d      	ldr	r3, [pc, #244]	; (8003134 <tick+0x208>)
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	429a      	cmp	r2, r3
 8003044:	f300 81c2 	bgt.w	80033cc <tick+0x4a0>
                    TIR_work.state = Data;
 8003048:	4b3a      	ldr	r3, [pc, #232]	; (8003134 <tick+0x208>)
 800304a:	2202      	movs	r2, #2
 800304c:	701a      	strb	r2, [r3, #0]
            break;
 800304e:	e1bd      	b.n	80033cc <tick+0x4a0>
        case Data:
            if (TIR_data.format == NEC) {
 8003050:	4b39      	ldr	r3, [pc, #228]	; (8003138 <tick+0x20c>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b01      	cmp	r3, #1
 8003056:	d15b      	bne.n	8003110 <tick+0x1e4>
                /*
                 * NEC.
                 */
                if (TIR_work.data == 0) {
 8003058:	4b36      	ldr	r3, [pc, #216]	; (8003134 <tick+0x208>)
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d109      	bne.n	8003074 <tick+0x148>
                    IRDUTY50;
 8003060:	4b37      	ldr	r3, [pc, #220]	; (8003140 <tick+0x214>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2234      	movs	r2, #52	; 0x34
 8003066:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 8003068:	4b32      	ldr	r3, [pc, #200]	; (8003134 <tick+0x208>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	3301      	adds	r3, #1
 800306e:	4a31      	ldr	r2, [pc, #196]	; (8003134 <tick+0x208>)
 8003070:	60d3      	str	r3, [r2, #12]
 8003072:	e042      	b.n	80030fa <tick+0x1ce>
                } else {
                    IRDUTY0;
 8003074:	4b32      	ldr	r3, [pc, #200]	; (8003140 <tick+0x214>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2200      	movs	r2, #0
 800307a:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 800307c:	4b2d      	ldr	r3, [pc, #180]	; (8003134 <tick+0x208>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	2b00      	cmp	r3, #0
 8003082:	da00      	bge.n	8003086 <tick+0x15a>
 8003084:	3307      	adds	r3, #7
 8003086:	10db      	asrs	r3, r3, #3
 8003088:	461a      	mov	r2, r3
 800308a:	4b2b      	ldr	r3, [pc, #172]	; (8003138 <tick+0x20c>)
 800308c:	4413      	add	r3, r2
 800308e:	7a1b      	ldrb	r3, [r3, #8]
 8003090:	4619      	mov	r1, r3
 8003092:	4b28      	ldr	r3, [pc, #160]	; (8003134 <tick+0x208>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	425a      	negs	r2, r3
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	f002 0207 	and.w	r2, r2, #7
 80030a0:	bf58      	it	pl
 80030a2:	4253      	negpl	r3, r2
 80030a4:	fa41 f303 	asr.w	r3, r1, r3
 80030a8:	f003 0301 	and.w	r3, r3, #1
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d012      	beq.n	80030d6 <tick+0x1aa>
                        if (3 <= TIR_work.data) {
 80030b0:	4b20      	ldr	r3, [pc, #128]	; (8003134 <tick+0x208>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	dd08      	ble.n	80030ca <tick+0x19e>
                            TIR_work.bitcount++;
 80030b8:	4b1e      	ldr	r3, [pc, #120]	; (8003134 <tick+0x208>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	3301      	adds	r3, #1
 80030be:	4a1d      	ldr	r2, [pc, #116]	; (8003134 <tick+0x208>)
 80030c0:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 80030c2:	4b1c      	ldr	r3, [pc, #112]	; (8003134 <tick+0x208>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	60da      	str	r2, [r3, #12]
 80030c8:	e017      	b.n	80030fa <tick+0x1ce>
                        } else {
                            TIR_work.data++;
 80030ca:	4b1a      	ldr	r3, [pc, #104]	; (8003134 <tick+0x208>)
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	3301      	adds	r3, #1
 80030d0:	4a18      	ldr	r2, [pc, #96]	; (8003134 <tick+0x208>)
 80030d2:	60d3      	str	r3, [r2, #12]
 80030d4:	e011      	b.n	80030fa <tick+0x1ce>
                        }
                    } else {
                        if (1 <= TIR_work.data) {
 80030d6:	4b17      	ldr	r3, [pc, #92]	; (8003134 <tick+0x208>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	dd08      	ble.n	80030f0 <tick+0x1c4>
                            TIR_work.bitcount++;
 80030de:	4b15      	ldr	r3, [pc, #84]	; (8003134 <tick+0x208>)
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	3301      	adds	r3, #1
 80030e4:	4a13      	ldr	r2, [pc, #76]	; (8003134 <tick+0x208>)
 80030e6:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 80030e8:	4b12      	ldr	r3, [pc, #72]	; (8003134 <tick+0x208>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	60da      	str	r2, [r3, #12]
 80030ee:	e004      	b.n	80030fa <tick+0x1ce>
                        } else {
                            TIR_work.data++;
 80030f0:	4b10      	ldr	r3, [pc, #64]	; (8003134 <tick+0x208>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	3301      	adds	r3, #1
 80030f6:	4a0f      	ldr	r2, [pc, #60]	; (8003134 <tick+0x208>)
 80030f8:	60d3      	str	r3, [r2, #12]
                        }
                    }
                }
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 80030fa:	4b0f      	ldr	r3, [pc, #60]	; (8003138 <tick+0x20c>)
 80030fc:	685a      	ldr	r2, [r3, #4]
 80030fe:	4b0d      	ldr	r3, [pc, #52]	; (8003134 <tick+0x208>)
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	429a      	cmp	r2, r3
 8003104:	f300 8164 	bgt.w	80033d0 <tick+0x4a4>
                    TIR_work.state = Trailer;
 8003108:	4b0a      	ldr	r3, [pc, #40]	; (8003134 <tick+0x208>)
 800310a:	2203      	movs	r2, #3
 800310c:	701a      	strb	r2, [r3, #0]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
                    TIR_work.state = Trailer;
                }
            } else {
            }
            break;
 800310e:	e15f      	b.n	80033d0 <tick+0x4a4>
            } else if (TIR_data.format == AEHA) {
 8003110:	4b09      	ldr	r3, [pc, #36]	; (8003138 <tick+0x20c>)
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b03      	cmp	r3, #3
 8003116:	d16d      	bne.n	80031f4 <tick+0x2c8>
                if (TIR_work.data == 0) {
 8003118:	4b06      	ldr	r3, [pc, #24]	; (8003134 <tick+0x208>)
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d11b      	bne.n	8003158 <tick+0x22c>
                    IRDUTY50;
 8003120:	4b07      	ldr	r3, [pc, #28]	; (8003140 <tick+0x214>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2234      	movs	r2, #52	; 0x34
 8003126:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 8003128:	4b02      	ldr	r3, [pc, #8]	; (8003134 <tick+0x208>)
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	3301      	adds	r3, #1
 800312e:	4a01      	ldr	r2, [pc, #4]	; (8003134 <tick+0x208>)
 8003130:	60d3      	str	r3, [r2, #12]
 8003132:	e054      	b.n	80031de <tick+0x2b2>
 8003134:	20000218 	.word	0x20000218
 8003138:	200001d0 	.word	0x200001d0
 800313c:	0800b6e8 	.word	0x0800b6e8
 8003140:	2000030c 	.word	0x2000030c
 8003144:	0800b6ec 	.word	0x0800b6ec
 8003148:	0800b6f0 	.word	0x0800b6f0
 800314c:	0800b6f4 	.word	0x0800b6f4
 8003150:	0800b6f8 	.word	0x0800b6f8
 8003154:	0800b6fc 	.word	0x0800b6fc
                    IRDUTY0;
 8003158:	4b91      	ldr	r3, [pc, #580]	; (80033a0 <tick+0x474>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2200      	movs	r2, #0
 800315e:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 8003160:	4b90      	ldr	r3, [pc, #576]	; (80033a4 <tick+0x478>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	da00      	bge.n	800316a <tick+0x23e>
 8003168:	3307      	adds	r3, #7
 800316a:	10db      	asrs	r3, r3, #3
 800316c:	461a      	mov	r2, r3
 800316e:	4b8e      	ldr	r3, [pc, #568]	; (80033a8 <tick+0x47c>)
 8003170:	4413      	add	r3, r2
 8003172:	7a1b      	ldrb	r3, [r3, #8]
 8003174:	4619      	mov	r1, r3
 8003176:	4b8b      	ldr	r3, [pc, #556]	; (80033a4 <tick+0x478>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	425a      	negs	r2, r3
 800317c:	f003 0307 	and.w	r3, r3, #7
 8003180:	f002 0207 	and.w	r2, r2, #7
 8003184:	bf58      	it	pl
 8003186:	4253      	negpl	r3, r2
 8003188:	fa41 f303 	asr.w	r3, r1, r3
 800318c:	f003 0301 	and.w	r3, r3, #1
 8003190:	2b00      	cmp	r3, #0
 8003192:	d012      	beq.n	80031ba <tick+0x28e>
                        if (3 <= TIR_work.data) {
 8003194:	4b83      	ldr	r3, [pc, #524]	; (80033a4 <tick+0x478>)
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	2b02      	cmp	r3, #2
 800319a:	dd08      	ble.n	80031ae <tick+0x282>
                            TIR_work.bitcount++;
 800319c:	4b81      	ldr	r3, [pc, #516]	; (80033a4 <tick+0x478>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	3301      	adds	r3, #1
 80031a2:	4a80      	ldr	r2, [pc, #512]	; (80033a4 <tick+0x478>)
 80031a4:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 80031a6:	4b7f      	ldr	r3, [pc, #508]	; (80033a4 <tick+0x478>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	60da      	str	r2, [r3, #12]
 80031ac:	e017      	b.n	80031de <tick+0x2b2>
                            TIR_work.data++;
 80031ae:	4b7d      	ldr	r3, [pc, #500]	; (80033a4 <tick+0x478>)
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	3301      	adds	r3, #1
 80031b4:	4a7b      	ldr	r2, [pc, #492]	; (80033a4 <tick+0x478>)
 80031b6:	60d3      	str	r3, [r2, #12]
 80031b8:	e011      	b.n	80031de <tick+0x2b2>
                        if (1 <= TIR_work.data) {
 80031ba:	4b7a      	ldr	r3, [pc, #488]	; (80033a4 <tick+0x478>)
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	dd08      	ble.n	80031d4 <tick+0x2a8>
                            TIR_work.bitcount++;
 80031c2:	4b78      	ldr	r3, [pc, #480]	; (80033a4 <tick+0x478>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	3301      	adds	r3, #1
 80031c8:	4a76      	ldr	r2, [pc, #472]	; (80033a4 <tick+0x478>)
 80031ca:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 80031cc:	4b75      	ldr	r3, [pc, #468]	; (80033a4 <tick+0x478>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	60da      	str	r2, [r3, #12]
 80031d2:	e004      	b.n	80031de <tick+0x2b2>
                            TIR_work.data++;
 80031d4:	4b73      	ldr	r3, [pc, #460]	; (80033a4 <tick+0x478>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	3301      	adds	r3, #1
 80031da:	4a72      	ldr	r2, [pc, #456]	; (80033a4 <tick+0x478>)
 80031dc:	60d3      	str	r3, [r2, #12]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 80031de:	4b72      	ldr	r3, [pc, #456]	; (80033a8 <tick+0x47c>)
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	4b70      	ldr	r3, [pc, #448]	; (80033a4 <tick+0x478>)
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	f300 80f2 	bgt.w	80033d0 <tick+0x4a4>
                    TIR_work.state = Trailer;
 80031ec:	4b6d      	ldr	r3, [pc, #436]	; (80033a4 <tick+0x478>)
 80031ee:	2203      	movs	r2, #3
 80031f0:	701a      	strb	r2, [r3, #0]
            break;
 80031f2:	e0ed      	b.n	80033d0 <tick+0x4a4>
            } else if (TIR_data.format == SONY) {
 80031f4:	4b6c      	ldr	r3, [pc, #432]	; (80033a8 <tick+0x47c>)
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	2b05      	cmp	r3, #5
 80031fa:	f040 80e9 	bne.w	80033d0 <tick+0x4a4>
                if (TIR_work.data == 0) {
 80031fe:	4b69      	ldr	r3, [pc, #420]	; (80033a4 <tick+0x478>)
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d109      	bne.n	800321a <tick+0x2ee>
                    IRDUTY0;
 8003206:	4b66      	ldr	r3, [pc, #408]	; (80033a0 <tick+0x474>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	2200      	movs	r2, #0
 800320c:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 800320e:	4b65      	ldr	r3, [pc, #404]	; (80033a4 <tick+0x478>)
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	3301      	adds	r3, #1
 8003214:	4a63      	ldr	r2, [pc, #396]	; (80033a4 <tick+0x478>)
 8003216:	60d3      	str	r3, [r2, #12]
 8003218:	e042      	b.n	80032a0 <tick+0x374>
                    IRDUTY50;
 800321a:	4b61      	ldr	r3, [pc, #388]	; (80033a0 <tick+0x474>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2234      	movs	r2, #52	; 0x34
 8003220:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 8003222:	4b60      	ldr	r3, [pc, #384]	; (80033a4 <tick+0x478>)
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2b00      	cmp	r3, #0
 8003228:	da00      	bge.n	800322c <tick+0x300>
 800322a:	3307      	adds	r3, #7
 800322c:	10db      	asrs	r3, r3, #3
 800322e:	461a      	mov	r2, r3
 8003230:	4b5d      	ldr	r3, [pc, #372]	; (80033a8 <tick+0x47c>)
 8003232:	4413      	add	r3, r2
 8003234:	7a1b      	ldrb	r3, [r3, #8]
 8003236:	4619      	mov	r1, r3
 8003238:	4b5a      	ldr	r3, [pc, #360]	; (80033a4 <tick+0x478>)
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	425a      	negs	r2, r3
 800323e:	f003 0307 	and.w	r3, r3, #7
 8003242:	f002 0207 	and.w	r2, r2, #7
 8003246:	bf58      	it	pl
 8003248:	4253      	negpl	r3, r2
 800324a:	fa41 f303 	asr.w	r3, r1, r3
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	2b00      	cmp	r3, #0
 8003254:	d012      	beq.n	800327c <tick+0x350>
                        if (2 <= TIR_work.data) {
 8003256:	4b53      	ldr	r3, [pc, #332]	; (80033a4 <tick+0x478>)
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	2b01      	cmp	r3, #1
 800325c:	dd08      	ble.n	8003270 <tick+0x344>
                            TIR_work.bitcount++;
 800325e:	4b51      	ldr	r3, [pc, #324]	; (80033a4 <tick+0x478>)
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	3301      	adds	r3, #1
 8003264:	4a4f      	ldr	r2, [pc, #316]	; (80033a4 <tick+0x478>)
 8003266:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8003268:	4b4e      	ldr	r3, [pc, #312]	; (80033a4 <tick+0x478>)
 800326a:	2200      	movs	r2, #0
 800326c:	60da      	str	r2, [r3, #12]
 800326e:	e017      	b.n	80032a0 <tick+0x374>
                            TIR_work.data++;
 8003270:	4b4c      	ldr	r3, [pc, #304]	; (80033a4 <tick+0x478>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	3301      	adds	r3, #1
 8003276:	4a4b      	ldr	r2, [pc, #300]	; (80033a4 <tick+0x478>)
 8003278:	60d3      	str	r3, [r2, #12]
 800327a:	e011      	b.n	80032a0 <tick+0x374>
                        if (1 <= TIR_work.data) {
 800327c:	4b49      	ldr	r3, [pc, #292]	; (80033a4 <tick+0x478>)
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	2b00      	cmp	r3, #0
 8003282:	dd08      	ble.n	8003296 <tick+0x36a>
                            TIR_work.bitcount++;
 8003284:	4b47      	ldr	r3, [pc, #284]	; (80033a4 <tick+0x478>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	3301      	adds	r3, #1
 800328a:	4a46      	ldr	r2, [pc, #280]	; (80033a4 <tick+0x478>)
 800328c:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 800328e:	4b45      	ldr	r3, [pc, #276]	; (80033a4 <tick+0x478>)
 8003290:	2200      	movs	r2, #0
 8003292:	60da      	str	r2, [r3, #12]
 8003294:	e004      	b.n	80032a0 <tick+0x374>
                            TIR_work.data++;
 8003296:	4b43      	ldr	r3, [pc, #268]	; (80033a4 <tick+0x478>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	3301      	adds	r3, #1
 800329c:	4a41      	ldr	r2, [pc, #260]	; (80033a4 <tick+0x478>)
 800329e:	60d3      	str	r3, [r2, #12]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 80032a0:	4b41      	ldr	r3, [pc, #260]	; (80033a8 <tick+0x47c>)
 80032a2:	685a      	ldr	r2, [r3, #4]
 80032a4:	4b3f      	ldr	r3, [pc, #252]	; (80033a4 <tick+0x478>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	f300 8091 	bgt.w	80033d0 <tick+0x4a4>
                    TIR_work.state = Trailer;
 80032ae:	4b3d      	ldr	r3, [pc, #244]	; (80033a4 <tick+0x478>)
 80032b0:	2203      	movs	r2, #3
 80032b2:	701a      	strb	r2, [r3, #0]
            break;
 80032b4:	e08c      	b.n	80033d0 <tick+0x4a4>
        case Trailer:
            if (TIR_data.format == NEC) {
 80032b6:	4b3c      	ldr	r3, [pc, #240]	; (80033a8 <tick+0x47c>)
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d126      	bne.n	800330c <tick+0x3e0>
                /*
                 * NEC.
                 */
                static const int TRAILER_NEC_HEAD = 1;
                static const int TRAILER_NEC_TAIL = 2;
                if (TIR_work.trailer < TRAILER_NEC_HEAD) {
 80032be:	4b39      	ldr	r3, [pc, #228]	; (80033a4 <tick+0x478>)
 80032c0:	691a      	ldr	r2, [r3, #16]
 80032c2:	4b3a      	ldr	r3, [pc, #232]	; (80033ac <tick+0x480>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	da04      	bge.n	80032d4 <tick+0x3a8>
                    IRDUTY50;
 80032ca:	4b35      	ldr	r3, [pc, #212]	; (80033a0 <tick+0x474>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2234      	movs	r2, #52	; 0x34
 80032d0:	635a      	str	r2, [r3, #52]	; 0x34
 80032d2:	e003      	b.n	80032dc <tick+0x3b0>
                } else {
                    IRDUTY0;
 80032d4:	4b32      	ldr	r3, [pc, #200]	; (80033a0 <tick+0x474>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2200      	movs	r2, #0
 80032da:	635a      	str	r2, [r3, #52]	; 0x34
                }
                TIR_work.trailer++;
 80032dc:	4b31      	ldr	r3, [pc, #196]	; (80033a4 <tick+0x478>)
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	3301      	adds	r3, #1
 80032e2:	4a30      	ldr	r2, [pc, #192]	; (80033a4 <tick+0x478>)
 80032e4:	6113      	str	r3, [r2, #16]
                if ((TRAILER_NEC_HEAD + TRAILER_NEC_TAIL) <= TIR_work.trailer) {
 80032e6:	4b31      	ldr	r3, [pc, #196]	; (80033ac <tick+0x480>)
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	4b31      	ldr	r3, [pc, #196]	; (80033b0 <tick+0x484>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	441a      	add	r2, r3
 80032f0:	4b2c      	ldr	r3, [pc, #176]	; (80033a4 <tick+0x478>)
 80032f2:	691b      	ldr	r3, [r3, #16]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	dc6d      	bgt.n	80033d4 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 80032f8:	4b2a      	ldr	r3, [pc, #168]	; (80033a4 <tick+0x478>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	701a      	strb	r2, [r3, #0]
                    //ticker.detach();
                    HAL_TIM_Base_Stop_IT (&htim9);//uss timer, 1779hz
 80032fe:	482d      	ldr	r0, [pc, #180]	; (80033b4 <tick+0x488>)
 8003300:	f005 fa44 	bl	800878c <HAL_TIM_Base_Stop_IT>
                    HAL_NVIC_EnableIRQ(EXTI0_IRQn);//  
 8003304:	2006      	movs	r0, #6
 8003306:	f003 fe2e 	bl	8006f66 <HAL_NVIC_EnableIRQ>
                    TIR_work.state = TIR_Idle;
                    //ticker.detach();
                }
            } else {
            }
            break;
 800330a:	e063      	b.n	80033d4 <tick+0x4a8>
            } else if (TIR_data.format == AEHA) {
 800330c:	4b26      	ldr	r3, [pc, #152]	; (80033a8 <tick+0x47c>)
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	2b03      	cmp	r3, #3
 8003312:	d120      	bne.n	8003356 <tick+0x42a>
                if (TIR_work.trailer < TRAILER_AEHA_HEAD) {
 8003314:	4b23      	ldr	r3, [pc, #140]	; (80033a4 <tick+0x478>)
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	4b27      	ldr	r3, [pc, #156]	; (80033b8 <tick+0x48c>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	429a      	cmp	r2, r3
 800331e:	da04      	bge.n	800332a <tick+0x3fe>
                    IRDUTY50;
 8003320:	4b1f      	ldr	r3, [pc, #124]	; (80033a0 <tick+0x474>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2234      	movs	r2, #52	; 0x34
 8003326:	635a      	str	r2, [r3, #52]	; 0x34
 8003328:	e003      	b.n	8003332 <tick+0x406>
                    IRDUTY0;
 800332a:	4b1d      	ldr	r3, [pc, #116]	; (80033a0 <tick+0x474>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2200      	movs	r2, #0
 8003330:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.trailer++;
 8003332:	4b1c      	ldr	r3, [pc, #112]	; (80033a4 <tick+0x478>)
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	3301      	adds	r3, #1
 8003338:	4a1a      	ldr	r2, [pc, #104]	; (80033a4 <tick+0x478>)
 800333a:	6113      	str	r3, [r2, #16]
                if ((TRAILER_AEHA_HEAD + TRAILER_AEHA_TAIL) <= TIR_work.trailer) {
 800333c:	4b1e      	ldr	r3, [pc, #120]	; (80033b8 <tick+0x48c>)
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4b1e      	ldr	r3, [pc, #120]	; (80033bc <tick+0x490>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	441a      	add	r2, r3
 8003346:	4b17      	ldr	r3, [pc, #92]	; (80033a4 <tick+0x478>)
 8003348:	691b      	ldr	r3, [r3, #16]
 800334a:	429a      	cmp	r2, r3
 800334c:	dc42      	bgt.n	80033d4 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 800334e:	4b15      	ldr	r3, [pc, #84]	; (80033a4 <tick+0x478>)
 8003350:	2200      	movs	r2, #0
 8003352:	701a      	strb	r2, [r3, #0]
            break;
 8003354:	e03e      	b.n	80033d4 <tick+0x4a8>
            } else if (TIR_data.format == SONY) {
 8003356:	4b14      	ldr	r3, [pc, #80]	; (80033a8 <tick+0x47c>)
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	2b05      	cmp	r3, #5
 800335c:	d13a      	bne.n	80033d4 <tick+0x4a8>
                if (TIR_work.trailer < TRAILER_SONY_HEAD) {
 800335e:	4b11      	ldr	r3, [pc, #68]	; (80033a4 <tick+0x478>)
 8003360:	691a      	ldr	r2, [r3, #16]
 8003362:	4b17      	ldr	r3, [pc, #92]	; (80033c0 <tick+0x494>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	da04      	bge.n	8003374 <tick+0x448>
                    IRDUTY50;
 800336a:	4b0d      	ldr	r3, [pc, #52]	; (80033a0 <tick+0x474>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2234      	movs	r2, #52	; 0x34
 8003370:	635a      	str	r2, [r3, #52]	; 0x34
 8003372:	e003      	b.n	800337c <tick+0x450>
                    IRDUTY0;
 8003374:	4b0a      	ldr	r3, [pc, #40]	; (80033a0 <tick+0x474>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2200      	movs	r2, #0
 800337a:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.trailer++;
 800337c:	4b09      	ldr	r3, [pc, #36]	; (80033a4 <tick+0x478>)
 800337e:	691b      	ldr	r3, [r3, #16]
 8003380:	3301      	adds	r3, #1
 8003382:	4a08      	ldr	r2, [pc, #32]	; (80033a4 <tick+0x478>)
 8003384:	6113      	str	r3, [r2, #16]
                if ((TRAILER_SONY_HEAD + TRAILER_SONY_TAIL) <= TIR_work.trailer) {
 8003386:	4b0e      	ldr	r3, [pc, #56]	; (80033c0 <tick+0x494>)
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	4b0e      	ldr	r3, [pc, #56]	; (80033c4 <tick+0x498>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	441a      	add	r2, r3
 8003390:	4b04      	ldr	r3, [pc, #16]	; (80033a4 <tick+0x478>)
 8003392:	691b      	ldr	r3, [r3, #16]
 8003394:	429a      	cmp	r2, r3
 8003396:	dc1d      	bgt.n	80033d4 <tick+0x4a8>
                    TIR_work.state = TIR_Idle;
 8003398:	4b02      	ldr	r3, [pc, #8]	; (80033a4 <tick+0x478>)
 800339a:	2200      	movs	r2, #0
 800339c:	701a      	strb	r2, [r3, #0]
            break;
 800339e:	e019      	b.n	80033d4 <tick+0x4a8>
 80033a0:	2000030c 	.word	0x2000030c
 80033a4:	20000218 	.word	0x20000218
 80033a8:	200001d0 	.word	0x200001d0
 80033ac:	0800b700 	.word	0x0800b700
 80033b0:	0800b704 	.word	0x0800b704
 80033b4:	2000043c 	.word	0x2000043c
 80033b8:	0800b708 	.word	0x0800b708
 80033bc:	0800b70c 	.word	0x0800b70c
 80033c0:	0800b710 	.word	0x0800b710
 80033c4:	0800b714 	.word	0x0800b714
        default:
            break;
 80033c8:	bf00      	nop
 80033ca:	e004      	b.n	80033d6 <tick+0x4aa>
            break;
 80033cc:	bf00      	nop
 80033ce:	e002      	b.n	80033d6 <tick+0x4aa>
            break;
 80033d0:	bf00      	nop
 80033d2:	e000      	b.n	80033d6 <tick+0x4aa>
            break;
 80033d4:	bf00      	nop
    }
    UNLOCK();
}
 80033d6:	bf00      	nop
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop

080033dc <CanInit>:
CAN_RxHeaderTypeDef 	g_tCan_Rx_Header;

CAN_FilterTypeDef       sFilterConfig;

void CanInit(uint32_t id, uint32_t mask)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 80033e6:	4b21      	ldr	r3, [pc, #132]	; (800346c <CanInit+0x90>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80033ec:	4b1f      	ldr	r3, [pc, #124]	; (800346c <CanInit+0x90>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80033f2:	4b1e      	ldr	r3, [pc, #120]	; (800346c <CanInit+0x90>)
 80033f4:	2201      	movs	r2, #1
 80033f6:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = (id & 0xFFFF0000) >> 16;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	0c1b      	lsrs	r3, r3, #16
 80033fc:	4a1b      	ldr	r2, [pc, #108]	; (800346c <CanInit+0x90>)
 80033fe:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = id  & 0x0000FFF8;
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8003406:	4013      	ands	r3, r2
 8003408:	4a18      	ldr	r2, [pc, #96]	; (800346c <CanInit+0x90>)
 800340a:	6053      	str	r3, [r2, #4]
    sFilterConfig.FilterMaskIdHigh = (mask & 0xFFFF0000) >> 16;
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	0c1b      	lsrs	r3, r3, #16
 8003410:	4a16      	ldr	r2, [pc, #88]	; (800346c <CanInit+0x90>)
 8003412:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = mask  & 0x0000FFF8;
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800341a:	4013      	ands	r3, r2
 800341c:	4a13      	ldr	r2, [pc, #76]	; (800346c <CanInit+0x90>)
 800341e:	60d3      	str	r3, [r2, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8003420:	4b12      	ldr	r3, [pc, #72]	; (800346c <CanInit+0x90>)
 8003422:	2200      	movs	r2, #0
 8003424:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 8003426:	4b11      	ldr	r3, [pc, #68]	; (800346c <CanInit+0x90>)
 8003428:	2201      	movs	r2, #1
 800342a:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 800342c:	4b0f      	ldr	r3, [pc, #60]	; (800346c <CanInit+0x90>)
 800342e:	2200      	movs	r2, #0
 8003430:	625a      	str	r2, [r3, #36]	; 0x24
	#endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 8003432:	480f      	ldr	r0, [pc, #60]	; (8003470 <CanInit+0x94>)
 8003434:	f002 ffc0 	bl	80063b8 <HAL_CAN_Start>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <CanInit+0x66>
 800343e:	f000 fd99 	bl	8003f74 <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 8003442:	2102      	movs	r1, #2
 8003444:	480a      	ldr	r0, [pc, #40]	; (8003470 <CanInit+0x94>)
 8003446:	f003 fa1d 	bl	8006884 <HAL_CAN_ActivateNotification>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d000      	beq.n	8003452 <CanInit+0x76>
 8003450:	e7fe      	b.n	8003450 <CanInit+0x74>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8003452:	4906      	ldr	r1, [pc, #24]	; (800346c <CanInit+0x90>)
 8003454:	4806      	ldr	r0, [pc, #24]	; (8003470 <CanInit+0x94>)
 8003456:	f002 fecf 	bl	80061f8 <HAL_CAN_ConfigFilter>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d001      	beq.n	8003464 <CanInit+0x88>
    {
		/* Filter configuration Error */
		Error_Handler();
 8003460:	f000 fd88 	bl	8003f74 <Error_Handler>
    }
}
 8003464:	bf00      	nop
 8003466:	3708      	adds	r7, #8
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	20000254 	.word	0x20000254
 8003470:	200002e4 	.word	0x200002e4

08003474 <sendCan>:

void sendCan(uint32_t ID, uint8_t *buf, uint8_t len, uint8_t ext)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b08c      	sub	sp, #48	; 0x30
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	4611      	mov	r1, r2
 8003480:	461a      	mov	r2, r3
 8003482:	460b      	mov	r3, r1
 8003484:	71fb      	strb	r3, [r7, #7]
 8003486:	4613      	mov	r3, r2
 8003488:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 8003492:	2300      	movs	r3, #0
 8003494:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 8003496:	79bb      	ldrb	r3, [r7, #6]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <sendCan+0x2c>
 800349c:	2304      	movs	r3, #4
 800349e:	e000      	b.n	80034a2 <sendCan+0x2e>
 80034a0:	2300      	movs	r3, #0
 80034a2:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 80034a4:	79fb      	ldrb	r3, [r7, #7]
 80034a6:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = ENABLE;
 80034a8:	2301      	movs	r3, #1
 80034aa:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 80034ae:	480d      	ldr	r0, [pc, #52]	; (80034e4 <sendCan+0x70>)
 80034b0:	f003 f8a1 	bl	80065f6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80034b4:	4603      	mov	r3, r0
 80034b6:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00d      	beq.n	80034da <sendCan+0x66>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 80034be:	f107 0310 	add.w	r3, r7, #16
 80034c2:	f107 0114 	add.w	r1, r7, #20
 80034c6:	68ba      	ldr	r2, [r7, #8]
 80034c8:	4806      	ldr	r0, [pc, #24]	; (80034e4 <sendCan+0x70>)
 80034ca:	f002 ffb9 	bl	8006440 <HAL_CAN_AddTxMessage>
 80034ce:	4603      	mov	r3, r0
 80034d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 80034d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d000      	beq.n	80034da <sendCan+0x66>
 80034d8:	e7fe      	b.n	80034d8 <sendCan+0x64>
//        printf("canid:%u  buf:%d %d %d %d %d %d %d %d \n",
//        		ID , buf[0], buf[1], buf[2], buf[3], buf[4], buf[5], buf[6], buf[7]);
    }
}
 80034da:	bf00      	nop
 80034dc:	3730      	adds	r7, #48	; 0x30
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	200002e4 	.word	0x200002e4

080034e8 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  /* Get RX message */

	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data) != HAL_OK){while(1){;}}
 80034f0:	4b09      	ldr	r3, [pc, #36]	; (8003518 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80034f2:	4a0a      	ldr	r2, [pc, #40]	; (800351c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80034f4:	2100      	movs	r1, #0
 80034f6:	480a      	ldr	r0, [pc, #40]	; (8003520 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80034f8:	f003 f8b2 	bl	8006660 <HAL_CAN_GetRxMessage>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d000      	beq.n	8003504 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 8003502:	e7fe      	b.n	8003502 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	FLAG_RxCplt++;
 8003504:	4b07      	ldr	r3, [pc, #28]	; (8003524 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	3301      	adds	r3, #1
 800350a:	4a06      	ldr	r2, [pc, #24]	; (8003524 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800350c:	6013      	str	r3, [r2, #0]

}
 800350e:	bf00      	nop
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20000230 	.word	0x20000230
 800351c:	20000238 	.word	0x20000238
 8003520:	200002e4 	.word	0x200002e4
 8003524:	2000022c 	.word	0x2000022c

08003528 <sendIRdata>:
    uint8_t charger_on[4] = {0xCA, 0x35, 0x9E, 0x61};//
    uint8_t charger_off[4] = {0xCA, 0x35, 0x9F, 0x60};//
    uint8_t battery_full[4] = {0xCA, 0x35, 0xAA, 0x55};

void sendIRdata(uint8_t send_data[])
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
    if(TIR_getState() == Idle)
 8003530:	f7ff fc86 	bl	8002e40 <TIR_getState>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d107      	bne.n	800354a <sendIRdata+0x22>
    {
        //ir_rx->evt.disable_irq();
    	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 800353a:	2006      	movs	r0, #6
 800353c:	f003 fd21 	bl	8006f82 <HAL_NVIC_DisableIRQ>
        setData(NEC, send_data, 32);
 8003540:	2220      	movs	r2, #32
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	2001      	movs	r0, #1
 8003546:	f7ff fc8b 	bl	8002e60 <setData>
        //ir_rx->evt.enable_irq();
    }
}
 800354a:	bf00      	nop
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
	...

08003554 <checkIRdata>:

int checkIRdata()
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
    int bitcount = 0;
 800355a:	2300      	movs	r3, #0
 800355c:	607b      	str	r3, [r7, #4]
    int check_count = 0;
 800355e:	2300      	movs	r3, #0
 8003560:	603b      	str	r3, [r7, #0]
    int start_docking_count = 0;
 8003562:	2300      	movs	r3, #0
 8003564:	617b      	str	r3, [r7, #20]
    int finish_docking_count = 0;
 8003566:	2300      	movs	r3, #0
 8003568:	613b      	str	r3, [r7, #16]

    if(getState() == Received)
 800356a:	f7fd fcc7 	bl	8000efc <getState>
 800356e:	4603      	mov	r3, r0
 8003570:	2b02      	cmp	r3, #2
 8003572:	d115      	bne.n	80035a0 <checkIRdata+0x4c>
    {
        for(int i = 0; i < 32; i++)
 8003574:	2300      	movs	r3, #0
 8003576:	60fb      	str	r3, [r7, #12]
 8003578:	e007      	b.n	800358a <checkIRdata+0x36>
        {
            recv_buf[i] = '0';
 800357a:	4a30      	ldr	r2, [pc, #192]	; (800363c <checkIRdata+0xe8>)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	4413      	add	r3, r2
 8003580:	2230      	movs	r2, #48	; 0x30
 8003582:	701a      	strb	r2, [r3, #0]
        for(int i = 0; i < 32; i++)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	3301      	adds	r3, #1
 8003588:	60fb      	str	r3, [r7, #12]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2b1f      	cmp	r3, #31
 800358e:	ddf4      	ble.n	800357a <checkIRdata+0x26>
        }
        bitcount = getData(NEC, recv_buf, sizeof(recv_buf)*8);
 8003590:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003594:	4929      	ldr	r1, [pc, #164]	; (800363c <checkIRdata+0xe8>)
 8003596:	2001      	movs	r0, #1
 8003598:	f7fd fcc0 	bl	8000f1c <getData>
 800359c:	6078      	str	r0, [r7, #4]
 800359e:	e009      	b.n	80035b4 <checkIRdata+0x60>
    }
    else if(getState() != Received)
 80035a0:	f7fd fcac 	bl	8000efc <getState>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d004      	beq.n	80035b4 <checkIRdata+0x60>
    {
    	printf("getState() != Received\n");
 80035aa:	4825      	ldr	r0, [pc, #148]	; (8003640 <checkIRdata+0xec>)
 80035ac:	f006 ffee 	bl	800a58c <puts>
        return 0;
 80035b0:	2300      	movs	r3, #0
 80035b2:	e03e      	b.n	8003632 <checkIRdata+0xde>
    }

    for(int i = 0; i<4; i++)
 80035b4:	2300      	movs	r3, #0
 80035b6:	60bb      	str	r3, [r7, #8]
 80035b8:	e02d      	b.n	8003616 <checkIRdata+0xc2>
    {
        if(recv_buf[i] == start_docking[i]) {start_docking_count++;}
 80035ba:	4a20      	ldr	r2, [pc, #128]	; (800363c <checkIRdata+0xe8>)
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	4413      	add	r3, r2
 80035c0:	781a      	ldrb	r2, [r3, #0]
 80035c2:	4920      	ldr	r1, [pc, #128]	; (8003644 <checkIRdata+0xf0>)
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	440b      	add	r3, r1
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d102      	bne.n	80035d4 <checkIRdata+0x80>
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	3301      	adds	r3, #1
 80035d2:	617b      	str	r3, [r7, #20]
        if(recv_buf[i] == finish_docking[i]) {finish_docking_count++;}
 80035d4:	4a19      	ldr	r2, [pc, #100]	; (800363c <checkIRdata+0xe8>)
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	4413      	add	r3, r2
 80035da:	781a      	ldrb	r2, [r3, #0]
 80035dc:	491a      	ldr	r1, [pc, #104]	; (8003648 <checkIRdata+0xf4>)
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	440b      	add	r3, r1
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d102      	bne.n	80035ee <checkIRdata+0x9a>
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	3301      	adds	r3, #1
 80035ec:	613b      	str	r3, [r7, #16]
        printf("%x : %x    ", recv_buf[i], start_docking[i]);
 80035ee:	4a13      	ldr	r2, [pc, #76]	; (800363c <checkIRdata+0xe8>)
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	4413      	add	r3, r2
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	4619      	mov	r1, r3
 80035f8:	4a12      	ldr	r2, [pc, #72]	; (8003644 <checkIRdata+0xf0>)
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	4413      	add	r3, r2
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	461a      	mov	r2, r3
 8003602:	4812      	ldr	r0, [pc, #72]	; (800364c <checkIRdata+0xf8>)
 8003604:	f006 ff3c 	bl	800a480 <iprintf>
        printf("!!start_docking_count: %d\n", start_docking_count);
 8003608:	6979      	ldr	r1, [r7, #20]
 800360a:	4811      	ldr	r0, [pc, #68]	; (8003650 <checkIRdata+0xfc>)
 800360c:	f006 ff38 	bl	800a480 <iprintf>
    for(int i = 0; i<4; i++)
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	3301      	adds	r3, #1
 8003614:	60bb      	str	r3, [r7, #8]
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	2b03      	cmp	r3, #3
 800361a:	ddce      	ble.n	80035ba <checkIRdata+0x66>
    }


    if(start_docking_count == 4)
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	2b04      	cmp	r3, #4
 8003620:	d101      	bne.n	8003626 <checkIRdata+0xd2>
    {
        return 1;
 8003622:	2301      	movs	r3, #1
 8003624:	e005      	b.n	8003632 <checkIRdata+0xde>
    }
    else if(finish_docking_count == 4)
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	2b04      	cmp	r3, #4
 800362a:	d101      	bne.n	8003630 <checkIRdata+0xdc>
    {
        return 2;
 800362c:	2302      	movs	r3, #2
 800362e:	e000      	b.n	8003632 <checkIRdata+0xde>
    }

        return 0;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3718      	adds	r7, #24
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	2000027c 	.word	0x2000027c
 8003640:	0800b678 	.word	0x0800b678
 8003644:	20000008 	.word	0x20000008
 8003648:	2000000c 	.word	0x2000000c
 800364c:	0800b690 	.word	0x0800b690
 8003650:	0800b69c 	.word	0x0800b69c

08003654 <turnOn>:
RGB purple = {1.0,0.0,1.0};    //for DOCKING 1
RGB white = {1.0,1.0,1.0};      //for manual 7
RGB blue = {0.0,0.0,1.0};

void turnOn(RGB rgb)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	1d3b      	adds	r3, r7, #4
 800365c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if(rgb.red == 1) {HAL_GPIO_WritePin(Rsig_GPIO_Port, Rsig_Pin, SET);}
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d106      	bne.n	8003674 <turnOn+0x20>
 8003666:	2201      	movs	r2, #1
 8003668:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800366c:	4816      	ldr	r0, [pc, #88]	; (80036c8 <turnOn+0x74>)
 800366e:	f003 fe67 	bl	8007340 <HAL_GPIO_WritePin>
 8003672:	e005      	b.n	8003680 <turnOn+0x2c>
    else {HAL_GPIO_WritePin(Rsig_GPIO_Port, Rsig_Pin, RESET);}
 8003674:	2200      	movs	r2, #0
 8003676:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800367a:	4813      	ldr	r0, [pc, #76]	; (80036c8 <turnOn+0x74>)
 800367c:	f003 fe60 	bl	8007340 <HAL_GPIO_WritePin>
    if(rgb.green == 1) {HAL_GPIO_WritePin(Gsig_GPIO_Port, Gsig_Pin, SET);}
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d106      	bne.n	8003694 <turnOn+0x40>
 8003686:	2201      	movs	r2, #1
 8003688:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800368c:	480e      	ldr	r0, [pc, #56]	; (80036c8 <turnOn+0x74>)
 800368e:	f003 fe57 	bl	8007340 <HAL_GPIO_WritePin>
 8003692:	e005      	b.n	80036a0 <turnOn+0x4c>
    else {HAL_GPIO_WritePin(Gsig_GPIO_Port, Gsig_Pin, RESET);}
 8003694:	2200      	movs	r2, #0
 8003696:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800369a:	480b      	ldr	r0, [pc, #44]	; (80036c8 <turnOn+0x74>)
 800369c:	f003 fe50 	bl	8007340 <HAL_GPIO_WritePin>
    if(rgb.blue == 1) {HAL_GPIO_WritePin(Bsig_GPIO_Port, Bsig_Pin, SET);}
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d106      	bne.n	80036b4 <turnOn+0x60>
 80036a6:	2201      	movs	r2, #1
 80036a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80036ac:	4806      	ldr	r0, [pc, #24]	; (80036c8 <turnOn+0x74>)
 80036ae:	f003 fe47 	bl	8007340 <HAL_GPIO_WritePin>
    else {HAL_GPIO_WritePin(Bsig_GPIO_Port, Bsig_Pin, RESET);}
}
 80036b2:	e005      	b.n	80036c0 <turnOn+0x6c>
    else {HAL_GPIO_WritePin(Bsig_GPIO_Port, Bsig_Pin, RESET);}
 80036b4:	2200      	movs	r2, #0
 80036b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80036ba:	4803      	ldr	r0, [pc, #12]	; (80036c8 <turnOn+0x74>)
 80036bc:	f003 fe40 	bl	8007340 <HAL_GPIO_WritePin>
}
 80036c0:	bf00      	nop
 80036c2:	3710      	adds	r7, #16
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	40020c00 	.word	0x40020c00

080036cc <turnOff>:

void turnOff()
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Rsig_GPIO_Port, Rsig_Pin, RESET);
 80036d0:	2200      	movs	r2, #0
 80036d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80036d6:	4808      	ldr	r0, [pc, #32]	; (80036f8 <turnOff+0x2c>)
 80036d8:	f003 fe32 	bl	8007340 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Gsig_GPIO_Port, Gsig_Pin, RESET);
 80036dc:	2200      	movs	r2, #0
 80036de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036e2:	4805      	ldr	r0, [pc, #20]	; (80036f8 <turnOff+0x2c>)
 80036e4:	f003 fe2c 	bl	8007340 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Bsig_GPIO_Port, Bsig_Pin, RESET);
 80036e8:	2200      	movs	r2, #0
 80036ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80036ee:	4802      	ldr	r0, [pc, #8]	; (80036f8 <turnOff+0x2c>)
 80036f0:	f003 fe26 	bl	8007340 <HAL_GPIO_WritePin>
}
 80036f4:	bf00      	nop
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40020c00 	.word	0x40020c00

080036fc <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
///for printf, must declare in main.c/////
int _write(int file, char *ptr, int len)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, 100);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	b29a      	uxth	r2, r3
 800370c:	2364      	movs	r3, #100	; 0x64
 800370e:	68b9      	ldr	r1, [r7, #8]
 8003710:	4803      	ldr	r0, [pc, #12]	; (8003720 <_write+0x24>)
 8003712:	f006 f9f1 	bl	8009af8 <HAL_UART_Transmit>
	return (len);
 8003716:	687b      	ldr	r3, [r7, #4]
}
 8003718:	4618      	mov	r0, r3
 800371a:	3710      	adds	r7, #16
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	200004d4 	.word	0x200004d4

08003724 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003728:	f001 ffbb 	bl	80056a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800372c:	f000 f83c 	bl	80037a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003730:	f000 fb18 	bl	8003d64 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8003734:	f000 fae6 	bl	8003d04 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8003738:	f000 f922 	bl	8003980 <MX_CAN1_Init>
  MX_TIM2_Init();
 800373c:	f000 f956 	bl	80039ec <MX_TIM2_Init>
  MX_TIM6_Init();
 8003740:	f000 fa18 	bl	8003b74 <MX_TIM6_Init>
  MX_TIM7_Init();
 8003744:	f000 fa4c 	bl	8003be0 <MX_TIM7_Init>
  MX_TIM5_Init();
 8003748:	f000 f9c6 	bl	8003ad8 <MX_TIM5_Init>
  MX_TIM14_Init();
 800374c:	f000 fab8 	bl	8003cc0 <MX_TIM14_Init>
  MX_TIM9_Init();
 8003750:	f000 fa7c 	bl	8003c4c <MX_TIM9_Init>
  MX_ADC1_Init();
 8003754:	f000 f894 	bl	8003880 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);//direct set
 8003758:	2200      	movs	r2, #0
 800375a:	2100      	movs	r1, #0
 800375c:	2008      	movs	r0, #8
 800375e:	f003 fbe6 	bl	8006f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);//direct set
 8003762:	2008      	movs	r0, #8
 8003764:	f003 fbff 	bl	8006f66 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);//direct set
 8003768:	2200      	movs	r2, #0
 800376a:	2100      	movs	r1, #0
 800376c:	2006      	movs	r0, #6
 800376e:	f003 fbde 	bl	8006f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);//direct set
 8003772:	2006      	movs	r0, #6
 8003774:	f003 fbf7 	bl	8006f66 <HAL_NVIC_EnableIRQ>

  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);//38khz ir transmit pwm
 8003778:	2100      	movs	r1, #0
 800377a:	4808      	ldr	r0, [pc, #32]	; (800379c <main+0x78>)
 800377c:	f005 f896 	bl	80088ac <HAL_TIM_PWM_Start_IT>
  htim2.Instance->CCR1 = 52;
 8003780:	4b06      	ldr	r3, [pc, #24]	; (800379c <main+0x78>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2234      	movs	r2, #52	; 0x34
 8003786:	635a      	str	r2, [r3, #52]	; 0x34

  //HAL_TIM_Base_Start_IT (&htim3);//system timer
  //HAL_TIM_Base_Start_IT (&htim5);//uss timer, 200khz
  HAL_TIM_Base_Start_IT (&htim6);//system timer, 100hz
 8003788:	4805      	ldr	r0, [pc, #20]	; (80037a0 <main+0x7c>)
 800378a:	f004 ff87 	bl	800869c <HAL_TIM_Base_Start_IT>
  //HAL_TIM_Base_Start_IT (&htim7);//uss timer, 1khz
  HAL_TIM_Base_Start_IT (&htim9);//uss timer, 1779hz
 800378e:	4805      	ldr	r0, [pc, #20]	; (80037a4 <main+0x80>)
 8003790:	f004 ff84 	bl	800869c <HAL_TIM_Base_Start_IT>
//	  printf("%d %d %d %d\n", adcval[0], adcval[1], adcval[2], adcval[3]);
	  //HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
//	  if(testflag == 1){HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);testflag=0;}
	  //printf("SystemCoreClock is %d Hz\r\n", SystemCoreClock);
	  //HAL_Delay(200);
	  spinonce();
 8003794:	f7ff f90c 	bl	80029b0 <spinonce>
 8003798:	e7fc      	b.n	8003794 <main+0x70>
 800379a:	bf00      	nop
 800379c:	2000030c 	.word	0x2000030c
 80037a0:	200003a4 	.word	0x200003a4
 80037a4:	2000043c 	.word	0x2000043c

080037a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b094      	sub	sp, #80	; 0x50
 80037ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037ae:	f107 0320 	add.w	r3, r7, #32
 80037b2:	2230      	movs	r2, #48	; 0x30
 80037b4:	2100      	movs	r1, #0
 80037b6:	4618      	mov	r0, r3
 80037b8:	f006 fe5a 	bl	800a470 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037bc:	f107 030c 	add.w	r3, r7, #12
 80037c0:	2200      	movs	r2, #0
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	605a      	str	r2, [r3, #4]
 80037c6:	609a      	str	r2, [r3, #8]
 80037c8:	60da      	str	r2, [r3, #12]
 80037ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80037cc:	4b2a      	ldr	r3, [pc, #168]	; (8003878 <SystemClock_Config+0xd0>)
 80037ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d0:	4a29      	ldr	r2, [pc, #164]	; (8003878 <SystemClock_Config+0xd0>)
 80037d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037d6:	6413      	str	r3, [r2, #64]	; 0x40
 80037d8:	4b27      	ldr	r3, [pc, #156]	; (8003878 <SystemClock_Config+0xd0>)
 80037da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037e0:	60bb      	str	r3, [r7, #8]
 80037e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80037e4:	4b25      	ldr	r3, [pc, #148]	; (800387c <SystemClock_Config+0xd4>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a24      	ldr	r2, [pc, #144]	; (800387c <SystemClock_Config+0xd4>)
 80037ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80037ee:	6013      	str	r3, [r2, #0]
 80037f0:	4b22      	ldr	r3, [pc, #136]	; (800387c <SystemClock_Config+0xd4>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80037f8:	607b      	str	r3, [r7, #4]
 80037fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80037fc:	2301      	movs	r3, #1
 80037fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003800:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003804:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003806:	2302      	movs	r3, #2
 8003808:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800380a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800380e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003810:	2304      	movs	r3, #4
 8003812:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8003814:	23d8      	movs	r3, #216	; 0xd8
 8003816:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003818:	2302      	movs	r3, #2
 800381a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800381c:	2302      	movs	r3, #2
 800381e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003820:	f107 0320 	add.w	r3, r7, #32
 8003824:	4618      	mov	r0, r3
 8003826:	f003 fe27 	bl	8007478 <HAL_RCC_OscConfig>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8003830:	f000 fba0 	bl	8003f74 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003834:	f003 fdd0 	bl	80073d8 <HAL_PWREx_EnableOverDrive>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800383e:	f000 fb99 	bl	8003f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003842:	230f      	movs	r3, #15
 8003844:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003846:	2302      	movs	r3, #2
 8003848:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800384a:	2300      	movs	r3, #0
 800384c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800384e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003852:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003858:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800385a:	f107 030c 	add.w	r3, r7, #12
 800385e:	2107      	movs	r1, #7
 8003860:	4618      	mov	r0, r3
 8003862:	f004 f8ad 	bl	80079c0 <HAL_RCC_ClockConfig>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d001      	beq.n	8003870 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800386c:	f000 fb82 	bl	8003f74 <Error_Handler>
  }
}
 8003870:	bf00      	nop
 8003872:	3750      	adds	r7, #80	; 0x50
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	40023800 	.word	0x40023800
 800387c:	40007000 	.word	0x40007000

08003880 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003886:	463b      	mov	r3, r7
 8003888:	2200      	movs	r2, #0
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	605a      	str	r2, [r3, #4]
 800388e:	609a      	str	r2, [r3, #8]
 8003890:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003892:	4b38      	ldr	r3, [pc, #224]	; (8003974 <MX_ADC1_Init+0xf4>)
 8003894:	4a38      	ldr	r2, [pc, #224]	; (8003978 <MX_ADC1_Init+0xf8>)
 8003896:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003898:	4b36      	ldr	r3, [pc, #216]	; (8003974 <MX_ADC1_Init+0xf4>)
 800389a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800389e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80038a0:	4b34      	ldr	r3, [pc, #208]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80038a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80038a8:	4b32      	ldr	r3, [pc, #200]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038aa:	2201      	movs	r2, #1
 80038ac:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80038ae:	4b31      	ldr	r3, [pc, #196]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80038b4:	4b2f      	ldr	r3, [pc, #188]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 80038bc:	4b2d      	ldr	r3, [pc, #180]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038be:	2201      	movs	r2, #1
 80038c0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80038c2:	4b2c      	ldr	r3, [pc, #176]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80038c8:	4b2a      	ldr	r3, [pc, #168]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038ca:	4a2c      	ldr	r2, [pc, #176]	; (800397c <MX_ADC1_Init+0xfc>)
 80038cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80038ce:	4b29      	ldr	r3, [pc, #164]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80038d4:	4b27      	ldr	r3, [pc, #156]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038d6:	2204      	movs	r2, #4
 80038d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80038da:	4b26      	ldr	r3, [pc, #152]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80038e2:	4b24      	ldr	r3, [pc, #144]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038e4:	2201      	movs	r2, #1
 80038e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80038e8:	4822      	ldr	r0, [pc, #136]	; (8003974 <MX_ADC1_Init+0xf4>)
 80038ea:	f001 ff5b 	bl	80057a4 <HAL_ADC_Init>
 80038ee:	4603      	mov	r3, r0
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d001      	beq.n	80038f8 <MX_ADC1_Init+0x78>
  {
    Error_Handler();
 80038f4:	f000 fb3e 	bl	8003f74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80038f8:	2301      	movs	r3, #1
 80038fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80038fc:	2301      	movs	r3, #1
 80038fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8003900:	2301      	movs	r3, #1
 8003902:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003904:	463b      	mov	r3, r7
 8003906:	4619      	mov	r1, r3
 8003908:	481a      	ldr	r0, [pc, #104]	; (8003974 <MX_ADC1_Init+0xf4>)
 800390a:	f002 f929 	bl	8005b60 <HAL_ADC_ConfigChannel>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003914:	f000 fb2e 	bl	8003f74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003918:	2302      	movs	r3, #2
 800391a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800391c:	2302      	movs	r3, #2
 800391e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003920:	463b      	mov	r3, r7
 8003922:	4619      	mov	r1, r3
 8003924:	4813      	ldr	r0, [pc, #76]	; (8003974 <MX_ADC1_Init+0xf4>)
 8003926:	f002 f91b 	bl	8005b60 <HAL_ADC_ConfigChannel>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8003930:	f000 fb20 	bl	8003f74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003934:	2303      	movs	r3, #3
 8003936:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003938:	2303      	movs	r3, #3
 800393a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800393c:	463b      	mov	r3, r7
 800393e:	4619      	mov	r1, r3
 8003940:	480c      	ldr	r0, [pc, #48]	; (8003974 <MX_ADC1_Init+0xf4>)
 8003942:	f002 f90d 	bl	8005b60 <HAL_ADC_ConfigChannel>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 800394c:	f000 fb12 	bl	8003f74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003950:	2304      	movs	r3, #4
 8003952:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8003954:	2304      	movs	r3, #4
 8003956:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003958:	463b      	mov	r3, r7
 800395a:	4619      	mov	r1, r3
 800395c:	4805      	ldr	r0, [pc, #20]	; (8003974 <MX_ADC1_Init+0xf4>)
 800395e:	f002 f8ff 	bl	8005b60 <HAL_ADC_ConfigChannel>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8003968:	f000 fb04 	bl	8003f74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800396c:	bf00      	nop
 800396e:	3710      	adds	r7, #16
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	2000029c 	.word	0x2000029c
 8003978:	40012000 	.word	0x40012000
 800397c:	0f000001 	.word	0x0f000001

08003980 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003984:	4b17      	ldr	r3, [pc, #92]	; (80039e4 <MX_CAN1_Init+0x64>)
 8003986:	4a18      	ldr	r2, [pc, #96]	; (80039e8 <MX_CAN1_Init+0x68>)
 8003988:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 27;
 800398a:	4b16      	ldr	r3, [pc, #88]	; (80039e4 <MX_CAN1_Init+0x64>)
 800398c:	221b      	movs	r2, #27
 800398e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003990:	4b14      	ldr	r3, [pc, #80]	; (80039e4 <MX_CAN1_Init+0x64>)
 8003992:	2200      	movs	r2, #0
 8003994:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003996:	4b13      	ldr	r3, [pc, #76]	; (80039e4 <MX_CAN1_Init+0x64>)
 8003998:	2200      	movs	r2, #0
 800399a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800399c:	4b11      	ldr	r3, [pc, #68]	; (80039e4 <MX_CAN1_Init+0x64>)
 800399e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80039a2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80039a4:	4b0f      	ldr	r3, [pc, #60]	; (80039e4 <MX_CAN1_Init+0x64>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80039aa:	4b0e      	ldr	r3, [pc, #56]	; (80039e4 <MX_CAN1_Init+0x64>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 80039b0:	4b0c      	ldr	r3, [pc, #48]	; (80039e4 <MX_CAN1_Init+0x64>)
 80039b2:	2201      	movs	r2, #1
 80039b4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80039b6:	4b0b      	ldr	r3, [pc, #44]	; (80039e4 <MX_CAN1_Init+0x64>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 80039bc:	4b09      	ldr	r3, [pc, #36]	; (80039e4 <MX_CAN1_Init+0x64>)
 80039be:	2201      	movs	r2, #1
 80039c0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80039c2:	4b08      	ldr	r3, [pc, #32]	; (80039e4 <MX_CAN1_Init+0x64>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80039c8:	4b06      	ldr	r3, [pc, #24]	; (80039e4 <MX_CAN1_Init+0x64>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80039ce:	4805      	ldr	r0, [pc, #20]	; (80039e4 <MX_CAN1_Init+0x64>)
 80039d0:	f002 fb16 	bl	8006000 <HAL_CAN_Init>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 80039da:	f000 facb 	bl	8003f74 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80039de:	bf00      	nop
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	200002e4 	.word	0x200002e4
 80039e8:	40006400 	.word	0x40006400

080039ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b08e      	sub	sp, #56	; 0x38
 80039f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80039f6:	2200      	movs	r2, #0
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	605a      	str	r2, [r3, #4]
 80039fc:	609a      	str	r2, [r3, #8]
 80039fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a00:	f107 031c 	add.w	r3, r7, #28
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	605a      	str	r2, [r3, #4]
 8003a0a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a0c:	463b      	mov	r3, r7
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	605a      	str	r2, [r3, #4]
 8003a14:	609a      	str	r2, [r3, #8]
 8003a16:	60da      	str	r2, [r3, #12]
 8003a18:	611a      	str	r2, [r3, #16]
 8003a1a:	615a      	str	r2, [r3, #20]
 8003a1c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003a1e:	4b2d      	ldr	r3, [pc, #180]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a20:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003a24:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 27-1;
 8003a26:	4b2b      	ldr	r3, [pc, #172]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a28:	221a      	movs	r2, #26
 8003a2a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a2c:	4b29      	ldr	r3, [pc, #164]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 105-1;
 8003a32:	4b28      	ldr	r3, [pc, #160]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a34:	2268      	movs	r2, #104	; 0x68
 8003a36:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a38:	4b26      	ldr	r3, [pc, #152]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a3e:	4b25      	ldr	r3, [pc, #148]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003a44:	4823      	ldr	r0, [pc, #140]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a46:	f004 fdd1 	bl	80085ec <HAL_TIM_Base_Init>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d001      	beq.n	8003a54 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003a50:	f000 fa90 	bl	8003f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a58:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003a5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a5e:	4619      	mov	r1, r3
 8003a60:	481c      	ldr	r0, [pc, #112]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a62:	f005 fa9f 	bl	8008fa4 <HAL_TIM_ConfigClockSource>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003a6c:	f000 fa82 	bl	8003f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003a70:	4818      	ldr	r0, [pc, #96]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a72:	f004 feba 	bl	80087ea <HAL_TIM_PWM_Init>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d001      	beq.n	8003a80 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003a7c:	f000 fa7a 	bl	8003f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a80:	2300      	movs	r3, #0
 8003a82:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a84:	2300      	movs	r3, #0
 8003a86:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a88:	f107 031c 	add.w	r3, r7, #28
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	4811      	ldr	r0, [pc, #68]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a90:	f005 ff38 	bl	8009904 <HAL_TIMEx_MasterConfigSynchronization>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003a9a:	f000 fa6b 	bl	8003f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a9e:	2360      	movs	r3, #96	; 0x60
 8003aa0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 52-1;
 8003aa2:	2333      	movs	r3, #51	; 0x33
 8003aa4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003aae:	463b      	mov	r3, r7
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	4807      	ldr	r0, [pc, #28]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003ab6:	f005 f961 	bl	8008d7c <HAL_TIM_PWM_ConfigChannel>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d001      	beq.n	8003ac4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003ac0:	f000 fa58 	bl	8003f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003ac4:	4803      	ldr	r0, [pc, #12]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003ac6:	f001 fa77 	bl	8004fb8 <HAL_TIM_MspPostInit>

}
 8003aca:	bf00      	nop
 8003acc:	3738      	adds	r7, #56	; 0x38
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	2000030c 	.word	0x2000030c

08003ad8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b088      	sub	sp, #32
 8003adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ade:	f107 0310 	add.w	r3, r7, #16
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	605a      	str	r2, [r3, #4]
 8003ae8:	609a      	str	r2, [r3, #8]
 8003aea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003aec:	1d3b      	adds	r3, r7, #4
 8003aee:	2200      	movs	r2, #0
 8003af0:	601a      	str	r2, [r3, #0]
 8003af2:	605a      	str	r2, [r3, #4]
 8003af4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003af6:	4b1d      	ldr	r3, [pc, #116]	; (8003b6c <MX_TIM5_Init+0x94>)
 8003af8:	4a1d      	ldr	r2, [pc, #116]	; (8003b70 <MX_TIM5_Init+0x98>)
 8003afa:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 9-1;
 8003afc:	4b1b      	ldr	r3, [pc, #108]	; (8003b6c <MX_TIM5_Init+0x94>)
 8003afe:	2208      	movs	r2, #8
 8003b00:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b02:	4b1a      	ldr	r3, [pc, #104]	; (8003b6c <MX_TIM5_Init+0x94>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 60-1;
 8003b08:	4b18      	ldr	r3, [pc, #96]	; (8003b6c <MX_TIM5_Init+0x94>)
 8003b0a:	223b      	movs	r2, #59	; 0x3b
 8003b0c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b0e:	4b17      	ldr	r3, [pc, #92]	; (8003b6c <MX_TIM5_Init+0x94>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b14:	4b15      	ldr	r3, [pc, #84]	; (8003b6c <MX_TIM5_Init+0x94>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003b1a:	4814      	ldr	r0, [pc, #80]	; (8003b6c <MX_TIM5_Init+0x94>)
 8003b1c:	f004 fd66 	bl	80085ec <HAL_TIM_Base_Init>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8003b26:	f000 fa25 	bl	8003f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b2e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003b30:	f107 0310 	add.w	r3, r7, #16
 8003b34:	4619      	mov	r1, r3
 8003b36:	480d      	ldr	r0, [pc, #52]	; (8003b6c <MX_TIM5_Init+0x94>)
 8003b38:	f005 fa34 	bl	8008fa4 <HAL_TIM_ConfigClockSource>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003b42:	f000 fa17 	bl	8003f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b46:	2300      	movs	r3, #0
 8003b48:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003b4e:	1d3b      	adds	r3, r7, #4
 8003b50:	4619      	mov	r1, r3
 8003b52:	4806      	ldr	r0, [pc, #24]	; (8003b6c <MX_TIM5_Init+0x94>)
 8003b54:	f005 fed6 	bl	8009904 <HAL_TIMEx_MasterConfigSynchronization>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8003b5e:	f000 fa09 	bl	8003f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003b62:	bf00      	nop
 8003b64:	3720      	adds	r7, #32
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	20000358 	.word	0x20000358
 8003b70:	40000c00 	.word	0x40000c00

08003b74 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b7a:	1d3b      	adds	r3, r7, #4
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	601a      	str	r2, [r3, #0]
 8003b80:	605a      	str	r2, [r3, #4]
 8003b82:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003b84:	4b14      	ldr	r3, [pc, #80]	; (8003bd8 <MX_TIM6_Init+0x64>)
 8003b86:	4a15      	ldr	r2, [pc, #84]	; (8003bdc <MX_TIM6_Init+0x68>)
 8003b88:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 108-1;
 8003b8a:	4b13      	ldr	r3, [pc, #76]	; (8003bd8 <MX_TIM6_Init+0x64>)
 8003b8c:	226b      	movs	r2, #107	; 0x6b
 8003b8e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b90:	4b11      	ldr	r3, [pc, #68]	; (8003bd8 <MX_TIM6_Init+0x64>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8003b96:	4b10      	ldr	r3, [pc, #64]	; (8003bd8 <MX_TIM6_Init+0x64>)
 8003b98:	f242 720f 	movw	r2, #9999	; 0x270f
 8003b9c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b9e:	4b0e      	ldr	r3, [pc, #56]	; (8003bd8 <MX_TIM6_Init+0x64>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003ba4:	480c      	ldr	r0, [pc, #48]	; (8003bd8 <MX_TIM6_Init+0x64>)
 8003ba6:	f004 fd21 	bl	80085ec <HAL_TIM_Base_Init>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003bb0:	f000 f9e0 	bl	8003f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003bbc:	1d3b      	adds	r3, r7, #4
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	4805      	ldr	r0, [pc, #20]	; (8003bd8 <MX_TIM6_Init+0x64>)
 8003bc2:	f005 fe9f 	bl	8009904 <HAL_TIMEx_MasterConfigSynchronization>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003bcc:	f000 f9d2 	bl	8003f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003bd0:	bf00      	nop
 8003bd2:	3710      	adds	r7, #16
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	200003a4 	.word	0x200003a4
 8003bdc:	40001000 	.word	0x40001000

08003be0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003be6:	1d3b      	adds	r3, r7, #4
 8003be8:	2200      	movs	r2, #0
 8003bea:	601a      	str	r2, [r3, #0]
 8003bec:	605a      	str	r2, [r3, #4]
 8003bee:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003bf0:	4b14      	ldr	r3, [pc, #80]	; (8003c44 <MX_TIM7_Init+0x64>)
 8003bf2:	4a15      	ldr	r2, [pc, #84]	; (8003c48 <MX_TIM7_Init+0x68>)
 8003bf4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 108-1;
 8003bf6:	4b13      	ldr	r3, [pc, #76]	; (8003c44 <MX_TIM7_Init+0x64>)
 8003bf8:	226b      	movs	r2, #107	; 0x6b
 8003bfa:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bfc:	4b11      	ldr	r3, [pc, #68]	; (8003c44 <MX_TIM7_Init+0x64>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8003c02:	4b10      	ldr	r3, [pc, #64]	; (8003c44 <MX_TIM7_Init+0x64>)
 8003c04:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003c08:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c0a:	4b0e      	ldr	r3, [pc, #56]	; (8003c44 <MX_TIM7_Init+0x64>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003c10:	480c      	ldr	r0, [pc, #48]	; (8003c44 <MX_TIM7_Init+0x64>)
 8003c12:	f004 fceb 	bl	80085ec <HAL_TIM_Base_Init>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003c1c:	f000 f9aa 	bl	8003f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c20:	2300      	movs	r3, #0
 8003c22:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c24:	2300      	movs	r3, #0
 8003c26:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003c28:	1d3b      	adds	r3, r7, #4
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4805      	ldr	r0, [pc, #20]	; (8003c44 <MX_TIM7_Init+0x64>)
 8003c2e:	f005 fe69 	bl	8009904 <HAL_TIMEx_MasterConfigSynchronization>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003c38:	f000 f99c 	bl	8003f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003c3c:	bf00      	nop
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	200003f0 	.word	0x200003f0
 8003c48:	40001400 	.word	0x40001400

08003c4c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c52:	463b      	mov	r3, r7
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]
 8003c58:	605a      	str	r2, [r3, #4]
 8003c5a:	609a      	str	r2, [r3, #8]
 8003c5c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003c5e:	4b16      	ldr	r3, [pc, #88]	; (8003cb8 <MX_TIM9_Init+0x6c>)
 8003c60:	4a16      	ldr	r2, [pc, #88]	; (8003cbc <MX_TIM9_Init+0x70>)
 8003c62:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 216-1;
 8003c64:	4b14      	ldr	r3, [pc, #80]	; (8003cb8 <MX_TIM9_Init+0x6c>)
 8003c66:	22d7      	movs	r2, #215	; 0xd7
 8003c68:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c6a:	4b13      	ldr	r3, [pc, #76]	; (8003cb8 <MX_TIM9_Init+0x6c>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 562-1;
 8003c70:	4b11      	ldr	r3, [pc, #68]	; (8003cb8 <MX_TIM9_Init+0x6c>)
 8003c72:	f240 2231 	movw	r2, #561	; 0x231
 8003c76:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c78:	4b0f      	ldr	r3, [pc, #60]	; (8003cb8 <MX_TIM9_Init+0x6c>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c7e:	4b0e      	ldr	r3, [pc, #56]	; (8003cb8 <MX_TIM9_Init+0x6c>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003c84:	480c      	ldr	r0, [pc, #48]	; (8003cb8 <MX_TIM9_Init+0x6c>)
 8003c86:	f004 fcb1 	bl	80085ec <HAL_TIM_Base_Init>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d001      	beq.n	8003c94 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8003c90:	f000 f970 	bl	8003f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c98:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8003c9a:	463b      	mov	r3, r7
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	4806      	ldr	r0, [pc, #24]	; (8003cb8 <MX_TIM9_Init+0x6c>)
 8003ca0:	f005 f980 	bl	8008fa4 <HAL_TIM_ConfigClockSource>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d001      	beq.n	8003cae <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8003caa:	f000 f963 	bl	8003f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8003cae:	bf00      	nop
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	2000043c 	.word	0x2000043c
 8003cbc:	40014000 	.word	0x40014000

08003cc0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003cc4:	4b0d      	ldr	r3, [pc, #52]	; (8003cfc <MX_TIM14_Init+0x3c>)
 8003cc6:	4a0e      	ldr	r2, [pc, #56]	; (8003d00 <MX_TIM14_Init+0x40>)
 8003cc8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 108-1;
 8003cca:	4b0c      	ldr	r3, [pc, #48]	; (8003cfc <MX_TIM14_Init+0x3c>)
 8003ccc:	226b      	movs	r2, #107	; 0x6b
 8003cce:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cd0:	4b0a      	ldr	r3, [pc, #40]	; (8003cfc <MX_TIM14_Init+0x3c>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 4-1;
 8003cd6:	4b09      	ldr	r3, [pc, #36]	; (8003cfc <MX_TIM14_Init+0x3c>)
 8003cd8:	2203      	movs	r2, #3
 8003cda:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cdc:	4b07      	ldr	r3, [pc, #28]	; (8003cfc <MX_TIM14_Init+0x3c>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ce2:	4b06      	ldr	r3, [pc, #24]	; (8003cfc <MX_TIM14_Init+0x3c>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003ce8:	4804      	ldr	r0, [pc, #16]	; (8003cfc <MX_TIM14_Init+0x3c>)
 8003cea:	f004 fc7f 	bl	80085ec <HAL_TIM_Base_Init>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d001      	beq.n	8003cf8 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8003cf4:	f000 f93e 	bl	8003f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003cf8:	bf00      	nop
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	20000488 	.word	0x20000488
 8003d00:	40002000 	.word	0x40002000

08003d04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003d08:	4b14      	ldr	r3, [pc, #80]	; (8003d5c <MX_USART1_UART_Init+0x58>)
 8003d0a:	4a15      	ldr	r2, [pc, #84]	; (8003d60 <MX_USART1_UART_Init+0x5c>)
 8003d0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003d0e:	4b13      	ldr	r3, [pc, #76]	; (8003d5c <MX_USART1_UART_Init+0x58>)
 8003d10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003d14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003d16:	4b11      	ldr	r3, [pc, #68]	; (8003d5c <MX_USART1_UART_Init+0x58>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003d1c:	4b0f      	ldr	r3, [pc, #60]	; (8003d5c <MX_USART1_UART_Init+0x58>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003d22:	4b0e      	ldr	r3, [pc, #56]	; (8003d5c <MX_USART1_UART_Init+0x58>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003d28:	4b0c      	ldr	r3, [pc, #48]	; (8003d5c <MX_USART1_UART_Init+0x58>)
 8003d2a:	220c      	movs	r2, #12
 8003d2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d2e:	4b0b      	ldr	r3, [pc, #44]	; (8003d5c <MX_USART1_UART_Init+0x58>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d34:	4b09      	ldr	r3, [pc, #36]	; (8003d5c <MX_USART1_UART_Init+0x58>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d3a:	4b08      	ldr	r3, [pc, #32]	; (8003d5c <MX_USART1_UART_Init+0x58>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d40:	4b06      	ldr	r3, [pc, #24]	; (8003d5c <MX_USART1_UART_Init+0x58>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003d46:	4805      	ldr	r0, [pc, #20]	; (8003d5c <MX_USART1_UART_Init+0x58>)
 8003d48:	f005 fe88 	bl	8009a5c <HAL_UART_Init>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003d52:	f000 f90f 	bl	8003f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003d56:	bf00      	nop
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	200004d4 	.word	0x200004d4
 8003d60:	40011000 	.word	0x40011000

08003d64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b08c      	sub	sp, #48	; 0x30
 8003d68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d6a:	f107 031c 	add.w	r3, r7, #28
 8003d6e:	2200      	movs	r2, #0
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	605a      	str	r2, [r3, #4]
 8003d74:	609a      	str	r2, [r3, #8]
 8003d76:	60da      	str	r2, [r3, #12]
 8003d78:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d7a:	4b78      	ldr	r3, [pc, #480]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7e:	4a77      	ldr	r2, [pc, #476]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003d80:	f043 0320 	orr.w	r3, r3, #32
 8003d84:	6313      	str	r3, [r2, #48]	; 0x30
 8003d86:	4b75      	ldr	r3, [pc, #468]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8a:	f003 0320 	and.w	r3, r3, #32
 8003d8e:	61bb      	str	r3, [r7, #24]
 8003d90:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003d92:	4b72      	ldr	r3, [pc, #456]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d96:	4a71      	ldr	r2, [pc, #452]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003d98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d9e:	4b6f      	ldr	r3, [pc, #444]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003da6:	617b      	str	r3, [r7, #20]
 8003da8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003daa:	4b6c      	ldr	r3, [pc, #432]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dae:	4a6b      	ldr	r2, [pc, #428]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003db0:	f043 0301 	orr.w	r3, r3, #1
 8003db4:	6313      	str	r3, [r2, #48]	; 0x30
 8003db6:	4b69      	ldr	r3, [pc, #420]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	613b      	str	r3, [r7, #16]
 8003dc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dc2:	4b66      	ldr	r3, [pc, #408]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc6:	4a65      	ldr	r2, [pc, #404]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003dc8:	f043 0302 	orr.w	r3, r3, #2
 8003dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dce:	4b63      	ldr	r3, [pc, #396]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	60fb      	str	r3, [r7, #12]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003dda:	4b60      	ldr	r3, [pc, #384]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dde:	4a5f      	ldr	r2, [pc, #380]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003de0:	f043 0308 	orr.w	r3, r3, #8
 8003de4:	6313      	str	r3, [r2, #48]	; 0x30
 8003de6:	4b5d      	ldr	r3, [pc, #372]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dea:	f003 0308 	and.w	r3, r3, #8
 8003dee:	60bb      	str	r3, [r7, #8]
 8003df0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003df2:	4b5a      	ldr	r3, [pc, #360]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df6:	4a59      	ldr	r2, [pc, #356]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003df8:	f043 0304 	orr.w	r3, r3, #4
 8003dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dfe:	4b57      	ldr	r3, [pc, #348]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e02:	f003 0304 	and.w	r3, r3, #4
 8003e06:	607b      	str	r3, [r7, #4]
 8003e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e0a:	4b54      	ldr	r3, [pc, #336]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0e:	4a53      	ldr	r2, [pc, #332]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003e10:	f043 0310 	orr.w	r3, r3, #16
 8003e14:	6313      	str	r3, [r2, #48]	; 0x30
 8003e16:	4b51      	ldr	r3, [pc, #324]	; (8003f5c <MX_GPIO_Init+0x1f8>)
 8003e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1a:	f003 0310 	and.w	r3, r3, #16
 8003e1e:	603b      	str	r3, [r7, #0]
 8003e20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USS_Trigger6_GPIO_Port, USS_Trigger6_Pin, GPIO_PIN_RESET);
 8003e22:	2200      	movs	r2, #0
 8003e24:	2180      	movs	r1, #128	; 0x80
 8003e26:	484e      	ldr	r0, [pc, #312]	; (8003f60 <MX_GPIO_Init+0x1fc>)
 8003e28:	f003 fa8a 	bl	8007340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, REDtest_Pin|BLUEtest_Pin, GPIO_PIN_RESET);
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f44f 4182 	mov.w	r1, #16640	; 0x4100
 8003e32:	484c      	ldr	r0, [pc, #304]	; (8003f64 <MX_GPIO_Init+0x200>)
 8003e34:	f003 fa84 	bl	8007340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USS_Trigger2_Pin|Gsig_Pin|Rsig_Pin|Bsig_Pin
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f247 1120 	movw	r1, #28960	; 0x7120
 8003e3e:	484a      	ldr	r0, [pc, #296]	; (8003f68 <MX_GPIO_Init+0x204>)
 8003e40:	f003 fa7e 	bl	8007340 <HAL_GPIO_WritePin>
                          |USS_Trigger1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, USS_Trigger5_Pin|USS_Trigger3_Pin|USS_Trigger4_Pin, GPIO_PIN_RESET);
 8003e44:	2200      	movs	r2, #0
 8003e46:	f44f 51a2 	mov.w	r1, #5184	; 0x1440
 8003e4a:	4848      	ldr	r0, [pc, #288]	; (8003f6c <MX_GPIO_Init+0x208>)
 8003e4c:	f003 fa78 	bl	8007340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USS_Trigger6_Pin */
  GPIO_InitStruct.Pin = USS_Trigger6_Pin;
 8003e50:	2380      	movs	r3, #128	; 0x80
 8003e52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e54:	2301      	movs	r3, #1
 8003e56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USS_Trigger6_GPIO_Port, &GPIO_InitStruct);
 8003e60:	f107 031c 	add.w	r3, r7, #28
 8003e64:	4619      	mov	r1, r3
 8003e66:	483e      	ldr	r0, [pc, #248]	; (8003f60 <MX_GPIO_Init+0x1fc>)
 8003e68:	f003 f8a6 	bl	8006fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USS_Data6_Pin */
  GPIO_InitStruct.Pin = USS_Data6_Pin;
 8003e6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003e72:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003e76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USS_Data6_GPIO_Port, &GPIO_InitStruct);
 8003e7c:	f107 031c 	add.w	r3, r7, #28
 8003e80:	4619      	mov	r1, r3
 8003e82:	4838      	ldr	r0, [pc, #224]	; (8003f64 <MX_GPIO_Init+0x200>)
 8003e84:	f003 f898 	bl	8006fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : REDtest_Pin BLUEtest_Pin */
  GPIO_InitStruct.Pin = REDtest_Pin|BLUEtest_Pin;
 8003e88:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 8003e8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e92:	2300      	movs	r3, #0
 8003e94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e96:	2300      	movs	r3, #0
 8003e98:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e9a:	f107 031c 	add.w	r3, r7, #28
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	4830      	ldr	r0, [pc, #192]	; (8003f64 <MX_GPIO_Init+0x200>)
 8003ea2:	f003 f889 	bl	8006fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Trigger2_Pin Gsig_Pin Rsig_Pin Bsig_Pin
                           USS_Trigger1_Pin */
  GPIO_InitStruct.Pin = USS_Trigger2_Pin|Gsig_Pin|Rsig_Pin|Bsig_Pin
 8003ea6:	f247 1320 	movw	r3, #28960	; 0x7120
 8003eaa:	61fb      	str	r3, [r7, #28]
                          |USS_Trigger1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eac:	2301      	movs	r3, #1
 8003eae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003eb8:	f107 031c 	add.w	r3, r7, #28
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	482a      	ldr	r0, [pc, #168]	; (8003f68 <MX_GPIO_Init+0x204>)
 8003ec0:	f003 f87a 	bl	8006fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Data2_Pin USS_Data4_Pin USS_Data1_Pin */
  GPIO_InitStruct.Pin = USS_Data2_Pin|USS_Data4_Pin|USS_Data1_Pin;
 8003ec4:	f44f 7311 	mov.w	r3, #580	; 0x244
 8003ec8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003eca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003ece:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ed4:	f107 031c 	add.w	r3, r7, #28
 8003ed8:	4619      	mov	r1, r3
 8003eda:	4823      	ldr	r0, [pc, #140]	; (8003f68 <MX_GPIO_Init+0x204>)
 8003edc:	f003 f86c 	bl	8006fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Trigger5_Pin USS_Trigger3_Pin USS_Trigger4_Pin */
  GPIO_InitStruct.Pin = USS_Trigger5_Pin|USS_Trigger3_Pin|USS_Trigger4_Pin;
 8003ee0:	f44f 53a2 	mov.w	r3, #5184	; 0x1440
 8003ee4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eea:	2300      	movs	r3, #0
 8003eec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ef2:	f107 031c 	add.w	r3, r7, #28
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	481c      	ldr	r0, [pc, #112]	; (8003f6c <MX_GPIO_Init+0x208>)
 8003efa:	f003 f85d 	bl	8006fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USS_Data5_Pin USS_Data3_Pin */
  GPIO_InitStruct.Pin = USS_Data5_Pin|USS_Data3_Pin;
 8003efe:	f44f 6308 	mov.w	r3, #2176	; 0x880
 8003f02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f04:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003f08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f0e:	f107 031c 	add.w	r3, r7, #28
 8003f12:	4619      	mov	r1, r3
 8003f14:	4815      	ldr	r0, [pc, #84]	; (8003f6c <MX_GPIO_Init+0x208>)
 8003f16:	f003 f84f 	bl	8006fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : evt_rxpin_Pin */
  GPIO_InitStruct.Pin = evt_rxpin_Pin;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003f1e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003f22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f24:	2301      	movs	r3, #1
 8003f26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(evt_rxpin_GPIO_Port, &GPIO_InitStruct);
 8003f28:	f107 031c 	add.w	r3, r7, #28
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	4810      	ldr	r0, [pc, #64]	; (8003f70 <MX_GPIO_Init+0x20c>)
 8003f30:	f003 f842 	bl	8006fb8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003f34:	2200      	movs	r2, #0
 8003f36:	2100      	movs	r1, #0
 8003f38:	2017      	movs	r0, #23
 8003f3a:	f002 fff8 	bl	8006f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003f3e:	2017      	movs	r0, #23
 8003f40:	f003 f811 	bl	8006f66 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003f44:	2200      	movs	r2, #0
 8003f46:	2100      	movs	r1, #0
 8003f48:	2028      	movs	r0, #40	; 0x28
 8003f4a:	f002 fff0 	bl	8006f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003f4e:	2028      	movs	r0, #40	; 0x28
 8003f50:	f003 f809 	bl	8006f66 <HAL_NVIC_EnableIRQ>

}
 8003f54:	bf00      	nop
 8003f56:	3730      	adds	r7, #48	; 0x30
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	40023800 	.word	0x40023800
 8003f60:	40021400 	.word	0x40021400
 8003f64:	40020400 	.word	0x40020400
 8003f68:	40020c00 	.word	0x40020c00
 8003f6c:	40020800 	.word	0x40020800
 8003f70:	40021000 	.word	0x40021000

08003f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003f78:	b672      	cpsid	i
}
 8003f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003f7c:	e7fe      	b.n	8003f7c <Error_Handler+0x8>

08003f7e <velocityMode>:

#include "motor_driver_114.h"
#include "define.h"

void velocityMode()
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b084      	sub	sp, #16
 8003f82:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003f84:	2300      	movs	r3, #0
 8003f86:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2f;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	1c5a      	adds	r2, r3, #1
 8003f8c:	60fa      	str	r2, [r7, #12]
 8003f8e:	3310      	adds	r3, #16
 8003f90:	443b      	add	r3, r7
 8003f92:	222f      	movs	r2, #47	; 0x2f
 8003f94:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	1c5a      	adds	r2, r3, #1
 8003f9c:	60fa      	str	r2, [r7, #12]
 8003f9e:	3310      	adds	r3, #16
 8003fa0:	443b      	add	r3, r7
 8003fa2:	2260      	movs	r2, #96	; 0x60
 8003fa4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	1c5a      	adds	r2, r3, #1
 8003fac:	60fa      	str	r2, [r7, #12]
 8003fae:	3310      	adds	r3, #16
 8003fb0:	443b      	add	r3, r7
 8003fb2:	2260      	movs	r2, #96	; 0x60
 8003fb4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	1c5a      	adds	r2, r3, #1
 8003fbc:	60fa      	str	r2, [r7, #12]
 8003fbe:	3310      	adds	r3, #16
 8003fc0:	443b      	add	r3, r7
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	1c5a      	adds	r2, r3, #1
 8003fcc:	60fa      	str	r2, [r7, #12]
 8003fce:	3310      	adds	r3, #16
 8003fd0:	443b      	add	r3, r7
 8003fd2:	2203      	movs	r2, #3
 8003fd4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	1c5a      	adds	r2, r3, #1
 8003fdc:	60fa      	str	r2, [r7, #12]
 8003fde:	3310      	adds	r3, #16
 8003fe0:	443b      	add	r3, r7
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	1c5a      	adds	r2, r3, #1
 8003fec:	60fa      	str	r2, [r7, #12]
 8003fee:	3310      	adds	r3, #16
 8003ff0:	443b      	add	r3, r7
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8003ff8:	1d3a      	adds	r2, r7, #4
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	2200      	movs	r2, #0
 8004000:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004002:	1d39      	adds	r1, r7, #4
 8004004:	2300      	movs	r3, #0
 8004006:	2208      	movs	r2, #8
 8004008:	f240 6001 	movw	r0, #1537	; 0x601
 800400c:	f7ff fa32 	bl	8003474 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8004010:	2064      	movs	r0, #100	; 0x64
 8004012:	f001 fba3 	bl	800575c <HAL_Delay>
}
 8004016:	bf00      	nop
 8004018:	3710      	adds	r7, #16
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}

0800401e <synchronousMode>:

void synchronousMode()
{
 800401e:	b580      	push	{r7, lr}
 8004020:	b084      	sub	sp, #16
 8004022:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8004024:	2300      	movs	r3, #0
 8004026:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	1c5a      	adds	r2, r3, #1
 800402c:	60fa      	str	r2, [r7, #12]
 800402e:	3310      	adds	r3, #16
 8004030:	443b      	add	r3, r7
 8004032:	222b      	movs	r2, #43	; 0x2b
 8004034:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x0f;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	1c5a      	adds	r2, r3, #1
 800403c:	60fa      	str	r2, [r7, #12]
 800403e:	3310      	adds	r3, #16
 8004040:	443b      	add	r3, r7
 8004042:	220f      	movs	r2, #15
 8004044:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	1c5a      	adds	r2, r3, #1
 800404c:	60fa      	str	r2, [r7, #12]
 800404e:	3310      	adds	r3, #16
 8004050:	443b      	add	r3, r7
 8004052:	2220      	movs	r2, #32
 8004054:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	1c5a      	adds	r2, r3, #1
 800405c:	60fa      	str	r2, [r7, #12]
 800405e:	3310      	adds	r3, #16
 8004060:	443b      	add	r3, r7
 8004062:	2200      	movs	r2, #0
 8004064:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x01;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	1c5a      	adds	r2, r3, #1
 800406c:	60fa      	str	r2, [r7, #12]
 800406e:	3310      	adds	r3, #16
 8004070:	443b      	add	r3, r7
 8004072:	2201      	movs	r2, #1
 8004074:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	1c5a      	adds	r2, r3, #1
 800407c:	60fa      	str	r2, [r7, #12]
 800407e:	3310      	adds	r3, #16
 8004080:	443b      	add	r3, r7
 8004082:	2200      	movs	r2, #0
 8004084:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	60fa      	str	r2, [r7, #12]
 800408e:	3310      	adds	r3, #16
 8004090:	443b      	add	r3, r7
 8004092:	2200      	movs	r2, #0
 8004094:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8004098:	1d3a      	adds	r2, r7, #4
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	4413      	add	r3, r2
 800409e:	2200      	movs	r2, #0
 80040a0:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80040a2:	1d39      	adds	r1, r7, #4
 80040a4:	2300      	movs	r3, #0
 80040a6:	2208      	movs	r2, #8
 80040a8:	f240 6001 	movw	r0, #1537	; 0x601
 80040ac:	f7ff f9e2 	bl	8003474 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 80040b0:	2064      	movs	r0, #100	; 0x64
 80040b2:	f001 fb53 	bl	800575c <HAL_Delay>
}
 80040b6:	bf00      	nop
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <settingEnc>:

void settingEnc(int16_t enc)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b086      	sub	sp, #24
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	4603      	mov	r3, r0
 80040c6:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 80040c8:	2300      	movs	r3, #0
 80040ca:	617b      	str	r3, [r7, #20]
 80040cc:	e055      	b.n	800417a <settingEnc+0xbc>
    {
        int index = 0;
 80040ce:	2300      	movs	r3, #0
 80040d0:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1c5a      	adds	r2, r3, #1
 80040d6:	613a      	str	r2, [r7, #16]
 80040d8:	3318      	adds	r3, #24
 80040da:	443b      	add	r3, r7
 80040dc:	222b      	movs	r2, #43	; 0x2b
 80040de:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x0e;
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1c5a      	adds	r2, r3, #1
 80040e6:	613a      	str	r2, [r7, #16]
 80040e8:	3318      	adds	r3, #24
 80040ea:	443b      	add	r3, r7
 80040ec:	220e      	movs	r2, #14
 80040ee:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	1c5a      	adds	r2, r3, #1
 80040f6:	613a      	str	r2, [r7, #16]
 80040f8:	3318      	adds	r3, #24
 80040fa:	443b      	add	r3, r7
 80040fc:	2220      	movs	r2, #32
 80040fe:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	b2da      	uxtb	r2, r3
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	1c59      	adds	r1, r3, #1
 800410a:	6139      	str	r1, [r7, #16]
 800410c:	3201      	adds	r2, #1
 800410e:	b2d2      	uxtb	r2, r2
 8004110:	3318      	adds	r3, #24
 8004112:	443b      	add	r3, r7
 8004114:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (enc & 0xff);
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	1c5a      	adds	r2, r3, #1
 800411c:	613a      	str	r2, [r7, #16]
 800411e:	88fa      	ldrh	r2, [r7, #6]
 8004120:	b2d2      	uxtb	r2, r2
 8004122:	3318      	adds	r3, #24
 8004124:	443b      	add	r3, r7
 8004126:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (enc>>8) & 0xff;
 800412a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800412e:	121b      	asrs	r3, r3, #8
 8004130:	b219      	sxth	r1, r3
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1c5a      	adds	r2, r3, #1
 8004136:	613a      	str	r2, [r7, #16]
 8004138:	b2ca      	uxtb	r2, r1
 800413a:	3318      	adds	r3, #24
 800413c:	443b      	add	r3, r7
 800413e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1c5a      	adds	r2, r3, #1
 8004146:	613a      	str	r2, [r7, #16]
 8004148:	3318      	adds	r3, #24
 800414a:	443b      	add	r3, r7
 800414c:	2200      	movs	r2, #0
 800414e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004152:	f107 0208 	add.w	r2, r7, #8
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	4413      	add	r3, r2
 800415a:	2200      	movs	r2, #0
 800415c:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800415e:	f107 0108 	add.w	r1, r7, #8
 8004162:	2300      	movs	r3, #0
 8004164:	2208      	movs	r2, #8
 8004166:	f240 6001 	movw	r0, #1537	; 0x601
 800416a:	f7ff f983 	bl	8003474 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 800416e:	2064      	movs	r0, #100	; 0x64
 8004170:	f001 faf4 	bl	800575c <HAL_Delay>
    for(int i=0;i<2;i++)
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	3301      	adds	r3, #1
 8004178:	617b      	str	r3, [r7, #20]
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	2b01      	cmp	r3, #1
 800417e:	dda6      	ble.n	80040ce <settingEnc+0x10>
    }
}
 8004180:	bf00      	nop
 8004182:	bf00      	nop
 8004184:	3718      	adds	r7, #24
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <settingPole>:

void settingPole(int16_t pole)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b086      	sub	sp, #24
 800418e:	af00      	add	r7, sp, #0
 8004190:	4603      	mov	r3, r0
 8004192:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8004194:	2300      	movs	r3, #0
 8004196:	617b      	str	r3, [r7, #20]
 8004198:	e055      	b.n	8004246 <settingPole+0xbc>
    {
        int index = 0;
 800419a:	2300      	movs	r3, #0
 800419c:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1c5a      	adds	r2, r3, #1
 80041a2:	613a      	str	r2, [r7, #16]
 80041a4:	3318      	adds	r3, #24
 80041a6:	443b      	add	r3, r7
 80041a8:	222b      	movs	r2, #43	; 0x2b
 80041aa:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x0c;
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	1c5a      	adds	r2, r3, #1
 80041b2:	613a      	str	r2, [r7, #16]
 80041b4:	3318      	adds	r3, #24
 80041b6:	443b      	add	r3, r7
 80041b8:	220c      	movs	r2, #12
 80041ba:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1c5a      	adds	r2, r3, #1
 80041c2:	613a      	str	r2, [r7, #16]
 80041c4:	3318      	adds	r3, #24
 80041c6:	443b      	add	r3, r7
 80041c8:	2220      	movs	r2, #32
 80041ca:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	b2da      	uxtb	r2, r3
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	1c59      	adds	r1, r3, #1
 80041d6:	6139      	str	r1, [r7, #16]
 80041d8:	3201      	adds	r2, #1
 80041da:	b2d2      	uxtb	r2, r2
 80041dc:	3318      	adds	r3, #24
 80041de:	443b      	add	r3, r7
 80041e0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (pole & 0xff);
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1c5a      	adds	r2, r3, #1
 80041e8:	613a      	str	r2, [r7, #16]
 80041ea:	88fa      	ldrh	r2, [r7, #6]
 80041ec:	b2d2      	uxtb	r2, r2
 80041ee:	3318      	adds	r3, #24
 80041f0:	443b      	add	r3, r7
 80041f2:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (pole>>8) & 0xff;
 80041f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041fa:	121b      	asrs	r3, r3, #8
 80041fc:	b219      	sxth	r1, r3
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	1c5a      	adds	r2, r3, #1
 8004202:	613a      	str	r2, [r7, #16]
 8004204:	b2ca      	uxtb	r2, r1
 8004206:	3318      	adds	r3, #24
 8004208:	443b      	add	r3, r7
 800420a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1c5a      	adds	r2, r3, #1
 8004212:	613a      	str	r2, [r7, #16]
 8004214:	3318      	adds	r3, #24
 8004216:	443b      	add	r3, r7
 8004218:	2200      	movs	r2, #0
 800421a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 800421e:	f107 0208 	add.w	r2, r7, #8
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	4413      	add	r3, r2
 8004226:	2200      	movs	r2, #0
 8004228:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800422a:	f107 0108 	add.w	r1, r7, #8
 800422e:	2300      	movs	r3, #0
 8004230:	2208      	movs	r2, #8
 8004232:	f240 6001 	movw	r0, #1537	; 0x601
 8004236:	f7ff f91d 	bl	8003474 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 800423a:	2064      	movs	r0, #100	; 0x64
 800423c:	f001 fa8e 	bl	800575c <HAL_Delay>
    for(int i=0;i<2;i++)
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	3301      	adds	r3, #1
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	2b01      	cmp	r3, #1
 800424a:	dda6      	ble.n	800419a <settingPole+0x10>
    }
}
 800424c:	bf00      	nop
 800424e:	bf00      	nop
 8004250:	3718      	adds	r7, #24
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <settingBreak>:

void settingBreak(uint8_t enable)
{
 8004256:	b580      	push	{r7, lr}
 8004258:	b086      	sub	sp, #24
 800425a:	af00      	add	r7, sp, #0
 800425c:	4603      	mov	r3, r0
 800425e:	71fb      	strb	r3, [r7, #7]
    char buf[8];
    int index = 0;
 8004260:	2300      	movs	r3, #0
 8004262:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x2b;
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	1c5a      	adds	r2, r3, #1
 8004268:	617a      	str	r2, [r7, #20]
 800426a:	3318      	adds	r3, #24
 800426c:	443b      	add	r3, r7
 800426e:	222b      	movs	r2, #43	; 0x2b
 8004270:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x07;
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	1c5a      	adds	r2, r3, #1
 8004278:	617a      	str	r2, [r7, #20]
 800427a:	3318      	adds	r3, #24
 800427c:	443b      	add	r3, r7
 800427e:	2207      	movs	r2, #7
 8004280:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	1c5a      	adds	r2, r3, #1
 8004288:	617a      	str	r2, [r7, #20]
 800428a:	3318      	adds	r3, #24
 800428c:	443b      	add	r3, r7
 800428e:	2220      	movs	r2, #32
 8004290:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	1c5a      	adds	r2, r3, #1
 8004298:	617a      	str	r2, [r7, #20]
 800429a:	3318      	adds	r3, #24
 800429c:	443b      	add	r3, r7
 800429e:	2200      	movs	r2, #0
 80042a0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (char)enable;
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	1c5a      	adds	r2, r3, #1
 80042a8:	617a      	str	r2, [r7, #20]
 80042aa:	3318      	adds	r3, #24
 80042ac:	443b      	add	r3, r7
 80042ae:	79fa      	ldrb	r2, [r7, #7]
 80042b0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	1c5a      	adds	r2, r3, #1
 80042b8:	617a      	str	r2, [r7, #20]
 80042ba:	3318      	adds	r3, #24
 80042bc:	443b      	add	r3, r7
 80042be:	2200      	movs	r2, #0
 80042c0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	1c5a      	adds	r2, r3, #1
 80042c8:	617a      	str	r2, [r7, #20]
 80042ca:	3318      	adds	r3, #24
 80042cc:	443b      	add	r3, r7
 80042ce:	2200      	movs	r2, #0
 80042d0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 80042d4:	f107 020c 	add.w	r2, r7, #12
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	4413      	add	r3, r2
 80042dc:	2200      	movs	r2, #0
 80042de:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80042e0:	f107 010c 	add.w	r1, r7, #12
 80042e4:	2300      	movs	r3, #0
 80042e6:	2208      	movs	r2, #8
 80042e8:	f240 6001 	movw	r0, #1537	; 0x601
 80042ec:	f7ff f8c2 	bl	8003474 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 80042f0:	2064      	movs	r0, #100	; 0x64
 80042f2:	f001 fa33 	bl	800575c <HAL_Delay>
}
 80042f6:	bf00      	nop
 80042f8:	3718      	adds	r7, #24
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <settingMaxRPM>:

void settingMaxRPM(int16_t rpm)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b086      	sub	sp, #24
 8004302:	af00      	add	r7, sp, #0
 8004304:	4603      	mov	r3, r0
 8004306:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    int index = 0;
 8004308:	2300      	movs	r3, #0
 800430a:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x2b;
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	1c5a      	adds	r2, r3, #1
 8004310:	617a      	str	r2, [r7, #20]
 8004312:	3318      	adds	r3, #24
 8004314:	443b      	add	r3, r7
 8004316:	222b      	movs	r2, #43	; 0x2b
 8004318:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x08;
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	1c5a      	adds	r2, r3, #1
 8004320:	617a      	str	r2, [r7, #20]
 8004322:	3318      	adds	r3, #24
 8004324:	443b      	add	r3, r7
 8004326:	2208      	movs	r2, #8
 8004328:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	1c5a      	adds	r2, r3, #1
 8004330:	617a      	str	r2, [r7, #20]
 8004332:	3318      	adds	r3, #24
 8004334:	443b      	add	r3, r7
 8004336:	2220      	movs	r2, #32
 8004338:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	1c5a      	adds	r2, r3, #1
 8004340:	617a      	str	r2, [r7, #20]
 8004342:	3318      	adds	r3, #24
 8004344:	443b      	add	r3, r7
 8004346:	2200      	movs	r2, #0
 8004348:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (rpm & 0xff);
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	1c5a      	adds	r2, r3, #1
 8004350:	617a      	str	r2, [r7, #20]
 8004352:	88fa      	ldrh	r2, [r7, #6]
 8004354:	b2d2      	uxtb	r2, r2
 8004356:	3318      	adds	r3, #24
 8004358:	443b      	add	r3, r7
 800435a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (rpm>>8) & 0xff;
 800435e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004362:	121b      	asrs	r3, r3, #8
 8004364:	b219      	sxth	r1, r3
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	1c5a      	adds	r2, r3, #1
 800436a:	617a      	str	r2, [r7, #20]
 800436c:	b2ca      	uxtb	r2, r1
 800436e:	3318      	adds	r3, #24
 8004370:	443b      	add	r3, r7
 8004372:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	1c5a      	adds	r2, r3, #1
 800437a:	617a      	str	r2, [r7, #20]
 800437c:	3318      	adds	r3, #24
 800437e:	443b      	add	r3, r7
 8004380:	2200      	movs	r2, #0
 8004382:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8004386:	f107 020c 	add.w	r2, r7, #12
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	4413      	add	r3, r2
 800438e:	2200      	movs	r2, #0
 8004390:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004392:	f107 010c 	add.w	r1, r7, #12
 8004396:	2300      	movs	r3, #0
 8004398:	2208      	movs	r2, #8
 800439a:	f240 6001 	movw	r0, #1537	; 0x601
 800439e:	f7ff f869 	bl	8003474 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 80043a2:	2064      	movs	r0, #100	; 0x64
 80043a4:	f001 f9da 	bl	800575c <HAL_Delay>
}
 80043a8:	bf00      	nop
 80043aa:	3718      	adds	r7, #24
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <settingRatedCurrent>:

void settingRatedCurrent(double curr)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	ed87 0b00 	vstr	d0, [r7]
    char buf[8];
    for(int i=0;i<2;i++)
 80043ba:	2300      	movs	r3, #0
 80043bc:	617b      	str	r3, [r7, #20]
 80043be:	e05e      	b.n	800447e <settingRatedCurrent+0xce>
    {
        int index = 0;
 80043c0:	2300      	movs	r3, #0
 80043c2:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	1c5a      	adds	r2, r3, #1
 80043c8:	613a      	str	r2, [r7, #16]
 80043ca:	3318      	adds	r3, #24
 80043cc:	443b      	add	r3, r7
 80043ce:	222b      	movs	r2, #43	; 0x2b
 80043d0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x14;
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	1c5a      	adds	r2, r3, #1
 80043d8:	613a      	str	r2, [r7, #16]
 80043da:	3318      	adds	r3, #24
 80043dc:	443b      	add	r3, r7
 80043de:	2214      	movs	r2, #20
 80043e0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	1c5a      	adds	r2, r3, #1
 80043e8:	613a      	str	r2, [r7, #16]
 80043ea:	3318      	adds	r3, #24
 80043ec:	443b      	add	r3, r7
 80043ee:	2220      	movs	r2, #32
 80043f0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	b2da      	uxtb	r2, r3
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	1c59      	adds	r1, r3, #1
 80043fc:	6139      	str	r1, [r7, #16]
 80043fe:	3201      	adds	r2, #1
 8004400:	b2d2      	uxtb	r2, r2
 8004402:	3318      	adds	r3, #24
 8004404:	443b      	add	r3, r7
 8004406:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (int)(curr*10);
 800440a:	f04f 0200 	mov.w	r2, #0
 800440e:	4b20      	ldr	r3, [pc, #128]	; (8004490 <settingRatedCurrent+0xe0>)
 8004410:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004414:	f7fc f908 	bl	8000628 <__aeabi_dmul>
 8004418:	4602      	mov	r2, r0
 800441a:	460b      	mov	r3, r1
 800441c:	4610      	mov	r0, r2
 800441e:	4619      	mov	r1, r3
 8004420:	f7fc fb9c 	bl	8000b5c <__aeabi_d2iz>
 8004424:	4601      	mov	r1, r0
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	1c5a      	adds	r2, r3, #1
 800442a:	613a      	str	r2, [r7, #16]
 800442c:	b2ca      	uxtb	r2, r1
 800442e:	3318      	adds	r3, #24
 8004430:	443b      	add	r3, r7
 8004432:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	1c5a      	adds	r2, r3, #1
 800443a:	613a      	str	r2, [r7, #16]
 800443c:	3318      	adds	r3, #24
 800443e:	443b      	add	r3, r7
 8004440:	2200      	movs	r2, #0
 8004442:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1c5a      	adds	r2, r3, #1
 800444a:	613a      	str	r2, [r7, #16]
 800444c:	3318      	adds	r3, #24
 800444e:	443b      	add	r3, r7
 8004450:	2200      	movs	r2, #0
 8004452:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004456:	f107 0208 	add.w	r2, r7, #8
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	4413      	add	r3, r2
 800445e:	2200      	movs	r2, #0
 8004460:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004462:	f107 0108 	add.w	r1, r7, #8
 8004466:	2300      	movs	r3, #0
 8004468:	2208      	movs	r2, #8
 800446a:	f240 6001 	movw	r0, #1537	; 0x601
 800446e:	f7ff f801 	bl	8003474 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8004472:	2064      	movs	r0, #100	; 0x64
 8004474:	f001 f972 	bl	800575c <HAL_Delay>
    for(int i=0;i<2;i++)
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	3301      	adds	r3, #1
 800447c:	617b      	str	r3, [r7, #20]
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	2b01      	cmp	r3, #1
 8004482:	dd9d      	ble.n	80043c0 <settingRatedCurrent+0x10>
    }
}
 8004484:	bf00      	nop
 8004486:	bf00      	nop
 8004488:	3718      	adds	r7, #24
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	40240000 	.word	0x40240000

08004494 <settingMaxCurrent>:

void settingMaxCurrent(double curr)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b086      	sub	sp, #24
 8004498:	af00      	add	r7, sp, #0
 800449a:	ed87 0b00 	vstr	d0, [r7]
    char buf[8];
    for(int i=0;i<2;i++)
 800449e:	2300      	movs	r3, #0
 80044a0:	617b      	str	r3, [r7, #20]
 80044a2:	e05e      	b.n	8004562 <settingMaxCurrent+0xce>
    {
        int index = 0;
 80044a4:	2300      	movs	r3, #0
 80044a6:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1c5a      	adds	r2, r3, #1
 80044ac:	613a      	str	r2, [r7, #16]
 80044ae:	3318      	adds	r3, #24
 80044b0:	443b      	add	r3, r7
 80044b2:	222b      	movs	r2, #43	; 0x2b
 80044b4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x15;
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1c5a      	adds	r2, r3, #1
 80044bc:	613a      	str	r2, [r7, #16]
 80044be:	3318      	adds	r3, #24
 80044c0:	443b      	add	r3, r7
 80044c2:	2215      	movs	r2, #21
 80044c4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	1c5a      	adds	r2, r3, #1
 80044cc:	613a      	str	r2, [r7, #16]
 80044ce:	3318      	adds	r3, #24
 80044d0:	443b      	add	r3, r7
 80044d2:	2220      	movs	r2, #32
 80044d4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	b2da      	uxtb	r2, r3
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	1c59      	adds	r1, r3, #1
 80044e0:	6139      	str	r1, [r7, #16]
 80044e2:	3201      	adds	r2, #1
 80044e4:	b2d2      	uxtb	r2, r2
 80044e6:	3318      	adds	r3, #24
 80044e8:	443b      	add	r3, r7
 80044ea:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (int)(curr*10);
 80044ee:	f04f 0200 	mov.w	r2, #0
 80044f2:	4b20      	ldr	r3, [pc, #128]	; (8004574 <settingMaxCurrent+0xe0>)
 80044f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80044f8:	f7fc f896 	bl	8000628 <__aeabi_dmul>
 80044fc:	4602      	mov	r2, r0
 80044fe:	460b      	mov	r3, r1
 8004500:	4610      	mov	r0, r2
 8004502:	4619      	mov	r1, r3
 8004504:	f7fc fb2a 	bl	8000b5c <__aeabi_d2iz>
 8004508:	4601      	mov	r1, r0
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	1c5a      	adds	r2, r3, #1
 800450e:	613a      	str	r2, [r7, #16]
 8004510:	b2ca      	uxtb	r2, r1
 8004512:	3318      	adds	r3, #24
 8004514:	443b      	add	r3, r7
 8004516:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1c5a      	adds	r2, r3, #1
 800451e:	613a      	str	r2, [r7, #16]
 8004520:	3318      	adds	r3, #24
 8004522:	443b      	add	r3, r7
 8004524:	2200      	movs	r2, #0
 8004526:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1c5a      	adds	r2, r3, #1
 800452e:	613a      	str	r2, [r7, #16]
 8004530:	3318      	adds	r3, #24
 8004532:	443b      	add	r3, r7
 8004534:	2200      	movs	r2, #0
 8004536:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 800453a:	f107 0208 	add.w	r2, r7, #8
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	4413      	add	r3, r2
 8004542:	2200      	movs	r2, #0
 8004544:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004546:	f107 0108 	add.w	r1, r7, #8
 800454a:	2300      	movs	r3, #0
 800454c:	2208      	movs	r2, #8
 800454e:	f240 6001 	movw	r0, #1537	; 0x601
 8004552:	f7fe ff8f 	bl	8003474 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8004556:	2064      	movs	r0, #100	; 0x64
 8004558:	f001 f900 	bl	800575c <HAL_Delay>
    for(int i=0;i<2;i++)
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	3301      	adds	r3, #1
 8004560:	617b      	str	r3, [r7, #20]
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	2b01      	cmp	r3, #1
 8004566:	dd9d      	ble.n	80044a4 <settingMaxCurrent+0x10>
    }
}
 8004568:	bf00      	nop
 800456a:	bf00      	nop
 800456c:	3718      	adds	r7, #24
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	40240000 	.word	0x40240000

08004578 <settingHallOffset>:

void settingHallOffset(int16_t degree)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b086      	sub	sp, #24
 800457c:	af00      	add	r7, sp, #0
 800457e:	4603      	mov	r3, r0
 8004580:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8004582:	2300      	movs	r3, #0
 8004584:	617b      	str	r3, [r7, #20]
 8004586:	e055      	b.n	8004634 <settingHallOffset+0xbc>
    {
        int index = 0;
 8004588:	2300      	movs	r3, #0
 800458a:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	1c5a      	adds	r2, r3, #1
 8004590:	613a      	str	r2, [r7, #16]
 8004592:	3318      	adds	r3, #24
 8004594:	443b      	add	r3, r7
 8004596:	222b      	movs	r2, #43	; 0x2b
 8004598:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x11;
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	1c5a      	adds	r2, r3, #1
 80045a0:	613a      	str	r2, [r7, #16]
 80045a2:	3318      	adds	r3, #24
 80045a4:	443b      	add	r3, r7
 80045a6:	2211      	movs	r2, #17
 80045a8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	1c5a      	adds	r2, r3, #1
 80045b0:	613a      	str	r2, [r7, #16]
 80045b2:	3318      	adds	r3, #24
 80045b4:	443b      	add	r3, r7
 80045b6:	2220      	movs	r2, #32
 80045b8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	b2da      	uxtb	r2, r3
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	1c59      	adds	r1, r3, #1
 80045c4:	6139      	str	r1, [r7, #16]
 80045c6:	3201      	adds	r2, #1
 80045c8:	b2d2      	uxtb	r2, r2
 80045ca:	3318      	adds	r3, #24
 80045cc:	443b      	add	r3, r7
 80045ce:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (degree & 0xff);
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	1c5a      	adds	r2, r3, #1
 80045d6:	613a      	str	r2, [r7, #16]
 80045d8:	88fa      	ldrh	r2, [r7, #6]
 80045da:	b2d2      	uxtb	r2, r2
 80045dc:	3318      	adds	r3, #24
 80045de:	443b      	add	r3, r7
 80045e0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (degree>>8) & 0xff;
 80045e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045e8:	121b      	asrs	r3, r3, #8
 80045ea:	b219      	sxth	r1, r3
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	1c5a      	adds	r2, r3, #1
 80045f0:	613a      	str	r2, [r7, #16]
 80045f2:	b2ca      	uxtb	r2, r1
 80045f4:	3318      	adds	r3, #24
 80045f6:	443b      	add	r3, r7
 80045f8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	1c5a      	adds	r2, r3, #1
 8004600:	613a      	str	r2, [r7, #16]
 8004602:	3318      	adds	r3, #24
 8004604:	443b      	add	r3, r7
 8004606:	2200      	movs	r2, #0
 8004608:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 800460c:	f107 0208 	add.w	r2, r7, #8
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	4413      	add	r3, r2
 8004614:	2200      	movs	r2, #0
 8004616:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004618:	f107 0108 	add.w	r1, r7, #8
 800461c:	2300      	movs	r3, #0
 800461e:	2208      	movs	r2, #8
 8004620:	f240 6001 	movw	r0, #1537	; 0x601
 8004624:	f7fe ff26 	bl	8003474 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8004628:	2064      	movs	r0, #100	; 0x64
 800462a:	f001 f897 	bl	800575c <HAL_Delay>
    for(int i=0;i<2;i++)
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	3301      	adds	r3, #1
 8004632:	617b      	str	r3, [r7, #20]
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	2b01      	cmp	r3, #1
 8004638:	dda6      	ble.n	8004588 <settingHallOffset+0x10>
    }
}
 800463a:	bf00      	nop
 800463c:	bf00      	nop
 800463e:	3718      	adds	r7, #24
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <save>:

void save()
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 800464a:	2300      	movs	r3, #0
 800464c:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	60fa      	str	r2, [r7, #12]
 8004654:	3310      	adds	r3, #16
 8004656:	443b      	add	r3, r7
 8004658:	222b      	movs	r2, #43	; 0x2b
 800465a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x10;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	60fa      	str	r2, [r7, #12]
 8004664:	3310      	adds	r3, #16
 8004666:	443b      	add	r3, r7
 8004668:	2210      	movs	r2, #16
 800466a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	1c5a      	adds	r2, r3, #1
 8004672:	60fa      	str	r2, [r7, #12]
 8004674:	3310      	adds	r3, #16
 8004676:	443b      	add	r3, r7
 8004678:	2220      	movs	r2, #32
 800467a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	1c5a      	adds	r2, r3, #1
 8004682:	60fa      	str	r2, [r7, #12]
 8004684:	3310      	adds	r3, #16
 8004686:	443b      	add	r3, r7
 8004688:	2200      	movs	r2, #0
 800468a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x01;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	1c5a      	adds	r2, r3, #1
 8004692:	60fa      	str	r2, [r7, #12]
 8004694:	3310      	adds	r3, #16
 8004696:	443b      	add	r3, r7
 8004698:	2201      	movs	r2, #1
 800469a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] =  0x00;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	1c5a      	adds	r2, r3, #1
 80046a2:	60fa      	str	r2, [r7, #12]
 80046a4:	3310      	adds	r3, #16
 80046a6:	443b      	add	r3, r7
 80046a8:	2200      	movs	r2, #0
 80046aa:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	1c5a      	adds	r2, r3, #1
 80046b2:	60fa      	str	r2, [r7, #12]
 80046b4:	3310      	adds	r3, #16
 80046b6:	443b      	add	r3, r7
 80046b8:	2200      	movs	r2, #0
 80046ba:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 80046be:	1d3a      	adds	r2, r7, #4
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	4413      	add	r3, r2
 80046c4:	2200      	movs	r2, #0
 80046c6:	701a      	strb	r2, [r3, #0]
    index = 0;
 80046c8:	2300      	movs	r3, #0
 80046ca:	60fb      	str	r3, [r7, #12]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80046cc:	1d39      	adds	r1, r7, #4
 80046ce:	2300      	movs	r3, #0
 80046d0:	2208      	movs	r2, #8
 80046d2:	f240 6001 	movw	r0, #1537	; 0x601
 80046d6:	f7fe fecd 	bl	8003474 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 80046da:	2064      	movs	r0, #100	; 0x64
 80046dc:	f001 f83e 	bl	800575c <HAL_Delay>
}
 80046e0:	bf00      	nop
 80046e2:	3710      	adds	r7, #16
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <startMotor>:



void startMotor()
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	af00      	add	r7, sp, #0
    enable();
 80046ec:	f000 f806 	bl	80046fc <enable>
    velocityMode();
 80046f0:	f7ff fc45 	bl	8003f7e <velocityMode>
    synchronousMode();
 80046f4:	f7ff fc93 	bl	800401e <synchronousMode>
}
 80046f8:	bf00      	nop
 80046fa:	bd80      	pop	{r7, pc}

080046fc <enable>:

void enable()
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af00      	add	r7, sp, #0
    char buf[8];
    char seq[4] = {0x00,0x06,0x07,0x0f};
 8004702:	4b2f      	ldr	r3, [pc, #188]	; (80047c0 <enable+0xc4>)
 8004704:	607b      	str	r3, [r7, #4]
    for(int i =0;i<4;i++)
 8004706:	2300      	movs	r3, #0
 8004708:	617b      	str	r3, [r7, #20]
 800470a:	e050      	b.n	80047ae <enable+0xb2>
    {
        int index = 0;
 800470c:	2300      	movs	r3, #0
 800470e:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1c5a      	adds	r2, r3, #1
 8004714:	613a      	str	r2, [r7, #16]
 8004716:	3318      	adds	r3, #24
 8004718:	443b      	add	r3, r7
 800471a:	222b      	movs	r2, #43	; 0x2b
 800471c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x40;
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	1c5a      	adds	r2, r3, #1
 8004724:	613a      	str	r2, [r7, #16]
 8004726:	3318      	adds	r3, #24
 8004728:	443b      	add	r3, r7
 800472a:	2240      	movs	r2, #64	; 0x40
 800472c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x60;
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	1c5a      	adds	r2, r3, #1
 8004734:	613a      	str	r2, [r7, #16]
 8004736:	3318      	adds	r3, #24
 8004738:	443b      	add	r3, r7
 800473a:	2260      	movs	r2, #96	; 0x60
 800473c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	1c5a      	adds	r2, r3, #1
 8004744:	613a      	str	r2, [r7, #16]
 8004746:	3318      	adds	r3, #24
 8004748:	443b      	add	r3, r7
 800474a:	2200      	movs	r2, #0
 800474c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = seq[i];
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1c5a      	adds	r2, r3, #1
 8004754:	613a      	str	r2, [r7, #16]
 8004756:	1d39      	adds	r1, r7, #4
 8004758:	697a      	ldr	r2, [r7, #20]
 800475a:	440a      	add	r2, r1
 800475c:	7812      	ldrb	r2, [r2, #0]
 800475e:	3318      	adds	r3, #24
 8004760:	443b      	add	r3, r7
 8004762:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	1c5a      	adds	r2, r3, #1
 800476a:	613a      	str	r2, [r7, #16]
 800476c:	3318      	adds	r3, #24
 800476e:	443b      	add	r3, r7
 8004770:	2200      	movs	r2, #0
 8004772:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	1c5a      	adds	r2, r3, #1
 800477a:	613a      	str	r2, [r7, #16]
 800477c:	3318      	adds	r3, #24
 800477e:	443b      	add	r3, r7
 8004780:	2200      	movs	r2, #0
 8004782:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004786:	f107 0208 	add.w	r2, r7, #8
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	4413      	add	r3, r2
 800478e:	2200      	movs	r2, #0
 8004790:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004792:	f107 0108 	add.w	r1, r7, #8
 8004796:	2300      	movs	r3, #0
 8004798:	2208      	movs	r2, #8
 800479a:	f240 6001 	movw	r0, #1537	; 0x601
 800479e:	f7fe fe69 	bl	8003474 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 80047a2:	2064      	movs	r0, #100	; 0x64
 80047a4:	f000 ffda 	bl	800575c <HAL_Delay>
    for(int i =0;i<4;i++)
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	3301      	adds	r3, #1
 80047ac:	617b      	str	r3, [r7, #20]
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	2b03      	cmp	r3, #3
 80047b2:	ddab      	ble.n	800470c <enable+0x10>
    }
}
 80047b4:	bf00      	nop
 80047b6:	bf00      	nop
 80047b8:	3718      	adds	r7, #24
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	0f070600 	.word	0x0f070600

080047c4 <disable>:

void disable()
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 80047ca:	2300      	movs	r3, #0
 80047cc:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	1c5a      	adds	r2, r3, #1
 80047d2:	60fa      	str	r2, [r7, #12]
 80047d4:	3310      	adds	r3, #16
 80047d6:	443b      	add	r3, r7
 80047d8:	222b      	movs	r2, #43	; 0x2b
 80047da:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	1c5a      	adds	r2, r3, #1
 80047e2:	60fa      	str	r2, [r7, #12]
 80047e4:	3310      	adds	r3, #16
 80047e6:	443b      	add	r3, r7
 80047e8:	2240      	movs	r2, #64	; 0x40
 80047ea:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	1c5a      	adds	r2, r3, #1
 80047f2:	60fa      	str	r2, [r7, #12]
 80047f4:	3310      	adds	r3, #16
 80047f6:	443b      	add	r3, r7
 80047f8:	2260      	movs	r2, #96	; 0x60
 80047fa:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	1c5a      	adds	r2, r3, #1
 8004802:	60fa      	str	r2, [r7, #12]
 8004804:	3310      	adds	r3, #16
 8004806:	443b      	add	r3, r7
 8004808:	2200      	movs	r2, #0
 800480a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	1c5a      	adds	r2, r3, #1
 8004812:	60fa      	str	r2, [r7, #12]
 8004814:	3310      	adds	r3, #16
 8004816:	443b      	add	r3, r7
 8004818:	2200      	movs	r2, #0
 800481a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] =  0x00;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	1c5a      	adds	r2, r3, #1
 8004822:	60fa      	str	r2, [r7, #12]
 8004824:	3310      	adds	r3, #16
 8004826:	443b      	add	r3, r7
 8004828:	2200      	movs	r2, #0
 800482a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	1c5a      	adds	r2, r3, #1
 8004832:	60fa      	str	r2, [r7, #12]
 8004834:	3310      	adds	r3, #16
 8004836:	443b      	add	r3, r7
 8004838:	2200      	movs	r2, #0
 800483a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800483e:	1d3a      	adds	r2, r7, #4
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	4413      	add	r3, r2
 8004844:	2200      	movs	r2, #0
 8004846:	701a      	strb	r2, [r3, #0]
    index = 0;
 8004848:	2300      	movs	r3, #0
 800484a:	60fb      	str	r3, [r7, #12]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800484c:	1d39      	adds	r1, r7, #4
 800484e:	2300      	movs	r3, #0
 8004850:	2208      	movs	r2, #8
 8004852:	f240 6001 	movw	r0, #1537	; 0x601
 8004856:	f7fe fe0d 	bl	8003474 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 800485a:	2064      	movs	r0, #100	; 0x64
 800485c:	f000 ff7e 	bl	800575c <HAL_Delay>
}
 8004860:	bf00      	nop
 8004862:	3710      	adds	r7, #16
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <reset>:

void reset()
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 800486e:	2300      	movs	r3, #0
 8004870:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	1c5a      	adds	r2, r3, #1
 8004876:	60fa      	str	r2, [r7, #12]
 8004878:	3310      	adds	r3, #16
 800487a:	443b      	add	r3, r7
 800487c:	222b      	movs	r2, #43	; 0x2b
 800487e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	1c5a      	adds	r2, r3, #1
 8004886:	60fa      	str	r2, [r7, #12]
 8004888:	3310      	adds	r3, #16
 800488a:	443b      	add	r3, r7
 800488c:	2240      	movs	r2, #64	; 0x40
 800488e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	1c5a      	adds	r2, r3, #1
 8004896:	60fa      	str	r2, [r7, #12]
 8004898:	3310      	adds	r3, #16
 800489a:	443b      	add	r3, r7
 800489c:	2260      	movs	r2, #96	; 0x60
 800489e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	1c5a      	adds	r2, r3, #1
 80048a6:	60fa      	str	r2, [r7, #12]
 80048a8:	3310      	adds	r3, #16
 80048aa:	443b      	add	r3, r7
 80048ac:	2200      	movs	r2, #0
 80048ae:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x80;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	1c5a      	adds	r2, r3, #1
 80048b6:	60fa      	str	r2, [r7, #12]
 80048b8:	3310      	adds	r3, #16
 80048ba:	443b      	add	r3, r7
 80048bc:	2280      	movs	r2, #128	; 0x80
 80048be:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	1c5a      	adds	r2, r3, #1
 80048c6:	60fa      	str	r2, [r7, #12]
 80048c8:	3310      	adds	r3, #16
 80048ca:	443b      	add	r3, r7
 80048cc:	2200      	movs	r2, #0
 80048ce:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	1c5a      	adds	r2, r3, #1
 80048d6:	60fa      	str	r2, [r7, #12]
 80048d8:	3310      	adds	r3, #16
 80048da:	443b      	add	r3, r7
 80048dc:	2200      	movs	r2, #0
 80048de:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 80048e2:	1d3a      	adds	r2, r7, #4
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	4413      	add	r3, r2
 80048e8:	2200      	movs	r2, #0
 80048ea:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80048ec:	1d39      	adds	r1, r7, #4
 80048ee:	2300      	movs	r3, #0
 80048f0:	2208      	movs	r2, #8
 80048f2:	f240 6001 	movw	r0, #1537	; 0x601
 80048f6:	f7fe fdbd 	bl	8003474 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 80048fa:	2064      	movs	r0, #100	; 0x64
 80048fc:	f000 ff2e 	bl	800575c <HAL_Delay>
}
 8004900:	bf00      	nop
 8004902:	3710      	adds	r7, #16
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}

08004908 <reqEnc>:

void reqEnc()
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b084      	sub	sp, #16
 800490c:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 800490e:	2300      	movs	r3, #0
 8004910:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x40;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	1c5a      	adds	r2, r3, #1
 8004916:	60fa      	str	r2, [r7, #12]
 8004918:	3310      	adds	r3, #16
 800491a:	443b      	add	r3, r7
 800491c:	2240      	movs	r2, #64	; 0x40
 800491e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x6c;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	1c5a      	adds	r2, r3, #1
 8004926:	60fa      	str	r2, [r7, #12]
 8004928:	3310      	adds	r3, #16
 800492a:	443b      	add	r3, r7
 800492c:	226c      	movs	r2, #108	; 0x6c
 800492e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	1c5a      	adds	r2, r3, #1
 8004936:	60fa      	str	r2, [r7, #12]
 8004938:	3310      	adds	r3, #16
 800493a:	443b      	add	r3, r7
 800493c:	2260      	movs	r2, #96	; 0x60
 800493e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	1c5a      	adds	r2, r3, #1
 8004946:	60fa      	str	r2, [r7, #12]
 8004948:	3310      	adds	r3, #16
 800494a:	443b      	add	r3, r7
 800494c:	2203      	movs	r2, #3
 800494e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	1c5a      	adds	r2, r3, #1
 8004956:	60fa      	str	r2, [r7, #12]
 8004958:	3310      	adds	r3, #16
 800495a:	443b      	add	r3, r7
 800495c:	2200      	movs	r2, #0
 800495e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	1c5a      	adds	r2, r3, #1
 8004966:	60fa      	str	r2, [r7, #12]
 8004968:	3310      	adds	r3, #16
 800496a:	443b      	add	r3, r7
 800496c:	2200      	movs	r2, #0
 800496e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	1c5a      	adds	r2, r3, #1
 8004976:	60fa      	str	r2, [r7, #12]
 8004978:	3310      	adds	r3, #16
 800497a:	443b      	add	r3, r7
 800497c:	2200      	movs	r2, #0
 800497e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8004982:	1d3a      	adds	r2, r7, #4
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	4413      	add	r3, r2
 8004988:	2200      	movs	r2, #0
 800498a:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800498c:	1d39      	adds	r1, r7, #4
 800498e:	2300      	movs	r3, #0
 8004990:	2208      	movs	r2, #8
 8004992:	f240 6001 	movw	r0, #1537	; 0x601
 8004996:	f7fe fd6d 	bl	8003474 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 800499a:	bf00      	nop
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <reqState>:

void reqState()
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b084      	sub	sp, #16
 80049a6:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 80049a8:	2300      	movs	r3, #0
 80049aa:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x40;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	1c5a      	adds	r2, r3, #1
 80049b0:	60fa      	str	r2, [r7, #12]
 80049b2:	3310      	adds	r3, #16
 80049b4:	443b      	add	r3, r7
 80049b6:	2240      	movs	r2, #64	; 0x40
 80049b8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x3f;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	1c5a      	adds	r2, r3, #1
 80049c0:	60fa      	str	r2, [r7, #12]
 80049c2:	3310      	adds	r3, #16
 80049c4:	443b      	add	r3, r7
 80049c6:	223f      	movs	r2, #63	; 0x3f
 80049c8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	1c5a      	adds	r2, r3, #1
 80049d0:	60fa      	str	r2, [r7, #12]
 80049d2:	3310      	adds	r3, #16
 80049d4:	443b      	add	r3, r7
 80049d6:	2260      	movs	r2, #96	; 0x60
 80049d8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	1c5a      	adds	r2, r3, #1
 80049e0:	60fa      	str	r2, [r7, #12]
 80049e2:	3310      	adds	r3, #16
 80049e4:	443b      	add	r3, r7
 80049e6:	2200      	movs	r2, #0
 80049e8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	1c5a      	adds	r2, r3, #1
 80049f0:	60fa      	str	r2, [r7, #12]
 80049f2:	3310      	adds	r3, #16
 80049f4:	443b      	add	r3, r7
 80049f6:	2200      	movs	r2, #0
 80049f8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	1c5a      	adds	r2, r3, #1
 8004a00:	60fa      	str	r2, [r7, #12]
 8004a02:	3310      	adds	r3, #16
 8004a04:	443b      	add	r3, r7
 8004a06:	2200      	movs	r2, #0
 8004a08:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	1c5a      	adds	r2, r3, #1
 8004a10:	60fa      	str	r2, [r7, #12]
 8004a12:	3310      	adds	r3, #16
 8004a14:	443b      	add	r3, r7
 8004a16:	2200      	movs	r2, #0
 8004a18:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8004a1c:	1d3a      	adds	r2, r7, #4
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	4413      	add	r3, r2
 8004a22:	2200      	movs	r2, #0
 8004a24:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004a26:	1d39      	adds	r1, r7, #4
 8004a28:	2300      	movs	r3, #0
 8004a2a:	2208      	movs	r2, #8
 8004a2c:	f240 6001 	movw	r0, #1537	; 0x601
 8004a30:	f7fe fd20 	bl	8003474 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 8004a34:	bf00      	nop
 8004a36:	3710      	adds	r7, #16
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <control>:

void control(int16_t lrpm,int16_t rrpm)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	4603      	mov	r3, r0
 8004a44:	460a      	mov	r2, r1
 8004a46:	80fb      	strh	r3, [r7, #6]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	80bb      	strh	r3, [r7, #4]
    lrpm = -1*lrpm;
 8004a4c:	88fb      	ldrh	r3, [r7, #6]
 8004a4e:	425b      	negs	r3, r3
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    int index = 0;
 8004a54:	2300      	movs	r3, #0
 8004a56:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x23;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	1c5a      	adds	r2, r3, #1
 8004a5c:	617a      	str	r2, [r7, #20]
 8004a5e:	3318      	adds	r3, #24
 8004a60:	443b      	add	r3, r7
 8004a62:	2223      	movs	r2, #35	; 0x23
 8004a64:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0xff;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	1c5a      	adds	r2, r3, #1
 8004a6c:	617a      	str	r2, [r7, #20]
 8004a6e:	3318      	adds	r3, #24
 8004a70:	443b      	add	r3, r7
 8004a72:	22ff      	movs	r2, #255	; 0xff
 8004a74:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	1c5a      	adds	r2, r3, #1
 8004a7c:	617a      	str	r2, [r7, #20]
 8004a7e:	3318      	adds	r3, #24
 8004a80:	443b      	add	r3, r7
 8004a82:	2260      	movs	r2, #96	; 0x60
 8004a84:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	1c5a      	adds	r2, r3, #1
 8004a8c:	617a      	str	r2, [r7, #20]
 8004a8e:	3318      	adds	r3, #24
 8004a90:	443b      	add	r3, r7
 8004a92:	2203      	movs	r2, #3
 8004a94:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm & 0xff);
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	1c5a      	adds	r2, r3, #1
 8004a9c:	617a      	str	r2, [r7, #20]
 8004a9e:	88fa      	ldrh	r2, [r7, #6]
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	3318      	adds	r3, #24
 8004aa4:	443b      	add	r3, r7
 8004aa6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm>>8) & 0xff;
 8004aaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004aae:	121b      	asrs	r3, r3, #8
 8004ab0:	b219      	sxth	r1, r3
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	1c5a      	adds	r2, r3, #1
 8004ab6:	617a      	str	r2, [r7, #20]
 8004ab8:	b2ca      	uxtb	r2, r1
 8004aba:	3318      	adds	r3, #24
 8004abc:	443b      	add	r3, r7
 8004abe:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = rrpm & 0xff;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	1c5a      	adds	r2, r3, #1
 8004ac6:	617a      	str	r2, [r7, #20]
 8004ac8:	88ba      	ldrh	r2, [r7, #4]
 8004aca:	b2d2      	uxtb	r2, r2
 8004acc:	3318      	adds	r3, #24
 8004ace:	443b      	add	r3, r7
 8004ad0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = (rrpm>>8) & 0xff;
 8004ad4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004ad8:	121b      	asrs	r3, r3, #8
 8004ada:	b21b      	sxth	r3, r3
 8004adc:	b2d9      	uxtb	r1, r3
 8004ade:	f107 020c 	add.w	r2, r7, #12
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	460a      	mov	r2, r1
 8004ae8:	701a      	strb	r2, [r3, #0]
    printf("hihi swv\n");
 8004aea:	4807      	ldr	r0, [pc, #28]	; (8004b08 <control+0xcc>)
 8004aec:	f005 fd4e 	bl	800a58c <puts>
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004af0:	f107 010c 	add.w	r1, r7, #12
 8004af4:	2300      	movs	r3, #0
 8004af6:	2208      	movs	r2, #8
 8004af8:	f240 6001 	movw	r0, #1537	; 0x601
 8004afc:	f7fe fcba 	bl	8003474 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 8004b00:	bf00      	nop
 8004b02:	3718      	adds	r7, #24
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	0800b6b8 	.word	0x0800b6b8

08004b0c <settingKP>:

void settingKP(int16_t kp)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b086      	sub	sp, #24
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	4603      	mov	r3, r0
 8004b14:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8004b16:	2300      	movs	r3, #0
 8004b18:	617b      	str	r3, [r7, #20]
 8004b1a:	e055      	b.n	8004bc8 <settingKP+0xbc>
    {
        int index = 0;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x1d;
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	1c5a      	adds	r2, r3, #1
 8004b24:	613a      	str	r2, [r7, #16]
 8004b26:	3318      	adds	r3, #24
 8004b28:	443b      	add	r3, r7
 8004b2a:	221d      	movs	r2, #29
 8004b2c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	1c5a      	adds	r2, r3, #1
 8004b34:	613a      	str	r2, [r7, #16]
 8004b36:	3318      	adds	r3, #24
 8004b38:	443b      	add	r3, r7
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	1c5a      	adds	r2, r3, #1
 8004b44:	613a      	str	r2, [r7, #16]
 8004b46:	3318      	adds	r3, #24
 8004b48:	443b      	add	r3, r7
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	1c59      	adds	r1, r3, #1
 8004b58:	6139      	str	r1, [r7, #16]
 8004b5a:	3201      	adds	r2, #1
 8004b5c:	b2d2      	uxtb	r2, r2
 8004b5e:	3318      	adds	r3, #24
 8004b60:	443b      	add	r3, r7
 8004b62:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (kp & 0xff);
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1c5a      	adds	r2, r3, #1
 8004b6a:	613a      	str	r2, [r7, #16]
 8004b6c:	88fa      	ldrh	r2, [r7, #6]
 8004b6e:	b2d2      	uxtb	r2, r2
 8004b70:	3318      	adds	r3, #24
 8004b72:	443b      	add	r3, r7
 8004b74:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (kp>>8) & 0xff;
 8004b78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b7c:	121b      	asrs	r3, r3, #8
 8004b7e:	b219      	sxth	r1, r3
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	1c5a      	adds	r2, r3, #1
 8004b84:	613a      	str	r2, [r7, #16]
 8004b86:	b2ca      	uxtb	r2, r1
 8004b88:	3318      	adds	r3, #24
 8004b8a:	443b      	add	r3, r7
 8004b8c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	1c5a      	adds	r2, r3, #1
 8004b94:	613a      	str	r2, [r7, #16]
 8004b96:	3318      	adds	r3, #24
 8004b98:	443b      	add	r3, r7
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004ba0:	f107 0208 	add.w	r2, r7, #8
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	4413      	add	r3, r2
 8004ba8:	2200      	movs	r2, #0
 8004baa:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004bac:	f107 0108 	add.w	r1, r7, #8
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	2208      	movs	r2, #8
 8004bb4:	f240 6001 	movw	r0, #1537	; 0x601
 8004bb8:	f7fe fc5c 	bl	8003474 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(1c0);
        HAL_Delay(100);
 8004bbc:	2064      	movs	r0, #100	; 0x64
 8004bbe:	f000 fdcd 	bl	800575c <HAL_Delay>
    for(int i=0;i<2;i++)
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	617b      	str	r3, [r7, #20]
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	dda6      	ble.n	8004b1c <settingKP+0x10>
    }
}
 8004bce:	bf00      	nop
 8004bd0:	bf00      	nop
 8004bd2:	3718      	adds	r7, #24
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <settingKI>:

void settingKI(int16_t ki)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b086      	sub	sp, #24
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	4603      	mov	r3, r0
 8004be0:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8004be2:	2300      	movs	r3, #0
 8004be4:	617b      	str	r3, [r7, #20]
 8004be6:	e055      	b.n	8004c94 <settingKI+0xbc>
    {
        int index = 0;
 8004be8:	2300      	movs	r3, #0
 8004bea:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x1e;
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	1c5a      	adds	r2, r3, #1
 8004bf0:	613a      	str	r2, [r7, #16]
 8004bf2:	3318      	adds	r3, #24
 8004bf4:	443b      	add	r3, r7
 8004bf6:	221e      	movs	r2, #30
 8004bf8:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	1c5a      	adds	r2, r3, #1
 8004c00:	613a      	str	r2, [r7, #16]
 8004c02:	3318      	adds	r3, #24
 8004c04:	443b      	add	r3, r7
 8004c06:	2220      	movs	r2, #32
 8004c08:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	1c5a      	adds	r2, r3, #1
 8004c10:	613a      	str	r2, [r7, #16]
 8004c12:	3318      	adds	r3, #24
 8004c14:	443b      	add	r3, r7
 8004c16:	2220      	movs	r2, #32
 8004c18:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	b2da      	uxtb	r2, r3
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	1c59      	adds	r1, r3, #1
 8004c24:	6139      	str	r1, [r7, #16]
 8004c26:	3201      	adds	r2, #1
 8004c28:	b2d2      	uxtb	r2, r2
 8004c2a:	3318      	adds	r3, #24
 8004c2c:	443b      	add	r3, r7
 8004c2e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (ki & 0xff);
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	1c5a      	adds	r2, r3, #1
 8004c36:	613a      	str	r2, [r7, #16]
 8004c38:	88fa      	ldrh	r2, [r7, #6]
 8004c3a:	b2d2      	uxtb	r2, r2
 8004c3c:	3318      	adds	r3, #24
 8004c3e:	443b      	add	r3, r7
 8004c40:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (ki>>8) & 0xff;
 8004c44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c48:	121b      	asrs	r3, r3, #8
 8004c4a:	b219      	sxth	r1, r3
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	1c5a      	adds	r2, r3, #1
 8004c50:	613a      	str	r2, [r7, #16]
 8004c52:	b2ca      	uxtb	r2, r1
 8004c54:	3318      	adds	r3, #24
 8004c56:	443b      	add	r3, r7
 8004c58:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	1c5a      	adds	r2, r3, #1
 8004c60:	613a      	str	r2, [r7, #16]
 8004c62:	3318      	adds	r3, #24
 8004c64:	443b      	add	r3, r7
 8004c66:	2200      	movs	r2, #0
 8004c68:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8004c6c:	f107 0208 	add.w	r2, r7, #8
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	4413      	add	r3, r2
 8004c74:	2200      	movs	r2, #0
 8004c76:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8004c78:	f107 0108 	add.w	r1, r7, #8
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	2208      	movs	r2, #8
 8004c80:	f240 6001 	movw	r0, #1537	; 0x601
 8004c84:	f7fe fbf6 	bl	8003474 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8004c88:	2064      	movs	r0, #100	; 0x64
 8004c8a:	f000 fd67 	bl	800575c <HAL_Delay>
    for(int i=0;i<2;i++)
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	3301      	adds	r3, #1
 8004c92:	617b      	str	r3, [r7, #20]
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	dda6      	ble.n	8004be8 <settingKI+0x10>
    }
}
 8004c9a:	bf00      	nop
 8004c9c:	bf00      	nop
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	0000      	movs	r0, r0
	...

08004ca8 <settingMotor>:
void settingMotor()
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	af00      	add	r7, sp, #0
    settingEnc(ENC_RESOLUTION);
 8004cac:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004cb0:	f7ff fa05 	bl	80040be <settingEnc>
    settingPole(POLE_PAIR);
 8004cb4:	200a      	movs	r0, #10
 8004cb6:	f7ff fa68 	bl	800418a <settingPole>
    settingBreak(BREAK_OPTION);
 8004cba:	2001      	movs	r0, #1
 8004cbc:	f7ff facb 	bl	8004256 <settingBreak>
    settingMaxRPM(MAX_RPM);
 8004cc0:	20c8      	movs	r0, #200	; 0xc8
 8004cc2:	f7ff fb1c 	bl	80042fe <settingMaxRPM>
    settingRatedCurrent(RATED_CURRENT);
 8004cc6:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8004cf8 <settingMotor+0x50>
 8004cca:	f7ff fb71 	bl	80043b0 <settingRatedCurrent>
    settingMaxCurrent(MAX_CURRENT);
 8004cce:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8004d00 <settingMotor+0x58>
 8004cd2:	f7ff fbdf 	bl	8004494 <settingMaxCurrent>
    settingHallOffset(HALL_OFFSET);
 8004cd6:	20f0      	movs	r0, #240	; 0xf0
 8004cd8:	f7ff fc4e 	bl	8004578 <settingHallOffset>
    settingKP(KP_GAIN);
 8004cdc:	f240 2026 	movw	r0, #550	; 0x226
 8004ce0:	f7ff ff14 	bl	8004b0c <settingKP>
    settingKI(KI_GAIN);
 8004ce4:	206e      	movs	r0, #110	; 0x6e
 8004ce6:	f7ff ff77 	bl	8004bd8 <settingKI>
    save();
 8004cea:	f7ff fcab 	bl	8004644 <save>
}
 8004cee:	bf00      	nop
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	f3af 8000 	nop.w
 8004cf8:	00000000 	.word	0x00000000
 8004cfc:	40200000 	.word	0x40200000
 8004d00:	00000000 	.word	0x00000000
 8004d04:	40300000 	.word	0x40300000

08004d08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004d0e:	4b0f      	ldr	r3, [pc, #60]	; (8004d4c <HAL_MspInit+0x44>)
 8004d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d12:	4a0e      	ldr	r2, [pc, #56]	; (8004d4c <HAL_MspInit+0x44>)
 8004d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d18:	6413      	str	r3, [r2, #64]	; 0x40
 8004d1a:	4b0c      	ldr	r3, [pc, #48]	; (8004d4c <HAL_MspInit+0x44>)
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d22:	607b      	str	r3, [r7, #4]
 8004d24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d26:	4b09      	ldr	r3, [pc, #36]	; (8004d4c <HAL_MspInit+0x44>)
 8004d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d2a:	4a08      	ldr	r2, [pc, #32]	; (8004d4c <HAL_MspInit+0x44>)
 8004d2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d30:	6453      	str	r3, [r2, #68]	; 0x44
 8004d32:	4b06      	ldr	r3, [pc, #24]	; (8004d4c <HAL_MspInit+0x44>)
 8004d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d3a:	603b      	str	r3, [r7, #0]
 8004d3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d3e:	bf00      	nop
 8004d40:	370c      	adds	r7, #12
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	40023800 	.word	0x40023800

08004d50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b08a      	sub	sp, #40	; 0x28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d58:	f107 0314 	add.w	r3, r7, #20
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	601a      	str	r2, [r3, #0]
 8004d60:	605a      	str	r2, [r3, #4]
 8004d62:	609a      	str	r2, [r3, #8]
 8004d64:	60da      	str	r2, [r3, #12]
 8004d66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a15      	ldr	r2, [pc, #84]	; (8004dc4 <HAL_ADC_MspInit+0x74>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d123      	bne.n	8004dba <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004d72:	4b15      	ldr	r3, [pc, #84]	; (8004dc8 <HAL_ADC_MspInit+0x78>)
 8004d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d76:	4a14      	ldr	r2, [pc, #80]	; (8004dc8 <HAL_ADC_MspInit+0x78>)
 8004d78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d7c:	6453      	str	r3, [r2, #68]	; 0x44
 8004d7e:	4b12      	ldr	r3, [pc, #72]	; (8004dc8 <HAL_ADC_MspInit+0x78>)
 8004d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d86:	613b      	str	r3, [r7, #16]
 8004d88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d8a:	4b0f      	ldr	r3, [pc, #60]	; (8004dc8 <HAL_ADC_MspInit+0x78>)
 8004d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d8e:	4a0e      	ldr	r2, [pc, #56]	; (8004dc8 <HAL_ADC_MspInit+0x78>)
 8004d90:	f043 0301 	orr.w	r3, r3, #1
 8004d94:	6313      	str	r3, [r2, #48]	; 0x30
 8004d96:	4b0c      	ldr	r3, [pc, #48]	; (8004dc8 <HAL_ADC_MspInit+0x78>)
 8004d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	60fb      	str	r3, [r7, #12]
 8004da0:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8004da2:	231e      	movs	r3, #30
 8004da4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004da6:	2303      	movs	r3, #3
 8004da8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004daa:	2300      	movs	r3, #0
 8004dac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dae:	f107 0314 	add.w	r3, r7, #20
 8004db2:	4619      	mov	r1, r3
 8004db4:	4805      	ldr	r0, [pc, #20]	; (8004dcc <HAL_ADC_MspInit+0x7c>)
 8004db6:	f002 f8ff 	bl	8006fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004dba:	bf00      	nop
 8004dbc:	3728      	adds	r7, #40	; 0x28
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	40012000 	.word	0x40012000
 8004dc8:	40023800 	.word	0x40023800
 8004dcc:	40020000 	.word	0x40020000

08004dd0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b08a      	sub	sp, #40	; 0x28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dd8:	f107 0314 	add.w	r3, r7, #20
 8004ddc:	2200      	movs	r2, #0
 8004dde:	601a      	str	r2, [r3, #0]
 8004de0:	605a      	str	r2, [r3, #4]
 8004de2:	609a      	str	r2, [r3, #8]
 8004de4:	60da      	str	r2, [r3, #12]
 8004de6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a1b      	ldr	r2, [pc, #108]	; (8004e5c <HAL_CAN_MspInit+0x8c>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d12f      	bne.n	8004e52 <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004df2:	4b1b      	ldr	r3, [pc, #108]	; (8004e60 <HAL_CAN_MspInit+0x90>)
 8004df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df6:	4a1a      	ldr	r2, [pc, #104]	; (8004e60 <HAL_CAN_MspInit+0x90>)
 8004df8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004dfc:	6413      	str	r3, [r2, #64]	; 0x40
 8004dfe:	4b18      	ldr	r3, [pc, #96]	; (8004e60 <HAL_CAN_MspInit+0x90>)
 8004e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e06:	613b      	str	r3, [r7, #16]
 8004e08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004e0a:	4b15      	ldr	r3, [pc, #84]	; (8004e60 <HAL_CAN_MspInit+0x90>)
 8004e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0e:	4a14      	ldr	r2, [pc, #80]	; (8004e60 <HAL_CAN_MspInit+0x90>)
 8004e10:	f043 0308 	orr.w	r3, r3, #8
 8004e14:	6313      	str	r3, [r2, #48]	; 0x30
 8004e16:	4b12      	ldr	r3, [pc, #72]	; (8004e60 <HAL_CAN_MspInit+0x90>)
 8004e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1a:	f003 0308 	and.w	r3, r3, #8
 8004e1e:	60fb      	str	r3, [r7, #12]
 8004e20:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004e22:	2303      	movs	r3, #3
 8004e24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e26:	2302      	movs	r3, #2
 8004e28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004e32:	2309      	movs	r3, #9
 8004e34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e36:	f107 0314 	add.w	r3, r7, #20
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	4809      	ldr	r0, [pc, #36]	; (8004e64 <HAL_CAN_MspInit+0x94>)
 8004e3e:	f002 f8bb 	bl	8006fb8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004e42:	2200      	movs	r2, #0
 8004e44:	2100      	movs	r1, #0
 8004e46:	2014      	movs	r0, #20
 8004e48:	f002 f871 	bl	8006f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004e4c:	2014      	movs	r0, #20
 8004e4e:	f002 f88a 	bl	8006f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004e52:	bf00      	nop
 8004e54:	3728      	adds	r7, #40	; 0x28
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	40006400 	.word	0x40006400
 8004e60:	40023800 	.word	0x40023800
 8004e64:	40020c00 	.word	0x40020c00

08004e68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b088      	sub	sp, #32
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e78:	d10c      	bne.n	8004e94 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004e7a:	4b49      	ldr	r3, [pc, #292]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7e:	4a48      	ldr	r2, [pc, #288]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004e80:	f043 0301 	orr.w	r3, r3, #1
 8004e84:	6413      	str	r3, [r2, #64]	; 0x40
 8004e86:	4b46      	ldr	r3, [pc, #280]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8a:	f003 0301 	and.w	r3, r3, #1
 8004e8e:	61fb      	str	r3, [r7, #28]
 8004e90:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8004e92:	e080      	b.n	8004f96 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a42      	ldr	r2, [pc, #264]	; (8004fa4 <HAL_TIM_Base_MspInit+0x13c>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d114      	bne.n	8004ec8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004e9e:	4b40      	ldr	r3, [pc, #256]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea2:	4a3f      	ldr	r2, [pc, #252]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004ea4:	f043 0308 	orr.w	r3, r3, #8
 8004ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8004eaa:	4b3d      	ldr	r3, [pc, #244]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	f003 0308 	and.w	r3, r3, #8
 8004eb2:	61bb      	str	r3, [r7, #24]
 8004eb4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	2100      	movs	r1, #0
 8004eba:	2032      	movs	r0, #50	; 0x32
 8004ebc:	f002 f837 	bl	8006f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004ec0:	2032      	movs	r0, #50	; 0x32
 8004ec2:	f002 f850 	bl	8006f66 <HAL_NVIC_EnableIRQ>
}
 8004ec6:	e066      	b.n	8004f96 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM6)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a36      	ldr	r2, [pc, #216]	; (8004fa8 <HAL_TIM_Base_MspInit+0x140>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d114      	bne.n	8004efc <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004ed2:	4b33      	ldr	r3, [pc, #204]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	4a32      	ldr	r2, [pc, #200]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004ed8:	f043 0310 	orr.w	r3, r3, #16
 8004edc:	6413      	str	r3, [r2, #64]	; 0x40
 8004ede:	4b30      	ldr	r3, [pc, #192]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee2:	f003 0310 	and.w	r3, r3, #16
 8004ee6:	617b      	str	r3, [r7, #20]
 8004ee8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004eea:	2200      	movs	r2, #0
 8004eec:	2100      	movs	r1, #0
 8004eee:	2036      	movs	r0, #54	; 0x36
 8004ef0:	f002 f81d 	bl	8006f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004ef4:	2036      	movs	r0, #54	; 0x36
 8004ef6:	f002 f836 	bl	8006f66 <HAL_NVIC_EnableIRQ>
}
 8004efa:	e04c      	b.n	8004f96 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a2a      	ldr	r2, [pc, #168]	; (8004fac <HAL_TIM_Base_MspInit+0x144>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d114      	bne.n	8004f30 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004f06:	4b26      	ldr	r3, [pc, #152]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0a:	4a25      	ldr	r2, [pc, #148]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004f0c:	f043 0320 	orr.w	r3, r3, #32
 8004f10:	6413      	str	r3, [r2, #64]	; 0x40
 8004f12:	4b23      	ldr	r3, [pc, #140]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f16:	f003 0320 	and.w	r3, r3, #32
 8004f1a:	613b      	str	r3, [r7, #16]
 8004f1c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004f1e:	2200      	movs	r2, #0
 8004f20:	2100      	movs	r1, #0
 8004f22:	2037      	movs	r0, #55	; 0x37
 8004f24:	f002 f803 	bl	8006f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004f28:	2037      	movs	r0, #55	; 0x37
 8004f2a:	f002 f81c 	bl	8006f66 <HAL_NVIC_EnableIRQ>
}
 8004f2e:	e032      	b.n	8004f96 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM9)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a1e      	ldr	r2, [pc, #120]	; (8004fb0 <HAL_TIM_Base_MspInit+0x148>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d114      	bne.n	8004f64 <HAL_TIM_Base_MspInit+0xfc>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004f3a:	4b19      	ldr	r3, [pc, #100]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f3e:	4a18      	ldr	r2, [pc, #96]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004f40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f44:	6453      	str	r3, [r2, #68]	; 0x44
 8004f46:	4b16      	ldr	r3, [pc, #88]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f4e:	60fb      	str	r3, [r7, #12]
 8004f50:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004f52:	2200      	movs	r2, #0
 8004f54:	2100      	movs	r1, #0
 8004f56:	2018      	movs	r0, #24
 8004f58:	f001 ffe9 	bl	8006f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004f5c:	2018      	movs	r0, #24
 8004f5e:	f002 f802 	bl	8006f66 <HAL_NVIC_EnableIRQ>
}
 8004f62:	e018      	b.n	8004f96 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM14)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a12      	ldr	r2, [pc, #72]	; (8004fb4 <HAL_TIM_Base_MspInit+0x14c>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d113      	bne.n	8004f96 <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8004f6e:	4b0c      	ldr	r3, [pc, #48]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f72:	4a0b      	ldr	r2, [pc, #44]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004f74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f78:	6413      	str	r3, [r2, #64]	; 0x40
 8004f7a:	4b09      	ldr	r3, [pc, #36]	; (8004fa0 <HAL_TIM_Base_MspInit+0x138>)
 8004f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f82:	60bb      	str	r3, [r7, #8]
 8004f84:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8004f86:	2200      	movs	r2, #0
 8004f88:	2100      	movs	r1, #0
 8004f8a:	202d      	movs	r0, #45	; 0x2d
 8004f8c:	f001 ffcf 	bl	8006f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004f90:	202d      	movs	r0, #45	; 0x2d
 8004f92:	f001 ffe8 	bl	8006f66 <HAL_NVIC_EnableIRQ>
}
 8004f96:	bf00      	nop
 8004f98:	3720      	adds	r7, #32
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	40023800 	.word	0x40023800
 8004fa4:	40000c00 	.word	0x40000c00
 8004fa8:	40001000 	.word	0x40001000
 8004fac:	40001400 	.word	0x40001400
 8004fb0:	40014000 	.word	0x40014000
 8004fb4:	40002000 	.word	0x40002000

08004fb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b088      	sub	sp, #32
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fc0:	f107 030c 	add.w	r3, r7, #12
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	601a      	str	r2, [r3, #0]
 8004fc8:	605a      	str	r2, [r3, #4]
 8004fca:	609a      	str	r2, [r3, #8]
 8004fcc:	60da      	str	r2, [r3, #12]
 8004fce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fd8:	d11b      	bne.n	8005012 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fda:	4b10      	ldr	r3, [pc, #64]	; (800501c <HAL_TIM_MspPostInit+0x64>)
 8004fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fde:	4a0f      	ldr	r2, [pc, #60]	; (800501c <HAL_TIM_MspPostInit+0x64>)
 8004fe0:	f043 0301 	orr.w	r3, r3, #1
 8004fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8004fe6:	4b0d      	ldr	r3, [pc, #52]	; (800501c <HAL_TIM_MspPostInit+0x64>)
 8004fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	60bb      	str	r3, [r7, #8]
 8004ff0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004ff2:	2320      	movs	r3, #32
 8004ff4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ff6:	2302      	movs	r3, #2
 8004ff8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ffe:	2300      	movs	r3, #0
 8005000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005002:	2301      	movs	r3, #1
 8005004:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005006:	f107 030c 	add.w	r3, r7, #12
 800500a:	4619      	mov	r1, r3
 800500c:	4804      	ldr	r0, [pc, #16]	; (8005020 <HAL_TIM_MspPostInit+0x68>)
 800500e:	f001 ffd3 	bl	8006fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8005012:	bf00      	nop
 8005014:	3720      	adds	r7, #32
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	40023800 	.word	0x40023800
 8005020:	40020000 	.word	0x40020000

08005024 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b0aa      	sub	sp, #168	; 0xa8
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800502c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005030:	2200      	movs	r2, #0
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	605a      	str	r2, [r3, #4]
 8005036:	609a      	str	r2, [r3, #8]
 8005038:	60da      	str	r2, [r3, #12]
 800503a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800503c:	f107 0310 	add.w	r3, r7, #16
 8005040:	2284      	movs	r2, #132	; 0x84
 8005042:	2100      	movs	r1, #0
 8005044:	4618      	mov	r0, r3
 8005046:	f005 fa13 	bl	800a470 <memset>
  if(huart->Instance==USART1)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a21      	ldr	r2, [pc, #132]	; (80050d4 <HAL_UART_MspInit+0xb0>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d13a      	bne.n	80050ca <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005054:	2340      	movs	r3, #64	; 0x40
 8005056:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005058:	2300      	movs	r3, #0
 800505a:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800505c:	f107 0310 	add.w	r3, r7, #16
 8005060:	4618      	mov	r0, r3
 8005062:	f002 fed3 	bl	8007e0c <HAL_RCCEx_PeriphCLKConfig>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d001      	beq.n	8005070 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800506c:	f7fe ff82 	bl	8003f74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005070:	4b19      	ldr	r3, [pc, #100]	; (80050d8 <HAL_UART_MspInit+0xb4>)
 8005072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005074:	4a18      	ldr	r2, [pc, #96]	; (80050d8 <HAL_UART_MspInit+0xb4>)
 8005076:	f043 0310 	orr.w	r3, r3, #16
 800507a:	6453      	str	r3, [r2, #68]	; 0x44
 800507c:	4b16      	ldr	r3, [pc, #88]	; (80050d8 <HAL_UART_MspInit+0xb4>)
 800507e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005080:	f003 0310 	and.w	r3, r3, #16
 8005084:	60fb      	str	r3, [r7, #12]
 8005086:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005088:	4b13      	ldr	r3, [pc, #76]	; (80050d8 <HAL_UART_MspInit+0xb4>)
 800508a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800508c:	4a12      	ldr	r2, [pc, #72]	; (80050d8 <HAL_UART_MspInit+0xb4>)
 800508e:	f043 0302 	orr.w	r3, r3, #2
 8005092:	6313      	str	r3, [r2, #48]	; 0x30
 8005094:	4b10      	ldr	r3, [pc, #64]	; (80050d8 <HAL_UART_MspInit+0xb4>)
 8005096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005098:	f003 0302 	and.w	r3, r3, #2
 800509c:	60bb      	str	r3, [r7, #8]
 800509e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80050a0:	23c0      	movs	r3, #192	; 0xc0
 80050a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050a6:	2302      	movs	r3, #2
 80050a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050ac:	2300      	movs	r3, #0
 80050ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050b2:	2303      	movs	r3, #3
 80050b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80050b8:	2307      	movs	r3, #7
 80050ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80050be:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80050c2:	4619      	mov	r1, r3
 80050c4:	4805      	ldr	r0, [pc, #20]	; (80050dc <HAL_UART_MspInit+0xb8>)
 80050c6:	f001 ff77 	bl	8006fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80050ca:	bf00      	nop
 80050cc:	37a8      	adds	r7, #168	; 0xa8
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	40011000 	.word	0x40011000
 80050d8:	40023800 	.word	0x40023800
 80050dc:	40020400 	.word	0x40020400

080050e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050e0:	b480      	push	{r7}
 80050e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80050e4:	e7fe      	b.n	80050e4 <NMI_Handler+0x4>

080050e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050e6:	b480      	push	{r7}
 80050e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050ea:	e7fe      	b.n	80050ea <HardFault_Handler+0x4>

080050ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050f0:	e7fe      	b.n	80050f0 <MemManage_Handler+0x4>

080050f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050f2:	b480      	push	{r7}
 80050f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050f6:	e7fe      	b.n	80050f6 <BusFault_Handler+0x4>

080050f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050f8:	b480      	push	{r7}
 80050fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80050fc:	e7fe      	b.n	80050fc <UsageFault_Handler+0x4>

080050fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80050fe:	b480      	push	{r7}
 8005100:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005102:	bf00      	nop
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005110:	bf00      	nop
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr

0800511a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800511a:	b480      	push	{r7}
 800511c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800511e:	bf00      	nop
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800512c:	f000 faf6 	bl	800571c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005130:	bf00      	nop
 8005132:	bd80      	pop	{r7, pc}

08005134 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8005138:	4802      	ldr	r0, [pc, #8]	; (8005144 <CAN1_RX0_IRQHandler+0x10>)
 800513a:	f001 fbc9 	bl	80068d0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800513e:	bf00      	nop
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	200002e4 	.word	0x200002e4

08005148 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USS_Data1_Pin);
 800514c:	2040      	movs	r0, #64	; 0x40
 800514e:	f002 f92b 	bl	80073a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USS_Data5_Pin);
 8005152:	2080      	movs	r0, #128	; 0x80
 8005154:	f002 f928 	bl	80073a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USS_Data2_Pin);
 8005158:	f44f 7000 	mov.w	r0, #512	; 0x200
 800515c:	f002 f924 	bl	80073a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005160:	bf00      	nop
 8005162:	bd80      	pop	{r7, pc}

08005164 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8005168:	4802      	ldr	r0, [pc, #8]	; (8005174 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800516a:	f003 fce7 	bl	8008b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800516e:	bf00      	nop
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	2000043c 	.word	0x2000043c

08005178 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USS_Data3_Pin);
 800517c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005180:	f002 f912 	bl	80073a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USS_Data6_Pin);
 8005184:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005188:	f002 f90e 	bl	80073a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800518c:	bf00      	nop
 800518e:	bd80      	pop	{r7, pc}

08005190 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8005194:	4802      	ldr	r0, [pc, #8]	; (80051a0 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8005196:	f003 fcd1 	bl	8008b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800519a:	bf00      	nop
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	20000488 	.word	0x20000488

080051a4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80051a8:	4802      	ldr	r0, [pc, #8]	; (80051b4 <TIM5_IRQHandler+0x10>)
 80051aa:	f003 fcc7 	bl	8008b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80051ae:	bf00      	nop
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	20000358 	.word	0x20000358

080051b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80051bc:	4802      	ldr	r0, [pc, #8]	; (80051c8 <TIM6_DAC_IRQHandler+0x10>)
 80051be:	f003 fcbd 	bl	8008b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80051c2:	bf00      	nop
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	200003a4 	.word	0x200003a4

080051cc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80051d0:	4802      	ldr	r0, [pc, #8]	; (80051dc <TIM7_IRQHandler+0x10>)
 80051d2:	f003 fcb3 	bl	8008b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80051d6:	bf00      	nop
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	200003f0 	.word	0x200003f0

080051e0 <EXTI2_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI2_IRQHandler(void)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(USS_Data4_Pin);
 80051e4:	2004      	movs	r0, #4
 80051e6:	f002 f8df 	bl	80073a8 <HAL_GPIO_EXTI_IRQHandler>
}
 80051ea:	bf00      	nop
 80051ec:	bd80      	pop	{r7, pc}

080051ee <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(evt_rxpin_Pin);
 80051f2:	2001      	movs	r0, #1
 80051f4:	f002 f8d8 	bl	80073a8 <HAL_GPIO_EXTI_IRQHandler>
}
 80051f8:	bf00      	nop
 80051fa:	bd80      	pop	{r7, pc}

080051fc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b086      	sub	sp, #24
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005208:	2300      	movs	r3, #0
 800520a:	617b      	str	r3, [r7, #20]
 800520c:	e00a      	b.n	8005224 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800520e:	f3af 8000 	nop.w
 8005212:	4601      	mov	r1, r0
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	1c5a      	adds	r2, r3, #1
 8005218:	60ba      	str	r2, [r7, #8]
 800521a:	b2ca      	uxtb	r2, r1
 800521c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	3301      	adds	r3, #1
 8005222:	617b      	str	r3, [r7, #20]
 8005224:	697a      	ldr	r2, [r7, #20]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	429a      	cmp	r2, r3
 800522a:	dbf0      	blt.n	800520e <_read+0x12>
	}

return len;
 800522c:	687b      	ldr	r3, [r7, #4]
}
 800522e:	4618      	mov	r0, r3
 8005230:	3718      	adds	r7, #24
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <_close>:
	}
	return len;
}

int _close(int file)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
	return -1;
 800523e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005242:	4618      	mov	r0, r3
 8005244:	370c      	adds	r7, #12
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr

0800524e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800524e:	b480      	push	{r7}
 8005250:	b083      	sub	sp, #12
 8005252:	af00      	add	r7, sp, #0
 8005254:	6078      	str	r0, [r7, #4]
 8005256:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800525e:	605a      	str	r2, [r3, #4]
	return 0;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr

0800526e <_isatty>:

int _isatty(int file)
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
	return 1;
 8005276:	2301      	movs	r3, #1
}
 8005278:	4618      	mov	r0, r3
 800527a:	370c      	adds	r7, #12
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr

08005284 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
	return 0;
 8005290:	2300      	movs	r3, #0
}
 8005292:	4618      	mov	r0, r3
 8005294:	3714      	adds	r7, #20
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
	...

080052a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b086      	sub	sp, #24
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80052a8:	4a14      	ldr	r2, [pc, #80]	; (80052fc <_sbrk+0x5c>)
 80052aa:	4b15      	ldr	r3, [pc, #84]	; (8005300 <_sbrk+0x60>)
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80052b4:	4b13      	ldr	r3, [pc, #76]	; (8005304 <_sbrk+0x64>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d102      	bne.n	80052c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80052bc:	4b11      	ldr	r3, [pc, #68]	; (8005304 <_sbrk+0x64>)
 80052be:	4a12      	ldr	r2, [pc, #72]	; (8005308 <_sbrk+0x68>)
 80052c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80052c2:	4b10      	ldr	r3, [pc, #64]	; (8005304 <_sbrk+0x64>)
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4413      	add	r3, r2
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d207      	bcs.n	80052e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80052d0:	f005 f8a4 	bl	800a41c <__errno>
 80052d4:	4603      	mov	r3, r0
 80052d6:	220c      	movs	r2, #12
 80052d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80052da:	f04f 33ff 	mov.w	r3, #4294967295
 80052de:	e009      	b.n	80052f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80052e0:	4b08      	ldr	r3, [pc, #32]	; (8005304 <_sbrk+0x64>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80052e6:	4b07      	ldr	r3, [pc, #28]	; (8005304 <_sbrk+0x64>)
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4413      	add	r3, r2
 80052ee:	4a05      	ldr	r2, [pc, #20]	; (8005304 <_sbrk+0x64>)
 80052f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80052f2:	68fb      	ldr	r3, [r7, #12]
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3718      	adds	r7, #24
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	20050000 	.word	0x20050000
 8005300:	00000400 	.word	0x00000400
 8005304:	20000558 	.word	0x20000558
 8005308:	200005a8 	.word	0x200005a8

0800530c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800530c:	b480      	push	{r7}
 800530e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005310:	4b06      	ldr	r3, [pc, #24]	; (800532c <SystemInit+0x20>)
 8005312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005316:	4a05      	ldr	r2, [pc, #20]	; (800532c <SystemInit+0x20>)
 8005318:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800531c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005320:	bf00      	nop
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	e000ed00 	.word	0xe000ed00

08005330 <USSn_Trigger>:
extern uint32_t pre_usTick;



void USSn_Trigger(int USSn)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 8005338:	2300      	movs	r3, #0
 800533a:	60bb      	str	r3, [r7, #8]
	//printf("flag11121\n");
	printf("HAL_TIM_Base_Start_IT (&htim5)\n");
 800533c:	484b      	ldr	r0, [pc, #300]	; (800546c <USSn_Trigger+0x13c>)
 800533e:	f005 f925 	bl	800a58c <puts>
	tmp=HAL_TIM_Base_Start_IT (&htim5);//uss timer, 200khz
 8005342:	484b      	ldr	r0, [pc, #300]	; (8005470 <USSn_Trigger+0x140>)
 8005344:	f003 f9aa 	bl	800869c <HAL_TIM_Base_Start_IT>
 8005348:	4603      	mov	r3, r0
 800534a:	60bb      	str	r3, [r7, #8]

	//printf("flag11122: %u\n", tmp);
	switch(USSn){
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	3b01      	subs	r3, #1
 8005350:	2b05      	cmp	r3, #5
 8005352:	d836      	bhi.n	80053c2 <USSn_Trigger+0x92>
 8005354:	a201      	add	r2, pc, #4	; (adr r2, 800535c <USSn_Trigger+0x2c>)
 8005356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800535a:	bf00      	nop
 800535c:	08005375 	.word	0x08005375
 8005360:	08005381 	.word	0x08005381
 8005364:	0800538f 	.word	0x0800538f
 8005368:	0800539d 	.word	0x0800539d
 800536c:	080053ab 	.word	0x080053ab
 8005370:	080053b7 	.word	0x080053b7
		case 1: USS1_Trigger_Set; break;
 8005374:	2201      	movs	r2, #1
 8005376:	2120      	movs	r1, #32
 8005378:	483e      	ldr	r0, [pc, #248]	; (8005474 <USSn_Trigger+0x144>)
 800537a:	f001 ffe1 	bl	8007340 <HAL_GPIO_WritePin>
 800537e:	e020      	b.n	80053c2 <USSn_Trigger+0x92>
		case 2: USS2_Trigger_Set; break;
 8005380:	2201      	movs	r2, #1
 8005382:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005386:	483b      	ldr	r0, [pc, #236]	; (8005474 <USSn_Trigger+0x144>)
 8005388:	f001 ffda 	bl	8007340 <HAL_GPIO_WritePin>
 800538c:	e019      	b.n	80053c2 <USSn_Trigger+0x92>
		case 3: USS3_Trigger_Set; break;
 800538e:	2201      	movs	r2, #1
 8005390:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005394:	4838      	ldr	r0, [pc, #224]	; (8005478 <USSn_Trigger+0x148>)
 8005396:	f001 ffd3 	bl	8007340 <HAL_GPIO_WritePin>
 800539a:	e012      	b.n	80053c2 <USSn_Trigger+0x92>
		case 4: USS4_Trigger_Set; break;
 800539c:	2201      	movs	r2, #1
 800539e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80053a2:	4835      	ldr	r0, [pc, #212]	; (8005478 <USSn_Trigger+0x148>)
 80053a4:	f001 ffcc 	bl	8007340 <HAL_GPIO_WritePin>
 80053a8:	e00b      	b.n	80053c2 <USSn_Trigger+0x92>
		case 5: USS5_Trigger_Set; break;
 80053aa:	2201      	movs	r2, #1
 80053ac:	2140      	movs	r1, #64	; 0x40
 80053ae:	4832      	ldr	r0, [pc, #200]	; (8005478 <USSn_Trigger+0x148>)
 80053b0:	f001 ffc6 	bl	8007340 <HAL_GPIO_WritePin>
 80053b4:	e005      	b.n	80053c2 <USSn_Trigger+0x92>
		case 6: USS6_Trigger_Set; break;
 80053b6:	2201      	movs	r2, #1
 80053b8:	2180      	movs	r1, #128	; 0x80
 80053ba:	4830      	ldr	r0, [pc, #192]	; (800547c <USSn_Trigger+0x14c>)
 80053bc:	f001 ffc0 	bl	8007340 <HAL_GPIO_WritePin>
 80053c0:	bf00      	nop
	}
	USS_start[USSn-1] = us_Tick;//start uss trigger
 80053c2:	4b2f      	ldr	r3, [pc, #188]	; (8005480 <USSn_Trigger+0x150>)
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	3b01      	subs	r3, #1
 80053ca:	4611      	mov	r1, r2
 80053cc:	4a2d      	ldr	r2, [pc, #180]	; (8005484 <USSn_Trigger+0x154>)
 80053ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	pre_usTick = us_Tick;
 80053d2:	4b2b      	ldr	r3, [pc, #172]	; (8005480 <USSn_Trigger+0x150>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a2c      	ldr	r2, [pc, #176]	; (8005488 <USSn_Trigger+0x158>)
 80053d8:	6013      	str	r3, [r2, #0]
	//printf("flag11123\n");
	for(int i=0;i<1000;i++){;}//wait about 200us
 80053da:	2300      	movs	r3, #0
 80053dc:	60fb      	str	r3, [r7, #12]
 80053de:	e002      	b.n	80053e6 <USSn_Trigger+0xb6>
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	3301      	adds	r3, #1
 80053e4:	60fb      	str	r3, [r7, #12]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80053ec:	dbf8      	blt.n	80053e0 <USSn_Trigger+0xb0>
	//printf("flag11124\n");
	switch(USSn){
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	3b01      	subs	r3, #1
 80053f2:	2b05      	cmp	r3, #5
 80053f4:	d835      	bhi.n	8005462 <USSn_Trigger+0x132>
 80053f6:	a201      	add	r2, pc, #4	; (adr r2, 80053fc <USSn_Trigger+0xcc>)
 80053f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053fc:	08005415 	.word	0x08005415
 8005400:	08005421 	.word	0x08005421
 8005404:	0800542f 	.word	0x0800542f
 8005408:	0800543d 	.word	0x0800543d
 800540c:	0800544b 	.word	0x0800544b
 8005410:	08005457 	.word	0x08005457
		case 1: USS1_Trigger_ReSet; break;
 8005414:	2200      	movs	r2, #0
 8005416:	2120      	movs	r1, #32
 8005418:	4816      	ldr	r0, [pc, #88]	; (8005474 <USSn_Trigger+0x144>)
 800541a:	f001 ff91 	bl	8007340 <HAL_GPIO_WritePin>
 800541e:	e020      	b.n	8005462 <USSn_Trigger+0x132>
		case 2: USS2_Trigger_ReSet; break;
 8005420:	2200      	movs	r2, #0
 8005422:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005426:	4813      	ldr	r0, [pc, #76]	; (8005474 <USSn_Trigger+0x144>)
 8005428:	f001 ff8a 	bl	8007340 <HAL_GPIO_WritePin>
 800542c:	e019      	b.n	8005462 <USSn_Trigger+0x132>
		case 3: USS3_Trigger_ReSet; break;
 800542e:	2200      	movs	r2, #0
 8005430:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005434:	4810      	ldr	r0, [pc, #64]	; (8005478 <USSn_Trigger+0x148>)
 8005436:	f001 ff83 	bl	8007340 <HAL_GPIO_WritePin>
 800543a:	e012      	b.n	8005462 <USSn_Trigger+0x132>
		case 4: USS4_Trigger_ReSet; break;
 800543c:	2200      	movs	r2, #0
 800543e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005442:	480d      	ldr	r0, [pc, #52]	; (8005478 <USSn_Trigger+0x148>)
 8005444:	f001 ff7c 	bl	8007340 <HAL_GPIO_WritePin>
 8005448:	e00b      	b.n	8005462 <USSn_Trigger+0x132>
		case 5: USS5_Trigger_ReSet; break;
 800544a:	2200      	movs	r2, #0
 800544c:	2140      	movs	r1, #64	; 0x40
 800544e:	480a      	ldr	r0, [pc, #40]	; (8005478 <USSn_Trigger+0x148>)
 8005450:	f001 ff76 	bl	8007340 <HAL_GPIO_WritePin>
 8005454:	e005      	b.n	8005462 <USSn_Trigger+0x132>
		case 6: USS6_Trigger_ReSet; break;
 8005456:	2200      	movs	r2, #0
 8005458:	2180      	movs	r1, #128	; 0x80
 800545a:	4808      	ldr	r0, [pc, #32]	; (800547c <USSn_Trigger+0x14c>)
 800545c:	f001 ff70 	bl	8007340 <HAL_GPIO_WritePin>
 8005460:	bf00      	nop
	}
	//printf("flag11125\n");
}
 8005462:	bf00      	nop
 8005464:	3710      	adds	r7, #16
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	0800b6c4 	.word	0x0800b6c4
 8005470:	20000358 	.word	0x20000358
 8005474:	40020c00 	.word	0x40020c00
 8005478:	40020800 	.word	0x40020800
 800547c:	40021400 	.word	0x40021400
 8005480:	20000154 	.word	0x20000154
 8005484:	2000055c 	.word	0x2000055c
 8005488:	2000015c 	.word	0x2000015c
 800548c:	00000000 	.word	0x00000000

08005490 <USSn_DataRead>:

uint8_t USSn_DataRead(int USSn)
{
 8005490:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005494:	b084      	sub	sp, #16
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
	int32_t USS_tmp = 0;
 800549a:	2300      	movs	r3, #0
 800549c:	60fb      	str	r3, [r7, #12]
	int32_t USS_calc = 0;
 800549e:	2300      	movs	r3, #0
 80054a0:	60bb      	str	r3, [r7, #8]
	//printf("flag1111\n");
	USS_tmp = USS_end[USSn-1]-USS_start[USSn-1];
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	3b01      	subs	r3, #1
 80054a6:	4a68      	ldr	r2, [pc, #416]	; (8005648 <USSn_DataRead+0x1b8>)
 80054a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	3b01      	subs	r3, #1
 80054b0:	4966      	ldr	r1, [pc, #408]	; (800564c <USSn_DataRead+0x1bc>)
 80054b2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	60fb      	str	r3, [r7, #12]
	USS_calc = (0.0361*(float)USS_tmp)*(0.001*(float)USS_tmp)*(0.001*(float)USS_tmp);//x^3, (0.0361*10^-6)*x^3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	ee07 3a90 	vmov	s15, r3
 80054c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054c4:	ee17 0a90 	vmov	r0, s15
 80054c8:	f7fb f856 	bl	8000578 <__aeabi_f2d>
 80054cc:	a356      	add	r3, pc, #344	; (adr r3, 8005628 <USSn_DataRead+0x198>)
 80054ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d2:	f7fb f8a9 	bl	8000628 <__aeabi_dmul>
 80054d6:	4602      	mov	r2, r0
 80054d8:	460b      	mov	r3, r1
 80054da:	4614      	mov	r4, r2
 80054dc:	461d      	mov	r5, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	ee07 3a90 	vmov	s15, r3
 80054e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054e8:	ee17 0a90 	vmov	r0, s15
 80054ec:	f7fb f844 	bl	8000578 <__aeabi_f2d>
 80054f0:	a34f      	add	r3, pc, #316	; (adr r3, 8005630 <USSn_DataRead+0x1a0>)
 80054f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f6:	f7fb f897 	bl	8000628 <__aeabi_dmul>
 80054fa:	4602      	mov	r2, r0
 80054fc:	460b      	mov	r3, r1
 80054fe:	4620      	mov	r0, r4
 8005500:	4629      	mov	r1, r5
 8005502:	f7fb f891 	bl	8000628 <__aeabi_dmul>
 8005506:	4602      	mov	r2, r0
 8005508:	460b      	mov	r3, r1
 800550a:	4614      	mov	r4, r2
 800550c:	461d      	mov	r5, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	ee07 3a90 	vmov	s15, r3
 8005514:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005518:	ee17 0a90 	vmov	r0, s15
 800551c:	f7fb f82c 	bl	8000578 <__aeabi_f2d>
 8005520:	a343      	add	r3, pc, #268	; (adr r3, 8005630 <USSn_DataRead+0x1a0>)
 8005522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005526:	f7fb f87f 	bl	8000628 <__aeabi_dmul>
 800552a:	4602      	mov	r2, r0
 800552c:	460b      	mov	r3, r1
 800552e:	4620      	mov	r0, r4
 8005530:	4629      	mov	r1, r5
 8005532:	f7fb f879 	bl	8000628 <__aeabi_dmul>
 8005536:	4602      	mov	r2, r0
 8005538:	460b      	mov	r3, r1
 800553a:	4610      	mov	r0, r2
 800553c:	4619      	mov	r1, r3
 800553e:	f7fb fb0d 	bl	8000b5c <__aeabi_d2iz>
 8005542:	4603      	mov	r3, r0
 8005544:	60bb      	str	r3, [r7, #8]
	//printf("x3[0]: %d \n", USS_calc[0]);
	USS_calc -= (0.108*(float)USS_tmp)*(0.001*(float)USS_tmp);//x^2, (0.108*10^-3)*x^2
 8005546:	68b8      	ldr	r0, [r7, #8]
 8005548:	f7fb f804 	bl	8000554 <__aeabi_i2d>
 800554c:	4604      	mov	r4, r0
 800554e:	460d      	mov	r5, r1
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	ee07 3a90 	vmov	s15, r3
 8005556:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800555a:	ee17 0a90 	vmov	r0, s15
 800555e:	f7fb f80b 	bl	8000578 <__aeabi_f2d>
 8005562:	a335      	add	r3, pc, #212	; (adr r3, 8005638 <USSn_DataRead+0x1a8>)
 8005564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005568:	f7fb f85e 	bl	8000628 <__aeabi_dmul>
 800556c:	4602      	mov	r2, r0
 800556e:	460b      	mov	r3, r1
 8005570:	4690      	mov	r8, r2
 8005572:	4699      	mov	r9, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	ee07 3a90 	vmov	s15, r3
 800557a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800557e:	ee17 0a90 	vmov	r0, s15
 8005582:	f7fa fff9 	bl	8000578 <__aeabi_f2d>
 8005586:	a32a      	add	r3, pc, #168	; (adr r3, 8005630 <USSn_DataRead+0x1a0>)
 8005588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800558c:	f7fb f84c 	bl	8000628 <__aeabi_dmul>
 8005590:	4602      	mov	r2, r0
 8005592:	460b      	mov	r3, r1
 8005594:	4640      	mov	r0, r8
 8005596:	4649      	mov	r1, r9
 8005598:	f7fb f846 	bl	8000628 <__aeabi_dmul>
 800559c:	4602      	mov	r2, r0
 800559e:	460b      	mov	r3, r1
 80055a0:	4620      	mov	r0, r4
 80055a2:	4629      	mov	r1, r5
 80055a4:	f7fa fe88 	bl	80002b8 <__aeabi_dsub>
 80055a8:	4602      	mov	r2, r0
 80055aa:	460b      	mov	r3, r1
 80055ac:	4610      	mov	r0, r2
 80055ae:	4619      	mov	r1, r3
 80055b0:	f7fb fad4 	bl	8000b5c <__aeabi_d2iz>
 80055b4:	4603      	mov	r3, r0
 80055b6:	60bb      	str	r3, [r7, #8]
	//printf("x2[0]: %d \n", USS_calc[0]);
	USS_calc += (0.933*(float)USS_tmp);//x^1, (0.933)*x^1
 80055b8:	68b8      	ldr	r0, [r7, #8]
 80055ba:	f7fa ffcb 	bl	8000554 <__aeabi_i2d>
 80055be:	4604      	mov	r4, r0
 80055c0:	460d      	mov	r5, r1
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	ee07 3a90 	vmov	s15, r3
 80055c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055cc:	ee17 0a90 	vmov	r0, s15
 80055d0:	f7fa ffd2 	bl	8000578 <__aeabi_f2d>
 80055d4:	a31a      	add	r3, pc, #104	; (adr r3, 8005640 <USSn_DataRead+0x1b0>)
 80055d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055da:	f7fb f825 	bl	8000628 <__aeabi_dmul>
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	4620      	mov	r0, r4
 80055e4:	4629      	mov	r1, r5
 80055e6:	f7fa fe69 	bl	80002bc <__adddf3>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	4610      	mov	r0, r2
 80055f0:	4619      	mov	r1, r3
 80055f2:	f7fb fab3 	bl	8000b5c <__aeabi_d2iz>
 80055f6:	4603      	mov	r3, r0
 80055f8:	60bb      	str	r3, [r7, #8]
	//printf("x1[0]: %d \n", USS_calc[0]);
	USS_calc -= 41;//x^0, constant
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	3b29      	subs	r3, #41	; 0x29
 80055fe:	60bb      	str	r3, [r7, #8]
	//USS_calc[0]=(USS_end[0]-USS_start[0]);
	//printf("USS_calc[0]: %d \n", USS_calc);
	//printf("sonic value start, end, diff: %d  %d  %d\n", USS_start[0], USS_end[0], (USS_end[0]-USS_start[0]));
	//printf("flag1112\n");
	USSn_Trigger(USSn);
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f7ff fe95 	bl	8005330 <USSn_Trigger>
	//printf("flag1113\n");
	if((USS_calc<=19) || (USS_calc>250)) {return 0;}
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	2b13      	cmp	r3, #19
 800560a:	dd02      	ble.n	8005612 <USSn_DataRead+0x182>
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	2bfa      	cmp	r3, #250	; 0xfa
 8005610:	dd01      	ble.n	8005616 <USSn_DataRead+0x186>
 8005612:	2300      	movs	r3, #0
 8005614:	e001      	b.n	800561a <USSn_DataRead+0x18a>

	return USS_calc;
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	b2db      	uxtb	r3, r3
}
 800561a:	4618      	mov	r0, r3
 800561c:	3710      	adds	r7, #16
 800561e:	46bd      	mov	sp, r7
 8005620:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005624:	f3af 8000 	nop.w
 8005628:	fec56d5d 	.word	0xfec56d5d
 800562c:	3fa27bb2 	.word	0x3fa27bb2
 8005630:	d2f1a9fc 	.word	0xd2f1a9fc
 8005634:	3f50624d 	.word	0x3f50624d
 8005638:	53f7ced9 	.word	0x53f7ced9
 800563c:	3fbba5e3 	.word	0x3fbba5e3
 8005640:	d0e56042 	.word	0xd0e56042
 8005644:	3feddb22 	.word	0x3feddb22
 8005648:	20000574 	.word	0x20000574
 800564c:	2000055c 	.word	0x2000055c

08005650 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005650:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005688 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005654:	480d      	ldr	r0, [pc, #52]	; (800568c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005656:	490e      	ldr	r1, [pc, #56]	; (8005690 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005658:	4a0e      	ldr	r2, [pc, #56]	; (8005694 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800565a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800565c:	e002      	b.n	8005664 <LoopCopyDataInit>

0800565e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800565e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005662:	3304      	adds	r3, #4

08005664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005668:	d3f9      	bcc.n	800565e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800566a:	4a0b      	ldr	r2, [pc, #44]	; (8005698 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800566c:	4c0b      	ldr	r4, [pc, #44]	; (800569c <LoopFillZerobss+0x26>)
  movs r3, #0
 800566e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005670:	e001      	b.n	8005676 <LoopFillZerobss>

08005672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005674:	3204      	adds	r2, #4

08005676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005678:	d3fb      	bcc.n	8005672 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800567a:	f7ff fe47 	bl	800530c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800567e:	f004 fed3 	bl	800a428 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005682:	f7fe f84f 	bl	8003724 <main>
  bx  lr    
 8005686:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005688:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800568c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005690:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8005694:	0800b7d8 	.word	0x0800b7d8
  ldr r2, =_sbss
 8005698:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 800569c:	200005a4 	.word	0x200005a4

080056a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80056a0:	e7fe      	b.n	80056a0 <ADC_IRQHandler>

080056a2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80056a2:	b580      	push	{r7, lr}
 80056a4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80056a6:	2003      	movs	r0, #3
 80056a8:	f001 fc36 	bl	8006f18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80056ac:	200f      	movs	r0, #15
 80056ae:	f000 f805 	bl	80056bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80056b2:	f7ff fb29 	bl	8004d08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80056b6:	2300      	movs	r3, #0
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	bd80      	pop	{r7, pc}

080056bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80056c4:	4b12      	ldr	r3, [pc, #72]	; (8005710 <HAL_InitTick+0x54>)
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	4b12      	ldr	r3, [pc, #72]	; (8005714 <HAL_InitTick+0x58>)
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	4619      	mov	r1, r3
 80056ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80056d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80056da:	4618      	mov	r0, r3
 80056dc:	f001 fc5f 	bl	8006f9e <HAL_SYSTICK_Config>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d001      	beq.n	80056ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e00e      	b.n	8005708 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2b0f      	cmp	r3, #15
 80056ee:	d80a      	bhi.n	8005706 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80056f0:	2200      	movs	r2, #0
 80056f2:	6879      	ldr	r1, [r7, #4]
 80056f4:	f04f 30ff 	mov.w	r0, #4294967295
 80056f8:	f001 fc19 	bl	8006f2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80056fc:	4a06      	ldr	r2, [pc, #24]	; (8005718 <HAL_InitTick+0x5c>)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005702:	2300      	movs	r3, #0
 8005704:	e000      	b.n	8005708 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
}
 8005708:	4618      	mov	r0, r3
 800570a:	3708      	adds	r7, #8
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}
 8005710:	20000068 	.word	0x20000068
 8005714:	20000070 	.word	0x20000070
 8005718:	2000006c 	.word	0x2000006c

0800571c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800571c:	b480      	push	{r7}
 800571e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005720:	4b06      	ldr	r3, [pc, #24]	; (800573c <HAL_IncTick+0x20>)
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	461a      	mov	r2, r3
 8005726:	4b06      	ldr	r3, [pc, #24]	; (8005740 <HAL_IncTick+0x24>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4413      	add	r3, r2
 800572c:	4a04      	ldr	r2, [pc, #16]	; (8005740 <HAL_IncTick+0x24>)
 800572e:	6013      	str	r3, [r2, #0]
}
 8005730:	bf00      	nop
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	20000070 	.word	0x20000070
 8005740:	20000590 	.word	0x20000590

08005744 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005744:	b480      	push	{r7}
 8005746:	af00      	add	r7, sp, #0
  return uwTick;
 8005748:	4b03      	ldr	r3, [pc, #12]	; (8005758 <HAL_GetTick+0x14>)
 800574a:	681b      	ldr	r3, [r3, #0]
}
 800574c:	4618      	mov	r0, r3
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop
 8005758:	20000590 	.word	0x20000590

0800575c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005764:	f7ff ffee 	bl	8005744 <HAL_GetTick>
 8005768:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005774:	d005      	beq.n	8005782 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005776:	4b0a      	ldr	r3, [pc, #40]	; (80057a0 <HAL_Delay+0x44>)
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	461a      	mov	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	4413      	add	r3, r2
 8005780:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005782:	bf00      	nop
 8005784:	f7ff ffde 	bl	8005744 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	429a      	cmp	r2, r3
 8005792:	d8f7      	bhi.n	8005784 <HAL_Delay+0x28>
  {
  }
}
 8005794:	bf00      	nop
 8005796:	bf00      	nop
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	20000070 	.word	0x20000070

080057a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057ac:	2300      	movs	r3, #0
 80057ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d101      	bne.n	80057ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e031      	b.n	800581e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d109      	bne.n	80057d6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7ff fac4 	bl	8004d50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057da:	f003 0310 	and.w	r3, r3, #16
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d116      	bne.n	8005810 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057e6:	4b10      	ldr	r3, [pc, #64]	; (8005828 <HAL_ADC_Init+0x84>)
 80057e8:	4013      	ands	r3, r2
 80057ea:	f043 0202 	orr.w	r2, r3, #2
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 fb0a 	bl	8005e0c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005802:	f023 0303 	bic.w	r3, r3, #3
 8005806:	f043 0201 	orr.w	r2, r3, #1
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	641a      	str	r2, [r3, #64]	; 0x40
 800580e:	e001      	b.n	8005814 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800581c:	7bfb      	ldrb	r3, [r7, #15]
}
 800581e:	4618      	mov	r0, r3
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	ffffeefd 	.word	0xffffeefd

0800582c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8005834:	2300      	movs	r3, #0
 8005836:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800583e:	2b01      	cmp	r3, #1
 8005840:	d101      	bne.n	8005846 <HAL_ADC_Start+0x1a>
 8005842:	2302      	movs	r3, #2
 8005844:	e0ad      	b.n	80059a2 <HAL_ADC_Start+0x176>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2201      	movs	r2, #1
 800584a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f003 0301 	and.w	r3, r3, #1
 8005858:	2b01      	cmp	r3, #1
 800585a:	d018      	beq.n	800588e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	689a      	ldr	r2, [r3, #8]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f042 0201 	orr.w	r2, r2, #1
 800586a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800586c:	4b50      	ldr	r3, [pc, #320]	; (80059b0 <HAL_ADC_Start+0x184>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a50      	ldr	r2, [pc, #320]	; (80059b4 <HAL_ADC_Start+0x188>)
 8005872:	fba2 2303 	umull	r2, r3, r2, r3
 8005876:	0c9a      	lsrs	r2, r3, #18
 8005878:	4613      	mov	r3, r2
 800587a:	005b      	lsls	r3, r3, #1
 800587c:	4413      	add	r3, r2
 800587e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005880:	e002      	b.n	8005888 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	3b01      	subs	r3, #1
 8005886:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1f9      	bne.n	8005882 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	f003 0301 	and.w	r3, r3, #1
 8005898:	2b01      	cmp	r3, #1
 800589a:	d175      	bne.n	8005988 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058a0:	4b45      	ldr	r3, [pc, #276]	; (80059b8 <HAL_ADC_Start+0x18c>)
 80058a2:	4013      	ands	r3, r2
 80058a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d007      	beq.n	80058ca <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80058c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058d6:	d106      	bne.n	80058e6 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058dc:	f023 0206 	bic.w	r2, r3, #6
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	645a      	str	r2, [r3, #68]	; 0x44
 80058e4:	e002      	b.n	80058ec <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80058fc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80058fe:	4b2f      	ldr	r3, [pc, #188]	; (80059bc <HAL_ADC_Start+0x190>)
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	f003 031f 	and.w	r3, r3, #31
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10f      	bne.n	800592a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d143      	bne.n	80059a0 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	689a      	ldr	r2, [r3, #8]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005926:	609a      	str	r2, [r3, #8]
 8005928:	e03a      	b.n	80059a0 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a24      	ldr	r2, [pc, #144]	; (80059c0 <HAL_ADC_Start+0x194>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d10e      	bne.n	8005952 <HAL_ADC_Start+0x126>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d107      	bne.n	8005952 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	689a      	ldr	r2, [r3, #8]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005950:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8005952:	4b1a      	ldr	r3, [pc, #104]	; (80059bc <HAL_ADC_Start+0x190>)
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	f003 0310 	and.w	r3, r3, #16
 800595a:	2b00      	cmp	r3, #0
 800595c:	d120      	bne.n	80059a0 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a18      	ldr	r2, [pc, #96]	; (80059c4 <HAL_ADC_Start+0x198>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d11b      	bne.n	80059a0 <HAL_ADC_Start+0x174>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d114      	bne.n	80059a0 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	689a      	ldr	r2, [r3, #8]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005984:	609a      	str	r2, [r3, #8]
 8005986:	e00b      	b.n	80059a0 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598c:	f043 0210 	orr.w	r2, r3, #16
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005998:	f043 0201 	orr.w	r2, r3, #1
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	20000068 	.word	0x20000068
 80059b4:	431bde83 	.word	0x431bde83
 80059b8:	fffff8fe 	.word	0xfffff8fe
 80059bc:	40012300 	.word	0x40012300
 80059c0:	40012000 	.word	0x40012000
 80059c4:	40012200 	.word	0x40012200

080059c8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d101      	bne.n	80059de <HAL_ADC_Stop+0x16>
 80059da:	2302      	movs	r3, #2
 80059dc:	e01f      	b.n	8005a1e <HAL_ADC_Stop+0x56>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	689a      	ldr	r2, [r3, #8]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f022 0201 	bic.w	r2, r2, #1
 80059f4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f003 0301 	and.w	r3, r3, #1
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d107      	bne.n	8005a14 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a08:	4b08      	ldr	r3, [pc, #32]	; (8005a2c <HAL_ADC_Stop+0x64>)
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	f043 0201 	orr.w	r2, r3, #1
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	ffffeefe 	.word	0xffffeefe

08005a30 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a4c:	d113      	bne.n	8005a76 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005a58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a5c:	d10b      	bne.n	8005a76 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a62:	f043 0220 	orr.w	r2, r3, #32
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e063      	b.n	8005b3e <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005a76:	f7ff fe65 	bl	8005744 <HAL_GetTick>
 8005a7a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005a7c:	e021      	b.n	8005ac2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a84:	d01d      	beq.n	8005ac2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d007      	beq.n	8005a9c <HAL_ADC_PollForConversion+0x6c>
 8005a8c:	f7ff fe5a 	bl	8005744 <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	683a      	ldr	r2, [r7, #0]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d212      	bcs.n	8005ac2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 0302 	and.w	r3, r3, #2
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d00b      	beq.n	8005ac2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aae:	f043 0204 	orr.w	r2, r3, #4
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e03d      	b.n	8005b3e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d1d6      	bne.n	8005a7e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f06f 0212 	mvn.w	r2, #18
 8005ad8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ade:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d123      	bne.n	8005b3c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d11f      	bne.n	8005b3c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b02:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d006      	beq.n	8005b18 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d111      	bne.n	8005b3c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d105      	bne.n	8005b3c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b34:	f043 0201 	orr.w	r2, r3, #1
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3710      	adds	r7, #16
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005b46:	b480      	push	{r7}
 8005b48:	b083      	sub	sp, #12
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d101      	bne.n	8005b7c <HAL_ADC_ConfigChannel+0x1c>
 8005b78:	2302      	movs	r3, #2
 8005b7a:	e136      	b.n	8005dea <HAL_ADC_ConfigChannel+0x28a>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2b09      	cmp	r3, #9
 8005b8a:	d93a      	bls.n	8005c02 <HAL_ADC_ConfigChannel+0xa2>
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b94:	d035      	beq.n	8005c02 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68d9      	ldr	r1, [r3, #12]
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	005b      	lsls	r3, r3, #1
 8005ba8:	4413      	add	r3, r2
 8005baa:	3b1e      	subs	r3, #30
 8005bac:	2207      	movs	r2, #7
 8005bae:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb2:	43da      	mvns	r2, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	400a      	ands	r2, r1
 8005bba:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a8d      	ldr	r2, [pc, #564]	; (8005df8 <HAL_ADC_ConfigChannel+0x298>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d10a      	bne.n	8005bdc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68d9      	ldr	r1, [r3, #12]
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	061a      	lsls	r2, r3, #24
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	430a      	orrs	r2, r1
 8005bd8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005bda:	e035      	b.n	8005c48 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68d9      	ldr	r1, [r3, #12]
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	689a      	ldr	r2, [r3, #8]
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	4618      	mov	r0, r3
 8005bee:	4603      	mov	r3, r0
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	4403      	add	r3, r0
 8005bf4:	3b1e      	subs	r3, #30
 8005bf6:	409a      	lsls	r2, r3
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c00:	e022      	b.n	8005c48 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	6919      	ldr	r1, [r3, #16]
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	461a      	mov	r2, r3
 8005c10:	4613      	mov	r3, r2
 8005c12:	005b      	lsls	r3, r3, #1
 8005c14:	4413      	add	r3, r2
 8005c16:	2207      	movs	r2, #7
 8005c18:	fa02 f303 	lsl.w	r3, r2, r3
 8005c1c:	43da      	mvns	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	400a      	ands	r2, r1
 8005c24:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	6919      	ldr	r1, [r3, #16]
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	689a      	ldr	r2, [r3, #8]
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	4618      	mov	r0, r3
 8005c38:	4603      	mov	r3, r0
 8005c3a:	005b      	lsls	r3, r3, #1
 8005c3c:	4403      	add	r3, r0
 8005c3e:	409a      	lsls	r2, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	430a      	orrs	r2, r1
 8005c46:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	2b06      	cmp	r3, #6
 8005c4e:	d824      	bhi.n	8005c9a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	685a      	ldr	r2, [r3, #4]
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	009b      	lsls	r3, r3, #2
 8005c5e:	4413      	add	r3, r2
 8005c60:	3b05      	subs	r3, #5
 8005c62:	221f      	movs	r2, #31
 8005c64:	fa02 f303 	lsl.w	r3, r2, r3
 8005c68:	43da      	mvns	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	400a      	ands	r2, r1
 8005c70:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	4618      	mov	r0, r3
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	685a      	ldr	r2, [r3, #4]
 8005c84:	4613      	mov	r3, r2
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	4413      	add	r3, r2
 8005c8a:	3b05      	subs	r3, #5
 8005c8c:	fa00 f203 	lsl.w	r2, r0, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	430a      	orrs	r2, r1
 8005c96:	635a      	str	r2, [r3, #52]	; 0x34
 8005c98:	e04c      	b.n	8005d34 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	2b0c      	cmp	r3, #12
 8005ca0:	d824      	bhi.n	8005cec <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	685a      	ldr	r2, [r3, #4]
 8005cac:	4613      	mov	r3, r2
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	4413      	add	r3, r2
 8005cb2:	3b23      	subs	r3, #35	; 0x23
 8005cb4:	221f      	movs	r2, #31
 8005cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cba:	43da      	mvns	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	400a      	ands	r2, r1
 8005cc2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	685a      	ldr	r2, [r3, #4]
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	4413      	add	r3, r2
 8005cdc:	3b23      	subs	r3, #35	; 0x23
 8005cde:	fa00 f203 	lsl.w	r2, r0, r3
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	631a      	str	r2, [r3, #48]	; 0x30
 8005cea:	e023      	b.n	8005d34 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	685a      	ldr	r2, [r3, #4]
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	4413      	add	r3, r2
 8005cfc:	3b41      	subs	r3, #65	; 0x41
 8005cfe:	221f      	movs	r2, #31
 8005d00:	fa02 f303 	lsl.w	r3, r2, r3
 8005d04:	43da      	mvns	r2, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	400a      	ands	r2, r1
 8005d0c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	685a      	ldr	r2, [r3, #4]
 8005d20:	4613      	mov	r3, r2
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	4413      	add	r3, r2
 8005d26:	3b41      	subs	r3, #65	; 0x41
 8005d28:	fa00 f203 	lsl.w	r2, r0, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	430a      	orrs	r2, r1
 8005d32:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a30      	ldr	r2, [pc, #192]	; (8005dfc <HAL_ADC_ConfigChannel+0x29c>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d10a      	bne.n	8005d54 <HAL_ADC_ConfigChannel+0x1f4>
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d46:	d105      	bne.n	8005d54 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005d48:	4b2d      	ldr	r3, [pc, #180]	; (8005e00 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	4a2c      	ldr	r2, [pc, #176]	; (8005e00 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d4e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005d52:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a28      	ldr	r2, [pc, #160]	; (8005dfc <HAL_ADC_ConfigChannel+0x29c>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d10f      	bne.n	8005d7e <HAL_ADC_ConfigChannel+0x21e>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2b12      	cmp	r3, #18
 8005d64:	d10b      	bne.n	8005d7e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8005d66:	4b26      	ldr	r3, [pc, #152]	; (8005e00 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	4a25      	ldr	r2, [pc, #148]	; (8005e00 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d6c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005d70:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8005d72:	4b23      	ldr	r3, [pc, #140]	; (8005e00 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	4a22      	ldr	r2, [pc, #136]	; (8005e00 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005d7c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a1e      	ldr	r2, [pc, #120]	; (8005dfc <HAL_ADC_ConfigChannel+0x29c>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d12b      	bne.n	8005de0 <HAL_ADC_ConfigChannel+0x280>
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a1a      	ldr	r2, [pc, #104]	; (8005df8 <HAL_ADC_ConfigChannel+0x298>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d003      	beq.n	8005d9a <HAL_ADC_ConfigChannel+0x23a>
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2b11      	cmp	r3, #17
 8005d98:	d122      	bne.n	8005de0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005d9a:	4b19      	ldr	r3, [pc, #100]	; (8005e00 <HAL_ADC_ConfigChannel+0x2a0>)
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	4a18      	ldr	r2, [pc, #96]	; (8005e00 <HAL_ADC_ConfigChannel+0x2a0>)
 8005da0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005da4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005da6:	4b16      	ldr	r3, [pc, #88]	; (8005e00 <HAL_ADC_ConfigChannel+0x2a0>)
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	4a15      	ldr	r2, [pc, #84]	; (8005e00 <HAL_ADC_ConfigChannel+0x2a0>)
 8005dac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005db0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a10      	ldr	r2, [pc, #64]	; (8005df8 <HAL_ADC_ConfigChannel+0x298>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d111      	bne.n	8005de0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005dbc:	4b11      	ldr	r3, [pc, #68]	; (8005e04 <HAL_ADC_ConfigChannel+0x2a4>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a11      	ldr	r2, [pc, #68]	; (8005e08 <HAL_ADC_ConfigChannel+0x2a8>)
 8005dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc6:	0c9a      	lsrs	r2, r3, #18
 8005dc8:	4613      	mov	r3, r2
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	4413      	add	r3, r2
 8005dce:	005b      	lsls	r3, r3, #1
 8005dd0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005dd2:	e002      	b.n	8005dda <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1f9      	bne.n	8005dd4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3714      	adds	r7, #20
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop
 8005df8:	10000012 	.word	0x10000012
 8005dfc:	40012000 	.word	0x40012000
 8005e00:	40012300 	.word	0x40012300
 8005e04:	20000068 	.word	0x20000068
 8005e08:	431bde83 	.word	0x431bde83

08005e0c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005e14:	4b78      	ldr	r3, [pc, #480]	; (8005ff8 <ADC_Init+0x1ec>)
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	4a77      	ldr	r2, [pc, #476]	; (8005ff8 <ADC_Init+0x1ec>)
 8005e1a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005e1e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005e20:	4b75      	ldr	r3, [pc, #468]	; (8005ff8 <ADC_Init+0x1ec>)
 8005e22:	685a      	ldr	r2, [r3, #4]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	4973      	ldr	r1, [pc, #460]	; (8005ff8 <ADC_Init+0x1ec>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	685a      	ldr	r2, [r3, #4]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	6859      	ldr	r1, [r3, #4]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	021a      	lsls	r2, r3, #8
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	685a      	ldr	r2, [r3, #4]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005e60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6859      	ldr	r1, [r3, #4]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	689a      	ldr	r2, [r3, #8]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	430a      	orrs	r2, r1
 8005e72:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	689a      	ldr	r2, [r3, #8]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	6899      	ldr	r1, [r3, #8]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	68da      	ldr	r2, [r3, #12]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	430a      	orrs	r2, r1
 8005e94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e9a:	4a58      	ldr	r2, [pc, #352]	; (8005ffc <ADC_Init+0x1f0>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d022      	beq.n	8005ee6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	689a      	ldr	r2, [r3, #8]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005eae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6899      	ldr	r1, [r3, #8]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	689a      	ldr	r2, [r3, #8]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005ed0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	6899      	ldr	r1, [r3, #8]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	430a      	orrs	r2, r1
 8005ee2:	609a      	str	r2, [r3, #8]
 8005ee4:	e00f      	b.n	8005f06 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	689a      	ldr	r2, [r3, #8]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005ef4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	689a      	ldr	r2, [r3, #8]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005f04:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	689a      	ldr	r2, [r3, #8]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f022 0202 	bic.w	r2, r2, #2
 8005f14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	6899      	ldr	r1, [r3, #8]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	699b      	ldr	r3, [r3, #24]
 8005f20:	005a      	lsls	r2, r3, #1
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	430a      	orrs	r2, r1
 8005f28:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d01b      	beq.n	8005f6c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f42:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	685a      	ldr	r2, [r3, #4]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005f52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	6859      	ldr	r1, [r3, #4]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	035a      	lsls	r2, r3, #13
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	430a      	orrs	r2, r1
 8005f68:	605a      	str	r2, [r3, #4]
 8005f6a:	e007      	b.n	8005f7c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	685a      	ldr	r2, [r3, #4]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f7a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005f8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	69db      	ldr	r3, [r3, #28]
 8005f96:	3b01      	subs	r3, #1
 8005f98:	051a      	lsls	r2, r3, #20
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	430a      	orrs	r2, r1
 8005fa0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	689a      	ldr	r2, [r3, #8]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005fb0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	6899      	ldr	r1, [r3, #8]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005fbe:	025a      	lsls	r2, r3, #9
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	430a      	orrs	r2, r1
 8005fc6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	689a      	ldr	r2, [r3, #8]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	6899      	ldr	r1, [r3, #8]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	695b      	ldr	r3, [r3, #20]
 8005fe2:	029a      	lsls	r2, r3, #10
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	430a      	orrs	r2, r1
 8005fea:	609a      	str	r2, [r3, #8]
}
 8005fec:	bf00      	nop
 8005fee:	370c      	adds	r7, #12
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr
 8005ff8:	40012300 	.word	0x40012300
 8005ffc:	0f000001 	.word	0x0f000001

08006000 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e0ed      	b.n	80061ee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006018:	b2db      	uxtb	r3, r3
 800601a:	2b00      	cmp	r3, #0
 800601c:	d102      	bne.n	8006024 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f7fe fed6 	bl	8004dd0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f042 0201 	orr.w	r2, r2, #1
 8006032:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006034:	f7ff fb86 	bl	8005744 <HAL_GetTick>
 8006038:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800603a:	e012      	b.n	8006062 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800603c:	f7ff fb82 	bl	8005744 <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	2b0a      	cmp	r3, #10
 8006048:	d90b      	bls.n	8006062 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2205      	movs	r2, #5
 800605a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e0c5      	b.n	80061ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f003 0301 	and.w	r3, r3, #1
 800606c:	2b00      	cmp	r3, #0
 800606e:	d0e5      	beq.n	800603c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f022 0202 	bic.w	r2, r2, #2
 800607e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006080:	f7ff fb60 	bl	8005744 <HAL_GetTick>
 8006084:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006086:	e012      	b.n	80060ae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006088:	f7ff fb5c 	bl	8005744 <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b0a      	cmp	r3, #10
 8006094:	d90b      	bls.n	80060ae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800609a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2205      	movs	r2, #5
 80060a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e09f      	b.n	80061ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f003 0302 	and.w	r3, r3, #2
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d1e5      	bne.n	8006088 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	7e1b      	ldrb	r3, [r3, #24]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d108      	bne.n	80060d6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80060d2:	601a      	str	r2, [r3, #0]
 80060d4:	e007      	b.n	80060e6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80060e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	7e5b      	ldrb	r3, [r3, #25]
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d108      	bne.n	8006100 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060fc:	601a      	str	r2, [r3, #0]
 80060fe:	e007      	b.n	8006110 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800610e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	7e9b      	ldrb	r3, [r3, #26]
 8006114:	2b01      	cmp	r3, #1
 8006116:	d108      	bne.n	800612a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f042 0220 	orr.w	r2, r2, #32
 8006126:	601a      	str	r2, [r3, #0]
 8006128:	e007      	b.n	800613a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f022 0220 	bic.w	r2, r2, #32
 8006138:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	7edb      	ldrb	r3, [r3, #27]
 800613e:	2b01      	cmp	r3, #1
 8006140:	d108      	bne.n	8006154 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f022 0210 	bic.w	r2, r2, #16
 8006150:	601a      	str	r2, [r3, #0]
 8006152:	e007      	b.n	8006164 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f042 0210 	orr.w	r2, r2, #16
 8006162:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	7f1b      	ldrb	r3, [r3, #28]
 8006168:	2b01      	cmp	r3, #1
 800616a:	d108      	bne.n	800617e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f042 0208 	orr.w	r2, r2, #8
 800617a:	601a      	str	r2, [r3, #0]
 800617c:	e007      	b.n	800618e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f022 0208 	bic.w	r2, r2, #8
 800618c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	7f5b      	ldrb	r3, [r3, #29]
 8006192:	2b01      	cmp	r3, #1
 8006194:	d108      	bne.n	80061a8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f042 0204 	orr.w	r2, r2, #4
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	e007      	b.n	80061b8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0204 	bic.w	r2, r2, #4
 80061b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	689a      	ldr	r2, [r3, #8]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	431a      	orrs	r2, r3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	431a      	orrs	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	ea42 0103 	orr.w	r1, r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	1e5a      	subs	r2, r3, #1
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	430a      	orrs	r2, r1
 80061dc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80061ec:	2300      	movs	r3, #0
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3710      	adds	r7, #16
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
	...

080061f8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b087      	sub	sp, #28
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800620e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8006210:	7cfb      	ldrb	r3, [r7, #19]
 8006212:	2b01      	cmp	r3, #1
 8006214:	d003      	beq.n	800621e <HAL_CAN_ConfigFilter+0x26>
 8006216:	7cfb      	ldrb	r3, [r7, #19]
 8006218:	2b02      	cmp	r3, #2
 800621a:	f040 80be 	bne.w	800639a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800621e:	4b65      	ldr	r3, [pc, #404]	; (80063b4 <HAL_CAN_ConfigFilter+0x1bc>)
 8006220:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006228:	f043 0201 	orr.w	r2, r3, #1
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006238:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624c:	021b      	lsls	r3, r3, #8
 800624e:	431a      	orrs	r2, r3
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	695b      	ldr	r3, [r3, #20]
 800625a:	f003 031f 	and.w	r3, r3, #31
 800625e:	2201      	movs	r2, #1
 8006260:	fa02 f303 	lsl.w	r3, r2, r3
 8006264:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	43db      	mvns	r3, r3
 8006270:	401a      	ands	r2, r3
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	69db      	ldr	r3, [r3, #28]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d123      	bne.n	80062c8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	43db      	mvns	r3, r3
 800628a:	401a      	ands	r2, r3
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800629e:	683a      	ldr	r2, [r7, #0]
 80062a0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80062a2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	3248      	adds	r2, #72	; 0x48
 80062a8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80062bc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80062be:	6979      	ldr	r1, [r7, #20]
 80062c0:	3348      	adds	r3, #72	; 0x48
 80062c2:	00db      	lsls	r3, r3, #3
 80062c4:	440b      	add	r3, r1
 80062c6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d122      	bne.n	8006316 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	431a      	orrs	r2, r3
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80062ec:	683a      	ldr	r2, [r7, #0]
 80062ee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80062f0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	3248      	adds	r2, #72	; 0x48
 80062f6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800630a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800630c:	6979      	ldr	r1, [r7, #20]
 800630e:	3348      	adds	r3, #72	; 0x48
 8006310:	00db      	lsls	r3, r3, #3
 8006312:	440b      	add	r3, r1
 8006314:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	699b      	ldr	r3, [r3, #24]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d109      	bne.n	8006332 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	43db      	mvns	r3, r3
 8006328:	401a      	ands	r2, r3
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8006330:	e007      	b.n	8006342 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	431a      	orrs	r2, r3
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d109      	bne.n	800635e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	43db      	mvns	r3, r3
 8006354:	401a      	ands	r2, r3
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800635c:	e007      	b.n	800636e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	431a      	orrs	r2, r3
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	6a1b      	ldr	r3, [r3, #32]
 8006372:	2b01      	cmp	r3, #1
 8006374:	d107      	bne.n	8006386 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	431a      	orrs	r2, r3
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800638c:	f023 0201 	bic.w	r2, r3, #1
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8006396:	2300      	movs	r3, #0
 8006398:	e006      	b.n	80063a8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800639e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
  }
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	371c      	adds	r7, #28
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr
 80063b4:	40006400 	.word	0x40006400

080063b8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063c6:	b2db      	uxtb	r3, r3
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d12e      	bne.n	800642a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2202      	movs	r2, #2
 80063d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f022 0201 	bic.w	r2, r2, #1
 80063e2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80063e4:	f7ff f9ae 	bl	8005744 <HAL_GetTick>
 80063e8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80063ea:	e012      	b.n	8006412 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80063ec:	f7ff f9aa 	bl	8005744 <HAL_GetTick>
 80063f0:	4602      	mov	r2, r0
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	1ad3      	subs	r3, r2, r3
 80063f6:	2b0a      	cmp	r3, #10
 80063f8:	d90b      	bls.n	8006412 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2205      	movs	r2, #5
 800640a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e012      	b.n	8006438 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	f003 0301 	and.w	r3, r3, #1
 800641c:	2b00      	cmp	r3, #0
 800641e:	d1e5      	bne.n	80063ec <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8006426:	2300      	movs	r3, #0
 8006428:	e006      	b.n	8006438 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
  }
}
 8006438:	4618      	mov	r0, r3
 800643a:	3710      	adds	r7, #16
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8006440:	b480      	push	{r7}
 8006442:	b089      	sub	sp, #36	; 0x24
 8006444:	af00      	add	r7, sp, #0
 8006446:	60f8      	str	r0, [r7, #12]
 8006448:	60b9      	str	r1, [r7, #8]
 800644a:	607a      	str	r2, [r7, #4]
 800644c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006454:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800645e:	7ffb      	ldrb	r3, [r7, #31]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d003      	beq.n	800646c <HAL_CAN_AddTxMessage+0x2c>
 8006464:	7ffb      	ldrb	r3, [r7, #31]
 8006466:	2b02      	cmp	r3, #2
 8006468:	f040 80b8 	bne.w	80065dc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800646c:	69bb      	ldr	r3, [r7, #24]
 800646e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d10a      	bne.n	800648c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800647c:	2b00      	cmp	r3, #0
 800647e:	d105      	bne.n	800648c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006486:	2b00      	cmp	r3, #0
 8006488:	f000 80a0 	beq.w	80065cc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	0e1b      	lsrs	r3, r3, #24
 8006490:	f003 0303 	and.w	r3, r3, #3
 8006494:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	2b02      	cmp	r3, #2
 800649a:	d907      	bls.n	80064ac <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e09e      	b.n	80065ea <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80064ac:	2201      	movs	r2, #1
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	409a      	lsls	r2, r3
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d10d      	bne.n	80064da <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80064c8:	68f9      	ldr	r1, [r7, #12]
 80064ca:	6809      	ldr	r1, [r1, #0]
 80064cc:	431a      	orrs	r2, r3
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	3318      	adds	r3, #24
 80064d2:	011b      	lsls	r3, r3, #4
 80064d4:	440b      	add	r3, r1
 80064d6:	601a      	str	r2, [r3, #0]
 80064d8:	e00f      	b.n	80064fa <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80064e4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80064ea:	68f9      	ldr	r1, [r7, #12]
 80064ec:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80064ee:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	3318      	adds	r3, #24
 80064f4:	011b      	lsls	r3, r3, #4
 80064f6:	440b      	add	r3, r1
 80064f8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6819      	ldr	r1, [r3, #0]
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	691a      	ldr	r2, [r3, #16]
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	3318      	adds	r3, #24
 8006506:	011b      	lsls	r3, r3, #4
 8006508:	440b      	add	r3, r1
 800650a:	3304      	adds	r3, #4
 800650c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	7d1b      	ldrb	r3, [r3, #20]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d111      	bne.n	800653a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	3318      	adds	r3, #24
 800651e:	011b      	lsls	r3, r3, #4
 8006520:	4413      	add	r3, r2
 8006522:	3304      	adds	r3, #4
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68fa      	ldr	r2, [r7, #12]
 8006528:	6811      	ldr	r1, [r2, #0]
 800652a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	3318      	adds	r3, #24
 8006532:	011b      	lsls	r3, r3, #4
 8006534:	440b      	add	r3, r1
 8006536:	3304      	adds	r3, #4
 8006538:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	3307      	adds	r3, #7
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	061a      	lsls	r2, r3, #24
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	3306      	adds	r3, #6
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	041b      	lsls	r3, r3, #16
 800654a:	431a      	orrs	r2, r3
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	3305      	adds	r3, #5
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	021b      	lsls	r3, r3, #8
 8006554:	4313      	orrs	r3, r2
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	3204      	adds	r2, #4
 800655a:	7812      	ldrb	r2, [r2, #0]
 800655c:	4610      	mov	r0, r2
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	6811      	ldr	r1, [r2, #0]
 8006562:	ea43 0200 	orr.w	r2, r3, r0
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	011b      	lsls	r3, r3, #4
 800656a:	440b      	add	r3, r1
 800656c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8006570:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	3303      	adds	r3, #3
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	061a      	lsls	r2, r3, #24
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	3302      	adds	r3, #2
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	041b      	lsls	r3, r3, #16
 8006582:	431a      	orrs	r2, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	3301      	adds	r3, #1
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	021b      	lsls	r3, r3, #8
 800658c:	4313      	orrs	r3, r2
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	7812      	ldrb	r2, [r2, #0]
 8006592:	4610      	mov	r0, r2
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	6811      	ldr	r1, [r2, #0]
 8006598:	ea43 0200 	orr.w	r2, r3, r0
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	011b      	lsls	r3, r3, #4
 80065a0:	440b      	add	r3, r1
 80065a2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80065a6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	3318      	adds	r3, #24
 80065b0:	011b      	lsls	r3, r3, #4
 80065b2:	4413      	add	r3, r2
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	68fa      	ldr	r2, [r7, #12]
 80065b8:	6811      	ldr	r1, [r2, #0]
 80065ba:	f043 0201 	orr.w	r2, r3, #1
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	3318      	adds	r3, #24
 80065c2:	011b      	lsls	r3, r3, #4
 80065c4:	440b      	add	r3, r1
 80065c6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80065c8:	2300      	movs	r3, #0
 80065ca:	e00e      	b.n	80065ea <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	e006      	b.n	80065ea <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
  }
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3724      	adds	r7, #36	; 0x24
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr

080065f6 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80065f6:	b480      	push	{r7}
 80065f8:	b085      	sub	sp, #20
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80065fe:	2300      	movs	r3, #0
 8006600:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006608:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800660a:	7afb      	ldrb	r3, [r7, #11]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d002      	beq.n	8006616 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8006610:	7afb      	ldrb	r3, [r7, #11]
 8006612:	2b02      	cmp	r3, #2
 8006614:	d11d      	bne.n	8006652 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006620:	2b00      	cmp	r3, #0
 8006622:	d002      	beq.n	800662a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	3301      	adds	r3, #1
 8006628:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006634:	2b00      	cmp	r3, #0
 8006636:	d002      	beq.n	800663e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	3301      	adds	r3, #1
 800663c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006648:	2b00      	cmp	r3, #0
 800664a:	d002      	beq.n	8006652 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	3301      	adds	r3, #1
 8006650:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8006652:	68fb      	ldr	r3, [r7, #12]
}
 8006654:	4618      	mov	r0, r3
 8006656:	3714      	adds	r7, #20
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8006660:	b480      	push	{r7}
 8006662:	b087      	sub	sp, #28
 8006664:	af00      	add	r7, sp, #0
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
 800666c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006674:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006676:	7dfb      	ldrb	r3, [r7, #23]
 8006678:	2b01      	cmp	r3, #1
 800667a:	d003      	beq.n	8006684 <HAL_CAN_GetRxMessage+0x24>
 800667c:	7dfb      	ldrb	r3, [r7, #23]
 800667e:	2b02      	cmp	r3, #2
 8006680:	f040 80f3 	bne.w	800686a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d10e      	bne.n	80066a8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	f003 0303 	and.w	r3, r3, #3
 8006694:	2b00      	cmp	r3, #0
 8006696:	d116      	bne.n	80066c6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e0e7      	b.n	8006878 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	691b      	ldr	r3, [r3, #16]
 80066ae:	f003 0303 	and.w	r3, r3, #3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d107      	bne.n	80066c6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ba:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e0d8      	b.n	8006878 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	331b      	adds	r3, #27
 80066ce:	011b      	lsls	r3, r3, #4
 80066d0:	4413      	add	r3, r2
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0204 	and.w	r2, r3, #4
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d10c      	bne.n	80066fe <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	331b      	adds	r3, #27
 80066ec:	011b      	lsls	r3, r3, #4
 80066ee:	4413      	add	r3, r2
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	0d5b      	lsrs	r3, r3, #21
 80066f4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	601a      	str	r2, [r3, #0]
 80066fc:	e00b      	b.n	8006716 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	331b      	adds	r3, #27
 8006706:	011b      	lsls	r3, r3, #4
 8006708:	4413      	add	r3, r2
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	08db      	lsrs	r3, r3, #3
 800670e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	331b      	adds	r3, #27
 800671e:	011b      	lsls	r3, r3, #4
 8006720:	4413      	add	r3, r2
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0202 	and.w	r2, r3, #2
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	331b      	adds	r3, #27
 8006734:	011b      	lsls	r3, r3, #4
 8006736:	4413      	add	r3, r2
 8006738:	3304      	adds	r3, #4
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 020f 	and.w	r2, r3, #15
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	331b      	adds	r3, #27
 800674c:	011b      	lsls	r3, r3, #4
 800674e:	4413      	add	r3, r2
 8006750:	3304      	adds	r3, #4
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	0a1b      	lsrs	r3, r3, #8
 8006756:	b2da      	uxtb	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	331b      	adds	r3, #27
 8006764:	011b      	lsls	r3, r3, #4
 8006766:	4413      	add	r3, r2
 8006768:	3304      	adds	r3, #4
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	0c1b      	lsrs	r3, r3, #16
 800676e:	b29a      	uxth	r2, r3
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	011b      	lsls	r3, r3, #4
 800677c:	4413      	add	r3, r2
 800677e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	b2da      	uxtb	r2, r3
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	011b      	lsls	r3, r3, #4
 8006792:	4413      	add	r3, r2
 8006794:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	0a1a      	lsrs	r2, r3, #8
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	3301      	adds	r3, #1
 80067a0:	b2d2      	uxtb	r2, r2
 80067a2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	011b      	lsls	r3, r3, #4
 80067ac:	4413      	add	r3, r2
 80067ae:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	0c1a      	lsrs	r2, r3, #16
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	3302      	adds	r3, #2
 80067ba:	b2d2      	uxtb	r2, r2
 80067bc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	011b      	lsls	r3, r3, #4
 80067c6:	4413      	add	r3, r2
 80067c8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	0e1a      	lsrs	r2, r3, #24
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	3303      	adds	r3, #3
 80067d4:	b2d2      	uxtb	r2, r2
 80067d6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	011b      	lsls	r3, r3, #4
 80067e0:	4413      	add	r3, r2
 80067e2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	3304      	adds	r3, #4
 80067ec:	b2d2      	uxtb	r2, r2
 80067ee:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	011b      	lsls	r3, r3, #4
 80067f8:	4413      	add	r3, r2
 80067fa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	0a1a      	lsrs	r2, r3, #8
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	3305      	adds	r3, #5
 8006806:	b2d2      	uxtb	r2, r2
 8006808:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	011b      	lsls	r3, r3, #4
 8006812:	4413      	add	r3, r2
 8006814:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	0c1a      	lsrs	r2, r3, #16
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	3306      	adds	r3, #6
 8006820:	b2d2      	uxtb	r2, r2
 8006822:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681a      	ldr	r2, [r3, #0]
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	011b      	lsls	r3, r3, #4
 800682c:	4413      	add	r3, r2
 800682e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	0e1a      	lsrs	r2, r3, #24
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	3307      	adds	r3, #7
 800683a:	b2d2      	uxtb	r2, r2
 800683c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d108      	bne.n	8006856 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68da      	ldr	r2, [r3, #12]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f042 0220 	orr.w	r2, r2, #32
 8006852:	60da      	str	r2, [r3, #12]
 8006854:	e007      	b.n	8006866 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	691a      	ldr	r2, [r3, #16]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f042 0220 	orr.w	r2, r2, #32
 8006864:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8006866:	2300      	movs	r3, #0
 8006868:	e006      	b.n	8006878 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
  }
}
 8006878:	4618      	mov	r0, r3
 800687a:	371c      	adds	r7, #28
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006894:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006896:	7bfb      	ldrb	r3, [r7, #15]
 8006898:	2b01      	cmp	r3, #1
 800689a:	d002      	beq.n	80068a2 <HAL_CAN_ActivateNotification+0x1e>
 800689c:	7bfb      	ldrb	r3, [r7, #15]
 800689e:	2b02      	cmp	r3, #2
 80068a0:	d109      	bne.n	80068b6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6959      	ldr	r1, [r3, #20]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	683a      	ldr	r2, [r7, #0]
 80068ae:	430a      	orrs	r2, r1
 80068b0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80068b2:	2300      	movs	r3, #0
 80068b4:	e006      	b.n	80068c4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ba:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
  }
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3714      	adds	r7, #20
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b08a      	sub	sp, #40	; 0x28
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80068d8:	2300      	movs	r3, #0
 80068da:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	695b      	ldr	r3, [r3, #20]
 80068e2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	68db      	ldr	r3, [r3, #12]
 80068fa:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800690c:	6a3b      	ldr	r3, [r7, #32]
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d07c      	beq.n	8006a10 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	f003 0301 	and.w	r3, r3, #1
 800691c:	2b00      	cmp	r3, #0
 800691e:	d023      	beq.n	8006968 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2201      	movs	r2, #1
 8006926:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	f003 0302 	and.w	r3, r3, #2
 800692e:	2b00      	cmp	r3, #0
 8006930:	d003      	beq.n	800693a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f983 	bl	8006c3e <HAL_CAN_TxMailbox0CompleteCallback>
 8006938:	e016      	b.n	8006968 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800693a:	69bb      	ldr	r3, [r7, #24]
 800693c:	f003 0304 	and.w	r3, r3, #4
 8006940:	2b00      	cmp	r3, #0
 8006942:	d004      	beq.n	800694e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8006944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006946:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800694a:	627b      	str	r3, [r7, #36]	; 0x24
 800694c:	e00c      	b.n	8006968 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	f003 0308 	and.w	r3, r3, #8
 8006954:	2b00      	cmp	r3, #0
 8006956:	d004      	beq.n	8006962 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8006958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800695a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800695e:	627b      	str	r3, [r7, #36]	; 0x24
 8006960:	e002      	b.n	8006968 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f000 f989 	bl	8006c7a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800696e:	2b00      	cmp	r3, #0
 8006970:	d024      	beq.n	80069bc <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f44f 7280 	mov.w	r2, #256	; 0x100
 800697a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800697c:	69bb      	ldr	r3, [r7, #24]
 800697e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006982:	2b00      	cmp	r3, #0
 8006984:	d003      	beq.n	800698e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 f963 	bl	8006c52 <HAL_CAN_TxMailbox1CompleteCallback>
 800698c:	e016      	b.n	80069bc <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006994:	2b00      	cmp	r3, #0
 8006996:	d004      	beq.n	80069a2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800699e:	627b      	str	r3, [r7, #36]	; 0x24
 80069a0:	e00c      	b.n	80069bc <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d004      	beq.n	80069b6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80069b2:	627b      	str	r3, [r7, #36]	; 0x24
 80069b4:	e002      	b.n	80069bc <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 f969 	bl	8006c8e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80069bc:	69bb      	ldr	r3, [r7, #24]
 80069be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d024      	beq.n	8006a10 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80069ce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d003      	beq.n	80069e2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 f943 	bl	8006c66 <HAL_CAN_TxMailbox2CompleteCallback>
 80069e0:	e016      	b.n	8006a10 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d004      	beq.n	80069f6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80069ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069f2:	627b      	str	r3, [r7, #36]	; 0x24
 80069f4:	e00c      	b.n	8006a10 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d004      	beq.n	8006a0a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a06:	627b      	str	r3, [r7, #36]	; 0x24
 8006a08:	e002      	b.n	8006a10 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f949 	bl	8006ca2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006a10:	6a3b      	ldr	r3, [r7, #32]
 8006a12:	f003 0308 	and.w	r3, r3, #8
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00c      	beq.n	8006a34 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	f003 0310 	and.w	r3, r3, #16
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d007      	beq.n	8006a34 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006a2a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2210      	movs	r2, #16
 8006a32:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006a34:	6a3b      	ldr	r3, [r7, #32]
 8006a36:	f003 0304 	and.w	r3, r3, #4
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d00b      	beq.n	8006a56 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f003 0308 	and.w	r3, r3, #8
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d006      	beq.n	8006a56 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2208      	movs	r2, #8
 8006a4e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f000 f930 	bl	8006cb6 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8006a56:	6a3b      	ldr	r3, [r7, #32]
 8006a58:	f003 0302 	and.w	r3, r3, #2
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d009      	beq.n	8006a74 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	f003 0303 	and.w	r3, r3, #3
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d002      	beq.n	8006a74 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f7fc fd3a 	bl	80034e8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006a74:	6a3b      	ldr	r3, [r7, #32]
 8006a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00c      	beq.n	8006a98 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	f003 0310 	and.w	r3, r3, #16
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d007      	beq.n	8006a98 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006a8e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2210      	movs	r2, #16
 8006a96:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006a98:	6a3b      	ldr	r3, [r7, #32]
 8006a9a:	f003 0320 	and.w	r3, r3, #32
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00b      	beq.n	8006aba <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	f003 0308 	and.w	r3, r3, #8
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d006      	beq.n	8006aba <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2208      	movs	r2, #8
 8006ab2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f000 f912 	bl	8006cde <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006aba:	6a3b      	ldr	r3, [r7, #32]
 8006abc:	f003 0310 	and.w	r3, r3, #16
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d009      	beq.n	8006ad8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	691b      	ldr	r3, [r3, #16]
 8006aca:	f003 0303 	and.w	r3, r3, #3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d002      	beq.n	8006ad8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 f8f9 	bl	8006cca <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006ad8:	6a3b      	ldr	r3, [r7, #32]
 8006ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d00b      	beq.n	8006afa <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	f003 0310 	and.w	r3, r3, #16
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d006      	beq.n	8006afa <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2210      	movs	r2, #16
 8006af2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f000 f8fc 	bl	8006cf2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006afa:	6a3b      	ldr	r3, [r7, #32]
 8006afc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d00b      	beq.n	8006b1c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	f003 0308 	and.w	r3, r3, #8
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d006      	beq.n	8006b1c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2208      	movs	r2, #8
 8006b14:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 f8f5 	bl	8006d06 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006b1c:	6a3b      	ldr	r3, [r7, #32]
 8006b1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d07b      	beq.n	8006c1e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	f003 0304 	and.w	r3, r3, #4
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d072      	beq.n	8006c16 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006b30:	6a3b      	ldr	r3, [r7, #32]
 8006b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d008      	beq.n	8006b4c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d003      	beq.n	8006b4c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b46:	f043 0301 	orr.w	r3, r3, #1
 8006b4a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006b4c:	6a3b      	ldr	r3, [r7, #32]
 8006b4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d008      	beq.n	8006b68 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d003      	beq.n	8006b68 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b62:	f043 0302 	orr.w	r3, r3, #2
 8006b66:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006b68:	6a3b      	ldr	r3, [r7, #32]
 8006b6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d008      	beq.n	8006b84 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d003      	beq.n	8006b84 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7e:	f043 0304 	orr.w	r3, r3, #4
 8006b82:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006b84:	6a3b      	ldr	r3, [r7, #32]
 8006b86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d043      	beq.n	8006c16 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d03e      	beq.n	8006c16 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006b9e:	2b60      	cmp	r3, #96	; 0x60
 8006ba0:	d02b      	beq.n	8006bfa <HAL_CAN_IRQHandler+0x32a>
 8006ba2:	2b60      	cmp	r3, #96	; 0x60
 8006ba4:	d82e      	bhi.n	8006c04 <HAL_CAN_IRQHandler+0x334>
 8006ba6:	2b50      	cmp	r3, #80	; 0x50
 8006ba8:	d022      	beq.n	8006bf0 <HAL_CAN_IRQHandler+0x320>
 8006baa:	2b50      	cmp	r3, #80	; 0x50
 8006bac:	d82a      	bhi.n	8006c04 <HAL_CAN_IRQHandler+0x334>
 8006bae:	2b40      	cmp	r3, #64	; 0x40
 8006bb0:	d019      	beq.n	8006be6 <HAL_CAN_IRQHandler+0x316>
 8006bb2:	2b40      	cmp	r3, #64	; 0x40
 8006bb4:	d826      	bhi.n	8006c04 <HAL_CAN_IRQHandler+0x334>
 8006bb6:	2b30      	cmp	r3, #48	; 0x30
 8006bb8:	d010      	beq.n	8006bdc <HAL_CAN_IRQHandler+0x30c>
 8006bba:	2b30      	cmp	r3, #48	; 0x30
 8006bbc:	d822      	bhi.n	8006c04 <HAL_CAN_IRQHandler+0x334>
 8006bbe:	2b10      	cmp	r3, #16
 8006bc0:	d002      	beq.n	8006bc8 <HAL_CAN_IRQHandler+0x2f8>
 8006bc2:	2b20      	cmp	r3, #32
 8006bc4:	d005      	beq.n	8006bd2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006bc6:	e01d      	b.n	8006c04 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bca:	f043 0308 	orr.w	r3, r3, #8
 8006bce:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006bd0:	e019      	b.n	8006c06 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd4:	f043 0310 	orr.w	r3, r3, #16
 8006bd8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006bda:	e014      	b.n	8006c06 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bde:	f043 0320 	orr.w	r3, r3, #32
 8006be2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006be4:	e00f      	b.n	8006c06 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006bee:	e00a      	b.n	8006c06 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bf6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006bf8:	e005      	b.n	8006c06 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c00:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006c02:	e000      	b.n	8006c06 <HAL_CAN_IRQHandler+0x336>
            break;
 8006c04:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	699a      	ldr	r2, [r3, #24]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006c14:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	2204      	movs	r2, #4
 8006c1c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d008      	beq.n	8006c36 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2a:	431a      	orrs	r2, r3
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f000 f872 	bl	8006d1a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006c36:	bf00      	nop
 8006c38:	3728      	adds	r7, #40	; 0x28
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006c3e:	b480      	push	{r7}
 8006c40:	b083      	sub	sp, #12
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006c46:	bf00      	nop
 8006c48:	370c      	adds	r7, #12
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr

08006c52 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006c52:	b480      	push	{r7}
 8006c54:	b083      	sub	sp, #12
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006c5a:	bf00      	nop
 8006c5c:	370c      	adds	r7, #12
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr

08006c66 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006c66:	b480      	push	{r7}
 8006c68:	b083      	sub	sp, #12
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006c6e:	bf00      	nop
 8006c70:	370c      	adds	r7, #12
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr

08006c7a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b083      	sub	sp, #12
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006c82:	bf00      	nop
 8006c84:	370c      	adds	r7, #12
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr

08006c8e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006c8e:	b480      	push	{r7}
 8006c90:	b083      	sub	sp, #12
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006c96:	bf00      	nop
 8006c98:	370c      	adds	r7, #12
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr

08006ca2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	b083      	sub	sp, #12
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006caa:	bf00      	nop
 8006cac:	370c      	adds	r7, #12
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb4:	4770      	bx	lr

08006cb6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006cb6:	b480      	push	{r7}
 8006cb8:	b083      	sub	sp, #12
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006cbe:	bf00      	nop
 8006cc0:	370c      	adds	r7, #12
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr

08006cca <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006cca:	b480      	push	{r7}
 8006ccc:	b083      	sub	sp, #12
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006cd2:	bf00      	nop
 8006cd4:	370c      	adds	r7, #12
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr

08006cde <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006cde:	b480      	push	{r7}
 8006ce0:	b083      	sub	sp, #12
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006ce6:	bf00      	nop
 8006ce8:	370c      	adds	r7, #12
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr

08006cf2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006cf2:	b480      	push	{r7}
 8006cf4:	b083      	sub	sp, #12
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006cfa:	bf00      	nop
 8006cfc:	370c      	adds	r7, #12
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr

08006d06 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006d06:	b480      	push	{r7}
 8006d08:	b083      	sub	sp, #12
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006d0e:	bf00      	nop
 8006d10:	370c      	adds	r7, #12
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr

08006d1a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006d1a:	b480      	push	{r7}
 8006d1c:	b083      	sub	sp, #12
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006d22:	bf00      	nop
 8006d24:	370c      	adds	r7, #12
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
	...

08006d30 <__NVIC_SetPriorityGrouping>:
{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f003 0307 	and.w	r3, r3, #7
 8006d3e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006d40:	4b0b      	ldr	r3, [pc, #44]	; (8006d70 <__NVIC_SetPriorityGrouping+0x40>)
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006d58:	4b06      	ldr	r3, [pc, #24]	; (8006d74 <__NVIC_SetPriorityGrouping+0x44>)
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006d5e:	4a04      	ldr	r2, [pc, #16]	; (8006d70 <__NVIC_SetPriorityGrouping+0x40>)
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	60d3      	str	r3, [r2, #12]
}
 8006d64:	bf00      	nop
 8006d66:	3714      	adds	r7, #20
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr
 8006d70:	e000ed00 	.word	0xe000ed00
 8006d74:	05fa0000 	.word	0x05fa0000

08006d78 <__NVIC_GetPriorityGrouping>:
{
 8006d78:	b480      	push	{r7}
 8006d7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d7c:	4b04      	ldr	r3, [pc, #16]	; (8006d90 <__NVIC_GetPriorityGrouping+0x18>)
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	0a1b      	lsrs	r3, r3, #8
 8006d82:	f003 0307 	and.w	r3, r3, #7
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr
 8006d90:	e000ed00 	.word	0xe000ed00

08006d94 <__NVIC_EnableIRQ>:
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	db0b      	blt.n	8006dbe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006da6:	79fb      	ldrb	r3, [r7, #7]
 8006da8:	f003 021f 	and.w	r2, r3, #31
 8006dac:	4907      	ldr	r1, [pc, #28]	; (8006dcc <__NVIC_EnableIRQ+0x38>)
 8006dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006db2:	095b      	lsrs	r3, r3, #5
 8006db4:	2001      	movs	r0, #1
 8006db6:	fa00 f202 	lsl.w	r2, r0, r2
 8006dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006dbe:	bf00      	nop
 8006dc0:	370c      	adds	r7, #12
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop
 8006dcc:	e000e100 	.word	0xe000e100

08006dd0 <__NVIC_DisableIRQ>:
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	db12      	blt.n	8006e08 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006de2:	79fb      	ldrb	r3, [r7, #7]
 8006de4:	f003 021f 	and.w	r2, r3, #31
 8006de8:	490a      	ldr	r1, [pc, #40]	; (8006e14 <__NVIC_DisableIRQ+0x44>)
 8006dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dee:	095b      	lsrs	r3, r3, #5
 8006df0:	2001      	movs	r0, #1
 8006df2:	fa00 f202 	lsl.w	r2, r0, r2
 8006df6:	3320      	adds	r3, #32
 8006df8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006dfc:	f3bf 8f4f 	dsb	sy
}
 8006e00:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006e02:	f3bf 8f6f 	isb	sy
}
 8006e06:	bf00      	nop
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	e000e100 	.word	0xe000e100

08006e18 <__NVIC_SetPriority>:
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	4603      	mov	r3, r0
 8006e20:	6039      	str	r1, [r7, #0]
 8006e22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	db0a      	blt.n	8006e42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	b2da      	uxtb	r2, r3
 8006e30:	490c      	ldr	r1, [pc, #48]	; (8006e64 <__NVIC_SetPriority+0x4c>)
 8006e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e36:	0112      	lsls	r2, r2, #4
 8006e38:	b2d2      	uxtb	r2, r2
 8006e3a:	440b      	add	r3, r1
 8006e3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006e40:	e00a      	b.n	8006e58 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	b2da      	uxtb	r2, r3
 8006e46:	4908      	ldr	r1, [pc, #32]	; (8006e68 <__NVIC_SetPriority+0x50>)
 8006e48:	79fb      	ldrb	r3, [r7, #7]
 8006e4a:	f003 030f 	and.w	r3, r3, #15
 8006e4e:	3b04      	subs	r3, #4
 8006e50:	0112      	lsls	r2, r2, #4
 8006e52:	b2d2      	uxtb	r2, r2
 8006e54:	440b      	add	r3, r1
 8006e56:	761a      	strb	r2, [r3, #24]
}
 8006e58:	bf00      	nop
 8006e5a:	370c      	adds	r7, #12
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr
 8006e64:	e000e100 	.word	0xe000e100
 8006e68:	e000ed00 	.word	0xe000ed00

08006e6c <NVIC_EncodePriority>:
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b089      	sub	sp, #36	; 0x24
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f003 0307 	and.w	r3, r3, #7
 8006e7e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e80:	69fb      	ldr	r3, [r7, #28]
 8006e82:	f1c3 0307 	rsb	r3, r3, #7
 8006e86:	2b04      	cmp	r3, #4
 8006e88:	bf28      	it	cs
 8006e8a:	2304      	movcs	r3, #4
 8006e8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	3304      	adds	r3, #4
 8006e92:	2b06      	cmp	r3, #6
 8006e94:	d902      	bls.n	8006e9c <NVIC_EncodePriority+0x30>
 8006e96:	69fb      	ldr	r3, [r7, #28]
 8006e98:	3b03      	subs	r3, #3
 8006e9a:	e000      	b.n	8006e9e <NVIC_EncodePriority+0x32>
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eaa:	43da      	mvns	r2, r3
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	401a      	ands	r2, r3
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	fa01 f303 	lsl.w	r3, r1, r3
 8006ebe:	43d9      	mvns	r1, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ec4:	4313      	orrs	r3, r2
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3724      	adds	r7, #36	; 0x24
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
	...

08006ed4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006ee4:	d301      	bcc.n	8006eea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e00f      	b.n	8006f0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006eea:	4a0a      	ldr	r2, [pc, #40]	; (8006f14 <SysTick_Config+0x40>)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006ef2:	210f      	movs	r1, #15
 8006ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef8:	f7ff ff8e 	bl	8006e18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006efc:	4b05      	ldr	r3, [pc, #20]	; (8006f14 <SysTick_Config+0x40>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006f02:	4b04      	ldr	r3, [pc, #16]	; (8006f14 <SysTick_Config+0x40>)
 8006f04:	2207      	movs	r2, #7
 8006f06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3708      	adds	r7, #8
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	e000e010 	.word	0xe000e010

08006f18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b082      	sub	sp, #8
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f7ff ff05 	bl	8006d30 <__NVIC_SetPriorityGrouping>
}
 8006f26:	bf00      	nop
 8006f28:	3708      	adds	r7, #8
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}

08006f2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b086      	sub	sp, #24
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	4603      	mov	r3, r0
 8006f36:	60b9      	str	r1, [r7, #8]
 8006f38:	607a      	str	r2, [r7, #4]
 8006f3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006f40:	f7ff ff1a 	bl	8006d78 <__NVIC_GetPriorityGrouping>
 8006f44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	68b9      	ldr	r1, [r7, #8]
 8006f4a:	6978      	ldr	r0, [r7, #20]
 8006f4c:	f7ff ff8e 	bl	8006e6c <NVIC_EncodePriority>
 8006f50:	4602      	mov	r2, r0
 8006f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f56:	4611      	mov	r1, r2
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7ff ff5d 	bl	8006e18 <__NVIC_SetPriority>
}
 8006f5e:	bf00      	nop
 8006f60:	3718      	adds	r7, #24
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}

08006f66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b082      	sub	sp, #8
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f74:	4618      	mov	r0, r3
 8006f76:	f7ff ff0d 	bl	8006d94 <__NVIC_EnableIRQ>
}
 8006f7a:	bf00      	nop
 8006f7c:	3708      	adds	r7, #8
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}

08006f82 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006f82:	b580      	push	{r7, lr}
 8006f84:	b082      	sub	sp, #8
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	4603      	mov	r3, r0
 8006f8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7ff ff1d 	bl	8006dd0 <__NVIC_DisableIRQ>
}
 8006f96:	bf00      	nop
 8006f98:	3708      	adds	r7, #8
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b082      	sub	sp, #8
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f7ff ff94 	bl	8006ed4 <SysTick_Config>
 8006fac:	4603      	mov	r3, r0
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
	...

08006fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b089      	sub	sp, #36	; 0x24
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
 8006fc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	61fb      	str	r3, [r7, #28]
 8006fd6:	e175      	b.n	80072c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006fd8:	2201      	movs	r2, #1
 8006fda:	69fb      	ldr	r3, [r7, #28]
 8006fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	697a      	ldr	r2, [r7, #20]
 8006fe8:	4013      	ands	r3, r2
 8006fea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006fec:	693a      	ldr	r2, [r7, #16]
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	f040 8164 	bne.w	80072be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	f003 0303 	and.w	r3, r3, #3
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d005      	beq.n	800700e <HAL_GPIO_Init+0x56>
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	f003 0303 	and.w	r3, r3, #3
 800700a:	2b02      	cmp	r3, #2
 800700c:	d130      	bne.n	8007070 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007014:	69fb      	ldr	r3, [r7, #28]
 8007016:	005b      	lsls	r3, r3, #1
 8007018:	2203      	movs	r2, #3
 800701a:	fa02 f303 	lsl.w	r3, r2, r3
 800701e:	43db      	mvns	r3, r3
 8007020:	69ba      	ldr	r2, [r7, #24]
 8007022:	4013      	ands	r3, r2
 8007024:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	68da      	ldr	r2, [r3, #12]
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	005b      	lsls	r3, r3, #1
 800702e:	fa02 f303 	lsl.w	r3, r2, r3
 8007032:	69ba      	ldr	r2, [r7, #24]
 8007034:	4313      	orrs	r3, r2
 8007036:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	69ba      	ldr	r2, [r7, #24]
 800703c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007044:	2201      	movs	r2, #1
 8007046:	69fb      	ldr	r3, [r7, #28]
 8007048:	fa02 f303 	lsl.w	r3, r2, r3
 800704c:	43db      	mvns	r3, r3
 800704e:	69ba      	ldr	r2, [r7, #24]
 8007050:	4013      	ands	r3, r2
 8007052:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	091b      	lsrs	r3, r3, #4
 800705a:	f003 0201 	and.w	r2, r3, #1
 800705e:	69fb      	ldr	r3, [r7, #28]
 8007060:	fa02 f303 	lsl.w	r3, r2, r3
 8007064:	69ba      	ldr	r2, [r7, #24]
 8007066:	4313      	orrs	r3, r2
 8007068:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	f003 0303 	and.w	r3, r3, #3
 8007078:	2b03      	cmp	r3, #3
 800707a:	d017      	beq.n	80070ac <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	68db      	ldr	r3, [r3, #12]
 8007080:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	005b      	lsls	r3, r3, #1
 8007086:	2203      	movs	r2, #3
 8007088:	fa02 f303 	lsl.w	r3, r2, r3
 800708c:	43db      	mvns	r3, r3
 800708e:	69ba      	ldr	r2, [r7, #24]
 8007090:	4013      	ands	r3, r2
 8007092:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	689a      	ldr	r2, [r3, #8]
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	005b      	lsls	r3, r3, #1
 800709c:	fa02 f303 	lsl.w	r3, r2, r3
 80070a0:	69ba      	ldr	r2, [r7, #24]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	69ba      	ldr	r2, [r7, #24]
 80070aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f003 0303 	and.w	r3, r3, #3
 80070b4:	2b02      	cmp	r3, #2
 80070b6:	d123      	bne.n	8007100 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	08da      	lsrs	r2, r3, #3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	3208      	adds	r2, #8
 80070c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	f003 0307 	and.w	r3, r3, #7
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	220f      	movs	r2, #15
 80070d0:	fa02 f303 	lsl.w	r3, r2, r3
 80070d4:	43db      	mvns	r3, r3
 80070d6:	69ba      	ldr	r2, [r7, #24]
 80070d8:	4013      	ands	r3, r2
 80070da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	691a      	ldr	r2, [r3, #16]
 80070e0:	69fb      	ldr	r3, [r7, #28]
 80070e2:	f003 0307 	and.w	r3, r3, #7
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	fa02 f303 	lsl.w	r3, r2, r3
 80070ec:	69ba      	ldr	r2, [r7, #24]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	08da      	lsrs	r2, r3, #3
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	3208      	adds	r2, #8
 80070fa:	69b9      	ldr	r1, [r7, #24]
 80070fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	005b      	lsls	r3, r3, #1
 800710a:	2203      	movs	r2, #3
 800710c:	fa02 f303 	lsl.w	r3, r2, r3
 8007110:	43db      	mvns	r3, r3
 8007112:	69ba      	ldr	r2, [r7, #24]
 8007114:	4013      	ands	r3, r2
 8007116:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	f003 0203 	and.w	r2, r3, #3
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	005b      	lsls	r3, r3, #1
 8007124:	fa02 f303 	lsl.w	r3, r2, r3
 8007128:	69ba      	ldr	r2, [r7, #24]
 800712a:	4313      	orrs	r3, r2
 800712c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	69ba      	ldr	r2, [r7, #24]
 8007132:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800713c:	2b00      	cmp	r3, #0
 800713e:	f000 80be 	beq.w	80072be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007142:	4b66      	ldr	r3, [pc, #408]	; (80072dc <HAL_GPIO_Init+0x324>)
 8007144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007146:	4a65      	ldr	r2, [pc, #404]	; (80072dc <HAL_GPIO_Init+0x324>)
 8007148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800714c:	6453      	str	r3, [r2, #68]	; 0x44
 800714e:	4b63      	ldr	r3, [pc, #396]	; (80072dc <HAL_GPIO_Init+0x324>)
 8007150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007156:	60fb      	str	r3, [r7, #12]
 8007158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800715a:	4a61      	ldr	r2, [pc, #388]	; (80072e0 <HAL_GPIO_Init+0x328>)
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	089b      	lsrs	r3, r3, #2
 8007160:	3302      	adds	r3, #2
 8007162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007166:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	f003 0303 	and.w	r3, r3, #3
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	220f      	movs	r2, #15
 8007172:	fa02 f303 	lsl.w	r3, r2, r3
 8007176:	43db      	mvns	r3, r3
 8007178:	69ba      	ldr	r2, [r7, #24]
 800717a:	4013      	ands	r3, r2
 800717c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a58      	ldr	r2, [pc, #352]	; (80072e4 <HAL_GPIO_Init+0x32c>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d037      	beq.n	80071f6 <HAL_GPIO_Init+0x23e>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a57      	ldr	r2, [pc, #348]	; (80072e8 <HAL_GPIO_Init+0x330>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d031      	beq.n	80071f2 <HAL_GPIO_Init+0x23a>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	4a56      	ldr	r2, [pc, #344]	; (80072ec <HAL_GPIO_Init+0x334>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d02b      	beq.n	80071ee <HAL_GPIO_Init+0x236>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a55      	ldr	r2, [pc, #340]	; (80072f0 <HAL_GPIO_Init+0x338>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d025      	beq.n	80071ea <HAL_GPIO_Init+0x232>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	4a54      	ldr	r2, [pc, #336]	; (80072f4 <HAL_GPIO_Init+0x33c>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d01f      	beq.n	80071e6 <HAL_GPIO_Init+0x22e>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	4a53      	ldr	r2, [pc, #332]	; (80072f8 <HAL_GPIO_Init+0x340>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d019      	beq.n	80071e2 <HAL_GPIO_Init+0x22a>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	4a52      	ldr	r2, [pc, #328]	; (80072fc <HAL_GPIO_Init+0x344>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d013      	beq.n	80071de <HAL_GPIO_Init+0x226>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	4a51      	ldr	r2, [pc, #324]	; (8007300 <HAL_GPIO_Init+0x348>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d00d      	beq.n	80071da <HAL_GPIO_Init+0x222>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a50      	ldr	r2, [pc, #320]	; (8007304 <HAL_GPIO_Init+0x34c>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d007      	beq.n	80071d6 <HAL_GPIO_Init+0x21e>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4a4f      	ldr	r2, [pc, #316]	; (8007308 <HAL_GPIO_Init+0x350>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d101      	bne.n	80071d2 <HAL_GPIO_Init+0x21a>
 80071ce:	2309      	movs	r3, #9
 80071d0:	e012      	b.n	80071f8 <HAL_GPIO_Init+0x240>
 80071d2:	230a      	movs	r3, #10
 80071d4:	e010      	b.n	80071f8 <HAL_GPIO_Init+0x240>
 80071d6:	2308      	movs	r3, #8
 80071d8:	e00e      	b.n	80071f8 <HAL_GPIO_Init+0x240>
 80071da:	2307      	movs	r3, #7
 80071dc:	e00c      	b.n	80071f8 <HAL_GPIO_Init+0x240>
 80071de:	2306      	movs	r3, #6
 80071e0:	e00a      	b.n	80071f8 <HAL_GPIO_Init+0x240>
 80071e2:	2305      	movs	r3, #5
 80071e4:	e008      	b.n	80071f8 <HAL_GPIO_Init+0x240>
 80071e6:	2304      	movs	r3, #4
 80071e8:	e006      	b.n	80071f8 <HAL_GPIO_Init+0x240>
 80071ea:	2303      	movs	r3, #3
 80071ec:	e004      	b.n	80071f8 <HAL_GPIO_Init+0x240>
 80071ee:	2302      	movs	r3, #2
 80071f0:	e002      	b.n	80071f8 <HAL_GPIO_Init+0x240>
 80071f2:	2301      	movs	r3, #1
 80071f4:	e000      	b.n	80071f8 <HAL_GPIO_Init+0x240>
 80071f6:	2300      	movs	r3, #0
 80071f8:	69fa      	ldr	r2, [r7, #28]
 80071fa:	f002 0203 	and.w	r2, r2, #3
 80071fe:	0092      	lsls	r2, r2, #2
 8007200:	4093      	lsls	r3, r2
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	4313      	orrs	r3, r2
 8007206:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007208:	4935      	ldr	r1, [pc, #212]	; (80072e0 <HAL_GPIO_Init+0x328>)
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	089b      	lsrs	r3, r3, #2
 800720e:	3302      	adds	r3, #2
 8007210:	69ba      	ldr	r2, [r7, #24]
 8007212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007216:	4b3d      	ldr	r3, [pc, #244]	; (800730c <HAL_GPIO_Init+0x354>)
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	43db      	mvns	r3, r3
 8007220:	69ba      	ldr	r2, [r7, #24]
 8007222:	4013      	ands	r3, r2
 8007224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800722e:	2b00      	cmp	r3, #0
 8007230:	d003      	beq.n	800723a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007232:	69ba      	ldr	r2, [r7, #24]
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	4313      	orrs	r3, r2
 8007238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800723a:	4a34      	ldr	r2, [pc, #208]	; (800730c <HAL_GPIO_Init+0x354>)
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007240:	4b32      	ldr	r3, [pc, #200]	; (800730c <HAL_GPIO_Init+0x354>)
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	43db      	mvns	r3, r3
 800724a:	69ba      	ldr	r2, [r7, #24]
 800724c:	4013      	ands	r3, r2
 800724e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007258:	2b00      	cmp	r3, #0
 800725a:	d003      	beq.n	8007264 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800725c:	69ba      	ldr	r2, [r7, #24]
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	4313      	orrs	r3, r2
 8007262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007264:	4a29      	ldr	r2, [pc, #164]	; (800730c <HAL_GPIO_Init+0x354>)
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800726a:	4b28      	ldr	r3, [pc, #160]	; (800730c <HAL_GPIO_Init+0x354>)
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	43db      	mvns	r3, r3
 8007274:	69ba      	ldr	r2, [r7, #24]
 8007276:	4013      	ands	r3, r2
 8007278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d003      	beq.n	800728e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007286:	69ba      	ldr	r2, [r7, #24]
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	4313      	orrs	r3, r2
 800728c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800728e:	4a1f      	ldr	r2, [pc, #124]	; (800730c <HAL_GPIO_Init+0x354>)
 8007290:	69bb      	ldr	r3, [r7, #24]
 8007292:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007294:	4b1d      	ldr	r3, [pc, #116]	; (800730c <HAL_GPIO_Init+0x354>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	43db      	mvns	r3, r3
 800729e:	69ba      	ldr	r2, [r7, #24]
 80072a0:	4013      	ands	r3, r2
 80072a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d003      	beq.n	80072b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80072b0:	69ba      	ldr	r2, [r7, #24]
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	4313      	orrs	r3, r2
 80072b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80072b8:	4a14      	ldr	r2, [pc, #80]	; (800730c <HAL_GPIO_Init+0x354>)
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	3301      	adds	r3, #1
 80072c2:	61fb      	str	r3, [r7, #28]
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	2b0f      	cmp	r3, #15
 80072c8:	f67f ae86 	bls.w	8006fd8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80072cc:	bf00      	nop
 80072ce:	bf00      	nop
 80072d0:	3724      	adds	r7, #36	; 0x24
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop
 80072dc:	40023800 	.word	0x40023800
 80072e0:	40013800 	.word	0x40013800
 80072e4:	40020000 	.word	0x40020000
 80072e8:	40020400 	.word	0x40020400
 80072ec:	40020800 	.word	0x40020800
 80072f0:	40020c00 	.word	0x40020c00
 80072f4:	40021000 	.word	0x40021000
 80072f8:	40021400 	.word	0x40021400
 80072fc:	40021800 	.word	0x40021800
 8007300:	40021c00 	.word	0x40021c00
 8007304:	40022000 	.word	0x40022000
 8007308:	40022400 	.word	0x40022400
 800730c:	40013c00 	.word	0x40013c00

08007310 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007310:	b480      	push	{r7}
 8007312:	b085      	sub	sp, #20
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	460b      	mov	r3, r1
 800731a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	691a      	ldr	r2, [r3, #16]
 8007320:	887b      	ldrh	r3, [r7, #2]
 8007322:	4013      	ands	r3, r2
 8007324:	2b00      	cmp	r3, #0
 8007326:	d002      	beq.n	800732e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007328:	2301      	movs	r3, #1
 800732a:	73fb      	strb	r3, [r7, #15]
 800732c:	e001      	b.n	8007332 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800732e:	2300      	movs	r3, #0
 8007330:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007332:	7bfb      	ldrb	r3, [r7, #15]
}
 8007334:	4618      	mov	r0, r3
 8007336:	3714      	adds	r7, #20
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007340:	b480      	push	{r7}
 8007342:	b083      	sub	sp, #12
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
 8007348:	460b      	mov	r3, r1
 800734a:	807b      	strh	r3, [r7, #2]
 800734c:	4613      	mov	r3, r2
 800734e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007350:	787b      	ldrb	r3, [r7, #1]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d003      	beq.n	800735e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007356:	887a      	ldrh	r2, [r7, #2]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800735c:	e003      	b.n	8007366 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800735e:	887b      	ldrh	r3, [r7, #2]
 8007360:	041a      	lsls	r2, r3, #16
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	619a      	str	r2, [r3, #24]
}
 8007366:	bf00      	nop
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr

08007372 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007372:	b480      	push	{r7}
 8007374:	b085      	sub	sp, #20
 8007376:	af00      	add	r7, sp, #0
 8007378:	6078      	str	r0, [r7, #4]
 800737a:	460b      	mov	r3, r1
 800737c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	695b      	ldr	r3, [r3, #20]
 8007382:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007384:	887a      	ldrh	r2, [r7, #2]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	4013      	ands	r3, r2
 800738a:	041a      	lsls	r2, r3, #16
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	43d9      	mvns	r1, r3
 8007390:	887b      	ldrh	r3, [r7, #2]
 8007392:	400b      	ands	r3, r1
 8007394:	431a      	orrs	r2, r3
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	619a      	str	r2, [r3, #24]
}
 800739a:	bf00      	nop
 800739c:	3714      	adds	r7, #20
 800739e:	46bd      	mov	sp, r7
 80073a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a4:	4770      	bx	lr
	...

080073a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	4603      	mov	r3, r0
 80073b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80073b2:	4b08      	ldr	r3, [pc, #32]	; (80073d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80073b4:	695a      	ldr	r2, [r3, #20]
 80073b6:	88fb      	ldrh	r3, [r7, #6]
 80073b8:	4013      	ands	r3, r2
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d006      	beq.n	80073cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80073be:	4a05      	ldr	r2, [pc, #20]	; (80073d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80073c0:	88fb      	ldrh	r3, [r7, #6]
 80073c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80073c4:	88fb      	ldrh	r3, [r7, #6]
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7fa fc62 	bl	8001c90 <HAL_GPIO_EXTI_Callback>
  }
}
 80073cc:	bf00      	nop
 80073ce:	3708      	adds	r7, #8
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}
 80073d4:	40013c00 	.word	0x40013c00

080073d8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b082      	sub	sp, #8
 80073dc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80073de:	2300      	movs	r3, #0
 80073e0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80073e2:	4b23      	ldr	r3, [pc, #140]	; (8007470 <HAL_PWREx_EnableOverDrive+0x98>)
 80073e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e6:	4a22      	ldr	r2, [pc, #136]	; (8007470 <HAL_PWREx_EnableOverDrive+0x98>)
 80073e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073ec:	6413      	str	r3, [r2, #64]	; 0x40
 80073ee:	4b20      	ldr	r3, [pc, #128]	; (8007470 <HAL_PWREx_EnableOverDrive+0x98>)
 80073f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073f6:	603b      	str	r3, [r7, #0]
 80073f8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80073fa:	4b1e      	ldr	r3, [pc, #120]	; (8007474 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a1d      	ldr	r2, [pc, #116]	; (8007474 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007404:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007406:	f7fe f99d 	bl	8005744 <HAL_GetTick>
 800740a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800740c:	e009      	b.n	8007422 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800740e:	f7fe f999 	bl	8005744 <HAL_GetTick>
 8007412:	4602      	mov	r2, r0
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	1ad3      	subs	r3, r2, r3
 8007418:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800741c:	d901      	bls.n	8007422 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800741e:	2303      	movs	r3, #3
 8007420:	e022      	b.n	8007468 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007422:	4b14      	ldr	r3, [pc, #80]	; (8007474 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800742a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800742e:	d1ee      	bne.n	800740e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007430:	4b10      	ldr	r3, [pc, #64]	; (8007474 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a0f      	ldr	r2, [pc, #60]	; (8007474 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007436:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800743a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800743c:	f7fe f982 	bl	8005744 <HAL_GetTick>
 8007440:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007442:	e009      	b.n	8007458 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007444:	f7fe f97e 	bl	8005744 <HAL_GetTick>
 8007448:	4602      	mov	r2, r0
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	1ad3      	subs	r3, r2, r3
 800744e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007452:	d901      	bls.n	8007458 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007454:	2303      	movs	r3, #3
 8007456:	e007      	b.n	8007468 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007458:	4b06      	ldr	r3, [pc, #24]	; (8007474 <HAL_PWREx_EnableOverDrive+0x9c>)
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007460:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007464:	d1ee      	bne.n	8007444 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007466:	2300      	movs	r3, #0
}
 8007468:	4618      	mov	r0, r3
 800746a:	3708      	adds	r7, #8
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}
 8007470:	40023800 	.word	0x40023800
 8007474:	40007000 	.word	0x40007000

08007478 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b086      	sub	sp, #24
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007480:	2300      	movs	r3, #0
 8007482:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d101      	bne.n	800748e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	e291      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f003 0301 	and.w	r3, r3, #1
 8007496:	2b00      	cmp	r3, #0
 8007498:	f000 8087 	beq.w	80075aa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800749c:	4b96      	ldr	r3, [pc, #600]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	f003 030c 	and.w	r3, r3, #12
 80074a4:	2b04      	cmp	r3, #4
 80074a6:	d00c      	beq.n	80074c2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074a8:	4b93      	ldr	r3, [pc, #588]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	f003 030c 	and.w	r3, r3, #12
 80074b0:	2b08      	cmp	r3, #8
 80074b2:	d112      	bne.n	80074da <HAL_RCC_OscConfig+0x62>
 80074b4:	4b90      	ldr	r3, [pc, #576]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074c0:	d10b      	bne.n	80074da <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074c2:	4b8d      	ldr	r3, [pc, #564]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d06c      	beq.n	80075a8 <HAL_RCC_OscConfig+0x130>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d168      	bne.n	80075a8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	e26b      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074e2:	d106      	bne.n	80074f2 <HAL_RCC_OscConfig+0x7a>
 80074e4:	4b84      	ldr	r3, [pc, #528]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a83      	ldr	r2, [pc, #524]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80074ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074ee:	6013      	str	r3, [r2, #0]
 80074f0:	e02e      	b.n	8007550 <HAL_RCC_OscConfig+0xd8>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10c      	bne.n	8007514 <HAL_RCC_OscConfig+0x9c>
 80074fa:	4b7f      	ldr	r3, [pc, #508]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a7e      	ldr	r2, [pc, #504]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007500:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007504:	6013      	str	r3, [r2, #0]
 8007506:	4b7c      	ldr	r3, [pc, #496]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a7b      	ldr	r2, [pc, #492]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 800750c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007510:	6013      	str	r3, [r2, #0]
 8007512:	e01d      	b.n	8007550 <HAL_RCC_OscConfig+0xd8>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800751c:	d10c      	bne.n	8007538 <HAL_RCC_OscConfig+0xc0>
 800751e:	4b76      	ldr	r3, [pc, #472]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a75      	ldr	r2, [pc, #468]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007524:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007528:	6013      	str	r3, [r2, #0]
 800752a:	4b73      	ldr	r3, [pc, #460]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a72      	ldr	r2, [pc, #456]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007534:	6013      	str	r3, [r2, #0]
 8007536:	e00b      	b.n	8007550 <HAL_RCC_OscConfig+0xd8>
 8007538:	4b6f      	ldr	r3, [pc, #444]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a6e      	ldr	r2, [pc, #440]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 800753e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007542:	6013      	str	r3, [r2, #0]
 8007544:	4b6c      	ldr	r3, [pc, #432]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a6b      	ldr	r2, [pc, #428]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 800754a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800754e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d013      	beq.n	8007580 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007558:	f7fe f8f4 	bl	8005744 <HAL_GetTick>
 800755c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800755e:	e008      	b.n	8007572 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007560:	f7fe f8f0 	bl	8005744 <HAL_GetTick>
 8007564:	4602      	mov	r2, r0
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	1ad3      	subs	r3, r2, r3
 800756a:	2b64      	cmp	r3, #100	; 0x64
 800756c:	d901      	bls.n	8007572 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800756e:	2303      	movs	r3, #3
 8007570:	e21f      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007572:	4b61      	ldr	r3, [pc, #388]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800757a:	2b00      	cmp	r3, #0
 800757c:	d0f0      	beq.n	8007560 <HAL_RCC_OscConfig+0xe8>
 800757e:	e014      	b.n	80075aa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007580:	f7fe f8e0 	bl	8005744 <HAL_GetTick>
 8007584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007586:	e008      	b.n	800759a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007588:	f7fe f8dc 	bl	8005744 <HAL_GetTick>
 800758c:	4602      	mov	r2, r0
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	2b64      	cmp	r3, #100	; 0x64
 8007594:	d901      	bls.n	800759a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e20b      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800759a:	4b57      	ldr	r3, [pc, #348]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1f0      	bne.n	8007588 <HAL_RCC_OscConfig+0x110>
 80075a6:	e000      	b.n	80075aa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 0302 	and.w	r3, r3, #2
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d069      	beq.n	800768a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80075b6:	4b50      	ldr	r3, [pc, #320]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	f003 030c 	and.w	r3, r3, #12
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00b      	beq.n	80075da <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075c2:	4b4d      	ldr	r3, [pc, #308]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f003 030c 	and.w	r3, r3, #12
 80075ca:	2b08      	cmp	r3, #8
 80075cc:	d11c      	bne.n	8007608 <HAL_RCC_OscConfig+0x190>
 80075ce:	4b4a      	ldr	r3, [pc, #296]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d116      	bne.n	8007608 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075da:	4b47      	ldr	r3, [pc, #284]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f003 0302 	and.w	r3, r3, #2
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d005      	beq.n	80075f2 <HAL_RCC_OscConfig+0x17a>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	68db      	ldr	r3, [r3, #12]
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d001      	beq.n	80075f2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e1df      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075f2:	4b41      	ldr	r3, [pc, #260]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	691b      	ldr	r3, [r3, #16]
 80075fe:	00db      	lsls	r3, r3, #3
 8007600:	493d      	ldr	r1, [pc, #244]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007602:	4313      	orrs	r3, r2
 8007604:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007606:	e040      	b.n	800768a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	68db      	ldr	r3, [r3, #12]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d023      	beq.n	8007658 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007610:	4b39      	ldr	r3, [pc, #228]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a38      	ldr	r2, [pc, #224]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007616:	f043 0301 	orr.w	r3, r3, #1
 800761a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800761c:	f7fe f892 	bl	8005744 <HAL_GetTick>
 8007620:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007622:	e008      	b.n	8007636 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007624:	f7fe f88e 	bl	8005744 <HAL_GetTick>
 8007628:	4602      	mov	r2, r0
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	2b02      	cmp	r3, #2
 8007630:	d901      	bls.n	8007636 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007632:	2303      	movs	r3, #3
 8007634:	e1bd      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007636:	4b30      	ldr	r3, [pc, #192]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 0302 	and.w	r3, r3, #2
 800763e:	2b00      	cmp	r3, #0
 8007640:	d0f0      	beq.n	8007624 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007642:	4b2d      	ldr	r3, [pc, #180]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	691b      	ldr	r3, [r3, #16]
 800764e:	00db      	lsls	r3, r3, #3
 8007650:	4929      	ldr	r1, [pc, #164]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007652:	4313      	orrs	r3, r2
 8007654:	600b      	str	r3, [r1, #0]
 8007656:	e018      	b.n	800768a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007658:	4b27      	ldr	r3, [pc, #156]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a26      	ldr	r2, [pc, #152]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 800765e:	f023 0301 	bic.w	r3, r3, #1
 8007662:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007664:	f7fe f86e 	bl	8005744 <HAL_GetTick>
 8007668:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800766a:	e008      	b.n	800767e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800766c:	f7fe f86a 	bl	8005744 <HAL_GetTick>
 8007670:	4602      	mov	r2, r0
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	1ad3      	subs	r3, r2, r3
 8007676:	2b02      	cmp	r3, #2
 8007678:	d901      	bls.n	800767e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800767a:	2303      	movs	r3, #3
 800767c:	e199      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800767e:	4b1e      	ldr	r3, [pc, #120]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b00      	cmp	r3, #0
 8007688:	d1f0      	bne.n	800766c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f003 0308 	and.w	r3, r3, #8
 8007692:	2b00      	cmp	r3, #0
 8007694:	d038      	beq.n	8007708 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	695b      	ldr	r3, [r3, #20]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d019      	beq.n	80076d2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800769e:	4b16      	ldr	r3, [pc, #88]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80076a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076a2:	4a15      	ldr	r2, [pc, #84]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80076a4:	f043 0301 	orr.w	r3, r3, #1
 80076a8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076aa:	f7fe f84b 	bl	8005744 <HAL_GetTick>
 80076ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076b0:	e008      	b.n	80076c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076b2:	f7fe f847 	bl	8005744 <HAL_GetTick>
 80076b6:	4602      	mov	r2, r0
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	1ad3      	subs	r3, r2, r3
 80076bc:	2b02      	cmp	r3, #2
 80076be:	d901      	bls.n	80076c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80076c0:	2303      	movs	r3, #3
 80076c2:	e176      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076c4:	4b0c      	ldr	r3, [pc, #48]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80076c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076c8:	f003 0302 	and.w	r3, r3, #2
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d0f0      	beq.n	80076b2 <HAL_RCC_OscConfig+0x23a>
 80076d0:	e01a      	b.n	8007708 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076d2:	4b09      	ldr	r3, [pc, #36]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80076d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076d6:	4a08      	ldr	r2, [pc, #32]	; (80076f8 <HAL_RCC_OscConfig+0x280>)
 80076d8:	f023 0301 	bic.w	r3, r3, #1
 80076dc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076de:	f7fe f831 	bl	8005744 <HAL_GetTick>
 80076e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076e4:	e00a      	b.n	80076fc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076e6:	f7fe f82d 	bl	8005744 <HAL_GetTick>
 80076ea:	4602      	mov	r2, r0
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	1ad3      	subs	r3, r2, r3
 80076f0:	2b02      	cmp	r3, #2
 80076f2:	d903      	bls.n	80076fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80076f4:	2303      	movs	r3, #3
 80076f6:	e15c      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
 80076f8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076fc:	4b91      	ldr	r3, [pc, #580]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80076fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007700:	f003 0302 	and.w	r3, r3, #2
 8007704:	2b00      	cmp	r3, #0
 8007706:	d1ee      	bne.n	80076e6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f003 0304 	and.w	r3, r3, #4
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 80a4 	beq.w	800785e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007716:	4b8b      	ldr	r3, [pc, #556]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800771a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800771e:	2b00      	cmp	r3, #0
 8007720:	d10d      	bne.n	800773e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007722:	4b88      	ldr	r3, [pc, #544]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007726:	4a87      	ldr	r2, [pc, #540]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800772c:	6413      	str	r3, [r2, #64]	; 0x40
 800772e:	4b85      	ldr	r3, [pc, #532]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007736:	60bb      	str	r3, [r7, #8]
 8007738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800773a:	2301      	movs	r3, #1
 800773c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800773e:	4b82      	ldr	r3, [pc, #520]	; (8007948 <HAL_RCC_OscConfig+0x4d0>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007746:	2b00      	cmp	r3, #0
 8007748:	d118      	bne.n	800777c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800774a:	4b7f      	ldr	r3, [pc, #508]	; (8007948 <HAL_RCC_OscConfig+0x4d0>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a7e      	ldr	r2, [pc, #504]	; (8007948 <HAL_RCC_OscConfig+0x4d0>)
 8007750:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007756:	f7fd fff5 	bl	8005744 <HAL_GetTick>
 800775a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800775c:	e008      	b.n	8007770 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800775e:	f7fd fff1 	bl	8005744 <HAL_GetTick>
 8007762:	4602      	mov	r2, r0
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	1ad3      	subs	r3, r2, r3
 8007768:	2b64      	cmp	r3, #100	; 0x64
 800776a:	d901      	bls.n	8007770 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800776c:	2303      	movs	r3, #3
 800776e:	e120      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007770:	4b75      	ldr	r3, [pc, #468]	; (8007948 <HAL_RCC_OscConfig+0x4d0>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007778:	2b00      	cmp	r3, #0
 800777a:	d0f0      	beq.n	800775e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	2b01      	cmp	r3, #1
 8007782:	d106      	bne.n	8007792 <HAL_RCC_OscConfig+0x31a>
 8007784:	4b6f      	ldr	r3, [pc, #444]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007788:	4a6e      	ldr	r2, [pc, #440]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 800778a:	f043 0301 	orr.w	r3, r3, #1
 800778e:	6713      	str	r3, [r2, #112]	; 0x70
 8007790:	e02d      	b.n	80077ee <HAL_RCC_OscConfig+0x376>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d10c      	bne.n	80077b4 <HAL_RCC_OscConfig+0x33c>
 800779a:	4b6a      	ldr	r3, [pc, #424]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 800779c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800779e:	4a69      	ldr	r2, [pc, #420]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80077a0:	f023 0301 	bic.w	r3, r3, #1
 80077a4:	6713      	str	r3, [r2, #112]	; 0x70
 80077a6:	4b67      	ldr	r3, [pc, #412]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80077a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077aa:	4a66      	ldr	r2, [pc, #408]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80077ac:	f023 0304 	bic.w	r3, r3, #4
 80077b0:	6713      	str	r3, [r2, #112]	; 0x70
 80077b2:	e01c      	b.n	80077ee <HAL_RCC_OscConfig+0x376>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	2b05      	cmp	r3, #5
 80077ba:	d10c      	bne.n	80077d6 <HAL_RCC_OscConfig+0x35e>
 80077bc:	4b61      	ldr	r3, [pc, #388]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80077be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077c0:	4a60      	ldr	r2, [pc, #384]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80077c2:	f043 0304 	orr.w	r3, r3, #4
 80077c6:	6713      	str	r3, [r2, #112]	; 0x70
 80077c8:	4b5e      	ldr	r3, [pc, #376]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80077ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077cc:	4a5d      	ldr	r2, [pc, #372]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80077ce:	f043 0301 	orr.w	r3, r3, #1
 80077d2:	6713      	str	r3, [r2, #112]	; 0x70
 80077d4:	e00b      	b.n	80077ee <HAL_RCC_OscConfig+0x376>
 80077d6:	4b5b      	ldr	r3, [pc, #364]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80077d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077da:	4a5a      	ldr	r2, [pc, #360]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80077dc:	f023 0301 	bic.w	r3, r3, #1
 80077e0:	6713      	str	r3, [r2, #112]	; 0x70
 80077e2:	4b58      	ldr	r3, [pc, #352]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80077e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077e6:	4a57      	ldr	r2, [pc, #348]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80077e8:	f023 0304 	bic.w	r3, r3, #4
 80077ec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d015      	beq.n	8007822 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077f6:	f7fd ffa5 	bl	8005744 <HAL_GetTick>
 80077fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077fc:	e00a      	b.n	8007814 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077fe:	f7fd ffa1 	bl	8005744 <HAL_GetTick>
 8007802:	4602      	mov	r2, r0
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	1ad3      	subs	r3, r2, r3
 8007808:	f241 3288 	movw	r2, #5000	; 0x1388
 800780c:	4293      	cmp	r3, r2
 800780e:	d901      	bls.n	8007814 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007810:	2303      	movs	r3, #3
 8007812:	e0ce      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007814:	4b4b      	ldr	r3, [pc, #300]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007818:	f003 0302 	and.w	r3, r3, #2
 800781c:	2b00      	cmp	r3, #0
 800781e:	d0ee      	beq.n	80077fe <HAL_RCC_OscConfig+0x386>
 8007820:	e014      	b.n	800784c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007822:	f7fd ff8f 	bl	8005744 <HAL_GetTick>
 8007826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007828:	e00a      	b.n	8007840 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800782a:	f7fd ff8b 	bl	8005744 <HAL_GetTick>
 800782e:	4602      	mov	r2, r0
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	f241 3288 	movw	r2, #5000	; 0x1388
 8007838:	4293      	cmp	r3, r2
 800783a:	d901      	bls.n	8007840 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	e0b8      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007840:	4b40      	ldr	r3, [pc, #256]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007844:	f003 0302 	and.w	r3, r3, #2
 8007848:	2b00      	cmp	r3, #0
 800784a:	d1ee      	bne.n	800782a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800784c:	7dfb      	ldrb	r3, [r7, #23]
 800784e:	2b01      	cmp	r3, #1
 8007850:	d105      	bne.n	800785e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007852:	4b3c      	ldr	r3, [pc, #240]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007856:	4a3b      	ldr	r2, [pc, #236]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007858:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800785c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	2b00      	cmp	r3, #0
 8007864:	f000 80a4 	beq.w	80079b0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007868:	4b36      	ldr	r3, [pc, #216]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	f003 030c 	and.w	r3, r3, #12
 8007870:	2b08      	cmp	r3, #8
 8007872:	d06b      	beq.n	800794c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	699b      	ldr	r3, [r3, #24]
 8007878:	2b02      	cmp	r3, #2
 800787a:	d149      	bne.n	8007910 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800787c:	4b31      	ldr	r3, [pc, #196]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a30      	ldr	r2, [pc, #192]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007882:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007886:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007888:	f7fd ff5c 	bl	8005744 <HAL_GetTick>
 800788c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800788e:	e008      	b.n	80078a2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007890:	f7fd ff58 	bl	8005744 <HAL_GetTick>
 8007894:	4602      	mov	r2, r0
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	1ad3      	subs	r3, r2, r3
 800789a:	2b02      	cmp	r3, #2
 800789c:	d901      	bls.n	80078a2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800789e:	2303      	movs	r3, #3
 80078a0:	e087      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078a2:	4b28      	ldr	r3, [pc, #160]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d1f0      	bne.n	8007890 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	69da      	ldr	r2, [r3, #28]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
 80078b6:	431a      	orrs	r2, r3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078bc:	019b      	lsls	r3, r3, #6
 80078be:	431a      	orrs	r2, r3
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078c4:	085b      	lsrs	r3, r3, #1
 80078c6:	3b01      	subs	r3, #1
 80078c8:	041b      	lsls	r3, r3, #16
 80078ca:	431a      	orrs	r2, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d0:	061b      	lsls	r3, r3, #24
 80078d2:	4313      	orrs	r3, r2
 80078d4:	4a1b      	ldr	r2, [pc, #108]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80078d6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80078da:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078dc:	4b19      	ldr	r3, [pc, #100]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a18      	ldr	r2, [pc, #96]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 80078e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80078e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078e8:	f7fd ff2c 	bl	8005744 <HAL_GetTick>
 80078ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078ee:	e008      	b.n	8007902 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078f0:	f7fd ff28 	bl	8005744 <HAL_GetTick>
 80078f4:	4602      	mov	r2, r0
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	1ad3      	subs	r3, r2, r3
 80078fa:	2b02      	cmp	r3, #2
 80078fc:	d901      	bls.n	8007902 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80078fe:	2303      	movs	r3, #3
 8007900:	e057      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007902:	4b10      	ldr	r3, [pc, #64]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800790a:	2b00      	cmp	r3, #0
 800790c:	d0f0      	beq.n	80078f0 <HAL_RCC_OscConfig+0x478>
 800790e:	e04f      	b.n	80079b0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007910:	4b0c      	ldr	r3, [pc, #48]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a0b      	ldr	r2, [pc, #44]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007916:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800791a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800791c:	f7fd ff12 	bl	8005744 <HAL_GetTick>
 8007920:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007922:	e008      	b.n	8007936 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007924:	f7fd ff0e 	bl	8005744 <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	2b02      	cmp	r3, #2
 8007930:	d901      	bls.n	8007936 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e03d      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007936:	4b03      	ldr	r3, [pc, #12]	; (8007944 <HAL_RCC_OscConfig+0x4cc>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800793e:	2b00      	cmp	r3, #0
 8007940:	d1f0      	bne.n	8007924 <HAL_RCC_OscConfig+0x4ac>
 8007942:	e035      	b.n	80079b0 <HAL_RCC_OscConfig+0x538>
 8007944:	40023800 	.word	0x40023800
 8007948:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800794c:	4b1b      	ldr	r3, [pc, #108]	; (80079bc <HAL_RCC_OscConfig+0x544>)
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	699b      	ldr	r3, [r3, #24]
 8007956:	2b01      	cmp	r3, #1
 8007958:	d028      	beq.n	80079ac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007964:	429a      	cmp	r2, r3
 8007966:	d121      	bne.n	80079ac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007972:	429a      	cmp	r2, r3
 8007974:	d11a      	bne.n	80079ac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007976:	68fa      	ldr	r2, [r7, #12]
 8007978:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800797c:	4013      	ands	r3, r2
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007982:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007984:	4293      	cmp	r3, r2
 8007986:	d111      	bne.n	80079ac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007992:	085b      	lsrs	r3, r3, #1
 8007994:	3b01      	subs	r3, #1
 8007996:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007998:	429a      	cmp	r2, r3
 800799a:	d107      	bne.n	80079ac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d001      	beq.n	80079b0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e000      	b.n	80079b2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80079b0:	2300      	movs	r3, #0
}
 80079b2:	4618      	mov	r0, r3
 80079b4:	3718      	adds	r7, #24
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	40023800 	.word	0x40023800

080079c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80079ca:	2300      	movs	r3, #0
 80079cc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d101      	bne.n	80079d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e0d0      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80079d8:	4b6a      	ldr	r3, [pc, #424]	; (8007b84 <HAL_RCC_ClockConfig+0x1c4>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f003 030f 	and.w	r3, r3, #15
 80079e0:	683a      	ldr	r2, [r7, #0]
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d910      	bls.n	8007a08 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079e6:	4b67      	ldr	r3, [pc, #412]	; (8007b84 <HAL_RCC_ClockConfig+0x1c4>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f023 020f 	bic.w	r2, r3, #15
 80079ee:	4965      	ldr	r1, [pc, #404]	; (8007b84 <HAL_RCC_ClockConfig+0x1c4>)
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079f6:	4b63      	ldr	r3, [pc, #396]	; (8007b84 <HAL_RCC_ClockConfig+0x1c4>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f003 030f 	and.w	r3, r3, #15
 80079fe:	683a      	ldr	r2, [r7, #0]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d001      	beq.n	8007a08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	e0b8      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 0302 	and.w	r3, r3, #2
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d020      	beq.n	8007a56 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 0304 	and.w	r3, r3, #4
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d005      	beq.n	8007a2c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a20:	4b59      	ldr	r3, [pc, #356]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	4a58      	ldr	r2, [pc, #352]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007a26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007a2a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 0308 	and.w	r3, r3, #8
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d005      	beq.n	8007a44 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a38:	4b53      	ldr	r3, [pc, #332]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	4a52      	ldr	r2, [pc, #328]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007a3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007a42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a44:	4b50      	ldr	r3, [pc, #320]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	494d      	ldr	r1, [pc, #308]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007a52:	4313      	orrs	r3, r2
 8007a54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 0301 	and.w	r3, r3, #1
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d040      	beq.n	8007ae4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d107      	bne.n	8007a7a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a6a:	4b47      	ldr	r3, [pc, #284]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d115      	bne.n	8007aa2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	e07f      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d107      	bne.n	8007a92 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a82:	4b41      	ldr	r3, [pc, #260]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d109      	bne.n	8007aa2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e073      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a92:	4b3d      	ldr	r3, [pc, #244]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f003 0302 	and.w	r3, r3, #2
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d101      	bne.n	8007aa2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e06b      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007aa2:	4b39      	ldr	r3, [pc, #228]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	f023 0203 	bic.w	r2, r3, #3
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	4936      	ldr	r1, [pc, #216]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ab4:	f7fd fe46 	bl	8005744 <HAL_GetTick>
 8007ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007aba:	e00a      	b.n	8007ad2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007abc:	f7fd fe42 	bl	8005744 <HAL_GetTick>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	1ad3      	subs	r3, r2, r3
 8007ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d901      	bls.n	8007ad2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e053      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ad2:	4b2d      	ldr	r3, [pc, #180]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	f003 020c 	and.w	r2, r3, #12
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d1eb      	bne.n	8007abc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007ae4:	4b27      	ldr	r3, [pc, #156]	; (8007b84 <HAL_RCC_ClockConfig+0x1c4>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 030f 	and.w	r3, r3, #15
 8007aec:	683a      	ldr	r2, [r7, #0]
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d210      	bcs.n	8007b14 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007af2:	4b24      	ldr	r3, [pc, #144]	; (8007b84 <HAL_RCC_ClockConfig+0x1c4>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f023 020f 	bic.w	r2, r3, #15
 8007afa:	4922      	ldr	r1, [pc, #136]	; (8007b84 <HAL_RCC_ClockConfig+0x1c4>)
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b02:	4b20      	ldr	r3, [pc, #128]	; (8007b84 <HAL_RCC_ClockConfig+0x1c4>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f003 030f 	and.w	r3, r3, #15
 8007b0a:	683a      	ldr	r2, [r7, #0]
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d001      	beq.n	8007b14 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007b10:	2301      	movs	r3, #1
 8007b12:	e032      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f003 0304 	and.w	r3, r3, #4
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d008      	beq.n	8007b32 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b20:	4b19      	ldr	r3, [pc, #100]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	68db      	ldr	r3, [r3, #12]
 8007b2c:	4916      	ldr	r1, [pc, #88]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f003 0308 	and.w	r3, r3, #8
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d009      	beq.n	8007b52 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007b3e:	4b12      	ldr	r3, [pc, #72]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	691b      	ldr	r3, [r3, #16]
 8007b4a:	00db      	lsls	r3, r3, #3
 8007b4c:	490e      	ldr	r1, [pc, #56]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b52:	f000 f821 	bl	8007b98 <HAL_RCC_GetSysClockFreq>
 8007b56:	4602      	mov	r2, r0
 8007b58:	4b0b      	ldr	r3, [pc, #44]	; (8007b88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b5a:	689b      	ldr	r3, [r3, #8]
 8007b5c:	091b      	lsrs	r3, r3, #4
 8007b5e:	f003 030f 	and.w	r3, r3, #15
 8007b62:	490a      	ldr	r1, [pc, #40]	; (8007b8c <HAL_RCC_ClockConfig+0x1cc>)
 8007b64:	5ccb      	ldrb	r3, [r1, r3]
 8007b66:	fa22 f303 	lsr.w	r3, r2, r3
 8007b6a:	4a09      	ldr	r2, [pc, #36]	; (8007b90 <HAL_RCC_ClockConfig+0x1d0>)
 8007b6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007b6e:	4b09      	ldr	r3, [pc, #36]	; (8007b94 <HAL_RCC_ClockConfig+0x1d4>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4618      	mov	r0, r3
 8007b74:	f7fd fda2 	bl	80056bc <HAL_InitTick>

  return HAL_OK;
 8007b78:	2300      	movs	r3, #0
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3710      	adds	r7, #16
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}
 8007b82:	bf00      	nop
 8007b84:	40023c00 	.word	0x40023c00
 8007b88:	40023800 	.word	0x40023800
 8007b8c:	0800b718 	.word	0x0800b718
 8007b90:	20000068 	.word	0x20000068
 8007b94:	2000006c 	.word	0x2000006c

08007b98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b9c:	b094      	sub	sp, #80	; 0x50
 8007b9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	647b      	str	r3, [r7, #68]	; 0x44
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ba8:	2300      	movs	r3, #0
 8007baa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8007bac:	2300      	movs	r3, #0
 8007bae:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007bb0:	4b79      	ldr	r3, [pc, #484]	; (8007d98 <HAL_RCC_GetSysClockFreq+0x200>)
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	f003 030c 	and.w	r3, r3, #12
 8007bb8:	2b08      	cmp	r3, #8
 8007bba:	d00d      	beq.n	8007bd8 <HAL_RCC_GetSysClockFreq+0x40>
 8007bbc:	2b08      	cmp	r3, #8
 8007bbe:	f200 80e1 	bhi.w	8007d84 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d002      	beq.n	8007bcc <HAL_RCC_GetSysClockFreq+0x34>
 8007bc6:	2b04      	cmp	r3, #4
 8007bc8:	d003      	beq.n	8007bd2 <HAL_RCC_GetSysClockFreq+0x3a>
 8007bca:	e0db      	b.n	8007d84 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007bcc:	4b73      	ldr	r3, [pc, #460]	; (8007d9c <HAL_RCC_GetSysClockFreq+0x204>)
 8007bce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007bd0:	e0db      	b.n	8007d8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007bd2:	4b73      	ldr	r3, [pc, #460]	; (8007da0 <HAL_RCC_GetSysClockFreq+0x208>)
 8007bd4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007bd6:	e0d8      	b.n	8007d8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007bd8:	4b6f      	ldr	r3, [pc, #444]	; (8007d98 <HAL_RCC_GetSysClockFreq+0x200>)
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007be0:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007be2:	4b6d      	ldr	r3, [pc, #436]	; (8007d98 <HAL_RCC_GetSysClockFreq+0x200>)
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d063      	beq.n	8007cb6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007bee:	4b6a      	ldr	r3, [pc, #424]	; (8007d98 <HAL_RCC_GetSysClockFreq+0x200>)
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	099b      	lsrs	r3, r3, #6
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	63bb      	str	r3, [r7, #56]	; 0x38
 8007bf8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c00:	633b      	str	r3, [r7, #48]	; 0x30
 8007c02:	2300      	movs	r3, #0
 8007c04:	637b      	str	r3, [r7, #52]	; 0x34
 8007c06:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007c0a:	4622      	mov	r2, r4
 8007c0c:	462b      	mov	r3, r5
 8007c0e:	f04f 0000 	mov.w	r0, #0
 8007c12:	f04f 0100 	mov.w	r1, #0
 8007c16:	0159      	lsls	r1, r3, #5
 8007c18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c1c:	0150      	lsls	r0, r2, #5
 8007c1e:	4602      	mov	r2, r0
 8007c20:	460b      	mov	r3, r1
 8007c22:	4621      	mov	r1, r4
 8007c24:	1a51      	subs	r1, r2, r1
 8007c26:	6139      	str	r1, [r7, #16]
 8007c28:	4629      	mov	r1, r5
 8007c2a:	eb63 0301 	sbc.w	r3, r3, r1
 8007c2e:	617b      	str	r3, [r7, #20]
 8007c30:	f04f 0200 	mov.w	r2, #0
 8007c34:	f04f 0300 	mov.w	r3, #0
 8007c38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007c3c:	4659      	mov	r1, fp
 8007c3e:	018b      	lsls	r3, r1, #6
 8007c40:	4651      	mov	r1, sl
 8007c42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007c46:	4651      	mov	r1, sl
 8007c48:	018a      	lsls	r2, r1, #6
 8007c4a:	4651      	mov	r1, sl
 8007c4c:	ebb2 0801 	subs.w	r8, r2, r1
 8007c50:	4659      	mov	r1, fp
 8007c52:	eb63 0901 	sbc.w	r9, r3, r1
 8007c56:	f04f 0200 	mov.w	r2, #0
 8007c5a:	f04f 0300 	mov.w	r3, #0
 8007c5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c6a:	4690      	mov	r8, r2
 8007c6c:	4699      	mov	r9, r3
 8007c6e:	4623      	mov	r3, r4
 8007c70:	eb18 0303 	adds.w	r3, r8, r3
 8007c74:	60bb      	str	r3, [r7, #8]
 8007c76:	462b      	mov	r3, r5
 8007c78:	eb49 0303 	adc.w	r3, r9, r3
 8007c7c:	60fb      	str	r3, [r7, #12]
 8007c7e:	f04f 0200 	mov.w	r2, #0
 8007c82:	f04f 0300 	mov.w	r3, #0
 8007c86:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007c8a:	4629      	mov	r1, r5
 8007c8c:	024b      	lsls	r3, r1, #9
 8007c8e:	4621      	mov	r1, r4
 8007c90:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007c94:	4621      	mov	r1, r4
 8007c96:	024a      	lsls	r2, r1, #9
 8007c98:	4610      	mov	r0, r2
 8007c9a:	4619      	mov	r1, r3
 8007c9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ca2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007ca4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007ca8:	f7f8 ffa0 	bl	8000bec <__aeabi_uldivmod>
 8007cac:	4602      	mov	r2, r0
 8007cae:	460b      	mov	r3, r1
 8007cb0:	4613      	mov	r3, r2
 8007cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007cb4:	e058      	b.n	8007d68 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007cb6:	4b38      	ldr	r3, [pc, #224]	; (8007d98 <HAL_RCC_GetSysClockFreq+0x200>)
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	099b      	lsrs	r3, r3, #6
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	4611      	mov	r1, r2
 8007cc2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007cc6:	623b      	str	r3, [r7, #32]
 8007cc8:	2300      	movs	r3, #0
 8007cca:	627b      	str	r3, [r7, #36]	; 0x24
 8007ccc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007cd0:	4642      	mov	r2, r8
 8007cd2:	464b      	mov	r3, r9
 8007cd4:	f04f 0000 	mov.w	r0, #0
 8007cd8:	f04f 0100 	mov.w	r1, #0
 8007cdc:	0159      	lsls	r1, r3, #5
 8007cde:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ce2:	0150      	lsls	r0, r2, #5
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	460b      	mov	r3, r1
 8007ce8:	4641      	mov	r1, r8
 8007cea:	ebb2 0a01 	subs.w	sl, r2, r1
 8007cee:	4649      	mov	r1, r9
 8007cf0:	eb63 0b01 	sbc.w	fp, r3, r1
 8007cf4:	f04f 0200 	mov.w	r2, #0
 8007cf8:	f04f 0300 	mov.w	r3, #0
 8007cfc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007d00:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007d04:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007d08:	ebb2 040a 	subs.w	r4, r2, sl
 8007d0c:	eb63 050b 	sbc.w	r5, r3, fp
 8007d10:	f04f 0200 	mov.w	r2, #0
 8007d14:	f04f 0300 	mov.w	r3, #0
 8007d18:	00eb      	lsls	r3, r5, #3
 8007d1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d1e:	00e2      	lsls	r2, r4, #3
 8007d20:	4614      	mov	r4, r2
 8007d22:	461d      	mov	r5, r3
 8007d24:	4643      	mov	r3, r8
 8007d26:	18e3      	adds	r3, r4, r3
 8007d28:	603b      	str	r3, [r7, #0]
 8007d2a:	464b      	mov	r3, r9
 8007d2c:	eb45 0303 	adc.w	r3, r5, r3
 8007d30:	607b      	str	r3, [r7, #4]
 8007d32:	f04f 0200 	mov.w	r2, #0
 8007d36:	f04f 0300 	mov.w	r3, #0
 8007d3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007d3e:	4629      	mov	r1, r5
 8007d40:	028b      	lsls	r3, r1, #10
 8007d42:	4621      	mov	r1, r4
 8007d44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007d48:	4621      	mov	r1, r4
 8007d4a:	028a      	lsls	r2, r1, #10
 8007d4c:	4610      	mov	r0, r2
 8007d4e:	4619      	mov	r1, r3
 8007d50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d52:	2200      	movs	r2, #0
 8007d54:	61bb      	str	r3, [r7, #24]
 8007d56:	61fa      	str	r2, [r7, #28]
 8007d58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d5c:	f7f8 ff46 	bl	8000bec <__aeabi_uldivmod>
 8007d60:	4602      	mov	r2, r0
 8007d62:	460b      	mov	r3, r1
 8007d64:	4613      	mov	r3, r2
 8007d66:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007d68:	4b0b      	ldr	r3, [pc, #44]	; (8007d98 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	0c1b      	lsrs	r3, r3, #16
 8007d6e:	f003 0303 	and.w	r3, r3, #3
 8007d72:	3301      	adds	r3, #1
 8007d74:	005b      	lsls	r3, r3, #1
 8007d76:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8007d78:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d80:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007d82:	e002      	b.n	8007d8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007d84:	4b05      	ldr	r3, [pc, #20]	; (8007d9c <HAL_RCC_GetSysClockFreq+0x204>)
 8007d86:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007d88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007d8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3750      	adds	r7, #80	; 0x50
 8007d90:	46bd      	mov	sp, r7
 8007d92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d96:	bf00      	nop
 8007d98:	40023800 	.word	0x40023800
 8007d9c:	00f42400 	.word	0x00f42400
 8007da0:	007a1200 	.word	0x007a1200

08007da4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007da4:	b480      	push	{r7}
 8007da6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007da8:	4b03      	ldr	r3, [pc, #12]	; (8007db8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007daa:	681b      	ldr	r3, [r3, #0]
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	46bd      	mov	sp, r7
 8007db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop
 8007db8:	20000068 	.word	0x20000068

08007dbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007dc0:	f7ff fff0 	bl	8007da4 <HAL_RCC_GetHCLKFreq>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	4b05      	ldr	r3, [pc, #20]	; (8007ddc <HAL_RCC_GetPCLK1Freq+0x20>)
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	0a9b      	lsrs	r3, r3, #10
 8007dcc:	f003 0307 	and.w	r3, r3, #7
 8007dd0:	4903      	ldr	r1, [pc, #12]	; (8007de0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007dd2:	5ccb      	ldrb	r3, [r1, r3]
 8007dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	bd80      	pop	{r7, pc}
 8007ddc:	40023800 	.word	0x40023800
 8007de0:	0800b728 	.word	0x0800b728

08007de4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007de8:	f7ff ffdc 	bl	8007da4 <HAL_RCC_GetHCLKFreq>
 8007dec:	4602      	mov	r2, r0
 8007dee:	4b05      	ldr	r3, [pc, #20]	; (8007e04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007df0:	689b      	ldr	r3, [r3, #8]
 8007df2:	0b5b      	lsrs	r3, r3, #13
 8007df4:	f003 0307 	and.w	r3, r3, #7
 8007df8:	4903      	ldr	r1, [pc, #12]	; (8007e08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007dfa:	5ccb      	ldrb	r3, [r1, r3]
 8007dfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	bd80      	pop	{r7, pc}
 8007e04:	40023800 	.word	0x40023800
 8007e08:	0800b728 	.word	0x0800b728

08007e0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b088      	sub	sp, #32
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007e14:	2300      	movs	r3, #0
 8007e16:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007e20:	2300      	movs	r3, #0
 8007e22:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007e24:	2300      	movs	r3, #0
 8007e26:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 0301 	and.w	r3, r3, #1
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d012      	beq.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007e34:	4b69      	ldr	r3, [pc, #420]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e36:	689b      	ldr	r3, [r3, #8]
 8007e38:	4a68      	ldr	r2, [pc, #416]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e3a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007e3e:	6093      	str	r3, [r2, #8]
 8007e40:	4b66      	ldr	r3, [pc, #408]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e42:	689a      	ldr	r2, [r3, #8]
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e48:	4964      	ldr	r1, [pc, #400]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d101      	bne.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007e56:	2301      	movs	r3, #1
 8007e58:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d017      	beq.n	8007e96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007e66:	4b5d      	ldr	r3, [pc, #372]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e74:	4959      	ldr	r1, [pc, #356]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e76:	4313      	orrs	r3, r2
 8007e78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e84:	d101      	bne.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007e86:	2301      	movs	r3, #1
 8007e88:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d101      	bne.n	8007e96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007e92:	2301      	movs	r3, #1
 8007e94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d017      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007ea2:	4b4e      	ldr	r3, [pc, #312]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ea4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ea8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb0:	494a      	ldr	r1, [pc, #296]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ebc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ec0:	d101      	bne.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d101      	bne.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d001      	beq.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f003 0320 	and.w	r3, r3, #32
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	f000 808b 	beq.w	8008006 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007ef0:	4b3a      	ldr	r3, [pc, #232]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef4:	4a39      	ldr	r2, [pc, #228]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007efa:	6413      	str	r3, [r2, #64]	; 0x40
 8007efc:	4b37      	ldr	r3, [pc, #220]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f04:	60bb      	str	r3, [r7, #8]
 8007f06:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007f08:	4b35      	ldr	r3, [pc, #212]	; (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a34      	ldr	r2, [pc, #208]	; (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f14:	f7fd fc16 	bl	8005744 <HAL_GetTick>
 8007f18:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007f1a:	e008      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f1c:	f7fd fc12 	bl	8005744 <HAL_GetTick>
 8007f20:	4602      	mov	r2, r0
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	2b64      	cmp	r3, #100	; 0x64
 8007f28:	d901      	bls.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	e357      	b.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007f2e:	4b2c      	ldr	r3, [pc, #176]	; (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d0f0      	beq.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007f3a:	4b28      	ldr	r3, [pc, #160]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f42:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d035      	beq.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f52:	693a      	ldr	r2, [r7, #16]
 8007f54:	429a      	cmp	r2, r3
 8007f56:	d02e      	beq.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007f58:	4b20      	ldr	r3, [pc, #128]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f60:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007f62:	4b1e      	ldr	r3, [pc, #120]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f66:	4a1d      	ldr	r2, [pc, #116]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f6c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007f6e:	4b1b      	ldr	r3, [pc, #108]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f72:	4a1a      	ldr	r2, [pc, #104]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f78:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007f7a:	4a18      	ldr	r2, [pc, #96]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007f80:	4b16      	ldr	r3, [pc, #88]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f84:	f003 0301 	and.w	r3, r3, #1
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d114      	bne.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f8c:	f7fd fbda 	bl	8005744 <HAL_GetTick>
 8007f90:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f92:	e00a      	b.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f94:	f7fd fbd6 	bl	8005744 <HAL_GetTick>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d901      	bls.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007fa6:	2303      	movs	r3, #3
 8007fa8:	e319      	b.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007faa:	4b0c      	ldr	r3, [pc, #48]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fae:	f003 0302 	and.w	r3, r3, #2
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d0ee      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fbe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007fc2:	d111      	bne.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007fc4:	4b05      	ldr	r3, [pc, #20]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007fd0:	4b04      	ldr	r3, [pc, #16]	; (8007fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007fd2:	400b      	ands	r3, r1
 8007fd4:	4901      	ldr	r1, [pc, #4]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	608b      	str	r3, [r1, #8]
 8007fda:	e00b      	b.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007fdc:	40023800 	.word	0x40023800
 8007fe0:	40007000 	.word	0x40007000
 8007fe4:	0ffffcff 	.word	0x0ffffcff
 8007fe8:	4baa      	ldr	r3, [pc, #680]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	4aa9      	ldr	r2, [pc, #676]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fee:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007ff2:	6093      	str	r3, [r2, #8]
 8007ff4:	4ba7      	ldr	r3, [pc, #668]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ff6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ffc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008000:	49a4      	ldr	r1, [pc, #656]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008002:	4313      	orrs	r3, r2
 8008004:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f003 0310 	and.w	r3, r3, #16
 800800e:	2b00      	cmp	r3, #0
 8008010:	d010      	beq.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008012:	4ba0      	ldr	r3, [pc, #640]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008014:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008018:	4a9e      	ldr	r2, [pc, #632]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800801a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800801e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8008022:	4b9c      	ldr	r3, [pc, #624]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008024:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800802c:	4999      	ldr	r1, [pc, #612]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800802e:	4313      	orrs	r3, r2
 8008030:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800803c:	2b00      	cmp	r3, #0
 800803e:	d00a      	beq.n	8008056 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008040:	4b94      	ldr	r3, [pc, #592]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008042:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008046:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800804e:	4991      	ldr	r1, [pc, #580]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008050:	4313      	orrs	r3, r2
 8008052:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800805e:	2b00      	cmp	r3, #0
 8008060:	d00a      	beq.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008062:	4b8c      	ldr	r3, [pc, #560]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008064:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008068:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008070:	4988      	ldr	r1, [pc, #544]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008072:	4313      	orrs	r3, r2
 8008074:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008080:	2b00      	cmp	r3, #0
 8008082:	d00a      	beq.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008084:	4b83      	ldr	r3, [pc, #524]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800808a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008092:	4980      	ldr	r1, [pc, #512]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008094:	4313      	orrs	r3, r2
 8008096:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d00a      	beq.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80080a6:	4b7b      	ldr	r3, [pc, #492]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080b4:	4977      	ldr	r1, [pc, #476]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d00a      	beq.n	80080de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80080c8:	4b72      	ldr	r3, [pc, #456]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080ce:	f023 0203 	bic.w	r2, r3, #3
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080d6:	496f      	ldr	r1, [pc, #444]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080d8:	4313      	orrs	r3, r2
 80080da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00a      	beq.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80080ea:	4b6a      	ldr	r3, [pc, #424]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080f0:	f023 020c 	bic.w	r2, r3, #12
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080f8:	4966      	ldr	r1, [pc, #408]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080fa:	4313      	orrs	r3, r2
 80080fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008108:	2b00      	cmp	r3, #0
 800810a:	d00a      	beq.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800810c:	4b61      	ldr	r3, [pc, #388]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800810e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008112:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800811a:	495e      	ldr	r1, [pc, #376]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800811c:	4313      	orrs	r3, r2
 800811e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800812a:	2b00      	cmp	r3, #0
 800812c:	d00a      	beq.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800812e:	4b59      	ldr	r3, [pc, #356]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008134:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800813c:	4955      	ldr	r1, [pc, #340]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800813e:	4313      	orrs	r3, r2
 8008140:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00a      	beq.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008150:	4b50      	ldr	r3, [pc, #320]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008156:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800815e:	494d      	ldr	r1, [pc, #308]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008160:	4313      	orrs	r3, r2
 8008162:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800816e:	2b00      	cmp	r3, #0
 8008170:	d00a      	beq.n	8008188 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008172:	4b48      	ldr	r3, [pc, #288]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008178:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008180:	4944      	ldr	r1, [pc, #272]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008182:	4313      	orrs	r3, r2
 8008184:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008190:	2b00      	cmp	r3, #0
 8008192:	d00a      	beq.n	80081aa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008194:	4b3f      	ldr	r3, [pc, #252]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800819a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081a2:	493c      	ldr	r1, [pc, #240]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081a4:	4313      	orrs	r3, r2
 80081a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d00a      	beq.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80081b6:	4b37      	ldr	r3, [pc, #220]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081c4:	4933      	ldr	r1, [pc, #204]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081c6:	4313      	orrs	r3, r2
 80081c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d00a      	beq.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80081d8:	4b2e      	ldr	r3, [pc, #184]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081de:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081e6:	492b      	ldr	r1, [pc, #172]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081e8:	4313      	orrs	r3, r2
 80081ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d011      	beq.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80081fa:	4b26      	ldr	r3, [pc, #152]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008200:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008208:	4922      	ldr	r1, [pc, #136]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800820a:	4313      	orrs	r3, r2
 800820c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008214:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008218:	d101      	bne.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800821a:	2301      	movs	r3, #1
 800821c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f003 0308 	and.w	r3, r3, #8
 8008226:	2b00      	cmp	r3, #0
 8008228:	d001      	beq.n	800822e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800822a:	2301      	movs	r3, #1
 800822c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008236:	2b00      	cmp	r3, #0
 8008238:	d00a      	beq.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800823a:	4b16      	ldr	r3, [pc, #88]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800823c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008240:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008248:	4912      	ldr	r1, [pc, #72]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800824a:	4313      	orrs	r3, r2
 800824c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008258:	2b00      	cmp	r3, #0
 800825a:	d00b      	beq.n	8008274 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800825c:	4b0d      	ldr	r3, [pc, #52]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800825e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008262:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800826c:	4909      	ldr	r1, [pc, #36]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800826e:	4313      	orrs	r3, r2
 8008270:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008274:	69fb      	ldr	r3, [r7, #28]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d006      	beq.n	8008288 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008282:	2b00      	cmp	r3, #0
 8008284:	f000 80d9 	beq.w	800843a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008288:	4b02      	ldr	r3, [pc, #8]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a01      	ldr	r2, [pc, #4]	; (8008294 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800828e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008292:	e001      	b.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008294:	40023800 	.word	0x40023800
 8008298:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800829a:	f7fd fa53 	bl	8005744 <HAL_GetTick>
 800829e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80082a0:	e008      	b.n	80082b4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80082a2:	f7fd fa4f 	bl	8005744 <HAL_GetTick>
 80082a6:	4602      	mov	r2, r0
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	2b64      	cmp	r3, #100	; 0x64
 80082ae:	d901      	bls.n	80082b4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082b0:	2303      	movs	r3, #3
 80082b2:	e194      	b.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80082b4:	4b6c      	ldr	r3, [pc, #432]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d1f0      	bne.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f003 0301 	and.w	r3, r3, #1
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d021      	beq.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d11d      	bne.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80082d4:	4b64      	ldr	r3, [pc, #400]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80082da:	0c1b      	lsrs	r3, r3, #16
 80082dc:	f003 0303 	and.w	r3, r3, #3
 80082e0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80082e2:	4b61      	ldr	r3, [pc, #388]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80082e8:	0e1b      	lsrs	r3, r3, #24
 80082ea:	f003 030f 	and.w	r3, r3, #15
 80082ee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	019a      	lsls	r2, r3, #6
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	041b      	lsls	r3, r3, #16
 80082fa:	431a      	orrs	r2, r3
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	061b      	lsls	r3, r3, #24
 8008300:	431a      	orrs	r2, r3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	689b      	ldr	r3, [r3, #8]
 8008306:	071b      	lsls	r3, r3, #28
 8008308:	4957      	ldr	r1, [pc, #348]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800830a:	4313      	orrs	r3, r2
 800830c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008318:	2b00      	cmp	r3, #0
 800831a:	d004      	beq.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008320:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008324:	d00a      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800832e:	2b00      	cmp	r3, #0
 8008330:	d02e      	beq.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008336:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800833a:	d129      	bne.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800833c:	4b4a      	ldr	r3, [pc, #296]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800833e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008342:	0c1b      	lsrs	r3, r3, #16
 8008344:	f003 0303 	and.w	r3, r3, #3
 8008348:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800834a:	4b47      	ldr	r3, [pc, #284]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800834c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008350:	0f1b      	lsrs	r3, r3, #28
 8008352:	f003 0307 	and.w	r3, r3, #7
 8008356:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	019a      	lsls	r2, r3, #6
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	041b      	lsls	r3, r3, #16
 8008362:	431a      	orrs	r2, r3
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	68db      	ldr	r3, [r3, #12]
 8008368:	061b      	lsls	r3, r3, #24
 800836a:	431a      	orrs	r2, r3
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	071b      	lsls	r3, r3, #28
 8008370:	493d      	ldr	r1, [pc, #244]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008372:	4313      	orrs	r3, r2
 8008374:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008378:	4b3b      	ldr	r3, [pc, #236]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800837a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800837e:	f023 021f 	bic.w	r2, r3, #31
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008386:	3b01      	subs	r3, #1
 8008388:	4937      	ldr	r1, [pc, #220]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800838a:	4313      	orrs	r3, r2
 800838c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008398:	2b00      	cmp	r3, #0
 800839a:	d01d      	beq.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800839c:	4b32      	ldr	r3, [pc, #200]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800839e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083a2:	0e1b      	lsrs	r3, r3, #24
 80083a4:	f003 030f 	and.w	r3, r3, #15
 80083a8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80083aa:	4b2f      	ldr	r3, [pc, #188]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083b0:	0f1b      	lsrs	r3, r3, #28
 80083b2:	f003 0307 	and.w	r3, r3, #7
 80083b6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	019a      	lsls	r2, r3, #6
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	691b      	ldr	r3, [r3, #16]
 80083c2:	041b      	lsls	r3, r3, #16
 80083c4:	431a      	orrs	r2, r3
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	061b      	lsls	r3, r3, #24
 80083ca:	431a      	orrs	r2, r3
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	071b      	lsls	r3, r3, #28
 80083d0:	4925      	ldr	r1, [pc, #148]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083d2:	4313      	orrs	r3, r2
 80083d4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d011      	beq.n	8008408 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	019a      	lsls	r2, r3, #6
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	691b      	ldr	r3, [r3, #16]
 80083ee:	041b      	lsls	r3, r3, #16
 80083f0:	431a      	orrs	r2, r3
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	061b      	lsls	r3, r3, #24
 80083f8:	431a      	orrs	r2, r3
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	071b      	lsls	r3, r3, #28
 8008400:	4919      	ldr	r1, [pc, #100]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008402:	4313      	orrs	r3, r2
 8008404:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008408:	4b17      	ldr	r3, [pc, #92]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a16      	ldr	r2, [pc, #88]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800840e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008412:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008414:	f7fd f996 	bl	8005744 <HAL_GetTick>
 8008418:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800841a:	e008      	b.n	800842e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800841c:	f7fd f992 	bl	8005744 <HAL_GetTick>
 8008420:	4602      	mov	r2, r0
 8008422:	697b      	ldr	r3, [r7, #20]
 8008424:	1ad3      	subs	r3, r2, r3
 8008426:	2b64      	cmp	r3, #100	; 0x64
 8008428:	d901      	bls.n	800842e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800842a:	2303      	movs	r3, #3
 800842c:	e0d7      	b.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800842e:	4b0e      	ldr	r3, [pc, #56]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008436:	2b00      	cmp	r3, #0
 8008438:	d0f0      	beq.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	2b01      	cmp	r3, #1
 800843e:	f040 80cd 	bne.w	80085dc <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008442:	4b09      	ldr	r3, [pc, #36]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a08      	ldr	r2, [pc, #32]	; (8008468 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008448:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800844c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800844e:	f7fd f979 	bl	8005744 <HAL_GetTick>
 8008452:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008454:	e00a      	b.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008456:	f7fd f975 	bl	8005744 <HAL_GetTick>
 800845a:	4602      	mov	r2, r0
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	1ad3      	subs	r3, r2, r3
 8008460:	2b64      	cmp	r3, #100	; 0x64
 8008462:	d903      	bls.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008464:	2303      	movs	r3, #3
 8008466:	e0ba      	b.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008468:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800846c:	4b5e      	ldr	r3, [pc, #376]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008474:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008478:	d0ed      	beq.n	8008456 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008482:	2b00      	cmp	r3, #0
 8008484:	d003      	beq.n	800848e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800848a:	2b00      	cmp	r3, #0
 800848c:	d009      	beq.n	80084a2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008496:	2b00      	cmp	r3, #0
 8008498:	d02e      	beq.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d12a      	bne.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80084a2:	4b51      	ldr	r3, [pc, #324]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084a8:	0c1b      	lsrs	r3, r3, #16
 80084aa:	f003 0303 	and.w	r3, r3, #3
 80084ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80084b0:	4b4d      	ldr	r3, [pc, #308]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084b6:	0f1b      	lsrs	r3, r3, #28
 80084b8:	f003 0307 	and.w	r3, r3, #7
 80084bc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	695b      	ldr	r3, [r3, #20]
 80084c2:	019a      	lsls	r2, r3, #6
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	041b      	lsls	r3, r3, #16
 80084c8:	431a      	orrs	r2, r3
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	699b      	ldr	r3, [r3, #24]
 80084ce:	061b      	lsls	r3, r3, #24
 80084d0:	431a      	orrs	r2, r3
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	071b      	lsls	r3, r3, #28
 80084d6:	4944      	ldr	r1, [pc, #272]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084d8:	4313      	orrs	r3, r2
 80084da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80084de:	4b42      	ldr	r3, [pc, #264]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084ec:	3b01      	subs	r3, #1
 80084ee:	021b      	lsls	r3, r3, #8
 80084f0:	493d      	ldr	r1, [pc, #244]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084f2:	4313      	orrs	r3, r2
 80084f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008500:	2b00      	cmp	r3, #0
 8008502:	d022      	beq.n	800854a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008508:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800850c:	d11d      	bne.n	800854a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800850e:	4b36      	ldr	r3, [pc, #216]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008510:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008514:	0e1b      	lsrs	r3, r3, #24
 8008516:	f003 030f 	and.w	r3, r3, #15
 800851a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800851c:	4b32      	ldr	r3, [pc, #200]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800851e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008522:	0f1b      	lsrs	r3, r3, #28
 8008524:	f003 0307 	and.w	r3, r3, #7
 8008528:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	695b      	ldr	r3, [r3, #20]
 800852e:	019a      	lsls	r2, r3, #6
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6a1b      	ldr	r3, [r3, #32]
 8008534:	041b      	lsls	r3, r3, #16
 8008536:	431a      	orrs	r2, r3
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	061b      	lsls	r3, r3, #24
 800853c:	431a      	orrs	r2, r3
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	071b      	lsls	r3, r3, #28
 8008542:	4929      	ldr	r1, [pc, #164]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008544:	4313      	orrs	r3, r2
 8008546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f003 0308 	and.w	r3, r3, #8
 8008552:	2b00      	cmp	r3, #0
 8008554:	d028      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008556:	4b24      	ldr	r3, [pc, #144]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800855c:	0e1b      	lsrs	r3, r3, #24
 800855e:	f003 030f 	and.w	r3, r3, #15
 8008562:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008564:	4b20      	ldr	r3, [pc, #128]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008566:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800856a:	0c1b      	lsrs	r3, r3, #16
 800856c:	f003 0303 	and.w	r3, r3, #3
 8008570:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	695b      	ldr	r3, [r3, #20]
 8008576:	019a      	lsls	r2, r3, #6
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	041b      	lsls	r3, r3, #16
 800857c:	431a      	orrs	r2, r3
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	061b      	lsls	r3, r3, #24
 8008582:	431a      	orrs	r2, r3
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	69db      	ldr	r3, [r3, #28]
 8008588:	071b      	lsls	r3, r3, #28
 800858a:	4917      	ldr	r1, [pc, #92]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800858c:	4313      	orrs	r3, r2
 800858e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008592:	4b15      	ldr	r3, [pc, #84]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008594:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008598:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a0:	4911      	ldr	r1, [pc, #68]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085a2:	4313      	orrs	r3, r2
 80085a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80085a8:	4b0f      	ldr	r3, [pc, #60]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a0e      	ldr	r2, [pc, #56]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085b4:	f7fd f8c6 	bl	8005744 <HAL_GetTick>
 80085b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80085ba:	e008      	b.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80085bc:	f7fd f8c2 	bl	8005744 <HAL_GetTick>
 80085c0:	4602      	mov	r2, r0
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	1ad3      	subs	r3, r2, r3
 80085c6:	2b64      	cmp	r3, #100	; 0x64
 80085c8:	d901      	bls.n	80085ce <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80085ca:	2303      	movs	r3, #3
 80085cc:	e007      	b.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80085ce:	4b06      	ldr	r3, [pc, #24]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80085d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085da:	d1ef      	bne.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80085dc:	2300      	movs	r3, #0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3720      	adds	r7, #32
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}
 80085e6:	bf00      	nop
 80085e8:	40023800 	.word	0x40023800

080085ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b082      	sub	sp, #8
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d101      	bne.n	80085fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e049      	b.n	8008692 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b00      	cmp	r3, #0
 8008608:	d106      	bne.n	8008618 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2200      	movs	r2, #0
 800860e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f7fc fc28 	bl	8004e68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2202      	movs	r2, #2
 800861c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	3304      	adds	r3, #4
 8008628:	4619      	mov	r1, r3
 800862a:	4610      	mov	r0, r2
 800862c:	f000 fdac 	bl	8009188 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2201      	movs	r2, #1
 8008634:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2201      	movs	r2, #1
 800863c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2201      	movs	r2, #1
 8008644:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2201      	movs	r2, #1
 8008674:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2201      	movs	r2, #1
 800867c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2201      	movs	r2, #1
 800868c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008690:	2300      	movs	r3, #0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3708      	adds	r7, #8
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
	...

0800869c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d001      	beq.n	80086b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	e054      	b.n	800875e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2202      	movs	r2, #2
 80086b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	68da      	ldr	r2, [r3, #12]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f042 0201 	orr.w	r2, r2, #1
 80086ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a26      	ldr	r2, [pc, #152]	; (800876c <HAL_TIM_Base_Start_IT+0xd0>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d022      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086de:	d01d      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a22      	ldr	r2, [pc, #136]	; (8008770 <HAL_TIM_Base_Start_IT+0xd4>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d018      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a21      	ldr	r2, [pc, #132]	; (8008774 <HAL_TIM_Base_Start_IT+0xd8>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d013      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a1f      	ldr	r2, [pc, #124]	; (8008778 <HAL_TIM_Base_Start_IT+0xdc>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d00e      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a1e      	ldr	r2, [pc, #120]	; (800877c <HAL_TIM_Base_Start_IT+0xe0>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d009      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a1c      	ldr	r2, [pc, #112]	; (8008780 <HAL_TIM_Base_Start_IT+0xe4>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d004      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a1b      	ldr	r2, [pc, #108]	; (8008784 <HAL_TIM_Base_Start_IT+0xe8>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d115      	bne.n	8008748 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	689a      	ldr	r2, [r3, #8]
 8008722:	4b19      	ldr	r3, [pc, #100]	; (8008788 <HAL_TIM_Base_Start_IT+0xec>)
 8008724:	4013      	ands	r3, r2
 8008726:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2b06      	cmp	r3, #6
 800872c:	d015      	beq.n	800875a <HAL_TIM_Base_Start_IT+0xbe>
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008734:	d011      	beq.n	800875a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	681a      	ldr	r2, [r3, #0]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f042 0201 	orr.w	r2, r2, #1
 8008744:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008746:	e008      	b.n	800875a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f042 0201 	orr.w	r2, r2, #1
 8008756:	601a      	str	r2, [r3, #0]
 8008758:	e000      	b.n	800875c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800875a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800875c:	2300      	movs	r3, #0
}
 800875e:	4618      	mov	r0, r3
 8008760:	3714      	adds	r7, #20
 8008762:	46bd      	mov	sp, r7
 8008764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008768:	4770      	bx	lr
 800876a:	bf00      	nop
 800876c:	40010000 	.word	0x40010000
 8008770:	40000400 	.word	0x40000400
 8008774:	40000800 	.word	0x40000800
 8008778:	40000c00 	.word	0x40000c00
 800877c:	40010400 	.word	0x40010400
 8008780:	40014000 	.word	0x40014000
 8008784:	40001800 	.word	0x40001800
 8008788:	00010007 	.word	0x00010007

0800878c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800878c:	b480      	push	{r7}
 800878e:	b083      	sub	sp, #12
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	68da      	ldr	r2, [r3, #12]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f022 0201 	bic.w	r2, r2, #1
 80087a2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	6a1a      	ldr	r2, [r3, #32]
 80087aa:	f241 1311 	movw	r3, #4369	; 0x1111
 80087ae:	4013      	ands	r3, r2
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d10f      	bne.n	80087d4 <HAL_TIM_Base_Stop_IT+0x48>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	6a1a      	ldr	r2, [r3, #32]
 80087ba:	f240 4344 	movw	r3, #1092	; 0x444
 80087be:	4013      	ands	r3, r2
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d107      	bne.n	80087d4 <HAL_TIM_Base_Stop_IT+0x48>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681a      	ldr	r2, [r3, #0]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f022 0201 	bic.w	r2, r2, #1
 80087d2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80087dc:	2300      	movs	r3, #0
}
 80087de:	4618      	mov	r0, r3
 80087e0:	370c      	adds	r7, #12
 80087e2:	46bd      	mov	sp, r7
 80087e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e8:	4770      	bx	lr

080087ea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80087ea:	b580      	push	{r7, lr}
 80087ec:	b082      	sub	sp, #8
 80087ee:	af00      	add	r7, sp, #0
 80087f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d101      	bne.n	80087fc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80087f8:	2301      	movs	r3, #1
 80087fa:	e049      	b.n	8008890 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008802:	b2db      	uxtb	r3, r3
 8008804:	2b00      	cmp	r3, #0
 8008806:	d106      	bne.n	8008816 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2200      	movs	r2, #0
 800880c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 f841 	bl	8008898 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2202      	movs	r2, #2
 800881a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	3304      	adds	r3, #4
 8008826:	4619      	mov	r1, r3
 8008828:	4610      	mov	r0, r2
 800882a:	f000 fcad 	bl	8009188 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2201      	movs	r2, #1
 8008832:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2201      	movs	r2, #1
 800883a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2201      	movs	r2, #1
 8008842:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2201      	movs	r2, #1
 800884a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2201      	movs	r2, #1
 8008852:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2201      	movs	r2, #1
 800885a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2201      	movs	r2, #1
 8008862:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2201      	movs	r2, #1
 800886a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2201      	movs	r2, #1
 8008872:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2201      	movs	r2, #1
 800887a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2201      	movs	r2, #1
 8008882:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2201      	movs	r2, #1
 800888a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	3708      	adds	r7, #8
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008898:	b480      	push	{r7}
 800889a:	b083      	sub	sp, #12
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80088a0:	bf00      	nop
 80088a2:	370c      	adds	r7, #12
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b084      	sub	sp, #16
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80088b6:	2300      	movs	r3, #0
 80088b8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d109      	bne.n	80088d4 <HAL_TIM_PWM_Start_IT+0x28>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	bf14      	ite	ne
 80088cc:	2301      	movne	r3, #1
 80088ce:	2300      	moveq	r3, #0
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	e03c      	b.n	800894e <HAL_TIM_PWM_Start_IT+0xa2>
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	2b04      	cmp	r3, #4
 80088d8:	d109      	bne.n	80088ee <HAL_TIM_PWM_Start_IT+0x42>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80088e0:	b2db      	uxtb	r3, r3
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	bf14      	ite	ne
 80088e6:	2301      	movne	r3, #1
 80088e8:	2300      	moveq	r3, #0
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	e02f      	b.n	800894e <HAL_TIM_PWM_Start_IT+0xa2>
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	2b08      	cmp	r3, #8
 80088f2:	d109      	bne.n	8008908 <HAL_TIM_PWM_Start_IT+0x5c>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80088fa:	b2db      	uxtb	r3, r3
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	bf14      	ite	ne
 8008900:	2301      	movne	r3, #1
 8008902:	2300      	moveq	r3, #0
 8008904:	b2db      	uxtb	r3, r3
 8008906:	e022      	b.n	800894e <HAL_TIM_PWM_Start_IT+0xa2>
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	2b0c      	cmp	r3, #12
 800890c:	d109      	bne.n	8008922 <HAL_TIM_PWM_Start_IT+0x76>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008914:	b2db      	uxtb	r3, r3
 8008916:	2b01      	cmp	r3, #1
 8008918:	bf14      	ite	ne
 800891a:	2301      	movne	r3, #1
 800891c:	2300      	moveq	r3, #0
 800891e:	b2db      	uxtb	r3, r3
 8008920:	e015      	b.n	800894e <HAL_TIM_PWM_Start_IT+0xa2>
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	2b10      	cmp	r3, #16
 8008926:	d109      	bne.n	800893c <HAL_TIM_PWM_Start_IT+0x90>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b01      	cmp	r3, #1
 8008932:	bf14      	ite	ne
 8008934:	2301      	movne	r3, #1
 8008936:	2300      	moveq	r3, #0
 8008938:	b2db      	uxtb	r3, r3
 800893a:	e008      	b.n	800894e <HAL_TIM_PWM_Start_IT+0xa2>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008942:	b2db      	uxtb	r3, r3
 8008944:	2b01      	cmp	r3, #1
 8008946:	bf14      	ite	ne
 8008948:	2301      	movne	r3, #1
 800894a:	2300      	moveq	r3, #0
 800894c:	b2db      	uxtb	r3, r3
 800894e:	2b00      	cmp	r3, #0
 8008950:	d001      	beq.n	8008956 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8008952:	2301      	movs	r3, #1
 8008954:	e0dd      	b.n	8008b12 <HAL_TIM_PWM_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d104      	bne.n	8008966 <HAL_TIM_PWM_Start_IT+0xba>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2202      	movs	r2, #2
 8008960:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008964:	e023      	b.n	80089ae <HAL_TIM_PWM_Start_IT+0x102>
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	2b04      	cmp	r3, #4
 800896a:	d104      	bne.n	8008976 <HAL_TIM_PWM_Start_IT+0xca>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2202      	movs	r2, #2
 8008970:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008974:	e01b      	b.n	80089ae <HAL_TIM_PWM_Start_IT+0x102>
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	2b08      	cmp	r3, #8
 800897a:	d104      	bne.n	8008986 <HAL_TIM_PWM_Start_IT+0xda>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2202      	movs	r2, #2
 8008980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008984:	e013      	b.n	80089ae <HAL_TIM_PWM_Start_IT+0x102>
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	2b0c      	cmp	r3, #12
 800898a:	d104      	bne.n	8008996 <HAL_TIM_PWM_Start_IT+0xea>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2202      	movs	r2, #2
 8008990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008994:	e00b      	b.n	80089ae <HAL_TIM_PWM_Start_IT+0x102>
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	2b10      	cmp	r3, #16
 800899a:	d104      	bne.n	80089a6 <HAL_TIM_PWM_Start_IT+0xfa>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2202      	movs	r2, #2
 80089a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80089a4:	e003      	b.n	80089ae <HAL_TIM_PWM_Start_IT+0x102>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2202      	movs	r2, #2
 80089aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	2b0c      	cmp	r3, #12
 80089b2:	d841      	bhi.n	8008a38 <HAL_TIM_PWM_Start_IT+0x18c>
 80089b4:	a201      	add	r2, pc, #4	; (adr r2, 80089bc <HAL_TIM_PWM_Start_IT+0x110>)
 80089b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ba:	bf00      	nop
 80089bc:	080089f1 	.word	0x080089f1
 80089c0:	08008a39 	.word	0x08008a39
 80089c4:	08008a39 	.word	0x08008a39
 80089c8:	08008a39 	.word	0x08008a39
 80089cc:	08008a03 	.word	0x08008a03
 80089d0:	08008a39 	.word	0x08008a39
 80089d4:	08008a39 	.word	0x08008a39
 80089d8:	08008a39 	.word	0x08008a39
 80089dc:	08008a15 	.word	0x08008a15
 80089e0:	08008a39 	.word	0x08008a39
 80089e4:	08008a39 	.word	0x08008a39
 80089e8:	08008a39 	.word	0x08008a39
 80089ec:	08008a27 	.word	0x08008a27
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68da      	ldr	r2, [r3, #12]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f042 0202 	orr.w	r2, r2, #2
 80089fe:	60da      	str	r2, [r3, #12]
      break;
 8008a00:	e01d      	b.n	8008a3e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	68da      	ldr	r2, [r3, #12]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f042 0204 	orr.w	r2, r2, #4
 8008a10:	60da      	str	r2, [r3, #12]
      break;
 8008a12:	e014      	b.n	8008a3e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	68da      	ldr	r2, [r3, #12]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f042 0208 	orr.w	r2, r2, #8
 8008a22:	60da      	str	r2, [r3, #12]
      break;
 8008a24:	e00b      	b.n	8008a3e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	68da      	ldr	r2, [r3, #12]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f042 0210 	orr.w	r2, r2, #16
 8008a34:	60da      	str	r2, [r3, #12]
      break;
 8008a36:	e002      	b.n	8008a3e <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8008a38:	2301      	movs	r3, #1
 8008a3a:	73fb      	strb	r3, [r7, #15]
      break;
 8008a3c:	bf00      	nop
  }

  if (status == HAL_OK)
 8008a3e:	7bfb      	ldrb	r3, [r7, #15]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d165      	bne.n	8008b10 <HAL_TIM_PWM_Start_IT+0x264>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	2201      	movs	r2, #1
 8008a4a:	6839      	ldr	r1, [r7, #0]
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f000 ff33 	bl	80098b8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a31      	ldr	r2, [pc, #196]	; (8008b1c <HAL_TIM_PWM_Start_IT+0x270>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d004      	beq.n	8008a66 <HAL_TIM_PWM_Start_IT+0x1ba>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a2f      	ldr	r2, [pc, #188]	; (8008b20 <HAL_TIM_PWM_Start_IT+0x274>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d101      	bne.n	8008a6a <HAL_TIM_PWM_Start_IT+0x1be>
 8008a66:	2301      	movs	r3, #1
 8008a68:	e000      	b.n	8008a6c <HAL_TIM_PWM_Start_IT+0x1c0>
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d007      	beq.n	8008a80 <HAL_TIM_PWM_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a7e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a25      	ldr	r2, [pc, #148]	; (8008b1c <HAL_TIM_PWM_Start_IT+0x270>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d022      	beq.n	8008ad0 <HAL_TIM_PWM_Start_IT+0x224>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a92:	d01d      	beq.n	8008ad0 <HAL_TIM_PWM_Start_IT+0x224>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a22      	ldr	r2, [pc, #136]	; (8008b24 <HAL_TIM_PWM_Start_IT+0x278>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d018      	beq.n	8008ad0 <HAL_TIM_PWM_Start_IT+0x224>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a21      	ldr	r2, [pc, #132]	; (8008b28 <HAL_TIM_PWM_Start_IT+0x27c>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d013      	beq.n	8008ad0 <HAL_TIM_PWM_Start_IT+0x224>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a1f      	ldr	r2, [pc, #124]	; (8008b2c <HAL_TIM_PWM_Start_IT+0x280>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d00e      	beq.n	8008ad0 <HAL_TIM_PWM_Start_IT+0x224>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a1a      	ldr	r2, [pc, #104]	; (8008b20 <HAL_TIM_PWM_Start_IT+0x274>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d009      	beq.n	8008ad0 <HAL_TIM_PWM_Start_IT+0x224>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a1b      	ldr	r2, [pc, #108]	; (8008b30 <HAL_TIM_PWM_Start_IT+0x284>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d004      	beq.n	8008ad0 <HAL_TIM_PWM_Start_IT+0x224>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4a1a      	ldr	r2, [pc, #104]	; (8008b34 <HAL_TIM_PWM_Start_IT+0x288>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d115      	bne.n	8008afc <HAL_TIM_PWM_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	689a      	ldr	r2, [r3, #8]
 8008ad6:	4b18      	ldr	r3, [pc, #96]	; (8008b38 <HAL_TIM_PWM_Start_IT+0x28c>)
 8008ad8:	4013      	ands	r3, r2
 8008ada:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	2b06      	cmp	r3, #6
 8008ae0:	d015      	beq.n	8008b0e <HAL_TIM_PWM_Start_IT+0x262>
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ae8:	d011      	beq.n	8008b0e <HAL_TIM_PWM_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	681a      	ldr	r2, [r3, #0]
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f042 0201 	orr.w	r2, r2, #1
 8008af8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008afa:	e008      	b.n	8008b0e <HAL_TIM_PWM_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f042 0201 	orr.w	r2, r2, #1
 8008b0a:	601a      	str	r2, [r3, #0]
 8008b0c:	e000      	b.n	8008b10 <HAL_TIM_PWM_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b0e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3710      	adds	r7, #16
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	40010000 	.word	0x40010000
 8008b20:	40010400 	.word	0x40010400
 8008b24:	40000400 	.word	0x40000400
 8008b28:	40000800 	.word	0x40000800
 8008b2c:	40000c00 	.word	0x40000c00
 8008b30:	40014000 	.word	0x40014000
 8008b34:	40001800 	.word	0x40001800
 8008b38:	00010007 	.word	0x00010007

08008b3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b082      	sub	sp, #8
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	691b      	ldr	r3, [r3, #16]
 8008b4a:	f003 0302 	and.w	r3, r3, #2
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	d122      	bne.n	8008b98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	f003 0302 	and.w	r3, r3, #2
 8008b5c:	2b02      	cmp	r3, #2
 8008b5e:	d11b      	bne.n	8008b98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f06f 0202 	mvn.w	r2, #2
 8008b68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	699b      	ldr	r3, [r3, #24]
 8008b76:	f003 0303 	and.w	r3, r3, #3
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d003      	beq.n	8008b86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f000 fae4 	bl	800914c <HAL_TIM_IC_CaptureCallback>
 8008b84:	e005      	b.n	8008b92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 fad6 	bl	8009138 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 fae7 	bl	8009160 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2200      	movs	r2, #0
 8008b96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	691b      	ldr	r3, [r3, #16]
 8008b9e:	f003 0304 	and.w	r3, r3, #4
 8008ba2:	2b04      	cmp	r3, #4
 8008ba4:	d122      	bne.n	8008bec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	68db      	ldr	r3, [r3, #12]
 8008bac:	f003 0304 	and.w	r3, r3, #4
 8008bb0:	2b04      	cmp	r3, #4
 8008bb2:	d11b      	bne.n	8008bec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f06f 0204 	mvn.w	r2, #4
 8008bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2202      	movs	r2, #2
 8008bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	699b      	ldr	r3, [r3, #24]
 8008bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d003      	beq.n	8008bda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 faba 	bl	800914c <HAL_TIM_IC_CaptureCallback>
 8008bd8:	e005      	b.n	8008be6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 faac 	bl	8009138 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f000 fabd 	bl	8009160 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2200      	movs	r2, #0
 8008bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	691b      	ldr	r3, [r3, #16]
 8008bf2:	f003 0308 	and.w	r3, r3, #8
 8008bf6:	2b08      	cmp	r3, #8
 8008bf8:	d122      	bne.n	8008c40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	f003 0308 	and.w	r3, r3, #8
 8008c04:	2b08      	cmp	r3, #8
 8008c06:	d11b      	bne.n	8008c40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f06f 0208 	mvn.w	r2, #8
 8008c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2204      	movs	r2, #4
 8008c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	69db      	ldr	r3, [r3, #28]
 8008c1e:	f003 0303 	and.w	r3, r3, #3
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d003      	beq.n	8008c2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 fa90 	bl	800914c <HAL_TIM_IC_CaptureCallback>
 8008c2c:	e005      	b.n	8008c3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f000 fa82 	bl	8009138 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 fa93 	bl	8009160 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	691b      	ldr	r3, [r3, #16]
 8008c46:	f003 0310 	and.w	r3, r3, #16
 8008c4a:	2b10      	cmp	r3, #16
 8008c4c:	d122      	bne.n	8008c94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	68db      	ldr	r3, [r3, #12]
 8008c54:	f003 0310 	and.w	r3, r3, #16
 8008c58:	2b10      	cmp	r3, #16
 8008c5a:	d11b      	bne.n	8008c94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f06f 0210 	mvn.w	r2, #16
 8008c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2208      	movs	r2, #8
 8008c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	69db      	ldr	r3, [r3, #28]
 8008c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d003      	beq.n	8008c82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 fa66 	bl	800914c <HAL_TIM_IC_CaptureCallback>
 8008c80:	e005      	b.n	8008c8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 fa58 	bl	8009138 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f000 fa69 	bl	8009160 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2200      	movs	r2, #0
 8008c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	691b      	ldr	r3, [r3, #16]
 8008c9a:	f003 0301 	and.w	r3, r3, #1
 8008c9e:	2b01      	cmp	r3, #1
 8008ca0:	d10e      	bne.n	8008cc0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	f003 0301 	and.w	r3, r3, #1
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d107      	bne.n	8008cc0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f06f 0201 	mvn.w	r2, #1
 8008cb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f7f8 ff48 	bl	8001b50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	691b      	ldr	r3, [r3, #16]
 8008cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cca:	2b80      	cmp	r3, #128	; 0x80
 8008ccc:	d10e      	bne.n	8008cec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cd8:	2b80      	cmp	r3, #128	; 0x80
 8008cda:	d107      	bne.n	8008cec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008ce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 fea4 	bl	8009a34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	691b      	ldr	r3, [r3, #16]
 8008cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cfa:	d10e      	bne.n	8008d1a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d06:	2b80      	cmp	r3, #128	; 0x80
 8008d08:	d107      	bne.n	8008d1a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008d12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f000 fe97 	bl	8009a48 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	691b      	ldr	r3, [r3, #16]
 8008d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d24:	2b40      	cmp	r3, #64	; 0x40
 8008d26:	d10e      	bne.n	8008d46 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	68db      	ldr	r3, [r3, #12]
 8008d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d32:	2b40      	cmp	r3, #64	; 0x40
 8008d34:	d107      	bne.n	8008d46 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008d3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 fa17 	bl	8009174 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	691b      	ldr	r3, [r3, #16]
 8008d4c:	f003 0320 	and.w	r3, r3, #32
 8008d50:	2b20      	cmp	r3, #32
 8008d52:	d10e      	bne.n	8008d72 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	f003 0320 	and.w	r3, r3, #32
 8008d5e:	2b20      	cmp	r3, #32
 8008d60:	d107      	bne.n	8008d72 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f06f 0220 	mvn.w	r2, #32
 8008d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f000 fe57 	bl	8009a20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d72:	bf00      	nop
 8008d74:	3708      	adds	r7, #8
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}
	...

08008d7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b086      	sub	sp, #24
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	60f8      	str	r0, [r7, #12]
 8008d84:	60b9      	str	r1, [r7, #8]
 8008d86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d101      	bne.n	8008d9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008d96:	2302      	movs	r3, #2
 8008d98:	e0ff      	b.n	8008f9a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2b14      	cmp	r3, #20
 8008da6:	f200 80f0 	bhi.w	8008f8a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008daa:	a201      	add	r2, pc, #4	; (adr r2, 8008db0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008db0:	08008e05 	.word	0x08008e05
 8008db4:	08008f8b 	.word	0x08008f8b
 8008db8:	08008f8b 	.word	0x08008f8b
 8008dbc:	08008f8b 	.word	0x08008f8b
 8008dc0:	08008e45 	.word	0x08008e45
 8008dc4:	08008f8b 	.word	0x08008f8b
 8008dc8:	08008f8b 	.word	0x08008f8b
 8008dcc:	08008f8b 	.word	0x08008f8b
 8008dd0:	08008e87 	.word	0x08008e87
 8008dd4:	08008f8b 	.word	0x08008f8b
 8008dd8:	08008f8b 	.word	0x08008f8b
 8008ddc:	08008f8b 	.word	0x08008f8b
 8008de0:	08008ec7 	.word	0x08008ec7
 8008de4:	08008f8b 	.word	0x08008f8b
 8008de8:	08008f8b 	.word	0x08008f8b
 8008dec:	08008f8b 	.word	0x08008f8b
 8008df0:	08008f09 	.word	0x08008f09
 8008df4:	08008f8b 	.word	0x08008f8b
 8008df8:	08008f8b 	.word	0x08008f8b
 8008dfc:	08008f8b 	.word	0x08008f8b
 8008e00:	08008f49 	.word	0x08008f49
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	68b9      	ldr	r1, [r7, #8]
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f000 fa5c 	bl	80092c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	699a      	ldr	r2, [r3, #24]
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f042 0208 	orr.w	r2, r2, #8
 8008e1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	699a      	ldr	r2, [r3, #24]
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f022 0204 	bic.w	r2, r2, #4
 8008e2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	6999      	ldr	r1, [r3, #24]
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	691a      	ldr	r2, [r3, #16]
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	430a      	orrs	r2, r1
 8008e40:	619a      	str	r2, [r3, #24]
      break;
 8008e42:	e0a5      	b.n	8008f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68b9      	ldr	r1, [r7, #8]
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f000 faae 	bl	80093ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	699a      	ldr	r2, [r3, #24]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	699a      	ldr	r2, [r3, #24]
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	6999      	ldr	r1, [r3, #24]
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	021a      	lsls	r2, r3, #8
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	430a      	orrs	r2, r1
 8008e82:	619a      	str	r2, [r3, #24]
      break;
 8008e84:	e084      	b.n	8008f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	68b9      	ldr	r1, [r7, #8]
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f000 fb05 	bl	800949c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	69da      	ldr	r2, [r3, #28]
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f042 0208 	orr.w	r2, r2, #8
 8008ea0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	69da      	ldr	r2, [r3, #28]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f022 0204 	bic.w	r2, r2, #4
 8008eb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	69d9      	ldr	r1, [r3, #28]
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	691a      	ldr	r2, [r3, #16]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	430a      	orrs	r2, r1
 8008ec2:	61da      	str	r2, [r3, #28]
      break;
 8008ec4:	e064      	b.n	8008f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	68b9      	ldr	r1, [r7, #8]
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f000 fb5b 	bl	8009588 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	69da      	ldr	r2, [r3, #28]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008ee0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	69da      	ldr	r2, [r3, #28]
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ef0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	69d9      	ldr	r1, [r3, #28]
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	691b      	ldr	r3, [r3, #16]
 8008efc:	021a      	lsls	r2, r3, #8
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	430a      	orrs	r2, r1
 8008f04:	61da      	str	r2, [r3, #28]
      break;
 8008f06:	e043      	b.n	8008f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	68b9      	ldr	r1, [r7, #8]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f000 fb92 	bl	8009638 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f042 0208 	orr.w	r2, r2, #8
 8008f22:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f022 0204 	bic.w	r2, r2, #4
 8008f32:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	691a      	ldr	r2, [r3, #16]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	430a      	orrs	r2, r1
 8008f44:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008f46:	e023      	b.n	8008f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68b9      	ldr	r1, [r7, #8]
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f000 fbc4 	bl	80096dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f62:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f72:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	691b      	ldr	r3, [r3, #16]
 8008f7e:	021a      	lsls	r2, r3, #8
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	430a      	orrs	r2, r1
 8008f86:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008f88:	e002      	b.n	8008f90 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	75fb      	strb	r3, [r7, #23]
      break;
 8008f8e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	2200      	movs	r2, #0
 8008f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008f98:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3718      	adds	r7, #24
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}
 8008fa2:	bf00      	nop

08008fa4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b084      	sub	sp, #16
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
 8008fac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d101      	bne.n	8008fc0 <HAL_TIM_ConfigClockSource+0x1c>
 8008fbc:	2302      	movs	r3, #2
 8008fbe:	e0b4      	b.n	800912a <HAL_TIM_ConfigClockSource+0x186>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2202      	movs	r2, #2
 8008fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	689b      	ldr	r3, [r3, #8]
 8008fd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008fd8:	68ba      	ldr	r2, [r7, #8]
 8008fda:	4b56      	ldr	r3, [pc, #344]	; (8009134 <HAL_TIM_ConfigClockSource+0x190>)
 8008fdc:	4013      	ands	r3, r2
 8008fde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008fe6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	68ba      	ldr	r2, [r7, #8]
 8008fee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ff8:	d03e      	beq.n	8009078 <HAL_TIM_ConfigClockSource+0xd4>
 8008ffa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ffe:	f200 8087 	bhi.w	8009110 <HAL_TIM_ConfigClockSource+0x16c>
 8009002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009006:	f000 8086 	beq.w	8009116 <HAL_TIM_ConfigClockSource+0x172>
 800900a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800900e:	d87f      	bhi.n	8009110 <HAL_TIM_ConfigClockSource+0x16c>
 8009010:	2b70      	cmp	r3, #112	; 0x70
 8009012:	d01a      	beq.n	800904a <HAL_TIM_ConfigClockSource+0xa6>
 8009014:	2b70      	cmp	r3, #112	; 0x70
 8009016:	d87b      	bhi.n	8009110 <HAL_TIM_ConfigClockSource+0x16c>
 8009018:	2b60      	cmp	r3, #96	; 0x60
 800901a:	d050      	beq.n	80090be <HAL_TIM_ConfigClockSource+0x11a>
 800901c:	2b60      	cmp	r3, #96	; 0x60
 800901e:	d877      	bhi.n	8009110 <HAL_TIM_ConfigClockSource+0x16c>
 8009020:	2b50      	cmp	r3, #80	; 0x50
 8009022:	d03c      	beq.n	800909e <HAL_TIM_ConfigClockSource+0xfa>
 8009024:	2b50      	cmp	r3, #80	; 0x50
 8009026:	d873      	bhi.n	8009110 <HAL_TIM_ConfigClockSource+0x16c>
 8009028:	2b40      	cmp	r3, #64	; 0x40
 800902a:	d058      	beq.n	80090de <HAL_TIM_ConfigClockSource+0x13a>
 800902c:	2b40      	cmp	r3, #64	; 0x40
 800902e:	d86f      	bhi.n	8009110 <HAL_TIM_ConfigClockSource+0x16c>
 8009030:	2b30      	cmp	r3, #48	; 0x30
 8009032:	d064      	beq.n	80090fe <HAL_TIM_ConfigClockSource+0x15a>
 8009034:	2b30      	cmp	r3, #48	; 0x30
 8009036:	d86b      	bhi.n	8009110 <HAL_TIM_ConfigClockSource+0x16c>
 8009038:	2b20      	cmp	r3, #32
 800903a:	d060      	beq.n	80090fe <HAL_TIM_ConfigClockSource+0x15a>
 800903c:	2b20      	cmp	r3, #32
 800903e:	d867      	bhi.n	8009110 <HAL_TIM_ConfigClockSource+0x16c>
 8009040:	2b00      	cmp	r3, #0
 8009042:	d05c      	beq.n	80090fe <HAL_TIM_ConfigClockSource+0x15a>
 8009044:	2b10      	cmp	r3, #16
 8009046:	d05a      	beq.n	80090fe <HAL_TIM_ConfigClockSource+0x15a>
 8009048:	e062      	b.n	8009110 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6818      	ldr	r0, [r3, #0]
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	6899      	ldr	r1, [r3, #8]
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	685a      	ldr	r2, [r3, #4]
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	68db      	ldr	r3, [r3, #12]
 800905a:	f000 fc0d 	bl	8009878 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	689b      	ldr	r3, [r3, #8]
 8009064:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800906c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	68ba      	ldr	r2, [r7, #8]
 8009074:	609a      	str	r2, [r3, #8]
      break;
 8009076:	e04f      	b.n	8009118 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	6818      	ldr	r0, [r3, #0]
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	6899      	ldr	r1, [r3, #8]
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	685a      	ldr	r2, [r3, #4]
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	f000 fbf6 	bl	8009878 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	689a      	ldr	r2, [r3, #8]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800909a:	609a      	str	r2, [r3, #8]
      break;
 800909c:	e03c      	b.n	8009118 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6818      	ldr	r0, [r3, #0]
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	6859      	ldr	r1, [r3, #4]
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	68db      	ldr	r3, [r3, #12]
 80090aa:	461a      	mov	r2, r3
 80090ac:	f000 fb6a 	bl	8009784 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	2150      	movs	r1, #80	; 0x50
 80090b6:	4618      	mov	r0, r3
 80090b8:	f000 fbc3 	bl	8009842 <TIM_ITRx_SetConfig>
      break;
 80090bc:	e02c      	b.n	8009118 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6818      	ldr	r0, [r3, #0]
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	6859      	ldr	r1, [r3, #4]
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	68db      	ldr	r3, [r3, #12]
 80090ca:	461a      	mov	r2, r3
 80090cc:	f000 fb89 	bl	80097e2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2160      	movs	r1, #96	; 0x60
 80090d6:	4618      	mov	r0, r3
 80090d8:	f000 fbb3 	bl	8009842 <TIM_ITRx_SetConfig>
      break;
 80090dc:	e01c      	b.n	8009118 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6818      	ldr	r0, [r3, #0]
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	6859      	ldr	r1, [r3, #4]
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	68db      	ldr	r3, [r3, #12]
 80090ea:	461a      	mov	r2, r3
 80090ec:	f000 fb4a 	bl	8009784 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	2140      	movs	r1, #64	; 0x40
 80090f6:	4618      	mov	r0, r3
 80090f8:	f000 fba3 	bl	8009842 <TIM_ITRx_SetConfig>
      break;
 80090fc:	e00c      	b.n	8009118 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4619      	mov	r1, r3
 8009108:	4610      	mov	r0, r2
 800910a:	f000 fb9a 	bl	8009842 <TIM_ITRx_SetConfig>
      break;
 800910e:	e003      	b.n	8009118 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009110:	2301      	movs	r3, #1
 8009112:	73fb      	strb	r3, [r7, #15]
      break;
 8009114:	e000      	b.n	8009118 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009116:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2201      	movs	r2, #1
 800911c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2200      	movs	r2, #0
 8009124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009128:	7bfb      	ldrb	r3, [r7, #15]
}
 800912a:	4618      	mov	r0, r3
 800912c:	3710      	adds	r7, #16
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}
 8009132:	bf00      	nop
 8009134:	fffeff88 	.word	0xfffeff88

08009138 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009140:	bf00      	nop
 8009142:	370c      	adds	r7, #12
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr

0800914c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009154:	bf00      	nop
 8009156:	370c      	adds	r7, #12
 8009158:	46bd      	mov	sp, r7
 800915a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915e:	4770      	bx	lr

08009160 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009160:	b480      	push	{r7}
 8009162:	b083      	sub	sp, #12
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009168:	bf00      	nop
 800916a:	370c      	adds	r7, #12
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr

08009174 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009174:	b480      	push	{r7}
 8009176:	b083      	sub	sp, #12
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800917c:	bf00      	nop
 800917e:	370c      	adds	r7, #12
 8009180:	46bd      	mov	sp, r7
 8009182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009186:	4770      	bx	lr

08009188 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009188:	b480      	push	{r7}
 800918a:	b085      	sub	sp, #20
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
 8009190:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4a40      	ldr	r2, [pc, #256]	; (800929c <TIM_Base_SetConfig+0x114>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d013      	beq.n	80091c8 <TIM_Base_SetConfig+0x40>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091a6:	d00f      	beq.n	80091c8 <TIM_Base_SetConfig+0x40>
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	4a3d      	ldr	r2, [pc, #244]	; (80092a0 <TIM_Base_SetConfig+0x118>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d00b      	beq.n	80091c8 <TIM_Base_SetConfig+0x40>
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	4a3c      	ldr	r2, [pc, #240]	; (80092a4 <TIM_Base_SetConfig+0x11c>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d007      	beq.n	80091c8 <TIM_Base_SetConfig+0x40>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	4a3b      	ldr	r2, [pc, #236]	; (80092a8 <TIM_Base_SetConfig+0x120>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d003      	beq.n	80091c8 <TIM_Base_SetConfig+0x40>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	4a3a      	ldr	r2, [pc, #232]	; (80092ac <TIM_Base_SetConfig+0x124>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d108      	bne.n	80091da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	68fa      	ldr	r2, [r7, #12]
 80091d6:	4313      	orrs	r3, r2
 80091d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4a2f      	ldr	r2, [pc, #188]	; (800929c <TIM_Base_SetConfig+0x114>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d02b      	beq.n	800923a <TIM_Base_SetConfig+0xb2>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091e8:	d027      	beq.n	800923a <TIM_Base_SetConfig+0xb2>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a2c      	ldr	r2, [pc, #176]	; (80092a0 <TIM_Base_SetConfig+0x118>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d023      	beq.n	800923a <TIM_Base_SetConfig+0xb2>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4a2b      	ldr	r2, [pc, #172]	; (80092a4 <TIM_Base_SetConfig+0x11c>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d01f      	beq.n	800923a <TIM_Base_SetConfig+0xb2>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4a2a      	ldr	r2, [pc, #168]	; (80092a8 <TIM_Base_SetConfig+0x120>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d01b      	beq.n	800923a <TIM_Base_SetConfig+0xb2>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	4a29      	ldr	r2, [pc, #164]	; (80092ac <TIM_Base_SetConfig+0x124>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d017      	beq.n	800923a <TIM_Base_SetConfig+0xb2>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	4a28      	ldr	r2, [pc, #160]	; (80092b0 <TIM_Base_SetConfig+0x128>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d013      	beq.n	800923a <TIM_Base_SetConfig+0xb2>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	4a27      	ldr	r2, [pc, #156]	; (80092b4 <TIM_Base_SetConfig+0x12c>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d00f      	beq.n	800923a <TIM_Base_SetConfig+0xb2>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	4a26      	ldr	r2, [pc, #152]	; (80092b8 <TIM_Base_SetConfig+0x130>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d00b      	beq.n	800923a <TIM_Base_SetConfig+0xb2>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	4a25      	ldr	r2, [pc, #148]	; (80092bc <TIM_Base_SetConfig+0x134>)
 8009226:	4293      	cmp	r3, r2
 8009228:	d007      	beq.n	800923a <TIM_Base_SetConfig+0xb2>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	4a24      	ldr	r2, [pc, #144]	; (80092c0 <TIM_Base_SetConfig+0x138>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d003      	beq.n	800923a <TIM_Base_SetConfig+0xb2>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	4a23      	ldr	r2, [pc, #140]	; (80092c4 <TIM_Base_SetConfig+0x13c>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d108      	bne.n	800924c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009240:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	68fa      	ldr	r2, [r7, #12]
 8009248:	4313      	orrs	r3, r2
 800924a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	695b      	ldr	r3, [r3, #20]
 8009256:	4313      	orrs	r3, r2
 8009258:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	68fa      	ldr	r2, [r7, #12]
 800925e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	689a      	ldr	r2, [r3, #8]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	681a      	ldr	r2, [r3, #0]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	4a0a      	ldr	r2, [pc, #40]	; (800929c <TIM_Base_SetConfig+0x114>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d003      	beq.n	8009280 <TIM_Base_SetConfig+0xf8>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	4a0c      	ldr	r2, [pc, #48]	; (80092ac <TIM_Base_SetConfig+0x124>)
 800927c:	4293      	cmp	r3, r2
 800927e:	d103      	bne.n	8009288 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	691a      	ldr	r2, [r3, #16]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2201      	movs	r2, #1
 800928c:	615a      	str	r2, [r3, #20]
}
 800928e:	bf00      	nop
 8009290:	3714      	adds	r7, #20
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr
 800929a:	bf00      	nop
 800929c:	40010000 	.word	0x40010000
 80092a0:	40000400 	.word	0x40000400
 80092a4:	40000800 	.word	0x40000800
 80092a8:	40000c00 	.word	0x40000c00
 80092ac:	40010400 	.word	0x40010400
 80092b0:	40014000 	.word	0x40014000
 80092b4:	40014400 	.word	0x40014400
 80092b8:	40014800 	.word	0x40014800
 80092bc:	40001800 	.word	0x40001800
 80092c0:	40001c00 	.word	0x40001c00
 80092c4:	40002000 	.word	0x40002000

080092c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b087      	sub	sp, #28
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
 80092d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6a1b      	ldr	r3, [r3, #32]
 80092d6:	f023 0201 	bic.w	r2, r3, #1
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6a1b      	ldr	r3, [r3, #32]
 80092e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	699b      	ldr	r3, [r3, #24]
 80092ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80092f0:	68fa      	ldr	r2, [r7, #12]
 80092f2:	4b2b      	ldr	r3, [pc, #172]	; (80093a0 <TIM_OC1_SetConfig+0xd8>)
 80092f4:	4013      	ands	r3, r2
 80092f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	f023 0303 	bic.w	r3, r3, #3
 80092fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	68fa      	ldr	r2, [r7, #12]
 8009306:	4313      	orrs	r3, r2
 8009308:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	f023 0302 	bic.w	r3, r3, #2
 8009310:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	697a      	ldr	r2, [r7, #20]
 8009318:	4313      	orrs	r3, r2
 800931a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	4a21      	ldr	r2, [pc, #132]	; (80093a4 <TIM_OC1_SetConfig+0xdc>)
 8009320:	4293      	cmp	r3, r2
 8009322:	d003      	beq.n	800932c <TIM_OC1_SetConfig+0x64>
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	4a20      	ldr	r2, [pc, #128]	; (80093a8 <TIM_OC1_SetConfig+0xe0>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d10c      	bne.n	8009346 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	f023 0308 	bic.w	r3, r3, #8
 8009332:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	68db      	ldr	r3, [r3, #12]
 8009338:	697a      	ldr	r2, [r7, #20]
 800933a:	4313      	orrs	r3, r2
 800933c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	f023 0304 	bic.w	r3, r3, #4
 8009344:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	4a16      	ldr	r2, [pc, #88]	; (80093a4 <TIM_OC1_SetConfig+0xdc>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d003      	beq.n	8009356 <TIM_OC1_SetConfig+0x8e>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	4a15      	ldr	r2, [pc, #84]	; (80093a8 <TIM_OC1_SetConfig+0xe0>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d111      	bne.n	800937a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800935c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009364:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	695b      	ldr	r3, [r3, #20]
 800936a:	693a      	ldr	r2, [r7, #16]
 800936c:	4313      	orrs	r3, r2
 800936e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	699b      	ldr	r3, [r3, #24]
 8009374:	693a      	ldr	r2, [r7, #16]
 8009376:	4313      	orrs	r3, r2
 8009378:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	693a      	ldr	r2, [r7, #16]
 800937e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	68fa      	ldr	r2, [r7, #12]
 8009384:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	685a      	ldr	r2, [r3, #4]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	697a      	ldr	r2, [r7, #20]
 8009392:	621a      	str	r2, [r3, #32]
}
 8009394:	bf00      	nop
 8009396:	371c      	adds	r7, #28
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr
 80093a0:	fffeff8f 	.word	0xfffeff8f
 80093a4:	40010000 	.word	0x40010000
 80093a8:	40010400 	.word	0x40010400

080093ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80093ac:	b480      	push	{r7}
 80093ae:	b087      	sub	sp, #28
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6a1b      	ldr	r3, [r3, #32]
 80093ba:	f023 0210 	bic.w	r2, r3, #16
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6a1b      	ldr	r3, [r3, #32]
 80093c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	699b      	ldr	r3, [r3, #24]
 80093d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	4b2e      	ldr	r3, [pc, #184]	; (8009490 <TIM_OC2_SetConfig+0xe4>)
 80093d8:	4013      	ands	r3, r2
 80093da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	021b      	lsls	r3, r3, #8
 80093ea:	68fa      	ldr	r2, [r7, #12]
 80093ec:	4313      	orrs	r3, r2
 80093ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	f023 0320 	bic.w	r3, r3, #32
 80093f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	689b      	ldr	r3, [r3, #8]
 80093fc:	011b      	lsls	r3, r3, #4
 80093fe:	697a      	ldr	r2, [r7, #20]
 8009400:	4313      	orrs	r3, r2
 8009402:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	4a23      	ldr	r2, [pc, #140]	; (8009494 <TIM_OC2_SetConfig+0xe8>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d003      	beq.n	8009414 <TIM_OC2_SetConfig+0x68>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	4a22      	ldr	r2, [pc, #136]	; (8009498 <TIM_OC2_SetConfig+0xec>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d10d      	bne.n	8009430 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800941a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	68db      	ldr	r3, [r3, #12]
 8009420:	011b      	lsls	r3, r3, #4
 8009422:	697a      	ldr	r2, [r7, #20]
 8009424:	4313      	orrs	r3, r2
 8009426:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800942e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	4a18      	ldr	r2, [pc, #96]	; (8009494 <TIM_OC2_SetConfig+0xe8>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d003      	beq.n	8009440 <TIM_OC2_SetConfig+0x94>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	4a17      	ldr	r2, [pc, #92]	; (8009498 <TIM_OC2_SetConfig+0xec>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d113      	bne.n	8009468 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009446:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800944e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	695b      	ldr	r3, [r3, #20]
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	693a      	ldr	r2, [r7, #16]
 8009458:	4313      	orrs	r3, r2
 800945a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	699b      	ldr	r3, [r3, #24]
 8009460:	009b      	lsls	r3, r3, #2
 8009462:	693a      	ldr	r2, [r7, #16]
 8009464:	4313      	orrs	r3, r2
 8009466:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	693a      	ldr	r2, [r7, #16]
 800946c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	68fa      	ldr	r2, [r7, #12]
 8009472:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	685a      	ldr	r2, [r3, #4]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	697a      	ldr	r2, [r7, #20]
 8009480:	621a      	str	r2, [r3, #32]
}
 8009482:	bf00      	nop
 8009484:	371c      	adds	r7, #28
 8009486:	46bd      	mov	sp, r7
 8009488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948c:	4770      	bx	lr
 800948e:	bf00      	nop
 8009490:	feff8fff 	.word	0xfeff8fff
 8009494:	40010000 	.word	0x40010000
 8009498:	40010400 	.word	0x40010400

0800949c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800949c:	b480      	push	{r7}
 800949e:	b087      	sub	sp, #28
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6a1b      	ldr	r3, [r3, #32]
 80094aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6a1b      	ldr	r3, [r3, #32]
 80094b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	69db      	ldr	r3, [r3, #28]
 80094c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80094c4:	68fa      	ldr	r2, [r7, #12]
 80094c6:	4b2d      	ldr	r3, [pc, #180]	; (800957c <TIM_OC3_SetConfig+0xe0>)
 80094c8:	4013      	ands	r3, r2
 80094ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	f023 0303 	bic.w	r3, r3, #3
 80094d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	68fa      	ldr	r2, [r7, #12]
 80094da:	4313      	orrs	r3, r2
 80094dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80094e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	689b      	ldr	r3, [r3, #8]
 80094ea:	021b      	lsls	r3, r3, #8
 80094ec:	697a      	ldr	r2, [r7, #20]
 80094ee:	4313      	orrs	r3, r2
 80094f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	4a22      	ldr	r2, [pc, #136]	; (8009580 <TIM_OC3_SetConfig+0xe4>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d003      	beq.n	8009502 <TIM_OC3_SetConfig+0x66>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	4a21      	ldr	r2, [pc, #132]	; (8009584 <TIM_OC3_SetConfig+0xe8>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d10d      	bne.n	800951e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009502:	697b      	ldr	r3, [r7, #20]
 8009504:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009508:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	68db      	ldr	r3, [r3, #12]
 800950e:	021b      	lsls	r3, r3, #8
 8009510:	697a      	ldr	r2, [r7, #20]
 8009512:	4313      	orrs	r3, r2
 8009514:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009516:	697b      	ldr	r3, [r7, #20]
 8009518:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800951c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	4a17      	ldr	r2, [pc, #92]	; (8009580 <TIM_OC3_SetConfig+0xe4>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d003      	beq.n	800952e <TIM_OC3_SetConfig+0x92>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	4a16      	ldr	r2, [pc, #88]	; (8009584 <TIM_OC3_SetConfig+0xe8>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d113      	bne.n	8009556 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009534:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800953c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	695b      	ldr	r3, [r3, #20]
 8009542:	011b      	lsls	r3, r3, #4
 8009544:	693a      	ldr	r2, [r7, #16]
 8009546:	4313      	orrs	r3, r2
 8009548:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	699b      	ldr	r3, [r3, #24]
 800954e:	011b      	lsls	r3, r3, #4
 8009550:	693a      	ldr	r2, [r7, #16]
 8009552:	4313      	orrs	r3, r2
 8009554:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	693a      	ldr	r2, [r7, #16]
 800955a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	68fa      	ldr	r2, [r7, #12]
 8009560:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	685a      	ldr	r2, [r3, #4]
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	697a      	ldr	r2, [r7, #20]
 800956e:	621a      	str	r2, [r3, #32]
}
 8009570:	bf00      	nop
 8009572:	371c      	adds	r7, #28
 8009574:	46bd      	mov	sp, r7
 8009576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957a:	4770      	bx	lr
 800957c:	fffeff8f 	.word	0xfffeff8f
 8009580:	40010000 	.word	0x40010000
 8009584:	40010400 	.word	0x40010400

08009588 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009588:	b480      	push	{r7}
 800958a:	b087      	sub	sp, #28
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
 8009590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6a1b      	ldr	r3, [r3, #32]
 8009596:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6a1b      	ldr	r3, [r3, #32]
 80095a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	69db      	ldr	r3, [r3, #28]
 80095ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80095b0:	68fa      	ldr	r2, [r7, #12]
 80095b2:	4b1e      	ldr	r3, [pc, #120]	; (800962c <TIM_OC4_SetConfig+0xa4>)
 80095b4:	4013      	ands	r3, r2
 80095b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80095be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	021b      	lsls	r3, r3, #8
 80095c6:	68fa      	ldr	r2, [r7, #12]
 80095c8:	4313      	orrs	r3, r2
 80095ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80095d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	689b      	ldr	r3, [r3, #8]
 80095d8:	031b      	lsls	r3, r3, #12
 80095da:	693a      	ldr	r2, [r7, #16]
 80095dc:	4313      	orrs	r3, r2
 80095de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	4a13      	ldr	r2, [pc, #76]	; (8009630 <TIM_OC4_SetConfig+0xa8>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d003      	beq.n	80095f0 <TIM_OC4_SetConfig+0x68>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	4a12      	ldr	r2, [pc, #72]	; (8009634 <TIM_OC4_SetConfig+0xac>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d109      	bne.n	8009604 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80095f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	695b      	ldr	r3, [r3, #20]
 80095fc:	019b      	lsls	r3, r3, #6
 80095fe:	697a      	ldr	r2, [r7, #20]
 8009600:	4313      	orrs	r3, r2
 8009602:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	697a      	ldr	r2, [r7, #20]
 8009608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	68fa      	ldr	r2, [r7, #12]
 800960e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	685a      	ldr	r2, [r3, #4]
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	693a      	ldr	r2, [r7, #16]
 800961c:	621a      	str	r2, [r3, #32]
}
 800961e:	bf00      	nop
 8009620:	371c      	adds	r7, #28
 8009622:	46bd      	mov	sp, r7
 8009624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009628:	4770      	bx	lr
 800962a:	bf00      	nop
 800962c:	feff8fff 	.word	0xfeff8fff
 8009630:	40010000 	.word	0x40010000
 8009634:	40010400 	.word	0x40010400

08009638 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009638:	b480      	push	{r7}
 800963a:	b087      	sub	sp, #28
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
 8009640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6a1b      	ldr	r3, [r3, #32]
 8009646:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6a1b      	ldr	r3, [r3, #32]
 8009652:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800965e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009660:	68fa      	ldr	r2, [r7, #12]
 8009662:	4b1b      	ldr	r3, [pc, #108]	; (80096d0 <TIM_OC5_SetConfig+0x98>)
 8009664:	4013      	ands	r3, r2
 8009666:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	68fa      	ldr	r2, [r7, #12]
 800966e:	4313      	orrs	r3, r2
 8009670:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009678:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	689b      	ldr	r3, [r3, #8]
 800967e:	041b      	lsls	r3, r3, #16
 8009680:	693a      	ldr	r2, [r7, #16]
 8009682:	4313      	orrs	r3, r2
 8009684:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	4a12      	ldr	r2, [pc, #72]	; (80096d4 <TIM_OC5_SetConfig+0x9c>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d003      	beq.n	8009696 <TIM_OC5_SetConfig+0x5e>
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	4a11      	ldr	r2, [pc, #68]	; (80096d8 <TIM_OC5_SetConfig+0xa0>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d109      	bne.n	80096aa <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800969c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	695b      	ldr	r3, [r3, #20]
 80096a2:	021b      	lsls	r3, r3, #8
 80096a4:	697a      	ldr	r2, [r7, #20]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	697a      	ldr	r2, [r7, #20]
 80096ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	68fa      	ldr	r2, [r7, #12]
 80096b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	685a      	ldr	r2, [r3, #4]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	693a      	ldr	r2, [r7, #16]
 80096c2:	621a      	str	r2, [r3, #32]
}
 80096c4:	bf00      	nop
 80096c6:	371c      	adds	r7, #28
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr
 80096d0:	fffeff8f 	.word	0xfffeff8f
 80096d4:	40010000 	.word	0x40010000
 80096d8:	40010400 	.word	0x40010400

080096dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80096dc:	b480      	push	{r7}
 80096de:	b087      	sub	sp, #28
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6a1b      	ldr	r3, [r3, #32]
 80096ea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6a1b      	ldr	r3, [r3, #32]
 80096f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	685b      	ldr	r3, [r3, #4]
 80096fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009704:	68fa      	ldr	r2, [r7, #12]
 8009706:	4b1c      	ldr	r3, [pc, #112]	; (8009778 <TIM_OC6_SetConfig+0x9c>)
 8009708:	4013      	ands	r3, r2
 800970a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	021b      	lsls	r3, r3, #8
 8009712:	68fa      	ldr	r2, [r7, #12]
 8009714:	4313      	orrs	r3, r2
 8009716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800971e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	689b      	ldr	r3, [r3, #8]
 8009724:	051b      	lsls	r3, r3, #20
 8009726:	693a      	ldr	r2, [r7, #16]
 8009728:	4313      	orrs	r3, r2
 800972a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	4a13      	ldr	r2, [pc, #76]	; (800977c <TIM_OC6_SetConfig+0xa0>)
 8009730:	4293      	cmp	r3, r2
 8009732:	d003      	beq.n	800973c <TIM_OC6_SetConfig+0x60>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	4a12      	ldr	r2, [pc, #72]	; (8009780 <TIM_OC6_SetConfig+0xa4>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d109      	bne.n	8009750 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009742:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	695b      	ldr	r3, [r3, #20]
 8009748:	029b      	lsls	r3, r3, #10
 800974a:	697a      	ldr	r2, [r7, #20]
 800974c:	4313      	orrs	r3, r2
 800974e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	697a      	ldr	r2, [r7, #20]
 8009754:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	68fa      	ldr	r2, [r7, #12]
 800975a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	685a      	ldr	r2, [r3, #4]
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	693a      	ldr	r2, [r7, #16]
 8009768:	621a      	str	r2, [r3, #32]
}
 800976a:	bf00      	nop
 800976c:	371c      	adds	r7, #28
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr
 8009776:	bf00      	nop
 8009778:	feff8fff 	.word	0xfeff8fff
 800977c:	40010000 	.word	0x40010000
 8009780:	40010400 	.word	0x40010400

08009784 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009784:	b480      	push	{r7}
 8009786:	b087      	sub	sp, #28
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6a1b      	ldr	r3, [r3, #32]
 8009794:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6a1b      	ldr	r3, [r3, #32]
 800979a:	f023 0201 	bic.w	r2, r3, #1
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	699b      	ldr	r3, [r3, #24]
 80097a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80097ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	011b      	lsls	r3, r3, #4
 80097b4:	693a      	ldr	r2, [r7, #16]
 80097b6:	4313      	orrs	r3, r2
 80097b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	f023 030a 	bic.w	r3, r3, #10
 80097c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80097c2:	697a      	ldr	r2, [r7, #20]
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	4313      	orrs	r3, r2
 80097c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	693a      	ldr	r2, [r7, #16]
 80097ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	697a      	ldr	r2, [r7, #20]
 80097d4:	621a      	str	r2, [r3, #32]
}
 80097d6:	bf00      	nop
 80097d8:	371c      	adds	r7, #28
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr

080097e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097e2:	b480      	push	{r7}
 80097e4:	b087      	sub	sp, #28
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	60f8      	str	r0, [r7, #12]
 80097ea:	60b9      	str	r1, [r7, #8]
 80097ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	6a1b      	ldr	r3, [r3, #32]
 80097f2:	f023 0210 	bic.w	r2, r3, #16
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	699b      	ldr	r3, [r3, #24]
 80097fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6a1b      	ldr	r3, [r3, #32]
 8009804:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800980c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	031b      	lsls	r3, r3, #12
 8009812:	697a      	ldr	r2, [r7, #20]
 8009814:	4313      	orrs	r3, r2
 8009816:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800981e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	011b      	lsls	r3, r3, #4
 8009824:	693a      	ldr	r2, [r7, #16]
 8009826:	4313      	orrs	r3, r2
 8009828:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	697a      	ldr	r2, [r7, #20]
 800982e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	693a      	ldr	r2, [r7, #16]
 8009834:	621a      	str	r2, [r3, #32]
}
 8009836:	bf00      	nop
 8009838:	371c      	adds	r7, #28
 800983a:	46bd      	mov	sp, r7
 800983c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009840:	4770      	bx	lr

08009842 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009842:	b480      	push	{r7}
 8009844:	b085      	sub	sp, #20
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
 800984a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	689b      	ldr	r3, [r3, #8]
 8009850:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009858:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800985a:	683a      	ldr	r2, [r7, #0]
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	4313      	orrs	r3, r2
 8009860:	f043 0307 	orr.w	r3, r3, #7
 8009864:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	68fa      	ldr	r2, [r7, #12]
 800986a:	609a      	str	r2, [r3, #8]
}
 800986c:	bf00      	nop
 800986e:	3714      	adds	r7, #20
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr

08009878 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009878:	b480      	push	{r7}
 800987a:	b087      	sub	sp, #28
 800987c:	af00      	add	r7, sp, #0
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	607a      	str	r2, [r7, #4]
 8009884:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	689b      	ldr	r3, [r3, #8]
 800988a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009892:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	021a      	lsls	r2, r3, #8
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	431a      	orrs	r2, r3
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	4313      	orrs	r3, r2
 80098a0:	697a      	ldr	r2, [r7, #20]
 80098a2:	4313      	orrs	r3, r2
 80098a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	697a      	ldr	r2, [r7, #20]
 80098aa:	609a      	str	r2, [r3, #8]
}
 80098ac:	bf00      	nop
 80098ae:	371c      	adds	r7, #28
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr

080098b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b087      	sub	sp, #28
 80098bc:	af00      	add	r7, sp, #0
 80098be:	60f8      	str	r0, [r7, #12]
 80098c0:	60b9      	str	r1, [r7, #8]
 80098c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	f003 031f 	and.w	r3, r3, #31
 80098ca:	2201      	movs	r2, #1
 80098cc:	fa02 f303 	lsl.w	r3, r2, r3
 80098d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	6a1a      	ldr	r2, [r3, #32]
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	43db      	mvns	r3, r3
 80098da:	401a      	ands	r2, r3
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6a1a      	ldr	r2, [r3, #32]
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	f003 031f 	and.w	r3, r3, #31
 80098ea:	6879      	ldr	r1, [r7, #4]
 80098ec:	fa01 f303 	lsl.w	r3, r1, r3
 80098f0:	431a      	orrs	r2, r3
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	621a      	str	r2, [r3, #32]
}
 80098f6:	bf00      	nop
 80098f8:	371c      	adds	r7, #28
 80098fa:	46bd      	mov	sp, r7
 80098fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009900:	4770      	bx	lr
	...

08009904 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009904:	b480      	push	{r7}
 8009906:	b085      	sub	sp, #20
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
 800990c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009914:	2b01      	cmp	r3, #1
 8009916:	d101      	bne.n	800991c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009918:	2302      	movs	r3, #2
 800991a:	e06d      	b.n	80099f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2201      	movs	r2, #1
 8009920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2202      	movs	r2, #2
 8009928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	689b      	ldr	r3, [r3, #8]
 800993a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a30      	ldr	r2, [pc, #192]	; (8009a04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d004      	beq.n	8009950 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a2f      	ldr	r2, [pc, #188]	; (8009a08 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d108      	bne.n	8009962 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009956:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	68fa      	ldr	r2, [r7, #12]
 800995e:	4313      	orrs	r3, r2
 8009960:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009968:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	68fa      	ldr	r2, [r7, #12]
 8009970:	4313      	orrs	r3, r2
 8009972:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	68fa      	ldr	r2, [r7, #12]
 800997a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a20      	ldr	r2, [pc, #128]	; (8009a04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d022      	beq.n	80099cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800998e:	d01d      	beq.n	80099cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a1d      	ldr	r2, [pc, #116]	; (8009a0c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d018      	beq.n	80099cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	4a1c      	ldr	r2, [pc, #112]	; (8009a10 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d013      	beq.n	80099cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	4a1a      	ldr	r2, [pc, #104]	; (8009a14 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d00e      	beq.n	80099cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	4a15      	ldr	r2, [pc, #84]	; (8009a08 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d009      	beq.n	80099cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4a16      	ldr	r2, [pc, #88]	; (8009a18 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d004      	beq.n	80099cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a15      	ldr	r2, [pc, #84]	; (8009a1c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d10c      	bne.n	80099e6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80099d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	68ba      	ldr	r2, [r7, #8]
 80099da:	4313      	orrs	r3, r2
 80099dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	68ba      	ldr	r2, [r7, #8]
 80099e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2201      	movs	r2, #1
 80099ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2200      	movs	r2, #0
 80099f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80099f6:	2300      	movs	r3, #0
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3714      	adds	r7, #20
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr
 8009a04:	40010000 	.word	0x40010000
 8009a08:	40010400 	.word	0x40010400
 8009a0c:	40000400 	.word	0x40000400
 8009a10:	40000800 	.word	0x40000800
 8009a14:	40000c00 	.word	0x40000c00
 8009a18:	40014000 	.word	0x40014000
 8009a1c:	40001800 	.word	0x40001800

08009a20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b083      	sub	sp, #12
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009a28:	bf00      	nop
 8009a2a:	370c      	adds	r7, #12
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a32:	4770      	bx	lr

08009a34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009a34:	b480      	push	{r7}
 8009a36:	b083      	sub	sp, #12
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009a3c:	bf00      	nop
 8009a3e:	370c      	adds	r7, #12
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr

08009a48 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b083      	sub	sp, #12
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009a50:	bf00      	nop
 8009a52:	370c      	adds	r7, #12
 8009a54:	46bd      	mov	sp, r7
 8009a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5a:	4770      	bx	lr

08009a5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b082      	sub	sp, #8
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d101      	bne.n	8009a6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	e040      	b.n	8009af0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d106      	bne.n	8009a84 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	f7fb fad0 	bl	8005024 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2224      	movs	r2, #36	; 0x24
 8009a88:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	681a      	ldr	r2, [r3, #0]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f022 0201 	bic.w	r2, r2, #1
 8009a98:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 f8c0 	bl	8009c20 <UART_SetConfig>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d101      	bne.n	8009aaa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	e022      	b.n	8009af0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d002      	beq.n	8009ab8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f000 fb18 	bl	800a0e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	685a      	ldr	r2, [r3, #4]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009ac6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	689a      	ldr	r2, [r3, #8]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009ad6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	681a      	ldr	r2, [r3, #0]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f042 0201 	orr.w	r2, r2, #1
 8009ae6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f000 fb9f 	bl	800a22c <UART_CheckIdleState>
 8009aee:	4603      	mov	r3, r0
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3708      	adds	r7, #8
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}

08009af8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b08a      	sub	sp, #40	; 0x28
 8009afc:	af02      	add	r7, sp, #8
 8009afe:	60f8      	str	r0, [r7, #12]
 8009b00:	60b9      	str	r1, [r7, #8]
 8009b02:	603b      	str	r3, [r7, #0]
 8009b04:	4613      	mov	r3, r2
 8009b06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009b0c:	2b20      	cmp	r3, #32
 8009b0e:	f040 8081 	bne.w	8009c14 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d002      	beq.n	8009b1e <HAL_UART_Transmit+0x26>
 8009b18:	88fb      	ldrh	r3, [r7, #6]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d101      	bne.n	8009b22 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009b1e:	2301      	movs	r3, #1
 8009b20:	e079      	b.n	8009c16 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	d101      	bne.n	8009b30 <HAL_UART_Transmit+0x38>
 8009b2c:	2302      	movs	r3, #2
 8009b2e:	e072      	b.n	8009c16 <HAL_UART_Transmit+0x11e>
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	2201      	movs	r2, #1
 8009b34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	2221      	movs	r2, #33	; 0x21
 8009b44:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009b46:	f7fb fdfd 	bl	8005744 <HAL_GetTick>
 8009b4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	88fa      	ldrh	r2, [r7, #6]
 8009b50:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	88fa      	ldrh	r2, [r7, #6]
 8009b58:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	689b      	ldr	r3, [r3, #8]
 8009b60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b64:	d108      	bne.n	8009b78 <HAL_UART_Transmit+0x80>
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	691b      	ldr	r3, [r3, #16]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d104      	bne.n	8009b78 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009b72:	68bb      	ldr	r3, [r7, #8]
 8009b74:	61bb      	str	r3, [r7, #24]
 8009b76:	e003      	b.n	8009b80 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	2200      	movs	r2, #0
 8009b84:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8009b88:	e02c      	b.n	8009be4 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	9300      	str	r3, [sp, #0]
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	2200      	movs	r2, #0
 8009b92:	2180      	movs	r1, #128	; 0x80
 8009b94:	68f8      	ldr	r0, [r7, #12]
 8009b96:	f000 fb7c 	bl	800a292 <UART_WaitOnFlagUntilTimeout>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d001      	beq.n	8009ba4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009ba0:	2303      	movs	r3, #3
 8009ba2:	e038      	b.n	8009c16 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8009ba4:	69fb      	ldr	r3, [r7, #28]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d10b      	bne.n	8009bc2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009baa:	69bb      	ldr	r3, [r7, #24]
 8009bac:	881b      	ldrh	r3, [r3, #0]
 8009bae:	461a      	mov	r2, r3
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009bb8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009bba:	69bb      	ldr	r3, [r7, #24]
 8009bbc:	3302      	adds	r3, #2
 8009bbe:	61bb      	str	r3, [r7, #24]
 8009bc0:	e007      	b.n	8009bd2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009bc2:	69fb      	ldr	r3, [r7, #28]
 8009bc4:	781a      	ldrb	r2, [r3, #0]
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	3301      	adds	r3, #1
 8009bd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009bd8:	b29b      	uxth	r3, r3
 8009bda:	3b01      	subs	r3, #1
 8009bdc:	b29a      	uxth	r2, r3
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009bea:	b29b      	uxth	r3, r3
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d1cc      	bne.n	8009b8a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	9300      	str	r3, [sp, #0]
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	2140      	movs	r1, #64	; 0x40
 8009bfa:	68f8      	ldr	r0, [r7, #12]
 8009bfc:	f000 fb49 	bl	800a292 <UART_WaitOnFlagUntilTimeout>
 8009c00:	4603      	mov	r3, r0
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d001      	beq.n	8009c0a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8009c06:	2303      	movs	r3, #3
 8009c08:	e005      	b.n	8009c16 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2220      	movs	r2, #32
 8009c0e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8009c10:	2300      	movs	r3, #0
 8009c12:	e000      	b.n	8009c16 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8009c14:	2302      	movs	r3, #2
  }
}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3720      	adds	r7, #32
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}
	...

08009c20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b088      	sub	sp, #32
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	689a      	ldr	r2, [r3, #8]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	691b      	ldr	r3, [r3, #16]
 8009c34:	431a      	orrs	r2, r3
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	695b      	ldr	r3, [r3, #20]
 8009c3a:	431a      	orrs	r2, r3
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	69db      	ldr	r3, [r3, #28]
 8009c40:	4313      	orrs	r3, r2
 8009c42:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	681a      	ldr	r2, [r3, #0]
 8009c4a:	4ba6      	ldr	r3, [pc, #664]	; (8009ee4 <UART_SetConfig+0x2c4>)
 8009c4c:	4013      	ands	r3, r2
 8009c4e:	687a      	ldr	r2, [r7, #4]
 8009c50:	6812      	ldr	r2, [r2, #0]
 8009c52:	6979      	ldr	r1, [r7, #20]
 8009c54:	430b      	orrs	r3, r1
 8009c56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	68da      	ldr	r2, [r3, #12]
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	430a      	orrs	r2, r1
 8009c6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	699b      	ldr	r3, [r3, #24]
 8009c72:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6a1b      	ldr	r3, [r3, #32]
 8009c78:	697a      	ldr	r2, [r7, #20]
 8009c7a:	4313      	orrs	r3, r2
 8009c7c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	697a      	ldr	r2, [r7, #20]
 8009c8e:	430a      	orrs	r2, r1
 8009c90:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	4a94      	ldr	r2, [pc, #592]	; (8009ee8 <UART_SetConfig+0x2c8>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d120      	bne.n	8009cde <UART_SetConfig+0xbe>
 8009c9c:	4b93      	ldr	r3, [pc, #588]	; (8009eec <UART_SetConfig+0x2cc>)
 8009c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ca2:	f003 0303 	and.w	r3, r3, #3
 8009ca6:	2b03      	cmp	r3, #3
 8009ca8:	d816      	bhi.n	8009cd8 <UART_SetConfig+0xb8>
 8009caa:	a201      	add	r2, pc, #4	; (adr r2, 8009cb0 <UART_SetConfig+0x90>)
 8009cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cb0:	08009cc1 	.word	0x08009cc1
 8009cb4:	08009ccd 	.word	0x08009ccd
 8009cb8:	08009cc7 	.word	0x08009cc7
 8009cbc:	08009cd3 	.word	0x08009cd3
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	77fb      	strb	r3, [r7, #31]
 8009cc4:	e150      	b.n	8009f68 <UART_SetConfig+0x348>
 8009cc6:	2302      	movs	r3, #2
 8009cc8:	77fb      	strb	r3, [r7, #31]
 8009cca:	e14d      	b.n	8009f68 <UART_SetConfig+0x348>
 8009ccc:	2304      	movs	r3, #4
 8009cce:	77fb      	strb	r3, [r7, #31]
 8009cd0:	e14a      	b.n	8009f68 <UART_SetConfig+0x348>
 8009cd2:	2308      	movs	r3, #8
 8009cd4:	77fb      	strb	r3, [r7, #31]
 8009cd6:	e147      	b.n	8009f68 <UART_SetConfig+0x348>
 8009cd8:	2310      	movs	r3, #16
 8009cda:	77fb      	strb	r3, [r7, #31]
 8009cdc:	e144      	b.n	8009f68 <UART_SetConfig+0x348>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4a83      	ldr	r2, [pc, #524]	; (8009ef0 <UART_SetConfig+0x2d0>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d132      	bne.n	8009d4e <UART_SetConfig+0x12e>
 8009ce8:	4b80      	ldr	r3, [pc, #512]	; (8009eec <UART_SetConfig+0x2cc>)
 8009cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cee:	f003 030c 	and.w	r3, r3, #12
 8009cf2:	2b0c      	cmp	r3, #12
 8009cf4:	d828      	bhi.n	8009d48 <UART_SetConfig+0x128>
 8009cf6:	a201      	add	r2, pc, #4	; (adr r2, 8009cfc <UART_SetConfig+0xdc>)
 8009cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cfc:	08009d31 	.word	0x08009d31
 8009d00:	08009d49 	.word	0x08009d49
 8009d04:	08009d49 	.word	0x08009d49
 8009d08:	08009d49 	.word	0x08009d49
 8009d0c:	08009d3d 	.word	0x08009d3d
 8009d10:	08009d49 	.word	0x08009d49
 8009d14:	08009d49 	.word	0x08009d49
 8009d18:	08009d49 	.word	0x08009d49
 8009d1c:	08009d37 	.word	0x08009d37
 8009d20:	08009d49 	.word	0x08009d49
 8009d24:	08009d49 	.word	0x08009d49
 8009d28:	08009d49 	.word	0x08009d49
 8009d2c:	08009d43 	.word	0x08009d43
 8009d30:	2300      	movs	r3, #0
 8009d32:	77fb      	strb	r3, [r7, #31]
 8009d34:	e118      	b.n	8009f68 <UART_SetConfig+0x348>
 8009d36:	2302      	movs	r3, #2
 8009d38:	77fb      	strb	r3, [r7, #31]
 8009d3a:	e115      	b.n	8009f68 <UART_SetConfig+0x348>
 8009d3c:	2304      	movs	r3, #4
 8009d3e:	77fb      	strb	r3, [r7, #31]
 8009d40:	e112      	b.n	8009f68 <UART_SetConfig+0x348>
 8009d42:	2308      	movs	r3, #8
 8009d44:	77fb      	strb	r3, [r7, #31]
 8009d46:	e10f      	b.n	8009f68 <UART_SetConfig+0x348>
 8009d48:	2310      	movs	r3, #16
 8009d4a:	77fb      	strb	r3, [r7, #31]
 8009d4c:	e10c      	b.n	8009f68 <UART_SetConfig+0x348>
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	4a68      	ldr	r2, [pc, #416]	; (8009ef4 <UART_SetConfig+0x2d4>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d120      	bne.n	8009d9a <UART_SetConfig+0x17a>
 8009d58:	4b64      	ldr	r3, [pc, #400]	; (8009eec <UART_SetConfig+0x2cc>)
 8009d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d5e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009d62:	2b30      	cmp	r3, #48	; 0x30
 8009d64:	d013      	beq.n	8009d8e <UART_SetConfig+0x16e>
 8009d66:	2b30      	cmp	r3, #48	; 0x30
 8009d68:	d814      	bhi.n	8009d94 <UART_SetConfig+0x174>
 8009d6a:	2b20      	cmp	r3, #32
 8009d6c:	d009      	beq.n	8009d82 <UART_SetConfig+0x162>
 8009d6e:	2b20      	cmp	r3, #32
 8009d70:	d810      	bhi.n	8009d94 <UART_SetConfig+0x174>
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d002      	beq.n	8009d7c <UART_SetConfig+0x15c>
 8009d76:	2b10      	cmp	r3, #16
 8009d78:	d006      	beq.n	8009d88 <UART_SetConfig+0x168>
 8009d7a:	e00b      	b.n	8009d94 <UART_SetConfig+0x174>
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	77fb      	strb	r3, [r7, #31]
 8009d80:	e0f2      	b.n	8009f68 <UART_SetConfig+0x348>
 8009d82:	2302      	movs	r3, #2
 8009d84:	77fb      	strb	r3, [r7, #31]
 8009d86:	e0ef      	b.n	8009f68 <UART_SetConfig+0x348>
 8009d88:	2304      	movs	r3, #4
 8009d8a:	77fb      	strb	r3, [r7, #31]
 8009d8c:	e0ec      	b.n	8009f68 <UART_SetConfig+0x348>
 8009d8e:	2308      	movs	r3, #8
 8009d90:	77fb      	strb	r3, [r7, #31]
 8009d92:	e0e9      	b.n	8009f68 <UART_SetConfig+0x348>
 8009d94:	2310      	movs	r3, #16
 8009d96:	77fb      	strb	r3, [r7, #31]
 8009d98:	e0e6      	b.n	8009f68 <UART_SetConfig+0x348>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	4a56      	ldr	r2, [pc, #344]	; (8009ef8 <UART_SetConfig+0x2d8>)
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d120      	bne.n	8009de6 <UART_SetConfig+0x1c6>
 8009da4:	4b51      	ldr	r3, [pc, #324]	; (8009eec <UART_SetConfig+0x2cc>)
 8009da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009daa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009dae:	2bc0      	cmp	r3, #192	; 0xc0
 8009db0:	d013      	beq.n	8009dda <UART_SetConfig+0x1ba>
 8009db2:	2bc0      	cmp	r3, #192	; 0xc0
 8009db4:	d814      	bhi.n	8009de0 <UART_SetConfig+0x1c0>
 8009db6:	2b80      	cmp	r3, #128	; 0x80
 8009db8:	d009      	beq.n	8009dce <UART_SetConfig+0x1ae>
 8009dba:	2b80      	cmp	r3, #128	; 0x80
 8009dbc:	d810      	bhi.n	8009de0 <UART_SetConfig+0x1c0>
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d002      	beq.n	8009dc8 <UART_SetConfig+0x1a8>
 8009dc2:	2b40      	cmp	r3, #64	; 0x40
 8009dc4:	d006      	beq.n	8009dd4 <UART_SetConfig+0x1b4>
 8009dc6:	e00b      	b.n	8009de0 <UART_SetConfig+0x1c0>
 8009dc8:	2300      	movs	r3, #0
 8009dca:	77fb      	strb	r3, [r7, #31]
 8009dcc:	e0cc      	b.n	8009f68 <UART_SetConfig+0x348>
 8009dce:	2302      	movs	r3, #2
 8009dd0:	77fb      	strb	r3, [r7, #31]
 8009dd2:	e0c9      	b.n	8009f68 <UART_SetConfig+0x348>
 8009dd4:	2304      	movs	r3, #4
 8009dd6:	77fb      	strb	r3, [r7, #31]
 8009dd8:	e0c6      	b.n	8009f68 <UART_SetConfig+0x348>
 8009dda:	2308      	movs	r3, #8
 8009ddc:	77fb      	strb	r3, [r7, #31]
 8009dde:	e0c3      	b.n	8009f68 <UART_SetConfig+0x348>
 8009de0:	2310      	movs	r3, #16
 8009de2:	77fb      	strb	r3, [r7, #31]
 8009de4:	e0c0      	b.n	8009f68 <UART_SetConfig+0x348>
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4a44      	ldr	r2, [pc, #272]	; (8009efc <UART_SetConfig+0x2dc>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d125      	bne.n	8009e3c <UART_SetConfig+0x21c>
 8009df0:	4b3e      	ldr	r3, [pc, #248]	; (8009eec <UART_SetConfig+0x2cc>)
 8009df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009df6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009dfa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009dfe:	d017      	beq.n	8009e30 <UART_SetConfig+0x210>
 8009e00:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009e04:	d817      	bhi.n	8009e36 <UART_SetConfig+0x216>
 8009e06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e0a:	d00b      	beq.n	8009e24 <UART_SetConfig+0x204>
 8009e0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e10:	d811      	bhi.n	8009e36 <UART_SetConfig+0x216>
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d003      	beq.n	8009e1e <UART_SetConfig+0x1fe>
 8009e16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e1a:	d006      	beq.n	8009e2a <UART_SetConfig+0x20a>
 8009e1c:	e00b      	b.n	8009e36 <UART_SetConfig+0x216>
 8009e1e:	2300      	movs	r3, #0
 8009e20:	77fb      	strb	r3, [r7, #31]
 8009e22:	e0a1      	b.n	8009f68 <UART_SetConfig+0x348>
 8009e24:	2302      	movs	r3, #2
 8009e26:	77fb      	strb	r3, [r7, #31]
 8009e28:	e09e      	b.n	8009f68 <UART_SetConfig+0x348>
 8009e2a:	2304      	movs	r3, #4
 8009e2c:	77fb      	strb	r3, [r7, #31]
 8009e2e:	e09b      	b.n	8009f68 <UART_SetConfig+0x348>
 8009e30:	2308      	movs	r3, #8
 8009e32:	77fb      	strb	r3, [r7, #31]
 8009e34:	e098      	b.n	8009f68 <UART_SetConfig+0x348>
 8009e36:	2310      	movs	r3, #16
 8009e38:	77fb      	strb	r3, [r7, #31]
 8009e3a:	e095      	b.n	8009f68 <UART_SetConfig+0x348>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a2f      	ldr	r2, [pc, #188]	; (8009f00 <UART_SetConfig+0x2e0>)
 8009e42:	4293      	cmp	r3, r2
 8009e44:	d125      	bne.n	8009e92 <UART_SetConfig+0x272>
 8009e46:	4b29      	ldr	r3, [pc, #164]	; (8009eec <UART_SetConfig+0x2cc>)
 8009e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009e50:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009e54:	d017      	beq.n	8009e86 <UART_SetConfig+0x266>
 8009e56:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009e5a:	d817      	bhi.n	8009e8c <UART_SetConfig+0x26c>
 8009e5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009e60:	d00b      	beq.n	8009e7a <UART_SetConfig+0x25a>
 8009e62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009e66:	d811      	bhi.n	8009e8c <UART_SetConfig+0x26c>
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d003      	beq.n	8009e74 <UART_SetConfig+0x254>
 8009e6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e70:	d006      	beq.n	8009e80 <UART_SetConfig+0x260>
 8009e72:	e00b      	b.n	8009e8c <UART_SetConfig+0x26c>
 8009e74:	2301      	movs	r3, #1
 8009e76:	77fb      	strb	r3, [r7, #31]
 8009e78:	e076      	b.n	8009f68 <UART_SetConfig+0x348>
 8009e7a:	2302      	movs	r3, #2
 8009e7c:	77fb      	strb	r3, [r7, #31]
 8009e7e:	e073      	b.n	8009f68 <UART_SetConfig+0x348>
 8009e80:	2304      	movs	r3, #4
 8009e82:	77fb      	strb	r3, [r7, #31]
 8009e84:	e070      	b.n	8009f68 <UART_SetConfig+0x348>
 8009e86:	2308      	movs	r3, #8
 8009e88:	77fb      	strb	r3, [r7, #31]
 8009e8a:	e06d      	b.n	8009f68 <UART_SetConfig+0x348>
 8009e8c:	2310      	movs	r3, #16
 8009e8e:	77fb      	strb	r3, [r7, #31]
 8009e90:	e06a      	b.n	8009f68 <UART_SetConfig+0x348>
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	4a1b      	ldr	r2, [pc, #108]	; (8009f04 <UART_SetConfig+0x2e4>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d138      	bne.n	8009f0e <UART_SetConfig+0x2ee>
 8009e9c:	4b13      	ldr	r3, [pc, #76]	; (8009eec <UART_SetConfig+0x2cc>)
 8009e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ea2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8009ea6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009eaa:	d017      	beq.n	8009edc <UART_SetConfig+0x2bc>
 8009eac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009eb0:	d82a      	bhi.n	8009f08 <UART_SetConfig+0x2e8>
 8009eb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009eb6:	d00b      	beq.n	8009ed0 <UART_SetConfig+0x2b0>
 8009eb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ebc:	d824      	bhi.n	8009f08 <UART_SetConfig+0x2e8>
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d003      	beq.n	8009eca <UART_SetConfig+0x2aa>
 8009ec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ec6:	d006      	beq.n	8009ed6 <UART_SetConfig+0x2b6>
 8009ec8:	e01e      	b.n	8009f08 <UART_SetConfig+0x2e8>
 8009eca:	2300      	movs	r3, #0
 8009ecc:	77fb      	strb	r3, [r7, #31]
 8009ece:	e04b      	b.n	8009f68 <UART_SetConfig+0x348>
 8009ed0:	2302      	movs	r3, #2
 8009ed2:	77fb      	strb	r3, [r7, #31]
 8009ed4:	e048      	b.n	8009f68 <UART_SetConfig+0x348>
 8009ed6:	2304      	movs	r3, #4
 8009ed8:	77fb      	strb	r3, [r7, #31]
 8009eda:	e045      	b.n	8009f68 <UART_SetConfig+0x348>
 8009edc:	2308      	movs	r3, #8
 8009ede:	77fb      	strb	r3, [r7, #31]
 8009ee0:	e042      	b.n	8009f68 <UART_SetConfig+0x348>
 8009ee2:	bf00      	nop
 8009ee4:	efff69f3 	.word	0xefff69f3
 8009ee8:	40011000 	.word	0x40011000
 8009eec:	40023800 	.word	0x40023800
 8009ef0:	40004400 	.word	0x40004400
 8009ef4:	40004800 	.word	0x40004800
 8009ef8:	40004c00 	.word	0x40004c00
 8009efc:	40005000 	.word	0x40005000
 8009f00:	40011400 	.word	0x40011400
 8009f04:	40007800 	.word	0x40007800
 8009f08:	2310      	movs	r3, #16
 8009f0a:	77fb      	strb	r3, [r7, #31]
 8009f0c:	e02c      	b.n	8009f68 <UART_SetConfig+0x348>
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	4a72      	ldr	r2, [pc, #456]	; (800a0dc <UART_SetConfig+0x4bc>)
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d125      	bne.n	8009f64 <UART_SetConfig+0x344>
 8009f18:	4b71      	ldr	r3, [pc, #452]	; (800a0e0 <UART_SetConfig+0x4c0>)
 8009f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f1e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009f22:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009f26:	d017      	beq.n	8009f58 <UART_SetConfig+0x338>
 8009f28:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009f2c:	d817      	bhi.n	8009f5e <UART_SetConfig+0x33e>
 8009f2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f32:	d00b      	beq.n	8009f4c <UART_SetConfig+0x32c>
 8009f34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f38:	d811      	bhi.n	8009f5e <UART_SetConfig+0x33e>
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d003      	beq.n	8009f46 <UART_SetConfig+0x326>
 8009f3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009f42:	d006      	beq.n	8009f52 <UART_SetConfig+0x332>
 8009f44:	e00b      	b.n	8009f5e <UART_SetConfig+0x33e>
 8009f46:	2300      	movs	r3, #0
 8009f48:	77fb      	strb	r3, [r7, #31]
 8009f4a:	e00d      	b.n	8009f68 <UART_SetConfig+0x348>
 8009f4c:	2302      	movs	r3, #2
 8009f4e:	77fb      	strb	r3, [r7, #31]
 8009f50:	e00a      	b.n	8009f68 <UART_SetConfig+0x348>
 8009f52:	2304      	movs	r3, #4
 8009f54:	77fb      	strb	r3, [r7, #31]
 8009f56:	e007      	b.n	8009f68 <UART_SetConfig+0x348>
 8009f58:	2308      	movs	r3, #8
 8009f5a:	77fb      	strb	r3, [r7, #31]
 8009f5c:	e004      	b.n	8009f68 <UART_SetConfig+0x348>
 8009f5e:	2310      	movs	r3, #16
 8009f60:	77fb      	strb	r3, [r7, #31]
 8009f62:	e001      	b.n	8009f68 <UART_SetConfig+0x348>
 8009f64:	2310      	movs	r3, #16
 8009f66:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	69db      	ldr	r3, [r3, #28]
 8009f6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f70:	d15b      	bne.n	800a02a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009f72:	7ffb      	ldrb	r3, [r7, #31]
 8009f74:	2b08      	cmp	r3, #8
 8009f76:	d828      	bhi.n	8009fca <UART_SetConfig+0x3aa>
 8009f78:	a201      	add	r2, pc, #4	; (adr r2, 8009f80 <UART_SetConfig+0x360>)
 8009f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f7e:	bf00      	nop
 8009f80:	08009fa5 	.word	0x08009fa5
 8009f84:	08009fad 	.word	0x08009fad
 8009f88:	08009fb5 	.word	0x08009fb5
 8009f8c:	08009fcb 	.word	0x08009fcb
 8009f90:	08009fbb 	.word	0x08009fbb
 8009f94:	08009fcb 	.word	0x08009fcb
 8009f98:	08009fcb 	.word	0x08009fcb
 8009f9c:	08009fcb 	.word	0x08009fcb
 8009fa0:	08009fc3 	.word	0x08009fc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fa4:	f7fd ff0a 	bl	8007dbc <HAL_RCC_GetPCLK1Freq>
 8009fa8:	61b8      	str	r0, [r7, #24]
        break;
 8009faa:	e013      	b.n	8009fd4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fac:	f7fd ff1a 	bl	8007de4 <HAL_RCC_GetPCLK2Freq>
 8009fb0:	61b8      	str	r0, [r7, #24]
        break;
 8009fb2:	e00f      	b.n	8009fd4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009fb4:	4b4b      	ldr	r3, [pc, #300]	; (800a0e4 <UART_SetConfig+0x4c4>)
 8009fb6:	61bb      	str	r3, [r7, #24]
        break;
 8009fb8:	e00c      	b.n	8009fd4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009fba:	f7fd fded 	bl	8007b98 <HAL_RCC_GetSysClockFreq>
 8009fbe:	61b8      	str	r0, [r7, #24]
        break;
 8009fc0:	e008      	b.n	8009fd4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009fc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009fc6:	61bb      	str	r3, [r7, #24]
        break;
 8009fc8:	e004      	b.n	8009fd4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009fca:	2300      	movs	r3, #0
 8009fcc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	77bb      	strb	r3, [r7, #30]
        break;
 8009fd2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009fd4:	69bb      	ldr	r3, [r7, #24]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d074      	beq.n	800a0c4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009fda:	69bb      	ldr	r3, [r7, #24]
 8009fdc:	005a      	lsls	r2, r3, #1
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	685b      	ldr	r3, [r3, #4]
 8009fe2:	085b      	lsrs	r3, r3, #1
 8009fe4:	441a      	add	r2, r3
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	685b      	ldr	r3, [r3, #4]
 8009fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	2b0f      	cmp	r3, #15
 8009ff4:	d916      	bls.n	800a024 <UART_SetConfig+0x404>
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ffc:	d212      	bcs.n	800a024 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	b29b      	uxth	r3, r3
 800a002:	f023 030f 	bic.w	r3, r3, #15
 800a006:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	085b      	lsrs	r3, r3, #1
 800a00c:	b29b      	uxth	r3, r3
 800a00e:	f003 0307 	and.w	r3, r3, #7
 800a012:	b29a      	uxth	r2, r3
 800a014:	89fb      	ldrh	r3, [r7, #14]
 800a016:	4313      	orrs	r3, r2
 800a018:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	89fa      	ldrh	r2, [r7, #14]
 800a020:	60da      	str	r2, [r3, #12]
 800a022:	e04f      	b.n	800a0c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a024:	2301      	movs	r3, #1
 800a026:	77bb      	strb	r3, [r7, #30]
 800a028:	e04c      	b.n	800a0c4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a02a:	7ffb      	ldrb	r3, [r7, #31]
 800a02c:	2b08      	cmp	r3, #8
 800a02e:	d828      	bhi.n	800a082 <UART_SetConfig+0x462>
 800a030:	a201      	add	r2, pc, #4	; (adr r2, 800a038 <UART_SetConfig+0x418>)
 800a032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a036:	bf00      	nop
 800a038:	0800a05d 	.word	0x0800a05d
 800a03c:	0800a065 	.word	0x0800a065
 800a040:	0800a06d 	.word	0x0800a06d
 800a044:	0800a083 	.word	0x0800a083
 800a048:	0800a073 	.word	0x0800a073
 800a04c:	0800a083 	.word	0x0800a083
 800a050:	0800a083 	.word	0x0800a083
 800a054:	0800a083 	.word	0x0800a083
 800a058:	0800a07b 	.word	0x0800a07b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a05c:	f7fd feae 	bl	8007dbc <HAL_RCC_GetPCLK1Freq>
 800a060:	61b8      	str	r0, [r7, #24]
        break;
 800a062:	e013      	b.n	800a08c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a064:	f7fd febe 	bl	8007de4 <HAL_RCC_GetPCLK2Freq>
 800a068:	61b8      	str	r0, [r7, #24]
        break;
 800a06a:	e00f      	b.n	800a08c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a06c:	4b1d      	ldr	r3, [pc, #116]	; (800a0e4 <UART_SetConfig+0x4c4>)
 800a06e:	61bb      	str	r3, [r7, #24]
        break;
 800a070:	e00c      	b.n	800a08c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a072:	f7fd fd91 	bl	8007b98 <HAL_RCC_GetSysClockFreq>
 800a076:	61b8      	str	r0, [r7, #24]
        break;
 800a078:	e008      	b.n	800a08c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a07a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a07e:	61bb      	str	r3, [r7, #24]
        break;
 800a080:	e004      	b.n	800a08c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a082:	2300      	movs	r3, #0
 800a084:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a086:	2301      	movs	r3, #1
 800a088:	77bb      	strb	r3, [r7, #30]
        break;
 800a08a:	bf00      	nop
    }

    if (pclk != 0U)
 800a08c:	69bb      	ldr	r3, [r7, #24]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d018      	beq.n	800a0c4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	685b      	ldr	r3, [r3, #4]
 800a096:	085a      	lsrs	r2, r3, #1
 800a098:	69bb      	ldr	r3, [r7, #24]
 800a09a:	441a      	add	r2, r3
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	685b      	ldr	r3, [r3, #4]
 800a0a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	2b0f      	cmp	r3, #15
 800a0aa:	d909      	bls.n	800a0c0 <UART_SetConfig+0x4a0>
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0b2:	d205      	bcs.n	800a0c0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	b29a      	uxth	r2, r3
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	60da      	str	r2, [r3, #12]
 800a0be:	e001      	b.n	800a0c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a0d0:	7fbb      	ldrb	r3, [r7, #30]
}
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	3720      	adds	r7, #32
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bd80      	pop	{r7, pc}
 800a0da:	bf00      	nop
 800a0dc:	40007c00 	.word	0x40007c00
 800a0e0:	40023800 	.word	0x40023800
 800a0e4:	00f42400 	.word	0x00f42400

0800a0e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b083      	sub	sp, #12
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0f4:	f003 0301 	and.w	r3, r3, #1
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d00a      	beq.n	800a112 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	430a      	orrs	r2, r1
 800a110:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a116:	f003 0302 	and.w	r3, r3, #2
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d00a      	beq.n	800a134 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	685b      	ldr	r3, [r3, #4]
 800a124:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	430a      	orrs	r2, r1
 800a132:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a138:	f003 0304 	and.w	r3, r3, #4
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d00a      	beq.n	800a156 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	430a      	orrs	r2, r1
 800a154:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a15a:	f003 0308 	and.w	r3, r3, #8
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d00a      	beq.n	800a178 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	430a      	orrs	r2, r1
 800a176:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a17c:	f003 0310 	and.w	r3, r3, #16
 800a180:	2b00      	cmp	r3, #0
 800a182:	d00a      	beq.n	800a19a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	689b      	ldr	r3, [r3, #8]
 800a18a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	430a      	orrs	r2, r1
 800a198:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a19e:	f003 0320 	and.w	r3, r3, #32
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d00a      	beq.n	800a1bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	689b      	ldr	r3, [r3, #8]
 800a1ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	430a      	orrs	r2, r1
 800a1ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d01a      	beq.n	800a1fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	685b      	ldr	r3, [r3, #4]
 800a1ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	430a      	orrs	r2, r1
 800a1dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a1e6:	d10a      	bne.n	800a1fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	430a      	orrs	r2, r1
 800a1fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a206:	2b00      	cmp	r3, #0
 800a208:	d00a      	beq.n	800a220 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	430a      	orrs	r2, r1
 800a21e:	605a      	str	r2, [r3, #4]
  }
}
 800a220:	bf00      	nop
 800a222:	370c      	adds	r7, #12
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr

0800a22c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b086      	sub	sp, #24
 800a230:	af02      	add	r7, sp, #8
 800a232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2200      	movs	r2, #0
 800a238:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a23c:	f7fb fa82 	bl	8005744 <HAL_GetTick>
 800a240:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f003 0308 	and.w	r3, r3, #8
 800a24c:	2b08      	cmp	r3, #8
 800a24e:	d10e      	bne.n	800a26e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a250:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	2200      	movs	r2, #0
 800a25a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f000 f817 	bl	800a292 <UART_WaitOnFlagUntilTimeout>
 800a264:	4603      	mov	r3, r0
 800a266:	2b00      	cmp	r3, #0
 800a268:	d001      	beq.n	800a26e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a26a:	2303      	movs	r3, #3
 800a26c:	e00d      	b.n	800a28a <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2220      	movs	r2, #32
 800a272:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2220      	movs	r2, #32
 800a278:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2200      	movs	r2, #0
 800a27e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2200      	movs	r2, #0
 800a284:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a288:	2300      	movs	r3, #0
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3710      	adds	r7, #16
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}

0800a292 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a292:	b580      	push	{r7, lr}
 800a294:	b09c      	sub	sp, #112	; 0x70
 800a296:	af00      	add	r7, sp, #0
 800a298:	60f8      	str	r0, [r7, #12]
 800a29a:	60b9      	str	r1, [r7, #8]
 800a29c:	603b      	str	r3, [r7, #0]
 800a29e:	4613      	mov	r3, r2
 800a2a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2a2:	e0a5      	b.n	800a3f0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2aa:	f000 80a1 	beq.w	800a3f0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2ae:	f7fb fa49 	bl	8005744 <HAL_GetTick>
 800a2b2:	4602      	mov	r2, r0
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	1ad3      	subs	r3, r2, r3
 800a2b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a2ba:	429a      	cmp	r2, r3
 800a2bc:	d302      	bcc.n	800a2c4 <UART_WaitOnFlagUntilTimeout+0x32>
 800a2be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d13e      	bne.n	800a342 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a2cc:	e853 3f00 	ldrex	r3, [r3]
 800a2d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a2d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a2d8:	667b      	str	r3, [r7, #100]	; 0x64
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	461a      	mov	r2, r3
 800a2e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a2e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a2e4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a2e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a2ea:	e841 2300 	strex	r3, r2, [r1]
 800a2ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a2f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d1e6      	bne.n	800a2c4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	3308      	adds	r3, #8
 800a2fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a300:	e853 3f00 	ldrex	r3, [r3]
 800a304:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a308:	f023 0301 	bic.w	r3, r3, #1
 800a30c:	663b      	str	r3, [r7, #96]	; 0x60
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	3308      	adds	r3, #8
 800a314:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a316:	64ba      	str	r2, [r7, #72]	; 0x48
 800a318:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a31a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a31c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a31e:	e841 2300 	strex	r3, r2, [r1]
 800a322:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a324:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a326:	2b00      	cmp	r3, #0
 800a328:	d1e5      	bne.n	800a2f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	2220      	movs	r2, #32
 800a32e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	2220      	movs	r2, #32
 800a334:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2200      	movs	r2, #0
 800a33a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a33e:	2303      	movs	r3, #3
 800a340:	e067      	b.n	800a412 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f003 0304 	and.w	r3, r3, #4
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d04f      	beq.n	800a3f0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	69db      	ldr	r3, [r3, #28]
 800a356:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a35a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a35e:	d147      	bne.n	800a3f0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a368:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a372:	e853 3f00 	ldrex	r3, [r3]
 800a376:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a37a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a37e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	461a      	mov	r2, r3
 800a386:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a388:	637b      	str	r3, [r7, #52]	; 0x34
 800a38a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a38c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a38e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a390:	e841 2300 	strex	r3, r2, [r1]
 800a394:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d1e6      	bne.n	800a36a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	3308      	adds	r3, #8
 800a3a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3a4:	697b      	ldr	r3, [r7, #20]
 800a3a6:	e853 3f00 	ldrex	r3, [r3]
 800a3aa:	613b      	str	r3, [r7, #16]
   return(result);
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	f023 0301 	bic.w	r3, r3, #1
 800a3b2:	66bb      	str	r3, [r7, #104]	; 0x68
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	3308      	adds	r3, #8
 800a3ba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a3bc:	623a      	str	r2, [r7, #32]
 800a3be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3c0:	69f9      	ldr	r1, [r7, #28]
 800a3c2:	6a3a      	ldr	r2, [r7, #32]
 800a3c4:	e841 2300 	strex	r3, r2, [r1]
 800a3c8:	61bb      	str	r3, [r7, #24]
   return(result);
 800a3ca:	69bb      	ldr	r3, [r7, #24]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d1e5      	bne.n	800a39c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2220      	movs	r2, #32
 800a3d4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	2220      	movs	r2, #32
 800a3da:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2220      	movs	r2, #32
 800a3e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a3ec:	2303      	movs	r3, #3
 800a3ee:	e010      	b.n	800a412 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	69da      	ldr	r2, [r3, #28]
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	4013      	ands	r3, r2
 800a3fa:	68ba      	ldr	r2, [r7, #8]
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	bf0c      	ite	eq
 800a400:	2301      	moveq	r3, #1
 800a402:	2300      	movne	r3, #0
 800a404:	b2db      	uxtb	r3, r3
 800a406:	461a      	mov	r2, r3
 800a408:	79fb      	ldrb	r3, [r7, #7]
 800a40a:	429a      	cmp	r2, r3
 800a40c:	f43f af4a 	beq.w	800a2a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a410:	2300      	movs	r3, #0
}
 800a412:	4618      	mov	r0, r3
 800a414:	3770      	adds	r7, #112	; 0x70
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}
	...

0800a41c <__errno>:
 800a41c:	4b01      	ldr	r3, [pc, #4]	; (800a424 <__errno+0x8>)
 800a41e:	6818      	ldr	r0, [r3, #0]
 800a420:	4770      	bx	lr
 800a422:	bf00      	nop
 800a424:	20000074 	.word	0x20000074

0800a428 <__libc_init_array>:
 800a428:	b570      	push	{r4, r5, r6, lr}
 800a42a:	4d0d      	ldr	r5, [pc, #52]	; (800a460 <__libc_init_array+0x38>)
 800a42c:	4c0d      	ldr	r4, [pc, #52]	; (800a464 <__libc_init_array+0x3c>)
 800a42e:	1b64      	subs	r4, r4, r5
 800a430:	10a4      	asrs	r4, r4, #2
 800a432:	2600      	movs	r6, #0
 800a434:	42a6      	cmp	r6, r4
 800a436:	d109      	bne.n	800a44c <__libc_init_array+0x24>
 800a438:	4d0b      	ldr	r5, [pc, #44]	; (800a468 <__libc_init_array+0x40>)
 800a43a:	4c0c      	ldr	r4, [pc, #48]	; (800a46c <__libc_init_array+0x44>)
 800a43c:	f001 f824 	bl	800b488 <_init>
 800a440:	1b64      	subs	r4, r4, r5
 800a442:	10a4      	asrs	r4, r4, #2
 800a444:	2600      	movs	r6, #0
 800a446:	42a6      	cmp	r6, r4
 800a448:	d105      	bne.n	800a456 <__libc_init_array+0x2e>
 800a44a:	bd70      	pop	{r4, r5, r6, pc}
 800a44c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a450:	4798      	blx	r3
 800a452:	3601      	adds	r6, #1
 800a454:	e7ee      	b.n	800a434 <__libc_init_array+0xc>
 800a456:	f855 3b04 	ldr.w	r3, [r5], #4
 800a45a:	4798      	blx	r3
 800a45c:	3601      	adds	r6, #1
 800a45e:	e7f2      	b.n	800a446 <__libc_init_array+0x1e>
 800a460:	0800b7d0 	.word	0x0800b7d0
 800a464:	0800b7d0 	.word	0x0800b7d0
 800a468:	0800b7d0 	.word	0x0800b7d0
 800a46c:	0800b7d4 	.word	0x0800b7d4

0800a470 <memset>:
 800a470:	4402      	add	r2, r0
 800a472:	4603      	mov	r3, r0
 800a474:	4293      	cmp	r3, r2
 800a476:	d100      	bne.n	800a47a <memset+0xa>
 800a478:	4770      	bx	lr
 800a47a:	f803 1b01 	strb.w	r1, [r3], #1
 800a47e:	e7f9      	b.n	800a474 <memset+0x4>

0800a480 <iprintf>:
 800a480:	b40f      	push	{r0, r1, r2, r3}
 800a482:	4b0a      	ldr	r3, [pc, #40]	; (800a4ac <iprintf+0x2c>)
 800a484:	b513      	push	{r0, r1, r4, lr}
 800a486:	681c      	ldr	r4, [r3, #0]
 800a488:	b124      	cbz	r4, 800a494 <iprintf+0x14>
 800a48a:	69a3      	ldr	r3, [r4, #24]
 800a48c:	b913      	cbnz	r3, 800a494 <iprintf+0x14>
 800a48e:	4620      	mov	r0, r4
 800a490:	f000 fa5e 	bl	800a950 <__sinit>
 800a494:	ab05      	add	r3, sp, #20
 800a496:	9a04      	ldr	r2, [sp, #16]
 800a498:	68a1      	ldr	r1, [r4, #8]
 800a49a:	9301      	str	r3, [sp, #4]
 800a49c:	4620      	mov	r0, r4
 800a49e:	f000 fc67 	bl	800ad70 <_vfiprintf_r>
 800a4a2:	b002      	add	sp, #8
 800a4a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4a8:	b004      	add	sp, #16
 800a4aa:	4770      	bx	lr
 800a4ac:	20000074 	.word	0x20000074

0800a4b0 <_puts_r>:
 800a4b0:	b570      	push	{r4, r5, r6, lr}
 800a4b2:	460e      	mov	r6, r1
 800a4b4:	4605      	mov	r5, r0
 800a4b6:	b118      	cbz	r0, 800a4c0 <_puts_r+0x10>
 800a4b8:	6983      	ldr	r3, [r0, #24]
 800a4ba:	b90b      	cbnz	r3, 800a4c0 <_puts_r+0x10>
 800a4bc:	f000 fa48 	bl	800a950 <__sinit>
 800a4c0:	69ab      	ldr	r3, [r5, #24]
 800a4c2:	68ac      	ldr	r4, [r5, #8]
 800a4c4:	b913      	cbnz	r3, 800a4cc <_puts_r+0x1c>
 800a4c6:	4628      	mov	r0, r5
 800a4c8:	f000 fa42 	bl	800a950 <__sinit>
 800a4cc:	4b2c      	ldr	r3, [pc, #176]	; (800a580 <_puts_r+0xd0>)
 800a4ce:	429c      	cmp	r4, r3
 800a4d0:	d120      	bne.n	800a514 <_puts_r+0x64>
 800a4d2:	686c      	ldr	r4, [r5, #4]
 800a4d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4d6:	07db      	lsls	r3, r3, #31
 800a4d8:	d405      	bmi.n	800a4e6 <_puts_r+0x36>
 800a4da:	89a3      	ldrh	r3, [r4, #12]
 800a4dc:	0598      	lsls	r0, r3, #22
 800a4de:	d402      	bmi.n	800a4e6 <_puts_r+0x36>
 800a4e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4e2:	f000 fad3 	bl	800aa8c <__retarget_lock_acquire_recursive>
 800a4e6:	89a3      	ldrh	r3, [r4, #12]
 800a4e8:	0719      	lsls	r1, r3, #28
 800a4ea:	d51d      	bpl.n	800a528 <_puts_r+0x78>
 800a4ec:	6923      	ldr	r3, [r4, #16]
 800a4ee:	b1db      	cbz	r3, 800a528 <_puts_r+0x78>
 800a4f0:	3e01      	subs	r6, #1
 800a4f2:	68a3      	ldr	r3, [r4, #8]
 800a4f4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a4f8:	3b01      	subs	r3, #1
 800a4fa:	60a3      	str	r3, [r4, #8]
 800a4fc:	bb39      	cbnz	r1, 800a54e <_puts_r+0x9e>
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	da38      	bge.n	800a574 <_puts_r+0xc4>
 800a502:	4622      	mov	r2, r4
 800a504:	210a      	movs	r1, #10
 800a506:	4628      	mov	r0, r5
 800a508:	f000 f848 	bl	800a59c <__swbuf_r>
 800a50c:	3001      	adds	r0, #1
 800a50e:	d011      	beq.n	800a534 <_puts_r+0x84>
 800a510:	250a      	movs	r5, #10
 800a512:	e011      	b.n	800a538 <_puts_r+0x88>
 800a514:	4b1b      	ldr	r3, [pc, #108]	; (800a584 <_puts_r+0xd4>)
 800a516:	429c      	cmp	r4, r3
 800a518:	d101      	bne.n	800a51e <_puts_r+0x6e>
 800a51a:	68ac      	ldr	r4, [r5, #8]
 800a51c:	e7da      	b.n	800a4d4 <_puts_r+0x24>
 800a51e:	4b1a      	ldr	r3, [pc, #104]	; (800a588 <_puts_r+0xd8>)
 800a520:	429c      	cmp	r4, r3
 800a522:	bf08      	it	eq
 800a524:	68ec      	ldreq	r4, [r5, #12]
 800a526:	e7d5      	b.n	800a4d4 <_puts_r+0x24>
 800a528:	4621      	mov	r1, r4
 800a52a:	4628      	mov	r0, r5
 800a52c:	f000 f888 	bl	800a640 <__swsetup_r>
 800a530:	2800      	cmp	r0, #0
 800a532:	d0dd      	beq.n	800a4f0 <_puts_r+0x40>
 800a534:	f04f 35ff 	mov.w	r5, #4294967295
 800a538:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a53a:	07da      	lsls	r2, r3, #31
 800a53c:	d405      	bmi.n	800a54a <_puts_r+0x9a>
 800a53e:	89a3      	ldrh	r3, [r4, #12]
 800a540:	059b      	lsls	r3, r3, #22
 800a542:	d402      	bmi.n	800a54a <_puts_r+0x9a>
 800a544:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a546:	f000 faa2 	bl	800aa8e <__retarget_lock_release_recursive>
 800a54a:	4628      	mov	r0, r5
 800a54c:	bd70      	pop	{r4, r5, r6, pc}
 800a54e:	2b00      	cmp	r3, #0
 800a550:	da04      	bge.n	800a55c <_puts_r+0xac>
 800a552:	69a2      	ldr	r2, [r4, #24]
 800a554:	429a      	cmp	r2, r3
 800a556:	dc06      	bgt.n	800a566 <_puts_r+0xb6>
 800a558:	290a      	cmp	r1, #10
 800a55a:	d004      	beq.n	800a566 <_puts_r+0xb6>
 800a55c:	6823      	ldr	r3, [r4, #0]
 800a55e:	1c5a      	adds	r2, r3, #1
 800a560:	6022      	str	r2, [r4, #0]
 800a562:	7019      	strb	r1, [r3, #0]
 800a564:	e7c5      	b.n	800a4f2 <_puts_r+0x42>
 800a566:	4622      	mov	r2, r4
 800a568:	4628      	mov	r0, r5
 800a56a:	f000 f817 	bl	800a59c <__swbuf_r>
 800a56e:	3001      	adds	r0, #1
 800a570:	d1bf      	bne.n	800a4f2 <_puts_r+0x42>
 800a572:	e7df      	b.n	800a534 <_puts_r+0x84>
 800a574:	6823      	ldr	r3, [r4, #0]
 800a576:	250a      	movs	r5, #10
 800a578:	1c5a      	adds	r2, r3, #1
 800a57a:	6022      	str	r2, [r4, #0]
 800a57c:	701d      	strb	r5, [r3, #0]
 800a57e:	e7db      	b.n	800a538 <_puts_r+0x88>
 800a580:	0800b754 	.word	0x0800b754
 800a584:	0800b774 	.word	0x0800b774
 800a588:	0800b734 	.word	0x0800b734

0800a58c <puts>:
 800a58c:	4b02      	ldr	r3, [pc, #8]	; (800a598 <puts+0xc>)
 800a58e:	4601      	mov	r1, r0
 800a590:	6818      	ldr	r0, [r3, #0]
 800a592:	f7ff bf8d 	b.w	800a4b0 <_puts_r>
 800a596:	bf00      	nop
 800a598:	20000074 	.word	0x20000074

0800a59c <__swbuf_r>:
 800a59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a59e:	460e      	mov	r6, r1
 800a5a0:	4614      	mov	r4, r2
 800a5a2:	4605      	mov	r5, r0
 800a5a4:	b118      	cbz	r0, 800a5ae <__swbuf_r+0x12>
 800a5a6:	6983      	ldr	r3, [r0, #24]
 800a5a8:	b90b      	cbnz	r3, 800a5ae <__swbuf_r+0x12>
 800a5aa:	f000 f9d1 	bl	800a950 <__sinit>
 800a5ae:	4b21      	ldr	r3, [pc, #132]	; (800a634 <__swbuf_r+0x98>)
 800a5b0:	429c      	cmp	r4, r3
 800a5b2:	d12b      	bne.n	800a60c <__swbuf_r+0x70>
 800a5b4:	686c      	ldr	r4, [r5, #4]
 800a5b6:	69a3      	ldr	r3, [r4, #24]
 800a5b8:	60a3      	str	r3, [r4, #8]
 800a5ba:	89a3      	ldrh	r3, [r4, #12]
 800a5bc:	071a      	lsls	r2, r3, #28
 800a5be:	d52f      	bpl.n	800a620 <__swbuf_r+0x84>
 800a5c0:	6923      	ldr	r3, [r4, #16]
 800a5c2:	b36b      	cbz	r3, 800a620 <__swbuf_r+0x84>
 800a5c4:	6923      	ldr	r3, [r4, #16]
 800a5c6:	6820      	ldr	r0, [r4, #0]
 800a5c8:	1ac0      	subs	r0, r0, r3
 800a5ca:	6963      	ldr	r3, [r4, #20]
 800a5cc:	b2f6      	uxtb	r6, r6
 800a5ce:	4283      	cmp	r3, r0
 800a5d0:	4637      	mov	r7, r6
 800a5d2:	dc04      	bgt.n	800a5de <__swbuf_r+0x42>
 800a5d4:	4621      	mov	r1, r4
 800a5d6:	4628      	mov	r0, r5
 800a5d8:	f000 f926 	bl	800a828 <_fflush_r>
 800a5dc:	bb30      	cbnz	r0, 800a62c <__swbuf_r+0x90>
 800a5de:	68a3      	ldr	r3, [r4, #8]
 800a5e0:	3b01      	subs	r3, #1
 800a5e2:	60a3      	str	r3, [r4, #8]
 800a5e4:	6823      	ldr	r3, [r4, #0]
 800a5e6:	1c5a      	adds	r2, r3, #1
 800a5e8:	6022      	str	r2, [r4, #0]
 800a5ea:	701e      	strb	r6, [r3, #0]
 800a5ec:	6963      	ldr	r3, [r4, #20]
 800a5ee:	3001      	adds	r0, #1
 800a5f0:	4283      	cmp	r3, r0
 800a5f2:	d004      	beq.n	800a5fe <__swbuf_r+0x62>
 800a5f4:	89a3      	ldrh	r3, [r4, #12]
 800a5f6:	07db      	lsls	r3, r3, #31
 800a5f8:	d506      	bpl.n	800a608 <__swbuf_r+0x6c>
 800a5fa:	2e0a      	cmp	r6, #10
 800a5fc:	d104      	bne.n	800a608 <__swbuf_r+0x6c>
 800a5fe:	4621      	mov	r1, r4
 800a600:	4628      	mov	r0, r5
 800a602:	f000 f911 	bl	800a828 <_fflush_r>
 800a606:	b988      	cbnz	r0, 800a62c <__swbuf_r+0x90>
 800a608:	4638      	mov	r0, r7
 800a60a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a60c:	4b0a      	ldr	r3, [pc, #40]	; (800a638 <__swbuf_r+0x9c>)
 800a60e:	429c      	cmp	r4, r3
 800a610:	d101      	bne.n	800a616 <__swbuf_r+0x7a>
 800a612:	68ac      	ldr	r4, [r5, #8]
 800a614:	e7cf      	b.n	800a5b6 <__swbuf_r+0x1a>
 800a616:	4b09      	ldr	r3, [pc, #36]	; (800a63c <__swbuf_r+0xa0>)
 800a618:	429c      	cmp	r4, r3
 800a61a:	bf08      	it	eq
 800a61c:	68ec      	ldreq	r4, [r5, #12]
 800a61e:	e7ca      	b.n	800a5b6 <__swbuf_r+0x1a>
 800a620:	4621      	mov	r1, r4
 800a622:	4628      	mov	r0, r5
 800a624:	f000 f80c 	bl	800a640 <__swsetup_r>
 800a628:	2800      	cmp	r0, #0
 800a62a:	d0cb      	beq.n	800a5c4 <__swbuf_r+0x28>
 800a62c:	f04f 37ff 	mov.w	r7, #4294967295
 800a630:	e7ea      	b.n	800a608 <__swbuf_r+0x6c>
 800a632:	bf00      	nop
 800a634:	0800b754 	.word	0x0800b754
 800a638:	0800b774 	.word	0x0800b774
 800a63c:	0800b734 	.word	0x0800b734

0800a640 <__swsetup_r>:
 800a640:	4b32      	ldr	r3, [pc, #200]	; (800a70c <__swsetup_r+0xcc>)
 800a642:	b570      	push	{r4, r5, r6, lr}
 800a644:	681d      	ldr	r5, [r3, #0]
 800a646:	4606      	mov	r6, r0
 800a648:	460c      	mov	r4, r1
 800a64a:	b125      	cbz	r5, 800a656 <__swsetup_r+0x16>
 800a64c:	69ab      	ldr	r3, [r5, #24]
 800a64e:	b913      	cbnz	r3, 800a656 <__swsetup_r+0x16>
 800a650:	4628      	mov	r0, r5
 800a652:	f000 f97d 	bl	800a950 <__sinit>
 800a656:	4b2e      	ldr	r3, [pc, #184]	; (800a710 <__swsetup_r+0xd0>)
 800a658:	429c      	cmp	r4, r3
 800a65a:	d10f      	bne.n	800a67c <__swsetup_r+0x3c>
 800a65c:	686c      	ldr	r4, [r5, #4]
 800a65e:	89a3      	ldrh	r3, [r4, #12]
 800a660:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a664:	0719      	lsls	r1, r3, #28
 800a666:	d42c      	bmi.n	800a6c2 <__swsetup_r+0x82>
 800a668:	06dd      	lsls	r5, r3, #27
 800a66a:	d411      	bmi.n	800a690 <__swsetup_r+0x50>
 800a66c:	2309      	movs	r3, #9
 800a66e:	6033      	str	r3, [r6, #0]
 800a670:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a674:	81a3      	strh	r3, [r4, #12]
 800a676:	f04f 30ff 	mov.w	r0, #4294967295
 800a67a:	e03e      	b.n	800a6fa <__swsetup_r+0xba>
 800a67c:	4b25      	ldr	r3, [pc, #148]	; (800a714 <__swsetup_r+0xd4>)
 800a67e:	429c      	cmp	r4, r3
 800a680:	d101      	bne.n	800a686 <__swsetup_r+0x46>
 800a682:	68ac      	ldr	r4, [r5, #8]
 800a684:	e7eb      	b.n	800a65e <__swsetup_r+0x1e>
 800a686:	4b24      	ldr	r3, [pc, #144]	; (800a718 <__swsetup_r+0xd8>)
 800a688:	429c      	cmp	r4, r3
 800a68a:	bf08      	it	eq
 800a68c:	68ec      	ldreq	r4, [r5, #12]
 800a68e:	e7e6      	b.n	800a65e <__swsetup_r+0x1e>
 800a690:	0758      	lsls	r0, r3, #29
 800a692:	d512      	bpl.n	800a6ba <__swsetup_r+0x7a>
 800a694:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a696:	b141      	cbz	r1, 800a6aa <__swsetup_r+0x6a>
 800a698:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a69c:	4299      	cmp	r1, r3
 800a69e:	d002      	beq.n	800a6a6 <__swsetup_r+0x66>
 800a6a0:	4630      	mov	r0, r6
 800a6a2:	f000 fa5b 	bl	800ab5c <_free_r>
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	6363      	str	r3, [r4, #52]	; 0x34
 800a6aa:	89a3      	ldrh	r3, [r4, #12]
 800a6ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a6b0:	81a3      	strh	r3, [r4, #12]
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	6063      	str	r3, [r4, #4]
 800a6b6:	6923      	ldr	r3, [r4, #16]
 800a6b8:	6023      	str	r3, [r4, #0]
 800a6ba:	89a3      	ldrh	r3, [r4, #12]
 800a6bc:	f043 0308 	orr.w	r3, r3, #8
 800a6c0:	81a3      	strh	r3, [r4, #12]
 800a6c2:	6923      	ldr	r3, [r4, #16]
 800a6c4:	b94b      	cbnz	r3, 800a6da <__swsetup_r+0x9a>
 800a6c6:	89a3      	ldrh	r3, [r4, #12]
 800a6c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a6cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6d0:	d003      	beq.n	800a6da <__swsetup_r+0x9a>
 800a6d2:	4621      	mov	r1, r4
 800a6d4:	4630      	mov	r0, r6
 800a6d6:	f000 fa01 	bl	800aadc <__smakebuf_r>
 800a6da:	89a0      	ldrh	r0, [r4, #12]
 800a6dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a6e0:	f010 0301 	ands.w	r3, r0, #1
 800a6e4:	d00a      	beq.n	800a6fc <__swsetup_r+0xbc>
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	60a3      	str	r3, [r4, #8]
 800a6ea:	6963      	ldr	r3, [r4, #20]
 800a6ec:	425b      	negs	r3, r3
 800a6ee:	61a3      	str	r3, [r4, #24]
 800a6f0:	6923      	ldr	r3, [r4, #16]
 800a6f2:	b943      	cbnz	r3, 800a706 <__swsetup_r+0xc6>
 800a6f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a6f8:	d1ba      	bne.n	800a670 <__swsetup_r+0x30>
 800a6fa:	bd70      	pop	{r4, r5, r6, pc}
 800a6fc:	0781      	lsls	r1, r0, #30
 800a6fe:	bf58      	it	pl
 800a700:	6963      	ldrpl	r3, [r4, #20]
 800a702:	60a3      	str	r3, [r4, #8]
 800a704:	e7f4      	b.n	800a6f0 <__swsetup_r+0xb0>
 800a706:	2000      	movs	r0, #0
 800a708:	e7f7      	b.n	800a6fa <__swsetup_r+0xba>
 800a70a:	bf00      	nop
 800a70c:	20000074 	.word	0x20000074
 800a710:	0800b754 	.word	0x0800b754
 800a714:	0800b774 	.word	0x0800b774
 800a718:	0800b734 	.word	0x0800b734

0800a71c <__sflush_r>:
 800a71c:	898a      	ldrh	r2, [r1, #12]
 800a71e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a722:	4605      	mov	r5, r0
 800a724:	0710      	lsls	r0, r2, #28
 800a726:	460c      	mov	r4, r1
 800a728:	d458      	bmi.n	800a7dc <__sflush_r+0xc0>
 800a72a:	684b      	ldr	r3, [r1, #4]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	dc05      	bgt.n	800a73c <__sflush_r+0x20>
 800a730:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a732:	2b00      	cmp	r3, #0
 800a734:	dc02      	bgt.n	800a73c <__sflush_r+0x20>
 800a736:	2000      	movs	r0, #0
 800a738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a73c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a73e:	2e00      	cmp	r6, #0
 800a740:	d0f9      	beq.n	800a736 <__sflush_r+0x1a>
 800a742:	2300      	movs	r3, #0
 800a744:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a748:	682f      	ldr	r7, [r5, #0]
 800a74a:	602b      	str	r3, [r5, #0]
 800a74c:	d032      	beq.n	800a7b4 <__sflush_r+0x98>
 800a74e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a750:	89a3      	ldrh	r3, [r4, #12]
 800a752:	075a      	lsls	r2, r3, #29
 800a754:	d505      	bpl.n	800a762 <__sflush_r+0x46>
 800a756:	6863      	ldr	r3, [r4, #4]
 800a758:	1ac0      	subs	r0, r0, r3
 800a75a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a75c:	b10b      	cbz	r3, 800a762 <__sflush_r+0x46>
 800a75e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a760:	1ac0      	subs	r0, r0, r3
 800a762:	2300      	movs	r3, #0
 800a764:	4602      	mov	r2, r0
 800a766:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a768:	6a21      	ldr	r1, [r4, #32]
 800a76a:	4628      	mov	r0, r5
 800a76c:	47b0      	blx	r6
 800a76e:	1c43      	adds	r3, r0, #1
 800a770:	89a3      	ldrh	r3, [r4, #12]
 800a772:	d106      	bne.n	800a782 <__sflush_r+0x66>
 800a774:	6829      	ldr	r1, [r5, #0]
 800a776:	291d      	cmp	r1, #29
 800a778:	d82c      	bhi.n	800a7d4 <__sflush_r+0xb8>
 800a77a:	4a2a      	ldr	r2, [pc, #168]	; (800a824 <__sflush_r+0x108>)
 800a77c:	40ca      	lsrs	r2, r1
 800a77e:	07d6      	lsls	r6, r2, #31
 800a780:	d528      	bpl.n	800a7d4 <__sflush_r+0xb8>
 800a782:	2200      	movs	r2, #0
 800a784:	6062      	str	r2, [r4, #4]
 800a786:	04d9      	lsls	r1, r3, #19
 800a788:	6922      	ldr	r2, [r4, #16]
 800a78a:	6022      	str	r2, [r4, #0]
 800a78c:	d504      	bpl.n	800a798 <__sflush_r+0x7c>
 800a78e:	1c42      	adds	r2, r0, #1
 800a790:	d101      	bne.n	800a796 <__sflush_r+0x7a>
 800a792:	682b      	ldr	r3, [r5, #0]
 800a794:	b903      	cbnz	r3, 800a798 <__sflush_r+0x7c>
 800a796:	6560      	str	r0, [r4, #84]	; 0x54
 800a798:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a79a:	602f      	str	r7, [r5, #0]
 800a79c:	2900      	cmp	r1, #0
 800a79e:	d0ca      	beq.n	800a736 <__sflush_r+0x1a>
 800a7a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a7a4:	4299      	cmp	r1, r3
 800a7a6:	d002      	beq.n	800a7ae <__sflush_r+0x92>
 800a7a8:	4628      	mov	r0, r5
 800a7aa:	f000 f9d7 	bl	800ab5c <_free_r>
 800a7ae:	2000      	movs	r0, #0
 800a7b0:	6360      	str	r0, [r4, #52]	; 0x34
 800a7b2:	e7c1      	b.n	800a738 <__sflush_r+0x1c>
 800a7b4:	6a21      	ldr	r1, [r4, #32]
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	4628      	mov	r0, r5
 800a7ba:	47b0      	blx	r6
 800a7bc:	1c41      	adds	r1, r0, #1
 800a7be:	d1c7      	bne.n	800a750 <__sflush_r+0x34>
 800a7c0:	682b      	ldr	r3, [r5, #0]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d0c4      	beq.n	800a750 <__sflush_r+0x34>
 800a7c6:	2b1d      	cmp	r3, #29
 800a7c8:	d001      	beq.n	800a7ce <__sflush_r+0xb2>
 800a7ca:	2b16      	cmp	r3, #22
 800a7cc:	d101      	bne.n	800a7d2 <__sflush_r+0xb6>
 800a7ce:	602f      	str	r7, [r5, #0]
 800a7d0:	e7b1      	b.n	800a736 <__sflush_r+0x1a>
 800a7d2:	89a3      	ldrh	r3, [r4, #12]
 800a7d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7d8:	81a3      	strh	r3, [r4, #12]
 800a7da:	e7ad      	b.n	800a738 <__sflush_r+0x1c>
 800a7dc:	690f      	ldr	r7, [r1, #16]
 800a7de:	2f00      	cmp	r7, #0
 800a7e0:	d0a9      	beq.n	800a736 <__sflush_r+0x1a>
 800a7e2:	0793      	lsls	r3, r2, #30
 800a7e4:	680e      	ldr	r6, [r1, #0]
 800a7e6:	bf08      	it	eq
 800a7e8:	694b      	ldreq	r3, [r1, #20]
 800a7ea:	600f      	str	r7, [r1, #0]
 800a7ec:	bf18      	it	ne
 800a7ee:	2300      	movne	r3, #0
 800a7f0:	eba6 0807 	sub.w	r8, r6, r7
 800a7f4:	608b      	str	r3, [r1, #8]
 800a7f6:	f1b8 0f00 	cmp.w	r8, #0
 800a7fa:	dd9c      	ble.n	800a736 <__sflush_r+0x1a>
 800a7fc:	6a21      	ldr	r1, [r4, #32]
 800a7fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a800:	4643      	mov	r3, r8
 800a802:	463a      	mov	r2, r7
 800a804:	4628      	mov	r0, r5
 800a806:	47b0      	blx	r6
 800a808:	2800      	cmp	r0, #0
 800a80a:	dc06      	bgt.n	800a81a <__sflush_r+0xfe>
 800a80c:	89a3      	ldrh	r3, [r4, #12]
 800a80e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a812:	81a3      	strh	r3, [r4, #12]
 800a814:	f04f 30ff 	mov.w	r0, #4294967295
 800a818:	e78e      	b.n	800a738 <__sflush_r+0x1c>
 800a81a:	4407      	add	r7, r0
 800a81c:	eba8 0800 	sub.w	r8, r8, r0
 800a820:	e7e9      	b.n	800a7f6 <__sflush_r+0xda>
 800a822:	bf00      	nop
 800a824:	20400001 	.word	0x20400001

0800a828 <_fflush_r>:
 800a828:	b538      	push	{r3, r4, r5, lr}
 800a82a:	690b      	ldr	r3, [r1, #16]
 800a82c:	4605      	mov	r5, r0
 800a82e:	460c      	mov	r4, r1
 800a830:	b913      	cbnz	r3, 800a838 <_fflush_r+0x10>
 800a832:	2500      	movs	r5, #0
 800a834:	4628      	mov	r0, r5
 800a836:	bd38      	pop	{r3, r4, r5, pc}
 800a838:	b118      	cbz	r0, 800a842 <_fflush_r+0x1a>
 800a83a:	6983      	ldr	r3, [r0, #24]
 800a83c:	b90b      	cbnz	r3, 800a842 <_fflush_r+0x1a>
 800a83e:	f000 f887 	bl	800a950 <__sinit>
 800a842:	4b14      	ldr	r3, [pc, #80]	; (800a894 <_fflush_r+0x6c>)
 800a844:	429c      	cmp	r4, r3
 800a846:	d11b      	bne.n	800a880 <_fflush_r+0x58>
 800a848:	686c      	ldr	r4, [r5, #4]
 800a84a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d0ef      	beq.n	800a832 <_fflush_r+0xa>
 800a852:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a854:	07d0      	lsls	r0, r2, #31
 800a856:	d404      	bmi.n	800a862 <_fflush_r+0x3a>
 800a858:	0599      	lsls	r1, r3, #22
 800a85a:	d402      	bmi.n	800a862 <_fflush_r+0x3a>
 800a85c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a85e:	f000 f915 	bl	800aa8c <__retarget_lock_acquire_recursive>
 800a862:	4628      	mov	r0, r5
 800a864:	4621      	mov	r1, r4
 800a866:	f7ff ff59 	bl	800a71c <__sflush_r>
 800a86a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a86c:	07da      	lsls	r2, r3, #31
 800a86e:	4605      	mov	r5, r0
 800a870:	d4e0      	bmi.n	800a834 <_fflush_r+0xc>
 800a872:	89a3      	ldrh	r3, [r4, #12]
 800a874:	059b      	lsls	r3, r3, #22
 800a876:	d4dd      	bmi.n	800a834 <_fflush_r+0xc>
 800a878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a87a:	f000 f908 	bl	800aa8e <__retarget_lock_release_recursive>
 800a87e:	e7d9      	b.n	800a834 <_fflush_r+0xc>
 800a880:	4b05      	ldr	r3, [pc, #20]	; (800a898 <_fflush_r+0x70>)
 800a882:	429c      	cmp	r4, r3
 800a884:	d101      	bne.n	800a88a <_fflush_r+0x62>
 800a886:	68ac      	ldr	r4, [r5, #8]
 800a888:	e7df      	b.n	800a84a <_fflush_r+0x22>
 800a88a:	4b04      	ldr	r3, [pc, #16]	; (800a89c <_fflush_r+0x74>)
 800a88c:	429c      	cmp	r4, r3
 800a88e:	bf08      	it	eq
 800a890:	68ec      	ldreq	r4, [r5, #12]
 800a892:	e7da      	b.n	800a84a <_fflush_r+0x22>
 800a894:	0800b754 	.word	0x0800b754
 800a898:	0800b774 	.word	0x0800b774
 800a89c:	0800b734 	.word	0x0800b734

0800a8a0 <std>:
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	b510      	push	{r4, lr}
 800a8a4:	4604      	mov	r4, r0
 800a8a6:	e9c0 3300 	strd	r3, r3, [r0]
 800a8aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a8ae:	6083      	str	r3, [r0, #8]
 800a8b0:	8181      	strh	r1, [r0, #12]
 800a8b2:	6643      	str	r3, [r0, #100]	; 0x64
 800a8b4:	81c2      	strh	r2, [r0, #14]
 800a8b6:	6183      	str	r3, [r0, #24]
 800a8b8:	4619      	mov	r1, r3
 800a8ba:	2208      	movs	r2, #8
 800a8bc:	305c      	adds	r0, #92	; 0x5c
 800a8be:	f7ff fdd7 	bl	800a470 <memset>
 800a8c2:	4b05      	ldr	r3, [pc, #20]	; (800a8d8 <std+0x38>)
 800a8c4:	6263      	str	r3, [r4, #36]	; 0x24
 800a8c6:	4b05      	ldr	r3, [pc, #20]	; (800a8dc <std+0x3c>)
 800a8c8:	62a3      	str	r3, [r4, #40]	; 0x28
 800a8ca:	4b05      	ldr	r3, [pc, #20]	; (800a8e0 <std+0x40>)
 800a8cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a8ce:	4b05      	ldr	r3, [pc, #20]	; (800a8e4 <std+0x44>)
 800a8d0:	6224      	str	r4, [r4, #32]
 800a8d2:	6323      	str	r3, [r4, #48]	; 0x30
 800a8d4:	bd10      	pop	{r4, pc}
 800a8d6:	bf00      	nop
 800a8d8:	0800b319 	.word	0x0800b319
 800a8dc:	0800b33b 	.word	0x0800b33b
 800a8e0:	0800b373 	.word	0x0800b373
 800a8e4:	0800b397 	.word	0x0800b397

0800a8e8 <_cleanup_r>:
 800a8e8:	4901      	ldr	r1, [pc, #4]	; (800a8f0 <_cleanup_r+0x8>)
 800a8ea:	f000 b8af 	b.w	800aa4c <_fwalk_reent>
 800a8ee:	bf00      	nop
 800a8f0:	0800a829 	.word	0x0800a829

0800a8f4 <__sfmoreglue>:
 800a8f4:	b570      	push	{r4, r5, r6, lr}
 800a8f6:	2268      	movs	r2, #104	; 0x68
 800a8f8:	1e4d      	subs	r5, r1, #1
 800a8fa:	4355      	muls	r5, r2
 800a8fc:	460e      	mov	r6, r1
 800a8fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a902:	f000 f997 	bl	800ac34 <_malloc_r>
 800a906:	4604      	mov	r4, r0
 800a908:	b140      	cbz	r0, 800a91c <__sfmoreglue+0x28>
 800a90a:	2100      	movs	r1, #0
 800a90c:	e9c0 1600 	strd	r1, r6, [r0]
 800a910:	300c      	adds	r0, #12
 800a912:	60a0      	str	r0, [r4, #8]
 800a914:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a918:	f7ff fdaa 	bl	800a470 <memset>
 800a91c:	4620      	mov	r0, r4
 800a91e:	bd70      	pop	{r4, r5, r6, pc}

0800a920 <__sfp_lock_acquire>:
 800a920:	4801      	ldr	r0, [pc, #4]	; (800a928 <__sfp_lock_acquire+0x8>)
 800a922:	f000 b8b3 	b.w	800aa8c <__retarget_lock_acquire_recursive>
 800a926:	bf00      	nop
 800a928:	20000595 	.word	0x20000595

0800a92c <__sfp_lock_release>:
 800a92c:	4801      	ldr	r0, [pc, #4]	; (800a934 <__sfp_lock_release+0x8>)
 800a92e:	f000 b8ae 	b.w	800aa8e <__retarget_lock_release_recursive>
 800a932:	bf00      	nop
 800a934:	20000595 	.word	0x20000595

0800a938 <__sinit_lock_acquire>:
 800a938:	4801      	ldr	r0, [pc, #4]	; (800a940 <__sinit_lock_acquire+0x8>)
 800a93a:	f000 b8a7 	b.w	800aa8c <__retarget_lock_acquire_recursive>
 800a93e:	bf00      	nop
 800a940:	20000596 	.word	0x20000596

0800a944 <__sinit_lock_release>:
 800a944:	4801      	ldr	r0, [pc, #4]	; (800a94c <__sinit_lock_release+0x8>)
 800a946:	f000 b8a2 	b.w	800aa8e <__retarget_lock_release_recursive>
 800a94a:	bf00      	nop
 800a94c:	20000596 	.word	0x20000596

0800a950 <__sinit>:
 800a950:	b510      	push	{r4, lr}
 800a952:	4604      	mov	r4, r0
 800a954:	f7ff fff0 	bl	800a938 <__sinit_lock_acquire>
 800a958:	69a3      	ldr	r3, [r4, #24]
 800a95a:	b11b      	cbz	r3, 800a964 <__sinit+0x14>
 800a95c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a960:	f7ff bff0 	b.w	800a944 <__sinit_lock_release>
 800a964:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a968:	6523      	str	r3, [r4, #80]	; 0x50
 800a96a:	4b13      	ldr	r3, [pc, #76]	; (800a9b8 <__sinit+0x68>)
 800a96c:	4a13      	ldr	r2, [pc, #76]	; (800a9bc <__sinit+0x6c>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	62a2      	str	r2, [r4, #40]	; 0x28
 800a972:	42a3      	cmp	r3, r4
 800a974:	bf04      	itt	eq
 800a976:	2301      	moveq	r3, #1
 800a978:	61a3      	streq	r3, [r4, #24]
 800a97a:	4620      	mov	r0, r4
 800a97c:	f000 f820 	bl	800a9c0 <__sfp>
 800a980:	6060      	str	r0, [r4, #4]
 800a982:	4620      	mov	r0, r4
 800a984:	f000 f81c 	bl	800a9c0 <__sfp>
 800a988:	60a0      	str	r0, [r4, #8]
 800a98a:	4620      	mov	r0, r4
 800a98c:	f000 f818 	bl	800a9c0 <__sfp>
 800a990:	2200      	movs	r2, #0
 800a992:	60e0      	str	r0, [r4, #12]
 800a994:	2104      	movs	r1, #4
 800a996:	6860      	ldr	r0, [r4, #4]
 800a998:	f7ff ff82 	bl	800a8a0 <std>
 800a99c:	68a0      	ldr	r0, [r4, #8]
 800a99e:	2201      	movs	r2, #1
 800a9a0:	2109      	movs	r1, #9
 800a9a2:	f7ff ff7d 	bl	800a8a0 <std>
 800a9a6:	68e0      	ldr	r0, [r4, #12]
 800a9a8:	2202      	movs	r2, #2
 800a9aa:	2112      	movs	r1, #18
 800a9ac:	f7ff ff78 	bl	800a8a0 <std>
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	61a3      	str	r3, [r4, #24]
 800a9b4:	e7d2      	b.n	800a95c <__sinit+0xc>
 800a9b6:	bf00      	nop
 800a9b8:	0800b730 	.word	0x0800b730
 800a9bc:	0800a8e9 	.word	0x0800a8e9

0800a9c0 <__sfp>:
 800a9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9c2:	4607      	mov	r7, r0
 800a9c4:	f7ff ffac 	bl	800a920 <__sfp_lock_acquire>
 800a9c8:	4b1e      	ldr	r3, [pc, #120]	; (800aa44 <__sfp+0x84>)
 800a9ca:	681e      	ldr	r6, [r3, #0]
 800a9cc:	69b3      	ldr	r3, [r6, #24]
 800a9ce:	b913      	cbnz	r3, 800a9d6 <__sfp+0x16>
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	f7ff ffbd 	bl	800a950 <__sinit>
 800a9d6:	3648      	adds	r6, #72	; 0x48
 800a9d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a9dc:	3b01      	subs	r3, #1
 800a9de:	d503      	bpl.n	800a9e8 <__sfp+0x28>
 800a9e0:	6833      	ldr	r3, [r6, #0]
 800a9e2:	b30b      	cbz	r3, 800aa28 <__sfp+0x68>
 800a9e4:	6836      	ldr	r6, [r6, #0]
 800a9e6:	e7f7      	b.n	800a9d8 <__sfp+0x18>
 800a9e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a9ec:	b9d5      	cbnz	r5, 800aa24 <__sfp+0x64>
 800a9ee:	4b16      	ldr	r3, [pc, #88]	; (800aa48 <__sfp+0x88>)
 800a9f0:	60e3      	str	r3, [r4, #12]
 800a9f2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a9f6:	6665      	str	r5, [r4, #100]	; 0x64
 800a9f8:	f000 f847 	bl	800aa8a <__retarget_lock_init_recursive>
 800a9fc:	f7ff ff96 	bl	800a92c <__sfp_lock_release>
 800aa00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800aa04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800aa08:	6025      	str	r5, [r4, #0]
 800aa0a:	61a5      	str	r5, [r4, #24]
 800aa0c:	2208      	movs	r2, #8
 800aa0e:	4629      	mov	r1, r5
 800aa10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800aa14:	f7ff fd2c 	bl	800a470 <memset>
 800aa18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800aa1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800aa20:	4620      	mov	r0, r4
 800aa22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa24:	3468      	adds	r4, #104	; 0x68
 800aa26:	e7d9      	b.n	800a9dc <__sfp+0x1c>
 800aa28:	2104      	movs	r1, #4
 800aa2a:	4638      	mov	r0, r7
 800aa2c:	f7ff ff62 	bl	800a8f4 <__sfmoreglue>
 800aa30:	4604      	mov	r4, r0
 800aa32:	6030      	str	r0, [r6, #0]
 800aa34:	2800      	cmp	r0, #0
 800aa36:	d1d5      	bne.n	800a9e4 <__sfp+0x24>
 800aa38:	f7ff ff78 	bl	800a92c <__sfp_lock_release>
 800aa3c:	230c      	movs	r3, #12
 800aa3e:	603b      	str	r3, [r7, #0]
 800aa40:	e7ee      	b.n	800aa20 <__sfp+0x60>
 800aa42:	bf00      	nop
 800aa44:	0800b730 	.word	0x0800b730
 800aa48:	ffff0001 	.word	0xffff0001

0800aa4c <_fwalk_reent>:
 800aa4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa50:	4606      	mov	r6, r0
 800aa52:	4688      	mov	r8, r1
 800aa54:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800aa58:	2700      	movs	r7, #0
 800aa5a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa5e:	f1b9 0901 	subs.w	r9, r9, #1
 800aa62:	d505      	bpl.n	800aa70 <_fwalk_reent+0x24>
 800aa64:	6824      	ldr	r4, [r4, #0]
 800aa66:	2c00      	cmp	r4, #0
 800aa68:	d1f7      	bne.n	800aa5a <_fwalk_reent+0xe>
 800aa6a:	4638      	mov	r0, r7
 800aa6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa70:	89ab      	ldrh	r3, [r5, #12]
 800aa72:	2b01      	cmp	r3, #1
 800aa74:	d907      	bls.n	800aa86 <_fwalk_reent+0x3a>
 800aa76:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa7a:	3301      	adds	r3, #1
 800aa7c:	d003      	beq.n	800aa86 <_fwalk_reent+0x3a>
 800aa7e:	4629      	mov	r1, r5
 800aa80:	4630      	mov	r0, r6
 800aa82:	47c0      	blx	r8
 800aa84:	4307      	orrs	r7, r0
 800aa86:	3568      	adds	r5, #104	; 0x68
 800aa88:	e7e9      	b.n	800aa5e <_fwalk_reent+0x12>

0800aa8a <__retarget_lock_init_recursive>:
 800aa8a:	4770      	bx	lr

0800aa8c <__retarget_lock_acquire_recursive>:
 800aa8c:	4770      	bx	lr

0800aa8e <__retarget_lock_release_recursive>:
 800aa8e:	4770      	bx	lr

0800aa90 <__swhatbuf_r>:
 800aa90:	b570      	push	{r4, r5, r6, lr}
 800aa92:	460e      	mov	r6, r1
 800aa94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa98:	2900      	cmp	r1, #0
 800aa9a:	b096      	sub	sp, #88	; 0x58
 800aa9c:	4614      	mov	r4, r2
 800aa9e:	461d      	mov	r5, r3
 800aaa0:	da08      	bge.n	800aab4 <__swhatbuf_r+0x24>
 800aaa2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	602a      	str	r2, [r5, #0]
 800aaaa:	061a      	lsls	r2, r3, #24
 800aaac:	d410      	bmi.n	800aad0 <__swhatbuf_r+0x40>
 800aaae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aab2:	e00e      	b.n	800aad2 <__swhatbuf_r+0x42>
 800aab4:	466a      	mov	r2, sp
 800aab6:	f000 fc95 	bl	800b3e4 <_fstat_r>
 800aaba:	2800      	cmp	r0, #0
 800aabc:	dbf1      	blt.n	800aaa2 <__swhatbuf_r+0x12>
 800aabe:	9a01      	ldr	r2, [sp, #4]
 800aac0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800aac4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800aac8:	425a      	negs	r2, r3
 800aaca:	415a      	adcs	r2, r3
 800aacc:	602a      	str	r2, [r5, #0]
 800aace:	e7ee      	b.n	800aaae <__swhatbuf_r+0x1e>
 800aad0:	2340      	movs	r3, #64	; 0x40
 800aad2:	2000      	movs	r0, #0
 800aad4:	6023      	str	r3, [r4, #0]
 800aad6:	b016      	add	sp, #88	; 0x58
 800aad8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800aadc <__smakebuf_r>:
 800aadc:	898b      	ldrh	r3, [r1, #12]
 800aade:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aae0:	079d      	lsls	r5, r3, #30
 800aae2:	4606      	mov	r6, r0
 800aae4:	460c      	mov	r4, r1
 800aae6:	d507      	bpl.n	800aaf8 <__smakebuf_r+0x1c>
 800aae8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aaec:	6023      	str	r3, [r4, #0]
 800aaee:	6123      	str	r3, [r4, #16]
 800aaf0:	2301      	movs	r3, #1
 800aaf2:	6163      	str	r3, [r4, #20]
 800aaf4:	b002      	add	sp, #8
 800aaf6:	bd70      	pop	{r4, r5, r6, pc}
 800aaf8:	ab01      	add	r3, sp, #4
 800aafa:	466a      	mov	r2, sp
 800aafc:	f7ff ffc8 	bl	800aa90 <__swhatbuf_r>
 800ab00:	9900      	ldr	r1, [sp, #0]
 800ab02:	4605      	mov	r5, r0
 800ab04:	4630      	mov	r0, r6
 800ab06:	f000 f895 	bl	800ac34 <_malloc_r>
 800ab0a:	b948      	cbnz	r0, 800ab20 <__smakebuf_r+0x44>
 800ab0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab10:	059a      	lsls	r2, r3, #22
 800ab12:	d4ef      	bmi.n	800aaf4 <__smakebuf_r+0x18>
 800ab14:	f023 0303 	bic.w	r3, r3, #3
 800ab18:	f043 0302 	orr.w	r3, r3, #2
 800ab1c:	81a3      	strh	r3, [r4, #12]
 800ab1e:	e7e3      	b.n	800aae8 <__smakebuf_r+0xc>
 800ab20:	4b0d      	ldr	r3, [pc, #52]	; (800ab58 <__smakebuf_r+0x7c>)
 800ab22:	62b3      	str	r3, [r6, #40]	; 0x28
 800ab24:	89a3      	ldrh	r3, [r4, #12]
 800ab26:	6020      	str	r0, [r4, #0]
 800ab28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab2c:	81a3      	strh	r3, [r4, #12]
 800ab2e:	9b00      	ldr	r3, [sp, #0]
 800ab30:	6163      	str	r3, [r4, #20]
 800ab32:	9b01      	ldr	r3, [sp, #4]
 800ab34:	6120      	str	r0, [r4, #16]
 800ab36:	b15b      	cbz	r3, 800ab50 <__smakebuf_r+0x74>
 800ab38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab3c:	4630      	mov	r0, r6
 800ab3e:	f000 fc63 	bl	800b408 <_isatty_r>
 800ab42:	b128      	cbz	r0, 800ab50 <__smakebuf_r+0x74>
 800ab44:	89a3      	ldrh	r3, [r4, #12]
 800ab46:	f023 0303 	bic.w	r3, r3, #3
 800ab4a:	f043 0301 	orr.w	r3, r3, #1
 800ab4e:	81a3      	strh	r3, [r4, #12]
 800ab50:	89a0      	ldrh	r0, [r4, #12]
 800ab52:	4305      	orrs	r5, r0
 800ab54:	81a5      	strh	r5, [r4, #12]
 800ab56:	e7cd      	b.n	800aaf4 <__smakebuf_r+0x18>
 800ab58:	0800a8e9 	.word	0x0800a8e9

0800ab5c <_free_r>:
 800ab5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ab5e:	2900      	cmp	r1, #0
 800ab60:	d044      	beq.n	800abec <_free_r+0x90>
 800ab62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab66:	9001      	str	r0, [sp, #4]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	f1a1 0404 	sub.w	r4, r1, #4
 800ab6e:	bfb8      	it	lt
 800ab70:	18e4      	addlt	r4, r4, r3
 800ab72:	f000 fc6b 	bl	800b44c <__malloc_lock>
 800ab76:	4a1e      	ldr	r2, [pc, #120]	; (800abf0 <_free_r+0x94>)
 800ab78:	9801      	ldr	r0, [sp, #4]
 800ab7a:	6813      	ldr	r3, [r2, #0]
 800ab7c:	b933      	cbnz	r3, 800ab8c <_free_r+0x30>
 800ab7e:	6063      	str	r3, [r4, #4]
 800ab80:	6014      	str	r4, [r2, #0]
 800ab82:	b003      	add	sp, #12
 800ab84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab88:	f000 bc66 	b.w	800b458 <__malloc_unlock>
 800ab8c:	42a3      	cmp	r3, r4
 800ab8e:	d908      	bls.n	800aba2 <_free_r+0x46>
 800ab90:	6825      	ldr	r5, [r4, #0]
 800ab92:	1961      	adds	r1, r4, r5
 800ab94:	428b      	cmp	r3, r1
 800ab96:	bf01      	itttt	eq
 800ab98:	6819      	ldreq	r1, [r3, #0]
 800ab9a:	685b      	ldreq	r3, [r3, #4]
 800ab9c:	1949      	addeq	r1, r1, r5
 800ab9e:	6021      	streq	r1, [r4, #0]
 800aba0:	e7ed      	b.n	800ab7e <_free_r+0x22>
 800aba2:	461a      	mov	r2, r3
 800aba4:	685b      	ldr	r3, [r3, #4]
 800aba6:	b10b      	cbz	r3, 800abac <_free_r+0x50>
 800aba8:	42a3      	cmp	r3, r4
 800abaa:	d9fa      	bls.n	800aba2 <_free_r+0x46>
 800abac:	6811      	ldr	r1, [r2, #0]
 800abae:	1855      	adds	r5, r2, r1
 800abb0:	42a5      	cmp	r5, r4
 800abb2:	d10b      	bne.n	800abcc <_free_r+0x70>
 800abb4:	6824      	ldr	r4, [r4, #0]
 800abb6:	4421      	add	r1, r4
 800abb8:	1854      	adds	r4, r2, r1
 800abba:	42a3      	cmp	r3, r4
 800abbc:	6011      	str	r1, [r2, #0]
 800abbe:	d1e0      	bne.n	800ab82 <_free_r+0x26>
 800abc0:	681c      	ldr	r4, [r3, #0]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	6053      	str	r3, [r2, #4]
 800abc6:	4421      	add	r1, r4
 800abc8:	6011      	str	r1, [r2, #0]
 800abca:	e7da      	b.n	800ab82 <_free_r+0x26>
 800abcc:	d902      	bls.n	800abd4 <_free_r+0x78>
 800abce:	230c      	movs	r3, #12
 800abd0:	6003      	str	r3, [r0, #0]
 800abd2:	e7d6      	b.n	800ab82 <_free_r+0x26>
 800abd4:	6825      	ldr	r5, [r4, #0]
 800abd6:	1961      	adds	r1, r4, r5
 800abd8:	428b      	cmp	r3, r1
 800abda:	bf04      	itt	eq
 800abdc:	6819      	ldreq	r1, [r3, #0]
 800abde:	685b      	ldreq	r3, [r3, #4]
 800abe0:	6063      	str	r3, [r4, #4]
 800abe2:	bf04      	itt	eq
 800abe4:	1949      	addeq	r1, r1, r5
 800abe6:	6021      	streq	r1, [r4, #0]
 800abe8:	6054      	str	r4, [r2, #4]
 800abea:	e7ca      	b.n	800ab82 <_free_r+0x26>
 800abec:	b003      	add	sp, #12
 800abee:	bd30      	pop	{r4, r5, pc}
 800abf0:	20000598 	.word	0x20000598

0800abf4 <sbrk_aligned>:
 800abf4:	b570      	push	{r4, r5, r6, lr}
 800abf6:	4e0e      	ldr	r6, [pc, #56]	; (800ac30 <sbrk_aligned+0x3c>)
 800abf8:	460c      	mov	r4, r1
 800abfa:	6831      	ldr	r1, [r6, #0]
 800abfc:	4605      	mov	r5, r0
 800abfe:	b911      	cbnz	r1, 800ac06 <sbrk_aligned+0x12>
 800ac00:	f000 fb7a 	bl	800b2f8 <_sbrk_r>
 800ac04:	6030      	str	r0, [r6, #0]
 800ac06:	4621      	mov	r1, r4
 800ac08:	4628      	mov	r0, r5
 800ac0a:	f000 fb75 	bl	800b2f8 <_sbrk_r>
 800ac0e:	1c43      	adds	r3, r0, #1
 800ac10:	d00a      	beq.n	800ac28 <sbrk_aligned+0x34>
 800ac12:	1cc4      	adds	r4, r0, #3
 800ac14:	f024 0403 	bic.w	r4, r4, #3
 800ac18:	42a0      	cmp	r0, r4
 800ac1a:	d007      	beq.n	800ac2c <sbrk_aligned+0x38>
 800ac1c:	1a21      	subs	r1, r4, r0
 800ac1e:	4628      	mov	r0, r5
 800ac20:	f000 fb6a 	bl	800b2f8 <_sbrk_r>
 800ac24:	3001      	adds	r0, #1
 800ac26:	d101      	bne.n	800ac2c <sbrk_aligned+0x38>
 800ac28:	f04f 34ff 	mov.w	r4, #4294967295
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	bd70      	pop	{r4, r5, r6, pc}
 800ac30:	2000059c 	.word	0x2000059c

0800ac34 <_malloc_r>:
 800ac34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac38:	1ccd      	adds	r5, r1, #3
 800ac3a:	f025 0503 	bic.w	r5, r5, #3
 800ac3e:	3508      	adds	r5, #8
 800ac40:	2d0c      	cmp	r5, #12
 800ac42:	bf38      	it	cc
 800ac44:	250c      	movcc	r5, #12
 800ac46:	2d00      	cmp	r5, #0
 800ac48:	4607      	mov	r7, r0
 800ac4a:	db01      	blt.n	800ac50 <_malloc_r+0x1c>
 800ac4c:	42a9      	cmp	r1, r5
 800ac4e:	d905      	bls.n	800ac5c <_malloc_r+0x28>
 800ac50:	230c      	movs	r3, #12
 800ac52:	603b      	str	r3, [r7, #0]
 800ac54:	2600      	movs	r6, #0
 800ac56:	4630      	mov	r0, r6
 800ac58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac5c:	4e2e      	ldr	r6, [pc, #184]	; (800ad18 <_malloc_r+0xe4>)
 800ac5e:	f000 fbf5 	bl	800b44c <__malloc_lock>
 800ac62:	6833      	ldr	r3, [r6, #0]
 800ac64:	461c      	mov	r4, r3
 800ac66:	bb34      	cbnz	r4, 800acb6 <_malloc_r+0x82>
 800ac68:	4629      	mov	r1, r5
 800ac6a:	4638      	mov	r0, r7
 800ac6c:	f7ff ffc2 	bl	800abf4 <sbrk_aligned>
 800ac70:	1c43      	adds	r3, r0, #1
 800ac72:	4604      	mov	r4, r0
 800ac74:	d14d      	bne.n	800ad12 <_malloc_r+0xde>
 800ac76:	6834      	ldr	r4, [r6, #0]
 800ac78:	4626      	mov	r6, r4
 800ac7a:	2e00      	cmp	r6, #0
 800ac7c:	d140      	bne.n	800ad00 <_malloc_r+0xcc>
 800ac7e:	6823      	ldr	r3, [r4, #0]
 800ac80:	4631      	mov	r1, r6
 800ac82:	4638      	mov	r0, r7
 800ac84:	eb04 0803 	add.w	r8, r4, r3
 800ac88:	f000 fb36 	bl	800b2f8 <_sbrk_r>
 800ac8c:	4580      	cmp	r8, r0
 800ac8e:	d13a      	bne.n	800ad06 <_malloc_r+0xd2>
 800ac90:	6821      	ldr	r1, [r4, #0]
 800ac92:	3503      	adds	r5, #3
 800ac94:	1a6d      	subs	r5, r5, r1
 800ac96:	f025 0503 	bic.w	r5, r5, #3
 800ac9a:	3508      	adds	r5, #8
 800ac9c:	2d0c      	cmp	r5, #12
 800ac9e:	bf38      	it	cc
 800aca0:	250c      	movcc	r5, #12
 800aca2:	4629      	mov	r1, r5
 800aca4:	4638      	mov	r0, r7
 800aca6:	f7ff ffa5 	bl	800abf4 <sbrk_aligned>
 800acaa:	3001      	adds	r0, #1
 800acac:	d02b      	beq.n	800ad06 <_malloc_r+0xd2>
 800acae:	6823      	ldr	r3, [r4, #0]
 800acb0:	442b      	add	r3, r5
 800acb2:	6023      	str	r3, [r4, #0]
 800acb4:	e00e      	b.n	800acd4 <_malloc_r+0xa0>
 800acb6:	6822      	ldr	r2, [r4, #0]
 800acb8:	1b52      	subs	r2, r2, r5
 800acba:	d41e      	bmi.n	800acfa <_malloc_r+0xc6>
 800acbc:	2a0b      	cmp	r2, #11
 800acbe:	d916      	bls.n	800acee <_malloc_r+0xba>
 800acc0:	1961      	adds	r1, r4, r5
 800acc2:	42a3      	cmp	r3, r4
 800acc4:	6025      	str	r5, [r4, #0]
 800acc6:	bf18      	it	ne
 800acc8:	6059      	strne	r1, [r3, #4]
 800acca:	6863      	ldr	r3, [r4, #4]
 800accc:	bf08      	it	eq
 800acce:	6031      	streq	r1, [r6, #0]
 800acd0:	5162      	str	r2, [r4, r5]
 800acd2:	604b      	str	r3, [r1, #4]
 800acd4:	4638      	mov	r0, r7
 800acd6:	f104 060b 	add.w	r6, r4, #11
 800acda:	f000 fbbd 	bl	800b458 <__malloc_unlock>
 800acde:	f026 0607 	bic.w	r6, r6, #7
 800ace2:	1d23      	adds	r3, r4, #4
 800ace4:	1af2      	subs	r2, r6, r3
 800ace6:	d0b6      	beq.n	800ac56 <_malloc_r+0x22>
 800ace8:	1b9b      	subs	r3, r3, r6
 800acea:	50a3      	str	r3, [r4, r2]
 800acec:	e7b3      	b.n	800ac56 <_malloc_r+0x22>
 800acee:	6862      	ldr	r2, [r4, #4]
 800acf0:	42a3      	cmp	r3, r4
 800acf2:	bf0c      	ite	eq
 800acf4:	6032      	streq	r2, [r6, #0]
 800acf6:	605a      	strne	r2, [r3, #4]
 800acf8:	e7ec      	b.n	800acd4 <_malloc_r+0xa0>
 800acfa:	4623      	mov	r3, r4
 800acfc:	6864      	ldr	r4, [r4, #4]
 800acfe:	e7b2      	b.n	800ac66 <_malloc_r+0x32>
 800ad00:	4634      	mov	r4, r6
 800ad02:	6876      	ldr	r6, [r6, #4]
 800ad04:	e7b9      	b.n	800ac7a <_malloc_r+0x46>
 800ad06:	230c      	movs	r3, #12
 800ad08:	603b      	str	r3, [r7, #0]
 800ad0a:	4638      	mov	r0, r7
 800ad0c:	f000 fba4 	bl	800b458 <__malloc_unlock>
 800ad10:	e7a1      	b.n	800ac56 <_malloc_r+0x22>
 800ad12:	6025      	str	r5, [r4, #0]
 800ad14:	e7de      	b.n	800acd4 <_malloc_r+0xa0>
 800ad16:	bf00      	nop
 800ad18:	20000598 	.word	0x20000598

0800ad1c <__sfputc_r>:
 800ad1c:	6893      	ldr	r3, [r2, #8]
 800ad1e:	3b01      	subs	r3, #1
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	b410      	push	{r4}
 800ad24:	6093      	str	r3, [r2, #8]
 800ad26:	da08      	bge.n	800ad3a <__sfputc_r+0x1e>
 800ad28:	6994      	ldr	r4, [r2, #24]
 800ad2a:	42a3      	cmp	r3, r4
 800ad2c:	db01      	blt.n	800ad32 <__sfputc_r+0x16>
 800ad2e:	290a      	cmp	r1, #10
 800ad30:	d103      	bne.n	800ad3a <__sfputc_r+0x1e>
 800ad32:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad36:	f7ff bc31 	b.w	800a59c <__swbuf_r>
 800ad3a:	6813      	ldr	r3, [r2, #0]
 800ad3c:	1c58      	adds	r0, r3, #1
 800ad3e:	6010      	str	r0, [r2, #0]
 800ad40:	7019      	strb	r1, [r3, #0]
 800ad42:	4608      	mov	r0, r1
 800ad44:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad48:	4770      	bx	lr

0800ad4a <__sfputs_r>:
 800ad4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad4c:	4606      	mov	r6, r0
 800ad4e:	460f      	mov	r7, r1
 800ad50:	4614      	mov	r4, r2
 800ad52:	18d5      	adds	r5, r2, r3
 800ad54:	42ac      	cmp	r4, r5
 800ad56:	d101      	bne.n	800ad5c <__sfputs_r+0x12>
 800ad58:	2000      	movs	r0, #0
 800ad5a:	e007      	b.n	800ad6c <__sfputs_r+0x22>
 800ad5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad60:	463a      	mov	r2, r7
 800ad62:	4630      	mov	r0, r6
 800ad64:	f7ff ffda 	bl	800ad1c <__sfputc_r>
 800ad68:	1c43      	adds	r3, r0, #1
 800ad6a:	d1f3      	bne.n	800ad54 <__sfputs_r+0xa>
 800ad6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ad70 <_vfiprintf_r>:
 800ad70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad74:	460d      	mov	r5, r1
 800ad76:	b09d      	sub	sp, #116	; 0x74
 800ad78:	4614      	mov	r4, r2
 800ad7a:	4698      	mov	r8, r3
 800ad7c:	4606      	mov	r6, r0
 800ad7e:	b118      	cbz	r0, 800ad88 <_vfiprintf_r+0x18>
 800ad80:	6983      	ldr	r3, [r0, #24]
 800ad82:	b90b      	cbnz	r3, 800ad88 <_vfiprintf_r+0x18>
 800ad84:	f7ff fde4 	bl	800a950 <__sinit>
 800ad88:	4b89      	ldr	r3, [pc, #548]	; (800afb0 <_vfiprintf_r+0x240>)
 800ad8a:	429d      	cmp	r5, r3
 800ad8c:	d11b      	bne.n	800adc6 <_vfiprintf_r+0x56>
 800ad8e:	6875      	ldr	r5, [r6, #4]
 800ad90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad92:	07d9      	lsls	r1, r3, #31
 800ad94:	d405      	bmi.n	800ada2 <_vfiprintf_r+0x32>
 800ad96:	89ab      	ldrh	r3, [r5, #12]
 800ad98:	059a      	lsls	r2, r3, #22
 800ad9a:	d402      	bmi.n	800ada2 <_vfiprintf_r+0x32>
 800ad9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad9e:	f7ff fe75 	bl	800aa8c <__retarget_lock_acquire_recursive>
 800ada2:	89ab      	ldrh	r3, [r5, #12]
 800ada4:	071b      	lsls	r3, r3, #28
 800ada6:	d501      	bpl.n	800adac <_vfiprintf_r+0x3c>
 800ada8:	692b      	ldr	r3, [r5, #16]
 800adaa:	b9eb      	cbnz	r3, 800ade8 <_vfiprintf_r+0x78>
 800adac:	4629      	mov	r1, r5
 800adae:	4630      	mov	r0, r6
 800adb0:	f7ff fc46 	bl	800a640 <__swsetup_r>
 800adb4:	b1c0      	cbz	r0, 800ade8 <_vfiprintf_r+0x78>
 800adb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800adb8:	07dc      	lsls	r4, r3, #31
 800adba:	d50e      	bpl.n	800adda <_vfiprintf_r+0x6a>
 800adbc:	f04f 30ff 	mov.w	r0, #4294967295
 800adc0:	b01d      	add	sp, #116	; 0x74
 800adc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adc6:	4b7b      	ldr	r3, [pc, #492]	; (800afb4 <_vfiprintf_r+0x244>)
 800adc8:	429d      	cmp	r5, r3
 800adca:	d101      	bne.n	800add0 <_vfiprintf_r+0x60>
 800adcc:	68b5      	ldr	r5, [r6, #8]
 800adce:	e7df      	b.n	800ad90 <_vfiprintf_r+0x20>
 800add0:	4b79      	ldr	r3, [pc, #484]	; (800afb8 <_vfiprintf_r+0x248>)
 800add2:	429d      	cmp	r5, r3
 800add4:	bf08      	it	eq
 800add6:	68f5      	ldreq	r5, [r6, #12]
 800add8:	e7da      	b.n	800ad90 <_vfiprintf_r+0x20>
 800adda:	89ab      	ldrh	r3, [r5, #12]
 800addc:	0598      	lsls	r0, r3, #22
 800adde:	d4ed      	bmi.n	800adbc <_vfiprintf_r+0x4c>
 800ade0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ade2:	f7ff fe54 	bl	800aa8e <__retarget_lock_release_recursive>
 800ade6:	e7e9      	b.n	800adbc <_vfiprintf_r+0x4c>
 800ade8:	2300      	movs	r3, #0
 800adea:	9309      	str	r3, [sp, #36]	; 0x24
 800adec:	2320      	movs	r3, #32
 800adee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800adf2:	f8cd 800c 	str.w	r8, [sp, #12]
 800adf6:	2330      	movs	r3, #48	; 0x30
 800adf8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800afbc <_vfiprintf_r+0x24c>
 800adfc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ae00:	f04f 0901 	mov.w	r9, #1
 800ae04:	4623      	mov	r3, r4
 800ae06:	469a      	mov	sl, r3
 800ae08:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae0c:	b10a      	cbz	r2, 800ae12 <_vfiprintf_r+0xa2>
 800ae0e:	2a25      	cmp	r2, #37	; 0x25
 800ae10:	d1f9      	bne.n	800ae06 <_vfiprintf_r+0x96>
 800ae12:	ebba 0b04 	subs.w	fp, sl, r4
 800ae16:	d00b      	beq.n	800ae30 <_vfiprintf_r+0xc0>
 800ae18:	465b      	mov	r3, fp
 800ae1a:	4622      	mov	r2, r4
 800ae1c:	4629      	mov	r1, r5
 800ae1e:	4630      	mov	r0, r6
 800ae20:	f7ff ff93 	bl	800ad4a <__sfputs_r>
 800ae24:	3001      	adds	r0, #1
 800ae26:	f000 80aa 	beq.w	800af7e <_vfiprintf_r+0x20e>
 800ae2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae2c:	445a      	add	r2, fp
 800ae2e:	9209      	str	r2, [sp, #36]	; 0x24
 800ae30:	f89a 3000 	ldrb.w	r3, [sl]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	f000 80a2 	beq.w	800af7e <_vfiprintf_r+0x20e>
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	f04f 32ff 	mov.w	r2, #4294967295
 800ae40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae44:	f10a 0a01 	add.w	sl, sl, #1
 800ae48:	9304      	str	r3, [sp, #16]
 800ae4a:	9307      	str	r3, [sp, #28]
 800ae4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ae50:	931a      	str	r3, [sp, #104]	; 0x68
 800ae52:	4654      	mov	r4, sl
 800ae54:	2205      	movs	r2, #5
 800ae56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae5a:	4858      	ldr	r0, [pc, #352]	; (800afbc <_vfiprintf_r+0x24c>)
 800ae5c:	f7f5 f9d8 	bl	8000210 <memchr>
 800ae60:	9a04      	ldr	r2, [sp, #16]
 800ae62:	b9d8      	cbnz	r0, 800ae9c <_vfiprintf_r+0x12c>
 800ae64:	06d1      	lsls	r1, r2, #27
 800ae66:	bf44      	itt	mi
 800ae68:	2320      	movmi	r3, #32
 800ae6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae6e:	0713      	lsls	r3, r2, #28
 800ae70:	bf44      	itt	mi
 800ae72:	232b      	movmi	r3, #43	; 0x2b
 800ae74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae78:	f89a 3000 	ldrb.w	r3, [sl]
 800ae7c:	2b2a      	cmp	r3, #42	; 0x2a
 800ae7e:	d015      	beq.n	800aeac <_vfiprintf_r+0x13c>
 800ae80:	9a07      	ldr	r2, [sp, #28]
 800ae82:	4654      	mov	r4, sl
 800ae84:	2000      	movs	r0, #0
 800ae86:	f04f 0c0a 	mov.w	ip, #10
 800ae8a:	4621      	mov	r1, r4
 800ae8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae90:	3b30      	subs	r3, #48	; 0x30
 800ae92:	2b09      	cmp	r3, #9
 800ae94:	d94e      	bls.n	800af34 <_vfiprintf_r+0x1c4>
 800ae96:	b1b0      	cbz	r0, 800aec6 <_vfiprintf_r+0x156>
 800ae98:	9207      	str	r2, [sp, #28]
 800ae9a:	e014      	b.n	800aec6 <_vfiprintf_r+0x156>
 800ae9c:	eba0 0308 	sub.w	r3, r0, r8
 800aea0:	fa09 f303 	lsl.w	r3, r9, r3
 800aea4:	4313      	orrs	r3, r2
 800aea6:	9304      	str	r3, [sp, #16]
 800aea8:	46a2      	mov	sl, r4
 800aeaa:	e7d2      	b.n	800ae52 <_vfiprintf_r+0xe2>
 800aeac:	9b03      	ldr	r3, [sp, #12]
 800aeae:	1d19      	adds	r1, r3, #4
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	9103      	str	r1, [sp, #12]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	bfbb      	ittet	lt
 800aeb8:	425b      	neglt	r3, r3
 800aeba:	f042 0202 	orrlt.w	r2, r2, #2
 800aebe:	9307      	strge	r3, [sp, #28]
 800aec0:	9307      	strlt	r3, [sp, #28]
 800aec2:	bfb8      	it	lt
 800aec4:	9204      	strlt	r2, [sp, #16]
 800aec6:	7823      	ldrb	r3, [r4, #0]
 800aec8:	2b2e      	cmp	r3, #46	; 0x2e
 800aeca:	d10c      	bne.n	800aee6 <_vfiprintf_r+0x176>
 800aecc:	7863      	ldrb	r3, [r4, #1]
 800aece:	2b2a      	cmp	r3, #42	; 0x2a
 800aed0:	d135      	bne.n	800af3e <_vfiprintf_r+0x1ce>
 800aed2:	9b03      	ldr	r3, [sp, #12]
 800aed4:	1d1a      	adds	r2, r3, #4
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	9203      	str	r2, [sp, #12]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	bfb8      	it	lt
 800aede:	f04f 33ff 	movlt.w	r3, #4294967295
 800aee2:	3402      	adds	r4, #2
 800aee4:	9305      	str	r3, [sp, #20]
 800aee6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800afcc <_vfiprintf_r+0x25c>
 800aeea:	7821      	ldrb	r1, [r4, #0]
 800aeec:	2203      	movs	r2, #3
 800aeee:	4650      	mov	r0, sl
 800aef0:	f7f5 f98e 	bl	8000210 <memchr>
 800aef4:	b140      	cbz	r0, 800af08 <_vfiprintf_r+0x198>
 800aef6:	2340      	movs	r3, #64	; 0x40
 800aef8:	eba0 000a 	sub.w	r0, r0, sl
 800aefc:	fa03 f000 	lsl.w	r0, r3, r0
 800af00:	9b04      	ldr	r3, [sp, #16]
 800af02:	4303      	orrs	r3, r0
 800af04:	3401      	adds	r4, #1
 800af06:	9304      	str	r3, [sp, #16]
 800af08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af0c:	482c      	ldr	r0, [pc, #176]	; (800afc0 <_vfiprintf_r+0x250>)
 800af0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800af12:	2206      	movs	r2, #6
 800af14:	f7f5 f97c 	bl	8000210 <memchr>
 800af18:	2800      	cmp	r0, #0
 800af1a:	d03f      	beq.n	800af9c <_vfiprintf_r+0x22c>
 800af1c:	4b29      	ldr	r3, [pc, #164]	; (800afc4 <_vfiprintf_r+0x254>)
 800af1e:	bb1b      	cbnz	r3, 800af68 <_vfiprintf_r+0x1f8>
 800af20:	9b03      	ldr	r3, [sp, #12]
 800af22:	3307      	adds	r3, #7
 800af24:	f023 0307 	bic.w	r3, r3, #7
 800af28:	3308      	adds	r3, #8
 800af2a:	9303      	str	r3, [sp, #12]
 800af2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af2e:	443b      	add	r3, r7
 800af30:	9309      	str	r3, [sp, #36]	; 0x24
 800af32:	e767      	b.n	800ae04 <_vfiprintf_r+0x94>
 800af34:	fb0c 3202 	mla	r2, ip, r2, r3
 800af38:	460c      	mov	r4, r1
 800af3a:	2001      	movs	r0, #1
 800af3c:	e7a5      	b.n	800ae8a <_vfiprintf_r+0x11a>
 800af3e:	2300      	movs	r3, #0
 800af40:	3401      	adds	r4, #1
 800af42:	9305      	str	r3, [sp, #20]
 800af44:	4619      	mov	r1, r3
 800af46:	f04f 0c0a 	mov.w	ip, #10
 800af4a:	4620      	mov	r0, r4
 800af4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af50:	3a30      	subs	r2, #48	; 0x30
 800af52:	2a09      	cmp	r2, #9
 800af54:	d903      	bls.n	800af5e <_vfiprintf_r+0x1ee>
 800af56:	2b00      	cmp	r3, #0
 800af58:	d0c5      	beq.n	800aee6 <_vfiprintf_r+0x176>
 800af5a:	9105      	str	r1, [sp, #20]
 800af5c:	e7c3      	b.n	800aee6 <_vfiprintf_r+0x176>
 800af5e:	fb0c 2101 	mla	r1, ip, r1, r2
 800af62:	4604      	mov	r4, r0
 800af64:	2301      	movs	r3, #1
 800af66:	e7f0      	b.n	800af4a <_vfiprintf_r+0x1da>
 800af68:	ab03      	add	r3, sp, #12
 800af6a:	9300      	str	r3, [sp, #0]
 800af6c:	462a      	mov	r2, r5
 800af6e:	4b16      	ldr	r3, [pc, #88]	; (800afc8 <_vfiprintf_r+0x258>)
 800af70:	a904      	add	r1, sp, #16
 800af72:	4630      	mov	r0, r6
 800af74:	f3af 8000 	nop.w
 800af78:	4607      	mov	r7, r0
 800af7a:	1c78      	adds	r0, r7, #1
 800af7c:	d1d6      	bne.n	800af2c <_vfiprintf_r+0x1bc>
 800af7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af80:	07d9      	lsls	r1, r3, #31
 800af82:	d405      	bmi.n	800af90 <_vfiprintf_r+0x220>
 800af84:	89ab      	ldrh	r3, [r5, #12]
 800af86:	059a      	lsls	r2, r3, #22
 800af88:	d402      	bmi.n	800af90 <_vfiprintf_r+0x220>
 800af8a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af8c:	f7ff fd7f 	bl	800aa8e <__retarget_lock_release_recursive>
 800af90:	89ab      	ldrh	r3, [r5, #12]
 800af92:	065b      	lsls	r3, r3, #25
 800af94:	f53f af12 	bmi.w	800adbc <_vfiprintf_r+0x4c>
 800af98:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af9a:	e711      	b.n	800adc0 <_vfiprintf_r+0x50>
 800af9c:	ab03      	add	r3, sp, #12
 800af9e:	9300      	str	r3, [sp, #0]
 800afa0:	462a      	mov	r2, r5
 800afa2:	4b09      	ldr	r3, [pc, #36]	; (800afc8 <_vfiprintf_r+0x258>)
 800afa4:	a904      	add	r1, sp, #16
 800afa6:	4630      	mov	r0, r6
 800afa8:	f000 f880 	bl	800b0ac <_printf_i>
 800afac:	e7e4      	b.n	800af78 <_vfiprintf_r+0x208>
 800afae:	bf00      	nop
 800afb0:	0800b754 	.word	0x0800b754
 800afb4:	0800b774 	.word	0x0800b774
 800afb8:	0800b734 	.word	0x0800b734
 800afbc:	0800b794 	.word	0x0800b794
 800afc0:	0800b79e 	.word	0x0800b79e
 800afc4:	00000000 	.word	0x00000000
 800afc8:	0800ad4b 	.word	0x0800ad4b
 800afcc:	0800b79a 	.word	0x0800b79a

0800afd0 <_printf_common>:
 800afd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afd4:	4616      	mov	r6, r2
 800afd6:	4699      	mov	r9, r3
 800afd8:	688a      	ldr	r2, [r1, #8]
 800afda:	690b      	ldr	r3, [r1, #16]
 800afdc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800afe0:	4293      	cmp	r3, r2
 800afe2:	bfb8      	it	lt
 800afe4:	4613      	movlt	r3, r2
 800afe6:	6033      	str	r3, [r6, #0]
 800afe8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800afec:	4607      	mov	r7, r0
 800afee:	460c      	mov	r4, r1
 800aff0:	b10a      	cbz	r2, 800aff6 <_printf_common+0x26>
 800aff2:	3301      	adds	r3, #1
 800aff4:	6033      	str	r3, [r6, #0]
 800aff6:	6823      	ldr	r3, [r4, #0]
 800aff8:	0699      	lsls	r1, r3, #26
 800affa:	bf42      	ittt	mi
 800affc:	6833      	ldrmi	r3, [r6, #0]
 800affe:	3302      	addmi	r3, #2
 800b000:	6033      	strmi	r3, [r6, #0]
 800b002:	6825      	ldr	r5, [r4, #0]
 800b004:	f015 0506 	ands.w	r5, r5, #6
 800b008:	d106      	bne.n	800b018 <_printf_common+0x48>
 800b00a:	f104 0a19 	add.w	sl, r4, #25
 800b00e:	68e3      	ldr	r3, [r4, #12]
 800b010:	6832      	ldr	r2, [r6, #0]
 800b012:	1a9b      	subs	r3, r3, r2
 800b014:	42ab      	cmp	r3, r5
 800b016:	dc26      	bgt.n	800b066 <_printf_common+0x96>
 800b018:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b01c:	1e13      	subs	r3, r2, #0
 800b01e:	6822      	ldr	r2, [r4, #0]
 800b020:	bf18      	it	ne
 800b022:	2301      	movne	r3, #1
 800b024:	0692      	lsls	r2, r2, #26
 800b026:	d42b      	bmi.n	800b080 <_printf_common+0xb0>
 800b028:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b02c:	4649      	mov	r1, r9
 800b02e:	4638      	mov	r0, r7
 800b030:	47c0      	blx	r8
 800b032:	3001      	adds	r0, #1
 800b034:	d01e      	beq.n	800b074 <_printf_common+0xa4>
 800b036:	6823      	ldr	r3, [r4, #0]
 800b038:	68e5      	ldr	r5, [r4, #12]
 800b03a:	6832      	ldr	r2, [r6, #0]
 800b03c:	f003 0306 	and.w	r3, r3, #6
 800b040:	2b04      	cmp	r3, #4
 800b042:	bf08      	it	eq
 800b044:	1aad      	subeq	r5, r5, r2
 800b046:	68a3      	ldr	r3, [r4, #8]
 800b048:	6922      	ldr	r2, [r4, #16]
 800b04a:	bf0c      	ite	eq
 800b04c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b050:	2500      	movne	r5, #0
 800b052:	4293      	cmp	r3, r2
 800b054:	bfc4      	itt	gt
 800b056:	1a9b      	subgt	r3, r3, r2
 800b058:	18ed      	addgt	r5, r5, r3
 800b05a:	2600      	movs	r6, #0
 800b05c:	341a      	adds	r4, #26
 800b05e:	42b5      	cmp	r5, r6
 800b060:	d11a      	bne.n	800b098 <_printf_common+0xc8>
 800b062:	2000      	movs	r0, #0
 800b064:	e008      	b.n	800b078 <_printf_common+0xa8>
 800b066:	2301      	movs	r3, #1
 800b068:	4652      	mov	r2, sl
 800b06a:	4649      	mov	r1, r9
 800b06c:	4638      	mov	r0, r7
 800b06e:	47c0      	blx	r8
 800b070:	3001      	adds	r0, #1
 800b072:	d103      	bne.n	800b07c <_printf_common+0xac>
 800b074:	f04f 30ff 	mov.w	r0, #4294967295
 800b078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b07c:	3501      	adds	r5, #1
 800b07e:	e7c6      	b.n	800b00e <_printf_common+0x3e>
 800b080:	18e1      	adds	r1, r4, r3
 800b082:	1c5a      	adds	r2, r3, #1
 800b084:	2030      	movs	r0, #48	; 0x30
 800b086:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b08a:	4422      	add	r2, r4
 800b08c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b090:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b094:	3302      	adds	r3, #2
 800b096:	e7c7      	b.n	800b028 <_printf_common+0x58>
 800b098:	2301      	movs	r3, #1
 800b09a:	4622      	mov	r2, r4
 800b09c:	4649      	mov	r1, r9
 800b09e:	4638      	mov	r0, r7
 800b0a0:	47c0      	blx	r8
 800b0a2:	3001      	adds	r0, #1
 800b0a4:	d0e6      	beq.n	800b074 <_printf_common+0xa4>
 800b0a6:	3601      	adds	r6, #1
 800b0a8:	e7d9      	b.n	800b05e <_printf_common+0x8e>
	...

0800b0ac <_printf_i>:
 800b0ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b0b0:	7e0f      	ldrb	r7, [r1, #24]
 800b0b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b0b4:	2f78      	cmp	r7, #120	; 0x78
 800b0b6:	4691      	mov	r9, r2
 800b0b8:	4680      	mov	r8, r0
 800b0ba:	460c      	mov	r4, r1
 800b0bc:	469a      	mov	sl, r3
 800b0be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b0c2:	d807      	bhi.n	800b0d4 <_printf_i+0x28>
 800b0c4:	2f62      	cmp	r7, #98	; 0x62
 800b0c6:	d80a      	bhi.n	800b0de <_printf_i+0x32>
 800b0c8:	2f00      	cmp	r7, #0
 800b0ca:	f000 80d8 	beq.w	800b27e <_printf_i+0x1d2>
 800b0ce:	2f58      	cmp	r7, #88	; 0x58
 800b0d0:	f000 80a3 	beq.w	800b21a <_printf_i+0x16e>
 800b0d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b0d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b0dc:	e03a      	b.n	800b154 <_printf_i+0xa8>
 800b0de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b0e2:	2b15      	cmp	r3, #21
 800b0e4:	d8f6      	bhi.n	800b0d4 <_printf_i+0x28>
 800b0e6:	a101      	add	r1, pc, #4	; (adr r1, 800b0ec <_printf_i+0x40>)
 800b0e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b0ec:	0800b145 	.word	0x0800b145
 800b0f0:	0800b159 	.word	0x0800b159
 800b0f4:	0800b0d5 	.word	0x0800b0d5
 800b0f8:	0800b0d5 	.word	0x0800b0d5
 800b0fc:	0800b0d5 	.word	0x0800b0d5
 800b100:	0800b0d5 	.word	0x0800b0d5
 800b104:	0800b159 	.word	0x0800b159
 800b108:	0800b0d5 	.word	0x0800b0d5
 800b10c:	0800b0d5 	.word	0x0800b0d5
 800b110:	0800b0d5 	.word	0x0800b0d5
 800b114:	0800b0d5 	.word	0x0800b0d5
 800b118:	0800b265 	.word	0x0800b265
 800b11c:	0800b189 	.word	0x0800b189
 800b120:	0800b247 	.word	0x0800b247
 800b124:	0800b0d5 	.word	0x0800b0d5
 800b128:	0800b0d5 	.word	0x0800b0d5
 800b12c:	0800b287 	.word	0x0800b287
 800b130:	0800b0d5 	.word	0x0800b0d5
 800b134:	0800b189 	.word	0x0800b189
 800b138:	0800b0d5 	.word	0x0800b0d5
 800b13c:	0800b0d5 	.word	0x0800b0d5
 800b140:	0800b24f 	.word	0x0800b24f
 800b144:	682b      	ldr	r3, [r5, #0]
 800b146:	1d1a      	adds	r2, r3, #4
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	602a      	str	r2, [r5, #0]
 800b14c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b150:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b154:	2301      	movs	r3, #1
 800b156:	e0a3      	b.n	800b2a0 <_printf_i+0x1f4>
 800b158:	6820      	ldr	r0, [r4, #0]
 800b15a:	6829      	ldr	r1, [r5, #0]
 800b15c:	0606      	lsls	r6, r0, #24
 800b15e:	f101 0304 	add.w	r3, r1, #4
 800b162:	d50a      	bpl.n	800b17a <_printf_i+0xce>
 800b164:	680e      	ldr	r6, [r1, #0]
 800b166:	602b      	str	r3, [r5, #0]
 800b168:	2e00      	cmp	r6, #0
 800b16a:	da03      	bge.n	800b174 <_printf_i+0xc8>
 800b16c:	232d      	movs	r3, #45	; 0x2d
 800b16e:	4276      	negs	r6, r6
 800b170:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b174:	485e      	ldr	r0, [pc, #376]	; (800b2f0 <_printf_i+0x244>)
 800b176:	230a      	movs	r3, #10
 800b178:	e019      	b.n	800b1ae <_printf_i+0x102>
 800b17a:	680e      	ldr	r6, [r1, #0]
 800b17c:	602b      	str	r3, [r5, #0]
 800b17e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b182:	bf18      	it	ne
 800b184:	b236      	sxthne	r6, r6
 800b186:	e7ef      	b.n	800b168 <_printf_i+0xbc>
 800b188:	682b      	ldr	r3, [r5, #0]
 800b18a:	6820      	ldr	r0, [r4, #0]
 800b18c:	1d19      	adds	r1, r3, #4
 800b18e:	6029      	str	r1, [r5, #0]
 800b190:	0601      	lsls	r1, r0, #24
 800b192:	d501      	bpl.n	800b198 <_printf_i+0xec>
 800b194:	681e      	ldr	r6, [r3, #0]
 800b196:	e002      	b.n	800b19e <_printf_i+0xf2>
 800b198:	0646      	lsls	r6, r0, #25
 800b19a:	d5fb      	bpl.n	800b194 <_printf_i+0xe8>
 800b19c:	881e      	ldrh	r6, [r3, #0]
 800b19e:	4854      	ldr	r0, [pc, #336]	; (800b2f0 <_printf_i+0x244>)
 800b1a0:	2f6f      	cmp	r7, #111	; 0x6f
 800b1a2:	bf0c      	ite	eq
 800b1a4:	2308      	moveq	r3, #8
 800b1a6:	230a      	movne	r3, #10
 800b1a8:	2100      	movs	r1, #0
 800b1aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b1ae:	6865      	ldr	r5, [r4, #4]
 800b1b0:	60a5      	str	r5, [r4, #8]
 800b1b2:	2d00      	cmp	r5, #0
 800b1b4:	bfa2      	ittt	ge
 800b1b6:	6821      	ldrge	r1, [r4, #0]
 800b1b8:	f021 0104 	bicge.w	r1, r1, #4
 800b1bc:	6021      	strge	r1, [r4, #0]
 800b1be:	b90e      	cbnz	r6, 800b1c4 <_printf_i+0x118>
 800b1c0:	2d00      	cmp	r5, #0
 800b1c2:	d04d      	beq.n	800b260 <_printf_i+0x1b4>
 800b1c4:	4615      	mov	r5, r2
 800b1c6:	fbb6 f1f3 	udiv	r1, r6, r3
 800b1ca:	fb03 6711 	mls	r7, r3, r1, r6
 800b1ce:	5dc7      	ldrb	r7, [r0, r7]
 800b1d0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b1d4:	4637      	mov	r7, r6
 800b1d6:	42bb      	cmp	r3, r7
 800b1d8:	460e      	mov	r6, r1
 800b1da:	d9f4      	bls.n	800b1c6 <_printf_i+0x11a>
 800b1dc:	2b08      	cmp	r3, #8
 800b1de:	d10b      	bne.n	800b1f8 <_printf_i+0x14c>
 800b1e0:	6823      	ldr	r3, [r4, #0]
 800b1e2:	07de      	lsls	r6, r3, #31
 800b1e4:	d508      	bpl.n	800b1f8 <_printf_i+0x14c>
 800b1e6:	6923      	ldr	r3, [r4, #16]
 800b1e8:	6861      	ldr	r1, [r4, #4]
 800b1ea:	4299      	cmp	r1, r3
 800b1ec:	bfde      	ittt	le
 800b1ee:	2330      	movle	r3, #48	; 0x30
 800b1f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b1f4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b1f8:	1b52      	subs	r2, r2, r5
 800b1fa:	6122      	str	r2, [r4, #16]
 800b1fc:	f8cd a000 	str.w	sl, [sp]
 800b200:	464b      	mov	r3, r9
 800b202:	aa03      	add	r2, sp, #12
 800b204:	4621      	mov	r1, r4
 800b206:	4640      	mov	r0, r8
 800b208:	f7ff fee2 	bl	800afd0 <_printf_common>
 800b20c:	3001      	adds	r0, #1
 800b20e:	d14c      	bne.n	800b2aa <_printf_i+0x1fe>
 800b210:	f04f 30ff 	mov.w	r0, #4294967295
 800b214:	b004      	add	sp, #16
 800b216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b21a:	4835      	ldr	r0, [pc, #212]	; (800b2f0 <_printf_i+0x244>)
 800b21c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b220:	6829      	ldr	r1, [r5, #0]
 800b222:	6823      	ldr	r3, [r4, #0]
 800b224:	f851 6b04 	ldr.w	r6, [r1], #4
 800b228:	6029      	str	r1, [r5, #0]
 800b22a:	061d      	lsls	r5, r3, #24
 800b22c:	d514      	bpl.n	800b258 <_printf_i+0x1ac>
 800b22e:	07df      	lsls	r7, r3, #31
 800b230:	bf44      	itt	mi
 800b232:	f043 0320 	orrmi.w	r3, r3, #32
 800b236:	6023      	strmi	r3, [r4, #0]
 800b238:	b91e      	cbnz	r6, 800b242 <_printf_i+0x196>
 800b23a:	6823      	ldr	r3, [r4, #0]
 800b23c:	f023 0320 	bic.w	r3, r3, #32
 800b240:	6023      	str	r3, [r4, #0]
 800b242:	2310      	movs	r3, #16
 800b244:	e7b0      	b.n	800b1a8 <_printf_i+0xfc>
 800b246:	6823      	ldr	r3, [r4, #0]
 800b248:	f043 0320 	orr.w	r3, r3, #32
 800b24c:	6023      	str	r3, [r4, #0]
 800b24e:	2378      	movs	r3, #120	; 0x78
 800b250:	4828      	ldr	r0, [pc, #160]	; (800b2f4 <_printf_i+0x248>)
 800b252:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b256:	e7e3      	b.n	800b220 <_printf_i+0x174>
 800b258:	0659      	lsls	r1, r3, #25
 800b25a:	bf48      	it	mi
 800b25c:	b2b6      	uxthmi	r6, r6
 800b25e:	e7e6      	b.n	800b22e <_printf_i+0x182>
 800b260:	4615      	mov	r5, r2
 800b262:	e7bb      	b.n	800b1dc <_printf_i+0x130>
 800b264:	682b      	ldr	r3, [r5, #0]
 800b266:	6826      	ldr	r6, [r4, #0]
 800b268:	6961      	ldr	r1, [r4, #20]
 800b26a:	1d18      	adds	r0, r3, #4
 800b26c:	6028      	str	r0, [r5, #0]
 800b26e:	0635      	lsls	r5, r6, #24
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	d501      	bpl.n	800b278 <_printf_i+0x1cc>
 800b274:	6019      	str	r1, [r3, #0]
 800b276:	e002      	b.n	800b27e <_printf_i+0x1d2>
 800b278:	0670      	lsls	r0, r6, #25
 800b27a:	d5fb      	bpl.n	800b274 <_printf_i+0x1c8>
 800b27c:	8019      	strh	r1, [r3, #0]
 800b27e:	2300      	movs	r3, #0
 800b280:	6123      	str	r3, [r4, #16]
 800b282:	4615      	mov	r5, r2
 800b284:	e7ba      	b.n	800b1fc <_printf_i+0x150>
 800b286:	682b      	ldr	r3, [r5, #0]
 800b288:	1d1a      	adds	r2, r3, #4
 800b28a:	602a      	str	r2, [r5, #0]
 800b28c:	681d      	ldr	r5, [r3, #0]
 800b28e:	6862      	ldr	r2, [r4, #4]
 800b290:	2100      	movs	r1, #0
 800b292:	4628      	mov	r0, r5
 800b294:	f7f4 ffbc 	bl	8000210 <memchr>
 800b298:	b108      	cbz	r0, 800b29e <_printf_i+0x1f2>
 800b29a:	1b40      	subs	r0, r0, r5
 800b29c:	6060      	str	r0, [r4, #4]
 800b29e:	6863      	ldr	r3, [r4, #4]
 800b2a0:	6123      	str	r3, [r4, #16]
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2a8:	e7a8      	b.n	800b1fc <_printf_i+0x150>
 800b2aa:	6923      	ldr	r3, [r4, #16]
 800b2ac:	462a      	mov	r2, r5
 800b2ae:	4649      	mov	r1, r9
 800b2b0:	4640      	mov	r0, r8
 800b2b2:	47d0      	blx	sl
 800b2b4:	3001      	adds	r0, #1
 800b2b6:	d0ab      	beq.n	800b210 <_printf_i+0x164>
 800b2b8:	6823      	ldr	r3, [r4, #0]
 800b2ba:	079b      	lsls	r3, r3, #30
 800b2bc:	d413      	bmi.n	800b2e6 <_printf_i+0x23a>
 800b2be:	68e0      	ldr	r0, [r4, #12]
 800b2c0:	9b03      	ldr	r3, [sp, #12]
 800b2c2:	4298      	cmp	r0, r3
 800b2c4:	bfb8      	it	lt
 800b2c6:	4618      	movlt	r0, r3
 800b2c8:	e7a4      	b.n	800b214 <_printf_i+0x168>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	4632      	mov	r2, r6
 800b2ce:	4649      	mov	r1, r9
 800b2d0:	4640      	mov	r0, r8
 800b2d2:	47d0      	blx	sl
 800b2d4:	3001      	adds	r0, #1
 800b2d6:	d09b      	beq.n	800b210 <_printf_i+0x164>
 800b2d8:	3501      	adds	r5, #1
 800b2da:	68e3      	ldr	r3, [r4, #12]
 800b2dc:	9903      	ldr	r1, [sp, #12]
 800b2de:	1a5b      	subs	r3, r3, r1
 800b2e0:	42ab      	cmp	r3, r5
 800b2e2:	dcf2      	bgt.n	800b2ca <_printf_i+0x21e>
 800b2e4:	e7eb      	b.n	800b2be <_printf_i+0x212>
 800b2e6:	2500      	movs	r5, #0
 800b2e8:	f104 0619 	add.w	r6, r4, #25
 800b2ec:	e7f5      	b.n	800b2da <_printf_i+0x22e>
 800b2ee:	bf00      	nop
 800b2f0:	0800b7a5 	.word	0x0800b7a5
 800b2f4:	0800b7b6 	.word	0x0800b7b6

0800b2f8 <_sbrk_r>:
 800b2f8:	b538      	push	{r3, r4, r5, lr}
 800b2fa:	4d06      	ldr	r5, [pc, #24]	; (800b314 <_sbrk_r+0x1c>)
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	4604      	mov	r4, r0
 800b300:	4608      	mov	r0, r1
 800b302:	602b      	str	r3, [r5, #0]
 800b304:	f7f9 ffcc 	bl	80052a0 <_sbrk>
 800b308:	1c43      	adds	r3, r0, #1
 800b30a:	d102      	bne.n	800b312 <_sbrk_r+0x1a>
 800b30c:	682b      	ldr	r3, [r5, #0]
 800b30e:	b103      	cbz	r3, 800b312 <_sbrk_r+0x1a>
 800b310:	6023      	str	r3, [r4, #0]
 800b312:	bd38      	pop	{r3, r4, r5, pc}
 800b314:	200005a0 	.word	0x200005a0

0800b318 <__sread>:
 800b318:	b510      	push	{r4, lr}
 800b31a:	460c      	mov	r4, r1
 800b31c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b320:	f000 f8a0 	bl	800b464 <_read_r>
 800b324:	2800      	cmp	r0, #0
 800b326:	bfab      	itete	ge
 800b328:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b32a:	89a3      	ldrhlt	r3, [r4, #12]
 800b32c:	181b      	addge	r3, r3, r0
 800b32e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b332:	bfac      	ite	ge
 800b334:	6563      	strge	r3, [r4, #84]	; 0x54
 800b336:	81a3      	strhlt	r3, [r4, #12]
 800b338:	bd10      	pop	{r4, pc}

0800b33a <__swrite>:
 800b33a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b33e:	461f      	mov	r7, r3
 800b340:	898b      	ldrh	r3, [r1, #12]
 800b342:	05db      	lsls	r3, r3, #23
 800b344:	4605      	mov	r5, r0
 800b346:	460c      	mov	r4, r1
 800b348:	4616      	mov	r6, r2
 800b34a:	d505      	bpl.n	800b358 <__swrite+0x1e>
 800b34c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b350:	2302      	movs	r3, #2
 800b352:	2200      	movs	r2, #0
 800b354:	f000 f868 	bl	800b428 <_lseek_r>
 800b358:	89a3      	ldrh	r3, [r4, #12]
 800b35a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b35e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b362:	81a3      	strh	r3, [r4, #12]
 800b364:	4632      	mov	r2, r6
 800b366:	463b      	mov	r3, r7
 800b368:	4628      	mov	r0, r5
 800b36a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b36e:	f000 b817 	b.w	800b3a0 <_write_r>

0800b372 <__sseek>:
 800b372:	b510      	push	{r4, lr}
 800b374:	460c      	mov	r4, r1
 800b376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b37a:	f000 f855 	bl	800b428 <_lseek_r>
 800b37e:	1c43      	adds	r3, r0, #1
 800b380:	89a3      	ldrh	r3, [r4, #12]
 800b382:	bf15      	itete	ne
 800b384:	6560      	strne	r0, [r4, #84]	; 0x54
 800b386:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b38a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b38e:	81a3      	strheq	r3, [r4, #12]
 800b390:	bf18      	it	ne
 800b392:	81a3      	strhne	r3, [r4, #12]
 800b394:	bd10      	pop	{r4, pc}

0800b396 <__sclose>:
 800b396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b39a:	f000 b813 	b.w	800b3c4 <_close_r>
	...

0800b3a0 <_write_r>:
 800b3a0:	b538      	push	{r3, r4, r5, lr}
 800b3a2:	4d07      	ldr	r5, [pc, #28]	; (800b3c0 <_write_r+0x20>)
 800b3a4:	4604      	mov	r4, r0
 800b3a6:	4608      	mov	r0, r1
 800b3a8:	4611      	mov	r1, r2
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	602a      	str	r2, [r5, #0]
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	f7f8 f9a4 	bl	80036fc <_write>
 800b3b4:	1c43      	adds	r3, r0, #1
 800b3b6:	d102      	bne.n	800b3be <_write_r+0x1e>
 800b3b8:	682b      	ldr	r3, [r5, #0]
 800b3ba:	b103      	cbz	r3, 800b3be <_write_r+0x1e>
 800b3bc:	6023      	str	r3, [r4, #0]
 800b3be:	bd38      	pop	{r3, r4, r5, pc}
 800b3c0:	200005a0 	.word	0x200005a0

0800b3c4 <_close_r>:
 800b3c4:	b538      	push	{r3, r4, r5, lr}
 800b3c6:	4d06      	ldr	r5, [pc, #24]	; (800b3e0 <_close_r+0x1c>)
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	4604      	mov	r4, r0
 800b3cc:	4608      	mov	r0, r1
 800b3ce:	602b      	str	r3, [r5, #0]
 800b3d0:	f7f9 ff31 	bl	8005236 <_close>
 800b3d4:	1c43      	adds	r3, r0, #1
 800b3d6:	d102      	bne.n	800b3de <_close_r+0x1a>
 800b3d8:	682b      	ldr	r3, [r5, #0]
 800b3da:	b103      	cbz	r3, 800b3de <_close_r+0x1a>
 800b3dc:	6023      	str	r3, [r4, #0]
 800b3de:	bd38      	pop	{r3, r4, r5, pc}
 800b3e0:	200005a0 	.word	0x200005a0

0800b3e4 <_fstat_r>:
 800b3e4:	b538      	push	{r3, r4, r5, lr}
 800b3e6:	4d07      	ldr	r5, [pc, #28]	; (800b404 <_fstat_r+0x20>)
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	4604      	mov	r4, r0
 800b3ec:	4608      	mov	r0, r1
 800b3ee:	4611      	mov	r1, r2
 800b3f0:	602b      	str	r3, [r5, #0]
 800b3f2:	f7f9 ff2c 	bl	800524e <_fstat>
 800b3f6:	1c43      	adds	r3, r0, #1
 800b3f8:	d102      	bne.n	800b400 <_fstat_r+0x1c>
 800b3fa:	682b      	ldr	r3, [r5, #0]
 800b3fc:	b103      	cbz	r3, 800b400 <_fstat_r+0x1c>
 800b3fe:	6023      	str	r3, [r4, #0]
 800b400:	bd38      	pop	{r3, r4, r5, pc}
 800b402:	bf00      	nop
 800b404:	200005a0 	.word	0x200005a0

0800b408 <_isatty_r>:
 800b408:	b538      	push	{r3, r4, r5, lr}
 800b40a:	4d06      	ldr	r5, [pc, #24]	; (800b424 <_isatty_r+0x1c>)
 800b40c:	2300      	movs	r3, #0
 800b40e:	4604      	mov	r4, r0
 800b410:	4608      	mov	r0, r1
 800b412:	602b      	str	r3, [r5, #0]
 800b414:	f7f9 ff2b 	bl	800526e <_isatty>
 800b418:	1c43      	adds	r3, r0, #1
 800b41a:	d102      	bne.n	800b422 <_isatty_r+0x1a>
 800b41c:	682b      	ldr	r3, [r5, #0]
 800b41e:	b103      	cbz	r3, 800b422 <_isatty_r+0x1a>
 800b420:	6023      	str	r3, [r4, #0]
 800b422:	bd38      	pop	{r3, r4, r5, pc}
 800b424:	200005a0 	.word	0x200005a0

0800b428 <_lseek_r>:
 800b428:	b538      	push	{r3, r4, r5, lr}
 800b42a:	4d07      	ldr	r5, [pc, #28]	; (800b448 <_lseek_r+0x20>)
 800b42c:	4604      	mov	r4, r0
 800b42e:	4608      	mov	r0, r1
 800b430:	4611      	mov	r1, r2
 800b432:	2200      	movs	r2, #0
 800b434:	602a      	str	r2, [r5, #0]
 800b436:	461a      	mov	r2, r3
 800b438:	f7f9 ff24 	bl	8005284 <_lseek>
 800b43c:	1c43      	adds	r3, r0, #1
 800b43e:	d102      	bne.n	800b446 <_lseek_r+0x1e>
 800b440:	682b      	ldr	r3, [r5, #0]
 800b442:	b103      	cbz	r3, 800b446 <_lseek_r+0x1e>
 800b444:	6023      	str	r3, [r4, #0]
 800b446:	bd38      	pop	{r3, r4, r5, pc}
 800b448:	200005a0 	.word	0x200005a0

0800b44c <__malloc_lock>:
 800b44c:	4801      	ldr	r0, [pc, #4]	; (800b454 <__malloc_lock+0x8>)
 800b44e:	f7ff bb1d 	b.w	800aa8c <__retarget_lock_acquire_recursive>
 800b452:	bf00      	nop
 800b454:	20000594 	.word	0x20000594

0800b458 <__malloc_unlock>:
 800b458:	4801      	ldr	r0, [pc, #4]	; (800b460 <__malloc_unlock+0x8>)
 800b45a:	f7ff bb18 	b.w	800aa8e <__retarget_lock_release_recursive>
 800b45e:	bf00      	nop
 800b460:	20000594 	.word	0x20000594

0800b464 <_read_r>:
 800b464:	b538      	push	{r3, r4, r5, lr}
 800b466:	4d07      	ldr	r5, [pc, #28]	; (800b484 <_read_r+0x20>)
 800b468:	4604      	mov	r4, r0
 800b46a:	4608      	mov	r0, r1
 800b46c:	4611      	mov	r1, r2
 800b46e:	2200      	movs	r2, #0
 800b470:	602a      	str	r2, [r5, #0]
 800b472:	461a      	mov	r2, r3
 800b474:	f7f9 fec2 	bl	80051fc <_read>
 800b478:	1c43      	adds	r3, r0, #1
 800b47a:	d102      	bne.n	800b482 <_read_r+0x1e>
 800b47c:	682b      	ldr	r3, [r5, #0]
 800b47e:	b103      	cbz	r3, 800b482 <_read_r+0x1e>
 800b480:	6023      	str	r3, [r4, #0]
 800b482:	bd38      	pop	{r3, r4, r5, pc}
 800b484:	200005a0 	.word	0x200005a0

0800b488 <_init>:
 800b488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b48a:	bf00      	nop
 800b48c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b48e:	bc08      	pop	{r3}
 800b490:	469e      	mov	lr, r3
 800b492:	4770      	bx	lr

0800b494 <_fini>:
 800b494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b496:	bf00      	nop
 800b498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b49a:	bc08      	pop	{r3}
 800b49c:	469e      	mov	lr, r3
 800b49e:	4770      	bx	lr
