$date
	Sat Oct 22 19:05:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1046569
b101 !
1"
#1046570
b101 &
b101 %
1$
#1046571
0"
#1046574
b10000 &
b10000 %
#1046578
b1000 &
b1000 %
#1046582
b100 &
b100 %
#1046586
b10 &
b10 %
#1046590
b1 &
1#
b1 %
#1046594
b0 &
b0 %
0#
0$
#2029730
b10110 &
b10110 %
1$
b10110 !
1"
#2029731
0"
#2029734
b1011 &
b1011 %
#2029738
b100010 &
b100010 %
#2029742
b10001 &
b10001 %
#2029746
b110100 &
b110100 %
#2029750
b11010 &
b11010 %
#2029754
b1101 &
b1101 %
#2029758
b101000 &
b101000 %
#2029762
b10100 &
b10100 %
#2029766
b1010 &
b1010 %
#2029770
b101 &
b101 %
#2029774
b10000 &
b10000 %
#2029778
b1000 &
b1000 %
#2029782
b100 &
b100 %
#2029786
b10 &
b10 %
#2029790
b1 &
1#
b1 %
#2029794
b0 &
b0 %
0#
0$
#3005701
b1010 !
1"
#3005702
b1010 &
b1010 %
1$
#3005703
0"
#3005706
b101 &
b101 %
#3005710
b10000 &
b10000 %
#3005714
b1000 &
b1000 %
#3005718
b100 &
b100 %
#3005722
b10 &
b10 %
#3005726
b1 &
1#
b1 %
#3005730
b0 &
b0 %
0#
0$
#4500012
