<stg><name>convDSPOpt525</name>


<trans_list>

<trans id="427" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="11" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="32">
<![CDATA[
entry:0  %firPartialRes0_V_0_3 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_0_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="32">
<![CDATA[
entry:1  %firPartialRes0_V_1_3 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_1_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="32">
<![CDATA[
entry:2  %firPartialRes1_0_V_1 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="32">
<![CDATA[
entry:3  %firPartialRes1_1_V_1 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="32">
<![CDATA[
entry:4  %outPartialArr0_0_V_1 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="32">
<![CDATA[
entry:5  %outPartialArr0_1_V_1 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="32">
<![CDATA[
entry:6  %outPartialArr1_V_0_3 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_0_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="32">
<![CDATA[
entry:7  %outPartialArr1_V_1_3 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_1_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11  %reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)

]]></Node>
<StgValue><ssdm name="reps_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i32* %vec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12  %shl_ln392 = shl i32 %reps_read, 3

]]></Node>
<StgValue><ssdm name="shl_ln392"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13  %shl_ln392_1 = shl i32 %reps_read, 1

]]></Node>
<StgValue><ssdm name="shl_ln392_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14  %add_ln392 = add i32 %shl_ln392_1, %shl_ln392

]]></Node>
<StgValue><ssdm name="add_ln392"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="46" op_0_bw="46" op_1_bw="32" op_2_bw="14">
<![CDATA[
entry:15  %tmp_62 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %add_ln392, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="47" op_0_bw="46">
<![CDATA[
entry:16  %p_shl = zext i46 %tmp_62 to i47

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="9">
<![CDATA[
entry:17  %tmp_63 = call i41 @_ssdm_op_BitConcatenate.i41.i32.i9(i32 %add_ln392, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="47" op_0_bw="41">
<![CDATA[
entry:18  %p_shl230 = zext i41 %tmp_63 to i47

]]></Node>
<StgValue><ssdm name="p_shl230"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:19  %bound46 = add i47 %p_shl230, %p_shl

]]></Node>
<StgValue><ssdm name="bound46"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
entry:20  br label %.preheader324.i

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="47" op_0_bw="47" op_1_bw="0" op_2_bw="47" op_3_bw="0">
<![CDATA[
.preheader324.i:0  %indvar_flatten143 = phi i47 [ 0, %entry ], [ %add_ln392_1, %hls_label_51_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten143"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader324.i:1  %indvar_flatten33 = phi i16 [ 0, %entry ], [ %select_ln393_17, %hls_label_51_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader324.i:2  %peIdx_0_i = phi i6 [ 0, %entry ], [ %select_ln393_16, %hls_label_51_end ]

]]></Node>
<StgValue><ssdm name="peIdx_0_i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader324.i:3  %indvar_flatten = phi i10 [ 0, %entry ], [ %select_ln394_1, %hls_label_51_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader324.i:5  %infoldIdx_0_i = phi i6 [ 0, %entry ], [ %infoldIdx, %hls_label_51_end ]

]]></Node>
<StgValue><ssdm name="infoldIdx_0_i"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="6">
<![CDATA[
.preheader324.i:6  %trunc_ln404 = trunc i6 %peIdx_0_i to i5

]]></Node>
<StgValue><ssdm name="trunc_ln404"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="6">
<![CDATA[
.preheader324.i:12  %zext_ln458 = zext i6 %peIdx_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln458"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:13  %conv_4_inc_new_V_0_a = getelementptr [32 x i11]* @conv_4_inc_new_V_0, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_0_a"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="5">
<![CDATA[
.preheader324.i:14  %conv_4_inc_new_V_0_l = load i11* %conv_4_inc_new_V_0_a, align 2

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_0_l"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:15  %conv_4_bias_new_V_0_s = getelementptr [32 x i20]* @conv_4_bias_new_V_0, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_0_s"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="20" op_0_bw="5">
<![CDATA[
.preheader324.i:16  %conv_4_bias_new_V_0_1 = load i20* %conv_4_bias_new_V_0_s, align 4

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_0_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:17  %conv_4_inc_new_V_1_a = getelementptr [32 x i11]* @conv_4_inc_new_V_1, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_1_a"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="5">
<![CDATA[
.preheader324.i:18  %conv_4_inc_new_V_1_l = load i11* %conv_4_inc_new_V_1_a, align 2

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_1_l"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:19  %conv_4_bias_new_V_1_s = getelementptr [32 x i20]* @conv_4_bias_new_V_1, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_1_s"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="20" op_0_bw="5">
<![CDATA[
.preheader324.i:20  %conv_4_bias_new_V_1_1 = load i20* %conv_4_bias_new_V_1_s, align 4

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_1_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader324.i:23  %icmp_ln392 = icmp eq i47 %indvar_flatten143, %bound46

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader324.i:24  %add_ln392_1 = add i47 1, %indvar_flatten143

]]></Node>
<StgValue><ssdm name="add_ln392_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51_begin:8  %icmp_ln393 = icmp eq i16 %indvar_flatten33, 16896

]]></Node>
<StgValue><ssdm name="icmp_ln393"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_51_begin:9  %select_ln393 = select i1 %icmp_ln393, i6 0, i6 %peIdx_0_i

]]></Node>
<StgValue><ssdm name="select_ln393"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:17  %xor_ln393 = xor i1 %icmp_ln393, true

]]></Node>
<StgValue><ssdm name="xor_ln393"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_51_begin:20  %icmp_ln395 = icmp eq i6 %infoldIdx_0_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:21  %and_ln393_1 = and i1 %icmp_ln395, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_51_begin:22  %icmp_ln394 = icmp eq i10 %indvar_flatten, -496

]]></Node>
<StgValue><ssdm name="icmp_ln394"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:23  %and_ln393_2 = and i1 %icmp_ln394, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_51_begin:24  %peIdx = add i6 1, %select_ln393

]]></Node>
<StgValue><ssdm name="peIdx"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:25  %or_ln393 = or i1 %and_ln393_2, %icmp_ln393

]]></Node>
<StgValue><ssdm name="or_ln393"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="6">
<![CDATA[
hls_label_51_begin:27  %trunc_ln404_1 = trunc i6 %peIdx to i5

]]></Node>
<StgValue><ssdm name="trunc_ln404_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:57  %xor_ln393_1 = xor i1 %icmp_ln394, true

]]></Node>
<StgValue><ssdm name="xor_ln393_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:58  %or_ln393_1 = or i1 %icmp_ln393, %xor_ln393_1

]]></Node>
<StgValue><ssdm name="or_ln393_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:60  %and_ln393_4 = and i1 %and_ln393_1, %or_ln393_1

]]></Node>
<StgValue><ssdm name="and_ln393_4"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_51_begin:61  %select_ln393_16 = select i1 %and_ln393_2, i6 %peIdx, i6 %select_ln393

]]></Node>
<StgValue><ssdm name="select_ln393_16"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:63  %or_ln399 = or i1 %and_ln393_4, %and_ln393_2

]]></Node>
<StgValue><ssdm name="or_ln399"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:64  %or_ln399_1 = or i1 %or_ln399, %icmp_ln393

]]></Node>
<StgValue><ssdm name="or_ln399_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_51_begin:65  %select_ln399 = select i1 %or_ln399_1, i6 0, i6 %infoldIdx_0_i

]]></Node>
<StgValue><ssdm name="select_ln399"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_51_begin:70  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49991)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_51_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49991, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_51_end:1  %infoldIdx = add i6 %select_ln399, 1

]]></Node>
<StgValue><ssdm name="infoldIdx"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_51_end:2  %add_ln394_1 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln394_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_51_end:3  %select_ln394_1 = select i1 %or_ln393, i10 1, i10 %add_ln394_1

]]></Node>
<StgValue><ssdm name="select_ln394_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51_end:4  %add_ln393_1 = add i16 %indvar_flatten33, 1

]]></Node>
<StgValue><ssdm name="add_ln393_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_51_end:5  %select_ln393_17 = select i1 %icmp_ln393, i16 1, i16 %add_ln393_1

]]></Node>
<StgValue><ssdm name="select_ln393_17"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
hls_label_51_end:6  br label %.preheader324.i

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader324.i:4  %w_0_i = phi i5 [ 0, %entry ], [ %select_ln394, %hls_label_51_end ]

]]></Node>
<StgValue><ssdm name="w_0_i"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.preheader324.i:7  %shl_ln4 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %trunc_ln404, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="11">
<![CDATA[
.preheader324.i:8  %zext_ln404 = zext i11 %shl_ln4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader324.i:9  %shl_ln404_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln404, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln404_3"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="9">
<![CDATA[
.preheader324.i:10  %zext_ln404_1 = zext i9 %shl_ln404_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln404_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader324.i:11  %sub_ln404 = sub i12 %zext_ln404, %zext_ln404_1

]]></Node>
<StgValue><ssdm name="sub_ln404"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="5">
<![CDATA[
.preheader324.i:14  %conv_4_inc_new_V_0_l = load i11* %conv_4_inc_new_V_0_a, align 2

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_0_l"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="20" op_0_bw="5">
<![CDATA[
.preheader324.i:16  %conv_4_bias_new_V_0_1 = load i20* %conv_4_bias_new_V_0_s, align 4

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_0_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="5">
<![CDATA[
.preheader324.i:18  %conv_4_inc_new_V_1_l = load i11* %conv_4_inc_new_V_1_a, align 2

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_1_l"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="20" op_0_bw="5">
<![CDATA[
.preheader324.i:20  %conv_4_bias_new_V_1_1 = load i20* %conv_4_bias_new_V_1_s, align 4

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_1_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader324.i:21  %add_ln1353 = add i20 16384, %conv_4_bias_new_V_0_1

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader324.i:22  %add_ln1353_1 = add i20 16384, %conv_4_bias_new_V_1_1

]]></Node>
<StgValue><ssdm name="add_ln1353_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader324.i:25  br i1 %icmp_ln392, label %.exit, label %hls_label_51_begin

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_51_begin:10  %select_ln393_1 = select i1 %icmp_ln393, i12 0, i12 %sub_ln404

]]></Node>
<StgValue><ssdm name="select_ln393_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_51_begin:18  %icmp_ln399 = icmp ne i5 %w_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:19  %and_ln393 = and i1 %icmp_ln399, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_51_begin:26  %select_ln393_8 = select i1 %or_ln393, i5 0, i5 %w_0_i

]]></Node>
<StgValue><ssdm name="select_ln393_8"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
hls_label_51_begin:28  %shl_ln404_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %trunc_ln404_1, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln404_mid1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="11">
<![CDATA[
hls_label_51_begin:29  %zext_ln404_2 = zext i11 %shl_ln404_mid1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln404_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_51_begin:30  %shl_ln404_3_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln404_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln404_3_mid1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="9">
<![CDATA[
hls_label_51_begin:31  %zext_ln404_3 = zext i9 %shl_ln404_3_mid1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln404_3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_51_begin:32  %sub_ln404_1 = sub i12 %zext_ln404_2, %zext_ln404_3

]]></Node>
<StgValue><ssdm name="sub_ln404_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_51_begin:33  %select_ln393_9 = select i1 %and_ln393_2, i12 %sub_ln404_1, i12 %select_ln393_1

]]></Node>
<StgValue><ssdm name="select_ln393_9"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="6">
<![CDATA[
hls_label_51_begin:34  %zext_ln458_1 = zext i6 %peIdx to i64

]]></Node>
<StgValue><ssdm name="zext_ln458_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51_begin:35  %conv_4_inc_new_V_0_a_1 = getelementptr [32 x i11]* @conv_4_inc_new_V_0, i64 0, i64 %zext_ln458_1

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_0_a_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="5">
<![CDATA[
hls_label_51_begin:36  %conv_4_inc_new_V_0_l_1 = load i11* %conv_4_inc_new_V_0_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_0_l_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51_begin:37  %conv_4_bias_new_V_0_2 = getelementptr [32 x i20]* @conv_4_bias_new_V_0, i64 0, i64 %zext_ln458_1

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_0_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="20" op_0_bw="5">
<![CDATA[
hls_label_51_begin:38  %conv_4_bias_new_V_0_3 = load i20* %conv_4_bias_new_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_0_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51_begin:39  %conv_4_inc_new_V_1_a_1 = getelementptr [32 x i11]* @conv_4_inc_new_V_1, i64 0, i64 %zext_ln458_1

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_1_a_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="5">
<![CDATA[
hls_label_51_begin:40  %conv_4_inc_new_V_1_l_1 = load i11* %conv_4_inc_new_V_1_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_1_l_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51_begin:41  %conv_4_bias_new_V_1_2 = getelementptr [32 x i20]* @conv_4_bias_new_V_1, i64 0, i64 %zext_ln458_1

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_1_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="20" op_0_bw="5">
<![CDATA[
hls_label_51_begin:42  %conv_4_bias_new_V_1_3 = load i20* %conv_4_bias_new_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_1_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:59  %and_ln393_3 = and i1 %and_ln393, %or_ln393_1

]]></Node>
<StgValue><ssdm name="and_ln393_3"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_51_begin:62  %w = add i5 2, %select_ln393_8

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_51_begin:66  %icmp_ln399_1 = icmp ne i5 %w, 0

]]></Node>
<StgValue><ssdm name="icmp_ln399_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_51_begin:67  %select_ln399_1 = select i1 %and_ln393_4, i1 %icmp_ln399_1, i1 %and_ln393_3

]]></Node>
<StgValue><ssdm name="select_ln399_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_51_begin:68  %select_ln394 = select i1 %and_ln393_4, i5 %w, i5 %select_ln393_8

]]></Node>
<StgValue><ssdm name="select_ln394"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="6">
<![CDATA[
hls_label_51_begin:69  %zext_ln395 = zext i6 %select_ln399 to i12

]]></Node>
<StgValue><ssdm name="zext_ln395"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_51_begin:73  %icmp_ln399_2 = icmp eq i6 %select_ln399, -17

]]></Node>
<StgValue><ssdm name="icmp_ln399_2"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_51_begin:74  %o_out = and i1 %icmp_ln399_2, %select_ln399_1

]]></Node>
<StgValue><ssdm name="o_out"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_51_begin:88  %add_ln404 = add i12 %select_ln393_9, %zext_ln395

]]></Node>
<StgValue><ssdm name="add_ln404"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="12">
<![CDATA[
hls_label_51_begin:89  %sext_ln404 = sext i12 %add_ln404 to i32

]]></Node>
<StgValue><ssdm name="sext_ln404"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
hls_label_51_begin:90  %zext_ln404_4 = zext i32 %sext_ln404 to i64

]]></Node>
<StgValue><ssdm name="zext_ln404_4"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51_begin:91  %conv_4_w_new_V_0_2_a = getelementptr [1536 x i16]* @conv_4_w_new_V_0_2, i64 0, i64 %zext_ln404_4

]]></Node>
<StgValue><ssdm name="conv_4_w_new_V_0_2_a"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:92  %p_Val2_7 = load i16* %conv_4_w_new_V_0_2_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51_begin:93  %conv_4_w_new_V_0_1_a = getelementptr [1536 x i16]* @conv_4_w_new_V_0_1, i64 0, i64 %zext_ln404_4

]]></Node>
<StgValue><ssdm name="conv_4_w_new_V_0_1_a"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:94  %p_Val2_8 = load i16* %conv_4_w_new_V_0_1_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51_begin:95  %conv_4_w_new_V_0_0_a = getelementptr [1536 x i16]* @conv_4_w_new_V_0_0, i64 0, i64 %zext_ln404_4

]]></Node>
<StgValue><ssdm name="conv_4_w_new_V_0_0_a"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:96  %p_Val2_9 = load i16* %conv_4_w_new_V_0_0_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51_begin:137  %conv_4_w_new_V_1_2_a = getelementptr [1536 x i16]* @conv_4_w_new_V_1_2, i64 0, i64 %zext_ln404_4

]]></Node>
<StgValue><ssdm name="conv_4_w_new_V_1_2_a"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:138  %p_Val2_10 = load i16* %conv_4_w_new_V_1_2_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51_begin:139  %conv_4_w_new_V_1_1_a = getelementptr [1536 x i16]* @conv_4_w_new_V_1_1, i64 0, i64 %zext_ln404_4

]]></Node>
<StgValue><ssdm name="conv_4_w_new_V_1_1_a"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:140  %p_Val2_11 = load i16* %conv_4_w_new_V_1_1_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_51_begin:141  %conv_4_w_new_V_1_0_a = getelementptr [1536 x i16]* @conv_4_w_new_V_1_0, i64 0, i64 %zext_ln404_4

]]></Node>
<StgValue><ssdm name="conv_4_w_new_V_1_0_a"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:142  %p_Val2_12 = load i16* %conv_4_w_new_V_1_0_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_51_begin:297  br i1 %o_out, label %.preheader.0.i, label %hls_label_51_end

]]></Node>
<StgValue><ssdm name="br_ln451"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_51_begin:11  %select_ln393_2 = select i1 %icmp_ln393, i11 -1001, i11 %conv_4_inc_new_V_0_l

]]></Node>
<StgValue><ssdm name="select_ln393_2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_51_begin:12  %select_ln393_3 = select i1 %icmp_ln393, i20 120240, i20 %conv_4_bias_new_V_0_1

]]></Node>
<StgValue><ssdm name="select_ln393_3"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_51_begin:13  %select_ln393_4 = select i1 %icmp_ln393, i20 136624, i20 %add_ln1353

]]></Node>
<StgValue><ssdm name="select_ln393_4"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_51_begin:14  %select_ln393_5 = select i1 %icmp_ln393, i11 610, i11 %conv_4_inc_new_V_1_l

]]></Node>
<StgValue><ssdm name="select_ln393_5"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_51_begin:15  %select_ln393_6 = select i1 %icmp_ln393, i20 112477, i20 %conv_4_bias_new_V_1_1

]]></Node>
<StgValue><ssdm name="select_ln393_6"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_51_begin:16  %select_ln393_7 = select i1 %icmp_ln393, i20 128861, i20 %add_ln1353_1

]]></Node>
<StgValue><ssdm name="select_ln393_7"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="5">
<![CDATA[
hls_label_51_begin:36  %conv_4_inc_new_V_0_l_1 = load i11* %conv_4_inc_new_V_0_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_0_l_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="20" op_0_bw="5">
<![CDATA[
hls_label_51_begin:38  %conv_4_bias_new_V_0_3 = load i20* %conv_4_bias_new_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_0_3"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="5">
<![CDATA[
hls_label_51_begin:40  %conv_4_inc_new_V_1_l_1 = load i11* %conv_4_inc_new_V_1_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_4_inc_new_V_1_l_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="20" op_0_bw="5">
<![CDATA[
hls_label_51_begin:42  %conv_4_bias_new_V_1_3 = load i20* %conv_4_bias_new_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="conv_4_bias_new_V_1_3"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_51_begin:43  %select_ln393_10 = select i1 %and_ln393_2, i11 %conv_4_inc_new_V_0_l_1, i11 %select_ln393_2

]]></Node>
<StgValue><ssdm name="select_ln393_10"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_51_begin:45  %select_ln393_11 = select i1 %and_ln393_2, i20 %conv_4_bias_new_V_0_3, i20 %select_ln393_3

]]></Node>
<StgValue><ssdm name="select_ln393_11"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_51_begin:47  %add_ln1353_2 = add i20 16384, %conv_4_bias_new_V_0_3

]]></Node>
<StgValue><ssdm name="add_ln1353_2"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_51_begin:48  %select_ln393_12 = select i1 %and_ln393_2, i20 %add_ln1353_2, i20 %select_ln393_4

]]></Node>
<StgValue><ssdm name="select_ln393_12"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_51_begin:50  %select_ln393_13 = select i1 %and_ln393_2, i11 %conv_4_inc_new_V_1_l_1, i11 %select_ln393_5

]]></Node>
<StgValue><ssdm name="select_ln393_13"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_51_begin:52  %select_ln393_14 = select i1 %and_ln393_2, i20 %conv_4_bias_new_V_1_3, i20 %select_ln393_6

]]></Node>
<StgValue><ssdm name="select_ln393_14"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_51_begin:54  %add_ln1353_3 = add i20 16384, %conv_4_bias_new_V_1_3

]]></Node>
<StgValue><ssdm name="add_ln1353_3"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_51_begin:55  %select_ln393_15 = select i1 %and_ln393_2, i20 %add_ln1353_3, i20 %select_ln393_7

]]></Node>
<StgValue><ssdm name="select_ln393_15"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_51_begin:75  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %vec_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="32">
<![CDATA[
hls_label_51_begin:76  %trunc_ln647 = trunc i32 %tmp_V to i4

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:77  %p_Result_78_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_78_i_i"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:79  %p_Result_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_1_i_i"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:80  %p_Result_78_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_78_1_i_i"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:82  %p_Result_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_2_i_i"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:83  %p_Result_78_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_78_2_i_i"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:85  %p_Result_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_i_i"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:86  %p_Result_78_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_78_3_i_i"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:92  %p_Val2_7 = load i16* %conv_4_w_new_V_0_2_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:94  %p_Val2_8 = load i16* %conv_4_w_new_V_0_1_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:96  %p_Val2_9 = load i16* %conv_4_w_new_V_0_0_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="16">
<![CDATA[
hls_label_51_begin:97  %trunc_ln647_13 = trunc i16 %p_Val2_7 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln647_13"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="16">
<![CDATA[
hls_label_51_begin:98  %trunc_ln68 = trunc i16 %p_Val2_9 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="4" op_2_bw="22">
<![CDATA[
hls_label_51_begin:99  %shl_ln5 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %trunc_ln68, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="16">
<![CDATA[
hls_label_51_begin:100  %trunc_ln68_5 = trunc i16 %p_Val2_8 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln68_5"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="11">
<![CDATA[
hls_label_51_begin:101  %shl_ln68_s = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %trunc_ln68_5, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_s"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="15">
<![CDATA[
hls_label_51_begin:102  %sext_ln68 = sext i15 %shl_ln68_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="4">
<![CDATA[
hls_label_51_begin:103  %sext_ln68_76 = sext i4 %trunc_ln647_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_76"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51_begin:104  %add_ln68 = add i16 %sext_ln68, %sext_ln68_76

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="26" op_0_bw="16">
<![CDATA[
hls_label_51_begin:105  %sext_ln68_77 = sext i16 %add_ln68 to i26

]]></Node>
<StgValue><ssdm name="sext_ln68_77"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_51_begin:106  %wpacks_0_0_V = add i26 %shl_ln5, %sext_ln68_77

]]></Node>
<StgValue><ssdm name="wpacks_0_0_V"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:107  %p_Result_1_i8_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_7, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_1_i8_i"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:108  %tmp_64 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_9, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="4" op_2_bw="22">
<![CDATA[
hls_label_51_begin:109  %shl_ln68_41 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_64, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_41"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:110  %tmp_65 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_8, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="11">
<![CDATA[
hls_label_51_begin:111  %shl_ln68_42 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_65, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_42"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="15">
<![CDATA[
hls_label_51_begin:112  %sext_ln68_78 = sext i15 %shl_ln68_42 to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_78"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="4">
<![CDATA[
hls_label_51_begin:113  %sext_ln68_79 = sext i4 %p_Result_1_i8_i to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_79"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51_begin:114  %add_ln68_50 = add i16 %sext_ln68_78, %sext_ln68_79

]]></Node>
<StgValue><ssdm name="add_ln68_50"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="26" op_0_bw="16">
<![CDATA[
hls_label_51_begin:115  %sext_ln68_80 = sext i16 %add_ln68_50 to i26

]]></Node>
<StgValue><ssdm name="sext_ln68_80"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_51_begin:116  %wpacks_0_1_V = add i26 %shl_ln68_41, %sext_ln68_80

]]></Node>
<StgValue><ssdm name="wpacks_0_1_V"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:117  %p_Result_2_i9_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_7, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_2_i9_i"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:118  %tmp_66 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_9, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="26" op_0_bw="26" op_1_bw="4" op_2_bw="22">
<![CDATA[
hls_label_51_begin:119  %shl_ln68_43 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_66, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_43"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:120  %tmp_67 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_8, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="11">
<![CDATA[
hls_label_51_begin:121  %shl_ln68_44 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_67, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_44"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="15">
<![CDATA[
hls_label_51_begin:122  %sext_ln68_81 = sext i15 %shl_ln68_44 to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_81"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="4">
<![CDATA[
hls_label_51_begin:123  %sext_ln68_82 = sext i4 %p_Result_2_i9_i to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_82"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51_begin:124  %add_ln68_52 = add i16 %sext_ln68_81, %sext_ln68_82

]]></Node>
<StgValue><ssdm name="add_ln68_52"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="26" op_0_bw="16">
<![CDATA[
hls_label_51_begin:125  %sext_ln68_83 = sext i16 %add_ln68_52 to i26

]]></Node>
<StgValue><ssdm name="sext_ln68_83"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_51_begin:126  %wpacks_0_2_V = add i26 %shl_ln68_43, %sext_ln68_83

]]></Node>
<StgValue><ssdm name="wpacks_0_2_V"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:127  %p_Result_3_i10_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_7, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_i10_i"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:128  %tmp_68 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_9, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="26" op_0_bw="26" op_1_bw="4" op_2_bw="22">
<![CDATA[
hls_label_51_begin:129  %shl_ln68_45 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_68, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_45"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:130  %tmp_69 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_8, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="11">
<![CDATA[
hls_label_51_begin:131  %shl_ln68_46 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_69, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_46"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="15">
<![CDATA[
hls_label_51_begin:132  %sext_ln68_84 = sext i15 %shl_ln68_46 to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_84"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="4">
<![CDATA[
hls_label_51_begin:133  %sext_ln68_85 = sext i4 %p_Result_3_i10_i to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_85"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51_begin:134  %add_ln68_54 = add i16 %sext_ln68_84, %sext_ln68_85

]]></Node>
<StgValue><ssdm name="add_ln68_54"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="26" op_0_bw="16">
<![CDATA[
hls_label_51_begin:135  %sext_ln68_86 = sext i16 %add_ln68_54 to i26

]]></Node>
<StgValue><ssdm name="sext_ln68_86"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_51_begin:136  %wpacks_0_3_V = add i26 %shl_ln68_45, %sext_ln68_86

]]></Node>
<StgValue><ssdm name="wpacks_0_3_V"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:138  %p_Val2_10 = load i16* %conv_4_w_new_V_1_2_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:140  %p_Val2_11 = load i16* %conv_4_w_new_V_1_1_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="11">
<![CDATA[
hls_label_51_begin:142  %p_Val2_12 = load i16* %conv_4_w_new_V_1_0_a, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="16">
<![CDATA[
hls_label_51_begin:143  %trunc_ln647_14 = trunc i16 %p_Val2_10 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln647_14"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="16">
<![CDATA[
hls_label_51_begin:144  %trunc_ln68_6 = trunc i16 %p_Val2_12 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln68_6"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="26" op_0_bw="26" op_1_bw="4" op_2_bw="22">
<![CDATA[
hls_label_51_begin:145  %shl_ln68_47 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %trunc_ln68_6, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_47"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="16">
<![CDATA[
hls_label_51_begin:146  %trunc_ln68_7 = trunc i16 %p_Val2_11 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln68_7"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="11">
<![CDATA[
hls_label_51_begin:147  %shl_ln68_48 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %trunc_ln68_7, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_48"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="15">
<![CDATA[
hls_label_51_begin:148  %sext_ln68_87 = sext i15 %shl_ln68_48 to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_87"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="4">
<![CDATA[
hls_label_51_begin:149  %sext_ln68_88 = sext i4 %trunc_ln647_14 to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_88"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51_begin:150  %add_ln68_56 = add i16 %sext_ln68_87, %sext_ln68_88

]]></Node>
<StgValue><ssdm name="add_ln68_56"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="26" op_0_bw="16">
<![CDATA[
hls_label_51_begin:151  %sext_ln68_89 = sext i16 %add_ln68_56 to i26

]]></Node>
<StgValue><ssdm name="sext_ln68_89"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_51_begin:152  %wpacks_1_0_V = add i26 %shl_ln68_47, %sext_ln68_89

]]></Node>
<StgValue><ssdm name="wpacks_1_0_V"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:153  %p_Result_1_i25_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_10, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_1_i25_i"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:154  %tmp_70 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_12, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="26" op_0_bw="26" op_1_bw="4" op_2_bw="22">
<![CDATA[
hls_label_51_begin:155  %shl_ln68_49 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_70, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_49"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:156  %tmp_71 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_11, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="11">
<![CDATA[
hls_label_51_begin:157  %shl_ln68_50 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_71, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_50"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="15">
<![CDATA[
hls_label_51_begin:158  %sext_ln68_90 = sext i15 %shl_ln68_50 to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_90"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="4">
<![CDATA[
hls_label_51_begin:159  %sext_ln68_91 = sext i4 %p_Result_1_i25_i to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_91"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51_begin:160  %add_ln68_58 = add i16 %sext_ln68_90, %sext_ln68_91

]]></Node>
<StgValue><ssdm name="add_ln68_58"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="26" op_0_bw="16">
<![CDATA[
hls_label_51_begin:161  %sext_ln68_92 = sext i16 %add_ln68_58 to i26

]]></Node>
<StgValue><ssdm name="sext_ln68_92"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_51_begin:162  %wpacks_1_1_V = add i26 %shl_ln68_49, %sext_ln68_92

]]></Node>
<StgValue><ssdm name="wpacks_1_1_V"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:163  %p_Result_2_i35_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_10, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_2_i35_i"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:164  %tmp_72 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_12, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="26" op_0_bw="26" op_1_bw="4" op_2_bw="22">
<![CDATA[
hls_label_51_begin:165  %shl_ln68_51 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_72, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_51"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:166  %tmp_73 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_11, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="11">
<![CDATA[
hls_label_51_begin:167  %shl_ln68_52 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_73, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_52"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="15">
<![CDATA[
hls_label_51_begin:168  %sext_ln68_93 = sext i15 %shl_ln68_52 to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_93"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="4">
<![CDATA[
hls_label_51_begin:169  %sext_ln68_94 = sext i4 %p_Result_2_i35_i to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_94"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51_begin:170  %add_ln68_60 = add i16 %sext_ln68_93, %sext_ln68_94

]]></Node>
<StgValue><ssdm name="add_ln68_60"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="26" op_0_bw="16">
<![CDATA[
hls_label_51_begin:171  %sext_ln68_95 = sext i16 %add_ln68_60 to i26

]]></Node>
<StgValue><ssdm name="sext_ln68_95"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_51_begin:172  %wpacks_1_2_V = add i26 %shl_ln68_51, %sext_ln68_95

]]></Node>
<StgValue><ssdm name="wpacks_1_2_V"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:173  %p_Result_3_i45_i = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_10, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_i45_i"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:174  %tmp_74 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_12, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="26" op_0_bw="26" op_1_bw="4" op_2_bw="22">
<![CDATA[
hls_label_51_begin:175  %shl_ln68_53 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_74, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_53"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:176  %tmp_75 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_11, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="11">
<![CDATA[
hls_label_51_begin:177  %shl_ln68_54 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_75, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_54"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="15">
<![CDATA[
hls_label_51_begin:178  %sext_ln68_96 = sext i15 %shl_ln68_54 to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_96"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="4">
<![CDATA[
hls_label_51_begin:179  %sext_ln68_97 = sext i4 %p_Result_3_i45_i to i16

]]></Node>
<StgValue><ssdm name="sext_ln68_97"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_51_begin:180  %add_ln68_62 = add i16 %sext_ln68_96, %sext_ln68_97

]]></Node>
<StgValue><ssdm name="add_ln68_62"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="26" op_0_bw="16">
<![CDATA[
hls_label_51_begin:181  %sext_ln68_98 = sext i16 %add_ln68_62 to i26

]]></Node>
<StgValue><ssdm name="sext_ln68_98"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_51_begin:182  %wpacks_1_3_V = add i26 %shl_ln68_53, %sext_ln68_98

]]></Node>
<StgValue><ssdm name="wpacks_1_3_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_51_begin:78  %ipack_0_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_78_i_i, i7 0, i4 %trunc_ln647)

]]></Node>
<StgValue><ssdm name="ipack_0_V"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_51_begin:81  %ipack_1_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_78_1_i_i, i7 0, i4 %p_Result_1_i_i)

]]></Node>
<StgValue><ssdm name="ipack_1_V"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_51_begin:84  %ipack_2_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_78_2_i_i, i7 0, i4 %p_Result_2_i_i)

]]></Node>
<StgValue><ssdm name="ipack_2_V"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_51_begin:87  %ipack_3_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_78_3_i_i, i7 0, i4 %p_Result_3_i_i)

]]></Node>
<StgValue><ssdm name="ipack_3_V"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="41" op_0_bw="26">
<![CDATA[
hls_label_51_begin:183  %sext_ln215 = sext i26 %wpacks_0_0_V to i41

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="41" op_0_bw="15">
<![CDATA[
hls_label_51_begin:184  %zext_ln215 = zext i15 %ipack_0_V to i41

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_51_begin:185  %mul_ln1352 = mul nsw i41 %sext_ln215, %zext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="41" op_0_bw="26">
<![CDATA[
hls_label_51_begin:187  %sext_ln215_35 = sext i26 %wpacks_0_1_V to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_35"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="41" op_0_bw="15">
<![CDATA[
hls_label_51_begin:188  %zext_ln215_27 = zext i15 %ipack_1_V to i41

]]></Node>
<StgValue><ssdm name="zext_ln215_27"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_51_begin:189  %mul_ln1352_27 = mul nsw i41 %sext_ln215_35, %zext_ln215_27

]]></Node>
<StgValue><ssdm name="mul_ln1352_27"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="21" op_0_bw="41">
<![CDATA[
hls_label_51_begin:191  %trunc_ln700 = trunc i41 %mul_ln1352 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln700"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="21" op_0_bw="41">
<![CDATA[
hls_label_51_begin:192  %trunc_ln700_81 = trunc i41 %mul_ln1352_27 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln700_81"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="41" op_0_bw="26">
<![CDATA[
hls_label_51_begin:195  %sext_ln215_36 = sext i26 %wpacks_0_2_V to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_36"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="41" op_0_bw="15">
<![CDATA[
hls_label_51_begin:196  %zext_ln215_28 = zext i15 %ipack_2_V to i41

]]></Node>
<StgValue><ssdm name="zext_ln215_28"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_51_begin:197  %mul_ln1352_28 = mul nsw i41 %sext_ln215_36, %zext_ln215_28

]]></Node>
<StgValue><ssdm name="mul_ln1352_28"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="21" op_0_bw="41">
<![CDATA[
hls_label_51_begin:200  %trunc_ln700_82 = trunc i41 %mul_ln1352_28 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln700_82"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="41" op_0_bw="26">
<![CDATA[
hls_label_51_begin:201  %sext_ln215_37 = sext i26 %wpacks_0_3_V to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_37"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="41" op_0_bw="15">
<![CDATA[
hls_label_51_begin:202  %zext_ln215_29 = zext i15 %ipack_3_V to i41

]]></Node>
<StgValue><ssdm name="zext_ln215_29"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_51_begin:203  %mul_ln1352_29 = mul nsw i41 %sext_ln215_37, %zext_ln215_29

]]></Node>
<StgValue><ssdm name="mul_ln1352_29"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="21" op_0_bw="41">
<![CDATA[
hls_label_51_begin:205  %trunc_ln700_83 = trunc i41 %mul_ln1352_29 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln700_83"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="41" op_0_bw="26">
<![CDATA[
hls_label_51_begin:238  %sext_ln215_38 = sext i26 %wpacks_1_0_V to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_38"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_51_begin:239  %mul_ln1352_30 = mul nsw i41 %sext_ln215_38, %zext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln1352_30"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="41" op_0_bw="26">
<![CDATA[
hls_label_51_begin:241  %sext_ln215_40 = sext i26 %wpacks_1_1_V to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_40"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_51_begin:242  %mul_ln1352_31 = mul nsw i41 %sext_ln215_40, %zext_ln215_27

]]></Node>
<StgValue><ssdm name="mul_ln1352_31"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="21" op_0_bw="41">
<![CDATA[
hls_label_51_begin:244  %trunc_ln700_84 = trunc i41 %mul_ln1352_30 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln700_84"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="21" op_0_bw="41">
<![CDATA[
hls_label_51_begin:245  %trunc_ln700_85 = trunc i41 %mul_ln1352_31 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln700_85"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="41" op_0_bw="26">
<![CDATA[
hls_label_51_begin:248  %sext_ln215_41 = sext i26 %wpacks_1_2_V to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_41"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_51_begin:249  %mul_ln1352_32 = mul nsw i41 %sext_ln215_41, %zext_ln215_28

]]></Node>
<StgValue><ssdm name="mul_ln1352_32"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="21" op_0_bw="41">
<![CDATA[
hls_label_51_begin:252  %trunc_ln700_86 = trunc i41 %mul_ln1352_32 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln700_86"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="41" op_0_bw="26">
<![CDATA[
hls_label_51_begin:253  %sext_ln215_42 = sext i26 %wpacks_1_3_V to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_42"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_51_begin:254  %mul_ln1352_33 = mul nsw i41 %sext_ln215_42, %zext_ln215_29

]]></Node>
<StgValue><ssdm name="mul_ln1352_33"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="21" op_0_bw="41">
<![CDATA[
hls_label_51_begin:256  %trunc_ln700_87 = trunc i41 %mul_ln1352_33 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln700_87"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="42" op_0_bw="41">
<![CDATA[
hls_label_51_begin:186  %sext_ln215_34 = sext i41 %mul_ln1352 to i42

]]></Node>
<StgValue><ssdm name="sext_ln215_34"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="42" op_0_bw="41">
<![CDATA[
hls_label_51_begin:190  %sext_ln700 = sext i41 %mul_ln1352_27 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_51_begin:193  %add_ln700 = add i42 %sext_ln700, %sext_ln215_34

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="42" op_0_bw="41">
<![CDATA[
hls_label_51_begin:198  %sext_ln700_56 = sext i41 %mul_ln1352_28 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700_56"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_51_begin:199  %add_ln700_88 = add i21 %trunc_ln700, %trunc_ln700_81

]]></Node>
<StgValue><ssdm name="add_ln700_88"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="42" op_0_bw="41">
<![CDATA[
hls_label_51_begin:204  %sext_ln700_57 = sext i41 %mul_ln1352_29 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700_57"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_51_begin:206  %add_ln700_91 = add i42 %sext_ln700_56, %sext_ln700_57

]]></Node>
<StgValue><ssdm name="add_ln700_91"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_51_begin:210  %add_ln700_94 = add i21 %trunc_ln700_82, %trunc_ln700_83

]]></Node>
<StgValue><ssdm name="add_ln700_94"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_51_begin:211  %add_ln700_96 = add i21 %add_ln700_94, %add_ln700_88

]]></Node>
<StgValue><ssdm name="add_ln700_96"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_51_begin:214  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln700_96, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="42" op_0_bw="41">
<![CDATA[
hls_label_51_begin:240  %sext_ln215_39 = sext i41 %mul_ln1352_30 to i42

]]></Node>
<StgValue><ssdm name="sext_ln215_39"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="42" op_0_bw="41">
<![CDATA[
hls_label_51_begin:243  %sext_ln700_59 = sext i41 %mul_ln1352_31 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700_59"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_51_begin:246  %add_ln700_90 = add i42 %sext_ln700_59, %sext_ln215_39

]]></Node>
<StgValue><ssdm name="add_ln700_90"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="42" op_0_bw="41">
<![CDATA[
hls_label_51_begin:250  %sext_ln700_61 = sext i41 %mul_ln1352_32 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700_61"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_51_begin:251  %add_ln700_98 = add i21 %trunc_ln700_84, %trunc_ln700_85

]]></Node>
<StgValue><ssdm name="add_ln700_98"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="42" op_0_bw="41">
<![CDATA[
hls_label_51_begin:255  %sext_ln700_62 = sext i41 %mul_ln1352_33 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700_62"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_51_begin:257  %add_ln700_99 = add i42 %sext_ln700_61, %sext_ln700_62

]]></Node>
<StgValue><ssdm name="add_ln700_99"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_51_begin:261  %add_ln700_101 = add i21 %trunc_ln700_86, %trunc_ln700_87

]]></Node>
<StgValue><ssdm name="add_ln700_101"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_51_begin:262  %add_ln700_102 = add i21 %add_ln700_101, %add_ln700_98

]]></Node>
<StgValue><ssdm name="add_ln700_102"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_51_begin:265  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln700_102, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="18">
<![CDATA[
hls_label_51_begin:0  %firPartialRes0_V_0_3_1 = load i18* %firPartialRes0_V_0_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_0_3_1"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="18">
<![CDATA[
hls_label_51_begin:1  %firPartialRes0_V_1_3_1 = load i18* %firPartialRes0_V_1_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_1_3_1"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="18">
<![CDATA[
hls_label_51_begin:2  %firPartialRes1_0_V_s = load i18* %firPartialRes1_0_V_1

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V_s"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="18">
<![CDATA[
hls_label_51_begin:3  %firPartialRes1_1_V_s = load i18* %firPartialRes1_1_V_1

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V_s"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="18">
<![CDATA[
hls_label_51_begin:4  %outPartialArr0_0_V_s = load i18* %outPartialArr0_0_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V_s"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="18">
<![CDATA[
hls_label_51_begin:5  %outPartialArr0_1_V_s = load i18* %outPartialArr0_1_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V_s"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="18">
<![CDATA[
hls_label_51_begin:6  %outPartialArr1_V_0_3_1 = load i18* %outPartialArr1_V_0_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_0_3_1"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18">
<![CDATA[
hls_label_51_begin:7  %outPartialArr1_V_1_3_1 = load i18* %outPartialArr1_V_1_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_1_3_1"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_51_begin:72  %o_clear = icmp eq i6 %select_ln399, 0

]]></Node>
<StgValue><ssdm name="o_clear"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="43" op_0_bw="42">
<![CDATA[
hls_label_51_begin:194  %sext_ln700_55 = sext i42 %add_ln700 to i43

]]></Node>
<StgValue><ssdm name="sext_ln700_55"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="43" op_0_bw="42">
<![CDATA[
hls_label_51_begin:207  %sext_ln700_58 = sext i42 %add_ln700_91 to i43

]]></Node>
<StgValue><ssdm name="sext_ln700_58"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_51_begin:208  %add_ln700_93 = add i42 %add_ln700, %add_ln700_91

]]></Node>
<StgValue><ssdm name="add_ln700_93"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
hls_label_51_begin:209  %add_ln700_86 = add i43 %sext_ln700_58, %sext_ln700_55

]]></Node>
<StgValue><ssdm name="add_ln700_86"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="42">
<![CDATA[
hls_label_51_begin:212  %trunc_ln647_15 = trunc i42 %add_ln700_93 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln647_15"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:213  %p_Result_i_i_i_i2_s = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_93, i32 11, i32 21)

]]></Node>
<StgValue><ssdm name="p_Result_i_i_i_i2_s"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="1">
<![CDATA[
hls_label_51_begin:215  %zext_ln78 = zext i1 %tmp_37 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_51_begin:216  %add_ln78 = add i11 %p_Result_i_i_i_i2_s, %zext_ln78

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:217  %p_Result_i_i_i_i4_s = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_93, i32 22, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_i_i_i_i4_s"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
hls_label_51_begin:218  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %add_ln700_93, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="1">
<![CDATA[
hls_label_51_begin:219  %zext_ln78_12 = zext i1 %tmp_38 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78_12"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_51_begin:220  %add_ln78_12 = add i11 %p_Result_i_i_i_i4_s, %zext_ln78_12

]]></Node>
<StgValue><ssdm name="add_ln78_12"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="10" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:221  %tmp = call i10 @_ssdm_op_PartSelect.i10.i43.i32.i32(i43 %add_ln700_86, i32 33, i32 42)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
hls_label_51_begin:223  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %add_ln700_93, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="11">
<![CDATA[
hls_label_51_begin:226  %sext_ln68_99 = sext i11 %trunc_ln647_15 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_99"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="11">
<![CDATA[
hls_label_51_begin:227  %sext_ln68_100 = sext i11 %add_ln78 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_100"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:232  %select_ln398 = select i1 %o_clear, i18 %firPartialRes1_0_V_s, i18 %outPartialArr1_V_0_3_1

]]></Node>
<StgValue><ssdm name="select_ln398"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_51_begin:233  %add_ln398 = add i18 %select_ln398, %sext_ln68_100

]]></Node>
<StgValue><ssdm name="add_ln398"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:234  %select_ln398_1 = select i1 %o_clear, i18 %firPartialRes0_V_0_3_1, i18 %outPartialArr0_0_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_1"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_51_begin:237  %outPartialArr0_0_V = add i18 %select_ln398_1, %sext_ln68_99

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="43" op_0_bw="42">
<![CDATA[
hls_label_51_begin:247  %sext_ln700_60 = sext i42 %add_ln700_90 to i43

]]></Node>
<StgValue><ssdm name="sext_ln700_60"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="43" op_0_bw="42">
<![CDATA[
hls_label_51_begin:258  %sext_ln700_63 = sext i42 %add_ln700_99 to i43

]]></Node>
<StgValue><ssdm name="sext_ln700_63"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
hls_label_51_begin:259  %add_ln700_100 = add i42 %add_ln700_90, %add_ln700_99

]]></Node>
<StgValue><ssdm name="add_ln700_100"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
hls_label_51_begin:260  %add_ln700_92 = add i43 %sext_ln700_63, %sext_ln700_60

]]></Node>
<StgValue><ssdm name="add_ln700_92"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="42">
<![CDATA[
hls_label_51_begin:263  %trunc_ln647_16 = trunc i42 %add_ln700_100 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln647_16"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:264  %p_Result_i_i_i_i2_1 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_100, i32 11, i32 21)

]]></Node>
<StgValue><ssdm name="p_Result_i_i_i_i2_1"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="1">
<![CDATA[
hls_label_51_begin:266  %zext_ln78_14 = zext i1 %tmp_40 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78_14"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_51_begin:267  %add_ln78_14 = add i11 %p_Result_i_i_i_i2_1, %zext_ln78_14

]]></Node>
<StgValue><ssdm name="add_ln78_14"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:268  %p_Result_i_i_i_i4_1 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_100, i32 22, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_i_i_i_i4_1"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
hls_label_51_begin:269  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %add_ln700_100, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="1">
<![CDATA[
hls_label_51_begin:270  %zext_ln78_15 = zext i1 %tmp_41 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78_15"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_51_begin:271  %add_ln78_15 = add i11 %p_Result_i_i_i_i4_1, %zext_ln78_15

]]></Node>
<StgValue><ssdm name="add_ln78_15"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_51_begin:272  %tmp_s = call i10 @_ssdm_op_PartSelect.i10.i43.i32.i32(i43 %add_ln700_92, i32 33, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
hls_label_51_begin:274  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %add_ln700_100, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="18" op_0_bw="11">
<![CDATA[
hls_label_51_begin:277  %sext_ln68_103 = sext i11 %trunc_ln647_16 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_103"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="11">
<![CDATA[
hls_label_51_begin:278  %sext_ln68_104 = sext i11 %add_ln78_14 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_104"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:283  %select_ln398_4 = select i1 %o_clear, i18 %firPartialRes1_1_V_s, i18 %outPartialArr1_V_1_3_1

]]></Node>
<StgValue><ssdm name="select_ln398_4"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_51_begin:284  %add_ln398_1 = add i18 %select_ln398_4, %sext_ln68_104

]]></Node>
<StgValue><ssdm name="add_ln398_1"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:285  %select_ln398_5 = select i1 %o_clear, i18 %firPartialRes0_V_1_3_1, i18 %outPartialArr0_1_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_5"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_51_begin:288  %outPartialArr0_1_V = add i18 %select_ln398_5, %sext_ln68_103

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:289  store i18 %add_ln398_1, i18* %outPartialArr1_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:290  store i18 %add_ln398, i18* %outPartialArr1_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:291  store i18 %outPartialArr0_1_V, i18* %outPartialArr0_1_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:292  store i18 %outPartialArr0_0_V, i18* %outPartialArr0_0_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="29" op_0_bw="11">
<![CDATA[
hls_label_51_begin:44  %zext_ln393 = zext i11 %select_ln393_10 to i29

]]></Node>
<StgValue><ssdm name="zext_ln393"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="29" op_0_bw="11">
<![CDATA[
hls_label_51_begin:51  %zext_ln393_1 = zext i11 %select_ln393_13 to i29

]]></Node>
<StgValue><ssdm name="zext_ln393_1"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="10">
<![CDATA[
hls_label_51_begin:222  %sext_ln647 = sext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="sext_ln647"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="1">
<![CDATA[
hls_label_51_begin:224  %zext_ln78_13 = zext i1 %tmp_39 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78_13"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_51_begin:225  %add_ln78_13 = add i11 %sext_ln647, %zext_ln78_13

]]></Node>
<StgValue><ssdm name="add_ln78_13"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="11">
<![CDATA[
hls_label_51_begin:228  %firPartialRes0_0_V = sext i11 %add_ln78_12 to i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_0_V"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="11">
<![CDATA[
hls_label_51_begin:229  %sext_ln68_102 = sext i11 %add_ln78_13 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_102"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="o_clear" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_51_begin:230  %firPartialRes0_0_V_1 = add i18 %firPartialRes0_V_0_3_1, %firPartialRes0_0_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_0_V_1"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="o_clear" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_51_begin:231  %add_ln700_89 = add i18 %firPartialRes1_0_V_s, %sext_ln68_102

]]></Node>
<StgValue><ssdm name="add_ln700_89"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:235  %select_ln398_2 = select i1 %o_clear, i18 %firPartialRes0_0_V, i18 %firPartialRes0_0_V_1

]]></Node>
<StgValue><ssdm name="select_ln398_2"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:236  %firPartialRes1_0_V = select i1 %o_clear, i18 %sext_ln68_102, i18 %add_ln700_89

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="10">
<![CDATA[
hls_label_51_begin:273  %sext_ln647_10 = sext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="sext_ln647_10"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="1">
<![CDATA[
hls_label_51_begin:275  %zext_ln78_16 = zext i1 %tmp_42 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78_16"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_51_begin:276  %add_ln78_16 = add i11 %sext_ln647_10, %zext_ln78_16

]]></Node>
<StgValue><ssdm name="add_ln78_16"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="11">
<![CDATA[
hls_label_51_begin:279  %firPartialRes0_1_V = sext i11 %add_ln78_15 to i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_1_V"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="18" op_0_bw="11">
<![CDATA[
hls_label_51_begin:280  %sext_ln68_106 = sext i11 %add_ln78_16 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_106"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="o_clear" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_51_begin:281  %firPartialRes0_1_V_1 = add i18 %firPartialRes0_V_1_3_1, %firPartialRes0_1_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_1_V_1"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="o_clear" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_51_begin:282  %add_ln700_95 = add i18 %firPartialRes1_1_V_s, %sext_ln68_106

]]></Node>
<StgValue><ssdm name="add_ln700_95"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:286  %select_ln398_6 = select i1 %o_clear, i18 %firPartialRes0_1_V, i18 %firPartialRes0_1_V_1

]]></Node>
<StgValue><ssdm name="select_ln398_6"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:287  %firPartialRes1_1_V = select i1 %o_clear, i18 %sext_ln68_106, i18 %add_ln700_95

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:293  store i18 %firPartialRes1_1_V, i18* %firPartialRes1_1_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:294  store i18 %firPartialRes1_0_V, i18* %firPartialRes1_0_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:295  store i18 %select_ln398_6, i18* %firPartialRes0_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_51_begin:296  store i18 %select_ln398_2, i18* %firPartialRes0_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="29" op_0_bw="18">
<![CDATA[
.preheader.0.i:0  %sext_ln215_43 = sext i18 %outPartialArr0_0_V to i29

]]></Node>
<StgValue><ssdm name="sext_ln215_43"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:1  %ret_V = mul i29 %zext_ln393, %sext_ln215_43

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="29" op_0_bw="18">
<![CDATA[
.preheader.0.i:11  %sext_ln215_44 = sext i18 %add_ln398 to i29

]]></Node>
<StgValue><ssdm name="sext_ln215_44"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:12  %ret_V_9 = mul i29 %zext_ln393, %sext_ln215_44

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="29" op_0_bw="18">
<![CDATA[
.preheader.0.i:22  %sext_ln215_45 = sext i18 %outPartialArr0_1_V to i29

]]></Node>
<StgValue><ssdm name="sext_ln215_45"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:23  %ret_V_12 = mul i29 %zext_ln393_1, %sext_ln215_45

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="29" op_0_bw="18">
<![CDATA[
.preheader.0.i:33  %sext_ln215_46 = sext i18 %add_ln398_1 to i29

]]></Node>
<StgValue><ssdm name="sext_ln215_46"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:34  %ret_V_15 = mul i29 %zext_ln393_1, %sext_ln215_46

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="30" op_0_bw="20">
<![CDATA[
hls_label_51_begin:46  %sext_ln393 = sext i20 %select_ln393_11 to i30

]]></Node>
<StgValue><ssdm name="sext_ln393"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="29" op_0_bw="20">
<![CDATA[
hls_label_51_begin:49  %sext_ln393_1 = sext i20 %select_ln393_12 to i29

]]></Node>
<StgValue><ssdm name="sext_ln393_1"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="20">
<![CDATA[
hls_label_51_begin:53  %sext_ln393_2 = sext i20 %select_ln393_14 to i30

]]></Node>
<StgValue><ssdm name="sext_ln393_2"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="29" op_0_bw="20">
<![CDATA[
hls_label_51_begin:56  %sext_ln393_3 = sext i20 %select_ln393_15 to i29

]]></Node>
<StgValue><ssdm name="sext_ln393_3"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_51_begin:71  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln396"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="30" op_0_bw="29">
<![CDATA[
.preheader.0.i:2  %sext_ln1352 = sext i29 %ret_V to i30

]]></Node>
<StgValue><ssdm name="sext_ln1352"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:3  %ret_V_18 = add i30 %sext_ln393, %sext_ln1352

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:4  %icmp_ln895 = icmp sgt i30 %ret_V_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:5  %ret_V_8 = add i29 %ret_V, %sext_ln393_1

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:6  %tmp_43 = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_8, i32 19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.i:7  %icmp_ln895_23 = icmp ne i10 %tmp_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_23"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:8  %trunc_ln9 = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_8, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:9  %select_ln192 = select i1 %icmp_ln895_23, i4 -1, i4 %trunc_ln9

]]></Node>
<StgValue><ssdm name="select_ln192"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:10  %res_V = select i1 %icmp_ln895, i4 %select_ln192, i4 0

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="30" op_0_bw="29">
<![CDATA[
.preheader.0.i:13  %sext_ln1352_1 = sext i29 %ret_V_9 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1352_1"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:14  %ret_V_19 = add i30 %sext_ln393, %sext_ln1352_1

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:15  %icmp_ln895_24 = icmp sgt i30 %ret_V_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_24"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:16  %ret_V_11 = add i29 %ret_V_9, %sext_ln393_1

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="400" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:17  %tmp_44 = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_11, i32 19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.i:18  %icmp_ln895_25 = icmp ne i10 %tmp_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_25"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:19  %trunc_ln214_s = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_11, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_s"/></StgValue>
</operation>

<operation id="403" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:20  %select_ln192_1 = select i1 %icmp_ln895_25, i4 -1, i4 %trunc_ln214_s

]]></Node>
<StgValue><ssdm name="select_ln192_1"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:21  %res_V_1 = select i1 %icmp_ln895_24, i4 %select_ln192_1, i4 0

]]></Node>
<StgValue><ssdm name="res_V_1"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="30" op_0_bw="29">
<![CDATA[
.preheader.0.i:24  %sext_ln1352_2 = sext i29 %ret_V_12 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1352_2"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:25  %ret_V_20 = add i30 %sext_ln393_2, %sext_ln1352_2

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:26  %icmp_ln895_26 = icmp sgt i30 %ret_V_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_26"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:27  %ret_V_14 = add i29 %ret_V_12, %sext_ln393_3

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:28  %tmp_45 = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_14, i32 19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.i:29  %icmp_ln895_27 = icmp ne i10 %tmp_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_27"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:30  %trunc_ln214_1 = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_14, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_1"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:31  %select_ln192_2 = select i1 %icmp_ln895_27, i4 -1, i4 %trunc_ln214_1

]]></Node>
<StgValue><ssdm name="select_ln192_2"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:32  %res_V_2 = select i1 %icmp_ln895_26, i4 %select_ln192_2, i4 0

]]></Node>
<StgValue><ssdm name="res_V_2"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="30" op_0_bw="29">
<![CDATA[
.preheader.0.i:35  %sext_ln1352_3 = sext i29 %ret_V_15 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1352_3"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:36  %ret_V_21 = add i30 %sext_ln393_2, %sext_ln1352_3

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.0.i:37  %icmp_ln895_28 = icmp sgt i30 %ret_V_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_28"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:38  %ret_V_17 = add i29 %ret_V_15, %sext_ln393_3

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="10" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:39  %tmp_46 = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %ret_V_17, i32 19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.i:40  %icmp_ln895_29 = icmp ne i10 %tmp_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_29"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="4" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:41  %trunc_ln214_2 = call i4 @_ssdm_op_PartSelect.i4.i29.i32.i32(i29 %ret_V_17, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_2"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:42  %select_ln192_3 = select i1 %icmp_ln895_29, i4 -1, i4 %trunc_ln214_2

]]></Node>
<StgValue><ssdm name="select_ln192_3"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:43  %res_V_3 = select i1 %icmp_ln895_28, i4 %select_ln192_3, i4 0

]]></Node>
<StgValue><ssdm name="res_V_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4">
<![CDATA[
.preheader.0.i:44  %p_Result_s = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %res_V_3, i4 %res_V_1, i4 %res_V_2, i4 %res_V)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.0.i:45  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %p_Result_s)

]]></Node>
<StgValue><ssdm name="write_ln466"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.i:46  br label %hls_label_51_end

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln503"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
