
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000770    0.992471 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012104    0.303115    1.375780    2.368251 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.303115    0.000079    2.368330 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007076    0.527395    0.425840    2.794170 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.527395    0.000158    2.794328 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003737    0.277021    0.260963    3.055291 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.277021    0.000038    3.055329 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.055329   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000770    0.992471 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092471   clock uncertainty
                                  0.000000    1.092471   clock reconvergence pessimism
                                  0.202164    1.294635   library hold time
                                              1.294635   data required time
---------------------------------------------------------------------------------------------
                                              1.294635   data required time
                                             -3.055329   data arrival time
---------------------------------------------------------------------------------------------
                                              1.760694   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000758    0.988370 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016571    0.364918    1.425534    2.413904 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.364918    0.000302    2.414205 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005532    0.524716    0.391184    2.805389 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.524716    0.000108    2.805497 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004195    0.324385    0.346173    3.151670 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.324385    0.000081    3.151751 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.151751   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000758    0.988370 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088370   clock uncertainty
                                  0.000000    1.088370   clock reconvergence pessimism
                                  0.190634    1.279004   library hold time
                                              1.279004   data required time
---------------------------------------------------------------------------------------------
                                              1.279004   data required time
                                             -3.151751   data arrival time
---------------------------------------------------------------------------------------------
                                              1.872746   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000779    0.988391 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017733    0.381181    1.438657    2.427048 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.381181    0.000502    2.427550 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005768    0.485182    0.411918    2.839468 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.485182    0.000118    2.839586 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003475    0.311318    0.323474    3.163061 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.311318    0.000034    3.163095 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.163095   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000779    0.988391 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088391   clock uncertainty
                                  0.000000    1.088391   clock reconvergence pessimism
                                  0.193538    1.281929   library hold time
                                              1.281929   data required time
---------------------------------------------------------------------------------------------
                                              1.281929   data required time
                                             -3.163095   data arrival time
---------------------------------------------------------------------------------------------
                                              1.881165   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182456    0.000343    0.992043 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025340    0.491035    1.519825    2.511868 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.491035    0.000281    2.512149 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004687    0.487593    0.500604    3.012754 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.487593    0.000045    3.012798 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003910    0.276783    0.257438    3.270237 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.276783    0.000073    3.270310 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.270310   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182456    0.000343    0.992043 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092044   clock uncertainty
                                  0.000000    1.092044   clock reconvergence pessimism
                                  0.202217    1.294260   library hold time
                                              1.294260   data required time
---------------------------------------------------------------------------------------------
                                              1.294260   data required time
                                             -3.270310   data arrival time
---------------------------------------------------------------------------------------------
                                              1.976050   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000749    0.992450 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.023700    0.467373    1.503090    2.495539 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.467373    0.000425    2.495965 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005244    0.502943    0.512214    3.008178 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.502943    0.000103    3.008281 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005988    0.318539    0.295853    3.304134 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.318539    0.000083    3.304218 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.304218   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000749    0.992450 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092450   clock uncertainty
                                  0.000000    1.092450   clock reconvergence pessimism
                                  0.192955    1.285405   library hold time
                                              1.285405   data required time
---------------------------------------------------------------------------------------------
                                              1.285405   data required time
                                             -3.304218   data arrival time
---------------------------------------------------------------------------------------------
                                              2.018813   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000762    0.992463 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027652    0.889927    2.072059    3.064522 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.889927    0.000500    3.065022 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006925    0.380549    0.302125    3.367147 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.380549    0.000162    3.367309 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.367309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000762    0.992463 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092463   clock uncertainty
                                  0.000000    1.092463   clock reconvergence pessimism
                                  0.179201    1.271663   library hold time
                                              1.271663   data required time
---------------------------------------------------------------------------------------------
                                              1.271663   data required time
                                             -3.367309   data arrival time
---------------------------------------------------------------------------------------------
                                              2.095645   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000560    0.988173 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005295    0.330115    1.686616    2.674788 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.330115    0.000053    2.674842 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012890    0.387483    0.328233    3.003075 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.387483    0.000319    3.003394 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.018218    0.641297    0.513609    3.517002 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.641297    0.000222    3.517225 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003704    0.279145    0.213569    3.730793 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.279145    0.000036    3.730830 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.730830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000733    0.988345 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088345   clock uncertainty
                                  0.000000    1.088345   clock reconvergence pessimism
                                  0.200689    1.289034   library hold time
                                              1.289034   data required time
---------------------------------------------------------------------------------------------
                                              1.289034   data required time
                                             -3.730830   data arrival time
---------------------------------------------------------------------------------------------
                                              2.441796   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001287    5.171315 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054888    0.811416    0.781434    5.952748 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.811416    0.000468    5.953216 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.953216   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000779    0.988391 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088391   clock uncertainty
                                  0.000000    1.088391   clock reconvergence pessimism
                                  0.704647    1.793038   library removal time
                                              1.793038   data required time
---------------------------------------------------------------------------------------------
                                              1.793038   data required time
                                             -5.953216   data arrival time
---------------------------------------------------------------------------------------------
                                              4.160178   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001287    5.171315 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054888    0.811416    0.781434    5.952748 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.811422    0.001269    5.954018 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.954018   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000560    0.988173 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088173   clock uncertainty
                                  0.000000    1.088173   clock reconvergence pessimism
                                  0.704647    1.792820   library removal time
                                              1.792820   data required time
---------------------------------------------------------------------------------------------
                                              1.792820   data required time
                                             -5.954018   data arrival time
---------------------------------------------------------------------------------------------
                                              4.161197   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001287    5.171315 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054888    0.811416    0.781434    5.952748 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.811422    0.001296    5.954044 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.954044   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000580    0.988192 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088192   clock uncertainty
                                  0.000000    1.088192   clock reconvergence pessimism
                                  0.704647    1.792840   library removal time
                                              1.792840   data required time
---------------------------------------------------------------------------------------------
                                              1.792840   data required time
                                             -5.954044   data arrival time
---------------------------------------------------------------------------------------------
                                              4.161205   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707402    0.002982    6.083786 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000770    0.992471 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092471   clock uncertainty
                                  0.000000    1.092471   clock reconvergence pessimism
                                  0.694855    1.787326   library removal time
                                              1.787326   data required time
---------------------------------------------------------------------------------------------
                                              1.787326   data required time
                                             -6.083786   data arrival time
---------------------------------------------------------------------------------------------
                                              4.296460   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707405    0.003165    6.083968 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000955    0.992656 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092656   clock uncertainty
                                  0.000000    1.092656   clock reconvergence pessimism
                                  0.694855    1.787511   library removal time
                                              1.787511   data required time
---------------------------------------------------------------------------------------------
                                              1.787511   data required time
                                             -6.083968   data arrival time
---------------------------------------------------------------------------------------------
                                              4.296457   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707406    0.003193    6.083997 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000970    0.992671 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092671   clock uncertainty
                                  0.000000    1.092671   clock reconvergence pessimism
                                  0.694855    1.787526   library removal time
                                              1.787526   data required time
---------------------------------------------------------------------------------------------
                                              1.787526   data required time
                                             -6.083997   data arrival time
---------------------------------------------------------------------------------------------
                                              4.296471   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707404    0.003102    6.083905 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083905   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000845    0.992546 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092546   clock uncertainty
                                  0.000000    1.092546   clock reconvergence pessimism
                                  0.694855    1.787401   library removal time
                                              1.787401   data required time
---------------------------------------------------------------------------------------------
                                              1.787401   data required time
                                             -6.083905   data arrival time
---------------------------------------------------------------------------------------------
                                              4.296504   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707397    0.002603    6.083406 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182456    0.000343    0.992043 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092044   clock uncertainty
                                  0.000000    1.092044   clock reconvergence pessimism
                                  0.694854    1.786897   library removal time
                                              1.786897   data required time
---------------------------------------------------------------------------------------------
                                              1.786897   data required time
                                             -6.083406   data arrival time
---------------------------------------------------------------------------------------------
                                              4.296509   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707404    0.003070    6.083873 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083873   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000749    0.992450 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092450   clock uncertainty
                                  0.000000    1.092450   clock reconvergence pessimism
                                  0.694855    1.787305   library removal time
                                              1.787305   data required time
---------------------------------------------------------------------------------------------
                                              1.787305   data required time
                                             -6.083873   data arrival time
---------------------------------------------------------------------------------------------
                                              4.296568   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707404    0.003094    6.083898 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083898   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000762    0.992463 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092463   clock uncertainty
                                  0.000000    1.092463   clock reconvergence pessimism
                                  0.694855    1.787318   library removal time
                                              1.787318   data required time
---------------------------------------------------------------------------------------------
                                              1.787318   data required time
                                             -6.083898   data arrival time
---------------------------------------------------------------------------------------------
                                              4.296580   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707384    0.001329    6.082133 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.082133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000733    0.988345 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088345   clock uncertainty
                                  0.000000    1.088345   clock reconvergence pessimism
                                  0.693900    1.782245   library removal time
                                              1.782245   data required time
---------------------------------------------------------------------------------------------
                                              1.782245   data required time
                                             -6.082133   data arrival time
---------------------------------------------------------------------------------------------
                                              4.299888   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707387    0.001790    6.082593 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.082593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000758    0.988370 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088370   clock uncertainty
                                  0.000000    1.088370   clock reconvergence pessimism
                                  0.693901    1.782271   library removal time
                                              1.782271   data required time
---------------------------------------------------------------------------------------------
                                              1.782271   data required time
                                             -6.082593   data arrival time
---------------------------------------------------------------------------------------------
                                              4.300323   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707397    0.002578    6.083382 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000367    0.564784 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828    0.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000573    0.988185 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088185   clock uncertainty
                                  0.000000    1.088185   clock reconvergence pessimism
                                  0.693901    1.782086   library removal time
                                              1.782086   data required time
---------------------------------------------------------------------------------------------
                                              1.782086   data required time
                                             -6.083382   data arrival time
---------------------------------------------------------------------------------------------
                                              4.301295   slack (MET)



