{"vcs1":{"timestamp_begin":1681682898.361583435, "rt":0.84, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1681682899.240190214, "rt":1.09, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681682900.352537097, "rt":0.87, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681682898.066357858}
{"VCS_COMP_START_TIME": 1681682898.066357858}
{"VCS_COMP_END_TIME": 1681682901.919381917}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338516}}
{"stitch_vcselab": {"peak_mem": 222604}}
