Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/angela/Documents/github/cva6_intel/cva6/corev_apu/altera/hps.qsys --block-symbol-file --output-directory=/home/angela/Documents/github/cva6_intel/cva6/corev_apu/altera/hps --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading altera/hps.qsys
Progress: Reading input file
Progress: Parameterizing module intel_agilex_hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: hps.intel_agilex_hps_0: Warnings found in IP parameterization.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/angela/Documents/github/cva6_intel/cva6/corev_apu/altera/hps.qsys --synthesis=VERILOG --output-directory=/home/angela/Documents/github/cva6_intel/cva6/corev_apu/altera/hps --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading altera/hps.qsys
Progress: Reading input file
Progress: Parameterizing module intel_agilex_hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: hps.intel_agilex_hps_0: Warnings found in IP parameterization.
Info: hps: "Transforming system: hps"
Info: hps: "Naming system components in system: hps"
Info: hps: "Processing generation queue"
Info: hps: "Generating: hps"
Info: hps: "Generating: hps_intel_agilex_hps_0"
Info: hps: Done "hps" with 2 modules, 1 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in hps. No files generated.
Info: Finished: Generate IP Core Documentation
