===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.7169 seconds

  ----Wall Time----  ----Name----
    3.9623 ( 11.8%)  FIR Parser
   16.3067 ( 48.4%)  'firrtl.circuit' Pipeline
    0.5500 (  1.6%)    CreateSiFiveMetadata
    1.4282 (  4.2%)    'firrtl.module' Pipeline
    1.2977 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1305 (  0.4%)      LowerCHIRRTL
    0.1122 (  0.3%)    InferWidths
    0.7316 (  2.2%)    InferResets
    0.0259 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0501 (  0.1%)    PrefixModules
    0.0248 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.7223 (  2.1%)    LowerFIRRTLTypes
    6.6596 ( 19.8%)    'firrtl.module' Pipeline
    0.8828 (  2.6%)      ExpandWhens
    5.7769 ( 17.1%)      Canonicalizer
    0.4367 (  1.3%)    Inliner
    1.2040 (  3.6%)    IMConstProp
    0.0388 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.4117 ( 13.1%)    'firrtl.module' Pipeline
    4.4117 ( 13.1%)      Canonicalizer
    2.4828 (  7.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.5680 ( 22.4%)  'hw.module' Pipeline
    0.0950 (  0.3%)    HWCleanup
    1.1269 (  3.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.2568 ( 18.6%)    Canonicalizer
    0.0892 (  0.3%)    HWLegalizeModules
    0.4079 (  1.2%)  HWLegalizeNames
    0.9390 (  2.8%)  'hw.module' Pipeline
    0.9390 (  2.8%)    PrettifyVerilog
    2.0483 (  6.1%)  ExportVerilog emission
    0.0018 (  0.0%)  Rest
   33.7169 (100.0%)  Total

{
  totalTime: 33.743,
  maxMemory: 638697472
}
