
bin_hdr_sec.elf:     file format elf32-littlearm
bin_hdr_sec.elf

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text1        00000b10  40002620  40002620  00002620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text.mvBinHdrDispatcher 00000038  40003130  40003130  00003130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text.mvUartInit 00000002  40003168  40003168  00003168  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text.mvUartPutc 00000002  4000316a  4000316a  0000316a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.putstring 00000002  4000316c  4000316c  0000316c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.putdata 00000002  4000316e  4000316e  0000316e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.mvRtcConfig 00000034  40003170  40003170  00003170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.mvGeneralInit 000000e8  400031a4  400031a4  000031a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.mvSerdesPexUsb3PipeDelayWA.part.0 0000002c  4000328c  4000328c  0000328c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.mvHwsCtrlSerdesRevGet 0000000e  400032b8  400032b8  000032b8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.mvHwsSerdesTopologyVerify 00000108  400032c8  400032c8  000032c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.mvHwsSerdesXAUITopologyVerify 00000054  400033d0  400033d0  000033d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.mvHwsSerdesPCIX4TopologyVerify 00000030  40003424  40003424  00003424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.mvHwsSerdesSeqDbInit 0000038c  40003454  40003454  00003454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.serdesTypeAndSpeedToSpeedSeq 00000070  400037e0  400037e0  000037e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.mvHwsBoardTopologyLoad 0000001c  40003850  40003850  00003850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.printTopologyDetails 0000009c  4000386c  4000386c  0000386c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.mvHwsPreSerdesInitConfig 0000002c  40003908  40003908  00003908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.mvSerdesPolarityConfig 00000022  40003934  40003934  00003934  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.mvHwsUpdateSerdesPhySelectorsOptions 000000f4  40003958  40003958  00003958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.updateUsb3DeviceConfig 0000003c  40003a4c  40003a4c  00003a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.mvHwsSerdesPexRefClockSatRGet 00000048  40003a88  40003a88  00003a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.mvHwsSerdesGetRefClockVal 00000048  40003ad0  40003ad0  00003ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.mvHwsUpdateSerdesPhySelectors 00000148  40003b18  40003b18  00003b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.mvHwsRefClockSet 00000100  40003c60  40003c60  00003c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.mvSerdesPowerUpCtrl 00000414  40003d60  40003d60  00003d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.mvHwsPexTxConfigSeq 00000092  40004174  40004174  00004174  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.mvHwsPowerUpSerdesLanes 000000d4  40004208  40004208  00004208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.mvHwsCtrlHighSpeedSerdesPhyConfig 00000074  400042dc  400042dc  000042dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.mvCtrlHighSpeedSerdesPhyConfig 00000004  40004350  40004350  00004350  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.mvPexLocalBusNumSet 00000068  40004354  40004354  00004354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.mvPexLocalDevNumSet 00000044  400043bc  400043bc  000043bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.mvPexConfigRead 000000d0  40004400  40004400  00004400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.mvHwsPexConfig 00000320  400044d0  400044d0  000044d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.mvHwsSerdesSeqInit 00000018  400047f0  400047f0  000047f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.mvSerdesPowerUpCtrlExt 00000004  40004808  40004808  00004808  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.mvHwsSerdesSiliconRefClockGet 00000004  4000480c  4000480c  0000480c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.mvHwsSerdesGetMaxLane 00000040  40004810  40004810  00004810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.mvHwsIsSerdesActive 00000048  40004850  40004850  00004850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.mvHwsGetExtBaseAddr 0000000a  40004898  40004898  00004898  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.mvHwsSerdesGetPhySelectorVal 0000002c  400048a4  400048a4  000048a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.mvHwsGetPhysicalSerdesNum 00000014  400048d0  400048d0  000048d0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.loadTopologyCustomer 0000006c  400048e4  400048e4  000048e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.ddr3GetTopologyMap 00000040  40004950  40004950  00004950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text.ddr3LoadTopologyMap 00000034  40004990  40004990  00004990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.ddr3NewTipDlbConfig 0000002c  400049c4  400049c4  000049c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.ddr3GetBusWidth 00000014  400049f0  400049f0  000049f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.ddr3GetDeviceWidth 0000001c  40004a04  40004a04  00004a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.ddr3GetDeviceSize 00000078  40004a20  40004a20  00004a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.ddr3CalcMemCsSize 000000bc  40004a98  40004a98  00004a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.ddr3FastPathDynamicCsSizeConfig 00000088  40004b54  40004b54  00004b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text.ddr3Init 000002b0  40004bdc  40004bdc  00004bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.ddr3HwsSetLogLevel 00000084  40004e8c  40004e8c  00004e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.ddr3TipRegDump 00000130  40004f10  40004f10  00004f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text.mvHwsDdr3TipInitConfigFunc 0000001c  40005040  40005040  00005040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text.ddr3TipGetResultPtr 0000000c  4000505c  4000505c  0000505c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.ddr3TipGetDeviceInfo 0000001c  40005068  40005068  00005068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.ddr3TipPrintStabilityLog 0000037c  40005084  40005084  00005084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.mvHwsDdr3TipReadAdllValue 00000078  40005400  40005400  00005400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.mvHwsDdr3TipWriteAdllValue 00000078  40005478  40005478  00005478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text.readPhaseValue 00000078  400054f0  400054f0  000054f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text.writeLevelingValue 00000084  40005568  40005568  00005568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text.printAdll 00000048  400055ec  400055ec  000055ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text.printPh 00000048  40005634  40005634  00005634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.ddr3TipRunSweepTest 000002b0  4000567c  4000567c  0000567c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.ddr3TipRunLevelingSweepTest 0000046c  4000592c  4000592c  0000592c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text.ddr3TipPrintLog 00000400  40005d98  40005d98  00005d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text.printTopology 00000140  40006198  40006198  00006198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text.printDeviceInfo 000000a0  400062d8  400062d8  000062d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text.RunXsbTest 00000004  40006378  40006378  00006378  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text.ddr3TipBistOperation 0000006c  4000637c  4000637c  0000637c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text.ddr3TipBistActivate 00000254  400063e8  400063e8  000063e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text.ddr3TipBistReadResult 000000a8  4000663c  4000663c  0000663c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text.mvHwsDdr3RunBist 000000c0  400066e4  400066e4  000066e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.ddr3PrintVersion 0000000c  400067a4  400067a4  000067a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.ddr3TipTuneTrainingParams 00000128  400067b0  400067b0  000067b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text.mvCalcCsNum 00000088  400068d8  400068d8  000068d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text.mvHwsDdr3TipIFWrite 00000020  40006960  40006960  00006960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text.ddr3TipSetTiming 00000400  40006980  40006980  00006980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text.ddr3TipConfigureCs 00000134  40006d80  40006d80  00006d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 80 .text.mvHwsDdr3TipIFRead 00000020  40006eb4  40006eb4  00006eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 81 .text.ddr3TipBusAccess 0000014c  40006ed4  40006ed4  00006ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 82 .text.ddr3TipIfPolling 000000ac  40007020  40007020  00007020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 83 .text.mvHwsDdr3TipBUSRead 0000010c  400070cc  400070cc  000070cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 84 .text.mvHwsDdr3TipBUSWrite 00000034  400071d8  400071d8  000071d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 85 .text.ddr3TipBusReadModifyWrite 000000b4  4000720c  4000720c  0000720c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 86 .text.ddr3TipConfigurePhy 00000210  400072c0  400072c0  000072c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 87 .text.AdllCalibration 00000274  400074d0  400074d0  000074d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 88 .text.ddr3TipGetFirstActiveIf 0000001c  40007744  40007744  00007744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 89 .text.mvHwsDdr3TipLoadTopologyMap 000000dc  40007760  40007760  00007760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 90 .text.ddr3TipWriteMRSCmd 000000b0  4000783c  4000783c  0000783c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 91 .text.ddr3TipFreqSet 00000a24  400078ec  400078ec  000078ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 92 .text.ddr3TipResetFifoPtr 000000cc  40008310  40008310  00008310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 93 .text.ddr3TipDDR3ResetPhyRegs 00000204  400083dc  400083dc  000083dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 94 .text.ddr3TipRestoreDunitRegs 000000a0  400085e0  400085e0  000085e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 95 .text.ddr3TipAdllRegsBypass 000000a8  40008680  40008680  00008680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 96 .text.ddr3TipEnableInitSequence 000000d8  40008728  40008728  00008728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 97 .text.mvHwsDdr3TipInitController 000009ec  40008800  40008800  00008800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 98 .text.mvHwsDdr3TipRunAlg 00000ae8  400091ec  400091ec  000091ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 99 .text.ddr3TipRegisterDqTable 0000000c  40009cd4  40009cd4  00009cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
100 .text.ddr3TipIsPupLock 00000022  40009ce0  40009ce0  00009ce0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
101 .text.ddr3TipGetBufMin 00000016  40009d02  40009d02  00009d02  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
102 .text.ddr3TipGetBufMax 00000016  40009d18  40009d18  00009d18  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
103 .text.mvHwsDdr3GetBusWidth 00000018  40009d30  40009d30  00009d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
104 .text.mvHwsDdr3GetDeviceWidth 0000001c  40009d48  40009d48  00009d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
105 .text.mvHwsDdr3GetDeviceSize 00000040  40009d64  40009d64  00009d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
106 .text.mvHwsDdr3CalcMemCsSize 00000084  40009da4  40009da4  00009da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
107 .text.mvHwsDdr3CsBaseAdrCalc 00000026  40009e28  40009e28  00009e28  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
108 .text.ddr3TipConfigureOdpg 00000048  40009e50  40009e50  00009e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
109 .text.isOdpgAccessDone 00000090  40009e98  40009e98  00009e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
110 .text.ddr3TipGetPatternTable 00000024  40009f28  40009f28  00009f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
111 .text.ddr3TipLoadPatternToOdpg 000000d8  40009f4c  40009f4c  00009f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
112 .text.ddr3TipLoadPatternToMem 000001c8  4000a024  4000a024  0000a024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
113 .text.ddr3TipLoadAllPatternToMem 0000005c  4000a1ec  4000a1ec  0000a1ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
114 .text.ddr3TipGetMaskResultsDqReg 00000024  4000a248  4000a248  0000a248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
115 .text.ddr3TipGetMaskResultsPupRegMap 00000024  4000a26c  4000a26c  0000a26c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
116 .text.ddr3TipReadTrainingResult 00000198  4000a290  4000a290  0000a290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
117 .text.ddr3TipIpTraining 000005cc  4000a428  4000a428  0000a428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
118 .text.ddr3TipIpTrainingWrapperInt 0000015c  4000a9f4  4000a9f4  0000a9f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
119 .text.ddr3TipIpTrainingWrapper 0000034c  4000ab50  4000ab50  0000ab50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
120 .text.ddr3TipXsbCompareTest 000001e4  4000ae9c  4000ae9c  0000ae9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
121 .text.ddr3TipWlSuppAlignPhaseShift 00000224  4000b080  4000b080  0000b080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
122 .text.mvHwsDdr3TipMaxCSGet 00000088  4000b2a4  4000b2a4  0000b2a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
123 .text.ddr3TipDynamicReadLeveling 00000708  4000b32c  4000b32c  0000b32c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
124 .text.ddr3TipLegacyDynamicWriteLeveling 000000b4  4000ba34  4000ba34  0000ba34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
125 .text.ddr3TipLegacyDynamicReadLeveling 000000b4  4000bae8  4000bae8  0000bae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
126 .text.ddr3TipCalcCsMask 00000070  4000bb9c  4000bb9c  0000bb9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
127 .text.ddr3TipDynamicWriteLeveling 00000944  4000bc0c  4000bc0c  0000bc0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
128 .text.ddr3TipDynamicWriteLevelingSupp 00000240  4000c550  4000c550  0000c550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
129 .text.ddr3TipPrintWLSuppResult 000000bc  4000c790  4000c790  0000c790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
130 .text.ddr3TipWriteAdditionalOdtSetting 00000260  4000c84c  4000c84c  0000c84c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
131 .text.GetValidWinRx 00000058  4000caac  4000caac  0000caac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
132 .text.ddr3TipVref 00000794  4000cb04  4000cb04  0000cb04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
133 .text.ddr3TipCmdAddrInitDelay 000000a0  4000d298  4000d298  0000d298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
134 .text.speedBinTable 000000f4  4000d338  4000d338  0000d338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
135 .text.patternTableGetWord 00000320  4000d42c  4000d42c  0000d42c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
136 .text.ddr3TipGetTopologyMap 0000000c  4000d74c  4000d74c  0000d74c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
137 .text.ddr3TipSetTopologyMap 0000000c  4000d758  4000d758  0000d758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
138 .text.ddr3TipDevAttrInit 00000028  4000d764  4000d764  0000d764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
139 .text.ddr3TipDevAttrGet 00000028  4000d78c  4000d78c  0000d78c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
140 .text.ddr3TipDevAttrSet 00000028  4000d7b4  4000d7b4  0000d7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
141 .text.ddr3TipA38xIFRead 00000012  4000d7dc  4000d7dc  0000d7dc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
142 .text.ddr3TipA38xSelectDdrController 0000001c  4000d7f0  4000d7f0  0000d7f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
143 .text.ddr3TipClockMode 00000020  4000d80c  4000d80c  0000d80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
144 .text.ddr3TipA38xGetDeviceInfo 00000014  4000d82c  4000d82c  0000d82c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
145 .text.ddr3TipA38xIFWrite 0000002c  4000d840  4000d840  0000d840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
146 .text.ddr3TipA38xGetFreqConfig 0000002c  4000d86c  4000d86c  0000d86c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
147 .text.ddr3TipA38xSetDivider 00000284  4000d898  4000d898  0000d898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
148 .text.ddr3CtrlGetJuncTemp 00000078  4000db1c  4000db1c  0000db1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
149 .text.ddr3TipA38xGetInitFreq 00000104  4000db94  4000db94  0000db94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
150 .text.ddr3A38xUpdateTopologyMap 00000030  4000dc98  4000dc98  0000dc98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
151 .text.ddr3TipA38xGetMediumFreq 0000007c  4000dcc8  4000dcc8  0000dcc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
152 .text.ddr3TipInitA38x 00000188  4000dd44  4000dd44  0000dd44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
153 .text.ddr3TipExtRead 0000001c  4000decc  4000decc  0000decc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
154 .text.ddr3SiliconPreInit 00000004  4000dee8  4000dee8  0000dee8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
155 .text.ddr3PostRunAlg 00000004  4000deec  4000deec  0000deec  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
156 .text.ddr3SiliconPostInit 0000003c  4000def0  4000def0  0000def0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
157 .text.ddr3SiliconInit 00000034  4000df2c  4000df2c  0000df2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
158 .text.ddr3IfEccEnabled 00000020  4000df60  4000df60  0000df60  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
159 .text.ddr3PreAlgoConfig 0000009c  4000df80  4000df80  0000df80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
160 .text.ddr3PostAlgoConfig 00000058  4000e01c  4000e01c  0000e01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
161 .text.ddr3HwsHwTraining 0000007c  4000e074  4000e074  0000e074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
162 .text.mvSysXorFinish 00000064  4000e0f0  4000e0f0  0000e0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
163 .text.mvXorCtrlSet 00000022  4000e154  4000e154  0000e154  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
164 .text.mvXorStateGet 00000030  4000e178  4000e178  0000e178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
165 .text.mvXorMemInit 0000007c  4000e1a8  4000e1a8  0000e1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
166 .text.mvXorCommandSet 000000a4  4000e224  4000e224  0000e224  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
167 .text.mvXorHalInit 00000022  4000e2c8  4000e2c8  0000e2c8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
168 .text.mvSysXorInit 00000140  4000e2ec  4000e2ec  0000e2ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
169 .text.ddr3NewTipEccScrub 00000080  4000e42c  4000e42c  0000e42c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
170 .text.mvHwsDelay 00000010  4000e4ac  4000e4ac  0000e4ac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
171 .text.gtBreakOnFail 00000002  4000e4bc  4000e4bc  0000e4bc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
172 .text.osMemCpy 00000014  4000e4be  4000e4be  0000e4be  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
173 .text.ddr3TipPrintPbsResult 00000130  4000e4d4  4000e4d4  0000e4d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
174 .text.ddr3TipPrintAllPbsResult 0000002c  4000e604  4000e604  0000e604  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
175 .text.ddr3TipCleanPbsResult 00000084  4000e630  4000e630  0000e630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
176 .text.ddr3TipPbs 00000f60  4000e6b4  4000e6b4  0000e6b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
177 .text.ddr3TipPbsTx 00000006  4000f614  4000f614  0000f614  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
178 .text.ddr3TipPbsRx 00000006  4000f61a  4000f61a  0000f61a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
179 .text.ddr3TipCentralization 000007b0  4000f620  4000f620  0000f620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
180 .text.ddr3TipCentralizationTx 0000001c  4000fdd0  4000fdd0  0000fdd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
181 .text.ddr3TipSpecialRx 000003c8  4000fdec  4000fdec  0000fdec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
182 .text.ddr3TipCentralizationRx 00000030  400101b4  400101b4  000101b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
183 .text.suspendWakeup 00000058  400101e4  400101e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
184 .text.twsiMainIntGet 0000001c  4001023c  4001023c  0001023c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
185 .text.twsiStsGet 00000010  40010258  40010258  00010258  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
186 .text.mvTwsiDelay 00000050  40010268  40010268  00010268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
187 .text.twsiIntFlgClr 00000028  400102b8  400102b8  000102b8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
188 .text.twsiDataTransmit 000000a6  400102e0  400102e0  000102e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
189 .text.mvTwsiStartBitSet 00000078  40010386  40010386  00010386  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
190 .text.mvTwsiStopBitSet 00000064  400103fe  400103fe  000103fe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
191 .text.mvTwsiInit 0000010c  40010462  40010462  00010462  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
192 .text.mvTwsiAddrSet 00000134  4001056e  4001056e  0001056e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
193 .text.mvTwsiRead 00000180  400106a2  400106a2  000106a2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
194 .text.__udelay 00000044  40010824  40010824  00010824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
195 .text.memset  00000010  40010868  40010868  00010868  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
196 .text.memcpy  00000012  40010878  40010878  00010878  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
197 .text.uli2a   00000084  4001088a  4001088a  0001088a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
198 .text.ui2a    00000084  4001090e  4001090e  0001090e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
199 .text.putchw  0000004a  40010992  40010992  00010992  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
200 .text.putcn   0000001a  400109dc  400109dc  000109dc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
201 .text.tfp_format 00000166  400109f6  400109f6  000109f6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
202 .text.mvPrintf 00000020  40010b5c  40010b5c  00010b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
203 .text.writeOpExecute 00000042  40010b7c  40010b7c  00010b7c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
204 .text.delayOpExecute 00000014  40010bbe  40010bbe  00010bbe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
205 .text.pollOpExecute 00000078  40010bd4  40010bd4  00010bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
206 .text.getCfgSeqOp 00000016  40010c4c  40010c4c  00010c4c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
207 .text.mvSeqExec 00000064  40010c64  40010c64  00010c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
208 .text.gppRegSet.isra.0.constprop.2 0000000a  40010cc8  40010cc8  00010cc8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
209 .text.mvSysEnvUsbVbusGppReset 00000058  40010cd4  40010cd4  00010cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
210 .text.mvBoardIdGet 00000014  40010d2c  40010d2c  00010d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
211 .text.mvBoardTclkGet 00000030  40010d40  40010d40  00010d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
212 .text.mvBoardForcePcieGen1Get 0000004e  40010d70  40010d70  00010d70  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
213 .text.mvBoardIdIndexGet 00000006  40010dbe  40010dbe  00010dbe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
214 .text.mvHwsTwsiInitWrapper 000000c0  40010dc4  40010dc4  00010dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
215 .text.mvSysEnvSuspendWakeupCheck 0000009c  40010e84  40010e84  00010e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
216 .text.mvSysEnvIdIndexGet 00000050  40010f20  40010f20  00010f20  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
217 .text.mvSysEnvModelGet 00000068  40010f70  40010f70  00010f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
218 .text.mvSysEnvUnitMaxNumGet 00000038  40010fd8  40010fd8  00010fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
219 .text.mvSysEnvUsbVbusReset 00000060  40011010  40011010  00011010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
220 .text.mvSysEnvDeviceIdGet 00000050  40011070  40011070  00011070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
221 .text.mvSysEnvDeviceRevGet 00000010  400110c0  400110c0  000110c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
222 .text.mvSysEnvi2cAddrGet 00000010  400110d0  400110d0  000110d0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
223 .text.mvSysEnvDlbConfigPtrGet 00000008  400110e0  400110e0  000110e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
224 .text.mvSysEnvGetCSEnaFromReg 00000010  400110e8  400110e8  000110e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
225 .text.mvSysEnvTimerIsRefClk25Mhz 00000004  400110f8  400110f8  000110f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
226 .text.mvSysEnvReadPcieGenSetting 00000060  400110fc  400110fc  000110fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
227 .rodata.str1.1 000031a6  4001115c  4001115c  0001115c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
228 .rodata       00000138  40014304  40014304  00014304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
229 .rodata.__func__.1520 00000011  4001443c  4001443c  0001443c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
230 .rodata.__func__.1840 0000001e  4001444d  4001444d  0001444d  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
231 .rodata.__func__.1994 0000001e  4001446b  4001446b  0001446b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
232 .rodata.__func__.1844 0000001f  40014489  40014489  00014489  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
233 .rodata.serdesTypeToUnitInfo 0000002a  400144a8  400144a8  000144a8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
234 .rodata.__func__.2001 0000001a  400144d2  400144d2  000144d2  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
235 .rodata.__func__.2093 0000001e  400144ec  400144ec  000144ec  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
236 .rodata.__func__.2107 00000011  4001450a  4001450a  0001450a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
237 .rodata.__func__.1836 0000001a  4001451b  4001451b  0001451b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
238 .rodata.serdesTypeToString 0000005c  40014538  40014538  00014538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
239 .rodata.__func__.1799 00000016  40014594  40014594  00014594  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
240 .rodata.__func__.1804 00000014  400145aa  400145aa  000145aa  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
241 .rodata.CSWTCH.109 00000040  400145c0  400145c0  000145c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
242 .rodata.CSWTCH.111 00000014  40014600  40014600  00014600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
243 .rodata.CSWTCH.113 0000000c  40014614  40014614  00014614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
244 .rodata.pageParam 00000028  40014620  40014620  00014620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
245 .rodata.odpgDefaultValue 00000264  40014648  40014648  00014648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
246 .rodata.memSizeConfig 00000005  400148ac  400148ac  000148ac  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
247 .rodata.pupMaskTable 00000010  400148b4  400148b4  000148b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
248 .rodata.rdSampleMask 00000010  400148c4  400148c4  000148c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
249 .rodata.__FUNCTION__.2767 00000021  400148d4  400148d4  000148d4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
250 .rodata.patternKillerPatternTableMap 00000080  400148f5  400148f5  000148f5  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
251 .rodata.patternVrefPatternTableMap 00000008  40014975  40014975  00014975  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
252 .rodata.A38xVcoFreqPerSarRefClk25Mhz 0000003e  4001497e  4001497e  0001497e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
253 .rodata.__func__.3039 00000014  400149bc  400149bc  000149bc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
254 .rodata.A38xRatePerFreq 00000010  400149d0  400149d0  000149d0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
255 .rodata.A38xVcoFreqPerSarRefClk40Mhz 0000003e  400149e0  400149e0  000149e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
256 .rodata.A38xBwPerFreq 00000010  40014a1e  40014a1e  00014a1e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
257 .rodata.CSWTCH.6 00000021  40014a2e  40014a2e  00014a2e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
258 .rodata.__func__.1672 00000011  40014a4f  40014a4f  00014a4f  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
259 .rodata.__func__.1696 0000001b  40014a60  40014a60  00014a60  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
260 .rodata.__func__.1656 00000016  40014a7b  40014a7b  00014a7b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
261 .data.componentTable 00000028  40014a94  40014a94  00014a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
262 .data.commonPhysSelectorsPexBy4Lanes 00000004  40014abc  40014abc  00014abc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
263 .data.sataAndSgmiiTxConfigSerdesRev1Params2 00000048  40014ac0  40014ac0  00014ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
264 .data.usb3DeviceConfigParams 00000024  40014b08  40014b08  00014b08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
265 .data.sataPort1PowerUpParams 000000d8  40014b2c  40014b2c  00014b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
266 .data.pexConfigRefClock40MHz 0000006c  40014c04  40014c04  00014c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
267 .data.sataPort0PowerUpParams 000000d8  40014c70  40014c70  00014c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
268 .data.usb3ElectricalConfigSerdesRev1Params 00000120  40014d48  40014d48  00014d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
269 .data.pexElectricalConfigSerdesRev2Params 0000018c  40014e68  40014e68  00014e68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
270 .data.usb3ElectricalConfigSerdesRev2Params 00000240  40014ff4  40014ff4  00014ff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
271 .data.serdesPowerDownParams 00000048  40015234  40015234  00015234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
272 .data.pexConfigRefClock100MHz 0000006c  4001527c  4001527c  0001527c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
273 .data.qsgmiiPortTxConfigParams2 00000090  400152e8  400152e8  000152e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
274 .data.qsgmiiPortTxConfigParams1 000000d8  40015378  40015378  00015378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
275 .data.sataAndSgmiiTxConfigParams1 00000090  40015450  40015450  00015450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
276 .data.sataAndSgmiiPowerUpParams 00000090  400154e0  400154e0  000154e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
277 .data.SerdesLaneInUseCount 00000020  40015570  40015570  00015570  2**0
                  CONTENTS, ALLOC, LOAD, DATA
278 .data.pexElectricalConfigSerdesRev1Params 000000fc  40015590  40015590  00015590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
279 .data.pexBy4ConfigParams 00000090  4001568c  4001568c  0001568c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
280 .data.qsgmiiPortSpeedConfigParams 0000006c  4001571c  4001571c  0001571c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
281 .data.qsgmiiPortElectricalConfigParams 00000024  40015788  40015788  00015788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
282 .data.pexAndUsb3PowerUpSerdesRev1Params 000000d8  400157ac  400157ac  000157ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
283 .data.pexAndUsb3TxConfigParams1 00000048  40015884  40015884  00015884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
284 .data.pexAndUsb3TxConfigParams2 00000024  400158cc  400158cc  000158cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
285 .data.pexAndUsb3TxConfigParams3 000000b4  400158f0  400158f0  000158f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
286 .data.pexAndUsb3PowerUpSerdesRev2Params 000000fc  400159a4  400159a4  000159a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
287 .data.pexAndUsb3SpeedConfigParams 00000024  40015aa0  40015aa0  00015aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
288 .data.usb2PowerUpParams 000003a8  40015ac4  40015ac4  00015ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
289 .data.sataElectricalConfigSerdesRev2Params 00000264  40015e6c  40015e6c  00015e6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
290 .data.sataElectricalConfigSerdesRev1Params 0000018c  400160d0  400160d0  000160d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
291 .data.pexConfigRefClock25MHz 0000006c  4001625c  4001625c  0001625c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
292 .data.sataAndSgmiiSpeedConfigParams 00000090  400162c8  400162c8  000162c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
293 .data.qsgmiiPortPowerUpParams 000000b4  40016358  40016358  00016358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
294 .data.sataAndSgmiiTxConfigSerdesRev2Params2 00000144  4001640c  4001640c  0001640c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
295 .data.commonPhysSelectorsSerdesRev2Map 0000009a  40016550  40016550  00016550  2**0
                  CONTENTS, ALLOC, LOAD, DATA
296 .data.sgmiiElectricalConfigSerdesRev2Params 000000b4  400165ec  400165ec  000165ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
297 .data.sataPort0TxConfigParams 00000090  400166a0  400166a0  000166a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
298 .data.sgmiiElectricalConfigSerdesRev1Params 0000006c  40016730  40016730  00016730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
299 .data.sataPort1TxConfigParams 00000090  4001679c  4001679c  0001679c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
300 .data.commonPhysSelectorsSerdesRev1Map 0000009a  4001682c  4001682c  0001682c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
301 .data.CustomerBoardTopologyConfig 000000fc  400168c8  400168c8  000168c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
302 .data.loadTopologyFuncArr 0000000c  400169c4  400169c4  000169c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
303 .data.ddr3DlbConfigTable 00000070  400169d0  400169d0  000169d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
304 .data.ddrType 00000004  40016a40  40016a40  00016a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
305 .data.genericInitController 00000001  40016a44  40016a44  00016a44  2**0
                  CONTENTS, ALLOC, LOAD, DATA
306 .data.TopologyMap 00000120  40016a48  40016a48  00016a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
307 .data.debugTrainingAccess 00000001  40016b68  40016b68  00016b68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
308 .data.debugTraining 00000001  40016b69  40016b69  00016b69  2**0
                  CONTENTS, ALLOC, LOAD, DATA
309 .data.isBistResetBit 00000001  40016b6a  40016b6a  00016b6a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
310 .data.sweepPatternIndexStart 00000001  40016b6b  40016b6b  00016b6b  2**0
                  CONTENTS, ALLOC, LOAD, DATA
311 .data.sweepPatternIndexEnd 00000001  40016b6c  40016b6c  00016b6c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
312 .data.debugCentralization 00000001  40016b6d  40016b6d  00016b6d  2**0
                  CONTENTS, ALLOC, LOAD, DATA
313 .data.debugTrainingStatic 00000001  40016b6e  40016b6e  00016b6e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
314 .data.debugLeveling 00000001  40016b6f  40016b6f  00016b6f  2**0
                  CONTENTS, ALLOC, LOAD, DATA
315 .data.debugTrainingA38x 00000001  40016b70  40016b70  00016b70  2**0
                  CONTENTS, ALLOC, LOAD, DATA
316 .data.sweepCnt 00000001  40016b71  40016b71  00016b71  2**0
                  CONTENTS, ALLOC, LOAD, DATA
317 .data.debugPbs 00000004  40016b74  40016b74  00016b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
318 .data.debugTrainingHwAlg 00000001  40016b78  40016b78  00016b78  2**0
                  CONTENTS, ALLOC, LOAD, DATA
319 .data.sweepPattern 00000001  40016b79  40016b79  00016b79  2**0
                  CONTENTS, ALLOC, LOAD, DATA
320 .data.bistOffset 00000004  40016b7c  40016b7c  00016b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
321 .data.ckDelay 00000004  40016b80  40016b80  00016b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
322 .data.gZnodtData 00000004  40016b84  40016b84  00016b84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
323 .data.odtConfig 00000004  40016b88  40016b88  00016b88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
324 .data.gZpodtCtrl 00000004  40016b8c  40016b8c  00016b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
325 .data.gRttNom 00000004  40016b90  40016b90  00016b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
326 .data.gDic    00000004  40016b94  40016b94  00016b94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
327 .data.isAdllCalibBeforeInit 00000001  40016b98  40016b98  00016b98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
328 .data.PhyReg1Val 00000004  40016b9c  40016b9c  00016b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
329 .data.vrefInitialValue 00000004  40016ba0  40016ba0  00016ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
330 .data.gZnriCtrl 00000004  40016ba4  40016ba4  00016ba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
331 .data.gZnriData 00000004  40016ba8  40016ba8  00016ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
332 .data.gZnodtCtrl 00000004  40016bac  40016bac  00016bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
333 .data.gZpriData 00000004  40016bb0  40016bb0  00016bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
334 .data.clampTbl 00000030  40016bb4  40016bb4  00016bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
335 .data.xsbValidationBaseAddress 00000004  40016be4  40016be4  00016be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
336 .data.maskTuneFunc 00000004  40016be8  40016be8  00016be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
337 .data.uiODTConfig 00000004  40016bec  40016bec  00016bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
338 .data.gZpodtData 00000004  40016bf0  40016bf0  00016bf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
339 .data.mode2T  00000004  40016bf4  40016bf4  00016bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
340 .data.PhyReg3Val 00000004  40016bf8  40016bf8  00016bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
341 .data.odtAdditional 00000004  40016bfc  40016bfc  00016bfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
342 .data.gZpriCtrl 00000004  40016c00  40016c00  00016c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
343 .data.initFreq 00000001  40016c04  40016c04  00016c04  2**0
                  CONTENTS, ALLOC, LOAD, DATA
344 .data.gRttWR  00000004  40016c08  40016c08  00016c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
345 .data.maskResultsDqRegMap 00000050  40016c0c  40016c0c  00016c0c  2**1
                  CONTENTS, ALLOC, LOAD, DATA
346 .data.maskResultsDqRegMapPup3ECC 00000050  40016c5c  40016c5c  00016c5c  2**1
                  CONTENTS, ALLOC, LOAD, DATA
347 .data.patternTable_16 000001bc  40016cac  40016cac  00016cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
348 .data.maskResultsPupRegMap 0000000a  40016e68  40016e68  00016e68  2**1
                  CONTENTS, ALLOC, LOAD, DATA
349 .data.maskResultsPupRegMapPup3ECC 0000000a  40016e72  40016e72  00016e72  2**1
                  CONTENTS, ALLOC, LOAD, DATA
350 .data.maxPollingForDone 00000004  40016e7c  40016e7c  00016e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
351 .data.patternTable_32 000001bc  40016e80  40016e80  00016e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
352 .data.vrefWindowSizeTh 00000001  4001703c  4001703c  0001703c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
353 .data.rfcTable 0000000a  4001703e  4001703e  0001703e  2**1
                  CONTENTS, ALLOC, LOAD, DATA
354 .data.freqVal 00000040  40017048  40017048  00017048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
355 .data.casWriteLatencyTable 00000180  40017088  40017088  00017088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
356 .data.cwlMaskTable 00000010  40017208  40017208  00017208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
357 .data.speedBinTableTRc 00000054  40017218  40017218  00017218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
358 .data.clMaskTable 00000010  4001726c  4001726c  0001726c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
359 .data.speedBinTableTRcdTRp 00000054  4001727c  4001727c  0001727c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
360 .data.twrMaskTable 00000011  400172d0  400172d0  000172d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
361 .data.casLatencyTable 00000180  400172e1  400172e1  000172e1  2**0
                  CONTENTS, ALLOC, LOAD, DATA
362 .data.DQbitMap2Phypin 000000a0  40017464  40017464  00017464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
363 .data.hwsOsExactDelayPtr 00000004  40017504  40017504  00017504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
364 .data.pbsPattern 00000001  40017508  40017508  00017508  2**0
                  CONTENTS, ALLOC, LOAD, DATA
365 .data.endPattern 00000004  4001750c  4001750c  0001750c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
366 .data.startPattern 00000004  40017510  40017510  00017510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
367 .data.opExecuteFuncArr 0000000c  40017514  40017514  00017514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
368 .data.gDevId  00000004  40017520  40017520  00017520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
369 .data.flagTwsiInit 00000004  40017524  40017524  00017524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
370 .data.gBoardId 00000004  40017528  40017528  00017528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
371 .data.mvSysEnvSocUnitNums 00000030  4001752c  4001752c  0001752c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
372 .bss.serdesUnitCount 00000008  4002094a  4002094a  00020000  2**0
                  ALLOC
373 .bss.isValidateWindowPerPup 00000001  40020952  40020952  00020000  2**0
                  ALLOC
374 .bss.isValidateWindowPerIf 00000001  40020953  40020953  00020000  2**0
                  ALLOC
375 .bss.isRunLevelingSweepTests 00000001  40020954  40020954  00020000  2**0
                  ALLOC
376 .bss.startXsbOffset 00000004  40020958  40020958  00020000  2**2
                  ALLOC
377 .bss.isRegDump 00000001  4002095c  4002095c  00020000  2**0
                  ALLOC
378 .bss.dqMapTable 00000004  40020960  40020960  00020000  2**2
                  ALLOC
379 .bss.rlMidFreqWA 00000004  40020964  40020964  00020000  2**2
                  ALLOC
380 .bss.effective_cs 00000004  40020968  40020968  00020000  2**2
                  ALLOC
381 .bss.isPllBeforeInit 00000001  4002096c  4002096c  00020000  2**0
                  ALLOC
382 .bss.trainingStage 00000001  4002096d  4002096d  00020000  2**0
                  ALLOC
383 .bss.lowFreq  00000001  4002096e  4002096e  00020000  2**0
                  ALLOC
384 .bss.windowMemAddr 00000004  40020970  40020970  00020000  2**2
                  ALLOC
385 .bss.PhyReg0Val 00000004  40020974  40020974  00020000  2**2
                  ALLOC
386 .bss.delayEnable 00000004  40020978  40020978  00020000  2**2
                  ALLOC
387 .bss.xsbValidateType 00000004  4002097c  4002097c  00020000  2**2
                  ALLOC
388 .bss.firstActiveIf 00000004  40020980  40020980  00020000  2**2
                  ALLOC
389 .bss.debugMode 00000004  40020984  40020984  00020000  2**2
                  ALLOC
390 .bss.PhyReg2Val 00000004  40020988  40020988  00020000  2**2
                  ALLOC
391 .bss.max_cs.2772 00000004  4002098c  4002098c  00020000  2**2
                  ALLOC
392 .bss.ddr3TipCentralizationSkipMinWindowCheck 00000004  40020990  40020990  00020000  2**2
                  ALLOC
393 .bss.ddrDevAttrInitDone 00000004  40020994  40020994  00020000  2**2
                  ALLOC
394 .bss.topologyMapDb 00000004  40020998  40020998  00020000  2**2
                  ALLOC
395 .bss.ddr3AsyncModeAtTF 00000004  4002099c  4002099c  00020000  2**2
                  ALLOC
396 .bss.initDone.2672 00000004  400209a0  400209a0  00020000  2**2
                  ALLOC
397 .bss.uiXorRegsMaskBackup 00000014  400209a4  400209a4  00020000  2**2
                  ALLOC
398 .bss.uiXorRegsCtrlBackup 00000004  400209b8  400209b8  00020000  2**2
                  ALLOC
399 .bss.uiXorRegsBaseBackup 00000014  400209bc  400209bc  00020000  2**2
                  ALLOC
400 .bss.ddr3TipSpecialRxRunOnceFlag 00000001  400209d0  400209d0  00020000  2**0
                  ALLOC
401 .bss.endIf    00000004  400209d4  400209d4  00020000  2**2
                  ALLOC
402 .bss.startIf  00000004  400209d8  400209d8  00020000  2**2
                  ALLOC
403 .ARM.attributes 0000002f  00000000  00000000  0001755c  2**0
                  CONTENTS, READONLY
404 .comment      00000049  00000000  00000000  0001758b  2**0
                  CONTENTS, READONLY
405 .bss          0000094a  40020000  40020000  00020000  2**2
                  ALLOC
406 .debug_frame  00000040  00000000  00000000  000175d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text1:

40002620 <_start>:
_start():
40002620:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
40002624:	fa0002c1 	blx	40003130 <mvBinHdrDispatcher>
40002628:	e3a00000 	mov	r0, #0
4000262c:	e8bd9fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

40002630 <cache_inv>:
cache_inv():
40002630:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40002634:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
40002638:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000263c:	e12fff1e 	bx	lr

40002640 <flush_l1_v6>:
flush_l1_v6():
40002640:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40002644:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
40002648:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
4000264c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
40002650:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40002654:	e12fff1e 	bx	lr

40002658 <flush_l1_v7>:
flush_l1_v7():
40002658:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000265c:	f57ff05f 	dmb	sy
40002660:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
40002664:	f57ff04f 	dsb	sy
40002668:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000266c:	e12fff1e 	bx	lr

40002670 <changeResetVecBase>:
changeResetVecBase():
40002670:	ee111f10 	mrc	15, 0, r1, cr1, cr0, {0}
40002674:	e3c11a02 	bic	r1, r1, #8192	; 0x2000
40002678:	e1811000 	orr	r1, r1, r0
4000267c:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
40002680:	f57ff04f 	dsb	sy
40002684:	e12fff1e 	bx	lr

40002688 <setCPSR>:
setCPSR():
40002688:	e10f1000 	mrs	r1, CPSR
4000268c:	e3c11c01 	bic	r1, r1, #256	; 0x100
40002690:	e1811000 	orr	r1, r1, r0
40002694:	e122f001 	msr	CPSR_x, r1
40002698:	e12fff1e 	bx	lr

4000269c <__aeabi_uidiv>:
__aeabi_uidiv():
4000269c:	e2512001 	subs	r2, r1, #1
400026a0:	012fff1e 	bxeq	lr
400026a4:	3a000074 	bcc	4000287c <__aeabi_uidiv+0x1e0>
400026a8:	e1500001 	cmp	r0, r1
400026ac:	9a00006b 	bls	40002860 <__aeabi_uidiv+0x1c4>
400026b0:	e1110002 	tst	r1, r2
400026b4:	0a00006c 	beq	4000286c <__aeabi_uidiv+0x1d0>
400026b8:	e16f3f10 	clz	r3, r0
400026bc:	e16f2f11 	clz	r2, r1
400026c0:	e0423003 	sub	r3, r2, r3
400026c4:	e273301f 	rsbs	r3, r3, #31
400026c8:	10833083 	addne	r3, r3, r3, lsl #1
400026cc:	e3a02000 	mov	r2, #0
400026d0:	108ff103 	addne	pc, pc, r3, lsl #2
400026d4:	e1a00000 	nop			; (mov r0, r0)
400026d8:	e1500f81 	cmp	r0, r1, lsl #31
400026dc:	e0a22002 	adc	r2, r2, r2
400026e0:	20400f81 	subcs	r0, r0, r1, lsl #31
400026e4:	e1500f01 	cmp	r0, r1, lsl #30
400026e8:	e0a22002 	adc	r2, r2, r2
400026ec:	20400f01 	subcs	r0, r0, r1, lsl #30
400026f0:	e1500e81 	cmp	r0, r1, lsl #29
400026f4:	e0a22002 	adc	r2, r2, r2
400026f8:	20400e81 	subcs	r0, r0, r1, lsl #29
400026fc:	e1500e01 	cmp	r0, r1, lsl #28
40002700:	e0a22002 	adc	r2, r2, r2
40002704:	20400e01 	subcs	r0, r0, r1, lsl #28
40002708:	e1500d81 	cmp	r0, r1, lsl #27
4000270c:	e0a22002 	adc	r2, r2, r2
40002710:	20400d81 	subcs	r0, r0, r1, lsl #27
40002714:	e1500d01 	cmp	r0, r1, lsl #26
40002718:	e0a22002 	adc	r2, r2, r2
4000271c:	20400d01 	subcs	r0, r0, r1, lsl #26
40002720:	e1500c81 	cmp	r0, r1, lsl #25
40002724:	e0a22002 	adc	r2, r2, r2
40002728:	20400c81 	subcs	r0, r0, r1, lsl #25
4000272c:	e1500c01 	cmp	r0, r1, lsl #24
40002730:	e0a22002 	adc	r2, r2, r2
40002734:	20400c01 	subcs	r0, r0, r1, lsl #24
40002738:	e1500b81 	cmp	r0, r1, lsl #23
4000273c:	e0a22002 	adc	r2, r2, r2
40002740:	20400b81 	subcs	r0, r0, r1, lsl #23
40002744:	e1500b01 	cmp	r0, r1, lsl #22
40002748:	e0a22002 	adc	r2, r2, r2
4000274c:	20400b01 	subcs	r0, r0, r1, lsl #22
40002750:	e1500a81 	cmp	r0, r1, lsl #21
40002754:	e0a22002 	adc	r2, r2, r2
40002758:	20400a81 	subcs	r0, r0, r1, lsl #21
4000275c:	e1500a01 	cmp	r0, r1, lsl #20
40002760:	e0a22002 	adc	r2, r2, r2
40002764:	20400a01 	subcs	r0, r0, r1, lsl #20
40002768:	e1500981 	cmp	r0, r1, lsl #19
4000276c:	e0a22002 	adc	r2, r2, r2
40002770:	20400981 	subcs	r0, r0, r1, lsl #19
40002774:	e1500901 	cmp	r0, r1, lsl #18
40002778:	e0a22002 	adc	r2, r2, r2
4000277c:	20400901 	subcs	r0, r0, r1, lsl #18
40002780:	e1500881 	cmp	r0, r1, lsl #17
40002784:	e0a22002 	adc	r2, r2, r2
40002788:	20400881 	subcs	r0, r0, r1, lsl #17
4000278c:	e1500801 	cmp	r0, r1, lsl #16
40002790:	e0a22002 	adc	r2, r2, r2
40002794:	20400801 	subcs	r0, r0, r1, lsl #16
40002798:	e1500781 	cmp	r0, r1, lsl #15
4000279c:	e0a22002 	adc	r2, r2, r2
400027a0:	20400781 	subcs	r0, r0, r1, lsl #15
400027a4:	e1500701 	cmp	r0, r1, lsl #14
400027a8:	e0a22002 	adc	r2, r2, r2
400027ac:	20400701 	subcs	r0, r0, r1, lsl #14
400027b0:	e1500681 	cmp	r0, r1, lsl #13
400027b4:	e0a22002 	adc	r2, r2, r2
400027b8:	20400681 	subcs	r0, r0, r1, lsl #13
400027bc:	e1500601 	cmp	r0, r1, lsl #12
400027c0:	e0a22002 	adc	r2, r2, r2
400027c4:	20400601 	subcs	r0, r0, r1, lsl #12
400027c8:	e1500581 	cmp	r0, r1, lsl #11
400027cc:	e0a22002 	adc	r2, r2, r2
400027d0:	20400581 	subcs	r0, r0, r1, lsl #11
400027d4:	e1500501 	cmp	r0, r1, lsl #10
400027d8:	e0a22002 	adc	r2, r2, r2
400027dc:	20400501 	subcs	r0, r0, r1, lsl #10
400027e0:	e1500481 	cmp	r0, r1, lsl #9
400027e4:	e0a22002 	adc	r2, r2, r2
400027e8:	20400481 	subcs	r0, r0, r1, lsl #9
400027ec:	e1500401 	cmp	r0, r1, lsl #8
400027f0:	e0a22002 	adc	r2, r2, r2
400027f4:	20400401 	subcs	r0, r0, r1, lsl #8
400027f8:	e1500381 	cmp	r0, r1, lsl #7
400027fc:	e0a22002 	adc	r2, r2, r2
40002800:	20400381 	subcs	r0, r0, r1, lsl #7
40002804:	e1500301 	cmp	r0, r1, lsl #6
40002808:	e0a22002 	adc	r2, r2, r2
4000280c:	20400301 	subcs	r0, r0, r1, lsl #6
40002810:	e1500281 	cmp	r0, r1, lsl #5
40002814:	e0a22002 	adc	r2, r2, r2
40002818:	20400281 	subcs	r0, r0, r1, lsl #5
4000281c:	e1500201 	cmp	r0, r1, lsl #4
40002820:	e0a22002 	adc	r2, r2, r2
40002824:	20400201 	subcs	r0, r0, r1, lsl #4
40002828:	e1500181 	cmp	r0, r1, lsl #3
4000282c:	e0a22002 	adc	r2, r2, r2
40002830:	20400181 	subcs	r0, r0, r1, lsl #3
40002834:	e1500101 	cmp	r0, r1, lsl #2
40002838:	e0a22002 	adc	r2, r2, r2
4000283c:	20400101 	subcs	r0, r0, r1, lsl #2
40002840:	e1500081 	cmp	r0, r1, lsl #1
40002844:	e0a22002 	adc	r2, r2, r2
40002848:	20400081 	subcs	r0, r0, r1, lsl #1
4000284c:	e1500001 	cmp	r0, r1
40002850:	e0a22002 	adc	r2, r2, r2
40002854:	20400001 	subcs	r0, r0, r1
40002858:	e1a00002 	mov	r0, r2
4000285c:	e12fff1e 	bx	lr
40002860:	03a00001 	moveq	r0, #1
40002864:	13a00000 	movne	r0, #0
40002868:	e12fff1e 	bx	lr
4000286c:	e16f2f11 	clz	r2, r1
40002870:	e262201f 	rsb	r2, r2, #31
40002874:	e1a00230 	lsr	r0, r0, r2
40002878:	e12fff1e 	bx	lr
4000287c:	e3500000 	cmp	r0, #0
40002880:	13e00000 	mvnne	r0, #0
40002884:	ea000097 	b	40002ae8 <__aeabi_idiv0>

40002888 <__aeabi_uidivmod>:
__aeabi_uidivmod():
40002888:	e3510000 	cmp	r1, #0
4000288c:	0afffffa 	beq	4000287c <__aeabi_uidiv+0x1e0>
40002890:	e92d4003 	push	{r0, r1, lr}
40002894:	ebffff80 	bl	4000269c <__aeabi_uidiv>
40002898:	e8bd4006 	pop	{r1, r2, lr}
4000289c:	e0030092 	mul	r3, r2, r0
400028a0:	e0411003 	sub	r1, r1, r3
400028a4:	e12fff1e 	bx	lr

400028a8 <__aeabi_idiv>:
__divsi3():
400028a8:	e3510000 	cmp	r1, #0
400028ac:	0a000081 	beq	40002ab8 <.divsi3_skip_div0_test+0x208>

400028b0 <.divsi3_skip_div0_test>:
.divsi3_skip_div0_test():
400028b0:	e020c001 	eor	ip, r0, r1
400028b4:	42611000 	rsbmi	r1, r1, #0
400028b8:	e2512001 	subs	r2, r1, #1
400028bc:	0a000070 	beq	40002a84 <.divsi3_skip_div0_test+0x1d4>
400028c0:	e1b03000 	movs	r3, r0
400028c4:	42603000 	rsbmi	r3, r0, #0
400028c8:	e1530001 	cmp	r3, r1
400028cc:	9a00006f 	bls	40002a90 <.divsi3_skip_div0_test+0x1e0>
400028d0:	e1110002 	tst	r1, r2
400028d4:	0a000071 	beq	40002aa0 <.divsi3_skip_div0_test+0x1f0>
400028d8:	e16f2f13 	clz	r2, r3
400028dc:	e16f0f11 	clz	r0, r1
400028e0:	e0402002 	sub	r2, r0, r2
400028e4:	e272201f 	rsbs	r2, r2, #31
400028e8:	10822082 	addne	r2, r2, r2, lsl #1
400028ec:	e3a00000 	mov	r0, #0
400028f0:	108ff102 	addne	pc, pc, r2, lsl #2
400028f4:	e1a00000 	nop			; (mov r0, r0)
400028f8:	e1530f81 	cmp	r3, r1, lsl #31
400028fc:	e0a00000 	adc	r0, r0, r0
40002900:	20433f81 	subcs	r3, r3, r1, lsl #31
40002904:	e1530f01 	cmp	r3, r1, lsl #30
40002908:	e0a00000 	adc	r0, r0, r0
4000290c:	20433f01 	subcs	r3, r3, r1, lsl #30
40002910:	e1530e81 	cmp	r3, r1, lsl #29
40002914:	e0a00000 	adc	r0, r0, r0
40002918:	20433e81 	subcs	r3, r3, r1, lsl #29
4000291c:	e1530e01 	cmp	r3, r1, lsl #28
40002920:	e0a00000 	adc	r0, r0, r0
40002924:	20433e01 	subcs	r3, r3, r1, lsl #28
40002928:	e1530d81 	cmp	r3, r1, lsl #27
4000292c:	e0a00000 	adc	r0, r0, r0
40002930:	20433d81 	subcs	r3, r3, r1, lsl #27
40002934:	e1530d01 	cmp	r3, r1, lsl #26
40002938:	e0a00000 	adc	r0, r0, r0
4000293c:	20433d01 	subcs	r3, r3, r1, lsl #26
40002940:	e1530c81 	cmp	r3, r1, lsl #25
40002944:	e0a00000 	adc	r0, r0, r0
40002948:	20433c81 	subcs	r3, r3, r1, lsl #25
4000294c:	e1530c01 	cmp	r3, r1, lsl #24
40002950:	e0a00000 	adc	r0, r0, r0
40002954:	20433c01 	subcs	r3, r3, r1, lsl #24
40002958:	e1530b81 	cmp	r3, r1, lsl #23
4000295c:	e0a00000 	adc	r0, r0, r0
40002960:	20433b81 	subcs	r3, r3, r1, lsl #23
40002964:	e1530b01 	cmp	r3, r1, lsl #22
40002968:	e0a00000 	adc	r0, r0, r0
4000296c:	20433b01 	subcs	r3, r3, r1, lsl #22
40002970:	e1530a81 	cmp	r3, r1, lsl #21
40002974:	e0a00000 	adc	r0, r0, r0
40002978:	20433a81 	subcs	r3, r3, r1, lsl #21
4000297c:	e1530a01 	cmp	r3, r1, lsl #20
40002980:	e0a00000 	adc	r0, r0, r0
40002984:	20433a01 	subcs	r3, r3, r1, lsl #20
40002988:	e1530981 	cmp	r3, r1, lsl #19
4000298c:	e0a00000 	adc	r0, r0, r0
40002990:	20433981 	subcs	r3, r3, r1, lsl #19
40002994:	e1530901 	cmp	r3, r1, lsl #18
40002998:	e0a00000 	adc	r0, r0, r0
4000299c:	20433901 	subcs	r3, r3, r1, lsl #18
400029a0:	e1530881 	cmp	r3, r1, lsl #17
400029a4:	e0a00000 	adc	r0, r0, r0
400029a8:	20433881 	subcs	r3, r3, r1, lsl #17
400029ac:	e1530801 	cmp	r3, r1, lsl #16
400029b0:	e0a00000 	adc	r0, r0, r0
400029b4:	20433801 	subcs	r3, r3, r1, lsl #16
400029b8:	e1530781 	cmp	r3, r1, lsl #15
400029bc:	e0a00000 	adc	r0, r0, r0
400029c0:	20433781 	subcs	r3, r3, r1, lsl #15
400029c4:	e1530701 	cmp	r3, r1, lsl #14
400029c8:	e0a00000 	adc	r0, r0, r0
400029cc:	20433701 	subcs	r3, r3, r1, lsl #14
400029d0:	e1530681 	cmp	r3, r1, lsl #13
400029d4:	e0a00000 	adc	r0, r0, r0
400029d8:	20433681 	subcs	r3, r3, r1, lsl #13
400029dc:	e1530601 	cmp	r3, r1, lsl #12
400029e0:	e0a00000 	adc	r0, r0, r0
400029e4:	20433601 	subcs	r3, r3, r1, lsl #12
400029e8:	e1530581 	cmp	r3, r1, lsl #11
400029ec:	e0a00000 	adc	r0, r0, r0
400029f0:	20433581 	subcs	r3, r3, r1, lsl #11
400029f4:	e1530501 	cmp	r3, r1, lsl #10
400029f8:	e0a00000 	adc	r0, r0, r0
400029fc:	20433501 	subcs	r3, r3, r1, lsl #10
40002a00:	e1530481 	cmp	r3, r1, lsl #9
40002a04:	e0a00000 	adc	r0, r0, r0
40002a08:	20433481 	subcs	r3, r3, r1, lsl #9
40002a0c:	e1530401 	cmp	r3, r1, lsl #8
40002a10:	e0a00000 	adc	r0, r0, r0
40002a14:	20433401 	subcs	r3, r3, r1, lsl #8
40002a18:	e1530381 	cmp	r3, r1, lsl #7
40002a1c:	e0a00000 	adc	r0, r0, r0
40002a20:	20433381 	subcs	r3, r3, r1, lsl #7
40002a24:	e1530301 	cmp	r3, r1, lsl #6
40002a28:	e0a00000 	adc	r0, r0, r0
40002a2c:	20433301 	subcs	r3, r3, r1, lsl #6
40002a30:	e1530281 	cmp	r3, r1, lsl #5
40002a34:	e0a00000 	adc	r0, r0, r0
40002a38:	20433281 	subcs	r3, r3, r1, lsl #5
40002a3c:	e1530201 	cmp	r3, r1, lsl #4
40002a40:	e0a00000 	adc	r0, r0, r0
40002a44:	20433201 	subcs	r3, r3, r1, lsl #4
40002a48:	e1530181 	cmp	r3, r1, lsl #3
40002a4c:	e0a00000 	adc	r0, r0, r0
40002a50:	20433181 	subcs	r3, r3, r1, lsl #3
40002a54:	e1530101 	cmp	r3, r1, lsl #2
40002a58:	e0a00000 	adc	r0, r0, r0
40002a5c:	20433101 	subcs	r3, r3, r1, lsl #2
40002a60:	e1530081 	cmp	r3, r1, lsl #1
40002a64:	e0a00000 	adc	r0, r0, r0
40002a68:	20433081 	subcs	r3, r3, r1, lsl #1
40002a6c:	e1530001 	cmp	r3, r1
40002a70:	e0a00000 	adc	r0, r0, r0
40002a74:	20433001 	subcs	r3, r3, r1
40002a78:	e35c0000 	cmp	ip, #0
40002a7c:	42600000 	rsbmi	r0, r0, #0
40002a80:	e12fff1e 	bx	lr
40002a84:	e13c0000 	teq	ip, r0
40002a88:	42600000 	rsbmi	r0, r0, #0
40002a8c:	e12fff1e 	bx	lr
40002a90:	33a00000 	movcc	r0, #0
40002a94:	01a00fcc 	asreq	r0, ip, #31
40002a98:	03800001 	orreq	r0, r0, #1
40002a9c:	e12fff1e 	bx	lr
40002aa0:	e16f2f11 	clz	r2, r1
40002aa4:	e262201f 	rsb	r2, r2, #31
40002aa8:	e35c0000 	cmp	ip, #0
40002aac:	e1a00233 	lsr	r0, r3, r2
40002ab0:	42600000 	rsbmi	r0, r0, #0
40002ab4:	e12fff1e 	bx	lr
40002ab8:	e3500000 	cmp	r0, #0
40002abc:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
40002ac0:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
40002ac4:	ea000007 	b	40002ae8 <__aeabi_idiv0>

40002ac8 <__aeabi_idivmod>:
__aeabi_idivmod():
40002ac8:	e3510000 	cmp	r1, #0
40002acc:	0afffff9 	beq	40002ab8 <.divsi3_skip_div0_test+0x208>
40002ad0:	e92d4003 	push	{r0, r1, lr}
40002ad4:	ebffff75 	bl	400028b0 <.divsi3_skip_div0_test>
40002ad8:	e8bd4006 	pop	{r1, r2, lr}
40002adc:	e0030092 	mul	r3, r2, r0
40002ae0:	e0411003 	sub	r1, r1, r3
40002ae4:	e12fff1e 	bx	lr

40002ae8 <__aeabi_idiv0>:
__aeabi_idiv0():
40002ae8:	e12fff1e 	bx	lr

40002aec <__aeabi_frsub>:
__aeabi_frsub():
40002aec:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
40002af0:	ea000000 	b	40002af8 <__addsf3>

40002af4 <__aeabi_fsub>:
__aeabi_fsub():
40002af4:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

40002af8 <__addsf3>:
__addsf3():
40002af8:	e1b02080 	lsls	r2, r0, #1
40002afc:	11b03081 	lslsne	r3, r1, #1
40002b00:	11320003 	teqne	r2, r3
40002b04:	11f0cc42 	mvnsne	ip, r2, asr #24
40002b08:	11f0cc43 	mvnsne	ip, r3, asr #24
40002b0c:	0a00003c 	beq	40002c04 <__addsf3+0x10c>
40002b10:	e1a02c22 	lsr	r2, r2, #24
40002b14:	e0723c23 	rsbs	r3, r2, r3, lsr #24
40002b18:	c0822003 	addgt	r2, r2, r3
40002b1c:	c0201001 	eorgt	r1, r0, r1
40002b20:	c0210000 	eorgt	r0, r1, r0
40002b24:	c0201001 	eorgt	r1, r0, r1
40002b28:	b2633000 	rsblt	r3, r3, #0
40002b2c:	e3530019 	cmp	r3, #25
40002b30:	812fff1e 	bxhi	lr
40002b34:	e3100102 	tst	r0, #-2147483648	; 0x80000000
40002b38:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40002b3c:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
40002b40:	12600000 	rsbne	r0, r0, #0
40002b44:	e3110102 	tst	r1, #-2147483648	; 0x80000000
40002b48:	e3811502 	orr	r1, r1, #8388608	; 0x800000
40002b4c:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
40002b50:	12611000 	rsbne	r1, r1, #0
40002b54:	e1320003 	teq	r2, r3
40002b58:	0a000023 	beq	40002bec <__addsf3+0xf4>
40002b5c:	e2422001 	sub	r2, r2, #1
40002b60:	e0900351 	adds	r0, r0, r1, asr r3
40002b64:	e2633020 	rsb	r3, r3, #32
40002b68:	e1a01311 	lsl	r1, r1, r3
40002b6c:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
40002b70:	5a000001 	bpl	40002b7c <__addsf3+0x84>
40002b74:	e2711000 	rsbs	r1, r1, #0
40002b78:	e2e00000 	rsc	r0, r0, #0
40002b7c:	e3500502 	cmp	r0, #8388608	; 0x800000
40002b80:	3a00000b 	bcc	40002bb4 <__addsf3+0xbc>
40002b84:	e3500401 	cmp	r0, #16777216	; 0x1000000
40002b88:	3a000004 	bcc	40002ba0 <__addsf3+0xa8>
40002b8c:	e1b000a0 	lsrs	r0, r0, #1
40002b90:	e1a01061 	rrx	r1, r1
40002b94:	e2822001 	add	r2, r2, #1
40002b98:	e35200fe 	cmp	r2, #254	; 0xfe
40002b9c:	2a00002d 	bcs	40002c58 <__addsf3+0x160>
40002ba0:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
40002ba4:	e0a00b82 	adc	r0, r0, r2, lsl #23
40002ba8:	03c00001 	biceq	r0, r0, #1
40002bac:	e1800003 	orr	r0, r0, r3
40002bb0:	e12fff1e 	bx	lr
40002bb4:	e1b01081 	lsls	r1, r1, #1
40002bb8:	e0a00000 	adc	r0, r0, r0
40002bbc:	e3100502 	tst	r0, #8388608	; 0x800000
40002bc0:	e2422001 	sub	r2, r2, #1
40002bc4:	1afffff5 	bne	40002ba0 <__addsf3+0xa8>
40002bc8:	e16fcf10 	clz	ip, r0
40002bcc:	e24cc008 	sub	ip, ip, #8
40002bd0:	e052200c 	subs	r2, r2, ip
40002bd4:	e1a00c10 	lsl	r0, r0, ip
40002bd8:	a0800b82 	addge	r0, r0, r2, lsl #23
40002bdc:	b2622000 	rsblt	r2, r2, #0
40002be0:	a1800003 	orrge	r0, r0, r3
40002be4:	b1830230 	orrlt	r0, r3, r0, lsr r2
40002be8:	e12fff1e 	bx	lr
40002bec:	e3320000 	teq	r2, #0
40002bf0:	e2211502 	eor	r1, r1, #8388608	; 0x800000
40002bf4:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
40002bf8:	02822001 	addeq	r2, r2, #1
40002bfc:	12433001 	subne	r3, r3, #1
40002c00:	eaffffd5 	b	40002b5c <__addsf3+0x64>
40002c04:	e1a03081 	lsl	r3, r1, #1
40002c08:	e1f0cc42 	mvns	ip, r2, asr #24
40002c0c:	11f0cc43 	mvnsne	ip, r3, asr #24
40002c10:	0a000013 	beq	40002c64 <__addsf3+0x16c>
40002c14:	e1320003 	teq	r2, r3
40002c18:	0a000002 	beq	40002c28 <__addsf3+0x130>
40002c1c:	e3320000 	teq	r2, #0
40002c20:	01a00001 	moveq	r0, r1
40002c24:	e12fff1e 	bx	lr
40002c28:	e1300001 	teq	r0, r1
40002c2c:	13a00000 	movne	r0, #0
40002c30:	112fff1e 	bxne	lr
40002c34:	e31204ff 	tst	r2, #-16777216	; 0xff000000
40002c38:	1a000002 	bne	40002c48 <__addsf3+0x150>
40002c3c:	e1b00080 	lsls	r0, r0, #1
40002c40:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
40002c44:	e12fff1e 	bx	lr
40002c48:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
40002c4c:	32800502 	addcc	r0, r0, #8388608	; 0x800000
40002c50:	312fff1e 	bxcc	lr
40002c54:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
40002c58:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
40002c5c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40002c60:	e12fff1e 	bx	lr
40002c64:	e1f02c42 	mvns	r2, r2, asr #24
40002c68:	11a00001 	movne	r0, r1
40002c6c:	01f03c43 	mvnseq	r3, r3, asr #24
40002c70:	11a01000 	movne	r1, r0
40002c74:	e1b02480 	lsls	r2, r0, #9
40002c78:	01b03481 	lslseq	r3, r1, #9
40002c7c:	01300001 	teqeq	r0, r1
40002c80:	13800501 	orrne	r0, r0, #4194304	; 0x400000
40002c84:	e12fff1e 	bx	lr

40002c88 <__aeabi_ui2f>:
__floatunsisf():
40002c88:	e3a03000 	mov	r3, #0
40002c8c:	ea000001 	b	40002c98 <__aeabi_i2f+0x8>

40002c90 <__aeabi_i2f>:
__floatsisf():
40002c90:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
40002c94:	42600000 	rsbmi	r0, r0, #0
40002c98:	e1b0c000 	movs	ip, r0
40002c9c:	012fff1e 	bxeq	lr
40002ca0:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
40002ca4:	e1a01000 	mov	r1, r0
40002ca8:	e3a00000 	mov	r0, #0
40002cac:	ea00000f 	b	40002cf0 <__aeabi_l2f+0x30>

40002cb0 <__aeabi_ul2f>:
__aeabi_ul2f():
40002cb0:	e1902001 	orrs	r2, r0, r1
40002cb4:	012fff1e 	bxeq	lr
40002cb8:	e3a03000 	mov	r3, #0
40002cbc:	ea000005 	b	40002cd8 <__aeabi_l2f+0x18>

40002cc0 <__aeabi_l2f>:
__aeabi_l2f():
40002cc0:	e1902001 	orrs	r2, r0, r1
40002cc4:	012fff1e 	bxeq	lr
40002cc8:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
40002ccc:	5a000001 	bpl	40002cd8 <__aeabi_l2f+0x18>
40002cd0:	e2700000 	rsbs	r0, r0, #0
40002cd4:	e2e11000 	rsc	r1, r1, #0
40002cd8:	e1b0c001 	movs	ip, r1
40002cdc:	01a0c000 	moveq	ip, r0
40002ce0:	01a01000 	moveq	r1, r0
40002ce4:	03a00000 	moveq	r0, #0
40002ce8:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
40002cec:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
40002cf0:	e2433502 	sub	r3, r3, #8388608	; 0x800000
40002cf4:	e16f2f1c 	clz	r2, ip
40002cf8:	e2522008 	subs	r2, r2, #8
40002cfc:	e0433b82 	sub	r3, r3, r2, lsl #23
40002d00:	ba000006 	blt	40002d20 <__aeabi_l2f+0x60>
40002d04:	e0833211 	add	r3, r3, r1, lsl r2
40002d08:	e1a0c210 	lsl	ip, r0, r2
40002d0c:	e2622020 	rsb	r2, r2, #32
40002d10:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
40002d14:	e0a30230 	adc	r0, r3, r0, lsr r2
40002d18:	03c00001 	biceq	r0, r0, #1
40002d1c:	e12fff1e 	bx	lr
40002d20:	e2822020 	add	r2, r2, #32
40002d24:	e1a0c211 	lsl	ip, r1, r2
40002d28:	e2622020 	rsb	r2, r2, #32
40002d2c:	e190008c 	orrs	r0, r0, ip, lsl #1
40002d30:	e0a30231 	adc	r0, r3, r1, lsr r2
40002d34:	01c00fac 	biceq	r0, r0, ip, lsr #31
40002d38:	e12fff1e 	bx	lr

40002d3c <__aeabi_fmul>:
__aeabi_fmul():
40002d3c:	e3a0c0ff 	mov	ip, #255	; 0xff
40002d40:	e01c2ba0 	ands	r2, ip, r0, lsr #23
40002d44:	101c3ba1 	andsne	r3, ip, r1, lsr #23
40002d48:	1132000c 	teqne	r2, ip
40002d4c:	1133000c 	teqne	r3, ip
40002d50:	0a00003e 	beq	40002e50 <__aeabi_fmul+0x114>
40002d54:	e0822003 	add	r2, r2, r3
40002d58:	e020c001 	eor	ip, r0, r1
40002d5c:	e1b00480 	lsls	r0, r0, #9
40002d60:	11b01481 	lslsne	r1, r1, #9
40002d64:	0a000010 	beq	40002dac <__aeabi_fmul+0x70>
40002d68:	e3a03302 	mov	r3, #134217728	; 0x8000000
40002d6c:	e18302a0 	orr	r0, r3, r0, lsr #5
40002d70:	e18312a1 	orr	r1, r3, r1, lsr #5
40002d74:	e0813190 	umull	r3, r1, r0, r1
40002d78:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
40002d7c:	e3510502 	cmp	r1, #8388608	; 0x800000
40002d80:	31a01081 	lslcc	r1, r1, #1
40002d84:	31811fa3 	orrcc	r1, r1, r3, lsr #31
40002d88:	31a03083 	lslcc	r3, r3, #1
40002d8c:	e1800001 	orr	r0, r0, r1
40002d90:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
40002d94:	e35200fd 	cmp	r2, #253	; 0xfd
40002d98:	8a00000f 	bhi	40002ddc <__aeabi_fmul+0xa0>
40002d9c:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
40002da0:	e0a00b82 	adc	r0, r0, r2, lsl #23
40002da4:	03c00001 	biceq	r0, r0, #1
40002da8:	e12fff1e 	bx	lr
40002dac:	e3300000 	teq	r0, #0
40002db0:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
40002db4:	01a01481 	lsleq	r1, r1, #9
40002db8:	e18c04a0 	orr	r0, ip, r0, lsr #9
40002dbc:	e18004a1 	orr	r0, r0, r1, lsr #9
40002dc0:	e252207f 	subs	r2, r2, #127	; 0x7f
40002dc4:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
40002dc8:	c1800b82 	orrgt	r0, r0, r2, lsl #23
40002dcc:	c12fff1e 	bxgt	lr
40002dd0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40002dd4:	e3a03000 	mov	r3, #0
40002dd8:	e2522001 	subs	r2, r2, #1
40002ddc:	ca000035 	bgt	40002eb8 <__aeabi_fmul+0x17c>
40002de0:	e3720019 	cmn	r2, #25
40002de4:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
40002de8:	d12fff1e 	bxle	lr
40002dec:	e2622000 	rsb	r2, r2, #0
40002df0:	e1b01080 	lsls	r1, r0, #1
40002df4:	e1a01231 	lsr	r1, r1, r2
40002df8:	e2622020 	rsb	r2, r2, #32
40002dfc:	e1a0c210 	lsl	ip, r0, r2
40002e00:	e1b00061 	rrxs	r0, r1
40002e04:	e2a00000 	adc	r0, r0, #0
40002e08:	e193308c 	orrs	r3, r3, ip, lsl #1
40002e0c:	01c00fac 	biceq	r0, r0, ip, lsr #31
40002e10:	e12fff1e 	bx	lr
40002e14:	e3320000 	teq	r2, #0
40002e18:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
40002e1c:	01a00080 	lsleq	r0, r0, #1
40002e20:	03100502 	tsteq	r0, #8388608	; 0x800000
40002e24:	02422001 	subeq	r2, r2, #1
40002e28:	0afffffb 	beq	40002e1c <__aeabi_fmul+0xe0>
40002e2c:	e180000c 	orr	r0, r0, ip
40002e30:	e3330000 	teq	r3, #0
40002e34:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
40002e38:	01a01081 	lsleq	r1, r1, #1
40002e3c:	03110502 	tsteq	r1, #8388608	; 0x800000
40002e40:	02433001 	subeq	r3, r3, #1
40002e44:	0afffffb 	beq	40002e38 <__aeabi_fmul+0xfc>
40002e48:	e181100c 	orr	r1, r1, ip
40002e4c:	eaffffc0 	b	40002d54 <__aeabi_fmul+0x18>
40002e50:	e00c3ba1 	and	r3, ip, r1, lsr #23
40002e54:	e132000c 	teq	r2, ip
40002e58:	1133000c 	teqne	r3, ip
40002e5c:	0a000005 	beq	40002e78 <__aeabi_fmul+0x13c>
40002e60:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
40002e64:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
40002e68:	1affffe9 	bne	40002e14 <__aeabi_fmul+0xd8>
40002e6c:	e0200001 	eor	r0, r0, r1
40002e70:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
40002e74:	e12fff1e 	bx	lr
40002e78:	e3300000 	teq	r0, #0
40002e7c:	13300102 	teqne	r0, #-2147483648	; 0x80000000
40002e80:	01a00001 	moveq	r0, r1
40002e84:	13310000 	teqne	r1, #0
40002e88:	13310102 	teqne	r1, #-2147483648	; 0x80000000
40002e8c:	0a00000d 	beq	40002ec8 <__aeabi_fmul+0x18c>
40002e90:	e132000c 	teq	r2, ip
40002e94:	1a000001 	bne	40002ea0 <__aeabi_fmul+0x164>
40002e98:	e1b02480 	lsls	r2, r0, #9
40002e9c:	1a000009 	bne	40002ec8 <__aeabi_fmul+0x18c>
40002ea0:	e133000c 	teq	r3, ip
40002ea4:	1a000002 	bne	40002eb4 <__aeabi_fmul+0x178>
40002ea8:	e1b03481 	lsls	r3, r1, #9
40002eac:	11a00001 	movne	r0, r1
40002eb0:	1a000004 	bne	40002ec8 <__aeabi_fmul+0x18c>
40002eb4:	e0200001 	eor	r0, r0, r1
40002eb8:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
40002ebc:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
40002ec0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40002ec4:	e12fff1e 	bx	lr
40002ec8:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
40002ecc:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
40002ed0:	e12fff1e 	bx	lr

40002ed4 <__aeabi_fdiv>:
__aeabi_fdiv():
40002ed4:	e3a0c0ff 	mov	ip, #255	; 0xff
40002ed8:	e01c2ba0 	ands	r2, ip, r0, lsr #23
40002edc:	101c3ba1 	andsne	r3, ip, r1, lsr #23
40002ee0:	1132000c 	teqne	r2, ip
40002ee4:	1133000c 	teqne	r3, ip
40002ee8:	0a00003a 	beq	40002fd8 <__aeabi_fdiv+0x104>
40002eec:	e0422003 	sub	r2, r2, r3
40002ef0:	e020c001 	eor	ip, r0, r1
40002ef4:	e1b01481 	lsls	r1, r1, #9
40002ef8:	e1a00480 	lsl	r0, r0, #9
40002efc:	0a00001c 	beq	40002f74 <__aeabi_fdiv+0xa0>
40002f00:	e3a03201 	mov	r3, #268435456	; 0x10000000
40002f04:	e1831221 	orr	r1, r3, r1, lsr #4
40002f08:	e1833220 	orr	r3, r3, r0, lsr #4
40002f0c:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
40002f10:	e1530001 	cmp	r3, r1
40002f14:	31a03083 	lslcc	r3, r3, #1
40002f18:	e2a2207d 	adc	r2, r2, #125	; 0x7d
40002f1c:	e3a0c502 	mov	ip, #8388608	; 0x800000
40002f20:	e1530001 	cmp	r3, r1
40002f24:	20433001 	subcs	r3, r3, r1
40002f28:	2180000c 	orrcs	r0, r0, ip
40002f2c:	e15300a1 	cmp	r3, r1, lsr #1
40002f30:	204330a1 	subcs	r3, r3, r1, lsr #1
40002f34:	218000ac 	orrcs	r0, r0, ip, lsr #1
40002f38:	e1530121 	cmp	r3, r1, lsr #2
40002f3c:	20433121 	subcs	r3, r3, r1, lsr #2
40002f40:	2180012c 	orrcs	r0, r0, ip, lsr #2
40002f44:	e15301a1 	cmp	r3, r1, lsr #3
40002f48:	204331a1 	subcs	r3, r3, r1, lsr #3
40002f4c:	218001ac 	orrcs	r0, r0, ip, lsr #3
40002f50:	e1b03203 	lsls	r3, r3, #4
40002f54:	11b0c22c 	lsrsne	ip, ip, #4
40002f58:	1afffff0 	bne	40002f20 <__aeabi_fdiv+0x4c>
40002f5c:	e35200fd 	cmp	r2, #253	; 0xfd
40002f60:	8affff9d 	bhi	40002ddc <__aeabi_fmul+0xa0>
40002f64:	e1530001 	cmp	r3, r1
40002f68:	e0a00b82 	adc	r0, r0, r2, lsl #23
40002f6c:	03c00001 	biceq	r0, r0, #1
40002f70:	e12fff1e 	bx	lr
40002f74:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
40002f78:	e18c04a0 	orr	r0, ip, r0, lsr #9
40002f7c:	e292207f 	adds	r2, r2, #127	; 0x7f
40002f80:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
40002f84:	c1800b82 	orrgt	r0, r0, r2, lsl #23
40002f88:	c12fff1e 	bxgt	lr
40002f8c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40002f90:	e3a03000 	mov	r3, #0
40002f94:	e2522001 	subs	r2, r2, #1
40002f98:	eaffff8f 	b	40002ddc <__aeabi_fmul+0xa0>
40002f9c:	e3320000 	teq	r2, #0
40002fa0:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
40002fa4:	01a00080 	lsleq	r0, r0, #1
40002fa8:	03100502 	tsteq	r0, #8388608	; 0x800000
40002fac:	02422001 	subeq	r2, r2, #1
40002fb0:	0afffffb 	beq	40002fa4 <__aeabi_fdiv+0xd0>
40002fb4:	e180000c 	orr	r0, r0, ip
40002fb8:	e3330000 	teq	r3, #0
40002fbc:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
40002fc0:	01a01081 	lsleq	r1, r1, #1
40002fc4:	03110502 	tsteq	r1, #8388608	; 0x800000
40002fc8:	02433001 	subeq	r3, r3, #1
40002fcc:	0afffffb 	beq	40002fc0 <__aeabi_fdiv+0xec>
40002fd0:	e181100c 	orr	r1, r1, ip
40002fd4:	eaffffc4 	b	40002eec <__aeabi_fdiv+0x18>
40002fd8:	e00c3ba1 	and	r3, ip, r1, lsr #23
40002fdc:	e132000c 	teq	r2, ip
40002fe0:	1a000005 	bne	40002ffc <__aeabi_fdiv+0x128>
40002fe4:	e1b02480 	lsls	r2, r0, #9
40002fe8:	1affffb6 	bne	40002ec8 <__aeabi_fmul+0x18c>
40002fec:	e133000c 	teq	r3, ip
40002ff0:	1affffaf 	bne	40002eb4 <__aeabi_fmul+0x178>
40002ff4:	e1a00001 	mov	r0, r1
40002ff8:	eaffffb2 	b	40002ec8 <__aeabi_fmul+0x18c>
40002ffc:	e133000c 	teq	r3, ip
40003000:	1a000003 	bne	40003014 <__aeabi_fdiv+0x140>
40003004:	e1b03481 	lsls	r3, r1, #9
40003008:	0affff97 	beq	40002e6c <__aeabi_fmul+0x130>
4000300c:	e1a00001 	mov	r0, r1
40003010:	eaffffac 	b	40002ec8 <__aeabi_fmul+0x18c>
40003014:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
40003018:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
4000301c:	1affffde 	bne	40002f9c <__aeabi_fdiv+0xc8>
40003020:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
40003024:	1affffa2 	bne	40002eb4 <__aeabi_fmul+0x178>
40003028:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
4000302c:	1affff8e 	bne	40002e6c <__aeabi_fmul+0x130>
40003030:	eaffffa4 	b	40002ec8 <__aeabi_fmul+0x18c>

40003034 <__gesf2>:
__gesf2():
40003034:	e3e0c000 	mvn	ip, #0
40003038:	ea000002 	b	40003048 <__cmpsf2+0x4>

4000303c <__lesf2>:
__ltsf2():
4000303c:	e3a0c001 	mov	ip, #1
40003040:	ea000000 	b	40003048 <__cmpsf2+0x4>

40003044 <__cmpsf2>:
__cmpsf2():
40003044:	e3a0c001 	mov	ip, #1
40003048:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000304c:	e1a02080 	lsl	r2, r0, #1
40003050:	e1a03081 	lsl	r3, r1, #1
40003054:	e1f0cc42 	mvns	ip, r2, asr #24
40003058:	11f0cc43 	mvnsne	ip, r3, asr #24
4000305c:	0a000007 	beq	40003080 <__cmpsf2+0x3c>
40003060:	e28dd004 	add	sp, sp, #4
40003064:	e192c0a3 	orrs	ip, r2, r3, lsr #1
40003068:	11300001 	teqne	r0, r1
4000306c:	50520003 	subspl	r0, r2, r3
40003070:	81a00fc1 	asrhi	r0, r1, #31
40003074:	31e00fc1 	mvncc	r0, r1, asr #31
40003078:	13800001 	orrne	r0, r0, #1
4000307c:	e12fff1e 	bx	lr
40003080:	e1f0cc42 	mvns	ip, r2, asr #24
40003084:	1a000001 	bne	40003090 <__cmpsf2+0x4c>
40003088:	e1b0c480 	lsls	ip, r0, #9
4000308c:	1a000003 	bne	400030a0 <__cmpsf2+0x5c>
40003090:	e1f0cc43 	mvns	ip, r3, asr #24
40003094:	1afffff1 	bne	40003060 <__cmpsf2+0x1c>
40003098:	e1b0c481 	lsls	ip, r1, #9
4000309c:	0affffef 	beq	40003060 <__cmpsf2+0x1c>
400030a0:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
400030a4:	e12fff1e 	bx	lr

400030a8 <__aeabi_cfrcmple>:
__aeabi_cfrcmple():
400030a8:	e1a0c000 	mov	ip, r0
400030ac:	e1a00001 	mov	r0, r1
400030b0:	e1a0100c 	mov	r1, ip
400030b4:	eaffffff 	b	400030b8 <__aeabi_cfcmpeq>

400030b8 <__aeabi_cfcmpeq>:
__aeabi_cfcmpeq():
400030b8:	e92d400f 	push	{r0, r1, r2, r3, lr}
400030bc:	ebffffe0 	bl	40003044 <__cmpsf2>
400030c0:	e3500000 	cmp	r0, #0
400030c4:	43700000 	cmnmi	r0, #0
400030c8:	e8bd800f 	pop	{r0, r1, r2, r3, pc}

400030cc <__aeabi_fcmpeq>:
__aeabi_fcmpeq():
400030cc:	e52de008 	str	lr, [sp, #-8]!
400030d0:	ebfffff8 	bl	400030b8 <__aeabi_cfcmpeq>
400030d4:	03a00001 	moveq	r0, #1
400030d8:	13a00000 	movne	r0, #0
400030dc:	e49df008 	ldr	pc, [sp], #8

400030e0 <__aeabi_fcmplt>:
__aeabi_fcmplt():
400030e0:	e52de008 	str	lr, [sp, #-8]!
400030e4:	ebfffff3 	bl	400030b8 <__aeabi_cfcmpeq>
400030e8:	33a00001 	movcc	r0, #1
400030ec:	23a00000 	movcs	r0, #0
400030f0:	e49df008 	ldr	pc, [sp], #8

400030f4 <__aeabi_fcmple>:
__aeabi_fcmple():
400030f4:	e52de008 	str	lr, [sp, #-8]!
400030f8:	ebffffee 	bl	400030b8 <__aeabi_cfcmpeq>
400030fc:	93a00001 	movls	r0, #1
40003100:	83a00000 	movhi	r0, #0
40003104:	e49df008 	ldr	pc, [sp], #8

40003108 <__aeabi_fcmpge>:
__aeabi_fcmpge():
40003108:	e52de008 	str	lr, [sp, #-8]!
4000310c:	ebffffe5 	bl	400030a8 <__aeabi_cfrcmple>
40003110:	93a00001 	movls	r0, #1
40003114:	83a00000 	movhi	r0, #0
40003118:	e49df008 	ldr	pc, [sp], #8

4000311c <__aeabi_fcmpgt>:
__aeabi_fcmpgt():
4000311c:	e52de008 	str	lr, [sp, #-8]!
40003120:	ebffffe0 	bl	400030a8 <__aeabi_cfrcmple>
40003124:	33a00001 	movcc	r0, #1
40003128:	23a00000 	movcs	r0, #0
4000312c:	e49df008 	ldr	pc, [sp], #8

Disassembly of section .text.mvBinHdrDispatcher:

40003130 <mvBinHdrDispatcher>:
mvBinHdrDispatcher():
40003130:	b510      	push	{r4, lr}
40003132:	4c0a      	ldr	r4, [pc, #40]	; (4000315c <mvBinHdrDispatcher+0x2c>)
40003134:	e00e      	b.n	40003154 <mvBinHdrDispatcher+0x24>
40003136:	4780      	blx	r0
40003138:	b158      	cbz	r0, 40003152 <mvBinHdrDispatcher+0x22>
4000313a:	f000 f815 	bl	40003168 <mvUartInit>
4000313e:	4808      	ldr	r0, [pc, #32]	; (40003160 <mvBinHdrDispatcher+0x30>)
40003140:	f000 f814 	bl	4000316c <putstring>
40003144:	6820      	ldr	r0, [r4, #0]
40003146:	f000 f811 	bl	4000316c <putstring>
4000314a:	4806      	ldr	r0, [pc, #24]	; (40003164 <mvBinHdrDispatcher+0x34>)
4000314c:	f000 f80e 	bl	4000316c <putstring>
40003150:	e7fe      	b.n	40003150 <mvBinHdrDispatcher+0x20>
40003152:	3408      	adds	r4, #8
40003154:	6860      	ldr	r0, [r4, #4]
40003156:	2800      	cmp	r0, #0
40003158:	d1ed      	bne.n	40003136 <mvBinHdrDispatcher+0x6>
4000315a:	bd10      	pop	{r4, pc}
4000315c:	40014a94 	mulmi	r1, r4, sl
40003160:	4001115c 	andmi	r1, r1, ip, asr r1
40003164:	40011174 	andmi	r1, r1, r4, ror r1

Disassembly of section .text.mvUartInit:

40003168 <mvUartInit>:
mvUartInit():
40003168:	4770      	bx	lr

Disassembly of section .text.mvUartPutc:

4000316a <mvUartPutc>:
mvUartPutc():
4000316a:	4770      	bx	lr

Disassembly of section .text.putstring:

4000316c <putstring>:
putstring():
4000316c:	4770      	bx	lr

Disassembly of section .text.putdata:

4000316e <putdata>:
putdata():
4000316e:	4770      	bx	lr

Disassembly of section .text.mvRtcConfig:

40003170 <mvRtcConfig>:
mvRtcConfig():
40003170:	4b0a      	ldr	r3, [pc, #40]	; (4000319c <mvRtcConfig+0x2c>)
40003172:	f240 4201 	movw	r2, #1025	; 0x401
40003176:	601a      	str	r2, [r3, #0]
40003178:	2348      	movs	r3, #72	; 0x48
4000317a:	4a09      	ldr	r2, [pc, #36]	; (400031a0 <mvRtcConfig+0x30>)
4000317c:	6013      	str	r3, [r2, #0]
4000317e:	6413      	str	r3, [r2, #64]	; 0x40
40003180:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
40003184:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
40003188:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
4000318c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
40003190:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
40003194:	f8c2 31c0 	str.w	r3, [r2, #448]	; 0x1c0
40003198:	4770      	bx	lr
4000319a:	bf00      	nop
4000319c:	d00e4000 	andle	r4, lr, r0
400031a0:	d00e6000 	andle	r6, lr, r0

Disassembly of section .text.mvGeneralInit:

400031a4 <mvGeneralInit>:
mvGeneralInit():
400031a4:	4a2d      	ldr	r2, [pc, #180]	; (4000325c <mvGeneralInit+0xb8>)
400031a6:	b570      	push	{r4, r5, r6, lr}
400031a8:	b0ac      	sub	sp, #176	; 0xb0
400031aa:	6813      	ldr	r3, [r2, #0]
400031ac:	4c2c      	ldr	r4, [pc, #176]	; (40003260 <mvGeneralInit+0xbc>)
400031ae:	0c1b      	lsrs	r3, r3, #16
400031b0:	041b      	lsls	r3, r3, #16
400031b2:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
400031b6:	f043 0311 	orr.w	r3, r3, #17
400031ba:	6013      	str	r3, [r2, #0]
400031bc:	4b29      	ldr	r3, [pc, #164]	; (40003264 <mvGeneralInit+0xc0>)
400031be:	681a      	ldr	r2, [r3, #0]
400031c0:	f422 227f 	bic.w	r2, r2, #1044480	; 0xff000
400031c4:	f442 22cc 	orr.w	r2, r2, #417792	; 0x66000
400031c8:	601a      	str	r2, [r3, #0]
400031ca:	f00d fdfb 	bl	40010dc4 <mvHwsTwsiInitWrapper>
400031ce:	4b26      	ldr	r3, [pc, #152]	; (40003268 <mvGeneralInit+0xc4>)
400031d0:	4a26      	ldr	r2, [pc, #152]	; (4000326c <mvGeneralInit+0xc8>)
400031d2:	4827      	ldr	r0, [pc, #156]	; (40003270 <mvGeneralInit+0xcc>)
400031d4:	601a      	str	r2, [r3, #0]
400031d6:	601a      	str	r2, [r3, #0]
400031d8:	4b26      	ldr	r3, [pc, #152]	; (40003274 <mvGeneralInit+0xd0>)
400031da:	6825      	ldr	r5, [r4, #0]
400031dc:	681e      	ldr	r6, [r3, #0]
400031de:	f00d fcbd 	bl	40010b5c <mvPrintf>
400031e2:	f3c6 2684 	ubfx	r6, r6, #10, #5
400031e6:	2e0d      	cmp	r6, #13
400031e8:	d80c      	bhi.n	40003204 <mvGeneralInit+0x60>
400031ea:	f425 257f 	bic.w	r5, r5, #1044480	; 0xff000
400031ee:	4822      	ldr	r0, [pc, #136]	; (40003278 <mvGeneralInit+0xd4>)
400031f0:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
400031f4:	2123      	movs	r1, #35	; 0x23
400031f6:	f445 350c 	orr.w	r5, r5, #143360	; 0x23000
400031fa:	f445 750c 	orr.w	r5, r5, #560	; 0x230
400031fe:	6025      	str	r5, [r4, #0]
40003200:	f00d fcac 	bl	40010b5c <mvPrintf>
40003204:	f7ff ffb4 	bl	40003170 <mvRtcConfig>
40003208:	f00d ff5a 	bl	400110c0 <mvSysEnvDeviceRevGet>
4000320c:	b300      	cbz	r0, 40003250 <mvGeneralInit+0xac>
4000320e:	22b0      	movs	r2, #176	; 0xb0
40003210:	491a      	ldr	r1, [pc, #104]	; (4000327c <mvGeneralInit+0xd8>)
40003212:	4668      	mov	r0, sp
40003214:	f00d fb30 	bl	40010878 <memcpy>
40003218:	f00d ff2a 	bl	40011070 <mvSysEnvDeviceIdGet>
4000321c:	2804      	cmp	r0, #4
4000321e:	4604      	mov	r4, r0
40003220:	d103      	bne.n	4000322a <mvGeneralInit+0x86>
40003222:	4817      	ldr	r0, [pc, #92]	; (40003280 <mvGeneralInit+0xdc>)
40003224:	4917      	ldr	r1, [pc, #92]	; (40003284 <mvGeneralInit+0xe0>)
40003226:	f00d fc99 	bl	40010b5c <mvPrintf>
4000322a:	ab2c      	add	r3, sp, #176	; 0xb0
4000322c:	eb03 1404 	add.w	r4, r3, r4, lsl #4
40003230:	4b15      	ldr	r3, [pc, #84]	; (40003288 <mvGeneralInit+0xe4>)
40003232:	f854 2ca8 	ldr.w	r2, [r4, #-168]
40003236:	601a      	str	r2, [r3, #0]
40003238:	f854 2ca4 	ldr.w	r2, [r4, #-164]
4000323c:	605a      	str	r2, [r3, #4]
4000323e:	f853 2c4c 	ldr.w	r2, [r3, #-76]
40003242:	f854 1cac 	ldr.w	r1, [r4, #-172]
40003246:	b292      	uxth	r2, r2
40003248:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
4000324c:	f843 2c4c 	str.w	r2, [r3, #-76]
40003250:	f00d fede 	bl	40011010 <mvSysEnvUsbVbusReset>
40003254:	2000      	movs	r0, #0
40003256:	b02c      	add	sp, #176	; 0xb0
40003258:	bd70      	pop	{r4, r5, r6, pc}
4000325a:	bf00      	nop
4000325c:	d0018000 	andle	r8, r1, r0
40003260:	d00e4130 	andle	r4, lr, r0, lsr r1
40003264:	d0018008 	andle	r8, r1, r8
40003268:	d00e4124 	andle	r4, lr, r4, lsr #2
4000326c:	08008073 	stmdaeq	r0, {r0, r1, r4, r5, r6, pc}
40003270:	400111fd 	strdmi	r1, [r1], -sp
40003274:	d0018600 	andle	r8, r1, r0, lsl #12
40003278:	4001123c 	andmi	r1, r1, ip, lsr r2
4000327c:	40014304 	andmi	r4, r1, r4, lsl #6
40003280:	40011263 	andmi	r1, r1, r3, ror #4
40003284:	4001443c 	andmi	r4, r1, ip, lsr r4
40003288:	d0018284 	andle	r8, r1, r4, lsl #5

Disassembly of section .text.mvSerdesPexUsb3PipeDelayWA.part.0:

4000328c <mvSerdesPexUsb3PipeDelayWA.part.0>:
mvSerdesPexUsb3PipeDelayWA.part.0():
4000328c:	4a09      	ldr	r2, [pc, #36]	; (400032b4 <mvSerdesPexUsb3PipeDelayWA.part.0+0x28>)
4000328e:	2900      	cmp	r1, #0
40003290:	6813      	ldr	r3, [r2, #0]
40003292:	d105      	bne.n	400032a0 <mvSerdesPexUsb3PipeDelayWA.part.0+0x14>
40003294:	2101      	movs	r1, #1
40003296:	3004      	adds	r0, #4
40003298:	fa01 f000 	lsl.w	r0, r1, r0
4000329c:	4303      	orrs	r3, r0
4000329e:	e006      	b.n	400032ae <mvSerdesPexUsb3PipeDelayWA.part.0+0x22>
400032a0:	2901      	cmp	r1, #1
400032a2:	d104      	bne.n	400032ae <mvSerdesPexUsb3PipeDelayWA.part.0+0x22>
400032a4:	3004      	adds	r0, #4
400032a6:	fa01 f100 	lsl.w	r1, r1, r0
400032aa:	ea23 0301 	bic.w	r3, r3, r1
400032ae:	6013      	str	r3, [r2, #0]
400032b0:	4770      	bx	lr
400032b2:	bf00      	nop
400032b4:	d00182e0 	andle	r8, r1, r0, ror #5

Disassembly of section .text.mvHwsCtrlSerdesRevGet:

400032b8 <mvHwsCtrlSerdesRevGet>:
mvHwsCtrlSerdesRevGet():
400032b8:	b508      	push	{r3, lr}
400032ba:	f00d ff01 	bl	400110c0 <mvSysEnvDeviceRevGet>
400032be:	3000      	adds	r0, #0
400032c0:	bf18      	it	ne
400032c2:	2001      	movne	r0, #1
400032c4:	bd08      	pop	{r3, pc}

Disassembly of section .text.mvHwsSerdesTopologyVerify:

400032c8 <mvHwsSerdesTopologyVerify>:
mvHwsSerdesTopologyVerify():
400032c8:	2814      	cmp	r0, #20
400032ca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
400032ce:	4604      	mov	r4, r0
400032d0:	460d      	mov	r5, r1
400032d2:	4690      	mov	r8, r2
400032d4:	d908      	bls.n	400032e8 <mvHwsSerdesTopologyVerify+0x20>
400032d6:	4b32      	ldr	r3, [pc, #200]	; (400033a0 <mvHwsSerdesTopologyVerify+0xd8>)
400032d8:	4832      	ldr	r0, [pc, #200]	; (400033a4 <mvHwsSerdesTopologyVerify+0xdc>)
400032da:	4933      	ldr	r1, [pc, #204]	; (400033a8 <mvHwsSerdesTopologyVerify+0xe0>)
400032dc:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
400032e0:	462b      	mov	r3, r5
400032e2:	f00d fc3b 	bl	40010b5c <mvPrintf>
400032e6:	e057      	b.n	40003398 <mvHwsSerdesTopologyVerify+0xd0>
400032e8:	4b30      	ldr	r3, [pc, #192]	; (400033ac <mvHwsSerdesTopologyVerify+0xe4>)
400032ea:	f813 7010 	ldrb.w	r7, [r3, r0, lsl #1]
400032ee:	eb03 0340 	add.w	r3, r3, r0, lsl #1
400032f2:	f893 9001 	ldrb.w	r9, [r3, #1]
400032f6:	4638      	mov	r0, r7
400032f8:	f00d fe6e 	bl	40010fd8 <mvSysEnvUnitMaxNumGet>
400032fc:	4b2c      	ldr	r3, [pc, #176]	; (400033b0 <mvHwsSerdesTopologyVerify+0xe8>)
400032fe:	00ba      	lsls	r2, r7, #2
40003300:	eb02 0109 	add.w	r1, r2, r9
40003304:	5c5e      	ldrb	r6, [r3, r1]
40003306:	b33e      	cbz	r6, 40003358 <mvHwsSerdesTopologyVerify+0x90>
40003308:	b93c      	cbnz	r4, 4000331a <mvHwsSerdesTopologyVerify+0x52>
4000330a:	f1b8 0f03 	cmp.w	r8, #3
4000330e:	d004      	beq.n	4000331a <mvHwsSerdesTopologyVerify+0x52>
40003310:	f1b8 0f01 	cmp.w	r8, #1
40003314:	d001      	beq.n	4000331a <mvHwsSerdesTopologyVerify+0x52>
40003316:	2601      	movs	r6, #1
40003318:	545e      	strb	r6, [r3, r1]
4000331a:	4491      	add	r9, r2
4000331c:	f813 2009 	ldrb.w	r2, [r3, r9]
40003320:	3a01      	subs	r2, #1
40003322:	b2d2      	uxtb	r2, r2
40003324:	f803 2009 	strb.w	r2, [r3, r9]
40003328:	bb02      	cbnz	r2, 4000336c <mvHwsSerdesTopologyVerify+0xa4>
4000332a:	2c03      	cmp	r4, #3
4000332c:	4b21      	ldr	r3, [pc, #132]	; (400033b4 <mvHwsSerdesTopologyVerify+0xec>)
4000332e:	d809      	bhi.n	40003344 <mvHwsSerdesTopologyVerify+0x7c>
40003330:	f1b8 0f03 	cmp.w	r8, #3
40003334:	d002      	beq.n	4000333c <mvHwsSerdesTopologyVerify+0x74>
40003336:	f1b8 0f01 	cmp.w	r8, #1
4000333a:	d103      	bne.n	40003344 <mvHwsSerdesTopologyVerify+0x7c>
4000333c:	781a      	ldrb	r2, [r3, #0]
4000333e:	3202      	adds	r2, #2
40003340:	701a      	strb	r2, [r3, #0]
40003342:	e002      	b.n	4000334a <mvHwsSerdesTopologyVerify+0x82>
40003344:	5dda      	ldrb	r2, [r3, r7]
40003346:	3201      	adds	r2, #1
40003348:	55da      	strb	r2, [r3, r7]
4000334a:	5ddb      	ldrb	r3, [r3, r7]
4000334c:	b2c6      	uxtb	r6, r0
4000334e:	42b3      	cmp	r3, r6
40003350:	d80f      	bhi.n	40003372 <mvHwsSerdesTopologyVerify+0xaa>
40003352:	2000      	movs	r0, #0
40003354:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
40003358:	4817      	ldr	r0, [pc, #92]	; (400033b8 <mvHwsSerdesTopologyVerify+0xf0>)
4000335a:	462a      	mov	r2, r5
4000335c:	4912      	ldr	r1, [pc, #72]	; (400033a8 <mvHwsSerdesTopologyVerify+0xe0>)
4000335e:	f00d fbfd 	bl	40010b5c <mvPrintf>
40003362:	4b0f      	ldr	r3, [pc, #60]	; (400033a0 <mvHwsSerdesTopologyVerify+0xd8>)
40003364:	4815      	ldr	r0, [pc, #84]	; (400033bc <mvHwsSerdesTopologyVerify+0xf4>)
40003366:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
4000336a:	e013      	b.n	40003394 <mvHwsSerdesTopologyVerify+0xcc>
4000336c:	2000      	movs	r0, #0
4000336e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
40003372:	462a      	mov	r2, r5
40003374:	4812      	ldr	r0, [pc, #72]	; (400033c0 <mvHwsSerdesTopologyVerify+0xf8>)
40003376:	490c      	ldr	r1, [pc, #48]	; (400033a8 <mvHwsSerdesTopologyVerify+0xe0>)
40003378:	f00d fbf0 	bl	40010b5c <mvPrintf>
4000337c:	4b08      	ldr	r3, [pc, #32]	; (400033a0 <mvHwsSerdesTopologyVerify+0xd8>)
4000337e:	4811      	ldr	r0, [pc, #68]	; (400033c4 <mvHwsSerdesTopologyVerify+0xfc>)
40003380:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
40003384:	f00d fbea 	bl	40010b5c <mvPrintf>
40003388:	480f      	ldr	r0, [pc, #60]	; (400033c8 <mvHwsSerdesTopologyVerify+0x100>)
4000338a:	4907      	ldr	r1, [pc, #28]	; (400033a8 <mvHwsSerdesTopologyVerify+0xe0>)
4000338c:	f00d fbe6 	bl	40010b5c <mvPrintf>
40003390:	480e      	ldr	r0, [pc, #56]	; (400033cc <mvHwsSerdesTopologyVerify+0x104>)
40003392:	4631      	mov	r1, r6
40003394:	f00d fbe2 	bl	40010b5c <mvPrintf>
40003398:	2001      	movs	r0, #1
4000339a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
4000339e:	bf00      	nop
400033a0:	40014538 	andmi	r4, r1, r8, lsr r5
400033a4:	40011294 	mulmi	r1, r4, r2
400033a8:	4001451b 	andmi	r4, r1, fp, lsl r5
400033ac:	400144a8 	andmi	r4, r1, r8, lsr #9
400033b0:	40015570 	andmi	r5, r1, r0, ror r5
400033b4:	4002094a 	andmi	r0, r2, sl, asr #18
400033b8:	400112c2 	andmi	r1, r1, r2, asr #5
400033bc:	400112eb 	andmi	r1, r1, fp, ror #5
400033c0:	4001130c 	andmi	r1, r1, ip, lsl #6
400033c4:	4001132c 	andmi	r1, r1, ip, lsr #6
400033c8:	4001133d 	andmi	r1, r1, sp, lsr r3
400033cc:	4001135e 	andmi	r1, r1, lr, asr r3

Disassembly of section .text.mvHwsSerdesXAUITopologyVerify:

400033d0 <mvHwsSerdesXAUITopologyVerify>:
mvHwsSerdesXAUITopologyVerify():
400033d0:	b510      	push	{r4, lr}
400033d2:	4c0e      	ldr	r4, [pc, #56]	; (4000340c <mvHwsSerdesXAUITopologyVerify+0x3c>)
400033d4:	7e22      	ldrb	r2, [r4, #24]
400033d6:	b14a      	cbz	r2, 400033ec <mvHwsSerdesXAUITopologyVerify+0x1c>
400033d8:	2a04      	cmp	r2, #4
400033da:	d007      	beq.n	400033ec <mvHwsSerdesXAUITopologyVerify+0x1c>
400033dc:	480c      	ldr	r0, [pc, #48]	; (40003410 <mvHwsSerdesXAUITopologyVerify+0x40>)
400033de:	490d      	ldr	r1, [pc, #52]	; (40003414 <mvHwsSerdesXAUITopologyVerify+0x44>)
400033e0:	f00d fbbc 	bl	40010b5c <mvPrintf>
400033e4:	480c      	ldr	r0, [pc, #48]	; (40003418 <mvHwsSerdesXAUITopologyVerify+0x48>)
400033e6:	490b      	ldr	r1, [pc, #44]	; (40003414 <mvHwsSerdesXAUITopologyVerify+0x44>)
400033e8:	f00d fbb8 	bl	40010b5c <mvPrintf>
400033ec:	7f22      	ldrb	r2, [r4, #28]
400033ee:	b15a      	cbz	r2, 40003408 <mvHwsSerdesXAUITopologyVerify+0x38>
400033f0:	2a02      	cmp	r2, #2
400033f2:	d009      	beq.n	40003408 <mvHwsSerdesXAUITopologyVerify+0x38>
400033f4:	4809      	ldr	r0, [pc, #36]	; (4000341c <mvHwsSerdesXAUITopologyVerify+0x4c>)
400033f6:	4907      	ldr	r1, [pc, #28]	; (40003414 <mvHwsSerdesXAUITopologyVerify+0x44>)
400033f8:	f00d fbb0 	bl	40010b5c <mvPrintf>
400033fc:	4808      	ldr	r0, [pc, #32]	; (40003420 <mvHwsSerdesXAUITopologyVerify+0x50>)
400033fe:	4905      	ldr	r1, [pc, #20]	; (40003414 <mvHwsSerdesXAUITopologyVerify+0x44>)
40003400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
40003404:	f00d bbaa 	b.w	40010b5c <mvPrintf>
40003408:	bd10      	pop	{r4, pc}
4000340a:	bf00      	nop
4000340c:	40015570 	andmi	r5, r1, r0, ror r5
40003410:	40011385 	andmi	r1, r1, r5, lsl #7
40003414:	4001444d 	andmi	r4, r1, sp, asr #8
40003418:	400113bd 			; <UNDEFINED> instruction: 0x400113bd
4000341c:	400113e4 	andmi	r1, r1, r4, ror #7
40003420:	4001141d 	andmi	r1, r1, sp, lsl r4

Disassembly of section .text.mvHwsSerdesPCIX4TopologyVerify:

40003424 <mvHwsSerdesPCIX4TopologyVerify>:
mvHwsSerdesPCIX4TopologyVerify():
40003424:	b508      	push	{r3, lr}
40003426:	4b07      	ldr	r3, [pc, #28]	; (40003444 <mvHwsSerdesPCIX4TopologyVerify+0x20>)
40003428:	781a      	ldrb	r2, [r3, #0]
4000342a:	b14a      	cbz	r2, 40003440 <mvHwsSerdesPCIX4TopologyVerify+0x1c>
4000342c:	4806      	ldr	r0, [pc, #24]	; (40003448 <mvHwsSerdesPCIX4TopologyVerify+0x24>)
4000342e:	4907      	ldr	r1, [pc, #28]	; (4000344c <mvHwsSerdesPCIX4TopologyVerify+0x28>)
40003430:	f00d fb94 	bl	40010b5c <mvPrintf>
40003434:	4806      	ldr	r0, [pc, #24]	; (40003450 <mvHwsSerdesPCIX4TopologyVerify+0x2c>)
40003436:	4905      	ldr	r1, [pc, #20]	; (4000344c <mvHwsSerdesPCIX4TopologyVerify+0x28>)
40003438:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
4000343c:	f00d bb8e 	b.w	40010b5c <mvPrintf>
40003440:	bd08      	pop	{r3, pc}
40003442:	bf00      	nop
40003444:	40015570 	andmi	r5, r1, r0, ror r5
40003448:	40011445 	andmi	r1, r1, r5, asr #8
4000344c:	40014489 	andmi	r4, r1, r9, lsl #9
40003450:	4001147d 	andmi	r1, r1, sp, ror r4

Disassembly of section .text.mvHwsSerdesSeqDbInit:

40003454 <mvHwsSerdesSeqDbInit>:
mvHwsSerdesSeqDbInit():
40003454:	b570      	push	{r4, r5, r6, lr}
40003456:	f7ff ff2f 	bl	400032b8 <mvHwsCtrlSerdesRevGet>
4000345a:	28ff      	cmp	r0, #255	; 0xff
4000345c:	d104      	bne.n	40003468 <mvHwsSerdesSeqDbInit+0x14>
4000345e:	48bb      	ldr	r0, [pc, #748]	; (4000374c <mvHwsSerdesSeqDbInit+0x2f8>)
40003460:	f00d fb7c 	bl	40010b5c <mvPrintf>
40003464:	2210      	movs	r2, #16
40003466:	e16e      	b.n	40003746 <mvHwsSerdesSeqDbInit+0x2f2>
40003468:	4bb9      	ldr	r3, [pc, #740]	; (40003750 <mvHwsSerdesSeqDbInit+0x2fc>)
4000346a:	2106      	movs	r1, #6
4000346c:	4cb9      	ldr	r4, [pc, #740]	; (40003754 <mvHwsSerdesSeqDbInit+0x300>)
4000346e:	4aba      	ldr	r2, [pc, #744]	; (40003758 <mvHwsSerdesSeqDbInit+0x304>)
40003470:	7119      	strb	r1, [r3, #4]
40003472:	609c      	str	r4, [r3, #8]
40003474:	7319      	strb	r1, [r3, #12]
40003476:	4cb9      	ldr	r4, [pc, #740]	; (4000375c <mvHwsSerdesSeqDbInit+0x308>)
40003478:	49b9      	ldr	r1, [pc, #740]	; (40003760 <mvHwsSerdesSeqDbInit+0x30c>)
4000347a:	601a      	str	r2, [r3, #0]
4000347c:	2200      	movs	r2, #0
4000347e:	619c      	str	r4, [r3, #24]
40003480:	6119      	str	r1, [r3, #16]
40003482:	2104      	movs	r1, #4
40003484:	715a      	strb	r2, [r3, #5]
40003486:	735a      	strb	r2, [r3, #13]
40003488:	7519      	strb	r1, [r3, #20]
4000348a:	755a      	strb	r2, [r3, #21]
4000348c:	7719      	strb	r1, [r3, #28]
4000348e:	775a      	strb	r2, [r3, #29]
40003490:	621c      	str	r4, [r3, #32]
40003492:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
40003496:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
4000349a:	629c      	str	r4, [r3, #40]	; 0x28
4000349c:	f883 102c 	strb.w	r1, [r3, #44]	; 0x2c
400034a0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
400034a4:	b918      	cbnz	r0, 400034ae <mvHwsSerdesSeqDbInit+0x5a>
400034a6:	4aaf      	ldr	r2, [pc, #700]	; (40003764 <mvHwsSerdesSeqDbInit+0x310>)
400034a8:	631a      	str	r2, [r3, #48]	; 0x30
400034aa:	220b      	movs	r2, #11
400034ac:	e002      	b.n	400034b4 <mvHwsSerdesSeqDbInit+0x60>
400034ae:	4aae      	ldr	r2, [pc, #696]	; (40003768 <mvHwsSerdesSeqDbInit+0x314>)
400034b0:	631a      	str	r2, [r3, #48]	; 0x30
400034b2:	2211      	movs	r2, #17
400034b4:	4dad      	ldr	r5, [pc, #692]	; (4000376c <mvHwsSerdesSeqDbInit+0x318>)
400034b6:	2100      	movs	r1, #0
400034b8:	4cad      	ldr	r4, [pc, #692]	; (40003770 <mvHwsSerdesSeqDbInit+0x31c>)
400034ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
400034be:	641d      	str	r5, [r3, #64]	; 0x40
400034c0:	4dac      	ldr	r5, [pc, #688]	; (40003774 <mvHwsSerdesSeqDbInit+0x320>)
400034c2:	639c      	str	r4, [r3, #56]	; 0x38
400034c4:	2404      	movs	r4, #4
400034c6:	4aa2      	ldr	r2, [pc, #648]	; (40003750 <mvHwsSerdesSeqDbInit+0x2fc>)
400034c8:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
400034cc:	f883 403c 	strb.w	r4, [r3, #60]	; 0x3c
400034d0:	f883 103d 	strb.w	r1, [r3, #61]	; 0x3d
400034d4:	f883 4044 	strb.w	r4, [r3, #68]	; 0x44
400034d8:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
400034dc:	649d      	str	r5, [r3, #72]	; 0x48
400034de:	f883 404c 	strb.w	r4, [r3, #76]	; 0x4c
400034e2:	f883 104d 	strb.w	r1, [r3, #77]	; 0x4d
400034e6:	b918      	cbnz	r0, 400034f0 <mvHwsSerdesSeqDbInit+0x9c>
400034e8:	4ba3      	ldr	r3, [pc, #652]	; (40003778 <mvHwsSerdesSeqDbInit+0x324>)
400034ea:	6513      	str	r3, [r2, #80]	; 0x50
400034ec:	2302      	movs	r3, #2
400034ee:	e002      	b.n	400034f6 <mvHwsSerdesSeqDbInit+0xa2>
400034f0:	4ba2      	ldr	r3, [pc, #648]	; (4000377c <mvHwsSerdesSeqDbInit+0x328>)
400034f2:	6513      	str	r3, [r2, #80]	; 0x50
400034f4:	2309      	movs	r3, #9
400034f6:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
400034fa:	2200      	movs	r2, #0
400034fc:	4b94      	ldr	r3, [pc, #592]	; (40003750 <mvHwsSerdesSeqDbInit+0x2fc>)
400034fe:	2401      	movs	r4, #1
40003500:	4996      	ldr	r1, [pc, #600]	; (4000375c <mvHwsSerdesSeqDbInit+0x308>)
40003502:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
40003506:	4a96      	ldr	r2, [pc, #600]	; (40003760 <mvHwsSerdesSeqDbInit+0x30c>)
40003508:	f883 405d 	strb.w	r4, [r3, #93]	; 0x5d
4000350c:	6619      	str	r1, [r3, #96]	; 0x60
4000350e:	659a      	str	r2, [r3, #88]	; 0x58
40003510:	2204      	movs	r2, #4
40003512:	f883 4065 	strb.w	r4, [r3, #101]	; 0x65
40003516:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
4000351a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
4000351e:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
40003522:	2202      	movs	r2, #2
40003524:	6699      	str	r1, [r3, #104]	; 0x68
40003526:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
4000352a:	b918      	cbnz	r0, 40003534 <mvHwsSerdesSeqDbInit+0xe0>
4000352c:	4a94      	ldr	r2, [pc, #592]	; (40003780 <mvHwsSerdesSeqDbInit+0x32c>)
4000352e:	671a      	str	r2, [r3, #112]	; 0x70
40003530:	2203      	movs	r2, #3
40003532:	e002      	b.n	4000353a <mvHwsSerdesSeqDbInit+0xe6>
40003534:	4a93      	ldr	r2, [pc, #588]	; (40003784 <mvHwsSerdesSeqDbInit+0x330>)
40003536:	671a      	str	r2, [r3, #112]	; 0x70
40003538:	2205      	movs	r2, #5
4000353a:	4c8d      	ldr	r4, [pc, #564]	; (40003770 <mvHwsSerdesSeqDbInit+0x31c>)
4000353c:	2101      	movs	r1, #1
4000353e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
40003542:	f883 1075 	strb.w	r1, [r3, #117]	; 0x75
40003546:	679c      	str	r4, [r3, #120]	; 0x78
40003548:	2404      	movs	r4, #4
4000354a:	4a81      	ldr	r2, [pc, #516]	; (40003750 <mvHwsSerdesSeqDbInit+0x2fc>)
4000354c:	f883 407c 	strb.w	r4, [r3, #124]	; 0x7c
40003550:	f883 107d 	strb.w	r1, [r3, #125]	; 0x7d
40003554:	b920      	cbnz	r0, 40003560 <mvHwsSerdesSeqDbInit+0x10c>
40003556:	4b88      	ldr	r3, [pc, #544]	; (40003778 <mvHwsSerdesSeqDbInit+0x324>)
40003558:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
4000355c:	2302      	movs	r3, #2
4000355e:	e003      	b.n	40003568 <mvHwsSerdesSeqDbInit+0x114>
40003560:	4b86      	ldr	r3, [pc, #536]	; (4000377c <mvHwsSerdesSeqDbInit+0x328>)
40003562:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
40003566:	2309      	movs	r3, #9
40003568:	f882 3084 	strb.w	r3, [r2, #132]	; 0x84
4000356c:	2201      	movs	r2, #1
4000356e:	4b78      	ldr	r3, [pc, #480]	; (40003750 <mvHwsSerdesSeqDbInit+0x2fc>)
40003570:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
40003574:	b920      	cbnz	r0, 40003580 <mvHwsSerdesSeqDbInit+0x12c>
40003576:	4a84      	ldr	r2, [pc, #528]	; (40003788 <mvHwsSerdesSeqDbInit+0x334>)
40003578:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
4000357c:	2206      	movs	r2, #6
4000357e:	e003      	b.n	40003588 <mvHwsSerdesSeqDbInit+0x134>
40003580:	4a82      	ldr	r2, [pc, #520]	; (4000378c <mvHwsSerdesSeqDbInit+0x338>)
40003582:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
40003586:	2207      	movs	r2, #7
40003588:	4c81      	ldr	r4, [pc, #516]	; (40003790 <mvHwsSerdesSeqDbInit+0x33c>)
4000358a:	2101      	movs	r1, #1
4000358c:	2500      	movs	r5, #0
4000358e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
40003592:	f883 508d 	strb.w	r5, [r3, #141]	; 0x8d
40003596:	4a6e      	ldr	r2, [pc, #440]	; (40003750 <mvHwsSerdesSeqDbInit+0x2fc>)
40003598:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
4000359c:	f883 1094 	strb.w	r1, [r3, #148]	; 0x94
400035a0:	f883 5095 	strb.w	r5, [r3, #149]	; 0x95
400035a4:	f8c3 4098 	str.w	r4, [r3, #152]	; 0x98
400035a8:	f883 109c 	strb.w	r1, [r3, #156]	; 0x9c
400035ac:	f883 109d 	strb.w	r1, [r3, #157]	; 0x9d
400035b0:	b920      	cbnz	r0, 400035bc <mvHwsSerdesSeqDbInit+0x168>
400035b2:	4b78      	ldr	r3, [pc, #480]	; (40003794 <mvHwsSerdesSeqDbInit+0x340>)
400035b4:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
400035b8:	2307      	movs	r3, #7
400035ba:	e003      	b.n	400035c4 <mvHwsSerdesSeqDbInit+0x170>
400035bc:	4b76      	ldr	r3, [pc, #472]	; (40003798 <mvHwsSerdesSeqDbInit+0x344>)
400035be:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
400035c2:	230b      	movs	r3, #11
400035c4:	f882 30a4 	strb.w	r3, [r2, #164]	; 0xa4
400035c8:	2200      	movs	r2, #0
400035ca:	4b61      	ldr	r3, [pc, #388]	; (40003750 <mvHwsSerdesSeqDbInit+0x2fc>)
400035cc:	4973      	ldr	r1, [pc, #460]	; (4000379c <mvHwsSerdesSeqDbInit+0x348>)
400035ce:	4c74      	ldr	r4, [pc, #464]	; (400037a0 <mvHwsSerdesSeqDbInit+0x34c>)
400035d0:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
400035d4:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
400035d8:	2102      	movs	r1, #2
400035da:	f883 10ac 	strb.w	r1, [r3, #172]	; 0xac
400035de:	4971      	ldr	r1, [pc, #452]	; (400037a4 <mvHwsSerdesSeqDbInit+0x350>)
400035e0:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
400035e4:	4c70      	ldr	r4, [pc, #448]	; (400037a8 <mvHwsSerdesSeqDbInit+0x354>)
400035e6:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
400035ea:	2101      	movs	r1, #1
400035ec:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
400035f0:	496e      	ldr	r1, [pc, #440]	; (400037ac <mvHwsSerdesSeqDbInit+0x358>)
400035f2:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
400035f6:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
400035fa:	f8c3 10b8 	str.w	r1, [r3, #184]	; 0xb8
400035fe:	2105      	movs	r1, #5
40003600:	f883 10bc 	strb.w	r1, [r3, #188]	; 0xbc
40003604:	496a      	ldr	r1, [pc, #424]	; (400037b0 <mvHwsSerdesSeqDbInit+0x35c>)
40003606:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
4000360a:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
4000360e:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
40003612:	2104      	movs	r1, #4
40003614:	f883 10c4 	strb.w	r1, [r3, #196]	; 0xc4
40003618:	4966      	ldr	r1, [pc, #408]	; (400037b4 <mvHwsSerdesSeqDbInit+0x360>)
4000361a:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
4000361e:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
40003622:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
40003626:	2103      	movs	r1, #3
40003628:	f8c3 40d0 	str.w	r4, [r3, #208]	; 0xd0
4000362c:	f883 10cc 	strb.w	r1, [r3, #204]	; 0xcc
40003630:	f883 10dc 	strb.w	r1, [r3, #220]	; 0xdc
40003634:	f883 10d4 	strb.w	r1, [r3, #212]	; 0xd4
40003638:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
4000363c:	b920      	cbnz	r0, 40003648 <mvHwsSerdesSeqDbInit+0x1f4>
4000363e:	4a52      	ldr	r2, [pc, #328]	; (40003788 <mvHwsSerdesSeqDbInit+0x334>)
40003640:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
40003644:	2206      	movs	r2, #6
40003646:	e003      	b.n	40003650 <mvHwsSerdesSeqDbInit+0x1fc>
40003648:	4a50      	ldr	r2, [pc, #320]	; (4000378c <mvHwsSerdesSeqDbInit+0x338>)
4000364a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
4000364e:	2207      	movs	r2, #7
40003650:	4c4f      	ldr	r4, [pc, #316]	; (40003790 <mvHwsSerdesSeqDbInit+0x33c>)
40003652:	2101      	movs	r1, #1
40003654:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
40003658:	2502      	movs	r5, #2
4000365a:	f883 10e5 	strb.w	r1, [r3, #229]	; 0xe5
4000365e:	f883 10ec 	strb.w	r1, [r3, #236]	; 0xec
40003662:	f883 10f4 	strb.w	r1, [r3, #244]	; 0xf4
40003666:	2103      	movs	r1, #3
40003668:	4a39      	ldr	r2, [pc, #228]	; (40003750 <mvHwsSerdesSeqDbInit+0x2fc>)
4000366a:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
4000366e:	f883 50ed 	strb.w	r5, [r3, #237]	; 0xed
40003672:	f8c3 40f0 	str.w	r4, [r3, #240]	; 0xf0
40003676:	f883 10f5 	strb.w	r1, [r3, #245]	; 0xf5
4000367a:	b920      	cbnz	r0, 40003686 <mvHwsSerdesSeqDbInit+0x232>
4000367c:	4b4e      	ldr	r3, [pc, #312]	; (400037b8 <mvHwsSerdesSeqDbInit+0x364>)
4000367e:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
40003682:	2308      	movs	r3, #8
40003684:	e003      	b.n	4000368e <mvHwsSerdesSeqDbInit+0x23a>
40003686:	4b4d      	ldr	r3, [pc, #308]	; (400037bc <mvHwsSerdesSeqDbInit+0x368>)
40003688:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
4000368c:	2310      	movs	r3, #16
4000368e:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc
40003692:	2502      	movs	r5, #2
40003694:	4b2e      	ldr	r3, [pc, #184]	; (40003750 <mvHwsSerdesSeqDbInit+0x2fc>)
40003696:	2200      	movs	r2, #0
40003698:	4c42      	ldr	r4, [pc, #264]	; (400037a4 <mvHwsSerdesSeqDbInit+0x350>)
4000369a:	4940      	ldr	r1, [pc, #256]	; (4000379c <mvHwsSerdesSeqDbInit+0x348>)
4000369c:	4e48      	ldr	r6, [pc, #288]	; (400037c0 <mvHwsSerdesSeqDbInit+0x36c>)
4000369e:	f8c3 4108 	str.w	r4, [r3, #264]	; 0x108
400036a2:	4c42      	ldr	r4, [pc, #264]	; (400037ac <mvHwsSerdesSeqDbInit+0x358>)
400036a4:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
400036a8:	2101      	movs	r1, #1
400036aa:	f8c3 6120 	str.w	r6, [r3, #288]	; 0x120
400036ae:	261a      	movs	r6, #26
400036b0:	f883 1105 	strb.w	r1, [r3, #261]	; 0x105
400036b4:	f883 110c 	strb.w	r1, [r3, #268]	; 0x10c
400036b8:	f883 110d 	strb.w	r1, [r3, #269]	; 0x10d
400036bc:	f883 1115 	strb.w	r1, [r3, #277]	; 0x115
400036c0:	f883 6124 	strb.w	r6, [r3, #292]	; 0x124
400036c4:	f883 111c 	strb.w	r1, [r3, #284]	; 0x11c
400036c8:	4e3e      	ldr	r6, [pc, #248]	; (400037c4 <mvHwsSerdesSeqDbInit+0x370>)
400036ca:	493f      	ldr	r1, [pc, #252]	; (400037c8 <mvHwsSerdesSeqDbInit+0x374>)
400036cc:	f8c3 4110 	str.w	r4, [r3, #272]	; 0x110
400036d0:	2405      	movs	r4, #5
400036d2:	2801      	cmp	r0, #1
400036d4:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd
400036d8:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
400036dc:	f883 4114 	strb.w	r4, [r3, #276]	; 0x114
400036e0:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
400036e4:	f8c3 6118 	str.w	r6, [r3, #280]	; 0x118
400036e8:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
400036ec:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
400036f0:	f883 512c 	strb.w	r5, [r3, #300]	; 0x12c
400036f4:	f883 212d 	strb.w	r2, [r3, #301]	; 0x12d
400036f8:	d125      	bne.n	40003746 <mvHwsSerdesSeqDbInit+0x2f2>
400036fa:	4934      	ldr	r1, [pc, #208]	; (400037cc <mvHwsSerdesSeqDbInit+0x378>)
400036fc:	f883 4154 	strb.w	r4, [r3, #340]	; 0x154
40003700:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
40003704:	f8c3 1150 	str.w	r1, [r3, #336]	; 0x150
40003708:	4931      	ldr	r1, [pc, #196]	; (400037d0 <mvHwsSerdesSeqDbInit+0x37c>)
4000370a:	f883 215d 	strb.w	r2, [r3, #349]	; 0x15d
4000370e:	f883 0164 	strb.w	r0, [r3, #356]	; 0x164
40003712:	f8c3 1158 	str.w	r1, [r3, #344]	; 0x158
40003716:	2103      	movs	r1, #3
40003718:	f883 115c 	strb.w	r1, [r3, #348]	; 0x15c
4000371c:	492d      	ldr	r1, [pc, #180]	; (400037d4 <mvHwsSerdesSeqDbInit+0x380>)
4000371e:	f883 2165 	strb.w	r2, [r3, #357]	; 0x165
40003722:	f883 216d 	strb.w	r2, [r3, #365]	; 0x16d
40003726:	f8c3 1160 	str.w	r1, [r3, #352]	; 0x160
4000372a:	492b      	ldr	r1, [pc, #172]	; (400037d8 <mvHwsSerdesSeqDbInit+0x384>)
4000372c:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
40003730:	f8c3 1168 	str.w	r1, [r3, #360]	; 0x168
40003734:	2106      	movs	r1, #6
40003736:	f883 116c 	strb.w	r1, [r3, #364]	; 0x16c
4000373a:	4928      	ldr	r1, [pc, #160]	; (400037dc <mvHwsSerdesSeqDbInit+0x388>)
4000373c:	f8c3 1170 	str.w	r1, [r3, #368]	; 0x170
40003740:	2104      	movs	r1, #4
40003742:	f883 1174 	strb.w	r1, [r3, #372]	; 0x174
40003746:	4610      	mov	r0, r2
40003748:	bd70      	pop	{r4, r5, r6, pc}
4000374a:	bf00      	nop
4000374c:	400114a6 	andmi	r1, r1, r6, lsr #9
40003750:	40020000 	andmi	r0, r2, r0
40003754:	40014b2c 	andmi	r4, r1, ip, lsr #22
40003758:	40014c70 	andmi	r4, r1, r0, ror ip
4000375c:	400162c8 	andmi	r6, r1, r8, asr #5
40003760:	400154e0 	andmi	r5, r1, r0, ror #9
40003764:	400160d0 	ldrdmi	r6, [r1], -r0
40003768:	40015e6c 	andmi	r5, r1, ip, ror #28
4000376c:	400166a0 	andmi	r6, r1, r0, lsr #13
40003770:	40015450 	andmi	r5, r1, r0, asr r4
40003774:	4001679c 	mulmi	r1, ip, r7
40003778:	40014ac0 	andmi	r4, r1, r0, asr #21
4000377c:	4001640c 	andmi	r6, r1, ip, lsl #8
40003780:	40016730 	andmi	r6, r1, r0, lsr r7
40003784:	400165ec 	andmi	r6, r1, ip, ror #11
40003788:	400157ac 	andmi	r5, r1, ip, lsr #15
4000378c:	400159a4 	andmi	r5, r1, r4, lsr #19
40003790:	40015aa0 	andmi	r5, r1, r0, lsr #21
40003794:	40015590 	mulmi	r1, r0, r5
40003798:	40014e68 	andmi	r4, r1, r8, ror #28
4000379c:	40015884 	andmi	r5, r1, r4, lsl #17
400037a0:	40014c04 	andmi	r4, r1, r4, lsl #24
400037a4:	400158cc 	andmi	r5, r1, ip, asr #17
400037a8:	4001527c 	andmi	r5, r1, ip, ror r2
400037ac:	400158f0 	strdmi	r5, [r1], -r0
400037b0:	4001568c 	andmi	r5, r1, ip, lsl #13
400037b4:	4001625c 	andmi	r6, r1, ip, asr r2
400037b8:	40014d48 	andmi	r4, r1, r8, asr #26
400037bc:	40014ff4 	strdmi	r4, [r1], -r4	; <UNPREDICTABLE>
400037c0:	40015ac4 	andmi	r5, r1, r4, asr #21
400037c4:	40014b08 	andmi	r4, r1, r8, lsl #22
400037c8:	40015234 	andmi	r5, r1, r4, lsr r2
400037cc:	40016358 	andmi	r6, r1, r8, asr r3
400037d0:	4001571c 	andmi	r5, r1, ip, lsl r7
400037d4:	40015788 	andmi	r5, r1, r8, lsl #15
400037d8:	40015378 	andmi	r5, r1, r8, ror r3
400037dc:	400152e8 	andmi	r5, r1, r8, ror #5

Disassembly of section .text.serdesTypeAndSpeedToSpeedSeq:

400037e0 <serdesTypeAndSpeedToSpeedSeq>:
serdesTypeAndSpeedToSpeedSeq():
400037e0:	280e      	cmp	r0, #14
400037e2:	d809      	bhi.n	400037f8 <serdesTypeAndSpeedToSpeedSeq+0x18>
400037e4:	e8df f000 	tbb	[pc, r0]
400037e8:	0a0a0a0a 	beq	40286018 <startIf+0x265640>
400037ec:	1b1b1b1b 	blne	406ca460 <startIf+0x6a9a88>
400037f0:	2a242424 	bcs	4090c888 <startIf+0x8ebeb0>
400037f4:	00161111 	andseq	r1, r6, r1, lsl r1
400037f8:	2039      	movs	r0, #57	; 0x39
400037fa:	4770      	bx	lr
400037fc:	2902      	cmp	r1, #2
400037fe:	d01f      	beq.n	40003840 <serdesTypeAndSpeedToSpeedSeq+0x60>
40003800:	2905      	cmp	r1, #5
40003802:	bf0c      	ite	eq
40003804:	2013      	moveq	r0, #19
40003806:	2039      	movne	r0, #57	; 0x39
40003808:	4770      	bx	lr
4000380a:	2905      	cmp	r1, #5
4000380c:	bf0c      	ite	eq
4000380e:	201d      	moveq	r0, #29
40003810:	2039      	movne	r0, #57	; 0x39
40003812:	4770      	bx	lr
40003814:	2905      	cmp	r1, #5
40003816:	bf0c      	ite	eq
40003818:	201e      	moveq	r0, #30
4000381a:	2039      	movne	r0, #57	; 0x39
4000381c:	4770      	bx	lr
4000381e:	2901      	cmp	r1, #1
40003820:	d010      	beq.n	40003844 <serdesTypeAndSpeedToSpeedSeq+0x64>
40003822:	2903      	cmp	r1, #3
40003824:	d010      	beq.n	40003848 <serdesTypeAndSpeedToSpeedSeq+0x68>
40003826:	2906      	cmp	r1, #6
40003828:	bf0c      	ite	eq
4000382a:	2005      	moveq	r0, #5
4000382c:	2039      	movne	r0, #57	; 0x39
4000382e:	4770      	bx	lr
40003830:	b161      	cbz	r1, 4000384c <serdesTypeAndSpeedToSpeedSeq+0x6c>
40003832:	2904      	cmp	r1, #4
40003834:	bf0c      	ite	eq
40003836:	200d      	moveq	r0, #13
40003838:	2039      	movne	r0, #57	; 0x39
4000383a:	4770      	bx	lr
4000383c:	202b      	movs	r0, #43	; 0x2b
4000383e:	4770      	bx	lr
40003840:	2012      	movs	r0, #18
40003842:	4770      	bx	lr
40003844:	2003      	movs	r0, #3
40003846:	4770      	bx	lr
40003848:	2004      	movs	r0, #4
4000384a:	4770      	bx	lr
4000384c:	200c      	movs	r0, #12
4000384e:	4770      	bx	lr

Disassembly of section .text.mvHwsBoardTopologyLoad:

40003850 <mvHwsBoardTopologyLoad>:
mvHwsBoardTopologyLoad():
40003850:	b510      	push	{r4, lr}
40003852:	4604      	mov	r4, r0
40003854:	f00d fa6a 	bl	40010d2c <mvBoardIdGet>
40003858:	f00d fab1 	bl	40010dbe <mvBoardIdIndexGet>
4000385c:	4b02      	ldr	r3, [pc, #8]	; (40003868 <mvHwsBoardTopologyLoad+0x18>)
4000385e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
40003862:	4620      	mov	r0, r4
40003864:	4798      	blx	r3
40003866:	bd10      	pop	{r4, pc}
40003868:	400169c4 	andmi	r6, r1, r4, asr #19

Disassembly of section .text.printTopologyDetails:

4000386c <printTopologyDetails>:
printTopologyDetails():
4000386c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
40003870:	4604      	mov	r4, r0
40003872:	481c      	ldr	r0, [pc, #112]	; (400038e4 <printTopologyDetails+0x78>)
40003874:	2600      	movs	r6, #0
40003876:	f00d f971 	bl	40010b5c <mvPrintf>
4000387a:	481b      	ldr	r0, [pc, #108]	; (400038e8 <printTopologyDetails+0x7c>)
4000387c:	f00d f96e 	bl	40010b5c <mvPrintf>
40003880:	481a      	ldr	r0, [pc, #104]	; (400038ec <printTopologyDetails+0x80>)
40003882:	f00d f96b 	bl	40010b5c <mvPrintf>
40003886:	4635      	mov	r5, r6
40003888:	4f19      	ldr	r7, [pc, #100]	; (400038f0 <printTopologyDetails+0x84>)
4000388a:	e022      	b.n	400038d2 <printTopologyDetails+0x66>
4000388c:	7823      	ldrb	r3, [r4, #0]
4000388e:	2b15      	cmp	r3, #21
40003890:	d01d      	beq.n	400038ce <printTopologyDetails+0x62>
40003892:	4628      	mov	r0, r5
40003894:	f001 f81c 	bl	400048d0 <mvHwsGetPhysicalSerdesNum>
40003898:	7862      	ldrb	r2, [r4, #1]
4000389a:	4601      	mov	r1, r0
4000389c:	4815      	ldr	r0, [pc, #84]	; (400038f4 <printTopologyDetails+0x88>)
4000389e:	f00d f95d 	bl	40010b5c <mvPrintf>
400038a2:	78a3      	ldrb	r3, [r4, #2]
400038a4:	2b03      	cmp	r3, #3
400038a6:	d001      	beq.n	400038ac <printTopologyDetails+0x40>
400038a8:	2b01      	cmp	r3, #1
400038aa:	d107      	bne.n	400038bc <printTopologyDetails+0x50>
400038ac:	f106 0801 	add.w	r8, r6, #1
400038b0:	4631      	mov	r1, r6
400038b2:	4811      	ldr	r0, [pc, #68]	; (400038f8 <printTopologyDetails+0x8c>)
400038b4:	f00d f952 	bl	40010b5c <mvPrintf>
400038b8:	4646      	mov	r6, r8
400038ba:	e005      	b.n	400038c8 <printTopologyDetails+0x5c>
400038bc:	7823      	ldrb	r3, [r4, #0]
400038be:	480f      	ldr	r0, [pc, #60]	; (400038fc <printTopologyDetails+0x90>)
400038c0:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
400038c4:	f00d f94a 	bl	40010b5c <mvPrintf>
400038c8:	480d      	ldr	r0, [pc, #52]	; (40003900 <printTopologyDetails+0x94>)
400038ca:	f00d f947 	bl	40010b5c <mvPrintf>
400038ce:	3501      	adds	r5, #1
400038d0:	340c      	adds	r4, #12
400038d2:	f000 ff9d 	bl	40004810 <mvHwsSerdesGetMaxLane>
400038d6:	4285      	cmp	r5, r0
400038d8:	d3d8      	bcc.n	4000388c <printTopologyDetails+0x20>
400038da:	480a      	ldr	r0, [pc, #40]	; (40003904 <printTopologyDetails+0x98>)
400038dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
400038e0:	f00d b93c 	b.w	40010b5c <mvPrintf>
400038e4:	400114e5 	andmi	r1, r1, r5, ror #9
400038e8:	4001150b 	andmi	r1, r1, fp, lsl #10
400038ec:	4001152d 	andmi	r1, r1, sp, lsr #10
400038f0:	40014538 	andmi	r4, r1, r8, lsr r5
400038f4:	4001154f 	andmi	r1, r1, pc, asr #10
400038f8:	40011566 	andmi	r1, r1, r6, ror #10
400038fc:	40011575 	andmi	r1, r1, r5, ror r5
40003900:	4001152a 	andmi	r1, r1, sl, lsr #10
40003904:	40011578 	andmi	r1, r1, r8, ror r5

Disassembly of section .text.mvHwsPreSerdesInitConfig:

40003908 <mvHwsPreSerdesInitConfig>:
mvHwsPreSerdesInitConfig():
40003908:	4b06      	ldr	r3, [pc, #24]	; (40003924 <mvHwsPreSerdesInitConfig+0x1c>)
4000390a:	681b      	ldr	r3, [r3, #0]
4000390c:	07db      	lsls	r3, r3, #31
4000390e:	d402      	bmi.n	40003916 <mvHwsPreSerdesInitConfig+0xe>
40003910:	4a05      	ldr	r2, [pc, #20]	; (40003928 <mvHwsPreSerdesInitConfig+0x20>)
40003912:	4b06      	ldr	r3, [pc, #24]	; (4000392c <mvHwsPreSerdesInitConfig+0x24>)
40003914:	601a      	str	r2, [r3, #0]
40003916:	4b06      	ldr	r3, [pc, #24]	; (40003930 <mvHwsPreSerdesInitConfig+0x28>)
40003918:	2000      	movs	r0, #0
4000391a:	681a      	ldr	r2, [r3, #0]
4000391c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
40003920:	601a      	str	r2, [r3, #0]
40003922:	4770      	bx	lr
40003924:	d0018604 	andle	r8, r1, r4, lsl #12
40003928:	42e9f003 	rscmi	pc, r9, #3
4000392c:	d00e42e0 	andle	r4, lr, r0, ror #5
40003930:	d00e42e4 	andle	r4, lr, r4, ror #5

Disassembly of section .text.mvSerdesPolarityConfig:

40003934 <mvSerdesPolarityConfig>:
mvSerdesPolarityConfig():
40003934:	02c3      	lsls	r3, r0, #11
40003936:	2900      	cmp	r1, #0
40003938:	bf14      	ite	ne
4000393a:	f44f 6100 	movne.w	r1, #2048	; 0x800
4000393e:	f44f 6180 	moveq.w	r1, #1024	; 0x400
40003942:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
40003946:	2000      	movs	r0, #0
40003948:	3390      	adds	r3, #144	; 0x90
4000394a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000394e:	681a      	ldr	r2, [r3, #0]
40003950:	430a      	orrs	r2, r1
40003952:	601a      	str	r2, [r3, #0]
40003954:	4770      	bx	lr

Disassembly of section .text.mvHwsUpdateSerdesPhySelectorsOptions:

40003958 <mvHwsUpdateSerdesPhySelectorsOptions>:
mvHwsUpdateSerdesPhySelectorsOptions():
40003958:	b508      	push	{r3, lr}
4000395a:	f00d fbb1 	bl	400110c0 <mvSysEnvDeviceRevGet>
4000395e:	2802      	cmp	r0, #2
40003960:	d103      	bne.n	4000396a <mvHwsUpdateSerdesPhySelectorsOptions+0x12>
40003962:	4b38      	ldr	r3, [pc, #224]	; (40003a44 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
40003964:	22ff      	movs	r2, #255	; 0xff
40003966:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
4000396a:	f00d fb81 	bl	40011070 <mvSysEnvDeviceIdGet>
4000396e:	2807      	cmp	r0, #7
40003970:	d867      	bhi.n	40003a42 <mvHwsUpdateSerdesPhySelectorsOptions+0xea>
40003972:	e8df f000 	tbb	[pc, r0]
40003976:	66043c17 			; <UNDEFINED> instruction: 0x66043c17
4000397a:	5c664766 	stclpl	7, cr4, [r6], #-408	; 0xfffffe68
4000397e:	4a31      	ldr	r2, [pc, #196]	; (40003a44 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
40003980:	23ff      	movs	r3, #255	; 0xff
40003982:	2100      	movs	r1, #0
40003984:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d
40003988:	f882 304e 	strb.w	r3, [r2, #78]	; 0x4e
4000398c:	f882 304f 	strb.w	r3, [r2, #79]	; 0x4f
40003990:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
40003994:	f882 3051 	strb.w	r3, [r2, #81]	; 0x51
40003998:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
4000399c:	f882 3053 	strb.w	r3, [r2, #83]	; 0x53
400039a0:	3231      	adds	r2, #49	; 0x31
400039a2:	e012      	b.n	400039ca <mvHwsUpdateSerdesPhySelectorsOptions+0x72>
400039a4:	4b27      	ldr	r3, [pc, #156]	; (40003a44 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
400039a6:	22ff      	movs	r2, #255	; 0xff
400039a8:	f103 019a 	add.w	r1, r3, #154	; 0x9a
400039ac:	711a      	strb	r2, [r3, #4]
400039ae:	3307      	adds	r3, #7
400039b0:	428b      	cmp	r3, r1
400039b2:	d1fb      	bne.n	400039ac <mvHwsUpdateSerdesPhySelectorsOptions+0x54>
400039b4:	4a24      	ldr	r2, [pc, #144]	; (40003a48 <mvHwsUpdateSerdesPhySelectorsOptions+0xf0>)
400039b6:	2300      	movs	r3, #0
400039b8:	21ff      	movs	r1, #255	; 0xff
400039ba:	3301      	adds	r3, #1
400039bc:	f802 1b01 	strb.w	r1, [r2], #1
400039c0:	2b07      	cmp	r3, #7
400039c2:	f802 1c08 	strb.w	r1, [r2, #-8]
400039c6:	d1f8      	bne.n	400039ba <mvHwsUpdateSerdesPhySelectorsOptions+0x62>
400039c8:	bd08      	pop	{r3, pc}
400039ca:	3101      	adds	r1, #1
400039cc:	f802 3b01 	strb.w	r3, [r2], #1
400039d0:	2907      	cmp	r1, #7
400039d2:	f802 3c08 	strb.w	r3, [r2, #-8]
400039d6:	7513      	strb	r3, [r2, #20]
400039d8:	d1f7      	bne.n	400039ca <mvHwsUpdateSerdesPhySelectorsOptions+0x72>
400039da:	4b1a      	ldr	r3, [pc, #104]	; (40003a44 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
400039dc:	22ff      	movs	r2, #255	; 0xff
400039de:	f103 019a 	add.w	r1, r3, #154	; 0x9a
400039e2:	711a      	strb	r2, [r3, #4]
400039e4:	715a      	strb	r2, [r3, #5]
400039e6:	3307      	adds	r3, #7
400039e8:	428b      	cmp	r3, r1
400039ea:	d1fa      	bne.n	400039e2 <mvHwsUpdateSerdesPhySelectorsOptions+0x8a>
400039ec:	bd08      	pop	{r3, pc}
400039ee:	4a16      	ldr	r2, [pc, #88]	; (40003a48 <mvHwsUpdateSerdesPhySelectorsOptions+0xf0>)
400039f0:	2300      	movs	r3, #0
400039f2:	21ff      	movs	r1, #255	; 0xff
400039f4:	3301      	adds	r3, #1
400039f6:	f802 1b01 	strb.w	r1, [r2], #1
400039fa:	2b07      	cmp	r3, #7
400039fc:	f802 1c08 	strb.w	r1, [r2, #-8]
40003a00:	d1f8      	bne.n	400039f4 <mvHwsUpdateSerdesPhySelectorsOptions+0x9c>
40003a02:	bd08      	pop	{r3, pc}
40003a04:	4b0f      	ldr	r3, [pc, #60]	; (40003a44 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
40003a06:	2100      	movs	r1, #0
40003a08:	22ff      	movs	r2, #255	; 0xff
40003a0a:	3101      	adds	r1, #1
40003a0c:	771a      	strb	r2, [r3, #28]
40003a0e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
40003a12:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
40003a16:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
40003a1a:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
40003a1e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
40003a22:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
40003a26:	3301      	adds	r3, #1
40003a28:	2907      	cmp	r1, #7
40003a2a:	d1ee      	bne.n	40003a0a <mvHwsUpdateSerdesPhySelectorsOptions+0xb2>
40003a2c:	bd08      	pop	{r3, pc}
40003a2e:	4a06      	ldr	r2, [pc, #24]	; (40003a48 <mvHwsUpdateSerdesPhySelectorsOptions+0xf0>)
40003a30:	2300      	movs	r3, #0
40003a32:	21ff      	movs	r1, #255	; 0xff
40003a34:	3301      	adds	r3, #1
40003a36:	f802 1b01 	strb.w	r1, [r2], #1
40003a3a:	2b07      	cmp	r3, #7
40003a3c:	f802 1c08 	strb.w	r1, [r2, #-8]
40003a40:	d1f8      	bne.n	40003a34 <mvHwsUpdateSerdesPhySelectorsOptions+0xdc>
40003a42:	bd08      	pop	{r3, pc}
40003a44:	40016550 	andmi	r6, r1, r0, asr r5
40003a48:	40016581 	andmi	r6, r1, r1, lsl #11

Disassembly of section .text.updateUsb3DeviceConfig:

40003a4c <updateUsb3DeviceConfig>:
updateUsb3DeviceConfig():
40003a4c:	b570      	push	{r4, r5, r6, lr}
40003a4e:	2400      	movs	r4, #0
40003a50:	4606      	mov	r6, r0
40003a52:	4625      	mov	r5, r4
40003a54:	e010      	b.n	40003a78 <updateUsb3DeviceConfig+0x2c>
40003a56:	340c      	adds	r4, #12
40003a58:	1933      	adds	r3, r6, r4
40003a5a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
40003a5e:	2b0e      	cmp	r3, #14
40003a60:	d109      	bne.n	40003a76 <updateUsb3DeviceConfig+0x2a>
40003a62:	4b08      	ldr	r3, [pc, #32]	; (40003a84 <updateUsb3DeviceConfig+0x38>)
40003a64:	681a      	ldr	r2, [r3, #0]
40003a66:	f022 0202 	bic.w	r2, r2, #2
40003a6a:	601a      	str	r2, [r3, #0]
40003a6c:	681a      	ldr	r2, [r3, #0]
40003a6e:	f042 0201 	orr.w	r2, r2, #1
40003a72:	601a      	str	r2, [r3, #0]
40003a74:	bd70      	pop	{r4, r5, r6, pc}
40003a76:	3501      	adds	r5, #1
40003a78:	f000 feca 	bl	40004810 <mvHwsSerdesGetMaxLane>
40003a7c:	4285      	cmp	r5, r0
40003a7e:	d3ea      	bcc.n	40003a56 <updateUsb3DeviceConfig+0xa>
40003a80:	bd70      	pop	{r4, r5, r6, pc}
40003a82:	bf00      	nop
40003a84:	d0018420 	andle	r8, r1, r0, lsr #8

Disassembly of section .text.mvHwsSerdesPexRefClockSatRGet:

40003a88 <mvHwsSerdesPexRefClockSatRGet>:
mvHwsSerdesPexRefClockSatRGet():
40003a88:	b508      	push	{r3, lr}
40003a8a:	4602      	mov	r2, r0
40003a8c:	4b0d      	ldr	r3, [pc, #52]	; (40003ac4 <mvHwsSerdesPexRefClockSatRGet+0x3c>)
40003a8e:	681b      	ldr	r3, [r3, #0]
40003a90:	2a03      	cmp	r2, #3
40003a92:	d80e      	bhi.n	40003ab2 <mvHwsSerdesPexRefClockSatRGet+0x2a>
40003a94:	e8df f002 	tbb	[pc, r2]
40003a98:	0b080502 	bleq	40204ea8 <startIf+0x1e44d0>
40003a9c:	f3c3 0380 	ubfx	r3, r3, #2, #1
40003aa0:	e00d      	b.n	40003abe <mvHwsSerdesPexRefClockSatRGet+0x36>
40003aa2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
40003aa6:	e00a      	b.n	40003abe <mvHwsSerdesPexRefClockSatRGet+0x36>
40003aa8:	f3c3 7380 	ubfx	r3, r3, #30, #1
40003aac:	e007      	b.n	40003abe <mvHwsSerdesPexRefClockSatRGet+0x36>
40003aae:	0fdb      	lsrs	r3, r3, #31
40003ab0:	e005      	b.n	40003abe <mvHwsSerdesPexRefClockSatRGet+0x36>
40003ab2:	4805      	ldr	r0, [pc, #20]	; (40003ac8 <mvHwsSerdesPexRefClockSatRGet+0x40>)
40003ab4:	4905      	ldr	r1, [pc, #20]	; (40003acc <mvHwsSerdesPexRefClockSatRGet+0x44>)
40003ab6:	f00d f851 	bl	40010b5c <mvPrintf>
40003aba:	2004      	movs	r0, #4
40003abc:	bd08      	pop	{r3, pc}
40003abe:	600b      	str	r3, [r1, #0]
40003ac0:	2000      	movs	r0, #0
40003ac2:	bd08      	pop	{r3, pc}
40003ac4:	d0018600 	andle	r8, r1, r0, lsl #12
40003ac8:	4001159a 	mulmi	r1, sl, r5
40003acc:	4001446b 	andmi	r4, r1, fp, ror #8

Disassembly of section .text.mvHwsSerdesGetRefClockVal:

40003ad0 <mvHwsSerdesGetRefClockVal>:
mvHwsSerdesGetRefClockVal():
40003ad0:	2815      	cmp	r0, #21
40003ad2:	b537      	push	{r0, r1, r2, r4, r5, lr}
40003ad4:	4604      	mov	r4, r0
40003ad6:	d815      	bhi.n	40003b04 <mvHwsSerdesGetRefClockVal+0x34>
40003ad8:	f000 fe98 	bl	4000480c <mvHwsSerdesSiliconRefClockGet>
40003adc:	2c03      	cmp	r4, #3
40003ade:	b2c5      	uxtb	r5, r0
40003ae0:	d813      	bhi.n	40003b0a <mvHwsSerdesGetRefClockVal+0x3a>
40003ae2:	4620      	mov	r0, r4
40003ae4:	a901      	add	r1, sp, #4
40003ae6:	f7ff ffcf 	bl	40003a88 <mvHwsSerdesPexRefClockSatRGet>
40003aea:	2800      	cmp	r0, #0
40003aec:	d001      	beq.n	40003af2 <mvHwsSerdesGetRefClockVal+0x22>
40003aee:	4605      	mov	r5, r0
40003af0:	e00b      	b.n	40003b0a <mvHwsSerdesGetRefClockVal+0x3a>
40003af2:	9b01      	ldr	r3, [sp, #4]
40003af4:	b143      	cbz	r3, 40003b08 <mvHwsSerdesGetRefClockVal+0x38>
40003af6:	2b01      	cmp	r3, #1
40003af8:	d007      	beq.n	40003b0a <mvHwsSerdesGetRefClockVal+0x3a>
40003afa:	4805      	ldr	r0, [pc, #20]	; (40003b10 <mvHwsSerdesGetRefClockVal+0x40>)
40003afc:	4622      	mov	r2, r4
40003afe:	4905      	ldr	r1, [pc, #20]	; (40003b14 <mvHwsSerdesGetRefClockVal+0x44>)
40003b00:	f00d f82c 	bl	40010b5c <mvPrintf>
40003b04:	2503      	movs	r5, #3
40003b06:	e000      	b.n	40003b0a <mvHwsSerdesGetRefClockVal+0x3a>
40003b08:	2501      	movs	r5, #1
40003b0a:	4628      	mov	r0, r5
40003b0c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40003b0e:	bf00      	nop
40003b10:	400115c6 	andmi	r1, r1, r6, asr #11
40003b14:	400144d2 	ldrdmi	r4, [r1], -r2

Disassembly of section .text.mvHwsUpdateSerdesPhySelectors:

40003b18 <mvHwsUpdateSerdesPhySelectors>:
mvHwsUpdateSerdesPhySelectors():
40003b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40003b1c:	b085      	sub	sp, #20
40003b1e:	9002      	str	r0, [sp, #8]
40003b20:	f7ff fbca 	bl	400032b8 <mvHwsCtrlSerdesRevGet>
40003b24:	2800      	cmp	r0, #0
40003b26:	bf14      	ite	ne
40003b28:	2004      	movne	r0, #4
40003b2a:	2003      	moveq	r0, #3
40003b2c:	9003      	str	r0, [sp, #12]
40003b2e:	f00d fa9f 	bl	40011070 <mvSysEnvDeviceIdGet>
40003b32:	9001      	str	r0, [sp, #4]
40003b34:	f00d fac4 	bl	400110c0 <mvSysEnvDeviceRevGet>
40003b38:	2802      	cmp	r0, #2
40003b3a:	d103      	bne.n	40003b44 <mvHwsUpdateSerdesPhySelectors+0x2c>
40003b3c:	4b41      	ldr	r3, [pc, #260]	; (40003c44 <mvHwsUpdateSerdesPhySelectors+0x12c>)
40003b3e:	22ff      	movs	r2, #255	; 0xff
40003b40:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
40003b44:	2600      	movs	r6, #0
40003b46:	9c02      	ldr	r4, [sp, #8]
40003b48:	9600      	str	r6, [sp, #0]
40003b4a:	46b2      	mov	sl, r6
40003b4c:	4637      	mov	r7, r6
40003b4e:	46b1      	mov	r9, r6
40003b50:	e053      	b.n	40003bfa <mvHwsUpdateSerdesPhySelectors+0xe2>
40003b52:	4638      	mov	r0, r7
40003b54:	f894 8000 	ldrb.w	r8, [r4]
40003b58:	78a6      	ldrb	r6, [r4, #2]
40003b5a:	f000 feb9 	bl	400048d0 <mvHwsGetPhysicalSerdesNum>
40003b5e:	9b01      	ldr	r3, [sp, #4]
40003b60:	4605      	mov	r5, r0
40003b62:	b10b      	cbz	r3, 40003b68 <mvHwsUpdateSerdesPhySelectors+0x50>
40003b64:	2b02      	cmp	r3, #2
40003b66:	d109      	bne.n	40003b7c <mvHwsUpdateSerdesPhySelectors+0x64>
40003b68:	2e03      	cmp	r6, #3
40003b6a:	d001      	beq.n	40003b70 <mvHwsUpdateSerdesPhySelectors+0x58>
40003b6c:	2e01      	cmp	r6, #1
40003b6e:	d105      	bne.n	40003b7c <mvHwsUpdateSerdesPhySelectors+0x64>
40003b70:	4835      	ldr	r0, [pc, #212]	; (40003c48 <mvHwsUpdateSerdesPhySelectors+0x130>)
40003b72:	4936      	ldr	r1, [pc, #216]	; (40003c4c <mvHwsUpdateSerdesPhySelectors+0x134>)
40003b74:	f00c fff2 	bl	40010b5c <mvPrintf>
40003b78:	2315      	movs	r3, #21
40003b7a:	7023      	strb	r3, [r4, #0]
40003b7c:	f1b8 0f15 	cmp.w	r8, #21
40003b80:	d039      	beq.n	40003bf6 <mvHwsUpdateSerdesPhySelectors+0xde>
40003b82:	4641      	mov	r1, r8
40003b84:	4628      	mov	r0, r5
40003b86:	f000 fe8d 	bl	400048a4 <mvHwsSerdesGetPhySelectorVal>
40003b8a:	4639      	mov	r1, r7
40003b8c:	4632      	mov	r2, r6
40003b8e:	4683      	mov	fp, r0
40003b90:	4640      	mov	r0, r8
40003b92:	f7ff fb99 	bl	400032c8 <mvHwsSerdesTopologyVerify>
40003b96:	b148      	cbz	r0, 40003bac <mvHwsUpdateSerdesPhySelectors+0x94>
40003b98:	2315      	movs	r3, #21
40003b9a:	482d      	ldr	r0, [pc, #180]	; (40003c50 <mvHwsUpdateSerdesPhySelectors+0x138>)
40003b9c:	7023      	strb	r3, [r4, #0]
40003b9e:	462a      	mov	r2, r5
40003ba0:	492a      	ldr	r1, [pc, #168]	; (40003c4c <mvHwsUpdateSerdesPhySelectors+0x134>)
40003ba2:	f04f 0901 	mov.w	r9, #1
40003ba6:	f00c ffd9 	bl	40010b5c <mvPrintf>
40003baa:	e024      	b.n	40003bf6 <mvHwsUpdateSerdesPhySelectors+0xde>
40003bac:	2e03      	cmp	r6, #3
40003bae:	d001      	beq.n	40003bb4 <mvHwsUpdateSerdesPhySelectors+0x9c>
40003bb0:	2e01      	cmp	r6, #1
40003bb2:	d107      	bne.n	40003bc4 <mvHwsUpdateSerdesPhySelectors+0xac>
40003bb4:	4b27      	ldr	r3, [pc, #156]	; (40003c54 <mvHwsUpdateSerdesPhySelectors+0x13c>)
40003bb6:	f1b8 0f00 	cmp.w	r8, #0
40003bba:	bf08      	it	eq
40003bbc:	f04f 0a01 	moveq.w	sl, #1
40003bc0:	f813 b005 	ldrb.w	fp, [r3, r5]
40003bc4:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
40003bc8:	d10d      	bne.n	40003be6 <mvHwsUpdateSerdesPhySelectors+0xce>
40003bca:	462a      	mov	r2, r5
40003bcc:	4633      	mov	r3, r6
40003bce:	4822      	ldr	r0, [pc, #136]	; (40003c58 <mvHwsUpdateSerdesPhySelectors+0x140>)
40003bd0:	491e      	ldr	r1, [pc, #120]	; (40003c4c <mvHwsUpdateSerdesPhySelectors+0x134>)
40003bd2:	f00c ffc3 	bl	40010b5c <mvPrintf>
40003bd6:	2315      	movs	r3, #21
40003bd8:	481d      	ldr	r0, [pc, #116]	; (40003c50 <mvHwsUpdateSerdesPhySelectors+0x138>)
40003bda:	462a      	mov	r2, r5
40003bdc:	7023      	strb	r3, [r4, #0]
40003bde:	491b      	ldr	r1, [pc, #108]	; (40003c4c <mvHwsUpdateSerdesPhySelectors+0x134>)
40003be0:	f00c ffbc 	bl	40010b5c <mvPrintf>
40003be4:	e007      	b.n	40003bf6 <mvHwsUpdateSerdesPhySelectors+0xde>
40003be6:	9b03      	ldr	r3, [sp, #12]
40003be8:	435d      	muls	r5, r3
40003bea:	9b00      	ldr	r3, [sp, #0]
40003bec:	fa0b fb05 	lsl.w	fp, fp, r5
40003bf0:	ea43 030b 	orr.w	r3, r3, fp
40003bf4:	9300      	str	r3, [sp, #0]
40003bf6:	3701      	adds	r7, #1
40003bf8:	340c      	adds	r4, #12
40003bfa:	f000 fe09 	bl	40004810 <mvHwsSerdesGetMaxLane>
40003bfe:	4287      	cmp	r7, r0
40003c00:	d3a7      	bcc.n	40003b52 <mvHwsUpdateSerdesPhySelectors+0x3a>
40003c02:	464e      	mov	r6, r9
40003c04:	f1ba 0f00 	cmp.w	sl, #0
40003c08:	d001      	beq.n	40003c0e <mvHwsUpdateSerdesPhySelectors+0xf6>
40003c0a:	f7ff fc0b 	bl	40003424 <mvHwsSerdesPCIX4TopologyVerify>
40003c0e:	f7ff fbdf 	bl	400033d0 <mvHwsSerdesXAUITopologyVerify>
40003c12:	b116      	cbz	r6, 40003c1a <mvHwsUpdateSerdesPhySelectors+0x102>
40003c14:	9802      	ldr	r0, [sp, #8]
40003c16:	f7ff fe29 	bl	4000386c <printTopologyDetails>
40003c1a:	f1ba 0f01 	cmp.w	sl, #1
40003c1e:	d108      	bne.n	40003c32 <mvHwsUpdateSerdesPhySelectors+0x11a>
40003c20:	f7ff fb4a 	bl	400032b8 <mvHwsCtrlSerdesRevGet>
40003c24:	2800      	cmp	r0, #0
40003c26:	bf14      	ite	ne
40003c28:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
40003c2c:	f44f 2080 	moveq.w	r0, #262144	; 0x40000
40003c30:	e000      	b.n	40003c34 <mvHwsUpdateSerdesPhySelectors+0x11c>
40003c32:	2000      	movs	r0, #0
40003c34:	9b00      	ldr	r3, [sp, #0]
40003c36:	4318      	orrs	r0, r3
40003c38:	4b08      	ldr	r3, [pc, #32]	; (40003c5c <mvHwsUpdateSerdesPhySelectors+0x144>)
40003c3a:	6018      	str	r0, [r3, #0]
40003c3c:	2000      	movs	r0, #0
40003c3e:	b005      	add	sp, #20
40003c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40003c44:	40016550 	andmi	r6, r1, r0, asr r5
40003c48:	40011603 	andmi	r1, r1, r3, lsl #12
40003c4c:	400144ec 	andmi	r4, r1, ip, ror #9
40003c50:	4001163e 	andmi	r1, r1, lr, lsr r6
40003c54:	40014abc 			; <UNDEFINED> instruction: 0x40014abc
40003c58:	40011660 	andmi	r1, r1, r0, ror #12
40003c5c:	d00183fc 	strdle	r8, [r1], -ip

Disassembly of section .text.mvHwsRefClockSet:

40003c60 <mvHwsRefClockSet>:
mvHwsRefClockSet():
40003c60:	b573      	push	{r0, r1, r4, r5, r6, lr}
40003c62:	4604      	mov	r4, r0
40003c64:	b2c0      	uxtb	r0, r0
40003c66:	460e      	mov	r6, r1
40003c68:	4615      	mov	r5, r2
40003c6a:	f000 fdf1 	bl	40004850 <mvHwsIsSerdesActive>
40003c6e:	2801      	cmp	r0, #1
40003c70:	d005      	beq.n	40003c7e <mvHwsRefClockSet+0x1e>
40003c72:	4836      	ldr	r0, [pc, #216]	; (40003d4c <mvHwsRefClockSet+0xec>)
40003c74:	4622      	mov	r2, r4
40003c76:	4936      	ldr	r1, [pc, #216]	; (40003d50 <mvHwsRefClockSet+0xf0>)
40003c78:	f00c ff70 	bl	40010b5c <mvPrintf>
40003c7c:	e031      	b.n	40003ce2 <mvHwsRefClockSet+0x82>
40003c7e:	2e0e      	cmp	r6, #14
40003c80:	d82c      	bhi.n	40003cdc <mvHwsRefClockSet+0x7c>
40003c82:	b273      	sxtb	r3, r6
40003c84:	fa00 f303 	lsl.w	r3, r0, r3
40003c88:	f413 42e0 	ands.w	r2, r3, #28672	; 0x7000
40003c8c:	d11a      	bne.n	40003cc4 <mvHwsRefClockSet+0x64>
40003c8e:	f413 6f7f 	tst.w	r3, #4080	; 0xff0
40003c92:	d11b      	bne.n	40003ccc <mvHwsRefClockSet+0x6c>
40003c94:	071a      	lsls	r2, r3, #28
40003c96:	d021      	beq.n	40003cdc <mvHwsRefClockSet+0x7c>
40003c98:	b115      	cbz	r5, 40003ca0 <mvHwsRefClockSet+0x40>
40003c9a:	2d01      	cmp	r5, #1
40003c9c:	d10a      	bne.n	40003cb4 <mvHwsRefClockSet+0x54>
40003c9e:	e002      	b.n	40003ca6 <mvHwsRefClockSet+0x46>
40003ca0:	4620      	mov	r0, r4
40003ca2:	2119      	movs	r1, #25
40003ca4:	e001      	b.n	40003caa <mvHwsRefClockSet+0x4a>
40003ca6:	211a      	movs	r1, #26
40003ca8:	4620      	mov	r0, r4
40003caa:	b002      	add	sp, #8
40003cac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
40003cb0:	f00c bfd8 	b.w	40010c64 <mvSeqExec>
40003cb4:	4827      	ldr	r0, [pc, #156]	; (40003d54 <mvHwsRefClockSet+0xf4>)
40003cb6:	462a      	mov	r2, r5
40003cb8:	4925      	ldr	r1, [pc, #148]	; (40003d50 <mvHwsRefClockSet+0xf0>)
40003cba:	4623      	mov	r3, r4
40003cbc:	9600      	str	r6, [sp, #0]
40003cbe:	f00c ff4d 	bl	40010b5c <mvPrintf>
40003cc2:	e00e      	b.n	40003ce2 <mvHwsRefClockSet+0x82>
40003cc4:	b17d      	cbz	r5, 40003ce6 <mvHwsRefClockSet+0x86>
40003cc6:	2d02      	cmp	r5, #2
40003cc8:	d103      	bne.n	40003cd2 <mvHwsRefClockSet+0x72>
40003cca:	e011      	b.n	40003cf0 <mvHwsRefClockSet+0x90>
40003ccc:	b1a5      	cbz	r5, 40003cf8 <mvHwsRefClockSet+0x98>
40003cce:	2d02      	cmp	r5, #2
40003cd0:	d014      	beq.n	40003cfc <mvHwsRefClockSet+0x9c>
40003cd2:	4821      	ldr	r0, [pc, #132]	; (40003d58 <mvHwsRefClockSet+0xf8>)
40003cd4:	4631      	mov	r1, r6
40003cd6:	f00c ff41 	bl	40010b5c <mvPrintf>
40003cda:	e002      	b.n	40003ce2 <mvHwsRefClockSet+0x82>
40003cdc:	481f      	ldr	r0, [pc, #124]	; (40003d5c <mvHwsRefClockSet+0xfc>)
40003cde:	f7ff fa45 	bl	4000316c <putstring>
40003ce2:	2004      	movs	r0, #4
40003ce4:	e02f      	b.n	40003d46 <mvHwsRefClockSet+0xe6>
40003ce6:	f44f 7500 	mov.w	r5, #512	; 0x200
40003cea:	2307      	movs	r3, #7
40003cec:	2002      	movs	r0, #2
40003cee:	e008      	b.n	40003d02 <mvHwsRefClockSet+0xa2>
40003cf0:	f44f 7540 	mov.w	r5, #768	; 0x300
40003cf4:	230c      	movs	r3, #12
40003cf6:	e003      	b.n	40003d00 <mvHwsRefClockSet+0xa0>
40003cf8:	462b      	mov	r3, r5
40003cfa:	e002      	b.n	40003d02 <mvHwsRefClockSet+0xa2>
40003cfc:	4615      	mov	r5, r2
40003cfe:	4613      	mov	r3, r2
40003d00:	2003      	movs	r0, #3
40003d02:	02e4      	lsls	r4, r4, #11
40003d04:	3e0c      	subs	r6, #12
40003d06:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
40003d0a:	1d22      	adds	r2, r4, #4
40003d0c:	2e02      	cmp	r6, #2
40003d0e:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40003d12:	6811      	ldr	r1, [r2, #0]
40003d14:	f021 011f 	bic.w	r1, r1, #31
40003d18:	ea40 0001 	orr.w	r0, r0, r1
40003d1c:	6010      	str	r0, [r2, #0]
40003d1e:	d811      	bhi.n	40003d44 <mvHwsRefClockSet+0xe4>
40003d20:	f504 62e8 	add.w	r2, r4, #1856	; 0x740
40003d24:	f504 64c4 	add.w	r4, r4, #1568	; 0x620
40003d28:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40003d2c:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
40003d30:	6811      	ldr	r1, [r2, #0]
40003d32:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
40003d36:	430b      	orrs	r3, r1
40003d38:	6013      	str	r3, [r2, #0]
40003d3a:	6823      	ldr	r3, [r4, #0]
40003d3c:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
40003d40:	431d      	orrs	r5, r3
40003d42:	6025      	str	r5, [r4, #0]
40003d44:	2000      	movs	r0, #0
40003d46:	b002      	add	sp, #8
40003d48:	bd70      	pop	{r4, r5, r6, pc}
40003d4a:	bf00      	nop
40003d4c:	400116a5 	andmi	r1, r1, r5, lsr #13
40003d50:	4001450a 	andmi	r4, r1, sl, lsl #10
40003d54:	400116c8 	andmi	r1, r1, r8, asr #13
40003d58:	4001170e 	andmi	r1, r1, lr, lsl #14
40003d5c:	4001174b 	andmi	r1, r1, fp, asr #14

Disassembly of section .text.mvSerdesPowerUpCtrl:

40003d60 <mvSerdesPowerUpCtrl>:
mvSerdesPowerUpCtrl():
40003d60:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
40003d64:	460e      	mov	r6, r1
40003d66:	4604      	mov	r4, r0
40003d68:	4615      	mov	r5, r2
40003d6a:	4698      	mov	r8, r3
40003d6c:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
40003d70:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
40003d74:	f00c ffda 	bl	40010d2c <mvBoardIdGet>
40003d78:	2e01      	cmp	r6, #1
40003d7a:	4682      	mov	sl, r0
40003d7c:	f040 81e7 	bne.w	4000414e <mvSerdesPowerUpCtrl+0x3ee>
40003d80:	4628      	mov	r0, r5
40003d82:	4641      	mov	r1, r8
40003d84:	f7ff fd2c 	bl	400037e0 <serdesTypeAndSpeedToSpeedSeq>
40003d88:	2839      	cmp	r0, #57	; 0x39
40003d8a:	4606      	mov	r6, r0
40003d8c:	d105      	bne.n	40003d9a <mvSerdesPowerUpCtrl+0x3a>
40003d8e:	4897      	ldr	r0, [pc, #604]	; (40003fec <mvSerdesPowerUpCtrl+0x28c>)
40003d90:	4629      	mov	r1, r5
40003d92:	4642      	mov	r2, r8
40003d94:	f00c fee2 	bl	40010b5c <mvPrintf>
40003d98:	e1d7      	b.n	4000414a <mvSerdesPowerUpCtrl+0x3ea>
40003d9a:	2d14      	cmp	r5, #20
40003d9c:	f200 81d2 	bhi.w	40004144 <mvSerdesPowerUpCtrl+0x3e4>
40003da0:	e8df f015 	tbh	[pc, r5, lsl #1]
40003da4:	00150015 	andseq	r0, r5, r5, lsl r0
40003da8:	00150015 	andseq	r0, r5, r5, lsl r0
40003dac:	01140114 	tsteq	r4, r4, lsl r1
40003db0:	01140114 	tsteq	r4, r4, lsl r1
40003db4:	01700170 	cmneq	r0, r0, ror r1
40003db8:	019e0170 	orrseq	r0, lr, r0, ror r1
40003dbc:	00d400d4 	ldrsbeq	r0, [r4], #4
40003dc0:	01c400d4 	ldrdeq	r0, [r4, #4]
40003dc4:	01c401c4 	biceq	r0, r4, r4, asr #3
40003dc8:	01c401c4 	biceq	r0, r4, r4, asr #3
40003dcc:	f7ff01c4 			; <UNDEFINED> instruction: 0xf7ff01c4
40003dd0:	fa73 1e01 			; <UNDEFINED> instruction: 0xfa731e01
40003dd4:	d104      	bne.n	40003de0 <mvSerdesPowerUpCtrl+0x80>
40003dd6:	2c02      	cmp	r4, #2
40003dd8:	d902      	bls.n	40003de0 <mvSerdesPowerUpCtrl+0x80>
40003dda:	4620      	mov	r0, r4
40003ddc:	f7ff fa56 	bl	4000328c <mvSerdesPexUsb3PipeDelayWA.part.0>
40003de0:	b157      	cbz	r7, 40003df8 <mvSerdesPowerUpCtrl+0x98>
40003de2:	f1a7 0102 	sub.w	r1, r7, #2
40003de6:	424f      	negs	r7, r1
40003de8:	eb47 0701 	adc.w	r7, r7, r1
40003dec:	b92f      	cbnz	r7, 40003dfa <mvSerdesPowerUpCtrl+0x9a>
40003dee:	2d00      	cmp	r5, #0
40003df0:	d169      	bne.n	40003ec6 <mvSerdesPowerUpCtrl+0x166>
40003df2:	2c00      	cmp	r4, #0
40003df4:	d167      	bne.n	40003ec6 <mvSerdesPowerUpCtrl+0x166>
40003df6:	e000      	b.n	40003dfa <mvSerdesPowerUpCtrl+0x9a>
40003df8:	2701      	movs	r7, #1
40003dfa:	4a7d      	ldr	r2, [pc, #500]	; (40003ff0 <mvSerdesPowerUpCtrl+0x290>)
40003dfc:	6813      	ldr	r3, [r2, #0]
40003dfe:	b117      	cbz	r7, 40003e06 <mvSerdesPowerUpCtrl+0xa6>
40003e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
40003e04:	e001      	b.n	40003e0a <mvSerdesPowerUpCtrl+0xaa>
40003e06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
40003e0a:	6013      	str	r3, [r2, #0]
40003e0c:	b135      	cbz	r5, 40003e1c <mvSerdesPowerUpCtrl+0xbc>
40003e0e:	f105 030f 	add.w	r3, r5, #15
40003e12:	039b      	lsls	r3, r3, #14
40003e14:	336c      	adds	r3, #108	; 0x6c
40003e16:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40003e1a:	e000      	b.n	40003e1e <mvSerdesPowerUpCtrl+0xbe>
40003e1c:	4b75      	ldr	r3, [pc, #468]	; (40003ff4 <mvSerdesPowerUpCtrl+0x294>)
40003e1e:	681a      	ldr	r2, [r3, #0]
40003e20:	f422 727c 	bic.w	r2, r2, #1008	; 0x3f0
40003e24:	b117      	cbz	r7, 40003e2c <mvSerdesPowerUpCtrl+0xcc>
40003e26:	f042 0210 	orr.w	r2, r2, #16
40003e2a:	e001      	b.n	40003e30 <mvSerdesPowerUpCtrl+0xd0>
40003e2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
40003e30:	b135      	cbz	r5, 40003e40 <mvSerdesPowerUpCtrl+0xe0>
40003e32:	f105 030f 	add.w	r3, r5, #15
40003e36:	039b      	lsls	r3, r3, #14
40003e38:	336c      	adds	r3, #108	; 0x6c
40003e3a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40003e3e:	e000      	b.n	40003e42 <mvSerdesPowerUpCtrl+0xe2>
40003e40:	4b6c      	ldr	r3, [pc, #432]	; (40003ff4 <mvSerdesPowerUpCtrl+0x294>)
40003e42:	601a      	str	r2, [r3, #0]
40003e44:	b135      	cbz	r5, 40003e54 <mvSerdesPowerUpCtrl+0xf4>
40003e46:	f105 030f 	add.w	r3, r5, #15
40003e4a:	039b      	lsls	r3, r3, #14
40003e4c:	336c      	adds	r3, #108	; 0x6c
40003e4e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40003e52:	e000      	b.n	40003e56 <mvSerdesPowerUpCtrl+0xf6>
40003e54:	4b67      	ldr	r3, [pc, #412]	; (40003ff4 <mvSerdesPowerUpCtrl+0x294>)
40003e56:	681b      	ldr	r3, [r3, #0]
40003e58:	f1ba 0f16 	cmp.w	sl, #22
40003e5c:	f023 0b0f 	bic.w	fp, r3, #15
40003e60:	d10a      	bne.n	40003e78 <mvSerdesPowerUpCtrl+0x118>
40003e62:	b94d      	cbnz	r5, 40003e78 <mvSerdesPowerUpCtrl+0x118>
40003e64:	f00c ff84 	bl	40010d70 <mvBoardForcePcieGen1Get>
40003e68:	b130      	cbz	r0, 40003e78 <mvSerdesPowerUpCtrl+0x118>
40003e6a:	4863      	ldr	r0, [pc, #396]	; (40003ff8 <mvSerdesPowerUpCtrl+0x298>)
40003e6c:	4629      	mov	r1, r5
40003e6e:	f00c fe75 	bl	40010b5c <mvPrintf>
40003e72:	f04b 0201 	orr.w	r2, fp, #1
40003e76:	e00e      	b.n	40003e96 <mvSerdesPowerUpCtrl+0x136>
40003e78:	f1b8 0f02 	cmp.w	r8, #2
40003e7c:	bf0c      	ite	eq
40003e7e:	f04b 0201 	orreq.w	r2, fp, #1
40003e82:	f04b 0202 	orrne.w	r2, fp, #2
40003e86:	b135      	cbz	r5, 40003e96 <mvSerdesPowerUpCtrl+0x136>
40003e88:	f105 030f 	add.w	r3, r5, #15
40003e8c:	039b      	lsls	r3, r3, #14
40003e8e:	336c      	adds	r3, #108	; 0x6c
40003e90:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40003e94:	e000      	b.n	40003e98 <mvSerdesPowerUpCtrl+0x138>
40003e96:	4b57      	ldr	r3, [pc, #348]	; (40003ff4 <mvSerdesPowerUpCtrl+0x294>)
40003e98:	601a      	str	r2, [r3, #0]
40003e9a:	b135      	cbz	r5, 40003eaa <mvSerdesPowerUpCtrl+0x14a>
40003e9c:	f105 030f 	add.w	r3, r5, #15
40003ea0:	039b      	lsls	r3, r3, #14
40003ea2:	3370      	adds	r3, #112	; 0x70
40003ea4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40003ea8:	e000      	b.n	40003eac <mvSerdesPowerUpCtrl+0x14c>
40003eaa:	4b54      	ldr	r3, [pc, #336]	; (40003ffc <mvSerdesPowerUpCtrl+0x29c>)
40003eac:	681a      	ldr	r2, [r3, #0]
40003eae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
40003eb2:	b135      	cbz	r5, 40003ec2 <mvSerdesPowerUpCtrl+0x162>
40003eb4:	f105 030f 	add.w	r3, r5, #15
40003eb8:	039b      	lsls	r3, r3, #14
40003eba:	3370      	adds	r3, #112	; 0x70
40003ebc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40003ec0:	e000      	b.n	40003ec4 <mvSerdesPowerUpCtrl+0x164>
40003ec2:	4b4e      	ldr	r3, [pc, #312]	; (40003ffc <mvSerdesPowerUpCtrl+0x29c>)
40003ec4:	601a      	str	r2, [r3, #0]
40003ec6:	2111      	movs	r1, #17
40003ec8:	4620      	mov	r0, r4
40003eca:	f00c fecb 	bl	40010c64 <mvSeqExec>
40003ece:	2800      	cmp	r0, #0
40003ed0:	f040 8146 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003ed4:	b94f      	cbnz	r7, 40003eea <mvSerdesPowerUpCtrl+0x18a>
40003ed6:	4b4a      	ldr	r3, [pc, #296]	; (40004000 <mvSerdesPowerUpCtrl+0x2a0>)
40003ed8:	2118      	movs	r1, #24
40003eda:	4620      	mov	r0, r4
40003edc:	f883 40c5 	strb.w	r4, [r3, #197]	; 0xc5
40003ee0:	f00c fec0 	bl	40010c64 <mvSeqExec>
40003ee4:	2800      	cmp	r0, #0
40003ee6:	f040 813b 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003eea:	4620      	mov	r0, r4
40003eec:	4629      	mov	r1, r5
40003eee:	464a      	mov	r2, r9
40003ef0:	f7ff feb6 	bl	40003c60 <mvHwsRefClockSet>
40003ef4:	2800      	cmp	r0, #0
40003ef6:	f040 8133 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003efa:	4620      	mov	r0, r4
40003efc:	4631      	mov	r1, r6
40003efe:	f00c feb1 	bl	40010c64 <mvSeqExec>
40003f02:	2800      	cmp	r0, #0
40003f04:	f040 812c 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003f08:	2114      	movs	r1, #20
40003f0a:	4620      	mov	r0, r4
40003f0c:	f00c feaa 	bl	40010c64 <mvSeqExec>
40003f10:	2800      	cmp	r0, #0
40003f12:	f040 8125 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003f16:	b1a7      	cbz	r7, 40003f42 <mvSerdesPowerUpCtrl+0x1e2>
40003f18:	2116      	movs	r1, #22
40003f1a:	4620      	mov	r0, r4
40003f1c:	f00c fea2 	bl	40010c64 <mvSeqExec>
40003f20:	2800      	cmp	r0, #0
40003f22:	f040 811d 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003f26:	2117      	movs	r1, #23
40003f28:	4620      	mov	r0, r4
40003f2a:	f00c fe9b 	bl	40010c64 <mvSeqExec>
40003f2e:	2800      	cmp	r0, #0
40003f30:	f040 8116 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003f34:	4620      	mov	r0, r4
40003f36:	2115      	movs	r1, #21
40003f38:	f00c fe94 	bl	40010c64 <mvSeqExec>
40003f3c:	1e04      	subs	r4, r0, #0
40003f3e:	f040 8110 	bne.w	40004162 <mvSerdesPowerUpCtrl+0x402>
40003f42:	2014      	movs	r0, #20
40003f44:	2400      	movs	r4, #0
40003f46:	f00c fc6d 	bl	40010824 <__udelay>
40003f4a:	e10a      	b.n	40004162 <mvSerdesPowerUpCtrl+0x402>
40003f4c:	f7ff f9b4 	bl	400032b8 <mvHwsCtrlSerdesRevGet>
40003f50:	b928      	cbnz	r0, 40003f5e <mvSerdesPowerUpCtrl+0x1fe>
40003f52:	2c02      	cmp	r4, #2
40003f54:	d903      	bls.n	40003f5e <mvSerdesPowerUpCtrl+0x1fe>
40003f56:	4620      	mov	r0, r4
40003f58:	2101      	movs	r1, #1
40003f5a:	f7ff f997 	bl	4000328c <mvSerdesPexUsb3PipeDelayWA.part.0>
40003f5e:	211c      	movs	r1, #28
40003f60:	4620      	mov	r0, r4
40003f62:	f00c fe7f 	bl	40010c64 <mvSeqExec>
40003f66:	2800      	cmp	r0, #0
40003f68:	f040 80fa 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003f6c:	4620      	mov	r0, r4
40003f6e:	4629      	mov	r1, r5
40003f70:	464a      	mov	r2, r9
40003f72:	f7ff fe75 	bl	40003c60 <mvHwsRefClockSet>
40003f76:	2800      	cmp	r0, #0
40003f78:	f040 80f2 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003f7c:	4620      	mov	r0, r4
40003f7e:	4631      	mov	r1, r6
40003f80:	f00c fe70 	bl	40010c64 <mvSeqExec>
40003f84:	2800      	cmp	r0, #0
40003f86:	f040 80eb 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003f8a:	2d0e      	cmp	r5, #14
40003f8c:	d106      	bne.n	40003f9c <mvSerdesPowerUpCtrl+0x23c>
40003f8e:	2123      	movs	r1, #35	; 0x23
40003f90:	4620      	mov	r0, r4
40003f92:	f00c fe67 	bl	40010c64 <mvSeqExec>
40003f96:	2800      	cmp	r0, #0
40003f98:	f040 80e2 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003f9c:	211f      	movs	r1, #31
40003f9e:	4620      	mov	r0, r4
40003fa0:	f00c fe60 	bl	40010c64 <mvSeqExec>
40003fa4:	2800      	cmp	r0, #0
40003fa6:	f040 80db 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003faa:	2120      	movs	r1, #32
40003fac:	4620      	mov	r0, r4
40003fae:	f00c fe59 	bl	40010c64 <mvSeqExec>
40003fb2:	2800      	cmp	r0, #0
40003fb4:	f040 80d4 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003fb8:	2121      	movs	r1, #33	; 0x21
40003fba:	4620      	mov	r0, r4
40003fbc:	f00c fe52 	bl	40010c64 <mvSeqExec>
40003fc0:	2800      	cmp	r0, #0
40003fc2:	f040 80cd 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40003fc6:	4620      	mov	r0, r4
40003fc8:	2122      	movs	r1, #34	; 0x22
40003fca:	e052      	b.n	40004072 <mvSerdesPowerUpCtrl+0x312>
40003fcc:	f1a5 0804 	sub.w	r8, r5, #4
40003fd0:	f1b8 0f01 	cmp.w	r8, #1
40003fd4:	bf94      	ite	ls
40003fd6:	f04f 0800 	movls.w	r8, #0
40003fda:	f04f 0801 	movhi.w	r8, #1
40003fde:	2d04      	cmp	r5, #4
40003fe0:	d010      	beq.n	40004004 <mvSerdesPowerUpCtrl+0x2a4>
40003fe2:	1faf      	subs	r7, r5, #6
40003fe4:	bf18      	it	ne
40003fe6:	2701      	movne	r7, #1
40003fe8:	e00d      	b.n	40004006 <mvSerdesPowerUpCtrl+0x2a6>
40003fea:	bf00      	nop
40003fec:	40011778 	andmi	r1, r1, r8, ror r7
40003ff0:	d0018204 	andle	r8, r1, r4, lsl #4
40003ff4:	d008006c 	andle	r0, r8, ip, rrx
40003ff8:	400117c5 	andmi	r1, r1, r5, asr #15
40003ffc:	d0080070 	andle	r0, r8, r0, ror r0
40004000:	40020000 	andmi	r0, r2, r0
40004004:	2700      	movs	r7, #0
40004006:	4640      	mov	r0, r8
40004008:	4639      	mov	r1, r7
4000400a:	f00c fe2b 	bl	40010c64 <mvSeqExec>
4000400e:	2800      	cmp	r0, #0
40004010:	f040 80a6 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40004014:	2102      	movs	r1, #2
40004016:	4620      	mov	r0, r4
40004018:	f00c fe24 	bl	40010c64 <mvSeqExec>
4000401c:	2800      	cmp	r0, #0
4000401e:	f040 809f 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40004022:	4620      	mov	r0, r4
40004024:	4629      	mov	r1, r5
40004026:	464a      	mov	r2, r9
40004028:	f7ff fe1a 	bl	40003c60 <mvHwsRefClockSet>
4000402c:	2800      	cmp	r0, #0
4000402e:	f040 8097 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40004032:	4620      	mov	r0, r4
40004034:	4631      	mov	r1, r6
40004036:	f00c fe15 	bl	40010c64 <mvSeqExec>
4000403a:	2800      	cmp	r0, #0
4000403c:	f040 8090 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
40004040:	2106      	movs	r1, #6
40004042:	4620      	mov	r0, r4
40004044:	f00c fe0e 	bl	40010c64 <mvSeqExec>
40004048:	2800      	cmp	r0, #0
4000404a:	f040 8089 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
4000404e:	2107      	movs	r1, #7
40004050:	4620      	mov	r0, r4
40004052:	f00c fe07 	bl	40010c64 <mvSeqExec>
40004056:	2800      	cmp	r0, #0
40004058:	f040 8082 	bne.w	40004160 <mvSerdesPowerUpCtrl+0x400>
4000405c:	2f00      	cmp	r7, #0
4000405e:	bf14      	ite	ne
40004060:	2109      	movne	r1, #9
40004062:	2108      	moveq	r1, #8
40004064:	4640      	mov	r0, r8
40004066:	f00c fdfd 	bl	40010c64 <mvSeqExec>
4000406a:	2800      	cmp	r0, #0
4000406c:	d178      	bne.n	40004160 <mvSerdesPowerUpCtrl+0x400>
4000406e:	210a      	movs	r1, #10
40004070:	4620      	mov	r0, r4
40004072:	f00c fdf7 	bl	40010c64 <mvSeqExec>
40004076:	1e04      	subs	r4, r0, #0
40004078:	d173      	bne.n	40004162 <mvSerdesPowerUpCtrl+0x402>
4000407a:	f242 7010 	movw	r0, #10000	; 0x2710
4000407e:	f00c fbd1 	bl	40010824 <__udelay>
40004082:	e06e      	b.n	40004162 <mvSerdesPowerUpCtrl+0x402>
40004084:	210b      	movs	r1, #11
40004086:	4620      	mov	r0, r4
40004088:	f00c fdec 	bl	40010c64 <mvSeqExec>
4000408c:	2800      	cmp	r0, #0
4000408e:	d167      	bne.n	40004160 <mvSerdesPowerUpCtrl+0x400>
40004090:	4620      	mov	r0, r4
40004092:	4629      	mov	r1, r5
40004094:	464a      	mov	r2, r9
40004096:	f7ff fde3 	bl	40003c60 <mvHwsRefClockSet>
4000409a:	2800      	cmp	r0, #0
4000409c:	d160      	bne.n	40004160 <mvSerdesPowerUpCtrl+0x400>
4000409e:	4620      	mov	r0, r4
400040a0:	4631      	mov	r1, r6
400040a2:	f00c fddf 	bl	40010c64 <mvSeqExec>
400040a6:	2800      	cmp	r0, #0
400040a8:	d15a      	bne.n	40004160 <mvSerdesPowerUpCtrl+0x400>
400040aa:	210e      	movs	r1, #14
400040ac:	4620      	mov	r0, r4
400040ae:	f00c fdd9 	bl	40010c64 <mvSeqExec>
400040b2:	2800      	cmp	r0, #0
400040b4:	d154      	bne.n	40004160 <mvSerdesPowerUpCtrl+0x400>
400040b6:	210f      	movs	r1, #15
400040b8:	4620      	mov	r0, r4
400040ba:	f00c fdd3 	bl	40010c64 <mvSeqExec>
400040be:	2800      	cmp	r0, #0
400040c0:	d14e      	bne.n	40004160 <mvSerdesPowerUpCtrl+0x400>
400040c2:	4620      	mov	r0, r4
400040c4:	2110      	movs	r1, #16
400040c6:	f00c fdcd 	bl	40010c64 <mvSeqExec>
400040ca:	1e04      	subs	r4, r0, #0
400040cc:	d149      	bne.n	40004162 <mvSerdesPowerUpCtrl+0x402>
400040ce:	4b27      	ldr	r3, [pc, #156]	; (4000416c <mvSerdesPowerUpCtrl+0x40c>)
400040d0:	2101      	movs	r1, #1
400040d2:	3d08      	subs	r5, #8
400040d4:	fa01 f505 	lsl.w	r5, r1, r5
400040d8:	681a      	ldr	r2, [r3, #0]
400040da:	4315      	orrs	r5, r2
400040dc:	601d      	str	r5, [r3, #0]
400040de:	e040      	b.n	40004162 <mvSerdesPowerUpCtrl+0x402>
400040e0:	f7ff f8ea 	bl	400032b8 <mvHwsCtrlSerdesRevGet>
400040e4:	2800      	cmp	r0, #0
400040e6:	d039      	beq.n	4000415c <mvSerdesPowerUpCtrl+0x3fc>
400040e8:	212a      	movs	r1, #42	; 0x2a
400040ea:	4620      	mov	r0, r4
400040ec:	f00c fdba 	bl	40010c64 <mvSeqExec>
400040f0:	2800      	cmp	r0, #0
400040f2:	d135      	bne.n	40004160 <mvSerdesPowerUpCtrl+0x400>
400040f4:	210b      	movs	r1, #11
400040f6:	4620      	mov	r0, r4
400040f8:	464a      	mov	r2, r9
400040fa:	f7ff fdb1 	bl	40003c60 <mvHwsRefClockSet>
400040fe:	2800      	cmp	r0, #0
40004100:	d12e      	bne.n	40004160 <mvSerdesPowerUpCtrl+0x400>
40004102:	4620      	mov	r0, r4
40004104:	4631      	mov	r1, r6
40004106:	f00c fdad 	bl	40010c64 <mvSeqExec>
4000410a:	2800      	cmp	r0, #0
4000410c:	d128      	bne.n	40004160 <mvSerdesPowerUpCtrl+0x400>
4000410e:	212c      	movs	r1, #44	; 0x2c
40004110:	4620      	mov	r0, r4
40004112:	f00c fda7 	bl	40010c64 <mvSeqExec>
40004116:	2800      	cmp	r0, #0
40004118:	d122      	bne.n	40004160 <mvSerdesPowerUpCtrl+0x400>
4000411a:	212d      	movs	r1, #45	; 0x2d
4000411c:	4620      	mov	r0, r4
4000411e:	f00c fda1 	bl	40010c64 <mvSeqExec>
40004122:	2800      	cmp	r0, #0
40004124:	d11c      	bne.n	40004160 <mvSerdesPowerUpCtrl+0x400>
40004126:	4620      	mov	r0, r4
40004128:	212e      	movs	r1, #46	; 0x2e
4000412a:	e012      	b.n	40004152 <mvSerdesPowerUpCtrl+0x3f2>
4000412c:	970a      	str	r7, [sp, #40]	; 0x28
4000412e:	4620      	mov	r0, r4
40004130:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
40004134:	2101      	movs	r1, #1
40004136:	462a      	mov	r2, r5
40004138:	4643      	mov	r3, r8
4000413a:	b001      	add	sp, #4
4000413c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004140:	f000 bb62 	b.w	40004808 <mvSerdesPowerUpCtrlExt>
40004144:	480a      	ldr	r0, [pc, #40]	; (40004170 <mvSerdesPowerUpCtrl+0x410>)
40004146:	f7ff f811 	bl	4000316c <putstring>
4000414a:	2404      	movs	r4, #4
4000414c:	e009      	b.n	40004162 <mvSerdesPowerUpCtrl+0x402>
4000414e:	2125      	movs	r1, #37	; 0x25
40004150:	4620      	mov	r0, r4
40004152:	b001      	add	sp, #4
40004154:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004158:	f00c bd84 	b.w	40010c64 <mvSeqExec>
4000415c:	2410      	movs	r4, #16
4000415e:	e000      	b.n	40004162 <mvSerdesPowerUpCtrl+0x402>
40004160:	4604      	mov	r4, r0
40004162:	4620      	mov	r0, r4
40004164:	b001      	add	sp, #4
40004166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000416a:	bf00      	nop
4000416c:	d0018460 	andle	r8, r1, r0, ror #8
40004170:	400117e6 	andmi	r1, r1, r6, ror #15

Disassembly of section .text.mvHwsPexTxConfigSeq:

40004174 <mvHwsPexTxConfigSeq>:
mvHwsPexTxConfigSeq():
40004174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40004176:	2500      	movs	r5, #0
40004178:	4606      	mov	r6, r0
4000417a:	462c      	mov	r4, r5
4000417c:	e00f      	b.n	4000419e <mvHwsPexTxConfigSeq+0x2a>
4000417e:	1973      	adds	r3, r6, r5
40004180:	4620      	mov	r0, r4
40004182:	789f      	ldrb	r7, [r3, #2]
40004184:	f000 fba4 	bl	400048d0 <mvHwsGetPhysicalSerdesNum>
40004188:	2f01      	cmp	r7, #1
4000418a:	d001      	beq.n	40004190 <mvHwsPexTxConfigSeq+0x1c>
4000418c:	2f03      	cmp	r7, #3
4000418e:	d104      	bne.n	4000419a <mvHwsPexTxConfigSeq+0x26>
40004190:	2115      	movs	r1, #21
40004192:	f00c fd67 	bl	40010c64 <mvSeqExec>
40004196:	2800      	cmp	r0, #0
40004198:	d134      	bne.n	40004204 <mvHwsPexTxConfigSeq+0x90>
4000419a:	3401      	adds	r4, #1
4000419c:	350c      	adds	r5, #12
4000419e:	f000 fb37 	bl	40004810 <mvHwsSerdesGetMaxLane>
400041a2:	4284      	cmp	r4, r0
400041a4:	d3eb      	bcc.n	4000417e <mvHwsPexTxConfigSeq+0xa>
400041a6:	2500      	movs	r5, #0
400041a8:	462c      	mov	r4, r5
400041aa:	e00f      	b.n	400041cc <mvHwsPexTxConfigSeq+0x58>
400041ac:	1973      	adds	r3, r6, r5
400041ae:	4620      	mov	r0, r4
400041b0:	789f      	ldrb	r7, [r3, #2]
400041b2:	f000 fb8d 	bl	400048d0 <mvHwsGetPhysicalSerdesNum>
400041b6:	2f01      	cmp	r7, #1
400041b8:	d001      	beq.n	400041be <mvHwsPexTxConfigSeq+0x4a>
400041ba:	2f03      	cmp	r7, #3
400041bc:	d104      	bne.n	400041c8 <mvHwsPexTxConfigSeq+0x54>
400041be:	2116      	movs	r1, #22
400041c0:	f00c fd50 	bl	40010c64 <mvSeqExec>
400041c4:	2800      	cmp	r0, #0
400041c6:	d11d      	bne.n	40004204 <mvHwsPexTxConfigSeq+0x90>
400041c8:	3401      	adds	r4, #1
400041ca:	350c      	adds	r5, #12
400041cc:	f000 fb20 	bl	40004810 <mvHwsSerdesGetMaxLane>
400041d0:	4284      	cmp	r4, r0
400041d2:	d3eb      	bcc.n	400041ac <mvHwsPexTxConfigSeq+0x38>
400041d4:	2500      	movs	r5, #0
400041d6:	462c      	mov	r4, r5
400041d8:	e00f      	b.n	400041fa <mvHwsPexTxConfigSeq+0x86>
400041da:	1973      	adds	r3, r6, r5
400041dc:	4620      	mov	r0, r4
400041de:	789f      	ldrb	r7, [r3, #2]
400041e0:	f000 fb76 	bl	400048d0 <mvHwsGetPhysicalSerdesNum>
400041e4:	2f01      	cmp	r7, #1
400041e6:	d001      	beq.n	400041ec <mvHwsPexTxConfigSeq+0x78>
400041e8:	2f03      	cmp	r7, #3
400041ea:	d104      	bne.n	400041f6 <mvHwsPexTxConfigSeq+0x82>
400041ec:	2117      	movs	r1, #23
400041ee:	f00c fd39 	bl	40010c64 <mvSeqExec>
400041f2:	2800      	cmp	r0, #0
400041f4:	d106      	bne.n	40004204 <mvHwsPexTxConfigSeq+0x90>
400041f6:	3401      	adds	r4, #1
400041f8:	350c      	adds	r5, #12
400041fa:	f000 fb09 	bl	40004810 <mvHwsSerdesGetMaxLane>
400041fe:	4284      	cmp	r4, r0
40004200:	d3eb      	bcc.n	400041da <mvHwsPexTxConfigSeq+0x66>
40004202:	2000      	movs	r0, #0
40004204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

Disassembly of section .text.mvHwsPowerUpSerdesLanes:

40004208 <mvHwsPowerUpSerdesLanes>:
mvHwsPowerUpSerdesLanes():
40004208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000420c:	b085      	sub	sp, #20
4000420e:	4680      	mov	r8, r0
40004210:	f7ff fba2 	bl	40003958 <mvHwsUpdateSerdesPhySelectorsOptions>
40004214:	482f      	ldr	r0, [pc, #188]	; (400042d4 <mvHwsPowerUpSerdesLanes+0xcc>)
40004216:	f7ff fc7f 	bl	40003b18 <mvHwsUpdateSerdesPhySelectors>
4000421a:	2800      	cmp	r0, #0
4000421c:	d157      	bne.n	400042ce <mvHwsPowerUpSerdesLanes+0xc6>
4000421e:	4644      	mov	r4, r8
40004220:	4605      	mov	r5, r0
40004222:	4606      	mov	r6, r0
40004224:	e03d      	b.n	400042a2 <mvHwsPowerUpSerdesLanes+0x9a>
40004226:	4630      	mov	r0, r6
40004228:	f000 fb52 	bl	400048d0 <mvHwsGetPhysicalSerdesNum>
4000422c:	f894 b000 	ldrb.w	fp, [r4]
40004230:	68a2      	ldr	r2, [r4, #8]
40004232:	f1bb 0f15 	cmp.w	fp, #21
40004236:	f894 9001 	ldrb.w	r9, [r4, #1]
4000423a:	78a3      	ldrb	r3, [r4, #2]
4000423c:	f8d4 a004 	ldr.w	sl, [r4, #4]
40004240:	9203      	str	r2, [sp, #12]
40004242:	4607      	mov	r7, r0
40004244:	d02b      	beq.n	4000429e <mvHwsPowerUpSerdesLanes+0x96>
40004246:	4658      	mov	r0, fp
40004248:	9302      	str	r3, [sp, #8]
4000424a:	f7ff fc41 	bl	40003ad0 <mvHwsSerdesGetRefClockVal>
4000424e:	f1bb 0f03 	cmp.w	fp, #3
40004252:	bf98      	it	ls
40004254:	2501      	movls	r5, #1
40004256:	9b02      	ldr	r3, [sp, #8]
40004258:	b2c0      	uxtb	r0, r0
4000425a:	2803      	cmp	r0, #3
4000425c:	d104      	bne.n	40004268 <mvHwsPowerUpSerdesLanes+0x60>
4000425e:	481e      	ldr	r0, [pc, #120]	; (400042d8 <mvHwsPowerUpSerdesLanes+0xd0>)
40004260:	f7fe ff84 	bl	4000316c <putstring>
40004264:	2010      	movs	r0, #16
40004266:	e032      	b.n	400042ce <mvHwsPowerUpSerdesLanes+0xc6>
40004268:	9300      	str	r3, [sp, #0]
4000426a:	2101      	movs	r1, #1
4000426c:	9001      	str	r0, [sp, #4]
4000426e:	465a      	mov	r2, fp
40004270:	4638      	mov	r0, r7
40004272:	464b      	mov	r3, r9
40004274:	f7ff fd74 	bl	40003d60 <mvSerdesPowerUpCtrl>
40004278:	2800      	cmp	r0, #0
4000427a:	d128      	bne.n	400042ce <mvHwsPowerUpSerdesLanes+0xc6>
4000427c:	f1ba 0f00 	cmp.w	sl, #0
40004280:	d005      	beq.n	4000428e <mvHwsPowerUpSerdesLanes+0x86>
40004282:	2101      	movs	r1, #1
40004284:	4638      	mov	r0, r7
40004286:	f7ff fb55 	bl	40003934 <mvSerdesPolarityConfig>
4000428a:	2800      	cmp	r0, #0
4000428c:	d11f      	bne.n	400042ce <mvHwsPowerUpSerdesLanes+0xc6>
4000428e:	9b03      	ldr	r3, [sp, #12]
40004290:	b12b      	cbz	r3, 4000429e <mvHwsPowerUpSerdesLanes+0x96>
40004292:	2100      	movs	r1, #0
40004294:	4638      	mov	r0, r7
40004296:	f7ff fb4d 	bl	40003934 <mvSerdesPolarityConfig>
4000429a:	2800      	cmp	r0, #0
4000429c:	d117      	bne.n	400042ce <mvHwsPowerUpSerdesLanes+0xc6>
4000429e:	3601      	adds	r6, #1
400042a0:	340c      	adds	r4, #12
400042a2:	f000 fab5 	bl	40004810 <mvHwsSerdesGetMaxLane>
400042a6:	4286      	cmp	r6, r0
400042a8:	d3bd      	bcc.n	40004226 <mvHwsPowerUpSerdesLanes+0x1e>
400042aa:	b14d      	cbz	r5, 400042c0 <mvHwsPowerUpSerdesLanes+0xb8>
400042ac:	4640      	mov	r0, r8
400042ae:	f7ff ff61 	bl	40004174 <mvHwsPexTxConfigSeq>
400042b2:	2800      	cmp	r0, #0
400042b4:	d10b      	bne.n	400042ce <mvHwsPowerUpSerdesLanes+0xc6>
400042b6:	4640      	mov	r0, r8
400042b8:	f000 f90a 	bl	400044d0 <mvHwsPexConfig>
400042bc:	2800      	cmp	r0, #0
400042be:	d106      	bne.n	400042ce <mvHwsPowerUpSerdesLanes+0xc6>
400042c0:	2000      	movs	r0, #0
400042c2:	2124      	movs	r1, #36	; 0x24
400042c4:	b005      	add	sp, #20
400042c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400042ca:	f00c bccb 	b.w	40010c64 <mvSeqExec>
400042ce:	b005      	add	sp, #20
400042d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400042d4:	400201c8 	andmi	r0, r2, r8, asr #3
400042d8:	40011815 	andmi	r1, r1, r5, lsl r8

Disassembly of section .text.mvHwsCtrlHighSpeedSerdesPhyConfig:

400042dc <mvHwsCtrlHighSpeedSerdesPhyConfig>:
mvHwsCtrlHighSpeedSerdesPhyConfig():
400042dc:	b510      	push	{r4, lr}
400042de:	4816      	ldr	r0, [pc, #88]	; (40004338 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x5c>)
400042e0:	f7fe ff44 	bl	4000316c <putstring>
400042e4:	4815      	ldr	r0, [pc, #84]	; (4000433c <mvHwsCtrlHighSpeedSerdesPhyConfig+0x60>)
400042e6:	f7fe ff41 	bl	4000316c <putstring>
400042ea:	4815      	ldr	r0, [pc, #84]	; (40004340 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x64>)
400042ec:	f7fe ff3e 	bl	4000316c <putstring>
400042f0:	f000 fa7e 	bl	400047f0 <mvHwsSerdesSeqInit>
400042f4:	b120      	cbz	r0, 40004300 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x24>
400042f6:	4813      	ldr	r0, [pc, #76]	; (40004344 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x68>)
400042f8:	2401      	movs	r4, #1
400042fa:	f00c fc2f 	bl	40010b5c <mvPrintf>
400042fe:	e019      	b.n	40004334 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x58>
40004300:	f00c fd60 	bl	40010dc4 <mvHwsTwsiInitWrapper>
40004304:	1e04      	subs	r4, r0, #0
40004306:	d115      	bne.n	40004334 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x58>
40004308:	480f      	ldr	r0, [pc, #60]	; (40004348 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x6c>)
4000430a:	f7ff faa1 	bl	40003850 <mvHwsBoardTopologyLoad>
4000430e:	2800      	cmp	r0, #0
40004310:	d10f      	bne.n	40004332 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x56>
40004312:	480d      	ldr	r0, [pc, #52]	; (40004348 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x6c>)
40004314:	f7ff faaa 	bl	4000386c <printTopologyDetails>
40004318:	f7ff faf6 	bl	40003908 <mvHwsPreSerdesInitConfig>
4000431c:	2800      	cmp	r0, #0
4000431e:	d108      	bne.n	40004332 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x56>
40004320:	4809      	ldr	r0, [pc, #36]	; (40004348 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x6c>)
40004322:	f7ff ff71 	bl	40004208 <mvHwsPowerUpSerdesLanes>
40004326:	2800      	cmp	r0, #0
40004328:	d103      	bne.n	40004332 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x56>
4000432a:	4808      	ldr	r0, [pc, #32]	; (4000434c <mvHwsCtrlHighSpeedSerdesPhyConfig+0x70>)
4000432c:	f7fe ff1e 	bl	4000316c <putstring>
40004330:	e000      	b.n	40004334 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x58>
40004332:	4604      	mov	r4, r0
40004334:	4620      	mov	r0, r4
40004336:	bd10      	pop	{r4, pc}
40004338:	40011845 	andmi	r1, r1, r5, asr #16
4000433c:	40011860 	andmi	r1, r1, r0, ror #16
40004340:	40011c07 	andmi	r1, r1, r7, lsl #24
40004344:	40011864 	andmi	r1, r1, r4, ror #16
40004348:	400201c8 	andmi	r0, r2, r8, asr #3
4000434c:	400118aa 	andmi	r1, r1, sl, lsr #17

Disassembly of section .text.mvCtrlHighSpeedSerdesPhyConfig:

40004350 <mvCtrlHighSpeedSerdesPhyConfig>:
mvCtrlHighSpeedSerdesPhyConfig():
40004350:	f7ff bfc4 	b.w	400042dc <mvHwsCtrlHighSpeedSerdesPhyConfig>

Disassembly of section .text.mvPexLocalBusNumSet:

40004354 <mvPexLocalBusNumSet>:
mvPexLocalBusNumSet():
40004354:	29ff      	cmp	r1, #255	; 0xff
40004356:	4603      	mov	r3, r0
40004358:	b510      	push	{r4, lr}
4000435a:	460c      	mov	r4, r1
4000435c:	d90b      	bls.n	40004376 <mvPexLocalBusNumSet+0x22>
4000435e:	4814      	ldr	r0, [pc, #80]	; (400043b0 <mvPexLocalBusNumSet+0x5c>)
40004360:	f7fe ff04 	bl	4000316c <putstring>
40004364:	4620      	mov	r0, r4
40004366:	2104      	movs	r1, #4
40004368:	f7fe ff01 	bl	4000316e <putdata>
4000436c:	4811      	ldr	r0, [pc, #68]	; (400043b4 <mvPexLocalBusNumSet+0x60>)
4000436e:	f7fe fefd 	bl	4000316c <putstring>
40004372:	2004      	movs	r0, #4
40004374:	bd10      	pop	{r4, pc}
40004376:	b138      	cbz	r0, 40004388 <mvPexLocalBusNumSet+0x34>
40004378:	0382      	lsls	r2, r0, #14
4000437a:	f502 3276 	add.w	r2, r2, #251904	; 0x3d800
4000437e:	f502 7201 	add.w	r2, r2, #516	; 0x204
40004382:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40004386:	e000      	b.n	4000438a <mvPexLocalBusNumSet+0x36>
40004388:	4a0b      	ldr	r2, [pc, #44]	; (400043b8 <mvPexLocalBusNumSet+0x64>)
4000438a:	6812      	ldr	r2, [r2, #0]
4000438c:	0624      	lsls	r4, r4, #24
4000438e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
40004392:	ea42 4414 	orr.w	r4, r2, r4, lsr #16
40004396:	b13b      	cbz	r3, 400043a8 <mvPexLocalBusNumSet+0x54>
40004398:	039b      	lsls	r3, r3, #14
4000439a:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
4000439e:	f503 7301 	add.w	r3, r3, #516	; 0x204
400043a2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400043a6:	e000      	b.n	400043aa <mvPexLocalBusNumSet+0x56>
400043a8:	4b03      	ldr	r3, [pc, #12]	; (400043b8 <mvPexLocalBusNumSet+0x64>)
400043aa:	601c      	str	r4, [r3, #0]
400043ac:	2000      	movs	r0, #0
400043ae:	bd10      	pop	{r4, pc}
400043b0:	400119eb 	andmi	r1, r1, fp, ror #19
400043b4:	40011c07 	andmi	r1, r1, r7, lsl #24
400043b8:	d0081a04 	andle	r1, r8, r4, lsl #20

Disassembly of section .text.mvPexLocalDevNumSet:

400043bc <mvPexLocalDevNumSet>:
mvPexLocalDevNumSet():
400043bc:	2800      	cmp	r0, #0
400043be:	d007      	beq.n	400043d0 <mvPexLocalDevNumSet+0x14>
400043c0:	0383      	lsls	r3, r0, #14
400043c2:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
400043c6:	f503 7301 	add.w	r3, r3, #516	; 0x204
400043ca:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400043ce:	e000      	b.n	400043d2 <mvPexLocalDevNumSet+0x16>
400043d0:	4b0a      	ldr	r3, [pc, #40]	; (400043fc <mvPexLocalDevNumSet+0x40>)
400043d2:	681b      	ldr	r3, [r3, #0]
400043d4:	0409      	lsls	r1, r1, #16
400043d6:	f401 11f8 	and.w	r1, r1, #2031616	; 0x1f0000
400043da:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
400043de:	4319      	orrs	r1, r3
400043e0:	b138      	cbz	r0, 400043f2 <mvPexLocalDevNumSet+0x36>
400043e2:	0383      	lsls	r3, r0, #14
400043e4:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
400043e8:	f503 7301 	add.w	r3, r3, #516	; 0x204
400043ec:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400043f0:	e000      	b.n	400043f4 <mvPexLocalDevNumSet+0x38>
400043f2:	4b02      	ldr	r3, [pc, #8]	; (400043fc <mvPexLocalDevNumSet+0x40>)
400043f4:	6019      	str	r1, [r3, #0]
400043f6:	2000      	movs	r0, #0
400043f8:	4770      	bx	lr
400043fa:	bf00      	nop
400043fc:	d0081a04 	andle	r1, r8, r4, lsl #20

Disassembly of section .text.mvPexConfigRead:

40004400 <mvPexConfigRead>:
mvPexConfigRead():
40004400:	2800      	cmp	r0, #0
40004402:	b570      	push	{r4, r5, r6, lr}
40004404:	9c04      	ldr	r4, [sp, #16]
40004406:	d007      	beq.n	40004418 <mvPexConfigRead+0x18>
40004408:	0385      	lsls	r5, r0, #14
4000440a:	f505 3576 	add.w	r5, r5, #251904	; 0x3d800
4000440e:	f505 7501 	add.w	r5, r5, #516	; 0x204
40004412:	f045 4550 	orr.w	r5, r5, #3489660928	; 0xd0000000
40004416:	e000      	b.n	4000441a <mvPexConfigRead+0x1a>
40004418:	4d29      	ldr	r5, [pc, #164]	; (400044c0 <mvPexConfigRead+0xc0>)
4000441a:	682d      	ldr	r5, [r5, #0]
4000441c:	f3c5 2607 	ubfx	r6, r5, #8, #8
40004420:	42b1      	cmp	r1, r6
40004422:	d10a      	bne.n	4000443a <mvPexConfigRead+0x3a>
40004424:	f3c5 4504 	ubfx	r5, r5, #16, #5
40004428:	b925      	cbnz	r5, 40004434 <mvPexConfigRead+0x34>
4000442a:	2a01      	cmp	r2, #1
4000442c:	d005      	beq.n	4000443a <mvPexConfigRead+0x3a>
4000442e:	2a00      	cmp	r2, #0
40004430:	d13f      	bne.n	400044b2 <mvPexConfigRead+0xb2>
40004432:	e002      	b.n	4000443a <mvPexConfigRead+0x3a>
40004434:	b10a      	cbz	r2, 4000443a <mvPexConfigRead+0x3a>
40004436:	42aa      	cmp	r2, r5
40004438:	d13b      	bne.n	400044b2 <mvPexConfigRead+0xb2>
4000443a:	0409      	lsls	r1, r1, #16
4000443c:	f004 05fc 	and.w	r5, r4, #252	; 0xfc
40004440:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
40004444:	f3c4 2403 	ubfx	r4, r4, #8, #4
40004448:	ea41 22c2 	orr.w	r2, r1, r2, lsl #11
4000444c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
40004450:	432b      	orrs	r3, r5
40004452:	ea43 6404 	orr.w	r4, r3, r4, lsl #24
40004456:	b130      	cbz	r0, 40004466 <mvPexConfigRead+0x66>
40004458:	0381      	lsls	r1, r0, #14
4000445a:	f501 3176 	add.w	r1, r1, #251904	; 0x3d800
4000445e:	31f8      	adds	r1, #248	; 0xf8
40004460:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
40004464:	e000      	b.n	40004468 <mvPexConfigRead+0x68>
40004466:	4917      	ldr	r1, [pc, #92]	; (400044c4 <mvPexConfigRead+0xc4>)
40004468:	600c      	str	r4, [r1, #0]
4000446a:	b130      	cbz	r0, 4000447a <mvPexConfigRead+0x7a>
4000446c:	0381      	lsls	r1, r0, #14
4000446e:	f501 3176 	add.w	r1, r1, #251904	; 0x3d800
40004472:	31f8      	adds	r1, #248	; 0xf8
40004474:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
40004478:	e000      	b.n	4000447c <mvPexConfigRead+0x7c>
4000447a:	4912      	ldr	r1, [pc, #72]	; (400044c4 <mvPexConfigRead+0xc4>)
4000447c:	680b      	ldr	r3, [r1, #0]
4000447e:	429c      	cmp	r4, r3
40004480:	d11a      	bne.n	400044b8 <mvPexConfigRead+0xb8>
40004482:	b130      	cbz	r0, 40004492 <mvPexConfigRead+0x92>
40004484:	f100 030f 	add.w	r3, r0, #15
40004488:	039b      	lsls	r3, r3, #14
4000448a:	3304      	adds	r3, #4
4000448c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004490:	e000      	b.n	40004494 <mvPexConfigRead+0x94>
40004492:	4b0d      	ldr	r3, [pc, #52]	; (400044c8 <mvPexConfigRead+0xc8>)
40004494:	681a      	ldr	r2, [r3, #0]
40004496:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
4000449a:	601a      	str	r2, [r3, #0]
4000449c:	b130      	cbz	r0, 400044ac <mvPexConfigRead+0xac>
4000449e:	0380      	lsls	r0, r0, #14
400044a0:	f500 3076 	add.w	r0, r0, #251904	; 0x3d800
400044a4:	30fc      	adds	r0, #252	; 0xfc
400044a6:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
400044aa:	e000      	b.n	400044ae <mvPexConfigRead+0xae>
400044ac:	4807      	ldr	r0, [pc, #28]	; (400044cc <mvPexConfigRead+0xcc>)
400044ae:	6800      	ldr	r0, [r0, #0]
400044b0:	bd70      	pop	{r4, r5, r6, pc}
400044b2:	f04f 30ff 	mov.w	r0, #4294967295
400044b6:	bd70      	pop	{r4, r5, r6, pc}
400044b8:	f04f 30ff 	mov.w	r0, #4294967295
400044bc:	bd70      	pop	{r4, r5, r6, pc}
400044be:	bf00      	nop
400044c0:	d0081a04 	andle	r1, r8, r4, lsl #20
400044c4:	d00818f8 	strdle	r1, [r8], -r8
400044c8:	d0080004 	andle	r0, r8, r4
400044cc:	d00818fc 	strdle	r1, [r8], -ip

Disassembly of section .text.mvHwsPexConfig:

400044d0 <mvHwsPexConfig>:
mvHwsPexConfig():
400044d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400044d4:	b085      	sub	sp, #20
400044d6:	4606      	mov	r6, r0
400044d8:	f000 f99a 	bl	40004810 <mvHwsSerdesGetMaxLane>
400044dc:	2300      	movs	r3, #0
400044de:	4619      	mov	r1, r3
400044e0:	4683      	mov	fp, r0
400044e2:	e022      	b.n	4000452a <mvHwsPexConfig+0x5a>
400044e4:	5cf2      	ldrb	r2, [r6, r3]
400044e6:	2a03      	cmp	r2, #3
400044e8:	d81d      	bhi.n	40004526 <mvHwsPexConfig+0x56>
400044ea:	b129      	cbz	r1, 400044f8 <mvHwsPexConfig+0x28>
400044ec:	18f0      	adds	r0, r6, r3
400044ee:	7880      	ldrb	r0, [r0, #2]
400044f0:	2801      	cmp	r0, #1
400044f2:	d018      	beq.n	40004526 <mvHwsPexConfig+0x56>
400044f4:	2803      	cmp	r0, #3
400044f6:	d016      	beq.n	40004526 <mvHwsPexConfig+0x56>
400044f8:	b132      	cbz	r2, 40004508 <mvHwsPexConfig+0x38>
400044fa:	f102 000f 	add.w	r0, r2, #15
400044fe:	0380      	lsls	r0, r0, #14
40004500:	3060      	adds	r0, #96	; 0x60
40004502:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
40004506:	e000      	b.n	4000450a <mvHwsPexConfig+0x3a>
40004508:	48a4      	ldr	r0, [pc, #656]	; (4000479c <mvHwsPexConfig+0x2cc>)
4000450a:	6800      	ldr	r0, [r0, #0]
4000450c:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
40004510:	f440 0080 	orr.w	r0, r0, #4194304	; 0x400000
40004514:	b12a      	cbz	r2, 40004522 <mvHwsPexConfig+0x52>
40004516:	320f      	adds	r2, #15
40004518:	0392      	lsls	r2, r2, #14
4000451a:	3260      	adds	r2, #96	; 0x60
4000451c:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40004520:	e000      	b.n	40004524 <mvHwsPexConfig+0x54>
40004522:	4a9e      	ldr	r2, [pc, #632]	; (4000479c <mvHwsPexConfig+0x2cc>)
40004524:	6010      	str	r0, [r2, #0]
40004526:	3101      	adds	r1, #1
40004528:	330c      	adds	r3, #12
4000452a:	4559      	cmp	r1, fp
4000452c:	d1da      	bne.n	400044e4 <mvHwsPexConfig+0x14>
4000452e:	4b9c      	ldr	r3, [pc, #624]	; (400047a0 <mvHwsPexConfig+0x2d0>)
40004530:	2200      	movs	r2, #0
40004532:	4611      	mov	r1, r2
40004534:	681b      	ldr	r3, [r3, #0]
40004536:	f023 0303 	bic.w	r3, r3, #3
4000453a:	e01a      	b.n	40004572 <mvHwsPexConfig+0xa2>
4000453c:	5cb0      	ldrb	r0, [r6, r2]
4000453e:	b129      	cbz	r1, 4000454c <mvHwsPexConfig+0x7c>
40004540:	18b4      	adds	r4, r6, r2
40004542:	78a4      	ldrb	r4, [r4, #2]
40004544:	2c01      	cmp	r4, #1
40004546:	d012      	beq.n	4000456e <mvHwsPexConfig+0x9e>
40004548:	2c03      	cmp	r4, #3
4000454a:	d010      	beq.n	4000456e <mvHwsPexConfig+0x9e>
4000454c:	2803      	cmp	r0, #3
4000454e:	d80e      	bhi.n	4000456e <mvHwsPexConfig+0x9e>
40004550:	e8df f000 	tbb	[pc, r0]
40004554:	0b080502 	bleq	40205964 <startIf+0x1e4f8c>
40004558:	f043 0301 	orr.w	r3, r3, #1
4000455c:	e007      	b.n	4000456e <mvHwsPexConfig+0x9e>
4000455e:	f043 0302 	orr.w	r3, r3, #2
40004562:	e004      	b.n	4000456e <mvHwsPexConfig+0x9e>
40004564:	f043 0304 	orr.w	r3, r3, #4
40004568:	e001      	b.n	4000456e <mvHwsPexConfig+0x9e>
4000456a:	f043 0308 	orr.w	r3, r3, #8
4000456e:	3101      	adds	r1, #1
40004570:	320c      	adds	r2, #12
40004572:	4559      	cmp	r1, fp
40004574:	d1e2      	bne.n	4000453c <mvHwsPexConfig+0x6c>
40004576:	4a8a      	ldr	r2, [pc, #552]	; (400047a0 <mvHwsPexConfig+0x2d0>)
40004578:	f04f 0900 	mov.w	r9, #0
4000457c:	4889      	ldr	r0, [pc, #548]	; (400047a4 <mvHwsPexConfig+0x2d4>)
4000457e:	46b2      	mov	sl, r6
40004580:	464d      	mov	r5, r9
40004582:	6013      	str	r3, [r2, #0]
40004584:	f00c f94e 	bl	40010824 <__udelay>
40004588:	e0e3      	b.n	40004752 <mvHwsPexConfig+0x282>
4000458a:	f89a 4000 	ldrb.w	r4, [sl]
4000458e:	2c03      	cmp	r4, #3
40004590:	f200 80d9 	bhi.w	40004746 <mvHwsPexConfig+0x276>
40004594:	f1b9 0f00 	cmp.w	r9, #0
40004598:	d007      	beq.n	400045aa <mvHwsPexConfig+0xda>
4000459a:	f89a 3002 	ldrb.w	r3, [sl, #2]
4000459e:	2b01      	cmp	r3, #1
400045a0:	f000 80d1 	beq.w	40004746 <mvHwsPexConfig+0x276>
400045a4:	2b03      	cmp	r3, #3
400045a6:	f000 80ce 	beq.w	40004746 <mvHwsPexConfig+0x276>
400045aa:	b13c      	cbz	r4, 400045bc <mvHwsPexConfig+0xec>
400045ac:	03a3      	lsls	r3, r4, #14
400045ae:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
400045b2:	f503 7319 	add.w	r3, r3, #612	; 0x264
400045b6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400045ba:	e000      	b.n	400045be <mvHwsPexConfig+0xee>
400045bc:	4b7a      	ldr	r3, [pc, #488]	; (400047a8 <mvHwsPexConfig+0x2d8>)
400045be:	681b      	ldr	r3, [r3, #0]
400045c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
400045c4:	2b7e      	cmp	r3, #126	; 0x7e
400045c6:	f040 80b4 	bne.w	40004732 <mvHwsPexConfig+0x262>
400045ca:	f105 0801 	add.w	r8, r5, #1
400045ce:	b134      	cbz	r4, 400045de <mvHwsPexConfig+0x10e>
400045d0:	f104 030f 	add.w	r3, r4, #15
400045d4:	039b      	lsls	r3, r3, #14
400045d6:	336c      	adds	r3, #108	; 0x6c
400045d8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400045dc:	e000      	b.n	400045e0 <mvHwsPexConfig+0x110>
400045de:	4b73      	ldr	r3, [pc, #460]	; (400047ac <mvHwsPexConfig+0x2dc>)
400045e0:	a803      	add	r0, sp, #12
400045e2:	681f      	ldr	r7, [r3, #0]
400045e4:	f00c fd8a 	bl	400110fc <mvSysEnvReadPcieGenSetting>
400045e8:	b988      	cbnz	r0, 4000460e <mvHwsPexConfig+0x13e>
400045ea:	9b03      	ldr	r3, [sp, #12]
400045ec:	b17b      	cbz	r3, 4000460e <mvHwsPexConfig+0x13e>
400045ee:	f027 0702 	bic.w	r7, r7, #2
400045f2:	b134      	cbz	r4, 40004602 <mvHwsPexConfig+0x132>
400045f4:	f104 030f 	add.w	r3, r4, #15
400045f8:	039b      	lsls	r3, r3, #14
400045fa:	336c      	adds	r3, #108	; 0x6c
400045fc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004600:	e000      	b.n	40004604 <mvHwsPexConfig+0x134>
40004602:	4b6a      	ldr	r3, [pc, #424]	; (400047ac <mvHwsPexConfig+0x2dc>)
40004604:	601f      	str	r7, [r3, #0]
40004606:	4621      	mov	r1, r4
40004608:	4869      	ldr	r0, [pc, #420]	; (400047b0 <mvHwsPexConfig+0x2e0>)
4000460a:	f00c faa7 	bl	40010b5c <mvPrintf>
4000460e:	f007 070f 	and.w	r7, r7, #15
40004612:	2f02      	cmp	r7, #2
40004614:	f040 8098 	bne.w	40004748 <mvHwsPexConfig+0x278>
40004618:	b134      	cbz	r4, 40004628 <mvHwsPexConfig+0x158>
4000461a:	f104 030f 	add.w	r3, r4, #15
4000461e:	039b      	lsls	r3, r3, #14
40004620:	3370      	adds	r3, #112	; 0x70
40004622:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004626:	e000      	b.n	4000462a <mvHwsPexConfig+0x15a>
40004628:	4b62      	ldr	r3, [pc, #392]	; (400047b4 <mvHwsPexConfig+0x2e4>)
4000462a:	681f      	ldr	r7, [r3, #0]
4000462c:	f3c7 4703 	ubfx	r7, r7, #16, #4
40004630:	2f01      	cmp	r7, #1
40004632:	f040 8089 	bne.w	40004748 <mvHwsPexConfig+0x278>
40004636:	4629      	mov	r1, r5
40004638:	4620      	mov	r0, r4
4000463a:	f7ff fe8b 	bl	40004354 <mvPexLocalBusNumSet>
4000463e:	4639      	mov	r1, r7
40004640:	4620      	mov	r0, r4
40004642:	f7ff febb 	bl	400043bc <mvPexLocalDevNumSet>
40004646:	485c      	ldr	r0, [pc, #368]	; (400047b8 <mvHwsPexConfig+0x2e8>)
40004648:	f7fe fd90 	bl	4000316c <putstring>
4000464c:	2200      	movs	r2, #0
4000464e:	2334      	movs	r3, #52	; 0x34
40004650:	4620      	mov	r0, r4
40004652:	9300      	str	r3, [sp, #0]
40004654:	4629      	mov	r1, r5
40004656:	4613      	mov	r3, r2
40004658:	f7ff fed2 	bl	40004400 <mvPexConfigRead>
4000465c:	b2c7      	uxtb	r7, r0
4000465e:	2fff      	cmp	r7, #255	; 0xff
40004660:	d109      	bne.n	40004676 <mvHwsPexConfig+0x1a6>
40004662:	e071      	b.n	40004748 <mvHwsPexConfig+0x278>
40004664:	2200      	movs	r2, #0
40004666:	4620      	mov	r0, r4
40004668:	4629      	mov	r1, r5
4000466a:	9700      	str	r7, [sp, #0]
4000466c:	4613      	mov	r3, r2
4000466e:	f7ff fec7 	bl	40004400 <mvPexConfigRead>
40004672:	f3c0 2707 	ubfx	r7, r0, #8, #8
40004676:	2200      	movs	r2, #0
40004678:	4620      	mov	r0, r4
4000467a:	4629      	mov	r1, r5
4000467c:	9700      	str	r7, [sp, #0]
4000467e:	4613      	mov	r3, r2
40004680:	f7ff febe 	bl	40004400 <mvPexConfigRead>
40004684:	b2c0      	uxtb	r0, r0
40004686:	2810      	cmp	r0, #16
40004688:	d1ec      	bne.n	40004664 <mvHwsPexConfig+0x194>
4000468a:	2200      	movs	r2, #0
4000468c:	4620      	mov	r0, r4
4000468e:	4629      	mov	r1, r5
40004690:	370c      	adds	r7, #12
40004692:	4613      	mov	r3, r2
40004694:	9700      	str	r7, [sp, #0]
40004696:	f7ff feb3 	bl	40004400 <mvPexConfigRead>
4000469a:	f000 000f 	and.w	r0, r0, #15
4000469e:	2801      	cmp	r0, #1
400046a0:	d93c      	bls.n	4000471c <mvHwsPexConfig+0x24c>
400046a2:	b134      	cbz	r4, 400046b2 <mvHwsPexConfig+0x1e2>
400046a4:	f104 030f 	add.w	r3, r4, #15
400046a8:	039b      	lsls	r3, r3, #14
400046aa:	3390      	adds	r3, #144	; 0x90
400046ac:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400046b0:	e000      	b.n	400046b4 <mvHwsPexConfig+0x1e4>
400046b2:	4b42      	ldr	r3, [pc, #264]	; (400047bc <mvHwsPexConfig+0x2ec>)
400046b4:	681a      	ldr	r2, [r3, #0]
400046b6:	f022 0203 	bic.w	r2, r2, #3
400046ba:	f042 0242 	orr.w	r2, r2, #66	; 0x42
400046be:	b134      	cbz	r4, 400046ce <mvHwsPexConfig+0x1fe>
400046c0:	f104 030f 	add.w	r3, r4, #15
400046c4:	039b      	lsls	r3, r3, #14
400046c6:	3390      	adds	r3, #144	; 0x90
400046c8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400046cc:	e000      	b.n	400046d0 <mvHwsPexConfig+0x200>
400046ce:	4b3b      	ldr	r3, [pc, #236]	; (400047bc <mvHwsPexConfig+0x2ec>)
400046d0:	601a      	str	r2, [r3, #0]
400046d2:	b13c      	cbz	r4, 400046e4 <mvHwsPexConfig+0x214>
400046d4:	f104 030f 	add.w	r3, r4, #15
400046d8:	039b      	lsls	r3, r3, #14
400046da:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
400046de:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400046e2:	e000      	b.n	400046e6 <mvHwsPexConfig+0x216>
400046e4:	4b36      	ldr	r3, [pc, #216]	; (400047c0 <mvHwsPexConfig+0x2f0>)
400046e6:	681a      	ldr	r2, [r3, #0]
400046e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
400046ec:	b13c      	cbz	r4, 400046fe <mvHwsPexConfig+0x22e>
400046ee:	f104 030f 	add.w	r3, r4, #15
400046f2:	039b      	lsls	r3, r3, #14
400046f4:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
400046f8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400046fc:	e000      	b.n	40004700 <mvHwsPexConfig+0x230>
400046fe:	4b30      	ldr	r3, [pc, #192]	; (400047c0 <mvHwsPexConfig+0x2f0>)
40004700:	601a      	str	r2, [r3, #0]
40004702:	f242 7010 	movw	r0, #10000	; 0x2710
40004706:	f00c f88d 	bl	40010824 <__udelay>
4000470a:	482e      	ldr	r0, [pc, #184]	; (400047c4 <mvHwsPexConfig+0x2f4>)
4000470c:	f7fe fd2e 	bl	4000316c <putstring>
40004710:	4620      	mov	r0, r4
40004712:	2101      	movs	r1, #1
40004714:	f7fe fd2b 	bl	4000316e <putdata>
40004718:	482b      	ldr	r0, [pc, #172]	; (400047c8 <mvHwsPexConfig+0x2f8>)
4000471a:	e007      	b.n	4000472c <mvHwsPexConfig+0x25c>
4000471c:	4829      	ldr	r0, [pc, #164]	; (400047c4 <mvHwsPexConfig+0x2f4>)
4000471e:	f7fe fd25 	bl	4000316c <putstring>
40004722:	4620      	mov	r0, r4
40004724:	2101      	movs	r1, #1
40004726:	f7fe fd22 	bl	4000316e <putdata>
4000472a:	4828      	ldr	r0, [pc, #160]	; (400047cc <mvHwsPexConfig+0x2fc>)
4000472c:	f7fe fd1e 	bl	4000316c <putstring>
40004730:	e00a      	b.n	40004748 <mvHwsPexConfig+0x278>
40004732:	4824      	ldr	r0, [pc, #144]	; (400047c4 <mvHwsPexConfig+0x2f4>)
40004734:	f7fe fd1a 	bl	4000316c <putstring>
40004738:	4620      	mov	r0, r4
4000473a:	2101      	movs	r1, #1
4000473c:	f7fe fd17 	bl	4000316e <putdata>
40004740:	4823      	ldr	r0, [pc, #140]	; (400047d0 <mvHwsPexConfig+0x300>)
40004742:	f7fe fd13 	bl	4000316c <putstring>
40004746:	46a8      	mov	r8, r5
40004748:	f109 0901 	add.w	r9, r9, #1
4000474c:	f10a 0a0c 	add.w	sl, sl, #12
40004750:	4645      	mov	r5, r8
40004752:	45d9      	cmp	r9, fp
40004754:	f47f af19 	bne.w	4000458a <mvHwsPexConfig+0xba>
40004758:	f00c fc0a 	bl	40010f70 <mvSysEnvModelGet>
4000475c:	2300      	movs	r3, #0
4000475e:	4619      	mov	r1, r3
40004760:	0400      	lsls	r0, r0, #16
40004762:	e03d      	b.n	400047e0 <mvHwsPexConfig+0x310>
40004764:	5cf2      	ldrb	r2, [r6, r3]
40004766:	2a03      	cmp	r2, #3
40004768:	d838      	bhi.n	400047dc <mvHwsPexConfig+0x30c>
4000476a:	b129      	cbz	r1, 40004778 <mvHwsPexConfig+0x2a8>
4000476c:	18f4      	adds	r4, r6, r3
4000476e:	78a4      	ldrb	r4, [r4, #2]
40004770:	2c01      	cmp	r4, #1
40004772:	d033      	beq.n	400047dc <mvHwsPexConfig+0x30c>
40004774:	2c03      	cmp	r4, #3
40004776:	d031      	beq.n	400047dc <mvHwsPexConfig+0x30c>
40004778:	b12a      	cbz	r2, 40004786 <mvHwsPexConfig+0x2b6>
4000477a:	f102 040f 	add.w	r4, r2, #15
4000477e:	03a4      	lsls	r4, r4, #14
40004780:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
40004784:	e000      	b.n	40004788 <mvHwsPexConfig+0x2b8>
40004786:	4c13      	ldr	r4, [pc, #76]	; (400047d4 <mvHwsPexConfig+0x304>)
40004788:	6824      	ldr	r4, [r4, #0]
4000478a:	b2a4      	uxth	r4, r4
4000478c:	4304      	orrs	r4, r0
4000478e:	b31a      	cbz	r2, 400047d8 <mvHwsPexConfig+0x308>
40004790:	320f      	adds	r2, #15
40004792:	0392      	lsls	r2, r2, #14
40004794:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40004798:	e01f      	b.n	400047da <mvHwsPexConfig+0x30a>
4000479a:	bf00      	nop
4000479c:	d0080060 	andle	r0, r8, r0, rrx
400047a0:	d0018204 	andle	r8, r1, r4, lsl #4
400047a4:	000249f0 	strdeq	r4, [r2], -r0
400047a8:	d0081a64 	andle	r1, r8, r4, ror #20
400047ac:	d008006c 	andle	r0, r8, ip, rrx
400047b0:	40011a17 	andmi	r1, r1, r7, lsl sl
400047b4:	d0080070 	andle	r0, r8, r0, ror r0
400047b8:	40011a30 	andmi	r1, r1, r0, lsr sl
400047bc:	d0080090 	mulle	r8, r0, r0
400047c0:	d0081a00 	andle	r1, r8, r0, lsl #20
400047c4:	40011a5c 	andmi	r1, r1, ip, asr sl
400047c8:	40011a67 	andmi	r1, r1, r7, ror #20
400047cc:	40011a9d 	mulmi	r1, sp, sl
400047d0:	40011aad 	andmi	r1, r1, sp, lsr #21
400047d4:	d0080000 	andle	r0, r8, r0
400047d8:	4a04      	ldr	r2, [pc, #16]	; (400047ec <mvHwsPexConfig+0x31c>)
400047da:	6014      	str	r4, [r2, #0]
400047dc:	3101      	adds	r1, #1
400047de:	330c      	adds	r3, #12
400047e0:	4559      	cmp	r1, fp
400047e2:	d1bf      	bne.n	40004764 <mvHwsPexConfig+0x294>
400047e4:	2000      	movs	r0, #0
400047e6:	b005      	add	sp, #20
400047e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400047ec:	d0080000 	andle	r0, r8, r0

Disassembly of section .text.mvHwsSerdesSeqInit:

400047f0 <mvHwsSerdesSeqInit>:
mvHwsSerdesSeqInit():
400047f0:	b508      	push	{r3, lr}
400047f2:	f7fe fe2f 	bl	40003454 <mvHwsSerdesSeqDbInit>
400047f6:	2800      	cmp	r0, #0
400047f8:	d003      	beq.n	40004802 <mvHwsSerdesSeqInit+0x12>
400047fa:	4802      	ldr	r0, [pc, #8]	; (40004804 <mvHwsSerdesSeqInit+0x14>)
400047fc:	f00c f9ae 	bl	40010b5c <mvPrintf>
40004800:	2001      	movs	r0, #1
40004802:	bd08      	pop	{r3, pc}
40004804:	40011ac1 	andmi	r1, r1, r1, asr #21

Disassembly of section .text.mvSerdesPowerUpCtrlExt:

40004808 <mvSerdesPowerUpCtrlExt>:
mvSerdesPowerUpCtrlExt():
40004808:	2010      	movs	r0, #16
4000480a:	4770      	bx	lr

Disassembly of section .text.mvHwsSerdesSiliconRefClockGet:

4000480c <mvHwsSerdesSiliconRefClockGet>:
mvHwsSerdesSiliconRefClockGet():
4000480c:	2000      	movs	r0, #0
4000480e:	4770      	bx	lr

Disassembly of section .text.mvHwsSerdesGetMaxLane:

40004810 <mvHwsSerdesGetMaxLane>:
mvHwsSerdesGetMaxLane():
40004810:	b508      	push	{r3, lr}
40004812:	f00c fc2d 	bl	40011070 <mvSysEnvDeviceIdGet>
40004816:	280a      	cmp	r0, #10
40004818:	d80e      	bhi.n	40004838 <mvHwsSerdesGetMaxLane+0x28>
4000481a:	2301      	movs	r3, #1
4000481c:	fa03 f000 	lsl.w	r0, r3, r0
40004820:	f240 6304 	movw	r3, #1540	; 0x604
40004824:	4003      	ands	r3, r0
40004826:	b95b      	cbnz	r3, 40004840 <mvHwsSerdesGetMaxLane+0x30>
40004828:	f010 0f0a 	tst.w	r0, #10
4000482c:	d102      	bne.n	40004834 <mvHwsSerdesGetMaxLane+0x24>
4000482e:	07c3      	lsls	r3, r0, #31
40004830:	d408      	bmi.n	40004844 <mvHwsSerdesGetMaxLane+0x34>
40004832:	e001      	b.n	40004838 <mvHwsSerdesGetMaxLane+0x28>
40004834:	2006      	movs	r0, #6
40004836:	bd08      	pop	{r3, pc}
40004838:	4803      	ldr	r0, [pc, #12]	; (40004848 <mvHwsSerdesGetMaxLane+0x38>)
4000483a:	4904      	ldr	r1, [pc, #16]	; (4000484c <mvHwsSerdesGetMaxLane+0x3c>)
4000483c:	f00c f98e 	bl	40010b5c <mvPrintf>
40004840:	2004      	movs	r0, #4
40004842:	bd08      	pop	{r3, pc}
40004844:	2005      	movs	r0, #5
40004846:	bd08      	pop	{r3, pc}
40004848:	40011af8 	strdmi	r1, [r1], -r8
4000484c:	40014594 	mulmi	r1, r4, r5

Disassembly of section .text.mvHwsIsSerdesActive:

40004850 <mvHwsIsSerdesActive>:
mvHwsIsSerdesActive():
40004850:	b538      	push	{r3, r4, r5, lr}
40004852:	4605      	mov	r5, r0
40004854:	f00c fc0c 	bl	40011070 <mvSysEnvDeviceIdGet>
40004858:	1e04      	subs	r4, r0, #0
4000485a:	d107      	bne.n	4000486c <mvHwsIsSerdesActive+0x1c>
4000485c:	2d04      	cmp	r5, #4
4000485e:	d105      	bne.n	4000486c <mvHwsIsSerdesActive+0x1c>
40004860:	480b      	ldr	r0, [pc, #44]	; (40004890 <mvHwsIsSerdesActive+0x40>)
40004862:	490c      	ldr	r1, [pc, #48]	; (40004894 <mvHwsIsSerdesActive+0x44>)
40004864:	f00c f97a 	bl	40010b5c <mvPrintf>
40004868:	4620      	mov	r0, r4
4000486a:	bd38      	pop	{r3, r4, r5, pc}
4000486c:	f00c fc00 	bl	40011070 <mvSysEnvDeviceIdGet>
40004870:	b908      	cbnz	r0, 40004876 <mvHwsIsSerdesActive+0x26>
40004872:	2d05      	cmp	r5, #5
40004874:	d008      	beq.n	40004888 <mvHwsIsSerdesActive+0x38>
40004876:	f7ff ffcb 	bl	40004810 <mvHwsSerdesGetMaxLane>
4000487a:	4285      	cmp	r5, r0
4000487c:	d206      	bcs.n	4000488c <mvHwsIsSerdesActive+0x3c>
4000487e:	2d06      	cmp	r5, #6
40004880:	bf8c      	ite	hi
40004882:	2000      	movhi	r0, #0
40004884:	2001      	movls	r0, #1
40004886:	bd38      	pop	{r3, r4, r5, pc}
40004888:	2001      	movs	r0, #1
4000488a:	bd38      	pop	{r3, r4, r5, pc}
4000488c:	2000      	movs	r0, #0
4000488e:	bd38      	pop	{r3, r4, r5, pc}
40004890:	40011b23 	andmi	r1, r1, r3, lsr #22
40004894:	400145aa 	andmi	r4, r1, sl, lsr #11

Disassembly of section .text.mvHwsGetExtBaseAddr:

40004898 <mvHwsGetExtBaseAddr>:
mvHwsGetExtBaseAddr():
40004898:	6019      	str	r1, [r3, #0]
4000489a:	2000      	movs	r0, #0
4000489c:	9b00      	ldr	r3, [sp, #0]
4000489e:	601a      	str	r2, [r3, #0]
400048a0:	4770      	bx	lr

Disassembly of section .text.mvHwsSerdesGetPhySelectorVal:

400048a4 <mvHwsSerdesGetPhySelectorVal>:
mvHwsSerdesGetPhySelectorVal():
400048a4:	2915      	cmp	r1, #21
400048a6:	b538      	push	{r3, r4, r5, lr}
400048a8:	4604      	mov	r4, r0
400048aa:	460d      	mov	r5, r1
400048ac:	d80a      	bhi.n	400048c4 <mvHwsSerdesGetPhySelectorVal+0x20>
400048ae:	f7fe fd03 	bl	400032b8 <mvHwsCtrlSerdesRevGet>
400048b2:	2307      	movs	r3, #7
400048b4:	fb03 4405 	mla	r4, r3, r5, r4
400048b8:	b908      	cbnz	r0, 400048be <mvHwsSerdesGetPhySelectorVal+0x1a>
400048ba:	4b03      	ldr	r3, [pc, #12]	; (400048c8 <mvHwsSerdesGetPhySelectorVal+0x24>)
400048bc:	e000      	b.n	400048c0 <mvHwsSerdesGetPhySelectorVal+0x1c>
400048be:	4b03      	ldr	r3, [pc, #12]	; (400048cc <mvHwsSerdesGetPhySelectorVal+0x28>)
400048c0:	5d18      	ldrb	r0, [r3, r4]
400048c2:	bd38      	pop	{r3, r4, r5, pc}
400048c4:	20ff      	movs	r0, #255	; 0xff
400048c6:	bd38      	pop	{r3, r4, r5, pc}
400048c8:	4001682c 	andmi	r6, r1, ip, lsr #16
400048cc:	40016550 	andmi	r6, r1, r0, asr r5

Disassembly of section .text.mvHwsGetPhysicalSerdesNum:

400048d0 <mvHwsGetPhysicalSerdesNum>:
mvHwsGetPhysicalSerdesNum():
400048d0:	2804      	cmp	r0, #4
400048d2:	b508      	push	{r3, lr}
400048d4:	d105      	bne.n	400048e2 <mvHwsGetPhysicalSerdesNum+0x12>
400048d6:	f00c fbcb 	bl	40011070 <mvSysEnvDeviceIdGet>
400048da:	2800      	cmp	r0, #0
400048dc:	bf14      	ite	ne
400048de:	2004      	movne	r0, #4
400048e0:	2005      	moveq	r0, #5
400048e2:	bd08      	pop	{r3, pc}

Disassembly of section .text.loadTopologyCustomer:

400048e4 <loadTopologyCustomer>:
loadTopologyCustomer():
400048e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
400048e6:	4607      	mov	r7, r0
400048e8:	f00c fa20 	bl	40010d2c <mvBoardIdGet>
400048ec:	f00c fa67 	bl	40010dbe <mvBoardIdIndexGet>
400048f0:	2554      	movs	r5, #84	; 0x54
400048f2:	2600      	movs	r6, #0
400048f4:	4604      	mov	r4, r0
400048f6:	4814      	ldr	r0, [pc, #80]	; (40004948 <loadTopologyCustomer+0x64>)
400048f8:	f7fe fc38 	bl	4000316c <putstring>
400048fc:	4b13      	ldr	r3, [pc, #76]	; (4000494c <loadTopologyCustomer+0x68>)
400048fe:	fb05 3504 	mla	r5, r5, r4, r3
40004902:	463c      	mov	r4, r7
40004904:	e014      	b.n	40004930 <loadTopologyCustomer+0x4c>
40004906:	f815 3c0a 	ldrb.w	r3, [r5, #-10]
4000490a:	3601      	adds	r6, #1
4000490c:	f804 3c0a 	strb.w	r3, [r4, #-10]
40004910:	f815 3c0b 	ldrb.w	r3, [r5, #-11]
40004914:	f804 3c0b 	strb.w	r3, [r4, #-11]
40004918:	f815 3c0c 	ldrb.w	r3, [r5, #-12]
4000491c:	f804 3c0c 	strb.w	r3, [r4, #-12]
40004920:	f855 3c08 	ldr.w	r3, [r5, #-8]
40004924:	f844 3c08 	str.w	r3, [r4, #-8]
40004928:	f855 3c04 	ldr.w	r3, [r5, #-4]
4000492c:	f844 3c04 	str.w	r3, [r4, #-4]
40004930:	f7ff ff6e 	bl	40004810 <mvHwsSerdesGetMaxLane>
40004934:	350c      	adds	r5, #12
40004936:	340c      	adds	r4, #12
40004938:	4286      	cmp	r6, r0
4000493a:	d3e4      	bcc.n	40004906 <loadTopologyCustomer+0x22>
4000493c:	4638      	mov	r0, r7
4000493e:	f7ff f885 	bl	40003a4c <updateUsb3DeviceConfig>
40004942:	2000      	movs	r0, #0
40004944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40004946:	bf00      	nop
40004948:	40011b54 	andmi	r1, r1, r4, asr fp
4000494c:	400168c8 	andmi	r6, r1, r8, asr #17

Disassembly of section .text.ddr3GetTopologyMap:

40004950 <ddr3GetTopologyMap>:
ddr3GetTopologyMap():
40004950:	b538      	push	{r3, r4, r5, lr}
40004952:	4605      	mov	r5, r0
40004954:	f00c f9ea 	bl	40010d2c <mvBoardIdGet>
40004958:	f00c fa31 	bl	40010dbe <mvBoardIdIndexGet>
4000495c:	4604      	mov	r4, r0
4000495e:	4809      	ldr	r0, [pc, #36]	; (40004984 <ddr3GetTopologyMap+0x34>)
40004960:	4621      	mov	r1, r4
40004962:	f00c f8fb 	bl	40010b5c <mvPrintf>
40004966:	2c47      	cmp	r4, #71	; 0x47
40004968:	d806      	bhi.n	40004978 <ddr3GetTopologyMap+0x28>
4000496a:	4b07      	ldr	r3, [pc, #28]	; (40004988 <ddr3GetTopologyMap+0x38>)
4000496c:	2260      	movs	r2, #96	; 0x60
4000496e:	2000      	movs	r0, #0
40004970:	fb02 3404 	mla	r4, r2, r4, r3
40004974:	602c      	str	r4, [r5, #0]
40004976:	bd38      	pop	{r3, r4, r5, pc}
40004978:	4804      	ldr	r0, [pc, #16]	; (4000498c <ddr3GetTopologyMap+0x3c>)
4000497a:	4621      	mov	r1, r4
4000497c:	f00c f8ee 	bl	40010b5c <mvPrintf>
40004980:	2010      	movs	r0, #16
40004982:	bd38      	pop	{r3, r4, r5, pc}
40004984:	40011b6a 	andmi	r1, r1, sl, ror #22
40004988:	40016a48 	andmi	r6, r1, r8, asr #20
4000498c:	40011b8c 	andmi	r1, r1, ip, lsl #23

Disassembly of section .text.ddr3LoadTopologyMap:

40004990 <ddr3LoadTopologyMap>:
ddr3LoadTopologyMap():
40004990:	b513      	push	{r0, r1, r4, lr}
40004992:	a802      	add	r0, sp, #8
40004994:	2300      	movs	r3, #0
40004996:	f840 3d04 	str.w	r3, [r0, #-4]!
4000499a:	f7ff ffd9 	bl	40004950 <ddr3GetTopologyMap>
4000499e:	1e04      	subs	r4, r0, #0
400049a0:	d007      	beq.n	400049b2 <ddr3LoadTopologyMap+0x22>
400049a2:	4806      	ldr	r0, [pc, #24]	; (400049bc <ddr3LoadTopologyMap+0x2c>)
400049a4:	4621      	mov	r1, r4
400049a6:	4a06      	ldr	r2, [pc, #24]	; (400049c0 <ddr3LoadTopologyMap+0x30>)
400049a8:	f240 2359 	movw	r3, #601	; 0x259
400049ac:	f00c f8d6 	bl	40010b5c <mvPrintf>
400049b0:	e002      	b.n	400049b8 <ddr3LoadTopologyMap+0x28>
400049b2:	9901      	ldr	r1, [sp, #4]
400049b4:	f008 fed0 	bl	4000d758 <ddr3TipSetTopologyMap>
400049b8:	4620      	mov	r0, r4
400049ba:	bd1c      	pop	{r2, r3, r4, pc}
400049bc:	40011c09 	andmi	r1, r1, r9, lsl #24
400049c0:	40011c26 	andmi	r1, r1, r6, lsr #24

Disassembly of section .text.ddr3NewTipDlbConfig:

400049c4 <ddr3NewTipDlbConfig>:
ddr3NewTipDlbConfig():
400049c4:	b508      	push	{r3, lr}
400049c6:	f00c fb8b 	bl	400110e0 <mvSysEnvDlbConfigPtrGet>
400049ca:	e004      	b.n	400049d6 <ddr3NewTipDlbConfig+0x12>
400049cc:	f850 2c04 	ldr.w	r2, [r0, #-4]
400049d0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400049d4:	601a      	str	r2, [r3, #0]
400049d6:	f850 3b08 	ldr.w	r3, [r0], #8
400049da:	2b00      	cmp	r3, #0
400049dc:	d1f6      	bne.n	400049cc <ddr3NewTipDlbConfig+0x8>
400049de:	4b03      	ldr	r3, [pc, #12]	; (400049ec <ddr3NewTipDlbConfig+0x28>)
400049e0:	681a      	ldr	r2, [r3, #0]
400049e2:	f042 025d 	orr.w	r2, r2, #93	; 0x5d
400049e6:	601a      	str	r2, [r3, #0]
400049e8:	bd08      	pop	{r3, pc}
400049ea:	bf00      	nop
400049ec:	d0001700 	andle	r1, r0, r0, lsl #14

Disassembly of section .text.ddr3GetBusWidth:

400049f0 <ddr3GetBusWidth>:
ddr3GetBusWidth():
400049f0:	4b03      	ldr	r3, [pc, #12]	; (40004a00 <ddr3GetBusWidth+0x10>)
400049f2:	681b      	ldr	r3, [r3, #0]
400049f4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
400049f8:	bf14      	ite	ne
400049fa:	2020      	movne	r0, #32
400049fc:	2010      	moveq	r0, #16
400049fe:	4770      	bx	lr
40004a00:	d0001400 	andle	r1, r0, r0, lsl #8

Disassembly of section .text.ddr3GetDeviceWidth:

40004a04 <ddr3GetDeviceWidth>:
ddr3GetDeviceWidth():
40004a04:	4b05      	ldr	r3, [pc, #20]	; (40004a1c <ddr3GetDeviceWidth+0x18>)
40004a06:	2203      	movs	r2, #3
40004a08:	0080      	lsls	r0, r0, #2
40004a0a:	fa02 f200 	lsl.w	r2, r2, r0
40004a0e:	681b      	ldr	r3, [r3, #0]
40004a10:	4013      	ands	r3, r2
40004a12:	40c3      	lsrs	r3, r0
40004a14:	bf14      	ite	ne
40004a16:	2010      	movne	r0, #16
40004a18:	2008      	moveq	r0, #8
40004a1a:	4770      	bx	lr
40004a1c:	d0001410 	andle	r1, r0, r0, lsl r4

Disassembly of section .text.ddr3GetDeviceSize:

40004a20 <ddr3GetDeviceSize>:
ddr3GetDeviceSize():
40004a20:	4b19      	ldr	r3, [pc, #100]	; (40004a88 <ddr3GetDeviceSize+0x68>)
40004a22:	0081      	lsls	r1, r0, #2
40004a24:	3102      	adds	r1, #2
40004a26:	b510      	push	{r4, lr}
40004a28:	4604      	mov	r4, r0
40004a2a:	681a      	ldr	r2, [r3, #0]
40004a2c:	f100 0314 	add.w	r3, r0, #20
40004a30:	fa22 f303 	lsr.w	r3, r2, r3
40004a34:	fa22 f201 	lsr.w	r2, r2, r1
40004a38:	f003 0301 	and.w	r3, r3, #1
40004a3c:	f002 0203 	and.w	r2, r2, #3
40004a40:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
40004a44:	2b05      	cmp	r3, #5
40004a46:	d810      	bhi.n	40004a6a <ddr3GetDeviceSize+0x4a>
40004a48:	e8df f003 	tbb	[pc, r3]
40004a4c:	061b0f03 	ldreq	r0, [fp], -r3, lsl #30
40004a50:	f04f0c09 			; <UNDEFINED> instruction: 0xf04f0c09
40004a54:	4080      	lsls	r0, r0
40004a56:	bd10      	pop	{r4, pc}
40004a58:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
40004a5c:	bd10      	pop	{r4, pc}
40004a5e:	f04f 4081 	mov.w	r0, #1082130432	; 0x40800000
40004a62:	bd10      	pop	{r4, pc}
40004a64:	f04f 4082 	mov.w	r0, #1090519040	; 0x41000000
40004a68:	bd10      	pop	{r4, pc}
40004a6a:	4808      	ldr	r0, [pc, #32]	; (40004a8c <ddr3GetDeviceSize+0x6c>)
40004a6c:	f7fe fb7e 	bl	4000316c <putstring>
40004a70:	4620      	mov	r0, r4
40004a72:	2101      	movs	r1, #1
40004a74:	f7fe fb7b 	bl	4000316e <putdata>
40004a78:	4805      	ldr	r0, [pc, #20]	; (40004a90 <ddr3GetDeviceSize+0x70>)
40004a7a:	f7fe fb77 	bl	4000316c <putstring>
40004a7e:	4805      	ldr	r0, [pc, #20]	; (40004a94 <ddr3GetDeviceSize+0x74>)
40004a80:	bd10      	pop	{r4, pc}
40004a82:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
40004a86:	bd10      	pop	{r4, pc}
40004a88:	d0001410 	andle	r1, r0, r0, lsl r4
40004a8c:	40011c38 	andmi	r1, r1, r8, lsr ip
40004a90:	40011c07 	andmi	r1, r1, r7, lsl #24
40004a94:	3c23d70a 	stccc	7, cr13, [r3], #-40	; 0xffffffd8

Disassembly of section .text.ddr3CalcMemCsSize:

40004a98 <ddr3CalcMemCsSize>:
ddr3CalcMemCsSize():
40004a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
40004a9c:	460c      	mov	r4, r1
40004a9e:	4606      	mov	r6, r0
40004aa0:	f7ff ffa6 	bl	400049f0 <ddr3GetBusWidth>
40004aa4:	4680      	mov	r8, r0
40004aa6:	4630      	mov	r0, r6
40004aa8:	f7ff ffac 	bl	40004a04 <ddr3GetDeviceWidth>
40004aac:	4607      	mov	r7, r0
40004aae:	4630      	mov	r0, r6
40004ab0:	f7ff ffb6 	bl	40004a20 <ddr3GetDeviceSize>
40004ab4:	4639      	mov	r1, r7
40004ab6:	4605      	mov	r5, r0
40004ab8:	4640      	mov	r0, r8
40004aba:	f7fd edf0 	blx	4000269c <__aeabi_uidiv>
40004abe:	f7fe e8e4 	blx	40002c88 <__aeabi_ui2f>
40004ac2:	4629      	mov	r1, r5
40004ac4:	f7fe e93a 	blx	40002d3c <__aeabi_fmul>
40004ac8:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
40004acc:	f7fe e936 	blx	40002d3c <__aeabi_fmul>
40004ad0:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
40004ad4:	4605      	mov	r5, r0
40004ad6:	f7fe eafa 	blx	400030cc <__aeabi_fcmpeq>
40004ada:	b110      	cbz	r0, 40004ae2 <ddr3CalcMemCsSize+0x4a>
40004adc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
40004ae0:	e022      	b.n	40004b28 <ddr3CalcMemCsSize+0x90>
40004ae2:	4628      	mov	r0, r5
40004ae4:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
40004ae8:	f7fe eaf0 	blx	400030cc <__aeabi_fcmpeq>
40004aec:	b110      	cbz	r0, 40004af4 <ddr3CalcMemCsSize+0x5c>
40004aee:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
40004af2:	e019      	b.n	40004b28 <ddr3CalcMemCsSize+0x90>
40004af4:	4628      	mov	r0, r5
40004af6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
40004afa:	f7fe eae8 	blx	400030cc <__aeabi_fcmpeq>
40004afe:	b110      	cbz	r0, 40004b06 <ddr3CalcMemCsSize+0x6e>
40004b00:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
40004b04:	e010      	b.n	40004b28 <ddr3CalcMemCsSize+0x90>
40004b06:	4628      	mov	r0, r5
40004b08:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
40004b0c:	f7fe eade 	blx	400030cc <__aeabi_fcmpeq>
40004b10:	b110      	cbz	r0, 40004b18 <ddr3CalcMemCsSize+0x80>
40004b12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
40004b16:	e007      	b.n	40004b28 <ddr3CalcMemCsSize+0x90>
40004b18:	4628      	mov	r0, r5
40004b1a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
40004b1e:	f7fe ead6 	blx	400030cc <__aeabi_fcmpeq>
40004b22:	b128      	cbz	r0, 40004b30 <ddr3CalcMemCsSize+0x98>
40004b24:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40004b28:	6023      	str	r3, [r4, #0]
40004b2a:	2000      	movs	r0, #0
40004b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40004b30:	4806      	ldr	r0, [pc, #24]	; (40004b4c <ddr3CalcMemCsSize+0xb4>)
40004b32:	f7fe fb1b 	bl	4000316c <putstring>
40004b36:	4630      	mov	r0, r6
40004b38:	2101      	movs	r1, #1
40004b3a:	f7fe fb18 	bl	4000316e <putdata>
40004b3e:	4804      	ldr	r0, [pc, #16]	; (40004b50 <ddr3CalcMemCsSize+0xb8>)
40004b40:	f7fe fb14 	bl	4000316c <putstring>
40004b44:	2002      	movs	r0, #2
40004b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40004b4a:	bf00      	nop
40004b4c:	40011c59 	andmi	r1, r1, r9, asr ip
40004b50:	40011c07 	andmi	r1, r1, r7, lsl #24

Disassembly of section .text.ddr3FastPathDynamicCsSizeConfig:

40004b54 <ddr3FastPathDynamicCsSizeConfig>:
ddr3FastPathDynamicCsSizeConfig():
40004b54:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
40004b58:	2500      	movs	r5, #0
40004b5a:	4e1d      	ldr	r6, [pc, #116]	; (40004bd0 <ddr3FastPathDynamicCsSizeConfig+0x7c>)
40004b5c:	af02      	add	r7, sp, #8
40004b5e:	4682      	mov	sl, r0
40004b60:	462c      	mov	r4, r5
40004b62:	f04f 0901 	mov.w	r9, #1
40004b66:	f64f 78ff 	movw	r8, #65535	; 0xffff
40004b6a:	f847 5d04 	str.w	r5, [r7, #-4]!
40004b6e:	fa09 f304 	lsl.w	r3, r9, r4
40004b72:	ea13 0f0a 	tst.w	r3, sl
40004b76:	d01f      	beq.n	40004bb8 <ddr3FastPathDynamicCsSizeConfig+0x64>
40004b78:	4620      	mov	r0, r4
40004b7a:	4639      	mov	r1, r7
40004b7c:	f7ff ff8c 	bl	40004a98 <ddr3CalcMemCsSize>
40004b80:	bb10      	cbnz	r0, 40004bc8 <ddr3FastPathDynamicCsSizeConfig+0x74>
40004b82:	9b01      	ldr	r3, [sp, #4]
40004b84:	4a13      	ldr	r2, [pc, #76]	; (40004bd4 <ddr3FastPathDynamicCsSizeConfig+0x80>)
40004b86:	1e59      	subs	r1, r3, #1
40004b88:	0c09      	lsrs	r1, r1, #16
40004b8a:	0409      	lsls	r1, r1, #16
40004b8c:	430a      	orrs	r2, r1
40004b8e:	f046 4150 	orr.w	r1, r6, #3489660928	; 0xd0000000
40004b92:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
40004b96:	600a      	str	r2, [r1, #0]
40004b98:	1f31      	subs	r1, r6, #4
40004b9a:	fb03 f204 	mul.w	r2, r3, r4
40004b9e:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
40004ba2:	0c12      	lsrs	r2, r2, #16
40004ba4:	0412      	lsls	r2, r2, #16
40004ba6:	600a      	str	r2, [r1, #0]
40004ba8:	0c1a      	lsrs	r2, r3, #16
40004baa:	eb02 4215 	add.w	r2, r2, r5, lsr #16
40004bae:	4542      	cmp	r2, r8
40004bb0:	bf94      	ite	ls
40004bb2:	18ed      	addls	r5, r5, r3
40004bb4:	f04f 4540 	movhi.w	r5, #3221225472	; 0xc0000000
40004bb8:	3401      	adds	r4, #1
40004bba:	3608      	adds	r6, #8
40004bbc:	2c04      	cmp	r4, #4
40004bbe:	d1d6      	bne.n	40004b6e <ddr3FastPathDynamicCsSizeConfig+0x1a>
40004bc0:	4b05      	ldr	r3, [pc, #20]	; (40004bd8 <ddr3FastPathDynamicCsSizeConfig+0x84>)
40004bc2:	2000      	movs	r0, #0
40004bc4:	601d      	str	r5, [r3, #0]
40004bc6:	e000      	b.n	40004bca <ddr3FastPathDynamicCsSizeConfig+0x76>
40004bc8:	2001      	movs	r0, #1
40004bca:	e8bd 87fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, pc}
40004bce:	bf00      	nop
40004bd0:	00020184 	andeq	r0, r2, r4, lsl #3
40004bd4:	00ffffe1 	rscseq	pc, pc, r1, ror #31
40004bd8:	d0008c04 	andle	r8, r0, r4, lsl #24

Disassembly of section .text.ddr3Init:

40004bdc <ddr3Init>:
ddr3Init():
40004bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
40004bde:	b0a3      	sub	sp, #140	; 0x8c
40004be0:	f001 fde0 	bl	400067a4 <ddr3PrintVersion>
40004be4:	488f      	ldr	r0, [pc, #572]	; (40004e24 <ddr3Init+0x248>)
40004be6:	f7fe fac1 	bl	4000316c <putstring>
40004bea:	2000      	movs	r0, #0
40004bec:	2101      	movs	r1, #1
40004bee:	f7fe fabe 	bl	4000316e <putdata>
40004bf2:	488d      	ldr	r0, [pc, #564]	; (40004e28 <ddr3Init+0x24c>)
40004bf4:	f7fe faba 	bl	4000316c <putstring>
40004bf8:	4b8c      	ldr	r3, [pc, #560]	; (40004e2c <ddr3Init+0x250>)
40004bfa:	681b      	ldr	r3, [r3, #0]
40004bfc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
40004c00:	2b01      	cmp	r3, #1
40004c02:	d00d      	beq.n	40004c20 <ddr3Init+0x44>
40004c04:	d311      	bcc.n	40004c2a <ddr3Init+0x4e>
40004c06:	2b03      	cmp	r3, #3
40004c08:	d114      	bne.n	40004c34 <ddr3Init+0x58>
40004c0a:	4b89      	ldr	r3, [pc, #548]	; (40004e30 <ddr3Init+0x254>)
40004c0c:	681a      	ldr	r2, [r3, #0]
40004c0e:	f042 0210 	orr.w	r2, r2, #16
40004c12:	601a      	str	r2, [r3, #0]
40004c14:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
40004c18:	681a      	ldr	r2, [r3, #0]
40004c1a:	f042 0210 	orr.w	r2, r2, #16
40004c1e:	601a      	str	r2, [r3, #0]
40004c20:	4b84      	ldr	r3, [pc, #528]	; (40004e34 <ddr3Init+0x258>)
40004c22:	681a      	ldr	r2, [r3, #0]
40004c24:	f042 0210 	orr.w	r2, r2, #16
40004c28:	601a      	str	r2, [r3, #0]
40004c2a:	4b83      	ldr	r3, [pc, #524]	; (40004e38 <ddr3Init+0x25c>)
40004c2c:	681a      	ldr	r2, [r3, #0]
40004c2e:	f042 0210 	orr.w	r2, r2, #16
40004c32:	601a      	str	r2, [r3, #0]
40004c34:	f00c f926 	bl	40010e84 <mvSysEnvSuspendWakeupCheck>
40004c38:	2802      	cmp	r0, #2
40004c3a:	d104      	bne.n	40004c46 <ddr3Init+0x6a>
40004c3c:	4b7f      	ldr	r3, [pc, #508]	; (40004e3c <ddr3Init+0x260>)
40004c3e:	681a      	ldr	r2, [r3, #0]
40004c40:	f042 0202 	orr.w	r2, r2, #2
40004c44:	601a      	str	r2, [r3, #0]
40004c46:	4b7e      	ldr	r3, [pc, #504]	; (40004e40 <ddr3Init+0x264>)
40004c48:	681b      	ldr	r3, [r3, #0]
40004c4a:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
40004c4e:	d001      	beq.n	40004c54 <ddr3Init+0x78>
40004c50:	487c      	ldr	r0, [pc, #496]	; (40004e44 <ddr3Init+0x268>)
40004c52:	e0d6      	b.n	40004e02 <ddr3Init+0x226>
40004c54:	497c      	ldr	r1, [pc, #496]	; (40004e48 <ddr3Init+0x26c>)
40004c56:	4a7d      	ldr	r2, [pc, #500]	; (40004e4c <ddr3Init+0x270>)
40004c58:	6808      	ldr	r0, [r1, #0]
40004c5a:	4002      	ands	r2, r0
40004c5c:	a822      	add	r0, sp, #136	; 0x88
40004c5e:	f042 0224 	orr.w	r2, r2, #36	; 0x24
40004c62:	f442 325b 	orr.w	r2, r2, #224256	; 0x36c00
40004c66:	600a      	str	r2, [r1, #0]
40004c68:	4a79      	ldr	r2, [pc, #484]	; (40004e50 <ddr3Init+0x274>)
40004c6a:	6013      	str	r3, [r2, #0]
40004c6c:	4a79      	ldr	r2, [pc, #484]	; (40004e54 <ddr3Init+0x278>)
40004c6e:	f840 3d0c 	str.w	r3, [r0, #-12]!
40004c72:	6013      	str	r3, [r2, #0]
40004c74:	f7ff fe6c 	bl	40004950 <ddr3GetTopologyMap>
40004c78:	1e01      	subs	r1, r0, #0
40004c7a:	d006      	beq.n	40004c8a <ddr3Init+0xae>
40004c7c:	4876      	ldr	r0, [pc, #472]	; (40004e58 <ddr3Init+0x27c>)
40004c7e:	f240 132f 	movw	r3, #303	; 0x12f
40004c82:	4a76      	ldr	r2, [pc, #472]	; (40004e5c <ddr3Init+0x280>)
40004c84:	f00b ff6a 	bl	40010b5c <mvPrintf>
40004c88:	e03e      	b.n	40004d08 <ddr3Init+0x12c>
40004c8a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
40004c8c:	aa01      	add	r2, sp, #4
40004c8e:	791e      	ldrb	r6, [r3, #4]
40004c90:	4b73      	ldr	r3, [pc, #460]	; (40004e60 <ddr3Init+0x284>)
40004c92:	6019      	str	r1, [r3, #0]
40004c94:	4b73      	ldr	r3, [pc, #460]	; (40004e64 <ddr3Init+0x288>)
40004c96:	4974      	ldr	r1, [pc, #464]	; (40004e68 <ddr3Init+0x28c>)
40004c98:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
40004c9c:	3304      	adds	r3, #4
40004c9e:	428b      	cmp	r3, r1
40004ca0:	6800      	ldr	r0, [r0, #0]
40004ca2:	f842 0b04 	str.w	r0, [r2], #4
40004ca6:	d1f7      	bne.n	40004c98 <ddr3Init+0xbc>
40004ca8:	2200      	movs	r2, #0
40004caa:	2501      	movs	r5, #1
40004cac:	4613      	mov	r3, r2
40004cae:	4614      	mov	r4, r2
40004cb0:	fa05 f103 	lsl.w	r1, r5, r3
40004cb4:	4231      	tst	r1, r6
40004cb6:	d024      	beq.n	40004d02 <ddr3Init+0x126>
40004cb8:	2b02      	cmp	r3, #2
40004cba:	d008      	beq.n	40004cce <ddr3Init+0xf2>
40004cbc:	2b03      	cmp	r3, #3
40004cbe:	d009      	beq.n	40004cd4 <ddr3Init+0xf8>
40004cc0:	2b01      	cmp	r3, #1
40004cc2:	bf0c      	ite	eq
40004cc4:	f44f 6150 	moveq.w	r1, #3328	; 0xd00
40004cc8:	f44f 6160 	movne.w	r1, #3584	; 0xe00
40004ccc:	e004      	b.n	40004cd8 <ddr3Init+0xfc>
40004cce:	f44f 6130 	mov.w	r1, #2816	; 0xb00
40004cd2:	e001      	b.n	40004cd8 <ddr3Init+0xfc>
40004cd4:	f44f 61e0 	mov.w	r1, #1792	; 0x700
40004cd8:	4864      	ldr	r0, [pc, #400]	; (40004e6c <ddr3Init+0x290>)
40004cda:	4308      	orrs	r0, r1
40004cdc:	0111      	lsls	r1, r2, #4
40004cde:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
40004ce2:	f101 0740 	add.w	r7, r1, #64	; 0x40
40004ce6:	f047 4750 	orr.w	r7, r7, #3489660928	; 0xd0000000
40004cea:	6038      	str	r0, [r7, #0]
40004cec:	f101 0044 	add.w	r0, r1, #68	; 0x44
40004cf0:	3148      	adds	r1, #72	; 0x48
40004cf2:	0717      	lsls	r7, r2, #28
40004cf4:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
40004cf8:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
40004cfc:	3201      	adds	r2, #1
40004cfe:	6007      	str	r7, [r0, #0]
40004d00:	600c      	str	r4, [r1, #0]
40004d02:	3301      	adds	r3, #1
40004d04:	2b04      	cmp	r3, #4
40004d06:	d1d3      	bne.n	40004cb0 <ddr3Init+0xd4>
40004d08:	f7ff fe42 	bl	40004990 <ddr3LoadTopologyMap>
40004d0c:	1e04      	subs	r4, r0, #0
40004d0e:	d001      	beq.n	40004d14 <ddr3Init+0x138>
40004d10:	4857      	ldr	r0, [pc, #348]	; (40004e70 <ddr3Init+0x294>)
40004d12:	e049      	b.n	40004da8 <ddr3Init+0x1cc>
40004d14:	4d57      	ldr	r5, [pc, #348]	; (40004e74 <ddr3Init+0x298>)
40004d16:	4628      	mov	r0, r5
40004d18:	f7ff fe1a 	bl	40004950 <ddr3GetTopologyMap>
40004d1c:	1e04      	subs	r4, r0, #0
40004d1e:	d005      	beq.n	40004d2c <ddr3Init+0x150>
40004d20:	484d      	ldr	r0, [pc, #308]	; (40004e58 <ddr3Init+0x27c>)
40004d22:	4621      	mov	r1, r4
40004d24:	4a4d      	ldr	r2, [pc, #308]	; (40004e5c <ddr3Init+0x280>)
40004d26:	f240 3362 	movw	r3, #866	; 0x362
40004d2a:	e017      	b.n	40004d5c <ddr3Init+0x180>
40004d2c:	682b      	ldr	r3, [r5, #0]
40004d2e:	aa20      	add	r2, sp, #128	; 0x80
40004d30:	7819      	ldrb	r1, [r3, #0]
40004d32:	f002 fd07 	bl	40007744 <ddr3TipGetFirstActiveIf>
40004d36:	1e04      	subs	r4, r0, #0
40004d38:	d005      	beq.n	40004d46 <ddr3Init+0x16a>
40004d3a:	4847      	ldr	r0, [pc, #284]	; (40004e58 <ddr3Init+0x27c>)
40004d3c:	4621      	mov	r1, r4
40004d3e:	4a47      	ldr	r2, [pc, #284]	; (40004e5c <ddr3Init+0x280>)
40004d40:	f240 3365 	movw	r3, #869	; 0x365
40004d44:	e00a      	b.n	40004d5c <ddr3Init+0x180>
40004d46:	9920      	ldr	r1, [sp, #128]	; 0x80
40004d48:	aa21      	add	r2, sp, #132	; 0x84
40004d4a:	f001 fdc5 	bl	400068d8 <mvCalcCsNum>
40004d4e:	1e04      	subs	r4, r0, #0
40004d50:	d007      	beq.n	40004d62 <ddr3Init+0x186>
40004d52:	4841      	ldr	r0, [pc, #260]	; (40004e58 <ddr3Init+0x27c>)
40004d54:	4621      	mov	r1, r4
40004d56:	4a41      	ldr	r2, [pc, #260]	; (40004e5c <ddr3Init+0x280>)
40004d58:	f240 3367 	movw	r3, #871	; 0x367
40004d5c:	f00b fefe 	bl	40010b5c <mvPrintf>
40004d60:	e054      	b.n	40004e0c <ddr3Init+0x230>
40004d62:	23a0      	movs	r3, #160	; 0xa0
40004d64:	9311      	str	r3, [sp, #68]	; 0x44
40004d66:	230a      	movs	r3, #10
40004d68:	9312      	str	r3, [sp, #72]	; 0x48
40004d6a:	237b      	movs	r3, #123	; 0x7b
40004d6c:	9313      	str	r3, [sp, #76]	; 0x4c
40004d6e:	9314      	str	r3, [sp, #80]	; 0x50
40004d70:	234a      	movs	r3, #74	; 0x4a
40004d72:	9315      	str	r3, [sp, #84]	; 0x54
40004d74:	a911      	add	r1, sp, #68	; 0x44
40004d76:	9316      	str	r3, [sp, #88]	; 0x58
40004d78:	232d      	movs	r3, #45	; 0x2d
40004d7a:	9317      	str	r3, [sp, #92]	; 0x5c
40004d7c:	9318      	str	r3, [sp, #96]	; 0x60
40004d7e:	9319      	str	r3, [sp, #100]	; 0x64
40004d80:	931a      	str	r3, [sp, #104]	; 0x68
40004d82:	2302      	movs	r3, #2
40004d84:	931b      	str	r3, [sp, #108]	; 0x6c
40004d86:	2344      	movs	r3, #68	; 0x44
40004d88:	931d      	str	r3, [sp, #116]	; 0x74
40004d8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
40004d8c:	941e      	str	r4, [sp, #120]	; 0x78
40004d8e:	2b01      	cmp	r3, #1
40004d90:	bf0c      	ite	eq
40004d92:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
40004d96:	f04f 1312 	movne.w	r3, #1179666	; 0x120012
40004d9a:	2000      	movs	r0, #0
40004d9c:	931c      	str	r3, [sp, #112]	; 0x70
40004d9e:	f001 fd07 	bl	400067b0 <ddr3TipTuneTrainingParams>
40004da2:	1e04      	subs	r4, r0, #0
40004da4:	d035      	beq.n	40004e12 <ddr3Init+0x236>
40004da6:	4834      	ldr	r0, [pc, #208]	; (40004e78 <ddr3Init+0x29c>)
40004da8:	4b34      	ldr	r3, [pc, #208]	; (40004e7c <ddr3Init+0x2a0>)
40004daa:	6819      	ldr	r1, [r3, #0]
40004dac:	f00b fed6 	bl	40010b5c <mvPrintf>
40004db0:	e02c      	b.n	40004e0c <ddr3Init+0x230>
40004db2:	f00c f999 	bl	400110e8 <mvSysEnvGetCSEnaFromReg>
40004db6:	4b2b      	ldr	r3, [pc, #172]	; (40004e64 <ddr3Init+0x288>)
40004db8:	492b      	ldr	r1, [pc, #172]	; (40004e68 <ddr3Init+0x28c>)
40004dba:	aa01      	add	r2, sp, #4
40004dbc:	4604      	mov	r4, r0
40004dbe:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
40004dc2:	f852 5b04 	ldr.w	r5, [r2], #4
40004dc6:	3304      	adds	r3, #4
40004dc8:	428b      	cmp	r3, r1
40004dca:	6005      	str	r5, [r0, #0]
40004dcc:	d1f7      	bne.n	40004dbe <ddr3Init+0x1e2>
40004dce:	4b2b      	ldr	r3, [pc, #172]	; (40004e7c <ddr3Init+0x2a0>)
40004dd0:	482b      	ldr	r0, [pc, #172]	; (40004e80 <ddr3Init+0x2a4>)
40004dd2:	6819      	ldr	r1, [r3, #0]
40004dd4:	f00b fec2 	bl	40010b5c <mvPrintf>
40004dd8:	4620      	mov	r0, r4
40004dda:	f7ff febb 	bl	40004b54 <ddr3FastPathDynamicCsSizeConfig>
40004dde:	b110      	cbz	r0, 40004de6 <ddr3Init+0x20a>
40004de0:	4828      	ldr	r0, [pc, #160]	; (40004e84 <ddr3Init+0x2a8>)
40004de2:	f00b febb 	bl	40010b5c <mvPrintf>
40004de6:	4b16      	ldr	r3, [pc, #88]	; (40004e40 <ddr3Init+0x264>)
40004de8:	681a      	ldr	r2, [r3, #0]
40004dea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
40004dee:	601a      	str	r2, [r3, #0]
40004df0:	f7ff fde8 	bl	400049c4 <ddr3NewTipDlbConfig>
40004df4:	f009 f8b4 	bl	4000df60 <ddr3IfEccEnabled>
40004df8:	2801      	cmp	r0, #1
40004dfa:	d101      	bne.n	40004e00 <ddr3Init+0x224>
40004dfc:	f009 fb16 	bl	4000e42c <ddr3NewTipEccScrub>
40004e00:	4821      	ldr	r0, [pc, #132]	; (40004e88 <ddr3Init+0x2ac>)
40004e02:	4b1e      	ldr	r3, [pc, #120]	; (40004e7c <ddr3Init+0x2a0>)
40004e04:	2400      	movs	r4, #0
40004e06:	6819      	ldr	r1, [r3, #0]
40004e08:	f00b fea8 	bl	40010b5c <mvPrintf>
40004e0c:	4620      	mov	r0, r4
40004e0e:	b023      	add	sp, #140	; 0x8c
40004e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
40004e12:	200b      	movs	r0, #11
40004e14:	2103      	movs	r1, #3
40004e16:	f000 f839 	bl	40004e8c <ddr3HwsSetLogLevel>
40004e1a:	f009 f92b 	bl	4000e074 <ddr3HwsHwTraining>
40004e1e:	1e04      	subs	r4, r0, #0
40004e20:	d0c7      	beq.n	40004db2 <ddr3Init+0x1d6>
40004e22:	e7c0      	b.n	40004da6 <ddr3Init+0x1ca>
40004e24:	40011e88 	andmi	r1, r1, r8, lsl #29
40004e28:	40011c07 	andmi	r1, r1, r7, lsl #24
40004e2c:	d0018600 	andle	r8, r1, r0, lsl #12
40004e30:	d0021b00 	andle	r1, r2, r0, lsl #22
40004e34:	d0021900 	andle	r1, r2, r0, lsl #18
40004e38:	d0021800 	andle	r1, r2, r0, lsl #16
40004e3c:	d0001480 	andle	r1, r0, r0, lsl #9
40004e40:	d00182d0 	ldrdle	r8, [r1], -r0
40004e44:	40011c7a 	andmi	r1, r1, sl, ror ip
40004e48:	d00015c8 	andle	r1, r0, r8, asr #11
40004e4c:	fffc01c0 			; <UNDEFINED> instruction: 0xfffc01c0
40004e50:	d00014a8 	andle	r1, r0, r8, lsr #9
40004e54:	d0008c04 	andle	r8, r0, r4, lsl #24
40004e58:	40011c09 	andmi	r1, r1, r9, lsl #24
40004e5c:	40011c26 	andmi	r1, r1, r6, lsr #24
40004e60:	d00200e8 	andle	r0, r2, r8, ror #1
40004e64:	00020040 	andeq	r0, r2, r0, asr #32
40004e68:	00020080 	andeq	r0, r2, r0, lsl #1
40004e6c:	0fff0001 	svceq	0x00ff0001
40004e70:	40011ca3 	andmi	r1, r1, r3, lsr #25
40004e74:	400205d8 	ldrdmi	r0, [r2], -r8
40004e78:	40011cd0 	ldrdmi	r1, [r1], -r0
40004e7c:	40016a40 	andmi	r6, r1, r0, asr #20
40004e80:	40011cef 	andmi	r1, r1, pc, ror #25
40004e84:	40011d31 	andmi	r1, r1, r1, lsr sp
40004e88:	40011d59 	andmi	r1, r1, r9, asr sp

Disassembly of section .text.ddr3HwsSetLogLevel:

40004e8c <ddr3HwsSetLogLevel>:
ddr3HwsSetLogLevel():
40004e8c:	280a      	cmp	r0, #10
40004e8e:	d81c      	bhi.n	40004eca <ddr3HwsSetLogLevel+0x3e>
40004e90:	e8df f000 	tbb	[pc, r0]
40004e94:	0c0a0806 	stceq	8, cr0, [sl], {6}
40004e98:	111b1b0e 	tstne	fp, lr, lsl #22
40004e9c:	00151329 	andseq	r1, r5, r9, lsr #6
40004ea0:	4b12      	ldr	r3, [pc, #72]	; (40004eec <ddr3HwsSetLogLevel+0x60>)
40004ea2:	e021      	b.n	40004ee8 <ddr3HwsSetLogLevel+0x5c>
40004ea4:	4b12      	ldr	r3, [pc, #72]	; (40004ef0 <ddr3HwsSetLogLevel+0x64>)
40004ea6:	e01f      	b.n	40004ee8 <ddr3HwsSetLogLevel+0x5c>
40004ea8:	4b12      	ldr	r3, [pc, #72]	; (40004ef4 <ddr3HwsSetLogLevel+0x68>)
40004eaa:	e01d      	b.n	40004ee8 <ddr3HwsSetLogLevel+0x5c>
40004eac:	4b12      	ldr	r3, [pc, #72]	; (40004ef8 <ddr3HwsSetLogLevel+0x6c>)
40004eae:	e01b      	b.n	40004ee8 <ddr3HwsSetLogLevel+0x5c>
40004eb0:	4b12      	ldr	r3, [pc, #72]	; (40004efc <ddr3HwsSetLogLevel+0x70>)
40004eb2:	6019      	str	r1, [r3, #0]
40004eb4:	4770      	bx	lr
40004eb6:	4b12      	ldr	r3, [pc, #72]	; (40004f00 <ddr3HwsSetLogLevel+0x74>)
40004eb8:	e016      	b.n	40004ee8 <ddr3HwsSetLogLevel+0x5c>
40004eba:	4b12      	ldr	r3, [pc, #72]	; (40004f04 <ddr3HwsSetLogLevel+0x78>)
40004ebc:	e014      	b.n	40004ee8 <ddr3HwsSetLogLevel+0x5c>
40004ebe:	2901      	cmp	r1, #1
40004ec0:	4b11      	ldr	r3, [pc, #68]	; (40004f08 <ddr3HwsSetLogLevel+0x7c>)
40004ec2:	d011      	beq.n	40004ee8 <ddr3HwsSetLogLevel+0x5c>
40004ec4:	2200      	movs	r2, #0
40004ec6:	701a      	strb	r2, [r3, #0]
40004ec8:	4770      	bx	lr
40004eca:	4b08      	ldr	r3, [pc, #32]	; (40004eec <ddr3HwsSetLogLevel+0x60>)
40004ecc:	7019      	strb	r1, [r3, #0]
40004ece:	4b08      	ldr	r3, [pc, #32]	; (40004ef0 <ddr3HwsSetLogLevel+0x64>)
40004ed0:	7019      	strb	r1, [r3, #0]
40004ed2:	4b08      	ldr	r3, [pc, #32]	; (40004ef4 <ddr3HwsSetLogLevel+0x68>)
40004ed4:	7019      	strb	r1, [r3, #0]
40004ed6:	4b08      	ldr	r3, [pc, #32]	; (40004ef8 <ddr3HwsSetLogLevel+0x6c>)
40004ed8:	7019      	strb	r1, [r3, #0]
40004eda:	4b08      	ldr	r3, [pc, #32]	; (40004efc <ddr3HwsSetLogLevel+0x70>)
40004edc:	6019      	str	r1, [r3, #0]
40004ede:	4b08      	ldr	r3, [pc, #32]	; (40004f00 <ddr3HwsSetLogLevel+0x74>)
40004ee0:	7019      	strb	r1, [r3, #0]
40004ee2:	4b08      	ldr	r3, [pc, #32]	; (40004f04 <ddr3HwsSetLogLevel+0x78>)
40004ee4:	7019      	strb	r1, [r3, #0]
40004ee6:	4b09      	ldr	r3, [pc, #36]	; (40004f0c <ddr3HwsSetLogLevel+0x80>)
40004ee8:	7019      	strb	r1, [r3, #0]
40004eea:	4770      	bx	lr
40004eec:	40016b6e 	andmi	r6, r1, lr, ror #22
40004ef0:	40016b69 	andmi	r6, r1, r9, ror #22
40004ef4:	40016b6f 	andmi	r6, r1, pc, ror #22
40004ef8:	40016b6d 	andmi	r6, r1, sp, ror #22
40004efc:	40016b74 	andmi	r6, r1, r4, ror fp
40004f00:	40016b78 	andmi	r6, r1, r8, ror fp
40004f04:	40016b68 	andmi	r6, r1, r8, ror #22
40004f08:	4002095c 	andmi	r0, r2, ip, asr r9
40004f0c:	40016b70 	andmi	r6, r1, r0, ror fp

Disassembly of section .text.ddr3TipRegDump:

40004f10 <ddr3TipRegDump>:
ddr3TipRegDump():
40004f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004f14:	2102      	movs	r1, #2
40004f16:	b087      	sub	sp, #28
40004f18:	4607      	mov	r7, r0
40004f1a:	f008 fc37 	bl	4000d78c <ddr3TipDevAttrGet>
40004f1e:	4e42      	ldr	r6, [pc, #264]	; (40005028 <ddr3TipRegDump+0x118>)
40004f20:	f8df 9118 	ldr.w	r9, [pc, #280]	; 4000503c <ddr3TipRegDump+0x12c>
40004f24:	ad05      	add	r5, sp, #20
40004f26:	f44f 54a0 	mov.w	r4, #5120	; 0x1400
40004f2a:	f04f 38ff 	mov.w	r8, #4294967295
40004f2e:	f641 1bf0 	movw	fp, #6640	; 0x19f0
40004f32:	fa5f fa80 	uxtb.w	sl, r0
40004f36:	483d      	ldr	r0, [pc, #244]	; (4000502c <ddr3TipRegDump+0x11c>)
40004f38:	f00b fe10 	bl	40010b5c <mvPrintf>
40004f3c:	483c      	ldr	r0, [pc, #240]	; (40005030 <ddr3TipRegDump+0x120>)
40004f3e:	4621      	mov	r1, r4
40004f40:	f00b fe0c 	bl	40010b5c <mvPrintf>
40004f44:	6833      	ldr	r3, [r6, #0]
40004f46:	781b      	ldrb	r3, [r3, #0]
40004f48:	07d8      	lsls	r0, r3, #31
40004f4a:	d50f      	bpl.n	40004f6c <ddr3TipRegDump+0x5c>
40004f4c:	2100      	movs	r1, #0
40004f4e:	4638      	mov	r0, r7
40004f50:	4623      	mov	r3, r4
40004f52:	e88d 0120 	stmia.w	sp, {r5, r8}
40004f56:	460a      	mov	r2, r1
40004f58:	f001 ffac 	bl	40006eb4 <mvHwsDdr3TipIFRead>
40004f5c:	f8c9 0000 	str.w	r0, [r9]
40004f60:	2800      	cmp	r0, #0
40004f62:	d14a      	bne.n	40004ffa <ddr3TipRegDump+0xea>
40004f64:	4832      	ldr	r0, [pc, #200]	; (40005030 <ddr3TipRegDump+0x120>)
40004f66:	9905      	ldr	r1, [sp, #20]
40004f68:	f00b fdf8 	bl	40010b5c <mvPrintf>
40004f6c:	4831      	ldr	r0, [pc, #196]	; (40005034 <ddr3TipRegDump+0x124>)
40004f6e:	3404      	adds	r4, #4
40004f70:	f00b fdf4 	bl	40010b5c <mvPrintf>
40004f74:	455c      	cmp	r4, fp
40004f76:	d1e1      	bne.n	40004f3c <ddr3TipRegDump+0x2c>
40004f78:	482f      	ldr	r0, [pc, #188]	; (40005038 <ddr3TipRegDump+0x128>)
40004f7a:	2400      	movs	r4, #0
40004f7c:	f00b fdee 	bl	40010b5c <mvPrintf>
40004f80:	4e29      	ldr	r6, [pc, #164]	; (40005028 <ddr3TipRegDump+0x118>)
40004f82:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 4000503c <ddr3TipRegDump+0x12c>
40004f86:	f10d 0810 	add.w	r8, sp, #16
40004f8a:	4621      	mov	r1, r4
40004f8c:	4828      	ldr	r0, [pc, #160]	; (40005030 <ddr3TipRegDump+0x120>)
40004f8e:	f00b fde5 	bl	40010b5c <mvPrintf>
40004f92:	6833      	ldr	r3, [r6, #0]
40004f94:	781b      	ldrb	r3, [r3, #0]
40004f96:	07d9      	lsls	r1, r3, #31
40004f98:	d53b      	bpl.n	40005012 <ddr3TipRegDump+0x102>
40004f9a:	2500      	movs	r5, #0
40004f9c:	e016      	b.n	40004fcc <ddr3TipRegDump+0xbc>
40004f9e:	6833      	ldr	r3, [r6, #0]
40004fa0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40004fa4:	fa43 f305 	asr.w	r3, r3, r5
40004fa8:	07da      	lsls	r2, r3, #31
40004faa:	d50e      	bpl.n	40004fca <ddr3TipRegDump+0xba>
40004fac:	2100      	movs	r1, #0
40004fae:	4638      	mov	r0, r7
40004fb0:	462b      	mov	r3, r5
40004fb2:	460a      	mov	r2, r1
40004fb4:	e88d 0112 	stmia.w	sp, {r1, r4, r8}
40004fb8:	f002 f888 	bl	400070cc <mvHwsDdr3TipBUSRead>
40004fbc:	f8c9 0000 	str.w	r0, [r9]
40004fc0:	b9d8      	cbnz	r0, 40004ffa <ddr3TipRegDump+0xea>
40004fc2:	481b      	ldr	r0, [pc, #108]	; (40005030 <ddr3TipRegDump+0x120>)
40004fc4:	9904      	ldr	r1, [sp, #16]
40004fc6:	f00b fdc9 	bl	40010b5c <mvPrintf>
40004fca:	3501      	adds	r5, #1
40004fcc:	4555      	cmp	r5, sl
40004fce:	d3e6      	bcc.n	40004f9e <ddr3TipRegDump+0x8e>
40004fd0:	2500      	movs	r5, #0
40004fd2:	e01c      	b.n	4000500e <ddr3TipRegDump+0xfe>
40004fd4:	6833      	ldr	r3, [r6, #0]
40004fd6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40004fda:	fa43 f305 	asr.w	r3, r3, r5
40004fde:	07db      	lsls	r3, r3, #31
40004fe0:	d514      	bpl.n	4000500c <ddr3TipRegDump+0xfc>
40004fe2:	2100      	movs	r1, #0
40004fe4:	2301      	movs	r3, #1
40004fe6:	4638      	mov	r0, r7
40004fe8:	e88d 0118 	stmia.w	sp, {r3, r4, r8}
40004fec:	460a      	mov	r2, r1
40004fee:	462b      	mov	r3, r5
40004ff0:	f002 f86c 	bl	400070cc <mvHwsDdr3TipBUSRead>
40004ff4:	f8c9 0000 	str.w	r0, [r9]
40004ff8:	b120      	cbz	r0, 40005004 <ddr3TipRegDump+0xf4>
40004ffa:	f009 fa5f 	bl	4000e4bc <gtBreakOnFail>
40004ffe:	4b0f      	ldr	r3, [pc, #60]	; (4000503c <ddr3TipRegDump+0x12c>)
40005000:	6818      	ldr	r0, [r3, #0]
40005002:	e00e      	b.n	40005022 <ddr3TipRegDump+0x112>
40005004:	480a      	ldr	r0, [pc, #40]	; (40005030 <ddr3TipRegDump+0x120>)
40005006:	9904      	ldr	r1, [sp, #16]
40005008:	f00b fda8 	bl	40010b5c <mvPrintf>
4000500c:	3501      	adds	r5, #1
4000500e:	4555      	cmp	r5, sl
40005010:	d1e0      	bne.n	40004fd4 <ddr3TipRegDump+0xc4>
40005012:	4808      	ldr	r0, [pc, #32]	; (40005034 <ddr3TipRegDump+0x124>)
40005014:	3401      	adds	r4, #1
40005016:	f00b fda1 	bl	40010b5c <mvPrintf>
4000501a:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
4000501e:	d1b4      	bne.n	40004f8a <ddr3TipRegDump+0x7a>
40005020:	2000      	movs	r0, #0
40005022:	b007      	add	sp, #28
40005024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40005028:	400205d8 	ldrdmi	r0, [r2], -r8
4000502c:	40011d89 	andmi	r1, r1, r9, lsl #27
40005030:	40011da0 	andmi	r1, r1, r0, lsr #27
40005034:	40011c07 	andmi	r1, r1, r7, lsl #24
40005038:	40011da6 	andmi	r1, r1, r6, lsr #27
4000503c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.mvHwsDdr3TipInitConfigFunc:

40005040 <mvHwsDdr3TipInitConfigFunc>:
mvHwsDdr3TipInitConfigFunc():
40005040:	b508      	push	{r3, lr}
40005042:	b139      	cbz	r1, 40005054 <mvHwsDdr3TipInitConfigFunc+0x14>
40005044:	4b04      	ldr	r3, [pc, #16]	; (40005058 <mvHwsDdr3TipInitConfigFunc+0x18>)
40005046:	222c      	movs	r2, #44	; 0x2c
40005048:	fb02 3000 	mla	r0, r2, r0, r3
4000504c:	f009 fa37 	bl	4000e4be <osMemCpy>
40005050:	2000      	movs	r0, #0
40005052:	bd08      	pop	{r3, pc}
40005054:	2004      	movs	r0, #4
40005056:	bd08      	pop	{r3, pc}
40005058:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipGetResultPtr:

4000505c <ddr3TipGetResultPtr>:
ddr3TipGetResultPtr():
4000505c:	4b01      	ldr	r3, [pc, #4]	; (40005064 <ddr3TipGetResultPtr+0x8>)
4000505e:	1818      	adds	r0, r3, r0
40005060:	4770      	bx	lr
40005062:	bf00      	nop
40005064:	400205b8 			; <UNDEFINED> instruction: 0x400205b8

Disassembly of section .text.ddr3TipGetDeviceInfo:

40005068 <ddr3TipGetDeviceInfo>:
ddr3TipGetDeviceInfo():
40005068:	b508      	push	{r3, lr}
4000506a:	222c      	movs	r2, #44	; 0x2c
4000506c:	4b04      	ldr	r3, [pc, #16]	; (40005080 <ddr3TipGetDeviceInfo+0x18>)
4000506e:	fb02 3300 	mla	r3, r2, r0, r3
40005072:	691b      	ldr	r3, [r3, #16]
40005074:	b113      	cbz	r3, 4000507c <ddr3TipGetDeviceInfo+0x14>
40005076:	b2c0      	uxtb	r0, r0
40005078:	4798      	blx	r3
4000507a:	bd08      	pop	{r3, pc}
4000507c:	2001      	movs	r0, #1
4000507e:	bd08      	pop	{r3, pc}
40005080:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipPrintStabilityLog:

40005084 <ddr3TipPrintStabilityLog>:
ddr3TipPrintStabilityLog():
40005084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005088:	b08f      	sub	sp, #60	; 0x3c
4000508a:	4605      	mov	r5, r0
4000508c:	f006 f90a 	bl	4000b2a4 <mvHwsDdr3TipMaxCSGet>
40005090:	4f7d      	ldr	r7, [pc, #500]	; (40005288 <ddr3TipPrintStabilityLog+0x204>)
40005092:	683b      	ldr	r3, [r7, #0]
40005094:	781b      	ldrb	r3, [r3, #0]
40005096:	9005      	str	r0, [sp, #20]
40005098:	07d8      	lsls	r0, r3, #31
4000509a:	d52e      	bpl.n	400050fa <ddr3TipPrintStabilityLog+0x76>
4000509c:	487b      	ldr	r0, [pc, #492]	; (4000528c <ddr3TipPrintStabilityLog+0x208>)
4000509e:	2400      	movs	r4, #0
400050a0:	f00b fd5c 	bl	40010b5c <mvPrintf>
400050a4:	e026      	b.n	400050f4 <ddr3TipPrintStabilityLog+0x70>
400050a6:	4621      	mov	r1, r4
400050a8:	4879      	ldr	r0, [pc, #484]	; (40005290 <ddr3TipPrintStabilityLog+0x20c>)
400050aa:	f00b fd57 	bl	40010b5c <mvPrintf>
400050ae:	4879      	ldr	r0, [pc, #484]	; (40005294 <ddr3TipPrintStabilityLog+0x210>)
400050b0:	f00b fd54 	bl	40010b5c <mvPrintf>
400050b4:	683b      	ldr	r3, [r7, #0]
400050b6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400050ba:	07d9      	lsls	r1, r3, #31
400050bc:	d518      	bpl.n	400050f0 <ddr3TipPrintStabilityLog+0x6c>
400050be:	4876      	ldr	r0, [pc, #472]	; (40005298 <ddr3TipPrintStabilityLog+0x214>)
400050c0:	2600      	movs	r6, #0
400050c2:	f00b fd4b 	bl	40010b5c <mvPrintf>
400050c6:	4875      	ldr	r0, [pc, #468]	; (4000529c <ddr3TipPrintStabilityLog+0x218>)
400050c8:	f00b fd48 	bl	40010b5c <mvPrintf>
400050cc:	4631      	mov	r1, r6
400050ce:	4874      	ldr	r0, [pc, #464]	; (400052a0 <ddr3TipPrintStabilityLog+0x21c>)
400050d0:	3601      	adds	r6, #1
400050d2:	f00b fd43 	bl	40010b5c <mvPrintf>
400050d6:	2e0b      	cmp	r6, #11
400050d8:	d1f8      	bne.n	400050cc <ddr3TipPrintStabilityLog+0x48>
400050da:	4870      	ldr	r0, [pc, #448]	; (4000529c <ddr3TipPrintStabilityLog+0x218>)
400050dc:	2600      	movs	r6, #0
400050de:	f00b fd3d 	bl	40010b5c <mvPrintf>
400050e2:	4631      	mov	r1, r6
400050e4:	486f      	ldr	r0, [pc, #444]	; (400052a4 <ddr3TipPrintStabilityLog+0x220>)
400050e6:	3601      	adds	r6, #1
400050e8:	f00b fd38 	bl	40010b5c <mvPrintf>
400050ec:	2e0b      	cmp	r6, #11
400050ee:	d1f8      	bne.n	400050e2 <ddr3TipPrintStabilityLog+0x5e>
400050f0:	3401      	adds	r4, #1
400050f2:	b2e4      	uxtb	r4, r4
400050f4:	9a05      	ldr	r2, [sp, #20]
400050f6:	4294      	cmp	r4, r2
400050f8:	d3d5      	bcc.n	400050a6 <ddr3TipPrintStabilityLog+0x22>
400050fa:	4866      	ldr	r0, [pc, #408]	; (40005294 <ddr3TipPrintStabilityLog+0x210>)
400050fc:	f00b fd2e 	bl	40010b5c <mvPrintf>
40005100:	4b61      	ldr	r3, [pc, #388]	; (40005288 <ddr3TipPrintStabilityLog+0x204>)
40005102:	681b      	ldr	r3, [r3, #0]
40005104:	781b      	ldrb	r3, [r3, #0]
40005106:	07da      	lsls	r2, r3, #31
40005108:	f140 816b 	bpl.w	400053e2 <ddr3TipPrintStabilityLog+0x35e>
4000510c:	4b66      	ldr	r3, [pc, #408]	; (400052a8 <ddr3TipPrintStabilityLog+0x224>)
4000510e:	222c      	movs	r2, #44	; 0x2c
40005110:	fb02 3305 	mla	r3, r2, r5, r3
40005114:	69da      	ldr	r2, [r3, #28]
40005116:	b112      	cbz	r2, 4000511e <ddr3TipPrintStabilityLog+0x9a>
40005118:	b2e8      	uxtb	r0, r5
4000511a:	4790      	blx	r2
4000511c:	4602      	mov	r2, r0
4000511e:	4863      	ldr	r0, [pc, #396]	; (400052ac <ddr3TipPrintStabilityLog+0x228>)
40005120:	2100      	movs	r1, #0
40005122:	f00b fd1b 	bl	40010b5c <mvPrintf>
40005126:	2100      	movs	r1, #0
40005128:	4628      	mov	r0, r5
4000512a:	f241 43c8 	movw	r3, #5320	; 0x14c8
4000512e:	460a      	mov	r2, r1
40005130:	ac0d      	add	r4, sp, #52	; 0x34
40005132:	f04f 37ff 	mov.w	r7, #4294967295
40005136:	9400      	str	r4, [sp, #0]
40005138:	9701      	str	r7, [sp, #4]
4000513a:	f001 febb 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000513e:	4e5c      	ldr	r6, [pc, #368]	; (400052b0 <ddr3TipPrintStabilityLog+0x22c>)
40005140:	4680      	mov	r8, r0
40005142:	6030      	str	r0, [r6, #0]
40005144:	bb38      	cbnz	r0, 40005196 <ddr3TipPrintStabilityLog+0x112>
40005146:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40005148:	485a      	ldr	r0, [pc, #360]	; (400052b4 <ddr3TipPrintStabilityLog+0x230>)
4000514a:	f3c2 1105 	ubfx	r1, r2, #4, #6
4000514e:	f3c2 2285 	ubfx	r2, r2, #10, #6
40005152:	f00b fd03 	bl	40010b5c <mvPrintf>
40005156:	4641      	mov	r1, r8
40005158:	4642      	mov	r2, r8
4000515a:	4628      	mov	r0, r5
4000515c:	f241 73c8 	movw	r3, #6088	; 0x17c8
40005160:	e88d 0090 	stmia.w	sp, {r4, r7}
40005164:	f001 fea6 	bl	40006eb4 <mvHwsDdr3TipIFRead>
40005168:	4680      	mov	r8, r0
4000516a:	6030      	str	r0, [r6, #0]
4000516c:	b998      	cbnz	r0, 40005196 <ddr3TipPrintStabilityLog+0x112>
4000516e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40005170:	4850      	ldr	r0, [pc, #320]	; (400052b4 <ddr3TipPrintStabilityLog+0x230>)
40005172:	f3c2 1105 	ubfx	r1, r2, #4, #6
40005176:	f3c2 2285 	ubfx	r2, r2, #10, #6
4000517a:	f00b fcef 	bl	40010b5c <mvPrintf>
4000517e:	4628      	mov	r0, r5
40005180:	4641      	mov	r1, r8
40005182:	4642      	mov	r2, r8
40005184:	f641 53c8 	movw	r3, #7624	; 0x1dc8
40005188:	e88d 0090 	stmia.w	sp, {r4, r7}
4000518c:	f001 fe92 	bl	40006eb4 <mvHwsDdr3TipIFRead>
40005190:	4607      	mov	r7, r0
40005192:	6030      	str	r0, [r6, #0]
40005194:	b118      	cbz	r0, 4000519e <ddr3TipPrintStabilityLog+0x11a>
40005196:	f009 f991 	bl	4000e4bc <gtBreakOnFail>
4000519a:	6830      	ldr	r0, [r6, #0]
4000519c:	e125      	b.n	400053ea <ddr3TipPrintStabilityLog+0x366>
4000519e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
400051a0:	f10d 0830 	add.w	r8, sp, #48	; 0x30
400051a4:	4843      	ldr	r0, [pc, #268]	; (400052b4 <ddr3TipPrintStabilityLog+0x230>)
400051a6:	f3c2 4105 	ubfx	r1, r2, #16, #6
400051aa:	f3c2 5285 	ubfx	r2, r2, #22, #6
400051ae:	f00b fcd5 	bl	40010b5c <mvPrintf>
400051b2:	e112      	b.n	400053da <ddr3TipPrintStabilityLog+0x356>
400051b4:	4836      	ldr	r0, [pc, #216]	; (40005290 <ddr3TipPrintStabilityLog+0x20c>)
400051b6:	4639      	mov	r1, r7
400051b8:	f00b fcd0 	bl	40010b5c <mvPrintf>
400051bc:	231f      	movs	r3, #31
400051be:	ea4f 0987 	mov.w	r9, r7, lsl #2
400051c2:	ea4f 0bc7 	mov.w	fp, r7, lsl #3
400051c6:	fa03 f30b 	lsl.w	r3, r3, fp
400051ca:	9306      	str	r3, [sp, #24]
400051cc:	f109 0302 	add.w	r3, r9, #2
400051d0:	9307      	str	r3, [sp, #28]
400051d2:	f109 0303 	add.w	r3, r9, #3
400051d6:	9309      	str	r3, [sp, #36]	; 0x24
400051d8:	1c7b      	adds	r3, r7, #1
400051da:	2600      	movs	r6, #0
400051dc:	f109 0201 	add.w	r2, r9, #1
400051e0:	9208      	str	r2, [sp, #32]
400051e2:	011b      	lsls	r3, r3, #4
400051e4:	930a      	str	r3, [sp, #40]	; 0x28
400051e6:	1d7b      	adds	r3, r7, #5
400051e8:	46b2      	mov	sl, r6
400051ea:	011b      	lsls	r3, r3, #4
400051ec:	930b      	str	r3, [sp, #44]	; 0x2c
400051ee:	4829      	ldr	r0, [pc, #164]	; (40005294 <ddr3TipPrintStabilityLog+0x210>)
400051f0:	f00b fcb4 	bl	40010b5c <mvPrintf>
400051f4:	4a24      	ldr	r2, [pc, #144]	; (40005288 <ddr3TipPrintStabilityLog+0x204>)
400051f6:	6813      	ldr	r3, [r2, #0]
400051f8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400051fc:	fa43 f306 	asr.w	r3, r3, r6
40005200:	07db      	lsls	r3, r3, #31
40005202:	f140 80e4 	bpl.w	400053ce <ddr3TipPrintStabilityLog+0x34a>
40005206:	2100      	movs	r1, #0
40005208:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
4000520c:	4628      	mov	r0, r5
4000520e:	9301      	str	r3, [sp, #4]
40005210:	460a      	mov	r2, r1
40005212:	4633      	mov	r3, r6
40005214:	f8cd a000 	str.w	sl, [sp]
40005218:	f8cd 8008 	str.w	r8, [sp, #8]
4000521c:	f001 ff56 	bl	400070cc <mvHwsDdr3TipBUSRead>
40005220:	9a0c      	ldr	r2, [sp, #48]	; 0x30
40005222:	4824      	ldr	r0, [pc, #144]	; (400052b4 <ddr3TipPrintStabilityLog+0x230>)
40005224:	f002 011f 	and.w	r1, r2, #31
40005228:	f3c2 1244 	ubfx	r2, r2, #5, #5
4000522c:	f00b fc96 	bl	40010b5c <mvPrintf>
40005230:	2100      	movs	r1, #0
40005232:	4633      	mov	r3, r6
40005234:	4628      	mov	r0, r5
40005236:	460a      	mov	r2, r1
40005238:	f8cd a000 	str.w	sl, [sp]
4000523c:	f8cd 9004 	str.w	r9, [sp, #4]
40005240:	f8cd 8008 	str.w	r8, [sp, #8]
40005244:	f001 ff42 	bl	400070cc <mvHwsDdr3TipBUSRead>
40005248:	9b0c      	ldr	r3, [sp, #48]	; 0x30
4000524a:	481b      	ldr	r0, [pc, #108]	; (400052b8 <ddr3TipPrintStabilityLog+0x234>)
4000524c:	f003 021f 	and.w	r2, r3, #31
40005250:	f3c3 1382 	ubfx	r3, r3, #6, #3
40005254:	eb02 1143 	add.w	r1, r2, r3, lsl #5
40005258:	f00b fc80 	bl	40010b5c <mvPrintf>
4000525c:	2100      	movs	r1, #0
4000525e:	ab0d      	add	r3, sp, #52	; 0x34
40005260:	4628      	mov	r0, r5
40005262:	9300      	str	r3, [sp, #0]
40005264:	460a      	mov	r2, r1
40005266:	f04f 33ff 	mov.w	r3, #4294967295
4000526a:	9301      	str	r3, [sp, #4]
4000526c:	f241 5338 	movw	r3, #5432	; 0x1538
40005270:	f001 fe20 	bl	40006eb4 <mvHwsDdr3TipIFRead>
40005274:	4a0e      	ldr	r2, [pc, #56]	; (400052b0 <ddr3TipPrintStabilityLog+0x22c>)
40005276:	4604      	mov	r4, r0
40005278:	6010      	str	r0, [r2, #0]
4000527a:	b1f8      	cbz	r0, 400052bc <ddr3TipPrintStabilityLog+0x238>
4000527c:	f009 f91e 	bl	4000e4bc <gtBreakOnFail>
40005280:	4b0b      	ldr	r3, [pc, #44]	; (400052b0 <ddr3TipPrintStabilityLog+0x22c>)
40005282:	6818      	ldr	r0, [r3, #0]
40005284:	e0b1      	b.n	400053ea <ddr3TipPrintStabilityLog+0x366>
40005286:	bf00      	nop
40005288:	400205d8 	ldrdmi	r0, [r2], -r8
4000528c:	40011dc4 	andmi	r1, r1, r4, asr #27
40005290:	40011e2a 	andmi	r1, r1, sl, lsr #28
40005294:	40011c07 	andmi	r1, r1, r7, lsl #24
40005298:	40011e32 	andmi	r1, r1, r2, lsr lr
4000529c:	40011e86 	andmi	r1, r1, r6, lsl #29
400052a0:	40011e89 	andmi	r1, r1, r9, lsl #29
400052a4:	40011e96 	mulmi	r1, r6, lr
400052a8:	4002058c 	andmi	r0, r2, ip, lsl #11
400052ac:	40011ea3 	andmi	r1, r1, r3, lsr #29
400052b0:	40020868 	andmi	r0, r2, r8, ror #16
400052b4:	40011ea9 	andmi	r1, r1, r9, lsr #29
400052b8:	40011eb3 			; <UNDEFINED> instruction: 0x40011eb3
400052bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
400052be:	4621      	mov	r1, r4
400052c0:	9a06      	ldr	r2, [sp, #24]
400052c2:	9000      	str	r0, [sp, #0]
400052c4:	4628      	mov	r0, r5
400052c6:	4013      	ands	r3, r2
400052c8:	4622      	mov	r2, r4
400052ca:	f8cd 8008 	str.w	r8, [sp, #8]
400052ce:	fa23 f30b 	lsr.w	r3, r3, fp
400052d2:	930d      	str	r3, [sp, #52]	; 0x34
400052d4:	9b07      	ldr	r3, [sp, #28]
400052d6:	9301      	str	r3, [sp, #4]
400052d8:	4633      	mov	r3, r6
400052da:	f001 fef7 	bl	400070cc <mvHwsDdr3TipBUSRead>
400052de:	980d      	ldr	r0, [sp, #52]	; 0x34
400052e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
400052e2:	f003 021f 	and.w	r2, r3, #31
400052e6:	f3c3 1382 	ubfx	r3, r3, #6, #3
400052ea:	eb03 0140 	add.w	r1, r3, r0, lsl #1
400052ee:	9000      	str	r0, [sp, #0]
400052f0:	483f      	ldr	r0, [pc, #252]	; (400053f0 <ddr3TipPrintStabilityLog+0x36c>)
400052f2:	eb02 1141 	add.w	r1, r2, r1, lsl #5
400052f6:	f00b fc31 	bl	40010b5c <mvPrintf>
400052fa:	9a08      	ldr	r2, [sp, #32]
400052fc:	4633      	mov	r3, r6
400052fe:	4621      	mov	r1, r4
40005300:	4628      	mov	r0, r5
40005302:	9400      	str	r4, [sp, #0]
40005304:	9201      	str	r2, [sp, #4]
40005306:	4622      	mov	r2, r4
40005308:	f8cd 8008 	str.w	r8, [sp, #8]
4000530c:	f001 fede 	bl	400070cc <mvHwsDdr3TipBUSRead>
40005310:	990c      	ldr	r1, [sp, #48]	; 0x30
40005312:	4838      	ldr	r0, [pc, #224]	; (400053f4 <ddr3TipPrintStabilityLog+0x370>)
40005314:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40005318:	f00b fc20 	bl	40010b5c <mvPrintf>
4000531c:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000531e:	4622      	mov	r2, r4
40005320:	4621      	mov	r1, r4
40005322:	4628      	mov	r0, r5
40005324:	9400      	str	r4, [sp, #0]
40005326:	9301      	str	r3, [sp, #4]
40005328:	4633      	mov	r3, r6
4000532a:	f8cd 8008 	str.w	r8, [sp, #8]
4000532e:	f001 fecd 	bl	400070cc <mvHwsDdr3TipBUSRead>
40005332:	990c      	ldr	r1, [sp, #48]	; 0x30
40005334:	482f      	ldr	r0, [pc, #188]	; (400053f4 <ddr3TipPrintStabilityLog+0x370>)
40005336:	f001 011f 	and.w	r1, r1, #31
4000533a:	f00b fc0f 	bl	40010b5c <mvPrintf>
4000533e:	4622      	mov	r2, r4
40005340:	23a8      	movs	r3, #168	; 0xa8
40005342:	4621      	mov	r1, r4
40005344:	9301      	str	r3, [sp, #4]
40005346:	4628      	mov	r0, r5
40005348:	4633      	mov	r3, r6
4000534a:	9400      	str	r4, [sp, #0]
4000534c:	f8cd 8008 	str.w	r8, [sp, #8]
40005350:	f001 febc 	bl	400070cc <mvHwsDdr3TipBUSRead>
40005354:	990c      	ldr	r1, [sp, #48]	; 0x30
40005356:	4827      	ldr	r0, [pc, #156]	; (400053f4 <ddr3TipPrintStabilityLog+0x370>)
40005358:	f001 0107 	and.w	r1, r1, #7
4000535c:	f00b fbfe 	bl	40010b5c <mvPrintf>
40005360:	4824      	ldr	r0, [pc, #144]	; (400053f4 <ddr3TipPrintStabilityLog+0x370>)
40005362:	4621      	mov	r1, r4
40005364:	f00b fbfa 	bl	40010b5c <mvPrintf>
40005368:	4823      	ldr	r0, [pc, #140]	; (400053f8 <ddr3TipPrintStabilityLog+0x374>)
4000536a:	f00b fbf7 	bl	40010b5c <mvPrintf>
4000536e:	2100      	movs	r1, #0
40005370:	9a0a      	ldr	r2, [sp, #40]	; 0x28
40005372:	4628      	mov	r0, r5
40005374:	f8cd a000 	str.w	sl, [sp]
40005378:	18a3      	adds	r3, r4, r2
4000537a:	460a      	mov	r2, r1
4000537c:	9301      	str	r3, [sp, #4]
4000537e:	4633      	mov	r3, r6
40005380:	f8cd 8008 	str.w	r8, [sp, #8]
40005384:	f001 fea2 	bl	400070cc <mvHwsDdr3TipBUSRead>
40005388:	990c      	ldr	r1, [sp, #48]	; 0x30
4000538a:	3401      	adds	r4, #1
4000538c:	4819      	ldr	r0, [pc, #100]	; (400053f4 <ddr3TipPrintStabilityLog+0x370>)
4000538e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40005392:	f00b fbe3 	bl	40010b5c <mvPrintf>
40005396:	2c0b      	cmp	r4, #11
40005398:	d1e9      	bne.n	4000536e <ddr3TipPrintStabilityLog+0x2ea>
4000539a:	4817      	ldr	r0, [pc, #92]	; (400053f8 <ddr3TipPrintStabilityLog+0x374>)
4000539c:	2400      	movs	r4, #0
4000539e:	f00b fbdd 	bl	40010b5c <mvPrintf>
400053a2:	2100      	movs	r1, #0
400053a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
400053a6:	4628      	mov	r0, r5
400053a8:	f8cd a000 	str.w	sl, [sp]
400053ac:	18a3      	adds	r3, r4, r2
400053ae:	460a      	mov	r2, r1
400053b0:	9301      	str	r3, [sp, #4]
400053b2:	4633      	mov	r3, r6
400053b4:	f8cd 8008 	str.w	r8, [sp, #8]
400053b8:	f001 fe88 	bl	400070cc <mvHwsDdr3TipBUSRead>
400053bc:	990c      	ldr	r1, [sp, #48]	; 0x30
400053be:	3401      	adds	r4, #1
400053c0:	480c      	ldr	r0, [pc, #48]	; (400053f4 <ddr3TipPrintStabilityLog+0x370>)
400053c2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
400053c6:	f00b fbc9 	bl	40010b5c <mvPrintf>
400053ca:	2c0b      	cmp	r4, #11
400053cc:	d1e9      	bne.n	400053a2 <ddr3TipPrintStabilityLog+0x31e>
400053ce:	3601      	adds	r6, #1
400053d0:	2e05      	cmp	r6, #5
400053d2:	f47f af0c 	bne.w	400051ee <ddr3TipPrintStabilityLog+0x16a>
400053d6:	3701      	adds	r7, #1
400053d8:	b2ff      	uxtb	r7, r7
400053da:	9b05      	ldr	r3, [sp, #20]
400053dc:	429f      	cmp	r7, r3
400053de:	f4ff aee9 	bcc.w	400051b4 <ddr3TipPrintStabilityLog+0x130>
400053e2:	4806      	ldr	r0, [pc, #24]	; (400053fc <ddr3TipPrintStabilityLog+0x378>)
400053e4:	f00b fbba 	bl	40010b5c <mvPrintf>
400053e8:	2000      	movs	r0, #0
400053ea:	b00f      	add	sp, #60	; 0x3c
400053ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400053f0:	40011eb0 			; <UNDEFINED> instruction: 0x40011eb0
400053f4:	40011eac 	andmi	r1, r1, ip, lsr #29
400053f8:	40011e86 	andmi	r1, r1, r6, lsl #29
400053fc:	40011c07 	andmi	r1, r1, r7, lsl #24

Disassembly of section .text.mvHwsDdr3TipReadAdllValue:

40005400 <mvHwsDdr3TipReadAdllValue>:
mvHwsDdr3TipReadAdllValue():
40005400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005404:	4688      	mov	r8, r1
40005406:	b087      	sub	sp, #28
40005408:	2102      	movs	r1, #2
4000540a:	461f      	mov	r7, r3
4000540c:	4681      	mov	r9, r0
4000540e:	4616      	mov	r6, r2
40005410:	f008 f9bc 	bl	4000d78c <ddr3TipDevAttrGet>
40005414:	4d16      	ldr	r5, [pc, #88]	; (40005470 <mvHwsDdr3TipReadAdllValue+0x70>)
40005416:	682b      	ldr	r3, [r5, #0]
40005418:	fa5f fa80 	uxtb.w	sl, r0
4000541c:	7818      	ldrb	r0, [r3, #0]
4000541e:	f010 0001 	ands.w	r0, r0, #1
40005422:	d022      	beq.n	4000546a <mvHwsDdr3TipReadAdllValue+0x6a>
40005424:	2400      	movs	r4, #0
40005426:	f10d 0b14 	add.w	fp, sp, #20
4000542a:	e01b      	b.n	40005464 <mvHwsDdr3TipReadAdllValue+0x64>
4000542c:	682b      	ldr	r3, [r5, #0]
4000542e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40005432:	fa43 f304 	asr.w	r3, r3, r4
40005436:	07db      	lsls	r3, r3, #31
40005438:	d513      	bpl.n	40005462 <mvHwsDdr3TipReadAdllValue+0x62>
4000543a:	2100      	movs	r1, #0
4000543c:	4623      	mov	r3, r4
4000543e:	4648      	mov	r0, r9
40005440:	460a      	mov	r2, r1
40005442:	e88d 0842 	stmia.w	sp, {r1, r6, fp}
40005446:	f001 fe41 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000544a:	4b0a      	ldr	r3, [pc, #40]	; (40005474 <mvHwsDdr3TipReadAdllValue+0x74>)
4000544c:	6018      	str	r0, [r3, #0]
4000544e:	b120      	cbz	r0, 4000545a <mvHwsDdr3TipReadAdllValue+0x5a>
40005450:	f009 f834 	bl	4000e4bc <gtBreakOnFail>
40005454:	4b07      	ldr	r3, [pc, #28]	; (40005474 <mvHwsDdr3TipReadAdllValue+0x74>)
40005456:	6818      	ldr	r0, [r3, #0]
40005458:	e007      	b.n	4000546a <mvHwsDdr3TipReadAdllValue+0x6a>
4000545a:	9b05      	ldr	r3, [sp, #20]
4000545c:	403b      	ands	r3, r7
4000545e:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
40005462:	3401      	adds	r4, #1
40005464:	4554      	cmp	r4, sl
40005466:	d3e1      	bcc.n	4000542c <mvHwsDdr3TipReadAdllValue+0x2c>
40005468:	2000      	movs	r0, #0
4000546a:	b007      	add	sp, #28
4000546c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40005470:	400205d8 	ldrdmi	r0, [r2], -r8
40005474:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.mvHwsDdr3TipWriteAdllValue:

40005478 <mvHwsDdr3TipWriteAdllValue>:
mvHwsDdr3TipWriteAdllValue():
40005478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000547c:	460e      	mov	r6, r1
4000547e:	b085      	sub	sp, #20
40005480:	2102      	movs	r1, #2
40005482:	4680      	mov	r8, r0
40005484:	4617      	mov	r7, r2
40005486:	f008 f981 	bl	4000d78c <ddr3TipDevAttrGet>
4000548a:	4d17      	ldr	r5, [pc, #92]	; (400054e8 <mvHwsDdr3TipWriteAdllValue+0x70>)
4000548c:	682b      	ldr	r3, [r5, #0]
4000548e:	fa5f f980 	uxtb.w	r9, r0
40005492:	7818      	ldrb	r0, [r3, #0]
40005494:	f010 0001 	ands.w	r0, r0, #1
40005498:	d023      	beq.n	400054e2 <mvHwsDdr3TipWriteAdllValue+0x6a>
4000549a:	2400      	movs	r4, #0
4000549c:	f8df b04c 	ldr.w	fp, [pc, #76]	; 400054ec <mvHwsDdr3TipWriteAdllValue+0x74>
400054a0:	46a2      	mov	sl, r4
400054a2:	e01b      	b.n	400054dc <mvHwsDdr3TipWriteAdllValue+0x64>
400054a4:	682b      	ldr	r3, [r5, #0]
400054a6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400054aa:	fa43 f304 	asr.w	r3, r3, r4
400054ae:	07da      	lsls	r2, r3, #31
400054b0:	d513      	bpl.n	400054da <mvHwsDdr3TipWriteAdllValue+0x62>
400054b2:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
400054b6:	2100      	movs	r1, #0
400054b8:	4640      	mov	r0, r8
400054ba:	e88d 0410 	stmia.w	sp, {r4, sl}
400054be:	460a      	mov	r2, r1
400054c0:	9702      	str	r7, [sp, #8]
400054c2:	9303      	str	r3, [sp, #12]
400054c4:	460b      	mov	r3, r1
400054c6:	f001 fe87 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400054ca:	f8cb 0000 	str.w	r0, [fp]
400054ce:	b120      	cbz	r0, 400054da <mvHwsDdr3TipWriteAdllValue+0x62>
400054d0:	f008 fff4 	bl	4000e4bc <gtBreakOnFail>
400054d4:	4b05      	ldr	r3, [pc, #20]	; (400054ec <mvHwsDdr3TipWriteAdllValue+0x74>)
400054d6:	6818      	ldr	r0, [r3, #0]
400054d8:	e003      	b.n	400054e2 <mvHwsDdr3TipWriteAdllValue+0x6a>
400054da:	3401      	adds	r4, #1
400054dc:	454c      	cmp	r4, r9
400054de:	d3e1      	bcc.n	400054a4 <mvHwsDdr3TipWriteAdllValue+0x2c>
400054e0:	2000      	movs	r0, #0
400054e2:	b005      	add	sp, #20
400054e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400054e8:	400205d8 	ldrdmi	r0, [r2], -r8
400054ec:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.readPhaseValue:

400054f0 <readPhaseValue>:
readPhaseValue():
400054f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400054f4:	4688      	mov	r8, r1
400054f6:	b087      	sub	sp, #28
400054f8:	2102      	movs	r1, #2
400054fa:	461f      	mov	r7, r3
400054fc:	4681      	mov	r9, r0
400054fe:	4616      	mov	r6, r2
40005500:	f008 f944 	bl	4000d78c <ddr3TipDevAttrGet>
40005504:	4d16      	ldr	r5, [pc, #88]	; (40005560 <readPhaseValue+0x70>)
40005506:	682b      	ldr	r3, [r5, #0]
40005508:	fa5f fa80 	uxtb.w	sl, r0
4000550c:	7818      	ldrb	r0, [r3, #0]
4000550e:	f010 0001 	ands.w	r0, r0, #1
40005512:	d022      	beq.n	4000555a <readPhaseValue+0x6a>
40005514:	2400      	movs	r4, #0
40005516:	f10d 0b14 	add.w	fp, sp, #20
4000551a:	e01b      	b.n	40005554 <readPhaseValue+0x64>
4000551c:	682b      	ldr	r3, [r5, #0]
4000551e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40005522:	fa43 f304 	asr.w	r3, r3, r4
40005526:	07d9      	lsls	r1, r3, #31
40005528:	d513      	bpl.n	40005552 <readPhaseValue+0x62>
4000552a:	2100      	movs	r1, #0
4000552c:	4623      	mov	r3, r4
4000552e:	4648      	mov	r0, r9
40005530:	460a      	mov	r2, r1
40005532:	e88d 0842 	stmia.w	sp, {r1, r6, fp}
40005536:	f001 fdc9 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000553a:	4b0a      	ldr	r3, [pc, #40]	; (40005564 <readPhaseValue+0x74>)
4000553c:	6018      	str	r0, [r3, #0]
4000553e:	b120      	cbz	r0, 4000554a <readPhaseValue+0x5a>
40005540:	f008 ffbc 	bl	4000e4bc <gtBreakOnFail>
40005544:	4b07      	ldr	r3, [pc, #28]	; (40005564 <readPhaseValue+0x74>)
40005546:	6818      	ldr	r0, [r3, #0]
40005548:	e007      	b.n	4000555a <readPhaseValue+0x6a>
4000554a:	9b05      	ldr	r3, [sp, #20]
4000554c:	403b      	ands	r3, r7
4000554e:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
40005552:	3401      	adds	r4, #1
40005554:	4554      	cmp	r4, sl
40005556:	d3e1      	bcc.n	4000551c <readPhaseValue+0x2c>
40005558:	2000      	movs	r0, #0
4000555a:	b007      	add	sp, #28
4000555c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40005560:	400205d8 	ldrdmi	r0, [r2], -r8
40005564:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.writeLevelingValue:

40005568 <writeLevelingValue>:
writeLevelingValue():
40005568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000556c:	460e      	mov	r6, r1
4000556e:	b085      	sub	sp, #20
40005570:	2102      	movs	r1, #2
40005572:	4617      	mov	r7, r2
40005574:	4699      	mov	r9, r3
40005576:	4682      	mov	sl, r0
40005578:	f008 f908 	bl	4000d78c <ddr3TipDevAttrGet>
4000557c:	4b19      	ldr	r3, [pc, #100]	; (400055e4 <writeLevelingValue+0x7c>)
4000557e:	681a      	ldr	r2, [r3, #0]
40005580:	fa5f fb80 	uxtb.w	fp, r0
40005584:	7810      	ldrb	r0, [r2, #0]
40005586:	f010 0001 	ands.w	r0, r0, #1
4000558a:	d027      	beq.n	400055dc <writeLevelingValue+0x74>
4000558c:	2400      	movs	r4, #0
4000558e:	4698      	mov	r8, r3
40005590:	4625      	mov	r5, r4
40005592:	e020      	b.n	400055d6 <writeLevelingValue+0x6e>
40005594:	f8d8 3000 	ldr.w	r3, [r8]
40005598:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000559c:	fa43 f305 	asr.w	r3, r3, r5
400055a0:	07d8      	lsls	r0, r3, #31
400055a2:	d516      	bpl.n	400055d2 <writeLevelingValue+0x6a>
400055a4:	9500      	str	r5, [sp, #0]
400055a6:	2300      	movs	r3, #0
400055a8:	f8cd 9008 	str.w	r9, [sp, #8]
400055ac:	2100      	movs	r1, #0
400055ae:	9301      	str	r3, [sp, #4]
400055b0:	4650      	mov	r0, sl
400055b2:	593a      	ldr	r2, [r7, r4]
400055b4:	5933      	ldr	r3, [r6, r4]
400055b6:	18d3      	adds	r3, r2, r3
400055b8:	460a      	mov	r2, r1
400055ba:	9303      	str	r3, [sp, #12]
400055bc:	460b      	mov	r3, r1
400055be:	f001 fe0b 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400055c2:	4b09      	ldr	r3, [pc, #36]	; (400055e8 <writeLevelingValue+0x80>)
400055c4:	6018      	str	r0, [r3, #0]
400055c6:	b120      	cbz	r0, 400055d2 <writeLevelingValue+0x6a>
400055c8:	f008 ff78 	bl	4000e4bc <gtBreakOnFail>
400055cc:	4b06      	ldr	r3, [pc, #24]	; (400055e8 <writeLevelingValue+0x80>)
400055ce:	6818      	ldr	r0, [r3, #0]
400055d0:	e004      	b.n	400055dc <writeLevelingValue+0x74>
400055d2:	3501      	adds	r5, #1
400055d4:	3404      	adds	r4, #4
400055d6:	455d      	cmp	r5, fp
400055d8:	d3dc      	bcc.n	40005594 <writeLevelingValue+0x2c>
400055da:	2000      	movs	r0, #0
400055dc:	b005      	add	sp, #20
400055de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400055e2:	bf00      	nop
400055e4:	400205d8 	ldrdmi	r0, [r2], -r8
400055e8:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.printAdll:

400055ec <printAdll>:
printAdll():
400055ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
400055ee:	460f      	mov	r7, r1
400055f0:	2102      	movs	r1, #2
400055f2:	2400      	movs	r4, #0
400055f4:	f008 f8ca 	bl	4000d78c <ddr3TipDevAttrGet>
400055f8:	4d0b      	ldr	r5, [pc, #44]	; (40005628 <printAdll+0x3c>)
400055fa:	4606      	mov	r6, r0
400055fc:	e00c      	b.n	40005618 <printAdll+0x2c>
400055fe:	682b      	ldr	r3, [r5, #0]
40005600:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40005604:	fa43 f304 	asr.w	r3, r3, r4
40005608:	07db      	lsls	r3, r3, #31
4000560a:	d504      	bpl.n	40005616 <printAdll+0x2a>
4000560c:	4807      	ldr	r0, [pc, #28]	; (4000562c <printAdll+0x40>)
4000560e:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
40005612:	f00b faa3 	bl	40010b5c <mvPrintf>
40005616:	3401      	adds	r4, #1
40005618:	42b4      	cmp	r4, r6
4000561a:	d1f0      	bne.n	400055fe <printAdll+0x12>
4000561c:	4804      	ldr	r0, [pc, #16]	; (40005630 <printAdll+0x44>)
4000561e:	f00b fa9d 	bl	40010b5c <mvPrintf>
40005622:	2000      	movs	r0, #0
40005624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40005626:	bf00      	nop
40005628:	400205d8 	ldrdmi	r0, [r2], -r8
4000562c:	40011f1a 	andmi	r1, r1, sl, lsl pc
40005630:	40011c07 	andmi	r1, r1, r7, lsl #24

Disassembly of section .text.printPh:

40005634 <printPh>:
printPh():
40005634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40005636:	460f      	mov	r7, r1
40005638:	2102      	movs	r1, #2
4000563a:	2400      	movs	r4, #0
4000563c:	f008 f8a6 	bl	4000d78c <ddr3TipDevAttrGet>
40005640:	4d0b      	ldr	r5, [pc, #44]	; (40005670 <printPh+0x3c>)
40005642:	4606      	mov	r6, r0
40005644:	e00d      	b.n	40005662 <printPh+0x2e>
40005646:	682b      	ldr	r3, [r5, #0]
40005648:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000564c:	fa43 f304 	asr.w	r3, r3, r4
40005650:	07da      	lsls	r2, r3, #31
40005652:	d505      	bpl.n	40005660 <printPh+0x2c>
40005654:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
40005658:	4806      	ldr	r0, [pc, #24]	; (40005674 <printPh+0x40>)
4000565a:	0989      	lsrs	r1, r1, #6
4000565c:	f00b fa7e 	bl	40010b5c <mvPrintf>
40005660:	3401      	adds	r4, #1
40005662:	42b4      	cmp	r4, r6
40005664:	d1ef      	bne.n	40005646 <printPh+0x12>
40005666:	4804      	ldr	r0, [pc, #16]	; (40005678 <printPh+0x44>)
40005668:	f00b fa78 	bl	40010b5c <mvPrintf>
4000566c:	2000      	movs	r0, #0
4000566e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40005670:	400205d8 	ldrdmi	r0, [r2], -r8
40005674:	40011f1a 	andmi	r1, r1, sl, lsl pc
40005678:	40011c07 	andmi	r1, r1, r7, lsl #24

Disassembly of section .text.ddr3TipRunSweepTest:

4000567c <ddr3TipRunSweepTest>:
ddr3TipRunSweepTest():
4000567c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005680:	b093      	sub	sp, #76	; 0x4c
40005682:	2600      	movs	r6, #0
40005684:	2a00      	cmp	r2, #0
40005686:	bf14      	ite	ne
40005688:	2503      	movne	r5, #3
4000568a:	2501      	moveq	r5, #1
4000568c:	9207      	str	r2, [sp, #28]
4000568e:	4604      	mov	r4, r0
40005690:	9308      	str	r3, [sp, #32]
40005692:	9611      	str	r6, [sp, #68]	; 0x44
40005694:	f005 fe06 	bl	4000b2a4 <mvHwsDdr3TipMaxCSGet>
40005698:	2102      	movs	r1, #2
4000569a:	900c      	str	r0, [sp, #48]	; 0x30
4000569c:	4620      	mov	r0, r4
4000569e:	f008 f875 	bl	4000d78c <ddr3TipDevAttrGet>
400056a2:	9a08      	ldr	r2, [sp, #32]
400056a4:	2a01      	cmp	r2, #1
400056a6:	d105      	bne.n	400056b4 <ddr3TipRunSweepTest+0x38>
400056a8:	fa5f fb80 	uxtb.w	fp, r0
400056ac:	9609      	str	r6, [sp, #36]	; 0x24
400056ae:	f10b 3bff 	add.w	fp, fp, #4294967295
400056b2:	e002      	b.n	400056ba <ddr3TipRunSweepTest+0x3e>
400056b4:	46b3      	mov	fp, r6
400056b6:	2301      	movs	r3, #1
400056b8:	9309      	str	r3, [sp, #36]	; 0x24
400056ba:	2600      	movs	r6, #0
400056bc:	4f88      	ldr	r7, [pc, #544]	; (400058e0 <ddr3TipRunSweepTest+0x264>)
400056be:	9606      	str	r6, [sp, #24]
400056c0:	e0fa      	b.n	400058b8 <ddr3TipRunSweepTest+0x23c>
400056c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
400056c6:	3201      	adds	r2, #1
400056c8:	455a      	cmp	r2, fp
400056ca:	d9fa      	bls.n	400056c2 <ddr3TipRunSweepTest+0x46>
400056cc:	4a85      	ldr	r2, [pc, #532]	; (400058e4 <ddr3TipRunSweepTest+0x268>)
400056ce:	3314      	adds	r3, #20
400056d0:	4293      	cmp	r3, r2
400056d2:	d003      	beq.n	400056dc <ddr3TipRunSweepTest+0x60>
400056d4:	2800      	cmp	r0, #0
400056d6:	d0f9      	beq.n	400056cc <ddr3TipRunSweepTest+0x50>
400056d8:	2200      	movs	r2, #0
400056da:	e7f2      	b.n	400056c2 <ddr3TipRunSweepTest+0x46>
400056dc:	4982      	ldr	r1, [pc, #520]	; (400058e8 <ddr3TipRunSweepTest+0x26c>)
400056de:	2600      	movs	r6, #0
400056e0:	462a      	mov	r2, r5
400056e2:	4620      	mov	r0, r4
400056e4:	f04f 33ff 	mov.w	r3, #4294967295
400056e8:	46a9      	mov	r9, r5
400056ea:	600e      	str	r6, [r1, #0]
400056ec:	4625      	mov	r5, r4
400056ee:	604e      	str	r6, [r1, #4]
400056f0:	608e      	str	r6, [r1, #8]
400056f2:	60ce      	str	r6, [r1, #12]
400056f4:	610e      	str	r6, [r1, #16]
400056f6:	f7ff fe83 	bl	40005400 <mvHwsDdr3TipReadAdllValue>
400056fa:	f8df a22c 	ldr.w	sl, [pc, #556]	; 40005928 <ddr3TipRunSweepTest+0x2ac>
400056fe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
40005702:	e064      	b.n	400057ce <ddr3TipRunSweepTest+0x152>
40005704:	4b79      	ldr	r3, [pc, #484]	; (400058ec <ddr3TipRunSweepTest+0x270>)
40005706:	f893 b000 	ldrb.w	fp, [r3]
4000570a:	e03e      	b.n	4000578a <ddr3TipRunSweepTest+0x10e>
4000570c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
4000570e:	2200      	movs	r2, #0
40005710:	4628      	mov	r0, r5
40005712:	2101      	movs	r1, #1
40005714:	9201      	str	r2, [sp, #4]
40005716:	9303      	str	r3, [sp, #12]
40005718:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000571a:	9600      	str	r6, [sp, #0]
4000571c:	f8cd 9008 	str.w	r9, [sp, #8]
40005720:	f001 fd5a 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40005724:	4a72      	ldr	r2, [pc, #456]	; (400058f0 <ddr3TipRunSweepTest+0x274>)
40005726:	4680      	mov	r8, r0
40005728:	6010      	str	r0, [r2, #0]
4000572a:	b120      	cbz	r0, 40005736 <ddr3TipRunSweepTest+0xba>
4000572c:	f008 fec6 	bl	4000e4bc <gtBreakOnFail>
40005730:	4b6f      	ldr	r3, [pc, #444]	; (400058f0 <ddr3TipRunSweepTest+0x274>)
40005732:	6818      	ldr	r0, [r3, #0]
40005734:	e0d1      	b.n	400058da <ddr3TipRunSweepTest+0x25e>
40005736:	4a6f      	ldr	r2, [pc, #444]	; (400058f4 <ddr3TipRunSweepTest+0x278>)
40005738:	4628      	mov	r0, r5
4000573a:	9b06      	ldr	r3, [sp, #24]
4000573c:	7811      	ldrb	r1, [r2, #0]
4000573e:	aa11      	add	r2, sp, #68	; 0x44
40005740:	f000 ffd0 	bl	400066e4 <mvHwsDdr3RunBist>
40005744:	683b      	ldr	r3, [r7, #0]
40005746:	781b      	ldrb	r3, [r3, #0]
40005748:	07db      	lsls	r3, r3, #31
4000574a:	d516      	bpl.n	4000577a <ddr3TipRunSweepTest+0xfe>
4000574c:	f85a 2004 	ldr.w	r2, [sl, r4]
40005750:	9b11      	ldr	r3, [sp, #68]	; 0x44
40005752:	18d3      	adds	r3, r2, r3
40005754:	f84a 3004 	str.w	r3, [sl, r4]
40005758:	9b08      	ldr	r3, [sp, #32]
4000575a:	2b01      	cmp	r3, #1
4000575c:	d10d      	bne.n	4000577a <ddr3TipRunSweepTest+0xfe>
4000575e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
40005760:	4628      	mov	r0, r5
40005762:	e88d 0340 	stmia.w	sp, {r6, r8, r9}
40005766:	4641      	mov	r1, r8
40005768:	6813      	ldr	r3, [r2, #0]
4000576a:	4642      	mov	r2, r8
4000576c:	9303      	str	r3, [sp, #12]
4000576e:	4643      	mov	r3, r8
40005770:	f001 fd32 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40005774:	4b5e      	ldr	r3, [pc, #376]	; (400058f0 <ddr3TipRunSweepTest+0x274>)
40005776:	6018      	str	r0, [r3, #0]
40005778:	b910      	cbnz	r0, 40005780 <ddr3TipRunSweepTest+0x104>
4000577a:	f10b 0b01 	add.w	fp, fp, #1
4000577e:	e004      	b.n	4000578a <ddr3TipRunSweepTest+0x10e>
40005780:	4e5b      	ldr	r6, [pc, #364]	; (400058f0 <ddr3TipRunSweepTest+0x274>)
40005782:	f008 fe9b 	bl	4000e4bc <gtBreakOnFail>
40005786:	6830      	ldr	r0, [r6, #0]
40005788:	e0a7      	b.n	400058da <ddr3TipRunSweepTest+0x25e>
4000578a:	4a5b      	ldr	r2, [pc, #364]	; (400058f8 <ddr3TipRunSweepTest+0x27c>)
4000578c:	7813      	ldrb	r3, [r2, #0]
4000578e:	459b      	cmp	fp, r3
40005790:	d3bc      	bcc.n	4000570c <ddr3TipRunSweepTest+0x90>
40005792:	9b05      	ldr	r3, [sp, #20]
40005794:	3b01      	subs	r3, #1
40005796:	9305      	str	r3, [sp, #20]
40005798:	d1b4      	bne.n	40005704 <ddr3TipRunSweepTest+0x88>
4000579a:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
4000579e:	3414      	adds	r4, #20
400057a0:	f108 0801 	add.w	r8, r8, #1
400057a4:	f1b8 0f20 	cmp.w	r8, #32
400057a8:	d00b      	beq.n	400057c2 <ddr3TipRunSweepTest+0x146>
400057aa:	9a07      	ldr	r2, [sp, #28]
400057ac:	ea4f 0348 	mov.w	r3, r8, lsl #1
400057b0:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
400057b4:	2a00      	cmp	r2, #0
400057b6:	bf18      	it	ne
400057b8:	4643      	movne	r3, r8
400057ba:	930d      	str	r3, [sp, #52]	; 0x34
400057bc:	2302      	movs	r3, #2
400057be:	9305      	str	r3, [sp, #20]
400057c0:	e7a0      	b.n	40005704 <ddr3TipRunSweepTest+0x88>
400057c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
400057c4:	3601      	adds	r6, #1
400057c6:	f10a 0a04 	add.w	sl, sl, #4
400057ca:	4296      	cmp	r6, r2
400057cc:	d806      	bhi.n	400057dc <ddr3TipRunSweepTest+0x160>
400057ce:	2400      	movs	r4, #0
400057d0:	4b45      	ldr	r3, [pc, #276]	; (400058e8 <ddr3TipRunSweepTest+0x26c>)
400057d2:	46a0      	mov	r8, r4
400057d4:	eb03 0386 	add.w	r3, r3, r6, lsl #2
400057d8:	930e      	str	r3, [sp, #56]	; 0x38
400057da:	e7e6      	b.n	400057aa <ddr3TipRunSweepTest+0x12e>
400057dc:	4b47      	ldr	r3, [pc, #284]	; (400058fc <ddr3TipRunSweepTest+0x280>)
400057de:	462c      	mov	r4, r5
400057e0:	9e07      	ldr	r6, [sp, #28]
400057e2:	464d      	mov	r5, r9
400057e4:	4a46      	ldr	r2, [pc, #280]	; (40005900 <ddr3TipRunSweepTest+0x284>)
400057e6:	4847      	ldr	r0, [pc, #284]	; (40005904 <ddr3TipRunSweepTest+0x288>)
400057e8:	2e00      	cmp	r6, #0
400057ea:	bf08      	it	eq
400057ec:	461a      	moveq	r2, r3
400057ee:	9906      	ldr	r1, [sp, #24]
400057f0:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
400057f4:	f00b f9b2 	bl	40010b5c <mvPrintf>
400057f8:	683b      	ldr	r3, [r7, #0]
400057fa:	781b      	ldrb	r3, [r3, #0]
400057fc:	07de      	lsls	r6, r3, #31
400057fe:	d517      	bpl.n	40005830 <ddr3TipRunSweepTest+0x1b4>
40005800:	9e08      	ldr	r6, [sp, #32]
40005802:	2e01      	cmp	r6, #1
40005804:	d110      	bne.n	40005828 <ddr3TipRunSweepTest+0x1ac>
40005806:	9e05      	ldr	r6, [sp, #20]
40005808:	683b      	ldr	r3, [r7, #0]
4000580a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000580e:	fa43 f306 	asr.w	r3, r3, r6
40005812:	07d8      	lsls	r0, r3, #31
40005814:	d504      	bpl.n	40005820 <ddr3TipRunSweepTest+0x1a4>
40005816:	483c      	ldr	r0, [pc, #240]	; (40005908 <ddr3TipRunSweepTest+0x28c>)
40005818:	2100      	movs	r1, #0
4000581a:	4632      	mov	r2, r6
4000581c:	f00b f99e 	bl	40010b5c <mvPrintf>
40005820:	3601      	adds	r6, #1
40005822:	455e      	cmp	r6, fp
40005824:	d9f0      	bls.n	40005808 <ddr3TipRunSweepTest+0x18c>
40005826:	e003      	b.n	40005830 <ddr3TipRunSweepTest+0x1b4>
40005828:	4838      	ldr	r0, [pc, #224]	; (4000590c <ddr3TipRunSweepTest+0x290>)
4000582a:	9905      	ldr	r1, [sp, #20]
4000582c:	f00b f996 	bl	40010b5c <mvPrintf>
40005830:	4837      	ldr	r0, [pc, #220]	; (40005910 <ddr3TipRunSweepTest+0x294>)
40005832:	2600      	movs	r6, #0
40005834:	f00b f992 	bl	40010b5c <mvPrintf>
40005838:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
4000583c:	9a07      	ldr	r2, [sp, #28]
4000583e:	b912      	cbnz	r2, 40005846 <ddr3TipRunSweepTest+0x1ca>
40005840:	0072      	lsls	r2, r6, #1
40005842:	492e      	ldr	r1, [pc, #184]	; (400058fc <ddr3TipRunSweepTest+0x280>)
40005844:	e001      	b.n	4000584a <ddr3TipRunSweepTest+0x1ce>
40005846:	492e      	ldr	r1, [pc, #184]	; (40005900 <ddr3TipRunSweepTest+0x284>)
40005848:	4632      	mov	r2, r6
4000584a:	4832      	ldr	r0, [pc, #200]	; (40005914 <ddr3TipRunSweepTest+0x298>)
4000584c:	f00b f986 	bl	40010b5c <mvPrintf>
40005850:	683b      	ldr	r3, [r7, #0]
40005852:	781b      	ldrb	r3, [r3, #0]
40005854:	07d9      	lsls	r1, r3, #31
40005856:	d50a      	bpl.n	4000586e <ddr3TipRunSweepTest+0x1f2>
40005858:	f04f 0900 	mov.w	r9, #0
4000585c:	f858 1029 	ldr.w	r1, [r8, r9, lsl #2]
40005860:	f109 0901 	add.w	r9, r9, #1
40005864:	482c      	ldr	r0, [pc, #176]	; (40005918 <ddr3TipRunSweepTest+0x29c>)
40005866:	f00b f979 	bl	40010b5c <mvPrintf>
4000586a:	45d9      	cmp	r9, fp
4000586c:	d9f6      	bls.n	4000585c <ddr3TipRunSweepTest+0x1e0>
4000586e:	4828      	ldr	r0, [pc, #160]	; (40005910 <ddr3TipRunSweepTest+0x294>)
40005870:	3601      	adds	r6, #1
40005872:	f00b f973 	bl	40010b5c <mvPrintf>
40005876:	2e20      	cmp	r6, #32
40005878:	f108 0814 	add.w	r8, r8, #20
4000587c:	d1de      	bne.n	4000583c <ddr3TipRunSweepTest+0x1c0>
4000587e:	462a      	mov	r2, r5
40005880:	4919      	ldr	r1, [pc, #100]	; (400058e8 <ddr3TipRunSweepTest+0x26c>)
40005882:	4620      	mov	r0, r4
40005884:	f7ff fdf8 	bl	40005478 <mvHwsDdr3TipWriteAdllValue>
40005888:	462a      	mov	r2, r5
4000588a:	4917      	ldr	r1, [pc, #92]	; (400058e8 <ddr3TipRunSweepTest+0x26c>)
4000588c:	f04f 33ff 	mov.w	r3, #4294967295
40005890:	4620      	mov	r0, r4
40005892:	3504      	adds	r5, #4
40005894:	f7ff fdb4 	bl	40005400 <mvHwsDdr3TipReadAdllValue>
40005898:	4b20      	ldr	r3, [pc, #128]	; (4000591c <ddr3TipRunSweepTest+0x2a0>)
4000589a:	9e07      	ldr	r6, [sp, #28]
4000589c:	4920      	ldr	r1, [pc, #128]	; (40005920 <ddr3TipRunSweepTest+0x2a4>)
4000589e:	4821      	ldr	r0, [pc, #132]	; (40005924 <ddr3TipRunSweepTest+0x2a8>)
400058a0:	2e00      	cmp	r6, #0
400058a2:	bf08      	it	eq
400058a4:	4619      	moveq	r1, r3
400058a6:	f00b f959 	bl	40010b5c <mvPrintf>
400058aa:	4620      	mov	r0, r4
400058ac:	490e      	ldr	r1, [pc, #56]	; (400058e8 <ddr3TipRunSweepTest+0x26c>)
400058ae:	f7ff fe9d 	bl	400055ec <printAdll>
400058b2:	9e06      	ldr	r6, [sp, #24]
400058b4:	3601      	adds	r6, #1
400058b6:	9606      	str	r6, [sp, #24]
400058b8:	9e06      	ldr	r6, [sp, #24]
400058ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
400058bc:	4296      	cmp	r6, r2
400058be:	d008      	beq.n	400058d2 <ddr3TipRunSweepTest+0x256>
400058c0:	683b      	ldr	r3, [r7, #0]
400058c2:	2100      	movs	r1, #0
400058c4:	4e18      	ldr	r6, [pc, #96]	; (40005928 <ddr3TipRunSweepTest+0x2ac>)
400058c6:	7818      	ldrb	r0, [r3, #0]
400058c8:	960a      	str	r6, [sp, #40]	; 0x28
400058ca:	4633      	mov	r3, r6
400058cc:	f000 0001 	and.w	r0, r0, #1
400058d0:	e700      	b.n	400056d4 <ddr3TipRunSweepTest+0x58>
400058d2:	4620      	mov	r0, r4
400058d4:	f002 fd1c 	bl	40008310 <ddr3TipResetFifoPtr>
400058d8:	2000      	movs	r0, #0
400058da:	b013      	add	sp, #76	; 0x4c
400058dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400058e0:	400205d8 	ldrdmi	r0, [r2], -r8
400058e4:	4002049c 	mulmi	r2, ip, r4
400058e8:	4002053c 	andmi	r0, r2, ip, lsr r5
400058ec:	40016b6b 	andmi	r6, r1, fp, ror #22
400058f0:	40020868 	andmi	r0, r2, r8, ror #16
400058f4:	40016b79 	andmi	r6, r1, r9, ror fp
400058f8:	40016b6c 	andmi	r6, r1, ip, ror #22
400058fc:	40011ebd 			; <UNDEFINED> instruction: 0x40011ebd
40005900:	40011ec0 	andmi	r1, r1, r0, asr #29
40005904:	40011ec9 	andmi	r1, r1, r9, asr #29
40005908:	40011eeb 	andmi	r1, r1, fp, ror #29
4000590c:	40011efa 	strdmi	r1, [r1], -sl
40005910:	40011c07 	andmi	r1, r1, r7, lsl #24
40005914:	40011f03 	andmi	r1, r1, r3, lsl #30
40005918:	40011f1f 	andmi	r1, r1, pc, lsl pc
4000591c:	40011ec3 	andmi	r1, r1, r3, asr #29
40005920:	40011ec6 	andmi	r1, r1, r6, asr #29
40005924:	40011f26 	andmi	r1, r1, r6, lsr #30
40005928:	4002021c 	andmi	r0, r2, ip, lsl r2

Disassembly of section .text.ddr3TipRunLevelingSweepTest:

4000592c <ddr3TipRunLevelingSweepTest>:
ddr3TipRunLevelingSweepTest():
4000592c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005930:	b097      	sub	sp, #92	; 0x5c
40005932:	2600      	movs	r6, #0
40005934:	1e15      	subs	r5, r2, #0
40005936:	bf0c      	ite	eq
40005938:	46ab      	moveq	fp, r5
4000593a:	f04f 0b02 	movne.w	fp, #2
4000593e:	4604      	mov	r4, r0
40005940:	930f      	str	r3, [sp, #60]	; 0x3c
40005942:	9615      	str	r6, [sp, #84]	; 0x54
40005944:	f005 fcae 	bl	4000b2a4 <mvHwsDdr3TipMaxCSGet>
40005948:	2102      	movs	r1, #2
4000594a:	9010      	str	r0, [sp, #64]	; 0x40
4000594c:	4620      	mov	r0, r4
4000594e:	f007 ff1d 	bl	4000d78c <ddr3TipDevAttrGet>
40005952:	990f      	ldr	r1, [sp, #60]	; 0x3c
40005954:	2901      	cmp	r1, #1
40005956:	d104      	bne.n	40005962 <ddr3TipRunLevelingSweepTest+0x36>
40005958:	b2c0      	uxtb	r0, r0
4000595a:	9607      	str	r6, [sp, #28]
4000595c:	3801      	subs	r0, #1
4000595e:	9006      	str	r0, [sp, #24]
40005960:	e002      	b.n	40005968 <ddr3TipRunLevelingSweepTest+0x3c>
40005962:	2201      	movs	r2, #1
40005964:	9606      	str	r6, [sp, #24]
40005966:	9207      	str	r2, [sp, #28]
40005968:	2601      	movs	r6, #1
4000596a:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40005c20 <ddr3TipRunLevelingSweepTest+0x2f4>
4000596e:	9605      	str	r6, [sp, #20]
40005970:	2600      	movs	r6, #0
40005972:	9608      	str	r6, [sp, #32]
40005974:	e1d8      	b.n	40005d28 <ddr3TipRunLevelingSweepTest+0x3fc>
40005976:	9e06      	ldr	r6, [sp, #24]
40005978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
4000597c:	3201      	adds	r2, #1
4000597e:	42b2      	cmp	r2, r6
40005980:	d9f9      	bls.n	40005976 <ddr3TipRunLevelingSweepTest+0x4a>
40005982:	4a9c      	ldr	r2, [pc, #624]	; (40005bf4 <ddr3TipRunLevelingSweepTest+0x2c8>)
40005984:	3314      	adds	r3, #20
40005986:	4293      	cmp	r3, r2
40005988:	d003      	beq.n	40005992 <ddr3TipRunLevelingSweepTest+0x66>
4000598a:	2800      	cmp	r0, #0
4000598c:	d0f9      	beq.n	40005982 <ddr3TipRunLevelingSweepTest+0x56>
4000598e:	2200      	movs	r2, #0
40005990:	e7f1      	b.n	40005976 <ddr3TipRunLevelingSweepTest+0x4a>
40005992:	2300      	movs	r3, #0
40005994:	4e98      	ldr	r6, [pc, #608]	; (40005bf8 <ddr3TipRunLevelingSweepTest+0x2cc>)
40005996:	4899      	ldr	r0, [pc, #612]	; (40005bfc <ddr3TipRunLevelingSweepTest+0x2d0>)
40005998:	4999      	ldr	r1, [pc, #612]	; (40005c00 <ddr3TipRunLevelingSweepTest+0x2d4>)
4000599a:	461a      	mov	r2, r3
4000599c:	519a      	str	r2, [r3, r6]
4000599e:	501a      	str	r2, [r3, r0]
400059a0:	505a      	str	r2, [r3, r1]
400059a2:	3304      	adds	r3, #4
400059a4:	2b14      	cmp	r3, #20
400059a6:	d1f9      	bne.n	4000599c <ddr3TipRunLevelingSweepTest+0x70>
400059a8:	4993      	ldr	r1, [pc, #588]	; (40005bf8 <ddr3TipRunLevelingSweepTest+0x2cc>)
400059aa:	465a      	mov	r2, fp
400059ac:	231f      	movs	r3, #31
400059ae:	4620      	mov	r0, r4
400059b0:	f7ff fd26 	bl	40005400 <mvHwsDdr3TipReadAdllValue>
400059b4:	4620      	mov	r0, r4
400059b6:	4991      	ldr	r1, [pc, #580]	; (40005bfc <ddr3TipRunLevelingSweepTest+0x2d0>)
400059b8:	465a      	mov	r2, fp
400059ba:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
400059be:	f7ff fd97 	bl	400054f0 <readPhaseValue>
400059c2:	b935      	cbnz	r5, 400059d2 <ddr3TipRunLevelingSweepTest+0xa6>
400059c4:	4620      	mov	r0, r4
400059c6:	498e      	ldr	r1, [pc, #568]	; (40005c00 <ddr3TipRunLevelingSweepTest+0x2d4>)
400059c8:	9a05      	ldr	r2, [sp, #20]
400059ca:	f04f 33ff 	mov.w	r3, #4294967295
400059ce:	f7ff fd17 	bl	40005400 <mvHwsDdr3TipReadAdllValue>
400059d2:	2700      	movs	r7, #0
400059d4:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
400059d8:	46a1      	mov	r9, r4
400059da:	46ba      	mov	sl, r7
400059dc:	e100      	b.n	40005be0 <ddr3TipRunLevelingSweepTest+0x2b4>
400059de:	9b12      	ldr	r3, [sp, #72]	; 0x48
400059e0:	9913      	ldr	r1, [sp, #76]	; 0x4c
400059e2:	f8d3 c000 	ldr.w	ip, [r3]
400059e6:	680b      	ldr	r3, [r1, #0]
400059e8:	099b      	lsrs	r3, r3, #6
400059ea:	eb0c 1343 	add.w	r3, ip, r3, lsl #5
400059ee:	b11d      	cbz	r5, 400059f8 <ddr3TipRunLevelingSweepTest+0xcc>
400059f0:	2b30      	cmp	r3, #48	; 0x30
400059f2:	d906      	bls.n	40005a02 <ddr3TipRunLevelingSweepTest+0xd6>
400059f4:	3b30      	subs	r3, #48	; 0x30
400059f6:	e005      	b.n	40005a04 <ddr3TipRunLevelingSweepTest+0xd8>
400059f8:	2b20      	cmp	r3, #32
400059fa:	f240 81aa 	bls.w	40005d52 <ddr3TipRunLevelingSweepTest+0x426>
400059fe:	3b20      	subs	r3, #32
40005a00:	e1a8      	b.n	40005d54 <ddr3TipRunLevelingSweepTest+0x428>
40005a02:	2300      	movs	r3, #0
40005a04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
40005a06:	189b      	adds	r3, r3, r2
40005a08:	9911      	ldr	r1, [sp, #68]	; 0x44
40005a0a:	4c7e      	ldr	r4, [pc, #504]	; (40005c04 <ddr3TipRunLevelingSweepTest+0x2d8>)
40005a0c:	6809      	ldr	r1, [r1, #0]
40005a0e:	401c      	ands	r4, r3
40005a10:	2c00      	cmp	r4, #0
40005a12:	910b      	str	r1, [sp, #44]	; 0x2c
40005a14:	da03      	bge.n	40005a1e <ddr3TipRunLevelingSweepTest+0xf2>
40005a16:	3c01      	subs	r4, #1
40005a18:	f064 041f 	orn	r4, r4, #31
40005a1c:	3401      	adds	r4, #1
40005a1e:	1b1b      	subs	r3, r3, r4
40005a20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40005a22:	bf48      	it	mi
40005a24:	331f      	addmi	r3, #31
40005a26:	2100      	movs	r1, #0
40005a28:	4648      	mov	r0, r9
40005a2a:	f8cd c010 	str.w	ip, [sp, #16]
40005a2e:	115b      	asrs	r3, r3, #5
40005a30:	9202      	str	r2, [sp, #8]
40005a32:	460a      	mov	r2, r1
40005a34:	f8cd a000 	str.w	sl, [sp]
40005a38:	eb04 1383 	add.w	r3, r4, r3, lsl #6
40005a3c:	9303      	str	r3, [sp, #12]
40005a3e:	9b07      	ldr	r3, [sp, #28]
40005a40:	9101      	str	r1, [sp, #4]
40005a42:	f001 fbc9 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40005a46:	f8dd c010 	ldr.w	ip, [sp, #16]
40005a4a:	f8cb 0000 	str.w	r0, [fp]
40005a4e:	2800      	cmp	r0, #0
40005a50:	d16b      	bne.n	40005b2a <ddr3TipRunLevelingSweepTest+0x1fe>
40005a52:	b9dd      	cbnz	r5, 40005a8c <ddr3TipRunLevelingSweepTest+0x160>
40005a54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
40005a56:	9905      	ldr	r1, [sp, #20]
40005a58:	ebcc 0c03 	rsb	ip, ip, r3
40005a5c:	4b6a      	ldr	r3, [pc, #424]	; (40005c08 <ddr3TipRunLevelingSweepTest+0x2dc>)
40005a5e:	4464      	add	r4, ip
40005a60:	f8cd a000 	str.w	sl, [sp]
40005a64:	4023      	ands	r3, r4
40005a66:	9501      	str	r5, [sp, #4]
40005a68:	2b00      	cmp	r3, #0
40005a6a:	9102      	str	r1, [sp, #8]
40005a6c:	da03      	bge.n	40005a76 <ddr3TipRunLevelingSweepTest+0x14a>
40005a6e:	3b01      	subs	r3, #1
40005a70:	f063 033f 	orn	r3, r3, #63	; 0x3f
40005a74:	3301      	adds	r3, #1
40005a76:	2100      	movs	r1, #0
40005a78:	9303      	str	r3, [sp, #12]
40005a7a:	4648      	mov	r0, r9
40005a7c:	9b07      	ldr	r3, [sp, #28]
40005a7e:	460a      	mov	r2, r1
40005a80:	f001 fbaa 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40005a84:	f8cb 0000 	str.w	r0, [fp]
40005a88:	2800      	cmp	r0, #0
40005a8a:	d14e      	bne.n	40005b2a <ddr3TipRunLevelingSweepTest+0x1fe>
40005a8c:	4b5f      	ldr	r3, [pc, #380]	; (40005c0c <ddr3TipRunLevelingSweepTest+0x2e0>)
40005a8e:	781b      	ldrb	r3, [r3, #0]
40005a90:	930b      	str	r3, [sp, #44]	; 0x2c
40005a92:	e053      	b.n	40005b3c <ddr3TipRunLevelingSweepTest+0x210>
40005a94:	4a5e      	ldr	r2, [pc, #376]	; (40005c10 <ddr3TipRunLevelingSweepTest+0x2e4>)
40005a96:	4648      	mov	r0, r9
40005a98:	9b08      	ldr	r3, [sp, #32]
40005a9a:	7811      	ldrb	r1, [r2, #0]
40005a9c:	aa15      	add	r2, sp, #84	; 0x54
40005a9e:	f000 fe21 	bl	400066e4 <mvHwsDdr3RunBist>
40005aa2:	4648      	mov	r0, r9
40005aa4:	f002 fc34 	bl	40008310 <ddr3TipResetFifoPtr>
40005aa8:	f8d8 3000 	ldr.w	r3, [r8]
40005aac:	781b      	ldrb	r3, [r3, #0]
40005aae:	07db      	lsls	r3, r3, #31
40005ab0:	d532      	bpl.n	40005b18 <ddr3TipRunLevelingSweepTest+0x1ec>
40005ab2:	f1ba 0f04 	cmp.w	sl, #4
40005ab6:	d12b      	bne.n	40005b10 <ddr3TipRunLevelingSweepTest+0x1e4>
40005ab8:	2100      	movs	r1, #0
40005aba:	ab14      	add	r3, sp, #80	; 0x50
40005abc:	4648      	mov	r0, r9
40005abe:	9300      	str	r3, [sp, #0]
40005ac0:	460a      	mov	r2, r1
40005ac2:	f241 4358 	movw	r3, #5208	; 0x1458
40005ac6:	f04f 34ff 	mov.w	r4, #4294967295
40005aca:	9401      	str	r4, [sp, #4]
40005acc:	f001 f9f2 	bl	40006eb4 <mvHwsDdr3TipIFRead>
40005ad0:	4601      	mov	r1, r0
40005ad2:	f8cb 0000 	str.w	r0, [fp]
40005ad6:	bb18      	cbnz	r0, 40005b20 <ddr3TipRunLevelingSweepTest+0x1f4>
40005ad8:	6932      	ldr	r2, [r6, #16]
40005ada:	4648      	mov	r0, r9
40005adc:	9b14      	ldr	r3, [sp, #80]	; 0x50
40005ade:	18d3      	adds	r3, r2, r3
40005ae0:	460a      	mov	r2, r1
40005ae2:	6133      	str	r3, [r6, #16]
40005ae4:	f241 4358 	movw	r3, #5208	; 0x1458
40005ae8:	e88d 0012 	stmia.w	sp, {r1, r4}
40005aec:	f000 ff38 	bl	40006960 <mvHwsDdr3TipIFWrite>
40005af0:	4601      	mov	r1, r0
40005af2:	f8cb 0000 	str.w	r0, [fp]
40005af6:	b9c0      	cbnz	r0, 40005b2a <ddr3TipRunLevelingSweepTest+0x1fe>
40005af8:	4648      	mov	r0, r9
40005afa:	460a      	mov	r2, r1
40005afc:	f241 435c 	movw	r3, #5212	; 0x145c
40005b00:	e88d 0012 	stmia.w	sp, {r1, r4}
40005b04:	f000 ff2c 	bl	40006960 <mvHwsDdr3TipIFWrite>
40005b08:	f8cb 0000 	str.w	r0, [fp]
40005b0c:	b120      	cbz	r0, 40005b18 <ddr3TipRunLevelingSweepTest+0x1ec>
40005b0e:	e011      	b.n	40005b34 <ddr3TipRunLevelingSweepTest+0x208>
40005b10:	59f2      	ldr	r2, [r6, r7]
40005b12:	9b15      	ldr	r3, [sp, #84]	; 0x54
40005b14:	18d3      	adds	r3, r2, r3
40005b16:	51f3      	str	r3, [r6, r7]
40005b18:	990b      	ldr	r1, [sp, #44]	; 0x2c
40005b1a:	3101      	adds	r1, #1
40005b1c:	910b      	str	r1, [sp, #44]	; 0x2c
40005b1e:	e00d      	b.n	40005b3c <ddr3TipRunLevelingSweepTest+0x210>
40005b20:	f008 fccc 	bl	4000e4bc <gtBreakOnFail>
40005b24:	4a3b      	ldr	r2, [pc, #236]	; (40005c14 <ddr3TipRunLevelingSweepTest+0x2e8>)
40005b26:	6810      	ldr	r0, [r2, #0]
40005b28:	e110      	b.n	40005d4c <ddr3TipRunLevelingSweepTest+0x420>
40005b2a:	f008 fcc7 	bl	4000e4bc <gtBreakOnFail>
40005b2e:	4b39      	ldr	r3, [pc, #228]	; (40005c14 <ddr3TipRunLevelingSweepTest+0x2e8>)
40005b30:	6818      	ldr	r0, [r3, #0]
40005b32:	e10b      	b.n	40005d4c <ddr3TipRunLevelingSweepTest+0x420>
40005b34:	f008 fcc2 	bl	4000e4bc <gtBreakOnFail>
40005b38:	4e36      	ldr	r6, [pc, #216]	; (40005c14 <ddr3TipRunLevelingSweepTest+0x2e8>)
40005b3a:	e04f      	b.n	40005bdc <ddr3TipRunLevelingSweepTest+0x2b0>
40005b3c:	4936      	ldr	r1, [pc, #216]	; (40005c18 <ddr3TipRunLevelingSweepTest+0x2ec>)
40005b3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
40005b40:	780b      	ldrb	r3, [r1, #0]
40005b42:	429a      	cmp	r2, r3
40005b44:	d3a6      	bcc.n	40005a94 <ddr3TipRunLevelingSweepTest+0x168>
40005b46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
40005b48:	3b01      	subs	r3, #1
40005b4a:	930a      	str	r3, [sp, #40]	; 0x28
40005b4c:	f47f af47 	bne.w	400059de <ddr3TipRunLevelingSweepTest+0xb2>
40005b50:	9909      	ldr	r1, [sp, #36]	; 0x24
40005b52:	3614      	adds	r6, #20
40005b54:	3101      	adds	r1, #1
40005b56:	9109      	str	r1, [sp, #36]	; 0x24
40005b58:	2920      	cmp	r1, #32
40005b5a:	d010      	beq.n	40005b7e <ddr3TipRunLevelingSweepTest+0x252>
40005b5c:	b91d      	cbnz	r5, 40005b66 <ddr3TipRunLevelingSweepTest+0x23a>
40005b5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
40005b60:	0052      	lsls	r2, r2, #1
40005b62:	920c      	str	r2, [sp, #48]	; 0x30
40005b64:	e003      	b.n	40005b6e <ddr3TipRunLevelingSweepTest+0x242>
40005b66:	2303      	movs	r3, #3
40005b68:	9909      	ldr	r1, [sp, #36]	; 0x24
40005b6a:	434b      	muls	r3, r1
40005b6c:	930c      	str	r3, [sp, #48]	; 0x30
40005b6e:	4b24      	ldr	r3, [pc, #144]	; (40005c00 <ddr3TipRunLevelingSweepTest+0x2d4>)
40005b70:	2203      	movs	r2, #3
40005b72:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 40005c14 <ddr3TipRunLevelingSweepTest+0x2e8>
40005b76:	18fb      	adds	r3, r7, r3
40005b78:	920a      	str	r2, [sp, #40]	; 0x28
40005b7a:	9311      	str	r3, [sp, #68]	; 0x44
40005b7c:	e72f      	b.n	400059de <ddr3TipRunLevelingSweepTest+0xb2>
40005b7e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
40005b80:	4648      	mov	r0, r9
40005b82:	4b1e      	ldr	r3, [pc, #120]	; (40005bfc <ddr3TipRunLevelingSweepTest+0x2d0>)
40005b84:	491c      	ldr	r1, [pc, #112]	; (40005bf8 <ddr3TipRunLevelingSweepTest+0x2cc>)
40005b86:	9601      	str	r6, [sp, #4]
40005b88:	9e0d      	ldr	r6, [sp, #52]	; 0x34
40005b8a:	f8cd a000 	str.w	sl, [sp]
40005b8e:	9602      	str	r6, [sp, #8]
40005b90:	58fa      	ldr	r2, [r7, r3]
40005b92:	587b      	ldr	r3, [r7, r1]
40005b94:	990a      	ldr	r1, [sp, #40]	; 0x28
40005b96:	18d3      	adds	r3, r2, r3
40005b98:	9303      	str	r3, [sp, #12]
40005b9a:	9b07      	ldr	r3, [sp, #28]
40005b9c:	460a      	mov	r2, r1
40005b9e:	4e1d      	ldr	r6, [pc, #116]	; (40005c14 <ddr3TipRunLevelingSweepTest+0x2e8>)
40005ba0:	f001 fb1a 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40005ba4:	6030      	str	r0, [r6, #0]
40005ba6:	b9b8      	cbnz	r0, 40005bd8 <ddr3TipRunLevelingSweepTest+0x2ac>
40005ba8:	b97d      	cbnz	r5, 40005bca <ddr3TipRunLevelingSweepTest+0x29e>
40005baa:	9a05      	ldr	r2, [sp, #20]
40005bac:	4648      	mov	r0, r9
40005bae:	4b14      	ldr	r3, [pc, #80]	; (40005c00 <ddr3TipRunLevelingSweepTest+0x2d4>)
40005bb0:	4629      	mov	r1, r5
40005bb2:	f8cd a000 	str.w	sl, [sp]
40005bb6:	9202      	str	r2, [sp, #8]
40005bb8:	462a      	mov	r2, r5
40005bba:	9501      	str	r5, [sp, #4]
40005bbc:	58fb      	ldr	r3, [r7, r3]
40005bbe:	9303      	str	r3, [sp, #12]
40005bc0:	9b07      	ldr	r3, [sp, #28]
40005bc2:	f001 fb09 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40005bc6:	6030      	str	r0, [r6, #0]
40005bc8:	b930      	cbnz	r0, 40005bd8 <ddr3TipRunLevelingSweepTest+0x2ac>
40005bca:	9e06      	ldr	r6, [sp, #24]
40005bcc:	f10a 0a01 	add.w	sl, sl, #1
40005bd0:	3704      	adds	r7, #4
40005bd2:	45b2      	cmp	sl, r6
40005bd4:	d904      	bls.n	40005be0 <ddr3TipRunLevelingSweepTest+0x2b4>
40005bd6:	e025      	b.n	40005c24 <ddr3TipRunLevelingSweepTest+0x2f8>
40005bd8:	f008 fc70 	bl	4000e4bc <gtBreakOnFail>
40005bdc:	6830      	ldr	r0, [r6, #0]
40005bde:	e0b5      	b.n	40005d4c <ddr3TipRunLevelingSweepTest+0x420>
40005be0:	4a05      	ldr	r2, [pc, #20]	; (40005bf8 <ddr3TipRunLevelingSweepTest+0x2cc>)
40005be2:	2100      	movs	r1, #0
40005be4:	4b05      	ldr	r3, [pc, #20]	; (40005bfc <ddr3TipRunLevelingSweepTest+0x2d0>)
40005be6:	18ba      	adds	r2, r7, r2
40005be8:	4e0c      	ldr	r6, [pc, #48]	; (40005c1c <ddr3TipRunLevelingSweepTest+0x2f0>)
40005bea:	18fb      	adds	r3, r7, r3
40005bec:	9109      	str	r1, [sp, #36]	; 0x24
40005bee:	9212      	str	r2, [sp, #72]	; 0x48
40005bf0:	9313      	str	r3, [sp, #76]	; 0x4c
40005bf2:	e7b3      	b.n	40005b5c <ddr3TipRunLevelingSweepTest+0x230>
40005bf4:	4002049c 	mulmi	r2, ip, r4
40005bf8:	4002053c 	andmi	r0, r2, ip, lsr r5
40005bfc:	400204ec 	andmi	r0, r2, ip, ror #9
40005c00:	4002049c 	mulmi	r2, ip, r4
40005c04:	8000001f 	andhi	r0, r0, pc, lsl r0
40005c08:	8000003f 	andhi	r0, r0, pc, lsr r0
40005c0c:	40016b6b 	andmi	r6, r1, fp, ror #22
40005c10:	40016b79 	andmi	r6, r1, r9, ror fp
40005c14:	40020868 	andmi	r0, r2, r8, ror #16
40005c18:	40016b6c 	andmi	r6, r1, ip, ror #22
40005c1c:	4002021c 	andmi	r0, r2, ip, lsl r2
40005c20:	400205d8 	ldrdmi	r0, [r2], -r8
40005c24:	4b4d      	ldr	r3, [pc, #308]	; (40005d5c <ddr3TipRunLevelingSweepTest+0x430>)
40005c26:	464c      	mov	r4, r9
40005c28:	4a4d      	ldr	r2, [pc, #308]	; (40005d60 <ddr3TipRunLevelingSweepTest+0x434>)
40005c2a:	484e      	ldr	r0, [pc, #312]	; (40005d64 <ddr3TipRunLevelingSweepTest+0x438>)
40005c2c:	2d00      	cmp	r5, #0
40005c2e:	bf08      	it	eq
40005c30:	461a      	moveq	r2, r3
40005c32:	9908      	ldr	r1, [sp, #32]
40005c34:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
40005c38:	f00a ff90 	bl	40010b5c <mvPrintf>
40005c3c:	f8d8 3000 	ldr.w	r3, [r8]
40005c40:	781b      	ldrb	r3, [r3, #0]
40005c42:	07d8      	lsls	r0, r3, #31
40005c44:	d519      	bpl.n	40005c7a <ddr3TipRunLevelingSweepTest+0x34e>
40005c46:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
40005c48:	2e01      	cmp	r6, #1
40005c4a:	d112      	bne.n	40005c72 <ddr3TipRunLevelingSweepTest+0x346>
40005c4c:	2600      	movs	r6, #0
40005c4e:	f8d8 3000 	ldr.w	r3, [r8]
40005c52:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40005c56:	fa43 f306 	asr.w	r3, r3, r6
40005c5a:	07d9      	lsls	r1, r3, #31
40005c5c:	d504      	bpl.n	40005c68 <ddr3TipRunLevelingSweepTest+0x33c>
40005c5e:	4842      	ldr	r0, [pc, #264]	; (40005d68 <ddr3TipRunLevelingSweepTest+0x43c>)
40005c60:	2100      	movs	r1, #0
40005c62:	4632      	mov	r2, r6
40005c64:	f00a ff7a 	bl	40010b5c <mvPrintf>
40005c68:	9906      	ldr	r1, [sp, #24]
40005c6a:	3601      	adds	r6, #1
40005c6c:	428e      	cmp	r6, r1
40005c6e:	d9ee      	bls.n	40005c4e <ddr3TipRunLevelingSweepTest+0x322>
40005c70:	e003      	b.n	40005c7a <ddr3TipRunLevelingSweepTest+0x34e>
40005c72:	483e      	ldr	r0, [pc, #248]	; (40005d6c <ddr3TipRunLevelingSweepTest+0x440>)
40005c74:	2100      	movs	r1, #0
40005c76:	f00a ff71 	bl	40010b5c <mvPrintf>
40005c7a:	483d      	ldr	r0, [pc, #244]	; (40005d70 <ddr3TipRunLevelingSweepTest+0x444>)
40005c7c:	f06f 072f 	mvn.w	r7, #47	; 0x2f
40005c80:	f00a ff6c 	bl	40010b5c <mvPrintf>
40005c84:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
40005c88:	f06f 061f 	mvn.w	r6, #31
40005c8c:	b915      	cbnz	r5, 40005c94 <ddr3TipRunLevelingSweepTest+0x368>
40005c8e:	4632      	mov	r2, r6
40005c90:	4932      	ldr	r1, [pc, #200]	; (40005d5c <ddr3TipRunLevelingSweepTest+0x430>)
40005c92:	e001      	b.n	40005c98 <ddr3TipRunLevelingSweepTest+0x36c>
40005c94:	4932      	ldr	r1, [pc, #200]	; (40005d60 <ddr3TipRunLevelingSweepTest+0x434>)
40005c96:	463a      	mov	r2, r7
40005c98:	4836      	ldr	r0, [pc, #216]	; (40005d74 <ddr3TipRunLevelingSweepTest+0x448>)
40005c9a:	f00a ff5f 	bl	40010b5c <mvPrintf>
40005c9e:	f8d8 3000 	ldr.w	r3, [r8]
40005ca2:	781b      	ldrb	r3, [r3, #0]
40005ca4:	07da      	lsls	r2, r3, #31
40005ca6:	d50b      	bpl.n	40005cc0 <ddr3TipRunLevelingSweepTest+0x394>
40005ca8:	f04f 0a00 	mov.w	sl, #0
40005cac:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
40005cb0:	f10a 0a01 	add.w	sl, sl, #1
40005cb4:	4830      	ldr	r0, [pc, #192]	; (40005d78 <ddr3TipRunLevelingSweepTest+0x44c>)
40005cb6:	f00a ff51 	bl	40010b5c <mvPrintf>
40005cba:	9a06      	ldr	r2, [sp, #24]
40005cbc:	4592      	cmp	sl, r2
40005cbe:	d9f5      	bls.n	40005cac <ddr3TipRunLevelingSweepTest+0x380>
40005cc0:	482b      	ldr	r0, [pc, #172]	; (40005d70 <ddr3TipRunLevelingSweepTest+0x444>)
40005cc2:	3602      	adds	r6, #2
40005cc4:	f00a ff4a 	bl	40010b5c <mvPrintf>
40005cc8:	3703      	adds	r7, #3
40005cca:	2e20      	cmp	r6, #32
40005ccc:	f109 0914 	add.w	r9, r9, #20
40005cd0:	d1dc      	bne.n	40005c8c <ddr3TipRunLevelingSweepTest+0x360>
40005cd2:	4620      	mov	r0, r4
40005cd4:	4929      	ldr	r1, [pc, #164]	; (40005d7c <ddr3TipRunLevelingSweepTest+0x450>)
40005cd6:	4a2a      	ldr	r2, [pc, #168]	; (40005d80 <ddr3TipRunLevelingSweepTest+0x454>)
40005cd8:	465b      	mov	r3, fp
40005cda:	f7ff fc45 	bl	40005568 <writeLevelingValue>
40005cde:	b925      	cbnz	r5, 40005cea <ddr3TipRunLevelingSweepTest+0x3be>
40005ce0:	4620      	mov	r0, r4
40005ce2:	4928      	ldr	r1, [pc, #160]	; (40005d84 <ddr3TipRunLevelingSweepTest+0x458>)
40005ce4:	9a05      	ldr	r2, [sp, #20]
40005ce6:	f7ff fbc7 	bl	40005478 <mvHwsDdr3TipWriteAdllValue>
40005cea:	465a      	mov	r2, fp
40005cec:	4923      	ldr	r1, [pc, #140]	; (40005d7c <ddr3TipRunLevelingSweepTest+0x450>)
40005cee:	f04f 33ff 	mov.w	r3, #4294967295
40005cf2:	4620      	mov	r0, r4
40005cf4:	f7ff fb84 	bl	40005400 <mvHwsDdr3TipReadAdllValue>
40005cf8:	4b23      	ldr	r3, [pc, #140]	; (40005d88 <ddr3TipRunLevelingSweepTest+0x45c>)
40005cfa:	4924      	ldr	r1, [pc, #144]	; (40005d8c <ddr3TipRunLevelingSweepTest+0x460>)
40005cfc:	f10b 0b04 	add.w	fp, fp, #4
40005d00:	4823      	ldr	r0, [pc, #140]	; (40005d90 <ddr3TipRunLevelingSweepTest+0x464>)
40005d02:	2d00      	cmp	r5, #0
40005d04:	bf08      	it	eq
40005d06:	4619      	moveq	r1, r3
40005d08:	f00a ff28 	bl	40010b5c <mvPrintf>
40005d0c:	491b      	ldr	r1, [pc, #108]	; (40005d7c <ddr3TipRunLevelingSweepTest+0x450>)
40005d0e:	4620      	mov	r0, r4
40005d10:	f7ff fc6c 	bl	400055ec <printAdll>
40005d14:	4620      	mov	r0, r4
40005d16:	491a      	ldr	r1, [pc, #104]	; (40005d80 <ddr3TipRunLevelingSweepTest+0x454>)
40005d18:	f7ff fc8c 	bl	40005634 <printPh>
40005d1c:	9e08      	ldr	r6, [sp, #32]
40005d1e:	3601      	adds	r6, #1
40005d20:	9608      	str	r6, [sp, #32]
40005d22:	9e05      	ldr	r6, [sp, #20]
40005d24:	3604      	adds	r6, #4
40005d26:	9605      	str	r6, [sp, #20]
40005d28:	9e08      	ldr	r6, [sp, #32]
40005d2a:	9910      	ldr	r1, [sp, #64]	; 0x40
40005d2c:	428e      	cmp	r6, r1
40005d2e:	d009      	beq.n	40005d44 <ddr3TipRunLevelingSweepTest+0x418>
40005d30:	f8d8 3000 	ldr.w	r3, [r8]
40005d34:	2100      	movs	r1, #0
40005d36:	4e17      	ldr	r6, [pc, #92]	; (40005d94 <ddr3TipRunLevelingSweepTest+0x468>)
40005d38:	7818      	ldrb	r0, [r3, #0]
40005d3a:	960e      	str	r6, [sp, #56]	; 0x38
40005d3c:	4633      	mov	r3, r6
40005d3e:	f000 0001 	and.w	r0, r0, #1
40005d42:	e622      	b.n	4000598a <ddr3TipRunLevelingSweepTest+0x5e>
40005d44:	4620      	mov	r0, r4
40005d46:	f002 fae3 	bl	40008310 <ddr3TipResetFifoPtr>
40005d4a:	2000      	movs	r0, #0
40005d4c:	b017      	add	sp, #92	; 0x5c
40005d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40005d52:	462b      	mov	r3, r5
40005d54:	990c      	ldr	r1, [sp, #48]	; 0x30
40005d56:	185b      	adds	r3, r3, r1
40005d58:	e656      	b.n	40005a08 <ddr3TipRunLevelingSweepTest+0xdc>
40005d5a:	bf00      	nop
40005d5c:	40011ebd 			; <UNDEFINED> instruction: 0x40011ebd
40005d60:	40011ec0 	andmi	r1, r1, r0, asr #29
40005d64:	40011f35 	andmi	r1, r1, r5, lsr pc
40005d68:	40011eeb 	andmi	r1, r1, fp, ror #29
40005d6c:	40011efa 	strdmi	r1, [r1], -sl
40005d70:	40011c07 	andmi	r1, r1, r7, lsl #24
40005d74:	40011f5a 	andmi	r1, r1, sl, asr pc
40005d78:	40011f1f 	andmi	r1, r1, pc, lsl pc
40005d7c:	4002053c 	andmi	r0, r2, ip, lsr r5
40005d80:	400204ec 	andmi	r0, r2, ip, ror #9
40005d84:	4002049c 	mulmi	r2, ip, r4
40005d88:	40011ec3 	andmi	r1, r1, r3, asr #29
40005d8c:	40011ec6 	andmi	r1, r1, r6, asr #29
40005d90:	40011f7e 	andmi	r1, r1, lr, ror pc
40005d94:	4002021c 	andmi	r0, r2, ip, lsl r2

Disassembly of section .text.ddr3TipPrintLog:

40005d98 <ddr3TipPrintLog>:
ddr3TipPrintLog():
40005d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40005d9a:	4604      	mov	r4, r0
40005d9c:	4b28      	ldr	r3, [pc, #160]	; (40005e40 <ddr3TipPrintLog+0xa8>)
40005d9e:	781b      	ldrb	r3, [r3, #0]
40005da0:	b91b      	cbnz	r3, 40005daa <ddr3TipPrintLog+0x12>
40005da2:	4b28      	ldr	r3, [pc, #160]	; (40005e44 <ddr3TipPrintLog+0xac>)
40005da4:	781b      	ldrb	r3, [r3, #0]
40005da6:	2b00      	cmp	r3, #0
40005da8:	d065      	beq.n	40005e76 <ddr3TipPrintLog+0xde>
40005daa:	4b27      	ldr	r3, [pc, #156]	; (40005e48 <ddr3TipPrintLog+0xb0>)
40005dac:	2158      	movs	r1, #88	; 0x58
40005dae:	4827      	ldr	r0, [pc, #156]	; (40005e4c <ddr3TipPrintLog+0xb4>)
40005db0:	681a      	ldr	r2, [r3, #0]
40005db2:	4b27      	ldr	r3, [pc, #156]	; (40005e50 <ddr3TipPrintLog+0xb8>)
40005db4:	681b      	ldr	r3, [r3, #0]
40005db6:	fb01 2303 	mla	r3, r1, r3, r2
40005dba:	f893 6057 	ldrb.w	r6, [r3, #87]	; 0x57
40005dbe:	4b21      	ldr	r3, [pc, #132]	; (40005e44 <ddr3TipPrintLog+0xac>)
40005dc0:	781d      	ldrb	r5, [r3, #0]
40005dc2:	3500      	adds	r5, #0
40005dc4:	bf18      	it	ne
40005dc6:	2501      	movne	r5, #1
40005dc8:	f00a fec8 	bl	40010b5c <mvPrintf>
40005dcc:	2e0f      	cmp	r6, #15
40005dce:	4821      	ldr	r0, [pc, #132]	; (40005e54 <ddr3TipPrintLog+0xbc>)
40005dd0:	bf96      	itet	ls
40005dd2:	4b21      	ldrls	r3, [pc, #132]	; (40005e58 <ddr3TipPrintLog+0xc0>)
40005dd4:	4921      	ldrhi	r1, [pc, #132]	; (40005e5c <ddr3TipPrintLog+0xc4>)
40005dd6:	f853 1026 	ldrls.w	r1, [r3, r6, lsl #2]
40005dda:	4e21      	ldr	r6, [pc, #132]	; (40005e60 <ddr3TipPrintLog+0xc8>)
40005ddc:	f00a febe 	bl	40010b5c <mvPrintf>
40005de0:	2201      	movs	r2, #1
40005de2:	462b      	mov	r3, r5
40005de4:	4620      	mov	r0, r4
40005de6:	7831      	ldrb	r1, [r6, #0]
40005de8:	f7ff fc48 	bl	4000567c <ddr3TipRunSweepTest>
40005dec:	2200      	movs	r2, #0
40005dee:	462b      	mov	r3, r5
40005df0:	4620      	mov	r0, r4
40005df2:	7831      	ldrb	r1, [r6, #0]
40005df4:	f7ff fc42 	bl	4000567c <ddr3TipRunSweepTest>
40005df8:	4b1a      	ldr	r3, [pc, #104]	; (40005e64 <ddr3TipPrintLog+0xcc>)
40005dfa:	781f      	ldrb	r7, [r3, #0]
40005dfc:	2f01      	cmp	r7, #1
40005dfe:	d10b      	bne.n	40005e18 <ddr3TipPrintLog+0x80>
40005e00:	7831      	ldrb	r1, [r6, #0]
40005e02:	2200      	movs	r2, #0
40005e04:	462b      	mov	r3, r5
40005e06:	4620      	mov	r0, r4
40005e08:	f7ff fd90 	bl	4000592c <ddr3TipRunLevelingSweepTest>
40005e0c:	4620      	mov	r0, r4
40005e0e:	7831      	ldrb	r1, [r6, #0]
40005e10:	463a      	mov	r2, r7
40005e12:	462b      	mov	r3, r5
40005e14:	f7ff fd8a 	bl	4000592c <ddr3TipRunLevelingSweepTest>
40005e18:	4620      	mov	r0, r4
40005e1a:	4d13      	ldr	r5, [pc, #76]	; (40005e68 <ddr3TipPrintLog+0xd0>)
40005e1c:	f008 fbf2 	bl	4000e604 <ddr3TipPrintAllPbsResult>
40005e20:	4620      	mov	r0, r4
40005e22:	f006 fcb5 	bl	4000c790 <ddr3TipPrintWLSuppResult>
40005e26:	4811      	ldr	r0, [pc, #68]	; (40005e6c <ddr3TipPrintLog+0xd4>)
40005e28:	f00a fe98 	bl	40010b5c <mvPrintf>
40005e2c:	4620      	mov	r0, r4
40005e2e:	f002 fbd7 	bl	400085e0 <ddr3TipRestoreDunitRegs>
40005e32:	6028      	str	r0, [r5, #0]
40005e34:	b1e0      	cbz	r0, 40005e70 <ddr3TipPrintLog+0xd8>
40005e36:	f008 fb41 	bl	4000e4bc <gtBreakOnFail>
40005e3a:	6828      	ldr	r0, [r5, #0]
40005e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40005e3e:	bf00      	nop
40005e40:	40020953 	andmi	r0, r2, r3, asr r9
40005e44:	40020952 	andmi	r0, r2, r2, asr r9
40005e48:	400205d8 	ldrdmi	r0, [r2], -r8
40005e4c:	40011fa3 	andmi	r1, r1, r3, lsr #31
40005e50:	40020980 	andmi	r0, r2, r0, lsl #19
40005e54:	40011fc4 	andmi	r1, r1, r4, asr #31
40005e58:	400145c0 	andmi	r4, r1, r0, asr #11
40005e5c:	40011f91 	mulmi	r1, r1, pc	; <UNPREDICTABLE>
40005e60:	40016b71 	andmi	r6, r1, r1, ror fp
40005e64:	40020954 	andmi	r0, r2, r4, asr r9
40005e68:	40020868 	andmi	r0, r2, r8, ror #16
40005e6c:	40011fe0 	andmi	r1, r1, r0, ror #31
40005e70:	4620      	mov	r0, r4
40005e72:	f7ff f84d 	bl	40004f10 <ddr3TipRegDump>
40005e76:	4b93      	ldr	r3, [pc, #588]	; (400060c4 <ddr3TipPrintLog+0x32c>)
40005e78:	681b      	ldr	r3, [r3, #0]
40005e7a:	7818      	ldrb	r0, [r3, #0]
40005e7c:	f010 0001 	ands.w	r0, r0, #1
40005e80:	f000 817b 	beq.w	4000617a <ddr3TipPrintLog+0x3e2>
40005e84:	4b90      	ldr	r3, [pc, #576]	; (400060c8 <ddr3TipPrintLog+0x330>)
40005e86:	781b      	ldrb	r3, [r3, #0]
40005e88:	2b02      	cmp	r3, #2
40005e8a:	d803      	bhi.n	40005e94 <ddr3TipPrintLog+0xfc>
40005e8c:	488f      	ldr	r0, [pc, #572]	; (400060cc <ddr3TipPrintLog+0x334>)
40005e8e:	2100      	movs	r1, #0
40005e90:	f00a fe64 	bl	40010b5c <mvPrintf>
40005e94:	4b8e      	ldr	r3, [pc, #568]	; (400060d0 <ddr3TipPrintLog+0x338>)
40005e96:	681b      	ldr	r3, [r3, #0]
40005e98:	07db      	lsls	r3, r3, #31
40005e9a:	d50e      	bpl.n	40005eba <ddr3TipPrintLog+0x122>
40005e9c:	4b8a      	ldr	r3, [pc, #552]	; (400060c8 <ddr3TipPrintLog+0x330>)
40005e9e:	781b      	ldrb	r3, [r3, #0]
40005ea0:	2b02      	cmp	r3, #2
40005ea2:	d80a      	bhi.n	40005eba <ddr3TipPrintLog+0x122>
40005ea4:	4b8b      	ldr	r3, [pc, #556]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40005ea6:	488c      	ldr	r0, [pc, #560]	; (400060d8 <ddr3TipPrintLog+0x340>)
40005ea8:	781b      	ldrb	r3, [r3, #0]
40005eaa:	2b02      	cmp	r3, #2
40005eac:	bf96      	itet	ls
40005eae:	4a8b      	ldrls	r2, [pc, #556]	; (400060dc <ddr3TipPrintLog+0x344>)
40005eb0:	498b      	ldrhi	r1, [pc, #556]	; (400060e0 <ddr3TipPrintLog+0x348>)
40005eb2:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40005eb6:	f00a fe51 	bl	40010b5c <mvPrintf>
40005eba:	4b85      	ldr	r3, [pc, #532]	; (400060d0 <ddr3TipPrintLog+0x338>)
40005ebc:	681b      	ldr	r3, [r3, #0]
40005ebe:	0758      	lsls	r0, r3, #29
40005ec0:	d50e      	bpl.n	40005ee0 <ddr3TipPrintLog+0x148>
40005ec2:	4b81      	ldr	r3, [pc, #516]	; (400060c8 <ddr3TipPrintLog+0x330>)
40005ec4:	781b      	ldrb	r3, [r3, #0]
40005ec6:	2b02      	cmp	r3, #2
40005ec8:	d80a      	bhi.n	40005ee0 <ddr3TipPrintLog+0x148>
40005eca:	4b82      	ldr	r3, [pc, #520]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40005ecc:	4885      	ldr	r0, [pc, #532]	; (400060e4 <ddr3TipPrintLog+0x34c>)
40005ece:	789b      	ldrb	r3, [r3, #2]
40005ed0:	2b02      	cmp	r3, #2
40005ed2:	bf96      	itet	ls
40005ed4:	4a81      	ldrls	r2, [pc, #516]	; (400060dc <ddr3TipPrintLog+0x344>)
40005ed6:	4982      	ldrhi	r1, [pc, #520]	; (400060e0 <ddr3TipPrintLog+0x348>)
40005ed8:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40005edc:	f00a fe3e 	bl	40010b5c <mvPrintf>
40005ee0:	4b7b      	ldr	r3, [pc, #492]	; (400060d0 <ddr3TipPrintLog+0x338>)
40005ee2:	681b      	ldr	r3, [r3, #0]
40005ee4:	0719      	lsls	r1, r3, #28
40005ee6:	d50e      	bpl.n	40005f06 <ddr3TipPrintLog+0x16e>
40005ee8:	4b77      	ldr	r3, [pc, #476]	; (400060c8 <ddr3TipPrintLog+0x330>)
40005eea:	781b      	ldrb	r3, [r3, #0]
40005eec:	2b02      	cmp	r3, #2
40005eee:	d80a      	bhi.n	40005f06 <ddr3TipPrintLog+0x16e>
40005ef0:	4b78      	ldr	r3, [pc, #480]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40005ef2:	487d      	ldr	r0, [pc, #500]	; (400060e8 <ddr3TipPrintLog+0x350>)
40005ef4:	78db      	ldrb	r3, [r3, #3]
40005ef6:	2b02      	cmp	r3, #2
40005ef8:	bf96      	itet	ls
40005efa:	4a78      	ldrls	r2, [pc, #480]	; (400060dc <ddr3TipPrintLog+0x344>)
40005efc:	4978      	ldrhi	r1, [pc, #480]	; (400060e0 <ddr3TipPrintLog+0x348>)
40005efe:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40005f02:	f00a fe2b 	bl	40010b5c <mvPrintf>
40005f06:	4b72      	ldr	r3, [pc, #456]	; (400060d0 <ddr3TipPrintLog+0x338>)
40005f08:	681b      	ldr	r3, [r3, #0]
40005f0a:	06da      	lsls	r2, r3, #27
40005f0c:	d50e      	bpl.n	40005f2c <ddr3TipPrintLog+0x194>
40005f0e:	4b6e      	ldr	r3, [pc, #440]	; (400060c8 <ddr3TipPrintLog+0x330>)
40005f10:	781b      	ldrb	r3, [r3, #0]
40005f12:	2b02      	cmp	r3, #2
40005f14:	d80a      	bhi.n	40005f2c <ddr3TipPrintLog+0x194>
40005f16:	4b6f      	ldr	r3, [pc, #444]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40005f18:	4874      	ldr	r0, [pc, #464]	; (400060ec <ddr3TipPrintLog+0x354>)
40005f1a:	791b      	ldrb	r3, [r3, #4]
40005f1c:	2b02      	cmp	r3, #2
40005f1e:	bf96      	itet	ls
40005f20:	4a6e      	ldrls	r2, [pc, #440]	; (400060dc <ddr3TipPrintLog+0x344>)
40005f22:	496f      	ldrhi	r1, [pc, #444]	; (400060e0 <ddr3TipPrintLog+0x348>)
40005f24:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40005f28:	f00a fe18 	bl	40010b5c <mvPrintf>
40005f2c:	4b68      	ldr	r3, [pc, #416]	; (400060d0 <ddr3TipPrintLog+0x338>)
40005f2e:	681b      	ldr	r3, [r3, #0]
40005f30:	069b      	lsls	r3, r3, #26
40005f32:	d50e      	bpl.n	40005f52 <ddr3TipPrintLog+0x1ba>
40005f34:	4b64      	ldr	r3, [pc, #400]	; (400060c8 <ddr3TipPrintLog+0x330>)
40005f36:	781b      	ldrb	r3, [r3, #0]
40005f38:	2b02      	cmp	r3, #2
40005f3a:	d80a      	bhi.n	40005f52 <ddr3TipPrintLog+0x1ba>
40005f3c:	4b65      	ldr	r3, [pc, #404]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40005f3e:	486c      	ldr	r0, [pc, #432]	; (400060f0 <ddr3TipPrintLog+0x358>)
40005f40:	795b      	ldrb	r3, [r3, #5]
40005f42:	2b02      	cmp	r3, #2
40005f44:	bf96      	itet	ls
40005f46:	4a65      	ldrls	r2, [pc, #404]	; (400060dc <ddr3TipPrintLog+0x344>)
40005f48:	4965      	ldrhi	r1, [pc, #404]	; (400060e0 <ddr3TipPrintLog+0x348>)
40005f4a:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40005f4e:	f00a fe05 	bl	40010b5c <mvPrintf>
40005f52:	4b5f      	ldr	r3, [pc, #380]	; (400060d0 <ddr3TipPrintLog+0x338>)
40005f54:	681b      	ldr	r3, [r3, #0]
40005f56:	0658      	lsls	r0, r3, #25
40005f58:	d50e      	bpl.n	40005f78 <ddr3TipPrintLog+0x1e0>
40005f5a:	4b5b      	ldr	r3, [pc, #364]	; (400060c8 <ddr3TipPrintLog+0x330>)
40005f5c:	781b      	ldrb	r3, [r3, #0]
40005f5e:	2b02      	cmp	r3, #2
40005f60:	d80a      	bhi.n	40005f78 <ddr3TipPrintLog+0x1e0>
40005f62:	4b5c      	ldr	r3, [pc, #368]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40005f64:	4860      	ldr	r0, [pc, #384]	; (400060e8 <ddr3TipPrintLog+0x350>)
40005f66:	799b      	ldrb	r3, [r3, #6]
40005f68:	2b02      	cmp	r3, #2
40005f6a:	bf96      	itet	ls
40005f6c:	4a5b      	ldrls	r2, [pc, #364]	; (400060dc <ddr3TipPrintLog+0x344>)
40005f6e:	495c      	ldrhi	r1, [pc, #368]	; (400060e0 <ddr3TipPrintLog+0x348>)
40005f70:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40005f74:	f00a fdf2 	bl	40010b5c <mvPrintf>
40005f78:	4b55      	ldr	r3, [pc, #340]	; (400060d0 <ddr3TipPrintLog+0x338>)
40005f7a:	681b      	ldr	r3, [r3, #0]
40005f7c:	0619      	lsls	r1, r3, #24
40005f7e:	d50e      	bpl.n	40005f9e <ddr3TipPrintLog+0x206>
40005f80:	4b51      	ldr	r3, [pc, #324]	; (400060c8 <ddr3TipPrintLog+0x330>)
40005f82:	781b      	ldrb	r3, [r3, #0]
40005f84:	2b02      	cmp	r3, #2
40005f86:	d80a      	bhi.n	40005f9e <ddr3TipPrintLog+0x206>
40005f88:	4b52      	ldr	r3, [pc, #328]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40005f8a:	485a      	ldr	r0, [pc, #360]	; (400060f4 <ddr3TipPrintLog+0x35c>)
40005f8c:	79db      	ldrb	r3, [r3, #7]
40005f8e:	2b02      	cmp	r3, #2
40005f90:	bf96      	itet	ls
40005f92:	4a52      	ldrls	r2, [pc, #328]	; (400060dc <ddr3TipPrintLog+0x344>)
40005f94:	4952      	ldrhi	r1, [pc, #328]	; (400060e0 <ddr3TipPrintLog+0x348>)
40005f96:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40005f9a:	f00a fddf 	bl	40010b5c <mvPrintf>
40005f9e:	4b4c      	ldr	r3, [pc, #304]	; (400060d0 <ddr3TipPrintLog+0x338>)
40005fa0:	681b      	ldr	r3, [r3, #0]
40005fa2:	059a      	lsls	r2, r3, #22
40005fa4:	d50e      	bpl.n	40005fc4 <ddr3TipPrintLog+0x22c>
40005fa6:	4b48      	ldr	r3, [pc, #288]	; (400060c8 <ddr3TipPrintLog+0x330>)
40005fa8:	781b      	ldrb	r3, [r3, #0]
40005faa:	2b02      	cmp	r3, #2
40005fac:	d80a      	bhi.n	40005fc4 <ddr3TipPrintLog+0x22c>
40005fae:	4b49      	ldr	r3, [pc, #292]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40005fb0:	4851      	ldr	r0, [pc, #324]	; (400060f8 <ddr3TipPrintLog+0x360>)
40005fb2:	7a1b      	ldrb	r3, [r3, #8]
40005fb4:	2b02      	cmp	r3, #2
40005fb6:	bf96      	itet	ls
40005fb8:	4a48      	ldrls	r2, [pc, #288]	; (400060dc <ddr3TipPrintLog+0x344>)
40005fba:	4949      	ldrhi	r1, [pc, #292]	; (400060e0 <ddr3TipPrintLog+0x348>)
40005fbc:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40005fc0:	f00a fdcc 	bl	40010b5c <mvPrintf>
40005fc4:	4b42      	ldr	r3, [pc, #264]	; (400060d0 <ddr3TipPrintLog+0x338>)
40005fc6:	681b      	ldr	r3, [r3, #0]
40005fc8:	055b      	lsls	r3, r3, #21
40005fca:	d50e      	bpl.n	40005fea <ddr3TipPrintLog+0x252>
40005fcc:	4b3e      	ldr	r3, [pc, #248]	; (400060c8 <ddr3TipPrintLog+0x330>)
40005fce:	781b      	ldrb	r3, [r3, #0]
40005fd0:	2b02      	cmp	r3, #2
40005fd2:	d80a      	bhi.n	40005fea <ddr3TipPrintLog+0x252>
40005fd4:	4b3f      	ldr	r3, [pc, #252]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40005fd6:	4849      	ldr	r0, [pc, #292]	; (400060fc <ddr3TipPrintLog+0x364>)
40005fd8:	7a5b      	ldrb	r3, [r3, #9]
40005fda:	2b02      	cmp	r3, #2
40005fdc:	bf96      	itet	ls
40005fde:	4a3f      	ldrls	r2, [pc, #252]	; (400060dc <ddr3TipPrintLog+0x344>)
40005fe0:	493f      	ldrhi	r1, [pc, #252]	; (400060e0 <ddr3TipPrintLog+0x348>)
40005fe2:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40005fe6:	f00a fdb9 	bl	40010b5c <mvPrintf>
40005fea:	4b39      	ldr	r3, [pc, #228]	; (400060d0 <ddr3TipPrintLog+0x338>)
40005fec:	681b      	ldr	r3, [r3, #0]
40005fee:	0518      	lsls	r0, r3, #20
40005ff0:	d50e      	bpl.n	40006010 <ddr3TipPrintLog+0x278>
40005ff2:	4b35      	ldr	r3, [pc, #212]	; (400060c8 <ddr3TipPrintLog+0x330>)
40005ff4:	781b      	ldrb	r3, [r3, #0]
40005ff6:	2b02      	cmp	r3, #2
40005ff8:	d80a      	bhi.n	40006010 <ddr3TipPrintLog+0x278>
40005ffa:	4b36      	ldr	r3, [pc, #216]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40005ffc:	4840      	ldr	r0, [pc, #256]	; (40006100 <ddr3TipPrintLog+0x368>)
40005ffe:	7a9b      	ldrb	r3, [r3, #10]
40006000:	2b02      	cmp	r3, #2
40006002:	bf96      	itet	ls
40006004:	4a35      	ldrls	r2, [pc, #212]	; (400060dc <ddr3TipPrintLog+0x344>)
40006006:	4936      	ldrhi	r1, [pc, #216]	; (400060e0 <ddr3TipPrintLog+0x348>)
40006008:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000600c:	f00a fda6 	bl	40010b5c <mvPrintf>
40006010:	4b2f      	ldr	r3, [pc, #188]	; (400060d0 <ddr3TipPrintLog+0x338>)
40006012:	681b      	ldr	r3, [r3, #0]
40006014:	04d9      	lsls	r1, r3, #19
40006016:	d50e      	bpl.n	40006036 <ddr3TipPrintLog+0x29e>
40006018:	4b2b      	ldr	r3, [pc, #172]	; (400060c8 <ddr3TipPrintLog+0x330>)
4000601a:	781b      	ldrb	r3, [r3, #0]
4000601c:	2b02      	cmp	r3, #2
4000601e:	d80a      	bhi.n	40006036 <ddr3TipPrintLog+0x29e>
40006020:	4b2c      	ldr	r3, [pc, #176]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40006022:	4838      	ldr	r0, [pc, #224]	; (40006104 <ddr3TipPrintLog+0x36c>)
40006024:	7adb      	ldrb	r3, [r3, #11]
40006026:	2b02      	cmp	r3, #2
40006028:	bf96      	itet	ls
4000602a:	4a2c      	ldrls	r2, [pc, #176]	; (400060dc <ddr3TipPrintLog+0x344>)
4000602c:	492c      	ldrhi	r1, [pc, #176]	; (400060e0 <ddr3TipPrintLog+0x348>)
4000602e:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006032:	f00a fd93 	bl	40010b5c <mvPrintf>
40006036:	4b26      	ldr	r3, [pc, #152]	; (400060d0 <ddr3TipPrintLog+0x338>)
40006038:	681b      	ldr	r3, [r3, #0]
4000603a:	045a      	lsls	r2, r3, #17
4000603c:	d50e      	bpl.n	4000605c <ddr3TipPrintLog+0x2c4>
4000603e:	4b22      	ldr	r3, [pc, #136]	; (400060c8 <ddr3TipPrintLog+0x330>)
40006040:	781b      	ldrb	r3, [r3, #0]
40006042:	2b02      	cmp	r3, #2
40006044:	d80a      	bhi.n	4000605c <ddr3TipPrintLog+0x2c4>
40006046:	4b23      	ldr	r3, [pc, #140]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40006048:	482f      	ldr	r0, [pc, #188]	; (40006108 <ddr3TipPrintLog+0x370>)
4000604a:	7b5b      	ldrb	r3, [r3, #13]
4000604c:	2b02      	cmp	r3, #2
4000604e:	bf96      	itet	ls
40006050:	4a22      	ldrls	r2, [pc, #136]	; (400060dc <ddr3TipPrintLog+0x344>)
40006052:	4923      	ldrhi	r1, [pc, #140]	; (400060e0 <ddr3TipPrintLog+0x348>)
40006054:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006058:	f00a fd80 	bl	40010b5c <mvPrintf>
4000605c:	4b1c      	ldr	r3, [pc, #112]	; (400060d0 <ddr3TipPrintLog+0x338>)
4000605e:	681b      	ldr	r3, [r3, #0]
40006060:	03db      	lsls	r3, r3, #15
40006062:	d50e      	bpl.n	40006082 <ddr3TipPrintLog+0x2ea>
40006064:	4b18      	ldr	r3, [pc, #96]	; (400060c8 <ddr3TipPrintLog+0x330>)
40006066:	781b      	ldrb	r3, [r3, #0]
40006068:	2b02      	cmp	r3, #2
4000606a:	d80a      	bhi.n	40006082 <ddr3TipPrintLog+0x2ea>
4000606c:	4b19      	ldr	r3, [pc, #100]	; (400060d4 <ddr3TipPrintLog+0x33c>)
4000606e:	4827      	ldr	r0, [pc, #156]	; (4000610c <ddr3TipPrintLog+0x374>)
40006070:	7b9b      	ldrb	r3, [r3, #14]
40006072:	2b02      	cmp	r3, #2
40006074:	bf96      	itet	ls
40006076:	4a19      	ldrls	r2, [pc, #100]	; (400060dc <ddr3TipPrintLog+0x344>)
40006078:	4919      	ldrhi	r1, [pc, #100]	; (400060e0 <ddr3TipPrintLog+0x348>)
4000607a:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000607e:	f00a fd6d 	bl	40010b5c <mvPrintf>
40006082:	4b13      	ldr	r3, [pc, #76]	; (400060d0 <ddr3TipPrintLog+0x338>)
40006084:	681b      	ldr	r3, [r3, #0]
40006086:	0398      	lsls	r0, r3, #14
40006088:	d50e      	bpl.n	400060a8 <ddr3TipPrintLog+0x310>
4000608a:	4b0f      	ldr	r3, [pc, #60]	; (400060c8 <ddr3TipPrintLog+0x330>)
4000608c:	781b      	ldrb	r3, [r3, #0]
4000608e:	2b02      	cmp	r3, #2
40006090:	d80a      	bhi.n	400060a8 <ddr3TipPrintLog+0x310>
40006092:	4b10      	ldr	r3, [pc, #64]	; (400060d4 <ddr3TipPrintLog+0x33c>)
40006094:	481e      	ldr	r0, [pc, #120]	; (40006110 <ddr3TipPrintLog+0x378>)
40006096:	7bdb      	ldrb	r3, [r3, #15]
40006098:	2b02      	cmp	r3, #2
4000609a:	bf96      	itet	ls
4000609c:	4a0f      	ldrls	r2, [pc, #60]	; (400060dc <ddr3TipPrintLog+0x344>)
4000609e:	4910      	ldrhi	r1, [pc, #64]	; (400060e0 <ddr3TipPrintLog+0x348>)
400060a0:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400060a4:	f00a fd5a 	bl	40010b5c <mvPrintf>
400060a8:	4b09      	ldr	r3, [pc, #36]	; (400060d0 <ddr3TipPrintLog+0x338>)
400060aa:	681b      	ldr	r3, [r3, #0]
400060ac:	02d9      	lsls	r1, r3, #11
400060ae:	d53a      	bpl.n	40006126 <ddr3TipPrintLog+0x38e>
400060b0:	4b05      	ldr	r3, [pc, #20]	; (400060c8 <ddr3TipPrintLog+0x330>)
400060b2:	781b      	ldrb	r3, [r3, #0]
400060b4:	2b02      	cmp	r3, #2
400060b6:	d836      	bhi.n	40006126 <ddr3TipPrintLog+0x38e>
400060b8:	4b06      	ldr	r3, [pc, #24]	; (400060d4 <ddr3TipPrintLog+0x33c>)
400060ba:	4816      	ldr	r0, [pc, #88]	; (40006114 <ddr3TipPrintLog+0x37c>)
400060bc:	7c9b      	ldrb	r3, [r3, #18]
400060be:	2b02      	cmp	r3, #2
400060c0:	e02a      	b.n	40006118 <ddr3TipPrintLog+0x380>
400060c2:	bf00      	nop
400060c4:	400205d8 	ldrdmi	r0, [r2], -r8
400060c8:	40016b69 	andmi	r6, r1, r9, ror #22
400060cc:	40012000 	andmi	r2, r1, r0
400060d0:	40016be8 	andmi	r6, r1, r8, ror #23
400060d4:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
400060d8:	4001200f 	andmi	r2, r1, pc
400060dc:	40014614 	andmi	r4, r1, r4, lsl r6
400060e0:	40011dbb 			; <UNDEFINED> instruction: 0x40011dbb
400060e4:	40012025 	andmi	r2, r1, r5, lsr #32
400060e8:	4001203b 	andmi	r2, r1, fp, lsr r0
400060ec:	4001204e 	andmi	r2, r1, lr, asr #32
400060f0:	40012067 	andmi	r2, r1, r7, rrx
400060f4:	40012070 	andmi	r2, r1, r0, ror r0
400060f8:	40012079 	andmi	r2, r1, r9, ror r0
400060fc:	40012087 	andmi	r2, r1, r7, lsl #1
40006100:	40012094 	mulmi	r1, r4, r0
40006104:	400120a1 	andmi	r2, r1, r1, lsr #1
40006108:	400120ba 	strhmi	r2, [r1], -sl
4000610c:	400120c6 	andmi	r2, r1, r6, asr #1
40006110:	400120d2 	ldrdmi	r2, [r1], -r2	; <UNPREDICTABLE>
40006114:	400120e3 	andmi	r2, r1, r3, ror #1
40006118:	bf96      	itet	ls
4000611a:	4a18      	ldrls	r2, [pc, #96]	; (4000617c <ddr3TipPrintLog+0x3e4>)
4000611c:	4918      	ldrhi	r1, [pc, #96]	; (40006180 <ddr3TipPrintLog+0x3e8>)
4000611e:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006122:	f00a fd1b 	bl	40010b5c <mvPrintf>
40006126:	4b17      	ldr	r3, [pc, #92]	; (40006184 <ddr3TipPrintLog+0x3ec>)
40006128:	681b      	ldr	r3, [r3, #0]
4000612a:	01da      	lsls	r2, r3, #7
4000612c:	d50e      	bpl.n	4000614c <ddr3TipPrintLog+0x3b4>
4000612e:	4b16      	ldr	r3, [pc, #88]	; (40006188 <ddr3TipPrintLog+0x3f0>)
40006130:	781b      	ldrb	r3, [r3, #0]
40006132:	2b02      	cmp	r3, #2
40006134:	d80a      	bhi.n	4000614c <ddr3TipPrintLog+0x3b4>
40006136:	4b15      	ldr	r3, [pc, #84]	; (4000618c <ddr3TipPrintLog+0x3f4>)
40006138:	4815      	ldr	r0, [pc, #84]	; (40006190 <ddr3TipPrintLog+0x3f8>)
4000613a:	7c5b      	ldrb	r3, [r3, #17]
4000613c:	2b02      	cmp	r3, #2
4000613e:	bf96      	itet	ls
40006140:	4a0e      	ldrls	r2, [pc, #56]	; (4000617c <ddr3TipPrintLog+0x3e4>)
40006142:	490f      	ldrhi	r1, [pc, #60]	; (40006180 <ddr3TipPrintLog+0x3e8>)
40006144:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006148:	f00a fd08 	bl	40010b5c <mvPrintf>
4000614c:	4b0d      	ldr	r3, [pc, #52]	; (40006184 <ddr3TipPrintLog+0x3ec>)
4000614e:	6818      	ldr	r0, [r3, #0]
40006150:	f410 1000 	ands.w	r0, r0, #2097152	; 0x200000
40006154:	d011      	beq.n	4000617a <ddr3TipPrintLog+0x3e2>
40006156:	4b0c      	ldr	r3, [pc, #48]	; (40006188 <ddr3TipPrintLog+0x3f0>)
40006158:	781b      	ldrb	r3, [r3, #0]
4000615a:	2b02      	cmp	r3, #2
4000615c:	d80c      	bhi.n	40006178 <ddr3TipPrintLog+0x3e0>
4000615e:	4b0b      	ldr	r3, [pc, #44]	; (4000618c <ddr3TipPrintLog+0x3f4>)
40006160:	480c      	ldr	r0, [pc, #48]	; (40006194 <ddr3TipPrintLog+0x3fc>)
40006162:	7cdb      	ldrb	r3, [r3, #19]
40006164:	2b02      	cmp	r3, #2
40006166:	bf96      	itet	ls
40006168:	4a04      	ldrls	r2, [pc, #16]	; (4000617c <ddr3TipPrintLog+0x3e4>)
4000616a:	4905      	ldrhi	r1, [pc, #20]	; (40006180 <ddr3TipPrintLog+0x3e8>)
4000616c:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006170:	f00a fcf4 	bl	40010b5c <mvPrintf>
40006174:	2000      	movs	r0, #0
40006176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40006178:	2000      	movs	r0, #0
4000617a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000617c:	40014614 	andmi	r4, r1, r4, lsl r6
40006180:	40011dbb 			; <UNDEFINED> instruction: 0x40011dbb
40006184:	40016be8 	andmi	r6, r1, r8, ror #23
40006188:	40016b69 	andmi	r6, r1, r9, ror #22
4000618c:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40006190:	400120f2 	strdmi	r2, [r1], -r2	; <UNPREDICTABLE>
40006194:	40012109 	andmi	r2, r1, r9, lsl #2

Disassembly of section .text.printTopology:

40006198 <printTopology>:
printTopology():
40006198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
4000619a:	4604      	mov	r4, r0
4000619c:	7821      	ldrb	r1, [r4, #0]
4000619e:	4838      	ldr	r0, [pc, #224]	; (40006280 <printTopology+0xe8>)
400061a0:	f00a fcdc 	bl	40010b5c <mvPrintf>
400061a4:	2102      	movs	r1, #2
400061a6:	2000      	movs	r0, #0
400061a8:	f007 faf0 	bl	4000d78c <ddr3TipDevAttrGet>
400061ac:	4601      	mov	r1, r0
400061ae:	4835      	ldr	r0, [pc, #212]	; (40006284 <printTopology+0xec>)
400061b0:	f00a fcd4 	bl	40010b5c <mvPrintf>
400061b4:	4834      	ldr	r0, [pc, #208]	; (40006288 <printTopology+0xf0>)
400061b6:	f894 105c 	ldrb.w	r1, [r4, #92]	; 0x5c
400061ba:	f00a fccf 	bl	40010b5c <mvPrintf>
400061be:	7823      	ldrb	r3, [r4, #0]
400061c0:	07da      	lsls	r2, r3, #31
400061c2:	d55b      	bpl.n	4000627c <printTopology+0xe4>
400061c4:	2100      	movs	r1, #0
400061c6:	4831      	ldr	r0, [pc, #196]	; (4000628c <printTopology+0xf4>)
400061c8:	f00a fcc8 	bl	40010b5c <mvPrintf>
400061cc:	f894 3057 	ldrb.w	r3, [r4, #87]	; 0x57
400061d0:	482f      	ldr	r0, [pc, #188]	; (40006290 <printTopology+0xf8>)
400061d2:	2b0f      	cmp	r3, #15
400061d4:	4f2f      	ldr	r7, [pc, #188]	; (40006294 <printTopology+0xfc>)
400061d6:	4e30      	ldr	r6, [pc, #192]	; (40006298 <printTopology+0x100>)
400061d8:	bf96      	itet	ls
400061da:	4a30      	ldrls	r2, [pc, #192]	; (4000629c <printTopology+0x104>)
400061dc:	4930      	ldrhi	r1, [pc, #192]	; (400062a0 <printTopology+0x108>)
400061de:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400061e2:	f00a fcbb 	bl	40010b5c <mvPrintf>
400061e6:	482f      	ldr	r0, [pc, #188]	; (400062a4 <printTopology+0x10c>)
400061e8:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
400061ec:	f00a fcb6 	bl	40010b5c <mvPrintf>
400061f0:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
400061f4:	2104      	movs	r1, #4
400061f6:	482c      	ldr	r0, [pc, #176]	; (400062a8 <printTopology+0x110>)
400061f8:	fa01 f103 	lsl.w	r1, r1, r3
400061fc:	f00a fcae 	bl	40010b5c <mvPrintf>
40006200:	f894 3056 	ldrb.w	r3, [r4, #86]	; 0x56
40006204:	4829      	ldr	r0, [pc, #164]	; (400062ac <printTopology+0x114>)
40006206:	2b04      	cmp	r3, #4
40006208:	bf96      	itet	ls
4000620a:	4a29      	ldrls	r2, [pc, #164]	; (400062b0 <printTopology+0x118>)
4000620c:	4929      	ldrhi	r1, [pc, #164]	; (400062b4 <printTopology+0x11c>)
4000620e:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40006212:	2500      	movs	r5, #0
40006214:	f00a fca2 	bl	40010b5c <mvPrintf>
40006218:	4827      	ldr	r0, [pc, #156]	; (400062b8 <printTopology+0x120>)
4000621a:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
4000621e:	f00a fc9d 	bl	40010b5c <mvPrintf>
40006222:	4826      	ldr	r0, [pc, #152]	; (400062bc <printTopology+0x124>)
40006224:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
40006228:	f00a fc98 	bl	40010b5c <mvPrintf>
4000622c:	4824      	ldr	r0, [pc, #144]	; (400062c0 <printTopology+0x128>)
4000622e:	f894 105a 	ldrb.w	r1, [r4, #90]	; 0x5a
40006232:	f00a fc93 	bl	40010b5c <mvPrintf>
40006236:	4823      	ldr	r0, [pc, #140]	; (400062c4 <printTopology+0x12c>)
40006238:	f00a fc90 	bl	40010b5c <mvPrintf>
4000623c:	7922      	ldrb	r2, [r4, #4]
4000623e:	4629      	mov	r1, r5
40006240:	4821      	ldr	r0, [pc, #132]	; (400062c8 <printTopology+0x130>)
40006242:	3501      	adds	r5, #1
40006244:	f00a fc8a 	bl	40010b5c <mvPrintf>
40006248:	68a1      	ldr	r1, [r4, #8]
4000624a:	4820      	ldr	r0, [pc, #128]	; (400062cc <printTopology+0x134>)
4000624c:	f00a fc86 	bl	40010b5c <mvPrintf>
40006250:	68e1      	ldr	r1, [r4, #12]
40006252:	481f      	ldr	r0, [pc, #124]	; (400062d0 <printTopology+0x138>)
40006254:	2901      	cmp	r1, #1
40006256:	bf14      	ite	ne
40006258:	4639      	movne	r1, r7
4000625a:	4631      	moveq	r1, r6
4000625c:	f00a fc7e 	bl	40010b5c <mvPrintf>
40006260:	f854 1f10 	ldr.w	r1, [r4, #16]!
40006264:	481b      	ldr	r0, [pc, #108]	; (400062d4 <printTopology+0x13c>)
40006266:	2901      	cmp	r1, #1
40006268:	bf14      	ite	ne
4000626a:	4639      	movne	r1, r7
4000626c:	4631      	moveq	r1, r6
4000626e:	f00a fc75 	bl	40010b5c <mvPrintf>
40006272:	4814      	ldr	r0, [pc, #80]	; (400062c4 <printTopology+0x12c>)
40006274:	f00a fc72 	bl	40010b5c <mvPrintf>
40006278:	2d04      	cmp	r5, #4
4000627a:	d1df      	bne.n	4000623c <printTopology+0xa4>
4000627c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000627e:	bf00      	nop
40006280:	40012138 	andmi	r2, r1, r8, lsr r1
40006284:	4001214e 	andmi	r2, r1, lr, asr #2
40006288:	4001215d 	andmi	r2, r1, sp, asr r1
4000628c:	40012173 	andmi	r2, r1, r3, ror r1
40006290:	40012187 	andmi	r2, r1, r7, lsl #3
40006294:	4001212f 	andmi	r2, r1, pc, lsr #2
40006298:	40012127 	andmi	r2, r1, r7, lsr #2
4000629c:	400145c0 	andmi	r4, r1, r0, asr #11
400062a0:	40011f91 	mulmi	r1, r1, pc	; <UNPREDICTABLE>
400062a4:	4001219c 	mulmi	r1, ip, r1
400062a8:	400121ac 	andmi	r2, r1, ip, lsr #3
400062ac:	400121bc 			; <UNDEFINED> instruction: 0x400121bc
400062b0:	40014600 	andmi	r4, r1, r0, lsl #12
400062b4:	40012118 	andmi	r2, r1, r8, lsl r1
400062b8:	400121cb 	andmi	r2, r1, fp, asr #3
400062bc:	400121d8 	ldrdmi	r2, [r1], -r8
400062c0:	400121e4 	andmi	r2, r1, r4, ror #3
400062c4:	40011c07 	andmi	r1, r1, r7, lsl #24
400062c8:	400121f7 	strdmi	r2, [r1], -r7
400062cc:	4001221b 	andmi	r2, r1, fp, lsl r2
400062d0:	40012229 	andmi	r2, r1, r9, lsr #4
400062d4:	4001223a 	andmi	r2, r1, sl, lsr r2

Disassembly of section .text.printDeviceInfo:

400062d8 <printDeviceInfo>:
printDeviceInfo():
400062d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
400062da:	4605      	mov	r5, r0
400062dc:	f007 fa36 	bl	4000d74c <ddr3TipGetTopologyMap>
400062e0:	4669      	mov	r1, sp
400062e2:	4604      	mov	r4, r0
400062e4:	4628      	mov	r0, r5
400062e6:	f7fe febf 	bl	40005068 <ddr3TipGetDeviceInfo>
400062ea:	4d19      	ldr	r5, [pc, #100]	; (40006350 <printDeviceInfo+0x78>)
400062ec:	6028      	str	r0, [r5, #0]
400062ee:	b118      	cbz	r0, 400062f8 <printDeviceInfo+0x20>
400062f0:	f008 f8e4 	bl	4000e4bc <gtBreakOnFail>
400062f4:	6828      	ldr	r0, [r5, #0]
400062f6:	e029      	b.n	4000634c <printDeviceInfo+0x74>
400062f8:	4816      	ldr	r0, [pc, #88]	; (40006354 <printDeviceInfo+0x7c>)
400062fa:	f00a fc2f 	bl	40010b5c <mvPrintf>
400062fe:	9b00      	ldr	r3, [sp, #0]
40006300:	f5b3 4fd2 	cmp.w	r3, #26880	; 0x6900
40006304:	d013      	beq.n	4000632e <printDeviceInfo+0x56>
40006306:	d803      	bhi.n	40006310 <printDeviceInfo+0x38>
40006308:	f5b3 4fd0 	cmp.w	r3, #26624	; 0x6800
4000630c:	d10d      	bne.n	4000632a <printDeviceInfo+0x52>
4000630e:	e006      	b.n	4000631e <printDeviceInfo+0x46>
40006310:	f5b3 4f74 	cmp.w	r3, #62464	; 0xf400
40006314:	d005      	beq.n	40006322 <printDeviceInfo+0x4a>
40006316:	f5b3 4f7c 	cmp.w	r3, #64512	; 0xfc00
4000631a:	d106      	bne.n	4000632a <printDeviceInfo+0x52>
4000631c:	e003      	b.n	40006326 <printDeviceInfo+0x4e>
4000631e:	490e      	ldr	r1, [pc, #56]	; (40006358 <printDeviceInfo+0x80>)
40006320:	e006      	b.n	40006330 <printDeviceInfo+0x58>
40006322:	490e      	ldr	r1, [pc, #56]	; (4000635c <printDeviceInfo+0x84>)
40006324:	e004      	b.n	40006330 <printDeviceInfo+0x58>
40006326:	490e      	ldr	r1, [pc, #56]	; (40006360 <printDeviceInfo+0x88>)
40006328:	e002      	b.n	40006330 <printDeviceInfo+0x58>
4000632a:	490e      	ldr	r1, [pc, #56]	; (40006364 <printDeviceInfo+0x8c>)
4000632c:	e000      	b.n	40006330 <printDeviceInfo+0x58>
4000632e:	490e      	ldr	r1, [pc, #56]	; (40006368 <printDeviceInfo+0x90>)
40006330:	480e      	ldr	r0, [pc, #56]	; (4000636c <printDeviceInfo+0x94>)
40006332:	f00a fc13 	bl	40010b5c <mvPrintf>
40006336:	9901      	ldr	r1, [sp, #4]
40006338:	480d      	ldr	r0, [pc, #52]	; (40006370 <printDeviceInfo+0x98>)
4000633a:	f00a fc0f 	bl	40010b5c <mvPrintf>
4000633e:	4620      	mov	r0, r4
40006340:	f7ff ff2a 	bl	40006198 <printTopology>
40006344:	480b      	ldr	r0, [pc, #44]	; (40006374 <printDeviceInfo+0x9c>)
40006346:	f00a fc09 	bl	40010b5c <mvPrintf>
4000634a:	2000      	movs	r0, #0
4000634c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000634e:	bf00      	nop
40006350:	40020868 	andmi	r0, r2, r8, ror #16
40006354:	40012269 	andmi	r2, r1, r9, ror #4
40006358:	40012246 	andmi	r2, r1, r6, asr #4
4000635c:	40012252 	andmi	r2, r1, r2, asr r2
40006360:	40012256 	andmi	r2, r1, r6, asr r2
40006364:	4001225a 	andmi	r2, r1, sl, asr r2
40006368:	4001224c 	andmi	r2, r1, ip, asr #4
4000636c:	40012281 	andmi	r2, r1, r1, lsl #5
40006370:	40012291 	mulmi	r1, r1, r2
40006374:	400122a6 	andmi	r2, r1, r6, lsr #5

Disassembly of section .text.RunXsbTest:

40006378 <RunXsbTest>:
RunXsbTest():
40006378:	2000      	movs	r0, #0
4000637a:	4770      	bx	lr

Disassembly of section .text.ddr3TipBistOperation:

4000637c <ddr3TipBistOperation>:
ddr3TipBistOperation():
4000637c:	b573      	push	{r0, r1, r4, r5, r6, lr}
4000637e:	460c      	mov	r4, r1
40006380:	1e19      	subs	r1, r3, #0
40006382:	4605      	mov	r5, r0
40006384:	4616      	mov	r6, r2
40006386:	d10c      	bne.n	400063a2 <ddr3TipBistOperation+0x26>
40006388:	f007 fa00 	bl	4000d78c <ddr3TipDevAttrGet>
4000638c:	2802      	cmp	r0, #2
4000638e:	d902      	bls.n	40006396 <ddr3TipBistOperation+0x1a>
40006390:	f44f 7380 	mov.w	r3, #256	; 0x100
40006394:	e00b      	b.n	400063ae <ddr3TipBistOperation+0x32>
40006396:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
4000639a:	9300      	str	r3, [sp, #0]
4000639c:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
400063a0:	e00f      	b.n	400063c2 <ddr3TipBistOperation+0x46>
400063a2:	2100      	movs	r1, #0
400063a4:	f007 f9f2 	bl	4000d78c <ddr3TipDevAttrGet>
400063a8:	2802      	cmp	r0, #2
400063aa:	d907      	bls.n	400063bc <ddr3TipBistOperation+0x40>
400063ac:	2301      	movs	r3, #1
400063ae:	9300      	str	r3, [sp, #0]
400063b0:	4628      	mov	r0, r5
400063b2:	9301      	str	r3, [sp, #4]
400063b4:	4621      	mov	r1, r4
400063b6:	4632      	mov	r2, r6
400063b8:	4b09      	ldr	r3, [pc, #36]	; (400063e0 <ddr3TipBistOperation+0x64>)
400063ba:	e008      	b.n	400063ce <ddr3TipBistOperation+0x52>
400063bc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
400063c0:	9300      	str	r3, [sp, #0]
400063c2:	9301      	str	r3, [sp, #4]
400063c4:	4628      	mov	r0, r5
400063c6:	4621      	mov	r1, r4
400063c8:	4632      	mov	r2, r6
400063ca:	f241 6330 	movw	r3, #5680	; 0x1630
400063ce:	f000 fac7 	bl	40006960 <mvHwsDdr3TipIFWrite>
400063d2:	4c04      	ldr	r4, [pc, #16]	; (400063e4 <ddr3TipBistOperation+0x68>)
400063d4:	6020      	str	r0, [r4, #0]
400063d6:	b110      	cbz	r0, 400063de <ddr3TipBistOperation+0x62>
400063d8:	f008 f870 	bl	4000e4bc <gtBreakOnFail>
400063dc:	6820      	ldr	r0, [r4, #0]
400063de:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
400063e0:	000186d4 	ldrdeq	r8, [r1], -r4
400063e4:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipBistActivate:

400063e8 <ddr3TipBistActivate>:
ddr3TipBistActivate():
400063e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400063ec:	b08d      	sub	sp, #52	; 0x34
400063ee:	4616      	mov	r6, r2
400063f0:	461c      	mov	r4, r3
400063f2:	f89d 2060 	ldrb.w	r2, [sp, #96]	; 0x60
400063f6:	4605      	mov	r5, r0
400063f8:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
400063fc:	4689      	mov	r9, r1
400063fe:	f89d 8058 	ldrb.w	r8, [sp, #88]	; 0x58
40006402:	9208      	str	r2, [sp, #32]
40006404:	9309      	str	r3, [sp, #36]	; 0x24
40006406:	f003 fd8f 	bl	40009f28 <ddr3TipGetPatternTable>
4000640a:	2301      	movs	r3, #1
4000640c:	4631      	mov	r1, r6
4000640e:	9300      	str	r3, [sp, #0]
40006410:	4622      	mov	r2, r4
40006412:	9301      	str	r3, [sp, #4]
40006414:	f241 6330 	movw	r3, #5680	; 0x1630
40006418:	4f84      	ldr	r7, [pc, #528]	; (4000662c <ddr3TipBistActivate+0x244>)
4000641a:	4682      	mov	sl, r0
4000641c:	4628      	mov	r0, r5
4000641e:	f000 fa9f 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006422:	6038      	str	r0, [r7, #0]
40006424:	2800      	cmp	r0, #0
40006426:	f040 80d6 	bne.w	400065d6 <ddr3TipBistActivate+0x1ee>
4000642a:	f04f 0b02 	mov.w	fp, #2
4000642e:	4628      	mov	r0, r5
40006430:	f1b8 0f01 	cmp.w	r8, #1
40006434:	bf0c      	ite	eq
40006436:	465b      	moveq	r3, fp
40006438:	2300      	movne	r3, #0
4000643a:	4631      	mov	r1, r6
4000643c:	e88d 0808 	stmia.w	sp, {r3, fp}
40006440:	4622      	mov	r2, r4
40006442:	f241 6330 	movw	r3, #5680	; 0x1630
40006446:	f000 fa8b 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000644a:	6038      	str	r0, [r7, #0]
4000644c:	2800      	cmp	r0, #0
4000644e:	f040 80c2 	bne.w	400065d6 <ddr3TipBistActivate+0x1ee>
40006452:	9a1a      	ldr	r2, [sp, #104]	; 0x68
40006454:	4628      	mov	r0, r5
40006456:	4631      	mov	r1, r6
40006458:	464b      	mov	r3, r9
4000645a:	9200      	str	r2, [sp, #0]
4000645c:	4622      	mov	r2, r4
4000645e:	f003 fd75 	bl	40009f4c <ddr3TipLoadPatternToOdpg>
40006462:	6038      	str	r0, [r7, #0]
40006464:	2800      	cmp	r0, #0
40006466:	f040 80b6 	bne.w	400065d6 <ddr3TipBistActivate+0x1ee>
4000646a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000646c:	4628      	mov	r0, r5
4000646e:	4631      	mov	r1, r6
40006470:	4622      	mov	r2, r4
40006472:	9300      	str	r3, [sp, #0]
40006474:	f04f 33ff 	mov.w	r3, #4294967295
40006478:	9301      	str	r3, [sp, #4]
4000647a:	f241 633c 	movw	r3, #5692	; 0x163c
4000647e:	f000 fa6f 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006482:	6038      	str	r0, [r7, #0]
40006484:	2800      	cmp	r0, #0
40006486:	f040 80a6 	bne.w	400065d6 <ddr3TipBistActivate+0x1ee>
4000648a:	f1b8 0f00 	cmp.w	r8, #0
4000648e:	d105      	bne.n	4000649c <ddr3TipBistActivate+0xb4>
40006490:	230c      	movs	r3, #12
40006492:	fb03 a309 	mla	r3, r3, r9, sl
40006496:	7858      	ldrb	r0, [r3, #1]
40006498:	465b      	mov	r3, fp
4000649a:	e000      	b.n	4000649e <ddr3TipBistActivate+0xb6>
4000649c:	4603      	mov	r3, r0
4000649e:	220c      	movs	r2, #12
400064a0:	4f62      	ldr	r7, [pc, #392]	; (4000662c <ddr3TipBistActivate+0x244>)
400064a2:	fb02 f909 	mul.w	r9, r2, r9
400064a6:	eb0a 0209 	add.w	r2, sl, r9
400064aa:	f81a 1009 	ldrb.w	r1, [sl, r9]
400064ae:	9001      	str	r0, [sp, #4]
400064b0:	4628      	mov	r0, r5
400064b2:	9100      	str	r1, [sp, #0]
400064b4:	4631      	mov	r1, r6
400064b6:	78d2      	ldrb	r2, [r2, #3]
400064b8:	9303      	str	r3, [sp, #12]
400064ba:	f1d8 0301 	rsbs	r3, r8, #1
400064be:	bf38      	it	cc
400064c0:	2300      	movcc	r3, #0
400064c2:	9304      	str	r3, [sp, #16]
400064c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
400064c6:	9202      	str	r2, [sp, #8]
400064c8:	4622      	mov	r2, r4
400064ca:	9305      	str	r3, [sp, #20]
400064cc:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
400064d0:	9306      	str	r3, [sp, #24]
400064d2:	9b08      	ldr	r3, [sp, #32]
400064d4:	9307      	str	r3, [sp, #28]
400064d6:	4643      	mov	r3, r8
400064d8:	f003 fcba 	bl	40009e50 <ddr3TipConfigureOdpg>
400064dc:	6038      	str	r0, [r7, #0]
400064de:	2800      	cmp	r0, #0
400064e0:	d179      	bne.n	400065d6 <ddr3TipBistActivate+0x1ee>
400064e2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
400064e4:	f04f 33ff 	mov.w	r3, #4294967295
400064e8:	4628      	mov	r0, r5
400064ea:	9301      	str	r3, [sp, #4]
400064ec:	4631      	mov	r1, r6
400064ee:	f241 6338 	movw	r3, #5688	; 0x1638
400064f2:	9200      	str	r2, [sp, #0]
400064f4:	4622      	mov	r2, r4
400064f6:	f000 fa33 	bl	40006960 <mvHwsDdr3TipIFWrite>
400064fa:	6038      	str	r0, [r7, #0]
400064fc:	2800      	cmp	r0, #0
400064fe:	d16a      	bne.n	400065d6 <ddr3TipBistActivate+0x1ee>
40006500:	9b09      	ldr	r3, [sp, #36]	; 0x24
40006502:	4628      	mov	r0, r5
40006504:	4631      	mov	r1, r6
40006506:	4622      	mov	r2, r4
40006508:	b913      	cbnz	r3, 40006510 <ddr3TipBistActivate+0x128>
4000650a:	f7ff ff37 	bl	4000637c <ddr3TipBistOperation>
4000650e:	e060      	b.n	400065d2 <ddr3TipBistActivate+0x1ea>
40006510:	2301      	movs	r3, #1
40006512:	f7ff ff33 	bl	4000637c <ddr3TipBistOperation>
40006516:	6038      	str	r0, [r7, #0]
40006518:	2800      	cmp	r0, #0
4000651a:	d15c      	bne.n	400065d6 <ddr3TipBistActivate+0x1ee>
4000651c:	9a08      	ldr	r2, [sp, #32]
4000651e:	2a04      	cmp	r2, #4
40006520:	d05d      	beq.n	400065de <ddr3TipBistActivate+0x1f6>
40006522:	2e01      	cmp	r6, #1
40006524:	bf14      	ite	ne
40006526:	4623      	movne	r3, r4
40006528:	2300      	moveq	r3, #0
4000652a:	46b9      	mov	r9, r7
4000652c:	9308      	str	r3, [sp, #32]
4000652e:	4698      	mov	r8, r3
40006530:	4a3f      	ldr	r2, [pc, #252]	; (40006630 <ddr3TipBistActivate+0x248>)
40006532:	6813      	ldr	r3, [r2, #0]
40006534:	781b      	ldrb	r3, [r3, #0]
40006536:	fa43 f308 	asr.w	r3, r3, r8
4000653a:	07d9      	lsls	r1, r3, #31
4000653c:	d53d      	bpl.n	400065ba <ddr3TipBistActivate+0x1d2>
4000653e:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
40006542:	ab0b      	add	r3, sp, #44	; 0x2c
40006544:	f04f 32ff 	mov.w	r2, #4294967295
40006548:	9300      	str	r3, [sp, #0]
4000654a:	4628      	mov	r0, r5
4000654c:	9201      	str	r2, [sp, #4]
4000654e:	2100      	movs	r1, #0
40006550:	4622      	mov	r2, r4
40006552:	4b38      	ldr	r3, [pc, #224]	; (40006634 <ddr3TipBistActivate+0x24c>)
40006554:	f000 fcae 	bl	40006eb4 <mvHwsDdr3TipIFRead>
40006558:	4682      	mov	sl, r0
4000655a:	f8c9 0000 	str.w	r0, [r9]
4000655e:	b120      	cbz	r0, 4000656a <ddr3TipBistActivate+0x182>
40006560:	f007 ffac 	bl	4000e4bc <gtBreakOnFail>
40006564:	4b31      	ldr	r3, [pc, #196]	; (4000662c <ddr3TipBistActivate+0x244>)
40006566:	6818      	ldr	r0, [r3, #0]
40006568:	e04b      	b.n	40006602 <ddr3TipBistActivate+0x21a>
4000656a:	aa0b      	add	r2, sp, #44	; 0x2c
4000656c:	4628      	mov	r0, r5
4000656e:	4651      	mov	r1, sl
40006570:	f852 b028 	ldr.w	fp, [r2, r8, lsl #2]
40006574:	f007 f90a 	bl	4000d78c <ddr3TipDevAttrGet>
40006578:	f00b 0301 	and.w	r3, fp, #1
4000657c:	2802      	cmp	r0, #2
4000657e:	d901      	bls.n	40006584 <ddr3TipBistActivate+0x19c>
40006580:	b9c3      	cbnz	r3, 400065b4 <ddr3TipBistActivate+0x1cc>
40006582:	e01a      	b.n	400065ba <ddr3TipBistActivate+0x1d2>
40006584:	b1b3      	cbz	r3, 400065b4 <ddr3TipBistActivate+0x1cc>
40006586:	4a2c      	ldr	r2, [pc, #176]	; (40006638 <ddr3TipBistActivate+0x250>)
40006588:	6813      	ldr	r3, [r2, #0]
4000658a:	b1b3      	cbz	r3, 400065ba <ddr3TipBistActivate+0x1d2>
4000658c:	f02b 0301 	bic.w	r3, fp, #1
40006590:	4628      	mov	r0, r5
40006592:	9300      	str	r3, [sp, #0]
40006594:	4651      	mov	r1, sl
40006596:	f04f 33ff 	mov.w	r3, #4294967295
4000659a:	4622      	mov	r2, r4
4000659c:	9301      	str	r3, [sp, #4]
4000659e:	4b25      	ldr	r3, [pc, #148]	; (40006634 <ddr3TipBistActivate+0x24c>)
400065a0:	f000 f9de 	bl	40006960 <mvHwsDdr3TipIFWrite>
400065a4:	4b21      	ldr	r3, [pc, #132]	; (4000662c <ddr3TipBistActivate+0x244>)
400065a6:	6018      	str	r0, [r3, #0]
400065a8:	b138      	cbz	r0, 400065ba <ddr3TipBistActivate+0x1d2>
400065aa:	f007 ff87 	bl	4000e4bc <gtBreakOnFail>
400065ae:	4a1f      	ldr	r2, [pc, #124]	; (4000662c <ddr3TipBistActivate+0x244>)
400065b0:	6810      	ldr	r0, [r2, #0]
400065b2:	e026      	b.n	40006602 <ddr3TipBistActivate+0x21a>
400065b4:	3f01      	subs	r7, #1
400065b6:	d1c4      	bne.n	40006542 <ddr3TipBistActivate+0x15a>
400065b8:	e026      	b.n	40006608 <ddr3TipBistActivate+0x220>
400065ba:	9b08      	ldr	r3, [sp, #32]
400065bc:	f108 0801 	add.w	r8, r8, #1
400065c0:	4598      	cmp	r8, r3
400065c2:	d9b5      	bls.n	40006530 <ddr3TipBistActivate+0x148>
400065c4:	4628      	mov	r0, r5
400065c6:	4631      	mov	r1, r6
400065c8:	4622      	mov	r2, r4
400065ca:	2300      	movs	r3, #0
400065cc:	f7ff fed6 	bl	4000637c <ddr3TipBistOperation>
400065d0:	4f16      	ldr	r7, [pc, #88]	; (4000662c <ddr3TipBistActivate+0x244>)
400065d2:	6038      	str	r0, [r7, #0]
400065d4:	b118      	cbz	r0, 400065de <ddr3TipBistActivate+0x1f6>
400065d6:	f007 ff71 	bl	4000e4bc <gtBreakOnFail>
400065da:	6838      	ldr	r0, [r7, #0]
400065dc:	e011      	b.n	40006602 <ddr3TipBistActivate+0x21a>
400065de:	2200      	movs	r2, #0
400065e0:	f04f 33ff 	mov.w	r3, #4294967295
400065e4:	4628      	mov	r0, r5
400065e6:	e88d 000c 	stmia.w	sp, {r2, r3}
400065ea:	4631      	mov	r1, r6
400065ec:	4622      	mov	r2, r4
400065ee:	f241 6330 	movw	r3, #5680	; 0x1630
400065f2:	4c0e      	ldr	r4, [pc, #56]	; (4000662c <ddr3TipBistActivate+0x244>)
400065f4:	f000 f9b4 	bl	40006960 <mvHwsDdr3TipIFWrite>
400065f8:	6020      	str	r0, [r4, #0]
400065fa:	b110      	cbz	r0, 40006602 <ddr3TipBistActivate+0x21a>
400065fc:	f007 ff5e 	bl	4000e4bc <gtBreakOnFail>
40006600:	6820      	ldr	r0, [r4, #0]
40006602:	b00d      	add	sp, #52	; 0x34
40006604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40006608:	f04f 33ff 	mov.w	r3, #4294967295
4000660c:	4622      	mov	r2, r4
4000660e:	9301      	str	r3, [sp, #4]
40006610:	4628      	mov	r0, r5
40006612:	4639      	mov	r1, r7
40006614:	f241 6330 	movw	r3, #5680	; 0x1630
40006618:	9700      	str	r7, [sp, #0]
4000661a:	f000 f9a1 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000661e:	4c03      	ldr	r4, [pc, #12]	; (4000662c <ddr3TipBistActivate+0x244>)
40006620:	6020      	str	r0, [r4, #0]
40006622:	2800      	cmp	r0, #0
40006624:	d1ea      	bne.n	400065fc <ddr3TipBistActivate+0x214>
40006626:	2001      	movs	r0, #1
40006628:	e7eb      	b.n	40006602 <ddr3TipBistActivate+0x21a>
4000662a:	bf00      	nop
4000662c:	40020868 	andmi	r0, r2, r8, ror #16
40006630:	400205d8 	ldrdmi	r0, [r2], -r8
40006634:	000186d4 	ldrdeq	r8, [r1], -r4
40006638:	40016b6a 	andmi	r6, r1, sl, ror #22

Disassembly of section .text.ddr3TipBistReadResult:

4000663c <ddr3TipBistReadResult>:
ddr3TipBistReadResult():
4000663c:	4b28      	ldr	r3, [pc, #160]	; (400066e0 <ddr3TipBistReadResult+0xa4>)
4000663e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
40006642:	4681      	mov	r9, r0
40006644:	681b      	ldr	r3, [r3, #0]
40006646:	b085      	sub	sp, #20
40006648:	460c      	mov	r4, r1
4000664a:	4690      	mov	r8, r2
4000664c:	781b      	ldrb	r3, [r3, #0]
4000664e:	fa43 f301 	asr.w	r3, r3, r1
40006652:	07db      	lsls	r3, r3, #31
40006654:	d53e      	bpl.n	400066d4 <ddr3TipBistReadResult+0x98>
40006656:	2100      	movs	r1, #0
40006658:	4622      	mov	r2, r4
4000665a:	f241 63c4 	movw	r3, #5828	; 0x16c4
4000665e:	af03      	add	r7, sp, #12
40006660:	f04f 36ff 	mov.w	r6, #4294967295
40006664:	9700      	str	r7, [sp, #0]
40006666:	9601      	str	r6, [sp, #4]
40006668:	f000 fc24 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000666c:	1e01      	subs	r1, r0, #0
4000666e:	d132      	bne.n	400066d6 <ddr3TipBistReadResult+0x9a>
40006670:	ab04      	add	r3, sp, #16
40006672:	4648      	mov	r0, r9
40006674:	eb03 0584 	add.w	r5, r3, r4, lsl #2
40006678:	4622      	mov	r2, r4
4000667a:	f855 3c04 	ldr.w	r3, [r5, #-4]
4000667e:	9700      	str	r7, [sp, #0]
40006680:	9601      	str	r6, [sp, #4]
40006682:	f8c8 3008 	str.w	r3, [r8, #8]
40006686:	f241 63c8 	movw	r3, #5832	; 0x16c8
4000668a:	f000 fc13 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000668e:	1e01      	subs	r1, r0, #0
40006690:	d121      	bne.n	400066d6 <ddr3TipBistReadResult+0x9a>
40006692:	f855 3c04 	ldr.w	r3, [r5, #-4]
40006696:	4648      	mov	r0, r9
40006698:	4622      	mov	r2, r4
4000669a:	9700      	str	r7, [sp, #0]
4000669c:	9601      	str	r6, [sp, #4]
4000669e:	f8c8 3004 	str.w	r3, [r8, #4]
400066a2:	f241 63bc 	movw	r3, #5820	; 0x16bc
400066a6:	f000 fc05 	bl	40006eb4 <mvHwsDdr3TipIFRead>
400066aa:	1e01      	subs	r1, r0, #0
400066ac:	d113      	bne.n	400066d6 <ddr3TipBistReadResult+0x9a>
400066ae:	f855 3c04 	ldr.w	r3, [r5, #-4]
400066b2:	4648      	mov	r0, r9
400066b4:	4622      	mov	r2, r4
400066b6:	9700      	str	r7, [sp, #0]
400066b8:	9601      	str	r6, [sp, #4]
400066ba:	f8c8 300c 	str.w	r3, [r8, #12]
400066be:	f44f 53b6 	mov.w	r3, #5824	; 0x16c0
400066c2:	f000 fbf7 	bl	40006eb4 <mvHwsDdr3TipIFRead>
400066c6:	1e01      	subs	r1, r0, #0
400066c8:	d105      	bne.n	400066d6 <ddr3TipBistReadResult+0x9a>
400066ca:	f855 3c04 	ldr.w	r3, [r5, #-4]
400066ce:	f8c8 3000 	str.w	r3, [r8]
400066d2:	e000      	b.n	400066d6 <ddr3TipBistReadResult+0x9a>
400066d4:	2110      	movs	r1, #16
400066d6:	4608      	mov	r0, r1
400066d8:	b005      	add	sp, #20
400066da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
400066de:	bf00      	nop
400066e0:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3RunBist:

400066e4 <mvHwsDdr3RunBist>:
mvHwsDdr3RunBist():
400066e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400066e8:	461d      	mov	r5, r3
400066ea:	4b2a      	ldr	r3, [pc, #168]	; (40006794 <mvHwsDdr3RunBist+0xb0>)
400066ec:	b08f      	sub	sp, #60	; 0x3c
400066ee:	4604      	mov	r4, r0
400066f0:	4689      	mov	r9, r1
400066f2:	4692      	mov	sl, r2
400066f4:	681b      	ldr	r3, [r3, #0]
400066f6:	f893 b000 	ldrb.w	fp, [r3]
400066fa:	f01b 0b01 	ands.w	fp, fp, #1
400066fe:	d045      	beq.n	4000678c <mvHwsDdr3RunBist+0xa8>
40006700:	4f25      	ldr	r7, [pc, #148]	; (40006798 <mvHwsDdr3RunBist+0xb4>)
40006702:	2000      	movs	r0, #0
40006704:	4629      	mov	r1, r5
40006706:	aa0d      	add	r2, sp, #52	; 0x34
40006708:	f003 fb8e 	bl	40009e28 <mvHwsDdr3CsBaseAdrCalc>
4000670c:	2601      	movs	r6, #1
4000670e:	2200      	movs	r2, #0
40006710:	9603      	str	r6, [sp, #12]
40006712:	9200      	str	r2, [sp, #0]
40006714:	4620      	mov	r0, r4
40006716:	9201      	str	r2, [sp, #4]
40006718:	f04f 080f 	mov.w	r8, #15
4000671c:	9202      	str	r2, [sp, #8]
4000671e:	683b      	ldr	r3, [r7, #0]
40006720:	990d      	ldr	r1, [sp, #52]	; 0x34
40006722:	9505      	str	r5, [sp, #20]
40006724:	18cb      	adds	r3, r1, r3
40006726:	4649      	mov	r1, r9
40006728:	9304      	str	r3, [sp, #16]
4000672a:	4613      	mov	r3, r2
4000672c:	f8cd 8018 	str.w	r8, [sp, #24]
40006730:	f7ff fe5a 	bl	400063e8 <ddr3TipBistActivate>
40006734:	f1b0 0b00 	subs.w	fp, r0, #0
40006738:	d114      	bne.n	40006764 <mvHwsDdr3RunBist+0x80>
4000673a:	f8cd b008 	str.w	fp, [sp, #8]
4000673e:	4620      	mov	r0, r4
40006740:	9603      	str	r6, [sp, #12]
40006742:	4649      	mov	r1, r9
40006744:	e88d 0840 	stmia.w	sp, {r6, fp}
40006748:	9a0d      	ldr	r2, [sp, #52]	; 0x34
4000674a:	683b      	ldr	r3, [r7, #0]
4000674c:	9505      	str	r5, [sp, #20]
4000674e:	18d3      	adds	r3, r2, r3
40006750:	465a      	mov	r2, fp
40006752:	9304      	str	r3, [sp, #16]
40006754:	465b      	mov	r3, fp
40006756:	f8cd 8018 	str.w	r8, [sp, #24]
4000675a:	f7ff fe45 	bl	400063e8 <ddr3TipBistActivate>
4000675e:	f1b0 0b00 	subs.w	fp, r0, #0
40006762:	d004      	beq.n	4000676e <mvHwsDdr3RunBist+0x8a>
40006764:	480d      	ldr	r0, [pc, #52]	; (4000679c <mvHwsDdr3RunBist+0xb8>)
40006766:	4659      	mov	r1, fp
40006768:	f00a f9f8 	bl	40010b5c <mvPrintf>
4000676c:	e00e      	b.n	4000678c <mvHwsDdr3RunBist+0xa8>
4000676e:	4659      	mov	r1, fp
40006770:	4620      	mov	r0, r4
40006772:	aa09      	add	r2, sp, #36	; 0x24
40006774:	f7ff ff62 	bl	4000663c <ddr3TipBistReadResult>
40006778:	f1b0 0b00 	subs.w	fp, r0, #0
4000677c:	d003      	beq.n	40006786 <mvHwsDdr3RunBist+0xa2>
4000677e:	4808      	ldr	r0, [pc, #32]	; (400067a0 <mvHwsDdr3RunBist+0xbc>)
40006780:	f00a f9ec 	bl	40010b5c <mvPrintf>
40006784:	e002      	b.n	4000678c <mvHwsDdr3RunBist+0xa8>
40006786:	9b09      	ldr	r3, [sp, #36]	; 0x24
40006788:	f8ca 3000 	str.w	r3, [sl]
4000678c:	4658      	mov	r0, fp
4000678e:	b00f      	add	sp, #60	; 0x3c
40006790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40006794:	400205d8 	ldrdmi	r0, [r2], -r8
40006798:	40016b7c 	andmi	r6, r1, ip, ror fp
4000679c:	4001234b 	andmi	r2, r1, fp, asr #6
400067a0:	4001236e 	andmi	r2, r1, lr, ror #6

Disassembly of section .text.ddr3PrintVersion:

400067a4 <ddr3PrintVersion>:
ddr3PrintVersion():
400067a4:	4801      	ldr	r0, [pc, #4]	; (400067ac <ddr3PrintVersion+0x8>)
400067a6:	f00a b9d9 	b.w	40010b5c <mvPrintf>
400067aa:	bf00      	nop
400067ac:	400123c7 	andmi	r2, r1, r7, asr #7

Disassembly of section .text.ddr3TipTuneTrainingParams:

400067b0 <ddr3TipTuneTrainingParams>:
ddr3TipTuneTrainingParams():
400067b0:	680b      	ldr	r3, [r1, #0]
400067b2:	b500      	push	{lr}
400067b4:	1c58      	adds	r0, r3, #1
400067b6:	b08b      	sub	sp, #44	; 0x2c
400067b8:	bf1c      	itt	ne
400067ba:	4a37      	ldrne	r2, [pc, #220]	; (40006898 <ddr3TipTuneTrainingParams+0xe8>)
400067bc:	6013      	strne	r3, [r2, #0]
400067be:	684b      	ldr	r3, [r1, #4]
400067c0:	1c5a      	adds	r2, r3, #1
400067c2:	bf1c      	itt	ne
400067c4:	4a35      	ldrne	r2, [pc, #212]	; (4000689c <ddr3TipTuneTrainingParams+0xec>)
400067c6:	6013      	strne	r3, [r2, #0]
400067c8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
400067ca:	1c58      	adds	r0, r3, #1
400067cc:	bf1c      	itt	ne
400067ce:	4a34      	ldrne	r2, [pc, #208]	; (400068a0 <ddr3TipTuneTrainingParams+0xf0>)
400067d0:	6013      	strne	r3, [r2, #0]
400067d2:	6b4b      	ldr	r3, [r1, #52]	; 0x34
400067d4:	1c5a      	adds	r2, r3, #1
400067d6:	bf1c      	itt	ne
400067d8:	4a32      	ldrne	r2, [pc, #200]	; (400068a4 <ddr3TipTuneTrainingParams+0xf4>)
400067da:	6013      	strne	r3, [r2, #0]
400067dc:	6a8b      	ldr	r3, [r1, #40]	; 0x28
400067de:	1c58      	adds	r0, r3, #1
400067e0:	bf1c      	itt	ne
400067e2:	4a31      	ldrne	r2, [pc, #196]	; (400068a8 <ddr3TipTuneTrainingParams+0xf8>)
400067e4:	6013      	strne	r3, [r2, #0]
400067e6:	6acb      	ldr	r3, [r1, #44]	; 0x2c
400067e8:	1c5a      	adds	r2, r3, #1
400067ea:	bf1c      	itt	ne
400067ec:	4a2f      	ldrne	r2, [pc, #188]	; (400068ac <ddr3TipTuneTrainingParams+0xfc>)
400067ee:	6013      	strne	r3, [r2, #0]
400067f0:	688b      	ldr	r3, [r1, #8]
400067f2:	1c58      	adds	r0, r3, #1
400067f4:	bf1c      	itt	ne
400067f6:	4a2e      	ldrne	r2, [pc, #184]	; (400068b0 <ddr3TipTuneTrainingParams+0x100>)
400067f8:	6013      	strne	r3, [r2, #0]
400067fa:	68cb      	ldr	r3, [r1, #12]
400067fc:	1c5a      	adds	r2, r3, #1
400067fe:	bf1c      	itt	ne
40006800:	4a2c      	ldrne	r2, [pc, #176]	; (400068b4 <ddr3TipTuneTrainingParams+0x104>)
40006802:	6013      	strne	r3, [r2, #0]
40006804:	690b      	ldr	r3, [r1, #16]
40006806:	1c58      	adds	r0, r3, #1
40006808:	bf1c      	itt	ne
4000680a:	4a2b      	ldrne	r2, [pc, #172]	; (400068b8 <ddr3TipTuneTrainingParams+0x108>)
4000680c:	6013      	strne	r3, [r2, #0]
4000680e:	694b      	ldr	r3, [r1, #20]
40006810:	1c5a      	adds	r2, r3, #1
40006812:	bf1c      	itt	ne
40006814:	4a29      	ldrne	r2, [pc, #164]	; (400068bc <ddr3TipTuneTrainingParams+0x10c>)
40006816:	6013      	strne	r3, [r2, #0]
40006818:	698b      	ldr	r3, [r1, #24]
4000681a:	1c58      	adds	r0, r3, #1
4000681c:	bf1c      	itt	ne
4000681e:	4a28      	ldrne	r2, [pc, #160]	; (400068c0 <ddr3TipTuneTrainingParams+0x110>)
40006820:	6013      	strne	r3, [r2, #0]
40006822:	69cb      	ldr	r3, [r1, #28]
40006824:	1c5a      	adds	r2, r3, #1
40006826:	bf1c      	itt	ne
40006828:	4a26      	ldrne	r2, [pc, #152]	; (400068c4 <ddr3TipTuneTrainingParams+0x114>)
4000682a:	6013      	strne	r3, [r2, #0]
4000682c:	6a0b      	ldr	r3, [r1, #32]
4000682e:	1c58      	adds	r0, r3, #1
40006830:	bf1c      	itt	ne
40006832:	4a25      	ldrne	r2, [pc, #148]	; (400068c8 <ddr3TipTuneTrainingParams+0x118>)
40006834:	6013      	strne	r3, [r2, #0]
40006836:	6a4b      	ldr	r3, [r1, #36]	; 0x24
40006838:	1c5a      	adds	r2, r3, #1
4000683a:	bf1c      	itt	ne
4000683c:	4a23      	ldrne	r2, [pc, #140]	; (400068cc <ddr3TipTuneTrainingParams+0x11c>)
4000683e:	6013      	strne	r3, [r2, #0]
40006840:	4b23      	ldr	r3, [pc, #140]	; (400068d0 <ddr3TipTuneTrainingParams+0x120>)
40006842:	781b      	ldrb	r3, [r3, #0]
40006844:	2b02      	cmp	r3, #2
40006846:	d823      	bhi.n	40006890 <ddr3TipTuneTrainingParams+0xe0>
40006848:	4b1c      	ldr	r3, [pc, #112]	; (400068bc <ddr3TipTuneTrainingParams+0x10c>)
4000684a:	4822      	ldr	r0, [pc, #136]	; (400068d4 <ddr3TipTuneTrainingParams+0x124>)
4000684c:	681b      	ldr	r3, [r3, #0]
4000684e:	9300      	str	r3, [sp, #0]
40006850:	4b1b      	ldr	r3, [pc, #108]	; (400068c0 <ddr3TipTuneTrainingParams+0x110>)
40006852:	681b      	ldr	r3, [r3, #0]
40006854:	9301      	str	r3, [sp, #4]
40006856:	4b1b      	ldr	r3, [pc, #108]	; (400068c4 <ddr3TipTuneTrainingParams+0x114>)
40006858:	681b      	ldr	r3, [r3, #0]
4000685a:	9302      	str	r3, [sp, #8]
4000685c:	4b1a      	ldr	r3, [pc, #104]	; (400068c8 <ddr3TipTuneTrainingParams+0x118>)
4000685e:	681b      	ldr	r3, [r3, #0]
40006860:	9303      	str	r3, [sp, #12]
40006862:	4b1a      	ldr	r3, [pc, #104]	; (400068cc <ddr3TipTuneTrainingParams+0x11c>)
40006864:	681b      	ldr	r3, [r3, #0]
40006866:	9304      	str	r3, [sp, #16]
40006868:	4b0d      	ldr	r3, [pc, #52]	; (400068a0 <ddr3TipTuneTrainingParams+0xf0>)
4000686a:	681b      	ldr	r3, [r3, #0]
4000686c:	9305      	str	r3, [sp, #20]
4000686e:	4b0e      	ldr	r3, [pc, #56]	; (400068a8 <ddr3TipTuneTrainingParams+0xf8>)
40006870:	681b      	ldr	r3, [r3, #0]
40006872:	9306      	str	r3, [sp, #24]
40006874:	4b0d      	ldr	r3, [pc, #52]	; (400068ac <ddr3TipTuneTrainingParams+0xfc>)
40006876:	681b      	ldr	r3, [r3, #0]
40006878:	9307      	str	r3, [sp, #28]
4000687a:	4b0a      	ldr	r3, [pc, #40]	; (400068a4 <ddr3TipTuneTrainingParams+0xf4>)
4000687c:	681b      	ldr	r3, [r3, #0]
4000687e:	9308      	str	r3, [sp, #32]
40006880:	4b0b      	ldr	r3, [pc, #44]	; (400068b0 <ddr3TipTuneTrainingParams+0x100>)
40006882:	6819      	ldr	r1, [r3, #0]
40006884:	4b0b      	ldr	r3, [pc, #44]	; (400068b4 <ddr3TipTuneTrainingParams+0x104>)
40006886:	681a      	ldr	r2, [r3, #0]
40006888:	4b0b      	ldr	r3, [pc, #44]	; (400068b8 <ddr3TipTuneTrainingParams+0x108>)
4000688a:	681b      	ldr	r3, [r3, #0]
4000688c:	f00a f966 	bl	40010b5c <mvPrintf>
40006890:	2000      	movs	r0, #0
40006892:	b00b      	add	sp, #44	; 0x2c
40006894:	bd00      	pop	{pc}
40006896:	bf00      	nop
40006898:	40016b80 	andmi	r6, r1, r0, lsl #23
4000689c:	40016bf8 	strdmi	r6, [r1], -r8
400068a0:	40016b90 	mulmi	r1, r0, fp
400068a4:	40016c08 	andmi	r6, r1, r8, lsl #24
400068a8:	40016b94 	mulmi	r1, r4, fp
400068ac:	40016bec 	andmi	r6, r1, ip, ror #23
400068b0:	40016bb0 			; <UNDEFINED> instruction: 0x40016bb0
400068b4:	40016ba8 	andmi	r6, r1, r8, lsr #23
400068b8:	40016c00 	andmi	r6, r1, r0, lsl #24
400068bc:	40016ba4 	andmi	r6, r1, r4, lsr #23
400068c0:	40016bf0 	strdmi	r6, [r1], -r0
400068c4:	40016b84 	andmi	r6, r1, r4, lsl #23
400068c8:	40016b8c 	andmi	r6, r1, ip, lsl #23
400068cc:	40016bac 	andmi	r6, r1, ip, lsr #23
400068d0:	40016b69 	andmi	r6, r1, r9, ror #22
400068d4:	400123ee 	andmi	r2, r1, lr, ror #7

Disassembly of section .text.mvCalcCsNum:

400068d8 <mvCalcCsNum>:
mvCalcCsNum():
400068d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
400068dc:	460c      	mov	r4, r1
400068de:	2102      	movs	r1, #2
400068e0:	4615      	mov	r5, r2
400068e2:	f006 ff53 	bl	4000d78c <ddr3TipDevAttrGet>
400068e6:	4b1b      	ldr	r3, [pc, #108]	; (40006954 <mvCalcCsNum+0x7c>)
400068e8:	2100      	movs	r1, #0
400068ea:	f04f 0c58 	mov.w	ip, #88	; 0x58
400068ee:	681f      	ldr	r7, [r3, #0]
400068f0:	460a      	mov	r2, r1
400068f2:	fb0c 7c04 	mla	ip, ip, r4, r7
400068f6:	b2c0      	uxtb	r0, r0
400068f8:	e023      	b.n	40006942 <mvCalcCsNum+0x6a>
400068fa:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
400068fe:	fa43 f302 	asr.w	r3, r3, r2
40006902:	07db      	lsls	r3, r3, #31
40006904:	d51c      	bpl.n	40006940 <mvCalcCsNum+0x68>
40006906:	eb0c 1302 	add.w	r3, ip, r2, lsl #4
4000690a:	f893 8004 	ldrb.w	r8, [r3, #4]
4000690e:	2300      	movs	r3, #0
40006910:	461e      	mov	r6, r3
40006912:	fa28 f906 	lsr.w	r9, r8, r6
40006916:	f019 0f01 	tst.w	r9, #1
4000691a:	bf18      	it	ne
4000691c:	3301      	addne	r3, #1
4000691e:	3601      	adds	r6, #1
40006920:	2e04      	cmp	r6, #4
40006922:	d1f6      	bne.n	40006912 <mvCalcCsNum+0x3a>
40006924:	b159      	cbz	r1, 4000693e <mvCalcCsNum+0x66>
40006926:	428b      	cmp	r3, r1
40006928:	d00a      	beq.n	40006940 <mvCalcCsNum+0x68>
4000692a:	480b      	ldr	r0, [pc, #44]	; (40006958 <mvCalcCsNum+0x80>)
4000692c:	7800      	ldrb	r0, [r0, #0]
4000692e:	2803      	cmp	r0, #3
40006930:	d80c      	bhi.n	4000694c <mvCalcCsNum+0x74>
40006932:	9100      	str	r1, [sp, #0]
40006934:	4621      	mov	r1, r4
40006936:	4809      	ldr	r0, [pc, #36]	; (4000695c <mvCalcCsNum+0x84>)
40006938:	f00a f910 	bl	40010b5c <mvPrintf>
4000693c:	e006      	b.n	4000694c <mvCalcCsNum+0x74>
4000693e:	4619      	mov	r1, r3
40006940:	3201      	adds	r2, #1
40006942:	4282      	cmp	r2, r0
40006944:	d3d9      	bcc.n	400068fa <mvCalcCsNum+0x22>
40006946:	6029      	str	r1, [r5, #0]
40006948:	2000      	movs	r0, #0
4000694a:	e000      	b.n	4000694e <mvCalcCsNum+0x76>
4000694c:	2010      	movs	r0, #16
4000694e:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
40006952:	bf00      	nop
40006954:	400205d8 	ldrdmi	r0, [r2], -r8
40006958:	40016b69 	andmi	r6, r1, r9, ror #22
4000695c:	4001243a 	andmi	r2, r1, sl, lsr r4

Disassembly of section .text.mvHwsDdr3TipIFWrite:

40006960 <mvHwsDdr3TipIFWrite>:
mvHwsDdr3TipIFWrite():
40006960:	b537      	push	{r0, r1, r2, r4, r5, lr}
40006962:	252c      	movs	r5, #44	; 0x2c
40006964:	4c05      	ldr	r4, [pc, #20]	; (4000697c <mvHwsDdr3TipIFWrite+0x1c>)
40006966:	fb05 4400 	mla	r4, r5, r0, r4
4000696a:	9d06      	ldr	r5, [sp, #24]
4000696c:	b2c0      	uxtb	r0, r0
4000696e:	9500      	str	r5, [sp, #0]
40006970:	9d07      	ldr	r5, [sp, #28]
40006972:	9501      	str	r5, [sp, #4]
40006974:	68a4      	ldr	r4, [r4, #8]
40006976:	47a0      	blx	r4
40006978:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000697a:	bf00      	nop
4000697c:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipSetTiming:

40006980 <ddr3TipSetTiming>:
ddr3TipSetTiming():
40006980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006984:	4615      	mov	r5, r2
40006986:	4a8d      	ldr	r2, [pc, #564]	; (40006bbc <ddr3TipSetTiming+0x23c>)
40006988:	460e      	mov	r6, r1
4000698a:	2158      	movs	r1, #88	; 0x58
4000698c:	b08b      	sub	sp, #44	; 0x2c
4000698e:	4607      	mov	r7, r0
40006990:	488b      	ldr	r0, [pc, #556]	; (40006bc0 <ddr3TipSetTiming+0x240>)
40006992:	6812      	ldr	r2, [r2, #0]
40006994:	fb01 2205 	mla	r2, r1, r5, r2
40006998:	f892 1056 	ldrb.w	r1, [r2, #86]	; 0x56
4000699c:	f892 8054 	ldrb.w	r8, [r2, #84]	; 0x54
400069a0:	3250      	adds	r2, #80	; 0x50
400069a2:	7952      	ldrb	r2, [r2, #5]
400069a4:	9105      	str	r1, [sp, #20]
400069a6:	2a01      	cmp	r2, #1
400069a8:	4a86      	ldr	r2, [pc, #536]	; (40006bc4 <ddr3TipSetTiming+0x244>)
400069aa:	bf17      	itett	ne
400069ac:	9905      	ldrne	r1, [sp, #20]
400069ae:	f812 9031 	ldrbeq.w	r9, [r2, r1, lsl #3]
400069b2:	eb02 02c1 	addne.w	r2, r2, r1, lsl #3
400069b6:	f892 9001 	ldrbne.w	r9, [r2, #1]
400069ba:	4a83      	ldr	r2, [pc, #524]	; (40006bc8 <ddr3TipSetTiming+0x248>)
400069bc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
400069c0:	f7fb ee6c 	blx	4000269c <__aeabi_uidiv>
400069c4:	f1b9 0f01 	cmp.w	r9, #1
400069c8:	4604      	mov	r4, r0
400069ca:	4640      	mov	r0, r8
400069cc:	d101      	bne.n	400069d2 <ddr3TipSetTiming+0x52>
400069ce:	2104      	movs	r1, #4
400069d0:	e000      	b.n	400069d4 <ddr3TipSetTiming+0x54>
400069d2:	2105      	movs	r1, #5
400069d4:	f006 fcb0 	bl	4000d338 <speedBinTable>
400069d8:	ea4f 0a84 	mov.w	sl, r4, lsl #2
400069dc:	210a      	movs	r1, #10
400069de:	4550      	cmp	r0, sl
400069e0:	bf38      	it	cc
400069e2:	4650      	movcc	r0, sl
400069e4:	9002      	str	r0, [sp, #8]
400069e6:	4640      	mov	r0, r8
400069e8:	f006 fca6 	bl	4000d338 <speedBinTable>
400069ec:	4582      	cmp	sl, r0
400069ee:	d805      	bhi.n	400069fc <ddr3TipSetTiming+0x7c>
400069f0:	4640      	mov	r0, r8
400069f2:	210a      	movs	r1, #10
400069f4:	f006 fca0 	bl	4000d338 <speedBinTable>
400069f8:	9003      	str	r0, [sp, #12]
400069fa:	e001      	b.n	40006a00 <ddr3TipSetTiming+0x80>
400069fc:	f8cd a00c 	str.w	sl, [sp, #12]
40006a00:	f04f 090c 	mov.w	r9, #12
40006a04:	2109      	movs	r1, #9
40006a06:	fb09 f904 	mul.w	r9, r9, r4
40006a0a:	4640      	mov	r0, r8
40006a0c:	f643 2398 	movw	r3, #15000	; 0x3a98
40006a10:	4599      	cmp	r9, r3
40006a12:	bf38      	it	cc
40006a14:	4699      	movcc	r9, r3
40006a16:	f006 fc8f 	bl	4000d338 <speedBinTable>
40006a1a:	4582      	cmp	sl, r0
40006a1c:	d804      	bhi.n	40006a28 <ddr3TipSetTiming+0xa8>
40006a1e:	4640      	mov	r0, r8
40006a20:	2109      	movs	r1, #9
40006a22:	f006 fc89 	bl	4000d338 <speedBinTable>
40006a26:	4682      	mov	sl, r0
40006a28:	2102      	movs	r1, #2
40006a2a:	4640      	mov	r0, r8
40006a2c:	f006 fc84 	bl	4000d338 <speedBinTable>
40006a30:	2102      	movs	r1, #2
40006a32:	4683      	mov	fp, r0
40006a34:	4640      	mov	r0, r8
40006a36:	f006 fc7f 	bl	4000d338 <speedBinTable>
40006a3a:	4621      	mov	r1, r4
40006a3c:	f7fb ee2e 	blx	4000269c <__aeabi_uidiv>
40006a40:	f04f 0102 	mov.w	r1, #2
40006a44:	4360      	muls	r0, r4
40006a46:	4583      	cmp	fp, r0
40006a48:	4640      	mov	r0, r8
40006a4a:	d106      	bne.n	40006a5a <ddr3TipSetTiming+0xda>
40006a4c:	f006 fc74 	bl	4000d338 <speedBinTable>
40006a50:	4621      	mov	r1, r4
40006a52:	f7fb ee24 	blx	4000269c <__aeabi_uidiv>
40006a56:	3801      	subs	r0, #1
40006a58:	e004      	b.n	40006a64 <ddr3TipSetTiming+0xe4>
40006a5a:	f006 fc6d 	bl	4000d338 <speedBinTable>
40006a5e:	4621      	mov	r1, r4
40006a60:	f7fb ee1c 	blx	4000269c <__aeabi_uidiv>
40006a64:	2100      	movs	r1, #0
40006a66:	9004      	str	r0, [sp, #16]
40006a68:	4640      	mov	r0, r8
40006a6a:	f006 fc65 	bl	4000d338 <speedBinTable>
40006a6e:	2100      	movs	r1, #0
40006a70:	4683      	mov	fp, r0
40006a72:	4640      	mov	r0, r8
40006a74:	f006 fc60 	bl	4000d338 <speedBinTable>
40006a78:	4621      	mov	r1, r4
40006a7a:	f7fb ee10 	blx	4000269c <__aeabi_uidiv>
40006a7e:	f04f 0100 	mov.w	r1, #0
40006a82:	4360      	muls	r0, r4
40006a84:	4583      	cmp	fp, r0
40006a86:	4640      	mov	r0, r8
40006a88:	d106      	bne.n	40006a98 <ddr3TipSetTiming+0x118>
40006a8a:	f006 fc55 	bl	4000d338 <speedBinTable>
40006a8e:	4621      	mov	r1, r4
40006a90:	f7fb ee04 	blx	4000269c <__aeabi_uidiv>
40006a94:	3801      	subs	r0, #1
40006a96:	e004      	b.n	40006aa2 <ddr3TipSetTiming+0x122>
40006a98:	f006 fc4e 	bl	4000d338 <speedBinTable>
40006a9c:	4621      	mov	r1, r4
40006a9e:	f7fb edfe 	blx	4000269c <__aeabi_uidiv>
40006aa2:	2101      	movs	r1, #1
40006aa4:	9006      	str	r0, [sp, #24]
40006aa6:	4640      	mov	r0, r8
40006aa8:	f006 fc46 	bl	4000d338 <speedBinTable>
40006aac:	2101      	movs	r1, #1
40006aae:	4683      	mov	fp, r0
40006ab0:	4640      	mov	r0, r8
40006ab2:	f006 fc41 	bl	4000d338 <speedBinTable>
40006ab6:	4621      	mov	r1, r4
40006ab8:	f7fb edf0 	blx	4000269c <__aeabi_uidiv>
40006abc:	f04f 0101 	mov.w	r1, #1
40006ac0:	4360      	muls	r0, r4
40006ac2:	4583      	cmp	fp, r0
40006ac4:	4640      	mov	r0, r8
40006ac6:	d106      	bne.n	40006ad6 <ddr3TipSetTiming+0x156>
40006ac8:	f006 fc36 	bl	4000d338 <speedBinTable>
40006acc:	4621      	mov	r1, r4
40006ace:	f7fb ede6 	blx	4000269c <__aeabi_uidiv>
40006ad2:	3801      	subs	r0, #1
40006ad4:	e004      	b.n	40006ae0 <ddr3TipSetTiming+0x160>
40006ad6:	f006 fc2f 	bl	4000d338 <speedBinTable>
40006ada:	4621      	mov	r1, r4
40006adc:	f7fb edde 	blx	4000269c <__aeabi_uidiv>
40006ae0:	210b      	movs	r1, #11
40006ae2:	9007      	str	r0, [sp, #28]
40006ae4:	4640      	mov	r0, r8
40006ae6:	f006 fc27 	bl	4000d338 <speedBinTable>
40006aea:	210b      	movs	r1, #11
40006aec:	4683      	mov	fp, r0
40006aee:	4640      	mov	r0, r8
40006af0:	f006 fc22 	bl	4000d338 <speedBinTable>
40006af4:	4621      	mov	r1, r4
40006af6:	f7fb edd2 	blx	4000269c <__aeabi_uidiv>
40006afa:	f04f 010b 	mov.w	r1, #11
40006afe:	4360      	muls	r0, r4
40006b00:	4583      	cmp	fp, r0
40006b02:	4640      	mov	r0, r8
40006b04:	d106      	bne.n	40006b14 <ddr3TipSetTiming+0x194>
40006b06:	f006 fc17 	bl	4000d338 <speedBinTable>
40006b0a:	4621      	mov	r1, r4
40006b0c:	f7fb edc6 	blx	4000269c <__aeabi_uidiv>
40006b10:	3801      	subs	r0, #1
40006b12:	e004      	b.n	40006b1e <ddr3TipSetTiming+0x19e>
40006b14:	f006 fc10 	bl	4000d338 <speedBinTable>
40006b18:	4621      	mov	r1, r4
40006b1a:	f7fb edc0 	blx	4000269c <__aeabi_uidiv>
40006b1e:	9008      	str	r0, [sp, #32]
40006b20:	4621      	mov	r1, r4
40006b22:	4650      	mov	r0, sl
40006b24:	f7fb eeb0 	blx	40002888 <__aeabi_uidivmod>
40006b28:	4650      	mov	r0, sl
40006b2a:	b921      	cbnz	r1, 40006b36 <ddr3TipSetTiming+0x1b6>
40006b2c:	4621      	mov	r1, r4
40006b2e:	f7fb edb6 	blx	4000269c <__aeabi_uidiv>
40006b32:	3801      	subs	r0, #1
40006b34:	e002      	b.n	40006b3c <ddr3TipSetTiming+0x1bc>
40006b36:	4621      	mov	r1, r4
40006b38:	f7fb edb0 	blx	4000269c <__aeabi_uidiv>
40006b3c:	9009      	str	r0, [sp, #36]	; 0x24
40006b3e:	4621      	mov	r1, r4
40006b40:	9802      	ldr	r0, [sp, #8]
40006b42:	f7fb eea2 	blx	40002888 <__aeabi_uidivmod>
40006b46:	9802      	ldr	r0, [sp, #8]
40006b48:	b921      	cbnz	r1, 40006b54 <ddr3TipSetTiming+0x1d4>
40006b4a:	4621      	mov	r1, r4
40006b4c:	f7fb eda6 	blx	4000269c <__aeabi_uidiv>
40006b50:	3801      	subs	r0, #1
40006b52:	e002      	b.n	40006b5a <ddr3TipSetTiming+0x1da>
40006b54:	4621      	mov	r1, r4
40006b56:	f7fb eda2 	blx	4000269c <__aeabi_uidiv>
40006b5a:	9002      	str	r0, [sp, #8]
40006b5c:	4621      	mov	r1, r4
40006b5e:	9803      	ldr	r0, [sp, #12]
40006b60:	f7fb ee92 	blx	40002888 <__aeabi_uidivmod>
40006b64:	9803      	ldr	r0, [sp, #12]
40006b66:	b929      	cbnz	r1, 40006b74 <ddr3TipSetTiming+0x1f4>
40006b68:	4621      	mov	r1, r4
40006b6a:	f7fb ed98 	blx	4000269c <__aeabi_uidiv>
40006b6e:	f100 3aff 	add.w	sl, r0, #4294967295
40006b72:	e003      	b.n	40006b7c <ddr3TipSetTiming+0x1fc>
40006b74:	4621      	mov	r1, r4
40006b76:	f7fb ed92 	blx	4000269c <__aeabi_uidiv>
40006b7a:	4682      	mov	sl, r0
40006b7c:	9a05      	ldr	r2, [sp, #20]
40006b7e:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
40006b82:	4b12      	ldr	r3, [pc, #72]	; (40006bcc <ddr3TipSetTiming+0x24c>)
40006b84:	4621      	mov	r1, r4
40006b86:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
40006b8a:	fb0b fb03 	mul.w	fp, fp, r3
40006b8e:	4658      	mov	r0, fp
40006b90:	f7fb ed84 	blx	4000269c <__aeabi_uidiv>
40006b94:	4621      	mov	r1, r4
40006b96:	fb04 f300 	mul.w	r3, r4, r0
40006b9a:	4680      	mov	r8, r0
40006b9c:	459b      	cmp	fp, r3
40006b9e:	bf08      	it	eq
40006ba0:	f100 38ff 	addeq.w	r8, r0, #4294967295
40006ba4:	4648      	mov	r0, r9
40006ba6:	f7fb ee70 	blx	40002888 <__aeabi_uidivmod>
40006baa:	4648      	mov	r0, r9
40006bac:	b981      	cbnz	r1, 40006bd0 <ddr3TipSetTiming+0x250>
40006bae:	4621      	mov	r1, r4
40006bb0:	f7fb ed74 	blx	4000269c <__aeabi_uidiv>
40006bb4:	f100 39ff 	add.w	r9, r0, #4294967295
40006bb8:	e00e      	b.n	40006bd8 <ddr3TipSetTiming+0x258>
40006bba:	bf00      	nop
40006bbc:	400205d8 	ldrdmi	r0, [r2], -r8
40006bc0:	000f4240 	andeq	r4, pc, r0, asr #4
40006bc4:	40014620 	andmi	r4, r1, r0, lsr #12
40006bc8:	40017048 	andmi	r7, r1, r8, asr #32
40006bcc:	4001703e 	andmi	r7, r1, lr, lsr r0
40006bd0:	4621      	mov	r1, r4
40006bd2:	f7fb ed64 	blx	4000269c <__aeabi_uidiv>
40006bd6:	4681      	mov	r9, r0
40006bd8:	9b04      	ldr	r3, [sp, #16]
40006bda:	4638      	mov	r0, r7
40006bdc:	4631      	mov	r1, r6
40006bde:	4c67      	ldr	r4, [pc, #412]	; (40006d7c <ddr3TipSetTiming+0x3fc>)
40006be0:	f3c3 1201 	ubfx	r2, r3, #4, #2
40006be4:	f003 030f 	and.w	r3, r3, #15
40006be8:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
40006bec:	9a06      	ldr	r2, [sp, #24]
40006bee:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40006bf2:	9a07      	ldr	r2, [sp, #28]
40006bf4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
40006bf8:	9a08      	ldr	r2, [sp, #32]
40006bfa:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
40006bfe:	9a09      	ldr	r2, [sp, #36]	; 0x24
40006c00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
40006c04:	9a02      	ldr	r2, [sp, #8]
40006c06:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
40006c0a:	462a      	mov	r2, r5
40006c0c:	ea43 730a 	orr.w	r3, r3, sl, lsl #28
40006c10:	9300      	str	r3, [sp, #0]
40006c12:	f46f 0340 	mvn.w	r3, #12582912	; 0xc00000
40006c16:	9301      	str	r3, [sp, #4]
40006c18:	f241 4308 	movw	r3, #5128	; 0x1408
40006c1c:	f7ff fea0 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006c20:	6020      	str	r0, [r4, #0]
40006c22:	2800      	cmp	r0, #0
40006c24:	f040 80a3 	bne.w	40006d6e <ddr3TipSetTiming+0x3ee>
40006c28:	f008 037f 	and.w	r3, r8, #127	; 0x7f
40006c2c:	4638      	mov	r0, r7
40006c2e:	9300      	str	r3, [sp, #0]
40006c30:	4631      	mov	r1, r6
40006c32:	237f      	movs	r3, #127	; 0x7f
40006c34:	462a      	mov	r2, r5
40006c36:	9301      	str	r3, [sp, #4]
40006c38:	f241 430c 	movw	r3, #5132	; 0x140c
40006c3c:	f7ff fe90 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006c40:	6020      	str	r0, [r4, #0]
40006c42:	2800      	cmp	r0, #0
40006c44:	f040 8093 	bne.w	40006d6e <ddr3TipSetTiming+0x3ee>
40006c48:	f44f 73c0 	mov.w	r3, #384	; 0x180
40006c4c:	4638      	mov	r0, r7
40006c4e:	9300      	str	r3, [sp, #0]
40006c50:	4631      	mov	r1, r6
40006c52:	9301      	str	r3, [sp, #4]
40006c54:	462a      	mov	r2, r5
40006c56:	f241 430c 	movw	r3, #5132	; 0x140c
40006c5a:	f7ff fe81 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006c5e:	6020      	str	r0, [r4, #0]
40006c60:	2800      	cmp	r0, #0
40006c62:	f040 8084 	bne.w	40006d6e <ddr3TipSetTiming+0x3ee>
40006c66:	f44f 63c0 	mov.w	r3, #1536	; 0x600
40006c6a:	4638      	mov	r0, r7
40006c6c:	9300      	str	r3, [sp, #0]
40006c6e:	4631      	mov	r1, r6
40006c70:	9301      	str	r3, [sp, #4]
40006c72:	462a      	mov	r2, r5
40006c74:	f241 430c 	movw	r3, #5132	; 0x140c
40006c78:	f7ff fe72 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006c7c:	6020      	str	r0, [r4, #0]
40006c7e:	2800      	cmp	r0, #0
40006c80:	d175      	bne.n	40006d6e <ddr3TipSetTiming+0x3ee>
40006c82:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
40006c86:	f44f 4378 	mov.w	r3, #63488	; 0xf800
40006c8a:	4631      	mov	r1, r6
40006c8c:	e88d 0009 	stmia.w	sp, {r0, r3}
40006c90:	462a      	mov	r2, r5
40006c92:	4638      	mov	r0, r7
40006c94:	f241 430c 	movw	r3, #5132	; 0x140c
40006c98:	f7ff fe62 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006c9c:	6020      	str	r0, [r4, #0]
40006c9e:	2800      	cmp	r0, #0
40006ca0:	d165      	bne.n	40006d6e <ddr3TipSetTiming+0x3ee>
40006ca2:	f3c8 18c2 	ubfx	r8, r8, #7, #3
40006ca6:	4638      	mov	r0, r7
40006ca8:	4631      	mov	r1, r6
40006caa:	462a      	mov	r2, r5
40006cac:	ea4f 4308 	mov.w	r3, r8, lsl #16
40006cb0:	9300      	str	r3, [sp, #0]
40006cb2:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
40006cb6:	9301      	str	r3, [sp, #4]
40006cb8:	f241 430c 	movw	r3, #5132	; 0x140c
40006cbc:	f7ff fe50 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006cc0:	6020      	str	r0, [r4, #0]
40006cc2:	2800      	cmp	r0, #0
40006cc4:	d153      	bne.n	40006d6e <ddr3TipSetTiming+0x3ee>
40006cc6:	9000      	str	r0, [sp, #0]
40006cc8:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
40006ccc:	4638      	mov	r0, r7
40006cce:	9301      	str	r3, [sp, #4]
40006cd0:	4631      	mov	r1, r6
40006cd2:	462a      	mov	r2, r5
40006cd4:	f241 430c 	movw	r3, #5132	; 0x140c
40006cd8:	f7ff fe42 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006cdc:	6020      	str	r0, [r4, #0]
40006cde:	2800      	cmp	r0, #0
40006ce0:	d145      	bne.n	40006d6e <ddr3TipSetTiming+0x3ee>
40006ce2:	f009 030f 	and.w	r3, r9, #15
40006ce6:	4638      	mov	r0, r7
40006ce8:	4631      	mov	r1, r6
40006cea:	462a      	mov	r2, r5
40006cec:	065b      	lsls	r3, r3, #25
40006cee:	9300      	str	r3, [sp, #0]
40006cf0:	f04f 73f0 	mov.w	r3, #31457280	; 0x1e00000
40006cf4:	9301      	str	r3, [sp, #4]
40006cf6:	f241 430c 	movw	r3, #5132	; 0x140c
40006cfa:	f7ff fe31 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006cfe:	6020      	str	r0, [r4, #0]
40006d00:	2800      	cmp	r0, #0
40006d02:	d134      	bne.n	40006d6e <ddr3TipSetTiming+0x3ee>
40006d04:	ea4f 1919 	mov.w	r9, r9, lsr #4
40006d08:	4638      	mov	r0, r7
40006d0a:	4631      	mov	r1, r6
40006d0c:	462a      	mov	r2, r5
40006d0e:	ea4f 7389 	mov.w	r3, r9, lsl #30
40006d12:	9300      	str	r3, [sp, #0]
40006d14:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
40006d18:	9301      	str	r3, [sp, #4]
40006d1a:	f241 430c 	movw	r3, #5132	; 0x140c
40006d1e:	f7ff fe1f 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006d22:	6020      	str	r0, [r4, #0]
40006d24:	bb18      	cbnz	r0, 40006d6e <ddr3TipSetTiming+0x3ee>
40006d26:	f04f 51b0 	mov.w	r1, #369098752	; 0x16000000
40006d2a:	f04f 53f0 	mov.w	r3, #503316480	; 0x1e000000
40006d2e:	4638      	mov	r0, r7
40006d30:	e88d 000a 	stmia.w	sp, {r1, r3}
40006d34:	462a      	mov	r2, r5
40006d36:	4631      	mov	r1, r6
40006d38:	f241 430c 	movw	r3, #5132	; 0x140c
40006d3c:	f7ff fe10 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006d40:	6020      	str	r0, [r4, #0]
40006d42:	b120      	cbz	r0, 40006d4e <ddr3TipSetTiming+0x3ce>
40006d44:	f007 fbba 	bl	4000e4bc <gtBreakOnFail>
40006d48:	4b0c      	ldr	r3, [pc, #48]	; (40006d7c <ddr3TipSetTiming+0x3fc>)
40006d4a:	6818      	ldr	r0, [r3, #0]
40006d4c:	e012      	b.n	40006d74 <ddr3TipSetTiming+0x3f4>
40006d4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
40006d52:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
40006d56:	4638      	mov	r0, r7
40006d58:	e88d 000c 	stmia.w	sp, {r2, r3}
40006d5c:	4631      	mov	r1, r6
40006d5e:	462a      	mov	r2, r5
40006d60:	f241 430c 	movw	r3, #5132	; 0x140c
40006d64:	4c05      	ldr	r4, [pc, #20]	; (40006d7c <ddr3TipSetTiming+0x3fc>)
40006d66:	f7ff fdfb 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006d6a:	6020      	str	r0, [r4, #0]
40006d6c:	b110      	cbz	r0, 40006d74 <ddr3TipSetTiming+0x3f4>
40006d6e:	f007 fba5 	bl	4000e4bc <gtBreakOnFail>
40006d72:	6820      	ldr	r0, [r4, #0]
40006d74:	b00b      	add	sp, #44	; 0x2c
40006d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40006d7a:	bf00      	nop
40006d7c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipConfigureCs:

40006d80 <ddr3TipConfigureCs>:
ddr3TipConfigureCs():
40006d80:	2b01      	cmp	r3, #1
40006d82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006d86:	4680      	mov	r8, r0
40006d88:	b085      	sub	sp, #20
40006d8a:	460d      	mov	r5, r1
40006d8c:	4616      	mov	r6, r2
40006d8e:	461f      	mov	r7, r3
40006d90:	d164      	bne.n	40006e5c <ddr3TipConfigureCs+0xdc>
40006d92:	f8df 911c 	ldr.w	r9, [pc, #284]	; 40006eb0 <ddr3TipConfigureCs+0x130>
40006d96:	f04f 0b58 	mov.w	fp, #88	; 0x58
40006d9a:	fb0b fb01 	mul.w	fp, fp, r1
40006d9e:	f04f 0c03 	mov.w	ip, #3
40006da2:	f8d9 3000 	ldr.w	r3, [r9]
40006da6:	ea4f 0a82 	mov.w	sl, r2, lsl #2
40006daa:	462a      	mov	r2, r5
40006dac:	4c3e      	ldr	r4, [pc, #248]	; (40006ea8 <ddr3TipConfigureCs+0x128>)
40006dae:	445b      	add	r3, fp
40006db0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
40006db4:	f8cd c00c 	str.w	ip, [sp, #12]
40006db8:	f113 33ff 	adds.w	r3, r3, #4294967295
40006dbc:	bf18      	it	ne
40006dbe:	2301      	movne	r3, #1
40006dc0:	2100      	movs	r1, #0
40006dc2:	fa03 f30a 	lsl.w	r3, r3, sl
40006dc6:	9300      	str	r3, [sp, #0]
40006dc8:	fa0c f30a 	lsl.w	r3, ip, sl
40006dcc:	9301      	str	r3, [sp, #4]
40006dce:	f241 4310 	movw	r3, #5136	; 0x1410
40006dd2:	f7ff fdc5 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006dd6:	f8dd c00c 	ldr.w	ip, [sp, #12]
40006dda:	4601      	mov	r1, r0
40006ddc:	6020      	str	r0, [r4, #0]
40006dde:	2800      	cmp	r0, #0
40006de0:	d159      	bne.n	40006e96 <ddr3TipConfigureCs+0x116>
40006de2:	f8d9 3000 	ldr.w	r3, [r9]
40006de6:	f10a 0a02 	add.w	sl, sl, #2
40006dea:	4a30      	ldr	r2, [pc, #192]	; (40006eac <ddr3TipConfigureCs+0x12c>)
40006dec:	4640      	mov	r0, r8
40006dee:	445b      	add	r3, fp
40006df0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
40006df4:	f812 9003 	ldrb.w	r9, [r2, r3]
40006df8:	462a      	mov	r2, r5
40006dfa:	f009 0303 	and.w	r3, r9, #3
40006dfe:	fa03 f30a 	lsl.w	r3, r3, sl
40006e02:	9300      	str	r3, [sp, #0]
40006e04:	fa0c f30a 	lsl.w	r3, ip, sl
40006e08:	9301      	str	r3, [sp, #4]
40006e0a:	f241 4310 	movw	r3, #5136	; 0x1410
40006e0e:	f7ff fda7 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006e12:	4601      	mov	r1, r0
40006e14:	6020      	str	r0, [r4, #0]
40006e16:	2800      	cmp	r0, #0
40006e18:	d13d      	bne.n	40006e96 <ddr3TipConfigureCs+0x116>
40006e1a:	f3c9 0980 	ubfx	r9, r9, #2, #1
40006e1e:	f106 0314 	add.w	r3, r6, #20
40006e22:	4640      	mov	r0, r8
40006e24:	fa09 f203 	lsl.w	r2, r9, r3
40006e28:	fa07 f303 	lsl.w	r3, r7, r3
40006e2c:	9200      	str	r2, [sp, #0]
40006e2e:	462a      	mov	r2, r5
40006e30:	9301      	str	r3, [sp, #4]
40006e32:	f241 4310 	movw	r3, #5136	; 0x1410
40006e36:	f7ff fd93 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006e3a:	4601      	mov	r1, r0
40006e3c:	6020      	str	r0, [r4, #0]
40006e3e:	bb50      	cbnz	r0, 40006e96 <ddr3TipConfigureCs+0x116>
40006e40:	f106 0310 	add.w	r3, r6, #16
40006e44:	4640      	mov	r0, r8
40006e46:	fa07 f303 	lsl.w	r3, r7, r3
40006e4a:	462a      	mov	r2, r5
40006e4c:	9300      	str	r3, [sp, #0]
40006e4e:	9301      	str	r3, [sp, #4]
40006e50:	f241 4310 	movw	r3, #5136	; 0x1410
40006e54:	f7ff fd84 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006e58:	6020      	str	r0, [r4, #0]
40006e5a:	b9e0      	cbnz	r0, 40006e96 <ddr3TipConfigureCs+0x116>
40006e5c:	2e02      	cmp	r6, #2
40006e5e:	d902      	bls.n	40006e66 <ddr3TipConfigureCs+0xe6>
40006e60:	2e03      	cmp	r6, #3
40006e62:	d11c      	bne.n	40006e9e <ddr3TipConfigureCs+0x11e>
40006e64:	e008      	b.n	40006e78 <ddr3TipConfigureCs+0xf8>
40006e66:	2301      	movs	r3, #1
40006e68:	360b      	adds	r6, #11
40006e6a:	fa07 f706 	lsl.w	r7, r7, r6
40006e6e:	9700      	str	r7, [sp, #0]
40006e70:	fa03 f606 	lsl.w	r6, r3, r6
40006e74:	9601      	str	r6, [sp, #4]
40006e76:	e004      	b.n	40006e82 <ddr3TipConfigureCs+0x102>
40006e78:	03ff      	lsls	r7, r7, #15
40006e7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
40006e7e:	9700      	str	r7, [sp, #0]
40006e80:	9301      	str	r3, [sp, #4]
40006e82:	4640      	mov	r0, r8
40006e84:	2100      	movs	r1, #0
40006e86:	462a      	mov	r2, r5
40006e88:	f241 4304 	movw	r3, #5124	; 0x1404
40006e8c:	f7ff fd68 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006e90:	4c05      	ldr	r4, [pc, #20]	; (40006ea8 <ddr3TipConfigureCs+0x128>)
40006e92:	6020      	str	r0, [r4, #0]
40006e94:	b120      	cbz	r0, 40006ea0 <ddr3TipConfigureCs+0x120>
40006e96:	f007 fb11 	bl	4000e4bc <gtBreakOnFail>
40006e9a:	6820      	ldr	r0, [r4, #0]
40006e9c:	e000      	b.n	40006ea0 <ddr3TipConfigureCs+0x120>
40006e9e:	2000      	movs	r0, #0
40006ea0:	b005      	add	sp, #20
40006ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40006ea6:	bf00      	nop
40006ea8:	40020868 	andmi	r0, r2, r8, ror #16
40006eac:	400148ac 	andmi	r4, r1, ip, lsr #17
40006eb0:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipIFRead:

40006eb4 <mvHwsDdr3TipIFRead>:
mvHwsDdr3TipIFRead():
40006eb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
40006eb6:	252c      	movs	r5, #44	; 0x2c
40006eb8:	4c05      	ldr	r4, [pc, #20]	; (40006ed0 <mvHwsDdr3TipIFRead+0x1c>)
40006eba:	fb05 4400 	mla	r4, r5, r0, r4
40006ebe:	9d06      	ldr	r5, [sp, #24]
40006ec0:	b2c0      	uxtb	r0, r0
40006ec2:	9500      	str	r5, [sp, #0]
40006ec4:	9d07      	ldr	r5, [sp, #28]
40006ec6:	9501      	str	r5, [sp, #4]
40006ec8:	6864      	ldr	r4, [r4, #4]
40006eca:	47a0      	blx	r4
40006ecc:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40006ece:	bf00      	nop
40006ed0:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipBusAccess:

40006ed4 <ddr3TipBusAccess>:
ddr3TipBusAccess():
40006ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006ed8:	b087      	sub	sp, #28
40006eda:	4688      	mov	r8, r1
40006edc:	4617      	mov	r7, r2
40006ede:	9d10      	ldr	r5, [sp, #64]	; 0x40
40006ee0:	9c12      	ldr	r4, [sp, #72]	; 0x48
40006ee2:	9003      	str	r0, [sp, #12]
40006ee4:	05ad      	lsls	r5, r5, #22
40006ee6:	f004 063f 	and.w	r6, r4, #63	; 0x3f
40006eea:	eb05 63c3 	add.w	r3, r5, r3, lsl #27
40006eee:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
40006ef2:	f3c4 1481 	ubfx	r4, r4, #6, #2
40006ef6:	eb03 6585 	add.w	r5, r3, r5, lsl #26
40006efa:	f8bd 304c 	ldrh.w	r3, [sp, #76]	; 0x4c
40006efe:	eb05 4506 	add.w	r5, r5, r6, lsl #16
40006f02:	f89d 6050 	ldrb.w	r6, [sp, #80]	; 0x50
40006f06:	18ed      	adds	r5, r5, r3
40006f08:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40006f0c:	eb05 7404 	add.w	r4, r5, r4, lsl #28
40006f10:	f04f 35ff 	mov.w	r5, #4294967295
40006f14:	eb04 7686 	add.w	r6, r4, r6, lsl #30
40006f18:	9501      	str	r5, [sp, #4]
40006f1a:	9600      	str	r6, [sp, #0]
40006f1c:	f7ff fd20 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006f20:	4c3b      	ldr	r4, [pc, #236]	; (40007010 <ddr3TipBusAccess+0x13c>)
40006f22:	6020      	str	r0, [r4, #0]
40006f24:	b960      	cbnz	r0, 40006f40 <ddr3TipBusAccess+0x6c>
40006f26:	9803      	ldr	r0, [sp, #12]
40006f28:	4641      	mov	r1, r8
40006f2a:	463a      	mov	r2, r7
40006f2c:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40006f30:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
40006f34:	9501      	str	r5, [sp, #4]
40006f36:	9600      	str	r6, [sp, #0]
40006f38:	f7ff fd12 	bl	40006960 <mvHwsDdr3TipIFWrite>
40006f3c:	6020      	str	r0, [r4, #0]
40006f3e:	b118      	cbz	r0, 40006f48 <ddr3TipBusAccess+0x74>
40006f40:	f007 fabc 	bl	4000e4bc <gtBreakOnFail>
40006f44:	6820      	ldr	r0, [r4, #0]
40006f46:	e05f      	b.n	40007008 <ddr3TipBusAccess+0x134>
40006f48:	f1b8 0f00 	cmp.w	r8, #0
40006f4c:	bf0c      	ite	eq
40006f4e:	46b8      	moveq	r8, r7
40006f50:	f04f 0800 	movne.w	r8, #0
40006f54:	f10d 0914 	add.w	r9, sp, #20
40006f58:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 4000701c <ddr3TipBusAccess+0x148>
40006f5c:	4605      	mov	r5, r0
40006f5e:	eb09 0788 	add.w	r7, r9, r8, lsl #2
40006f62:	4644      	mov	r4, r8
40006f64:	f8db 3000 	ldr.w	r3, [fp]
40006f68:	781b      	ldrb	r3, [r3, #0]
40006f6a:	fa43 f304 	asr.w	r3, r3, r4
40006f6e:	07db      	lsls	r3, r3, #31
40006f70:	d545      	bpl.n	40006ffe <ddr3TipBusAccess+0x12a>
40006f72:	4622      	mov	r2, r4
40006f74:	9803      	ldr	r0, [sp, #12]
40006f76:	2100      	movs	r1, #0
40006f78:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40006f7c:	f8cd 9000 	str.w	r9, [sp]
40006f80:	f04f 3aff 	mov.w	sl, #4294967295
40006f84:	f8cd a004 	str.w	sl, [sp, #4]
40006f88:	f7ff ff94 	bl	40006eb4 <mvHwsDdr3TipIFRead>
40006f8c:	4a20      	ldr	r2, [pc, #128]	; (40007010 <ddr3TipBusAccess+0x13c>)
40006f8e:	6010      	str	r0, [r2, #0]
40006f90:	b128      	cbz	r0, 40006f9e <ddr3TipBusAccess+0xca>
40006f92:	9202      	str	r2, [sp, #8]
40006f94:	f007 fa92 	bl	4000e4bc <gtBreakOnFail>
40006f98:	9a02      	ldr	r2, [sp, #8]
40006f9a:	6816      	ldr	r6, [r2, #0]
40006f9c:	e025      	b.n	40006fea <ddr3TipBusAccess+0x116>
40006f9e:	597b      	ldr	r3, [r7, r5]
40006fa0:	4606      	mov	r6, r0
40006fa2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
40006fa6:	e017      	b.n	40006fd8 <ddr3TipBusAccess+0x104>
40006fa8:	4b1a      	ldr	r3, [pc, #104]	; (40007014 <ddr3TipBusAccess+0x140>)
40006faa:	3601      	adds	r6, #1
40006fac:	429e      	cmp	r6, r3
40006fae:	d01b      	beq.n	40006fe8 <ddr3TipBusAccess+0x114>
40006fb0:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40006fb4:	9803      	ldr	r0, [sp, #12]
40006fb6:	2100      	movs	r1, #0
40006fb8:	4622      	mov	r2, r4
40006fba:	e88d 0600 	stmia.w	sp, {r9, sl}
40006fbe:	f7ff ff79 	bl	40006eb4 <mvHwsDdr3TipIFRead>
40006fc2:	4b13      	ldr	r3, [pc, #76]	; (40007010 <ddr3TipBusAccess+0x13c>)
40006fc4:	6018      	str	r0, [r3, #0]
40006fc6:	b120      	cbz	r0, 40006fd2 <ddr3TipBusAccess+0xfe>
40006fc8:	f007 fa78 	bl	4000e4bc <gtBreakOnFail>
40006fcc:	4b10      	ldr	r3, [pc, #64]	; (40007010 <ddr3TipBusAccess+0x13c>)
40006fce:	681e      	ldr	r6, [r3, #0]
40006fd0:	e00b      	b.n	40006fea <ddr3TipBusAccess+0x116>
40006fd2:	597b      	ldr	r3, [r7, r5]
40006fd4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
40006fd8:	2b00      	cmp	r3, #0
40006fda:	d1e5      	bne.n	40006fa8 <ddr3TipBusAccess+0xd4>
40006fdc:	4b0e      	ldr	r3, [pc, #56]	; (40007018 <ddr3TipBusAccess+0x144>)
40006fde:	429e      	cmp	r6, r3
40006fe0:	bf94      	ite	ls
40006fe2:	2600      	movls	r6, #0
40006fe4:	2601      	movhi	r6, #1
40006fe6:	e000      	b.n	40006fea <ddr3TipBusAccess+0x116>
40006fe8:	2601      	movs	r6, #1
40006fea:	f8df a024 	ldr.w	sl, [pc, #36]	; 40007010 <ddr3TipBusAccess+0x13c>
40006fee:	f8ca 6000 	str.w	r6, [sl]
40006ff2:	b126      	cbz	r6, 40006ffe <ddr3TipBusAccess+0x12a>
40006ff4:	f007 fa62 	bl	4000e4bc <gtBreakOnFail>
40006ff8:	f8da 0000 	ldr.w	r0, [sl]
40006ffc:	e004      	b.n	40007008 <ddr3TipBusAccess+0x134>
40006ffe:	3401      	adds	r4, #1
40007000:	3504      	adds	r5, #4
40007002:	4544      	cmp	r4, r8
40007004:	d9ae      	bls.n	40006f64 <ddr3TipBusAccess+0x90>
40007006:	2000      	movs	r0, #0
40007008:	b007      	add	sp, #28
4000700a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000700e:	bf00      	nop
40007010:	40020868 	andmi	r0, r2, r8, ror #16
40007014:	000f4241 	andeq	r4, pc, r1, asr #4
40007018:	000f423f 	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
4000701c:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipIfPolling:

40007020 <ddr3TipIfPolling>:
ddr3TipIfPolling():
40007020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007024:	2901      	cmp	r1, #1
40007026:	bf14      	ite	ne
40007028:	4691      	movne	r9, r2
4000702a:	f04f 0900 	moveq.w	r9, #0
4000702e:	b087      	sub	sp, #28
40007030:	f8df a094 	ldr.w	sl, [pc, #148]	; 400070c8 <ddr3TipIfPolling+0xa8>
40007034:	ae05      	add	r6, sp, #20
40007036:	4683      	mov	fp, r0
40007038:	464c      	mov	r4, r9
4000703a:	f04f 0800 	mov.w	r8, #0
4000703e:	464f      	mov	r7, r9
40007040:	9303      	str	r3, [sp, #12]
40007042:	f8da 3000 	ldr.w	r3, [sl]
40007046:	781b      	ldrb	r3, [r3, #0]
40007048:	fa43 f307 	asr.w	r3, r3, r7
4000704c:	07da      	lsls	r2, r3, #31
4000704e:	d52c      	bpl.n	400070aa <ddr3TipIfPolling+0x8a>
40007050:	2400      	movs	r4, #0
40007052:	00bd      	lsls	r5, r7, #2
40007054:	e00f      	b.n	40007076 <ddr3TipIfPolling+0x56>
40007056:	9910      	ldr	r1, [sp, #64]	; 0x40
40007058:	4658      	mov	r0, fp
4000705a:	463a      	mov	r2, r7
4000705c:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000705e:	9600      	str	r6, [sp, #0]
40007060:	9101      	str	r1, [sp, #4]
40007062:	2100      	movs	r1, #0
40007064:	f7ff ff26 	bl	40006eb4 <mvHwsDdr3TipIFRead>
40007068:	2800      	cmp	r0, #0
4000706a:	d122      	bne.n	400070b2 <ddr3TipIfPolling+0x92>
4000706c:	59ab      	ldr	r3, [r5, r6]
4000706e:	9a03      	ldr	r2, [sp, #12]
40007070:	4293      	cmp	r3, r2
40007072:	d004      	beq.n	4000707e <ddr3TipIfPolling+0x5e>
40007074:	3401      	adds	r4, #1
40007076:	9b12      	ldr	r3, [sp, #72]	; 0x48
40007078:	429c      	cmp	r4, r3
4000707a:	d1ec      	bne.n	40007056 <ddr3TipIfPolling+0x36>
4000707c:	e002      	b.n	40007084 <ddr3TipIfPolling+0x64>
4000707e:	9912      	ldr	r1, [sp, #72]	; 0x48
40007080:	428c      	cmp	r4, r1
40007082:	d309      	bcc.n	40007098 <ddr3TipIfPolling+0x78>
40007084:	4a0c      	ldr	r2, [pc, #48]	; (400070b8 <ddr3TipIfPolling+0x98>)
40007086:	7813      	ldrb	r3, [r2, #0]
40007088:	2b03      	cmp	r3, #3
4000708a:	d803      	bhi.n	40007094 <ddr3TipIfPolling+0x74>
4000708c:	480b      	ldr	r0, [pc, #44]	; (400070bc <ddr3TipIfPolling+0x9c>)
4000708e:	4639      	mov	r1, r7
40007090:	f009 fd64 	bl	40010b5c <mvPrintf>
40007094:	2001      	movs	r0, #1
40007096:	4680      	mov	r8, r0
40007098:	4909      	ldr	r1, [pc, #36]	; (400070c0 <ddr3TipIfPolling+0xa0>)
4000709a:	f110 30ff 	adds.w	r0, r0, #4294967295
4000709e:	bf18      	it	ne
400070a0:	2001      	movne	r0, #1
400070a2:	780b      	ldrb	r3, [r1, #0]
400070a4:	4907      	ldr	r1, [pc, #28]	; (400070c4 <ddr3TipIfPolling+0xa4>)
400070a6:	19ca      	adds	r2, r1, r7
400070a8:	54d0      	strb	r0, [r2, r3]
400070aa:	3701      	adds	r7, #1
400070ac:	454f      	cmp	r7, r9
400070ae:	d9c8      	bls.n	40007042 <ddr3TipIfPolling+0x22>
400070b0:	4640      	mov	r0, r8
400070b2:	b007      	add	sp, #28
400070b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400070b8:	40016b69 	andmi	r6, r1, r9, ror #22
400070bc:	4001258e 	andmi	r2, r1, lr, lsl #11
400070c0:	4002096d 	andmi	r0, r2, sp, ror #18
400070c4:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
400070c8:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipBUSRead:

400070cc <mvHwsDdr3TipBUSRead>:
mvHwsDdr3TipBUSRead():
400070cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400070d0:	b08b      	sub	sp, #44	; 0x2c
400070d2:	460d      	mov	r5, r1
400070d4:	2102      	movs	r1, #2
400070d6:	4617      	mov	r7, r2
400070d8:	4606      	mov	r6, r0
400070da:	461c      	mov	r4, r3
400070dc:	f89d b050 	ldrb.w	fp, [sp, #80]	; 0x50
400070e0:	f006 fb54 	bl	4000d78c <ddr3TipDevAttrGet>
400070e4:	2f01      	cmp	r7, #1
400070e6:	f04f 0100 	mov.w	r1, #0
400070ea:	b2c0      	uxtb	r0, r0
400070ec:	9006      	str	r0, [sp, #24]
400070ee:	d144      	bne.n	4000717a <mvHwsDdr3TipBUSRead+0xae>
400070f0:	e034      	b.n	4000715c <mvHwsDdr3TipBUSRead+0x90>
400070f2:	f8d8 3000 	ldr.w	r3, [r8]
400070f6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400070fa:	fa43 f304 	asr.w	r3, r3, r4
400070fe:	07d9      	lsls	r1, r3, #31
40007100:	d52a      	bpl.n	40007158 <mvHwsDdr3TipBUSRead+0x8c>
40007102:	9a15      	ldr	r2, [sp, #84]	; 0x54
40007104:	2100      	movs	r1, #0
40007106:	4630      	mov	r0, r6
40007108:	e88d 0810 	stmia.w	sp, {r4, fp}
4000710c:	460b      	mov	r3, r1
4000710e:	f8cd 900c 	str.w	r9, [sp, #12]
40007112:	9202      	str	r2, [sp, #8]
40007114:	462a      	mov	r2, r5
40007116:	f8cd 9010 	str.w	r9, [sp, #16]
4000711a:	f7ff fedb 	bl	40006ed4 <ddr3TipBusAccess>
4000711e:	4f2c      	ldr	r7, [pc, #176]	; (400071d0 <mvHwsDdr3TipBUSRead+0x104>)
40007120:	4601      	mov	r1, r0
40007122:	f8ca 0000 	str.w	r0, [sl]
40007126:	b968      	cbnz	r0, 40007144 <mvHwsDdr3TipBUSRead+0x78>
40007128:	ab09      	add	r3, sp, #36	; 0x24
4000712a:	4630      	mov	r0, r6
4000712c:	9300      	str	r3, [sp, #0]
4000712e:	462a      	mov	r2, r5
40007130:	f04f 33ff 	mov.w	r3, #4294967295
40007134:	9301      	str	r3, [sp, #4]
40007136:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000713a:	f7ff febb 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000713e:	f8ca 0000 	str.w	r0, [sl]
40007142:	b118      	cbz	r0, 4000714c <mvHwsDdr3TipBUSRead+0x80>
40007144:	f007 f9ba 	bl	4000e4bc <gtBreakOnFail>
40007148:	6838      	ldr	r0, [r7, #0]
4000714a:	e03d      	b.n	400071c8 <mvHwsDdr3TipBUSRead+0xfc>
4000714c:	9a07      	ldr	r2, [sp, #28]
4000714e:	f832 3c04 	ldrh.w	r3, [r2, #-4]
40007152:	9a16      	ldr	r2, [sp, #88]	; 0x58
40007154:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
40007158:	3401      	adds	r4, #1
4000715a:	e009      	b.n	40007170 <mvHwsDdr3TipBUSRead+0xa4>
4000715c:	f8df 8074 	ldr.w	r8, [pc, #116]	; 400071d4 <mvHwsDdr3TipBUSRead+0x108>
40007160:	ab0a      	add	r3, sp, #40	; 0x28
40007162:	f8df a06c 	ldr.w	sl, [pc, #108]	; 400071d0 <mvHwsDdr3TipBUSRead+0x104>
40007166:	460c      	mov	r4, r1
40007168:	4689      	mov	r9, r1
4000716a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
4000716e:	9307      	str	r3, [sp, #28]
40007170:	9a06      	ldr	r2, [sp, #24]
40007172:	4294      	cmp	r4, r2
40007174:	d3bd      	bcc.n	400070f2 <mvHwsDdr3TipBUSRead+0x26>
40007176:	2000      	movs	r0, #0
40007178:	e026      	b.n	400071c8 <mvHwsDdr3TipBUSRead+0xfc>
4000717a:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000717c:	4630      	mov	r0, r6
4000717e:	462a      	mov	r2, r5
40007180:	e88d 0810 	stmia.w	sp, {r4, fp}
40007184:	9103      	str	r1, [sp, #12]
40007186:	9302      	str	r3, [sp, #8]
40007188:	463b      	mov	r3, r7
4000718a:	9104      	str	r1, [sp, #16]
4000718c:	f7ff fea2 	bl	40006ed4 <ddr3TipBusAccess>
40007190:	4c0f      	ldr	r4, [pc, #60]	; (400071d0 <mvHwsDdr3TipBUSRead+0x104>)
40007192:	4601      	mov	r1, r0
40007194:	6020      	str	r0, [r4, #0]
40007196:	b960      	cbnz	r0, 400071b2 <mvHwsDdr3TipBUSRead+0xe6>
40007198:	ab09      	add	r3, sp, #36	; 0x24
4000719a:	4630      	mov	r0, r6
4000719c:	9300      	str	r3, [sp, #0]
4000719e:	462a      	mov	r2, r5
400071a0:	f04f 33ff 	mov.w	r3, #4294967295
400071a4:	9301      	str	r3, [sp, #4]
400071a6:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
400071aa:	f7ff fe83 	bl	40006eb4 <mvHwsDdr3TipIFRead>
400071ae:	6020      	str	r0, [r4, #0]
400071b0:	b118      	cbz	r0, 400071ba <mvHwsDdr3TipBUSRead+0xee>
400071b2:	f007 f983 	bl	4000e4bc <gtBreakOnFail>
400071b6:	6820      	ldr	r0, [r4, #0]
400071b8:	e006      	b.n	400071c8 <mvHwsDdr3TipBUSRead+0xfc>
400071ba:	aa0a      	add	r2, sp, #40	; 0x28
400071bc:	eb02 0585 	add.w	r5, r2, r5, lsl #2
400071c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
400071c2:	f835 3c04 	ldrh.w	r3, [r5, #-4]
400071c6:	6013      	str	r3, [r2, #0]
400071c8:	b00b      	add	sp, #44	; 0x2c
400071ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400071ce:	bf00      	nop
400071d0:	40020868 	andmi	r0, r2, r8, ror #16
400071d4:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipBUSWrite:

400071d8 <mvHwsDdr3TipBUSWrite>:
mvHwsDdr3TipBUSWrite():
400071d8:	b510      	push	{r4, lr}
400071da:	b086      	sub	sp, #24
400071dc:	9c08      	ldr	r4, [sp, #32]
400071de:	9400      	str	r4, [sp, #0]
400071e0:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
400071e4:	9401      	str	r4, [sp, #4]
400071e6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
400071e8:	9402      	str	r4, [sp, #8]
400071ea:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
400071ec:	9403      	str	r4, [sp, #12]
400071ee:	2401      	movs	r4, #1
400071f0:	9404      	str	r4, [sp, #16]
400071f2:	f7ff fe6f 	bl	40006ed4 <ddr3TipBusAccess>
400071f6:	4c04      	ldr	r4, [pc, #16]	; (40007208 <mvHwsDdr3TipBUSWrite+0x30>)
400071f8:	6020      	str	r0, [r4, #0]
400071fa:	b110      	cbz	r0, 40007202 <mvHwsDdr3TipBUSWrite+0x2a>
400071fc:	f007 f95e 	bl	4000e4bc <gtBreakOnFail>
40007200:	6820      	ldr	r0, [r4, #0]
40007202:	b006      	add	sp, #24
40007204:	bd10      	pop	{r4, pc}
40007206:	bf00      	nop
40007208:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipBusReadModifyWrite:

4000720c <ddr3TipBusReadModifyWrite>:
ddr3TipBusReadModifyWrite():
4000720c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007210:	b087      	sub	sp, #28
40007212:	ad06      	add	r5, sp, #24
40007214:	461e      	mov	r6, r3
40007216:	f89d 8040 	ldrb.w	r8, [sp, #64]	; 0x40
4000721a:	2300      	movs	r3, #0
4000721c:	2901      	cmp	r1, #1
4000721e:	bf14      	ite	ne
40007220:	4692      	movne	sl, r2
40007222:	469a      	moveq	sl, r3
40007224:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
40007228:	f8df b090 	ldr.w	fp, [pc, #144]	; 400072bc <ddr3TipBusReadModifyWrite+0xb0>
4000722c:	4607      	mov	r7, r0
4000722e:	f845 3d04 	str.w	r3, [r5, #-4]!
40007232:	462b      	mov	r3, r5
40007234:	4654      	mov	r4, sl
40007236:	4645      	mov	r5, r8
40007238:	4698      	mov	r8, r3
4000723a:	f8db 3000 	ldr.w	r3, [fp]
4000723e:	781b      	ldrb	r3, [r3, #0]
40007240:	fa43 f304 	asr.w	r3, r3, r4
40007244:	07d8      	lsls	r0, r3, #31
40007246:	d52f      	bpl.n	400072a8 <ddr3TipBusReadModifyWrite+0x9c>
40007248:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000724a:	4621      	mov	r1, r4
4000724c:	4633      	mov	r3, r6
4000724e:	4638      	mov	r0, r7
40007250:	9500      	str	r5, [sp, #0]
40007252:	9201      	str	r2, [sp, #4]
40007254:	2200      	movs	r2, #0
40007256:	f8cd 8008 	str.w	r8, [sp, #8]
4000725a:	f7ff ff37 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000725e:	4b16      	ldr	r3, [pc, #88]	; (400072b8 <ddr3TipBusReadModifyWrite+0xac>)
40007260:	4601      	mov	r1, r0
40007262:	6018      	str	r0, [r3, #0]
40007264:	b120      	cbz	r0, 40007270 <ddr3TipBusReadModifyWrite+0x64>
40007266:	f007 f929 	bl	4000e4bc <gtBreakOnFail>
4000726a:	4a13      	ldr	r2, [pc, #76]	; (400072b8 <ddr3TipBusReadModifyWrite+0xac>)
4000726c:	6810      	ldr	r0, [r2, #0]
4000726e:	e01f      	b.n	400072b0 <ddr3TipBusReadModifyWrite+0xa4>
40007270:	9b13      	ldr	r3, [sp, #76]	; 0x4c
40007272:	4638      	mov	r0, r7
40007274:	9a13      	ldr	r2, [sp, #76]	; 0x4c
40007276:	ea09 0903 	and.w	r9, r9, r3
4000727a:	9b05      	ldr	r3, [sp, #20]
4000727c:	9600      	str	r6, [sp, #0]
4000727e:	ea23 0302 	bic.w	r3, r3, r2
40007282:	4622      	mov	r2, r4
40007284:	ea49 0903 	orr.w	r9, r9, r3
40007288:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000728a:	9501      	str	r5, [sp, #4]
4000728c:	f8cd 900c 	str.w	r9, [sp, #12]
40007290:	9302      	str	r3, [sp, #8]
40007292:	460b      	mov	r3, r1
40007294:	f7ff ffa0 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40007298:	4a07      	ldr	r2, [pc, #28]	; (400072b8 <ddr3TipBusReadModifyWrite+0xac>)
4000729a:	6010      	str	r0, [r2, #0]
4000729c:	b120      	cbz	r0, 400072a8 <ddr3TipBusReadModifyWrite+0x9c>
4000729e:	f007 f90d 	bl	4000e4bc <gtBreakOnFail>
400072a2:	4b05      	ldr	r3, [pc, #20]	; (400072b8 <ddr3TipBusReadModifyWrite+0xac>)
400072a4:	6818      	ldr	r0, [r3, #0]
400072a6:	e003      	b.n	400072b0 <ddr3TipBusReadModifyWrite+0xa4>
400072a8:	3401      	adds	r4, #1
400072aa:	4554      	cmp	r4, sl
400072ac:	d9c5      	bls.n	4000723a <ddr3TipBusReadModifyWrite+0x2e>
400072ae:	2000      	movs	r0, #0
400072b0:	b007      	add	sp, #28
400072b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400072b6:	bf00      	nop
400072b8:	40020868 	andmi	r0, r2, r8, ror #16
400072bc:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipConfigurePhy:

400072c0 <ddr3TipConfigurePhy>:
ddr3TipConfigurePhy():
400072c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400072c4:	2102      	movs	r1, #2
400072c6:	b087      	sub	sp, #28
400072c8:	4604      	mov	r4, r0
400072ca:	f006 fa5f 	bl	4000d78c <ddr3TipDevAttrGet>
400072ce:	4b74      	ldr	r3, [pc, #464]	; (400074a0 <ddr3TipConfigurePhy+0x1e0>)
400072d0:	2200      	movs	r2, #0
400072d2:	27a4      	movs	r7, #164	; 0xa4
400072d4:	9200      	str	r2, [sp, #0]
400072d6:	9201      	str	r2, [sp, #4]
400072d8:	9702      	str	r7, [sp, #8]
400072da:	6819      	ldr	r1, [r3, #0]
400072dc:	4b71      	ldr	r3, [pc, #452]	; (400074a4 <ddr3TipConfigurePhy+0x1e4>)
400072de:	f001 017f 	and.w	r1, r1, #127	; 0x7f
400072e2:	4e71      	ldr	r6, [pc, #452]	; (400074a8 <ddr3TipConfigurePhy+0x1e8>)
400072e4:	681b      	ldr	r3, [r3, #0]
400072e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
400072ea:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
400072ee:	2101      	movs	r1, #1
400072f0:	9303      	str	r3, [sp, #12]
400072f2:	460b      	mov	r3, r1
400072f4:	b2c0      	uxtb	r0, r0
400072f6:	9005      	str	r0, [sp, #20]
400072f8:	4620      	mov	r0, r4
400072fa:	f7ff ff6d 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400072fe:	4602      	mov	r2, r0
40007300:	6030      	str	r0, [r6, #0]
40007302:	2800      	cmp	r0, #0
40007304:	d168      	bne.n	400073d8 <ddr3TipConfigurePhy+0x118>
40007306:	4b69      	ldr	r3, [pc, #420]	; (400074ac <ddr3TipConfigurePhy+0x1ec>)
40007308:	2501      	movs	r5, #1
4000730a:	9000      	str	r0, [sp, #0]
4000730c:	4620      	mov	r0, r4
4000730e:	9501      	str	r5, [sp, #4]
40007310:	9702      	str	r7, [sp, #8]
40007312:	6819      	ldr	r1, [r3, #0]
40007314:	4b66      	ldr	r3, [pc, #408]	; (400074b0 <ddr3TipConfigurePhy+0x1f0>)
40007316:	f001 017f 	and.w	r1, r1, #127	; 0x7f
4000731a:	681b      	ldr	r3, [r3, #0]
4000731c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40007320:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
40007324:	4629      	mov	r1, r5
40007326:	9303      	str	r3, [sp, #12]
40007328:	462b      	mov	r3, r5
4000732a:	f7ff ff55 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000732e:	4602      	mov	r2, r0
40007330:	6030      	str	r0, [r6, #0]
40007332:	2800      	cmp	r0, #0
40007334:	d150      	bne.n	400073d8 <ddr3TipConfigurePhy+0x118>
40007336:	4b5f      	ldr	r3, [pc, #380]	; (400074b4 <ddr3TipConfigurePhy+0x1f4>)
40007338:	27a6      	movs	r7, #166	; 0xa6
4000733a:	9000      	str	r0, [sp, #0]
4000733c:	9001      	str	r0, [sp, #4]
4000733e:	4620      	mov	r0, r4
40007340:	9702      	str	r7, [sp, #8]
40007342:	6819      	ldr	r1, [r3, #0]
40007344:	4b5c      	ldr	r3, [pc, #368]	; (400074b8 <ddr3TipConfigurePhy+0x1f8>)
40007346:	f001 013f 	and.w	r1, r1, #63	; 0x3f
4000734a:	681b      	ldr	r3, [r3, #0]
4000734c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
40007350:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
40007354:	4629      	mov	r1, r5
40007356:	9303      	str	r3, [sp, #12]
40007358:	462b      	mov	r3, r5
4000735a:	f7ff ff3d 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000735e:	4602      	mov	r2, r0
40007360:	6030      	str	r0, [r6, #0]
40007362:	2800      	cmp	r0, #0
40007364:	d138      	bne.n	400073d8 <ddr3TipConfigurePhy+0x118>
40007366:	4b55      	ldr	r3, [pc, #340]	; (400074bc <ddr3TipConfigurePhy+0x1fc>)
40007368:	4620      	mov	r0, r4
4000736a:	e88d 00a4 	stmia.w	sp, {r2, r5, r7}
4000736e:	6819      	ldr	r1, [r3, #0]
40007370:	4b53      	ldr	r3, [pc, #332]	; (400074c0 <ddr3TipConfigurePhy+0x200>)
40007372:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40007376:	681b      	ldr	r3, [r3, #0]
40007378:	f003 033f 	and.w	r3, r3, #63	; 0x3f
4000737c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
40007380:	4629      	mov	r1, r5
40007382:	9303      	str	r3, [sp, #12]
40007384:	462b      	mov	r3, r5
40007386:	f7ff ff27 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000738a:	4602      	mov	r2, r0
4000738c:	6030      	str	r0, [r6, #0]
4000738e:	bb18      	cbnz	r0, 400073d8 <ddr3TipConfigurePhy+0x118>
40007390:	9000      	str	r0, [sp, #0]
40007392:	23a9      	movs	r3, #169	; 0xa9
40007394:	9001      	str	r0, [sp, #4]
40007396:	4629      	mov	r1, r5
40007398:	9302      	str	r3, [sp, #8]
4000739a:	462b      	mov	r3, r5
4000739c:	9003      	str	r0, [sp, #12]
4000739e:	4620      	mov	r0, r4
400073a0:	f7ff ff1a 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400073a4:	4602      	mov	r2, r0
400073a6:	6030      	str	r0, [r6, #0]
400073a8:	b9b0      	cbnz	r0, 400073d8 <ddr3TipConfigurePhy+0x118>
400073aa:	9000      	str	r0, [sp, #0]
400073ac:	4629      	mov	r1, r5
400073ae:	9001      	str	r0, [sp, #4]
400073b0:	462b      	mov	r3, r5
400073b2:	9003      	str	r0, [sp, #12]
400073b4:	4620      	mov	r0, r4
400073b6:	27a2      	movs	r7, #162	; 0xa2
400073b8:	9702      	str	r7, [sp, #8]
400073ba:	f7ff ff0d 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400073be:	4602      	mov	r2, r0
400073c0:	6030      	str	r0, [r6, #0]
400073c2:	b948      	cbnz	r0, 400073d8 <ddr3TipConfigurePhy+0x118>
400073c4:	9003      	str	r0, [sp, #12]
400073c6:	4629      	mov	r1, r5
400073c8:	4620      	mov	r0, r4
400073ca:	462b      	mov	r3, r5
400073cc:	e88d 00a4 	stmia.w	sp, {r2, r5, r7}
400073d0:	f7ff ff02 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400073d4:	6030      	str	r0, [r6, #0]
400073d6:	b118      	cbz	r0, 400073e0 <ddr3TipConfigurePhy+0x120>
400073d8:	f007 f870 	bl	4000e4bc <gtBreakOnFail>
400073dc:	6830      	ldr	r0, [r6, #0]
400073de:	e05b      	b.n	40007498 <ddr3TipConfigurePhy+0x1d8>
400073e0:	4f38      	ldr	r7, [pc, #224]	; (400074c4 <ddr3TipConfigurePhy+0x204>)
400073e2:	683b      	ldr	r3, [r7, #0]
400073e4:	781b      	ldrb	r3, [r3, #0]
400073e6:	07da      	lsls	r2, r3, #31
400073e8:	d53c      	bpl.n	40007464 <ddr3TipConfigurePhy+0x1a4>
400073ea:	4605      	mov	r5, r0
400073ec:	f04f 09a8 	mov.w	r9, #168	; 0xa8
400073f0:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 400074c8 <ddr3TipConfigurePhy+0x208>
400073f4:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 400074cc <ddr3TipConfigurePhy+0x20c>
400073f8:	e031      	b.n	4000745e <ddr3TipConfigurePhy+0x19e>
400073fa:	683b      	ldr	r3, [r7, #0]
400073fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40007400:	fa43 f305 	asr.w	r3, r3, r5
40007404:	07db      	lsls	r3, r3, #31
40007406:	d529      	bpl.n	4000745c <ddr3TipConfigurePhy+0x19c>
40007408:	f8da 2000 	ldr.w	r2, [sl]
4000740c:	2100      	movs	r1, #0
4000740e:	2300      	movs	r3, #0
40007410:	e88d 0208 	stmia.w	sp, {r3, r9}
40007414:	f8db 3000 	ldr.w	r3, [fp]
40007418:	4620      	mov	r0, r4
4000741a:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400074a8 <ddr3TipConfigurePhy+0x1e8>
4000741e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40007422:	460a      	mov	r2, r1
40007424:	9302      	str	r3, [sp, #8]
40007426:	2377      	movs	r3, #119	; 0x77
40007428:	9303      	str	r3, [sp, #12]
4000742a:	462b      	mov	r3, r5
4000742c:	f7ff feee 	bl	4000720c <ddr3TipBusReadModifyWrite>
40007430:	4601      	mov	r1, r0
40007432:	6030      	str	r0, [r6, #0]
40007434:	b968      	cbnz	r0, 40007452 <ddr3TipConfigurePhy+0x192>
40007436:	2301      	movs	r3, #1
40007438:	4620      	mov	r0, r4
4000743a:	e88d 0208 	stmia.w	sp, {r3, r9}
4000743e:	460a      	mov	r2, r1
40007440:	2304      	movs	r3, #4
40007442:	9302      	str	r3, [sp, #8]
40007444:	2307      	movs	r3, #7
40007446:	9303      	str	r3, [sp, #12]
40007448:	462b      	mov	r3, r5
4000744a:	f7ff fedf 	bl	4000720c <ddr3TipBusReadModifyWrite>
4000744e:	6030      	str	r0, [r6, #0]
40007450:	b120      	cbz	r0, 4000745c <ddr3TipConfigurePhy+0x19c>
40007452:	f007 f833 	bl	4000e4bc <gtBreakOnFail>
40007456:	f8d8 0000 	ldr.w	r0, [r8]
4000745a:	e01d      	b.n	40007498 <ddr3TipConfigurePhy+0x1d8>
4000745c:	3501      	adds	r5, #1
4000745e:	9b05      	ldr	r3, [sp, #20]
40007460:	429d      	cmp	r5, r3
40007462:	d3ca      	bcc.n	400073fa <ddr3TipConfigurePhy+0x13a>
40007464:	2101      	movs	r1, #1
40007466:	4620      	mov	r0, r4
40007468:	f006 f990 	bl	4000d78c <ddr3TipDevAttrGet>
4000746c:	1e02      	subs	r2, r0, #0
4000746e:	d112      	bne.n	40007496 <ddr3TipConfigurePhy+0x1d6>
40007470:	2101      	movs	r1, #1
40007472:	2390      	movs	r3, #144	; 0x90
40007474:	4620      	mov	r0, r4
40007476:	9302      	str	r3, [sp, #8]
40007478:	f246 0302 	movw	r3, #24578	; 0x6002
4000747c:	9303      	str	r3, [sp, #12]
4000747e:	460b      	mov	r3, r1
40007480:	9200      	str	r2, [sp, #0]
40007482:	9201      	str	r2, [sp, #4]
40007484:	f7ff fea8 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40007488:	4c07      	ldr	r4, [pc, #28]	; (400074a8 <ddr3TipConfigurePhy+0x1e8>)
4000748a:	6020      	str	r0, [r4, #0]
4000748c:	b120      	cbz	r0, 40007498 <ddr3TipConfigurePhy+0x1d8>
4000748e:	f007 f815 	bl	4000e4bc <gtBreakOnFail>
40007492:	6820      	ldr	r0, [r4, #0]
40007494:	e000      	b.n	40007498 <ddr3TipConfigurePhy+0x1d8>
40007496:	2000      	movs	r0, #0
40007498:	b007      	add	sp, #28
4000749a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000749e:	bf00      	nop
400074a0:	40016bb0 			; <UNDEFINED> instruction: 0x40016bb0
400074a4:	40016ba8 	andmi	r6, r1, r8, lsr #23
400074a8:	40020868 	andmi	r0, r2, r8, ror #16
400074ac:	40016c00 	andmi	r6, r1, r0, lsl #24
400074b0:	40016ba4 	andmi	r6, r1, r4, lsr #23
400074b4:	40016bf0 	strdmi	r6, [r1], -r0
400074b8:	40016b84 	andmi	r6, r1, r4, lsl #23
400074bc:	40016b8c 	andmi	r6, r1, ip, lsl #23
400074c0:	40016bac 	andmi	r6, r1, ip, lsr #23
400074c4:	400205d8 	ldrdmi	r0, [r2], -r8
400074c8:	40016bb4 			; <UNDEFINED> instruction: 0x40016bb4
400074cc:	40016ba0 	andmi	r6, r1, r0, lsr #23

Disassembly of section .text.AdllCalibration:

400074d0 <AdllCalibration>:
AdllCalibration():
400074d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400074d4:	b089      	sub	sp, #36	; 0x24
400074d6:	460e      	mov	r6, r1
400074d8:	2102      	movs	r1, #2
400074da:	4604      	mov	r4, r0
400074dc:	4615      	mov	r5, r2
400074de:	9305      	str	r3, [sp, #20]
400074e0:	f006 f954 	bl	4000d78c <ddr3TipDevAttrGet>
400074e4:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
400074e8:	2300      	movs	r3, #0
400074ea:	4631      	mov	r1, r6
400074ec:	e88d 0108 	stmia.w	sp, {r3, r8}
400074f0:	462a      	mov	r2, r5
400074f2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400074f6:	4f8b      	ldr	r7, [pc, #556]	; (40007724 <AdllCalibration+0x254>)
400074f8:	b2c0      	uxtb	r0, r0
400074fa:	9004      	str	r0, [sp, #16]
400074fc:	4620      	mov	r0, r4
400074fe:	f7ff fa2f 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007502:	6038      	str	r0, [r7, #0]
40007504:	2800      	cmp	r0, #0
40007506:	f040 8107 	bne.w	40007718 <AdllCalibration+0x248>
4000750a:	4b87      	ldr	r3, [pc, #540]	; (40007728 <AdllCalibration+0x258>)
4000750c:	fa5f fb84 	uxtb.w	fp, r4
40007510:	4621      	mov	r1, r4
40007512:	220a      	movs	r2, #10
40007514:	4658      	mov	r0, fp
40007516:	681b      	ldr	r3, [r3, #0]
40007518:	4798      	blx	r3
4000751a:	6038      	str	r0, [r7, #0]
4000751c:	2800      	cmp	r0, #0
4000751e:	f040 80fb 	bne.w	40007718 <AdllCalibration+0x248>
40007522:	4620      	mov	r0, r4
40007524:	4631      	mov	r1, r6
40007526:	462a      	mov	r2, r5
40007528:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000752c:	f8cd 8000 	str.w	r8, [sp]
40007530:	f8cd 8004 	str.w	r8, [sp, #4]
40007534:	f7ff fa14 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007538:	6038      	str	r0, [r7, #0]
4000753a:	2800      	cmp	r0, #0
4000753c:	f040 80ec 	bne.w	40007718 <AdllCalibration+0x248>
40007540:	4b7a      	ldr	r3, [pc, #488]	; (4000772c <AdllCalibration+0x25c>)
40007542:	222c      	movs	r2, #44	; 0x2c
40007544:	4658      	mov	r0, fp
40007546:	9905      	ldr	r1, [sp, #20]
40007548:	fb02 3304 	mla	r3, r2, r4, r3
4000754c:	aa07      	add	r2, sp, #28
4000754e:	68db      	ldr	r3, [r3, #12]
40007550:	4798      	blx	r3
40007552:	6038      	str	r0, [r7, #0]
40007554:	2800      	cmp	r0, #0
40007556:	d035      	beq.n	400075c4 <AdllCalibration+0xf4>
40007558:	e0de      	b.n	40007718 <AdllCalibration+0x248>
4000755a:	f8da 3000 	ldr.w	r3, [sl]
4000755e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40007562:	fa43 f308 	asr.w	r3, r3, r8
40007566:	07d8      	lsls	r0, r3, #31
40007568:	d529      	bpl.n	400075be <AdllCalibration+0xee>
4000756a:	2200      	movs	r2, #0
4000756c:	2392      	movs	r3, #146	; 0x92
4000756e:	e88d 000c 	stmia.w	sp, {r2, r3}
40007572:	4620      	mov	r0, r4
40007574:	f89d 301d 	ldrb.w	r3, [sp, #29]
40007578:	4631      	mov	r1, r6
4000757a:	462a      	mov	r2, r5
4000757c:	4f69      	ldr	r7, [pc, #420]	; (40007724 <AdllCalibration+0x254>)
4000757e:	021b      	lsls	r3, r3, #8
40007580:	9302      	str	r3, [sp, #8]
40007582:	f44f 63e0 	mov.w	r3, #1792	; 0x700
40007586:	9303      	str	r3, [sp, #12]
40007588:	4643      	mov	r3, r8
4000758a:	f7ff fe3f 	bl	4000720c <ddr3TipBusReadModifyWrite>
4000758e:	f8c9 0000 	str.w	r0, [r9]
40007592:	2800      	cmp	r0, #0
40007594:	f040 80c0 	bne.w	40007718 <AdllCalibration+0x248>
40007598:	2394      	movs	r3, #148	; 0x94
4000759a:	9301      	str	r3, [sp, #4]
4000759c:	f89d 301e 	ldrb.w	r3, [sp, #30]
400075a0:	4631      	mov	r1, r6
400075a2:	9000      	str	r0, [sp, #0]
400075a4:	462a      	mov	r2, r5
400075a6:	4620      	mov	r0, r4
400075a8:	9302      	str	r3, [sp, #8]
400075aa:	2307      	movs	r3, #7
400075ac:	9303      	str	r3, [sp, #12]
400075ae:	4643      	mov	r3, r8
400075b0:	f7ff fe2c 	bl	4000720c <ddr3TipBusReadModifyWrite>
400075b4:	f8c9 0000 	str.w	r0, [r9]
400075b8:	2800      	cmp	r0, #0
400075ba:	f040 80ad 	bne.w	40007718 <AdllCalibration+0x248>
400075be:	f108 0801 	add.w	r8, r8, #1
400075c2:	e003      	b.n	400075cc <AdllCalibration+0xfc>
400075c4:	f8df a178 	ldr.w	sl, [pc, #376]	; 40007740 <AdllCalibration+0x270>
400075c8:	4680      	mov	r8, r0
400075ca:	46b9      	mov	r9, r7
400075cc:	9b04      	ldr	r3, [sp, #16]
400075ce:	4598      	cmp	r8, r3
400075d0:	d3c3      	bcc.n	4000755a <AdllCalibration+0x8a>
400075d2:	2700      	movs	r7, #0
400075d4:	f04f 0801 	mov.w	r8, #1
400075d8:	f8df 9148 	ldr.w	r9, [pc, #328]	; 40007724 <AdllCalibration+0x254>
400075dc:	e02d      	b.n	4000763a <AdllCalibration+0x16a>
400075de:	f89d 301d 	ldrb.w	r3, [sp, #29]
400075e2:	2292      	movs	r2, #146	; 0x92
400075e4:	2100      	movs	r1, #0
400075e6:	9201      	str	r2, [sp, #4]
400075e8:	4620      	mov	r0, r4
400075ea:	462a      	mov	r2, r5
400075ec:	021b      	lsls	r3, r3, #8
400075ee:	9302      	str	r3, [sp, #8]
400075f0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
400075f4:	9303      	str	r3, [sp, #12]
400075f6:	463b      	mov	r3, r7
400075f8:	f8cd 8000 	str.w	r8, [sp]
400075fc:	f7ff fe06 	bl	4000720c <ddr3TipBusReadModifyWrite>
40007600:	f8df a120 	ldr.w	sl, [pc, #288]	; 40007724 <AdllCalibration+0x254>
40007604:	4601      	mov	r1, r0
40007606:	f8c9 0000 	str.w	r0, [r9]
4000760a:	b980      	cbnz	r0, 4000762e <AdllCalibration+0x15e>
4000760c:	2394      	movs	r3, #148	; 0x94
4000760e:	9301      	str	r3, [sp, #4]
40007610:	f89d 301e 	ldrb.w	r3, [sp, #30]
40007614:	4620      	mov	r0, r4
40007616:	462a      	mov	r2, r5
40007618:	f8cd 8000 	str.w	r8, [sp]
4000761c:	9302      	str	r3, [sp, #8]
4000761e:	2307      	movs	r3, #7
40007620:	9303      	str	r3, [sp, #12]
40007622:	463b      	mov	r3, r7
40007624:	f7ff fdf2 	bl	4000720c <ddr3TipBusReadModifyWrite>
40007628:	f8c9 0000 	str.w	r0, [r9]
4000762c:	b120      	cbz	r0, 40007638 <AdllCalibration+0x168>
4000762e:	f006 ff45 	bl	4000e4bc <gtBreakOnFail>
40007632:	f8da 0000 	ldr.w	r0, [sl]
40007636:	e072      	b.n	4000771e <AdllCalibration+0x24e>
40007638:	3701      	adds	r7, #1
4000763a:	9b04      	ldr	r3, [sp, #16]
4000763c:	429f      	cmp	r7, r3
4000763e:	d1ce      	bne.n	400075de <AdllCalibration+0x10e>
40007640:	2300      	movs	r3, #0
40007642:	f04f 4840 	mov.w	r8, #3221225472	; 0xc0000000
40007646:	4620      	mov	r0, r4
40007648:	e88d 0108 	stmia.w	sp, {r3, r8}
4000764c:	4631      	mov	r1, r6
4000764e:	462a      	mov	r2, r5
40007650:	f241 53ec 	movw	r3, #5612	; 0x15ec
40007654:	4f33      	ldr	r7, [pc, #204]	; (40007724 <AdllCalibration+0x254>)
40007656:	f7ff f983 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000765a:	4681      	mov	r9, r0
4000765c:	6038      	str	r0, [r7, #0]
4000765e:	2800      	cmp	r0, #0
40007660:	d15a      	bne.n	40007718 <AdllCalibration+0x248>
40007662:	4b33      	ldr	r3, [pc, #204]	; (40007730 <AdllCalibration+0x260>)
40007664:	9a05      	ldr	r2, [sp, #20]
40007666:	6819      	ldr	r1, [r3, #0]
40007668:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
4000766c:	f7fb e816 	blx	4000269c <__aeabi_uidiv>
40007670:	4601      	mov	r1, r0
40007672:	2064      	movs	r0, #100	; 0x64
40007674:	f7fb e812 	blx	4000269c <__aeabi_uidiv>
40007678:	4b2b      	ldr	r3, [pc, #172]	; (40007728 <AdllCalibration+0x258>)
4000767a:	4649      	mov	r1, r9
4000767c:	681b      	ldr	r3, [r3, #0]
4000767e:	4602      	mov	r2, r0
40007680:	4658      	mov	r0, fp
40007682:	4798      	blx	r3
40007684:	6038      	str	r0, [r7, #0]
40007686:	2800      	cmp	r0, #0
40007688:	d146      	bne.n	40007718 <AdllCalibration+0x248>
4000768a:	4620      	mov	r0, r4
4000768c:	4631      	mov	r1, r6
4000768e:	462a      	mov	r2, r5
40007690:	f241 53ec 	movw	r3, #5612	; 0x15ec
40007694:	f8cd 8000 	str.w	r8, [sp]
40007698:	f8cd 8004 	str.w	r8, [sp, #4]
4000769c:	f7ff f960 	bl	40006960 <mvHwsDdr3TipIFWrite>
400076a0:	6038      	str	r0, [r7, #0]
400076a2:	2800      	cmp	r0, #0
400076a4:	d138      	bne.n	40007718 <AdllCalibration+0x248>
400076a6:	f241 6274 	movw	r2, #5748	; 0x1674
400076aa:	9201      	str	r2, [sp, #4]
400076ac:	4a21      	ldr	r2, [pc, #132]	; (40007734 <AdllCalibration+0x264>)
400076ae:	f06f 23fc 	mvn.w	r3, #4227922944	; 0xfc00fc00
400076b2:	4620      	mov	r0, r4
400076b4:	4631      	mov	r1, r6
400076b6:	9300      	str	r3, [sp, #0]
400076b8:	9202      	str	r2, [sp, #8]
400076ba:	462a      	mov	r2, r5
400076bc:	f7ff fcb0 	bl	40007020 <ddr3TipIfPolling>
400076c0:	b130      	cbz	r0, 400076d0 <AdllCalibration+0x200>
400076c2:	4b1d      	ldr	r3, [pc, #116]	; (40007738 <AdllCalibration+0x268>)
400076c4:	781b      	ldrb	r3, [r3, #0]
400076c6:	2b03      	cmp	r3, #3
400076c8:	d802      	bhi.n	400076d0 <AdllCalibration+0x200>
400076ca:	481c      	ldr	r0, [pc, #112]	; (4000773c <AdllCalibration+0x26c>)
400076cc:	f009 fa46 	bl	40010b5c <mvPrintf>
400076d0:	2300      	movs	r3, #0
400076d2:	f04f 48c0 	mov.w	r8, #1610612736	; 0x60000000
400076d6:	4620      	mov	r0, r4
400076d8:	e88d 0108 	stmia.w	sp, {r3, r8}
400076dc:	4631      	mov	r1, r6
400076de:	462a      	mov	r2, r5
400076e0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400076e4:	4f0f      	ldr	r7, [pc, #60]	; (40007724 <AdllCalibration+0x254>)
400076e6:	f7ff f93b 	bl	40006960 <mvHwsDdr3TipIFWrite>
400076ea:	6038      	str	r0, [r7, #0]
400076ec:	b9a0      	cbnz	r0, 40007718 <AdllCalibration+0x248>
400076ee:	4b0e      	ldr	r3, [pc, #56]	; (40007728 <AdllCalibration+0x258>)
400076f0:	4658      	mov	r0, fp
400076f2:	4621      	mov	r1, r4
400076f4:	220a      	movs	r2, #10
400076f6:	681b      	ldr	r3, [r3, #0]
400076f8:	4798      	blx	r3
400076fa:	6038      	str	r0, [r7, #0]
400076fc:	b960      	cbnz	r0, 40007718 <AdllCalibration+0x248>
400076fe:	4620      	mov	r0, r4
40007700:	4631      	mov	r1, r6
40007702:	462a      	mov	r2, r5
40007704:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40007708:	f8cd 8000 	str.w	r8, [sp]
4000770c:	f8cd 8004 	str.w	r8, [sp, #4]
40007710:	f7ff f926 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007714:	6038      	str	r0, [r7, #0]
40007716:	b110      	cbz	r0, 4000771e <AdllCalibration+0x24e>
40007718:	f006 fed0 	bl	4000e4bc <gtBreakOnFail>
4000771c:	6838      	ldr	r0, [r7, #0]
4000771e:	b009      	add	sp, #36	; 0x24
40007720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40007724:	40020868 	andmi	r0, r2, r8, ror #16
40007728:	40017504 	andmi	r7, r1, r4, lsl #10
4000772c:	4002058c 	andmi	r0, r2, ip, lsl #11
40007730:	40017048 	andmi	r7, r1, r8, asr #32
40007734:	000f4240 	andeq	r4, pc, r0, asr #4
40007738:	40016b69 	andmi	r6, r1, r9, ror #22
4000773c:	4001259f 	mulmi	r1, pc, r5	; <UNPREDICTABLE>
40007740:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipGetFirstActiveIf:

40007744 <ddr3TipGetFirstActiveIf>:
ddr3TipGetFirstActiveIf():
40007744:	4b05      	ldr	r3, [pc, #20]	; (4000775c <ddr3TipGetFirstActiveIf+0x18>)
40007746:	681b      	ldr	r3, [r3, #0]
40007748:	781b      	ldrb	r3, [r3, #0]
4000774a:	07d8      	lsls	r0, r3, #31
4000774c:	d503      	bpl.n	40007756 <ddr3TipGetFirstActiveIf+0x12>
4000774e:	07cb      	lsls	r3, r1, #31
40007750:	d501      	bpl.n	40007756 <ddr3TipGetFirstActiveIf+0x12>
40007752:	2300      	movs	r3, #0
40007754:	6013      	str	r3, [r2, #0]
40007756:	2000      	movs	r0, #0
40007758:	4770      	bx	lr
4000775a:	bf00      	nop
4000775c:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipLoadTopologyMap:

40007760 <mvHwsDdr3TipLoadTopologyMap>:
mvHwsDdr3TipLoadTopologyMap():
40007760:	b573      	push	{r0, r1, r4, r5, r6, lr}
40007762:	460c      	mov	r4, r1
40007764:	2102      	movs	r1, #2
40007766:	4606      	mov	r6, r0
40007768:	f006 f810 	bl	4000d78c <ddr3TipDevAttrGet>
4000776c:	4621      	mov	r1, r4
4000776e:	4c2a      	ldr	r4, [pc, #168]	; (40007818 <mvHwsDdr3TipLoadTopologyMap+0xb8>)
40007770:	4605      	mov	r5, r0
40007772:	4630      	mov	r0, r6
40007774:	f005 fff0 	bl	4000d758 <ddr3TipSetTopologyMap>
40007778:	4630      	mov	r0, r6
4000777a:	f005 ffe7 	bl	4000d74c <ddr3TipGetTopologyMap>
4000777e:	4a27      	ldr	r2, [pc, #156]	; (4000781c <mvHwsDdr3TipLoadTopologyMap+0xbc>)
40007780:	4603      	mov	r3, r0
40007782:	6020      	str	r0, [r4, #0]
40007784:	b2f0      	uxtb	r0, r6
40007786:	7819      	ldrb	r1, [r3, #0]
40007788:	f7ff ffdc 	bl	40007744 <ddr3TipGetFirstActiveIf>
4000778c:	4e24      	ldr	r6, [pc, #144]	; (40007820 <mvHwsDdr3TipLoadTopologyMap+0xc0>)
4000778e:	6030      	str	r0, [r6, #0]
40007790:	b118      	cbz	r0, 4000779a <mvHwsDdr3TipLoadTopologyMap+0x3a>
40007792:	f006 fe93 	bl	4000e4bc <gtBreakOnFail>
40007796:	6830      	ldr	r0, [r6, #0]
40007798:	e03d      	b.n	40007816 <mvHwsDdr3TipLoadTopologyMap+0xb6>
4000779a:	4b22      	ldr	r3, [pc, #136]	; (40007824 <mvHwsDdr3TipLoadTopologyMap+0xc4>)
4000779c:	781b      	ldrb	r3, [r3, #0]
4000779e:	2b01      	cmp	r3, #1
400077a0:	d805      	bhi.n	400077ae <mvHwsDdr3TipLoadTopologyMap+0x4e>
400077a2:	6823      	ldr	r3, [r4, #0]
400077a4:	b2ea      	uxtb	r2, r5
400077a6:	4820      	ldr	r0, [pc, #128]	; (40007828 <mvHwsDdr3TipLoadTopologyMap+0xc8>)
400077a8:	7819      	ldrb	r1, [r3, #0]
400077aa:	f009 f9d7 	bl	40010b5c <mvPrintf>
400077ae:	6822      	ldr	r2, [r4, #0]
400077b0:	7810      	ldrb	r0, [r2, #0]
400077b2:	f010 0001 	ands.w	r0, r0, #1
400077b6:	d02e      	beq.n	40007816 <mvHwsDdr3TipLoadTopologyMap+0xb6>
400077b8:	4b18      	ldr	r3, [pc, #96]	; (4000781c <mvHwsDdr3TipLoadTopologyMap+0xbc>)
400077ba:	2158      	movs	r1, #88	; 0x58
400077bc:	f892 5054 	ldrb.w	r5, [r2, #84]	; 0x54
400077c0:	681b      	ldr	r3, [r3, #0]
400077c2:	fb01 2303 	mla	r3, r1, r3, r2
400077c6:	f893 4057 	ldrb.w	r4, [r3, #87]	; 0x57
400077ca:	4b16      	ldr	r3, [pc, #88]	; (40007824 <mvHwsDdr3TipLoadTopologyMap+0xc4>)
400077cc:	781b      	ldrb	r3, [r3, #0]
400077ce:	2b01      	cmp	r3, #1
400077d0:	d80b      	bhi.n	400077ea <mvHwsDdr3TipLoadTopologyMap+0x8a>
400077d2:	f892 3059 	ldrb.w	r3, [r2, #89]	; 0x59
400077d6:	4629      	mov	r1, r5
400077d8:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
400077dc:	4813      	ldr	r0, [pc, #76]	; (4000782c <mvHwsDdr3TipLoadTopologyMap+0xcc>)
400077de:	9200      	str	r2, [sp, #0]
400077e0:	4a13      	ldr	r2, [pc, #76]	; (40007830 <mvHwsDdr3TipLoadTopologyMap+0xd0>)
400077e2:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
400077e6:	f009 f9b9 	bl	40010b5c <mvPrintf>
400077ea:	4b0b      	ldr	r3, [pc, #44]	; (40007818 <mvHwsDdr3TipLoadTopologyMap+0xb8>)
400077ec:	681b      	ldr	r3, [r3, #0]
400077ee:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
400077f2:	b92a      	cbnz	r2, 40007800 <mvHwsDdr3TipLoadTopologyMap+0xa0>
400077f4:	490f      	ldr	r1, [pc, #60]	; (40007834 <mvHwsDdr3TipLoadTopologyMap+0xd4>)
400077f6:	eb04 1205 	add.w	r2, r4, r5, lsl #4
400077fa:	5c8a      	ldrb	r2, [r1, r2]
400077fc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
40007800:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
40007804:	b930      	cbnz	r0, 40007814 <mvHwsDdr3TipLoadTopologyMap+0xb4>
40007806:	4a0c      	ldr	r2, [pc, #48]	; (40007838 <mvHwsDdr3TipLoadTopologyMap+0xd8>)
40007808:	eb04 1405 	add.w	r4, r4, r5, lsl #4
4000780c:	5d12      	ldrb	r2, [r2, r4]
4000780e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
40007812:	e000      	b.n	40007816 <mvHwsDdr3TipLoadTopologyMap+0xb6>
40007814:	2000      	movs	r0, #0
40007816:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
40007818:	400205d8 	ldrdmi	r0, [r2], -r8
4000781c:	40020980 	andmi	r0, r2, r0, lsl #19
40007820:	40020868 	andmi	r0, r2, r8, ror #16
40007824:	40016b69 	andmi	r6, r1, r9, ror #22
40007828:	400125bc 			; <UNDEFINED> instruction: 0x400125bc
4000782c:	400125eb 	andmi	r2, r1, fp, ror #11
40007830:	40017048 	andmi	r7, r1, r8, asr #32
40007834:	400172e1 	andmi	r7, r1, r1, ror #5
40007838:	40017088 	andmi	r7, r1, r8, lsl #1

Disassembly of section .text.ddr3TipWriteMRSCmd:

4000783c <ddr3TipWriteMRSCmd>:
ddr3TipWriteMRSCmd():
4000783c:	b5f0      	push	{r4, r5, r6, r7, lr}
4000783e:	b085      	sub	sp, #20
40007840:	4616      	mov	r6, r2
40007842:	f241 54d8 	movw	r4, #5592	; 0x15d8
40007846:	9300      	str	r3, [sp, #0]
40007848:	460f      	mov	r7, r1
4000784a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000784c:	2101      	movs	r1, #1
4000784e:	2200      	movs	r2, #0
40007850:	4605      	mov	r5, r0
40007852:	9301      	str	r3, [sp, #4]
40007854:	f241 53d4 	movw	r3, #5588	; 0x15d4
40007858:	2e04      	cmp	r6, #4
4000785a:	bf18      	it	ne
4000785c:	4623      	movne	r3, r4
4000785e:	4c1e      	ldr	r4, [pc, #120]	; (400078d8 <ddr3TipWriteMRSCmd+0x9c>)
40007860:	f7ff f87e 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007864:	4601      	mov	r1, r0
40007866:	6020      	str	r0, [r4, #0]
40007868:	b998      	cbnz	r0, 40007892 <ddr3TipWriteMRSCmd+0x56>
4000786a:	4b1c      	ldr	r3, [pc, #112]	; (400078dc <ddr3TipWriteMRSCmd+0xa0>)
4000786c:	681b      	ldr	r3, [r3, #0]
4000786e:	781b      	ldrb	r3, [r3, #0]
40007870:	07db      	lsls	r3, r3, #31
40007872:	d512      	bpl.n	4000789a <ddr3TipWriteMRSCmd+0x5e>
40007874:	683b      	ldr	r3, [r7, #0]
40007876:	4628      	mov	r0, r5
40007878:	460a      	mov	r2, r1
4000787a:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
4000787e:	f640 731f 	movw	r3, #3871	; 0xf1f
40007882:	9301      	str	r3, [sp, #4]
40007884:	f241 4318 	movw	r3, #5144	; 0x1418
40007888:	9600      	str	r6, [sp, #0]
4000788a:	f7ff f869 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000788e:	6020      	str	r0, [r4, #0]
40007890:	b118      	cbz	r0, 4000789a <ddr3TipWriteMRSCmd+0x5e>
40007892:	f006 fe13 	bl	4000e4bc <gtBreakOnFail>
40007896:	6820      	ldr	r0, [r4, #0]
40007898:	e01c      	b.n	400078d4 <ddr3TipWriteMRSCmd+0x98>
4000789a:	4b10      	ldr	r3, [pc, #64]	; (400078dc <ddr3TipWriteMRSCmd+0xa0>)
4000789c:	681b      	ldr	r3, [r3, #0]
4000789e:	7818      	ldrb	r0, [r3, #0]
400078a0:	f010 0001 	ands.w	r0, r0, #1
400078a4:	d016      	beq.n	400078d4 <ddr3TipWriteMRSCmd+0x98>
400078a6:	f8df e040 	ldr.w	lr, [pc, #64]	; 400078e8 <ddr3TipWriteMRSCmd+0xac>
400078aa:	2100      	movs	r1, #0
400078ac:	201f      	movs	r0, #31
400078ae:	f241 4318 	movw	r3, #5144	; 0x1418
400078b2:	460a      	mov	r2, r1
400078b4:	e88d 4009 	stmia.w	sp, {r0, r3, lr}
400078b8:	4628      	mov	r0, r5
400078ba:	460b      	mov	r3, r1
400078bc:	f7ff fbb0 	bl	40007020 <ddr3TipIfPolling>
400078c0:	2800      	cmp	r0, #0
400078c2:	d007      	beq.n	400078d4 <ddr3TipWriteMRSCmd+0x98>
400078c4:	4b06      	ldr	r3, [pc, #24]	; (400078e0 <ddr3TipWriteMRSCmd+0xa4>)
400078c6:	781b      	ldrb	r3, [r3, #0]
400078c8:	2b03      	cmp	r3, #3
400078ca:	d802      	bhi.n	400078d2 <ddr3TipWriteMRSCmd+0x96>
400078cc:	4805      	ldr	r0, [pc, #20]	; (400078e4 <ddr3TipWriteMRSCmd+0xa8>)
400078ce:	f009 f945 	bl	40010b5c <mvPrintf>
400078d2:	2000      	movs	r0, #0
400078d4:	b005      	add	sp, #20
400078d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
400078d8:	40020868 	andmi	r0, r2, r8, ror #16
400078dc:	400205d8 	ldrdmi	r0, [r2], -r8
400078e0:	40016b69 	andmi	r6, r1, r9, ror #22
400078e4:	40012613 	andmi	r2, r1, r3, lsl r6
400078e8:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.ddr3TipFreqSet:

400078ec <ddr3TipFreqSet>:
ddr3TipFreqSet():
400078ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400078f0:	b097      	sub	sp, #92	; 0x5c
400078f2:	4604      	mov	r4, r0
400078f4:	460e      	mov	r6, r1
400078f6:	4615      	mov	r5, r2
400078f8:	4699      	mov	r9, r3
400078fa:	f005 ff27 	bl	4000d74c <ddr3TipGetTopologyMap>
400078fe:	4b5a      	ldr	r3, [pc, #360]	; (40007a68 <ddr3TipFreqSet+0x17c>)
40007900:	2102      	movs	r1, #2
40007902:	781a      	ldrb	r2, [r3, #0]
40007904:	4b59      	ldr	r3, [pc, #356]	; (40007a6c <ddr3TipFreqSet+0x180>)
40007906:	18d3      	adds	r3, r2, r3
40007908:	9310      	str	r3, [sp, #64]	; 0x40
4000790a:	900a      	str	r0, [sp, #40]	; 0x28
4000790c:	4620      	mov	r0, r4
4000790e:	f005 ff3d 	bl	4000d78c <ddr3TipDevAttrGet>
40007912:	4b57      	ldr	r3, [pc, #348]	; (40007a70 <ddr3TipFreqSet+0x184>)
40007914:	781b      	ldrb	r3, [r3, #0]
40007916:	2b01      	cmp	r3, #1
40007918:	b2c0      	uxtb	r0, r0
4000791a:	900f      	str	r0, [sp, #60]	; 0x3c
4000791c:	d807      	bhi.n	4000792e <ddr3TipFreqSet+0x42>
4000791e:	4855      	ldr	r0, [pc, #340]	; (40007a74 <ddr3TipFreqSet+0x188>)
40007920:	4621      	mov	r1, r4
40007922:	4632      	mov	r2, r6
40007924:	462b      	mov	r3, r5
40007926:	f8cd 9000 	str.w	r9, [sp]
4000792a:	f009 f917 	bl	40010b5c <mvPrintf>
4000792e:	f1d9 0701 	rsbs	r7, r9, #1
40007932:	bf38      	it	cc
40007934:	2700      	movcc	r7, #0
40007936:	9709      	str	r7, [sp, #36]	; 0x24
40007938:	9f0a      	ldr	r7, [sp, #40]	; 0x28
4000793a:	2e01      	cmp	r6, #1
4000793c:	bf08      	it	eq
4000793e:	2500      	moveq	r5, #0
40007940:	950e      	str	r5, [sp, #56]	; 0x38
40007942:	783b      	ldrb	r3, [r7, #0]
40007944:	07da      	lsls	r2, r3, #31
40007946:	d50e      	bpl.n	40007966 <ddr3TipFreqSet+0x7a>
40007948:	ab16      	add	r3, sp, #88	; 0x58
4000794a:	220f      	movs	r2, #15
4000794c:	4947      	ldr	r1, [pc, #284]	; (40007a6c <ddr3TipFreqSet+0x180>)
4000794e:	2001      	movs	r0, #1
40007950:	f843 2d08 	str.w	r2, [r3, #-8]!
40007954:	4a44      	ldr	r2, [pc, #272]	; (40007a68 <ddr3TipFreqSet+0x17c>)
40007956:	7812      	ldrb	r2, [r2, #0]
40007958:	5488      	strb	r0, [r1, r2]
4000795a:	4620      	mov	r0, r4
4000795c:	4a46      	ldr	r2, [pc, #280]	; (40007a78 <ddr3TipFreqSet+0x18c>)
4000795e:	2100      	movs	r1, #0
40007960:	6812      	ldr	r2, [r2, #0]
40007962:	f004 f91b 	bl	4000bb9c <ddr3TipCalcCsMask>
40007966:	980e      	ldr	r0, [sp, #56]	; 0x38
40007968:	2358      	movs	r3, #88	; 0x58
4000796a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
4000796c:	46cb      	mov	fp, r9
4000796e:	46b1      	mov	r9, r6
40007970:	4605      	mov	r5, r0
40007972:	fb03 7300 	mla	r3, r3, r0, r7
40007976:	4f41      	ldr	r7, [pc, #260]	; (40007a7c <ddr3TipFreqSet+0x190>)
40007978:	3304      	adds	r3, #4
4000797a:	9306      	str	r3, [sp, #24]
4000797c:	232c      	movs	r3, #44	; 0x2c
4000797e:	4363      	muls	r3, r4
40007980:	18ff      	adds	r7, r7, r3
40007982:	930d      	str	r3, [sp, #52]	; 0x34
40007984:	9711      	str	r7, [sp, #68]	; 0x44
40007986:	9f0a      	ldr	r7, [sp, #40]	; 0x28
40007988:	783b      	ldrb	r3, [r7, #0]
4000798a:	fa43 f305 	asr.w	r3, r3, r5
4000798e:	07db      	lsls	r3, r3, #31
40007990:	f140 849f 	bpl.w	400082d2 <ddr3TipFreqSet+0x9e6>
40007994:	9f10      	ldr	r7, [sp, #64]	; 0x40
40007996:	2301      	movs	r3, #1
40007998:	557b      	strb	r3, [r7, r5]
4000799a:	9f06      	ldr	r7, [sp, #24]
4000799c:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
400079a0:	f897 6050 	ldrb.w	r6, [r7, #80]	; 0x50
400079a4:	455b      	cmp	r3, fp
400079a6:	d107      	bne.n	400079b8 <ddr3TipFreqSet+0xcc>
400079a8:	f897 7055 	ldrb.w	r7, [r7, #85]	; 0x55
400079ac:	9707      	str	r7, [sp, #28]
400079ae:	9f06      	ldr	r7, [sp, #24]
400079b0:	f897 7054 	ldrb.w	r7, [r7, #84]	; 0x54
400079b4:	9708      	str	r7, [sp, #32]
400079b6:	e007      	b.n	400079c8 <ddr3TipFreqSet+0xdc>
400079b8:	4a31      	ldr	r2, [pc, #196]	; (40007a80 <ddr3TipFreqSet+0x194>)
400079ba:	eb0b 1306 	add.w	r3, fp, r6, lsl #4
400079be:	5cd2      	ldrb	r2, [r2, r3]
400079c0:	9207      	str	r2, [sp, #28]
400079c2:	4a30      	ldr	r2, [pc, #192]	; (40007a84 <ddr3TipFreqSet+0x198>)
400079c4:	5cd2      	ldrb	r2, [r2, r3]
400079c6:	9208      	str	r2, [sp, #32]
400079c8:	4829      	ldr	r0, [pc, #164]	; (40007a70 <ddr3TipFreqSet+0x184>)
400079ca:	7803      	ldrb	r3, [r0, #0]
400079cc:	2b01      	cmp	r3, #1
400079ce:	d808      	bhi.n	400079e2 <ddr3TipFreqSet+0xf6>
400079d0:	482d      	ldr	r0, [pc, #180]	; (40007a88 <ddr3TipFreqSet+0x19c>)
400079d2:	4621      	mov	r1, r4
400079d4:	464a      	mov	r2, r9
400079d6:	462b      	mov	r3, r5
400079d8:	f8cd b000 	str.w	fp, [sp]
400079dc:	9601      	str	r6, [sp, #4]
400079de:	f009 f8bd 	bl	40010b5c <mvPrintf>
400079e2:	4b27      	ldr	r3, [pc, #156]	; (40007a80 <ddr3TipFreqSet+0x194>)
400079e4:	2700      	movs	r7, #0
400079e6:	eb03 1806 	add.w	r8, r3, r6, lsl #4
400079ea:	4921      	ldr	r1, [pc, #132]	; (40007a70 <ddr3TipFreqSet+0x184>)
400079ec:	780b      	ldrb	r3, [r1, #0]
400079ee:	2b01      	cmp	r3, #1
400079f0:	d804      	bhi.n	400079fc <ddr3TipFreqSet+0x110>
400079f2:	4826      	ldr	r0, [pc, #152]	; (40007a8c <ddr3TipFreqSet+0x1a0>)
400079f4:	f818 1007 	ldrb.w	r1, [r8, r7]
400079f8:	f009 f8b0 	bl	40010b5c <mvPrintf>
400079fc:	3701      	adds	r7, #1
400079fe:	2f10      	cmp	r7, #16
40007a00:	d1f3      	bne.n	400079ea <ddr3TipFreqSet+0xfe>
40007a02:	4a1b      	ldr	r2, [pc, #108]	; (40007a70 <ddr3TipFreqSet+0x184>)
40007a04:	7813      	ldrb	r3, [r2, #0]
40007a06:	2b01      	cmp	r3, #1
40007a08:	d802      	bhi.n	40007a10 <ddr3TipFreqSet+0x124>
40007a0a:	4821      	ldr	r0, [pc, #132]	; (40007a90 <ddr3TipFreqSet+0x1a4>)
40007a0c:	f009 f8a6 	bl	40010b5c <mvPrintf>
40007a10:	2300      	movs	r3, #0
40007a12:	9f06      	ldr	r7, [sp, #24]
40007a14:	930c      	str	r3, [sp, #48]	; 0x30
40007a16:	1f3a      	subs	r2, r7, #4
40007a18:	4619      	mov	r1, r3
40007a1a:	e00b      	b.n	40007a34 <ddr3TipFreqSet+0x148>
40007a1c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
40007a1e:	f897 005c 	ldrb.w	r0, [r7, #92]	; 0x5c
40007a22:	fa40 f003 	asr.w	r0, r0, r3
40007a26:	07c7      	lsls	r7, r0, #31
40007a28:	d503      	bpl.n	40007a32 <ddr3TipFreqSet+0x146>
40007a2a:	eb02 1003 	add.w	r0, r2, r3, lsl #4
40007a2e:	6880      	ldr	r0, [r0, #8]
40007a30:	4301      	orrs	r1, r0
40007a32:	3301      	adds	r3, #1
40007a34:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
40007a36:	42bb      	cmp	r3, r7
40007a38:	d3f0      	bcc.n	40007a1c <ddr3TipFreqSet+0x130>
40007a3a:	910c      	str	r1, [sp, #48]	; 0x30
40007a3c:	b179      	cbz	r1, 40007a5e <ddr3TipFreqSet+0x172>
40007a3e:	2000      	movs	r0, #0
40007a40:	2308      	movs	r3, #8
40007a42:	4649      	mov	r1, r9
40007a44:	e88d 0009 	stmia.w	sp, {r0, r3}
40007a48:	462a      	mov	r2, r5
40007a4a:	4620      	mov	r0, r4
40007a4c:	f241 63d8 	movw	r3, #5848	; 0x16d8
40007a50:	4f10      	ldr	r7, [pc, #64]	; (40007a94 <ddr3TipFreqSet+0x1a8>)
40007a52:	f7fe ff85 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007a56:	6038      	str	r0, [r7, #0]
40007a58:	2800      	cmp	r0, #0
40007a5a:	f040 8436 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007a5e:	9f09      	ldr	r7, [sp, #36]	; 0x24
40007a60:	b1d7      	cbz	r7, 40007a98 <ddr3TipFreqSet+0x1ac>
40007a62:	9700      	str	r7, [sp, #0]
40007a64:	9701      	str	r7, [sp, #4]
40007a66:	e01b      	b.n	40007aa0 <ddr3TipFreqSet+0x1b4>
40007a68:	4002096d 	andmi	r0, r2, sp, ror #18
40007a6c:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40007a70:	40016b69 	andmi	r6, r1, r9, ror #22
40007a74:	4001262e 	andmi	r2, r1, lr, lsr #12
40007a78:	40020968 	andmi	r0, r2, r8, ror #18
40007a7c:	4002058c 	andmi	r0, r2, ip, lsl #11
40007a80:	400172e1 	andmi	r7, r1, r1, ror #5
40007a84:	40017088 	andmi	r7, r1, r8, lsl #1
40007a88:	4001264e 	andmi	r2, r1, lr, asr #12
40007a8c:	40013c60 	andmi	r3, r1, r0, ror #24
40007a90:	40011c07 	andmi	r1, r1, r7, lsl #24
40007a94:	40020868 	andmi	r0, r2, r8, ror #16
40007a98:	2100      	movs	r1, #0
40007a9a:	2301      	movs	r3, #1
40007a9c:	e88d 000a 	stmia.w	sp, {r1, r3}
40007aa0:	4620      	mov	r0, r4
40007aa2:	4649      	mov	r1, r9
40007aa4:	462a      	mov	r2, r5
40007aa6:	f241 5328 	movw	r3, #5416	; 0x1528
40007aaa:	f7fe ff59 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007aae:	4f60      	ldr	r7, [pc, #384]	; (40007c30 <ddr3TipFreqSet+0x344>)
40007ab0:	6038      	str	r0, [r7, #0]
40007ab2:	2800      	cmp	r0, #0
40007ab4:	f040 8409 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007ab8:	2200      	movs	r2, #0
40007aba:	2301      	movs	r3, #1
40007abc:	4620      	mov	r0, r4
40007abe:	e88d 000c 	stmia.w	sp, {r2, r3}
40007ac2:	4649      	mov	r1, r9
40007ac4:	462a      	mov	r2, r5
40007ac6:	f241 43b0 	movw	r3, #5296	; 0x14b0
40007aca:	4f59      	ldr	r7, [pc, #356]	; (40007c30 <ddr3TipFreqSet+0x344>)
40007acc:	f7fe ff48 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007ad0:	6038      	str	r0, [r7, #0]
40007ad2:	2800      	cmp	r0, #0
40007ad4:	f040 83f9 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007ad8:	2302      	movs	r3, #2
40007ada:	4620      	mov	r0, r4
40007adc:	9300      	str	r3, [sp, #0]
40007ade:	4649      	mov	r1, r9
40007ae0:	9301      	str	r3, [sp, #4]
40007ae2:	462a      	mov	r2, r5
40007ae4:	f241 5328 	movw	r3, #5416	; 0x1528
40007ae8:	f7fe ff3a 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007aec:	6038      	str	r0, [r7, #0]
40007aee:	2800      	cmp	r0, #0
40007af0:	f040 83eb 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007af4:	9909      	ldr	r1, [sp, #36]	; 0x24
40007af6:	2900      	cmp	r1, #0
40007af8:	d036      	beq.n	40007b68 <ddr3TipFreqSet+0x27c>
40007afa:	9000      	str	r0, [sp, #0]
40007afc:	4649      	mov	r1, r9
40007afe:	4620      	mov	r0, r4
40007b00:	462a      	mov	r2, r5
40007b02:	f641 0374 	movw	r3, #6260	; 0x1874
40007b06:	f44f 7811 	mov.w	r8, #580	; 0x244
40007b0a:	f8cd 8004 	str.w	r8, [sp, #4]
40007b0e:	f7fe ff27 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007b12:	6038      	str	r0, [r7, #0]
40007b14:	2800      	cmp	r0, #0
40007b16:	f040 83d8 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007b1a:	e88d 0101 	stmia.w	sp, {r0, r8}
40007b1e:	4649      	mov	r1, r9
40007b20:	4620      	mov	r0, r4
40007b22:	462a      	mov	r2, r5
40007b24:	f641 0384 	movw	r3, #6276	; 0x1884
40007b28:	f7fe ff1a 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007b2c:	6038      	str	r0, [r7, #0]
40007b2e:	2800      	cmp	r0, #0
40007b30:	f040 83cb 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007b34:	e88d 0101 	stmia.w	sp, {r0, r8}
40007b38:	4649      	mov	r1, r9
40007b3a:	4620      	mov	r0, r4
40007b3c:	462a      	mov	r2, r5
40007b3e:	f641 0394 	movw	r3, #6292	; 0x1894
40007b42:	f7fe ff0d 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007b46:	6038      	str	r0, [r7, #0]
40007b48:	2800      	cmp	r0, #0
40007b4a:	f040 83be 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007b4e:	e88d 0101 	stmia.w	sp, {r0, r8}
40007b52:	4649      	mov	r1, r9
40007b54:	4620      	mov	r0, r4
40007b56:	462a      	mov	r2, r5
40007b58:	f641 03a4 	movw	r3, #6308	; 0x18a4
40007b5c:	f7fe ff00 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007b60:	6038      	str	r0, [r7, #0]
40007b62:	2800      	cmp	r0, #0
40007b64:	f040 83b1 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007b68:	f241 5728 	movw	r7, #5416	; 0x1528
40007b6c:	2304      	movs	r3, #4
40007b6e:	4649      	mov	r1, r9
40007b70:	9300      	str	r3, [sp, #0]
40007b72:	9301      	str	r3, [sp, #4]
40007b74:	4620      	mov	r0, r4
40007b76:	462a      	mov	r2, r5
40007b78:	463b      	mov	r3, r7
40007b7a:	f7fe fef1 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007b7e:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 40007c30 <ddr3TipFreqSet+0x344>
40007b82:	4601      	mov	r1, r0
40007b84:	f8ca 0000 	str.w	r0, [sl]
40007b88:	2800      	cmp	r0, #0
40007b8a:	f040 81ba 	bne.w	40007f02 <ddr3TipFreqSet+0x616>
40007b8e:	4a29      	ldr	r2, [pc, #164]	; (40007c34 <ddr3TipFreqSet+0x348>)
40007b90:	2308      	movs	r3, #8
40007b92:	4620      	mov	r0, r4
40007b94:	e88d 0088 	stmia.w	sp, {r3, r7}
40007b98:	9202      	str	r2, [sp, #8]
40007b9a:	462a      	mov	r2, r5
40007b9c:	f7ff fa40 	bl	40007020 <ddr3TipIfPolling>
40007ba0:	b130      	cbz	r0, 40007bb0 <ddr3TipFreqSet+0x2c4>
40007ba2:	4a25      	ldr	r2, [pc, #148]	; (40007c38 <ddr3TipFreqSet+0x34c>)
40007ba4:	7813      	ldrb	r3, [r2, #0]
40007ba6:	2b03      	cmp	r3, #3
40007ba8:	d802      	bhi.n	40007bb0 <ddr3TipFreqSet+0x2c4>
40007baa:	4824      	ldr	r0, [pc, #144]	; (40007c3c <ddr3TipFreqSet+0x350>)
40007bac:	f008 ffd6 	bl	40010b5c <mvPrintf>
40007bb0:	4b23      	ldr	r3, [pc, #140]	; (40007c40 <ddr3TipFreqSet+0x354>)
40007bb2:	681f      	ldr	r7, [r3, #0]
40007bb4:	2fff      	cmp	r7, #255	; 0xff
40007bb6:	d10e      	bne.n	40007bd6 <ddr3TipFreqSet+0x2ea>
40007bb8:	4620      	mov	r0, r4
40007bba:	4629      	mov	r1, r5
40007bbc:	aa13      	add	r2, sp, #76	; 0x4c
40007bbe:	4f1c      	ldr	r7, [pc, #112]	; (40007c30 <ddr3TipFreqSet+0x344>)
40007bc0:	f7fe fe8a 	bl	400068d8 <mvCalcCsNum>
40007bc4:	6038      	str	r0, [r7, #0]
40007bc6:	2800      	cmp	r0, #0
40007bc8:	f040 837f 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007bcc:	9f13      	ldr	r7, [sp, #76]	; 0x4c
40007bce:	f117 37ff 	adds.w	r7, r7, #4294967295
40007bd2:	bf18      	it	ne
40007bd4:	2701      	movne	r7, #1
40007bd6:	210c      	movs	r1, #12
40007bd8:	4620      	mov	r0, r4
40007bda:	f005 fdd7 	bl	4000d78c <ddr3TipDevAttrGet>
40007bde:	2801      	cmp	r0, #1
40007be0:	d133      	bne.n	40007c4a <ddr3TipFreqSet+0x35e>
40007be2:	980d      	ldr	r0, [sp, #52]	; 0x34
40007be4:	4917      	ldr	r1, [pc, #92]	; (40007c44 <ddr3TipFreqSet+0x358>)
40007be6:	180b      	adds	r3, r1, r0
40007be8:	4658      	mov	r0, fp
40007bea:	6a1b      	ldr	r3, [r3, #32]
40007bec:	4798      	blx	r3
40007bee:	f44f 7370 	mov.w	r3, #960	; 0x3c0
40007bf2:	2801      	cmp	r0, #1
40007bf4:	d10d      	bne.n	40007c12 <ddr3TipFreqSet+0x326>
40007bf6:	2200      	movs	r2, #0
40007bf8:	4620      	mov	r0, r4
40007bfa:	e88d 000c 	stmia.w	sp, {r2, r3}
40007bfe:	4649      	mov	r1, r9
40007c00:	462a      	mov	r2, r5
40007c02:	f241 4314 	movw	r3, #5140	; 0x1414
40007c06:	f7fe feab 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007c0a:	4f09      	ldr	r7, [pc, #36]	; (40007c30 <ddr3TipFreqSet+0x344>)
40007c0c:	6038      	str	r0, [r7, #0]
40007c0e:	b1d8      	cbz	r0, 40007c48 <ddr3TipFreqSet+0x35c>
40007c10:	e35b      	b.n	400082ca <ddr3TipFreqSet+0x9de>
40007c12:	9300      	str	r3, [sp, #0]
40007c14:	4620      	mov	r0, r4
40007c16:	9301      	str	r3, [sp, #4]
40007c18:	4649      	mov	r1, r9
40007c1a:	462a      	mov	r2, r5
40007c1c:	f241 4314 	movw	r3, #5140	; 0x1414
40007c20:	f7fe fe9e 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007c24:	f8df a008 	ldr.w	sl, [pc, #8]	; 40007c30 <ddr3TipFreqSet+0x344>
40007c28:	f8ca 0000 	str.w	r0, [sl]
40007c2c:	b168      	cbz	r0, 40007c4a <ddr3TipFreqSet+0x35e>
40007c2e:	e168      	b.n	40007f02 <ddr3TipFreqSet+0x616>
40007c30:	40020868 	andmi	r0, r2, r8, ror #16
40007c34:	000f4240 	andeq	r4, pc, r0, asr #4
40007c38:	40016b69 	andmi	r6, r1, r9, ror #22
40007c3c:	40012689 	andmi	r2, r1, r9, lsl #13
40007c40:	40016bf4 	strdmi	r6, [r1], -r4
40007c44:	4002058c 	andmi	r0, r2, ip, lsl #11
40007c48:	4607      	mov	r7, r0
40007c4a:	2318      	movs	r3, #24
40007c4c:	4620      	mov	r0, r4
40007c4e:	9301      	str	r3, [sp, #4]
40007c50:	4649      	mov	r1, r9
40007c52:	462a      	mov	r2, r5
40007c54:	f241 4304 	movw	r3, #5124	; 0x1404
40007c58:	00ff      	lsls	r7, r7, #3
40007c5a:	9700      	str	r7, [sp, #0]
40007c5c:	f7fe fe80 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007c60:	4fab      	ldr	r7, [pc, #684]	; (40007f10 <ddr3TipFreqSet+0x624>)
40007c62:	6038      	str	r0, [r7, #0]
40007c64:	2800      	cmp	r0, #0
40007c66:	f040 8330 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007c6a:	980d      	ldr	r0, [sp, #52]	; 0x34
40007c6c:	b2e2      	uxtb	r2, r4
40007c6e:	49a9      	ldr	r1, [pc, #676]	; (40007f14 <ddr3TipFreqSet+0x628>)
40007c70:	920b      	str	r2, [sp, #44]	; 0x2c
40007c72:	180b      	adds	r3, r1, r0
40007c74:	4629      	mov	r1, r5
40007c76:	4610      	mov	r0, r2
40007c78:	465a      	mov	r2, fp
40007c7a:	695b      	ldr	r3, [r3, #20]
40007c7c:	4798      	blx	r3
40007c7e:	9a06      	ldr	r2, [sp, #24]
40007c80:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 40007f30 <ddr3TipFreqSet+0x644>
40007c84:	f640 733c 	movw	r3, #3900	; 0xf3c
40007c88:	9811      	ldr	r0, [sp, #68]	; 0x44
40007c8a:	f892 a056 	ldrb.w	sl, [r2, #86]	; 0x56
40007c8e:	f641 6278 	movw	r2, #7800	; 0x1e78
40007c92:	f1ba 0f02 	cmp.w	sl, #2
40007c96:	bf14      	ite	ne
40007c98:	4692      	movne	sl, r2
40007c9a:	469a      	moveq	sl, r3
40007c9c:	f858 202b 	ldr.w	r2, [r8, fp, lsl #2]
40007ca0:	6a03      	ldr	r3, [r0, #32]
40007ca2:	4658      	mov	r0, fp
40007ca4:	9205      	str	r2, [sp, #20]
40007ca6:	4798      	blx	r3
40007ca8:	9a05      	ldr	r2, [sp, #20]
40007caa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
40007cae:	fb03 fa0a 	mul.w	sl, r3, sl
40007cb2:	4601      	mov	r1, r0
40007cb4:	4610      	mov	r0, r2
40007cb6:	f7fa ecf2 	blx	4000269c <__aeabi_uidiv>
40007cba:	4601      	mov	r1, r0
40007cbc:	4896      	ldr	r0, [pc, #600]	; (40007f18 <ddr3TipFreqSet+0x62c>)
40007cbe:	f7fa ecee 	blx	4000269c <__aeabi_uidiv>
40007cc2:	4601      	mov	r1, r0
40007cc4:	4650      	mov	r0, sl
40007cc6:	f7fa ecea 	blx	4000269c <__aeabi_uidiv>
40007cca:	f647 73ff 	movw	r3, #32767	; 0x7fff
40007cce:	4649      	mov	r1, r9
40007cd0:	9301      	str	r3, [sp, #4]
40007cd2:	462a      	mov	r2, r5
40007cd4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40007cd8:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
40007cdc:	9000      	str	r0, [sp, #0]
40007cde:	4620      	mov	r0, r4
40007ce0:	f7fe fe3e 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007ce4:	6038      	str	r0, [r7, #0]
40007ce6:	2800      	cmp	r0, #0
40007ce8:	f040 82ef 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007cec:	9907      	ldr	r1, [sp, #28]
40007cee:	4620      	mov	r0, r4
40007cf0:	4b8a      	ldr	r3, [pc, #552]	; (40007f1c <ddr3TipFreqSet+0x630>)
40007cf2:	462a      	mov	r2, r5
40007cf4:	5c5b      	ldrb	r3, [r3, r1]
40007cf6:	4649      	mov	r1, r9
40007cf8:	021b      	lsls	r3, r3, #8
40007cfa:	9300      	str	r3, [sp, #0]
40007cfc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
40007d00:	9301      	str	r3, [sp, #4]
40007d02:	f503 63c5 	add.w	r3, r3, #1576	; 0x628
40007d06:	f7fe fe2b 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007d0a:	6038      	str	r0, [r7, #0]
40007d0c:	2800      	cmp	r0, #0
40007d0e:	f040 82dc 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007d12:	9a08      	ldr	r2, [sp, #32]
40007d14:	4620      	mov	r0, r4
40007d16:	4b82      	ldr	r3, [pc, #520]	; (40007f20 <ddr3TipFreqSet+0x634>)
40007d18:	4649      	mov	r1, r9
40007d1a:	5c9b      	ldrb	r3, [r3, r2]
40007d1c:	462a      	mov	r2, r5
40007d1e:	031b      	lsls	r3, r3, #12
40007d20:	9300      	str	r3, [sp, #0]
40007d22:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
40007d26:	9301      	str	r3, [sp, #4]
40007d28:	f241 5328 	movw	r3, #5416	; 0x1528
40007d2c:	f7fe fe18 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007d30:	6038      	str	r0, [r7, #0]
40007d32:	2800      	cmp	r0, #0
40007d34:	f040 82c9 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007d38:	f858 102b 	ldr.w	r1, [r8, fp, lsl #2]
40007d3c:	4876      	ldr	r0, [pc, #472]	; (40007f18 <ddr3TipFreqSet+0x62c>)
40007d3e:	f7fa ecae 	blx	4000269c <__aeabi_uidiv>
40007d42:	210b      	movs	r1, #11
40007d44:	4607      	mov	r7, r0
40007d46:	4630      	mov	r0, r6
40007d48:	f005 faf6 	bl	4000d338 <speedBinTable>
40007d4c:	210b      	movs	r1, #11
40007d4e:	4680      	mov	r8, r0
40007d50:	4630      	mov	r0, r6
40007d52:	f005 faf1 	bl	4000d338 <speedBinTable>
40007d56:	4639      	mov	r1, r7
40007d58:	f7fa eca0 	blx	4000269c <__aeabi_uidiv>
40007d5c:	f04f 010b 	mov.w	r1, #11
40007d60:	4378      	muls	r0, r7
40007d62:	4580      	cmp	r8, r0
40007d64:	4630      	mov	r0, r6
40007d66:	d106      	bne.n	40007d76 <ddr3TipFreqSet+0x48a>
40007d68:	f005 fae6 	bl	4000d338 <speedBinTable>
40007d6c:	4639      	mov	r1, r7
40007d6e:	f7fa ec96 	blx	4000269c <__aeabi_uidiv>
40007d72:	3801      	subs	r0, #1
40007d74:	e004      	b.n	40007d80 <ddr3TipFreqSet+0x494>
40007d76:	f005 fadf 	bl	4000d338 <speedBinTable>
40007d7a:	4639      	mov	r1, r7
40007d7c:	f7fa ec8e 	blx	4000269c <__aeabi_uidiv>
40007d80:	4b68      	ldr	r3, [pc, #416]	; (40007f24 <ddr3TipFreqSet+0x638>)
40007d82:	4649      	mov	r1, r9
40007d84:	462a      	mov	r2, r5
40007d86:	4f62      	ldr	r7, [pc, #392]	; (40007f10 <ddr3TipFreqSet+0x624>)
40007d88:	1818      	adds	r0, r3, r0
40007d8a:	7843      	ldrb	r3, [r0, #1]
40007d8c:	4620      	mov	r0, r4
40007d8e:	041b      	lsls	r3, r3, #16
40007d90:	9300      	str	r3, [sp, #0]
40007d92:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
40007d96:	9301      	str	r3, [sp, #4]
40007d98:	f241 5328 	movw	r3, #5416	; 0x1528
40007d9c:	f7fe fde0 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007da0:	6038      	str	r0, [r7, #0]
40007da2:	2800      	cmp	r0, #0
40007da4:	f040 8291 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007da8:	9b09      	ldr	r3, [sp, #36]	; 0x24
40007daa:	2b00      	cmp	r3, #0
40007dac:	d049      	beq.n	40007e42 <ddr3TipFreqSet+0x556>
40007dae:	4e5e      	ldr	r6, [pc, #376]	; (40007f28 <ddr3TipFreqSet+0x63c>)
40007db0:	4620      	mov	r0, r4
40007db2:	f8df 8180 	ldr.w	r8, [pc, #384]	; 40007f34 <ddr3TipFreqSet+0x648>
40007db6:	4649      	mov	r1, r9
40007db8:	f240 2a66 	movw	sl, #614	; 0x266
40007dbc:	6832      	ldr	r2, [r6, #0]
40007dbe:	f8d8 3000 	ldr.w	r3, [r8]
40007dc2:	f8cd a004 	str.w	sl, [sp, #4]
40007dc6:	4313      	orrs	r3, r2
40007dc8:	462a      	mov	r2, r5
40007dca:	9300      	str	r3, [sp, #0]
40007dcc:	f641 0374 	movw	r3, #6260	; 0x1874
40007dd0:	f7fe fdc6 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007dd4:	6038      	str	r0, [r7, #0]
40007dd6:	2800      	cmp	r0, #0
40007dd8:	f040 8277 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007ddc:	6832      	ldr	r2, [r6, #0]
40007dde:	4620      	mov	r0, r4
40007de0:	f8d8 3000 	ldr.w	r3, [r8]
40007de4:	4649      	mov	r1, r9
40007de6:	4313      	orrs	r3, r2
40007de8:	462a      	mov	r2, r5
40007dea:	e88d 0408 	stmia.w	sp, {r3, sl}
40007dee:	f641 0384 	movw	r3, #6276	; 0x1884
40007df2:	f7fe fdb5 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007df6:	6038      	str	r0, [r7, #0]
40007df8:	2800      	cmp	r0, #0
40007dfa:	f040 8266 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007dfe:	6832      	ldr	r2, [r6, #0]
40007e00:	4620      	mov	r0, r4
40007e02:	f8d8 3000 	ldr.w	r3, [r8]
40007e06:	4649      	mov	r1, r9
40007e08:	4313      	orrs	r3, r2
40007e0a:	462a      	mov	r2, r5
40007e0c:	e88d 0408 	stmia.w	sp, {r3, sl}
40007e10:	f641 0394 	movw	r3, #6292	; 0x1894
40007e14:	f7fe fda4 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007e18:	6038      	str	r0, [r7, #0]
40007e1a:	2800      	cmp	r0, #0
40007e1c:	f040 8255 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007e20:	f8d8 2000 	ldr.w	r2, [r8]
40007e24:	4620      	mov	r0, r4
40007e26:	6833      	ldr	r3, [r6, #0]
40007e28:	4649      	mov	r1, r9
40007e2a:	4313      	orrs	r3, r2
40007e2c:	462a      	mov	r2, r5
40007e2e:	e88d 0408 	stmia.w	sp, {r3, sl}
40007e32:	f641 03a4 	movw	r3, #6308	; 0x18a4
40007e36:	f7fe fd93 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007e3a:	6038      	str	r0, [r7, #0]
40007e3c:	2800      	cmp	r0, #0
40007e3e:	f040 8244 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007e42:	2300      	movs	r3, #0
40007e44:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
40007e48:	4620      	mov	r0, r4
40007e4a:	e88d 0048 	stmia.w	sp, {r3, r6}
40007e4e:	4649      	mov	r1, r9
40007e50:	462a      	mov	r2, r5
40007e52:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40007e56:	4f2e      	ldr	r7, [pc, #184]	; (40007f10 <ddr3TipFreqSet+0x624>)
40007e58:	f7fe fd82 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007e5c:	6038      	str	r0, [r7, #0]
40007e5e:	2800      	cmp	r0, #0
40007e60:	f040 8233 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007e64:	4b31      	ldr	r3, [pc, #196]	; (40007f2c <ddr3TipFreqSet+0x640>)
40007e66:	4621      	mov	r1, r4
40007e68:	980b      	ldr	r0, [sp, #44]	; 0x2c
40007e6a:	220a      	movs	r2, #10
40007e6c:	681b      	ldr	r3, [r3, #0]
40007e6e:	4798      	blx	r3
40007e70:	6038      	str	r0, [r7, #0]
40007e72:	2800      	cmp	r0, #0
40007e74:	f040 8229 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007e78:	4620      	mov	r0, r4
40007e7a:	4649      	mov	r1, r9
40007e7c:	462a      	mov	r2, r5
40007e7e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40007e82:	9600      	str	r6, [sp, #0]
40007e84:	9601      	str	r6, [sp, #4]
40007e86:	f7fe fd6b 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007e8a:	6038      	str	r0, [r7, #0]
40007e8c:	2800      	cmp	r0, #0
40007e8e:	f040 821c 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007e92:	980d      	ldr	r0, [sp, #52]	; 0x34
40007e94:	aa15      	add	r2, sp, #84	; 0x54
40007e96:	491f      	ldr	r1, [pc, #124]	; (40007f14 <ddr3TipFreqSet+0x628>)
40007e98:	180b      	adds	r3, r1, r0
40007e9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
40007e9c:	4659      	mov	r1, fp
40007e9e:	68db      	ldr	r3, [r3, #12]
40007ea0:	4798      	blx	r3
40007ea2:	6038      	str	r0, [r7, #0]
40007ea4:	2800      	cmp	r0, #0
40007ea6:	d047      	beq.n	40007f38 <ddr3TipFreqSet+0x64c>
40007ea8:	e20f      	b.n	400082ca <ddr3TipFreqSet+0x9de>
40007eaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
40007eac:	f892 305c 	ldrb.w	r3, [r2, #92]	; 0x5c
40007eb0:	fa43 f306 	asr.w	r3, r3, r6
40007eb4:	07db      	lsls	r3, r3, #31
40007eb6:	d529      	bpl.n	40007f0c <ddr3TipFreqSet+0x620>
40007eb8:	2392      	movs	r3, #146	; 0x92
40007eba:	9301      	str	r3, [sp, #4]
40007ebc:	f89d 3055 	ldrb.w	r3, [sp, #85]	; 0x55
40007ec0:	2100      	movs	r1, #0
40007ec2:	4620      	mov	r0, r4
40007ec4:	462a      	mov	r2, r5
40007ec6:	f8cd 8000 	str.w	r8, [sp]
40007eca:	021b      	lsls	r3, r3, #8
40007ecc:	9302      	str	r3, [sp, #8]
40007ece:	f44f 63e0 	mov.w	r3, #1792	; 0x700
40007ed2:	9303      	str	r3, [sp, #12]
40007ed4:	4633      	mov	r3, r6
40007ed6:	f8df a038 	ldr.w	sl, [pc, #56]	; 40007f10 <ddr3TipFreqSet+0x624>
40007eda:	f7ff f997 	bl	4000720c <ddr3TipBusReadModifyWrite>
40007ede:	4601      	mov	r1, r0
40007ee0:	6038      	str	r0, [r7, #0]
40007ee2:	b970      	cbnz	r0, 40007f02 <ddr3TipFreqSet+0x616>
40007ee4:	2394      	movs	r3, #148	; 0x94
40007ee6:	9301      	str	r3, [sp, #4]
40007ee8:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
40007eec:	462a      	mov	r2, r5
40007eee:	9000      	str	r0, [sp, #0]
40007ef0:	4620      	mov	r0, r4
40007ef2:	9302      	str	r3, [sp, #8]
40007ef4:	2307      	movs	r3, #7
40007ef6:	9303      	str	r3, [sp, #12]
40007ef8:	4633      	mov	r3, r6
40007efa:	f7ff f987 	bl	4000720c <ddr3TipBusReadModifyWrite>
40007efe:	6038      	str	r0, [r7, #0]
40007f00:	b120      	cbz	r0, 40007f0c <ddr3TipFreqSet+0x620>
40007f02:	f006 fadb 	bl	4000e4bc <gtBreakOnFail>
40007f06:	f8da 0000 	ldr.w	r0, [sl]
40007f0a:	e1eb      	b.n	400082e4 <ddr3TipFreqSet+0x9f8>
40007f0c:	3601      	adds	r6, #1
40007f0e:	e015      	b.n	40007f3c <ddr3TipFreqSet+0x650>
40007f10:	40020868 	andmi	r0, r2, r8, ror #16
40007f14:	4002058c 	andmi	r0, r2, ip, lsl #11
40007f18:	000f4240 	andeq	r4, pc, r0, asr #4
40007f1c:	4001726c 	andmi	r7, r1, ip, ror #4
40007f20:	40017208 	andmi	r7, r1, r8, lsl #4
40007f24:	400172d0 	ldrdmi	r7, [r1], -r0
40007f28:	40016b90 	mulmi	r1, r0, fp
40007f2c:	40017504 	andmi	r7, r1, r4, lsl #10
40007f30:	40017048 	andmi	r7, r1, r8, asr #32
40007f34:	40016b94 	mulmi	r1, r4, fp
40007f38:	4606      	mov	r6, r0
40007f3a:	4680      	mov	r8, r0
40007f3c:	980f      	ldr	r0, [sp, #60]	; 0x3c
40007f3e:	4286      	cmp	r6, r0
40007f40:	d3b3      	bcc.n	40007eaa <ddr3TipFreqSet+0x5be>
40007f42:	2300      	movs	r3, #0
40007f44:	f04f 4640 	mov.w	r6, #3221225472	; 0xc0000000
40007f48:	4620      	mov	r0, r4
40007f4a:	e88d 0048 	stmia.w	sp, {r3, r6}
40007f4e:	4649      	mov	r1, r9
40007f50:	462a      	mov	r2, r5
40007f52:	f241 53ec 	movw	r3, #5612	; 0x15ec
40007f56:	4f3d      	ldr	r7, [pc, #244]	; (4000804c <ddr3TipFreqSet+0x760>)
40007f58:	f7fe fd02 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007f5c:	4680      	mov	r8, r0
40007f5e:	6038      	str	r0, [r7, #0]
40007f60:	2800      	cmp	r0, #0
40007f62:	f040 81b2 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007f66:	4b3a      	ldr	r3, [pc, #232]	; (40008050 <ddr3TipFreqSet+0x764>)
40007f68:	6819      	ldr	r1, [r3, #0]
40007f6a:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
40007f6e:	f7fa eb96 	blx	4000269c <__aeabi_uidiv>
40007f72:	4601      	mov	r1, r0
40007f74:	2064      	movs	r0, #100	; 0x64
40007f76:	f7fa eb92 	blx	4000269c <__aeabi_uidiv>
40007f7a:	4b36      	ldr	r3, [pc, #216]	; (40008054 <ddr3TipFreqSet+0x768>)
40007f7c:	4641      	mov	r1, r8
40007f7e:	681b      	ldr	r3, [r3, #0]
40007f80:	4602      	mov	r2, r0
40007f82:	980b      	ldr	r0, [sp, #44]	; 0x2c
40007f84:	4798      	blx	r3
40007f86:	6038      	str	r0, [r7, #0]
40007f88:	2800      	cmp	r0, #0
40007f8a:	f040 819e 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007f8e:	4649      	mov	r1, r9
40007f90:	4620      	mov	r0, r4
40007f92:	462a      	mov	r2, r5
40007f94:	f241 53ec 	movw	r3, #5612	; 0x15ec
40007f98:	9600      	str	r6, [sp, #0]
40007f9a:	9601      	str	r6, [sp, #4]
40007f9c:	f7fe fce0 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007fa0:	4601      	mov	r1, r0
40007fa2:	6038      	str	r0, [r7, #0]
40007fa4:	2800      	cmp	r0, #0
40007fa6:	f040 8190 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007faa:	f241 6274 	movw	r2, #5748	; 0x1674
40007fae:	9201      	str	r2, [sp, #4]
40007fb0:	4a29      	ldr	r2, [pc, #164]	; (40008058 <ddr3TipFreqSet+0x76c>)
40007fb2:	f06f 23fc 	mvn.w	r3, #4227922944	; 0xfc00fc00
40007fb6:	4620      	mov	r0, r4
40007fb8:	9300      	str	r3, [sp, #0]
40007fba:	9202      	str	r2, [sp, #8]
40007fbc:	462a      	mov	r2, r5
40007fbe:	f7ff f82f 	bl	40007020 <ddr3TipIfPolling>
40007fc2:	b130      	cbz	r0, 40007fd2 <ddr3TipFreqSet+0x6e6>
40007fc4:	4925      	ldr	r1, [pc, #148]	; (4000805c <ddr3TipFreqSet+0x770>)
40007fc6:	780b      	ldrb	r3, [r1, #0]
40007fc8:	2b03      	cmp	r3, #3
40007fca:	d802      	bhi.n	40007fd2 <ddr3TipFreqSet+0x6e6>
40007fcc:	4824      	ldr	r0, [pc, #144]	; (40008060 <ddr3TipFreqSet+0x774>)
40007fce:	f008 fdc5 	bl	40010b5c <mvPrintf>
40007fd2:	2300      	movs	r3, #0
40007fd4:	f04f 46c0 	mov.w	r6, #1610612736	; 0x60000000
40007fd8:	4620      	mov	r0, r4
40007fda:	e88d 0048 	stmia.w	sp, {r3, r6}
40007fde:	4649      	mov	r1, r9
40007fe0:	462a      	mov	r2, r5
40007fe2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40007fe6:	4f19      	ldr	r7, [pc, #100]	; (4000804c <ddr3TipFreqSet+0x760>)
40007fe8:	f7fe fcba 	bl	40006960 <mvHwsDdr3TipIFWrite>
40007fec:	6038      	str	r0, [r7, #0]
40007fee:	2800      	cmp	r0, #0
40007ff0:	f040 816b 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40007ff4:	4b17      	ldr	r3, [pc, #92]	; (40008054 <ddr3TipFreqSet+0x768>)
40007ff6:	4621      	mov	r1, r4
40007ff8:	980b      	ldr	r0, [sp, #44]	; 0x2c
40007ffa:	220a      	movs	r2, #10
40007ffc:	681b      	ldr	r3, [r3, #0]
40007ffe:	4798      	blx	r3
40008000:	6038      	str	r0, [r7, #0]
40008002:	2800      	cmp	r0, #0
40008004:	f040 8161 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40008008:	4620      	mov	r0, r4
4000800a:	4649      	mov	r1, r9
4000800c:	462a      	mov	r2, r5
4000800e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40008012:	9600      	str	r6, [sp, #0]
40008014:	9601      	str	r6, [sp, #4]
40008016:	f7fe fca3 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000801a:	6038      	str	r0, [r7, #0]
4000801c:	2800      	cmp	r0, #0
4000801e:	f040 8154 	bne.w	400082ca <ddr3TipFreqSet+0x9de>
40008022:	465b      	mov	r3, fp
40008024:	4620      	mov	r0, r4
40008026:	4649      	mov	r1, r9
40008028:	462a      	mov	r2, r5
4000802a:	f7fe fca9 	bl	40006980 <ddr3TipSetTiming>
4000802e:	4b0d      	ldr	r3, [pc, #52]	; (40008064 <ddr3TipFreqSet+0x778>)
40008030:	681b      	ldr	r3, [r3, #0]
40008032:	b1f3      	cbz	r3, 40008072 <ddr3TipFreqSet+0x786>
40008034:	9f09      	ldr	r7, [sp, #36]	; 0x24
40008036:	b9bf      	cbnz	r7, 40008068 <ddr3TipFreqSet+0x77c>
40008038:	4b05      	ldr	r3, [pc, #20]	; (40008050 <ddr3TipFreqSet+0x764>)
4000803a:	4807      	ldr	r0, [pc, #28]	; (40008058 <ddr3TipFreqSet+0x76c>)
4000803c:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
40008040:	0189      	lsls	r1, r1, #6
40008042:	f7fa eb2c 	blx	4000269c <__aeabi_uidiv>
40008046:	4601      	mov	r1, r0
40008048:	e010      	b.n	4000806c <ddr3TipFreqSet+0x780>
4000804a:	bf00      	nop
4000804c:	40020868 	andmi	r0, r2, r8, ror #16
40008050:	40017048 	andmi	r7, r1, r8, asr #32
40008054:	40017504 	andmi	r7, r1, r4, lsl #10
40008058:	000f4240 	andeq	r4, pc, r0, asr #4
4000805c:	40016b69 	andmi	r6, r1, r9, ror #22
40008060:	400126b0 			; <UNDEFINED> instruction: 0x400126b0
40008064:	40020978 	andmi	r0, r2, r8, ror r9
40008068:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
4000806c:	4620      	mov	r0, r4
4000806e:	f005 f913 	bl	4000d298 <ddr3TipCmdAddrInitDelay>
40008072:	f241 5628 	movw	r6, #5416	; 0x1528
40008076:	2000      	movs	r0, #0
40008078:	2304      	movs	r3, #4
4000807a:	4649      	mov	r1, r9
4000807c:	e88d 0009 	stmia.w	sp, {r0, r3}
40008080:	462a      	mov	r2, r5
40008082:	4620      	mov	r0, r4
40008084:	4633      	mov	r3, r6
40008086:	f7fe fc6b 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000808a:	f8df 8280 	ldr.w	r8, [pc, #640]	; 4000830c <ddr3TipFreqSet+0xa20>
4000808e:	4601      	mov	r1, r0
40008090:	f8c8 0000 	str.w	r0, [r8]
40008094:	2800      	cmp	r0, #0
40008096:	f040 80f4 	bne.w	40008282 <ddr3TipFreqSet+0x996>
4000809a:	2308      	movs	r3, #8
4000809c:	e88d 0048 	stmia.w	sp, {r3, r6}
400080a0:	4b92      	ldr	r3, [pc, #584]	; (400082ec <ddr3TipFreqSet+0xa00>)
400080a2:	4620      	mov	r0, r4
400080a4:	462a      	mov	r2, r5
400080a6:	9302      	str	r3, [sp, #8]
400080a8:	460b      	mov	r3, r1
400080aa:	f7fe ffb9 	bl	40007020 <ddr3TipIfPolling>
400080ae:	b130      	cbz	r0, 400080be <ddr3TipFreqSet+0x7d2>
400080b0:	488f      	ldr	r0, [pc, #572]	; (400082f0 <ddr3TipFreqSet+0xa04>)
400080b2:	7803      	ldrb	r3, [r0, #0]
400080b4:	2b03      	cmp	r3, #3
400080b6:	d802      	bhi.n	400080be <ddr3TipFreqSet+0x7d2>
400080b8:	488e      	ldr	r0, [pc, #568]	; (400082f4 <ddr3TipFreqSet+0xa08>)
400080ba:	f008 fd4f 	bl	40010b5c <mvPrintf>
400080be:	f241 4618 	movw	r6, #5144	; 0x1418
400080c2:	2102      	movs	r1, #2
400080c4:	f640 731f 	movw	r3, #3871	; 0xf1f
400080c8:	4620      	mov	r0, r4
400080ca:	e88d 000a 	stmia.w	sp, {r1, r3}
400080ce:	462a      	mov	r2, r5
400080d0:	4649      	mov	r1, r9
400080d2:	4633      	mov	r3, r6
400080d4:	f7fe fc44 	bl	40006960 <mvHwsDdr3TipIFWrite>
400080d8:	f8df 8230 	ldr.w	r8, [pc, #560]	; 4000830c <ddr3TipFreqSet+0xa20>
400080dc:	4601      	mov	r1, r0
400080de:	f8c8 0000 	str.w	r0, [r8]
400080e2:	2800      	cmp	r0, #0
400080e4:	f040 80cd 	bne.w	40008282 <ddr3TipFreqSet+0x996>
400080e8:	231f      	movs	r3, #31
400080ea:	e88d 0048 	stmia.w	sp, {r3, r6}
400080ee:	4b7f      	ldr	r3, [pc, #508]	; (400082ec <ddr3TipFreqSet+0xa00>)
400080f0:	4620      	mov	r0, r4
400080f2:	462a      	mov	r2, r5
400080f4:	9302      	str	r3, [sp, #8]
400080f6:	460b      	mov	r3, r1
400080f8:	f7fe ff92 	bl	40007020 <ddr3TipIfPolling>
400080fc:	b130      	cbz	r0, 4000810c <ddr3TipFreqSet+0x820>
400080fe:	497c      	ldr	r1, [pc, #496]	; (400082f0 <ddr3TipFreqSet+0xa04>)
40008100:	780b      	ldrb	r3, [r1, #0]
40008102:	2b03      	cmp	r3, #3
40008104:	d802      	bhi.n	4000810c <ddr3TipFreqSet+0x820>
40008106:	487c      	ldr	r0, [pc, #496]	; (400082f8 <ddr3TipFreqSet+0xa0c>)
40008108:	f008 fd28 	bl	40010b5c <mvPrintf>
4000810c:	2200      	movs	r2, #0
4000810e:	2302      	movs	r3, #2
40008110:	4620      	mov	r0, r4
40008112:	e88d 000c 	stmia.w	sp, {r2, r3}
40008116:	4649      	mov	r1, r9
40008118:	462a      	mov	r2, r5
4000811a:	f241 5328 	movw	r3, #5416	; 0x1528
4000811e:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 4000830c <ddr3TipFreqSet+0xa20>
40008122:	f7fe fc1d 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008126:	f8c8 0000 	str.w	r0, [r8]
4000812a:	2800      	cmp	r0, #0
4000812c:	f040 80a9 	bne.w	40008282 <ddr3TipFreqSet+0x996>
40008130:	4620      	mov	r0, r4
40008132:	4649      	mov	r1, r9
40008134:	462a      	mov	r2, r5
40008136:	f241 43b0 	movw	r3, #5296	; 0x14b0
4000813a:	2701      	movs	r7, #1
4000813c:	9700      	str	r7, [sp, #0]
4000813e:	9701      	str	r7, [sp, #4]
40008140:	f7fe fc0e 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008144:	f8c8 0000 	str.w	r0, [r8]
40008148:	2800      	cmp	r0, #0
4000814a:	f040 809a 	bne.w	40008282 <ddr3TipFreqSet+0x996>
4000814e:	9a07      	ldr	r2, [sp, #28]
40008150:	2174      	movs	r1, #116	; 0x74
40008152:	486a      	ldr	r0, [pc, #424]	; (400082fc <ddr3TipFreqSet+0xa10>)
40008154:	5c83      	ldrb	r3, [r0, r2]
40008156:	4620      	mov	r0, r4
40008158:	9101      	str	r1, [sp, #4]
4000815a:	4649      	mov	r1, r9
4000815c:	f003 020e 	and.w	r2, r3, #14
40008160:	f003 0301 	and.w	r3, r3, #1
40008164:	009b      	lsls	r3, r3, #2
40008166:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
4000816a:	462a      	mov	r2, r5
4000816c:	9300      	str	r3, [sp, #0]
4000816e:	f241 53d0 	movw	r3, #5584	; 0x15d0
40008172:	f7fe fbf5 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008176:	f8c8 0000 	str.w	r0, [r8]
4000817a:	2800      	cmp	r0, #0
4000817c:	f040 8081 	bne.w	40008282 <ddr3TipFreqSet+0x996>
40008180:	9b08      	ldr	r3, [sp, #32]
40008182:	4649      	mov	r1, r9
40008184:	485e      	ldr	r0, [pc, #376]	; (40008300 <ddr3TipFreqSet+0xa14>)
40008186:	f44f 6ac7 	mov.w	sl, #1592	; 0x638
4000818a:	4e5e      	ldr	r6, [pc, #376]	; (40008304 <ddr3TipFreqSet+0xa18>)
4000818c:	5cc2      	ldrb	r2, [r0, r3]
4000818e:	4620      	mov	r0, r4
40008190:	6833      	ldr	r3, [r6, #0]
40008192:	f8cd a004 	str.w	sl, [sp, #4]
40008196:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
4000819a:	462a      	mov	r2, r5
4000819c:	9300      	str	r3, [sp, #0]
4000819e:	f241 53d8 	movw	r3, #5592	; 0x15d8
400081a2:	f7fe fbdd 	bl	40006960 <mvHwsDdr3TipIFWrite>
400081a6:	f8c8 0000 	str.w	r0, [r8]
400081aa:	2800      	cmp	r0, #0
400081ac:	d169      	bne.n	40008282 <ddr3TipFreqSet+0x996>
400081ae:	9907      	ldr	r1, [sp, #28]
400081b0:	9a08      	ldr	r2, [sp, #32]
400081b2:	9807      	ldr	r0, [sp, #28]
400081b4:	1a8b      	subs	r3, r1, r2
400081b6:	3106      	adds	r1, #6
400081b8:	1e42      	subs	r2, r0, #1
400081ba:	4620      	mov	r0, r4
400081bc:	0312      	lsls	r2, r2, #12
400081be:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
400081c2:	1c59      	adds	r1, r3, #1
400081c4:	3306      	adds	r3, #6
400081c6:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
400081ca:	4649      	mov	r1, r9
400081cc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
400081d0:	4b4d      	ldr	r3, [pc, #308]	; (40008308 <ddr3TipFreqSet+0xa1c>)
400081d2:	9200      	str	r2, [sp, #0]
400081d4:	462a      	mov	r2, r5
400081d6:	9301      	str	r3, [sp, #4]
400081d8:	f241 4328 	movw	r3, #5160	; 0x1428
400081dc:	f7fe fbc0 	bl	40006960 <mvHwsDdr3TipIFWrite>
400081e0:	f8c8 0000 	str.w	r0, [r8]
400081e4:	2800      	cmp	r0, #0
400081e6:	d14c      	bne.n	40008282 <ddr3TipFreqSet+0x996>
400081e8:	9908      	ldr	r1, [sp, #32]
400081ea:	4620      	mov	r0, r4
400081ec:	1d4b      	adds	r3, r1, #5
400081ee:	1e4a      	subs	r2, r1, #1
400081f0:	4649      	mov	r1, r9
400081f2:	031b      	lsls	r3, r3, #12
400081f4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
400081f8:	462a      	mov	r2, r5
400081fa:	f043 0391 	orr.w	r3, r3, #145	; 0x91
400081fe:	9300      	str	r3, [sp, #0]
40008200:	f64f 73ff 	movw	r3, #65535	; 0xffff
40008204:	9301      	str	r3, [sp, #4]
40008206:	f241 437c 	movw	r3, #5244	; 0x147c
4000820a:	f7fe fba9 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000820e:	f8c8 0000 	str.w	r0, [r8]
40008212:	2800      	cmp	r0, #0
40008214:	d135      	bne.n	40008282 <ddr3TipFreqSet+0x996>
40008216:	230f      	movs	r3, #15
40008218:	462a      	mov	r2, r5
4000821a:	9300      	str	r3, [sp, #0]
4000821c:	4620      	mov	r0, r4
4000821e:	9301      	str	r3, [sp, #4]
40008220:	4649      	mov	r1, r9
40008222:	f241 439c 	movw	r3, #5276	; 0x149c
40008226:	f7fe fb9b 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000822a:	4602      	mov	r2, r0
4000822c:	f8c8 0000 	str.w	r0, [r8]
40008230:	bb38      	cbnz	r0, 40008282 <ddr3TipFreqSet+0x996>
40008232:	9807      	ldr	r0, [sp, #28]
40008234:	4931      	ldr	r1, [pc, #196]	; (400082fc <ddr3TipFreqSet+0xa10>)
40008236:	5c0b      	ldrb	r3, [r1, r0]
40008238:	4620      	mov	r0, r4
4000823a:	f003 010e 	and.w	r1, r3, #14
4000823e:	f003 0301 	and.w	r3, r3, #1
40008242:	009b      	lsls	r3, r3, #2
40008244:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
40008248:	4639      	mov	r1, r7
4000824a:	9300      	str	r3, [sp, #0]
4000824c:	2374      	movs	r3, #116	; 0x74
4000824e:	9301      	str	r3, [sp, #4]
40008250:	f241 53d0 	movw	r3, #5584	; 0x15d0
40008254:	f7fe fb84 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008258:	f8c8 0000 	str.w	r0, [r8]
4000825c:	b988      	cbnz	r0, 40008282 <ddr3TipFreqSet+0x996>
4000825e:	9808      	ldr	r0, [sp, #32]
40008260:	2208      	movs	r2, #8
40008262:	4927      	ldr	r1, [pc, #156]	; (40008300 <ddr3TipFreqSet+0xa14>)
40008264:	6836      	ldr	r6, [r6, #0]
40008266:	5c0b      	ldrb	r3, [r1, r0]
40008268:	4620      	mov	r0, r4
4000826a:	a914      	add	r1, sp, #80	; 0x50
4000826c:	f8cd a000 	str.w	sl, [sp]
40008270:	ea46 06c3 	orr.w	r6, r6, r3, lsl #3
40008274:	4633      	mov	r3, r6
40008276:	f7ff fae1 	bl	4000783c <ddr3TipWriteMRSCmd>
4000827a:	4602      	mov	r2, r0
4000827c:	f8c8 0000 	str.w	r0, [r8]
40008280:	b120      	cbz	r0, 4000828c <ddr3TipFreqSet+0x9a0>
40008282:	f006 f91b 	bl	4000e4bc <gtBreakOnFail>
40008286:	f8d8 0000 	ldr.w	r0, [r8]
4000828a:	e02b      	b.n	400082e4 <ddr3TipFreqSet+0x9f8>
4000828c:	4620      	mov	r0, r4
4000828e:	4639      	mov	r1, r7
40008290:	f241 53d8 	movw	r3, #5592	; 0x15d8
40008294:	e88d 0440 	stmia.w	sp, {r6, sl}
40008298:	f7fe fb62 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000829c:	f8c8 0000 	str.w	r0, [r8]
400082a0:	b120      	cbz	r0, 400082ac <ddr3TipFreqSet+0x9c0>
400082a2:	f006 f90b 	bl	4000e4bc <gtBreakOnFail>
400082a6:	4b19      	ldr	r3, [pc, #100]	; (4000830c <ddr3TipFreqSet+0xa20>)
400082a8:	6818      	ldr	r0, [r3, #0]
400082aa:	e01b      	b.n	400082e4 <ddr3TipFreqSet+0x9f8>
400082ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
400082ae:	b182      	cbz	r2, 400082d2 <ddr3TipFreqSet+0x9e6>
400082b0:	2308      	movs	r3, #8
400082b2:	4620      	mov	r0, r4
400082b4:	9300      	str	r3, [sp, #0]
400082b6:	4649      	mov	r1, r9
400082b8:	9301      	str	r3, [sp, #4]
400082ba:	462a      	mov	r2, r5
400082bc:	f241 63d8 	movw	r3, #5848	; 0x16d8
400082c0:	4f12      	ldr	r7, [pc, #72]	; (4000830c <ddr3TipFreqSet+0xa20>)
400082c2:	f7fe fb4d 	bl	40006960 <mvHwsDdr3TipIFWrite>
400082c6:	6038      	str	r0, [r7, #0]
400082c8:	b118      	cbz	r0, 400082d2 <ddr3TipFreqSet+0x9e6>
400082ca:	f006 f8f7 	bl	4000e4bc <gtBreakOnFail>
400082ce:	6838      	ldr	r0, [r7, #0]
400082d0:	e008      	b.n	400082e4 <ddr3TipFreqSet+0x9f8>
400082d2:	9f06      	ldr	r7, [sp, #24]
400082d4:	3501      	adds	r5, #1
400082d6:	3758      	adds	r7, #88	; 0x58
400082d8:	9706      	str	r7, [sp, #24]
400082da:	9f0e      	ldr	r7, [sp, #56]	; 0x38
400082dc:	42bd      	cmp	r5, r7
400082de:	f67f ab52 	bls.w	40007986 <ddr3TipFreqSet+0x9a>
400082e2:	2000      	movs	r0, #0
400082e4:	b017      	add	sp, #92	; 0x5c
400082e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400082ea:	bf00      	nop
400082ec:	000f4240 	andeq	r4, pc, r0, asr #4
400082f0:	40016b69 	andmi	r6, r1, r9, ror #22
400082f4:	400126ce 	andmi	r2, r1, lr, asr #13
400082f8:	400126eb 	andmi	r2, r1, fp, ror #13
400082fc:	4001726c 	andmi	r7, r1, ip, ror #4
40008300:	40017208 	andmi	r7, r1, r8, lsl #4
40008304:	40016c08 	andmi	r6, r1, r8, lsl #24
40008308:	000ffff0 	strdeq	pc, [pc], -r0
4000830c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipResetFifoPtr:

40008310 <ddr3TipResetFifoPtr>:
ddr3TipResetFifoPtr():
40008310:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
40008314:	2200      	movs	r2, #0
40008316:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
4000831a:	2101      	movs	r1, #1
4000831c:	e88d 000c 	stmia.w	sp, {r2, r3}
40008320:	f241 53c8 	movw	r3, #5576	; 0x15c8
40008324:	4606      	mov	r6, r0
40008326:	f7fe fb1b 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000832a:	4c2b      	ldr	r4, [pc, #172]	; (400083d8 <ddr3TipResetFifoPtr+0xc8>)
4000832c:	4602      	mov	r2, r0
4000832e:	6020      	str	r0, [r4, #0]
40008330:	2800      	cmp	r0, #0
40008332:	d14c      	bne.n	400083ce <ddr3TipResetFifoPtr+0xbe>
40008334:	2501      	movs	r5, #1
40008336:	4630      	mov	r0, r6
40008338:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000833c:	f04f 0809 	mov.w	r8, #9
40008340:	4629      	mov	r1, r5
40008342:	e88d 0120 	stmia.w	sp, {r5, r8}
40008346:	f7fe fb0b 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000834a:	4602      	mov	r2, r0
4000834c:	6020      	str	r0, [r4, #0]
4000834e:	2800      	cmp	r0, #0
40008350:	d13d      	bne.n	400083ce <ddr3TipResetFifoPtr+0xbe>
40008352:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40008356:	4630      	mov	r0, r6
40008358:	9300      	str	r3, [sp, #0]
4000835a:	4629      	mov	r1, r5
4000835c:	9301      	str	r3, [sp, #4]
4000835e:	f241 53b0 	movw	r3, #5552	; 0x15b0
40008362:	f7fe fafd 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008366:	4602      	mov	r2, r0
40008368:	6020      	str	r0, [r4, #0]
4000836a:	2800      	cmp	r0, #0
4000836c:	d12f      	bne.n	400083ce <ddr3TipResetFifoPtr+0xbe>
4000836e:	9000      	str	r0, [sp, #0]
40008370:	4629      	mov	r1, r5
40008372:	4630      	mov	r0, r6
40008374:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40008378:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
4000837c:	9701      	str	r7, [sp, #4]
4000837e:	f7fe faef 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008382:	4602      	mov	r2, r0
40008384:	6020      	str	r0, [r4, #0]
40008386:	bb10      	cbnz	r0, 400083ce <ddr3TipResetFifoPtr+0xbe>
40008388:	4630      	mov	r0, r6
4000838a:	4629      	mov	r1, r5
4000838c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40008390:	9700      	str	r7, [sp, #0]
40008392:	9701      	str	r7, [sp, #4]
40008394:	f7fe fae4 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008398:	4602      	mov	r2, r0
4000839a:	6020      	str	r0, [r4, #0]
4000839c:	b9b8      	cbnz	r0, 400083ce <ddr3TipResetFifoPtr+0xbe>
4000839e:	2308      	movs	r3, #8
400083a0:	4630      	mov	r0, r6
400083a2:	e88d 0108 	stmia.w	sp, {r3, r8}
400083a6:	4629      	mov	r1, r5
400083a8:	f241 53b8 	movw	r3, #5560	; 0x15b8
400083ac:	f7fe fad8 	bl	40006960 <mvHwsDdr3TipIFWrite>
400083b0:	4602      	mov	r2, r0
400083b2:	6020      	str	r0, [r4, #0]
400083b4:	b958      	cbnz	r0, 400083ce <ddr3TipResetFifoPtr+0xbe>
400083b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
400083ba:	4630      	mov	r0, r6
400083bc:	9300      	str	r3, [sp, #0]
400083be:	4629      	mov	r1, r5
400083c0:	9301      	str	r3, [sp, #4]
400083c2:	f241 53b4 	movw	r3, #5556	; 0x15b4
400083c6:	f7fe facb 	bl	40006960 <mvHwsDdr3TipIFWrite>
400083ca:	6020      	str	r0, [r4, #0]
400083cc:	b110      	cbz	r0, 400083d4 <ddr3TipResetFifoPtr+0xc4>
400083ce:	f006 f875 	bl	4000e4bc <gtBreakOnFail>
400083d2:	6820      	ldr	r0, [r4, #0]
400083d4:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
400083d8:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipDDR3ResetPhyRegs:

400083dc <ddr3TipDDR3ResetPhyRegs>:
ddr3TipDDR3ResetPhyRegs():
400083dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400083e0:	2102      	movs	r1, #2
400083e2:	b087      	sub	sp, #28
400083e4:	4605      	mov	r5, r0
400083e6:	f005 f9d1 	bl	4000d78c <ddr3TipDevAttrGet>
400083ea:	4b76      	ldr	r3, [pc, #472]	; (400085c4 <ddr3TipDDR3ResetPhyRegs+0x1e8>)
400083ec:	681a      	ldr	r2, [r3, #0]
400083ee:	7812      	ldrb	r2, [r2, #0]
400083f0:	b2c0      	uxtb	r0, r0
400083f2:	9005      	str	r0, [sp, #20]
400083f4:	07d0      	lsls	r0, r2, #31
400083f6:	f140 80c7 	bpl.w	40008588 <ddr3TipDDR3ResetPhyRegs+0x1ac>
400083fa:	2400      	movs	r4, #0
400083fc:	4699      	mov	r9, r3
400083fe:	4f72      	ldr	r7, [pc, #456]	; (400085c8 <ddr3TipDDR3ResetPhyRegs+0x1ec>)
40008400:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 400085d8 <ddr3TipDDR3ResetPhyRegs+0x1fc>
40008404:	4e71      	ldr	r6, [pc, #452]	; (400085cc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
40008406:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 400085dc <ddr3TipDDR3ResetPhyRegs+0x200>
4000840a:	e0b9      	b.n	40008580 <ddr3TipDDR3ResetPhyRegs+0x1a4>
4000840c:	f8d9 3000 	ldr.w	r3, [r9]
40008410:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008414:	fa43 f304 	asr.w	r3, r3, r4
40008418:	07d9      	lsls	r1, r3, #31
4000841a:	f140 80b0 	bpl.w	4000857e <ddr3TipDDR3ResetPhyRegs+0x1a2>
4000841e:	2100      	movs	r1, #0
40008420:	9400      	str	r4, [sp, #0]
40008422:	9101      	str	r1, [sp, #4]
40008424:	4628      	mov	r0, r5
40008426:	683b      	ldr	r3, [r7, #0]
40008428:	460a      	mov	r2, r1
4000842a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 400085cc <ddr3TipDDR3ResetPhyRegs+0x1f0>
4000842e:	009b      	lsls	r3, r3, #2
40008430:	9302      	str	r3, [sp, #8]
40008432:	f8da 3000 	ldr.w	r3, [sl]
40008436:	9303      	str	r3, [sp, #12]
40008438:	460b      	mov	r3, r1
4000843a:	f7fe fecd 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000843e:	4601      	mov	r1, r0
40008440:	6030      	str	r0, [r6, #0]
40008442:	2800      	cmp	r0, #0
40008444:	f040 8096 	bne.w	40008574 <ddr3TipDDR3ResetPhyRegs+0x198>
40008448:	9001      	str	r0, [sp, #4]
4000844a:	460a      	mov	r2, r1
4000844c:	9400      	str	r4, [sp, #0]
4000844e:	4628      	mov	r0, r5
40008450:	683b      	ldr	r3, [r7, #0]
40008452:	009b      	lsls	r3, r3, #2
40008454:	3302      	adds	r3, #2
40008456:	9302      	str	r3, [sp, #8]
40008458:	f8db 3000 	ldr.w	r3, [fp]
4000845c:	9303      	str	r3, [sp, #12]
4000845e:	460b      	mov	r3, r1
40008460:	f7fe feba 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40008464:	4601      	mov	r1, r0
40008466:	6030      	str	r0, [r6, #0]
40008468:	2800      	cmp	r0, #0
4000846a:	f040 8083 	bne.w	40008574 <ddr3TipDDR3ResetPhyRegs+0x198>
4000846e:	9001      	str	r0, [sp, #4]
40008470:	4628      	mov	r0, r5
40008472:	9400      	str	r4, [sp, #0]
40008474:	683b      	ldr	r3, [r7, #0]
40008476:	4a56      	ldr	r2, [pc, #344]	; (400085d0 <ddr3TipDDR3ResetPhyRegs+0x1f4>)
40008478:	009b      	lsls	r3, r3, #2
4000847a:	3303      	adds	r3, #3
4000847c:	9302      	str	r3, [sp, #8]
4000847e:	6813      	ldr	r3, [r2, #0]
40008480:	460a      	mov	r2, r1
40008482:	9303      	str	r3, [sp, #12]
40008484:	460b      	mov	r3, r1
40008486:	f7fe fea7 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000848a:	4601      	mov	r1, r0
4000848c:	6030      	str	r0, [r6, #0]
4000848e:	2800      	cmp	r0, #0
40008490:	d170      	bne.n	40008574 <ddr3TipDDR3ResetPhyRegs+0x198>
40008492:	9001      	str	r0, [sp, #4]
40008494:	460a      	mov	r2, r1
40008496:	9400      	str	r4, [sp, #0]
40008498:	4628      	mov	r0, r5
4000849a:	683b      	ldr	r3, [r7, #0]
4000849c:	009b      	lsls	r3, r3, #2
4000849e:	3301      	adds	r3, #1
400084a0:	9302      	str	r3, [sp, #8]
400084a2:	4b4c      	ldr	r3, [pc, #304]	; (400085d4 <ddr3TipDDR3ResetPhyRegs+0x1f8>)
400084a4:	681b      	ldr	r3, [r3, #0]
400084a6:	9303      	str	r3, [sp, #12]
400084a8:	460b      	mov	r3, r1
400084aa:	f7fe fe95 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400084ae:	4601      	mov	r1, r0
400084b0:	6030      	str	r0, [r6, #0]
400084b2:	2800      	cmp	r0, #0
400084b4:	d15e      	bne.n	40008574 <ddr3TipDDR3ResetPhyRegs+0x198>
400084b6:	9001      	str	r0, [sp, #4]
400084b8:	460a      	mov	r2, r1
400084ba:	9400      	str	r4, [sp, #0]
400084bc:	683b      	ldr	r3, [r7, #0]
400084be:	9003      	str	r0, [sp, #12]
400084c0:	4628      	mov	r0, r5
400084c2:	011b      	lsls	r3, r3, #4
400084c4:	331f      	adds	r3, #31
400084c6:	9302      	str	r3, [sp, #8]
400084c8:	460b      	mov	r3, r1
400084ca:	f7fe fe85 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400084ce:	4601      	mov	r1, r0
400084d0:	6030      	str	r0, [r6, #0]
400084d2:	2800      	cmp	r0, #0
400084d4:	d14e      	bne.n	40008574 <ddr3TipDDR3ResetPhyRegs+0x198>
400084d6:	9001      	str	r0, [sp, #4]
400084d8:	460a      	mov	r2, r1
400084da:	9400      	str	r4, [sp, #0]
400084dc:	683b      	ldr	r3, [r7, #0]
400084de:	9003      	str	r0, [sp, #12]
400084e0:	4628      	mov	r0, r5
400084e2:	011b      	lsls	r3, r3, #4
400084e4:	335f      	adds	r3, #95	; 0x5f
400084e6:	9302      	str	r3, [sp, #8]
400084e8:	460b      	mov	r3, r1
400084ea:	f7fe fe75 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400084ee:	4601      	mov	r1, r0
400084f0:	6030      	str	r0, [r6, #0]
400084f2:	2800      	cmp	r0, #0
400084f4:	d13e      	bne.n	40008574 <ddr3TipDDR3ResetPhyRegs+0x198>
400084f6:	9001      	str	r0, [sp, #4]
400084f8:	460a      	mov	r2, r1
400084fa:	9400      	str	r4, [sp, #0]
400084fc:	683b      	ldr	r3, [r7, #0]
400084fe:	9003      	str	r0, [sp, #12]
40008500:	4628      	mov	r0, r5
40008502:	011b      	lsls	r3, r3, #4
40008504:	3314      	adds	r3, #20
40008506:	9302      	str	r3, [sp, #8]
40008508:	460b      	mov	r3, r1
4000850a:	f7fe fe65 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000850e:	4601      	mov	r1, r0
40008510:	6030      	str	r0, [r6, #0]
40008512:	2800      	cmp	r0, #0
40008514:	d12e      	bne.n	40008574 <ddr3TipDDR3ResetPhyRegs+0x198>
40008516:	9001      	str	r0, [sp, #4]
40008518:	460a      	mov	r2, r1
4000851a:	9400      	str	r4, [sp, #0]
4000851c:	683b      	ldr	r3, [r7, #0]
4000851e:	9003      	str	r0, [sp, #12]
40008520:	4628      	mov	r0, r5
40008522:	011b      	lsls	r3, r3, #4
40008524:	3354      	adds	r3, #84	; 0x54
40008526:	9302      	str	r3, [sp, #8]
40008528:	460b      	mov	r3, r1
4000852a:	f7fe fe55 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000852e:	6030      	str	r0, [r6, #0]
40008530:	2800      	cmp	r0, #0
40008532:	d13b      	bne.n	400085ac <ddr3TipDDR3ResetPhyRegs+0x1d0>
40008534:	2100      	movs	r1, #0
40008536:	9400      	str	r4, [sp, #0]
40008538:	9101      	str	r1, [sp, #4]
4000853a:	4628      	mov	r0, r5
4000853c:	683b      	ldr	r3, [r7, #0]
4000853e:	460a      	mov	r2, r1
40008540:	9103      	str	r1, [sp, #12]
40008542:	f8df 8088 	ldr.w	r8, [pc, #136]	; 400085cc <ddr3TipDDR3ResetPhyRegs+0x1f0>
40008546:	011b      	lsls	r3, r3, #4
40008548:	3315      	adds	r3, #21
4000854a:	9302      	str	r3, [sp, #8]
4000854c:	460b      	mov	r3, r1
4000854e:	f7fe fe43 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40008552:	4601      	mov	r1, r0
40008554:	6030      	str	r0, [r6, #0]
40008556:	b968      	cbnz	r0, 40008574 <ddr3TipDDR3ResetPhyRegs+0x198>
40008558:	9001      	str	r0, [sp, #4]
4000855a:	460a      	mov	r2, r1
4000855c:	9400      	str	r4, [sp, #0]
4000855e:	683b      	ldr	r3, [r7, #0]
40008560:	9003      	str	r0, [sp, #12]
40008562:	4628      	mov	r0, r5
40008564:	011b      	lsls	r3, r3, #4
40008566:	3355      	adds	r3, #85	; 0x55
40008568:	9302      	str	r3, [sp, #8]
4000856a:	460b      	mov	r3, r1
4000856c:	f7fe fe34 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40008570:	6030      	str	r0, [r6, #0]
40008572:	b120      	cbz	r0, 4000857e <ddr3TipDDR3ResetPhyRegs+0x1a2>
40008574:	f005 ffa2 	bl	4000e4bc <gtBreakOnFail>
40008578:	f8d8 0000 	ldr.w	r0, [r8]
4000857c:	e01e      	b.n	400085bc <ddr3TipDDR3ResetPhyRegs+0x1e0>
4000857e:	3401      	adds	r4, #1
40008580:	9b05      	ldr	r3, [sp, #20]
40008582:	429c      	cmp	r4, r3
40008584:	f4ff af42 	bcc.w	4000840c <ddr3TipDDR3ResetPhyRegs+0x30>
40008588:	4f10      	ldr	r7, [pc, #64]	; (400085cc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
4000858a:	24db      	movs	r4, #219	; 0xdb
4000858c:	2600      	movs	r6, #0
4000858e:	f240 180b 	movw	r8, #267	; 0x10b
40008592:	2101      	movs	r1, #1
40008594:	233f      	movs	r3, #63	; 0x3f
40008596:	4628      	mov	r0, r5
40008598:	9303      	str	r3, [sp, #12]
4000859a:	2200      	movs	r2, #0
4000859c:	460b      	mov	r3, r1
4000859e:	9600      	str	r6, [sp, #0]
400085a0:	9601      	str	r6, [sp, #4]
400085a2:	9402      	str	r4, [sp, #8]
400085a4:	f7fe fe18 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400085a8:	6038      	str	r0, [r7, #0]
400085aa:	b120      	cbz	r0, 400085b6 <ddr3TipDDR3ResetPhyRegs+0x1da>
400085ac:	f005 ff86 	bl	4000e4bc <gtBreakOnFail>
400085b0:	4b06      	ldr	r3, [pc, #24]	; (400085cc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
400085b2:	6818      	ldr	r0, [r3, #0]
400085b4:	e002      	b.n	400085bc <ddr3TipDDR3ResetPhyRegs+0x1e0>
400085b6:	340c      	adds	r4, #12
400085b8:	4544      	cmp	r4, r8
400085ba:	d1ea      	bne.n	40008592 <ddr3TipDDR3ResetPhyRegs+0x1b6>
400085bc:	b007      	add	sp, #28
400085be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400085c2:	bf00      	nop
400085c4:	400205d8 	ldrdmi	r0, [r2], -r8
400085c8:	40020968 	andmi	r0, r2, r8, ror #18
400085cc:	40020868 	andmi	r0, r2, r8, ror #16
400085d0:	40016bf8 	strdmi	r6, [r1], -r8
400085d4:	40016b9c 	mulmi	r1, ip, fp
400085d8:	40020974 	andmi	r0, r2, r4, ror r9
400085dc:	40020988 	andmi	r0, r2, r8, lsl #19

Disassembly of section .text.ddr3TipRestoreDunitRegs:

400085e0 <ddr3TipRestoreDunitRegs>:
ddr3TipRestoreDunitRegs():
400085e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
400085e2:	2501      	movs	r5, #1
400085e4:	2200      	movs	r2, #0
400085e6:	f241 43cc 	movw	r3, #5324	; 0x14cc
400085ea:	4629      	mov	r1, r5
400085ec:	4606      	mov	r6, r0
400085ee:	9500      	str	r5, [sp, #0]
400085f0:	9501      	str	r5, [sp, #4]
400085f2:	f7fe f9b5 	bl	40006960 <mvHwsDdr3TipIFWrite>
400085f6:	4c1f      	ldr	r4, [pc, #124]	; (40008674 <ddr3TipRestoreDunitRegs+0x94>)
400085f8:	4602      	mov	r2, r0
400085fa:	6020      	str	r0, [r4, #0]
400085fc:	b9e0      	cbnz	r0, 40008638 <ddr3TipRestoreDunitRegs+0x58>
400085fe:	4b1e      	ldr	r3, [pc, #120]	; (40008678 <ddr3TipRestoreDunitRegs+0x98>)
40008600:	4630      	mov	r0, r6
40008602:	4629      	mov	r1, r5
40008604:	781b      	ldrb	r3, [r3, #0]
40008606:	00db      	lsls	r3, r3, #3
40008608:	9300      	str	r3, [sp, #0]
4000860a:	2318      	movs	r3, #24
4000860c:	9301      	str	r3, [sp, #4]
4000860e:	f241 43cc 	movw	r3, #5324	; 0x14cc
40008612:	f7fe f9a5 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008616:	4602      	mov	r2, r0
40008618:	6020      	str	r0, [r4, #0]
4000861a:	b968      	cbnz	r0, 40008638 <ddr3TipRestoreDunitRegs+0x58>
4000861c:	f64f 73ff 	movw	r3, #65535	; 0xffff
40008620:	f04f 3eff 	mov.w	lr, #4294967295
40008624:	4630      	mov	r0, r6
40008626:	e88d 4008 	stmia.w	sp, {r3, lr}
4000862a:	4629      	mov	r1, r5
4000862c:	f241 03fc 	movw	r3, #4348	; 0x10fc
40008630:	f7fe f996 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008634:	6020      	str	r0, [r4, #0]
40008636:	b118      	cbz	r0, 40008640 <ddr3TipRestoreDunitRegs+0x60>
40008638:	f005 ff40 	bl	4000e4bc <gtBreakOnFail>
4000863c:	6820      	ldr	r0, [r4, #0]
4000863e:	e018      	b.n	40008672 <ddr3TipRestoreDunitRegs+0x92>
40008640:	4d0e      	ldr	r5, [pc, #56]	; (4000867c <ddr3TipRestoreDunitRegs+0x9c>)
40008642:	f505 7719 	add.w	r7, r5, #612	; 0x264
40008646:	f855 3c04 	ldr.w	r3, [r5, #-4]
4000864a:	4630      	mov	r0, r6
4000864c:	2101      	movs	r1, #1
4000864e:	2200      	movs	r2, #0
40008650:	9300      	str	r3, [sp, #0]
40008652:	682b      	ldr	r3, [r5, #0]
40008654:	9301      	str	r3, [sp, #4]
40008656:	f855 3c08 	ldr.w	r3, [r5, #-8]
4000865a:	f7fe f981 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000865e:	6020      	str	r0, [r4, #0]
40008660:	b120      	cbz	r0, 4000866c <ddr3TipRestoreDunitRegs+0x8c>
40008662:	f005 ff2b 	bl	4000e4bc <gtBreakOnFail>
40008666:	4b03      	ldr	r3, [pc, #12]	; (40008674 <ddr3TipRestoreDunitRegs+0x94>)
40008668:	6818      	ldr	r0, [r3, #0]
4000866a:	e002      	b.n	40008672 <ddr3TipRestoreDunitRegs+0x92>
4000866c:	350c      	adds	r5, #12
4000866e:	42bd      	cmp	r5, r7
40008670:	d1e9      	bne.n	40008646 <ddr3TipRestoreDunitRegs+0x66>
40008672:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
40008674:	40020868 	andmi	r0, r2, r8, ror #16
40008678:	400205e0 	andmi	r0, r2, r0, ror #11
4000867c:	40014650 	andmi	r4, r1, r0, asr r6

Disassembly of section .text.ddr3TipAdllRegsBypass:

40008680 <ddr3TipAdllRegsBypass>:
ddr3TipAdllRegsBypass():
40008680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008684:	468b      	mov	fp, r1
40008686:	b087      	sub	sp, #28
40008688:	2102      	movs	r1, #2
4000868a:	4606      	mov	r6, r0
4000868c:	4692      	mov	sl, r2
4000868e:	f005 f87d 	bl	4000d78c <ddr3TipDevAttrGet>
40008692:	4f22      	ldr	r7, [pc, #136]	; (4000871c <ddr3TipAdllRegsBypass+0x9c>)
40008694:	683b      	ldr	r3, [r7, #0]
40008696:	b2c0      	uxtb	r0, r0
40008698:	9005      	str	r0, [sp, #20]
4000869a:	7818      	ldrb	r0, [r3, #0]
4000869c:	f010 0001 	ands.w	r0, r0, #1
400086a0:	d039      	beq.n	40008716 <ddr3TipAdllRegsBypass+0x96>
400086a2:	2400      	movs	r4, #0
400086a4:	4d1e      	ldr	r5, [pc, #120]	; (40008720 <ddr3TipAdllRegsBypass+0xa0>)
400086a6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40008724 <ddr3TipAdllRegsBypass+0xa4>
400086aa:	e030      	b.n	4000870e <ddr3TipAdllRegsBypass+0x8e>
400086ac:	683b      	ldr	r3, [r7, #0]
400086ae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400086b2:	fa43 f304 	asr.w	r3, r3, r4
400086b6:	07db      	lsls	r3, r3, #31
400086b8:	d528      	bpl.n	4000870c <ddr3TipAdllRegsBypass+0x8c>
400086ba:	682b      	ldr	r3, [r5, #0]
400086bc:	2100      	movs	r1, #0
400086be:	4630      	mov	r0, r6
400086c0:	9101      	str	r1, [sp, #4]
400086c2:	460a      	mov	r2, r1
400086c4:	9400      	str	r4, [sp, #0]
400086c6:	009b      	lsls	r3, r3, #2
400086c8:	f8cd b00c 	str.w	fp, [sp, #12]
400086cc:	3301      	adds	r3, #1
400086ce:	9302      	str	r3, [sp, #8]
400086d0:	460b      	mov	r3, r1
400086d2:	f8df 9050 	ldr.w	r9, [pc, #80]	; 40008724 <ddr3TipAdllRegsBypass+0xa4>
400086d6:	f7fe fd7f 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400086da:	4601      	mov	r1, r0
400086dc:	f8c8 0000 	str.w	r0, [r8]
400086e0:	b978      	cbnz	r0, 40008702 <ddr3TipAdllRegsBypass+0x82>
400086e2:	682b      	ldr	r3, [r5, #0]
400086e4:	460a      	mov	r2, r1
400086e6:	9001      	str	r0, [sp, #4]
400086e8:	4630      	mov	r0, r6
400086ea:	9400      	str	r4, [sp, #0]
400086ec:	011b      	lsls	r3, r3, #4
400086ee:	f8cd a00c 	str.w	sl, [sp, #12]
400086f2:	331f      	adds	r3, #31
400086f4:	9302      	str	r3, [sp, #8]
400086f6:	460b      	mov	r3, r1
400086f8:	f7fe fd6e 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400086fc:	f8c8 0000 	str.w	r0, [r8]
40008700:	b120      	cbz	r0, 4000870c <ddr3TipAdllRegsBypass+0x8c>
40008702:	f005 fedb 	bl	4000e4bc <gtBreakOnFail>
40008706:	f8d9 0000 	ldr.w	r0, [r9]
4000870a:	e004      	b.n	40008716 <ddr3TipAdllRegsBypass+0x96>
4000870c:	3401      	adds	r4, #1
4000870e:	9b05      	ldr	r3, [sp, #20]
40008710:	429c      	cmp	r4, r3
40008712:	d3cb      	bcc.n	400086ac <ddr3TipAdllRegsBypass+0x2c>
40008714:	2000      	movs	r0, #0
40008716:	b007      	add	sp, #28
40008718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000871c:	400205d8 	ldrdmi	r0, [r2], -r8
40008720:	40020968 	andmi	r0, r2, r8, ror #18
40008724:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipEnableInitSequence:

40008728 <ddr3TipEnableInitSequence>:
ddr3TipEnableInitSequence():
40008728:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
4000872c:	2102      	movs	r1, #2
4000872e:	4606      	mov	r6, r0
40008730:	f005 f82c 	bl	4000d78c <ddr3TipDevAttrGet>
40008734:	2501      	movs	r5, #1
40008736:	2200      	movs	r2, #0
40008738:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
4000873c:	9500      	str	r5, [sp, #0]
4000873e:	4629      	mov	r1, r5
40008740:	9501      	str	r5, [sp, #4]
40008742:	4f2a      	ldr	r7, [pc, #168]	; (400087ec <ddr3TipEnableInitSequence+0xc4>)
40008744:	fa5f f880 	uxtb.w	r8, r0
40008748:	4630      	mov	r0, r6
4000874a:	f7fe f909 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000874e:	4604      	mov	r4, r0
40008750:	6038      	str	r0, [r7, #0]
40008752:	2800      	cmp	r0, #0
40008754:	d043      	beq.n	400087de <ddr3TipEnableInitSequence+0xb6>
40008756:	f005 feb1 	bl	4000e4bc <gtBreakOnFail>
4000875a:	6838      	ldr	r0, [r7, #0]
4000875c:	e03c      	b.n	400087d8 <ddr3TipEnableInitSequence+0xb0>
4000875e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
40008762:	9301      	str	r3, [sp, #4]
40008764:	4b22      	ldr	r3, [pc, #136]	; (400087f0 <ddr3TipEnableInitSequence+0xc8>)
40008766:	4630      	mov	r0, r6
40008768:	4621      	mov	r1, r4
4000876a:	4622      	mov	r2, r4
4000876c:	9500      	str	r5, [sp, #0]
4000876e:	9302      	str	r3, [sp, #8]
40008770:	4623      	mov	r3, r4
40008772:	f7fe fc55 	bl	40007020 <ddr3TipIfPolling>
40008776:	1e03      	subs	r3, r0, #0
40008778:	d102      	bne.n	40008780 <ddr3TipEnableInitSequence+0x58>
4000877a:	683a      	ldr	r2, [r7, #0]
4000877c:	461d      	mov	r5, r3
4000877e:	e013      	b.n	400087a8 <ddr3TipEnableInitSequence+0x80>
40008780:	4b1c      	ldr	r3, [pc, #112]	; (400087f4 <ddr3TipEnableInitSequence+0xcc>)
40008782:	781b      	ldrb	r3, [r3, #0]
40008784:	2b03      	cmp	r3, #3
40008786:	d826      	bhi.n	400087d6 <ddr3TipEnableInitSequence+0xae>
40008788:	481b      	ldr	r0, [pc, #108]	; (400087f8 <ddr3TipEnableInitSequence+0xd0>)
4000878a:	4621      	mov	r1, r4
4000878c:	f008 f9e6 	bl	40010b5c <mvPrintf>
40008790:	e021      	b.n	400087d6 <ddr3TipEnableInitSequence+0xae>
40008792:	f892 105c 	ldrb.w	r1, [r2, #92]	; 0x5c
40008796:	fa41 f103 	asr.w	r1, r1, r3
4000879a:	07c9      	lsls	r1, r1, #31
4000879c:	d503      	bpl.n	400087a6 <ddr3TipEnableInitSequence+0x7e>
4000879e:	eb02 1103 	add.w	r1, r2, r3, lsl #4
400087a2:	6889      	ldr	r1, [r1, #8]
400087a4:	430d      	orrs	r5, r1
400087a6:	3301      	adds	r3, #1
400087a8:	4543      	cmp	r3, r8
400087aa:	d3f2      	bcc.n	40008792 <ddr3TipEnableInitSequence+0x6a>
400087ac:	b19d      	cbz	r5, 400087d6 <ddr3TipEnableInitSequence+0xae>
400087ae:	2308      	movs	r3, #8
400087b0:	4630      	mov	r0, r6
400087b2:	9300      	str	r3, [sp, #0]
400087b4:	2101      	movs	r1, #1
400087b6:	9301      	str	r3, [sp, #4]
400087b8:	2200      	movs	r2, #0
400087ba:	f241 63d8 	movw	r3, #5848	; 0x16d8
400087be:	4c0b      	ldr	r4, [pc, #44]	; (400087ec <ddr3TipEnableInitSequence+0xc4>)
400087c0:	f7fe f8ce 	bl	40006960 <mvHwsDdr3TipIFWrite>
400087c4:	6020      	str	r0, [r4, #0]
400087c6:	b118      	cbz	r0, 400087d0 <ddr3TipEnableInitSequence+0xa8>
400087c8:	f005 fe78 	bl	4000e4bc <gtBreakOnFail>
400087cc:	6820      	ldr	r0, [r4, #0]
400087ce:	e003      	b.n	400087d8 <ddr3TipEnableInitSequence+0xb0>
400087d0:	4605      	mov	r5, r0
400087d2:	e000      	b.n	400087d6 <ddr3TipEnableInitSequence+0xae>
400087d4:	461d      	mov	r5, r3
400087d6:	4628      	mov	r0, r5
400087d8:	b004      	add	sp, #16
400087da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
400087de:	4f07      	ldr	r7, [pc, #28]	; (400087fc <ddr3TipEnableInitSequence+0xd4>)
400087e0:	683b      	ldr	r3, [r7, #0]
400087e2:	781b      	ldrb	r3, [r3, #0]
400087e4:	f013 0301 	ands.w	r3, r3, #1
400087e8:	d0f4      	beq.n	400087d4 <ddr3TipEnableInitSequence+0xac>
400087ea:	e7b8      	b.n	4000875e <ddr3TipEnableInitSequence+0x36>
400087ec:	40020868 	andmi	r0, r2, r8, ror #16
400087f0:	000f4240 	andeq	r4, pc, r0, asr #4
400087f4:	40016b69 	andmi	r6, r1, r9, ror #22
400087f8:	40012708 	andmi	r2, r1, r8, lsl #14
400087fc:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipInitController:

40008800 <mvHwsDdr3TipInitController>:
mvHwsDdr3TipInitController():
40008800:	4baa      	ldr	r3, [pc, #680]	; (40008aac <mvHwsDdr3TipInitController+0x2ac>)
40008802:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008806:	460e      	mov	r6, r1
40008808:	b089      	sub	sp, #36	; 0x24
4000880a:	2102      	movs	r1, #2
4000880c:	f893 b000 	ldrb.w	fp, [r3]
40008810:	4604      	mov	r4, r0
40008812:	f004 ffbb 	bl	4000d78c <ddr3TipDevAttrGet>
40008816:	4ba6      	ldr	r3, [pc, #664]	; (40008ab0 <mvHwsDdr3TipInitController+0x2b0>)
40008818:	781b      	ldrb	r3, [r3, #0]
4000881a:	2b01      	cmp	r3, #1
4000881c:	b2c0      	uxtb	r0, r0
4000881e:	9005      	str	r0, [sp, #20]
40008820:	d804      	bhi.n	4000882c <mvHwsDdr3TipInitController+0x2c>
40008822:	48a4      	ldr	r0, [pc, #656]	; (40008ab4 <mvHwsDdr3TipInitController+0x2b4>)
40008824:	6871      	ldr	r1, [r6, #4]
40008826:	6832      	ldr	r2, [r6, #0]
40008828:	f008 f998 	bl	40010b5c <mvPrintf>
4000882c:	68b3      	ldr	r3, [r6, #8]
4000882e:	2b01      	cmp	r3, #1
40008830:	d107      	bne.n	40008842 <mvHwsDdr3TipInitController+0x42>
40008832:	4620      	mov	r0, r4
40008834:	4da0      	ldr	r5, [pc, #640]	; (40008ab8 <mvHwsDdr3TipInitController+0x2b8>)
40008836:	f7fe fd43 	bl	400072c0 <ddr3TipConfigurePhy>
4000883a:	6028      	str	r0, [r5, #0]
4000883c:	2800      	cmp	r0, #0
4000883e:	f040 849e 	bne.w	4000917e <mvHwsDdr3TipInitController+0x97e>
40008842:	4b9e      	ldr	r3, [pc, #632]	; (40008abc <mvHwsDdr3TipInitController+0x2bc>)
40008844:	781b      	ldrb	r3, [r3, #0]
40008846:	2b01      	cmp	r3, #1
40008848:	f040 83b3 	bne.w	40008fb2 <mvHwsDdr3TipInitController+0x7b2>
4000884c:	f000 bcb8 	b.w	400091c0 <mvHwsDdr3TipInitController+0x9c0>
40008850:	4b97      	ldr	r3, [pc, #604]	; (40008ab0 <mvHwsDdr3TipInitController+0x2b0>)
40008852:	781b      	ldrb	r3, [r3, #0]
40008854:	2b01      	cmp	r3, #1
40008856:	d803      	bhi.n	40008860 <mvHwsDdr3TipInitController+0x60>
40008858:	4899      	ldr	r0, [pc, #612]	; (40008ac0 <mvHwsDdr3TipInitController+0x2c0>)
4000885a:	2100      	movs	r1, #0
4000885c:	f008 f97e 	bl	40010b5c <mvPrintf>
40008860:	4b98      	ldr	r3, [pc, #608]	; (40008ac4 <mvHwsDdr3TipInitController+0x2c4>)
40008862:	6819      	ldr	r1, [r3, #0]
40008864:	2300      	movs	r3, #0
40008866:	461a      	mov	r2, r3
40008868:	e00a      	b.n	40008880 <mvHwsDdr3TipInitController+0x80>
4000886a:	f891 005c 	ldrb.w	r0, [r1, #92]	; 0x5c
4000886e:	fa40 f003 	asr.w	r0, r0, r3
40008872:	07c0      	lsls	r0, r0, #31
40008874:	d503      	bpl.n	4000887e <mvHwsDdr3TipInitController+0x7e>
40008876:	eb01 1003 	add.w	r0, r1, r3, lsl #4
4000887a:	6880      	ldr	r0, [r0, #8]
4000887c:	4302      	orrs	r2, r0
4000887e:	3301      	adds	r3, #1
40008880:	9805      	ldr	r0, [sp, #20]
40008882:	4283      	cmp	r3, r0
40008884:	d3f1      	bcc.n	4000886a <mvHwsDdr3TipInitController+0x6a>
40008886:	b172      	cbz	r2, 400088a6 <mvHwsDdr3TipInitController+0xa6>
40008888:	2200      	movs	r2, #0
4000888a:	2308      	movs	r3, #8
4000888c:	4620      	mov	r0, r4
4000888e:	e88d 000c 	stmia.w	sp, {r2, r3}
40008892:	2101      	movs	r1, #1
40008894:	f241 63d8 	movw	r3, #5848	; 0x16d8
40008898:	f7fe f862 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000889c:	4d86      	ldr	r5, [pc, #536]	; (40008ab8 <mvHwsDdr3TipInitController+0x2b8>)
4000889e:	6028      	str	r0, [r5, #0]
400088a0:	2800      	cmp	r0, #0
400088a2:	f040 846c 	bne.w	4000917e <mvHwsDdr3TipInitController+0x97e>
400088a6:	4b87      	ldr	r3, [pc, #540]	; (40008ac4 <mvHwsDdr3TipInitController+0x2c4>)
400088a8:	4a80      	ldr	r2, [pc, #512]	; (40008aac <mvHwsDdr3TipInitController+0x2ac>)
400088aa:	681b      	ldr	r3, [r3, #0]
400088ac:	f892 b000 	ldrb.w	fp, [r2]
400088b0:	f641 6278 	movw	r2, #7800	; 0x1e78
400088b4:	f893 705a 	ldrb.w	r7, [r3, #90]	; 0x5a
400088b8:	f893 9056 	ldrb.w	r9, [r3, #86]	; 0x56
400088bc:	f893 8054 	ldrb.w	r8, [r3, #84]	; 0x54
400088c0:	f640 733c 	movw	r3, #3900	; 0xf3c
400088c4:	2f02      	cmp	r7, #2
400088c6:	bf14      	ite	ne
400088c8:	4617      	movne	r7, r2
400088ca:	461f      	moveq	r7, r3
400088cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
400088d0:	435f      	muls	r7, r3
400088d2:	4b77      	ldr	r3, [pc, #476]	; (40008ab0 <mvHwsDdr3TipInitController+0x2b0>)
400088d4:	781b      	ldrb	r3, [r3, #0]
400088d6:	2b01      	cmp	r3, #1
400088d8:	d806      	bhi.n	400088e8 <mvHwsDdr3TipInitController+0xe8>
400088da:	487b      	ldr	r0, [pc, #492]	; (40008ac8 <mvHwsDdr3TipInitController+0x2c8>)
400088dc:	4649      	mov	r1, r9
400088de:	4642      	mov	r2, r8
400088e0:	465b      	mov	r3, fp
400088e2:	9700      	str	r7, [sp, #0]
400088e4:	f008 f93a 	bl	40010b5c <mvPrintf>
400088e8:	4b78      	ldr	r3, [pc, #480]	; (40008acc <mvHwsDdr3TipInitController+0x2cc>)
400088ea:	4879      	ldr	r0, [pc, #484]	; (40008ad0 <mvHwsDdr3TipInitController+0x2d0>)
400088ec:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
400088f0:	f7f9 eed4 	blx	4000269c <__aeabi_uidiv>
400088f4:	4605      	mov	r5, r0
400088f6:	4638      	mov	r0, r7
400088f8:	0069      	lsls	r1, r5, #1
400088fa:	f7f9 eed0 	blx	4000269c <__aeabi_uidiv>
400088fe:	4b71      	ldr	r3, [pc, #452]	; (40008ac4 <mvHwsDdr3TipInitController+0x2c4>)
40008900:	6832      	ldr	r2, [r6, #0]
40008902:	681b      	ldr	r3, [r3, #0]
40008904:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008908:	f013 0f04 	tst.w	r3, #4
4000890c:	bf14      	ite	ne
4000890e:	2320      	movne	r3, #32
40008910:	2310      	moveq	r3, #16
40008912:	b92a      	cbnz	r2, 40008920 <mvHwsDdr3TipInitController+0x120>
40008914:	2b20      	cmp	r3, #32
40008916:	bf0c      	ite	eq
40008918:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
4000891c:	2300      	movne	r3, #0
4000891e:	e000      	b.n	40008922 <mvHwsDdr3TipInitController+0x122>
40008920:	2300      	movs	r3, #0
40008922:	4303      	orrs	r3, r0
40008924:	2100      	movs	r1, #0
40008926:	f023 63a0 	bic.w	r3, r3, #83886080	; 0x5000000
4000892a:	4620      	mov	r0, r4
4000892c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
40008930:	460a      	mov	r2, r1
40008932:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
40008936:	4f60      	ldr	r7, [pc, #384]	; (40008ab8 <mvHwsDdr3TipInitController+0x2b8>)
40008938:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
4000893c:	9300      	str	r3, [sp, #0]
4000893e:	4b65      	ldr	r3, [pc, #404]	; (40008ad4 <mvHwsDdr3TipInitController+0x2d4>)
40008940:	9301      	str	r3, [sp, #4]
40008942:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40008946:	f7fe f80b 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000894a:	4601      	mov	r1, r0
4000894c:	6038      	str	r0, [r7, #0]
4000894e:	2800      	cmp	r0, #0
40008950:	f040 83b5 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008954:	f44f 6380 	mov.w	r3, #1024	; 0x400
40008958:	460a      	mov	r2, r1
4000895a:	9300      	str	r3, [sp, #0]
4000895c:	4620      	mov	r0, r4
4000895e:	9301      	str	r3, [sp, #4]
40008960:	f241 4314 	movw	r3, #5140	; 0x1414
40008964:	f7fd fffc 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008968:	4601      	mov	r1, r0
4000896a:	6038      	str	r0, [r7, #0]
4000896c:	2800      	cmp	r0, #0
4000896e:	f040 83a6 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008972:	2328      	movs	r3, #40	; 0x28
40008974:	f04f 0e3e 	mov.w	lr, #62	; 0x3e
40008978:	460a      	mov	r2, r1
4000897a:	e88d 4008 	stmia.w	sp, {r3, lr}
4000897e:	4620      	mov	r0, r4
40008980:	f241 53ec 	movw	r3, #5612	; 0x15ec
40008984:	f7fd ffec 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008988:	4601      	mov	r1, r0
4000898a:	6038      	str	r0, [r7, #0]
4000898c:	2800      	cmp	r0, #0
4000898e:	f040 8396 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008992:	6833      	ldr	r3, [r6, #0]
40008994:	b16b      	cbz	r3, 400089b2 <mvHwsDdr3TipInitController+0x1b2>
40008996:	9000      	str	r0, [sp, #0]
40008998:	f64f 7380 	movw	r3, #65408	; 0xff80
4000899c:	4620      	mov	r0, r4
4000899e:	9301      	str	r3, [sp, #4]
400089a0:	460a      	mov	r2, r1
400089a2:	f241 53ec 	movw	r3, #5612	; 0x15ec
400089a6:	f7fd ffdb 	bl	40006960 <mvHwsDdr3TipIFWrite>
400089aa:	6038      	str	r0, [r7, #0]
400089ac:	2800      	cmp	r0, #0
400089ae:	f040 8386 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
400089b2:	4b49      	ldr	r3, [pc, #292]	; (40008ad8 <mvHwsDdr3TipInitController+0x2d8>)
400089b4:	2100      	movs	r1, #0
400089b6:	4f49      	ldr	r7, [pc, #292]	; (40008adc <mvHwsDdr3TipInitController+0x2dc>)
400089b8:	4620      	mov	r0, r4
400089ba:	460a      	mov	r2, r1
400089bc:	e88d 0088 	stmia.w	sp, {r3, r7}
400089c0:	f241 43cc 	movw	r3, #5324	; 0x14cc
400089c4:	f7fd ffcc 	bl	40006960 <mvHwsDdr3TipIFWrite>
400089c8:	4f3b      	ldr	r7, [pc, #236]	; (40008ab8 <mvHwsDdr3TipInitController+0x2b8>)
400089ca:	4601      	mov	r1, r0
400089cc:	6038      	str	r0, [r7, #0]
400089ce:	2800      	cmp	r0, #0
400089d0:	f040 8375 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
400089d4:	4b42      	ldr	r3, [pc, #264]	; (40008ae0 <mvHwsDdr3TipInitController+0x2e0>)
400089d6:	460a      	mov	r2, r1
400089d8:	4620      	mov	r0, r4
400089da:	781b      	ldrb	r3, [r3, #0]
400089dc:	00db      	lsls	r3, r3, #3
400089de:	9300      	str	r3, [sp, #0]
400089e0:	2318      	movs	r3, #24
400089e2:	9301      	str	r3, [sp, #4]
400089e4:	f241 43cc 	movw	r3, #5324	; 0x14cc
400089e8:	f7fd ffba 	bl	40006960 <mvHwsDdr3TipIFWrite>
400089ec:	4601      	mov	r1, r0
400089ee:	6038      	str	r0, [r7, #0]
400089f0:	2800      	cmp	r0, #0
400089f2:	f040 8364 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
400089f6:	2301      	movs	r3, #1
400089f8:	4620      	mov	r0, r4
400089fa:	9300      	str	r3, [sp, #0]
400089fc:	460a      	mov	r2, r1
400089fe:	9301      	str	r3, [sp, #4]
40008a00:	f241 43cc 	movw	r3, #5324	; 0x14cc
40008a04:	f7fd ffac 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008a08:	4682      	mov	sl, r0
40008a0a:	6038      	str	r0, [r7, #0]
40008a0c:	2800      	cmp	r0, #0
40008a0e:	f040 8356 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008a12:	4620      	mov	r0, r4
40008a14:	4651      	mov	r1, sl
40008a16:	f004 feb9 	bl	4000d78c <ddr3TipDevAttrGet>
40008a1a:	2802      	cmp	r0, #2
40008a1c:	d80f      	bhi.n	40008a3e <mvHwsDdr3TipInitController+0x23e>
40008a1e:	2027      	movs	r0, #39	; 0x27
40008a20:	f04f 33ff 	mov.w	r3, #4294967295
40008a24:	4651      	mov	r1, sl
40008a26:	e88d 0009 	stmia.w	sp, {r0, r3}
40008a2a:	4652      	mov	r2, sl
40008a2c:	4620      	mov	r0, r4
40008a2e:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
40008a32:	f7fd ff95 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008a36:	6038      	str	r0, [r7, #0]
40008a38:	2800      	cmp	r0, #0
40008a3a:	f040 8340 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008a3e:	4b21      	ldr	r3, [pc, #132]	; (40008ac4 <mvHwsDdr3TipInitController+0x2c4>)
40008a40:	4640      	mov	r0, r8
40008a42:	681b      	ldr	r3, [r3, #0]
40008a44:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
40008a48:	2b01      	cmp	r3, #1
40008a4a:	4b26      	ldr	r3, [pc, #152]	; (40008ae4 <mvHwsDdr3TipInitController+0x2e4>)
40008a4c:	bf16      	itet	ne
40008a4e:	eb03 03c9 	addne.w	r3, r3, r9, lsl #3
40008a52:	f813 3039 	ldrbeq.w	r3, [r3, r9, lsl #3]
40008a56:	785b      	ldrbne	r3, [r3, #1]
40008a58:	2b01      	cmp	r3, #1
40008a5a:	d101      	bne.n	40008a60 <mvHwsDdr3TipInitController+0x260>
40008a5c:	2107      	movs	r1, #7
40008a5e:	e000      	b.n	40008a62 <mvHwsDdr3TipInitController+0x262>
40008a60:	2108      	movs	r1, #8
40008a62:	f004 fc69 	bl	4000d338 <speedBinTable>
40008a66:	4629      	mov	r1, r5
40008a68:	4607      	mov	r7, r0
40008a6a:	f7f9 ef0e 	blx	40002888 <__aeabi_uidivmod>
40008a6e:	4638      	mov	r0, r7
40008a70:	b921      	cbnz	r1, 40008a7c <mvHwsDdr3TipInitController+0x27c>
40008a72:	4629      	mov	r1, r5
40008a74:	f7f9 ee12 	blx	4000269c <__aeabi_uidiv>
40008a78:	3801      	subs	r0, #1
40008a7a:	e002      	b.n	40008a82 <mvHwsDdr3TipInitController+0x282>
40008a7c:	4629      	mov	r1, r5
40008a7e:	f7f9 ee0e 	blx	4000269c <__aeabi_uidiv>
40008a82:	2100      	movs	r1, #0
40008a84:	0600      	lsls	r0, r0, #24
40008a86:	f04f 43fe 	mov.w	r3, #2130706432	; 0x7f000000
40008a8a:	9000      	str	r0, [sp, #0]
40008a8c:	9301      	str	r3, [sp, #4]
40008a8e:	4620      	mov	r0, r4
40008a90:	460a      	mov	r2, r1
40008a92:	f241 4310 	movw	r3, #5136	; 0x1410
40008a96:	f7fd ff63 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008a9a:	4f07      	ldr	r7, [pc, #28]	; (40008ab8 <mvHwsDdr3TipInitController+0x2b8>)
40008a9c:	6038      	str	r0, [r7, #0]
40008a9e:	2800      	cmp	r0, #0
40008aa0:	f040 830d 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008aa4:	4b07      	ldr	r3, [pc, #28]	; (40008ac4 <mvHwsDdr3TipInitController+0x2c4>)
40008aa6:	4681      	mov	r9, r0
40008aa8:	681b      	ldr	r3, [r3, #0]
40008aaa:	e029      	b.n	40008b00 <mvHwsDdr3TipInitController+0x300>
40008aac:	40016c04 	andmi	r6, r1, r4, lsl #24
40008ab0:	40016b69 	andmi	r6, r1, r9, ror #22
40008ab4:	4001271f 	andmi	r2, r1, pc, lsl r7
40008ab8:	40020868 	andmi	r0, r2, r8, ror #16
40008abc:	40016a44 	andmi	r6, r1, r4, asr #20
40008ac0:	4001274c 	andmi	r2, r1, ip, asr #14
40008ac4:	400205d8 	ldrdmi	r0, [r2], -r8
40008ac8:	4001275a 	andmi	r2, r1, sl, asr r7
40008acc:	40017048 	andmi	r7, r1, r8, asr #32
40008ad0:	000f4240 	andeq	r4, pc, r0, asr #4
40008ad4:	0100ffff 	strdeq	pc, [r0, -pc]
40008ad8:	0001200c 	andeq	r2, r1, ip
40008adc:	7dffe01c 	wldrhvc	wr14, [pc, #28]!
40008ae0:	400205e0 	andmi	r0, r2, r0, ror #11
40008ae4:	40014620 	andmi	r4, r1, r0, lsr #12
40008ae8:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40008aec:	fa42 f200 	asr.w	r2, r2, r0
40008af0:	07d1      	lsls	r1, r2, #31
40008af2:	d504      	bpl.n	40008afe <mvHwsDdr3TipInitController+0x2fe>
40008af4:	eb03 1200 	add.w	r2, r3, r0, lsl #4
40008af8:	7912      	ldrb	r2, [r2, #4]
40008afa:	ea49 0902 	orr.w	r9, r9, r2
40008afe:	3001      	adds	r0, #1
40008b00:	9a05      	ldr	r2, [sp, #20]
40008b02:	4290      	cmp	r0, r2
40008b04:	d3f0      	bcc.n	40008ae8 <mvHwsDdr3TipInitController+0x2e8>
40008b06:	4b93      	ldr	r3, [pc, #588]	; (40008d54 <mvHwsDdr3TipInitController+0x554>)
40008b08:	781b      	ldrb	r3, [r3, #0]
40008b0a:	2b01      	cmp	r3, #1
40008b0c:	d804      	bhi.n	40008b18 <mvHwsDdr3TipInitController+0x318>
40008b0e:	4892      	ldr	r0, [pc, #584]	; (40008d58 <mvHwsDdr3TipInitController+0x558>)
40008b10:	2100      	movs	r1, #0
40008b12:	464a      	mov	r2, r9
40008b14:	f008 f822 	bl	40010b5c <mvPrintf>
40008b18:	2700      	movs	r7, #0
40008b1a:	f04f 0a01 	mov.w	sl, #1
40008b1e:	fa0a f307 	lsl.w	r3, sl, r7
40008b22:	463a      	mov	r2, r7
40008b24:	ea13 0f09 	tst.w	r3, r9
40008b28:	4620      	mov	r0, r4
40008b2a:	bf0c      	ite	eq
40008b2c:	2300      	moveq	r3, #0
40008b2e:	2301      	movne	r3, #1
40008b30:	f04f 0100 	mov.w	r1, #0
40008b34:	3701      	adds	r7, #1
40008b36:	f7fe f923 	bl	40006d80 <ddr3TipConfigureCs>
40008b3a:	2f04      	cmp	r7, #4
40008b3c:	d1ef      	bne.n	40008b1e <mvHwsDdr3TipInitController+0x31e>
40008b3e:	6873      	ldr	r3, [r6, #4]
40008b40:	2b00      	cmp	r3, #0
40008b42:	f000 8091 	beq.w	40008c68 <mvHwsDdr3TipInitController+0x468>
40008b46:	4b85      	ldr	r3, [pc, #532]	; (40008d5c <mvHwsDdr3TipInitController+0x55c>)
40008b48:	681b      	ldr	r3, [r3, #0]
40008b4a:	f893 a059 	ldrb.w	sl, [r3, #89]	; 0x59
40008b4e:	f893 9058 	ldrb.w	r9, [r3, #88]	; 0x58
40008b52:	4b80      	ldr	r3, [pc, #512]	; (40008d54 <mvHwsDdr3TipInitController+0x554>)
40008b54:	781b      	ldrb	r3, [r3, #0]
40008b56:	2b01      	cmp	r3, #1
40008b58:	d804      	bhi.n	40008b64 <mvHwsDdr3TipInitController+0x364>
40008b5a:	4881      	ldr	r0, [pc, #516]	; (40008d60 <mvHwsDdr3TipInitController+0x560>)
40008b5c:	4651      	mov	r1, sl
40008b5e:	464a      	mov	r2, r9
40008b60:	f007 fffc 	bl	40010b5c <mvPrintf>
40008b64:	210b      	movs	r1, #11
40008b66:	4640      	mov	r0, r8
40008b68:	f004 fbe6 	bl	4000d338 <speedBinTable>
40008b6c:	210b      	movs	r1, #11
40008b6e:	4607      	mov	r7, r0
40008b70:	4640      	mov	r0, r8
40008b72:	f004 fbe1 	bl	4000d338 <speedBinTable>
40008b76:	4629      	mov	r1, r5
40008b78:	f7f9 ed90 	blx	4000269c <__aeabi_uidiv>
40008b7c:	f04f 010b 	mov.w	r1, #11
40008b80:	4368      	muls	r0, r5
40008b82:	4287      	cmp	r7, r0
40008b84:	4640      	mov	r0, r8
40008b86:	d107      	bne.n	40008b98 <mvHwsDdr3TipInitController+0x398>
40008b88:	f004 fbd6 	bl	4000d338 <speedBinTable>
40008b8c:	4629      	mov	r1, r5
40008b8e:	f7f9 ed86 	blx	4000269c <__aeabi_uidiv>
40008b92:	f100 3cff 	add.w	ip, r0, #4294967295
40008b96:	e005      	b.n	40008ba4 <mvHwsDdr3TipInitController+0x3a4>
40008b98:	f004 fbce 	bl	4000d338 <speedBinTable>
40008b9c:	4629      	mov	r1, r5
40008b9e:	f7f9 ed7e 	blx	4000269c <__aeabi_uidiv>
40008ba2:	4684      	mov	ip, r0
40008ba4:	4b6f      	ldr	r3, [pc, #444]	; (40008d64 <mvHwsDdr3TipInitController+0x564>)
40008ba6:	2100      	movs	r1, #0
40008ba8:	4620      	mov	r0, r4
40008baa:	4f6f      	ldr	r7, [pc, #444]	; (40008d68 <mvHwsDdr3TipInitController+0x568>)
40008bac:	f813 300a 	ldrb.w	r3, [r3, sl]
40008bb0:	f8cd c010 	str.w	ip, [sp, #16]
40008bb4:	f003 020e 	and.w	r2, r3, #14
40008bb8:	f003 0301 	and.w	r3, r3, #1
40008bbc:	009b      	lsls	r3, r3, #2
40008bbe:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
40008bc2:	460a      	mov	r2, r1
40008bc4:	9300      	str	r3, [sp, #0]
40008bc6:	2374      	movs	r3, #116	; 0x74
40008bc8:	9301      	str	r3, [sp, #4]
40008bca:	f241 53d0 	movw	r3, #5584	; 0x15d0
40008bce:	f7fd fec7 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008bd2:	f8dd c010 	ldr.w	ip, [sp, #16]
40008bd6:	4601      	mov	r1, r0
40008bd8:	6038      	str	r0, [r7, #0]
40008bda:	2800      	cmp	r0, #0
40008bdc:	f040 826f 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008be0:	4b62      	ldr	r3, [pc, #392]	; (40008d6c <mvHwsDdr3TipInitController+0x56c>)
40008be2:	460a      	mov	r2, r1
40008be4:	4620      	mov	r0, r4
40008be6:	4463      	add	r3, ip
40008be8:	785b      	ldrb	r3, [r3, #1]
40008bea:	025b      	lsls	r3, r3, #9
40008bec:	9300      	str	r3, [sp, #0]
40008bee:	f44f 6360 	mov.w	r3, #3584	; 0xe00
40008bf2:	9301      	str	r3, [sp, #4]
40008bf4:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
40008bf8:	f7fd feb2 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008bfc:	4602      	mov	r2, r0
40008bfe:	6038      	str	r0, [r7, #0]
40008c00:	2800      	cmp	r0, #0
40008c02:	f040 825c 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008c06:	4b5a      	ldr	r3, [pc, #360]	; (40008d70 <mvHwsDdr3TipInitController+0x570>)
40008c08:	4620      	mov	r0, r4
40008c0a:	6819      	ldr	r1, [r3, #0]
40008c0c:	4b59      	ldr	r3, [pc, #356]	; (40008d74 <mvHwsDdr3TipInitController+0x574>)
40008c0e:	681b      	ldr	r3, [r3, #0]
40008c10:	430b      	orrs	r3, r1
40008c12:	2101      	movs	r1, #1
40008c14:	9300      	str	r3, [sp, #0]
40008c16:	f240 2366 	movw	r3, #614	; 0x266
40008c1a:	9301      	str	r3, [sp, #4]
40008c1c:	f241 53d4 	movw	r3, #5588	; 0x15d4
40008c20:	f7fd fe9e 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008c24:	4601      	mov	r1, r0
40008c26:	6038      	str	r0, [r7, #0]
40008c28:	2800      	cmp	r0, #0
40008c2a:	f040 8248 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008c2e:	4b52      	ldr	r3, [pc, #328]	; (40008d78 <mvHwsDdr3TipInitController+0x578>)
40008c30:	f813 0009 	ldrb.w	r0, [r3, r9]
40008c34:	4b49      	ldr	r3, [pc, #292]	; (40008d5c <mvHwsDdr3TipInitController+0x55c>)
40008c36:	681b      	ldr	r3, [r3, #0]
40008c38:	f893 205a 	ldrb.w	r2, [r3, #90]	; 0x5a
40008c3c:	4b4f      	ldr	r3, [pc, #316]	; (40008d7c <mvHwsDdr3TipInitController+0x57c>)
40008c3e:	2a02      	cmp	r2, #2
40008c40:	bf0c      	ite	eq
40008c42:	2280      	moveq	r2, #128	; 0x80
40008c44:	2200      	movne	r2, #0
40008c46:	681b      	ldr	r3, [r3, #0]
40008c48:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
40008c4c:	4620      	mov	r0, r4
40008c4e:	4313      	orrs	r3, r2
40008c50:	460a      	mov	r2, r1
40008c52:	9300      	str	r3, [sp, #0]
40008c54:	f44f 63d7 	mov.w	r3, #1720	; 0x6b8
40008c58:	9301      	str	r3, [sp, #4]
40008c5a:	f503 6372 	add.w	r3, r3, #3872	; 0xf20
40008c5e:	f7fd fe7f 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008c62:	6038      	str	r0, [r7, #0]
40008c64:	b110      	cbz	r0, 40008c6c <mvHwsDdr3TipInitController+0x46c>
40008c66:	e22a      	b.n	400090be <mvHwsDdr3TipInitController+0x8be>
40008c68:	4699      	mov	r9, r3
40008c6a:	469a      	mov	sl, r3
40008c6c:	ebc9 010a 	rsb	r1, r9, sl
40008c70:	f10a 32ff 	add.w	r2, sl, #4294967295
40008c74:	1d8b      	adds	r3, r1, #6
40008c76:	3101      	adds	r1, #1
40008c78:	0717      	lsls	r7, r2, #28
40008c7a:	f10a 0a06 	add.w	sl, sl, #6
40008c7e:	0109      	lsls	r1, r1, #4
40008c80:	0912      	lsrs	r2, r2, #4
40008c82:	ea41 4117 	orr.w	r1, r1, r7, lsr #16
40008c86:	f00a 070f 	and.w	r7, sl, #15
40008c8a:	ea4f 1a1a 	mov.w	sl, sl, lsr #4
40008c8e:	f3c3 1000 	ubfx	r0, r3, #4, #1
40008c92:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
40008c96:	f003 030f 	and.w	r3, r3, #15
40008c9a:	ea41 5282 	orr.w	r2, r1, r2, lsl #22
40008c9e:	2100      	movs	r1, #0
40008ca0:	ea42 5aca 	orr.w	sl, r2, sl, lsl #23
40008ca4:	4f30      	ldr	r7, [pc, #192]	; (40008d68 <mvHwsDdr3TipInitController+0x568>)
40008ca6:	ea4a 2303 	orr.w	r3, sl, r3, lsl #8
40008caa:	460a      	mov	r2, r1
40008cac:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
40008cb0:	9300      	str	r3, [sp, #0]
40008cb2:	4b33      	ldr	r3, [pc, #204]	; (40008d80 <mvHwsDdr3TipInitController+0x580>)
40008cb4:	4620      	mov	r0, r4
40008cb6:	9301      	str	r3, [sp, #4]
40008cb8:	f241 4328 	movw	r3, #5160	; 0x1428
40008cbc:	f7fd fe50 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008cc0:	4601      	mov	r1, r0
40008cc2:	6038      	str	r0, [r7, #0]
40008cc4:	2800      	cmp	r0, #0
40008cc6:	d132      	bne.n	40008d2e <mvHwsDdr3TipInitController+0x52e>
40008cc8:	f109 33ff 	add.w	r3, r9, #4294967295
40008ccc:	f109 0905 	add.w	r9, r9, #5
40008cd0:	460a      	mov	r2, r1
40008cd2:	4620      	mov	r0, r4
40008cd4:	ea4f 3909 	mov.w	r9, r9, lsl #12
40008cd8:	ea49 2303 	orr.w	r3, r9, r3, lsl #8
40008cdc:	f043 0391 	orr.w	r3, r3, #145	; 0x91
40008ce0:	9300      	str	r3, [sp, #0]
40008ce2:	f64f 73ff 	movw	r3, #65535	; 0xffff
40008ce6:	9301      	str	r3, [sp, #4]
40008ce8:	f241 437c 	movw	r3, #5244	; 0x147c
40008cec:	f7fd fe38 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008cf0:	4601      	mov	r1, r0
40008cf2:	6038      	str	r0, [r7, #0]
40008cf4:	b9d8      	cbnz	r0, 40008d2e <mvHwsDdr3TipInitController+0x52e>
40008cf6:	4b23      	ldr	r3, [pc, #140]	; (40008d84 <mvHwsDdr3TipInitController+0x584>)
40008cf8:	681b      	ldr	r3, [r3, #0]
40008cfa:	2b01      	cmp	r3, #1
40008cfc:	d10a      	bne.n	40008d14 <mvHwsDdr3TipInitController+0x514>
40008cfe:	230f      	movs	r3, #15
40008d00:	4620      	mov	r0, r4
40008d02:	9300      	str	r3, [sp, #0]
40008d04:	460a      	mov	r2, r1
40008d06:	9301      	str	r3, [sp, #4]
40008d08:	f241 4398 	movw	r3, #5272	; 0x1498
40008d0c:	f7fd fe28 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008d10:	6038      	str	r0, [r7, #0]
40008d12:	b960      	cbnz	r0, 40008d2e <mvHwsDdr3TipInitController+0x52e>
40008d14:	2100      	movs	r1, #0
40008d16:	230f      	movs	r3, #15
40008d18:	4620      	mov	r0, r4
40008d1a:	9300      	str	r3, [sp, #0]
40008d1c:	9301      	str	r3, [sp, #4]
40008d1e:	460a      	mov	r2, r1
40008d20:	f241 439c 	movw	r3, #5276	; 0x149c
40008d24:	f7fd fe1c 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008d28:	4b0f      	ldr	r3, [pc, #60]	; (40008d68 <mvHwsDdr3TipInitController+0x568>)
40008d2a:	6018      	str	r0, [r3, #0]
40008d2c:	b108      	cbz	r0, 40008d32 <mvHwsDdr3TipInitController+0x532>
40008d2e:	f005 fbc5 	bl	4000e4bc <gtBreakOnFail>
40008d32:	2100      	movs	r1, #0
40008d34:	465b      	mov	r3, fp
40008d36:	4620      	mov	r0, r4
40008d38:	460a      	mov	r2, r1
40008d3a:	f7fd fe21 	bl	40006980 <ddr3TipSetTiming>
40008d3e:	2100      	movs	r1, #0
40008d40:	4620      	mov	r0, r4
40008d42:	f004 fd23 	bl	4000d78c <ddr3TipDevAttrGet>
40008d46:	2802      	cmp	r0, #2
40008d48:	d820      	bhi.n	40008d8c <mvHwsDdr3TipInitController+0x58c>
40008d4a:	4b0f      	ldr	r3, [pc, #60]	; (40008d88 <mvHwsDdr3TipInitController+0x588>)
40008d4c:	9300      	str	r3, [sp, #0]
40008d4e:	3366      	adds	r3, #102	; 0x66
40008d50:	e021      	b.n	40008d96 <mvHwsDdr3TipInitController+0x596>
40008d52:	bf00      	nop
40008d54:	40016b69 	andmi	r6, r1, r9, ror #22
40008d58:	40012787 	andmi	r2, r1, r7, lsl #15
40008d5c:	400205d8 	ldrdmi	r0, [r2], -r8
40008d60:	400127a7 	andmi	r2, r1, r7, lsr #15
40008d64:	4001726c 	andmi	r7, r1, ip, ror #4
40008d68:	40020868 	andmi	r0, r2, r8, ror #16
40008d6c:	400172d0 	ldrdmi	r7, [r1], -r0
40008d70:	40016b90 	mulmi	r1, r0, fp
40008d74:	40016b94 	mulmi	r1, r4, fp
40008d78:	40017208 	andmi	r7, r1, r8, lsl #4
40008d7c:	40016c08 	andmi	r6, r1, r8, lsl #24
40008d80:	000ffff0 	strdeq	pc, [pc], -r0
40008d84:	40016bfc 	strdmi	r6, [r1], -ip
40008d88:	01000119 	tsteq	r0, r9, lsl r1
40008d8c:	f240 1377 	movw	r3, #375	; 0x177
40008d90:	9300      	str	r3, [sp, #0]
40008d92:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
40008d96:	2100      	movs	r1, #0
40008d98:	9301      	str	r3, [sp, #4]
40008d9a:	4620      	mov	r0, r4
40008d9c:	f241 4324 	movw	r3, #5156	; 0x1424
40008da0:	460a      	mov	r2, r1
40008da2:	4fa4      	ldr	r7, [pc, #656]	; (40009034 <mvHwsDdr3TipInitController+0x834>)
40008da4:	f7fd fddc 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008da8:	6038      	str	r0, [r7, #0]
40008daa:	2800      	cmp	r0, #0
40008dac:	f040 8187 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008db0:	6833      	ldr	r3, [r6, #0]
40008db2:	b17b      	cbz	r3, 40008dd4 <mvHwsDdr3TipInitController+0x5d4>
40008db4:	2100      	movs	r1, #0
40008db6:	f44f 6300 	mov.w	r3, #2048	; 0x800
40008dba:	4620      	mov	r0, r4
40008dbc:	e88d 000a 	stmia.w	sp, {r1, r3}
40008dc0:	460a      	mov	r2, r1
40008dc2:	f241 4324 	movw	r3, #5156	; 0x1424
40008dc6:	f7fd fdcb 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008dca:	4f9a      	ldr	r7, [pc, #616]	; (40009034 <mvHwsDdr3TipInitController+0x834>)
40008dcc:	6038      	str	r0, [r7, #0]
40008dce:	2800      	cmp	r0, #0
40008dd0:	f040 8175 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008dd4:	68f3      	ldr	r3, [r6, #12]
40008dd6:	2100      	movs	r1, #0
40008dd8:	4620      	mov	r0, r4
40008dda:	4f96      	ldr	r7, [pc, #600]	; (40009034 <mvHwsDdr3TipInitController+0x834>)
40008ddc:	460a      	mov	r2, r1
40008dde:	01db      	lsls	r3, r3, #7
40008de0:	9300      	str	r3, [sp, #0]
40008de2:	2380      	movs	r3, #128	; 0x80
40008de4:	9301      	str	r3, [sp, #4]
40008de6:	f241 4324 	movw	r3, #5156	; 0x1424
40008dea:	f7fd fdb9 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008dee:	4601      	mov	r1, r0
40008df0:	6038      	str	r0, [r7, #0]
40008df2:	2800      	cmp	r0, #0
40008df4:	f040 8163 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008df8:	4b8f      	ldr	r3, [pc, #572]	; (40009038 <mvHwsDdr3TipInitController+0x838>)
40008dfa:	681b      	ldr	r3, [r3, #0]
40008dfc:	2bff      	cmp	r3, #255	; 0xff
40008dfe:	d10c      	bne.n	40008e1a <mvHwsDdr3TipInitController+0x61a>
40008e00:	4620      	mov	r0, r4
40008e02:	aa06      	add	r2, sp, #24
40008e04:	f7fd fd68 	bl	400068d8 <mvCalcCsNum>
40008e08:	6038      	str	r0, [r7, #0]
40008e0a:	2800      	cmp	r0, #0
40008e0c:	f040 8157 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008e10:	9b06      	ldr	r3, [sp, #24]
40008e12:	f113 33ff 	adds.w	r3, r3, #4294967295
40008e16:	bf18      	it	ne
40008e18:	2301      	movne	r3, #1
40008e1a:	2100      	movs	r1, #0
40008e1c:	00db      	lsls	r3, r3, #3
40008e1e:	4620      	mov	r0, r4
40008e20:	9300      	str	r3, [sp, #0]
40008e22:	460a      	mov	r2, r1
40008e24:	2318      	movs	r3, #24
40008e26:	9301      	str	r3, [sp, #4]
40008e28:	f241 4304 	movw	r3, #5124	; 0x1404
40008e2c:	f7fd fd98 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008e30:	4f80      	ldr	r7, [pc, #512]	; (40009034 <mvHwsDdr3TipInitController+0x834>)
40008e32:	6038      	str	r0, [r7, #0]
40008e34:	2800      	cmp	r0, #0
40008e36:	f040 8142 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008e3a:	210d      	movs	r1, #13
40008e3c:	4640      	mov	r0, r8
40008e3e:	f004 fa7b 	bl	4000d338 <speedBinTable>
40008e42:	270a      	movs	r7, #10
40008e44:	436f      	muls	r7, r5
40008e46:	4287      	cmp	r7, r0
40008e48:	d804      	bhi.n	40008e54 <mvHwsDdr3TipInitController+0x654>
40008e4a:	4640      	mov	r0, r8
40008e4c:	210d      	movs	r1, #13
40008e4e:	f004 fa73 	bl	4000d338 <speedBinTable>
40008e52:	4607      	mov	r7, r0
40008e54:	3f01      	subs	r7, #1
40008e56:	4629      	mov	r1, r5
40008e58:	4638      	mov	r0, r7
40008e5a:	f7f9 ed16 	blx	40002888 <__aeabi_uidivmod>
40008e5e:	4638      	mov	r0, r7
40008e60:	b921      	cbnz	r1, 40008e6c <mvHwsDdr3TipInitController+0x66c>
40008e62:	4629      	mov	r1, r5
40008e64:	f7f9 ec1a 	blx	4000269c <__aeabi_uidiv>
40008e68:	3801      	subs	r0, #1
40008e6a:	e002      	b.n	40008e72 <mvHwsDdr3TipInitController+0x672>
40008e6c:	4629      	mov	r1, r5
40008e6e:	f7f9 ec16 	blx	4000269c <__aeabi_uidiv>
40008e72:	2100      	movs	r1, #0
40008e74:	0100      	lsls	r0, r0, #4
40008e76:	f040 0008 	orr.w	r0, r0, #8
40008e7a:	f240 13ff 	movw	r3, #511	; 0x1ff
40008e7e:	9000      	str	r0, [sp, #0]
40008e80:	460a      	mov	r2, r1
40008e82:	9301      	str	r3, [sp, #4]
40008e84:	4620      	mov	r0, r4
40008e86:	f241 432c 	movw	r3, #5164	; 0x142c
40008e8a:	4d6a      	ldr	r5, [pc, #424]	; (40009034 <mvHwsDdr3TipInitController+0x834>)
40008e8c:	f7fd fd68 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008e90:	4601      	mov	r1, r0
40008e92:	6028      	str	r0, [r5, #0]
40008e94:	2800      	cmp	r0, #0
40008e96:	f040 8172 	bne.w	4000917e <mvHwsDdr3TipInitController+0x97e>
40008e9a:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
40008e9e:	f44f 43fc 	mov.w	r3, #32256	; 0x7e00
40008ea2:	4620      	mov	r0, r4
40008ea4:	e88d 000c 	stmia.w	sp, {r2, r3}
40008ea8:	460a      	mov	r2, r1
40008eaa:	f241 432c 	movw	r3, #5164	; 0x142c
40008eae:	f7fd fd57 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008eb2:	4601      	mov	r1, r0
40008eb4:	6028      	str	r0, [r5, #0]
40008eb6:	2800      	cmp	r0, #0
40008eb8:	f040 8161 	bne.w	4000917e <mvHwsDdr3TipInitController+0x97e>
40008ebc:	f04f 73a0 	mov.w	r3, #20971520	; 0x1400000
40008ec0:	f04f 5cff 	mov.w	ip, #534773760	; 0x1fe00000
40008ec4:	460a      	mov	r2, r1
40008ec6:	e88d 1008 	stmia.w	sp, {r3, ip}
40008eca:	4620      	mov	r0, r4
40008ecc:	f241 432c 	movw	r3, #5164	; 0x142c
40008ed0:	f7fd fd46 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008ed4:	4601      	mov	r1, r0
40008ed6:	6028      	str	r0, [r5, #0]
40008ed8:	2800      	cmp	r0, #0
40008eda:	f040 8150 	bne.w	4000917e <mvHwsDdr3TipInitController+0x97e>
40008ede:	4b57      	ldr	r3, [pc, #348]	; (4000903c <mvHwsDdr3TipInitController+0x83c>)
40008ee0:	460a      	mov	r2, r1
40008ee2:	f8df e168 	ldr.w	lr, [pc, #360]	; 4000904c <mvHwsDdr3TipInitController+0x84c>
40008ee6:	4620      	mov	r0, r4
40008ee8:	e88d 4008 	stmia.w	sp, {r3, lr}
40008eec:	f241 53e4 	movw	r3, #5604	; 0x15e4
40008ef0:	f7fd fd36 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008ef4:	4601      	mov	r1, r0
40008ef6:	6028      	str	r0, [r5, #0]
40008ef8:	2800      	cmp	r0, #0
40008efa:	f040 8140 	bne.w	4000917e <mvHwsDdr3TipInitController+0x97e>
40008efe:	ab07      	add	r3, sp, #28
40008f00:	460a      	mov	r2, r1
40008f02:	9300      	str	r3, [sp, #0]
40008f04:	4620      	mov	r0, r4
40008f06:	2330      	movs	r3, #48	; 0x30
40008f08:	9301      	str	r3, [sp, #4]
40008f0a:	f241 53ec 	movw	r3, #5612	; 0x15ec
40008f0e:	f7fd ffd1 	bl	40006eb4 <mvHwsDdr3TipIFRead>
40008f12:	4601      	mov	r1, r0
40008f14:	6028      	str	r0, [r5, #0]
40008f16:	2800      	cmp	r0, #0
40008f18:	f040 8131 	bne.w	4000917e <mvHwsDdr3TipInitController+0x97e>
40008f1c:	9b07      	ldr	r3, [sp, #28]
40008f1e:	460a      	mov	r2, r1
40008f20:	4620      	mov	r0, r4
40008f22:	462f      	mov	r7, r5
40008f24:	2b00      	cmp	r3, #0
40008f26:	bf0c      	ite	eq
40008f28:	f44f 6300 	moveq.w	r3, #2048	; 0x800
40008f2c:	2300      	movne	r3, #0
40008f2e:	9300      	str	r3, [sp, #0]
40008f30:	f44f 6300 	mov.w	r3, #2048	; 0x800
40008f34:	9301      	str	r3, [sp, #4]
40008f36:	f241 4324 	movw	r3, #5156	; 0x1424
40008f3a:	f7fd fd11 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008f3e:	4602      	mov	r2, r0
40008f40:	6028      	str	r0, [r5, #0]
40008f42:	2800      	cmp	r0, #0
40008f44:	f040 811b 	bne.w	4000917e <mvHwsDdr3TipInitController+0x97e>
40008f48:	4b3d      	ldr	r3, [pc, #244]	; (40009040 <mvHwsDdr3TipInitController+0x840>)
40008f4a:	4620      	mov	r0, r4
40008f4c:	2101      	movs	r1, #1
40008f4e:	681b      	ldr	r3, [r3, #0]
40008f50:	9300      	str	r3, [sp, #0]
40008f52:	f04f 33ff 	mov.w	r3, #4294967295
40008f56:	9301      	str	r3, [sp, #4]
40008f58:	f241 4394 	movw	r3, #5268	; 0x1494
40008f5c:	f7fd fd00 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008f60:	4680      	mov	r8, r0
40008f62:	6028      	str	r0, [r5, #0]
40008f64:	2800      	cmp	r0, #0
40008f66:	f040 810a 	bne.w	4000917e <mvHwsDdr3TipInitController+0x97e>
40008f6a:	4620      	mov	r0, r4
40008f6c:	4641      	mov	r1, r8
40008f6e:	f004 fc0d 	bl	4000d78c <ddr3TipDevAttrGet>
40008f72:	2803      	cmp	r0, #3
40008f74:	d11d      	bne.n	40008fb2 <mvHwsDdr3TipInitController+0x7b2>
40008f76:	f44f 6310 	mov.w	r3, #2304	; 0x900
40008f7a:	4641      	mov	r1, r8
40008f7c:	9300      	str	r3, [sp, #0]
40008f7e:	4620      	mov	r0, r4
40008f80:	9301      	str	r3, [sp, #4]
40008f82:	4642      	mov	r2, r8
40008f84:	f241 43a8 	movw	r3, #5288	; 0x14a8
40008f88:	f7fd fcea 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008f8c:	4601      	mov	r1, r0
40008f8e:	6028      	str	r0, [r5, #0]
40008f90:	2800      	cmp	r0, #0
40008f92:	f040 80f4 	bne.w	4000917e <mvHwsDdr3TipInitController+0x97e>
40008f96:	9000      	str	r0, [sp, #0]
40008f98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
40008f9c:	4620      	mov	r0, r4
40008f9e:	9301      	str	r3, [sp, #4]
40008fa0:	460a      	mov	r2, r1
40008fa2:	f241 63d0 	movw	r3, #5840	; 0x16d0
40008fa6:	f7fd fcdb 	bl	40006960 <mvHwsDdr3TipIFWrite>
40008faa:	6028      	str	r0, [r5, #0]
40008fac:	2800      	cmp	r0, #0
40008fae:	f040 8086 	bne.w	400090be <mvHwsDdr3TipInitController+0x8be>
40008fb2:	4f24      	ldr	r7, [pc, #144]	; (40009044 <mvHwsDdr3TipInitController+0x844>)
40008fb4:	683b      	ldr	r3, [r7, #0]
40008fb6:	781b      	ldrb	r3, [r3, #0]
40008fb8:	07d8      	lsls	r0, r3, #31
40008fba:	f140 80e4 	bpl.w	40009186 <mvHwsDdr3TipInitController+0x986>
40008fbe:	2100      	movs	r1, #0
40008fc0:	4620      	mov	r0, r4
40008fc2:	f004 fbe3 	bl	4000d78c <ddr3TipDevAttrGet>
40008fc6:	4601      	mov	r1, r0
40008fc8:	2902      	cmp	r1, #2
40008fca:	4620      	mov	r0, r4
40008fcc:	d129      	bne.n	40009022 <mvHwsDdr3TipInitController+0x822>
40008fce:	f004 fbdd 	bl	4000d78c <ddr3TipDevAttrGet>
40008fd2:	2200      	movs	r2, #0
40008fd4:	683f      	ldr	r7, [r7, #0]
40008fd6:	4615      	mov	r5, r2
40008fd8:	4613      	mov	r3, r2
40008fda:	fa5f fe80 	uxtb.w	lr, r0
40008fde:	e01d      	b.n	4000901c <mvHwsDdr3TipInitController+0x81c>
40008fe0:	f897 105c 	ldrb.w	r1, [r7, #92]	; 0x5c
40008fe4:	fa41 f105 	asr.w	r1, r1, r5
40008fe8:	07c9      	lsls	r1, r1, #31
40008fea:	d515      	bpl.n	40009018 <mvHwsDdr3TipInitController+0x818>
40008fec:	18b8      	adds	r0, r7, r2
40008fee:	7901      	ldrb	r1, [r0, #4]
40008ff0:	6880      	ldr	r0, [r0, #8]
40008ff2:	430b      	orrs	r3, r1
40008ff4:	2801      	cmp	r0, #1
40008ff6:	d10f      	bne.n	40009018 <mvHwsDdr3TipInitController+0x818>
40008ff8:	07c8      	lsls	r0, r1, #31
40008ffa:	bf48      	it	mi
40008ffc:	f043 0310 	orrmi.w	r3, r3, #16
40009000:	0788      	lsls	r0, r1, #30
40009002:	bf48      	it	mi
40009004:	f043 0320 	orrmi.w	r3, r3, #32
40009008:	0748      	lsls	r0, r1, #29
4000900a:	bf48      	it	mi
4000900c:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
40009010:	0708      	lsls	r0, r1, #28
40009012:	bf48      	it	mi
40009014:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
40009018:	3501      	adds	r5, #1
4000901a:	3210      	adds	r2, #16
4000901c:	4575      	cmp	r5, lr
4000901e:	d3df      	bcc.n	40008fe0 <mvHwsDdr3TipInitController+0x7e0>
40009020:	e038      	b.n	40009094 <mvHwsDdr3TipInitController+0x894>
40009022:	2102      	movs	r1, #2
40009024:	46b8      	mov	r8, r7
40009026:	f004 fbb1 	bl	4000d78c <ddr3TipDevAttrGet>
4000902a:	2501      	movs	r5, #1
4000902c:	4f06      	ldr	r7, [pc, #24]	; (40009048 <mvHwsDdr3TipInitController+0x848>)
4000902e:	4681      	mov	r9, r0
40009030:	e028      	b.n	40009084 <mvHwsDdr3TipInitController+0x884>
40009032:	bf00      	nop
40009034:	40020868 	andmi	r0, r2, r8, ror #16
40009038:	40016bf4 	strdmi	r6, [r1], -r4
4000903c:	00203c18 	eoreq	r3, r0, r8, lsl ip
40009040:	40016bec 	andmi	r6, r1, ip, ror #23
40009044:	400205d8 	ldrdmi	r0, [r2], -r8
40009048:	40016b69 	andmi	r6, r1, r9, ror #22
4000904c:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
40009050:	f8d8 3000 	ldr.w	r3, [r8]
40009054:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40009058:	fa42 f205 	asr.w	r2, r2, r5
4000905c:	07d1      	lsls	r1, r2, #31
4000905e:	d510      	bpl.n	40009082 <mvHwsDdr3TipInitController+0x882>
40009060:	eb03 1205 	add.w	r2, r3, r5, lsl #4
40009064:	7918      	ldrb	r0, [r3, #4]
40009066:	7911      	ldrb	r1, [r2, #4]
40009068:	4288      	cmp	r0, r1
4000906a:	d103      	bne.n	40009074 <mvHwsDdr3TipInitController+0x874>
4000906c:	6899      	ldr	r1, [r3, #8]
4000906e:	6893      	ldr	r3, [r2, #8]
40009070:	4299      	cmp	r1, r3
40009072:	d006      	beq.n	40009082 <mvHwsDdr3TipInitController+0x882>
40009074:	783b      	ldrb	r3, [r7, #0]
40009076:	2b03      	cmp	r3, #3
40009078:	d803      	bhi.n	40009082 <mvHwsDdr3TipInitController+0x882>
4000907a:	4855      	ldr	r0, [pc, #340]	; (400091d0 <mvHwsDdr3TipInitController+0x9d0>)
4000907c:	4629      	mov	r1, r5
4000907e:	f007 fd6d 	bl	40010b5c <mvPrintf>
40009082:	3501      	adds	r5, #1
40009084:	454d      	cmp	r5, r9
40009086:	d3e3      	bcc.n	40009050 <mvHwsDdr3TipInitController+0x850>
40009088:	4b52      	ldr	r3, [pc, #328]	; (400091d4 <mvHwsDdr3TipInitController+0x9d4>)
4000908a:	681b      	ldr	r3, [r3, #0]
4000908c:	689a      	ldr	r2, [r3, #8]
4000908e:	791b      	ldrb	r3, [r3, #4]
40009090:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40009094:	2100      	movs	r1, #0
40009096:	9300      	str	r3, [sp, #0]
40009098:	4620      	mov	r0, r4
4000909a:	23ff      	movs	r3, #255	; 0xff
4000909c:	460a      	mov	r2, r1
4000909e:	9301      	str	r3, [sp, #4]
400090a0:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
400090a4:	4f4c      	ldr	r7, [pc, #304]	; (400091d8 <mvHwsDdr3TipInitController+0x9d8>)
400090a6:	f7fd fc5b 	bl	40006960 <mvHwsDdr3TipIFWrite>
400090aa:	6038      	str	r0, [r7, #0]
400090ac:	b118      	cbz	r0, 400090b6 <mvHwsDdr3TipInitController+0x8b6>
400090ae:	f005 fa05 	bl	4000e4bc <gtBreakOnFail>
400090b2:	683d      	ldr	r5, [r7, #0]
400090b4:	e000      	b.n	400090b8 <mvHwsDdr3TipInitController+0x8b8>
400090b6:	4605      	mov	r5, r0
400090b8:	4f47      	ldr	r7, [pc, #284]	; (400091d8 <mvHwsDdr3TipInitController+0x9d8>)
400090ba:	603d      	str	r5, [r7, #0]
400090bc:	b11d      	cbz	r5, 400090c6 <mvHwsDdr3TipInitController+0x8c6>
400090be:	f005 f9fd 	bl	4000e4bc <gtBreakOnFail>
400090c2:	6838      	ldr	r0, [r7, #0]
400090c4:	e079      	b.n	400091ba <mvHwsDdr3TipInitController+0x9ba>
400090c6:	6873      	ldr	r3, [r6, #4]
400090c8:	2b00      	cmp	r3, #0
400090ca:	d03c      	beq.n	40009146 <mvHwsDdr3TipInitController+0x946>
400090cc:	4620      	mov	r0, r4
400090ce:	2102      	movs	r1, #2
400090d0:	f004 fb5c 	bl	4000d78c <ddr3TipDevAttrGet>
400090d4:	4f3f      	ldr	r7, [pc, #252]	; (400091d4 <mvHwsDdr3TipInitController+0x9d4>)
400090d6:	f04f 0901 	mov.w	r9, #1
400090da:	2690      	movs	r6, #144	; 0x90
400090dc:	fa5f f880 	uxtb.w	r8, r0
400090e0:	e02c      	b.n	4000913c <mvHwsDdr3TipInitController+0x93c>
400090e2:	683b      	ldr	r3, [r7, #0]
400090e4:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
400090e8:	fa42 f205 	asr.w	r2, r2, r5
400090ec:	07d2      	lsls	r2, r2, #31
400090ee:	d524      	bpl.n	4000913a <mvHwsDdr3TipInitController+0x93a>
400090f0:	eb03 1305 	add.w	r3, r3, r5, lsl #4
400090f4:	68db      	ldr	r3, [r3, #12]
400090f6:	2b01      	cmp	r3, #1
400090f8:	d10a      	bne.n	40009110 <mvHwsDdr3TipInitController+0x910>
400090fa:	2100      	movs	r1, #0
400090fc:	23c0      	movs	r3, #192	; 0xc0
400090fe:	4620      	mov	r0, r4
40009100:	9302      	str	r3, [sp, #8]
40009102:	9303      	str	r3, [sp, #12]
40009104:	460a      	mov	r2, r1
40009106:	462b      	mov	r3, r5
40009108:	e88d 0042 	stmia.w	sp, {r1, r6}
4000910c:	f7fe f87e 	bl	4000720c <ddr3TipBusReadModifyWrite>
40009110:	683b      	ldr	r3, [r7, #0]
40009112:	eb03 1305 	add.w	r3, r3, r5, lsl #4
40009116:	691b      	ldr	r3, [r3, #16]
40009118:	2b01      	cmp	r3, #1
4000911a:	d10e      	bne.n	4000913a <mvHwsDdr3TipInitController+0x93a>
4000911c:	2100      	movs	r1, #0
4000911e:	2d01      	cmp	r5, #1
40009120:	bf8c      	ite	hi
40009122:	2328      	movhi	r3, #40	; 0x28
40009124:	2314      	movls	r3, #20
40009126:	4620      	mov	r0, r4
40009128:	9302      	str	r3, [sp, #8]
4000912a:	9303      	str	r3, [sp, #12]
4000912c:	460a      	mov	r2, r1
4000912e:	460b      	mov	r3, r1
40009130:	f8cd 9000 	str.w	r9, [sp]
40009134:	9601      	str	r6, [sp, #4]
40009136:	f7fe f869 	bl	4000720c <ddr3TipBusReadModifyWrite>
4000913a:	3501      	adds	r5, #1
4000913c:	4545      	cmp	r5, r8
4000913e:	d3d0      	bcc.n	400090e2 <mvHwsDdr3TipInitController+0x8e2>
40009140:	4b25      	ldr	r3, [pc, #148]	; (400091d8 <mvHwsDdr3TipInitController+0x9d8>)
40009142:	2200      	movs	r2, #0
40009144:	601a      	str	r2, [r3, #0]
40009146:	2100      	movs	r1, #0
40009148:	2301      	movs	r3, #1
4000914a:	4620      	mov	r0, r4
4000914c:	e88d 000a 	stmia.w	sp, {r1, r3}
40009150:	460a      	mov	r2, r1
40009152:	f241 43cc 	movw	r3, #5324	; 0x14cc
40009156:	f7fd fc03 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000915a:	4d1f      	ldr	r5, [pc, #124]	; (400091d8 <mvHwsDdr3TipInitController+0x9d8>)
4000915c:	4601      	mov	r1, r0
4000915e:	6028      	str	r0, [r5, #0]
40009160:	b968      	cbnz	r0, 4000917e <mvHwsDdr3TipInitController+0x97e>
40009162:	4b1e      	ldr	r3, [pc, #120]	; (400091dc <mvHwsDdr3TipInitController+0x9dc>)
40009164:	4620      	mov	r0, r4
40009166:	460a      	mov	r2, r1
40009168:	781b      	ldrb	r3, [r3, #0]
4000916a:	00db      	lsls	r3, r3, #3
4000916c:	9300      	str	r3, [sp, #0]
4000916e:	2318      	movs	r3, #24
40009170:	9301      	str	r3, [sp, #4]
40009172:	f241 43cc 	movw	r3, #5324	; 0x14cc
40009176:	f7fd fbf3 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000917a:	6028      	str	r0, [r5, #0]
4000917c:	b118      	cbz	r0, 40009186 <mvHwsDdr3TipInitController+0x986>
4000917e:	f005 f99d 	bl	4000e4bc <gtBreakOnFail>
40009182:	6828      	ldr	r0, [r5, #0]
40009184:	e019      	b.n	400091ba <mvHwsDdr3TipInitController+0x9ba>
40009186:	4620      	mov	r0, r4
40009188:	4e13      	ldr	r6, [pc, #76]	; (400091d8 <mvHwsDdr3TipInitController+0x9d8>)
4000918a:	f7ff facd 	bl	40008728 <ddr3TipEnableInitSequence>
4000918e:	4605      	mov	r5, r0
40009190:	6030      	str	r0, [r6, #0]
40009192:	b118      	cbz	r0, 4000919c <mvHwsDdr3TipInitController+0x99c>
40009194:	f005 f992 	bl	4000e4bc <gtBreakOnFail>
40009198:	6830      	ldr	r0, [r6, #0]
4000919a:	e00e      	b.n	400091ba <mvHwsDdr3TipInitController+0x9ba>
4000919c:	4b10      	ldr	r3, [pc, #64]	; (400091e0 <mvHwsDdr3TipInitController+0x9e0>)
4000919e:	6818      	ldr	r0, [r3, #0]
400091a0:	b158      	cbz	r0, 400091ba <mvHwsDdr3TipInitController+0x9ba>
400091a2:	4b10      	ldr	r3, [pc, #64]	; (400091e4 <mvHwsDdr3TipInitController+0x9e4>)
400091a4:	4810      	ldr	r0, [pc, #64]	; (400091e8 <mvHwsDdr3TipInitController+0x9e8>)
400091a6:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
400091aa:	0189      	lsls	r1, r1, #6
400091ac:	f7f9 ea76 	blx	4000269c <__aeabi_uidiv>
400091b0:	4601      	mov	r1, r0
400091b2:	4620      	mov	r0, r4
400091b4:	f004 f870 	bl	4000d298 <ddr3TipCmdAddrInitDelay>
400091b8:	4628      	mov	r0, r5
400091ba:	b009      	add	sp, #36	; 0x24
400091bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400091c0:	4b04      	ldr	r3, [pc, #16]	; (400091d4 <mvHwsDdr3TipInitController+0x9d4>)
400091c2:	681b      	ldr	r3, [r3, #0]
400091c4:	781b      	ldrb	r3, [r3, #0]
400091c6:	07d8      	lsls	r0, r3, #31
400091c8:	f57f aef3 	bpl.w	40008fb2 <mvHwsDdr3TipInitController+0x7b2>
400091cc:	f7ff bb40 	b.w	40008850 <mvHwsDdr3TipInitController+0x50>
400091d0:	400127c2 	andmi	r2, r1, r2, asr #15
400091d4:	400205d8 	ldrdmi	r0, [r2], -r8
400091d8:	40020868 	andmi	r0, r2, r8, ror #16
400091dc:	400205e0 	andmi	r0, r2, r0, ror #11
400091e0:	40020978 	andmi	r0, r2, r8, ror r9
400091e4:	40017048 	andmi	r7, r1, r8, asr #32
400091e8:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.mvHwsDdr3TipRunAlg:

400091ec <mvHwsDdr3TipRunAlg>:
mvHwsDdr3TipRunAlg():
400091ec:	2900      	cmp	r1, #0
400091ee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400091f2:	4604      	mov	r4, r0
400091f4:	b089      	sub	sp, #36	; 0x24
400091f6:	f040 855f 	bne.w	40009cb8 <mvHwsDdr3TipRunAlg+0xacc>
400091fa:	4b89      	ldr	r3, [pc, #548]	; (40009420 <mvHwsDdr3TipRunAlg+0x234>)
400091fc:	4a89      	ldr	r2, [pc, #548]	; (40009424 <mvHwsDdr3TipRunAlg+0x238>)
400091fe:	7019      	strb	r1, [r3, #0]
40009200:	2302      	movs	r3, #2
40009202:	548b      	strb	r3, [r1, r2]
40009204:	3101      	adds	r1, #1
40009206:	2917      	cmp	r1, #23
40009208:	d1fb      	bne.n	40009202 <mvHwsDdr3TipRunAlg+0x16>
4000920a:	4620      	mov	r0, r4
4000920c:	f002 f84a 	bl	4000b2a4 <mvHwsDdr3TipMaxCSGet>
40009210:	4b85      	ldr	r3, [pc, #532]	; (40009428 <mvHwsDdr3TipRunAlg+0x23c>)
40009212:	781b      	ldrb	r3, [r3, #0]
40009214:	2b01      	cmp	r3, #1
40009216:	4605      	mov	r5, r0
40009218:	d107      	bne.n	4000922a <mvHwsDdr3TipRunAlg+0x3e>
4000921a:	b2e0      	uxtb	r0, r4
4000921c:	4e83      	ldr	r6, [pc, #524]	; (4000942c <mvHwsDdr3TipRunAlg+0x240>)
4000921e:	f7fd f85b 	bl	400062d8 <printDeviceInfo>
40009222:	6030      	str	r0, [r6, #0]
40009224:	2800      	cmp	r0, #0
40009226:	f040 84b3 	bne.w	40009b90 <mvHwsDdr3TipRunAlg+0x9a4>
4000922a:	4e81      	ldr	r6, [pc, #516]	; (40009430 <mvHwsDdr3TipRunAlg+0x244>)
4000922c:	2300      	movs	r3, #0
4000922e:	4f7f      	ldr	r7, [pc, #508]	; (4000942c <mvHwsDdr3TipRunAlg+0x240>)
40009230:	6033      	str	r3, [r6, #0]
40009232:	e00d      	b.n	40009250 <mvHwsDdr3TipRunAlg+0x64>
40009234:	4620      	mov	r0, r4
40009236:	f7ff f8d1 	bl	400083dc <ddr3TipDDR3ResetPhyRegs>
4000923a:	6038      	str	r0, [r7, #0]
4000923c:	b128      	cbz	r0, 4000924a <mvHwsDdr3TipRunAlg+0x5e>
4000923e:	f005 f93d 	bl	4000e4bc <gtBreakOnFail>
40009242:	4b7a      	ldr	r3, [pc, #488]	; (4000942c <mvHwsDdr3TipRunAlg+0x240>)
40009244:	681d      	ldr	r5, [r3, #0]
40009246:	f000 bcb1 	b.w	40009bac <mvHwsDdr3TipRunAlg+0x9c0>
4000924a:	6833      	ldr	r3, [r6, #0]
4000924c:	3301      	adds	r3, #1
4000924e:	6033      	str	r3, [r6, #0]
40009250:	6833      	ldr	r3, [r6, #0]
40009252:	42ab      	cmp	r3, r5
40009254:	d3ee      	bcc.n	40009234 <mvHwsDdr3TipRunAlg+0x48>
40009256:	4b76      	ldr	r3, [pc, #472]	; (40009430 <mvHwsDdr3TipRunAlg+0x244>)
40009258:	2100      	movs	r1, #0
4000925a:	6019      	str	r1, [r3, #0]
4000925c:	4b75      	ldr	r3, [pc, #468]	; (40009434 <mvHwsDdr3TipRunAlg+0x248>)
4000925e:	781e      	ldrb	r6, [r3, #0]
40009260:	4b75      	ldr	r3, [pc, #468]	; (40009438 <mvHwsDdr3TipRunAlg+0x24c>)
40009262:	681a      	ldr	r2, [r3, #0]
40009264:	4b75      	ldr	r3, [pc, #468]	; (4000943c <mvHwsDdr3TipRunAlg+0x250>)
40009266:	601a      	str	r2, [r3, #0]
40009268:	4b75      	ldr	r3, [pc, #468]	; (40009440 <mvHwsDdr3TipRunAlg+0x254>)
4000926a:	781b      	ldrb	r3, [r3, #0]
4000926c:	b163      	cbz	r3, 40009288 <mvHwsDdr3TipRunAlg+0x9c>
4000926e:	4b75      	ldr	r3, [pc, #468]	; (40009444 <mvHwsDdr3TipRunAlg+0x258>)
40009270:	681b      	ldr	r3, [r3, #0]
40009272:	781b      	ldrb	r3, [r3, #0]
40009274:	07d8      	lsls	r0, r3, #31
40009276:	d507      	bpl.n	40009288 <mvHwsDdr3TipRunAlg+0x9c>
40009278:	4b73      	ldr	r3, [pc, #460]	; (40009448 <mvHwsDdr3TipRunAlg+0x25c>)
4000927a:	222c      	movs	r2, #44	; 0x2c
4000927c:	b2e0      	uxtb	r0, r4
4000927e:	fb02 3304 	mla	r3, r2, r4, r3
40009282:	4632      	mov	r2, r6
40009284:	695b      	ldr	r3, [r3, #20]
40009286:	4798      	blx	r3
40009288:	4b70      	ldr	r3, [pc, #448]	; (4000944c <mvHwsDdr3TipRunAlg+0x260>)
4000928a:	781b      	ldrb	r3, [r3, #0]
4000928c:	b163      	cbz	r3, 400092a8 <mvHwsDdr3TipRunAlg+0xbc>
4000928e:	4b66      	ldr	r3, [pc, #408]	; (40009428 <mvHwsDdr3TipRunAlg+0x23c>)
40009290:	781b      	ldrb	r3, [r3, #0]
40009292:	2b02      	cmp	r3, #2
40009294:	d802      	bhi.n	4000929c <mvHwsDdr3TipRunAlg+0xb0>
40009296:	486e      	ldr	r0, [pc, #440]	; (40009450 <mvHwsDdr3TipRunAlg+0x264>)
40009298:	f007 fc60 	bl	40010b5c <mvPrintf>
4000929c:	4620      	mov	r0, r4
4000929e:	2101      	movs	r1, #1
400092a0:	2200      	movs	r2, #0
400092a2:	4633      	mov	r3, r6
400092a4:	f7fe f914 	bl	400074d0 <AdllCalibration>
400092a8:	4b6a      	ldr	r3, [pc, #424]	; (40009454 <mvHwsDdr3TipRunAlg+0x268>)
400092aa:	781b      	ldrb	r3, [r3, #0]
400092ac:	b14b      	cbz	r3, 400092c2 <mvHwsDdr3TipRunAlg+0xd6>
400092ae:	4b5e      	ldr	r3, [pc, #376]	; (40009428 <mvHwsDdr3TipRunAlg+0x23c>)
400092b0:	781b      	ldrb	r3, [r3, #0]
400092b2:	2b02      	cmp	r3, #2
400092b4:	d802      	bhi.n	400092bc <mvHwsDdr3TipRunAlg+0xd0>
400092b6:	4868      	ldr	r0, [pc, #416]	; (40009458 <mvHwsDdr3TipRunAlg+0x26c>)
400092b8:	f007 fc50 	bl	40010b5c <mvPrintf>
400092bc:	4620      	mov	r0, r4
400092be:	f7fb fe27 	bl	40004f10 <ddr3TipRegDump>
400092c2:	4b66      	ldr	r3, [pc, #408]	; (4000945c <mvHwsDdr3TipRunAlg+0x270>)
400092c4:	681b      	ldr	r3, [r3, #0]
400092c6:	07da      	lsls	r2, r3, #31
400092c8:	d527      	bpl.n	4000931a <mvHwsDdr3TipRunAlg+0x12e>
400092ca:	4b55      	ldr	r3, [pc, #340]	; (40009420 <mvHwsDdr3TipRunAlg+0x234>)
400092cc:	2200      	movs	r2, #0
400092ce:	701a      	strb	r2, [r3, #0]
400092d0:	4b55      	ldr	r3, [pc, #340]	; (40009428 <mvHwsDdr3TipRunAlg+0x23c>)
400092d2:	781b      	ldrb	r3, [r3, #0]
400092d4:	2b02      	cmp	r3, #2
400092d6:	d802      	bhi.n	400092de <mvHwsDdr3TipRunAlg+0xf2>
400092d8:	4861      	ldr	r0, [pc, #388]	; (40009460 <mvHwsDdr3TipRunAlg+0x274>)
400092da:	f007 fc3f 	bl	40010b5c <mvPrintf>
400092de:	4620      	mov	r0, r4
400092e0:	a904      	add	r1, sp, #16
400092e2:	2300      	movs	r3, #0
400092e4:	2201      	movs	r2, #1
400092e6:	9304      	str	r3, [sp, #16]
400092e8:	9307      	str	r3, [sp, #28]
400092ea:	9205      	str	r2, [sp, #20]
400092ec:	9206      	str	r2, [sp, #24]
400092ee:	f7ff fa87 	bl	40008800 <mvHwsDdr3TipInitController>
400092f2:	4b58      	ldr	r3, [pc, #352]	; (40009454 <mvHwsDdr3TipRunAlg+0x268>)
400092f4:	781b      	ldrb	r3, [r3, #0]
400092f6:	4606      	mov	r6, r0
400092f8:	b113      	cbz	r3, 40009300 <mvHwsDdr3TipRunAlg+0x114>
400092fa:	4620      	mov	r0, r4
400092fc:	f7fb fe08 	bl	40004f10 <ddr3TipRegDump>
40009300:	b15e      	cbz	r6, 4000931a <mvHwsDdr3TipRunAlg+0x12e>
40009302:	4b49      	ldr	r3, [pc, #292]	; (40009428 <mvHwsDdr3TipRunAlg+0x23c>)
40009304:	781b      	ldrb	r3, [r3, #0]
40009306:	2b03      	cmp	r3, #3
40009308:	d802      	bhi.n	40009310 <mvHwsDdr3TipRunAlg+0x124>
4000930a:	4856      	ldr	r0, [pc, #344]	; (40009464 <mvHwsDdr3TipRunAlg+0x278>)
4000930c:	f007 fc26 	bl	40010b5c <mvPrintf>
40009310:	4b55      	ldr	r3, [pc, #340]	; (40009468 <mvHwsDdr3TipRunAlg+0x27c>)
40009312:	681b      	ldr	r3, [r3, #0]
40009314:	2b00      	cmp	r3, #0
40009316:	f000 8446 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
4000931a:	4b50      	ldr	r3, [pc, #320]	; (4000945c <mvHwsDdr3TipRunAlg+0x270>)
4000931c:	681e      	ldr	r6, [r3, #0]
4000931e:	f016 0604 	ands.w	r6, r6, #4
40009322:	d03b      	beq.n	4000939c <mvHwsDdr3TipRunAlg+0x1b0>
40009324:	4b3e      	ldr	r3, [pc, #248]	; (40009420 <mvHwsDdr3TipRunAlg+0x234>)
40009326:	2202      	movs	r2, #2
40009328:	4f41      	ldr	r7, [pc, #260]	; (40009430 <mvHwsDdr3TipRunAlg+0x244>)
4000932a:	2600      	movs	r6, #0
4000932c:	701a      	strb	r2, [r3, #0]
4000932e:	603e      	str	r6, [r7, #0]
40009330:	e008      	b.n	40009344 <mvHwsDdr3TipRunAlg+0x158>
40009332:	4620      	mov	r0, r4
40009334:	2100      	movs	r1, #0
40009336:	221f      	movs	r2, #31
40009338:	2601      	movs	r6, #1
4000933a:	f7ff f9a1 	bl	40008680 <ddr3TipAdllRegsBypass>
4000933e:	683b      	ldr	r3, [r7, #0]
40009340:	3301      	adds	r3, #1
40009342:	603b      	str	r3, [r7, #0]
40009344:	683b      	ldr	r3, [r7, #0]
40009346:	42ab      	cmp	r3, r5
40009348:	d3f3      	bcc.n	40009332 <mvHwsDdr3TipRunAlg+0x146>
4000934a:	4b39      	ldr	r3, [pc, #228]	; (40009430 <mvHwsDdr3TipRunAlg+0x244>)
4000934c:	2200      	movs	r2, #0
4000934e:	4f47      	ldr	r7, [pc, #284]	; (4000946c <mvHwsDdr3TipRunAlg+0x280>)
40009350:	601a      	str	r2, [r3, #0]
40009352:	4b35      	ldr	r3, [pc, #212]	; (40009428 <mvHwsDdr3TipRunAlg+0x23c>)
40009354:	781b      	ldrb	r3, [r3, #0]
40009356:	2b02      	cmp	r3, #2
40009358:	d806      	bhi.n	40009368 <mvHwsDdr3TipRunAlg+0x17c>
4000935a:	783a      	ldrb	r2, [r7, #0]
4000935c:	4b37      	ldr	r3, [pc, #220]	; (4000943c <mvHwsDdr3TipRunAlg+0x250>)
4000935e:	4844      	ldr	r0, [pc, #272]	; (40009470 <mvHwsDdr3TipRunAlg+0x284>)
40009360:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
40009364:	f007 fbfa 	bl	40010b5c <mvPrintf>
40009368:	783b      	ldrb	r3, [r7, #0]
4000936a:	4620      	mov	r0, r4
4000936c:	2101      	movs	r1, #1
4000936e:	2200      	movs	r2, #0
40009370:	f7fe fabc 	bl	400078ec <ddr3TipFreqSet>
40009374:	4b37      	ldr	r3, [pc, #220]	; (40009454 <mvHwsDdr3TipRunAlg+0x268>)
40009376:	781b      	ldrb	r3, [r3, #0]
40009378:	4607      	mov	r7, r0
4000937a:	b113      	cbz	r3, 40009382 <mvHwsDdr3TipRunAlg+0x196>
4000937c:	4620      	mov	r0, r4
4000937e:	f7fb fdc7 	bl	40004f10 <ddr3TipRegDump>
40009382:	b15f      	cbz	r7, 4000939c <mvHwsDdr3TipRunAlg+0x1b0>
40009384:	4b28      	ldr	r3, [pc, #160]	; (40009428 <mvHwsDdr3TipRunAlg+0x23c>)
40009386:	781b      	ldrb	r3, [r3, #0]
40009388:	2b03      	cmp	r3, #3
4000938a:	d802      	bhi.n	40009392 <mvHwsDdr3TipRunAlg+0x1a6>
4000938c:	4839      	ldr	r0, [pc, #228]	; (40009474 <mvHwsDdr3TipRunAlg+0x288>)
4000938e:	f007 fbe5 	bl	40010b5c <mvPrintf>
40009392:	4b35      	ldr	r3, [pc, #212]	; (40009468 <mvHwsDdr3TipRunAlg+0x27c>)
40009394:	681b      	ldr	r3, [r3, #0]
40009396:	2b00      	cmp	r3, #0
40009398:	f000 8405 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
4000939c:	4f24      	ldr	r7, [pc, #144]	; (40009430 <mvHwsDdr3TipRunAlg+0x244>)
4000939e:	2300      	movs	r3, #0
400093a0:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 4000945c <mvHwsDdr3TipRunAlg+0x270>
400093a4:	f8df a078 	ldr.w	sl, [pc, #120]	; 40009420 <mvHwsDdr3TipRunAlg+0x234>
400093a8:	603b      	str	r3, [r7, #0]
400093aa:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40009428 <mvHwsDdr3TipRunAlg+0x23c>
400093ae:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 40009468 <mvHwsDdr3TipRunAlg+0x27c>
400093b2:	e02a      	b.n	4000940a <mvHwsDdr3TipRunAlg+0x21e>
400093b4:	f8db 3000 	ldr.w	r3, [fp]
400093b8:	071b      	lsls	r3, r3, #28
400093ba:	d523      	bpl.n	40009404 <mvHwsDdr3TipRunAlg+0x218>
400093bc:	2303      	movs	r3, #3
400093be:	f88a 3000 	strb.w	r3, [sl]
400093c2:	f898 3000 	ldrb.w	r3, [r8]
400093c6:	2b02      	cmp	r3, #2
400093c8:	d802      	bhi.n	400093d0 <mvHwsDdr3TipRunAlg+0x1e4>
400093ca:	482b      	ldr	r0, [pc, #172]	; (40009478 <mvHwsDdr3TipRunAlg+0x28c>)
400093cc:	f007 fbc6 	bl	40010b5c <mvPrintf>
400093d0:	4620      	mov	r0, r4
400093d2:	f000 ff0b 	bl	4000a1ec <ddr3TipLoadAllPatternToMem>
400093d6:	491f      	ldr	r1, [pc, #124]	; (40009454 <mvHwsDdr3TipRunAlg+0x268>)
400093d8:	780a      	ldrb	r2, [r1, #0]
400093da:	4603      	mov	r3, r0
400093dc:	b122      	cbz	r2, 400093e8 <mvHwsDdr3TipRunAlg+0x1fc>
400093de:	4620      	mov	r0, r4
400093e0:	9302      	str	r3, [sp, #8]
400093e2:	f7fb fd95 	bl	40004f10 <ddr3TipRegDump>
400093e6:	9b02      	ldr	r3, [sp, #8]
400093e8:	b163      	cbz	r3, 40009404 <mvHwsDdr3TipRunAlg+0x218>
400093ea:	f898 3000 	ldrb.w	r3, [r8]
400093ee:	2b03      	cmp	r3, #3
400093f0:	d803      	bhi.n	400093fa <mvHwsDdr3TipRunAlg+0x20e>
400093f2:	4822      	ldr	r0, [pc, #136]	; (4000947c <mvHwsDdr3TipRunAlg+0x290>)
400093f4:	6839      	ldr	r1, [r7, #0]
400093f6:	f007 fbb1 	bl	40010b5c <mvPrintf>
400093fa:	f8d9 3000 	ldr.w	r3, [r9]
400093fe:	2b00      	cmp	r3, #0
40009400:	f000 83d1 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
40009404:	683b      	ldr	r3, [r7, #0]
40009406:	3301      	adds	r3, #1
40009408:	603b      	str	r3, [r7, #0]
4000940a:	6839      	ldr	r1, [r7, #0]
4000940c:	4b08      	ldr	r3, [pc, #32]	; (40009430 <mvHwsDdr3TipRunAlg+0x244>)
4000940e:	42a9      	cmp	r1, r5
40009410:	d3d0      	bcc.n	400093b4 <mvHwsDdr3TipRunAlg+0x1c8>
40009412:	2e01      	cmp	r6, #1
40009414:	d141      	bne.n	4000949a <mvHwsDdr3TipRunAlg+0x2ae>
40009416:	2200      	movs	r2, #0
40009418:	461e      	mov	r6, r3
4000941a:	601a      	str	r2, [r3, #0]
4000941c:	4f18      	ldr	r7, [pc, #96]	; (40009480 <mvHwsDdr3TipRunAlg+0x294>)
4000941e:	e039      	b.n	40009494 <mvHwsDdr3TipRunAlg+0x2a8>
40009420:	4002096d 	andmi	r0, r2, sp, ror #18
40009424:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40009428:	40016b69 	andmi	r6, r1, r9, ror #22
4000942c:	40020868 	andmi	r0, r2, r8, ror #16
40009430:	40020968 	andmi	r0, r2, r8, ror #18
40009434:	40016c04 	andmi	r6, r1, r4, lsl #24
40009438:	400205dc 	ldrdmi	r0, [r2], -ip
4000943c:	40017048 	andmi	r7, r1, r8, asr #32
40009440:	4002096c 	andmi	r0, r2, ip, ror #18
40009444:	400205d8 	ldrdmi	r0, [r2], -r8
40009448:	4002058c 	andmi	r0, r2, ip, lsl #11
4000944c:	40016b98 	mulmi	r1, r8, fp
40009450:	40012824 	andmi	r2, r1, r4, lsr #16
40009454:	4002095c 	andmi	r0, r2, ip, asr r9
40009458:	40012841 	andmi	r2, r1, r1, asr #16
4000945c:	40016be8 	andmi	r6, r1, r8, ror #23
40009460:	4001285e 	andmi	r2, r1, lr, asr r8
40009464:	40012878 	andmi	r2, r1, r8, ror r8
40009468:	40020984 	andmi	r0, r2, r4, lsl #19
4000946c:	4002096e 	andmi	r0, r2, lr, ror #18
40009470:	4001289d 	mulmi	r1, sp, r8
40009474:	400128b7 			; <UNDEFINED> instruction: 0x400128b7
40009478:	400128d0 	ldrdmi	r2, [r1], -r0
4000947c:	400128eb 	andmi	r2, r1, fp, ror #17
40009480:	40016b9c 	mulmi	r1, ip, fp
40009484:	4620      	mov	r0, r4
40009486:	6839      	ldr	r1, [r7, #0]
40009488:	2200      	movs	r2, #0
4000948a:	f7ff f8f9 	bl	40008680 <ddr3TipAdllRegsBypass>
4000948e:	6833      	ldr	r3, [r6, #0]
40009490:	3301      	adds	r3, #1
40009492:	6033      	str	r3, [r6, #0]
40009494:	6833      	ldr	r3, [r6, #0]
40009496:	42ab      	cmp	r3, r5
40009498:	d3f4      	bcc.n	40009484 <mvHwsDdr3TipRunAlg+0x298>
4000949a:	4b83      	ldr	r3, [pc, #524]	; (400096a8 <mvHwsDdr3TipRunAlg+0x4bc>)
4000949c:	2200      	movs	r2, #0
4000949e:	601a      	str	r2, [r3, #0]
400094a0:	4b82      	ldr	r3, [pc, #520]	; (400096ac <mvHwsDdr3TipRunAlg+0x4c0>)
400094a2:	681b      	ldr	r3, [r3, #0]
400094a4:	06d8      	lsls	r0, r3, #27
400094a6:	d528      	bpl.n	400094fa <mvHwsDdr3TipRunAlg+0x30e>
400094a8:	4b81      	ldr	r3, [pc, #516]	; (400096b0 <mvHwsDdr3TipRunAlg+0x4c4>)
400094aa:	2204      	movs	r2, #4
400094ac:	4e81      	ldr	r6, [pc, #516]	; (400096b4 <mvHwsDdr3TipRunAlg+0x4c8>)
400094ae:	701a      	strb	r2, [r3, #0]
400094b0:	4b81      	ldr	r3, [pc, #516]	; (400096b8 <mvHwsDdr3TipRunAlg+0x4cc>)
400094b2:	781b      	ldrb	r3, [r3, #0]
400094b4:	2b02      	cmp	r3, #2
400094b6:	d806      	bhi.n	400094c6 <mvHwsDdr3TipRunAlg+0x2da>
400094b8:	7832      	ldrb	r2, [r6, #0]
400094ba:	4b80      	ldr	r3, [pc, #512]	; (400096bc <mvHwsDdr3TipRunAlg+0x4d0>)
400094bc:	4880      	ldr	r0, [pc, #512]	; (400096c0 <mvHwsDdr3TipRunAlg+0x4d4>)
400094be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
400094c2:	f007 fb4b 	bl	40010b5c <mvPrintf>
400094c6:	7833      	ldrb	r3, [r6, #0]
400094c8:	4620      	mov	r0, r4
400094ca:	2101      	movs	r1, #1
400094cc:	2200      	movs	r2, #0
400094ce:	f7fe fa0d 	bl	400078ec <ddr3TipFreqSet>
400094d2:	4b7c      	ldr	r3, [pc, #496]	; (400096c4 <mvHwsDdr3TipRunAlg+0x4d8>)
400094d4:	781b      	ldrb	r3, [r3, #0]
400094d6:	4606      	mov	r6, r0
400094d8:	b113      	cbz	r3, 400094e0 <mvHwsDdr3TipRunAlg+0x2f4>
400094da:	4620      	mov	r0, r4
400094dc:	f7fb fd18 	bl	40004f10 <ddr3TipRegDump>
400094e0:	b15e      	cbz	r6, 400094fa <mvHwsDdr3TipRunAlg+0x30e>
400094e2:	4b75      	ldr	r3, [pc, #468]	; (400096b8 <mvHwsDdr3TipRunAlg+0x4cc>)
400094e4:	781b      	ldrb	r3, [r3, #0]
400094e6:	2b03      	cmp	r3, #3
400094e8:	d802      	bhi.n	400094f0 <mvHwsDdr3TipRunAlg+0x304>
400094ea:	4877      	ldr	r0, [pc, #476]	; (400096c8 <mvHwsDdr3TipRunAlg+0x4dc>)
400094ec:	f007 fb36 	bl	40010b5c <mvPrintf>
400094f0:	4b76      	ldr	r3, [pc, #472]	; (400096cc <mvHwsDdr3TipRunAlg+0x4e0>)
400094f2:	681b      	ldr	r3, [r3, #0]
400094f4:	2b00      	cmp	r3, #0
400094f6:	f000 8356 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
400094fa:	4b6c      	ldr	r3, [pc, #432]	; (400096ac <mvHwsDdr3TipRunAlg+0x4c0>)
400094fc:	681b      	ldr	r3, [r3, #0]
400094fe:	0699      	lsls	r1, r3, #26
40009500:	d52f      	bpl.n	40009562 <mvHwsDdr3TipRunAlg+0x376>
40009502:	4b6b      	ldr	r3, [pc, #428]	; (400096b0 <mvHwsDdr3TipRunAlg+0x4c4>)
40009504:	2205      	movs	r2, #5
40009506:	701a      	strb	r2, [r3, #0]
40009508:	4b6b      	ldr	r3, [pc, #428]	; (400096b8 <mvHwsDdr3TipRunAlg+0x4cc>)
4000950a:	781b      	ldrb	r3, [r3, #0]
4000950c:	2b02      	cmp	r3, #2
4000950e:	d802      	bhi.n	40009516 <mvHwsDdr3TipRunAlg+0x32a>
40009510:	486f      	ldr	r0, [pc, #444]	; (400096d0 <mvHwsDdr3TipRunAlg+0x4e4>)
40009512:	f007 fb23 	bl	40010b5c <mvPrintf>
40009516:	4b6f      	ldr	r3, [pc, #444]	; (400096d4 <mvHwsDdr3TipRunAlg+0x4e8>)
40009518:	4620      	mov	r0, r4
4000951a:	681b      	ldr	r3, [r3, #0]
4000951c:	b143      	cbz	r3, 40009530 <mvHwsDdr3TipRunAlg+0x344>
4000951e:	4b65      	ldr	r3, [pc, #404]	; (400096b4 <mvHwsDdr3TipRunAlg+0x4c8>)
40009520:	781a      	ldrb	r2, [r3, #0]
40009522:	4b66      	ldr	r3, [pc, #408]	; (400096bc <mvHwsDdr3TipRunAlg+0x4d0>)
40009524:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
40009528:	f240 2315 	movw	r3, #533	; 0x215
4000952c:	429a      	cmp	r2, r3
4000952e:	d102      	bne.n	40009536 <mvHwsDdr3TipRunAlg+0x34a>
40009530:	f002 fb6c 	bl	4000bc0c <ddr3TipDynamicWriteLeveling>
40009534:	e001      	b.n	4000953a <mvHwsDdr3TipRunAlg+0x34e>
40009536:	f002 fa7d 	bl	4000ba34 <ddr3TipLegacyDynamicWriteLeveling>
4000953a:	4b62      	ldr	r3, [pc, #392]	; (400096c4 <mvHwsDdr3TipRunAlg+0x4d8>)
4000953c:	4606      	mov	r6, r0
4000953e:	781b      	ldrb	r3, [r3, #0]
40009540:	b113      	cbz	r3, 40009548 <mvHwsDdr3TipRunAlg+0x35c>
40009542:	4620      	mov	r0, r4
40009544:	f7fb fce4 	bl	40004f10 <ddr3TipRegDump>
40009548:	b15e      	cbz	r6, 40009562 <mvHwsDdr3TipRunAlg+0x376>
4000954a:	4b5b      	ldr	r3, [pc, #364]	; (400096b8 <mvHwsDdr3TipRunAlg+0x4cc>)
4000954c:	781b      	ldrb	r3, [r3, #0]
4000954e:	2b03      	cmp	r3, #3
40009550:	d802      	bhi.n	40009558 <mvHwsDdr3TipRunAlg+0x36c>
40009552:	4861      	ldr	r0, [pc, #388]	; (400096d8 <mvHwsDdr3TipRunAlg+0x4ec>)
40009554:	f007 fb02 	bl	40010b5c <mvPrintf>
40009558:	4b5c      	ldr	r3, [pc, #368]	; (400096cc <mvHwsDdr3TipRunAlg+0x4e0>)
4000955a:	681b      	ldr	r3, [r3, #0]
4000955c:	2b00      	cmp	r3, #0
4000955e:	f000 8322 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
40009562:	4e51      	ldr	r6, [pc, #324]	; (400096a8 <mvHwsDdr3TipRunAlg+0x4bc>)
40009564:	2300      	movs	r3, #0
40009566:	f8df b144 	ldr.w	fp, [pc, #324]	; 400096ac <mvHwsDdr3TipRunAlg+0x4c0>
4000956a:	f8df a144 	ldr.w	sl, [pc, #324]	; 400096b0 <mvHwsDdr3TipRunAlg+0x4c4>
4000956e:	6033      	str	r3, [r6, #0]
40009570:	4f51      	ldr	r7, [pc, #324]	; (400096b8 <mvHwsDdr3TipRunAlg+0x4cc>)
40009572:	f8df 9150 	ldr.w	r9, [pc, #336]	; 400096c4 <mvHwsDdr3TipRunAlg+0x4d8>
40009576:	f8df 8154 	ldr.w	r8, [pc, #340]	; 400096cc <mvHwsDdr3TipRunAlg+0x4e0>
4000957a:	e028      	b.n	400095ce <mvHwsDdr3TipRunAlg+0x3e2>
4000957c:	f8db 3000 	ldr.w	r3, [fp]
40009580:	065a      	lsls	r2, r3, #25
40009582:	d521      	bpl.n	400095c8 <mvHwsDdr3TipRunAlg+0x3dc>
40009584:	2306      	movs	r3, #6
40009586:	f88a 3000 	strb.w	r3, [sl]
4000958a:	783b      	ldrb	r3, [r7, #0]
4000958c:	2b02      	cmp	r3, #2
4000958e:	d802      	bhi.n	40009596 <mvHwsDdr3TipRunAlg+0x3aa>
40009590:	4852      	ldr	r0, [pc, #328]	; (400096dc <mvHwsDdr3TipRunAlg+0x4f0>)
40009592:	f007 fae3 	bl	40010b5c <mvPrintf>
40009596:	4620      	mov	r0, r4
40009598:	f000 fe28 	bl	4000a1ec <ddr3TipLoadAllPatternToMem>
4000959c:	f899 2000 	ldrb.w	r2, [r9]
400095a0:	4603      	mov	r3, r0
400095a2:	b122      	cbz	r2, 400095ae <mvHwsDdr3TipRunAlg+0x3c2>
400095a4:	4620      	mov	r0, r4
400095a6:	9302      	str	r3, [sp, #8]
400095a8:	f7fb fcb2 	bl	40004f10 <ddr3TipRegDump>
400095ac:	9b02      	ldr	r3, [sp, #8]
400095ae:	b15b      	cbz	r3, 400095c8 <mvHwsDdr3TipRunAlg+0x3dc>
400095b0:	783b      	ldrb	r3, [r7, #0]
400095b2:	2b03      	cmp	r3, #3
400095b4:	d803      	bhi.n	400095be <mvHwsDdr3TipRunAlg+0x3d2>
400095b6:	484a      	ldr	r0, [pc, #296]	; (400096e0 <mvHwsDdr3TipRunAlg+0x4f4>)
400095b8:	6831      	ldr	r1, [r6, #0]
400095ba:	f007 facf 	bl	40010b5c <mvPrintf>
400095be:	f8d8 3000 	ldr.w	r3, [r8]
400095c2:	2b00      	cmp	r3, #0
400095c4:	f000 82ef 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
400095c8:	6833      	ldr	r3, [r6, #0]
400095ca:	3301      	adds	r3, #1
400095cc:	6033      	str	r3, [r6, #0]
400095ce:	6831      	ldr	r1, [r6, #0]
400095d0:	42a9      	cmp	r1, r5
400095d2:	d3d3      	bcc.n	4000957c <mvHwsDdr3TipRunAlg+0x390>
400095d4:	4b34      	ldr	r3, [pc, #208]	; (400096a8 <mvHwsDdr3TipRunAlg+0x4bc>)
400095d6:	2200      	movs	r2, #0
400095d8:	601a      	str	r2, [r3, #0]
400095da:	4b34      	ldr	r3, [pc, #208]	; (400096ac <mvHwsDdr3TipRunAlg+0x4c0>)
400095dc:	681b      	ldr	r3, [r3, #0]
400095de:	061b      	lsls	r3, r3, #24
400095e0:	d530      	bpl.n	40009644 <mvHwsDdr3TipRunAlg+0x458>
400095e2:	4b33      	ldr	r3, [pc, #204]	; (400096b0 <mvHwsDdr3TipRunAlg+0x4c4>)
400095e4:	2207      	movs	r2, #7
400095e6:	701a      	strb	r2, [r3, #0]
400095e8:	4b33      	ldr	r3, [pc, #204]	; (400096b8 <mvHwsDdr3TipRunAlg+0x4cc>)
400095ea:	781b      	ldrb	r3, [r3, #0]
400095ec:	2b02      	cmp	r3, #2
400095ee:	d802      	bhi.n	400095f6 <mvHwsDdr3TipRunAlg+0x40a>
400095f0:	483c      	ldr	r0, [pc, #240]	; (400096e4 <mvHwsDdr3TipRunAlg+0x4f8>)
400095f2:	f007 fab3 	bl	40010b5c <mvPrintf>
400095f6:	4b37      	ldr	r3, [pc, #220]	; (400096d4 <mvHwsDdr3TipRunAlg+0x4e8>)
400095f8:	4620      	mov	r0, r4
400095fa:	681a      	ldr	r2, [r3, #0]
400095fc:	4b2d      	ldr	r3, [pc, #180]	; (400096b4 <mvHwsDdr3TipRunAlg+0x4c8>)
400095fe:	b13a      	cbz	r2, 40009610 <mvHwsDdr3TipRunAlg+0x424>
40009600:	4a2e      	ldr	r2, [pc, #184]	; (400096bc <mvHwsDdr3TipRunAlg+0x4d0>)
40009602:	7819      	ldrb	r1, [r3, #0]
40009604:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
40009608:	f240 2215 	movw	r2, #533	; 0x215
4000960c:	4291      	cmp	r1, r2
4000960e:	d103      	bne.n	40009618 <mvHwsDdr3TipRunAlg+0x42c>
40009610:	7819      	ldrb	r1, [r3, #0]
40009612:	f001 fe8b 	bl	4000b32c <ddr3TipDynamicReadLeveling>
40009616:	e001      	b.n	4000961c <mvHwsDdr3TipRunAlg+0x430>
40009618:	f002 fa66 	bl	4000bae8 <ddr3TipLegacyDynamicReadLeveling>
4000961c:	4b29      	ldr	r3, [pc, #164]	; (400096c4 <mvHwsDdr3TipRunAlg+0x4d8>)
4000961e:	4606      	mov	r6, r0
40009620:	781b      	ldrb	r3, [r3, #0]
40009622:	b113      	cbz	r3, 4000962a <mvHwsDdr3TipRunAlg+0x43e>
40009624:	4620      	mov	r0, r4
40009626:	f7fb fc73 	bl	40004f10 <ddr3TipRegDump>
4000962a:	b15e      	cbz	r6, 40009644 <mvHwsDdr3TipRunAlg+0x458>
4000962c:	4b22      	ldr	r3, [pc, #136]	; (400096b8 <mvHwsDdr3TipRunAlg+0x4cc>)
4000962e:	781b      	ldrb	r3, [r3, #0]
40009630:	2b03      	cmp	r3, #3
40009632:	d802      	bhi.n	4000963a <mvHwsDdr3TipRunAlg+0x44e>
40009634:	482c      	ldr	r0, [pc, #176]	; (400096e8 <mvHwsDdr3TipRunAlg+0x4fc>)
40009636:	f007 fa91 	bl	40010b5c <mvPrintf>
4000963a:	4b24      	ldr	r3, [pc, #144]	; (400096cc <mvHwsDdr3TipRunAlg+0x4e0>)
4000963c:	681b      	ldr	r3, [r3, #0]
4000963e:	2b00      	cmp	r3, #0
40009640:	f000 82b1 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
40009644:	4b19      	ldr	r3, [pc, #100]	; (400096ac <mvHwsDdr3TipRunAlg+0x4c0>)
40009646:	681b      	ldr	r3, [r3, #0]
40009648:	059e      	lsls	r6, r3, #22
4000964a:	d520      	bpl.n	4000968e <mvHwsDdr3TipRunAlg+0x4a2>
4000964c:	4b18      	ldr	r3, [pc, #96]	; (400096b0 <mvHwsDdr3TipRunAlg+0x4c4>)
4000964e:	2208      	movs	r2, #8
40009650:	701a      	strb	r2, [r3, #0]
40009652:	4b19      	ldr	r3, [pc, #100]	; (400096b8 <mvHwsDdr3TipRunAlg+0x4cc>)
40009654:	781b      	ldrb	r3, [r3, #0]
40009656:	2b02      	cmp	r3, #2
40009658:	d802      	bhi.n	40009660 <mvHwsDdr3TipRunAlg+0x474>
4000965a:	4824      	ldr	r0, [pc, #144]	; (400096ec <mvHwsDdr3TipRunAlg+0x500>)
4000965c:	f007 fa7e 	bl	40010b5c <mvPrintf>
40009660:	4620      	mov	r0, r4
40009662:	f002 ff75 	bl	4000c550 <ddr3TipDynamicWriteLevelingSupp>
40009666:	4b17      	ldr	r3, [pc, #92]	; (400096c4 <mvHwsDdr3TipRunAlg+0x4d8>)
40009668:	781b      	ldrb	r3, [r3, #0]
4000966a:	4606      	mov	r6, r0
4000966c:	b113      	cbz	r3, 40009674 <mvHwsDdr3TipRunAlg+0x488>
4000966e:	4620      	mov	r0, r4
40009670:	f7fb fc4e 	bl	40004f10 <ddr3TipRegDump>
40009674:	b15e      	cbz	r6, 4000968e <mvHwsDdr3TipRunAlg+0x4a2>
40009676:	4b10      	ldr	r3, [pc, #64]	; (400096b8 <mvHwsDdr3TipRunAlg+0x4cc>)
40009678:	781b      	ldrb	r3, [r3, #0]
4000967a:	2b03      	cmp	r3, #3
4000967c:	d802      	bhi.n	40009684 <mvHwsDdr3TipRunAlg+0x498>
4000967e:	481c      	ldr	r0, [pc, #112]	; (400096f0 <mvHwsDdr3TipRunAlg+0x504>)
40009680:	f007 fa6c 	bl	40010b5c <mvPrintf>
40009684:	4b11      	ldr	r3, [pc, #68]	; (400096cc <mvHwsDdr3TipRunAlg+0x4e0>)
40009686:	681b      	ldr	r3, [r3, #0]
40009688:	2b00      	cmp	r3, #0
4000968a:	f000 828c 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
4000968e:	4f06      	ldr	r7, [pc, #24]	; (400096a8 <mvHwsDdr3TipRunAlg+0x4bc>)
40009690:	2300      	movs	r3, #0
40009692:	f8df b018 	ldr.w	fp, [pc, #24]	; 400096ac <mvHwsDdr3TipRunAlg+0x4c0>
40009696:	f8df a018 	ldr.w	sl, [pc, #24]	; 400096b0 <mvHwsDdr3TipRunAlg+0x4c4>
4000969a:	603b      	str	r3, [r7, #0]
4000969c:	4e06      	ldr	r6, [pc, #24]	; (400096b8 <mvHwsDdr3TipRunAlg+0x4cc>)
4000969e:	f8df 9024 	ldr.w	r9, [pc, #36]	; 400096c4 <mvHwsDdr3TipRunAlg+0x4d8>
400096a2:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400096cc <mvHwsDdr3TipRunAlg+0x4e0>
400096a6:	e04e      	b.n	40009746 <mvHwsDdr3TipRunAlg+0x55a>
400096a8:	40020968 	andmi	r0, r2, r8, ror #18
400096ac:	40016be8 	andmi	r6, r1, r8, ror #23
400096b0:	4002096d 	andmi	r0, r2, sp, ror #18
400096b4:	400205d4 	ldrdmi	r0, [r2], -r4
400096b8:	40016b69 	andmi	r6, r1, r9, ror #22
400096bc:	40017048 	andmi	r7, r1, r8, asr #32
400096c0:	40012916 	andmi	r2, r1, r6, lsl r9
400096c4:	4002095c 	andmi	r0, r2, ip, asr r9
400096c8:	400128b7 			; <UNDEFINED> instruction: 0x400128b7
400096cc:	40020984 	andmi	r0, r2, r4, lsl #19
400096d0:	40012933 	andmi	r2, r1, r3, lsr r9
400096d4:	40020964 	andmi	r0, r2, r4, ror #18
400096d8:	4001294c 	andmi	r2, r1, ip, asr #18
400096dc:	40012972 	andmi	r2, r1, r2, ror r9
400096e0:	40012992 	mulmi	r1, r2, r9
400096e4:	400129be 			; <UNDEFINED> instruction: 0x400129be
400096e8:	400129d6 	ldrdmi	r2, [r1], -r6
400096ec:	400129fb 	strdmi	r2, [r1], -fp
400096f0:	40012a19 	andmi	r2, r1, r9, lsl sl
400096f4:	f8db 3000 	ldr.w	r3, [fp]
400096f8:	0558      	lsls	r0, r3, #21
400096fa:	d521      	bpl.n	40009740 <mvHwsDdr3TipRunAlg+0x554>
400096fc:	2309      	movs	r3, #9
400096fe:	f88a 3000 	strb.w	r3, [sl]
40009702:	7833      	ldrb	r3, [r6, #0]
40009704:	2b02      	cmp	r3, #2
40009706:	d802      	bhi.n	4000970e <mvHwsDdr3TipRunAlg+0x522>
40009708:	4895      	ldr	r0, [pc, #596]	; (40009960 <mvHwsDdr3TipRunAlg+0x774>)
4000970a:	f007 fa27 	bl	40010b5c <mvPrintf>
4000970e:	4620      	mov	r0, r4
40009710:	f005 ff83 	bl	4000f61a <ddr3TipPbsRx>
40009714:	f899 2000 	ldrb.w	r2, [r9]
40009718:	4603      	mov	r3, r0
4000971a:	b122      	cbz	r2, 40009726 <mvHwsDdr3TipRunAlg+0x53a>
4000971c:	4620      	mov	r0, r4
4000971e:	9302      	str	r3, [sp, #8]
40009720:	f7fb fbf6 	bl	40004f10 <ddr3TipRegDump>
40009724:	9b02      	ldr	r3, [sp, #8]
40009726:	b15b      	cbz	r3, 40009740 <mvHwsDdr3TipRunAlg+0x554>
40009728:	7833      	ldrb	r3, [r6, #0]
4000972a:	2b03      	cmp	r3, #3
4000972c:	d803      	bhi.n	40009736 <mvHwsDdr3TipRunAlg+0x54a>
4000972e:	488d      	ldr	r0, [pc, #564]	; (40009964 <mvHwsDdr3TipRunAlg+0x778>)
40009730:	6839      	ldr	r1, [r7, #0]
40009732:	f007 fa13 	bl	40010b5c <mvPrintf>
40009736:	f8d8 3000 	ldr.w	r3, [r8]
4000973a:	2b00      	cmp	r3, #0
4000973c:	f000 8233 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
40009740:	683b      	ldr	r3, [r7, #0]
40009742:	3301      	adds	r3, #1
40009744:	603b      	str	r3, [r7, #0]
40009746:	6839      	ldr	r1, [r7, #0]
40009748:	4b87      	ldr	r3, [pc, #540]	; (40009968 <mvHwsDdr3TipRunAlg+0x77c>)
4000974a:	42a9      	cmp	r1, r5
4000974c:	d3d2      	bcc.n	400096f4 <mvHwsDdr3TipRunAlg+0x508>
4000974e:	2200      	movs	r2, #0
40009750:	461e      	mov	r6, r3
40009752:	601a      	str	r2, [r3, #0]
40009754:	f8df b220 	ldr.w	fp, [pc, #544]	; 40009978 <mvHwsDdr3TipRunAlg+0x78c>
40009758:	f8df a220 	ldr.w	sl, [pc, #544]	; 4000997c <mvHwsDdr3TipRunAlg+0x790>
4000975c:	4f83      	ldr	r7, [pc, #524]	; (4000996c <mvHwsDdr3TipRunAlg+0x780>)
4000975e:	f8df 9230 	ldr.w	r9, [pc, #560]	; 40009990 <mvHwsDdr3TipRunAlg+0x7a4>
40009762:	f8df 8234 	ldr.w	r8, [pc, #564]	; 40009998 <mvHwsDdr3TipRunAlg+0x7ac>
40009766:	e028      	b.n	400097ba <mvHwsDdr3TipRunAlg+0x5ce>
40009768:	f8db 3000 	ldr.w	r3, [fp]
4000976c:	051a      	lsls	r2, r3, #20
4000976e:	d521      	bpl.n	400097b4 <mvHwsDdr3TipRunAlg+0x5c8>
40009770:	230a      	movs	r3, #10
40009772:	f88a 3000 	strb.w	r3, [sl]
40009776:	783b      	ldrb	r3, [r7, #0]
40009778:	2b02      	cmp	r3, #2
4000977a:	d802      	bhi.n	40009782 <mvHwsDdr3TipRunAlg+0x596>
4000977c:	487c      	ldr	r0, [pc, #496]	; (40009970 <mvHwsDdr3TipRunAlg+0x784>)
4000977e:	f007 f9ed 	bl	40010b5c <mvPrintf>
40009782:	4620      	mov	r0, r4
40009784:	f005 ff46 	bl	4000f614 <ddr3TipPbsTx>
40009788:	f899 2000 	ldrb.w	r2, [r9]
4000978c:	4603      	mov	r3, r0
4000978e:	b122      	cbz	r2, 4000979a <mvHwsDdr3TipRunAlg+0x5ae>
40009790:	4620      	mov	r0, r4
40009792:	9302      	str	r3, [sp, #8]
40009794:	f7fb fbbc 	bl	40004f10 <ddr3TipRegDump>
40009798:	9b02      	ldr	r3, [sp, #8]
4000979a:	b15b      	cbz	r3, 400097b4 <mvHwsDdr3TipRunAlg+0x5c8>
4000979c:	783b      	ldrb	r3, [r7, #0]
4000979e:	2b03      	cmp	r3, #3
400097a0:	d803      	bhi.n	400097aa <mvHwsDdr3TipRunAlg+0x5be>
400097a2:	4874      	ldr	r0, [pc, #464]	; (40009974 <mvHwsDdr3TipRunAlg+0x788>)
400097a4:	6831      	ldr	r1, [r6, #0]
400097a6:	f007 f9d9 	bl	40010b5c <mvPrintf>
400097aa:	f8d8 3000 	ldr.w	r3, [r8]
400097ae:	2b00      	cmp	r3, #0
400097b0:	f000 81f9 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
400097b4:	6833      	ldr	r3, [r6, #0]
400097b6:	3301      	adds	r3, #1
400097b8:	6033      	str	r3, [r6, #0]
400097ba:	6831      	ldr	r1, [r6, #0]
400097bc:	42a9      	cmp	r1, r5
400097be:	d3d3      	bcc.n	40009768 <mvHwsDdr3TipRunAlg+0x57c>
400097c0:	4b69      	ldr	r3, [pc, #420]	; (40009968 <mvHwsDdr3TipRunAlg+0x77c>)
400097c2:	2200      	movs	r2, #0
400097c4:	601a      	str	r2, [r3, #0]
400097c6:	4b6c      	ldr	r3, [pc, #432]	; (40009978 <mvHwsDdr3TipRunAlg+0x78c>)
400097c8:	681b      	ldr	r3, [r3, #0]
400097ca:	04db      	lsls	r3, r3, #19
400097cc:	d537      	bpl.n	4000983e <mvHwsDdr3TipRunAlg+0x652>
400097ce:	4b6b      	ldr	r3, [pc, #428]	; (4000997c <mvHwsDdr3TipRunAlg+0x790>)
400097d0:	220b      	movs	r2, #11
400097d2:	701a      	strb	r2, [r3, #0]
400097d4:	4b65      	ldr	r3, [pc, #404]	; (4000996c <mvHwsDdr3TipRunAlg+0x780>)
400097d6:	781b      	ldrb	r3, [r3, #0]
400097d8:	2b02      	cmp	r3, #2
400097da:	d80e      	bhi.n	400097fa <mvHwsDdr3TipRunAlg+0x60e>
400097dc:	4b68      	ldr	r3, [pc, #416]	; (40009980 <mvHwsDdr3TipRunAlg+0x794>)
400097de:	2158      	movs	r1, #88	; 0x58
400097e0:	4868      	ldr	r0, [pc, #416]	; (40009984 <mvHwsDdr3TipRunAlg+0x798>)
400097e2:	681a      	ldr	r2, [r3, #0]
400097e4:	4b68      	ldr	r3, [pc, #416]	; (40009988 <mvHwsDdr3TipRunAlg+0x79c>)
400097e6:	681b      	ldr	r3, [r3, #0]
400097e8:	fb01 2303 	mla	r3, r1, r3, r2
400097ec:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
400097f0:	4b66      	ldr	r3, [pc, #408]	; (4000998c <mvHwsDdr3TipRunAlg+0x7a0>)
400097f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
400097f6:	f007 f9b1 	bl	40010b5c <mvPrintf>
400097fa:	4b61      	ldr	r3, [pc, #388]	; (40009980 <mvHwsDdr3TipRunAlg+0x794>)
400097fc:	2158      	movs	r1, #88	; 0x58
400097fe:	4620      	mov	r0, r4
40009800:	681a      	ldr	r2, [r3, #0]
40009802:	4b61      	ldr	r3, [pc, #388]	; (40009988 <mvHwsDdr3TipRunAlg+0x79c>)
40009804:	681b      	ldr	r3, [r3, #0]
40009806:	fb01 2303 	mla	r3, r1, r3, r2
4000980a:	2101      	movs	r1, #1
4000980c:	2200      	movs	r2, #0
4000980e:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
40009812:	f7fe f86b 	bl	400078ec <ddr3TipFreqSet>
40009816:	4b5e      	ldr	r3, [pc, #376]	; (40009990 <mvHwsDdr3TipRunAlg+0x7a4>)
40009818:	781b      	ldrb	r3, [r3, #0]
4000981a:	4606      	mov	r6, r0
4000981c:	b113      	cbz	r3, 40009824 <mvHwsDdr3TipRunAlg+0x638>
4000981e:	4620      	mov	r0, r4
40009820:	f7fb fb76 	bl	40004f10 <ddr3TipRegDump>
40009824:	b15e      	cbz	r6, 4000983e <mvHwsDdr3TipRunAlg+0x652>
40009826:	4b51      	ldr	r3, [pc, #324]	; (4000996c <mvHwsDdr3TipRunAlg+0x780>)
40009828:	781b      	ldrb	r3, [r3, #0]
4000982a:	2b03      	cmp	r3, #3
4000982c:	d802      	bhi.n	40009834 <mvHwsDdr3TipRunAlg+0x648>
4000982e:	4859      	ldr	r0, [pc, #356]	; (40009994 <mvHwsDdr3TipRunAlg+0x7a8>)
40009830:	f007 f994 	bl	40010b5c <mvPrintf>
40009834:	4b58      	ldr	r3, [pc, #352]	; (40009998 <mvHwsDdr3TipRunAlg+0x7ac>)
40009836:	681b      	ldr	r3, [r3, #0]
40009838:	2b00      	cmp	r3, #0
4000983a:	f000 81b4 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
4000983e:	4b4e      	ldr	r3, [pc, #312]	; (40009978 <mvHwsDdr3TipRunAlg+0x78c>)
40009840:	681b      	ldr	r3, [r3, #0]
40009842:	045e      	lsls	r6, r3, #17
40009844:	d520      	bpl.n	40009888 <mvHwsDdr3TipRunAlg+0x69c>
40009846:	4b4d      	ldr	r3, [pc, #308]	; (4000997c <mvHwsDdr3TipRunAlg+0x790>)
40009848:	220d      	movs	r2, #13
4000984a:	701a      	strb	r2, [r3, #0]
4000984c:	4b47      	ldr	r3, [pc, #284]	; (4000996c <mvHwsDdr3TipRunAlg+0x780>)
4000984e:	781b      	ldrb	r3, [r3, #0]
40009850:	2b02      	cmp	r3, #2
40009852:	d802      	bhi.n	4000985a <mvHwsDdr3TipRunAlg+0x66e>
40009854:	4851      	ldr	r0, [pc, #324]	; (4000999c <mvHwsDdr3TipRunAlg+0x7b0>)
40009856:	f007 f981 	bl	40010b5c <mvPrintf>
4000985a:	4620      	mov	r0, r4
4000985c:	f002 f9d6 	bl	4000bc0c <ddr3TipDynamicWriteLeveling>
40009860:	4b4b      	ldr	r3, [pc, #300]	; (40009990 <mvHwsDdr3TipRunAlg+0x7a4>)
40009862:	781b      	ldrb	r3, [r3, #0]
40009864:	4606      	mov	r6, r0
40009866:	b113      	cbz	r3, 4000986e <mvHwsDdr3TipRunAlg+0x682>
40009868:	4620      	mov	r0, r4
4000986a:	f7fb fb51 	bl	40004f10 <ddr3TipRegDump>
4000986e:	b15e      	cbz	r6, 40009888 <mvHwsDdr3TipRunAlg+0x69c>
40009870:	4b3e      	ldr	r3, [pc, #248]	; (4000996c <mvHwsDdr3TipRunAlg+0x780>)
40009872:	781b      	ldrb	r3, [r3, #0]
40009874:	2b03      	cmp	r3, #3
40009876:	d802      	bhi.n	4000987e <mvHwsDdr3TipRunAlg+0x692>
40009878:	4849      	ldr	r0, [pc, #292]	; (400099a0 <mvHwsDdr3TipRunAlg+0x7b4>)
4000987a:	f007 f96f 	bl	40010b5c <mvPrintf>
4000987e:	4b46      	ldr	r3, [pc, #280]	; (40009998 <mvHwsDdr3TipRunAlg+0x7ac>)
40009880:	681b      	ldr	r3, [r3, #0]
40009882:	2b00      	cmp	r3, #0
40009884:	f000 818f 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
40009888:	4b3b      	ldr	r3, [pc, #236]	; (40009978 <mvHwsDdr3TipRunAlg+0x78c>)
4000988a:	681b      	ldr	r3, [r3, #0]
4000988c:	0418      	lsls	r0, r3, #16
4000988e:	d520      	bpl.n	400098d2 <mvHwsDdr3TipRunAlg+0x6e6>
40009890:	4b3a      	ldr	r3, [pc, #232]	; (4000997c <mvHwsDdr3TipRunAlg+0x790>)
40009892:	2215      	movs	r2, #21
40009894:	701a      	strb	r2, [r3, #0]
40009896:	4b35      	ldr	r3, [pc, #212]	; (4000996c <mvHwsDdr3TipRunAlg+0x780>)
40009898:	781b      	ldrb	r3, [r3, #0]
4000989a:	2b02      	cmp	r3, #2
4000989c:	d802      	bhi.n	400098a4 <mvHwsDdr3TipRunAlg+0x6b8>
4000989e:	4841      	ldr	r0, [pc, #260]	; (400099a4 <mvHwsDdr3TipRunAlg+0x7b8>)
400098a0:	f007 f95c 	bl	40010b5c <mvPrintf>
400098a4:	4620      	mov	r0, r4
400098a6:	f000 fca1 	bl	4000a1ec <ddr3TipLoadAllPatternToMem>
400098aa:	4b39      	ldr	r3, [pc, #228]	; (40009990 <mvHwsDdr3TipRunAlg+0x7a4>)
400098ac:	781b      	ldrb	r3, [r3, #0]
400098ae:	4606      	mov	r6, r0
400098b0:	b113      	cbz	r3, 400098b8 <mvHwsDdr3TipRunAlg+0x6cc>
400098b2:	4620      	mov	r0, r4
400098b4:	f7fb fb2c 	bl	40004f10 <ddr3TipRegDump>
400098b8:	b15e      	cbz	r6, 400098d2 <mvHwsDdr3TipRunAlg+0x6e6>
400098ba:	4b2c      	ldr	r3, [pc, #176]	; (4000996c <mvHwsDdr3TipRunAlg+0x780>)
400098bc:	781b      	ldrb	r3, [r3, #0]
400098be:	2b03      	cmp	r3, #3
400098c0:	d802      	bhi.n	400098c8 <mvHwsDdr3TipRunAlg+0x6dc>
400098c2:	4839      	ldr	r0, [pc, #228]	; (400099a8 <mvHwsDdr3TipRunAlg+0x7bc>)
400098c4:	f007 f94a 	bl	40010b5c <mvPrintf>
400098c8:	4b33      	ldr	r3, [pc, #204]	; (40009998 <mvHwsDdr3TipRunAlg+0x7ac>)
400098ca:	681b      	ldr	r3, [r3, #0]
400098cc:	2b00      	cmp	r3, #0
400098ce:	f000 816a 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
400098d2:	4b29      	ldr	r3, [pc, #164]	; (40009978 <mvHwsDdr3TipRunAlg+0x78c>)
400098d4:	681b      	ldr	r3, [r3, #0]
400098d6:	03d9      	lsls	r1, r3, #15
400098d8:	d529      	bpl.n	4000992e <mvHwsDdr3TipRunAlg+0x742>
400098da:	4b28      	ldr	r3, [pc, #160]	; (4000997c <mvHwsDdr3TipRunAlg+0x790>)
400098dc:	220e      	movs	r2, #14
400098de:	701a      	strb	r2, [r3, #0]
400098e0:	4b22      	ldr	r3, [pc, #136]	; (4000996c <mvHwsDdr3TipRunAlg+0x780>)
400098e2:	781b      	ldrb	r3, [r3, #0]
400098e4:	2b02      	cmp	r3, #2
400098e6:	d802      	bhi.n	400098ee <mvHwsDdr3TipRunAlg+0x702>
400098e8:	4830      	ldr	r0, [pc, #192]	; (400099ac <mvHwsDdr3TipRunAlg+0x7c0>)
400098ea:	f007 f937 	bl	40010b5c <mvPrintf>
400098ee:	4b24      	ldr	r3, [pc, #144]	; (40009980 <mvHwsDdr3TipRunAlg+0x794>)
400098f0:	2158      	movs	r1, #88	; 0x58
400098f2:	4620      	mov	r0, r4
400098f4:	681a      	ldr	r2, [r3, #0]
400098f6:	4b24      	ldr	r3, [pc, #144]	; (40009988 <mvHwsDdr3TipRunAlg+0x79c>)
400098f8:	681b      	ldr	r3, [r3, #0]
400098fa:	fb01 2303 	mla	r3, r1, r3, r2
400098fe:	f893 1057 	ldrb.w	r1, [r3, #87]	; 0x57
40009902:	f001 fd13 	bl	4000b32c <ddr3TipDynamicReadLeveling>
40009906:	4b22      	ldr	r3, [pc, #136]	; (40009990 <mvHwsDdr3TipRunAlg+0x7a4>)
40009908:	781b      	ldrb	r3, [r3, #0]
4000990a:	4606      	mov	r6, r0
4000990c:	b113      	cbz	r3, 40009914 <mvHwsDdr3TipRunAlg+0x728>
4000990e:	4620      	mov	r0, r4
40009910:	f7fb fafe 	bl	40004f10 <ddr3TipRegDump>
40009914:	b15e      	cbz	r6, 4000992e <mvHwsDdr3TipRunAlg+0x742>
40009916:	4b15      	ldr	r3, [pc, #84]	; (4000996c <mvHwsDdr3TipRunAlg+0x780>)
40009918:	781b      	ldrb	r3, [r3, #0]
4000991a:	2b03      	cmp	r3, #3
4000991c:	d802      	bhi.n	40009924 <mvHwsDdr3TipRunAlg+0x738>
4000991e:	4824      	ldr	r0, [pc, #144]	; (400099b0 <mvHwsDdr3TipRunAlg+0x7c4>)
40009920:	f007 f91c 	bl	40010b5c <mvPrintf>
40009924:	4b1c      	ldr	r3, [pc, #112]	; (40009998 <mvHwsDdr3TipRunAlg+0x7ac>)
40009926:	681b      	ldr	r3, [r3, #0]
40009928:	2b00      	cmp	r3, #0
4000992a:	f000 813c 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
4000992e:	4b12      	ldr	r3, [pc, #72]	; (40009978 <mvHwsDdr3TipRunAlg+0x78c>)
40009930:	681b      	ldr	r3, [r3, #0]
40009932:	035a      	lsls	r2, r3, #13
40009934:	d506      	bpl.n	40009944 <mvHwsDdr3TipRunAlg+0x758>
40009936:	4b0d      	ldr	r3, [pc, #52]	; (4000996c <mvHwsDdr3TipRunAlg+0x780>)
40009938:	781b      	ldrb	r3, [r3, #0]
4000993a:	2b02      	cmp	r3, #2
4000993c:	d802      	bhi.n	40009944 <mvHwsDdr3TipRunAlg+0x758>
4000993e:	481d      	ldr	r0, [pc, #116]	; (400099b4 <mvHwsDdr3TipRunAlg+0x7c8>)
40009940:	f007 f90c 	bl	40010b5c <mvPrintf>
40009944:	4e08      	ldr	r6, [pc, #32]	; (40009968 <mvHwsDdr3TipRunAlg+0x77c>)
40009946:	2300      	movs	r3, #0
40009948:	f8df b02c 	ldr.w	fp, [pc, #44]	; 40009978 <mvHwsDdr3TipRunAlg+0x78c>
4000994c:	f8df a02c 	ldr.w	sl, [pc, #44]	; 4000997c <mvHwsDdr3TipRunAlg+0x790>
40009950:	6033      	str	r3, [r6, #0]
40009952:	4f06      	ldr	r7, [pc, #24]	; (4000996c <mvHwsDdr3TipRunAlg+0x780>)
40009954:	f8df 9038 	ldr.w	r9, [pc, #56]	; 40009990 <mvHwsDdr3TipRunAlg+0x7a4>
40009958:	f8df 803c 	ldr.w	r8, [pc, #60]	; 40009998 <mvHwsDdr3TipRunAlg+0x7ac>
4000995c:	e059      	b.n	40009a12 <mvHwsDdr3TipRunAlg+0x826>
4000995e:	bf00      	nop
40009960:	40012a43 	andmi	r2, r1, r3, asr #20
40009964:	40012a5b 	andmi	r2, r1, fp, asr sl
40009968:	40020968 	andmi	r0, r2, r8, ror #18
4000996c:	40016b69 	andmi	r6, r1, r9, ror #22
40009970:	40012a78 	andmi	r2, r1, r8, ror sl
40009974:	40012a90 	mulmi	r1, r0, sl
40009978:	40016be8 	andmi	r6, r1, r8, ror #23
4000997c:	4002096d 	andmi	r0, r2, sp, ror #18
40009980:	400205d8 	ldrdmi	r0, [r2], -r8
40009984:	40012aad 	andmi	r2, r1, sp, lsr #21
40009988:	40020980 	andmi	r0, r2, r0, lsl #19
4000998c:	40017048 	andmi	r7, r1, r8, asr #32
40009990:	4002095c 	andmi	r0, r2, ip, asr r9
40009994:	400128b7 			; <UNDEFINED> instruction: 0x400128b7
40009998:	40020984 	andmi	r0, r2, r4, lsl #19
4000999c:	40012aca 	andmi	r2, r1, sl, asr #21
400099a0:	40012ae6 	andmi	r2, r1, r6, ror #21
400099a4:	40012b0f 	andmi	r2, r1, pc, lsl #22
400099a8:	40012b22 	andmi	r2, r1, r2, lsr #22
400099ac:	40012b47 	andmi	r2, r1, r7, asr #22
400099b0:	40012b63 	andmi	r2, r1, r3, ror #22
400099b4:	40012b8b 	andmi	r2, r1, fp, lsl #23
400099b8:	f8db 3000 	ldr.w	r3, [fp]
400099bc:	01db      	lsls	r3, r3, #7
400099be:	d525      	bpl.n	40009a0c <mvHwsDdr3TipRunAlg+0x820>
400099c0:	2311      	movs	r3, #17
400099c2:	f88a 3000 	strb.w	r3, [sl]
400099c6:	783b      	ldrb	r3, [r7, #0]
400099c8:	2b02      	cmp	r3, #2
400099ca:	d802      	bhi.n	400099d2 <mvHwsDdr3TipRunAlg+0x7e6>
400099cc:	4898      	ldr	r0, [pc, #608]	; (40009c30 <mvHwsDdr3TipRunAlg+0xa44>)
400099ce:	f007 f8c5 	bl	40010b5c <mvPrintf>
400099d2:	4620      	mov	r0, r4
400099d4:	f003 f896 	bl	4000cb04 <ddr3TipVref>
400099d8:	f899 3000 	ldrb.w	r3, [r9]
400099dc:	9003      	str	r0, [sp, #12]
400099de:	b143      	cbz	r3, 400099f2 <mvHwsDdr3TipRunAlg+0x806>
400099e0:	783b      	ldrb	r3, [r7, #0]
400099e2:	2b03      	cmp	r3, #3
400099e4:	d802      	bhi.n	400099ec <mvHwsDdr3TipRunAlg+0x800>
400099e6:	4893      	ldr	r0, [pc, #588]	; (40009c34 <mvHwsDdr3TipRunAlg+0xa48>)
400099e8:	f007 f8b8 	bl	40010b5c <mvPrintf>
400099ec:	4620      	mov	r0, r4
400099ee:	f7fb fa8f 	bl	40004f10 <ddr3TipRegDump>
400099f2:	9b03      	ldr	r3, [sp, #12]
400099f4:	b153      	cbz	r3, 40009a0c <mvHwsDdr3TipRunAlg+0x820>
400099f6:	783b      	ldrb	r3, [r7, #0]
400099f8:	2b03      	cmp	r3, #3
400099fa:	d802      	bhi.n	40009a02 <mvHwsDdr3TipRunAlg+0x816>
400099fc:	488e      	ldr	r0, [pc, #568]	; (40009c38 <mvHwsDdr3TipRunAlg+0xa4c>)
400099fe:	f007 f8ad 	bl	40010b5c <mvPrintf>
40009a02:	f8d8 3000 	ldr.w	r3, [r8]
40009a06:	2b00      	cmp	r3, #0
40009a08:	f000 80cd 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
40009a0c:	6833      	ldr	r3, [r6, #0]
40009a0e:	3301      	adds	r3, #1
40009a10:	6033      	str	r3, [r6, #0]
40009a12:	6832      	ldr	r2, [r6, #0]
40009a14:	4b89      	ldr	r3, [pc, #548]	; (40009c3c <mvHwsDdr3TipRunAlg+0xa50>)
40009a16:	42aa      	cmp	r2, r5
40009a18:	d3ce      	bcc.n	400099b8 <mvHwsDdr3TipRunAlg+0x7cc>
40009a1a:	2200      	movs	r2, #0
40009a1c:	461e      	mov	r6, r3
40009a1e:	601a      	str	r2, [r3, #0]
40009a20:	f8df b258 	ldr.w	fp, [pc, #600]	; 40009c7c <mvHwsDdr3TipRunAlg+0xa90>
40009a24:	f8df a258 	ldr.w	sl, [pc, #600]	; 40009c80 <mvHwsDdr3TipRunAlg+0xa94>
40009a28:	4f85      	ldr	r7, [pc, #532]	; (40009c40 <mvHwsDdr3TipRunAlg+0xa54>)
40009a2a:	f8df 9238 	ldr.w	r9, [pc, #568]	; 40009c64 <mvHwsDdr3TipRunAlg+0xa78>
40009a2e:	f8df 8254 	ldr.w	r8, [pc, #596]	; 40009c84 <mvHwsDdr3TipRunAlg+0xa98>
40009a32:	e028      	b.n	40009a86 <mvHwsDdr3TipRunAlg+0x89a>
40009a34:	f8db 3000 	ldr.w	r3, [fp]
40009a38:	02d8      	lsls	r0, r3, #11
40009a3a:	d521      	bpl.n	40009a80 <mvHwsDdr3TipRunAlg+0x894>
40009a3c:	2312      	movs	r3, #18
40009a3e:	f88a 3000 	strb.w	r3, [sl]
40009a42:	783b      	ldrb	r3, [r7, #0]
40009a44:	2b02      	cmp	r3, #2
40009a46:	d802      	bhi.n	40009a4e <mvHwsDdr3TipRunAlg+0x862>
40009a48:	487e      	ldr	r0, [pc, #504]	; (40009c44 <mvHwsDdr3TipRunAlg+0xa58>)
40009a4a:	f007 f887 	bl	40010b5c <mvPrintf>
40009a4e:	4620      	mov	r0, r4
40009a50:	f006 fbb0 	bl	400101b4 <ddr3TipCentralizationRx>
40009a54:	f899 2000 	ldrb.w	r2, [r9]
40009a58:	4603      	mov	r3, r0
40009a5a:	b122      	cbz	r2, 40009a66 <mvHwsDdr3TipRunAlg+0x87a>
40009a5c:	4620      	mov	r0, r4
40009a5e:	9302      	str	r3, [sp, #8]
40009a60:	f7fb fa56 	bl	40004f10 <ddr3TipRegDump>
40009a64:	9b02      	ldr	r3, [sp, #8]
40009a66:	b15b      	cbz	r3, 40009a80 <mvHwsDdr3TipRunAlg+0x894>
40009a68:	783b      	ldrb	r3, [r7, #0]
40009a6a:	2b03      	cmp	r3, #3
40009a6c:	d803      	bhi.n	40009a76 <mvHwsDdr3TipRunAlg+0x88a>
40009a6e:	4876      	ldr	r0, [pc, #472]	; (40009c48 <mvHwsDdr3TipRunAlg+0xa5c>)
40009a70:	6831      	ldr	r1, [r6, #0]
40009a72:	f007 f873 	bl	40010b5c <mvPrintf>
40009a76:	f8d8 3000 	ldr.w	r3, [r8]
40009a7a:	2b00      	cmp	r3, #0
40009a7c:	f000 8093 	beq.w	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
40009a80:	6833      	ldr	r3, [r6, #0]
40009a82:	3301      	adds	r3, #1
40009a84:	6033      	str	r3, [r6, #0]
40009a86:	6831      	ldr	r1, [r6, #0]
40009a88:	4b6c      	ldr	r3, [pc, #432]	; (40009c3c <mvHwsDdr3TipRunAlg+0xa50>)
40009a8a:	42a9      	cmp	r1, r5
40009a8c:	d3d2      	bcc.n	40009a34 <mvHwsDdr3TipRunAlg+0x848>
40009a8e:	2200      	movs	r2, #0
40009a90:	461f      	mov	r7, r3
40009a92:	601a      	str	r2, [r3, #0]
40009a94:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 40009c7c <mvHwsDdr3TipRunAlg+0xa90>
40009a98:	f8df a1e4 	ldr.w	sl, [pc, #484]	; 40009c80 <mvHwsDdr3TipRunAlg+0xa94>
40009a9c:	4e68      	ldr	r6, [pc, #416]	; (40009c40 <mvHwsDdr3TipRunAlg+0xa54>)
40009a9e:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 40009c64 <mvHwsDdr3TipRunAlg+0xa78>
40009aa2:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 40009c84 <mvHwsDdr3TipRunAlg+0xa98>
40009aa6:	e027      	b.n	40009af8 <mvHwsDdr3TipRunAlg+0x90c>
40009aa8:	f8db 3000 	ldr.w	r3, [fp]
40009aac:	039a      	lsls	r2, r3, #14
40009aae:	d520      	bpl.n	40009af2 <mvHwsDdr3TipRunAlg+0x906>
40009ab0:	230f      	movs	r3, #15
40009ab2:	f88a 3000 	strb.w	r3, [sl]
40009ab6:	7833      	ldrb	r3, [r6, #0]
40009ab8:	2b02      	cmp	r3, #2
40009aba:	d802      	bhi.n	40009ac2 <mvHwsDdr3TipRunAlg+0x8d6>
40009abc:	4863      	ldr	r0, [pc, #396]	; (40009c4c <mvHwsDdr3TipRunAlg+0xa60>)
40009abe:	f007 f84d 	bl	40010b5c <mvPrintf>
40009ac2:	4620      	mov	r0, r4
40009ac4:	f002 fd44 	bl	4000c550 <ddr3TipDynamicWriteLevelingSupp>
40009ac8:	f899 2000 	ldrb.w	r2, [r9]
40009acc:	4603      	mov	r3, r0
40009ace:	b122      	cbz	r2, 40009ada <mvHwsDdr3TipRunAlg+0x8ee>
40009ad0:	4620      	mov	r0, r4
40009ad2:	9302      	str	r3, [sp, #8]
40009ad4:	f7fb fa1c 	bl	40004f10 <ddr3TipRegDump>
40009ad8:	9b02      	ldr	r3, [sp, #8]
40009ada:	b153      	cbz	r3, 40009af2 <mvHwsDdr3TipRunAlg+0x906>
40009adc:	7833      	ldrb	r3, [r6, #0]
40009ade:	2b03      	cmp	r3, #3
40009ae0:	d803      	bhi.n	40009aea <mvHwsDdr3TipRunAlg+0x8fe>
40009ae2:	485b      	ldr	r0, [pc, #364]	; (40009c50 <mvHwsDdr3TipRunAlg+0xa64>)
40009ae4:	6839      	ldr	r1, [r7, #0]
40009ae6:	f007 f839 	bl	40010b5c <mvPrintf>
40009aea:	f8d8 3000 	ldr.w	r3, [r8]
40009aee:	2b00      	cmp	r3, #0
40009af0:	d059      	beq.n	40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
40009af2:	683b      	ldr	r3, [r7, #0]
40009af4:	3301      	adds	r3, #1
40009af6:	603b      	str	r3, [r7, #0]
40009af8:	6839      	ldr	r1, [r7, #0]
40009afa:	4b50      	ldr	r3, [pc, #320]	; (40009c3c <mvHwsDdr3TipRunAlg+0xa50>)
40009afc:	42a9      	cmp	r1, r5
40009afe:	d3d3      	bcc.n	40009aa8 <mvHwsDdr3TipRunAlg+0x8bc>
40009b00:	2200      	movs	r2, #0
40009b02:	461e      	mov	r6, r3
40009b04:	601a      	str	r2, [r3, #0]
40009b06:	f8df b174 	ldr.w	fp, [pc, #372]	; 40009c7c <mvHwsDdr3TipRunAlg+0xa90>
40009b0a:	f8df a174 	ldr.w	sl, [pc, #372]	; 40009c80 <mvHwsDdr3TipRunAlg+0xa94>
40009b0e:	4f4c      	ldr	r7, [pc, #304]	; (40009c40 <mvHwsDdr3TipRunAlg+0xa54>)
40009b10:	f8df 9150 	ldr.w	r9, [pc, #336]	; 40009c64 <mvHwsDdr3TipRunAlg+0xa78>
40009b14:	f8df 816c 	ldr.w	r8, [pc, #364]	; 40009c84 <mvHwsDdr3TipRunAlg+0xa98>
40009b18:	e026      	b.n	40009b68 <mvHwsDdr3TipRunAlg+0x97c>
40009b1a:	f8db 3000 	ldr.w	r3, [fp]
40009b1e:	029b      	lsls	r3, r3, #10
40009b20:	d51f      	bpl.n	40009b62 <mvHwsDdr3TipRunAlg+0x976>
40009b22:	2313      	movs	r3, #19
40009b24:	f88a 3000 	strb.w	r3, [sl]
40009b28:	783b      	ldrb	r3, [r7, #0]
40009b2a:	2b02      	cmp	r3, #2
40009b2c:	d802      	bhi.n	40009b34 <mvHwsDdr3TipRunAlg+0x948>
40009b2e:	4849      	ldr	r0, [pc, #292]	; (40009c54 <mvHwsDdr3TipRunAlg+0xa68>)
40009b30:	f007 f814 	bl	40010b5c <mvPrintf>
40009b34:	4620      	mov	r0, r4
40009b36:	f006 f94b 	bl	4000fdd0 <ddr3TipCentralizationTx>
40009b3a:	f899 2000 	ldrb.w	r2, [r9]
40009b3e:	4603      	mov	r3, r0
40009b40:	b122      	cbz	r2, 40009b4c <mvHwsDdr3TipRunAlg+0x960>
40009b42:	4620      	mov	r0, r4
40009b44:	9302      	str	r3, [sp, #8]
40009b46:	f7fb f9e3 	bl	40004f10 <ddr3TipRegDump>
40009b4a:	9b02      	ldr	r3, [sp, #8]
40009b4c:	b14b      	cbz	r3, 40009b62 <mvHwsDdr3TipRunAlg+0x976>
40009b4e:	783b      	ldrb	r3, [r7, #0]
40009b50:	2b03      	cmp	r3, #3
40009b52:	d803      	bhi.n	40009b5c <mvHwsDdr3TipRunAlg+0x970>
40009b54:	4840      	ldr	r0, [pc, #256]	; (40009c58 <mvHwsDdr3TipRunAlg+0xa6c>)
40009b56:	6831      	ldr	r1, [r6, #0]
40009b58:	f007 f800 	bl	40010b5c <mvPrintf>
40009b5c:	f8d8 3000 	ldr.w	r3, [r8]
40009b60:	b30b      	cbz	r3, 40009ba6 <mvHwsDdr3TipRunAlg+0x9ba>
40009b62:	6833      	ldr	r3, [r6, #0]
40009b64:	3301      	adds	r3, #1
40009b66:	6033      	str	r3, [r6, #0]
40009b68:	6831      	ldr	r1, [r6, #0]
40009b6a:	42a9      	cmp	r1, r5
40009b6c:	d3d5      	bcc.n	40009b1a <mvHwsDdr3TipRunAlg+0x92e>
40009b6e:	4b33      	ldr	r3, [pc, #204]	; (40009c3c <mvHwsDdr3TipRunAlg+0xa50>)
40009b70:	2200      	movs	r2, #0
40009b72:	601a      	str	r2, [r3, #0]
40009b74:	4b32      	ldr	r3, [pc, #200]	; (40009c40 <mvHwsDdr3TipRunAlg+0xa54>)
40009b76:	781b      	ldrb	r3, [r3, #0]
40009b78:	2b02      	cmp	r3, #2
40009b7a:	d802      	bhi.n	40009b82 <mvHwsDdr3TipRunAlg+0x996>
40009b7c:	4837      	ldr	r0, [pc, #220]	; (40009c5c <mvHwsDdr3TipRunAlg+0xa70>)
40009b7e:	f006 ffed 	bl	40010b5c <mvPrintf>
40009b82:	4620      	mov	r0, r4
40009b84:	4e36      	ldr	r6, [pc, #216]	; (40009c60 <mvHwsDdr3TipRunAlg+0xa74>)
40009b86:	f7fe fd2b 	bl	400085e0 <ddr3TipRestoreDunitRegs>
40009b8a:	4605      	mov	r5, r0
40009b8c:	6030      	str	r0, [r6, #0]
40009b8e:	b118      	cbz	r0, 40009b98 <mvHwsDdr3TipRunAlg+0x9ac>
40009b90:	f004 fc94 	bl	4000e4bc <gtBreakOnFail>
40009b94:	6835      	ldr	r5, [r6, #0]
40009b96:	e009      	b.n	40009bac <mvHwsDdr3TipRunAlg+0x9c0>
40009b98:	4b32      	ldr	r3, [pc, #200]	; (40009c64 <mvHwsDdr3TipRunAlg+0xa78>)
40009b9a:	781b      	ldrb	r3, [r3, #0]
40009b9c:	b12b      	cbz	r3, 40009baa <mvHwsDdr3TipRunAlg+0x9be>
40009b9e:	4620      	mov	r0, r4
40009ba0:	f7fb f9b6 	bl	40004f10 <ddr3TipRegDump>
40009ba4:	e002      	b.n	40009bac <mvHwsDdr3TipRunAlg+0x9c0>
40009ba6:	2501      	movs	r5, #1
40009ba8:	e000      	b.n	40009bac <mvHwsDdr3TipRunAlg+0x9c0>
40009baa:	461d      	mov	r5, r3
40009bac:	4b2e      	ldr	r3, [pc, #184]	; (40009c68 <mvHwsDdr3TipRunAlg+0xa7c>)
40009bae:	681b      	ldr	r3, [r3, #0]
40009bb0:	b14b      	cbz	r3, 40009bc6 <mvHwsDdr3TipRunAlg+0x9da>
40009bb2:	f241 0324 	movw	r3, #4132	; 0x1024
40009bb6:	9300      	str	r3, [sp, #0]
40009bb8:	4b2c      	ldr	r3, [pc, #176]	; (40009c6c <mvHwsDdr3TipRunAlg+0xa80>)
40009bba:	2201      	movs	r2, #1
40009bbc:	4620      	mov	r0, r4
40009bbe:	6819      	ldr	r1, [r3, #0]
40009bc0:	4613      	mov	r3, r2
40009bc2:	f7fc fbd9 	bl	40006378 <RunXsbTest>
40009bc6:	4b27      	ldr	r3, [pc, #156]	; (40009c64 <mvHwsDdr3TipRunAlg+0xa78>)
40009bc8:	781b      	ldrb	r3, [r3, #0]
40009bca:	b113      	cbz	r3, 40009bd2 <mvHwsDdr3TipRunAlg+0x9e6>
40009bcc:	4620      	mov	r0, r4
40009bce:	f7fb f99f 	bl	40004f10 <ddr3TipRegDump>
40009bd2:	4b27      	ldr	r3, [pc, #156]	; (40009c70 <mvHwsDdr3TipRunAlg+0xa84>)
40009bd4:	4620      	mov	r0, r4
40009bd6:	4e22      	ldr	r6, [pc, #136]	; (40009c60 <mvHwsDdr3TipRunAlg+0xa74>)
40009bd8:	6819      	ldr	r1, [r3, #0]
40009bda:	f7fc f8dd 	bl	40005d98 <ddr3TipPrintLog>
40009bde:	6030      	str	r0, [r6, #0]
40009be0:	b948      	cbnz	r0, 40009bf6 <mvHwsDdr3TipRunAlg+0xa0a>
40009be2:	b125      	cbz	r5, 40009bee <mvHwsDdr3TipRunAlg+0xa02>
40009be4:	4620      	mov	r0, r4
40009be6:	f7fb fa4d 	bl	40005084 <ddr3TipPrintStabilityLog>
40009bea:	6030      	str	r0, [r6, #0]
40009bec:	b918      	cbnz	r0, 40009bf6 <mvHwsDdr3TipRunAlg+0xa0a>
40009bee:	2400      	movs	r4, #0
40009bf0:	4a20      	ldr	r2, [pc, #128]	; (40009c74 <mvHwsDdr3TipRunAlg+0xa88>)
40009bf2:	4623      	mov	r3, r4
40009bf4:	e005      	b.n	40009c02 <mvHwsDdr3TipRunAlg+0xa16>
40009bf6:	f004 fc61 	bl	4000e4bc <gtBreakOnFail>
40009bfa:	6835      	ldr	r5, [r6, #0]
40009bfc:	2d00      	cmp	r5, #0
40009bfe:	d152      	bne.n	40009ca6 <mvHwsDdr3TipRunAlg+0xaba>
40009c00:	e05b      	b.n	40009cba <mvHwsDdr3TipRunAlg+0xace>
40009c02:	5c99      	ldrb	r1, [r3, r2]
40009c04:	3301      	adds	r3, #1
40009c06:	2900      	cmp	r1, #0
40009c08:	bf08      	it	eq
40009c0a:	2401      	moveq	r4, #1
40009c0c:	2b17      	cmp	r3, #23
40009c0e:	d1f8      	bne.n	40009c02 <mvHwsDdr3TipRunAlg+0xa16>
40009c10:	2c01      	cmp	r4, #1
40009c12:	d108      	bne.n	40009c26 <mvHwsDdr3TipRunAlg+0xa3a>
40009c14:	4b0a      	ldr	r3, [pc, #40]	; (40009c40 <mvHwsDdr3TipRunAlg+0xa54>)
40009c16:	781b      	ldrb	r3, [r3, #0]
40009c18:	2b02      	cmp	r3, #2
40009c1a:	d805      	bhi.n	40009c28 <mvHwsDdr3TipRunAlg+0xa3c>
40009c1c:	4816      	ldr	r0, [pc, #88]	; (40009c78 <mvHwsDdr3TipRunAlg+0xa8c>)
40009c1e:	2100      	movs	r1, #0
40009c20:	f006 ff9c 	bl	40010b5c <mvPrintf>
40009c24:	e000      	b.n	40009c28 <mvHwsDdr3TipRunAlg+0xa3c>
40009c26:	2400      	movs	r4, #0
40009c28:	b375      	cbz	r5, 40009c88 <mvHwsDdr3TipRunAlg+0xa9c>
40009c2a:	b37c      	cbz	r4, 40009c8c <mvHwsDdr3TipRunAlg+0xaa0>
40009c2c:	e049      	b.n	40009cc2 <mvHwsDdr3TipRunAlg+0xad6>
40009c2e:	bf00      	nop
40009c30:	40012ba0 	andmi	r2, r1, r0, lsr #23
40009c34:	40012ba6 	andmi	r2, r1, r6, lsr #23
40009c38:	40012bb1 			; <UNDEFINED> instruction: 0x40012bb1
40009c3c:	40020968 	andmi	r0, r2, r8, ror #18
40009c40:	40016b69 	andmi	r6, r1, r9, ror #22
40009c44:	40012bc7 	andmi	r2, r1, r7, asr #23
40009c48:	40012bea 	andmi	r2, r1, sl, ror #23
40009c4c:	40012c12 	andmi	r2, r1, r2, lsl ip
40009c50:	40012c3a 	andmi	r2, r1, sl, lsr ip
40009c54:	40012c6d 	andmi	r2, r1, sp, ror #24
40009c58:	40012c90 	mulmi	r1, r0, ip
40009c5c:	40012cb8 			; <UNDEFINED> instruction: 0x40012cb8
40009c60:	40020868 	andmi	r0, r2, r8, ror #16
40009c64:	4002095c 	andmi	r0, r2, ip, asr r9
40009c68:	4002097c 	andmi	r0, r2, ip, ror r9
40009c6c:	40016be4 	andmi	r6, r1, r4, ror #23
40009c70:	40020970 	andmi	r0, r2, r0, ror r9
40009c74:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40009c78:	40012cd6 	ldrdmi	r2, [r1], -r6
40009c7c:	40016be8 	andmi	r6, r1, r8, ror #23
40009c80:	4002096d 	andmi	r0, r2, sp, ror #18
40009c84:	40020984 	andmi	r0, r2, r4, lsl #19
40009c88:	2c01      	cmp	r4, #1
40009c8a:	d116      	bne.n	40009cba <mvHwsDdr3TipRunAlg+0xace>
40009c8c:	4b0e      	ldr	r3, [pc, #56]	; (40009cc8 <mvHwsDdr3TipRunAlg+0xadc>)
40009c8e:	781b      	ldrb	r3, [r3, #0]
40009c90:	2b02      	cmp	r3, #2
40009c92:	d804      	bhi.n	40009c9e <mvHwsDdr3TipRunAlg+0xab2>
40009c94:	480d      	ldr	r0, [pc, #52]	; (40009ccc <mvHwsDdr3TipRunAlg+0xae0>)
40009c96:	4629      	mov	r1, r5
40009c98:	4622      	mov	r2, r4
40009c9a:	f006 ff5f 	bl	40010b5c <mvPrintf>
40009c9e:	b985      	cbnz	r5, 40009cc2 <mvHwsDdr3TipRunAlg+0xad6>
40009ca0:	2c01      	cmp	r4, #1
40009ca2:	d10a      	bne.n	40009cba <mvHwsDdr3TipRunAlg+0xace>
40009ca4:	e00d      	b.n	40009cc2 <mvHwsDdr3TipRunAlg+0xad6>
40009ca6:	4b08      	ldr	r3, [pc, #32]	; (40009cc8 <mvHwsDdr3TipRunAlg+0xadc>)
40009ca8:	781b      	ldrb	r3, [r3, #0]
40009caa:	2b03      	cmp	r3, #3
40009cac:	d805      	bhi.n	40009cba <mvHwsDdr3TipRunAlg+0xace>
40009cae:	4808      	ldr	r0, [pc, #32]	; (40009cd0 <mvHwsDdr3TipRunAlg+0xae4>)
40009cb0:	4629      	mov	r1, r5
40009cb2:	f006 ff53 	bl	40010b5c <mvPrintf>
40009cb6:	e000      	b.n	40009cba <mvHwsDdr3TipRunAlg+0xace>
40009cb8:	2500      	movs	r5, #0
40009cba:	4628      	mov	r0, r5
40009cbc:	b009      	add	sp, #36	; 0x24
40009cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40009cc2:	2501      	movs	r5, #1
40009cc4:	e7ef      	b.n	40009ca6 <mvHwsDdr3TipRunAlg+0xaba>
40009cc6:	bf00      	nop
40009cc8:	40016b69 	andmi	r6, r1, r9, ror #22
40009ccc:	40012cf2 	strdmi	r2, [r1], -r2	; <UNPREDICTABLE>
40009cd0:	40012d4c 	andmi	r2, r1, ip, asr #26

Disassembly of section .text.ddr3TipRegisterDqTable:

40009cd4 <ddr3TipRegisterDqTable>:
ddr3TipRegisterDqTable():
40009cd4:	4b01      	ldr	r3, [pc, #4]	; (40009cdc <ddr3TipRegisterDqTable+0x8>)
40009cd6:	2000      	movs	r0, #0
40009cd8:	6019      	str	r1, [r3, #0]
40009cda:	4770      	bx	lr
40009cdc:	40020960 	andmi	r0, r2, r0, ror #18

Disassembly of section .text.ddr3TipIsPupLock:

40009ce0 <ddr3TipIsPupLock>:
ddr3TipIsPupLock():
40009ce0:	2900      	cmp	r1, #0
40009ce2:	bf0c      	ite	eq
40009ce4:	2107      	moveq	r1, #7
40009ce6:	2100      	movne	r1, #0
40009ce8:	2300      	movs	r3, #0
40009cea:	f850 2b04 	ldr.w	r2, [r0], #4
40009cee:	f3c2 6240 	ubfx	r2, r2, #25, #1
40009cf2:	b122      	cbz	r2, 40009cfe <ddr3TipIsPupLock+0x1e>
40009cf4:	3301      	adds	r3, #1
40009cf6:	428b      	cmp	r3, r1
40009cf8:	d9f7      	bls.n	40009cea <ddr3TipIsPupLock+0xa>
40009cfa:	2001      	movs	r0, #1
40009cfc:	4770      	bx	lr
40009cfe:	4610      	mov	r0, r2
40009d00:	4770      	bx	lr

Disassembly of section .text.ddr3TipGetBufMin:

40009d02 <ddr3TipGetBufMin>:
ddr3TipGetBufMin():
40009d02:	2300      	movs	r3, #0
40009d04:	22ff      	movs	r2, #255	; 0xff
40009d06:	5cc1      	ldrb	r1, [r0, r3]
40009d08:	3301      	adds	r3, #1
40009d0a:	4291      	cmp	r1, r2
40009d0c:	bf38      	it	cc
40009d0e:	460a      	movcc	r2, r1
40009d10:	2b08      	cmp	r3, #8
40009d12:	d1f8      	bne.n	40009d06 <ddr3TipGetBufMin+0x4>
40009d14:	4610      	mov	r0, r2
40009d16:	4770      	bx	lr

Disassembly of section .text.ddr3TipGetBufMax:

40009d18 <ddr3TipGetBufMax>:
ddr3TipGetBufMax():
40009d18:	2300      	movs	r3, #0
40009d1a:	461a      	mov	r2, r3
40009d1c:	5cc1      	ldrb	r1, [r0, r3]
40009d1e:	3301      	adds	r3, #1
40009d20:	4291      	cmp	r1, r2
40009d22:	bf28      	it	cs
40009d24:	460a      	movcs	r2, r1
40009d26:	2b08      	cmp	r3, #8
40009d28:	d1f8      	bne.n	40009d1c <ddr3TipGetBufMax+0x4>
40009d2a:	4610      	mov	r0, r2
40009d2c:	4770      	bx	lr

Disassembly of section .text.mvHwsDdr3GetBusWidth:

40009d30 <mvHwsDdr3GetBusWidth>:
mvHwsDdr3GetBusWidth():
40009d30:	4b04      	ldr	r3, [pc, #16]	; (40009d44 <mvHwsDdr3GetBusWidth+0x14>)
40009d32:	681b      	ldr	r3, [r3, #0]
40009d34:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009d38:	f013 0f04 	tst.w	r3, #4
40009d3c:	bf14      	ite	ne
40009d3e:	2020      	movne	r0, #32
40009d40:	2010      	moveq	r0, #16
40009d42:	4770      	bx	lr
40009d44:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3GetDeviceWidth:

40009d48 <mvHwsDdr3GetDeviceWidth>:
mvHwsDdr3GetDeviceWidth():
40009d48:	4b05      	ldr	r3, [pc, #20]	; (40009d60 <mvHwsDdr3GetDeviceWidth+0x18>)
40009d4a:	2258      	movs	r2, #88	; 0x58
40009d4c:	681b      	ldr	r3, [r3, #0]
40009d4e:	fb02 3300 	mla	r3, r2, r0, r3
40009d52:	f893 0055 	ldrb.w	r0, [r3, #85]	; 0x55
40009d56:	2801      	cmp	r0, #1
40009d58:	bf14      	ite	ne
40009d5a:	2010      	movne	r0, #16
40009d5c:	2008      	moveq	r0, #8
40009d5e:	4770      	bx	lr
40009d60:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3GetDeviceSize:

40009d64 <mvHwsDdr3GetDeviceSize>:
mvHwsDdr3GetDeviceSize():
40009d64:	b508      	push	{r3, lr}
40009d66:	2258      	movs	r2, #88	; 0x58
40009d68:	4b0b      	ldr	r3, [pc, #44]	; (40009d98 <mvHwsDdr3GetDeviceSize+0x34>)
40009d6a:	681b      	ldr	r3, [r3, #0]
40009d6c:	fb02 3300 	mla	r3, r2, r0, r3
40009d70:	f893 1056 	ldrb.w	r1, [r3, #86]	; 0x56
40009d74:	2904      	cmp	r1, #4
40009d76:	d908      	bls.n	40009d8a <mvHwsDdr3GetDeviceSize+0x26>
40009d78:	4b08      	ldr	r3, [pc, #32]	; (40009d9c <mvHwsDdr3GetDeviceSize+0x38>)
40009d7a:	781b      	ldrb	r3, [r3, #0]
40009d7c:	2b03      	cmp	r3, #3
40009d7e:	d808      	bhi.n	40009d92 <mvHwsDdr3GetDeviceSize+0x2e>
40009d80:	4807      	ldr	r0, [pc, #28]	; (40009da0 <mvHwsDdr3GetDeviceSize+0x3c>)
40009d82:	f006 feeb 	bl	40010b5c <mvPrintf>
40009d86:	2000      	movs	r0, #0
40009d88:	bd08      	pop	{r3, pc}
40009d8a:	2001      	movs	r0, #1
40009d8c:	fa00 f001 	lsl.w	r0, r0, r1
40009d90:	bd08      	pop	{r3, pc}
40009d92:	2000      	movs	r0, #0
40009d94:	bd08      	pop	{r3, pc}
40009d96:	bf00      	nop
40009d98:	400205d8 	ldrdmi	r0, [r2], -r8
40009d9c:	40016b69 	andmi	r6, r1, r9, ror #22
40009da0:	40011c38 	andmi	r1, r1, r8, lsr ip

Disassembly of section .text.mvHwsDdr3CalcMemCsSize:

40009da4 <mvHwsDdr3CalcMemCsSize>:
mvHwsDdr3CalcMemCsSize():
40009da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
40009da8:	4605      	mov	r5, r0
40009daa:	460c      	mov	r4, r1
40009dac:	4616      	mov	r6, r2
40009dae:	f7ff ffd9 	bl	40009d64 <mvHwsDdr3GetDeviceSize>
40009db2:	1e07      	subs	r7, r0, #0
40009db4:	d02e      	beq.n	40009e14 <mvHwsDdr3CalcMemCsSize+0x70>
40009db6:	f7ff ffbb 	bl	40009d30 <mvHwsDdr3GetBusWidth>
40009dba:	4680      	mov	r8, r0
40009dbc:	4628      	mov	r0, r5
40009dbe:	f7ff ffc3 	bl	40009d48 <mvHwsDdr3GetDeviceWidth>
40009dc2:	4601      	mov	r1, r0
40009dc4:	4640      	mov	r0, r8
40009dc6:	f7f8 ec6a 	blx	4000269c <__aeabi_uidiv>
40009dca:	4378      	muls	r0, r7
40009dcc:	2802      	cmp	r0, #2
40009dce:	d102      	bne.n	40009dd6 <mvHwsDdr3CalcMemCsSize+0x32>
40009dd0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
40009dd4:	e008      	b.n	40009de8 <mvHwsDdr3CalcMemCsSize+0x44>
40009dd6:	2804      	cmp	r0, #4
40009dd8:	d102      	bne.n	40009de0 <mvHwsDdr3CalcMemCsSize+0x3c>
40009dda:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
40009dde:	e003      	b.n	40009de8 <mvHwsDdr3CalcMemCsSize+0x44>
40009de0:	2808      	cmp	r0, #8
40009de2:	d105      	bne.n	40009df0 <mvHwsDdr3CalcMemCsSize+0x4c>
40009de4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
40009de8:	6033      	str	r3, [r6, #0]
40009dea:	2000      	movs	r0, #0
40009dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40009df0:	2810      	cmp	r0, #16
40009df2:	d102      	bne.n	40009dfa <mvHwsDdr3CalcMemCsSize+0x56>
40009df4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
40009df8:	e7f6      	b.n	40009de8 <mvHwsDdr3CalcMemCsSize+0x44>
40009dfa:	2820      	cmp	r0, #32
40009dfc:	d102      	bne.n	40009e04 <mvHwsDdr3CalcMemCsSize+0x60>
40009dfe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40009e02:	e7f1      	b.n	40009de8 <mvHwsDdr3CalcMemCsSize+0x44>
40009e04:	4b06      	ldr	r3, [pc, #24]	; (40009e20 <mvHwsDdr3CalcMemCsSize+0x7c>)
40009e06:	781b      	ldrb	r3, [r3, #0]
40009e08:	2b03      	cmp	r3, #3
40009e0a:	d806      	bhi.n	40009e1a <mvHwsDdr3CalcMemCsSize+0x76>
40009e0c:	4805      	ldr	r0, [pc, #20]	; (40009e24 <mvHwsDdr3CalcMemCsSize+0x80>)
40009e0e:	4621      	mov	r1, r4
40009e10:	f006 fea4 	bl	40010b5c <mvPrintf>
40009e14:	2001      	movs	r0, #1
40009e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40009e1a:	2001      	movs	r0, #1
40009e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40009e20:	40016b69 	andmi	r6, r1, r9, ror #22
40009e24:	40011c59 	andmi	r1, r1, r9, asr ip

Disassembly of section .text.mvHwsDdr3CsBaseAdrCalc:

40009e28 <mvHwsDdr3CsBaseAdrCalc>:
mvHwsDdr3CsBaseAdrCalc():
40009e28:	b537      	push	{r0, r1, r2, r4, r5, lr}
40009e2a:	4614      	mov	r4, r2
40009e2c:	aa02      	add	r2, sp, #8
40009e2e:	2300      	movs	r3, #0
40009e30:	460d      	mov	r5, r1
40009e32:	f842 3d04 	str.w	r3, [r2, #-4]!
40009e36:	f7ff ffb5 	bl	40009da4 <mvHwsDdr3CalcMemCsSize>
40009e3a:	2800      	cmp	r0, #0
40009e3c:	d105      	bne.n	40009e4a <mvHwsDdr3CsBaseAdrCalc+0x22>
40009e3e:	9b01      	ldr	r3, [sp, #4]
40009e40:	435d      	muls	r5, r3
40009e42:	0c2d      	lsrs	r5, r5, #16
40009e44:	042d      	lsls	r5, r5, #16
40009e46:	6025      	str	r5, [r4, #0]
40009e48:	e000      	b.n	40009e4c <mvHwsDdr3CsBaseAdrCalc+0x24>
40009e4a:	2001      	movs	r0, #1
40009e4c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

Disassembly of section .text.ddr3TipConfigureOdpg:

40009e50 <ddr3TipConfigureOdpg>:
ddr3TipConfigureOdpg():
40009e50:	b510      	push	{r4, lr}
40009e52:	9b02      	ldr	r3, [sp, #8]
40009e54:	9c03      	ldr	r4, [sp, #12]
40009e56:	015b      	lsls	r3, r3, #5
40009e58:	ea43 23c4 	orr.w	r3, r3, r4, lsl #11
40009e5c:	9c04      	ldr	r4, [sp, #16]
40009e5e:	ea43 5344 	orr.w	r3, r3, r4, lsl #21
40009e62:	9c05      	ldr	r4, [sp, #20]
40009e64:	ea43 33c4 	orr.w	r3, r3, r4, lsl #15
40009e68:	9c06      	ldr	r4, [sp, #24]
40009e6a:	ea43 6344 	orr.w	r3, r3, r4, lsl #25
40009e6e:	9c07      	ldr	r4, [sp, #28]
40009e70:	ea43 6384 	orr.w	r3, r3, r4, lsl #26
40009e74:	9c08      	ldr	r4, [sp, #32]
40009e76:	ea43 7344 	orr.w	r3, r3, r4, lsl #29
40009e7a:	9c09      	ldr	r4, [sp, #36]	; 0x24
40009e7c:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
40009e80:	9302      	str	r3, [sp, #8]
40009e82:	4b04      	ldr	r3, [pc, #16]	; (40009e94 <ddr3TipConfigureOdpg+0x44>)
40009e84:	9303      	str	r3, [sp, #12]
40009e86:	f241 6330 	movw	r3, #5680	; 0x1630
40009e8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
40009e8e:	f7fc bd67 	b.w	40006960 <mvHwsDdr3TipIFWrite>
40009e92:	bf00      	nop
40009e94:	affffffc 	svcge	0x00fffffc

Disassembly of section .text.isOdpgAccessDone:

40009e98 <isOdpgAccessDone>:
isOdpgAccessDone():
40009e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009e9c:	b085      	sub	sp, #20
40009e9e:	ab04      	add	r3, sp, #16
40009ea0:	f8df 8080 	ldr.w	r8, [pc, #128]	; 40009f24 <isOdpgAccessDone+0x8c>
40009ea4:	f10d 090c 	add.w	r9, sp, #12
40009ea8:	eb03 0781 	add.w	r7, r3, r1, lsl #2
40009eac:	4606      	mov	r6, r0
40009eae:	460d      	mov	r5, r1
40009eb0:	f04f 33ff 	mov.w	r3, #4294967295
40009eb4:	4630      	mov	r0, r6
40009eb6:	9301      	str	r3, [sp, #4]
40009eb8:	2100      	movs	r1, #0
40009eba:	462a      	mov	r2, r5
40009ebc:	4b17      	ldr	r3, [pc, #92]	; (40009f1c <isOdpgAccessDone+0x84>)
40009ebe:	f8cd 9000 	str.w	r9, [sp]
40009ec2:	f7fc fff7 	bl	40006eb4 <mvHwsDdr3TipIFRead>
40009ec6:	4c16      	ldr	r4, [pc, #88]	; (40009f20 <isOdpgAccessDone+0x88>)
40009ec8:	4682      	mov	sl, r0
40009eca:	6020      	str	r0, [r4, #0]
40009ecc:	b9d8      	cbnz	r0, 40009f06 <isOdpgAccessDone+0x6e>
40009ece:	4630      	mov	r0, r6
40009ed0:	4651      	mov	r1, sl
40009ed2:	f857 bc04 	ldr.w	fp, [r7, #-4]
40009ed6:	f003 fc59 	bl	4000d78c <ddr3TipDevAttrGet>
40009eda:	f00b 0301 	and.w	r3, fp, #1
40009ede:	2802      	cmp	r0, #2
40009ee0:	bf8c      	ite	hi
40009ee2:	2000      	movhi	r0, #0
40009ee4:	2001      	movls	r0, #1
40009ee6:	4283      	cmp	r3, r0
40009ee8:	d111      	bne.n	40009f0e <isOdpgAccessDone+0x76>
40009eea:	f02b 0301 	bic.w	r3, fp, #1
40009eee:	4630      	mov	r0, r6
40009ef0:	9300      	str	r3, [sp, #0]
40009ef2:	4651      	mov	r1, sl
40009ef4:	f04f 33ff 	mov.w	r3, #4294967295
40009ef8:	462a      	mov	r2, r5
40009efa:	9301      	str	r3, [sp, #4]
40009efc:	4b07      	ldr	r3, [pc, #28]	; (40009f1c <isOdpgAccessDone+0x84>)
40009efe:	f7fc fd2f 	bl	40006960 <mvHwsDdr3TipIFWrite>
40009f02:	6020      	str	r0, [r4, #0]
40009f04:	b138      	cbz	r0, 40009f16 <isOdpgAccessDone+0x7e>
40009f06:	f004 fad9 	bl	4000e4bc <gtBreakOnFail>
40009f0a:	6820      	ldr	r0, [r4, #0]
40009f0c:	e003      	b.n	40009f16 <isOdpgAccessDone+0x7e>
40009f0e:	f1b8 0801 	subs.w	r8, r8, #1
40009f12:	d1cd      	bne.n	40009eb0 <isOdpgAccessDone+0x18>
40009f14:	2001      	movs	r0, #1
40009f16:	b005      	add	sp, #20
40009f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40009f1c:	000186d4 	ldrdeq	r8, [r1], -r4
40009f20:	40020868 	andmi	r0, r2, r8, ror #16
40009f24:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.ddr3TipGetPatternTable:

40009f28 <ddr3TipGetPatternTable>:
ddr3TipGetPatternTable():
40009f28:	4b05      	ldr	r3, [pc, #20]	; (40009f40 <ddr3TipGetPatternTable+0x18>)
40009f2a:	4806      	ldr	r0, [pc, #24]	; (40009f44 <ddr3TipGetPatternTable+0x1c>)
40009f2c:	681b      	ldr	r3, [r3, #0]
40009f2e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009f32:	f013 0f04 	tst.w	r3, #4
40009f36:	4b04      	ldr	r3, [pc, #16]	; (40009f48 <ddr3TipGetPatternTable+0x20>)
40009f38:	bf18      	it	ne
40009f3a:	4618      	movne	r0, r3
40009f3c:	4770      	bx	lr
40009f3e:	bf00      	nop
40009f40:	400205d8 	ldrdmi	r0, [r2], -r8
40009f44:	40016cac 	andmi	r6, r1, ip, lsr #25
40009f48:	40016e80 	andmi	r6, r1, r0, lsl #29

Disassembly of section .text.ddr3TipLoadPatternToOdpg:

40009f4c <ddr3TipLoadPatternToOdpg>:
ddr3TipLoadPatternToOdpg():
40009f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009f50:	b085      	sub	sp, #20
40009f52:	4699      	mov	r9, r3
40009f54:	4604      	mov	r4, r0
40009f56:	460d      	mov	r5, r1
40009f58:	4690      	mov	r8, r2
40009f5a:	f7ff ffe5 	bl	40009f28 <ddr3TipGetPatternTable>
40009f5e:	230c      	movs	r3, #12
40009f60:	2701      	movs	r7, #1
40009f62:	2600      	movs	r6, #0
40009f64:	f04f 3aff 	mov.w	sl, #4294967295
40009f68:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 4000a020 <ddr3TipLoadPatternToOdpg+0xd4>
40009f6c:	fb03 0309 	mla	r3, r3, r9, r0
40009f70:	9303      	str	r3, [sp, #12]
40009f72:	e03b      	b.n	40009fec <ddr3TipLoadPatternToOdpg+0xa0>
40009f74:	1e7a      	subs	r2, r7, #1
40009f76:	4649      	mov	r1, r9
40009f78:	4620      	mov	r0, r4
40009f7a:	b2d2      	uxtb	r2, r2
40009f7c:	f003 fa56 	bl	4000d42c <patternTableGetWord>
40009f80:	4629      	mov	r1, r5
40009f82:	4642      	mov	r2, r8
40009f84:	f241 63b8 	movw	r3, #5816	; 0x16b8
40009f88:	e88d 0401 	stmia.w	sp, {r0, sl}
40009f8c:	4620      	mov	r0, r4
40009f8e:	f7fc fce7 	bl	40006960 <mvHwsDdr3TipIFWrite>
40009f92:	f8cb 0000 	str.w	r0, [fp]
40009f96:	bb18      	cbnz	r0, 40009fe0 <ddr3TipLoadPatternToOdpg+0x94>
40009f98:	4649      	mov	r1, r9
40009f9a:	463a      	mov	r2, r7
40009f9c:	4620      	mov	r0, r4
40009f9e:	f003 fa45 	bl	4000d42c <patternTableGetWord>
40009fa2:	4629      	mov	r1, r5
40009fa4:	4642      	mov	r2, r8
40009fa6:	f241 63b4 	movw	r3, #5812	; 0x16b4
40009faa:	e88d 0401 	stmia.w	sp, {r0, sl}
40009fae:	4620      	mov	r0, r4
40009fb0:	f7fc fcd6 	bl	40006960 <mvHwsDdr3TipIFWrite>
40009fb4:	f8cb 0000 	str.w	r0, [fp]
40009fb8:	b120      	cbz	r0, 40009fc4 <ddr3TipLoadPatternToOdpg+0x78>
40009fba:	f004 fa7f 	bl	4000e4bc <gtBreakOnFail>
40009fbe:	4b18      	ldr	r3, [pc, #96]	; (4000a020 <ddr3TipLoadPatternToOdpg+0xd4>)
40009fc0:	6818      	ldr	r0, [r3, #0]
40009fc2:	e029      	b.n	4000a018 <ddr3TipLoadPatternToOdpg+0xcc>
40009fc4:	4620      	mov	r0, r4
40009fc6:	4629      	mov	r1, r5
40009fc8:	4642      	mov	r2, r8
40009fca:	f241 63b0 	movw	r3, #5808	; 0x16b0
40009fce:	e88d 0440 	stmia.w	sp, {r6, sl}
40009fd2:	f7fc fcc5 	bl	40006960 <mvHwsDdr3TipIFWrite>
40009fd6:	3702      	adds	r7, #2
40009fd8:	b2ff      	uxtb	r7, r7
40009fda:	f8cb 0000 	str.w	r0, [fp]
40009fde:	b120      	cbz	r0, 40009fea <ddr3TipLoadPatternToOdpg+0x9e>
40009fe0:	f004 fa6c 	bl	4000e4bc <gtBreakOnFail>
40009fe4:	4a0e      	ldr	r2, [pc, #56]	; (4000a020 <ddr3TipLoadPatternToOdpg+0xd4>)
40009fe6:	6810      	ldr	r0, [r2, #0]
40009fe8:	e016      	b.n	4000a018 <ddr3TipLoadPatternToOdpg+0xcc>
40009fea:	3601      	adds	r6, #1
40009fec:	9a03      	ldr	r2, [sp, #12]
40009fee:	7a13      	ldrb	r3, [r2, #8]
40009ff0:	429e      	cmp	r6, r3
40009ff2:	d3bf      	bcc.n	40009f74 <ddr3TipLoadPatternToOdpg+0x28>
40009ff4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
40009ff6:	4620      	mov	r0, r4
40009ff8:	4629      	mov	r1, r5
40009ffa:	4642      	mov	r2, r8
40009ffc:	4c08      	ldr	r4, [pc, #32]	; (4000a020 <ddr3TipLoadPatternToOdpg+0xd4>)
40009ffe:	9300      	str	r3, [sp, #0]
4000a000:	f04f 33ff 	mov.w	r3, #4294967295
4000a004:	9301      	str	r3, [sp, #4]
4000a006:	f241 6338 	movw	r3, #5688	; 0x1638
4000a00a:	f7fc fca9 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a00e:	6020      	str	r0, [r4, #0]
4000a010:	b110      	cbz	r0, 4000a018 <ddr3TipLoadPatternToOdpg+0xcc>
4000a012:	f004 fa53 	bl	4000e4bc <gtBreakOnFail>
4000a016:	6820      	ldr	r0, [r4, #0]
4000a018:	b005      	add	sp, #20
4000a01a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a01e:	bf00      	nop
4000a020:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipLoadPatternToMem:

4000a024 <ddr3TipLoadPatternToMem>:
ddr3TipLoadPatternToMem():
4000a024:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
4000a028:	4689      	mov	r9, r1
4000a02a:	4604      	mov	r4, r0
4000a02c:	f7ff ff7c 	bl	40009f28 <ddr3TipGetPatternTable>
4000a030:	230c      	movs	r3, #12
4000a032:	4e68      	ldr	r6, [pc, #416]	; (4000a1d4 <ddr3TipLoadPatternToMem+0x1b0>)
4000a034:	4d68      	ldr	r5, [pc, #416]	; (4000a1d8 <ddr3TipLoadPatternToMem+0x1b4>)
4000a036:	fb03 f309 	mul.w	r3, r3, r9
4000a03a:	6832      	ldr	r2, [r6, #0]
4000a03c:	0692      	lsls	r2, r2, #26
4000a03e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
4000a042:	18c7      	adds	r7, r0, r3
4000a044:	5cc1      	ldrb	r1, [r0, r3]
4000a046:	4620      	mov	r0, r4
4000a048:	787b      	ldrb	r3, [r7, #1]
4000a04a:	02db      	lsls	r3, r3, #11
4000a04c:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
4000a050:	78b9      	ldrb	r1, [r7, #2]
4000a052:	f043 0301 	orr.w	r3, r3, #1
4000a056:	ea43 33c1 	orr.w	r3, r3, r1, lsl #15
4000a05a:	78f9      	ldrb	r1, [r7, #3]
4000a05c:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
4000a060:	2101      	movs	r1, #1
4000a062:	4313      	orrs	r3, r2
4000a064:	2200      	movs	r2, #0
4000a066:	9300      	str	r3, [sp, #0]
4000a068:	f04f 33ff 	mov.w	r3, #4294967295
4000a06c:	9301      	str	r3, [sp, #4]
4000a06e:	f241 6330 	movw	r3, #5680	; 0x1630
4000a072:	f7fc fc75 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a076:	4602      	mov	r2, r0
4000a078:	6028      	str	r0, [r5, #0]
4000a07a:	2800      	cmp	r0, #0
4000a07c:	f040 809d 	bne.w	4000a1ba <ddr3TipLoadPatternToMem+0x196>
4000a080:	6833      	ldr	r3, [r6, #0]
4000a082:	4620      	mov	r0, r4
4000a084:	2101      	movs	r1, #1
4000a086:	069b      	lsls	r3, r3, #26
4000a088:	f043 0301 	orr.w	r3, r3, #1
4000a08c:	9300      	str	r3, [sp, #0]
4000a08e:	4b53      	ldr	r3, [pc, #332]	; (4000a1dc <ddr3TipLoadPatternToMem+0x1b8>)
4000a090:	9301      	str	r3, [sp, #4]
4000a092:	f241 6330 	movw	r3, #5680	; 0x1630
4000a096:	f7fc fc63 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a09a:	4602      	mov	r2, r0
4000a09c:	6028      	str	r0, [r5, #0]
4000a09e:	2800      	cmp	r0, #0
4000a0a0:	f040 808b 	bne.w	4000a1ba <ddr3TipLoadPatternToMem+0x196>
4000a0a4:	f04f 0801 	mov.w	r8, #1
4000a0a8:	9000      	str	r0, [sp, #0]
4000a0aa:	4641      	mov	r1, r8
4000a0ac:	4620      	mov	r0, r4
4000a0ae:	f241 63cc 	movw	r3, #5836	; 0x16cc
4000a0b2:	f8cd 8004 	str.w	r8, [sp, #4]
4000a0b6:	f7fc fc53 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a0ba:	4606      	mov	r6, r0
4000a0bc:	6028      	str	r0, [r5, #0]
4000a0be:	2800      	cmp	r0, #0
4000a0c0:	d17b      	bne.n	4000a1ba <ddr3TipLoadPatternToMem+0x196>
4000a0c2:	687b      	ldr	r3, [r7, #4]
4000a0c4:	4641      	mov	r1, r8
4000a0c6:	4632      	mov	r2, r6
4000a0c8:	4620      	mov	r0, r4
4000a0ca:	9300      	str	r3, [sp, #0]
4000a0cc:	464b      	mov	r3, r9
4000a0ce:	f7ff ff3d 	bl	40009f4c <ddr3TipLoadPatternToOdpg>
4000a0d2:	4620      	mov	r0, r4
4000a0d4:	4631      	mov	r1, r6
4000a0d6:	f003 fb59 	bl	4000d78c <ddr3TipDevAttrGet>
4000a0da:	2802      	cmp	r0, #2
4000a0dc:	d91c      	bls.n	4000a118 <ddr3TipLoadPatternToMem+0xf4>
4000a0de:	4b40      	ldr	r3, [pc, #256]	; (4000a1e0 <ddr3TipLoadPatternToMem+0x1bc>)
4000a0e0:	681b      	ldr	r3, [r3, #0]
4000a0e2:	781b      	ldrb	r3, [r3, #0]
4000a0e4:	07db      	lsls	r3, r3, #31
4000a0e6:	d50d      	bpl.n	4000a104 <ddr3TipLoadPatternToMem+0xe0>
4000a0e8:	2003      	movs	r0, #3
4000a0ea:	230f      	movs	r3, #15
4000a0ec:	4631      	mov	r1, r6
4000a0ee:	e88d 0009 	stmia.w	sp, {r0, r3}
4000a0f2:	4632      	mov	r2, r6
4000a0f4:	4620      	mov	r0, r4
4000a0f6:	f241 4398 	movw	r3, #5272	; 0x1498
4000a0fa:	f7fc fc31 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a0fe:	6028      	str	r0, [r5, #0]
4000a100:	2800      	cmp	r0, #0
4000a102:	d15a      	bne.n	4000a1ba <ddr3TipLoadPatternToMem+0x196>
4000a104:	2101      	movs	r1, #1
4000a106:	4620      	mov	r0, r4
4000a108:	2200      	movs	r2, #0
4000a10a:	4b36      	ldr	r3, [pc, #216]	; (4000a1e4 <ddr3TipLoadPatternToMem+0x1c0>)
4000a10c:	9100      	str	r1, [sp, #0]
4000a10e:	9101      	str	r1, [sp, #4]
4000a110:	f7fc fc26 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a114:	4d30      	ldr	r5, [pc, #192]	; (4000a1d8 <ddr3TipLoadPatternToMem+0x1b4>)
4000a116:	e00a      	b.n	4000a12e <ddr3TipLoadPatternToMem+0x10a>
4000a118:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000a11c:	4620      	mov	r0, r4
4000a11e:	9300      	str	r3, [sp, #0]
4000a120:	4641      	mov	r1, r8
4000a122:	9301      	str	r3, [sp, #4]
4000a124:	4632      	mov	r2, r6
4000a126:	f241 6330 	movw	r3, #5680	; 0x1630
4000a12a:	f7fc fc19 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a12e:	6028      	str	r0, [r5, #0]
4000a130:	2800      	cmp	r0, #0
4000a132:	d142      	bne.n	4000a1ba <ddr3TipLoadPatternToMem+0x196>
4000a134:	4b2c      	ldr	r3, [pc, #176]	; (4000a1e8 <ddr3TipLoadPatternToMem+0x1c4>)
4000a136:	b2e6      	uxtb	r6, r4
4000a138:	4621      	mov	r1, r4
4000a13a:	2201      	movs	r2, #1
4000a13c:	4630      	mov	r0, r6
4000a13e:	681b      	ldr	r3, [r3, #0]
4000a140:	4798      	blx	r3
4000a142:	4b27      	ldr	r3, [pc, #156]	; (4000a1e0 <ddr3TipLoadPatternToMem+0x1bc>)
4000a144:	681b      	ldr	r3, [r3, #0]
4000a146:	781b      	ldrb	r3, [r3, #0]
4000a148:	07d9      	lsls	r1, r3, #31
4000a14a:	d506      	bpl.n	4000a15a <ddr3TipLoadPatternToMem+0x136>
4000a14c:	4620      	mov	r0, r4
4000a14e:	2100      	movs	r1, #0
4000a150:	f7ff fea2 	bl	40009e98 <isOdpgAccessDone>
4000a154:	4d20      	ldr	r5, [pc, #128]	; (4000a1d8 <ddr3TipLoadPatternToMem+0x1b4>)
4000a156:	6028      	str	r0, [r5, #0]
4000a158:	bb78      	cbnz	r0, 4000a1ba <ddr3TipLoadPatternToMem+0x196>
4000a15a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
4000a15e:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
4000a162:	4620      	mov	r0, r4
4000a164:	e88d 000c 	stmia.w	sp, {r2, r3}
4000a168:	2101      	movs	r1, #1
4000a16a:	2200      	movs	r2, #0
4000a16c:	f241 6330 	movw	r3, #5680	; 0x1630
4000a170:	4d19      	ldr	r5, [pc, #100]	; (4000a1d8 <ddr3TipLoadPatternToMem+0x1b4>)
4000a172:	f7fc fbf5 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a176:	4602      	mov	r2, r0
4000a178:	6028      	str	r0, [r5, #0]
4000a17a:	b9f0      	cbnz	r0, 4000a1ba <ddr3TipLoadPatternToMem+0x196>
4000a17c:	9000      	str	r0, [sp, #0]
4000a17e:	f04f 33ff 	mov.w	r3, #4294967295
4000a182:	4620      	mov	r0, r4
4000a184:	9301      	str	r3, [sp, #4]
4000a186:	2101      	movs	r1, #1
4000a188:	f241 6330 	movw	r3, #5680	; 0x1630
4000a18c:	f7fc fbe8 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a190:	4607      	mov	r7, r0
4000a192:	6028      	str	r0, [r5, #0]
4000a194:	b988      	cbnz	r0, 4000a1ba <ddr3TipLoadPatternToMem+0x196>
4000a196:	4620      	mov	r0, r4
4000a198:	4639      	mov	r1, r7
4000a19a:	f003 faf7 	bl	4000d78c <ddr3TipDevAttrGet>
4000a19e:	2802      	cmp	r0, #2
4000a1a0:	d90f      	bls.n	4000a1c2 <ddr3TipLoadPatternToMem+0x19e>
4000a1a2:	230f      	movs	r3, #15
4000a1a4:	4620      	mov	r0, r4
4000a1a6:	9301      	str	r3, [sp, #4]
4000a1a8:	2101      	movs	r1, #1
4000a1aa:	463a      	mov	r2, r7
4000a1ac:	f241 4398 	movw	r3, #5272	; 0x1498
4000a1b0:	9700      	str	r7, [sp, #0]
4000a1b2:	f7fc fbd5 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a1b6:	6028      	str	r0, [r5, #0]
4000a1b8:	b118      	cbz	r0, 4000a1c2 <ddr3TipLoadPatternToMem+0x19e>
4000a1ba:	f004 f97f 	bl	4000e4bc <gtBreakOnFail>
4000a1be:	6828      	ldr	r0, [r5, #0]
4000a1c0:	e006      	b.n	4000a1d0 <ddr3TipLoadPatternToMem+0x1ac>
4000a1c2:	4b09      	ldr	r3, [pc, #36]	; (4000a1e8 <ddr3TipLoadPatternToMem+0x1c4>)
4000a1c4:	4630      	mov	r0, r6
4000a1c6:	4621      	mov	r1, r4
4000a1c8:	2201      	movs	r2, #1
4000a1ca:	681b      	ldr	r3, [r3, #0]
4000a1cc:	4798      	blx	r3
4000a1ce:	2000      	movs	r0, #0
4000a1d0:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
4000a1d4:	40020968 	andmi	r0, r2, r8, ror #18
4000a1d8:	40020868 	andmi	r0, r2, r8, ror #16
4000a1dc:	0c000003 	wstrbeq	wr0, [r0], #-3
4000a1e0:	400205d8 	ldrdmi	r0, [r2], -r8
4000a1e4:	000186d4 	ldrdeq	r8, [r1], -r4
4000a1e8:	40017504 	andmi	r7, r1, r4, lsl #10

Disassembly of section .text.ddr3TipLoadAllPatternToMem:

4000a1ec <ddr3TipLoadAllPatternToMem>:
ddr3TipLoadAllPatternToMem():
4000a1ec:	4b12      	ldr	r3, [pc, #72]	; (4000a238 <ddr3TipLoadAllPatternToMem+0x4c>)
4000a1ee:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000a1f0:	4604      	mov	r4, r0
4000a1f2:	681b      	ldr	r3, [r3, #0]
4000a1f4:	781b      	ldrb	r3, [r3, #0]
4000a1f6:	07da      	lsls	r2, r3, #31
4000a1f8:	d514      	bpl.n	4000a224 <ddr3TipLoadAllPatternToMem+0x38>
4000a1fa:	4b10      	ldr	r3, [pc, #64]	; (4000a23c <ddr3TipLoadAllPatternToMem+0x50>)
4000a1fc:	2101      	movs	r1, #1
4000a1fe:	4a10      	ldr	r2, [pc, #64]	; (4000a240 <ddr3TipLoadAllPatternToMem+0x54>)
4000a200:	4d10      	ldr	r5, [pc, #64]	; (4000a244 <ddr3TipLoadAllPatternToMem+0x58>)
4000a202:	781b      	ldrb	r3, [r3, #0]
4000a204:	54d1      	strb	r1, [r2, r3]
4000a206:	2100      	movs	r1, #0
4000a208:	2308      	movs	r3, #8
4000a20a:	9300      	str	r3, [sp, #0]
4000a20c:	9301      	str	r3, [sp, #4]
4000a20e:	460a      	mov	r2, r1
4000a210:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000a214:	f7fc fba4 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a218:	6028      	str	r0, [r5, #0]
4000a21a:	b118      	cbz	r0, 4000a224 <ddr3TipLoadAllPatternToMem+0x38>
4000a21c:	f004 f94e 	bl	4000e4bc <gtBreakOnFail>
4000a220:	6828      	ldr	r0, [r5, #0]
4000a222:	e008      	b.n	4000a236 <ddr3TipLoadAllPatternToMem+0x4a>
4000a224:	2500      	movs	r5, #0
4000a226:	b2e9      	uxtb	r1, r5
4000a228:	4620      	mov	r0, r4
4000a22a:	3501      	adds	r5, #1
4000a22c:	f7ff fefa 	bl	4000a024 <ddr3TipLoadPatternToMem>
4000a230:	2d25      	cmp	r5, #37	; 0x25
4000a232:	d1f8      	bne.n	4000a226 <ddr3TipLoadAllPatternToMem+0x3a>
4000a234:	2000      	movs	r0, #0
4000a236:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000a238:	400205d8 	ldrdmi	r0, [r2], -r8
4000a23c:	4002096d 	andmi	r0, r2, sp, ror #18
4000a240:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000a244:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipGetMaskResultsDqReg:

4000a248 <ddr3TipGetMaskResultsDqReg>:
ddr3TipGetMaskResultsDqReg():
4000a248:	4b05      	ldr	r3, [pc, #20]	; (4000a260 <ddr3TipGetMaskResultsDqReg+0x18>)
4000a24a:	4a06      	ldr	r2, [pc, #24]	; (4000a264 <ddr3TipGetMaskResultsDqReg+0x1c>)
4000a24c:	681b      	ldr	r3, [r3, #0]
4000a24e:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
4000a252:	4b05      	ldr	r3, [pc, #20]	; (4000a268 <ddr3TipGetMaskResultsDqReg+0x20>)
4000a254:	280b      	cmp	r0, #11
4000a256:	bf14      	ite	ne
4000a258:	4610      	movne	r0, r2
4000a25a:	4618      	moveq	r0, r3
4000a25c:	4770      	bx	lr
4000a25e:	bf00      	nop
4000a260:	400205d8 	ldrdmi	r0, [r2], -r8
4000a264:	40016c0c 	andmi	r6, r1, ip, lsl #24
4000a268:	40016c5c 	andmi	r6, r1, ip, asr ip

Disassembly of section .text.ddr3TipGetMaskResultsPupRegMap:

4000a26c <ddr3TipGetMaskResultsPupRegMap>:
ddr3TipGetMaskResultsPupRegMap():
4000a26c:	4b05      	ldr	r3, [pc, #20]	; (4000a284 <ddr3TipGetMaskResultsPupRegMap+0x18>)
4000a26e:	4a06      	ldr	r2, [pc, #24]	; (4000a288 <ddr3TipGetMaskResultsPupRegMap+0x1c>)
4000a270:	681b      	ldr	r3, [r3, #0]
4000a272:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
4000a276:	4b05      	ldr	r3, [pc, #20]	; (4000a28c <ddr3TipGetMaskResultsPupRegMap+0x20>)
4000a278:	280b      	cmp	r0, #11
4000a27a:	bf14      	ite	ne
4000a27c:	4610      	movne	r0, r2
4000a27e:	4618      	moveq	r0, r3
4000a280:	4770      	bx	lr
4000a282:	bf00      	nop
4000a284:	400205d8 	ldrdmi	r0, [r2], -r8
4000a288:	40016e68 	andmi	r6, r1, r8, ror #28
4000a28c:	40016e72 	andmi	r6, r1, r2, ror lr

Disassembly of section .text.ddr3TipReadTrainingResult:

4000a290 <ddr3TipReadTrainingResult>:
ddr3TipReadTrainingResult():
4000a290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a294:	b08d      	sub	sp, #52	; 0x34
4000a296:	4691      	mov	r9, r2
4000a298:	460d      	mov	r5, r1
4000a29a:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
4000a29e:	4682      	mov	sl, r0
4000a2a0:	9302      	str	r3, [sp, #8]
4000a2a2:	f89d 3068 	ldrb.w	r3, [sp, #104]	; 0x68
4000a2a6:	9204      	str	r2, [sp, #16]
4000a2a8:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
4000a2ac:	9307      	str	r3, [sp, #28]
4000a2ae:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
4000a2b0:	9203      	str	r2, [sp, #12]
4000a2b2:	f7ff ffdb 	bl	4000a26c <ddr3TipGetMaskResultsPupRegMap>
4000a2b6:	4c59      	ldr	r4, [pc, #356]	; (4000a41c <ddr3TipReadTrainingResult+0x18c>)
4000a2b8:	4607      	mov	r7, r0
4000a2ba:	f7ff ffc5 	bl	4000a248 <ddr3TipGetMaskResultsDqReg>
4000a2be:	2102      	movs	r1, #2
4000a2c0:	4680      	mov	r8, r0
4000a2c2:	4650      	mov	r0, sl
4000a2c4:	f003 fa62 	bl	4000d78c <ddr3TipDevAttrGet>
4000a2c8:	2e00      	cmp	r6, #0
4000a2ca:	bf0c      	ite	eq
4000a2cc:	2308      	moveq	r3, #8
4000a2ce:	2300      	movne	r3, #0
4000a2d0:	2100      	movs	r1, #0
4000a2d2:	9300      	str	r3, [sp, #0]
4000a2d4:	462a      	mov	r2, r5
4000a2d6:	2308      	movs	r3, #8
4000a2d8:	9301      	str	r3, [sp, #4]
4000a2da:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000a2de:	4683      	mov	fp, r0
4000a2e0:	4650      	mov	r0, sl
4000a2e2:	f7fc fb3d 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a2e6:	4601      	mov	r1, r0
4000a2e8:	6020      	str	r0, [r4, #0]
4000a2ea:	b960      	cbnz	r0, 4000a306 <ddr3TipReadTrainingResult+0x76>
4000a2ec:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
4000a2f0:	4650      	mov	r0, sl
4000a2f2:	9301      	str	r3, [sp, #4]
4000a2f4:	462a      	mov	r2, r5
4000a2f6:	f241 6330 	movw	r3, #5680	; 0x1630
4000a2fa:	06b6      	lsls	r6, r6, #26
4000a2fc:	9600      	str	r6, [sp, #0]
4000a2fe:	f7fc fb2f 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a302:	6020      	str	r0, [r4, #0]
4000a304:	b118      	cbz	r0, 4000a30e <ddr3TipReadTrainingResult+0x7e>
4000a306:	f004 f8d9 	bl	4000e4bc <gtBreakOnFail>
4000a30a:	6820      	ldr	r0, [r4, #0]
4000a30c:	e083      	b.n	4000a416 <ddr3TipReadTrainingResult+0x186>
4000a30e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000a310:	b913      	cbnz	r3, 4000a318 <ddr3TipReadTrainingResult+0x88>
4000a312:	9a1d      	ldr	r2, [sp, #116]	; 0x74
4000a314:	2a01      	cmp	r2, #1
4000a316:	d07b      	beq.n	4000a410 <ddr3TipReadTrainingResult+0x180>
4000a318:	9b04      	ldr	r3, [sp, #16]
4000a31a:	2b00      	cmp	r3, #0
4000a31c:	bf08      	it	eq
4000a31e:	4647      	moveq	r7, r8
4000a320:	9706      	str	r7, [sp, #24]
4000a322:	f1b9 0f00 	cmp.w	r9, #0
4000a326:	d005      	beq.n	4000a334 <ddr3TipReadTrainingResult+0xa4>
4000a328:	fa5f fc8b 	uxtb.w	ip, fp
4000a32c:	2400      	movs	r4, #0
4000a32e:	f10c 3cff 	add.w	ip, ip, #4294967295
4000a332:	e002      	b.n	4000a33a <ddr3TipReadTrainingResult+0xaa>
4000a334:	f8dd c008 	ldr.w	ip, [sp, #8]
4000a338:	4664      	mov	r4, ip
4000a33a:	f89d 205c 	ldrb.w	r2, [sp, #92]	; 0x5c
4000a33e:	21a0      	movs	r1, #160	; 0xa0
4000a340:	4b37      	ldr	r3, [pc, #220]	; (4000a420 <ddr3TipReadTrainingResult+0x190>)
4000a342:	00e6      	lsls	r6, r4, #3
4000a344:	1952      	adds	r2, r2, r5
4000a346:	46e3      	mov	fp, ip
4000a348:	46a9      	mov	r9, r5
4000a34a:	fb01 3302 	mla	r3, r1, r2, r3
4000a34e:	aa0c      	add	r2, sp, #48	; 0x30
4000a350:	eb02 0285 	add.w	r2, r2, r5, lsl #2
4000a354:	9205      	str	r2, [sp, #20]
4000a356:	9a03      	ldr	r2, [sp, #12]
4000a358:	9302      	str	r3, [sp, #8]
4000a35a:	f102 7300 	add.w	r3, r2, #33554432	; 0x2000000
4000a35e:	3340      	adds	r3, #64	; 0x40
4000a360:	9308      	str	r3, [sp, #32]
4000a362:	e051      	b.n	4000a408 <ddr3TipReadTrainingResult+0x178>
4000a364:	4b2f      	ldr	r3, [pc, #188]	; (4000a424 <ddr3TipReadTrainingResult+0x194>)
4000a366:	681b      	ldr	r3, [r3, #0]
4000a368:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a36c:	fa43 f304 	asr.w	r3, r3, r4
4000a370:	07d8      	lsls	r0, r3, #31
4000a372:	d547      	bpl.n	4000a404 <ddr3TipReadTrainingResult+0x174>
4000a374:	9b04      	ldr	r3, [sp, #16]
4000a376:	b95b      	cbnz	r3, 4000a390 <ddr3TipReadTrainingResult+0x100>
4000a378:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000a37a:	2a80      	cmp	r2, #128	; 0x80
4000a37c:	d103      	bne.n	4000a386 <ddr3TipReadTrainingResult+0xf6>
4000a37e:	f106 0c07 	add.w	ip, r6, #7
4000a382:	46b0      	mov	r8, r6
4000a384:	e006      	b.n	4000a394 <ddr3TipReadTrainingResult+0x104>
4000a386:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a388:	eb06 0803 	add.w	r8, r6, r3
4000a38c:	46c4      	mov	ip, r8
4000a38e:	e001      	b.n	4000a394 <ddr3TipReadTrainingResult+0x104>
4000a390:	46a4      	mov	ip, r4
4000a392:	46a0      	mov	r8, r4
4000a394:	9a02      	ldr	r2, [sp, #8]
4000a396:	2a00      	cmp	r2, #0
4000a398:	d03c      	beq.n	4000a414 <ddr3TipReadTrainingResult+0x184>
4000a39a:	9409      	str	r4, [sp, #36]	; 0x24
4000a39c:	eb02 0788 	add.w	r7, r2, r8, lsl #2
4000a3a0:	2500      	movs	r5, #0
4000a3a2:	4664      	mov	r4, ip
4000a3a4:	e02b      	b.n	4000a3fe <ddr3TipReadTrainingResult+0x16e>
4000a3a6:	9b07      	ldr	r3, [sp, #28]
4000a3a8:	bb33      	cbnz	r3, 4000a3f8 <ddr3TipReadTrainingResult+0x168>
4000a3aa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
4000a3ac:	bb12      	cbnz	r2, 4000a3f4 <ddr3TipReadTrainingResult+0x164>
4000a3ae:	9a06      	ldr	r2, [sp, #24]
4000a3b0:	4650      	mov	r0, sl
4000a3b2:	991d      	ldr	r1, [sp, #116]	; 0x74
4000a3b4:	f832 3018 	ldrh.w	r3, [r2, r8, lsl #1]
4000a3b8:	aa0b      	add	r2, sp, #44	; 0x2c
4000a3ba:	9200      	str	r2, [sp, #0]
4000a3bc:	f04f 32ff 	mov.w	r2, #4294967295
4000a3c0:	9201      	str	r2, [sp, #4]
4000a3c2:	464a      	mov	r2, r9
4000a3c4:	f7fc fd76 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000a3c8:	4b14      	ldr	r3, [pc, #80]	; (4000a41c <ddr3TipReadTrainingResult+0x18c>)
4000a3ca:	6018      	str	r0, [r3, #0]
4000a3cc:	b120      	cbz	r0, 4000a3d8 <ddr3TipReadTrainingResult+0x148>
4000a3ce:	f004 f875 	bl	4000e4bc <gtBreakOnFail>
4000a3d2:	4b12      	ldr	r3, [pc, #72]	; (4000a41c <ddr3TipReadTrainingResult+0x18c>)
4000a3d4:	6818      	ldr	r0, [r3, #0]
4000a3d6:	e01e      	b.n	4000a416 <ddr3TipReadTrainingResult+0x186>
4000a3d8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
4000a3da:	2a01      	cmp	r2, #1
4000a3dc:	9a05      	ldr	r2, [sp, #20]
4000a3de:	f852 3c04 	ldr.w	r3, [r2, #-4]
4000a3e2:	d103      	bne.n	4000a3ec <ddr3TipReadTrainingResult+0x15c>
4000a3e4:	0199      	lsls	r1, r3, #6
4000a3e6:	d401      	bmi.n	4000a3ec <ddr3TipReadTrainingResult+0x15c>
4000a3e8:	9b08      	ldr	r3, [sp, #32]
4000a3ea:	e001      	b.n	4000a3f0 <ddr3TipReadTrainingResult+0x160>
4000a3ec:	9a03      	ldr	r2, [sp, #12]
4000a3ee:	18d3      	adds	r3, r2, r3
4000a3f0:	517b      	str	r3, [r7, r5]
4000a3f2:	e001      	b.n	4000a3f8 <ddr3TipReadTrainingResult+0x168>
4000a3f4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000a3f6:	601f      	str	r7, [r3, #0]
4000a3f8:	f108 0801 	add.w	r8, r8, #1
4000a3fc:	3504      	adds	r5, #4
4000a3fe:	45a0      	cmp	r8, r4
4000a400:	d9d1      	bls.n	4000a3a6 <ddr3TipReadTrainingResult+0x116>
4000a402:	9c09      	ldr	r4, [sp, #36]	; 0x24
4000a404:	3401      	adds	r4, #1
4000a406:	3608      	adds	r6, #8
4000a408:	455c      	cmp	r4, fp
4000a40a:	d9ab      	bls.n	4000a364 <ddr3TipReadTrainingResult+0xd4>
4000a40c:	2000      	movs	r0, #0
4000a40e:	e002      	b.n	4000a416 <ddr3TipReadTrainingResult+0x186>
4000a410:	981d      	ldr	r0, [sp, #116]	; 0x74
4000a412:	e000      	b.n	4000a416 <ddr3TipReadTrainingResult+0x186>
4000a414:	2001      	movs	r0, #1
4000a416:	b00d      	add	sp, #52	; 0x34
4000a418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a41c:	40020868 	andmi	r0, r2, r8, ror #16
4000a420:	400205ec 	andmi	r0, r2, ip, ror #11
4000a424:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipIpTraining:

4000a428 <ddr3TipIpTraining>:
ddr3TipIpTraining():
4000a428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a42c:	b093      	sub	sp, #76	; 0x4c
4000a42e:	4604      	mov	r4, r0
4000a430:	4616      	mov	r6, r2
4000a432:	f89d 0074 	ldrb.w	r0, [sp, #116]	; 0x74
4000a436:	460d      	mov	r5, r1
4000a438:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
4000a43c:	930f      	str	r3, [sp, #60]	; 0x3c
4000a43e:	900b      	str	r0, [sp, #44]	; 0x2c
4000a440:	920a      	str	r2, [sp, #40]	; 0x28
4000a442:	f7ff fd71 	bl	40009f28 <ddr3TipGetPatternTable>
4000a446:	f89d 7080 	ldrb.w	r7, [sp, #128]	; 0x80
4000a44a:	f89d b090 	ldrb.w	fp, [sp, #144]	; 0x90
4000a44e:	f89d 8094 	ldrb.w	r8, [sp, #148]	; 0x94
4000a452:	9009      	str	r0, [sp, #36]	; 0x24
4000a454:	f7ff ff0a 	bl	4000a26c <ddr3TipGetMaskResultsPupRegMap>
4000a458:	900c      	str	r0, [sp, #48]	; 0x30
4000a45a:	f7ff fef5 	bl	4000a248 <ddr3TipGetMaskResultsDqReg>
4000a45e:	2102      	movs	r1, #2
4000a460:	900d      	str	r0, [sp, #52]	; 0x34
4000a462:	4620      	mov	r0, r4
4000a464:	f003 f992 	bl	4000d78c <ddr3TipDevAttrGet>
4000a468:	9b28      	ldr	r3, [sp, #160]	; 0xa0
4000a46a:	900e      	str	r0, [sp, #56]	; 0x38
4000a46c:	2b00      	cmp	r3, #0
4000a46e:	f000 82b1 	beq.w	4000a9d4 <ddr3TipIpTraining+0x5ac>
4000a472:	f89d 2098 	ldrb.w	r2, [sp, #152]	; 0x98
4000a476:	2308      	movs	r3, #8
4000a478:	b98a      	cbnz	r2, 4000a49e <ddr3TipIpTraining+0x76>
4000a47a:	9300      	str	r3, [sp, #0]
4000a47c:	4620      	mov	r0, r4
4000a47e:	9301      	str	r3, [sp, #4]
4000a480:	4629      	mov	r1, r5
4000a482:	4632      	mov	r2, r6
4000a484:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000a488:	f7fc fa6a 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a48c:	f8df 92c4 	ldr.w	r9, [pc, #708]	; 4000a754 <ddr3TipIpTraining+0x32c>
4000a490:	f8c9 0000 	str.w	r0, [r9]
4000a494:	2800      	cmp	r0, #0
4000a496:	d171      	bne.n	4000a57c <ddr3TipIpTraining+0x154>
4000a498:	4bab      	ldr	r3, [pc, #684]	; (4000a748 <ddr3TipIpTraining+0x320>)
4000a49a:	681b      	ldr	r3, [r3, #0]
4000a49c:	e010      	b.n	4000a4c0 <ddr3TipIpTraining+0x98>
4000a49e:	2200      	movs	r2, #0
4000a4a0:	4620      	mov	r0, r4
4000a4a2:	e88d 000c 	stmia.w	sp, {r2, r3}
4000a4a6:	4629      	mov	r1, r5
4000a4a8:	4632      	mov	r2, r6
4000a4aa:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000a4ae:	f7fc fa57 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a4b2:	f8df 92a0 	ldr.w	r9, [pc, #672]	; 4000a754 <ddr3TipIpTraining+0x32c>
4000a4b6:	f8c9 0000 	str.w	r0, [r9]
4000a4ba:	2800      	cmp	r0, #0
4000a4bc:	d15e      	bne.n	4000a57c <ddr3TipIpTraining+0x154>
4000a4be:	9b27      	ldr	r3, [sp, #156]	; 0x9c
4000a4c0:	069b      	lsls	r3, r3, #26
4000a4c2:	4620      	mov	r0, r4
4000a4c4:	f043 0303 	orr.w	r3, r3, #3
4000a4c8:	9300      	str	r3, [sp, #0]
4000a4ca:	4ba0      	ldr	r3, [pc, #640]	; (4000a74c <ddr3TipIpTraining+0x324>)
4000a4cc:	4629      	mov	r1, r5
4000a4ce:	4632      	mov	r2, r6
4000a4d0:	9301      	str	r3, [sp, #4]
4000a4d2:	f241 6330 	movw	r3, #5680	; 0x1630
4000a4d6:	f7fc fa43 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a4da:	f8c9 0000 	str.w	r0, [r9]
4000a4de:	2800      	cmp	r0, #0
4000a4e0:	d14c      	bne.n	4000a57c <ddr3TipIpTraining+0x154>
4000a4e2:	f04f 0a0c 	mov.w	sl, #12
4000a4e6:	9809      	ldr	r0, [sp, #36]	; 0x24
4000a4e8:	fb0a fa0b 	mul.w	sl, sl, fp
4000a4ec:	4629      	mov	r1, r5
4000a4ee:	4632      	mov	r2, r6
4000a4f0:	eb00 090a 	add.w	r9, r0, sl
4000a4f4:	4620      	mov	r0, r4
4000a4f6:	f8d9 3004 	ldr.w	r3, [r9, #4]
4000a4fa:	9300      	str	r3, [sp, #0]
4000a4fc:	465b      	mov	r3, fp
4000a4fe:	f7ff fd25 	bl	40009f4c <ddr3TipLoadPatternToOdpg>
4000a502:	b91f      	cbnz	r7, 4000a50c <ddr3TipIpTraining+0xe4>
4000a504:	f899 3001 	ldrb.w	r3, [r9, #1]
4000a508:	2202      	movs	r2, #2
4000a50a:	e001      	b.n	4000a510 <ddr3TipIpTraining+0xe8>
4000a50c:	2300      	movs	r3, #0
4000a50e:	461a      	mov	r2, r3
4000a510:	9809      	ldr	r0, [sp, #36]	; 0x24
4000a512:	f810 100a 	ldrb.w	r1, [r0, sl]
4000a516:	4620      	mov	r0, r4
4000a518:	e88d 000a 	stmia.w	sp, {r1, r3}
4000a51c:	4629      	mov	r1, r5
4000a51e:	f899 3003 	ldrb.w	r3, [r9, #3]
4000a522:	9203      	str	r2, [sp, #12]
4000a524:	4632      	mov	r2, r6
4000a526:	f8df 922c 	ldr.w	r9, [pc, #556]	; 4000a754 <ddr3TipIpTraining+0x32c>
4000a52a:	9302      	str	r3, [sp, #8]
4000a52c:	f1d7 0301 	rsbs	r3, r7, #1
4000a530:	bf38      	it	cc
4000a532:	2300      	movcc	r3, #0
4000a534:	9304      	str	r3, [sp, #16]
4000a536:	4b84      	ldr	r3, [pc, #528]	; (4000a748 <ddr3TipIpTraining+0x320>)
4000a538:	681b      	ldr	r3, [r3, #0]
4000a53a:	9305      	str	r3, [sp, #20]
4000a53c:	2300      	movs	r3, #0
4000a53e:	9306      	str	r3, [sp, #24]
4000a540:	9307      	str	r3, [sp, #28]
4000a542:	463b      	mov	r3, r7
4000a544:	f7ff fc84 	bl	40009e50 <ddr3TipConfigureOdpg>
4000a548:	f8c9 0000 	str.w	r0, [r9]
4000a54c:	b9b0      	cbnz	r0, 4000a57c <ddr3TipIpTraining+0x154>
4000a54e:	2f01      	cmp	r7, #1
4000a550:	4620      	mov	r0, r4
4000a552:	bf0c      	ite	eq
4000a554:	2200      	moveq	r2, #0
4000a556:	f04f 4240 	movne.w	r2, #3221225472	; 0xc0000000
4000a55a:	bf0c      	ite	eq
4000a55c:	2360      	moveq	r3, #96	; 0x60
4000a55e:	23fa      	movne	r3, #250	; 0xfa
4000a560:	4313      	orrs	r3, r2
4000a562:	4629      	mov	r1, r5
4000a564:	9300      	str	r3, [sp, #0]
4000a566:	4632      	mov	r2, r6
4000a568:	f04f 33ff 	mov.w	r3, #4294967295
4000a56c:	9301      	str	r3, [sp, #4]
4000a56e:	f241 03fc 	movw	r3, #4348	; 0x10fc
4000a572:	f7fc f9f5 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a576:	f8c9 0000 	str.w	r0, [r9]
4000a57a:	b120      	cbz	r0, 4000a586 <ddr3TipIpTraining+0x15e>
4000a57c:	f003 ff9e 	bl	4000e4bc <gtBreakOnFail>
4000a580:	f8d9 0000 	ldr.w	r0, [r9]
4000a584:	e227      	b.n	4000a9d6 <ddr3TipIpTraining+0x5ae>
4000a586:	f1b8 0f01 	cmp.w	r8, #1
4000a58a:	d803      	bhi.n	4000a594 <ddr3TipIpTraining+0x16c>
4000a58c:	f1b8 0f00 	cmp.w	r8, #0
4000a590:	d007      	beq.n	4000a5a2 <ddr3TipIpTraining+0x17a>
4000a592:	e223      	b.n	4000a9dc <ddr3TipIpTraining+0x5b4>
4000a594:	2040      	movs	r0, #64	; 0x40
4000a596:	f1b8 0f03 	cmp.w	r8, #3
4000a59a:	bf0c      	ite	eq
4000a59c:	2380      	moveq	r3, #128	; 0x80
4000a59e:	2300      	movne	r3, #0
4000a5a0:	e001      	b.n	4000a5a6 <ddr3TipIpTraining+0x17e>
4000a5a2:	2380      	movs	r3, #128	; 0x80
4000a5a4:	4640      	mov	r0, r8
4000a5a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000a5a8:	4318      	orrs	r0, r3
4000a5aa:	2a01      	cmp	r2, #1
4000a5ac:	bf0e      	itee	eq
4000a5ae:	f440 3060 	orreq.w	r0, r0, #229376	; 0x38000
4000a5b2:	9b1c      	ldrne	r3, [sp, #112]	; 0x70
4000a5b4:	ea40 3083 	orrne.w	r0, r0, r3, lsl #14
4000a5b8:	f1b8 0f01 	cmp.w	r8, #1
4000a5bc:	d004      	beq.n	4000a5c8 <ddr3TipIpTraining+0x1a0>
4000a5be:	f1b8 0f02 	cmp.w	r8, #2
4000a5c2:	bf18      	it	ne
4000a5c4:	f440 1040 	orrne.w	r0, r0, #3145728	; 0x300000
4000a5c8:	4b61      	ldr	r3, [pc, #388]	; (4000a750 <ddr3TipIpTraining+0x328>)
4000a5ca:	f440 507c 	orr.w	r0, r0, #16128	; 0x3f00
4000a5ce:	4629      	mov	r1, r5
4000a5d0:	9000      	str	r0, [sp, #0]
4000a5d2:	4632      	mov	r2, r6
4000a5d4:	4620      	mov	r0, r4
4000a5d6:	9301      	str	r3, [sp, #4]
4000a5d8:	f241 0334 	movw	r3, #4148	; 0x1034
4000a5dc:	f7fc f9c0 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a5e0:	f8df 8170 	ldr.w	r8, [pc, #368]	; 4000a754 <ddr3TipIpTraining+0x32c>
4000a5e4:	f8c8 0000 	str.w	r0, [r8]
4000a5e8:	2800      	cmp	r0, #0
4000a5ea:	f040 8153 	bne.w	4000a894 <ddr3TipIpTraining+0x46c>
4000a5ee:	9822      	ldr	r0, [sp, #136]	; 0x88
4000a5f0:	4629      	mov	r1, r5
4000a5f2:	f89d 907c 	ldrb.w	r9, [sp, #124]	; 0x7c
4000a5f6:	4632      	mov	r2, r6
4000a5f8:	0243      	lsls	r3, r0, #9
4000a5fa:	f1b9 0f00 	cmp.w	r9, #0
4000a5fe:	bf14      	ite	ne
4000a600:	f44f 7980 	movne.w	r9, #256	; 0x100
4000a604:	f04f 0900 	moveq.w	r9, #0
4000a608:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
4000a60c:	4620      	mov	r0, r4
4000a60e:	f043 0301 	orr.w	r3, r3, #1
4000a612:	ea43 0309 	orr.w	r3, r3, r9
4000a616:	9300      	str	r3, [sp, #0]
4000a618:	f06f 4378 	mvn.w	r3, #4160749568	; 0xf8000000
4000a61c:	9301      	str	r3, [sp, #4]
4000a61e:	f241 033c 	movw	r3, #4156	; 0x103c
4000a622:	f7fc f99d 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a626:	f8c8 0000 	str.w	r0, [r8]
4000a62a:	2800      	cmp	r0, #0
4000a62c:	f040 8132 	bne.w	4000a894 <ddr3TipIpTraining+0x46c>
4000a630:	9b23      	ldr	r3, [sp, #140]	; 0x8c
4000a632:	4620      	mov	r0, r4
4000a634:	4629      	mov	r1, r5
4000a636:	4632      	mov	r2, r6
4000a638:	9300      	str	r3, [sp, #0]
4000a63a:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000a63e:	9301      	str	r3, [sp, #4]
4000a640:	f241 03b4 	movw	r3, #4276	; 0x10b4
4000a644:	f7fc f98c 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a648:	f8c8 0000 	str.w	r0, [r8]
4000a64c:	2800      	cmp	r0, #0
4000a64e:	f040 8121 	bne.w	4000a894 <ddr3TipIpTraining+0x46c>
4000a652:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000a654:	2a01      	cmp	r2, #1
4000a656:	d110      	bne.n	4000a67a <ddr3TipIpTraining+0x252>
4000a658:	2f01      	cmp	r7, #1
4000a65a:	d106      	bne.n	4000a66a <ddr3TipIpTraining+0x242>
4000a65c:	4b3a      	ldr	r3, [pc, #232]	; (4000a748 <ddr3TipIpTraining+0x320>)
4000a65e:	681b      	ldr	r3, [r3, #0]
4000a660:	ea4f 1903 	mov.w	r9, r3, lsl #4
4000a664:	f109 095f 	add.w	r9, r9, #95	; 0x5f
4000a668:	e019      	b.n	4000a69e <ddr3TipIpTraining+0x276>
4000a66a:	b9c7      	cbnz	r7, 4000a69e <ddr3TipIpTraining+0x276>
4000a66c:	4b36      	ldr	r3, [pc, #216]	; (4000a748 <ddr3TipIpTraining+0x320>)
4000a66e:	681b      	ldr	r3, [r3, #0]
4000a670:	ea4f 1903 	mov.w	r9, r3, lsl #4
4000a674:	f109 091f 	add.w	r9, r9, #31
4000a678:	e011      	b.n	4000a69e <ddr3TipIpTraining+0x276>
4000a67a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000a67c:	b97b      	cbnz	r3, 4000a69e <ddr3TipIpTraining+0x276>
4000a67e:	b937      	cbnz	r7, 4000a68e <ddr3TipIpTraining+0x266>
4000a680:	4b31      	ldr	r3, [pc, #196]	; (4000a748 <ddr3TipIpTraining+0x320>)
4000a682:	681b      	ldr	r3, [r3, #0]
4000a684:	ea4f 0983 	mov.w	r9, r3, lsl #2
4000a688:	f109 0901 	add.w	r9, r9, #1
4000a68c:	e007      	b.n	4000a69e <ddr3TipIpTraining+0x276>
4000a68e:	2f01      	cmp	r7, #1
4000a690:	d105      	bne.n	4000a69e <ddr3TipIpTraining+0x276>
4000a692:	4b2d      	ldr	r3, [pc, #180]	; (4000a748 <ddr3TipIpTraining+0x320>)
4000a694:	681b      	ldr	r3, [r3, #0]
4000a696:	ea4f 0983 	mov.w	r9, r3, lsl #2
4000a69a:	f109 0903 	add.w	r9, r9, #3
4000a69e:	9822      	ldr	r0, [sp, #136]	; 0x88
4000a6a0:	4629      	mov	r1, r5
4000a6a2:	4632      	mov	r2, r6
4000a6a4:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 4000a754 <ddr3TipIpTraining+0x32c>
4000a6a8:	ea49 2900 	orr.w	r9, r9, r0, lsl #8
4000a6ac:	4620      	mov	r0, r4
4000a6ae:	f049 43c0 	orr.w	r3, r9, #1610612736	; 0x60000000
4000a6b2:	9300      	str	r3, [sp, #0]
4000a6b4:	f04f 33ff 	mov.w	r3, #4294967295
4000a6b8:	9301      	str	r3, [sp, #4]
4000a6ba:	f241 03c4 	movw	r3, #4292	; 0x10c4
4000a6be:	f7fc f94f 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a6c2:	f8ca 0000 	str.w	r0, [sl]
4000a6c6:	b120      	cbz	r0, 4000a6d2 <ddr3TipIpTraining+0x2aa>
4000a6c8:	f003 fef8 	bl	4000e4bc <gtBreakOnFail>
4000a6cc:	f8da 0000 	ldr.w	r0, [sl]
4000a6d0:	e181      	b.n	4000a9d6 <ddr3TipIpTraining+0x5ae>
4000a6d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
4000a6d4:	b2d2      	uxtb	r2, r2
4000a6d6:	9209      	str	r2, [sp, #36]	; 0x24
4000a6d8:	00d3      	lsls	r3, r2, #3
4000a6da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
4000a6dc:	930a      	str	r3, [sp, #40]	; 0x28
4000a6de:	2a00      	cmp	r2, #0
4000a6e0:	d17e      	bne.n	4000a7e0 <ddr3TipIpTraining+0x3b8>
4000a6e2:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
4000a6e6:	4623      	mov	r3, r4
4000a6e8:	4617      	mov	r7, r2
4000a6ea:	4693      	mov	fp, r2
4000a6ec:	46c1      	mov	r9, r8
4000a6ee:	4644      	mov	r4, r8
4000a6f0:	4698      	mov	r8, r3
4000a6f2:	e011      	b.n	4000a718 <ddr3TipIpTraining+0x2f0>
4000a6f4:	f834 3b02 	ldrh.w	r3, [r4], #2
4000a6f8:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
4000a6fc:	4629      	mov	r1, r5
4000a6fe:	9001      	str	r0, [sp, #4]
4000a700:	4632      	mov	r2, r6
4000a702:	4640      	mov	r0, r8
4000a704:	f8cd b000 	str.w	fp, [sp]
4000a708:	f7fc f92a 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a70c:	f8ca 0000 	str.w	r0, [sl]
4000a710:	2800      	cmp	r0, #0
4000a712:	f040 812b 	bne.w	4000a96c <ddr3TipIpTraining+0x544>
4000a716:	3701      	adds	r7, #1
4000a718:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000a71a:	4297      	cmp	r7, r2
4000a71c:	d1ea      	bne.n	4000a6f4 <ddr3TipIpTraining+0x2cc>
4000a71e:	4644      	mov	r4, r8
4000a720:	f04f 0b08 	mov.w	fp, #8
4000a724:	46c8      	mov	r8, r9
4000a726:	2700      	movs	r7, #0
4000a728:	f8df c02c 	ldr.w	ip, [pc, #44]	; 4000a758 <ddr3TipIpTraining+0x330>
4000a72c:	e035      	b.n	4000a79a <ddr3TipIpTraining+0x372>
4000a72e:	f8dc 3000 	ldr.w	r3, [ip]
4000a732:	f893 a05c 	ldrb.w	sl, [r3, #92]	; 0x5c
4000a736:	fa4a fa07 	asr.w	sl, sl, r7
4000a73a:	f01a 0a01 	ands.w	sl, sl, #1
4000a73e:	d127      	bne.n	4000a790 <ddr3TipIpTraining+0x368>
4000a740:	ea4f 09c7 	mov.w	r9, r7, lsl #3
4000a744:	e022      	b.n	4000a78c <ddr3TipIpTraining+0x364>
4000a746:	bf00      	nop
4000a748:	40020968 	andmi	r0, r2, r8, ror #18
4000a74c:	0c000003 	wstrbeq	wr0, [r0], #-3
4000a750:	003fffef 	eorseq	pc, pc, pc, ror #31
4000a754:	40020868 	andmi	r0, r2, r8, ror #16
4000a758:	400205d8 	ldrdmi	r0, [r2], -r8
4000a75c:	f838 300a 	ldrh.w	r3, [r8, sl]
4000a760:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
4000a764:	4632      	mov	r2, r6
4000a766:	9000      	str	r0, [sp, #0]
4000a768:	9001      	str	r0, [sp, #4]
4000a76a:	4629      	mov	r1, r5
4000a76c:	4620      	mov	r0, r4
4000a76e:	f8cd c020 	str.w	ip, [sp, #32]
4000a772:	f7fc f8f5 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a776:	4a9a      	ldr	r2, [pc, #616]	; (4000a9e0 <ddr3TipIpTraining+0x5b8>)
4000a778:	f10a 0a02 	add.w	sl, sl, #2
4000a77c:	f8dd c020 	ldr.w	ip, [sp, #32]
4000a780:	6010      	str	r0, [r2, #0]
4000a782:	2800      	cmp	r0, #0
4000a784:	f040 80f2 	bne.w	4000a96c <ddr3TipIpTraining+0x544>
4000a788:	f109 0901 	add.w	r9, r9, #1
4000a78c:	45d9      	cmp	r9, fp
4000a78e:	d3e5      	bcc.n	4000a75c <ddr3TipIpTraining+0x334>
4000a790:	3701      	adds	r7, #1
4000a792:	f10b 0b08 	add.w	fp, fp, #8
4000a796:	f108 0810 	add.w	r8, r8, #16
4000a79a:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000a79c:	429f      	cmp	r7, r3
4000a79e:	d3c6      	bcc.n	4000a72e <ddr3TipIpTraining+0x306>
4000a7a0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
4000a7a4:	4623      	mov	r3, r4
4000a7a6:	2700      	movs	r7, #0
4000a7a8:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
4000a7ac:	f8df a230 	ldr.w	sl, [pc, #560]	; 4000a9e0 <ddr3TipIpTraining+0x5b8>
4000a7b0:	4644      	mov	r4, r8
4000a7b2:	4698      	mov	r8, r3
4000a7b4:	e010      	b.n	4000a7d8 <ddr3TipIpTraining+0x3b0>
4000a7b6:	f834 3b02 	ldrh.w	r3, [r4], #2
4000a7ba:	4640      	mov	r0, r8
4000a7bc:	4629      	mov	r1, r5
4000a7be:	4632      	mov	r2, r6
4000a7c0:	f8cd 9000 	str.w	r9, [sp]
4000a7c4:	f8cd 9004 	str.w	r9, [sp, #4]
4000a7c8:	f7fc f8ca 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a7cc:	f8ca 0000 	str.w	r0, [sl]
4000a7d0:	2800      	cmp	r0, #0
4000a7d2:	f040 80cb 	bne.w	4000a96c <ddr3TipIpTraining+0x544>
4000a7d6:	3701      	adds	r7, #1
4000a7d8:	9809      	ldr	r0, [sp, #36]	; 0x24
4000a7da:	4287      	cmp	r7, r0
4000a7dc:	d3eb      	bcc.n	4000a7b6 <ddr3TipIpTraining+0x38e>
4000a7de:	e03e      	b.n	4000a85e <ddr3TipIpTraining+0x436>
4000a7e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
4000a7e2:	2a01      	cmp	r2, #1
4000a7e4:	d13c      	bne.n	4000a860 <ddr3TipIpTraining+0x438>
4000a7e6:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
4000a7ea:	4623      	mov	r3, r4
4000a7ec:	4607      	mov	r7, r0
4000a7ee:	4681      	mov	r9, r0
4000a7f0:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
4000a7f4:	4644      	mov	r4, r8
4000a7f6:	4698      	mov	r8, r3
4000a7f8:	e00e      	b.n	4000a818 <ddr3TipIpTraining+0x3f0>
4000a7fa:	f834 3b02 	ldrh.w	r3, [r4], #2
4000a7fe:	4640      	mov	r0, r8
4000a800:	4629      	mov	r1, r5
4000a802:	4632      	mov	r2, r6
4000a804:	e88d 0a00 	stmia.w	sp, {r9, fp}
4000a808:	f7fc f8aa 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a80c:	f8ca 0000 	str.w	r0, [sl]
4000a810:	2800      	cmp	r0, #0
4000a812:	f040 80ab 	bne.w	4000a96c <ddr3TipIpTraining+0x544>
4000a816:	3701      	adds	r7, #1
4000a818:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000a81a:	429f      	cmp	r7, r3
4000a81c:	d3ed      	bcc.n	4000a7fa <ddr3TipIpTraining+0x3d2>
4000a81e:	4644      	mov	r4, r8
4000a820:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
4000a824:	4623      	mov	r3, r4
4000a826:	2700      	movs	r7, #0
4000a828:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
4000a82c:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 4000a9e0 <ddr3TipIpTraining+0x5b8>
4000a830:	4644      	mov	r4, r8
4000a832:	4698      	mov	r8, r3
4000a834:	e010      	b.n	4000a858 <ddr3TipIpTraining+0x430>
4000a836:	f834 3b02 	ldrh.w	r3, [r4], #2
4000a83a:	4640      	mov	r0, r8
4000a83c:	4629      	mov	r1, r5
4000a83e:	4632      	mov	r2, r6
4000a840:	f8cd 9000 	str.w	r9, [sp]
4000a844:	f8cd 9004 	str.w	r9, [sp, #4]
4000a848:	f7fc f88a 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a84c:	f8ca 0000 	str.w	r0, [sl]
4000a850:	2800      	cmp	r0, #0
4000a852:	f040 808b 	bne.w	4000a96c <ddr3TipIpTraining+0x544>
4000a856:	3701      	adds	r7, #1
4000a858:	980a      	ldr	r0, [sp, #40]	; 0x28
4000a85a:	4287      	cmp	r7, r0
4000a85c:	d1eb      	bne.n	4000a836 <ddr3TipIpTraining+0x40e>
4000a85e:	4644      	mov	r4, r8
4000a860:	2100      	movs	r1, #0
4000a862:	4620      	mov	r0, r4
4000a864:	f002 ff92 	bl	4000d78c <ddr3TipDevAttrGet>
4000a868:	4a5e      	ldr	r2, [pc, #376]	; (4000a9e4 <ddr3TipIpTraining+0x5bc>)
4000a86a:	f241 0330 	movw	r3, #4144	; 0x1030
4000a86e:	4629      	mov	r1, r5
4000a870:	2701      	movs	r7, #1
4000a872:	9700      	str	r7, [sp, #0]
4000a874:	9701      	str	r7, [sp, #4]
4000a876:	f8df 8168 	ldr.w	r8, [pc, #360]	; 4000a9e0 <ddr3TipIpTraining+0x5b8>
4000a87a:	2802      	cmp	r0, #2
4000a87c:	bf94      	ite	ls
4000a87e:	4691      	movls	r9, r2
4000a880:	4699      	movhi	r9, r3
4000a882:	4620      	mov	r0, r4
4000a884:	4632      	mov	r2, r6
4000a886:	464b      	mov	r3, r9
4000a888:	f7fc f86a 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a88c:	4605      	mov	r5, r0
4000a88e:	f8c8 0000 	str.w	r0, [r8]
4000a892:	b120      	cbz	r0, 4000a89e <ddr3TipIpTraining+0x476>
4000a894:	f003 fe12 	bl	4000e4bc <gtBreakOnFail>
4000a898:	f8d8 0000 	ldr.w	r0, [r8]
4000a89c:	e09b      	b.n	4000a9d6 <ddr3TipIpTraining+0x5ae>
4000a89e:	4b52      	ldr	r3, [pc, #328]	; (4000a9e8 <ddr3TipIpTraining+0x5c0>)
4000a8a0:	4621      	mov	r1, r4
4000a8a2:	463a      	mov	r2, r7
4000a8a4:	b2e0      	uxtb	r0, r4
4000a8a6:	681b      	ldr	r3, [r3, #0]
4000a8a8:	4798      	blx	r3
4000a8aa:	4620      	mov	r0, r4
4000a8ac:	4629      	mov	r1, r5
4000a8ae:	f002 ff6d 	bl	4000d78c <ddr3TipDevAttrGet>
4000a8b2:	2802      	cmp	r0, #2
4000a8b4:	d805      	bhi.n	4000a8c2 <ddr3TipIpTraining+0x49a>
4000a8b6:	4b4d      	ldr	r3, [pc, #308]	; (4000a9ec <ddr3TipIpTraining+0x5c4>)
4000a8b8:	681b      	ldr	r3, [r3, #0]
4000a8ba:	781b      	ldrb	r3, [r3, #0]
4000a8bc:	07d9      	lsls	r1, r3, #31
4000a8be:	d577      	bpl.n	4000a9b0 <ddr3TipIpTraining+0x588>
4000a8c0:	e043      	b.n	4000a94a <ddr3TipIpTraining+0x522>
4000a8c2:	4b4a      	ldr	r3, [pc, #296]	; (4000a9ec <ddr3TipIpTraining+0x5c4>)
4000a8c4:	681b      	ldr	r3, [r3, #0]
4000a8c6:	781b      	ldrb	r3, [r3, #0]
4000a8c8:	07da      	lsls	r2, r3, #31
4000a8ca:	d52d      	bpl.n	4000a928 <ddr3TipIpTraining+0x500>
4000a8cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
4000a8ce:	07d3      	lsls	r3, r2, #31
4000a8d0:	d417      	bmi.n	4000a902 <ddr3TipIpTraining+0x4da>
4000a8d2:	e022      	b.n	4000a91a <ddr3TipIpTraining+0x4f2>
4000a8d4:	2100      	movs	r1, #0
4000a8d6:	f04f 33ff 	mov.w	r3, #4294967295
4000a8da:	4620      	mov	r0, r4
4000a8dc:	9301      	str	r3, [sp, #4]
4000a8de:	460a      	mov	r2, r1
4000a8e0:	4b40      	ldr	r3, [pc, #256]	; (4000a9e4 <ddr3TipIpTraining+0x5bc>)
4000a8e2:	9600      	str	r6, [sp, #0]
4000a8e4:	f7fc fae6 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000a8e8:	f8c8 0000 	str.w	r0, [r8]
4000a8ec:	2800      	cmp	r0, #0
4000a8ee:	d13d      	bne.n	4000a96c <ddr3TipIpTraining+0x544>
4000a8f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000a8f2:	0798      	lsls	r0, r3, #30
4000a8f4:	d503      	bpl.n	4000a8fe <ddr3TipIpTraining+0x4d6>
4000a8f6:	9828      	ldr	r0, [sp, #160]	; 0xa0
4000a8f8:	2301      	movs	r3, #1
4000a8fa:	7003      	strb	r3, [r0, #0]
4000a8fc:	e006      	b.n	4000a90c <ddr3TipIpTraining+0x4e4>
4000a8fe:	3501      	adds	r5, #1
4000a900:	e001      	b.n	4000a906 <ddr3TipIpTraining+0x4de>
4000a902:	4f3b      	ldr	r7, [pc, #236]	; (4000a9f0 <ddr3TipIpTraining+0x5c8>)
4000a904:	ae11      	add	r6, sp, #68	; 0x44
4000a906:	683b      	ldr	r3, [r7, #0]
4000a908:	429d      	cmp	r5, r3
4000a90a:	d3e3      	bcc.n	4000a8d4 <ddr3TipIpTraining+0x4ac>
4000a90c:	4b38      	ldr	r3, [pc, #224]	; (4000a9f0 <ddr3TipIpTraining+0x5c8>)
4000a90e:	681b      	ldr	r3, [r3, #0]
4000a910:	429d      	cmp	r5, r3
4000a912:	d102      	bne.n	4000a91a <ddr3TipIpTraining+0x4f2>
4000a914:	9a28      	ldr	r2, [sp, #160]	; 0xa0
4000a916:	2302      	movs	r3, #2
4000a918:	7013      	strb	r3, [r2, #0]
4000a91a:	4620      	mov	r0, r4
4000a91c:	2100      	movs	r1, #0
4000a91e:	f7ff fabb 	bl	40009e98 <isOdpgAccessDone>
4000a922:	4d2f      	ldr	r5, [pc, #188]	; (4000a9e0 <ddr3TipIpTraining+0x5b8>)
4000a924:	6028      	str	r0, [r5, #0]
4000a926:	b960      	cbnz	r0, 4000a942 <ddr3TipIpTraining+0x51a>
4000a928:	2200      	movs	r2, #0
4000a92a:	2101      	movs	r1, #1
4000a92c:	4620      	mov	r0, r4
4000a92e:	f241 63fc 	movw	r3, #5884	; 0x16fc
4000a932:	9200      	str	r2, [sp, #0]
4000a934:	9101      	str	r1, [sp, #4]
4000a936:	f7fc f813 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a93a:	4d29      	ldr	r5, [pc, #164]	; (4000a9e0 <ddr3TipIpTraining+0x5b8>)
4000a93c:	6028      	str	r0, [r5, #0]
4000a93e:	2800      	cmp	r0, #0
4000a940:	d0b9      	beq.n	4000a8b6 <ddr3TipIpTraining+0x48e>
4000a942:	f003 fdbb 	bl	4000e4bc <gtBreakOnFail>
4000a946:	6828      	ldr	r0, [r5, #0]
4000a948:	e045      	b.n	4000a9d6 <ddr3TipIpTraining+0x5ae>
4000a94a:	9b21      	ldr	r3, [sp, #132]	; 0x84
4000a94c:	07d9      	lsls	r1, r3, #31
4000a94e:	d420      	bmi.n	4000a992 <ddr3TipIpTraining+0x56a>
4000a950:	e02e      	b.n	4000a9b0 <ddr3TipIpTraining+0x588>
4000a952:	2100      	movs	r1, #0
4000a954:	f04f 33ff 	mov.w	r3, #4294967295
4000a958:	4620      	mov	r0, r4
4000a95a:	9301      	str	r3, [sp, #4]
4000a95c:	460a      	mov	r2, r1
4000a95e:	464b      	mov	r3, r9
4000a960:	9600      	str	r6, [sp, #0]
4000a962:	f7fc faa7 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000a966:	f8c8 0000 	str.w	r0, [r8]
4000a96a:	b120      	cbz	r0, 4000a976 <ddr3TipIpTraining+0x54e>
4000a96c:	f003 fda6 	bl	4000e4bc <gtBreakOnFail>
4000a970:	4b1b      	ldr	r3, [pc, #108]	; (4000a9e0 <ddr3TipIpTraining+0x5b8>)
4000a972:	6818      	ldr	r0, [r3, #0]
4000a974:	e02f      	b.n	4000a9d6 <ddr3TipIpTraining+0x5ae>
4000a976:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000a978:	079a      	lsls	r2, r3, #30
4000a97a:	d508      	bpl.n	4000a98e <ddr3TipIpTraining+0x566>
4000a97c:	075b      	lsls	r3, r3, #29
4000a97e:	d403      	bmi.n	4000a988 <ddr3TipIpTraining+0x560>
4000a980:	9828      	ldr	r0, [sp, #160]	; 0xa0
4000a982:	2301      	movs	r3, #1
4000a984:	7003      	strb	r3, [r0, #0]
4000a986:	e00c      	b.n	4000a9a2 <ddr3TipIpTraining+0x57a>
4000a988:	9a28      	ldr	r2, [sp, #160]	; 0xa0
4000a98a:	7010      	strb	r0, [r2, #0]
4000a98c:	e009      	b.n	4000a9a2 <ddr3TipIpTraining+0x57a>
4000a98e:	3501      	adds	r5, #1
4000a990:	e004      	b.n	4000a99c <ddr3TipIpTraining+0x574>
4000a992:	4f17      	ldr	r7, [pc, #92]	; (4000a9f0 <ddr3TipIpTraining+0x5c8>)
4000a994:	2500      	movs	r5, #0
4000a996:	f8df 8048 	ldr.w	r8, [pc, #72]	; 4000a9e0 <ddr3TipIpTraining+0x5b8>
4000a99a:	ae11      	add	r6, sp, #68	; 0x44
4000a99c:	683b      	ldr	r3, [r7, #0]
4000a99e:	429d      	cmp	r5, r3
4000a9a0:	d3d7      	bcc.n	4000a952 <ddr3TipIpTraining+0x52a>
4000a9a2:	4b13      	ldr	r3, [pc, #76]	; (4000a9f0 <ddr3TipIpTraining+0x5c8>)
4000a9a4:	681b      	ldr	r3, [r3, #0]
4000a9a6:	429d      	cmp	r5, r3
4000a9a8:	d102      	bne.n	4000a9b0 <ddr3TipIpTraining+0x588>
4000a9aa:	9828      	ldr	r0, [sp, #160]	; 0xa0
4000a9ac:	2302      	movs	r3, #2
4000a9ae:	7003      	strb	r3, [r0, #0]
4000a9b0:	2200      	movs	r2, #0
4000a9b2:	f04f 33ff 	mov.w	r3, #4294967295
4000a9b6:	4620      	mov	r0, r4
4000a9b8:	e88d 000c 	stmia.w	sp, {r2, r3}
4000a9bc:	2101      	movs	r1, #1
4000a9be:	f241 6330 	movw	r3, #5680	; 0x1630
4000a9c2:	f7fb ffcd 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000a9c6:	4c06      	ldr	r4, [pc, #24]	; (4000a9e0 <ddr3TipIpTraining+0x5b8>)
4000a9c8:	6020      	str	r0, [r4, #0]
4000a9ca:	b120      	cbz	r0, 4000a9d6 <ddr3TipIpTraining+0x5ae>
4000a9cc:	f003 fd76 	bl	4000e4bc <gtBreakOnFail>
4000a9d0:	6820      	ldr	r0, [r4, #0]
4000a9d2:	e000      	b.n	4000a9d6 <ddr3TipIpTraining+0x5ae>
4000a9d4:	2004      	movs	r0, #4
4000a9d6:	b013      	add	sp, #76	; 0x4c
4000a9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a9dc:	4603      	mov	r3, r0
4000a9de:	e5e2      	b.n	4000a5a6 <ddr3TipIpTraining+0x17e>
4000a9e0:	40020868 	andmi	r0, r2, r8, ror #16
4000a9e4:	00018488 	andeq	r8, r1, r8, lsl #9
4000a9e8:	40017504 	andmi	r7, r1, r4, lsl #10
4000a9ec:	400205d8 	ldrdmi	r0, [r2], -r8
4000a9f0:	40016e7c 	andmi	r6, r1, ip, ror lr

Disassembly of section .text.ddr3TipIpTrainingWrapperInt:

4000a9f4 <ddr3TipIpTrainingWrapperInt>:
ddr3TipIpTrainingWrapperInt():
4000a9f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a9f8:	b097      	sub	sp, #92	; 0x5c
4000a9fa:	4693      	mov	fp, r2
4000a9fc:	469a      	mov	sl, r3
4000a9fe:	f89d 208c 	ldrb.w	r2, [sp, #140]	; 0x8c
4000aa02:	f89d 30a8 	ldrb.w	r3, [sp, #168]	; 0xa8
4000aa06:	f89d 7094 	ldrb.w	r7, [sp, #148]	; 0x94
4000aa0a:	910e      	str	r1, [sp, #56]	; 0x38
4000aa0c:	2102      	movs	r1, #2
4000aa0e:	9210      	str	r2, [sp, #64]	; 0x40
4000aa10:	2f00      	cmp	r7, #0
4000aa12:	bf0c      	ite	eq
4000aa14:	2240      	moveq	r2, #64	; 0x40
4000aa16:	2200      	movne	r2, #0
4000aa18:	9311      	str	r3, [sp, #68]	; 0x44
4000aa1a:	900f      	str	r0, [sp, #60]	; 0x3c
4000aa1c:	f89d 9088 	ldrb.w	r9, [sp, #136]	; 0x88
4000aa20:	f89d 4090 	ldrb.w	r4, [sp, #144]	; 0x90
4000aa24:	f89d 50ac 	ldrb.w	r5, [sp, #172]	; 0xac
4000aa28:	f89d 80b0 	ldrb.w	r8, [sp, #176]	; 0xb0
4000aa2c:	9214      	str	r2, [sp, #80]	; 0x50
4000aa2e:	f002 fead 	bl	4000d78c <ddr3TipDevAttrGet>
4000aa32:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
4000aa34:	2b00      	cmp	r3, #0
4000aa36:	f000 8083 	beq.w	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa3a:	f1b8 0f01 	cmp.w	r8, #1
4000aa3e:	d87f      	bhi.n	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa40:	2d02      	cmp	r5, #2
4000aa42:	d87d      	bhi.n	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa44:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000aa46:	2a24      	cmp	r2, #36	; 0x24
4000aa48:	d87a      	bhi.n	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa4a:	2f02      	cmp	r7, #2
4000aa4c:	d878      	bhi.n	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa4e:	2c01      	cmp	r4, #1
4000aa50:	d876      	bhi.n	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa52:	9b10      	ldr	r3, [sp, #64]	; 0x40
4000aa54:	2b02      	cmp	r3, #2
4000aa56:	d873      	bhi.n	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa58:	f1b9 0f01 	cmp.w	r9, #1
4000aa5c:	d870      	bhi.n	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa5e:	9a20      	ldr	r2, [sp, #128]	; 0x80
4000aa60:	b2c0      	uxtb	r0, r0
4000aa62:	4282      	cmp	r2, r0
4000aa64:	d26c      	bcs.n	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa66:	f1ba 0f01 	cmp.w	sl, #1
4000aa6a:	d869      	bhi.n	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa6c:	f1bb 0f0b 	cmp.w	fp, #11
4000aa70:	d866      	bhi.n	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000aa74:	2b01      	cmp	r3, #1
4000aa76:	d863      	bhi.n	4000ab40 <ddr3TipIpTrainingWrapperInt+0x14c>
4000aa78:	2d02      	cmp	r5, #2
4000aa7a:	bf14      	ite	ne
4000aa7c:	4622      	movne	r2, r4
4000aa7e:	2201      	moveq	r2, #1
4000aa80:	bf08      	it	eq
4000aa82:	2501      	moveq	r5, #1
4000aa84:	bf08      	it	eq
4000aa86:	2400      	moveq	r4, #0
4000aa88:	9513      	str	r5, [sp, #76]	; 0x4c
4000aa8a:	9212      	str	r2, [sp, #72]	; 0x48
4000aa8c:	2600      	movs	r6, #0
4000aa8e:	e052      	b.n	4000ab36 <ddr3TipIpTrainingWrapperInt+0x142>
4000aa90:	9a27      	ldr	r2, [sp, #156]	; 0x9c
4000aa92:	9b28      	ldr	r3, [sp, #160]	; 0xa0
4000aa94:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000aa96:	2c00      	cmp	r4, #0
4000aa98:	bf08      	it	eq
4000aa9a:	4613      	moveq	r3, r2
4000aa9c:	9a20      	ldr	r2, [sp, #128]	; 0x80
4000aa9e:	9306      	str	r3, [sp, #24]
4000aaa0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
4000aaa2:	e88d 0204 	stmia.w	sp, {r2, r9}
4000aaa6:	9a10      	ldr	r2, [sp, #64]	; 0x40
4000aaa8:	9307      	str	r3, [sp, #28]
4000aaaa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000aaac:	9202      	str	r2, [sp, #8]
4000aaae:	9a26      	ldr	r2, [sp, #152]	; 0x98
4000aab0:	9309      	str	r3, [sp, #36]	; 0x24
4000aab2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
4000aab4:	9205      	str	r2, [sp, #20]
4000aab6:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000aab8:	930c      	str	r3, [sp, #48]	; 0x30
4000aaba:	4653      	mov	r3, sl
4000aabc:	990e      	ldr	r1, [sp, #56]	; 0x38
4000aabe:	9208      	str	r2, [sp, #32]
4000aac0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
4000aac2:	9403      	str	r4, [sp, #12]
4000aac4:	9704      	str	r7, [sp, #16]
4000aac6:	920b      	str	r2, [sp, #44]	; 0x2c
4000aac8:	465a      	mov	r2, fp
4000aaca:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
4000aace:	f7ff fcab 	bl	4000a428 <ddr3TipIpTraining>
4000aad2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
4000aad4:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
4000aad8:	2a01      	cmp	r2, #1
4000aada:	bf14      	ite	ne
4000aadc:	46dc      	movne	ip, fp
4000aade:	f04f 0c00 	moveq.w	ip, #0
4000aae2:	4665      	mov	r5, ip
4000aae4:	46e3      	mov	fp, ip
4000aae6:	4a18      	ldr	r2, [pc, #96]	; (4000ab48 <ddr3TipIpTrainingWrapperInt+0x154>)
4000aae8:	6813      	ldr	r3, [r2, #0]
4000aaea:	781b      	ldrb	r3, [r3, #0]
4000aaec:	fa43 f305 	asr.w	r3, r3, r5
4000aaf0:	07d8      	lsls	r0, r3, #31
4000aaf2:	d519      	bpl.n	4000ab28 <ddr3TipIpTrainingWrapperInt+0x134>
4000aaf4:	9b21      	ldr	r3, [sp, #132]	; 0x84
4000aaf6:	4629      	mov	r1, r5
4000aaf8:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000aafa:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000aafc:	e88d 0298 	stmia.w	sp, {r3, r4, r7, r9}
4000ab00:	9208      	str	r2, [sp, #32]
4000ab02:	4652      	mov	r2, sl
4000ab04:	9b20      	ldr	r3, [sp, #128]	; 0x80
4000ab06:	9604      	str	r6, [sp, #16]
4000ab08:	f8cd 8014 	str.w	r8, [sp, #20]
4000ab0c:	9606      	str	r6, [sp, #24]
4000ab0e:	9607      	str	r6, [sp, #28]
4000ab10:	9609      	str	r6, [sp, #36]	; 0x24
4000ab12:	f7ff fbbd 	bl	4000a290 <ddr3TipReadTrainingResult>
4000ab16:	4b0d      	ldr	r3, [pc, #52]	; (4000ab4c <ddr3TipIpTrainingWrapperInt+0x158>)
4000ab18:	6018      	str	r0, [r3, #0]
4000ab1a:	b120      	cbz	r0, 4000ab26 <ddr3TipIpTrainingWrapperInt+0x132>
4000ab1c:	f003 fcce 	bl	4000e4bc <gtBreakOnFail>
4000ab20:	4b0a      	ldr	r3, [pc, #40]	; (4000ab4c <ddr3TipIpTrainingWrapperInt+0x158>)
4000ab22:	6818      	ldr	r0, [r3, #0]
4000ab24:	e00d      	b.n	4000ab42 <ddr3TipIpTrainingWrapperInt+0x14e>
4000ab26:	902d      	str	r0, [sp, #180]	; 0xb4
4000ab28:	3501      	adds	r5, #1
4000ab2a:	455d      	cmp	r5, fp
4000ab2c:	d9db      	bls.n	4000aae6 <ddr3TipIpTrainingWrapperInt+0xf2>
4000ab2e:	3401      	adds	r4, #1
4000ab30:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
4000ab34:	b2e4      	uxtb	r4, r4
4000ab36:	9a12      	ldr	r2, [sp, #72]	; 0x48
4000ab38:	4294      	cmp	r4, r2
4000ab3a:	d9a9      	bls.n	4000aa90 <ddr3TipIpTrainingWrapperInt+0x9c>
4000ab3c:	2000      	movs	r0, #0
4000ab3e:	e000      	b.n	4000ab42 <ddr3TipIpTrainingWrapperInt+0x14e>
4000ab40:	2001      	movs	r0, #1
4000ab42:	b017      	add	sp, #92	; 0x5c
4000ab44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ab48:	400205d8 	ldrdmi	r0, [r2], -r8
4000ab4c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipIpTrainingWrapper:

4000ab50 <ddr3TipIpTrainingWrapper>:
ddr3TipIpTrainingWrapper():
4000ab50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ab54:	b0a3      	sub	sp, #140	; 0x8c
4000ab56:	461f      	mov	r7, r3
4000ab58:	460c      	mov	r4, r1
4000ab5a:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
4000ab5e:	4616      	mov	r6, r2
4000ab60:	f89d 10b8 	ldrb.w	r1, [sp, #184]	; 0xb8
4000ab64:	4683      	mov	fp, r0
4000ab66:	f89d 50c0 	ldrb.w	r5, [sp, #192]	; 0xc0
4000ab6a:	f89d 20d4 	ldrb.w	r2, [sp, #212]	; 0xd4
4000ab6e:	931a      	str	r3, [sp, #104]	; 0x68
4000ab70:	2300      	movs	r3, #0
4000ab72:	9118      	str	r1, [sp, #96]	; 0x60
4000ab74:	429d      	cmp	r5, r3
4000ab76:	bf0c      	ite	eq
4000ab78:	2140      	moveq	r1, #64	; 0x40
4000ab7a:	4619      	movne	r1, r3
4000ab7c:	911b      	str	r1, [sp, #108]	; 0x6c
4000ab7e:	2102      	movs	r1, #2
4000ab80:	f89d 90b4 	ldrb.w	r9, [sp, #180]	; 0xb4
4000ab84:	f8dd 80d0 	ldr.w	r8, [sp, #208]	; 0xd0
4000ab88:	9219      	str	r2, [sp, #100]	; 0x64
4000ab8a:	931c      	str	r3, [sp, #112]	; 0x70
4000ab8c:	931d      	str	r3, [sp, #116]	; 0x74
4000ab8e:	931e      	str	r3, [sp, #120]	; 0x78
4000ab90:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
4000ab94:	f002 fdfa 	bl	4000d78c <ddr3TipDevAttrGet>
4000ab98:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
4000ab9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000ab9c:	9919      	ldr	r1, [sp, #100]	; 0x64
4000ab9e:	9300      	str	r3, [sp, #0]
4000aba0:	2380      	movs	r3, #128	; 0x80
4000aba2:	9301      	str	r3, [sp, #4]
4000aba4:	f89d 30bc 	ldrb.w	r3, [sp, #188]	; 0xbc
4000aba8:	9203      	str	r2, [sp, #12]
4000abaa:	910a      	str	r1, [sp, #40]	; 0x28
4000abac:	9304      	str	r3, [sp, #16]
4000abae:	9b31      	ldr	r3, [sp, #196]	; 0xc4
4000abb0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
4000abb2:	9939      	ldr	r1, [sp, #228]	; 0xe4
4000abb4:	9306      	str	r3, [sp, #24]
4000abb6:	9b32      	ldr	r3, [sp, #200]	; 0xc8
4000abb8:	920c      	str	r2, [sp, #48]	; 0x30
4000abba:	4632      	mov	r2, r6
4000abbc:	910e      	str	r1, [sp, #56]	; 0x38
4000abbe:	4621      	mov	r1, r4
4000abc0:	9307      	str	r3, [sp, #28]
4000abc2:	9b33      	ldr	r3, [sp, #204]	; 0xcc
4000abc4:	f8cd 9008 	str.w	r9, [sp, #8]
4000abc8:	9505      	str	r5, [sp, #20]
4000abca:	9308      	str	r3, [sp, #32]
4000abcc:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
4000abd0:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
4000abd4:	930b      	str	r3, [sp, #44]	; 0x2c
4000abd6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
4000abd8:	930d      	str	r3, [sp, #52]	; 0x34
4000abda:	463b      	mov	r3, r7
4000abdc:	4fa1      	ldr	r7, [pc, #644]	; (4000ae64 <ddr3TipIpTrainingWrapper+0x314>)
4000abde:	b2c0      	uxtb	r0, r0
4000abe0:	9016      	str	r0, [sp, #88]	; 0x58
4000abe2:	4658      	mov	r0, fp
4000abe4:	f7ff ff06 	bl	4000a9f4 <ddr3TipIpTrainingWrapperInt>
4000abe8:	6038      	str	r0, [r7, #0]
4000abea:	b118      	cbz	r0, 4000abf4 <ddr3TipIpTrainingWrapper+0xa4>
4000abec:	f003 fc66 	bl	4000e4bc <gtBreakOnFail>
4000abf0:	6838      	ldr	r0, [r7, #0]
4000abf2:	e150      	b.n	4000ae96 <ddr3TipIpTrainingWrapper+0x346>
4000abf4:	4b9c      	ldr	r3, [pc, #624]	; (4000ae68 <ddr3TipIpTrainingWrapper+0x318>)
4000abf6:	2c01      	cmp	r4, #1
4000abf8:	bf08      	it	eq
4000abfa:	2600      	moveq	r6, #0
4000abfc:	ea4f 0258 	mov.w	r2, r8, lsr #1
4000ac00:	9212      	str	r2, [sp, #72]	; 0x48
4000ac02:	22a0      	movs	r2, #160	; 0xa0
4000ac04:	4634      	mov	r4, r6
4000ac06:	464f      	mov	r7, r9
4000ac08:	9614      	str	r6, [sp, #80]	; 0x50
4000ac0a:	fb02 3306 	mla	r3, r2, r6, r3
4000ac0e:	9015      	str	r0, [sp, #84]	; 0x54
4000ac10:	9011      	str	r0, [sp, #68]	; 0x44
4000ac12:	9313      	str	r3, [sp, #76]	; 0x4c
4000ac14:	4b95      	ldr	r3, [pc, #596]	; (4000ae6c <ddr3TipIpTrainingWrapper+0x31c>)
4000ac16:	681a      	ldr	r2, [r3, #0]
4000ac18:	7812      	ldrb	r2, [r2, #0]
4000ac1a:	fa42 f204 	asr.w	r2, r2, r4
4000ac1e:	07d2      	lsls	r2, r2, #31
4000ac20:	f140 8130 	bpl.w	4000ae84 <ddr3TipIpTrainingWrapper+0x334>
4000ac24:	2600      	movs	r6, #0
4000ac26:	46a2      	mov	sl, r4
4000ac28:	46a9      	mov	r9, r5
4000ac2a:	e05c      	b.n	4000ace6 <ddr3TipIpTrainingWrapper+0x196>
4000ac2c:	498f      	ldr	r1, [pc, #572]	; (4000ae6c <ddr3TipIpTrainingWrapper+0x31c>)
4000ac2e:	680b      	ldr	r3, [r1, #0]
4000ac30:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000ac34:	fa43 f306 	asr.w	r3, r3, r6
4000ac38:	07db      	lsls	r3, r3, #31
4000ac3a:	d552      	bpl.n	4000ace2 <ddr3TipIpTrainingWrapper+0x192>
4000ac3c:	a922      	add	r1, sp, #136	; 0x88
4000ac3e:	2400      	movs	r4, #0
4000ac40:	198b      	adds	r3, r1, r6
4000ac42:	42a7      	cmp	r7, r4
4000ac44:	bf0c      	ite	eq
4000ac46:	2207      	moveq	r2, #7
4000ac48:	4622      	movne	r2, r4
4000ac4a:	46a0      	mov	r8, r4
4000ac4c:	9211      	str	r2, [sp, #68]	; 0x44
4000ac4e:	f803 4c10 	strb.w	r4, [r3, #-16]
4000ac52:	e042      	b.n	4000acda <ddr3TipIpTrainingWrapper+0x18a>
4000ac54:	aa1c      	add	r2, sp, #112	; 0x70
4000ac56:	4658      	mov	r0, fp
4000ac58:	eb02 0385 	add.w	r3, r2, r5, lsl #2
4000ac5c:	4651      	mov	r1, sl
4000ac5e:	9306      	str	r3, [sp, #24]
4000ac60:	2200      	movs	r2, #0
4000ac62:	4633      	mov	r3, r6
4000ac64:	f04f 0c01 	mov.w	ip, #1
4000ac68:	e88d 0230 	stmia.w	sp, {r4, r5, r9}
4000ac6c:	f8cd c01c 	str.w	ip, [sp, #28]
4000ac70:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000ac74:	9703      	str	r7, [sp, #12]
4000ac76:	f8cd 8010 	str.w	r8, [sp, #16]
4000ac7a:	f8cd 8014 	str.w	r8, [sp, #20]
4000ac7e:	f8cd 8020 	str.w	r8, [sp, #32]
4000ac82:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
4000ac86:	f7ff fb03 	bl	4000a290 <ddr3TipReadTrainingResult>
4000ac8a:	4b76      	ldr	r3, [pc, #472]	; (4000ae64 <ddr3TipIpTrainingWrapper+0x314>)
4000ac8c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000ac90:	6018      	str	r0, [r3, #0]
4000ac92:	2800      	cmp	r0, #0
4000ac94:	f040 80e1 	bne.w	4000ae5a <ddr3TipIpTrainingWrapper+0x30a>
4000ac98:	9917      	ldr	r1, [sp, #92]	; 0x5c
4000ac9a:	3501      	adds	r5, #1
4000ac9c:	3901      	subs	r1, #1
4000ac9e:	b2ed      	uxtb	r5, r5
4000aca0:	9117      	str	r1, [sp, #92]	; 0x5c
4000aca2:	d1d7      	bne.n	4000ac54 <ddr3TipIpTrainingWrapper+0x104>
4000aca4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000aca6:	991d      	ldr	r1, [sp, #116]	; 0x74
4000aca8:	681b      	ldr	r3, [r3, #0]
4000acaa:	7809      	ldrb	r1, [r1, #0]
4000acac:	b2da      	uxtb	r2, r3
4000acae:	1a89      	subs	r1, r1, r2
4000acb0:	2920      	cmp	r1, #32
4000acb2:	dd0e      	ble.n	4000acd2 <ddr3TipIpTrainingWrapper+0x182>
4000acb4:	2a42      	cmp	r2, #66	; 0x42
4000acb6:	d80c      	bhi.n	4000acd2 <ddr3TipIpTrainingWrapper+0x182>
4000acb8:	019d      	lsls	r5, r3, #6
4000acba:	d50a      	bpl.n	4000acd2 <ddr3TipIpTrainingWrapper+0x182>
4000acbc:	aa22      	add	r2, sp, #136	; 0x88
4000acbe:	fa0c f104 	lsl.w	r1, ip, r4
4000acc2:	1993      	adds	r3, r2, r6
4000acc4:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
4000acc8:	f813 2c10 	ldrb.w	r2, [r3, #-16]
4000accc:	430a      	orrs	r2, r1
4000acce:	f803 2c10 	strb.w	r2, [r3, #-16]
4000acd2:	9b11      	ldr	r3, [sp, #68]	; 0x44
4000acd4:	3401      	adds	r4, #1
4000acd6:	429c      	cmp	r4, r3
4000acd8:	d803      	bhi.n	4000ace2 <ddr3TipIpTrainingWrapper+0x192>
4000acda:	2102      	movs	r1, #2
4000acdc:	2500      	movs	r5, #0
4000acde:	9117      	str	r1, [sp, #92]	; 0x5c
4000ace0:	e7b8      	b.n	4000ac54 <ddr3TipIpTrainingWrapper+0x104>
4000ace2:	3601      	adds	r6, #1
4000ace4:	b2f6      	uxtb	r6, r6
4000ace6:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000ace8:	42b2      	cmp	r2, r6
4000acea:	dc9f      	bgt.n	4000ac2c <ddr3TipIpTrainingWrapper+0xdc>
4000acec:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000acee:	4654      	mov	r4, sl
4000acf0:	464d      	mov	r5, r9
4000acf2:	2b00      	cmp	r3, #0
4000acf4:	f000 80c6 	beq.w	4000ae84 <ddr3TipIpTrainingWrapper+0x334>
4000acf8:	9913      	ldr	r1, [sp, #76]	; 0x4c
4000acfa:	2600      	movs	r6, #0
4000acfc:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000acfe:	4658      	mov	r0, fp
4000ad00:	f101 03a0 	add.w	r3, r1, #160	; 0xa0
4000ad04:	9321      	str	r3, [sp, #132]	; 0x84
4000ad06:	9120      	str	r1, [sp, #128]	; 0x80
4000ad08:	46d0      	mov	r8, sl
4000ad0a:	9912      	ldr	r1, [sp, #72]	; 0x48
4000ad0c:	9202      	str	r2, [sp, #8]
4000ad0e:	9a19      	ldr	r2, [sp, #100]	; 0x64
4000ad10:	9106      	str	r1, [sp, #24]
4000ad12:	9107      	str	r1, [sp, #28]
4000ad14:	991a      	ldr	r1, [sp, #104]	; 0x68
4000ad16:	9b31      	ldr	r3, [sp, #196]	; 0xc4
4000ad18:	9208      	str	r2, [sp, #32]
4000ad1a:	910a      	str	r1, [sp, #40]	; 0x28
4000ad1c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
4000ad1e:	9939      	ldr	r1, [sp, #228]	; 0xe4
4000ad20:	9305      	str	r3, [sp, #20]
4000ad22:	2301      	movs	r3, #1
4000ad24:	920b      	str	r2, [sp, #44]	; 0x2c
4000ad26:	4652      	mov	r2, sl
4000ad28:	910c      	str	r1, [sp, #48]	; 0x30
4000ad2a:	4631      	mov	r1, r6
4000ad2c:	f8cd 9010 	str.w	r9, [sp, #16]
4000ad30:	46b1      	mov	r9, r6
4000ad32:	e88d 00c0 	stmia.w	sp, {r6, r7}
4000ad36:	9603      	str	r6, [sp, #12]
4000ad38:	9309      	str	r3, [sp, #36]	; 0x24
4000ad3a:	f7ff fb75 	bl	4000a428 <ddr3TipIpTraining>
4000ad3e:	f8df c12c 	ldr.w	ip, [pc, #300]	; 4000ae6c <ddr3TipIpTrainingWrapper+0x31c>
4000ad42:	e037      	b.n	4000adb4 <ddr3TipIpTrainingWrapper+0x264>
4000ad44:	f8dc 3000 	ldr.w	r3, [ip]
4000ad48:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000ad4c:	fa43 f306 	asr.w	r3, r3, r6
4000ad50:	07d8      	lsls	r0, r3, #31
4000ad52:	d52d      	bpl.n	4000adb0 <ddr3TipIpTrainingWrapper+0x260>
4000ad54:	aa22      	add	r2, sp, #136	; 0x88
4000ad56:	1993      	adds	r3, r2, r6
4000ad58:	f813 ac10 	ldrb.w	sl, [r3, #-16]
4000ad5c:	f1ba 0f00 	cmp.w	sl, #0
4000ad60:	d026      	beq.n	4000adb0 <ddr3TipIpTrainingWrapper+0x260>
4000ad62:	2400      	movs	r4, #0
4000ad64:	fa4a f304 	asr.w	r3, sl, r4
4000ad68:	07d9      	lsls	r1, r3, #31
4000ad6a:	d51d      	bpl.n	4000ada8 <ddr3TipIpTrainingWrapper+0x258>
4000ad6c:	ab20      	add	r3, sp, #128	; 0x80
4000ad6e:	4641      	mov	r1, r8
4000ad70:	9306      	str	r3, [sp, #24]
4000ad72:	4658      	mov	r0, fp
4000ad74:	2301      	movs	r3, #1
4000ad76:	2200      	movs	r2, #0
4000ad78:	9309      	str	r3, [sp, #36]	; 0x24
4000ad7a:	4633      	mov	r3, r6
4000ad7c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000ad80:	e88d 0210 	stmia.w	sp, {r4, r9}
4000ad84:	9502      	str	r5, [sp, #8]
4000ad86:	9703      	str	r7, [sp, #12]
4000ad88:	f8cd 9010 	str.w	r9, [sp, #16]
4000ad8c:	f8cd 9014 	str.w	r9, [sp, #20]
4000ad90:	f8cd 901c 	str.w	r9, [sp, #28]
4000ad94:	f8cd 9020 	str.w	r9, [sp, #32]
4000ad98:	f7ff fa7a 	bl	4000a290 <ddr3TipReadTrainingResult>
4000ad9c:	4931      	ldr	r1, [pc, #196]	; (4000ae64 <ddr3TipIpTrainingWrapper+0x314>)
4000ad9e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000ada2:	6008      	str	r0, [r1, #0]
4000ada4:	2800      	cmp	r0, #0
4000ada6:	d158      	bne.n	4000ae5a <ddr3TipIpTrainingWrapper+0x30a>
4000ada8:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000adaa:	3401      	adds	r4, #1
4000adac:	4294      	cmp	r4, r2
4000adae:	d9d9      	bls.n	4000ad64 <ddr3TipIpTrainingWrapper+0x214>
4000adb0:	3601      	adds	r6, #1
4000adb2:	b2f6      	uxtb	r6, r6
4000adb4:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000adb6:	42b3      	cmp	r3, r6
4000adb8:	dcc4      	bgt.n	4000ad44 <ddr3TipIpTrainingWrapper+0x1f4>
4000adba:	9918      	ldr	r1, [sp, #96]	; 0x60
4000adbc:	2600      	movs	r6, #0
4000adbe:	9a31      	ldr	r2, [sp, #196]	; 0xc4
4000adc0:	2301      	movs	r3, #1
4000adc2:	4658      	mov	r0, fp
4000adc4:	e88d 00c0 	stmia.w	sp, {r6, r7}
4000adc8:	9102      	str	r1, [sp, #8]
4000adca:	46b1      	mov	r9, r6
4000adcc:	9912      	ldr	r1, [sp, #72]	; 0x48
4000adce:	9205      	str	r2, [sp, #20]
4000add0:	9a19      	ldr	r2, [sp, #100]	; 0x64
4000add2:	9106      	str	r1, [sp, #24]
4000add4:	9107      	str	r1, [sp, #28]
4000add6:	991a      	ldr	r1, [sp, #104]	; 0x68
4000add8:	9208      	str	r2, [sp, #32]
4000adda:	9a38      	ldr	r2, [sp, #224]	; 0xe0
4000addc:	910a      	str	r1, [sp, #40]	; 0x28
4000adde:	9939      	ldr	r1, [sp, #228]	; 0xe4
4000ade0:	920b      	str	r2, [sp, #44]	; 0x2c
4000ade2:	4642      	mov	r2, r8
4000ade4:	9303      	str	r3, [sp, #12]
4000ade6:	910c      	str	r1, [sp, #48]	; 0x30
4000ade8:	4631      	mov	r1, r6
4000adea:	9504      	str	r5, [sp, #16]
4000adec:	9309      	str	r3, [sp, #36]	; 0x24
4000adee:	f7ff fb1b 	bl	4000a428 <ddr3TipIpTraining>
4000adf2:	e043      	b.n	4000ae7c <ddr3TipIpTrainingWrapper+0x32c>
4000adf4:	4a1d      	ldr	r2, [pc, #116]	; (4000ae6c <ddr3TipIpTrainingWrapper+0x31c>)
4000adf6:	6813      	ldr	r3, [r2, #0]
4000adf8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000adfc:	fa43 f306 	asr.w	r3, r3, r6
4000ae00:	07da      	lsls	r2, r3, #31
4000ae02:	d539      	bpl.n	4000ae78 <ddr3TipIpTrainingWrapper+0x328>
4000ae04:	a922      	add	r1, sp, #136	; 0x88
4000ae06:	198b      	adds	r3, r1, r6
4000ae08:	f813 ac10 	ldrb.w	sl, [r3, #-16]
4000ae0c:	f1ba 0f00 	cmp.w	sl, #0
4000ae10:	d032      	beq.n	4000ae78 <ddr3TipIpTrainingWrapper+0x328>
4000ae12:	2400      	movs	r4, #0
4000ae14:	f04f 0c01 	mov.w	ip, #1
4000ae18:	fa4a f304 	asr.w	r3, sl, r4
4000ae1c:	07db      	lsls	r3, r3, #31
4000ae1e:	d527      	bpl.n	4000ae70 <ddr3TipIpTrainingWrapper+0x320>
4000ae20:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
4000ae22:	aa21      	add	r2, sp, #132	; 0x84
4000ae24:	4641      	mov	r1, r8
4000ae26:	9206      	str	r2, [sp, #24]
4000ae28:	4658      	mov	r0, fp
4000ae2a:	2200      	movs	r2, #0
4000ae2c:	9308      	str	r3, [sp, #32]
4000ae2e:	4633      	mov	r3, r6
4000ae30:	e88d 1010 	stmia.w	sp, {r4, ip}
4000ae34:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
4000ae38:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000ae3c:	9502      	str	r5, [sp, #8]
4000ae3e:	9703      	str	r7, [sp, #12]
4000ae40:	f8cd 9010 	str.w	r9, [sp, #16]
4000ae44:	f8cd 9014 	str.w	r9, [sp, #20]
4000ae48:	f8cd 901c 	str.w	r9, [sp, #28]
4000ae4c:	f7ff fa20 	bl	4000a290 <ddr3TipReadTrainingResult>
4000ae50:	4904      	ldr	r1, [pc, #16]	; (4000ae64 <ddr3TipIpTrainingWrapper+0x314>)
4000ae52:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000ae56:	6008      	str	r0, [r1, #0]
4000ae58:	b150      	cbz	r0, 4000ae70 <ddr3TipIpTrainingWrapper+0x320>
4000ae5a:	f003 fb2f 	bl	4000e4bc <gtBreakOnFail>
4000ae5e:	4b01      	ldr	r3, [pc, #4]	; (4000ae64 <ddr3TipIpTrainingWrapper+0x314>)
4000ae60:	6818      	ldr	r0, [r3, #0]
4000ae62:	e018      	b.n	4000ae96 <ddr3TipIpTrainingWrapper+0x346>
4000ae64:	40020868 	andmi	r0, r2, r8, ror #16
4000ae68:	400205ec 	andmi	r0, r2, ip, ror #11
4000ae6c:	400205d8 	ldrdmi	r0, [r2], -r8
4000ae70:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000ae72:	3401      	adds	r4, #1
4000ae74:	4294      	cmp	r4, r2
4000ae76:	d9cf      	bls.n	4000ae18 <ddr3TipIpTrainingWrapper+0x2c8>
4000ae78:	3601      	adds	r6, #1
4000ae7a:	b2f6      	uxtb	r6, r6
4000ae7c:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000ae7e:	42b3      	cmp	r3, r6
4000ae80:	dcb8      	bgt.n	4000adf4 <ddr3TipIpTrainingWrapper+0x2a4>
4000ae82:	4644      	mov	r4, r8
4000ae84:	9913      	ldr	r1, [sp, #76]	; 0x4c
4000ae86:	3401      	adds	r4, #1
4000ae88:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000ae8a:	31a0      	adds	r1, #160	; 0xa0
4000ae8c:	9113      	str	r1, [sp, #76]	; 0x4c
4000ae8e:	4294      	cmp	r4, r2
4000ae90:	f67f aec0 	bls.w	4000ac14 <ddr3TipIpTrainingWrapper+0xc4>
4000ae94:	2000      	movs	r0, #0
4000ae96:	b023      	add	sp, #140	; 0x8c
4000ae98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.ddr3TipXsbCompareTest:

4000ae9c <ddr3TipXsbCompareTest>:
ddr3TipXsbCompareTest():
4000ae9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000aea0:	b099      	sub	sp, #100	; 0x64
4000aea2:	469b      	mov	fp, r3
4000aea4:	4607      	mov	r7, r0
4000aea6:	460d      	mov	r5, r1
4000aea8:	4614      	mov	r4, r2
4000aeaa:	f7ff f83d 	bl	40009f28 <ddr3TipGetPatternTable>
4000aeae:	4b68      	ldr	r3, [pc, #416]	; (4000b050 <ddr3TipXsbCompareTest+0x1b4>)
4000aeb0:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
4000aeb4:	2600      	movs	r6, #0
4000aeb6:	681b      	ldr	r3, [r3, #0]
4000aeb8:	f893 a05c 	ldrb.w	sl, [r3, #92]	; 0x5c
4000aebc:	f1ba 0f03 	cmp.w	sl, #3
4000aec0:	bf14      	ite	ne
4000aec2:	f04f 0a02 	movne.w	sl, #2
4000aec6:	f04f 0a01 	moveq.w	sl, #1
4000aeca:	4681      	mov	r9, r0
4000aecc:	2103      	movs	r1, #3
4000aece:	b2f2      	uxtb	r2, r6
4000aed0:	4638      	mov	r0, r7
4000aed2:	3601      	adds	r6, #1
4000aed4:	f002 faaa 	bl	4000d42c <patternTableGetWord>
4000aed8:	2e08      	cmp	r6, #8
4000aeda:	f848 0f04 	str.w	r0, [r8, #4]!
4000aede:	d1f5      	bne.n	4000aecc <ddr3TipXsbCompareTest+0x30>
4000aee0:	4638      	mov	r0, r7
4000aee2:	2103      	movs	r1, #3
4000aee4:	f7ff f89e 	bl	4000a024 <ddr3TipLoadPatternToMem>
4000aee8:	4e5a      	ldr	r6, [pc, #360]	; (4000b054 <ddr3TipXsbCompareTest+0x1b8>)
4000aeea:	6030      	str	r0, [r6, #0]
4000aeec:	b9b0      	cbnz	r0, 4000af1c <ddr3TipXsbCompareTest+0x80>
4000aeee:	4638      	mov	r0, r7
4000aef0:	f7fd fa0e 	bl	40008310 <ddr3TipResetFifoPtr>
4000aef4:	6030      	str	r0, [r6, #0]
4000aef6:	b988      	cbnz	r0, 4000af1c <ddr3TipXsbCompareTest+0x80>
4000aef8:	f8df 8174 	ldr.w	r8, [pc, #372]	; 4000b070 <ddr3TipXsbCompareTest+0x1d4>
4000aefc:	a908      	add	r1, sp, #32
4000aefe:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
4000af02:	4638      	mov	r0, r7
4000af04:	f8d8 2000 	ldr.w	r2, [r8]
4000af08:	00db      	lsls	r3, r3, #3
4000af0a:	9100      	str	r1, [sp, #0]
4000af0c:	4629      	mov	r1, r5
4000af0e:	eb03 7202 	add.w	r2, r3, r2, lsl #28
4000af12:	2301      	movs	r3, #1
4000af14:	f002 ffda 	bl	4000decc <ddr3TipExtRead>
4000af18:	6030      	str	r0, [r6, #0]
4000af1a:	b118      	cbz	r0, 4000af24 <ddr3TipXsbCompareTest+0x88>
4000af1c:	f003 face 	bl	4000e4bc <gtBreakOnFail>
4000af20:	6830      	ldr	r0, [r6, #0]
4000af22:	e092      	b.n	4000b04a <ddr3TipXsbCompareTest+0x1ae>
4000af24:	4b4c      	ldr	r3, [pc, #304]	; (4000b058 <ddr3TipXsbCompareTest+0x1bc>)
4000af26:	781b      	ldrb	r3, [r3, #0]
4000af28:	2b01      	cmp	r3, #1
4000af2a:	d816      	bhi.n	4000af5a <ddr3TipXsbCompareTest+0xbe>
4000af2c:	9b08      	ldr	r3, [sp, #32]
4000af2e:	462a      	mov	r2, r5
4000af30:	484a      	ldr	r0, [pc, #296]	; (4000b05c <ddr3TipXsbCompareTest+0x1c0>)
4000af32:	9300      	str	r3, [sp, #0]
4000af34:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000af36:	9301      	str	r3, [sp, #4]
4000af38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000af3a:	9302      	str	r3, [sp, #8]
4000af3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
4000af3e:	9303      	str	r3, [sp, #12]
4000af40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
4000af42:	9304      	str	r3, [sp, #16]
4000af44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
4000af46:	9305      	str	r3, [sp, #20]
4000af48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000af4a:	9306      	str	r3, [sp, #24]
4000af4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
4000af4e:	9307      	str	r3, [sp, #28]
4000af50:	4623      	mov	r3, r4
4000af52:	f8d8 1000 	ldr.w	r1, [r8]
4000af56:	f005 fe01 	bl	40010b5c <mvPrintf>
4000af5a:	4b41      	ldr	r3, [pc, #260]	; (4000b060 <ddr3TipXsbCompareTest+0x1c4>)
4000af5c:	a810      	add	r0, sp, #64	; 0x40
4000af5e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
4000af62:	681a      	ldr	r2, [r3, #0]
4000af64:	2300      	movs	r3, #0
4000af66:	461e      	mov	r6, r3
4000af68:	0097      	lsls	r7, r2, #2
4000af6a:	4611      	mov	r1, r2
4000af6c:	eb00 0c07 	add.w	ip, r0, r7
4000af70:	a808      	add	r0, sp, #32
4000af72:	19c7      	adds	r7, r0, r7
4000af74:	483b      	ldr	r0, [pc, #236]	; (4000b064 <ddr3TipXsbCompareTest+0x1c8>)
4000af76:	e00d      	b.n	4000af94 <ddr3TipXsbCompareTest+0xf8>
4000af78:	f857 8003 	ldr.w	r8, [r7, r3]
4000af7c:	f85c 9003 	ldr.w	r9, [ip, r3]
4000af80:	ea89 0908 	eor.w	r9, r9, r8
4000af84:	f850 8024 	ldr.w	r8, [r0, r4, lsl #2]
4000af88:	ea19 0f08 	tst.w	r9, r8
4000af8c:	bf08      	it	eq
4000af8e:	3601      	addeq	r6, #1
4000af90:	3101      	adds	r1, #1
4000af92:	3304      	adds	r3, #4
4000af94:	4551      	cmp	r1, sl
4000af96:	d3ef      	bcc.n	4000af78 <ddr3TipXsbCompareTest+0xdc>
4000af98:	ebc2 0a0a 	rsb	sl, r2, sl
4000af9c:	4f2e      	ldr	r7, [pc, #184]	; (4000b058 <ddr3TipXsbCompareTest+0x1bc>)
4000af9e:	4556      	cmp	r6, sl
4000afa0:	d116      	bne.n	4000afd0 <ddr3TipXsbCompareTest+0x134>
4000afa2:	2305      	movs	r3, #5
4000afa4:	4e30      	ldr	r6, [pc, #192]	; (4000b068 <ddr3TipXsbCompareTest+0x1cc>)
4000afa6:	fb03 4305 	mla	r3, r3, r5, r4
4000afaa:	f806 b033 	strb.w	fp, [r6, r3, lsl #3]
4000afae:	783b      	ldrb	r3, [r7, #0]
4000afb0:	2b01      	cmp	r3, #1
4000afb2:	d805      	bhi.n	4000afc0 <ddr3TipXsbCompareTest+0x124>
4000afb4:	482d      	ldr	r0, [pc, #180]	; (4000b06c <ddr3TipXsbCompareTest+0x1d0>)
4000afb6:	4659      	mov	r1, fp
4000afb8:	462a      	mov	r2, r5
4000afba:	4623      	mov	r3, r4
4000afbc:	f005 fdce 	bl	40010b5c <mvPrintf>
4000afc0:	2305      	movs	r3, #5
4000afc2:	2000      	movs	r0, #0
4000afc4:	fb03 4405 	mla	r4, r3, r5, r4
4000afc8:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
4000afcc:	6070      	str	r0, [r6, #4]
4000afce:	e03c      	b.n	4000b04a <ddr3TipXsbCompareTest+0x1ae>
4000afd0:	783b      	ldrb	r3, [r7, #0]
4000afd2:	2b01      	cmp	r3, #1
4000afd4:	d807      	bhi.n	4000afe6 <ddr3TipXsbCompareTest+0x14a>
4000afd6:	4b26      	ldr	r3, [pc, #152]	; (4000b070 <ddr3TipXsbCompareTest+0x1d4>)
4000afd8:	462a      	mov	r2, r5
4000afda:	9600      	str	r6, [sp, #0]
4000afdc:	4825      	ldr	r0, [pc, #148]	; (4000b074 <ddr3TipXsbCompareTest+0x1d8>)
4000afde:	6819      	ldr	r1, [r3, #0]
4000afe0:	4623      	mov	r3, r4
4000afe2:	f005 fdbb 	bl	40010b5c <mvPrintf>
4000afe6:	783b      	ldrb	r3, [r7, #0]
4000afe8:	2b01      	cmp	r3, #1
4000afea:	d80e      	bhi.n	4000b00a <ddr3TipXsbCompareTest+0x16e>
4000afec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000afee:	a910      	add	r1, sp, #64	; 0x40
4000aff0:	4821      	ldr	r0, [pc, #132]	; (4000b078 <ddr3TipXsbCompareTest+0x1dc>)
4000aff2:	9300      	str	r3, [sp, #0]
4000aff4:	9b14      	ldr	r3, [sp, #80]	; 0x50
4000aff6:	9301      	str	r3, [sp, #4]
4000aff8:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000affa:	9302      	str	r3, [sp, #8]
4000affc:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000affe:	9303      	str	r3, [sp, #12]
4000b000:	9b17      	ldr	r3, [sp, #92]	; 0x5c
4000b002:	9304      	str	r3, [sp, #16]
4000b004:	c90e      	ldmia	r1, {r1, r2, r3}
4000b006:	f005 fda9 	bl	40010b5c <mvPrintf>
4000b00a:	4b13      	ldr	r3, [pc, #76]	; (4000b058 <ddr3TipXsbCompareTest+0x1bc>)
4000b00c:	781b      	ldrb	r3, [r3, #0]
4000b00e:	2b01      	cmp	r3, #1
4000b010:	d80e      	bhi.n	4000b030 <ddr3TipXsbCompareTest+0x194>
4000b012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
4000b014:	a908      	add	r1, sp, #32
4000b016:	4819      	ldr	r0, [pc, #100]	; (4000b07c <ddr3TipXsbCompareTest+0x1e0>)
4000b018:	9300      	str	r3, [sp, #0]
4000b01a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
4000b01c:	9301      	str	r3, [sp, #4]
4000b01e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
4000b020:	9302      	str	r3, [sp, #8]
4000b022:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000b024:	9303      	str	r3, [sp, #12]
4000b026:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
4000b028:	9304      	str	r3, [sp, #16]
4000b02a:	c90e      	ldmia	r1, {r1, r2, r3}
4000b02c:	f005 fd96 	bl	40010b5c <mvPrintf>
4000b030:	4b09      	ldr	r3, [pc, #36]	; (4000b058 <ddr3TipXsbCompareTest+0x1bc>)
4000b032:	781b      	ldrb	r3, [r3, #0]
4000b034:	2b01      	cmp	r3, #1
4000b036:	d807      	bhi.n	4000b048 <ddr3TipXsbCompareTest+0x1ac>
4000b038:	4b0d      	ldr	r3, [pc, #52]	; (4000b070 <ddr3TipXsbCompareTest+0x1d4>)
4000b03a:	462a      	mov	r2, r5
4000b03c:	9600      	str	r6, [sp, #0]
4000b03e:	480d      	ldr	r0, [pc, #52]	; (4000b074 <ddr3TipXsbCompareTest+0x1d8>)
4000b040:	6819      	ldr	r1, [r3, #0]
4000b042:	4623      	mov	r3, r4
4000b044:	f005 fd8a 	bl	40010b5c <mvPrintf>
4000b048:	2001      	movs	r0, #1
4000b04a:	b019      	add	sp, #100	; 0x64
4000b04c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000b050:	400205d8 	ldrdmi	r0, [r2], -r8
4000b054:	40020868 	andmi	r0, r2, r8, ror #16
4000b058:	40016b6f 	andmi	r6, r1, pc, ror #22
4000b05c:	40012d89 	andmi	r2, r1, r9, lsl #27
4000b060:	40020958 	andmi	r0, r2, r8, asr r9
4000b064:	400148b4 			; <UNDEFINED> instruction: 0x400148b4
4000b068:	400207fc 	strdmi	r0, [r2], -ip
4000b06c:	40012dd1 	ldrdmi	r2, [r1], -r1
4000b070:	40020968 	andmi	r0, r2, r8, ror #18
4000b074:	40012e06 	andmi	r2, r1, r6, lsl #28
4000b078:	40012e49 	andmi	r2, r1, r9, asr #28
4000b07c:	40012e85 	andmi	r2, r1, r5, lsl #29

Disassembly of section .text.ddr3TipWlSuppAlignPhaseShift:

4000b080 <ddr3TipWlSuppAlignPhaseShift>:
ddr3TipWlSuppAlignPhaseShift():
4000b080:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
4000b084:	f04f 0e05 	mov.w	lr, #5
4000b088:	fb0e 2e01 	mla	lr, lr, r1, r2
4000b08c:	4b7f      	ldr	r3, [pc, #508]	; (4000b28c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000b08e:	2600      	movs	r6, #0
4000b090:	b087      	sub	sp, #28
4000b092:	4607      	mov	r7, r0
4000b094:	460d      	mov	r5, r1
4000b096:	4614      	mov	r4, r2
4000b098:	f803 603e 	strb.w	r6, [r3, lr, lsl #3]
4000b09c:	4633      	mov	r3, r6
4000b09e:	f7ff fefd 	bl	4000ae9c <ddr3TipXsbCompareTest>
4000b0a2:	2800      	cmp	r0, #0
4000b0a4:	f000 80ee 	beq.w	4000b284 <ddr3TipWlSuppAlignPhaseShift+0x204>
4000b0a8:	4b79      	ldr	r3, [pc, #484]	; (4000b290 <ddr3TipWlSuppAlignPhaseShift+0x210>)
4000b0aa:	4632      	mov	r2, r6
4000b0ac:	9600      	str	r6, [sp, #0]
4000b0ae:	4638      	mov	r0, r7
4000b0b0:	4629      	mov	r1, r5
4000b0b2:	4e78      	ldr	r6, [pc, #480]	; (4000b294 <ddr3TipWlSuppAlignPhaseShift+0x214>)
4000b0b4:	681b      	ldr	r3, [r3, #0]
4000b0b6:	009b      	lsls	r3, r3, #2
4000b0b8:	9301      	str	r3, [sp, #4]
4000b0ba:	ab05      	add	r3, sp, #20
4000b0bc:	9302      	str	r3, [sp, #8]
4000b0be:	4623      	mov	r3, r4
4000b0c0:	f7fc f804 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000b0c4:	6030      	str	r0, [r6, #0]
4000b0c6:	b118      	cbz	r0, 4000b0d0 <ddr3TipWlSuppAlignPhaseShift+0x50>
4000b0c8:	f003 f9f8 	bl	4000e4bc <gtBreakOnFail>
4000b0cc:	6830      	ldr	r0, [r6, #0]
4000b0ce:	e0d9      	b.n	4000b284 <ddr3TipWlSuppAlignPhaseShift+0x204>
4000b0d0:	9b05      	ldr	r3, [sp, #20]
4000b0d2:	f3c3 1682 	ubfx	r6, r3, #6, #3
4000b0d6:	2e00      	cmp	r6, #0
4000b0d8:	d033      	beq.n	4000b142 <ddr3TipWlSuppAlignPhaseShift+0xc2>
4000b0da:	2e01      	cmp	r6, #1
4000b0dc:	d104      	bne.n	4000b0e8 <ddr3TipWlSuppAlignPhaseShift+0x68>
4000b0de:	f423 73ef 	bic.w	r3, r3, #478	; 0x1de
4000b0e2:	f023 0301 	bic.w	r3, r3, #1
4000b0e6:	e004      	b.n	4000b0f2 <ddr3TipWlSuppAlignPhaseShift+0x72>
4000b0e8:	1eb2      	subs	r2, r6, #2
4000b0ea:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000b0ee:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000b0f2:	4a67      	ldr	r2, [pc, #412]	; (4000b290 <ddr3TipWlSuppAlignPhaseShift+0x210>)
4000b0f4:	2100      	movs	r1, #0
4000b0f6:	9400      	str	r4, [sp, #0]
4000b0f8:	4638      	mov	r0, r7
4000b0fa:	9101      	str	r1, [sp, #4]
4000b0fc:	6812      	ldr	r2, [r2, #0]
4000b0fe:	9303      	str	r3, [sp, #12]
4000b100:	460b      	mov	r3, r1
4000b102:	0092      	lsls	r2, r2, #2
4000b104:	9202      	str	r2, [sp, #8]
4000b106:	462a      	mov	r2, r5
4000b108:	f7fc f866 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000b10c:	4638      	mov	r0, r7
4000b10e:	4629      	mov	r1, r5
4000b110:	4622      	mov	r2, r4
4000b112:	23fe      	movs	r3, #254	; 0xfe
4000b114:	f7ff fec2 	bl	4000ae9c <ddr3TipXsbCompareTest>
4000b118:	b980      	cbnz	r0, 4000b13c <ddr3TipWlSuppAlignPhaseShift+0xbc>
4000b11a:	2305      	movs	r3, #5
4000b11c:	4f5b      	ldr	r7, [pc, #364]	; (4000b28c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000b11e:	22fe      	movs	r2, #254	; 0xfe
4000b120:	fb03 4305 	mla	r3, r3, r5, r4
4000b124:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
4000b128:	4b5b      	ldr	r3, [pc, #364]	; (4000b298 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000b12a:	781b      	ldrb	r3, [r3, #0]
4000b12c:	2b01      	cmp	r3, #1
4000b12e:	f200 808b 	bhi.w	4000b248 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000b132:	f06f 0301 	mvn.w	r3, #1
4000b136:	4859      	ldr	r0, [pc, #356]	; (4000b29c <ddr3TipWlSuppAlignPhaseShift+0x21c>)
4000b138:	9300      	str	r3, [sp, #0]
4000b13a:	e080      	b.n	4000b23e <ddr3TipWlSuppAlignPhaseShift+0x1be>
4000b13c:	2e05      	cmp	r6, #5
4000b13e:	f200 808b 	bhi.w	4000b258 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000b142:	f8df 914c 	ldr.w	r9, [pc, #332]	; 4000b290 <ddr3TipWlSuppAlignPhaseShift+0x210>
4000b146:	1cb2      	adds	r2, r6, #2
4000b148:	f04f 0800 	mov.w	r8, #0
4000b14c:	4638      	mov	r0, r7
4000b14e:	4641      	mov	r1, r8
4000b150:	9400      	str	r4, [sp, #0]
4000b152:	f8d9 3000 	ldr.w	r3, [r9]
4000b156:	f8cd 8004 	str.w	r8, [sp, #4]
4000b15a:	009b      	lsls	r3, r3, #2
4000b15c:	9302      	str	r3, [sp, #8]
4000b15e:	9b05      	ldr	r3, [sp, #20]
4000b160:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000b164:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000b168:	462a      	mov	r2, r5
4000b16a:	9303      	str	r3, [sp, #12]
4000b16c:	4643      	mov	r3, r8
4000b16e:	f7fc f833 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000b172:	4638      	mov	r0, r7
4000b174:	4629      	mov	r1, r5
4000b176:	4622      	mov	r2, r4
4000b178:	2302      	movs	r3, #2
4000b17a:	f7ff fe8f 	bl	4000ae9c <ddr3TipXsbCompareTest>
4000b17e:	b958      	cbnz	r0, 4000b198 <ddr3TipWlSuppAlignPhaseShift+0x118>
4000b180:	2205      	movs	r2, #5
4000b182:	4f42      	ldr	r7, [pc, #264]	; (4000b28c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000b184:	2302      	movs	r3, #2
4000b186:	fb02 4205 	mla	r2, r2, r5, r4
4000b18a:	f807 3032 	strb.w	r3, [r7, r2, lsl #3]
4000b18e:	4a42      	ldr	r2, [pc, #264]	; (4000b298 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000b190:	7812      	ldrb	r2, [r2, #0]
4000b192:	2a01      	cmp	r2, #1
4000b194:	d858      	bhi.n	4000b248 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000b196:	e050      	b.n	4000b23a <ddr3TipWlSuppAlignPhaseShift+0x1ba>
4000b198:	2e03      	cmp	r6, #3
4000b19a:	d85d      	bhi.n	4000b258 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000b19c:	f8d9 3000 	ldr.w	r3, [r9]
4000b1a0:	1d32      	adds	r2, r6, #4
4000b1a2:	4641      	mov	r1, r8
4000b1a4:	4638      	mov	r0, r7
4000b1a6:	e88d 0110 	stmia.w	sp, {r4, r8}
4000b1aa:	009b      	lsls	r3, r3, #2
4000b1ac:	9302      	str	r3, [sp, #8]
4000b1ae:	9b05      	ldr	r3, [sp, #20]
4000b1b0:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000b1b4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000b1b8:	462a      	mov	r2, r5
4000b1ba:	9303      	str	r3, [sp, #12]
4000b1bc:	4643      	mov	r3, r8
4000b1be:	f7fc f80b 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000b1c2:	4638      	mov	r0, r7
4000b1c4:	4629      	mov	r1, r5
4000b1c6:	4622      	mov	r2, r4
4000b1c8:	2304      	movs	r3, #4
4000b1ca:	f7ff fe67 	bl	4000ae9c <ddr3TipXsbCompareTest>
4000b1ce:	b960      	cbnz	r0, 4000b1ea <ddr3TipWlSuppAlignPhaseShift+0x16a>
4000b1d0:	2305      	movs	r3, #5
4000b1d2:	4f2e      	ldr	r7, [pc, #184]	; (4000b28c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000b1d4:	2202      	movs	r2, #2
4000b1d6:	fb03 4305 	mla	r3, r3, r5, r4
4000b1da:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
4000b1de:	4b2e      	ldr	r3, [pc, #184]	; (4000b298 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000b1e0:	781b      	ldrb	r3, [r3, #0]
4000b1e2:	2b01      	cmp	r3, #1
4000b1e4:	d830      	bhi.n	4000b248 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000b1e6:	2304      	movs	r3, #4
4000b1e8:	e027      	b.n	4000b23a <ddr3TipWlSuppAlignPhaseShift+0x1ba>
4000b1ea:	2e01      	cmp	r6, #1
4000b1ec:	d834      	bhi.n	4000b258 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000b1ee:	f8d9 3000 	ldr.w	r3, [r9]
4000b1f2:	1db2      	adds	r2, r6, #6
4000b1f4:	4641      	mov	r1, r8
4000b1f6:	4638      	mov	r0, r7
4000b1f8:	e88d 0110 	stmia.w	sp, {r4, r8}
4000b1fc:	009b      	lsls	r3, r3, #2
4000b1fe:	9302      	str	r3, [sp, #8]
4000b200:	9b05      	ldr	r3, [sp, #20]
4000b202:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000b206:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
4000b20a:	462a      	mov	r2, r5
4000b20c:	9303      	str	r3, [sp, #12]
4000b20e:	4643      	mov	r3, r8
4000b210:	f7fb ffe2 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000b214:	4638      	mov	r0, r7
4000b216:	4629      	mov	r1, r5
4000b218:	4622      	mov	r2, r4
4000b21a:	2306      	movs	r3, #6
4000b21c:	f7ff fe3e 	bl	4000ae9c <ddr3TipXsbCompareTest>
4000b220:	b9d0      	cbnz	r0, 4000b258 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
4000b222:	2305      	movs	r3, #5
4000b224:	4f19      	ldr	r7, [pc, #100]	; (4000b28c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000b226:	2202      	movs	r2, #2
4000b228:	fb03 4305 	mla	r3, r3, r5, r4
4000b22c:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
4000b230:	4b19      	ldr	r3, [pc, #100]	; (4000b298 <ddr3TipWlSuppAlignPhaseShift+0x218>)
4000b232:	781b      	ldrb	r3, [r3, #0]
4000b234:	2b01      	cmp	r3, #1
4000b236:	d807      	bhi.n	4000b248 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
4000b238:	2306      	movs	r3, #6
4000b23a:	4819      	ldr	r0, [pc, #100]	; (4000b2a0 <ddr3TipWlSuppAlignPhaseShift+0x220>)
4000b23c:	9300      	str	r3, [sp, #0]
4000b23e:	4631      	mov	r1, r6
4000b240:	462a      	mov	r2, r5
4000b242:	4623      	mov	r3, r4
4000b244:	f005 fc8a 	bl	40010b5c <mvPrintf>
4000b248:	2305      	movs	r3, #5
4000b24a:	2000      	movs	r0, #0
4000b24c:	fb03 4405 	mla	r4, r3, r5, r4
4000b250:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
4000b254:	6078      	str	r0, [r7, #4]
4000b256:	e015      	b.n	4000b284 <ddr3TipWlSuppAlignPhaseShift+0x204>
4000b258:	4b0d      	ldr	r3, [pc, #52]	; (4000b290 <ddr3TipWlSuppAlignPhaseShift+0x210>)
4000b25a:	2100      	movs	r1, #0
4000b25c:	9400      	str	r4, [sp, #0]
4000b25e:	4638      	mov	r0, r7
4000b260:	9101      	str	r1, [sp, #4]
4000b262:	462a      	mov	r2, r5
4000b264:	681b      	ldr	r3, [r3, #0]
4000b266:	009b      	lsls	r3, r3, #2
4000b268:	9302      	str	r3, [sp, #8]
4000b26a:	9b05      	ldr	r3, [sp, #20]
4000b26c:	9303      	str	r3, [sp, #12]
4000b26e:	460b      	mov	r3, r1
4000b270:	f7fb ffb2 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000b274:	2305      	movs	r3, #5
4000b276:	2001      	movs	r0, #1
4000b278:	fb03 4405 	mla	r4, r3, r5, r4
4000b27c:	4b03      	ldr	r3, [pc, #12]	; (4000b28c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000b27e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
4000b282:	6060      	str	r0, [r4, #4]
4000b284:	b007      	add	sp, #28
4000b286:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
4000b28a:	bf00      	nop
4000b28c:	400207fc 	strdmi	r0, [r2], -ip
4000b290:	40020968 	andmi	r0, r2, r8, ror #18
4000b294:	40020868 	andmi	r0, r2, r8, ror #16
4000b298:	40016b6f 	andmi	r6, r1, pc, ror #22
4000b29c:	40012ec1 	andmi	r2, r1, r1, asr #29
4000b2a0:	40012f13 	andmi	r2, r1, r3, lsl pc

Disassembly of section .text.mvHwsDdr3TipMaxCSGet:

4000b2a4 <mvHwsDdr3TipMaxCSGet>:
mvHwsDdr3TipMaxCSGet():
4000b2a4:	b573      	push	{r0, r1, r4, r5, r6, lr}
4000b2a6:	2102      	movs	r1, #2
4000b2a8:	2300      	movs	r3, #0
4000b2aa:	4606      	mov	r6, r0
4000b2ac:	9301      	str	r3, [sp, #4]
4000b2ae:	f002 fa6d 	bl	4000d78c <ddr3TipDevAttrGet>
4000b2b2:	4b1b      	ldr	r3, [pc, #108]	; (4000b320 <mvHwsDdr3TipMaxCSGet+0x7c>)
4000b2b4:	681b      	ldr	r3, [r3, #0]
4000b2b6:	b2c5      	uxtb	r5, r0
4000b2b8:	bb73      	cbnz	r3, 4000b318 <mvHwsDdr3TipMaxCSGet+0x74>
4000b2ba:	4c1a      	ldr	r4, [pc, #104]	; (4000b324 <mvHwsDdr3TipMaxCSGet+0x80>)
4000b2bc:	b2f0      	uxtb	r0, r6
4000b2be:	aa01      	add	r2, sp, #4
4000b2c0:	4e19      	ldr	r6, [pc, #100]	; (4000b328 <mvHwsDdr3TipMaxCSGet+0x84>)
4000b2c2:	6823      	ldr	r3, [r4, #0]
4000b2c4:	7819      	ldrb	r1, [r3, #0]
4000b2c6:	f7fc fa3d 	bl	40007744 <ddr3TipGetFirstActiveIf>
4000b2ca:	6030      	str	r0, [r6, #0]
4000b2cc:	b908      	cbnz	r0, 4000b2d2 <mvHwsDdr3TipMaxCSGet+0x2e>
4000b2ce:	6823      	ldr	r3, [r4, #0]
4000b2d0:	e015      	b.n	4000b2fe <mvHwsDdr3TipMaxCSGet+0x5a>
4000b2d2:	f003 f8f3 	bl	4000e4bc <gtBreakOnFail>
4000b2d6:	6830      	ldr	r0, [r6, #0]
4000b2d8:	e020      	b.n	4000b31c <mvHwsDdr3TipMaxCSGet+0x78>
4000b2da:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000b2de:	fa42 f200 	asr.w	r2, r2, r0
4000b2e2:	07d2      	lsls	r2, r2, #31
4000b2e4:	d50a      	bpl.n	4000b2fc <mvHwsDdr3TipMaxCSGet+0x58>
4000b2e6:	2158      	movs	r1, #88	; 0x58
4000b2e8:	9a01      	ldr	r2, [sp, #4]
4000b2ea:	434a      	muls	r2, r1
4000b2ec:	490c      	ldr	r1, [pc, #48]	; (4000b320 <mvHwsDdr3TipMaxCSGet+0x7c>)
4000b2ee:	eb02 1000 	add.w	r0, r2, r0, lsl #4
4000b2f2:	181b      	adds	r3, r3, r0
4000b2f4:	680a      	ldr	r2, [r1, #0]
4000b2f6:	7918      	ldrb	r0, [r3, #4]
4000b2f8:	2300      	movs	r3, #0
4000b2fa:	e003      	b.n	4000b304 <mvHwsDdr3TipMaxCSGet+0x60>
4000b2fc:	3001      	adds	r0, #1
4000b2fe:	42a8      	cmp	r0, r5
4000b300:	d3eb      	bcc.n	4000b2da <mvHwsDdr3TipMaxCSGet+0x36>
4000b302:	e7f0      	b.n	4000b2e6 <mvHwsDdr3TipMaxCSGet+0x42>
4000b304:	fa40 f403 	asr.w	r4, r0, r3
4000b308:	f014 0f01 	tst.w	r4, #1
4000b30c:	bf18      	it	ne
4000b30e:	3201      	addne	r2, #1
4000b310:	3301      	adds	r3, #1
4000b312:	2b04      	cmp	r3, #4
4000b314:	d1f6      	bne.n	4000b304 <mvHwsDdr3TipMaxCSGet+0x60>
4000b316:	600a      	str	r2, [r1, #0]
4000b318:	4b01      	ldr	r3, [pc, #4]	; (4000b320 <mvHwsDdr3TipMaxCSGet+0x7c>)
4000b31a:	6818      	ldr	r0, [r3, #0]
4000b31c:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
4000b31e:	bf00      	nop
4000b320:	4002098c 	andmi	r0, r2, ip, lsl #19
4000b324:	400205d8 	ldrdmi	r0, [r2], -r8
4000b328:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipDynamicReadLeveling:

4000b32c <ddr3TipDynamicReadLeveling>:
ddr3TipDynamicReadLeveling():
4000b32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b330:	b097      	sub	sp, #92	; 0x5c
4000b332:	4604      	mov	r4, r0
4000b334:	2500      	movs	r5, #0
4000b336:	910d      	str	r1, [sp, #52]	; 0x34
4000b338:	f7ff ffb4 	bl	4000b2a4 <mvHwsDdr3TipMaxCSGet>
4000b33c:	9515      	str	r5, [sp, #84]	; 0x54
4000b33e:	9513      	str	r5, [sp, #76]	; 0x4c
4000b340:	9514      	str	r5, [sp, #80]	; 0x50
4000b342:	9009      	str	r0, [sp, #36]	; 0x24
4000b344:	f7fe fdf0 	bl	40009f28 <ddr3TipGetPatternTable>
4000b348:	9008      	str	r0, [sp, #32]
4000b34a:	f7fe ff8f 	bl	4000a26c <ddr3TipGetMaskResultsPupRegMap>
4000b34e:	2102      	movs	r1, #2
4000b350:	900c      	str	r0, [sp, #48]	; 0x30
4000b352:	4620      	mov	r0, r4
4000b354:	f002 fa1a 	bl	4000d78c <ddr3TipDevAttrGet>
4000b358:	ab0e      	add	r3, sp, #56	; 0x38
4000b35a:	2105      	movs	r1, #5
4000b35c:	462a      	mov	r2, r5
4000b35e:	b2c0      	uxtb	r0, r0
4000b360:	900a      	str	r0, [sp, #40]	; 0x28
4000b362:	2d03      	cmp	r5, #3
4000b364:	d80b      	bhi.n	4000b37e <ddr3TipDynamicReadLeveling+0x52>
4000b366:	ae16      	add	r6, sp, #88	; 0x58
4000b368:	fb01 6005 	mla	r0, r1, r5, r6
4000b36c:	3501      	adds	r5, #1
4000b36e:	f800 2c20 	strb.w	r2, [r0, #-32]
4000b372:	705a      	strb	r2, [r3, #1]
4000b374:	709a      	strb	r2, [r3, #2]
4000b376:	70da      	strb	r2, [r3, #3]
4000b378:	711a      	strb	r2, [r3, #4]
4000b37a:	3305      	adds	r3, #5
4000b37c:	e7f1      	b.n	4000b362 <ddr3TipDynamicReadLeveling+0x36>
4000b37e:	4f79      	ldr	r7, [pc, #484]	; (4000b564 <ddr3TipDynamicReadLeveling+0x238>)
4000b380:	2300      	movs	r3, #0
4000b382:	f8df 8200 	ldr.w	r8, [pc, #512]	; 4000b584 <ddr3TipDynamicReadLeveling+0x258>
4000b386:	4d78      	ldr	r5, [pc, #480]	; (4000b568 <ddr3TipDynamicReadLeveling+0x23c>)
4000b388:	603b      	str	r3, [r7, #0]
4000b38a:	e2af      	b.n	4000b8ec <ddr3TipDynamicReadLeveling+0x5c0>
4000b38c:	f8d8 3000 	ldr.w	r3, [r8]
4000b390:	781b      	ldrb	r3, [r3, #0]
4000b392:	07d9      	lsls	r1, r3, #31
4000b394:	d523      	bpl.n	4000b3de <ddr3TipDynamicReadLeveling+0xb2>
4000b396:	4b75      	ldr	r3, [pc, #468]	; (4000b56c <ddr3TipDynamicReadLeveling+0x240>)
4000b398:	2201      	movs	r2, #1
4000b39a:	4975      	ldr	r1, [pc, #468]	; (4000b570 <ddr3TipDynamicReadLeveling+0x244>)
4000b39c:	4620      	mov	r0, r4
4000b39e:	4e72      	ldr	r6, [pc, #456]	; (4000b568 <ddr3TipDynamicReadLeveling+0x23c>)
4000b3a0:	781b      	ldrb	r3, [r3, #0]
4000b3a2:	54ca      	strb	r2, [r1, r3]
4000b3a4:	2100      	movs	r1, #0
4000b3a6:	ab15      	add	r3, sp, #84	; 0x54
4000b3a8:	9300      	str	r3, [sp, #0]
4000b3aa:	460a      	mov	r2, r1
4000b3ac:	f04f 33ff 	mov.w	r3, #4294967295
4000b3b0:	9301      	str	r3, [sp, #4]
4000b3b2:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000b3b6:	f7fb fd7d 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000b3ba:	4601      	mov	r1, r0
4000b3bc:	6028      	str	r0, [r5, #0]
4000b3be:	2800      	cmp	r0, #0
4000b3c0:	f040 828d 	bne.w	4000b8de <ddr3TipDynamicReadLeveling+0x5b2>
4000b3c4:	2308      	movs	r3, #8
4000b3c6:	4620      	mov	r0, r4
4000b3c8:	9300      	str	r3, [sp, #0]
4000b3ca:	460a      	mov	r2, r1
4000b3cc:	9301      	str	r3, [sp, #4]
4000b3ce:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000b3d2:	f7fb fac5 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b3d6:	6028      	str	r0, [r5, #0]
4000b3d8:	2800      	cmp	r0, #0
4000b3da:	f040 8280 	bne.w	4000b8de <ddr3TipDynamicReadLeveling+0x5b2>
4000b3de:	4620      	mov	r0, r4
4000b3e0:	f8df 9184 	ldr.w	r9, [pc, #388]	; 4000b568 <ddr3TipDynamicReadLeveling+0x23c>
4000b3e4:	f7fc ff94 	bl	40008310 <ddr3TipResetFifoPtr>
4000b3e8:	2303      	movs	r3, #3
4000b3ea:	2200      	movs	r2, #0
4000b3ec:	9300      	str	r3, [sp, #0]
4000b3ee:	9301      	str	r3, [sp, #4]
4000b3f0:	4620      	mov	r0, r4
4000b3f2:	2101      	movs	r1, #1
4000b3f4:	f241 6330 	movw	r3, #5680	; 0x1630
4000b3f8:	f7fb fab2 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b3fc:	4602      	mov	r2, r0
4000b3fe:	6028      	str	r0, [r5, #0]
4000b400:	2800      	cmp	r0, #0
4000b402:	f040 81dc 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b406:	9e08      	ldr	r6, [sp, #32]
4000b408:	2101      	movs	r1, #1
4000b40a:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
4000b40e:	9001      	str	r0, [sp, #4]
4000b410:	9300      	str	r3, [sp, #0]
4000b412:	f896 3033 	ldrb.w	r3, [r6, #51]	; 0x33
4000b416:	9003      	str	r0, [sp, #12]
4000b418:	9004      	str	r0, [sp, #16]
4000b41a:	9302      	str	r3, [sp, #8]
4000b41c:	683b      	ldr	r3, [r7, #0]
4000b41e:	9006      	str	r0, [sp, #24]
4000b420:	9007      	str	r0, [sp, #28]
4000b422:	4620      	mov	r0, r4
4000b424:	9305      	str	r3, [sp, #20]
4000b426:	4613      	mov	r3, r2
4000b428:	f7fe fd12 	bl	40009e50 <ddr3TipConfigureOdpg>
4000b42c:	4606      	mov	r6, r0
4000b42e:	6028      	str	r0, [r5, #0]
4000b430:	2800      	cmp	r0, #0
4000b432:	f040 81c4 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b436:	9908      	ldr	r1, [sp, #32]
4000b438:	4632      	mov	r2, r6
4000b43a:	4620      	mov	r0, r4
4000b43c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
4000b43e:	2101      	movs	r1, #1
4000b440:	9300      	str	r3, [sp, #0]
4000b442:	2304      	movs	r3, #4
4000b444:	f7fe fd82 	bl	40009f4c <ddr3TipLoadPatternToOdpg>
4000b448:	f04f 33ff 	mov.w	r3, #4294967295
4000b44c:	4632      	mov	r2, r6
4000b44e:	9301      	str	r3, [sp, #4]
4000b450:	4620      	mov	r0, r4
4000b452:	2101      	movs	r1, #1
4000b454:	f241 03fc 	movw	r3, #4348	; 0x10fc
4000b458:	9600      	str	r6, [sp, #0]
4000b45a:	f7fb fa81 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b45e:	4602      	mov	r2, r0
4000b460:	6028      	str	r0, [r5, #0]
4000b462:	2800      	cmp	r0, #0
4000b464:	f040 81ab 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b468:	6839      	ldr	r1, [r7, #0]
4000b46a:	4620      	mov	r0, r4
4000b46c:	4b41      	ldr	r3, [pc, #260]	; (4000b574 <ddr3TipDynamicReadLeveling+0x248>)
4000b46e:	0089      	lsls	r1, r1, #2
4000b470:	430b      	orrs	r3, r1
4000b472:	9300      	str	r3, [sp, #0]
4000b474:	4b40      	ldr	r3, [pc, #256]	; (4000b578 <ddr3TipDynamicReadLeveling+0x24c>)
4000b476:	2101      	movs	r1, #1
4000b478:	9301      	str	r3, [sp, #4]
4000b47a:	f241 0334 	movw	r3, #4148	; 0x1034
4000b47e:	f7fb fa6f 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b482:	4601      	mov	r1, r0
4000b484:	6028      	str	r0, [r5, #0]
4000b486:	2800      	cmp	r0, #0
4000b488:	f040 8199 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b48c:	f8d8 3000 	ldr.w	r3, [r8]
4000b490:	781a      	ldrb	r2, [r3, #0]
4000b492:	07d2      	lsls	r2, r2, #31
4000b494:	d516      	bpl.n	4000b4c4 <ddr3TipDynamicReadLeveling+0x198>
4000b496:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
4000b49a:	4620      	mov	r0, r4
4000b49c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
4000b49e:	4a37      	ldr	r2, [pc, #220]	; (4000b57c <ddr3TipDynamicReadLeveling+0x250>)
4000b4a0:	eb06 1303 	add.w	r3, r6, r3, lsl #4
4000b4a4:	5cd3      	ldrb	r3, [r2, r3]
4000b4a6:	460a      	mov	r2, r1
4000b4a8:	045b      	lsls	r3, r3, #17
4000b4aa:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
4000b4ae:	9300      	str	r3, [sp, #0]
4000b4b0:	4b33      	ldr	r3, [pc, #204]	; (4000b580 <ddr3TipDynamicReadLeveling+0x254>)
4000b4b2:	9301      	str	r3, [sp, #4]
4000b4b4:	f241 033c 	movw	r3, #4156	; 0x103c
4000b4b8:	f7fb fa52 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b4bc:	6028      	str	r0, [r5, #0]
4000b4be:	2800      	cmp	r0, #0
4000b4c0:	f040 817d 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b4c4:	f44f 6350 	mov.w	r3, #3328	; 0xd00
4000b4c8:	4620      	mov	r0, r4
4000b4ca:	9300      	str	r3, [sp, #0]
4000b4cc:	2101      	movs	r1, #1
4000b4ce:	9301      	str	r3, [sp, #4]
4000b4d0:	2200      	movs	r2, #0
4000b4d2:	f503 736d 	add.w	r3, r3, #948	; 0x3b4
4000b4d6:	f7fb fa43 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b4da:	4606      	mov	r6, r0
4000b4dc:	6028      	str	r0, [r5, #0]
4000b4de:	2800      	cmp	r0, #0
4000b4e0:	f040 819e 	bne.w	4000b820 <ddr3TipDynamicReadLeveling+0x4f4>
4000b4e4:	f7fe fec2 	bl	4000a26c <ddr3TipGetMaskResultsPupRegMap>
4000b4e8:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
4000b4ec:	900b      	str	r0, [sp, #44]	; 0x2c
4000b4ee:	f7fe feab 	bl	4000a248 <ddr3TipGetMaskResultsDqReg>
4000b4f2:	2102      	movs	r1, #2
4000b4f4:	4682      	mov	sl, r0
4000b4f6:	4620      	mov	r0, r4
4000b4f8:	f002 f948 	bl	4000d78c <ddr3TipDevAttrGet>
4000b4fc:	fa5f fb80 	uxtb.w	fp, r0
4000b500:	f83a 3006 	ldrh.w	r3, [sl, r6]
4000b504:	4620      	mov	r0, r4
4000b506:	2101      	movs	r1, #1
4000b508:	2200      	movs	r2, #0
4000b50a:	f8cd 9000 	str.w	r9, [sp]
4000b50e:	f8cd 9004 	str.w	r9, [sp, #4]
4000b512:	f7fb fa25 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b516:	6028      	str	r0, [r5, #0]
4000b518:	b9c8      	cbnz	r0, 4000b54e <ddr3TipDynamicReadLeveling+0x222>
4000b51a:	3602      	adds	r6, #2
4000b51c:	2e50      	cmp	r6, #80	; 0x50
4000b51e:	d1ef      	bne.n	4000b500 <ddr3TipDynamicReadLeveling+0x1d4>
4000b520:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
4000b524:	4623      	mov	r3, r4
4000b526:	4606      	mov	r6, r0
4000b528:	f04f 7a80 	mov.w	sl, #16777216	; 0x1000000
4000b52c:	464c      	mov	r4, r9
4000b52e:	4699      	mov	r9, r3
4000b530:	e011      	b.n	4000b556 <ddr3TipDynamicReadLeveling+0x22a>
4000b532:	f834 3b02 	ldrh.w	r3, [r4], #2
4000b536:	4648      	mov	r0, r9
4000b538:	2101      	movs	r1, #1
4000b53a:	2200      	movs	r2, #0
4000b53c:	f8cd a000 	str.w	sl, [sp]
4000b540:	f8cd a004 	str.w	sl, [sp, #4]
4000b544:	f7fb fa0c 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b548:	6028      	str	r0, [r5, #0]
4000b54a:	b118      	cbz	r0, 4000b554 <ddr3TipDynamicReadLeveling+0x228>
4000b54c:	464c      	mov	r4, r9
4000b54e:	f002 ffb5 	bl	4000e4bc <gtBreakOnFail>
4000b552:	e034      	b.n	4000b5be <ddr3TipDynamicReadLeveling+0x292>
4000b554:	3601      	adds	r6, #1
4000b556:	455e      	cmp	r6, fp
4000b558:	d3eb      	bcc.n	4000b532 <ddr3TipDynamicReadLeveling+0x206>
4000b55a:	2600      	movs	r6, #0
4000b55c:	464c      	mov	r4, r9
4000b55e:	46b1      	mov	r9, r6
4000b560:	e02b      	b.n	4000b5ba <ddr3TipDynamicReadLeveling+0x28e>
4000b562:	bf00      	nop
4000b564:	40020968 	andmi	r0, r2, r8, ror #18
4000b568:	40020868 	andmi	r0, r2, r8, ror #16
4000b56c:	4002096d 	andmi	r0, r2, sp, ror #18
4000b570:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000b574:	00301b01 	eorseq	r1, r0, r1, lsl #22
4000b578:	003c3fef 	eorseq	r3, ip, pc, ror #31
4000b57c:	400172e1 	andmi	r7, r1, r1, ror #5
4000b580:	063ffe00 	ldrteq	pc, [pc], -r0, lsl #28	; <UNPREDICTABLE>
4000b584:	400205d8 	ldrdmi	r0, [r2], -r8
4000b588:	f8d8 3000 	ldr.w	r3, [r8]
4000b58c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000b590:	fa43 f306 	asr.w	r3, r3, r6
4000b594:	07db      	lsls	r3, r3, #31
4000b596:	d50f      	bpl.n	4000b5b8 <ddr3TipDynamicReadLeveling+0x28c>
4000b598:	990b      	ldr	r1, [sp, #44]	; 0x2c
4000b59a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
4000b59e:	4620      	mov	r0, r4
4000b5a0:	f831 3016 	ldrh.w	r3, [r1, r6, lsl #1]
4000b5a4:	2101      	movs	r1, #1
4000b5a6:	9201      	str	r2, [sp, #4]
4000b5a8:	2200      	movs	r2, #0
4000b5aa:	f8cd 9000 	str.w	r9, [sp]
4000b5ae:	f7fb f9d7 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b5b2:	6028      	str	r0, [r5, #0]
4000b5b4:	2800      	cmp	r0, #0
4000b5b6:	d1ca      	bne.n	4000b54e <ddr3TipDynamicReadLeveling+0x222>
4000b5b8:	3601      	adds	r6, #1
4000b5ba:	455e      	cmp	r6, fp
4000b5bc:	d1e4      	bne.n	4000b588 <ddr3TipDynamicReadLeveling+0x25c>
4000b5be:	2200      	movs	r2, #0
4000b5c0:	4620      	mov	r0, r4
4000b5c2:	2101      	movs	r1, #1
4000b5c4:	f44f 53ae 	mov.w	r3, #5568	; 0x15c0
4000b5c8:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
4000b5cc:	e88d 0404 	stmia.w	sp, {r2, sl}
4000b5d0:	f7fb f9c6 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b5d4:	f8df 9358 	ldr.w	r9, [pc, #856]	; 4000b930 <ddr3TipDynamicReadLeveling+0x604>
4000b5d8:	4602      	mov	r2, r0
4000b5da:	6028      	str	r0, [r5, #0]
4000b5dc:	2800      	cmp	r0, #0
4000b5de:	f040 80ee 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b5e2:	f04f 43fe 	mov.w	r3, #2130706432	; 0x7f000000
4000b5e6:	f04f 4c7f 	mov.w	ip, #4278190080	; 0xff000000
4000b5ea:	4620      	mov	r0, r4
4000b5ec:	e88d 1008 	stmia.w	sp, {r3, ip}
4000b5f0:	2101      	movs	r1, #1
4000b5f2:	f241 53c8 	movw	r3, #5576	; 0x15c8
4000b5f6:	f7fb f9b3 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b5fa:	4602      	mov	r2, r0
4000b5fc:	6028      	str	r0, [r5, #0]
4000b5fe:	2800      	cmp	r0, #0
4000b600:	f040 80dd 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b604:	9000      	str	r0, [sp, #0]
4000b606:	2101      	movs	r1, #1
4000b608:	4620      	mov	r0, r4
4000b60a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000b60e:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
4000b612:	9601      	str	r6, [sp, #4]
4000b614:	f7fb f9a4 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b618:	4602      	mov	r2, r0
4000b61a:	6028      	str	r0, [r5, #0]
4000b61c:	2800      	cmp	r0, #0
4000b61e:	f040 80ce 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b622:	4620      	mov	r0, r4
4000b624:	2101      	movs	r1, #1
4000b626:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000b62a:	9600      	str	r6, [sp, #0]
4000b62c:	9601      	str	r6, [sp, #4]
4000b62e:	f7fb f997 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b632:	4602      	mov	r2, r0
4000b634:	6028      	str	r0, [r5, #0]
4000b636:	2800      	cmp	r0, #0
4000b638:	f040 80c1 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b63c:	2601      	movs	r6, #1
4000b63e:	2309      	movs	r3, #9
4000b640:	4620      	mov	r0, r4
4000b642:	9301      	str	r3, [sp, #4]
4000b644:	4631      	mov	r1, r6
4000b646:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b64a:	9600      	str	r6, [sp, #0]
4000b64c:	f7fb f988 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b650:	4602      	mov	r2, r0
4000b652:	6028      	str	r0, [r5, #0]
4000b654:	2800      	cmp	r0, #0
4000b656:	f040 80b2 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b65a:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
4000b65e:	4620      	mov	r0, r4
4000b660:	9300      	str	r3, [sp, #0]
4000b662:	4631      	mov	r1, r6
4000b664:	9301      	str	r3, [sp, #4]
4000b666:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000b66a:	f7fb f979 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b66e:	4602      	mov	r2, r0
4000b670:	6028      	str	r0, [r5, #0]
4000b672:	2800      	cmp	r0, #0
4000b674:	f040 80a3 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b678:	4620      	mov	r0, r4
4000b67a:	4631      	mov	r1, r6
4000b67c:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000b680:	f8cd a000 	str.w	sl, [sp]
4000b684:	f8cd a004 	str.w	sl, [sp, #4]
4000b688:	f7fb f96a 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b68c:	4682      	mov	sl, r0
4000b68e:	6028      	str	r0, [r5, #0]
4000b690:	2800      	cmp	r0, #0
4000b692:	f040 8094 	bne.w	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b696:	4651      	mov	r1, sl
4000b698:	4620      	mov	r0, r4
4000b69a:	f002 f877 	bl	4000d78c <ddr3TipDevAttrGet>
4000b69e:	9600      	str	r6, [sp, #0]
4000b6a0:	9601      	str	r6, [sp, #4]
4000b6a2:	4631      	mov	r1, r6
4000b6a4:	4652      	mov	r2, sl
4000b6a6:	2802      	cmp	r0, #2
4000b6a8:	4620      	mov	r0, r4
4000b6aa:	f240 8082 	bls.w	4000b7b2 <ddr3TipDynamicReadLeveling+0x486>
4000b6ae:	f241 0330 	movw	r3, #4144	; 0x1030
4000b6b2:	f7fb f955 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b6b6:	4602      	mov	r2, r0
4000b6b8:	6028      	str	r0, [r5, #0]
4000b6ba:	2800      	cmp	r0, #0
4000b6bc:	d17f      	bne.n	4000b7be <ddr3TipDynamicReadLeveling+0x492>
4000b6be:	4995      	ldr	r1, [pc, #596]	; (4000b914 <ddr3TipDynamicReadLeveling+0x5e8>)
4000b6c0:	2302      	movs	r3, #2
4000b6c2:	4620      	mov	r0, r4
4000b6c4:	9300      	str	r3, [sp, #0]
4000b6c6:	9101      	str	r1, [sp, #4]
4000b6c8:	4993      	ldr	r1, [pc, #588]	; (4000b918 <ddr3TipDynamicReadLeveling+0x5ec>)
4000b6ca:	9102      	str	r1, [sp, #8]
4000b6cc:	4631      	mov	r1, r6
4000b6ce:	f7fb fca7 	bl	40007020 <ddr3TipIfPolling>
4000b6d2:	b140      	cbz	r0, 4000b6e6 <ddr3TipDynamicReadLeveling+0x3ba>
4000b6d4:	4b91      	ldr	r3, [pc, #580]	; (4000b91c <ddr3TipDynamicReadLeveling+0x5f0>)
4000b6d6:	781b      	ldrb	r3, [r3, #0]
4000b6d8:	2b03      	cmp	r3, #3
4000b6da:	f200 8198 	bhi.w	4000ba0e <ddr3TipDynamicReadLeveling+0x6e2>
4000b6de:	4890      	ldr	r0, [pc, #576]	; (4000b920 <ddr3TipDynamicReadLeveling+0x5f4>)
4000b6e0:	f005 fa3c 	bl	40010b5c <mvPrintf>
4000b6e4:	e193      	b.n	4000ba0e <ddr3TipDynamicReadLeveling+0x6e2>
4000b6e6:	f8d8 3000 	ldr.w	r3, [r8]
4000b6ea:	781b      	ldrb	r3, [r3, #0]
4000b6ec:	07de      	lsls	r6, r3, #31
4000b6ee:	d517      	bpl.n	4000b720 <ddr3TipDynamicReadLeveling+0x3f4>
4000b6f0:	2100      	movs	r1, #0
4000b6f2:	ab13      	add	r3, sp, #76	; 0x4c
4000b6f4:	4620      	mov	r0, r4
4000b6f6:	9300      	str	r3, [sp, #0]
4000b6f8:	460a      	mov	r2, r1
4000b6fa:	2304      	movs	r3, #4
4000b6fc:	9301      	str	r3, [sp, #4]
4000b6fe:	f241 0330 	movw	r3, #4144	; 0x1030
4000b702:	f7fb fbd7 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000b706:	6028      	str	r0, [r5, #0]
4000b708:	2800      	cmp	r0, #0
4000b70a:	f040 8089 	bne.w	4000b820 <ddr3TipDynamicReadLeveling+0x4f4>
4000b70e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000b710:	b133      	cbz	r3, 4000b720 <ddr3TipDynamicReadLeveling+0x3f4>
4000b712:	4b82      	ldr	r3, [pc, #520]	; (4000b91c <ddr3TipDynamicReadLeveling+0x5f0>)
4000b714:	781b      	ldrb	r3, [r3, #0]
4000b716:	2b03      	cmp	r3, #3
4000b718:	d802      	bhi.n	4000b720 <ddr3TipDynamicReadLeveling+0x3f4>
4000b71a:	4882      	ldr	r0, [pc, #520]	; (4000b924 <ddr3TipDynamicReadLeveling+0x5f8>)
4000b71c:	f005 fa1e 	bl	40010b5c <mvPrintf>
4000b720:	f8df 9228 	ldr.w	r9, [pc, #552]	; 4000b94c <ddr3TipDynamicReadLeveling+0x620>
4000b724:	f44f 7380 	mov.w	r3, #256	; 0x100
4000b728:	2200      	movs	r2, #0
4000b72a:	9300      	str	r3, [sp, #0]
4000b72c:	9301      	str	r3, [sp, #4]
4000b72e:	4620      	mov	r0, r4
4000b730:	2101      	movs	r1, #1
4000b732:	464b      	mov	r3, r9
4000b734:	f7fb f914 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b738:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 4000b930 <ddr3TipDynamicReadLeveling+0x604>
4000b73c:	4602      	mov	r2, r0
4000b73e:	6028      	str	r0, [r5, #0]
4000b740:	2800      	cmp	r0, #0
4000b742:	d131      	bne.n	4000b7a8 <ddr3TipDynamicReadLeveling+0x47c>
4000b744:	4b74      	ldr	r3, [pc, #464]	; (4000b918 <ddr3TipDynamicReadLeveling+0x5ec>)
4000b746:	2601      	movs	r6, #1
4000b748:	4620      	mov	r0, r4
4000b74a:	e88d 0240 	stmia.w	sp, {r6, r9}
4000b74e:	4631      	mov	r1, r6
4000b750:	9302      	str	r3, [sp, #8]
4000b752:	4613      	mov	r3, r2
4000b754:	f7fb fc64 	bl	40007020 <ddr3TipIfPolling>
4000b758:	1e02      	subs	r2, r0, #0
4000b75a:	d008      	beq.n	4000b76e <ddr3TipDynamicReadLeveling+0x442>
4000b75c:	4b6f      	ldr	r3, [pc, #444]	; (4000b91c <ddr3TipDynamicReadLeveling+0x5f0>)
4000b75e:	781b      	ldrb	r3, [r3, #0]
4000b760:	2b03      	cmp	r3, #3
4000b762:	f200 8157 	bhi.w	4000ba14 <ddr3TipDynamicReadLeveling+0x6e8>
4000b766:	4870      	ldr	r0, [pc, #448]	; (4000b928 <ddr3TipDynamicReadLeveling+0x5fc>)
4000b768:	f005 f9f8 	bl	40010b5c <mvPrintf>
4000b76c:	e152      	b.n	4000ba14 <ddr3TipDynamicReadLeveling+0x6e8>
4000b76e:	f04f 33ff 	mov.w	r3, #4294967295
4000b772:	4620      	mov	r0, r4
4000b774:	9301      	str	r3, [sp, #4]
4000b776:	4631      	mov	r1, r6
4000b778:	f241 6330 	movw	r3, #5680	; 0x1630
4000b77c:	9200      	str	r2, [sp, #0]
4000b77e:	f7fb f8ef 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b782:	6028      	str	r0, [r5, #0]
4000b784:	b980      	cbnz	r0, 4000b7a8 <ddr3TipDynamicReadLeveling+0x47c>
4000b786:	f8d8 3000 	ldr.w	r3, [r8]
4000b78a:	781b      	ldrb	r3, [r3, #0]
4000b78c:	07d8      	lsls	r0, r3, #31
4000b78e:	d56c      	bpl.n	4000b86a <ddr3TipDynamicReadLeveling+0x53e>
4000b790:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
4000b794:	f04f 0900 	mov.w	r9, #0
4000b798:	4623      	mov	r3, r4
4000b79a:	464e      	mov	r6, r9
4000b79c:	f8df b178 	ldr.w	fp, [pc, #376]	; 4000b918 <ddr3TipDynamicReadLeveling+0x5ec>
4000b7a0:	4654      	mov	r4, sl
4000b7a2:	46ca      	mov	sl, r9
4000b7a4:	4699      	mov	r9, r3
4000b7a6:	e04e      	b.n	4000b846 <ddr3TipDynamicReadLeveling+0x51a>
4000b7a8:	f002 fe88 	bl	4000e4bc <gtBreakOnFail>
4000b7ac:	f8da 6000 	ldr.w	r6, [sl]
4000b7b0:	e130      	b.n	4000ba14 <ddr3TipDynamicReadLeveling+0x6e8>
4000b7b2:	4b58      	ldr	r3, [pc, #352]	; (4000b914 <ddr3TipDynamicReadLeveling+0x5e8>)
4000b7b4:	f7fb f8d4 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b7b8:	6028      	str	r0, [r5, #0]
4000b7ba:	2800      	cmp	r0, #0
4000b7bc:	d0e3      	beq.n	4000b786 <ddr3TipDynamicReadLeveling+0x45a>
4000b7be:	f002 fe7d 	bl	4000e4bc <gtBreakOnFail>
4000b7c2:	f8d9 6000 	ldr.w	r6, [r9]
4000b7c6:	e125      	b.n	4000ba14 <ddr3TipDynamicReadLeveling+0x6e8>
4000b7c8:	f8d8 3000 	ldr.w	r3, [r8]
4000b7cc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000b7d0:	fa43 f306 	asr.w	r3, r3, r6
4000b7d4:	07d9      	lsls	r1, r3, #31
4000b7d6:	d534      	bpl.n	4000b842 <ddr3TipDynamicReadLeveling+0x516>
4000b7d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
4000b7dc:	9300      	str	r3, [sp, #0]
4000b7de:	8822      	ldrh	r2, [r4, #0]
4000b7e0:	2100      	movs	r1, #0
4000b7e2:	4648      	mov	r0, r9
4000b7e4:	f8cd b008 	str.w	fp, [sp, #8]
4000b7e8:	9201      	str	r2, [sp, #4]
4000b7ea:	460a      	mov	r2, r1
4000b7ec:	f7fb fc18 	bl	40007020 <ddr3TipIfPolling>
4000b7f0:	1e01      	subs	r1, r0, #0
4000b7f2:	d00a      	beq.n	4000b80a <ddr3TipDynamicReadLeveling+0x4de>
4000b7f4:	4a49      	ldr	r2, [pc, #292]	; (4000b91c <ddr3TipDynamicReadLeveling+0x5f0>)
4000b7f6:	7813      	ldrb	r3, [r2, #0]
4000b7f8:	2b03      	cmp	r3, #3
4000b7fa:	d820      	bhi.n	4000b83e <ddr3TipDynamicReadLeveling+0x512>
4000b7fc:	484b      	ldr	r0, [pc, #300]	; (4000b92c <ddr3TipDynamicReadLeveling+0x600>)
4000b7fe:	2100      	movs	r1, #0
4000b800:	683a      	ldr	r2, [r7, #0]
4000b802:	4633      	mov	r3, r6
4000b804:	f005 f9aa 	bl	40010b5c <mvPrintf>
4000b808:	e019      	b.n	4000b83e <ddr3TipDynamicReadLeveling+0x512>
4000b80a:	8823      	ldrh	r3, [r4, #0]
4000b80c:	aa13      	add	r2, sp, #76	; 0x4c
4000b80e:	4648      	mov	r0, r9
4000b810:	9200      	str	r2, [sp, #0]
4000b812:	22ff      	movs	r2, #255	; 0xff
4000b814:	9201      	str	r2, [sp, #4]
4000b816:	460a      	mov	r2, r1
4000b818:	f7fb fb4c 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000b81c:	6028      	str	r0, [r5, #0]
4000b81e:	b120      	cbz	r0, 4000b82a <ddr3TipDynamicReadLeveling+0x4fe>
4000b820:	f002 fe4c 	bl	4000e4bc <gtBreakOnFail>
4000b824:	4b42      	ldr	r3, [pc, #264]	; (4000b930 <ddr3TipDynamicReadLeveling+0x604>)
4000b826:	681e      	ldr	r6, [r3, #0]
4000b828:	e0f4      	b.n	4000ba14 <ddr3TipDynamicReadLeveling+0x6e8>
4000b82a:	683b      	ldr	r3, [r7, #0]
4000b82c:	2205      	movs	r2, #5
4000b82e:	a916      	add	r1, sp, #88	; 0x58
4000b830:	fb02 1303 	mla	r3, r2, r3, r1
4000b834:	9a13      	ldr	r2, [sp, #76]	; 0x4c
4000b836:	199b      	adds	r3, r3, r6
4000b838:	f803 2c20 	strb.w	r2, [r3, #-32]
4000b83c:	e001      	b.n	4000b842 <ddr3TipDynamicReadLeveling+0x516>
4000b83e:	f04f 0a01 	mov.w	sl, #1
4000b842:	3601      	adds	r6, #1
4000b844:	3402      	adds	r4, #2
4000b846:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000b848:	4296      	cmp	r6, r2
4000b84a:	d3bd      	bcc.n	4000b7c8 <ddr3TipDynamicReadLeveling+0x49c>
4000b84c:	464c      	mov	r4, r9
4000b84e:	46d1      	mov	r9, sl
4000b850:	f1ba 0f00 	cmp.w	sl, #0
4000b854:	d009      	beq.n	4000b86a <ddr3TipDynamicReadLeveling+0x53e>
4000b856:	4b37      	ldr	r3, [pc, #220]	; (4000b934 <ddr3TipDynamicReadLeveling+0x608>)
4000b858:	2200      	movs	r2, #0
4000b85a:	4e37      	ldr	r6, [pc, #220]	; (4000b938 <ddr3TipDynamicReadLeveling+0x60c>)
4000b85c:	781b      	ldrb	r3, [r3, #0]
4000b85e:	54f2      	strb	r2, [r6, r3]
4000b860:	4b36      	ldr	r3, [pc, #216]	; (4000b93c <ddr3TipDynamicReadLeveling+0x610>)
4000b862:	681b      	ldr	r3, [r3, #0]
4000b864:	2b00      	cmp	r3, #0
4000b866:	f000 80d4 	beq.w	4000ba12 <ddr3TipDynamicReadLeveling+0x6e6>
4000b86a:	4b2c      	ldr	r3, [pc, #176]	; (4000b91c <ddr3TipDynamicReadLeveling+0x5f0>)
4000b86c:	781b      	ldrb	r3, [r3, #0]
4000b86e:	2b02      	cmp	r3, #2
4000b870:	d802      	bhi.n	4000b878 <ddr3TipDynamicReadLeveling+0x54c>
4000b872:	4833      	ldr	r0, [pc, #204]	; (4000b940 <ddr3TipDynamicReadLeveling+0x614>)
4000b874:	f005 f972 	bl	40010b5c <mvPrintf>
4000b878:	2308      	movs	r3, #8
4000b87a:	2200      	movs	r2, #0
4000b87c:	9300      	str	r3, [sp, #0]
4000b87e:	4620      	mov	r0, r4
4000b880:	9301      	str	r3, [sp, #4]
4000b882:	2101      	movs	r1, #1
4000b884:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b888:	4e29      	ldr	r6, [pc, #164]	; (4000b930 <ddr3TipDynamicReadLeveling+0x604>)
4000b88a:	f7fb f869 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b88e:	4602      	mov	r2, r0
4000b890:	6028      	str	r0, [r5, #0]
4000b892:	bb20      	cbnz	r0, 4000b8de <ddr3TipDynamicReadLeveling+0x5b2>
4000b894:	f44f 3380 	mov.w	r3, #65536	; 0x10000
4000b898:	4620      	mov	r0, r4
4000b89a:	9300      	str	r3, [sp, #0]
4000b89c:	2101      	movs	r1, #1
4000b89e:	9301      	str	r3, [sp, #4]
4000b8a0:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000b8a4:	f7fb f85c 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b8a8:	4602      	mov	r2, r0
4000b8aa:	6028      	str	r0, [r5, #0]
4000b8ac:	b9b8      	cbnz	r0, 4000b8de <ddr3TipDynamicReadLeveling+0x5b2>
4000b8ae:	9000      	str	r0, [sp, #0]
4000b8b0:	2101      	movs	r1, #1
4000b8b2:	4620      	mov	r0, r4
4000b8b4:	f241 6330 	movw	r3, #5680	; 0x1630
4000b8b8:	f04f 39ff 	mov.w	r9, #4294967295
4000b8bc:	f8cd 9004 	str.w	r9, [sp, #4]
4000b8c0:	f7fb f84e 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b8c4:	4602      	mov	r2, r0
4000b8c6:	6028      	str	r0, [r5, #0]
4000b8c8:	b948      	cbnz	r0, 4000b8de <ddr3TipDynamicReadLeveling+0x5b2>
4000b8ca:	4620      	mov	r0, r4
4000b8cc:	2101      	movs	r1, #1
4000b8ce:	f241 6330 	movw	r3, #5680	; 0x1630
4000b8d2:	e88d 0204 	stmia.w	sp, {r2, r9}
4000b8d6:	f7fb f843 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b8da:	6028      	str	r0, [r5, #0]
4000b8dc:	b118      	cbz	r0, 4000b8e6 <ddr3TipDynamicReadLeveling+0x5ba>
4000b8de:	f002 fded 	bl	4000e4bc <gtBreakOnFail>
4000b8e2:	6836      	ldr	r6, [r6, #0]
4000b8e4:	e096      	b.n	4000ba14 <ddr3TipDynamicReadLeveling+0x6e8>
4000b8e6:	683b      	ldr	r3, [r7, #0]
4000b8e8:	3301      	adds	r3, #1
4000b8ea:	603b      	str	r3, [r7, #0]
4000b8ec:	683b      	ldr	r3, [r7, #0]
4000b8ee:	9909      	ldr	r1, [sp, #36]	; 0x24
4000b8f0:	4e14      	ldr	r6, [pc, #80]	; (4000b944 <ddr3TipDynamicReadLeveling+0x618>)
4000b8f2:	428b      	cmp	r3, r1
4000b8f4:	f4ff ad4a 	bcc.w	4000b38c <ddr3TipDynamicReadLeveling+0x60>
4000b8f8:	2300      	movs	r3, #0
4000b8fa:	4f13      	ldr	r7, [pc, #76]	; (4000b948 <ddr3TipDynamicReadLeveling+0x61c>)
4000b8fc:	6033      	str	r3, [r6, #0]
4000b8fe:	f04f 0905 	mov.w	r9, #5
4000b902:	4698      	mov	r8, r3
4000b904:	4625      	mov	r5, r4
4000b906:	e04b      	b.n	4000b9a0 <ddr3TipDynamicReadLeveling+0x674>
4000b908:	683b      	ldr	r3, [r7, #0]
4000b90a:	781b      	ldrb	r3, [r3, #0]
4000b90c:	07da      	lsls	r2, r3, #31
4000b90e:	d544      	bpl.n	4000b99a <ddr3TipDynamicReadLeveling+0x66e>
4000b910:	2400      	movs	r4, #0
4000b912:	e03f      	b.n	4000b994 <ddr3TipDynamicReadLeveling+0x668>
4000b914:	00018488 	andeq	r8, r1, r8, lsl #9
4000b918:	000f4240 	andeq	r4, pc, r0, asr #4
4000b91c:	40016b6f 	andmi	r6, r1, pc, ror #22
4000b920:	40012f65 	andmi	r2, r1, r5, ror #30
4000b924:	40012f7b 	andmi	r2, r1, fp, ror pc
4000b928:	40012f93 	mulmi	r1, r3, pc	; <UNPREDICTABLE>
4000b92c:	40012fa8 	andmi	r2, r1, r8, lsr #31
4000b930:	40020868 	andmi	r0, r2, r8, ror #16
4000b934:	4002096d 	andmi	r0, r2, sp, ror #18
4000b938:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000b93c:	40020984 	andmi	r0, r2, r4, lsl #19
4000b940:	40012fd8 	ldrdmi	r2, [r1], -r8
4000b944:	40020968 	andmi	r0, r2, r8, ror #18
4000b948:	400205d8 	ldrdmi	r0, [r2], -r8
4000b94c:	000186d4 	ldrdeq	r8, [r1], -r4
4000b950:	683b      	ldr	r3, [r7, #0]
4000b952:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000b956:	fa43 f304 	asr.w	r3, r3, r4
4000b95a:	07db      	lsls	r3, r3, #31
4000b95c:	d519      	bpl.n	4000b992 <ddr3TipDynamicReadLeveling+0x666>
4000b95e:	6833      	ldr	r3, [r6, #0]
4000b960:	a916      	add	r1, sp, #88	; 0x58
4000b962:	4628      	mov	r0, r5
4000b964:	fb09 1203 	mla	r2, r9, r3, r1
4000b968:	2b00      	cmp	r3, #0
4000b96a:	bf14      	ite	ne
4000b96c:	2306      	movne	r3, #6
4000b96e:	2302      	moveq	r3, #2
4000b970:	1912      	adds	r2, r2, r4
4000b972:	f812 2c20 	ldrb.w	r2, [r2, #-32]
4000b976:	9302      	str	r3, [sp, #8]
4000b978:	f002 011f 	and.w	r1, r2, #31
4000b97c:	e88d 0110 	stmia.w	sp, {r4, r8}
4000b980:	0952      	lsrs	r2, r2, #5
4000b982:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
4000b986:	2100      	movs	r1, #0
4000b988:	9203      	str	r2, [sp, #12]
4000b98a:	460b      	mov	r3, r1
4000b98c:	460a      	mov	r2, r1
4000b98e:	f7fb fc23 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000b992:	3401      	adds	r4, #1
4000b994:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000b996:	4294      	cmp	r4, r2
4000b998:	d3da      	bcc.n	4000b950 <ddr3TipDynamicReadLeveling+0x624>
4000b99a:	6833      	ldr	r3, [r6, #0]
4000b99c:	3301      	adds	r3, #1
4000b99e:	6033      	str	r3, [r6, #0]
4000b9a0:	6833      	ldr	r3, [r6, #0]
4000b9a2:	9909      	ldr	r1, [sp, #36]	; 0x24
4000b9a4:	428b      	cmp	r3, r1
4000b9a6:	d3af      	bcc.n	4000b908 <ddr3TipDynamicReadLeveling+0x5dc>
4000b9a8:	4b1c      	ldr	r3, [pc, #112]	; (4000ba1c <ddr3TipDynamicReadLeveling+0x6f0>)
4000b9aa:	2100      	movs	r1, #0
4000b9ac:	462c      	mov	r4, r5
4000b9ae:	6019      	str	r1, [r3, #0]
4000b9b0:	4b1b      	ldr	r3, [pc, #108]	; (4000ba20 <ddr3TipDynamicReadLeveling+0x6f4>)
4000b9b2:	681b      	ldr	r3, [r3, #0]
4000b9b4:	781b      	ldrb	r3, [r3, #0]
4000b9b6:	07d8      	lsls	r0, r3, #31
4000b9b8:	d51a      	bpl.n	4000b9f0 <ddr3TipDynamicReadLeveling+0x6c4>
4000b9ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000b9bc:	4628      	mov	r0, r5
4000b9be:	460a      	mov	r2, r1
4000b9c0:	4d18      	ldr	r5, [pc, #96]	; (4000ba24 <ddr3TipDynamicReadLeveling+0x6f8>)
4000b9c2:	9300      	str	r3, [sp, #0]
4000b9c4:	f04f 33ff 	mov.w	r3, #4294967295
4000b9c8:	9301      	str	r3, [sp, #4]
4000b9ca:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000b9ce:	f7fa ffc7 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000b9d2:	4601      	mov	r1, r0
4000b9d4:	6028      	str	r0, [r5, #0]
4000b9d6:	b938      	cbnz	r0, 4000b9e8 <ddr3TipDynamicReadLeveling+0x6bc>
4000b9d8:	4b13      	ldr	r3, [pc, #76]	; (4000ba28 <ddr3TipDynamicReadLeveling+0x6fc>)
4000b9da:	681b      	ldr	r3, [r3, #0]
4000b9dc:	b143      	cbz	r3, 4000b9f0 <ddr3TipDynamicReadLeveling+0x6c4>
4000b9de:	4620      	mov	r0, r4
4000b9e0:	f000 ff34 	bl	4000c84c <ddr3TipWriteAdditionalOdtSetting>
4000b9e4:	6028      	str	r0, [r5, #0]
4000b9e6:	b118      	cbz	r0, 4000b9f0 <ddr3TipDynamicReadLeveling+0x6c4>
4000b9e8:	f002 fd68 	bl	4000e4bc <gtBreakOnFail>
4000b9ec:	682e      	ldr	r6, [r5, #0]
4000b9ee:	e011      	b.n	4000ba14 <ddr3TipDynamicReadLeveling+0x6e8>
4000b9f0:	4b0b      	ldr	r3, [pc, #44]	; (4000ba20 <ddr3TipDynamicReadLeveling+0x6f4>)
4000b9f2:	681b      	ldr	r3, [r3, #0]
4000b9f4:	781e      	ldrb	r6, [r3, #0]
4000b9f6:	f016 0601 	ands.w	r6, r6, #1
4000b9fa:	d00b      	beq.n	4000ba14 <ddr3TipDynamicReadLeveling+0x6e8>
4000b9fc:	4b0b      	ldr	r3, [pc, #44]	; (4000ba2c <ddr3TipDynamicReadLeveling+0x700>)
4000b9fe:	4a0c      	ldr	r2, [pc, #48]	; (4000ba30 <ddr3TipDynamicReadLeveling+0x704>)
4000ba00:	781b      	ldrb	r3, [r3, #0]
4000ba02:	5cd6      	ldrb	r6, [r2, r3]
4000ba04:	f1d6 0601 	rsbs	r6, r6, #1
4000ba08:	bf38      	it	cc
4000ba0a:	2600      	movcc	r6, #0
4000ba0c:	e002      	b.n	4000ba14 <ddr3TipDynamicReadLeveling+0x6e8>
4000ba0e:	2601      	movs	r6, #1
4000ba10:	e000      	b.n	4000ba14 <ddr3TipDynamicReadLeveling+0x6e8>
4000ba12:	4656      	mov	r6, sl
4000ba14:	4630      	mov	r0, r6
4000ba16:	b017      	add	sp, #92	; 0x5c
4000ba18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ba1c:	40020968 	andmi	r0, r2, r8, ror #18
4000ba20:	400205d8 	ldrdmi	r0, [r2], -r8
4000ba24:	40020868 	andmi	r0, r2, r8, ror #16
4000ba28:	40016b88 	andmi	r6, r1, r8, lsl #23
4000ba2c:	4002096d 	andmi	r0, r2, sp, ror #18
4000ba30:	400205b8 			; <UNDEFINED> instruction: 0x400205b8

Disassembly of section .text.ddr3TipLegacyDynamicWriteLeveling:

4000ba34 <ddr3TipLegacyDynamicWriteLeveling>:
ddr3TipLegacyDynamicWriteLeveling():
4000ba34:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
4000ba36:	4604      	mov	r4, r0
4000ba38:	f7ff fc34 	bl	4000b2a4 <mvHwsDdr3TipMaxCSGet>
4000ba3c:	2300      	movs	r3, #0
4000ba3e:	2101      	movs	r1, #1
4000ba40:	461a      	mov	r2, r3
4000ba42:	e005      	b.n	4000ba50 <ddr3TipLegacyDynamicWriteLeveling+0x1c>
4000ba44:	f102 0514 	add.w	r5, r2, #20
4000ba48:	3201      	adds	r2, #1
4000ba4a:	fa01 f505 	lsl.w	r5, r1, r5
4000ba4e:	432b      	orrs	r3, r5
4000ba50:	4282      	cmp	r2, r0
4000ba52:	d1f7      	bne.n	4000ba44 <ddr3TipLegacyDynamicWriteLeveling+0x10>
4000ba54:	4a1e      	ldr	r2, [pc, #120]	; (4000bad0 <ddr3TipLegacyDynamicWriteLeveling+0x9c>)
4000ba56:	6812      	ldr	r2, [r2, #0]
4000ba58:	7810      	ldrb	r0, [r2, #0]
4000ba5a:	f010 0001 	ands.w	r0, r0, #1
4000ba5e:	d034      	beq.n	4000baca <ddr3TipLegacyDynamicWriteLeveling+0x96>
4000ba60:	f241 55b0 	movw	r5, #5552	; 0x15b0
4000ba64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000ba68:	f043 0308 	orr.w	r3, r3, #8
4000ba6c:	4620      	mov	r0, r4
4000ba6e:	9300      	str	r3, [sp, #0]
4000ba70:	2101      	movs	r1, #1
4000ba72:	f04f 33ff 	mov.w	r3, #4294967295
4000ba76:	2200      	movs	r2, #0
4000ba78:	9301      	str	r3, [sp, #4]
4000ba7a:	462b      	mov	r3, r5
4000ba7c:	f7fa ff70 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000ba80:	4e14      	ldr	r6, [pc, #80]	; (4000bad4 <ddr3TipLegacyDynamicWriteLeveling+0xa0>)
4000ba82:	6030      	str	r0, [r6, #0]
4000ba84:	b940      	cbnz	r0, 4000ba98 <ddr3TipLegacyDynamicWriteLeveling+0x64>
4000ba86:	4b14      	ldr	r3, [pc, #80]	; (4000bad8 <ddr3TipLegacyDynamicWriteLeveling+0xa4>)
4000ba88:	4621      	mov	r1, r4
4000ba8a:	b2e0      	uxtb	r0, r4
4000ba8c:	2214      	movs	r2, #20
4000ba8e:	681b      	ldr	r3, [r3, #0]
4000ba90:	4798      	blx	r3
4000ba92:	4601      	mov	r1, r0
4000ba94:	6030      	str	r0, [r6, #0]
4000ba96:	b118      	cbz	r0, 4000baa0 <ddr3TipLegacyDynamicWriteLeveling+0x6c>
4000ba98:	f002 fd10 	bl	4000e4bc <gtBreakOnFail>
4000ba9c:	6830      	ldr	r0, [r6, #0]
4000ba9e:	e014      	b.n	4000baca <ddr3TipLegacyDynamicWriteLeveling+0x96>
4000baa0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000baa4:	e88d 0028 	stmia.w	sp, {r3, r5}
4000baa8:	4b0c      	ldr	r3, [pc, #48]	; (4000badc <ddr3TipLegacyDynamicWriteLeveling+0xa8>)
4000baaa:	4620      	mov	r0, r4
4000baac:	460a      	mov	r2, r1
4000baae:	9302      	str	r3, [sp, #8]
4000bab0:	460b      	mov	r3, r1
4000bab2:	f7fb fab5 	bl	40007020 <ddr3TipIfPolling>
4000bab6:	2800      	cmp	r0, #0
4000bab8:	d007      	beq.n	4000baca <ddr3TipLegacyDynamicWriteLeveling+0x96>
4000baba:	4b09      	ldr	r3, [pc, #36]	; (4000bae0 <ddr3TipLegacyDynamicWriteLeveling+0xac>)
4000babc:	781b      	ldrb	r3, [r3, #0]
4000babe:	2b03      	cmp	r3, #3
4000bac0:	d802      	bhi.n	4000bac8 <ddr3TipLegacyDynamicWriteLeveling+0x94>
4000bac2:	4808      	ldr	r0, [pc, #32]	; (4000bae4 <ddr3TipLegacyDynamicWriteLeveling+0xb0>)
4000bac4:	f005 f84a 	bl	40010b5c <mvPrintf>
4000bac8:	2001      	movs	r0, #1
4000baca:	b004      	add	sp, #16
4000bacc:	bd70      	pop	{r4, r5, r6, pc}
4000bace:	bf00      	nop
4000bad0:	400205d8 	ldrdmi	r0, [r2], -r8
4000bad4:	40020868 	andmi	r0, r2, r8, ror #16
4000bad8:	40017504 	andmi	r7, r1, r4, lsl #10
4000badc:	000f4240 	andeq	r4, pc, r0, asr #4
4000bae0:	40016b6f 	andmi	r6, r1, pc, ror #22
4000bae4:	40012ff0 	strdmi	r2, [r1], -r0

Disassembly of section .text.ddr3TipLegacyDynamicReadLeveling:

4000bae8 <ddr3TipLegacyDynamicReadLeveling>:
ddr3TipLegacyDynamicReadLeveling():
4000bae8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
4000baea:	4604      	mov	r4, r0
4000baec:	f7ff fbda 	bl	4000b2a4 <mvHwsDdr3TipMaxCSGet>
4000baf0:	2300      	movs	r3, #0
4000baf2:	2101      	movs	r1, #1
4000baf4:	461a      	mov	r2, r3
4000baf6:	e005      	b.n	4000bb04 <ddr3TipLegacyDynamicReadLeveling+0x1c>
4000baf8:	f102 0514 	add.w	r5, r2, #20
4000bafc:	3201      	adds	r2, #1
4000bafe:	fa01 f505 	lsl.w	r5, r1, r5
4000bb02:	432b      	orrs	r3, r5
4000bb04:	4282      	cmp	r2, r0
4000bb06:	d1f7      	bne.n	4000baf8 <ddr3TipLegacyDynamicReadLeveling+0x10>
4000bb08:	f241 55b0 	movw	r5, #5552	; 0x15b0
4000bb0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000bb10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
4000bb14:	4620      	mov	r0, r4
4000bb16:	9300      	str	r3, [sp, #0]
4000bb18:	2101      	movs	r1, #1
4000bb1a:	f04f 33ff 	mov.w	r3, #4294967295
4000bb1e:	2200      	movs	r2, #0
4000bb20:	9301      	str	r3, [sp, #4]
4000bb22:	462b      	mov	r3, r5
4000bb24:	f7fa ff1c 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bb28:	4e16      	ldr	r6, [pc, #88]	; (4000bb84 <ddr3TipLegacyDynamicReadLeveling+0x9c>)
4000bb2a:	6030      	str	r0, [r6, #0]
4000bb2c:	b940      	cbnz	r0, 4000bb40 <ddr3TipLegacyDynamicReadLeveling+0x58>
4000bb2e:	4b16      	ldr	r3, [pc, #88]	; (4000bb88 <ddr3TipLegacyDynamicReadLeveling+0xa0>)
4000bb30:	4621      	mov	r1, r4
4000bb32:	b2e0      	uxtb	r0, r4
4000bb34:	2214      	movs	r2, #20
4000bb36:	681b      	ldr	r3, [r3, #0]
4000bb38:	4798      	blx	r3
4000bb3a:	4601      	mov	r1, r0
4000bb3c:	6030      	str	r0, [r6, #0]
4000bb3e:	b118      	cbz	r0, 4000bb48 <ddr3TipLegacyDynamicReadLeveling+0x60>
4000bb40:	f002 fcbc 	bl	4000e4bc <gtBreakOnFail>
4000bb44:	6830      	ldr	r0, [r6, #0]
4000bb46:	e01a      	b.n	4000bb7e <ddr3TipLegacyDynamicReadLeveling+0x96>
4000bb48:	4b10      	ldr	r3, [pc, #64]	; (4000bb8c <ddr3TipLegacyDynamicReadLeveling+0xa4>)
4000bb4a:	681b      	ldr	r3, [r3, #0]
4000bb4c:	7818      	ldrb	r0, [r3, #0]
4000bb4e:	f010 0001 	ands.w	r0, r0, #1
4000bb52:	d014      	beq.n	4000bb7e <ddr3TipLegacyDynamicReadLeveling+0x96>
4000bb54:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000bb58:	e88d 0028 	stmia.w	sp, {r3, r5}
4000bb5c:	4b0c      	ldr	r3, [pc, #48]	; (4000bb90 <ddr3TipLegacyDynamicReadLeveling+0xa8>)
4000bb5e:	4620      	mov	r0, r4
4000bb60:	460a      	mov	r2, r1
4000bb62:	9302      	str	r3, [sp, #8]
4000bb64:	460b      	mov	r3, r1
4000bb66:	f7fb fa5b 	bl	40007020 <ddr3TipIfPolling>
4000bb6a:	2800      	cmp	r0, #0
4000bb6c:	d007      	beq.n	4000bb7e <ddr3TipLegacyDynamicReadLeveling+0x96>
4000bb6e:	4b09      	ldr	r3, [pc, #36]	; (4000bb94 <ddr3TipLegacyDynamicReadLeveling+0xac>)
4000bb70:	781b      	ldrb	r3, [r3, #0]
4000bb72:	2b03      	cmp	r3, #3
4000bb74:	d802      	bhi.n	4000bb7c <ddr3TipLegacyDynamicReadLeveling+0x94>
4000bb76:	4808      	ldr	r0, [pc, #32]	; (4000bb98 <ddr3TipLegacyDynamicReadLeveling+0xb0>)
4000bb78:	f004 fff0 	bl	40010b5c <mvPrintf>
4000bb7c:	2001      	movs	r0, #1
4000bb7e:	b004      	add	sp, #16
4000bb80:	bd70      	pop	{r4, r5, r6, pc}
4000bb82:	bf00      	nop
4000bb84:	40020868 	andmi	r0, r2, r8, ror #16
4000bb88:	40017504 	andmi	r7, r1, r4, lsl #10
4000bb8c:	400205d8 	ldrdmi	r0, [r2], -r8
4000bb90:	000f4240 	andeq	r4, pc, r0, asr #4
4000bb94:	40016b6f 	andmi	r6, r1, pc, ror #22
4000bb98:	40013012 	andmi	r3, r1, r2, lsl r0

Disassembly of section .text.ddr3TipCalcCsMask:

4000bb9c <ddr3TipCalcCsMask>:
ddr3TipCalcCsMask():
4000bb9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000bba0:	460c      	mov	r4, r1
4000bba2:	2102      	movs	r1, #2
4000bba4:	461e      	mov	r6, r3
4000bba6:	4615      	mov	r5, r2
4000bba8:	f001 fdf0 	bl	4000d78c <ddr3TipDevAttrGet>
4000bbac:	4b16      	ldr	r3, [pc, #88]	; (4000bc08 <ddr3TipCalcCsMask+0x6c>)
4000bbae:	2758      	movs	r7, #88	; 0x58
4000bbb0:	220f      	movs	r2, #15
4000bbb2:	6032      	str	r2, [r6, #0]
4000bbb4:	fa5f fc80 	uxtb.w	ip, r0
4000bbb8:	6818      	ldr	r0, [r3, #0]
4000bbba:	2300      	movs	r3, #0
4000bbbc:	fb07 0404 	mla	r4, r7, r4, r0
4000bbc0:	4619      	mov	r1, r3
4000bbc2:	e011      	b.n	4000bbe8 <ddr3TipCalcCsMask+0x4c>
4000bbc4:	f890 705c 	ldrb.w	r7, [r0, #92]	; 0x5c
4000bbc8:	fa47 f703 	asr.w	r7, r7, r3
4000bbcc:	f017 0f01 	tst.w	r7, #1
4000bbd0:	d009      	beq.n	4000bbe6 <ddr3TipCalcCsMask+0x4a>
4000bbd2:	eb04 1703 	add.w	r7, r4, r3, lsl #4
4000bbd6:	f8d6 8000 	ldr.w	r8, [r6]
4000bbda:	793f      	ldrb	r7, [r7, #4]
4000bbdc:	4339      	orrs	r1, r7
4000bbde:	403a      	ands	r2, r7
4000bbe0:	ea28 0707 	bic.w	r7, r8, r7
4000bbe4:	6037      	str	r7, [r6, #0]
4000bbe6:	3301      	adds	r3, #1
4000bbe8:	4563      	cmp	r3, ip
4000bbea:	d3eb      	bcc.n	4000bbc4 <ddr3TipCalcCsMask+0x28>
4000bbec:	4291      	cmp	r1, r2
4000bbee:	d108      	bne.n	4000bc02 <ddr3TipCalcCsMask+0x66>
4000bbf0:	2301      	movs	r3, #1
4000bbf2:	fa03 f505 	lsl.w	r5, r3, r5
4000bbf6:	6833      	ldr	r3, [r6, #0]
4000bbf8:	ea63 0505 	orn	r5, r3, r5
4000bbfc:	f005 050f 	and.w	r5, r5, #15
4000bc00:	6035      	str	r5, [r6, #0]
4000bc02:	2000      	movs	r0, #0
4000bc04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000bc08:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipDynamicWriteLeveling:

4000bc0c <ddr3TipDynamicWriteLeveling>:
ddr3TipDynamicWriteLeveling():
4000bc0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bc10:	2500      	movs	r5, #0
4000bc12:	b09b      	sub	sp, #108	; 0x6c
4000bc14:	2214      	movs	r2, #20
4000bc16:	4629      	mov	r1, r5
4000bc18:	4604      	mov	r4, r0
4000bc1a:	a80a      	add	r0, sp, #40	; 0x28
4000bc1c:	9514      	str	r5, [sp, #80]	; 0x50
4000bc1e:	9516      	str	r5, [sp, #88]	; 0x58
4000bc20:	9517      	str	r5, [sp, #92]	; 0x5c
4000bc22:	f004 fe21 	bl	40010868 <memset>
4000bc26:	f7fe fb21 	bl	4000a26c <ddr3TipGetMaskResultsPupRegMap>
4000bc2a:	9519      	str	r5, [sp, #100]	; 0x64
4000bc2c:	9004      	str	r0, [sp, #16]
4000bc2e:	4620      	mov	r0, r4
4000bc30:	f7ff fb38 	bl	4000b2a4 <mvHwsDdr3TipMaxCSGet>
4000bc34:	2102      	movs	r1, #2
4000bc36:	9006      	str	r0, [sp, #24]
4000bc38:	4620      	mov	r0, r4
4000bc3a:	f001 fda7 	bl	4000d78c <ddr3TipDevAttrGet>
4000bc3e:	4b66      	ldr	r3, [pc, #408]	; (4000bdd8 <ddr3TipDynamicWriteLeveling+0x1cc>)
4000bc40:	681b      	ldr	r3, [r3, #0]
4000bc42:	781b      	ldrb	r3, [r3, #0]
4000bc44:	07da      	lsls	r2, r3, #31
4000bc46:	b2c0      	uxtb	r0, r0
4000bc48:	9005      	str	r0, [sp, #20]
4000bc4a:	d546      	bpl.n	4000bcda <ddr3TipDynamicWriteLeveling+0xce>
4000bc4c:	4b63      	ldr	r3, [pc, #396]	; (4000bddc <ddr3TipDynamicWriteLeveling+0x1d0>)
4000bc4e:	2101      	movs	r1, #1
4000bc50:	4a63      	ldr	r2, [pc, #396]	; (4000bde0 <ddr3TipDynamicWriteLeveling+0x1d4>)
4000bc52:	4620      	mov	r0, r4
4000bc54:	f04f 36ff 	mov.w	r6, #4294967295
4000bc58:	781b      	ldrb	r3, [r3, #0]
4000bc5a:	54d1      	strb	r1, [r2, r3]
4000bc5c:	4629      	mov	r1, r5
4000bc5e:	ab16      	add	r3, sp, #88	; 0x58
4000bc60:	462a      	mov	r2, r5
4000bc62:	9300      	str	r3, [sp, #0]
4000bc64:	f241 5338 	movw	r3, #5432	; 0x1538
4000bc68:	9601      	str	r6, [sp, #4]
4000bc6a:	f7fb f923 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000bc6e:	4d5d      	ldr	r5, [pc, #372]	; (4000bde4 <ddr3TipDynamicWriteLeveling+0x1d8>)
4000bc70:	4601      	mov	r1, r0
4000bc72:	6028      	str	r0, [r5, #0]
4000bc74:	2800      	cmp	r0, #0
4000bc76:	f040 8433 	bne.w	4000c4e0 <ddr3TipDynamicWriteLeveling+0x8d4>
4000bc7a:	ab17      	add	r3, sp, #92	; 0x5c
4000bc7c:	460a      	mov	r2, r1
4000bc7e:	e88d 0048 	stmia.w	sp, {r3, r6}
4000bc82:	4620      	mov	r0, r4
4000bc84:	f241 533c 	movw	r3, #5436	; 0x153c
4000bc88:	f7fb f914 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000bc8c:	4601      	mov	r1, r0
4000bc8e:	6028      	str	r0, [r5, #0]
4000bc90:	2800      	cmp	r0, #0
4000bc92:	f040 8425 	bne.w	4000c4e0 <ddr3TipDynamicWriteLeveling+0x8d4>
4000bc96:	ab14      	add	r3, sp, #80	; 0x50
4000bc98:	4620      	mov	r0, r4
4000bc9a:	e88d 0048 	stmia.w	sp, {r3, r6}
4000bc9e:	460a      	mov	r2, r1
4000bca0:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000bca4:	f7fb f906 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000bca8:	4606      	mov	r6, r0
4000bcaa:	6028      	str	r0, [r5, #0]
4000bcac:	2800      	cmp	r0, #0
4000bcae:	f040 8417 	bne.w	4000c4e0 <ddr3TipDynamicWriteLeveling+0x8d4>
4000bcb2:	4620      	mov	r0, r4
4000bcb4:	4631      	mov	r1, r6
4000bcb6:	f001 fd69 	bl	4000d78c <ddr3TipDevAttrGet>
4000bcba:	2802      	cmp	r0, #2
4000bcbc:	d80d      	bhi.n	4000bcda <ddr3TipDynamicWriteLeveling+0xce>
4000bcbe:	2308      	movs	r3, #8
4000bcc0:	4620      	mov	r0, r4
4000bcc2:	9301      	str	r3, [sp, #4]
4000bcc4:	4631      	mov	r1, r6
4000bcc6:	4632      	mov	r2, r6
4000bcc8:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000bccc:	9600      	str	r6, [sp, #0]
4000bcce:	f7fa fe47 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bcd2:	6028      	str	r0, [r5, #0]
4000bcd4:	2800      	cmp	r0, #0
4000bcd6:	f040 8403 	bne.w	4000c4e0 <ddr3TipDynamicWriteLeveling+0x8d4>
4000bcda:	250a      	movs	r5, #10
4000bcdc:	4f3e      	ldr	r7, [pc, #248]	; (4000bdd8 <ddr3TipDynamicWriteLeveling+0x1cc>)
4000bcde:	4e42      	ldr	r6, [pc, #264]	; (4000bde8 <ddr3TipDynamicWriteLeveling+0x1dc>)
4000bce0:	f640 781f 	movw	r8, #3871	; 0xf1f
4000bce4:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 4000bde4 <ddr3TipDynamicWriteLeveling+0x1d8>
4000bce8:	e00f      	b.n	4000bd0a <ddr3TipDynamicWriteLeveling+0xfe>
4000bcea:	2100      	movs	r1, #0
4000bcec:	4620      	mov	r0, r4
4000bcee:	f241 4318 	movw	r3, #5144	; 0x1418
4000bcf2:	e88d 0140 	stmia.w	sp, {r6, r8}
4000bcf6:	460a      	mov	r2, r1
4000bcf8:	f7fa fe32 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bcfc:	f8c9 0000 	str.w	r0, [r9]
4000bd00:	2800      	cmp	r0, #0
4000bd02:	f040 838e 	bne.w	4000c422 <ddr3TipDynamicWriteLeveling+0x816>
4000bd06:	3d01      	subs	r5, #1
4000bd08:	d004      	beq.n	4000bd14 <ddr3TipDynamicWriteLeveling+0x108>
4000bd0a:	683b      	ldr	r3, [r7, #0]
4000bd0c:	781b      	ldrb	r3, [r3, #0]
4000bd0e:	07db      	lsls	r3, r3, #31
4000bd10:	d5f9      	bpl.n	4000bd06 <ddr3TipDynamicWriteLeveling+0xfa>
4000bd12:	e7ea      	b.n	4000bcea <ddr3TipDynamicWriteLeveling+0xde>
4000bd14:	4b30      	ldr	r3, [pc, #192]	; (4000bdd8 <ddr3TipDynamicWriteLeveling+0x1cc>)
4000bd16:	681b      	ldr	r3, [r3, #0]
4000bd18:	781b      	ldrb	r3, [r3, #0]
4000bd1a:	07d8      	lsls	r0, r3, #31
4000bd1c:	d513      	bpl.n	4000bd46 <ddr3TipDynamicWriteLeveling+0x13a>
4000bd1e:	4b33      	ldr	r3, [pc, #204]	; (4000bdec <ddr3TipDynamicWriteLeveling+0x1e0>)
4000bd20:	211f      	movs	r1, #31
4000bd22:	f241 4218 	movw	r2, #5144	; 0x1418
4000bd26:	4620      	mov	r0, r4
4000bd28:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
4000bd2c:	4629      	mov	r1, r5
4000bd2e:	462a      	mov	r2, r5
4000bd30:	462b      	mov	r3, r5
4000bd32:	f7fb f975 	bl	40007020 <ddr3TipIfPolling>
4000bd36:	b130      	cbz	r0, 4000bd46 <ddr3TipDynamicWriteLeveling+0x13a>
4000bd38:	4b2d      	ldr	r3, [pc, #180]	; (4000bdf0 <ddr3TipDynamicWriteLeveling+0x1e4>)
4000bd3a:	781b      	ldrb	r3, [r3, #0]
4000bd3c:	2b03      	cmp	r3, #3
4000bd3e:	d802      	bhi.n	4000bd46 <ddr3TipDynamicWriteLeveling+0x13a>
4000bd40:	482c      	ldr	r0, [pc, #176]	; (4000bdf4 <ddr3TipDynamicWriteLeveling+0x1e8>)
4000bd42:	f004 ff0b 	bl	40010b5c <mvPrintf>
4000bd46:	4b2c      	ldr	r3, [pc, #176]	; (4000bdf8 <ddr3TipDynamicWriteLeveling+0x1ec>)
4000bd48:	2200      	movs	r2, #0
4000bd4a:	4d26      	ldr	r5, [pc, #152]	; (4000bde4 <ddr3TipDynamicWriteLeveling+0x1d8>)
4000bd4c:	4691      	mov	r9, r2
4000bd4e:	4f22      	ldr	r7, [pc, #136]	; (4000bdd8 <ddr3TipDynamicWriteLeveling+0x1cc>)
4000bd50:	601a      	str	r2, [r3, #0]
4000bd52:	4698      	mov	r8, r3
4000bd54:	e310      	b.n	4000c378 <ddr3TipDynamicWriteLeveling+0x76c>
4000bd56:	f44f 5384 	mov.w	r3, #4224	; 0x1080
4000bd5a:	a919      	add	r1, sp, #100	; 0x64
4000bd5c:	9300      	str	r3, [sp, #0]
4000bd5e:	4620      	mov	r0, r4
4000bd60:	2204      	movs	r2, #4
4000bd62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000bd66:	f7fb fd69 	bl	4000783c <ddr3TipWriteMRSCmd>
4000bd6a:	4601      	mov	r1, r0
4000bd6c:	6028      	str	r0, [r5, #0]
4000bd6e:	2800      	cmp	r0, #0
4000bd70:	f040 8357 	bne.w	4000c422 <ddr3TipDynamicWriteLeveling+0x816>
4000bd74:	683b      	ldr	r3, [r7, #0]
4000bd76:	781b      	ldrb	r3, [r3, #0]
4000bd78:	07db      	lsls	r3, r3, #31
4000bd7a:	d505      	bpl.n	4000bd88 <ddr3TipDynamicWriteLeveling+0x17c>
4000bd7c:	4620      	mov	r0, r4
4000bd7e:	f8d8 2000 	ldr.w	r2, [r8]
4000bd82:	ab15      	add	r3, sp, #84	; 0x54
4000bd84:	f7ff ff0a 	bl	4000bb9c <ddr3TipCalcCsMask>
4000bd88:	2100      	movs	r1, #0
4000bd8a:	4620      	mov	r0, r4
4000bd8c:	f001 fcfe 	bl	4000d78c <ddr3TipDevAttrGet>
4000bd90:	2802      	cmp	r0, #2
4000bd92:	d933      	bls.n	4000bdfc <ddr3TipDynamicWriteLeveling+0x1f0>
4000bd94:	f44f 5384 	mov.w	r3, #4224	; 0x1080
4000bd98:	2204      	movs	r2, #4
4000bd9a:	9300      	str	r3, [sp, #0]
4000bd9c:	4620      	mov	r0, r4
4000bd9e:	a915      	add	r1, sp, #84	; 0x54
4000bda0:	2380      	movs	r3, #128	; 0x80
4000bda2:	f7fb fd4b 	bl	4000783c <ddr3TipWriteMRSCmd>
4000bda6:	4e0f      	ldr	r6, [pc, #60]	; (4000bde4 <ddr3TipDynamicWriteLeveling+0x1d8>)
4000bda8:	4602      	mov	r2, r0
4000bdaa:	6028      	str	r0, [r5, #0]
4000bdac:	2800      	cmp	r0, #0
4000bdae:	f040 82da 	bne.w	4000c366 <ddr3TipDynamicWriteLeveling+0x75a>
4000bdb2:	f8d8 3000 	ldr.w	r3, [r8]
4000bdb6:	2103      	movs	r1, #3
4000bdb8:	4620      	mov	r0, r4
4000bdba:	005b      	lsls	r3, r3, #1
4000bdbc:	fa01 f303 	lsl.w	r3, r1, r3
4000bdc0:	2101      	movs	r1, #1
4000bdc2:	9300      	str	r3, [sp, #0]
4000bdc4:	230f      	movs	r3, #15
4000bdc6:	9301      	str	r3, [sp, #4]
4000bdc8:	f241 4398 	movw	r3, #5272	; 0x1498
4000bdcc:	f7fa fdc8 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bdd0:	6028      	str	r0, [r5, #0]
4000bdd2:	b300      	cbz	r0, 4000be16 <ddr3TipDynamicWriteLeveling+0x20a>
4000bdd4:	e2c7      	b.n	4000c366 <ddr3TipDynamicWriteLeveling+0x75a>
4000bdd6:	bf00      	nop
4000bdd8:	400205d8 	ldrdmi	r0, [r2], -r8
4000bddc:	4002096d 	andmi	r0, r2, sp, ror #18
4000bde0:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000bde4:	40020868 	andmi	r0, r2, r8, ror #16
4000bde8:	fffff002 			; <UNDEFINED> instruction: 0xfffff002
4000bdec:	000f4240 	andeq	r4, pc, r0, asr #4
4000bdf0:	40016b6f 	andmi	r6, r1, pc, ror #22
4000bdf4:	40013060 	andmi	r3, r1, r0, rrx
4000bdf8:	40020968 	andmi	r0, r2, r8, ror #18
4000bdfc:	f241 23c4 	movw	r3, #4804	; 0x12c4
4000be00:	4620      	mov	r0, r4
4000be02:	9300      	str	r3, [sp, #0]
4000be04:	a915      	add	r1, sp, #84	; 0x54
4000be06:	2204      	movs	r2, #4
4000be08:	23c0      	movs	r3, #192	; 0xc0
4000be0a:	f7fb fd17 	bl	4000783c <ddr3TipWriteMRSCmd>
4000be0e:	6028      	str	r0, [r5, #0]
4000be10:	2800      	cmp	r0, #0
4000be12:	f040 8306 	bne.w	4000c422 <ddr3TipDynamicWriteLeveling+0x816>
4000be16:	f7fe fa29 	bl	4000a26c <ddr3TipGetMaskResultsPupRegMap>
4000be1a:	2601      	movs	r6, #1
4000be1c:	9007      	str	r0, [sp, #28]
4000be1e:	f7fe fa13 	bl	4000a248 <ddr3TipGetMaskResultsDqReg>
4000be22:	2102      	movs	r1, #2
4000be24:	9009      	str	r0, [sp, #36]	; 0x24
4000be26:	4620      	mov	r0, r4
4000be28:	f001 fcb0 	bl	4000d78c <ddr3TipDevAttrGet>
4000be2c:	2305      	movs	r3, #5
4000be2e:	2200      	movs	r2, #0
4000be30:	9301      	str	r3, [sp, #4]
4000be32:	4631      	mov	r1, r6
4000be34:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000be38:	9600      	str	r6, [sp, #0]
4000be3a:	b2c0      	uxtb	r0, r0
4000be3c:	9008      	str	r0, [sp, #32]
4000be3e:	4620      	mov	r0, r4
4000be40:	f7fa fd8e 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000be44:	4602      	mov	r2, r0
4000be46:	6028      	str	r0, [r5, #0]
4000be48:	2800      	cmp	r0, #0
4000be4a:	f040 80cd 	bne.w	4000bfe8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000be4e:	2350      	movs	r3, #80	; 0x50
4000be50:	f04f 0aff 	mov.w	sl, #255	; 0xff
4000be54:	4620      	mov	r0, r4
4000be56:	e88d 0408 	stmia.w	sp, {r3, sl}
4000be5a:	4631      	mov	r1, r6
4000be5c:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000be60:	f7fa fd7e 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000be64:	4602      	mov	r2, r0
4000be66:	6028      	str	r0, [r5, #0]
4000be68:	2800      	cmp	r0, #0
4000be6a:	f040 80bd 	bne.w	4000bfe8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000be6e:	235c      	movs	r3, #92	; 0x5c
4000be70:	4620      	mov	r0, r4
4000be72:	e88d 0408 	stmia.w	sp, {r3, sl}
4000be76:	4631      	mov	r1, r6
4000be78:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000be7c:	f7fa fd70 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000be80:	4602      	mov	r2, r0
4000be82:	6028      	str	r0, [r5, #0]
4000be84:	2800      	cmp	r0, #0
4000be86:	f040 80af 	bne.w	4000bfe8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000be8a:	4ba5      	ldr	r3, [pc, #660]	; (4000c120 <ddr3TipDynamicWriteLeveling+0x514>)
4000be8c:	4620      	mov	r0, r4
4000be8e:	f8df c2b0 	ldr.w	ip, [pc, #688]	; 4000c140 <ddr3TipDynamicWriteLeveling+0x534>
4000be92:	4631      	mov	r1, r6
4000be94:	e88d 1008 	stmia.w	sp, {r3, ip}
4000be98:	f241 0334 	movw	r3, #4148	; 0x1034
4000be9c:	f7fa fd60 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bea0:	4602      	mov	r2, r0
4000bea2:	6028      	str	r0, [r5, #0]
4000bea4:	2800      	cmp	r0, #0
4000bea6:	f040 809f 	bne.w	4000bfe8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000beaa:	f8df e298 	ldr.w	lr, [pc, #664]	; 4000c144 <ddr3TipDynamicWriteLeveling+0x538>
4000beae:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
4000beb2:	4620      	mov	r0, r4
4000beb4:	4631      	mov	r1, r6
4000beb6:	e88d 4008 	stmia.w	sp, {r3, lr}
4000beba:	f241 033c 	movw	r3, #4156	; 0x103c
4000bebe:	f7fa fd4f 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bec2:	4602      	mov	r2, r0
4000bec4:	6028      	str	r0, [r5, #0]
4000bec6:	2800      	cmp	r0, #0
4000bec8:	f040 808e 	bne.w	4000bfe8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000becc:	2380      	movs	r3, #128	; 0x80
4000bece:	f64f 7bff 	movw	fp, #65535	; 0xffff
4000bed2:	4620      	mov	r0, r4
4000bed4:	e88d 0808 	stmia.w	sp, {r3, fp}
4000bed8:	4631      	mov	r1, r6
4000beda:	f241 03b4 	movw	r3, #4276	; 0x10b4
4000bede:	f7fa fd3f 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bee2:	4602      	mov	r2, r0
4000bee4:	6028      	str	r0, [r5, #0]
4000bee6:	2800      	cmp	r0, #0
4000bee8:	d17e      	bne.n	4000bfe8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000beea:	2314      	movs	r3, #20
4000beec:	4620      	mov	r0, r4
4000beee:	e88d 0408 	stmia.w	sp, {r3, sl}
4000bef2:	4631      	mov	r1, r6
4000bef4:	f241 03f8 	movw	r3, #4344	; 0x10f8
4000bef8:	f7fa fd32 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000befc:	4602      	mov	r2, r0
4000befe:	6028      	str	r0, [r5, #0]
4000bf00:	2800      	cmp	r0, #0
4000bf02:	d171      	bne.n	4000bfe8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000bf04:	f64f 735c 	movw	r3, #65372	; 0xff5c
4000bf08:	4620      	mov	r0, r4
4000bf0a:	e88d 0808 	stmia.w	sp, {r3, fp}
4000bf0e:	4631      	mov	r1, r6
4000bf10:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000bf14:	f7fa fd24 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bf18:	6028      	str	r0, [r5, #0]
4000bf1a:	2800      	cmp	r0, #0
4000bf1c:	d164      	bne.n	4000bfe8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000bf1e:	4606      	mov	r6, r0
4000bf20:	f04f 7a80 	mov.w	sl, #16777216	; 0x1000000
4000bf24:	9809      	ldr	r0, [sp, #36]	; 0x24
4000bf26:	2101      	movs	r1, #1
4000bf28:	2200      	movs	r2, #0
4000bf2a:	5b83      	ldrh	r3, [r0, r6]
4000bf2c:	4620      	mov	r0, r4
4000bf2e:	f8cd a000 	str.w	sl, [sp]
4000bf32:	f8cd a004 	str.w	sl, [sp, #4]
4000bf36:	f7fa fd13 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bf3a:	6028      	str	r0, [r5, #0]
4000bf3c:	2800      	cmp	r0, #0
4000bf3e:	d13f      	bne.n	4000bfc0 <ddr3TipDynamicWriteLeveling+0x3b4>
4000bf40:	3602      	adds	r6, #2
4000bf42:	2e50      	cmp	r6, #80	; 0x50
4000bf44:	d1ee      	bne.n	4000bf24 <ddr3TipDynamicWriteLeveling+0x318>
4000bf46:	f8dd a01c 	ldr.w	sl, [sp, #28]
4000bf4a:	4623      	mov	r3, r4
4000bf4c:	4606      	mov	r6, r0
4000bf4e:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
4000bf52:	4654      	mov	r4, sl
4000bf54:	46ca      	mov	sl, r9
4000bf56:	4699      	mov	r9, r3
4000bf58:	e014      	b.n	4000bf84 <ddr3TipDynamicWriteLeveling+0x378>
4000bf5a:	f834 3b02 	ldrh.w	r3, [r4], #2
4000bf5e:	4648      	mov	r0, r9
4000bf60:	2101      	movs	r1, #1
4000bf62:	2200      	movs	r2, #0
4000bf64:	f8cd b000 	str.w	fp, [sp]
4000bf68:	f8cd b004 	str.w	fp, [sp, #4]
4000bf6c:	f7fa fcf8 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bf70:	6028      	str	r0, [r5, #0]
4000bf72:	b130      	cbz	r0, 4000bf82 <ddr3TipDynamicWriteLeveling+0x376>
4000bf74:	f002 faa2 	bl	4000e4bc <gtBreakOnFail>
4000bf78:	4a6a      	ldr	r2, [pc, #424]	; (4000c124 <ddr3TipDynamicWriteLeveling+0x518>)
4000bf7a:	464c      	mov	r4, r9
4000bf7c:	46d1      	mov	r9, sl
4000bf7e:	6816      	ldr	r6, [r2, #0]
4000bf80:	e037      	b.n	4000bff2 <ddr3TipDynamicWriteLeveling+0x3e6>
4000bf82:	3601      	adds	r6, #1
4000bf84:	9b08      	ldr	r3, [sp, #32]
4000bf86:	429e      	cmp	r6, r3
4000bf88:	d3e7      	bcc.n	4000bf5a <ddr3TipDynamicWriteLeveling+0x34e>
4000bf8a:	2600      	movs	r6, #0
4000bf8c:	464c      	mov	r4, r9
4000bf8e:	46d1      	mov	r9, sl
4000bf90:	46b2      	mov	sl, r6
4000bf92:	e01b      	b.n	4000bfcc <ddr3TipDynamicWriteLeveling+0x3c0>
4000bf94:	683b      	ldr	r3, [r7, #0]
4000bf96:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000bf9a:	fa43 f306 	asr.w	r3, r3, r6
4000bf9e:	07d8      	lsls	r0, r3, #31
4000bfa0:	d513      	bpl.n	4000bfca <ddr3TipDynamicWriteLeveling+0x3be>
4000bfa2:	9807      	ldr	r0, [sp, #28]
4000bfa4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
4000bfa8:	2101      	movs	r1, #1
4000bfaa:	f830 3016 	ldrh.w	r3, [r0, r6, lsl #1]
4000bfae:	4620      	mov	r0, r4
4000bfb0:	9201      	str	r2, [sp, #4]
4000bfb2:	2200      	movs	r2, #0
4000bfb4:	f8cd a000 	str.w	sl, [sp]
4000bfb8:	f7fa fcd2 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bfbc:	6028      	str	r0, [r5, #0]
4000bfbe:	b120      	cbz	r0, 4000bfca <ddr3TipDynamicWriteLeveling+0x3be>
4000bfc0:	f002 fa7c 	bl	4000e4bc <gtBreakOnFail>
4000bfc4:	4957      	ldr	r1, [pc, #348]	; (4000c124 <ddr3TipDynamicWriteLeveling+0x518>)
4000bfc6:	680e      	ldr	r6, [r1, #0]
4000bfc8:	e013      	b.n	4000bff2 <ddr3TipDynamicWriteLeveling+0x3e6>
4000bfca:	3601      	adds	r6, #1
4000bfcc:	9a08      	ldr	r2, [sp, #32]
4000bfce:	4296      	cmp	r6, r2
4000bfd0:	d1e0      	bne.n	4000bf94 <ddr3TipDynamicWriteLeveling+0x388>
4000bfd2:	2101      	movs	r1, #1
4000bfd4:	4620      	mov	r0, r4
4000bfd6:	2200      	movs	r2, #0
4000bfd8:	f241 63dc 	movw	r3, #5852	; 0x16dc
4000bfdc:	9100      	str	r1, [sp, #0]
4000bfde:	9101      	str	r1, [sp, #4]
4000bfe0:	f7fa fcbe 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000bfe4:	6028      	str	r0, [r5, #0]
4000bfe6:	b118      	cbz	r0, 4000bff0 <ddr3TipDynamicWriteLeveling+0x3e4>
4000bfe8:	f002 fa68 	bl	4000e4bc <gtBreakOnFail>
4000bfec:	682e      	ldr	r6, [r5, #0]
4000bfee:	e000      	b.n	4000bff2 <ddr3TipDynamicWriteLeveling+0x3e6>
4000bff0:	4606      	mov	r6, r0
4000bff2:	f8df a130 	ldr.w	sl, [pc, #304]	; 4000c124 <ddr3TipDynamicWriteLeveling+0x518>
4000bff6:	602e      	str	r6, [r5, #0]
4000bff8:	2e00      	cmp	r6, #0
4000bffa:	d144      	bne.n	4000c086 <ddr3TipDynamicWriteLeveling+0x47a>
4000bffc:	4631      	mov	r1, r6
4000bffe:	4620      	mov	r0, r4
4000c000:	f001 fbc4 	bl	4000d78c <ddr3TipDevAttrGet>
4000c004:	f8df b130 	ldr.w	fp, [pc, #304]	; 4000c138 <ddr3TipDynamicWriteLeveling+0x52c>
4000c008:	2101      	movs	r1, #1
4000c00a:	f241 0330 	movw	r3, #4144	; 0x1030
4000c00e:	4632      	mov	r2, r6
4000c010:	9100      	str	r1, [sp, #0]
4000c012:	9101      	str	r1, [sp, #4]
4000c014:	2802      	cmp	r0, #2
4000c016:	bf98      	it	ls
4000c018:	465b      	movls	r3, fp
4000c01a:	4620      	mov	r0, r4
4000c01c:	f7fa fca0 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000c020:	6028      	str	r0, [r5, #0]
4000c022:	2800      	cmp	r0, #0
4000c024:	d12f      	bne.n	4000c086 <ddr3TipDynamicWriteLeveling+0x47a>
4000c026:	4620      	mov	r0, r4
4000c028:	4631      	mov	r1, r6
4000c02a:	f001 fbaf 	bl	4000d78c <ddr3TipDevAttrGet>
4000c02e:	2802      	cmp	r0, #2
4000c030:	d938      	bls.n	4000c0a4 <ddr3TipDynamicWriteLeveling+0x498>
4000c032:	683b      	ldr	r3, [r7, #0]
4000c034:	781b      	ldrb	r3, [r3, #0]
4000c036:	07d9      	lsls	r1, r3, #31
4000c038:	d534      	bpl.n	4000c0a4 <ddr3TipDynamicWriteLeveling+0x498>
4000c03a:	4a3b      	ldr	r2, [pc, #236]	; (4000c128 <ddr3TipDynamicWriteLeveling+0x51c>)
4000c03c:	2302      	movs	r3, #2
4000c03e:	4620      	mov	r0, r4
4000c040:	4631      	mov	r1, r6
4000c042:	e88d 0808 	stmia.w	sp, {r3, fp}
4000c046:	9202      	str	r2, [sp, #8]
4000c048:	4632      	mov	r2, r6
4000c04a:	f7fa ffe9 	bl	40007020 <ddr3TipIfPolling>
4000c04e:	b140      	cbz	r0, 4000c062 <ddr3TipDynamicWriteLeveling+0x456>
4000c050:	4b36      	ldr	r3, [pc, #216]	; (4000c12c <ddr3TipDynamicWriteLeveling+0x520>)
4000c052:	781b      	ldrb	r3, [r3, #0]
4000c054:	2b03      	cmp	r3, #3
4000c056:	d825      	bhi.n	4000c0a4 <ddr3TipDynamicWriteLeveling+0x498>
4000c058:	4835      	ldr	r0, [pc, #212]	; (4000c130 <ddr3TipDynamicWriteLeveling+0x524>)
4000c05a:	4649      	mov	r1, r9
4000c05c:	f004 fd7e 	bl	40010b5c <mvPrintf>
4000c060:	e020      	b.n	4000c0a4 <ddr3TipDynamicWriteLeveling+0x498>
4000c062:	683b      	ldr	r3, [r7, #0]
4000c064:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c068:	2b0b      	cmp	r3, #11
4000c06a:	d01b      	beq.n	4000c0a4 <ddr3TipDynamicWriteLeveling+0x498>
4000c06c:	ab18      	add	r3, sp, #96	; 0x60
4000c06e:	4620      	mov	r0, r4
4000c070:	9300      	str	r3, [sp, #0]
4000c072:	4631      	mov	r1, r6
4000c074:	2304      	movs	r3, #4
4000c076:	4632      	mov	r2, r6
4000c078:	9301      	str	r3, [sp, #4]
4000c07a:	f241 0330 	movw	r3, #4144	; 0x1030
4000c07e:	f7fa ff19 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000c082:	6028      	str	r0, [r5, #0]
4000c084:	b120      	cbz	r0, 4000c090 <ddr3TipDynamicWriteLeveling+0x484>
4000c086:	f002 fa19 	bl	4000e4bc <gtBreakOnFail>
4000c08a:	f8da 0000 	ldr.w	r0, [sl]
4000c08e:	e250      	b.n	4000c532 <ddr3TipDynamicWriteLeveling+0x926>
4000c090:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000c092:	b13a      	cbz	r2, 4000c0a4 <ddr3TipDynamicWriteLeveling+0x498>
4000c094:	4b25      	ldr	r3, [pc, #148]	; (4000c12c <ddr3TipDynamicWriteLeveling+0x520>)
4000c096:	781b      	ldrb	r3, [r3, #0]
4000c098:	2b03      	cmp	r3, #3
4000c09a:	d803      	bhi.n	4000c0a4 <ddr3TipDynamicWriteLeveling+0x498>
4000c09c:	4825      	ldr	r0, [pc, #148]	; (4000c134 <ddr3TipDynamicWriteLeveling+0x528>)
4000c09e:	4631      	mov	r1, r6
4000c0a0:	f004 fd5c 	bl	40010b5c <mvPrintf>
4000c0a4:	683b      	ldr	r3, [r7, #0]
4000c0a6:	781b      	ldrb	r3, [r3, #0]
4000c0a8:	07da      	lsls	r2, r3, #31
4000c0aa:	f140 809f 	bpl.w	4000c1ec <ddr3TipDynamicWriteLeveling+0x5e0>
4000c0ae:	4a1e      	ldr	r2, [pc, #120]	; (4000c128 <ddr3TipDynamicWriteLeveling+0x51c>)
4000c0b0:	2100      	movs	r1, #0
4000c0b2:	4e21      	ldr	r6, [pc, #132]	; (4000c138 <ddr3TipDynamicWriteLeveling+0x52c>)
4000c0b4:	2302      	movs	r3, #2
4000c0b6:	4620      	mov	r0, r4
4000c0b8:	9202      	str	r2, [sp, #8]
4000c0ba:	460a      	mov	r2, r1
4000c0bc:	e88d 0048 	stmia.w	sp, {r3, r6}
4000c0c0:	f7fa ffae 	bl	40007020 <ddr3TipIfPolling>
4000c0c4:	1e01      	subs	r1, r0, #0
4000c0c6:	d009      	beq.n	4000c0dc <ddr3TipDynamicWriteLeveling+0x4d0>
4000c0c8:	4b18      	ldr	r3, [pc, #96]	; (4000c12c <ddr3TipDynamicWriteLeveling+0x520>)
4000c0ca:	781b      	ldrb	r3, [r3, #0]
4000c0cc:	2b03      	cmp	r3, #3
4000c0ce:	f200 808d 	bhi.w	4000c1ec <ddr3TipDynamicWriteLeveling+0x5e0>
4000c0d2:	4817      	ldr	r0, [pc, #92]	; (4000c130 <ddr3TipDynamicWriteLeveling+0x524>)
4000c0d4:	4649      	mov	r1, r9
4000c0d6:	f004 fd41 	bl	40010b5c <mvPrintf>
4000c0da:	e087      	b.n	4000c1ec <ddr3TipDynamicWriteLeveling+0x5e0>
4000c0dc:	ab18      	add	r3, sp, #96	; 0x60
4000c0de:	460a      	mov	r2, r1
4000c0e0:	9300      	str	r3, [sp, #0]
4000c0e2:	4620      	mov	r0, r4
4000c0e4:	2304      	movs	r3, #4
4000c0e6:	9301      	str	r3, [sp, #4]
4000c0e8:	4633      	mov	r3, r6
4000c0ea:	f7fa fee3 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000c0ee:	4601      	mov	r1, r0
4000c0f0:	6028      	str	r0, [r5, #0]
4000c0f2:	2800      	cmp	r0, #0
4000c0f4:	f040 8195 	bne.w	4000c422 <ddr3TipDynamicWriteLeveling+0x816>
4000c0f8:	683b      	ldr	r3, [r7, #0]
4000c0fa:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
4000c0fe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c102:	2b0b      	cmp	r3, #11
4000c104:	d020      	beq.n	4000c148 <ddr3TipDynamicWriteLeveling+0x53c>
4000c106:	f1b9 0f00 	cmp.w	r9, #0
4000c10a:	d01e      	beq.n	4000c14a <ddr3TipDynamicWriteLeveling+0x53e>
4000c10c:	4b07      	ldr	r3, [pc, #28]	; (4000c12c <ddr3TipDynamicWriteLeveling+0x520>)
4000c10e:	781b      	ldrb	r3, [r3, #0]
4000c110:	2b03      	cmp	r3, #3
4000c112:	d81a      	bhi.n	4000c14a <ddr3TipDynamicWriteLeveling+0x53e>
4000c114:	4809      	ldr	r0, [pc, #36]	; (4000c13c <ddr3TipDynamicWriteLeveling+0x530>)
4000c116:	464a      	mov	r2, r9
4000c118:	f004 fd20 	bl	40010b5c <mvPrintf>
4000c11c:	e015      	b.n	4000c14a <ddr3TipDynamicWriteLeveling+0x53e>
4000c11e:	bf00      	nop
4000c120:	00381b82 	eorseq	r1, r8, r2, lsl #23
4000c124:	40020868 	andmi	r0, r2, r8, ror #16
4000c128:	000f4240 	andeq	r4, pc, r0, asr #4
4000c12c:	40016b6f 	andmi	r6, r1, pc, ror #22
4000c130:	40013078 	andmi	r3, r1, r8, ror r0
4000c134:	4001309f 	mulmi	r1, pc, r0	; <UNPREDICTABLE>
4000c138:	00018488 	andeq	r8, r1, r8, lsl #9
4000c13c:	400130c3 	andmi	r3, r1, r3, asr #1
4000c140:	003c3faf 	eorseq	r3, ip, pc, lsr #31
4000c144:	07fffe00 	ldrbeq	pc, [pc, r0, lsl #28]!	; <UNPREDICTABLE>
4000c148:	4681      	mov	r9, r0
4000c14a:	f04f 0a00 	mov.w	sl, #0
4000c14e:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
4000c152:	4656      	mov	r6, sl
4000c154:	e047      	b.n	4000c1e6 <ddr3TipDynamicWriteLeveling+0x5da>
4000c156:	683b      	ldr	r3, [r7, #0]
4000c158:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c15c:	fa43 f306 	asr.w	r3, r3, r6
4000c160:	07db      	lsls	r3, r3, #31
4000c162:	d53d      	bpl.n	4000c1e0 <ddr3TipDynamicWriteLeveling+0x5d4>
4000c164:	9804      	ldr	r0, [sp, #16]
4000c166:	f04f 31ff 	mov.w	r1, #4294967295
4000c16a:	f830 300a 	ldrh.w	r3, [r0, sl]
4000c16e:	4620      	mov	r0, r4
4000c170:	9101      	str	r1, [sp, #4]
4000c172:	2100      	movs	r1, #0
4000c174:	f8cd b000 	str.w	fp, [sp]
4000c178:	460a      	mov	r2, r1
4000c17a:	f7fa fe9b 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000c17e:	4601      	mov	r1, r0
4000c180:	6028      	str	r0, [r5, #0]
4000c182:	2800      	cmp	r0, #0
4000c184:	f040 814d 	bne.w	4000c422 <ddr3TipDynamicWriteLeveling+0x816>
4000c188:	4aa8      	ldr	r2, [pc, #672]	; (4000c42c <ddr3TipDynamicWriteLeveling+0x820>)
4000c18a:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
4000c18e:	7813      	ldrb	r3, [r2, #0]
4000c190:	2b01      	cmp	r3, #1
4000c192:	d804      	bhi.n	4000c19e <ddr3TipDynamicWriteLeveling+0x592>
4000c194:	48a6      	ldr	r0, [pc, #664]	; (4000c430 <ddr3TipDynamicWriteLeveling+0x824>)
4000c196:	4632      	mov	r2, r6
4000c198:	464b      	mov	r3, r9
4000c19a:	f004 fcdf 	bl	40010b5c <mvPrintf>
4000c19e:	f019 7f00 	tst.w	r9, #33554432	; 0x2000000
4000c1a2:	d103      	bne.n	4000c1ac <ddr3TipDynamicWriteLeveling+0x5a0>
4000c1a4:	ab0a      	add	r3, sp, #40	; 0x28
4000c1a6:	2201      	movs	r2, #1
4000c1a8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
4000c1ac:	9804      	ldr	r0, [sp, #16]
4000c1ae:	2100      	movs	r1, #0
4000c1b0:	22ff      	movs	r2, #255	; 0xff
4000c1b2:	f830 300a 	ldrh.w	r3, [r0, sl]
4000c1b6:	4620      	mov	r0, r4
4000c1b8:	9201      	str	r2, [sp, #4]
4000c1ba:	460a      	mov	r2, r1
4000c1bc:	f8cd b000 	str.w	fp, [sp]
4000c1c0:	f7fa fe78 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000c1c4:	6028      	str	r0, [r5, #0]
4000c1c6:	2800      	cmp	r0, #0
4000c1c8:	f040 812b 	bne.w	4000c422 <ddr3TipDynamicWriteLeveling+0x816>
4000c1cc:	f8d8 3000 	ldr.w	r3, [r8]
4000c1d0:	2205      	movs	r2, #5
4000c1d2:	a91a      	add	r1, sp, #104	; 0x68
4000c1d4:	fb02 1303 	mla	r3, r2, r3, r1
4000c1d8:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000c1da:	199b      	adds	r3, r3, r6
4000c1dc:	f803 2c2c 	strb.w	r2, [r3, #-44]
4000c1e0:	3601      	adds	r6, #1
4000c1e2:	f10a 0a02 	add.w	sl, sl, #2
4000c1e6:	9a05      	ldr	r2, [sp, #20]
4000c1e8:	4296      	cmp	r6, r2
4000c1ea:	d3b4      	bcc.n	4000c156 <ddr3TipDynamicWriteLeveling+0x54a>
4000c1ec:	683b      	ldr	r3, [r7, #0]
4000c1ee:	781b      	ldrb	r3, [r3, #0]
4000c1f0:	07de      	lsls	r6, r3, #31
4000c1f2:	d571      	bpl.n	4000c2d8 <ddr3TipDynamicWriteLeveling+0x6cc>
4000c1f4:	46ca      	mov	sl, r9
4000c1f6:	2600      	movs	r6, #0
4000c1f8:	46a1      	mov	r9, r4
4000c1fa:	e068      	b.n	4000c2ce <ddr3TipDynamicWriteLeveling+0x6c2>
4000c1fc:	683b      	ldr	r3, [r7, #0]
4000c1fe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c202:	fa43 f306 	asr.w	r3, r3, r6
4000c206:	07d8      	lsls	r0, r3, #31
4000c208:	d560      	bpl.n	4000c2cc <ddr3TipDynamicWriteLeveling+0x6c0>
4000c20a:	f8d8 3000 	ldr.w	r3, [r8]
4000c20e:	a81a      	add	r0, sp, #104	; 0x68
4000c210:	f04f 0b05 	mov.w	fp, #5
4000c214:	4987      	ldr	r1, [pc, #540]	; (4000c434 <ddr3TipDynamicWriteLeveling+0x828>)
4000c216:	2400      	movs	r4, #0
4000c218:	fb0b 0303 	mla	r3, fp, r3, r0
4000c21c:	680a      	ldr	r2, [r1, #0]
4000c21e:	4648      	mov	r0, r9
4000c220:	4621      	mov	r1, r4
4000c222:	199b      	adds	r3, r3, r6
4000c224:	f813 ac2c 	ldrb.w	sl, [r3, #-44]
4000c228:	9600      	str	r6, [sp, #0]
4000c22a:	f10a 0a10 	add.w	sl, sl, #16
4000c22e:	9401      	str	r4, [sp, #4]
4000c230:	f00a 031f 	and.w	r3, sl, #31
4000c234:	f3ca 1a42 	ubfx	sl, sl, #5, #3
4000c238:	189a      	adds	r2, r3, r2
4000c23a:	9402      	str	r4, [sp, #8]
4000c23c:	0292      	lsls	r2, r2, #10
4000c23e:	ea42 1a8a 	orr.w	sl, r2, sl, lsl #6
4000c242:	4622      	mov	r2, r4
4000c244:	ea4a 0a03 	orr.w	sl, sl, r3
4000c248:	4623      	mov	r3, r4
4000c24a:	f8cd a00c 	str.w	sl, [sp, #12]
4000c24e:	f7fa ffc3 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000c252:	aa18      	add	r2, sp, #96	; 0x60
4000c254:	f04f 33ff 	mov.w	r3, #4294967295
4000c258:	9200      	str	r2, [sp, #0]
4000c25a:	4648      	mov	r0, r9
4000c25c:	9301      	str	r3, [sp, #4]
4000c25e:	4621      	mov	r1, r4
4000c260:	4622      	mov	r2, r4
4000c262:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000c266:	f7fa fe25 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000c26a:	6028      	str	r0, [r5, #0]
4000c26c:	2800      	cmp	r0, #0
4000c26e:	f040 80d8 	bne.w	4000c422 <ddr3TipDynamicWriteLeveling+0x816>
4000c272:	2201      	movs	r2, #1
4000c274:	f106 0314 	add.w	r3, r6, #20
4000c278:	9918      	ldr	r1, [sp, #96]	; 0x60
4000c27a:	fa02 f203 	lsl.w	r2, r2, r3
4000c27e:	400a      	ands	r2, r1
4000c280:	40da      	lsrs	r2, r3
4000c282:	d123      	bne.n	4000c2cc <ddr3TipDynamicWriteLeveling+0x6c0>
4000c284:	4869      	ldr	r0, [pc, #420]	; (4000c42c <ddr3TipDynamicWriteLeveling+0x820>)
4000c286:	7803      	ldrb	r3, [r0, #0]
4000c288:	2b03      	cmp	r3, #3
4000c28a:	d80b      	bhi.n	4000c2a4 <ddr3TipDynamicWriteLeveling+0x698>
4000c28c:	f8d8 3000 	ldr.w	r3, [r8]
4000c290:	a91a      	add	r1, sp, #104	; 0x68
4000c292:	4869      	ldr	r0, [pc, #420]	; (4000c438 <ddr3TipDynamicWriteLeveling+0x82c>)
4000c294:	fb0b 1b03 	mla	fp, fp, r3, r1
4000c298:	eb0b 0306 	add.w	r3, fp, r6
4000c29c:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
4000c2a0:	f004 fc5c 	bl	40010b5c <mvPrintf>
4000c2a4:	f8d8 3000 	ldr.w	r3, [r8]
4000c2a8:	2205      	movs	r2, #5
4000c2aa:	a81a      	add	r0, sp, #104	; 0x68
4000c2ac:	fb02 0303 	mla	r3, r2, r3, r0
4000c2b0:	4a5e      	ldr	r2, [pc, #376]	; (4000c42c <ddr3TipDynamicWriteLeveling+0x820>)
4000c2b2:	199b      	adds	r3, r3, r6
4000c2b4:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
4000c2b8:	3120      	adds	r1, #32
4000c2ba:	b2c9      	uxtb	r1, r1
4000c2bc:	f803 1c2c 	strb.w	r1, [r3, #-44]
4000c2c0:	7813      	ldrb	r3, [r2, #0]
4000c2c2:	2b03      	cmp	r3, #3
4000c2c4:	d802      	bhi.n	4000c2cc <ddr3TipDynamicWriteLeveling+0x6c0>
4000c2c6:	485d      	ldr	r0, [pc, #372]	; (4000c43c <ddr3TipDynamicWriteLeveling+0x830>)
4000c2c8:	f004 fc48 	bl	40010b5c <mvPrintf>
4000c2cc:	3601      	adds	r6, #1
4000c2ce:	9b05      	ldr	r3, [sp, #20]
4000c2d0:	429e      	cmp	r6, r3
4000c2d2:	d393      	bcc.n	4000c1fc <ddr3TipDynamicWriteLeveling+0x5f0>
4000c2d4:	464c      	mov	r4, r9
4000c2d6:	46d1      	mov	r9, sl
4000c2d8:	2101      	movs	r1, #1
4000c2da:	2200      	movs	r2, #0
4000c2dc:	4620      	mov	r0, r4
4000c2de:	f241 63dc 	movw	r3, #5852	; 0x16dc
4000c2e2:	9101      	str	r1, [sp, #4]
4000c2e4:	9200      	str	r2, [sp, #0]
4000c2e6:	f7fa fb3b 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000c2ea:	4e55      	ldr	r6, [pc, #340]	; (4000c440 <ddr3TipDynamicWriteLeveling+0x834>)
4000c2ec:	4601      	mov	r1, r0
4000c2ee:	6028      	str	r0, [r5, #0]
4000c2f0:	2800      	cmp	r0, #0
4000c2f2:	d138      	bne.n	4000c366 <ddr3TipDynamicWriteLeveling+0x75a>
4000c2f4:	4620      	mov	r0, r4
4000c2f6:	f001 fa49 	bl	4000d78c <ddr3TipDevAttrGet>
4000c2fa:	a919      	add	r1, sp, #100	; 0x64
4000c2fc:	2802      	cmp	r0, #2
4000c2fe:	4620      	mov	r0, r4
4000c300:	bf8c      	ite	hi
4000c302:	f44f 5384 	movhi.w	r3, #4224	; 0x1080
4000c306:	f241 23c4 	movwls	r3, #4804	; 0x12c4
4000c30a:	2204      	movs	r2, #4
4000c30c:	9300      	str	r3, [sp, #0]
4000c30e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000c312:	f7fb fa93 	bl	4000783c <ddr3TipWriteMRSCmd>
4000c316:	6028      	str	r0, [r5, #0]
4000c318:	bb28      	cbnz	r0, 4000c366 <ddr3TipDynamicWriteLeveling+0x75a>
4000c31a:	f44f 5384 	mov.w	r3, #4224	; 0x1080
4000c31e:	2204      	movs	r2, #4
4000c320:	9300      	str	r3, [sp, #0]
4000c322:	4620      	mov	r0, r4
4000c324:	a919      	add	r1, sp, #100	; 0x64
4000c326:	2300      	movs	r3, #0
4000c328:	f7fb fa88 	bl	4000783c <ddr3TipWriteMRSCmd>
4000c32c:	4e44      	ldr	r6, [pc, #272]	; (4000c440 <ddr3TipDynamicWriteLeveling+0x834>)
4000c32e:	4602      	mov	r2, r0
4000c330:	6028      	str	r0, [r5, #0]
4000c332:	b9c0      	cbnz	r0, 4000c366 <ddr3TipDynamicWriteLeveling+0x75a>
4000c334:	2305      	movs	r3, #5
4000c336:	f04f 0a07 	mov.w	sl, #7
4000c33a:	4620      	mov	r0, r4
4000c33c:	e88d 0408 	stmia.w	sp, {r3, sl}
4000c340:	2101      	movs	r1, #1
4000c342:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c346:	f7fa fb0b 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000c34a:	4602      	mov	r2, r0
4000c34c:	6028      	str	r0, [r5, #0]
4000c34e:	b950      	cbnz	r0, 4000c366 <ddr3TipDynamicWriteLeveling+0x75a>
4000c350:	2304      	movs	r3, #4
4000c352:	4620      	mov	r0, r4
4000c354:	e88d 0408 	stmia.w	sp, {r3, sl}
4000c358:	2101      	movs	r1, #1
4000c35a:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c35e:	f7fa faff 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000c362:	6028      	str	r0, [r5, #0]
4000c364:	b118      	cbz	r0, 4000c36e <ddr3TipDynamicWriteLeveling+0x762>
4000c366:	f002 f8a9 	bl	4000e4bc <gtBreakOnFail>
4000c36a:	6830      	ldr	r0, [r6, #0]
4000c36c:	e0e1      	b.n	4000c532 <ddr3TipDynamicWriteLeveling+0x926>
4000c36e:	f8d8 3000 	ldr.w	r3, [r8]
4000c372:	3301      	adds	r3, #1
4000c374:	f8c8 3000 	str.w	r3, [r8]
4000c378:	f8d8 3000 	ldr.w	r3, [r8]
4000c37c:	9806      	ldr	r0, [sp, #24]
4000c37e:	4e31      	ldr	r6, [pc, #196]	; (4000c444 <ddr3TipDynamicWriteLeveling+0x838>)
4000c380:	4283      	cmp	r3, r0
4000c382:	f4ff ace8 	bcc.w	4000bd56 <ddr3TipDynamicWriteLeveling+0x14a>
4000c386:	2300      	movs	r3, #0
4000c388:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 4000c448 <ddr3TipDynamicWriteLeveling+0x83c>
4000c38c:	6033      	str	r3, [r6, #0]
4000c38e:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
4000c392:	4625      	mov	r5, r4
4000c394:	e071      	b.n	4000c47a <ddr3TipDynamicWriteLeveling+0x86e>
4000c396:	f8d8 3000 	ldr.w	r3, [r8]
4000c39a:	781b      	ldrb	r3, [r3, #0]
4000c39c:	07d9      	lsls	r1, r3, #31
4000c39e:	d569      	bpl.n	4000c474 <ddr3TipDynamicWriteLeveling+0x868>
4000c3a0:	2700      	movs	r7, #0
4000c3a2:	f8df a088 	ldr.w	sl, [pc, #136]	; 4000c42c <ddr3TipDynamicWriteLeveling+0x820>
4000c3a6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4000c434 <ddr3TipDynamicWriteLeveling+0x828>
4000c3aa:	463c      	mov	r4, r7
4000c3ac:	e059      	b.n	4000c462 <ddr3TipDynamicWriteLeveling+0x856>
4000c3ae:	f8d8 3000 	ldr.w	r3, [r8]
4000c3b2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c3b6:	fa43 f304 	asr.w	r3, r3, r4
4000c3ba:	07da      	lsls	r2, r3, #31
4000c3bc:	d550      	bpl.n	4000c460 <ddr3TipDynamicWriteLeveling+0x854>
4000c3be:	ab0a      	add	r3, sp, #40	; 0x28
4000c3c0:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
4000c3c4:	b9e9      	cbnz	r1, 4000c402 <ddr3TipDynamicWriteLeveling+0x7f6>
4000c3c6:	6832      	ldr	r2, [r6, #0]
4000c3c8:	a81a      	add	r0, sp, #104	; 0x68
4000c3ca:	2305      	movs	r3, #5
4000c3cc:	fb03 0302 	mla	r3, r3, r2, r0
4000c3d0:	f8d9 0000 	ldr.w	r0, [r9]
4000c3d4:	0092      	lsls	r2, r2, #2
4000c3d6:	191b      	adds	r3, r3, r4
4000c3d8:	f813 ec2c 	ldrb.w	lr, [r3, #-44]
4000c3dc:	9202      	str	r2, [sp, #8]
4000c3de:	460a      	mov	r2, r1
4000c3e0:	f00e 031f 	and.w	r3, lr, #31
4000c3e4:	9400      	str	r4, [sp, #0]
4000c3e6:	1818      	adds	r0, r3, r0
4000c3e8:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
4000c3ec:	9101      	str	r1, [sp, #4]
4000c3ee:	0280      	lsls	r0, r0, #10
4000c3f0:	ea40 108e 	orr.w	r0, r0, lr, lsl #6
4000c3f4:	4318      	orrs	r0, r3
4000c3f6:	460b      	mov	r3, r1
4000c3f8:	9003      	str	r0, [sp, #12]
4000c3fa:	4628      	mov	r0, r5
4000c3fc:	f7fa feec 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000c400:	e02e      	b.n	4000c460 <ddr3TipDynamicWriteLeveling+0x854>
4000c402:	9904      	ldr	r1, [sp, #16]
4000c404:	22ff      	movs	r2, #255	; 0xff
4000c406:	4628      	mov	r0, r5
4000c408:	f831 3014 	ldrh.w	r3, [r1, r4, lsl #1]
4000c40c:	2100      	movs	r1, #0
4000c40e:	9201      	str	r2, [sp, #4]
4000c410:	460a      	mov	r2, r1
4000c412:	f8cd b000 	str.w	fp, [sp]
4000c416:	f7fa fd4d 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000c41a:	4a09      	ldr	r2, [pc, #36]	; (4000c440 <ddr3TipDynamicWriteLeveling+0x834>)
4000c41c:	4601      	mov	r1, r0
4000c41e:	6010      	str	r0, [r2, #0]
4000c420:	b1a0      	cbz	r0, 4000c44c <ddr3TipDynamicWriteLeveling+0x840>
4000c422:	f002 f84b 	bl	4000e4bc <gtBreakOnFail>
4000c426:	4b06      	ldr	r3, [pc, #24]	; (4000c440 <ddr3TipDynamicWriteLeveling+0x834>)
4000c428:	6818      	ldr	r0, [r3, #0]
4000c42a:	e082      	b.n	4000c532 <ddr3TipDynamicWriteLeveling+0x926>
4000c42c:	40016b6f 	andmi	r6, r1, pc, ror #22
4000c430:	400130e8 	andmi	r3, r1, r8, ror #1
4000c434:	40016b9c 	mulmi	r1, ip, fp
4000c438:	40013103 	andmi	r3, r1, r3, lsl #2
4000c43c:	40013122 	andmi	r3, r1, r2, lsr #2
4000c440:	40020868 	andmi	r0, r2, r8, ror #16
4000c444:	40020968 	andmi	r0, r2, r8, ror #18
4000c448:	400205d8 	ldrdmi	r0, [r2], -r8
4000c44c:	f89a 2000 	ldrb.w	r2, [sl]
4000c450:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c452:	2a03      	cmp	r2, #3
4000c454:	d803      	bhi.n	4000c45e <ddr3TipDynamicWriteLeveling+0x852>
4000c456:	4838      	ldr	r0, [pc, #224]	; (4000c538 <ddr3TipDynamicWriteLeveling+0x92c>)
4000c458:	4622      	mov	r2, r4
4000c45a:	f004 fb7f 	bl	40010b5c <mvPrintf>
4000c45e:	2701      	movs	r7, #1
4000c460:	3401      	adds	r4, #1
4000c462:	9b05      	ldr	r3, [sp, #20]
4000c464:	429c      	cmp	r4, r3
4000c466:	d3a2      	bcc.n	4000c3ae <ddr3TipDynamicWriteLeveling+0x7a2>
4000c468:	b127      	cbz	r7, 4000c474 <ddr3TipDynamicWriteLeveling+0x868>
4000c46a:	4b34      	ldr	r3, [pc, #208]	; (4000c53c <ddr3TipDynamicWriteLeveling+0x930>)
4000c46c:	2100      	movs	r1, #0
4000c46e:	4a34      	ldr	r2, [pc, #208]	; (4000c540 <ddr3TipDynamicWriteLeveling+0x934>)
4000c470:	781b      	ldrb	r3, [r3, #0]
4000c472:	54d1      	strb	r1, [r2, r3]
4000c474:	6833      	ldr	r3, [r6, #0]
4000c476:	3301      	adds	r3, #1
4000c478:	6033      	str	r3, [r6, #0]
4000c47a:	6833      	ldr	r3, [r6, #0]
4000c47c:	9806      	ldr	r0, [sp, #24]
4000c47e:	4283      	cmp	r3, r0
4000c480:	d389      	bcc.n	4000c396 <ddr3TipDynamicWriteLeveling+0x78a>
4000c482:	4b30      	ldr	r3, [pc, #192]	; (4000c544 <ddr3TipDynamicWriteLeveling+0x938>)
4000c484:	2100      	movs	r1, #0
4000c486:	462c      	mov	r4, r5
4000c488:	6019      	str	r1, [r3, #0]
4000c48a:	4b2f      	ldr	r3, [pc, #188]	; (4000c548 <ddr3TipDynamicWriteLeveling+0x93c>)
4000c48c:	681b      	ldr	r3, [r3, #0]
4000c48e:	781b      	ldrb	r3, [r3, #0]
4000c490:	07db      	lsls	r3, r3, #31
4000c492:	d529      	bpl.n	4000c4e8 <ddr3TipDynamicWriteLeveling+0x8dc>
4000c494:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000c496:	4628      	mov	r0, r5
4000c498:	460a      	mov	r2, r1
4000c49a:	f04f 36ff 	mov.w	r6, #4294967295
4000c49e:	9601      	str	r6, [sp, #4]
4000c4a0:	9300      	str	r3, [sp, #0]
4000c4a2:	f241 5338 	movw	r3, #5432	; 0x1538
4000c4a6:	f7fa fa5b 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000c4aa:	4d28      	ldr	r5, [pc, #160]	; (4000c54c <ddr3TipDynamicWriteLeveling+0x940>)
4000c4ac:	4601      	mov	r1, r0
4000c4ae:	6028      	str	r0, [r5, #0]
4000c4b0:	b9b0      	cbnz	r0, 4000c4e0 <ddr3TipDynamicWriteLeveling+0x8d4>
4000c4b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
4000c4b4:	460a      	mov	r2, r1
4000c4b6:	4620      	mov	r0, r4
4000c4b8:	e88d 0048 	stmia.w	sp, {r3, r6}
4000c4bc:	f241 533c 	movw	r3, #5436	; 0x153c
4000c4c0:	f7fa fa4e 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000c4c4:	4601      	mov	r1, r0
4000c4c6:	6028      	str	r0, [r5, #0]
4000c4c8:	b950      	cbnz	r0, 4000c4e0 <ddr3TipDynamicWriteLeveling+0x8d4>
4000c4ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
4000c4cc:	4620      	mov	r0, r4
4000c4ce:	460a      	mov	r2, r1
4000c4d0:	e88d 0048 	stmia.w	sp, {r3, r6}
4000c4d4:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000c4d8:	f7fa fa42 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000c4dc:	6028      	str	r0, [r5, #0]
4000c4de:	b118      	cbz	r0, 4000c4e8 <ddr3TipDynamicWriteLeveling+0x8dc>
4000c4e0:	f001 ffec 	bl	4000e4bc <gtBreakOnFail>
4000c4e4:	6828      	ldr	r0, [r5, #0]
4000c4e6:	e024      	b.n	4000c532 <ddr3TipDynamicWriteLeveling+0x926>
4000c4e8:	2100      	movs	r1, #0
4000c4ea:	4620      	mov	r0, r4
4000c4ec:	f001 f94e 	bl	4000d78c <ddr3TipDevAttrGet>
4000c4f0:	2802      	cmp	r0, #2
4000c4f2:	d910      	bls.n	4000c516 <ddr3TipDynamicWriteLeveling+0x90a>
4000c4f4:	2200      	movs	r2, #0
4000c4f6:	230f      	movs	r3, #15
4000c4f8:	4620      	mov	r0, r4
4000c4fa:	e88d 000c 	stmia.w	sp, {r2, r3}
4000c4fe:	2101      	movs	r1, #1
4000c500:	f241 4398 	movw	r3, #5272	; 0x1498
4000c504:	f7fa fa2c 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000c508:	4c10      	ldr	r4, [pc, #64]	; (4000c54c <ddr3TipDynamicWriteLeveling+0x940>)
4000c50a:	6020      	str	r0, [r4, #0]
4000c50c:	b118      	cbz	r0, 4000c516 <ddr3TipDynamicWriteLeveling+0x90a>
4000c50e:	f001 ffd5 	bl	4000e4bc <gtBreakOnFail>
4000c512:	6820      	ldr	r0, [r4, #0]
4000c514:	e00d      	b.n	4000c532 <ddr3TipDynamicWriteLeveling+0x926>
4000c516:	4b0c      	ldr	r3, [pc, #48]	; (4000c548 <ddr3TipDynamicWriteLeveling+0x93c>)
4000c518:	681b      	ldr	r3, [r3, #0]
4000c51a:	7818      	ldrb	r0, [r3, #0]
4000c51c:	f010 0001 	ands.w	r0, r0, #1
4000c520:	d007      	beq.n	4000c532 <ddr3TipDynamicWriteLeveling+0x926>
4000c522:	4b06      	ldr	r3, [pc, #24]	; (4000c53c <ddr3TipDynamicWriteLeveling+0x930>)
4000c524:	4a06      	ldr	r2, [pc, #24]	; (4000c540 <ddr3TipDynamicWriteLeveling+0x934>)
4000c526:	781b      	ldrb	r3, [r3, #0]
4000c528:	5cd0      	ldrb	r0, [r2, r3]
4000c52a:	f1d0 0001 	rsbs	r0, r0, #1
4000c52e:	bf38      	it	cc
4000c530:	2000      	movcc	r0, #0
4000c532:	b01b      	add	sp, #108	; 0x6c
4000c534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000c538:	4001312b 	andmi	r3, r1, fp, lsr #2
4000c53c:	4002096d 	andmi	r0, r2, sp, ror #18
4000c540:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000c544:	40020968 	andmi	r0, r2, r8, ror #18
4000c548:	400205d8 	ldrdmi	r0, [r2], -r8
4000c54c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipDynamicWriteLevelingSupp:

4000c550 <ddr3TipDynamicWriteLevelingSupp>:
ddr3TipDynamicWriteLevelingSupp():
4000c550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c554:	2102      	movs	r1, #2
4000c556:	b089      	sub	sp, #36	; 0x24
4000c558:	4605      	mov	r5, r0
4000c55a:	f001 f917 	bl	4000d78c <ddr3TipDevAttrGet>
4000c55e:	4b7f      	ldr	r3, [pc, #508]	; (4000c75c <ddr3TipDynamicWriteLevelingSupp+0x20c>)
4000c560:	681a      	ldr	r2, [r3, #0]
4000c562:	7812      	ldrb	r2, [r2, #0]
4000c564:	b2c0      	uxtb	r0, r0
4000c566:	9005      	str	r0, [sp, #20]
4000c568:	07d0      	lsls	r0, r2, #31
4000c56a:	f140 80e5 	bpl.w	4000c738 <ddr3TipDynamicWriteLevelingSupp+0x1e8>
4000c56e:	f04f 0900 	mov.w	r9, #0
4000c572:	469b      	mov	fp, r3
4000c574:	464c      	mov	r4, r9
4000c576:	4f7a      	ldr	r7, [pc, #488]	; (4000c760 <ddr3TipDynamicWriteLevelingSupp+0x210>)
4000c578:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 4000c76c <ddr3TipDynamicWriteLevelingSupp+0x21c>
4000c57c:	4e79      	ldr	r6, [pc, #484]	; (4000c764 <ddr3TipDynamicWriteLevelingSupp+0x214>)
4000c57e:	e0c2      	b.n	4000c706 <ddr3TipDynamicWriteLevelingSupp+0x1b6>
4000c580:	f8db 3000 	ldr.w	r3, [fp]
4000c584:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c588:	fa43 f304 	asr.w	r3, r3, r4
4000c58c:	07d9      	lsls	r1, r3, #31
4000c58e:	f140 80b9 	bpl.w	4000c704 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000c592:	4a75      	ldr	r2, [pc, #468]	; (4000c768 <ddr3TipDynamicWriteLevelingSupp+0x218>)
4000c594:	2100      	movs	r1, #0
4000c596:	4628      	mov	r0, r5
4000c598:	eb02 03c4 	add.w	r3, r2, r4, lsl #3
4000c59c:	2201      	movs	r2, #1
4000c59e:	605a      	str	r2, [r3, #4]
4000c5a0:	9100      	str	r1, [sp, #0]
4000c5a2:	683b      	ldr	r3, [r7, #0]
4000c5a4:	009b      	lsls	r3, r3, #2
4000c5a6:	189b      	adds	r3, r3, r2
4000c5a8:	460a      	mov	r2, r1
4000c5aa:	9301      	str	r3, [sp, #4]
4000c5ac:	ab06      	add	r3, sp, #24
4000c5ae:	9302      	str	r3, [sp, #8]
4000c5b0:	4623      	mov	r3, r4
4000c5b2:	f7fa fd8b 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000c5b6:	f8c8 0000 	str.w	r0, [r8]
4000c5ba:	b120      	cbz	r0, 4000c5c6 <ddr3TipDynamicWriteLevelingSupp+0x76>
4000c5bc:	f001 ff7e 	bl	4000e4bc <gtBreakOnFail>
4000c5c0:	4b6a      	ldr	r3, [pc, #424]	; (4000c76c <ddr3TipDynamicWriteLevelingSupp+0x21c>)
4000c5c2:	6818      	ldr	r0, [r3, #0]
4000c5c4:	e0c6      	b.n	4000c754 <ddr3TipDynamicWriteLevelingSupp+0x204>
4000c5c6:	7833      	ldrb	r3, [r6, #0]
4000c5c8:	2b01      	cmp	r3, #1
4000c5ca:	d803      	bhi.n	4000c5d4 <ddr3TipDynamicWriteLevelingSupp+0x84>
4000c5cc:	4868      	ldr	r0, [pc, #416]	; (4000c770 <ddr3TipDynamicWriteLevelingSupp+0x220>)
4000c5ce:	9906      	ldr	r1, [sp, #24]
4000c5d0:	f004 fac4 	bl	40010b5c <mvPrintf>
4000c5d4:	2100      	movs	r1, #0
4000c5d6:	4628      	mov	r0, r5
4000c5d8:	4622      	mov	r2, r4
4000c5da:	f7fe fd51 	bl	4000b080 <ddr3TipWlSuppAlignPhaseShift>
4000c5de:	1e01      	subs	r1, r0, #0
4000c5e0:	d108      	bne.n	4000c5f4 <ddr3TipDynamicWriteLevelingSupp+0xa4>
4000c5e2:	7833      	ldrb	r3, [r6, #0]
4000c5e4:	2b01      	cmp	r3, #1
4000c5e6:	f200 808d 	bhi.w	4000c704 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000c5ea:	4862      	ldr	r0, [pc, #392]	; (4000c774 <ddr3TipDynamicWriteLevelingSupp+0x224>)
4000c5ec:	4622      	mov	r2, r4
4000c5ee:	f004 fab5 	bl	40010b5c <mvPrintf>
4000c5f2:	e087      	b.n	4000c704 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000c5f4:	2100      	movs	r1, #0
4000c5f6:	9400      	str	r4, [sp, #0]
4000c5f8:	9101      	str	r1, [sp, #4]
4000c5fa:	4628      	mov	r0, r5
4000c5fc:	683b      	ldr	r3, [r7, #0]
4000c5fe:	460a      	mov	r2, r1
4000c600:	f8df a168 	ldr.w	sl, [pc, #360]	; 4000c76c <ddr3TipDynamicWriteLevelingSupp+0x21c>
4000c604:	009b      	lsls	r3, r3, #2
4000c606:	3301      	adds	r3, #1
4000c608:	9302      	str	r3, [sp, #8]
4000c60a:	9b06      	ldr	r3, [sp, #24]
4000c60c:	3305      	adds	r3, #5
4000c60e:	9303      	str	r3, [sp, #12]
4000c610:	460b      	mov	r3, r1
4000c612:	f7fa fde1 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000c616:	4601      	mov	r1, r0
4000c618:	f8c8 0000 	str.w	r0, [r8]
4000c61c:	2800      	cmp	r0, #0
4000c61e:	d149      	bne.n	4000c6b4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000c620:	9000      	str	r0, [sp, #0]
4000c622:	460a      	mov	r2, r1
4000c624:	683b      	ldr	r3, [r7, #0]
4000c626:	4628      	mov	r0, r5
4000c628:	009b      	lsls	r3, r3, #2
4000c62a:	3301      	adds	r3, #1
4000c62c:	9301      	str	r3, [sp, #4]
4000c62e:	ab07      	add	r3, sp, #28
4000c630:	9302      	str	r3, [sp, #8]
4000c632:	4623      	mov	r3, r4
4000c634:	f7fa fd4a 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000c638:	f8c8 0000 	str.w	r0, [r8]
4000c63c:	2800      	cmp	r0, #0
4000c63e:	d139      	bne.n	4000c6b4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000c640:	7833      	ldrb	r3, [r6, #0]
4000c642:	2b01      	cmp	r3, #1
4000c644:	d804      	bhi.n	4000c650 <ddr3TipDynamicWriteLevelingSupp+0x100>
4000c646:	484c      	ldr	r0, [pc, #304]	; (4000c778 <ddr3TipDynamicWriteLevelingSupp+0x228>)
4000c648:	2105      	movs	r1, #5
4000c64a:	9a07      	ldr	r2, [sp, #28]
4000c64c:	f004 fa86 	bl	40010b5c <mvPrintf>
4000c650:	2100      	movs	r1, #0
4000c652:	4628      	mov	r0, r5
4000c654:	4622      	mov	r2, r4
4000c656:	f7fe fd13 	bl	4000b080 <ddr3TipWlSuppAlignPhaseShift>
4000c65a:	1e01      	subs	r1, r0, #0
4000c65c:	d106      	bne.n	4000c66c <ddr3TipDynamicWriteLevelingSupp+0x11c>
4000c65e:	7833      	ldrb	r3, [r6, #0]
4000c660:	2b01      	cmp	r3, #1
4000c662:	d84f      	bhi.n	4000c704 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000c664:	4845      	ldr	r0, [pc, #276]	; (4000c77c <ddr3TipDynamicWriteLevelingSupp+0x22c>)
4000c666:	4622      	mov	r2, r4
4000c668:	2305      	movs	r3, #5
4000c66a:	e03f      	b.n	4000c6ec <ddr3TipDynamicWriteLevelingSupp+0x19c>
4000c66c:	2100      	movs	r1, #0
4000c66e:	9400      	str	r4, [sp, #0]
4000c670:	9101      	str	r1, [sp, #4]
4000c672:	4628      	mov	r0, r5
4000c674:	683b      	ldr	r3, [r7, #0]
4000c676:	460a      	mov	r2, r1
4000c678:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 4000c76c <ddr3TipDynamicWriteLevelingSupp+0x21c>
4000c67c:	009b      	lsls	r3, r3, #2
4000c67e:	3301      	adds	r3, #1
4000c680:	9302      	str	r3, [sp, #8]
4000c682:	9b06      	ldr	r3, [sp, #24]
4000c684:	3b05      	subs	r3, #5
4000c686:	9303      	str	r3, [sp, #12]
4000c688:	460b      	mov	r3, r1
4000c68a:	f7fa fda5 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000c68e:	4601      	mov	r1, r0
4000c690:	f8c8 0000 	str.w	r0, [r8]
4000c694:	b970      	cbnz	r0, 4000c6b4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000c696:	9000      	str	r0, [sp, #0]
4000c698:	460a      	mov	r2, r1
4000c69a:	683b      	ldr	r3, [r7, #0]
4000c69c:	4628      	mov	r0, r5
4000c69e:	009b      	lsls	r3, r3, #2
4000c6a0:	3301      	adds	r3, #1
4000c6a2:	9301      	str	r3, [sp, #4]
4000c6a4:	ab07      	add	r3, sp, #28
4000c6a6:	9302      	str	r3, [sp, #8]
4000c6a8:	4623      	mov	r3, r4
4000c6aa:	f7fa fd0f 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000c6ae:	f8c8 0000 	str.w	r0, [r8]
4000c6b2:	b120      	cbz	r0, 4000c6be <ddr3TipDynamicWriteLevelingSupp+0x16e>
4000c6b4:	f001 ff02 	bl	4000e4bc <gtBreakOnFail>
4000c6b8:	f8da 0000 	ldr.w	r0, [sl]
4000c6bc:	e04a      	b.n	4000c754 <ddr3TipDynamicWriteLevelingSupp+0x204>
4000c6be:	7833      	ldrb	r3, [r6, #0]
4000c6c0:	2b01      	cmp	r3, #1
4000c6c2:	d805      	bhi.n	4000c6d0 <ddr3TipDynamicWriteLevelingSupp+0x180>
4000c6c4:	482c      	ldr	r0, [pc, #176]	; (4000c778 <ddr3TipDynamicWriteLevelingSupp+0x228>)
4000c6c6:	f06f 0104 	mvn.w	r1, #4
4000c6ca:	9a07      	ldr	r2, [sp, #28]
4000c6cc:	f004 fa46 	bl	40010b5c <mvPrintf>
4000c6d0:	2100      	movs	r1, #0
4000c6d2:	4628      	mov	r0, r5
4000c6d4:	4622      	mov	r2, r4
4000c6d6:	f7fe fcd3 	bl	4000b080 <ddr3TipWlSuppAlignPhaseShift>
4000c6da:	7833      	ldrb	r3, [r6, #0]
4000c6dc:	1e01      	subs	r1, r0, #0
4000c6de:	d108      	bne.n	4000c6f2 <ddr3TipDynamicWriteLevelingSupp+0x1a2>
4000c6e0:	2b01      	cmp	r3, #1
4000c6e2:	d80f      	bhi.n	4000c704 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000c6e4:	4825      	ldr	r0, [pc, #148]	; (4000c77c <ddr3TipDynamicWriteLevelingSupp+0x22c>)
4000c6e6:	4622      	mov	r2, r4
4000c6e8:	f06f 0304 	mvn.w	r3, #4
4000c6ec:	f004 fa36 	bl	40010b5c <mvPrintf>
4000c6f0:	e008      	b.n	4000c704 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000c6f2:	2b03      	cmp	r3, #3
4000c6f4:	d804      	bhi.n	4000c700 <ddr3TipDynamicWriteLevelingSupp+0x1b0>
4000c6f6:	4822      	ldr	r0, [pc, #136]	; (4000c780 <ddr3TipDynamicWriteLevelingSupp+0x230>)
4000c6f8:	2100      	movs	r1, #0
4000c6fa:	4622      	mov	r2, r4
4000c6fc:	f004 fa2e 	bl	40010b5c <mvPrintf>
4000c700:	f04f 0901 	mov.w	r9, #1
4000c704:	3401      	adds	r4, #1
4000c706:	9a05      	ldr	r2, [sp, #20]
4000c708:	4294      	cmp	r4, r2
4000c70a:	f4ff af39 	bcc.w	4000c580 <ddr3TipDynamicWriteLevelingSupp+0x30>
4000c70e:	4c1d      	ldr	r4, [pc, #116]	; (4000c784 <ddr3TipDynamicWriteLevelingSupp+0x234>)
4000c710:	4d1d      	ldr	r5, [pc, #116]	; (4000c788 <ddr3TipDynamicWriteLevelingSupp+0x238>)
4000c712:	f1b9 0f00 	cmp.w	r9, #0
4000c716:	d00c      	beq.n	4000c732 <ddr3TipDynamicWriteLevelingSupp+0x1e2>
4000c718:	4b12      	ldr	r3, [pc, #72]	; (4000c764 <ddr3TipDynamicWriteLevelingSupp+0x214>)
4000c71a:	781b      	ldrb	r3, [r3, #0]
4000c71c:	2b03      	cmp	r3, #3
4000c71e:	d805      	bhi.n	4000c72c <ddr3TipDynamicWriteLevelingSupp+0x1dc>
4000c720:	4b0f      	ldr	r3, [pc, #60]	; (4000c760 <ddr3TipDynamicWriteLevelingSupp+0x210>)
4000c722:	2200      	movs	r2, #0
4000c724:	4819      	ldr	r0, [pc, #100]	; (4000c78c <ddr3TipDynamicWriteLevelingSupp+0x23c>)
4000c726:	6819      	ldr	r1, [r3, #0]
4000c728:	f004 fa18 	bl	40010b5c <mvPrintf>
4000c72c:	782b      	ldrb	r3, [r5, #0]
4000c72e:	2200      	movs	r2, #0
4000c730:	e001      	b.n	4000c736 <ddr3TipDynamicWriteLevelingSupp+0x1e6>
4000c732:	782b      	ldrb	r3, [r5, #0]
4000c734:	2201      	movs	r2, #1
4000c736:	54e2      	strb	r2, [r4, r3]
4000c738:	4b08      	ldr	r3, [pc, #32]	; (4000c75c <ddr3TipDynamicWriteLevelingSupp+0x20c>)
4000c73a:	681b      	ldr	r3, [r3, #0]
4000c73c:	7818      	ldrb	r0, [r3, #0]
4000c73e:	f010 0001 	ands.w	r0, r0, #1
4000c742:	d007      	beq.n	4000c754 <ddr3TipDynamicWriteLevelingSupp+0x204>
4000c744:	4b10      	ldr	r3, [pc, #64]	; (4000c788 <ddr3TipDynamicWriteLevelingSupp+0x238>)
4000c746:	4a0f      	ldr	r2, [pc, #60]	; (4000c784 <ddr3TipDynamicWriteLevelingSupp+0x234>)
4000c748:	781b      	ldrb	r3, [r3, #0]
4000c74a:	5cd0      	ldrb	r0, [r2, r3]
4000c74c:	f1d0 0001 	rsbs	r0, r0, #1
4000c750:	bf38      	it	cc
4000c752:	2000      	movcc	r0, #0
4000c754:	b009      	add	sp, #36	; 0x24
4000c756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000c75a:	bf00      	nop
4000c75c:	400205d8 	ldrdmi	r0, [r2], -r8
4000c760:	40020968 	andmi	r0, r2, r8, ror #18
4000c764:	40016b6f 	andmi	r6, r1, pc, ror #22
4000c768:	400207fc 	strdmi	r0, [r2], -ip
4000c76c:	40020868 	andmi	r0, r2, r8, ror #16
4000c770:	4001314e 	andmi	r3, r1, lr, asr #2
4000c774:	40013176 	andmi	r3, r1, r6, ror r1
4000c778:	400131a6 	andmi	r3, r1, r6, lsr #3
4000c77c:	400131d0 	ldrdmi	r3, [r1], -r0
4000c780:	40013202 	andmi	r3, r1, r2, lsl #4
4000c784:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000c788:	4002096d 	andmi	r0, r2, sp, ror #18
4000c78c:	40013224 	andmi	r3, r1, r4, lsr #4

Disassembly of section .text.ddr3TipPrintWLSuppResult:

4000c790 <ddr3TipPrintWLSuppResult>:
ddr3TipPrintWLSuppResult():
4000c790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000c794:	2102      	movs	r1, #2
4000c796:	f000 fff9 	bl	4000d78c <ddr3TipDevAttrGet>
4000c79a:	4b26      	ldr	r3, [pc, #152]	; (4000c834 <ddr3TipPrintWLSuppResult+0xa4>)
4000c79c:	781b      	ldrb	r3, [r3, #0]
4000c79e:	2b02      	cmp	r3, #2
4000c7a0:	b2c5      	uxtb	r5, r0
4000c7a2:	d802      	bhi.n	4000c7aa <ddr3TipPrintWLSuppResult+0x1a>
4000c7a4:	4824      	ldr	r0, [pc, #144]	; (4000c838 <ddr3TipPrintWLSuppResult+0xa8>)
4000c7a6:	f004 f9d9 	bl	40010b5c <mvPrintf>
4000c7aa:	4b24      	ldr	r3, [pc, #144]	; (4000c83c <ddr3TipPrintWLSuppResult+0xac>)
4000c7ac:	681a      	ldr	r2, [r3, #0]
4000c7ae:	7812      	ldrb	r2, [r2, #0]
4000c7b0:	07d0      	lsls	r0, r2, #31
4000c7b2:	d518      	bpl.n	4000c7e6 <ddr3TipPrintWLSuppResult+0x56>
4000c7b4:	2400      	movs	r4, #0
4000c7b6:	4698      	mov	r8, r3
4000c7b8:	4f1e      	ldr	r7, [pc, #120]	; (4000c834 <ddr3TipPrintWLSuppResult+0xa4>)
4000c7ba:	4e21      	ldr	r6, [pc, #132]	; (4000c840 <ddr3TipPrintWLSuppResult+0xb0>)
4000c7bc:	e011      	b.n	4000c7e2 <ddr3TipPrintWLSuppResult+0x52>
4000c7be:	f8d8 3000 	ldr.w	r3, [r8]
4000c7c2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c7c6:	fa43 f304 	asr.w	r3, r3, r4
4000c7ca:	07d9      	lsls	r1, r3, #31
4000c7cc:	d508      	bpl.n	4000c7e0 <ddr3TipPrintWLSuppResult+0x50>
4000c7ce:	783b      	ldrb	r3, [r7, #0]
4000c7d0:	2b02      	cmp	r3, #2
4000c7d2:	d805      	bhi.n	4000c7e0 <ddr3TipPrintWLSuppResult+0x50>
4000c7d4:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
4000c7d8:	481a      	ldr	r0, [pc, #104]	; (4000c844 <ddr3TipPrintWLSuppResult+0xb4>)
4000c7da:	6859      	ldr	r1, [r3, #4]
4000c7dc:	f004 f9be 	bl	40010b5c <mvPrintf>
4000c7e0:	3401      	adds	r4, #1
4000c7e2:	42ac      	cmp	r4, r5
4000c7e4:	d3eb      	bcc.n	4000c7be <ddr3TipPrintWLSuppResult+0x2e>
4000c7e6:	4b13      	ldr	r3, [pc, #76]	; (4000c834 <ddr3TipPrintWLSuppResult+0xa4>)
4000c7e8:	781b      	ldrb	r3, [r3, #0]
4000c7ea:	2b02      	cmp	r3, #2
4000c7ec:	d802      	bhi.n	4000c7f4 <ddr3TipPrintWLSuppResult+0x64>
4000c7ee:	4816      	ldr	r0, [pc, #88]	; (4000c848 <ddr3TipPrintWLSuppResult+0xb8>)
4000c7f0:	f004 f9b4 	bl	40010b5c <mvPrintf>
4000c7f4:	4b11      	ldr	r3, [pc, #68]	; (4000c83c <ddr3TipPrintWLSuppResult+0xac>)
4000c7f6:	681a      	ldr	r2, [r3, #0]
4000c7f8:	7812      	ldrb	r2, [r2, #0]
4000c7fa:	07d2      	lsls	r2, r2, #31
4000c7fc:	d517      	bpl.n	4000c82e <ddr3TipPrintWLSuppResult+0x9e>
4000c7fe:	2400      	movs	r4, #0
4000c800:	4698      	mov	r8, r3
4000c802:	4f0c      	ldr	r7, [pc, #48]	; (4000c834 <ddr3TipPrintWLSuppResult+0xa4>)
4000c804:	4e0e      	ldr	r6, [pc, #56]	; (4000c840 <ddr3TipPrintWLSuppResult+0xb0>)
4000c806:	e010      	b.n	4000c82a <ddr3TipPrintWLSuppResult+0x9a>
4000c808:	f8d8 3000 	ldr.w	r3, [r8]
4000c80c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c810:	fa43 f304 	asr.w	r3, r3, r4
4000c814:	07db      	lsls	r3, r3, #31
4000c816:	d507      	bpl.n	4000c828 <ddr3TipPrintWLSuppResult+0x98>
4000c818:	783b      	ldrb	r3, [r7, #0]
4000c81a:	2b02      	cmp	r3, #2
4000c81c:	d804      	bhi.n	4000c828 <ddr3TipPrintWLSuppResult+0x98>
4000c81e:	4809      	ldr	r0, [pc, #36]	; (4000c844 <ddr3TipPrintWLSuppResult+0xb4>)
4000c820:	f816 1034 	ldrb.w	r1, [r6, r4, lsl #3]
4000c824:	f004 f99a 	bl	40010b5c <mvPrintf>
4000c828:	3401      	adds	r4, #1
4000c82a:	42ac      	cmp	r4, r5
4000c82c:	d3ec      	bcc.n	4000c808 <ddr3TipPrintWLSuppResult+0x78>
4000c82e:	2000      	movs	r0, #0
4000c830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000c834:	40016b6f 	andmi	r6, r1, pc, ror #22
4000c838:	40013242 	andmi	r3, r1, r2, asr #4
4000c83c:	400205d8 	ldrdmi	r0, [r2], -r8
4000c840:	400207fc 	strdmi	r0, [r2], -ip
4000c844:	40011f1a 	andmi	r1, r1, sl, lsl pc
4000c848:	4001326d 	andmi	r3, r1, sp, ror #4

Disassembly of section .text.ddr3TipWriteAdditionalOdtSetting:

4000c84c <ddr3TipWriteAdditionalOdtSetting>:
ddr3TipWriteAdditionalOdtSetting():
4000c84c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c850:	b095      	sub	sp, #84	; 0x54
4000c852:	460c      	mov	r4, r1
4000c854:	2102      	movs	r1, #2
4000c856:	2500      	movs	r5, #0
4000c858:	4681      	mov	r9, r0
4000c85a:	9512      	str	r5, [sp, #72]	; 0x48
4000c85c:	f000 ff96 	bl	4000d78c <ddr3TipDevAttrGet>
4000c860:	4629      	mov	r1, r5
4000c862:	f44f 7340 	mov.w	r3, #768	; 0x300
4000c866:	4622      	mov	r2, r4
4000c868:	9301      	str	r3, [sp, #4]
4000c86a:	f241 439c 	movw	r3, #5276	; 0x149c
4000c86e:	9500      	str	r5, [sp, #0]
4000c870:	4d83      	ldr	r5, [pc, #524]	; (4000ca80 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000c872:	b2c0      	uxtb	r0, r0
4000c874:	900b      	str	r0, [sp, #44]	; 0x2c
4000c876:	4648      	mov	r0, r9
4000c878:	f7fa f872 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000c87c:	4601      	mov	r1, r0
4000c87e:	6028      	str	r0, [r5, #0]
4000c880:	2800      	cmp	r0, #0
4000c882:	f040 80e9 	bne.w	4000ca58 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000c886:	ab12      	add	r3, sp, #72	; 0x48
4000c888:	4648      	mov	r0, r9
4000c88a:	9300      	str	r3, [sp, #0]
4000c88c:	4622      	mov	r2, r4
4000c88e:	f04f 33ff 	mov.w	r3, #4294967295
4000c892:	9301      	str	r3, [sp, #4]
4000c894:	f241 5338 	movw	r3, #5432	; 0x1538
4000c898:	f7fa fb0c 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000c89c:	6028      	str	r0, [r5, #0]
4000c89e:	2800      	cmp	r0, #0
4000c8a0:	f040 80da 	bne.w	4000ca58 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000c8a4:	a814      	add	r0, sp, #80	; 0x50
4000c8a6:	eb00 0384 	add.w	r3, r0, r4, lsl #2
4000c8aa:	f853 3c08 	ldr.w	r3, [r3, #-8]
4000c8ae:	930a      	str	r3, [sp, #40]	; 0x28
4000c8b0:	4b74      	ldr	r3, [pc, #464]	; (4000ca84 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000c8b2:	781b      	ldrb	r3, [r3, #0]
4000c8b4:	2b01      	cmp	r3, #1
4000c8b6:	d805      	bhi.n	4000c8c4 <ddr3TipWriteAdditionalOdtSetting+0x78>
4000c8b8:	4873      	ldr	r0, [pc, #460]	; (4000ca88 <ddr3TipWriteAdditionalOdtSetting+0x23c>)
4000c8ba:	4622      	mov	r2, r4
4000c8bc:	4973      	ldr	r1, [pc, #460]	; (4000ca8c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000c8be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000c8c0:	f004 f94c 	bl	40010b5c <mvPrintf>
4000c8c4:	4648      	mov	r0, r9
4000c8c6:	f8df b1cc 	ldr.w	fp, [pc, #460]	; 4000ca94 <ddr3TipWriteAdditionalOdtSetting+0x248>
4000c8ca:	f7fe fceb 	bl	4000b2a4 <mvHwsDdr3TipMaxCSGet>
4000c8ce:	2500      	movs	r5, #0
4000c8d0:	261f      	movs	r6, #31
4000c8d2:	2358      	movs	r3, #88	; 0x58
4000c8d4:	46a8      	mov	r8, r5
4000c8d6:	4363      	muls	r3, r4
4000c8d8:	46b2      	mov	sl, r6
4000c8da:	930d      	str	r3, [sp, #52]	; 0x34
4000c8dc:	465e      	mov	r6, fp
4000c8de:	462b      	mov	r3, r5
4000c8e0:	46cb      	mov	fp, r9
4000c8e2:	46a1      	mov	r9, r4
4000c8e4:	9009      	str	r0, [sp, #36]	; 0x24
4000c8e6:	e068      	b.n	4000c9ba <ddr3TipWriteAdditionalOdtSetting+0x16e>
4000c8e8:	4969      	ldr	r1, [pc, #420]	; (4000ca90 <ddr3TipWriteAdditionalOdtSetting+0x244>)
4000c8ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000c8ec:	586f      	ldr	r7, [r5, r1]
4000c8ee:	fa22 f707 	lsr.w	r7, r2, r7
4000c8f2:	aa0e      	add	r2, sp, #56	; 0x38
4000c8f4:	f007 071f 	and.w	r7, r7, #31
4000c8f8:	429f      	cmp	r7, r3
4000c8fa:	50af      	str	r7, [r5, r2]
4000c8fc:	d346      	bcc.n	4000c98c <ddr3TipWriteAdditionalOdtSetting+0x140>
4000c8fe:	bf18      	it	ne
4000c900:	4e64      	ldrne	r6, [pc, #400]	; (4000ca94 <ddr3TipWriteAdditionalOdtSetting+0x248>)
4000c902:	1cab      	adds	r3, r5, #2
4000c904:	2400      	movs	r4, #0
4000c906:	930c      	str	r3, [sp, #48]	; 0x30
4000c908:	e03c      	b.n	4000c984 <ddr3TipWriteAdditionalOdtSetting+0x138>
4000c90a:	4863      	ldr	r0, [pc, #396]	; (4000ca98 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000c90c:	6803      	ldr	r3, [r0, #0]
4000c90e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c912:	fa43 f304 	asr.w	r3, r3, r4
4000c916:	07db      	lsls	r3, r3, #31
4000c918:	d533      	bpl.n	4000c982 <ddr3TipWriteAdditionalOdtSetting+0x136>
4000c91a:	990c      	ldr	r1, [sp, #48]	; 0x30
4000c91c:	2200      	movs	r2, #0
4000c91e:	ab13      	add	r3, sp, #76	; 0x4c
4000c920:	4658      	mov	r0, fp
4000c922:	9302      	str	r3, [sp, #8]
4000c924:	4623      	mov	r3, r4
4000c926:	9101      	str	r1, [sp, #4]
4000c928:	4649      	mov	r1, r9
4000c92a:	9200      	str	r2, [sp, #0]
4000c92c:	f7fa fbce 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000c930:	4953      	ldr	r1, [pc, #332]	; (4000ca80 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000c932:	6008      	str	r0, [r1, #0]
4000c934:	b120      	cbz	r0, 4000c940 <ddr3TipWriteAdditionalOdtSetting+0xf4>
4000c936:	f001 fdc1 	bl	4000e4bc <gtBreakOnFail>
4000c93a:	4b51      	ldr	r3, [pc, #324]	; (4000ca80 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000c93c:	6818      	ldr	r0, [r3, #0]
4000c93e:	e09b      	b.n	4000ca78 <ddr3TipWriteAdditionalOdtSetting+0x22c>
4000c940:	4850      	ldr	r0, [pc, #320]	; (4000ca84 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000c942:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000c944:	7802      	ldrb	r2, [r0, #0]
4000c946:	f3c3 1381 	ubfx	r3, r3, #6, #2
4000c94a:	429e      	cmp	r6, r3
4000c94c:	bfb8      	it	lt
4000c94e:	461e      	movlt	r6, r3
4000c950:	2a01      	cmp	r2, #1
4000c952:	d816      	bhi.n	4000c982 <ddr3TipWriteAdditionalOdtSetting+0x136>
4000c954:	9909      	ldr	r1, [sp, #36]	; 0x24
4000c956:	4a50      	ldr	r2, [pc, #320]	; (4000ca98 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000c958:	980d      	ldr	r0, [sp, #52]	; 0x34
4000c95a:	9400      	str	r4, [sp, #0]
4000c95c:	9101      	str	r1, [sp, #4]
4000c95e:	6811      	ldr	r1, [r2, #0]
4000c960:	eb00 1204 	add.w	r2, r0, r4, lsl #4
4000c964:	484d      	ldr	r0, [pc, #308]	; (4000ca9c <ddr3TipWriteAdditionalOdtSetting+0x250>)
4000c966:	188a      	adds	r2, r1, r2
4000c968:	4948      	ldr	r1, [pc, #288]	; (4000ca8c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000c96a:	7912      	ldrb	r2, [r2, #4]
4000c96c:	9202      	str	r2, [sp, #8]
4000c96e:	aa0e      	add	r2, sp, #56	; 0x38
4000c970:	58aa      	ldr	r2, [r5, r2]
4000c972:	9305      	str	r3, [sp, #20]
4000c974:	4643      	mov	r3, r8
4000c976:	9704      	str	r7, [sp, #16]
4000c978:	9203      	str	r2, [sp, #12]
4000c97a:	464a      	mov	r2, r9
4000c97c:	9606      	str	r6, [sp, #24]
4000c97e:	f004 f8ed 	bl	40010b5c <mvPrintf>
4000c982:	3401      	adds	r4, #1
4000c984:	990b      	ldr	r1, [sp, #44]	; 0x2c
4000c986:	428c      	cmp	r4, r1
4000c988:	d3bf      	bcc.n	4000c90a <ddr3TipWriteAdditionalOdtSetting+0xbe>
4000c98a:	e000      	b.n	4000c98e <ddr3TipWriteAdditionalOdtSetting+0x142>
4000c98c:	461f      	mov	r7, r3
4000c98e:	4a3d      	ldr	r2, [pc, #244]	; (4000ca84 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000c990:	ab0e      	add	r3, sp, #56	; 0x38
4000c992:	58eb      	ldr	r3, [r5, r3]
4000c994:	7812      	ldrb	r2, [r2, #0]
4000c996:	459a      	cmp	sl, r3
4000c998:	bf28      	it	cs
4000c99a:	469a      	movcs	sl, r3
4000c99c:	2a01      	cmp	r2, #1
4000c99e:	d808      	bhi.n	4000c9b2 <ddr3TipWriteAdditionalOdtSetting+0x166>
4000c9a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
4000c9a2:	483f      	ldr	r0, [pc, #252]	; (4000caa0 <ddr3TipWriteAdditionalOdtSetting+0x254>)
4000c9a4:	4939      	ldr	r1, [pc, #228]	; (4000ca8c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000c9a6:	e88d 040c 	stmia.w	sp, {r2, r3, sl}
4000c9aa:	464a      	mov	r2, r9
4000c9ac:	4643      	mov	r3, r8
4000c9ae:	f004 f8d5 	bl	40010b5c <mvPrintf>
4000c9b2:	f108 0801 	add.w	r8, r8, #1
4000c9b6:	3504      	adds	r5, #4
4000c9b8:	463b      	mov	r3, r7
4000c9ba:	9809      	ldr	r0, [sp, #36]	; 0x24
4000c9bc:	4580      	cmp	r8, r0
4000c9be:	d193      	bne.n	4000c8e8 <ddr3TipWriteAdditionalOdtSetting+0x9c>
4000c9c0:	4d35      	ldr	r5, [pc, #212]	; (4000ca98 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000c9c2:	461f      	mov	r7, r3
4000c9c4:	2258      	movs	r2, #88	; 0x58
4000c9c6:	464c      	mov	r4, r9
4000c9c8:	46d9      	mov	r9, fp
4000c9ca:	46b3      	mov	fp, r6
4000c9cc:	682b      	ldr	r3, [r5, #0]
4000c9ce:	4656      	mov	r6, sl
4000c9d0:	fb02 3304 	mla	r3, r2, r4, r3
4000c9d4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
4000c9d8:	459a      	cmp	sl, r3
4000c9da:	d812      	bhi.n	4000ca02 <ddr3TipWriteAdditionalOdtSetting+0x1b6>
4000c9dc:	4a29      	ldr	r2, [pc, #164]	; (4000ca84 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000c9de:	7812      	ldrb	r2, [r2, #0]
4000c9e0:	2a02      	cmp	r2, #2
4000c9e2:	d808      	bhi.n	4000c9f6 <ddr3TipWriteAdditionalOdtSetting+0x1aa>
4000c9e4:	9301      	str	r3, [sp, #4]
4000c9e6:	4622      	mov	r2, r4
4000c9e8:	482e      	ldr	r0, [pc, #184]	; (4000caa4 <ddr3TipWriteAdditionalOdtSetting+0x258>)
4000c9ea:	4643      	mov	r3, r8
4000c9ec:	4927      	ldr	r1, [pc, #156]	; (4000ca8c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000c9ee:	f8cd a000 	str.w	sl, [sp]
4000c9f2:	f004 f8b3 	bl	40010b5c <mvPrintf>
4000c9f6:	682b      	ldr	r3, [r5, #0]
4000c9f8:	2258      	movs	r2, #88	; 0x58
4000c9fa:	fb02 3304 	mla	r3, r2, r4, r3
4000c9fe:	f893 6059 	ldrb.w	r6, [r3, #89]	; 0x59
4000ca02:	f1a6 0802 	sub.w	r8, r6, #2
4000ca06:	2100      	movs	r1, #0
4000ca08:	4648      	mov	r0, r9
4000ca0a:	4622      	mov	r2, r4
4000ca0c:	ea4f 3308 	mov.w	r3, r8, lsl #12
4000ca10:	9300      	str	r3, [sp, #0]
4000ca12:	f44f 4370 	mov.w	r3, #61440	; 0xf000
4000ca16:	9301      	str	r3, [sp, #4]
4000ca18:	f241 4328 	movw	r3, #5160	; 0x1428
4000ca1c:	f10b 0b01 	add.w	fp, fp, #1
4000ca20:	f7f9 ff9e 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000ca24:	4d16      	ldr	r5, [pc, #88]	; (4000ca80 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000ca26:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
4000ca2a:	3705      	adds	r7, #5
4000ca2c:	eb07 076b 	add.w	r7, r7, fp, asr #1
4000ca30:	2f1f      	cmp	r7, #31
4000ca32:	bf28      	it	cs
4000ca34:	271f      	movcs	r7, #31
4000ca36:	4601      	mov	r1, r0
4000ca38:	6028      	str	r0, [r5, #0]
4000ca3a:	b968      	cbnz	r0, 4000ca58 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000ca3c:	043b      	lsls	r3, r7, #16
4000ca3e:	4648      	mov	r0, r9
4000ca40:	9300      	str	r3, [sp, #0]
4000ca42:	4622      	mov	r2, r4
4000ca44:	f44f 13f8 	mov.w	r3, #2031616	; 0x1f0000
4000ca48:	9301      	str	r3, [sp, #4]
4000ca4a:	f241 4328 	movw	r3, #5160	; 0x1428
4000ca4e:	f7f9 ff87 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000ca52:	4606      	mov	r6, r0
4000ca54:	6028      	str	r0, [r5, #0]
4000ca56:	b118      	cbz	r0, 4000ca60 <ddr3TipWriteAdditionalOdtSetting+0x214>
4000ca58:	f001 fd30 	bl	4000e4bc <gtBreakOnFail>
4000ca5c:	6828      	ldr	r0, [r5, #0]
4000ca5e:	e00b      	b.n	4000ca78 <ddr3TipWriteAdditionalOdtSetting+0x22c>
4000ca60:	4b08      	ldr	r3, [pc, #32]	; (4000ca84 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000ca62:	781b      	ldrb	r3, [r3, #0]
4000ca64:	2b02      	cmp	r3, #2
4000ca66:	d806      	bhi.n	4000ca76 <ddr3TipWriteAdditionalOdtSetting+0x22a>
4000ca68:	480f      	ldr	r0, [pc, #60]	; (4000caa8 <ddr3TipWriteAdditionalOdtSetting+0x25c>)
4000ca6a:	4622      	mov	r2, r4
4000ca6c:	4907      	ldr	r1, [pc, #28]	; (4000ca8c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000ca6e:	4643      	mov	r3, r8
4000ca70:	9700      	str	r7, [sp, #0]
4000ca72:	f004 f873 	bl	40010b5c <mvPrintf>
4000ca76:	4630      	mov	r0, r6
4000ca78:	b015      	add	sp, #84	; 0x54
4000ca7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ca7e:	bf00      	nop
4000ca80:	40020868 	andmi	r0, r2, r8, ror #16
4000ca84:	40016b78 	andmi	r6, r1, r8, ror fp
4000ca88:	400132af 	andmi	r3, r1, pc, lsr #5
4000ca8c:	400148d4 	ldrdmi	r4, [r1], -r4	; <UNPREDICTABLE>
4000ca90:	400148c4 	andmi	r4, r1, r4, asr #17
4000ca94:	fffffc01 			; <UNDEFINED> instruction: 0xfffffc01
4000ca98:	400205d8 	ldrdmi	r0, [r2], -r8
4000ca9c:	400132e2 	andmi	r3, r1, r2, ror #5
4000caa0:	40013375 	andmi	r3, r1, r5, ror r3
4000caa4:	400133cc 	andmi	r3, r1, ip, asr #7
4000caa8:	40013477 	andmi	r3, r1, r7, ror r4

Disassembly of section .text.GetValidWinRx:

4000caac <GetValidWinRx>:
GetValidWinRx():
4000caac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000cab0:	2400      	movs	r4, #0
4000cab2:	b086      	sub	sp, #24
4000cab4:	f8df a048 	ldr.w	sl, [pc, #72]	; 4000cb00 <GetValidWinRx+0x54>
4000cab8:	f10d 0914 	add.w	r9, sp, #20
4000cabc:	4607      	mov	r7, r0
4000cabe:	460e      	mov	r6, r1
4000cac0:	4615      	mov	r5, r2
4000cac2:	46a0      	mov	r8, r4
4000cac4:	23c0      	movs	r3, #192	; 0xc0
4000cac6:	4638      	mov	r0, r7
4000cac8:	9301      	str	r3, [sp, #4]
4000caca:	4631      	mov	r1, r6
4000cacc:	2200      	movs	r2, #0
4000cace:	4623      	mov	r3, r4
4000cad0:	f8cd 8000 	str.w	r8, [sp]
4000cad4:	f8cd 9008 	str.w	r9, [sp, #8]
4000cad8:	f7fa faf8 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000cadc:	f8ca 0000 	str.w	r0, [sl]
4000cae0:	b120      	cbz	r0, 4000caec <GetValidWinRx+0x40>
4000cae2:	f001 fceb 	bl	4000e4bc <gtBreakOnFail>
4000cae6:	4b06      	ldr	r3, [pc, #24]	; (4000cb00 <GetValidWinRx+0x54>)
4000cae8:	6818      	ldr	r0, [r3, #0]
4000caea:	e006      	b.n	4000cafa <GetValidWinRx+0x4e>
4000caec:	9b05      	ldr	r3, [sp, #20]
4000caee:	f3c3 1344 	ubfx	r3, r3, #5, #5
4000caf2:	552b      	strb	r3, [r5, r4]
4000caf4:	3401      	adds	r4, #1
4000caf6:	2c04      	cmp	r4, #4
4000caf8:	d1e4      	bne.n	4000cac4 <GetValidWinRx+0x18>
4000cafa:	b006      	add	sp, #24
4000cafc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000cb00:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipVref:

4000cb04 <ddr3TipVref>:
ddr3TipVref():
4000cb04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cb08:	4605      	mov	r5, r0
4000cb0a:	4e90      	ldr	r6, [pc, #576]	; (4000cd4c <ddr3TipVref+0x248>)
4000cb0c:	b099      	sub	sp, #100	; 0x64
4000cb0e:	ac0e      	add	r4, sp, #56	; 0x38
4000cb10:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
4000cb12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000cb14:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
4000cb18:	4e8d      	ldr	r6, [pc, #564]	; (4000cd50 <ddr3TipVref+0x24c>)
4000cb1a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
4000cb1e:	2300      	movs	r3, #0
4000cb20:	9316      	str	r3, [sp, #88]	; 0x58
4000cb22:	4b8c      	ldr	r3, [pc, #560]	; (4000cd54 <ddr3TipVref+0x250>)
4000cb24:	7818      	ldrb	r0, [r3, #0]
4000cb26:	f7f8 fa99 	bl	4000505c <ddr3TipGetResultPtr>
4000cb2a:	2102      	movs	r1, #2
4000cb2c:	900b      	str	r0, [sp, #44]	; 0x2c
4000cb2e:	4628      	mov	r0, r5
4000cb30:	f000 fe2c 	bl	4000d78c <ddr3TipDevAttrGet>
4000cb34:	4604      	mov	r4, r0
4000cb36:	4628      	mov	r0, r5
4000cb38:	f003 f958 	bl	4000fdec <ddr3TipSpecialRx>
4000cb3c:	6030      	str	r0, [r6, #0]
4000cb3e:	b118      	cbz	r0, 4000cb48 <ddr3TipVref+0x44>
4000cb40:	f001 fcbc 	bl	4000e4bc <gtBreakOnFail>
4000cb44:	6830      	ldr	r0, [r6, #0]
4000cb46:	e38b      	b.n	4000d260 <ddr3TipVref+0x75c>
4000cb48:	4983      	ldr	r1, [pc, #524]	; (4000cd58 <ddr3TipVref+0x254>)
4000cb4a:	b2e4      	uxtb	r4, r4
4000cb4c:	4b83      	ldr	r3, [pc, #524]	; (4000cd5c <ddr3TipVref+0x258>)
4000cb4e:	9409      	str	r4, [sp, #36]	; 0x24
4000cb50:	680a      	ldr	r2, [r1, #0]
4000cb52:	920c      	str	r2, [sp, #48]	; 0x30
4000cb54:	681a      	ldr	r2, [r3, #0]
4000cb56:	920d      	str	r2, [sp, #52]	; 0x34
4000cb58:	220f      	movs	r2, #15
4000cb5a:	601a      	str	r2, [r3, #0]
4000cb5c:	4b80      	ldr	r3, [pc, #512]	; (4000cd60 <ddr3TipVref+0x25c>)
4000cb5e:	600a      	str	r2, [r1, #0]
4000cb60:	681b      	ldr	r3, [r3, #0]
4000cb62:	781b      	ldrb	r3, [r3, #0]
4000cb64:	07da      	lsls	r2, r3, #31
4000cb66:	d564      	bpl.n	4000cc32 <ddr3TipVref+0x12e>
4000cb68:	4606      	mov	r6, r0
4000cb6a:	4604      	mov	r4, r0
4000cb6c:	f8df a22c 	ldr.w	sl, [pc, #556]	; 4000cd9c <ddr3TipVref+0x298>
4000cb70:	f8df b22c 	ldr.w	fp, [pc, #556]	; 4000cda0 <ddr3TipVref+0x29c>
4000cb74:	e056      	b.n	4000cc24 <ddr3TipVref+0x120>
4000cb76:	4a7b      	ldr	r2, [pc, #492]	; (4000cd64 <ddr3TipVref+0x260>)
4000cb78:	487b      	ldr	r0, [pc, #492]	; (4000cd68 <ddr3TipVref+0x264>)
4000cb7a:	4b7c      	ldr	r3, [pc, #496]	; (4000cd6c <ddr3TipVref+0x268>)
4000cb7c:	52b1      	strh	r1, [r6, r2]
4000cb7e:	4a7c      	ldr	r2, [pc, #496]	; (4000cd70 <ddr3TipVref+0x26c>)
4000cb80:	5231      	strh	r1, [r6, r0]
4000cb82:	f804 100a 	strb.w	r1, [r4, sl]
4000cb86:	5ca0      	ldrb	r0, [r4, r2]
4000cb88:	4a7a      	ldr	r2, [pc, #488]	; (4000cd74 <ddr3TipVref+0x270>)
4000cb8a:	f804 100b 	strb.w	r1, [r4, fp]
4000cb8e:	54e1      	strb	r1, [r4, r3]
4000cb90:	7812      	ldrb	r2, [r2, #0]
4000cb92:	4290      	cmp	r0, r2
4000cb94:	4a78      	ldr	r2, [pc, #480]	; (4000cd78 <ddr3TipVref+0x274>)
4000cb96:	d90b      	bls.n	4000cbb0 <ddr3TipVref+0xac>
4000cb98:	2302      	movs	r3, #2
4000cb9a:	5513      	strb	r3, [r2, r4]
4000cb9c:	4b77      	ldr	r3, [pc, #476]	; (4000cd7c <ddr3TipVref+0x278>)
4000cb9e:	781b      	ldrb	r3, [r3, #0]
4000cba0:	2b02      	cmp	r3, #2
4000cba2:	d83d      	bhi.n	4000cc20 <ddr3TipVref+0x11c>
4000cba4:	4876      	ldr	r0, [pc, #472]	; (4000cd80 <ddr3TipVref+0x27c>)
4000cba6:	4622      	mov	r2, r4
4000cba8:	23f5      	movs	r3, #245	; 0xf5
4000cbaa:	f003 ffd7 	bl	40010b5c <mvPrintf>
4000cbae:	e037      	b.n	4000cc20 <ddr3TipVref+0x11c>
4000cbb0:	5511      	strb	r1, [r2, r4]
4000cbb2:	ab16      	add	r3, sp, #88	; 0x58
4000cbb4:	460a      	mov	r2, r1
4000cbb6:	9302      	str	r3, [sp, #8]
4000cbb8:	4628      	mov	r0, r5
4000cbba:	4623      	mov	r3, r4
4000cbbc:	9100      	str	r1, [sp, #0]
4000cbbe:	f04f 09a8 	mov.w	r9, #168	; 0xa8
4000cbc2:	f8cd 9004 	str.w	r9, [sp, #4]
4000cbc6:	f7fa fa81 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000cbca:	4f61      	ldr	r7, [pc, #388]	; (4000cd50 <ddr3TipVref+0x24c>)
4000cbcc:	4601      	mov	r1, r0
4000cbce:	6038      	str	r0, [r7, #0]
4000cbd0:	b998      	cbnz	r0, 4000cbfa <ddr3TipVref+0xf6>
4000cbd2:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000cbd4:	460a      	mov	r2, r1
4000cbd6:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
4000cbda:	f023 030f 	bic.w	r3, r3, #15
4000cbde:	9001      	str	r0, [sp, #4]
4000cbe0:	ea43 0308 	orr.w	r3, r3, r8
4000cbe4:	4628      	mov	r0, r5
4000cbe6:	9303      	str	r3, [sp, #12]
4000cbe8:	460b      	mov	r3, r1
4000cbea:	9400      	str	r4, [sp, #0]
4000cbec:	f8cd 9008 	str.w	r9, [sp, #8]
4000cbf0:	f7fa faf2 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000cbf4:	4601      	mov	r1, r0
4000cbf6:	6038      	str	r0, [r7, #0]
4000cbf8:	b118      	cbz	r0, 4000cc02 <ddr3TipVref+0xfe>
4000cbfa:	f001 fc5f 	bl	4000e4bc <gtBreakOnFail>
4000cbfe:	6838      	ldr	r0, [r7, #0]
4000cc00:	e32e      	b.n	4000d260 <ddr3TipVref+0x75c>
4000cc02:	4b5e      	ldr	r3, [pc, #376]	; (4000cd7c <ddr3TipVref+0x278>)
4000cc04:	781b      	ldrb	r3, [r3, #0]
4000cc06:	2b02      	cmp	r3, #2
4000cc08:	d80a      	bhi.n	4000cc20 <ddr3TipVref+0x11c>
4000cc0a:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000cc0c:	22fa      	movs	r2, #250	; 0xfa
4000cc0e:	485d      	ldr	r0, [pc, #372]	; (4000cd84 <ddr3TipVref+0x280>)
4000cc10:	f023 030f 	bic.w	r3, r3, #15
4000cc14:	9200      	str	r2, [sp, #0]
4000cc16:	ea43 0308 	orr.w	r3, r3, r8
4000cc1a:	4622      	mov	r2, r4
4000cc1c:	f003 ff9e 	bl	40010b5c <mvPrintf>
4000cc20:	3401      	adds	r4, #1
4000cc22:	3602      	adds	r6, #2
4000cc24:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000cc26:	f04f 0100 	mov.w	r1, #0
4000cc2a:	429c      	cmp	r4, r3
4000cc2c:	d3a3      	bcc.n	4000cb76 <ddr3TipVref+0x72>
4000cc2e:	4b56      	ldr	r3, [pc, #344]	; (4000cd88 <ddr3TipVref+0x284>)
4000cc30:	7019      	strb	r1, [r3, #0]
4000cc32:	2000      	movs	r0, #0
4000cc34:	4f4a      	ldr	r7, [pc, #296]	; (4000cd60 <ddr3TipVref+0x25c>)
4000cc36:	900a      	str	r0, [sp, #40]	; 0x28
4000cc38:	4681      	mov	r9, r0
4000cc3a:	f8df a13c 	ldr.w	sl, [pc, #316]	; 4000cd78 <ddr3TipVref+0x274>
4000cc3e:	e2c4      	b.n	4000d1ca <ddr3TipVref+0x6c6>
4000cc40:	990a      	ldr	r1, [sp, #40]	; 0x28
4000cc42:	2401      	movs	r4, #1
4000cc44:	3101      	adds	r1, #1
4000cc46:	910a      	str	r1, [sp, #40]	; 0x28
4000cc48:	4b50      	ldr	r3, [pc, #320]	; (4000cd8c <ddr3TipVref+0x288>)
4000cc4a:	2201      	movs	r2, #1
4000cc4c:	4628      	mov	r0, r5
4000cc4e:	2600      	movs	r6, #0
4000cc50:	601a      	str	r2, [r3, #0]
4000cc52:	f003 faaf 	bl	400101b4 <ddr3TipCentralizationRx>
4000cc56:	484d      	ldr	r0, [pc, #308]	; (4000cd8c <ddr3TipVref+0x288>)
4000cc58:	683b      	ldr	r3, [r7, #0]
4000cc5a:	6006      	str	r6, [r0, #0]
4000cc5c:	781b      	ldrb	r3, [r3, #0]
4000cc5e:	07db      	lsls	r3, r3, #31
4000cc60:	d539      	bpl.n	4000ccd6 <ddr3TipVref+0x1d2>
4000cc62:	4949      	ldr	r1, [pc, #292]	; (4000cd88 <ddr3TipVref+0x284>)
4000cc64:	780b      	ldrb	r3, [r1, #0]
4000cc66:	2b04      	cmp	r3, #4
4000cc68:	d035      	beq.n	4000ccd6 <ddr3TipVref+0x1d2>
4000cc6a:	4628      	mov	r0, r5
4000cc6c:	aa17      	add	r2, sp, #92	; 0x5c
4000cc6e:	4631      	mov	r1, r6
4000cc70:	46b0      	mov	r8, r6
4000cc72:	f7ff ff1b 	bl	4000caac <GetValidWinRx>
4000cc76:	683a      	ldr	r2, [r7, #0]
4000cc78:	1e63      	subs	r3, r4, #1
4000cc7a:	46cc      	mov	ip, r9
4000cc7c:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 4000cd68 <ddr3TipVref+0x264>
4000cc80:	46a9      	mov	r9, r5
4000cc82:	9208      	str	r2, [sp, #32]
4000cc84:	461d      	mov	r5, r3
4000cc86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
4000cc8a:	e01f      	b.n	4000cccc <ddr3TipVref+0x1c8>
4000cc8c:	9b08      	ldr	r3, [sp, #32]
4000cc8e:	f893 105c 	ldrb.w	r1, [r3, #92]	; 0x5c
4000cc92:	fa41 f106 	asr.w	r1, r1, r6
4000cc96:	07c8      	lsls	r0, r1, #31
4000cc98:	d515      	bpl.n	4000ccc6 <ddr3TipVref+0x1c2>
4000cc9a:	f816 100a 	ldrb.w	r1, [r6, sl]
4000cc9e:	2902      	cmp	r1, #2
4000cca0:	d011      	beq.n	4000ccc6 <ddr3TipVref+0x1c2>
4000cca2:	f838 000b 	ldrh.w	r0, [r8, fp]
4000cca6:	a917      	add	r1, sp, #92	; 0x5c
4000cca8:	5c71      	ldrb	r1, [r6, r1]
4000ccaa:	4351      	muls	r1, r2
4000ccac:	fb05 1000 	mla	r0, r5, r0, r1
4000ccb0:	4621      	mov	r1, r4
4000ccb2:	9207      	str	r2, [sp, #28]
4000ccb4:	f8cd c018 	str.w	ip, [sp, #24]
4000ccb8:	f7f5 edf6 	blx	400028a8 <__aeabi_idiv>
4000ccbc:	f8dd c018 	ldr.w	ip, [sp, #24]
4000ccc0:	9a07      	ldr	r2, [sp, #28]
4000ccc2:	f82b 0008 	strh.w	r0, [fp, r8]
4000ccc6:	3601      	adds	r6, #1
4000ccc8:	f108 0802 	add.w	r8, r8, #2
4000cccc:	9809      	ldr	r0, [sp, #36]	; 0x24
4000ccce:	4286      	cmp	r6, r0
4000ccd0:	d3dc      	bcc.n	4000cc8c <ddr3TipVref+0x188>
4000ccd2:	464d      	mov	r5, r9
4000ccd4:	46e1      	mov	r9, ip
4000ccd6:	3401      	adds	r4, #1
4000ccd8:	2c04      	cmp	r4, #4
4000ccda:	d1b5      	bne.n	4000cc48 <ddr3TipVref+0x144>
4000ccdc:	683b      	ldr	r3, [r7, #0]
4000ccde:	781b      	ldrb	r3, [r3, #0]
4000cce0:	07d9      	lsls	r1, r3, #31
4000cce2:	d527      	bpl.n	4000cd34 <ddr3TipVref+0x230>
4000cce4:	4b25      	ldr	r3, [pc, #148]	; (4000cd7c <ddr3TipVref+0x278>)
4000cce6:	781b      	ldrb	r3, [r3, #0]
4000cce8:	2b01      	cmp	r3, #1
4000ccea:	d803      	bhi.n	4000ccf4 <ddr3TipVref+0x1f0>
4000ccec:	4828      	ldr	r0, [pc, #160]	; (4000cd90 <ddr3TipVref+0x28c>)
4000ccee:	2100      	movs	r1, #0
4000ccf0:	f003 ff34 	bl	40010b5c <mvPrintf>
4000ccf4:	2400      	movs	r4, #0
4000ccf6:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4000cd7c <ddr3TipVref+0x278>
4000ccfa:	4e1b      	ldr	r6, [pc, #108]	; (4000cd68 <ddr3TipVref+0x264>)
4000ccfc:	e010      	b.n	4000cd20 <ddr3TipVref+0x21c>
4000ccfe:	683b      	ldr	r3, [r7, #0]
4000cd00:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000cd04:	fa43 f304 	asr.w	r3, r3, r4
4000cd08:	07da      	lsls	r2, r3, #31
4000cd0a:	d508      	bpl.n	4000cd1e <ddr3TipVref+0x21a>
4000cd0c:	f898 3000 	ldrb.w	r3, [r8]
4000cd10:	2b01      	cmp	r3, #1
4000cd12:	d804      	bhi.n	4000cd1e <ddr3TipVref+0x21a>
4000cd14:	481f      	ldr	r0, [pc, #124]	; (4000cd94 <ddr3TipVref+0x290>)
4000cd16:	f836 1014 	ldrh.w	r1, [r6, r4, lsl #1]
4000cd1a:	f003 ff1f 	bl	40010b5c <mvPrintf>
4000cd1e:	3401      	adds	r4, #1
4000cd20:	9909      	ldr	r1, [sp, #36]	; 0x24
4000cd22:	428c      	cmp	r4, r1
4000cd24:	d3eb      	bcc.n	4000ccfe <ddr3TipVref+0x1fa>
4000cd26:	4b15      	ldr	r3, [pc, #84]	; (4000cd7c <ddr3TipVref+0x278>)
4000cd28:	781b      	ldrb	r3, [r3, #0]
4000cd2a:	2b01      	cmp	r3, #1
4000cd2c:	d802      	bhi.n	4000cd34 <ddr3TipVref+0x230>
4000cd2e:	481a      	ldr	r0, [pc, #104]	; (4000cd98 <ddr3TipVref+0x294>)
4000cd30:	f003 ff14 	bl	40010b5c <mvPrintf>
4000cd34:	683b      	ldr	r3, [r7, #0]
4000cd36:	781b      	ldrb	r3, [r3, #0]
4000cd38:	07db      	lsls	r3, r3, #31
4000cd3a:	f140 8246 	bpl.w	4000d1ca <ddr3TipVref+0x6c6>
4000cd3e:	2600      	movs	r6, #0
4000cd40:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4000cd7c <ddr3TipVref+0x278>
4000cd44:	9505      	str	r5, [sp, #20]
4000cd46:	4634      	mov	r4, r6
4000cd48:	e23a      	b.n	4000d1c0 <ddr3TipVref+0x6bc>
4000cd4a:	bf00      	nop
4000cd4c:	400143b4 			; <UNDEFINED> instruction: 0x400143b4
4000cd50:	40020868 	andmi	r0, r2, r8, ror #16
4000cd54:	4002096d 	andmi	r0, r2, sp, ror #18
4000cd58:	40017510 	andmi	r7, r1, r0, lsl r5
4000cd5c:	4001750c 	andmi	r7, r1, ip, lsl #10
4000cd60:	400205d8 	ldrdmi	r0, [r2], -r8
4000cd64:	4002083e 	andmi	r0, r2, lr, lsr r8
4000cd68:	4002084e 	andmi	r0, r2, lr, asr #16
4000cd6c:	40020848 	andmi	r0, r2, r8, asr #16
4000cd70:	4002082f 	andmi	r0, r2, pc, lsr #16
4000cd74:	4001703c 	andmi	r7, r1, ip, lsr r0
4000cd78:	4002082a 	andmi	r0, r2, sl, lsr #16
4000cd7c:	40016b78 	andmi	r6, r1, r8, ror fp
4000cd80:	400134c4 	andmi	r3, r1, r4, asr #9
4000cd84:	40013501 	andmi	r3, r1, r1, lsl #10
4000cd88:	40020829 	andmi	r0, r2, r9, lsr #16
4000cd8c:	40020990 	mulmi	r2, r0, r9
4000cd90:	40013531 	andmi	r3, r1, r1, lsr r5
4000cd94:	40013c60 	andmi	r3, r1, r0, ror #24
4000cd98:	40011c07 	andmi	r1, r1, r7, lsl #24
4000cd9c:	40020838 	andmi	r0, r2, r8, lsr r8
4000cda0:	40020824 	andmi	r0, r2, r4, lsr #16
4000cda4:	683b      	ldr	r3, [r7, #0]
4000cda6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000cdaa:	fa43 f304 	asr.w	r3, r3, r4
4000cdae:	07d8      	lsls	r0, r3, #31
4000cdb0:	f140 8204 	bpl.w	4000d1bc <ddr3TipVref+0x6b8>
4000cdb4:	f898 3000 	ldrb.w	r3, [r8]
4000cdb8:	2b01      	cmp	r3, #1
4000cdba:	d809      	bhi.n	4000cdd0 <ddr3TipVref+0x2cc>
4000cdbc:	f240 1231 	movw	r2, #305	; 0x131
4000cdc0:	f814 300a 	ldrb.w	r3, [r4, sl]
4000cdc4:	4890      	ldr	r0, [pc, #576]	; (4000d008 <ddr3TipVref+0x504>)
4000cdc6:	2100      	movs	r1, #0
4000cdc8:	9200      	str	r2, [sp, #0]
4000cdca:	4622      	mov	r2, r4
4000cdcc:	f003 fec6 	bl	40010b5c <mvPrintf>
4000cdd0:	f814 300a 	ldrb.w	r3, [r4, sl]
4000cdd4:	2b02      	cmp	r3, #2
4000cdd6:	f000 81f1 	beq.w	4000d1bc <ddr3TipVref+0x6b8>
4000cdda:	f898 3000 	ldrb.w	r3, [r8]
4000cdde:	2b01      	cmp	r3, #1
4000cde0:	d80f      	bhi.n	4000ce02 <ddr3TipVref+0x2fe>
4000cde2:	4a8a      	ldr	r2, [pc, #552]	; (4000d00c <ddr3TipVref+0x508>)
4000cde4:	2100      	movs	r1, #0
4000cde6:	4d8a      	ldr	r5, [pc, #552]	; (4000d010 <ddr3TipVref+0x50c>)
4000cde8:	488a      	ldr	r0, [pc, #552]	; (4000d014 <ddr3TipVref+0x510>)
4000cdea:	5ab3      	ldrh	r3, [r6, r2]
4000cdec:	5b72      	ldrh	r2, [r6, r5]
4000cdee:	9200      	str	r2, [sp, #0]
4000cdf0:	4a89      	ldr	r2, [pc, #548]	; (4000d018 <ddr3TipVref+0x514>)
4000cdf2:	5ca2      	ldrb	r2, [r4, r2]
4000cdf4:	9201      	str	r2, [sp, #4]
4000cdf6:	f240 1237 	movw	r2, #311	; 0x137
4000cdfa:	9202      	str	r2, [sp, #8]
4000cdfc:	4622      	mov	r2, r4
4000cdfe:	f003 fead 	bl	40010b5c <mvPrintf>
4000ce02:	4882      	ldr	r0, [pc, #520]	; (4000d00c <ddr3TipVref+0x508>)
4000ce04:	4982      	ldr	r1, [pc, #520]	; (4000d010 <ddr3TipVref+0x50c>)
4000ce06:	5a33      	ldrh	r3, [r6, r0]
4000ce08:	1870      	adds	r0, r6, r1
4000ce0a:	f836 c001 	ldrh.w	ip, [r6, r1]
4000ce0e:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
4000ce12:	4562      	cmp	r2, ip
4000ce14:	f2c0 810e 	blt.w	4000d034 <ddr3TipVref+0x530>
4000ce18:	f81a 1004 	ldrb.w	r1, [sl, r4]
4000ce1c:	eb0a 0204 	add.w	r2, sl, r4
4000ce20:	2900      	cmp	r1, #0
4000ce22:	d16e      	bne.n	4000cf02 <ddr3TipVref+0x3fe>
4000ce24:	487d      	ldr	r0, [pc, #500]	; (4000d01c <ddr3TipVref+0x518>)
4000ce26:	5c23      	ldrb	r3, [r4, r0]
4000ce28:	2b07      	cmp	r3, #7
4000ce2a:	d113      	bne.n	4000ce54 <ddr3TipVref+0x350>
4000ce2c:	2002      	movs	r0, #2
4000ce2e:	7010      	strb	r0, [r2, #0]
4000ce30:	4a7b      	ldr	r2, [pc, #492]	; (4000d020 <ddr3TipVref+0x51c>)
4000ce32:	f109 0901 	add.w	r9, r9, #1
4000ce36:	7810      	ldrb	r0, [r2, #0]
4000ce38:	3001      	adds	r0, #1
4000ce3a:	7010      	strb	r0, [r2, #0]
4000ce3c:	f898 2000 	ldrb.w	r2, [r8]
4000ce40:	2a01      	cmp	r2, #1
4000ce42:	d815      	bhi.n	4000ce70 <ddr3TipVref+0x36c>
4000ce44:	f240 1243 	movw	r2, #323	; 0x143
4000ce48:	4876      	ldr	r0, [pc, #472]	; (4000d024 <ddr3TipVref+0x520>)
4000ce4a:	9200      	str	r2, [sp, #0]
4000ce4c:	4622      	mov	r2, r4
4000ce4e:	f003 fe85 	bl	40010b5c <mvPrintf>
4000ce52:	e00d      	b.n	4000ce70 <ddr3TipVref+0x36c>
4000ce54:	3303      	adds	r3, #3
4000ce56:	2b07      	cmp	r3, #7
4000ce58:	bfa8      	it	ge
4000ce5a:	2307      	movge	r3, #7
4000ce5c:	b2db      	uxtb	r3, r3
4000ce5e:	5423      	strb	r3, [r4, r0]
4000ce60:	2b07      	cmp	r3, #7
4000ce62:	d101      	bne.n	4000ce68 <ddr3TipVref+0x364>
4000ce64:	2101      	movs	r1, #1
4000ce66:	7011      	strb	r1, [r2, #0]
4000ce68:	4a6f      	ldr	r2, [pc, #444]	; (4000d028 <ddr3TipVref+0x524>)
4000ce6a:	54a3      	strb	r3, [r4, r2]
4000ce6c:	4a6a      	ldr	r2, [pc, #424]	; (4000d018 <ddr3TipVref+0x514>)
4000ce6e:	54a3      	strb	r3, [r4, r2]
4000ce70:	4b67      	ldr	r3, [pc, #412]	; (4000d010 <ddr3TipVref+0x50c>)
4000ce72:	2100      	movs	r1, #0
4000ce74:	4d65      	ldr	r5, [pc, #404]	; (4000d00c <ddr3TipVref+0x508>)
4000ce76:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000ce7a:	4865      	ldr	r0, [pc, #404]	; (4000d010 <ddr3TipVref+0x50c>)
4000ce7c:	5af2      	ldrh	r2, [r6, r3]
4000ce7e:	5b73      	ldrh	r3, [r6, r5]
4000ce80:	f8df b1ac 	ldr.w	fp, [pc, #428]	; 4000d030 <ddr3TipVref+0x52c>
4000ce84:	429a      	cmp	r2, r3
4000ce86:	bf28      	it	cs
4000ce88:	4613      	movcs	r3, r2
4000ce8a:	5233      	strh	r3, [r6, r0]
4000ce8c:	4b63      	ldr	r3, [pc, #396]	; (4000d01c <ddr3TipVref+0x518>)
4000ce8e:	aa16      	add	r2, sp, #88	; 0x58
4000ce90:	9805      	ldr	r0, [sp, #20]
4000ce92:	5ce5      	ldrb	r5, [r4, r3]
4000ce94:	4623      	mov	r3, r4
4000ce96:	9202      	str	r2, [sp, #8]
4000ce98:	460a      	mov	r2, r1
4000ce9a:	e88d 1002 	stmia.w	sp, {r1, ip}
4000ce9e:	f8cd c018 	str.w	ip, [sp, #24]
4000cea2:	f7fa f913 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000cea6:	f8dd c018 	ldr.w	ip, [sp, #24]
4000ceaa:	4601      	mov	r1, r0
4000ceac:	f8cb 0000 	str.w	r0, [fp]
4000ceb0:	2800      	cmp	r0, #0
4000ceb2:	f040 8151 	bne.w	4000d158 <ddr3TipVref+0x654>
4000ceb6:	a818      	add	r0, sp, #96	; 0x60
4000ceb8:	460a      	mov	r2, r1
4000ceba:	eb00 0385 	add.w	r3, r0, r5, lsl #2
4000cebe:	9805      	ldr	r0, [sp, #20]
4000cec0:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000cec4:	9101      	str	r1, [sp, #4]
4000cec6:	9400      	str	r4, [sp, #0]
4000cec8:	9308      	str	r3, [sp, #32]
4000ceca:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000cecc:	9d08      	ldr	r5, [sp, #32]
4000cece:	f023 030f 	bic.w	r3, r3, #15
4000ced2:	f8cd c008 	str.w	ip, [sp, #8]
4000ced6:	432b      	orrs	r3, r5
4000ced8:	9303      	str	r3, [sp, #12]
4000ceda:	460b      	mov	r3, r1
4000cedc:	f7fa f97c 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000cee0:	4601      	mov	r1, r0
4000cee2:	f8cb 0000 	str.w	r0, [fp]
4000cee6:	2800      	cmp	r0, #0
4000cee8:	f040 8136 	bne.w	4000d158 <ddr3TipVref+0x654>
4000ceec:	f898 3000 	ldrb.w	r3, [r8]
4000cef0:	2b01      	cmp	r3, #1
4000cef2:	f200 8163 	bhi.w	4000d1bc <ddr3TipVref+0x6b8>
4000cef6:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000cef8:	f240 1255 	movw	r2, #341	; 0x155
4000cefc:	f023 030f 	bic.w	r3, r3, #15
4000cf00:	e07b      	b.n	4000cffa <ddr3TipVref+0x4f6>
4000cf02:	2901      	cmp	r1, #1
4000cf04:	f040 815a 	bne.w	4000d1bc <ddr3TipVref+0x6b8>
4000cf08:	459c      	cmp	ip, r3
4000cf0a:	bf28      	it	cs
4000cf0c:	4663      	movcs	r3, ip
4000cf0e:	8003      	strh	r3, [r0, #0]
4000cf10:	4842      	ldr	r0, [pc, #264]	; (4000d01c <ddr3TipVref+0x518>)
4000cf12:	4945      	ldr	r1, [pc, #276]	; (4000d028 <ddr3TipVref+0x524>)
4000cf14:	eb04 0c00 	add.w	ip, r4, r0
4000cf18:	5c23      	ldrb	r3, [r4, r0]
4000cf1a:	5463      	strb	r3, [r4, r1]
4000cf1c:	493e      	ldr	r1, [pc, #248]	; (4000d018 <ddr3TipVref+0x514>)
4000cf1e:	f814 e001 	ldrb.w	lr, [r4, r1]
4000cf22:	1e59      	subs	r1, r3, #1
4000cf24:	4571      	cmp	r1, lr
4000cf26:	d110      	bne.n	4000cf4a <ddr3TipVref+0x446>
4000cf28:	2302      	movs	r3, #2
4000cf2a:	7013      	strb	r3, [r2, #0]
4000cf2c:	4b3c      	ldr	r3, [pc, #240]	; (4000d020 <ddr3TipVref+0x51c>)
4000cf2e:	f109 0901 	add.w	r9, r9, #1
4000cf32:	781a      	ldrb	r2, [r3, #0]
4000cf34:	3201      	adds	r2, #1
4000cf36:	701a      	strb	r2, [r3, #0]
4000cf38:	f898 2000 	ldrb.w	r2, [r8]
4000cf3c:	b2cb      	uxtb	r3, r1
4000cf3e:	5423      	strb	r3, [r4, r0]
4000cf40:	2a01      	cmp	r2, #1
4000cf42:	d81b      	bhi.n	4000cf7c <ddr3TipVref+0x478>
4000cf44:	f44f 72b1 	mov.w	r2, #354	; 0x162
4000cf48:	e00f      	b.n	4000cf6a <ddr3TipVref+0x466>
4000cf4a:	4573      	cmp	r3, lr
4000cf4c:	d114      	bne.n	4000cf78 <ddr3TipVref+0x474>
4000cf4e:	2102      	movs	r1, #2
4000cf50:	7011      	strb	r1, [r2, #0]
4000cf52:	4a33      	ldr	r2, [pc, #204]	; (4000d020 <ddr3TipVref+0x51c>)
4000cf54:	f109 0901 	add.w	r9, r9, #1
4000cf58:	7811      	ldrb	r1, [r2, #0]
4000cf5a:	3101      	adds	r1, #1
4000cf5c:	7011      	strb	r1, [r2, #0]
4000cf5e:	f898 2000 	ldrb.w	r2, [r8]
4000cf62:	2a01      	cmp	r2, #1
4000cf64:	d80a      	bhi.n	4000cf7c <ddr3TipVref+0x478>
4000cf66:	f44f 72b4 	mov.w	r2, #360	; 0x168
4000cf6a:	9200      	str	r2, [sp, #0]
4000cf6c:	2100      	movs	r1, #0
4000cf6e:	482d      	ldr	r0, [pc, #180]	; (4000d024 <ddr3TipVref+0x520>)
4000cf70:	4622      	mov	r2, r4
4000cf72:	f003 fdf3 	bl	40010b5c <mvPrintf>
4000cf76:	e001      	b.n	4000cf7c <ddr3TipVref+0x478>
4000cf78:	f88c 1000 	strb.w	r1, [ip]
4000cf7c:	4b27      	ldr	r3, [pc, #156]	; (4000d01c <ddr3TipVref+0x518>)
4000cf7e:	2100      	movs	r1, #0
4000cf80:	a816      	add	r0, sp, #88	; 0x58
4000cf82:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000cf86:	460a      	mov	r2, r1
4000cf88:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 4000d030 <ddr3TipVref+0x52c>
4000cf8c:	5ce5      	ldrb	r5, [r4, r3]
4000cf8e:	4623      	mov	r3, r4
4000cf90:	9002      	str	r0, [sp, #8]
4000cf92:	9805      	ldr	r0, [sp, #20]
4000cf94:	e88d 1002 	stmia.w	sp, {r1, ip}
4000cf98:	f8cd c018 	str.w	ip, [sp, #24]
4000cf9c:	f7fa f896 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000cfa0:	f8dd c018 	ldr.w	ip, [sp, #24]
4000cfa4:	4601      	mov	r1, r0
4000cfa6:	f8cb 0000 	str.w	r0, [fp]
4000cfaa:	2800      	cmp	r0, #0
4000cfac:	f040 80d4 	bne.w	4000d158 <ddr3TipVref+0x654>
4000cfb0:	aa18      	add	r2, sp, #96	; 0x60
4000cfb2:	eb02 0385 	add.w	r3, r2, r5, lsl #2
4000cfb6:	460a      	mov	r2, r1
4000cfb8:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000cfbc:	9001      	str	r0, [sp, #4]
4000cfbe:	9805      	ldr	r0, [sp, #20]
4000cfc0:	9308      	str	r3, [sp, #32]
4000cfc2:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000cfc4:	9d08      	ldr	r5, [sp, #32]
4000cfc6:	f023 030f 	bic.w	r3, r3, #15
4000cfca:	9400      	str	r4, [sp, #0]
4000cfcc:	432b      	orrs	r3, r5
4000cfce:	9303      	str	r3, [sp, #12]
4000cfd0:	460b      	mov	r3, r1
4000cfd2:	f8cd c008 	str.w	ip, [sp, #8]
4000cfd6:	f7fa f8ff 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000cfda:	4601      	mov	r1, r0
4000cfdc:	f8cb 0000 	str.w	r0, [fp]
4000cfe0:	2800      	cmp	r0, #0
4000cfe2:	f040 80b9 	bne.w	4000d158 <ddr3TipVref+0x654>
4000cfe6:	f898 3000 	ldrb.w	r3, [r8]
4000cfea:	2b01      	cmp	r3, #1
4000cfec:	f200 80e6 	bhi.w	4000d1bc <ddr3TipVref+0x6b8>
4000cff0:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000cff2:	f240 1273 	movw	r2, #371	; 0x173
4000cff6:	f023 030f 	bic.w	r3, r3, #15
4000cffa:	9d08      	ldr	r5, [sp, #32]
4000cffc:	9200      	str	r2, [sp, #0]
4000cffe:	4622      	mov	r2, r4
4000d000:	480a      	ldr	r0, [pc, #40]	; (4000d02c <ddr3TipVref+0x528>)
4000d002:	432b      	orrs	r3, r5
4000d004:	e0d8      	b.n	4000d1b8 <ddr3TipVref+0x6b4>
4000d006:	bf00      	nop
4000d008:	40013551 	andmi	r3, r1, r1, asr r5
4000d00c:	4002084e 	andmi	r0, r2, lr, asr #16
4000d010:	4002083e 	andmi	r0, r2, lr, lsr r8
4000d014:	40013575 	andmi	r3, r1, r5, ror r5
4000d018:	40020848 	andmi	r0, r2, r8, asr #16
4000d01c:	40020838 	andmi	r0, r2, r8, lsr r8
4000d020:	40020829 	andmi	r0, r2, r9, lsr #16
4000d024:	400135c2 	andmi	r3, r1, r2, asr #11
4000d028:	40020824 	andmi	r0, r2, r4, lsr #16
4000d02c:	40013501 	andmi	r3, r1, r1, lsl #10
4000d030:	40020868 	andmi	r0, r2, r8, ror #16
4000d034:	f81a 1004 	ldrb.w	r1, [sl, r4]
4000d038:	2900      	cmp	r1, #0
4000d03a:	d15b      	bne.n	4000d0f4 <ddr3TipVref+0x5f0>
4000d03c:	f8df b238 	ldr.w	fp, [pc, #568]	; 4000d278 <ddr3TipVref+0x774>
4000d040:	2201      	movs	r2, #1
4000d042:	8003      	strh	r3, [r0, #0]
4000d044:	a816      	add	r0, sp, #88	; 0x58
4000d046:	f80a 2004 	strb.w	r2, [sl, r4]
4000d04a:	eb04 050b 	add.w	r5, r4, fp
4000d04e:	f814 200b 	ldrb.w	r2, [r4, fp]
4000d052:	f8df e23c 	ldr.w	lr, [pc, #572]	; 4000d290 <ddr3TipVref+0x78c>
4000d056:	4b84      	ldr	r3, [pc, #528]	; (4000d268 <ddr3TipVref+0x764>)
4000d058:	f1a2 0c03 	sub.w	ip, r2, #3
4000d05c:	9508      	str	r5, [sp, #32]
4000d05e:	f804 c00e 	strb.w	ip, [r4, lr]
4000d062:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000d066:	54e2      	strb	r2, [r4, r3]
4000d068:	3a01      	subs	r2, #1
4000d06a:	4623      	mov	r3, r4
4000d06c:	f804 200b 	strb.w	r2, [r4, fp]
4000d070:	9002      	str	r0, [sp, #8]
4000d072:	460a      	mov	r2, r1
4000d074:	9805      	ldr	r0, [sp, #20]
4000d076:	9100      	str	r1, [sp, #0]
4000d078:	f8cd c004 	str.w	ip, [sp, #4]
4000d07c:	f8cd c018 	str.w	ip, [sp, #24]
4000d080:	f7fa f824 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000d084:	4d79      	ldr	r5, [pc, #484]	; (4000d26c <ddr3TipVref+0x768>)
4000d086:	f8dd c018 	ldr.w	ip, [sp, #24]
4000d08a:	4601      	mov	r1, r0
4000d08c:	6028      	str	r0, [r5, #0]
4000d08e:	b9b8      	cbnz	r0, 4000d0c0 <ddr3TipVref+0x5bc>
4000d090:	9400      	str	r4, [sp, #0]
4000d092:	aa18      	add	r2, sp, #96	; 0x60
4000d094:	9001      	str	r0, [sp, #4]
4000d096:	f8cd c008 	str.w	ip, [sp, #8]
4000d09a:	f814 000b 	ldrb.w	r0, [r4, fp]
4000d09e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
4000d0a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000d0a4:	f850 3c28 	ldr.w	r3, [r0, #-40]
4000d0a8:	f022 020f 	bic.w	r2, r2, #15
4000d0ac:	9805      	ldr	r0, [sp, #20]
4000d0ae:	4313      	orrs	r3, r2
4000d0b0:	460a      	mov	r2, r1
4000d0b2:	9303      	str	r3, [sp, #12]
4000d0b4:	460b      	mov	r3, r1
4000d0b6:	f7fa f88f 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000d0ba:	4601      	mov	r1, r0
4000d0bc:	6028      	str	r0, [r5, #0]
4000d0be:	b118      	cbz	r0, 4000d0c8 <ddr3TipVref+0x5c4>
4000d0c0:	f001 f9fc 	bl	4000e4bc <gtBreakOnFail>
4000d0c4:	6828      	ldr	r0, [r5, #0]
4000d0c6:	e0cb      	b.n	4000d260 <ddr3TipVref+0x75c>
4000d0c8:	f898 3000 	ldrb.w	r3, [r8]
4000d0cc:	2b01      	cmp	r3, #1
4000d0ce:	d875      	bhi.n	4000d1bc <ddr3TipVref+0x6b8>
4000d0d0:	9d08      	ldr	r5, [sp, #32]
4000d0d2:	a818      	add	r0, sp, #96	; 0x60
4000d0d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000d0d6:	782b      	ldrb	r3, [r5, #0]
4000d0d8:	f022 0e0f 	bic.w	lr, r2, #15
4000d0dc:	f240 1281 	movw	r2, #385	; 0x181
4000d0e0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
4000d0e4:	4862      	ldr	r0, [pc, #392]	; (4000d270 <ddr3TipVref+0x76c>)
4000d0e6:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000d0ea:	9200      	str	r2, [sp, #0]
4000d0ec:	4622      	mov	r2, r4
4000d0ee:	ea4e 0303 	orr.w	r3, lr, r3
4000d0f2:	e061      	b.n	4000d1b8 <ddr3TipVref+0x6b4>
4000d0f4:	2901      	cmp	r1, #1
4000d0f6:	d161      	bne.n	4000d1bc <ddr3TipVref+0x6b8>
4000d0f8:	2100      	movs	r1, #0
4000d0fa:	aa16      	add	r2, sp, #88	; 0x58
4000d0fc:	9805      	ldr	r0, [sp, #20]
4000d0fe:	4623      	mov	r3, r4
4000d100:	9202      	str	r2, [sp, #8]
4000d102:	460a      	mov	r2, r1
4000d104:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000d108:	e88d 1002 	stmia.w	sp, {r1, ip}
4000d10c:	f8cd c018 	str.w	ip, [sp, #24]
4000d110:	f7f9 ffdc 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000d114:	f8df b154 	ldr.w	fp, [pc, #340]	; 4000d26c <ddr3TipVref+0x768>
4000d118:	f8dd c018 	ldr.w	ip, [sp, #24]
4000d11c:	4601      	mov	r1, r0
4000d11e:	f8cb 0000 	str.w	r0, [fp]
4000d122:	b9c8      	cbnz	r0, 4000d158 <ddr3TipVref+0x654>
4000d124:	4b50      	ldr	r3, [pc, #320]	; (4000d268 <ddr3TipVref+0x764>)
4000d126:	9400      	str	r4, [sp, #0]
4000d128:	9001      	str	r0, [sp, #4]
4000d12a:	18e5      	adds	r5, r4, r3
4000d12c:	f8cd c008 	str.w	ip, [sp, #8]
4000d130:	5ce0      	ldrb	r0, [r4, r3]
4000d132:	ab18      	add	r3, sp, #96	; 0x60
4000d134:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000d136:	eb03 0080 	add.w	r0, r3, r0, lsl #2
4000d13a:	f022 020f 	bic.w	r2, r2, #15
4000d13e:	f850 3c28 	ldr.w	r3, [r0, #-40]
4000d142:	9805      	ldr	r0, [sp, #20]
4000d144:	4313      	orrs	r3, r2
4000d146:	460a      	mov	r2, r1
4000d148:	9303      	str	r3, [sp, #12]
4000d14a:	460b      	mov	r3, r1
4000d14c:	f7fa f844 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000d150:	4601      	mov	r1, r0
4000d152:	f8cb 0000 	str.w	r0, [fp]
4000d156:	b120      	cbz	r0, 4000d162 <ddr3TipVref+0x65e>
4000d158:	f001 f9b0 	bl	4000e4bc <gtBreakOnFail>
4000d15c:	f8db 0000 	ldr.w	r0, [fp]
4000d160:	e07e      	b.n	4000d260 <ddr3TipVref+0x75c>
4000d162:	f898 3000 	ldrb.w	r3, [r8]
4000d166:	2b01      	cmp	r3, #1
4000d168:	d811      	bhi.n	4000d18e <ddr3TipVref+0x68a>
4000d16a:	782b      	ldrb	r3, [r5, #0]
4000d16c:	ad18      	add	r5, sp, #96	; 0x60
4000d16e:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000d170:	483f      	ldr	r0, [pc, #252]	; (4000d270 <ddr3TipVref+0x76c>)
4000d172:	eb05 0383 	add.w	r3, r5, r3, lsl #2
4000d176:	f022 0e0f 	bic.w	lr, r2, #15
4000d17a:	f240 1287 	movw	r2, #391	; 0x187
4000d17e:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000d182:	9200      	str	r2, [sp, #0]
4000d184:	4622      	mov	r2, r4
4000d186:	ea4e 0303 	orr.w	r3, lr, r3
4000d18a:	f003 fce7 	bl	40010b5c <mvPrintf>
4000d18e:	2302      	movs	r3, #2
4000d190:	f804 300a 	strb.w	r3, [r4, sl]
4000d194:	4b37      	ldr	r3, [pc, #220]	; (4000d274 <ddr3TipVref+0x770>)
4000d196:	f109 0901 	add.w	r9, r9, #1
4000d19a:	781a      	ldrb	r2, [r3, #0]
4000d19c:	3201      	adds	r2, #1
4000d19e:	701a      	strb	r2, [r3, #0]
4000d1a0:	f898 3000 	ldrb.w	r3, [r8]
4000d1a4:	2b01      	cmp	r3, #1
4000d1a6:	d809      	bhi.n	4000d1bc <ddr3TipVref+0x6b8>
4000d1a8:	4b33      	ldr	r3, [pc, #204]	; (4000d278 <ddr3TipVref+0x774>)
4000d1aa:	2100      	movs	r1, #0
4000d1ac:	4833      	ldr	r0, [pc, #204]	; (4000d27c <ddr3TipVref+0x778>)
4000d1ae:	f44f 72c6 	mov.w	r2, #396	; 0x18c
4000d1b2:	5ce3      	ldrb	r3, [r4, r3]
4000d1b4:	9200      	str	r2, [sp, #0]
4000d1b6:	4622      	mov	r2, r4
4000d1b8:	f003 fcd0 	bl	40010b5c <mvPrintf>
4000d1bc:	3401      	adds	r4, #1
4000d1be:	3602      	adds	r6, #2
4000d1c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
4000d1c2:	42ac      	cmp	r4, r5
4000d1c4:	f4ff adee 	bcc.w	4000cda4 <ddr3TipVref+0x2a0>
4000d1c8:	9d05      	ldr	r5, [sp, #20]
4000d1ca:	980a      	ldr	r0, [sp, #40]	; 0x28
4000d1cc:	2809      	cmp	r0, #9
4000d1ce:	d803      	bhi.n	4000d1d8 <ddr3TipVref+0x6d4>
4000d1d0:	9909      	ldr	r1, [sp, #36]	; 0x24
4000d1d2:	4589      	cmp	r9, r1
4000d1d4:	f67f ad34 	bls.w	4000cc40 <ddr3TipVref+0x13c>
4000d1d8:	4f29      	ldr	r7, [pc, #164]	; (4000d280 <ddr3TipVref+0x77c>)
4000d1da:	683b      	ldr	r3, [r7, #0]
4000d1dc:	781b      	ldrb	r3, [r3, #0]
4000d1de:	07d9      	lsls	r1, r3, #31
4000d1e0:	d534      	bpl.n	4000d24c <ddr3TipVref+0x748>
4000d1e2:	2400      	movs	r4, #0
4000d1e4:	f10d 0858 	add.w	r8, sp, #88	; 0x58
4000d1e8:	f8df 9080 	ldr.w	r9, [pc, #128]	; 4000d26c <ddr3TipVref+0x768>
4000d1ec:	f240 1b99 	movw	fp, #409	; 0x199
4000d1f0:	4626      	mov	r6, r4
4000d1f2:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 4000d294 <ddr3TipVref+0x790>
4000d1f6:	e026      	b.n	4000d246 <ddr3TipVref+0x742>
4000d1f8:	683b      	ldr	r3, [r7, #0]
4000d1fa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d1fe:	fa43 f304 	asr.w	r3, r3, r4
4000d202:	07da      	lsls	r2, r3, #31
4000d204:	d51e      	bpl.n	4000d244 <ddr3TipVref+0x740>
4000d206:	2100      	movs	r1, #0
4000d208:	23a8      	movs	r3, #168	; 0xa8
4000d20a:	4628      	mov	r0, r5
4000d20c:	9301      	str	r3, [sp, #4]
4000d20e:	460a      	mov	r2, r1
4000d210:	4623      	mov	r3, r4
4000d212:	9600      	str	r6, [sp, #0]
4000d214:	f8cd 8008 	str.w	r8, [sp, #8]
4000d218:	f7f9 ff58 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000d21c:	4601      	mov	r1, r0
4000d21e:	f8c9 0000 	str.w	r0, [r9]
4000d222:	b120      	cbz	r0, 4000d22e <ddr3TipVref+0x72a>
4000d224:	f001 f94a 	bl	4000e4bc <gtBreakOnFail>
4000d228:	4b10      	ldr	r3, [pc, #64]	; (4000d26c <ddr3TipVref+0x768>)
4000d22a:	6818      	ldr	r0, [r3, #0]
4000d22c:	e018      	b.n	4000d260 <ddr3TipVref+0x75c>
4000d22e:	f89a 3000 	ldrb.w	r3, [sl]
4000d232:	2b02      	cmp	r3, #2
4000d234:	d806      	bhi.n	4000d244 <ddr3TipVref+0x740>
4000d236:	4813      	ldr	r0, [pc, #76]	; (4000d284 <ddr3TipVref+0x780>)
4000d238:	4622      	mov	r2, r4
4000d23a:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000d23c:	f8cd b000 	str.w	fp, [sp]
4000d240:	f003 fc8c 	bl	40010b5c <mvPrintf>
4000d244:	3401      	adds	r4, #1
4000d246:	9a09      	ldr	r2, [sp, #36]	; 0x24
4000d248:	4294      	cmp	r4, r2
4000d24a:	d3d5      	bcc.n	4000d1f8 <ddr3TipVref+0x6f4>
4000d24c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
4000d24e:	2301      	movs	r3, #1
4000d250:	2000      	movs	r0, #0
4000d252:	706b      	strb	r3, [r5, #1]
4000d254:	4b0c      	ldr	r3, [pc, #48]	; (4000d288 <ddr3TipVref+0x784>)
4000d256:	9d0c      	ldr	r5, [sp, #48]	; 0x30
4000d258:	601d      	str	r5, [r3, #0]
4000d25a:	4b0c      	ldr	r3, [pc, #48]	; (4000d28c <ddr3TipVref+0x788>)
4000d25c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
4000d25e:	601d      	str	r5, [r3, #0]
4000d260:	b019      	add	sp, #100	; 0x64
4000d262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000d266:	bf00      	nop
4000d268:	40020824 	andmi	r0, r2, r4, lsr #16
4000d26c:	40020868 	andmi	r0, r2, r8, ror #16
4000d270:	40013501 	andmi	r3, r1, r1, lsl #10
4000d274:	40020829 	andmi	r0, r2, r9, lsr #16
4000d278:	40020838 	andmi	r0, r2, r8, lsr r8
4000d27c:	400135c2 	andmi	r3, r1, r2, asr #11
4000d280:	400205d8 	ldrdmi	r0, [r2], -r8
4000d284:	400135f6 	strdmi	r3, [r1], -r6
4000d288:	40017510 	andmi	r7, r1, r0, lsl r5
4000d28c:	4001750c 	andmi	r7, r1, ip, lsl #10
4000d290:	40020848 	andmi	r0, r2, r8, asr #16
4000d294:	40016b78 	andmi	r6, r1, r8, ror fp

Disassembly of section .text.ddr3TipCmdAddrInitDelay:

4000d298 <ddr3TipCmdAddrInitDelay>:
ddr3TipCmdAddrInitDelay():
4000d298:	4b20      	ldr	r3, [pc, #128]	; (4000d31c <ddr3TipCmdAddrInitDelay+0x84>)
4000d29a:	b5f0      	push	{r4, r5, r6, r7, lr}
4000d29c:	4604      	mov	r4, r0
4000d29e:	681b      	ldr	r3, [r3, #0]
4000d2a0:	b085      	sub	sp, #20
4000d2a2:	460e      	mov	r6, r1
4000d2a4:	3301      	adds	r3, #1
4000d2a6:	d106      	bne.n	4000d2b6 <ddr3TipCmdAddrInitDelay+0x1e>
4000d2a8:	4b1d      	ldr	r3, [pc, #116]	; (4000d320 <ddr3TipCmdAddrInitDelay+0x88>)
4000d2aa:	781b      	ldrb	r3, [r3, #0]
4000d2ac:	2b03      	cmp	r3, #3
4000d2ae:	d802      	bhi.n	4000d2b6 <ddr3TipCmdAddrInitDelay+0x1e>
4000d2b0:	481c      	ldr	r0, [pc, #112]	; (4000d324 <ddr3TipCmdAddrInitDelay+0x8c>)
4000d2b2:	f003 fc53 	bl	40010b5c <mvPrintf>
4000d2b6:	4b1c      	ldr	r3, [pc, #112]	; (4000d328 <ddr3TipCmdAddrInitDelay+0x90>)
4000d2b8:	681b      	ldr	r3, [r3, #0]
4000d2ba:	7818      	ldrb	r0, [r3, #0]
4000d2bc:	f010 0001 	ands.w	r0, r0, #1
4000d2c0:	d029      	beq.n	4000d316 <ddr3TipCmdAddrInitDelay+0x7e>
4000d2c2:	4b16      	ldr	r3, [pc, #88]	; (4000d31c <ddr3TipCmdAddrInitDelay+0x84>)
4000d2c4:	4631      	mov	r1, r6
4000d2c6:	6818      	ldr	r0, [r3, #0]
4000d2c8:	f7f5 e9e8 	blx	4000269c <__aeabi_uidiv>
4000d2cc:	4b17      	ldr	r3, [pc, #92]	; (4000d32c <ddr3TipCmdAddrInitDelay+0x94>)
4000d2ce:	4631      	mov	r1, r6
4000d2d0:	4607      	mov	r7, r0
4000d2d2:	6818      	ldr	r0, [r3, #0]
4000d2d4:	f7f5 e9e2 	blx	4000269c <__aeabi_uidiv>
4000d2d8:	f007 033f 	and.w	r3, r7, #63	; 0x3f
4000d2dc:	0685      	lsls	r5, r0, #26
4000d2de:	4602      	mov	r2, r0
4000d2e0:	eb03 4515 	add.w	r5, r3, r5, lsr #16
4000d2e4:	4b0e      	ldr	r3, [pc, #56]	; (4000d320 <ddr3TipCmdAddrInitDelay+0x88>)
4000d2e6:	781b      	ldrb	r3, [r3, #0]
4000d2e8:	2b01      	cmp	r3, #1
4000d2ea:	d804      	bhi.n	4000d2f6 <ddr3TipCmdAddrInitDelay+0x5e>
4000d2ec:	4810      	ldr	r0, [pc, #64]	; (4000d330 <ddr3TipCmdAddrInitDelay+0x98>)
4000d2ee:	4639      	mov	r1, r7
4000d2f0:	4633      	mov	r3, r6
4000d2f2:	f003 fc33 	bl	40010b5c <mvPrintf>
4000d2f6:	2100      	movs	r1, #0
4000d2f8:	2301      	movs	r3, #1
4000d2fa:	4620      	mov	r0, r4
4000d2fc:	e88d 000a 	stmia.w	sp, {r1, r3}
4000d300:	460a      	mov	r2, r1
4000d302:	9102      	str	r1, [sp, #8]
4000d304:	9503      	str	r5, [sp, #12]
4000d306:	f7f9 ff67 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000d30a:	4c0a      	ldr	r4, [pc, #40]	; (4000d334 <ddr3TipCmdAddrInitDelay+0x9c>)
4000d30c:	6020      	str	r0, [r4, #0]
4000d30e:	b110      	cbz	r0, 4000d316 <ddr3TipCmdAddrInitDelay+0x7e>
4000d310:	f001 f8d4 	bl	4000e4bc <gtBreakOnFail>
4000d314:	6820      	ldr	r0, [r4, #0]
4000d316:	b005      	add	sp, #20
4000d318:	bdf0      	pop	{r4, r5, r6, r7, pc}
4000d31a:	bf00      	nop
4000d31c:	40016b80 	andmi	r6, r1, r0, lsl #23
4000d320:	40016b78 	andmi	r6, r1, r8, ror fp
4000d324:	4001362a 	andmi	r3, r1, sl, lsr #12
4000d328:	400205d8 	ldrdmi	r0, [r2], -r8
4000d32c:	40020834 	andmi	r0, r2, r4, lsr r8
4000d330:	4001365b 	andmi	r3, r1, fp, asr r6
4000d334:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.speedBinTable:

4000d338 <speedBinTable>:
speedBinTable():
4000d338:	290d      	cmp	r1, #13
4000d33a:	d808      	bhi.n	4000d34e <speedBinTable+0x16>
4000d33c:	e8df f001 	tbb	[pc, r1]
4000d340:	160b0909 	strne	r0, [fp], -r9, lsl #18
4000d344:	392e231a 	stmdbcc	lr!, {r1, r3, r4, r8, r9, sp}
4000d348:	51606048 	cmnpl	r0, r8, asr #32
4000d34c:	20005451 	andcs	r5, r0, r1, asr r4
4000d350:	4770      	bx	lr
4000d352:	4b34      	ldr	r3, [pc, #208]	; (4000d424 <speedBinTable+0xec>)
4000d354:	e00b      	b.n	4000d36e <speedBinTable+0x36>
4000d356:	2804      	cmp	r0, #4
4000d358:	d958      	bls.n	4000d40c <speedBinTable+0xd4>
4000d35a:	2808      	cmp	r0, #8
4000d35c:	d947      	bls.n	4000d3ee <speedBinTable+0xb6>
4000d35e:	280c      	cmp	r0, #12
4000d360:	d948      	bls.n	4000d3f4 <speedBinTable+0xbc>
4000d362:	f248 43d0 	movw	r3, #34000	; 0x84d0
4000d366:	f248 02e8 	movw	r2, #33000	; 0x80e8
4000d36a:	e02c      	b.n	4000d3c6 <speedBinTable+0x8e>
4000d36c:	4b2e      	ldr	r3, [pc, #184]	; (4000d428 <speedBinTable+0xf0>)
4000d36e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
4000d372:	4770      	bx	lr
4000d374:	2801      	cmp	r0, #1
4000d376:	d940      	bls.n	4000d3fa <speedBinTable+0xc2>
4000d378:	2804      	cmp	r0, #4
4000d37a:	d941      	bls.n	4000d400 <speedBinTable+0xc8>
4000d37c:	f241 7370 	movw	r3, #6000	; 0x1770
4000d380:	f241 3288 	movw	r2, #5000	; 0x1388
4000d384:	e005      	b.n	4000d392 <speedBinTable+0x5a>
4000d386:	2804      	cmp	r0, #4
4000d388:	d937      	bls.n	4000d3fa <speedBinTable+0xc2>
4000d38a:	f641 534c 	movw	r3, #7500	; 0x1d4c
4000d38e:	f241 7270 	movw	r2, #6000	; 0x1770
4000d392:	280c      	cmp	r0, #12
4000d394:	bf8c      	ite	hi
4000d396:	4610      	movhi	r0, r2
4000d398:	4618      	movls	r0, r3
4000d39a:	4770      	bx	lr
4000d39c:	2801      	cmp	r0, #1
4000d39e:	d92f      	bls.n	4000d400 <speedBinTable+0xc8>
4000d3a0:	f241 53f9 	movw	r3, #5625	; 0x15f9
4000d3a4:	f241 3288 	movw	r2, #5000	; 0x1388
4000d3a8:	2808      	cmp	r0, #8
4000d3aa:	bf8c      	ite	hi
4000d3ac:	4610      	movhi	r0, r2
4000d3ae:	4618      	movls	r0, r3
4000d3b0:	4770      	bx	lr
4000d3b2:	2801      	cmp	r0, #1
4000d3b4:	d927      	bls.n	4000d406 <speedBinTable+0xce>
4000d3b6:	2804      	cmp	r0, #4
4000d3b8:	d928      	bls.n	4000d40c <speedBinTable+0xd4>
4000d3ba:	280c      	cmp	r0, #12
4000d3bc:	d929      	bls.n	4000d412 <speedBinTable+0xda>
4000d3be:	f646 1378 	movw	r3, #27000	; 0x6978
4000d3c2:	f246 12a8 	movw	r2, #25000	; 0x61a8
4000d3c6:	2810      	cmp	r0, #16
4000d3c8:	bf8c      	ite	hi
4000d3ca:	4610      	movhi	r0, r2
4000d3cc:	4618      	movls	r0, r3
4000d3ce:	4770      	bx	lr
4000d3d0:	2804      	cmp	r0, #4
4000d3d2:	d921      	bls.n	4000d418 <speedBinTable+0xe0>
4000d3d4:	2808      	cmp	r0, #8
4000d3d6:	d922      	bls.n	4000d41e <speedBinTable+0xe6>
4000d3d8:	f649 4340 	movw	r3, #40000	; 0x9c40
4000d3dc:	f648 02b8 	movw	r2, #35000	; 0x88b8
4000d3e0:	e7d7      	b.n	4000d392 <speedBinTable+0x5a>
4000d3e2:	f643 2098 	movw	r0, #15000	; 0x3a98
4000d3e6:	4770      	bx	lr
4000d3e8:	f645 50c0 	movw	r0, #24000	; 0x5dc0
4000d3ec:	4770      	bx	lr
4000d3ee:	f648 40a0 	movw	r0, #36000	; 0x8ca0
4000d3f2:	4770      	bx	lr
4000d3f4:	f648 00b8 	movw	r0, #35000	; 0x88b8
4000d3f8:	4770      	bx	lr
4000d3fa:	f242 7010 	movw	r0, #10000	; 0x2710
4000d3fe:	4770      	bx	lr
4000d400:	f641 504c 	movw	r0, #7500	; 0x1d4c
4000d404:	4770      	bx	lr
4000d406:	f649 4040 	movw	r0, #40000	; 0x9c40
4000d40a:	4770      	bx	lr
4000d40c:	f249 207c 	movw	r0, #37500	; 0x927c
4000d410:	4770      	bx	lr
4000d412:	f247 5030 	movw	r0, #30000	; 0x7530
4000d416:	4770      	bx	lr
4000d418:	f24c 3050 	movw	r0, #50000	; 0xc350
4000d41c:	4770      	bx	lr
4000d41e:	f64a 70c8 	movw	r0, #45000	; 0xafc8
4000d422:	4770      	bx	lr
4000d424:	4001727c 	andmi	r7, r1, ip, ror r2
4000d428:	40017218 	andmi	r7, r1, r8, lsl r2

Disassembly of section .text.patternTableGetWord:

4000d42c <patternTableGetWord>:
patternTableGetWord():
4000d42c:	4b96      	ldr	r3, [pc, #600]	; (4000d688 <patternTableGetWord+0x25c>)
4000d42e:	b570      	push	{r4, r5, r6, lr}
4000d430:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000d434:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d438:	0758      	lsls	r0, r3, #29
4000d43a:	f140 80a5 	bpl.w	4000d588 <patternTableGetWord+0x15c>
4000d43e:	2924      	cmp	r1, #36	; 0x24
4000d440:	f200 8175 	bhi.w	4000d72e <patternTableGetWord+0x302>
4000d444:	e8df f001 	tbb	[pc, r1]
4000d448:	5a231313 	bpl	408d209c <startIf+0x8b16c4>
4000d44c:	3c31542b 	ldccc	4, cr5, [r1], #-172	; 0xffffff54
4000d450:	3c3c3c3c 	ldccc	12, cr3, [ip], #-240	; 0xffffff10
4000d454:	633c3c3c 	teqvs	ip, #60, 24	; 0x3c00
4000d458:	61616161 	cmnvs	r1, r1, ror #2
4000d45c:	6d6d6d6d 	stclvs	13, cr6, [sp, #-436]!	; 0xfffffe4c
4000d460:	6d6d6d6d 	stclvs	13, cr6, [sp, #-436]!	; 0xfffffe4c
4000d464:	77777777 			; <UNDEFINED> instruction: 0x77777777
4000d468:	77777777 			; <UNDEFINED> instruction: 0x77777777
4000d46c:	2a000086 	bcs	4000d68c <patternTableGetWord+0x260>
4000d470:	f000 815f 	beq.w	4000d732 <patternTableGetWord+0x306>
4000d474:	2a02      	cmp	r2, #2
4000d476:	f000 815c 	beq.w	4000d732 <patternTableGetWord+0x306>
4000d47a:	2a05      	cmp	r2, #5
4000d47c:	f000 8159 	beq.w	4000d732 <patternTableGetWord+0x306>
4000d480:	2a07      	cmp	r2, #7
4000d482:	bf14      	ite	ne
4000d484:	f04f 32aa 	movne.w	r2, #2863311530	; 0xaaaaaaaa
4000d488:	f04f 3255 	moveq.w	r2, #1431655765	; 0x55555555
4000d48c:	e159      	b.n	4000d742 <patternTableGetWord+0x316>
4000d48e:	f012 0f01 	tst.w	r2, #1
4000d492:	bf0c      	ite	eq
4000d494:	f04f 3255 	moveq.w	r2, #1431655765	; 0x55555555
4000d498:	f04f 32aa 	movne.w	r2, #2863311530	; 0xaaaaaaaa
4000d49c:	e151      	b.n	4000d742 <patternTableGetWord+0x316>
4000d49e:	2a05      	cmp	r2, #5
4000d4a0:	bf8c      	ite	hi
4000d4a2:	f04f 3280 	movhi.w	r2, #2155905152	; 0x80808080
4000d4a6:	2200      	movls	r2, #0
4000d4a8:	e14b      	b.n	4000d742 <patternTableGetWord+0x316>
4000d4aa:	4610      	mov	r0, r2
4000d4ac:	2103      	movs	r1, #3
4000d4ae:	f7f5 e8f6 	blx	4000269c <__aeabi_uidiv>
4000d4b2:	23ff      	movs	r3, #255	; 0xff
4000d4b4:	b2c0      	uxtb	r0, r0
4000d4b6:	fa03 f300 	lsl.w	r3, r3, r0
4000d4ba:	f3c3 2307 	ubfx	r3, r3, #8, #8
4000d4be:	e012      	b.n	4000d4e6 <patternTableGetWord+0xba>
4000d4c0:	3907      	subs	r1, #7
4000d4c2:	2000      	movs	r0, #0
4000d4c4:	4c71      	ldr	r4, [pc, #452]	; (4000d68c <patternTableGetWord+0x260>)
4000d4c6:	0052      	lsls	r2, r2, #1
4000d4c8:	b2c9      	uxtb	r1, r1
4000d4ca:	4603      	mov	r3, r0
4000d4cc:	b2c5      	uxtb	r5, r0
4000d4ce:	428d      	cmp	r5, r1
4000d4d0:	bf0c      	ite	eq
4000d4d2:	4615      	moveq	r5, r2
4000d4d4:	1c55      	addne	r5, r2, #1
4000d4d6:	5d65      	ldrb	r5, [r4, r5]
4000d4d8:	fa05 f500 	lsl.w	r5, r5, r0
4000d4dc:	3001      	adds	r0, #1
4000d4de:	432b      	orrs	r3, r5
4000d4e0:	2808      	cmp	r0, #8
4000d4e2:	b2db      	uxtb	r3, r3
4000d4e4:	d1f2      	bne.n	4000d4cc <patternTableGetWord+0xa0>
4000d4e6:	041a      	lsls	r2, r3, #16
4000d4e8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
4000d4ec:	431a      	orrs	r2, r3
4000d4ee:	e0f4      	b.n	4000d6da <patternTableGetWord+0x2ae>
4000d4f0:	2a05      	cmp	r2, #5
4000d4f2:	bf8c      	ite	hi
4000d4f4:	f04f 3201 	movhi.w	r2, #16843009	; 0x1010101
4000d4f8:	2200      	movls	r2, #0
4000d4fa:	e122      	b.n	4000d742 <patternTableGetWord+0x316>
4000d4fc:	3a02      	subs	r2, #2
4000d4fe:	2a03      	cmp	r2, #3
4000d500:	bf94      	ite	ls
4000d502:	f04f 3220 	movls.w	r2, #538976288	; 0x20202020
4000d506:	2200      	movhi	r2, #0
4000d508:	e11b      	b.n	4000d742 <patternTableGetWord+0x316>
4000d50a:	390f      	subs	r1, #15
4000d50c:	e0aa      	b.n	4000d664 <patternTableGetWord+0x238>
4000d50e:	4960      	ldr	r1, [pc, #384]	; (4000d690 <patternTableGetWord+0x264>)
4000d510:	08d3      	lsrs	r3, r2, #3
4000d512:	f002 0207 	and.w	r2, r2, #7
4000d516:	5ccb      	ldrb	r3, [r1, r3]
4000d518:	fa43 f202 	asr.w	r2, r3, r2
4000d51c:	f012 0201 	ands.w	r2, r2, #1
4000d520:	e0a6      	b.n	4000d670 <patternTableGetWord+0x244>
4000d522:	3914      	subs	r1, #20
4000d524:	2301      	movs	r3, #1
4000d526:	b2c9      	uxtb	r1, r1
4000d528:	fa03 f101 	lsl.w	r1, r3, r1
4000d52c:	07d3      	lsls	r3, r2, #31
4000d52e:	b2c9      	uxtb	r1, r1
4000d530:	d50b      	bpl.n	4000d54a <patternTableGetWord+0x11e>
4000d532:	43c9      	mvns	r1, r1
4000d534:	e006      	b.n	4000d544 <patternTableGetWord+0x118>
4000d536:	07d0      	lsls	r0, r2, #31
4000d538:	d406      	bmi.n	4000d548 <patternTableGetWord+0x11c>
4000d53a:	391c      	subs	r1, #28
4000d53c:	2201      	movs	r2, #1
4000d53e:	b2c9      	uxtb	r1, r1
4000d540:	fa02 f101 	lsl.w	r1, r2, r1
4000d544:	b2c9      	uxtb	r1, r1
4000d546:	e000      	b.n	4000d54a <patternTableGetWord+0x11e>
4000d548:	2100      	movs	r1, #0
4000d54a:	040a      	lsls	r2, r1, #16
4000d54c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
4000d550:	430a      	orrs	r2, r1
4000d552:	e0ce      	b.n	4000d6f2 <patternTableGetWord+0x2c6>
4000d554:	f002 031f 	and.w	r3, r2, #31
4000d558:	f002 0207 	and.w	r2, r2, #7
4000d55c:	2b0f      	cmp	r3, #15
4000d55e:	d90a      	bls.n	4000d576 <patternTableGetWord+0x14a>
4000d560:	2a07      	cmp	r2, #7
4000d562:	d005      	beq.n	4000d570 <patternTableGetWord+0x144>
4000d564:	f1a2 0105 	sub.w	r1, r2, #5
4000d568:	424a      	negs	r2, r1
4000d56a:	eb42 0201 	adc.w	r2, r2, r1
4000d56e:	b13a      	cbz	r2, 4000d580 <patternTableGetWord+0x154>
4000d570:	f04f 32ff 	mov.w	r2, #4294967295
4000d574:	e004      	b.n	4000d580 <patternTableGetWord+0x154>
4000d576:	2a06      	cmp	r2, #6
4000d578:	bf0c      	ite	eq
4000d57a:	f04f 32ff 	moveq.w	r2, #4294967295
4000d57e:	2200      	movne	r2, #0
4000d580:	f003 030f 	and.w	r3, r3, #15
4000d584:	2b07      	cmp	r3, #7
4000d586:	e0cf      	b.n	4000d728 <patternTableGetWord+0x2fc>
4000d588:	2924      	cmp	r1, #36	; 0x24
4000d58a:	f200 80d0 	bhi.w	4000d72e <patternTableGetWord+0x302>
4000d58e:	e8df f011 	tbh	[pc, r1, lsl #1]
4000d592:	00250025 	eoreq	r0, r5, r5, lsr #32
4000d596:	00600025 	rsbeq	r0, r0, r5, lsr #32
4000d59a:	005a0027 	subseq	r0, sl, r7, lsr #32
4000d59e:	002d00d3 	ldrdeq	r0, [sp], -r3	; <UNPREDICTABLE>
4000d5a2:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000d5a6:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000d5aa:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000d5ae:	0073002d 	rsbseq	r0, r3, sp, lsr #32
4000d5b2:	006800d3 	ldrdeq	r0, [r8], #-3	; <UNPREDICTABLE>
4000d5b6:	00680068 	rsbeq	r0, r8, r8, rrx
4000d5ba:	00950095 	umullseq	r0, r5, r5, r0
4000d5be:	00950095 	umullseq	r0, r5, r5, r0
4000d5c2:	00950095 	umullseq	r0, r5, r5, r0
4000d5c6:	00950095 	umullseq	r0, r5, r5, r0
4000d5ca:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000d5ce:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000d5d2:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000d5d6:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000d5da:	4a2d00b6 	bmi	40b4d8ba <startIf+0xb2cee2>
4000d5de:	e0b0      	b.n	4000d742 <patternTableGetWord+0x316>
4000d5e0:	2a02      	cmp	r2, #2
4000d5e2:	bf8c      	ite	hi
4000d5e4:	f04f 3280 	movhi.w	r2, #2155905152	; 0x80808080
4000d5e8:	2200      	movls	r2, #0
4000d5ea:	e0aa      	b.n	4000d742 <patternTableGetWord+0x316>
4000d5ec:	3907      	subs	r1, #7
4000d5ee:	2300      	movs	r3, #0
4000d5f0:	4826      	ldr	r0, [pc, #152]	; (4000d68c <patternTableGetWord+0x260>)
4000d5f2:	0055      	lsls	r5, r2, #1
4000d5f4:	b2c9      	uxtb	r1, r1
4000d5f6:	0092      	lsls	r2, r2, #2
4000d5f8:	461c      	mov	r4, r3
4000d5fa:	b2de      	uxtb	r6, r3
4000d5fc:	428e      	cmp	r6, r1
4000d5fe:	bf0c      	ite	eq
4000d600:	4616      	moveq	r6, r2
4000d602:	1c56      	addne	r6, r2, #1
4000d604:	5d86      	ldrb	r6, [r0, r6]
4000d606:	fa06 f603 	lsl.w	r6, r6, r3
4000d60a:	3301      	adds	r3, #1
4000d60c:	4334      	orrs	r4, r6
4000d60e:	2b08      	cmp	r3, #8
4000d610:	b2e4      	uxtb	r4, r4
4000d612:	d1f2      	bne.n	4000d5fa <patternTableGetWord+0x1ce>
4000d614:	3501      	adds	r5, #1
4000d616:	2300      	movs	r3, #0
4000d618:	4e1c      	ldr	r6, [pc, #112]	; (4000d68c <patternTableGetWord+0x260>)
4000d61a:	006d      	lsls	r5, r5, #1
4000d61c:	4618      	mov	r0, r3
4000d61e:	b2da      	uxtb	r2, r3
4000d620:	428a      	cmp	r2, r1
4000d622:	bf0c      	ite	eq
4000d624:	462a      	moveq	r2, r5
4000d626:	1c6a      	addne	r2, r5, #1
4000d628:	5cb2      	ldrb	r2, [r6, r2]
4000d62a:	fa02 f203 	lsl.w	r2, r2, r3
4000d62e:	3301      	adds	r3, #1
4000d630:	4310      	orrs	r0, r2
4000d632:	2b08      	cmp	r3, #8
4000d634:	b2c0      	uxtb	r0, r0
4000d636:	d1f2      	bne.n	4000d61e <patternTableGetWord+0x1f2>
4000d638:	ea44 2404 	orr.w	r4, r4, r4, lsl #8
4000d63c:	ea44 4200 	orr.w	r2, r4, r0, lsl #16
4000d640:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
4000d644:	e07d      	b.n	4000d742 <patternTableGetWord+0x316>
4000d646:	2a02      	cmp	r2, #2
4000d648:	bf8c      	ite	hi
4000d64a:	f04f 3201 	movhi.w	r2, #16843009	; 0x1010101
4000d64e:	2200      	movls	r2, #0
4000d650:	e077      	b.n	4000d742 <patternTableGetWord+0x316>
4000d652:	2a00      	cmp	r2, #0
4000d654:	d075      	beq.n	4000d742 <patternTableGetWord+0x316>
4000d656:	2a03      	cmp	r2, #3
4000d658:	bf14      	ite	ne
4000d65a:	f04f 32ff 	movne.w	r2, #4294967295
4000d65e:	2200      	moveq	r2, #0
4000d660:	e06f      	b.n	4000d742 <patternTableGetWord+0x316>
4000d662:	3910      	subs	r1, #16
4000d664:	4610      	mov	r0, r2
4000d666:	b2c9      	uxtb	r1, r1
4000d668:	f7f5 e818 	blx	4000269c <__aeabi_uidiv>
4000d66c:	f010 0201 	ands.w	r2, r0, #1
4000d670:	bf18      	it	ne
4000d672:	f04f 32ff 	movne.w	r2, #4294967295
4000d676:	e064      	b.n	4000d742 <patternTableGetWord+0x316>
4000d678:	4b04      	ldr	r3, [pc, #16]	; (4000d68c <patternTableGetWord+0x260>)
4000d67a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
4000d67e:	7893      	ldrb	r3, [r2, #2]
4000d680:	b953      	cbnz	r3, 4000d698 <patternTableGetWord+0x26c>
4000d682:	78d2      	ldrb	r2, [r2, #3]
4000d684:	b992      	cbnz	r2, 4000d6ac <patternTableGetWord+0x280>
4000d686:	e05c      	b.n	4000d742 <patternTableGetWord+0x316>
4000d688:	40020998 	mulmi	r2, r8, r9
4000d68c:	400148f5 	strdmi	r4, [r1], -r5
4000d690:	40014975 	andmi	r4, r1, r5, ror r9
4000d694:	5555aaaa 	ldrbpl	sl, [r5, #-2730]	; 0xaaa
4000d698:	2b01      	cmp	r3, #1
4000d69a:	d150      	bne.n	4000d73e <patternTableGetWord+0x312>
4000d69c:	78d2      	ldrb	r2, [r2, #3]
4000d69e:	4b2a      	ldr	r3, [pc, #168]	; (4000d748 <patternTableGetWord+0x31c>)
4000d6a0:	2a00      	cmp	r2, #0
4000d6a2:	bf0c      	ite	eq
4000d6a4:	461a      	moveq	r2, r3
4000d6a6:	f04f 32ff 	movne.w	r2, #4294967295
4000d6aa:	e04a      	b.n	4000d742 <patternTableGetWord+0x316>
4000d6ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000d6b0:	2a01      	cmp	r2, #1
4000d6b2:	bf0c      	ite	eq
4000d6b4:	461a      	moveq	r2, r3
4000d6b6:	f04f 32ff 	movne.w	r2, #4294967295
4000d6ba:	e042      	b.n	4000d742 <patternTableGetWord+0x316>
4000d6bc:	3914      	subs	r1, #20
4000d6be:	2301      	movs	r3, #1
4000d6c0:	07d2      	lsls	r2, r2, #31
4000d6c2:	b2c9      	uxtb	r1, r1
4000d6c4:	fa03 f101 	lsl.w	r1, r3, r1
4000d6c8:	b2c9      	uxtb	r1, r1
4000d6ca:	d501      	bpl.n	4000d6d0 <patternTableGetWord+0x2a4>
4000d6cc:	43c9      	mvns	r1, r1
4000d6ce:	b2c9      	uxtb	r1, r1
4000d6d0:	43cb      	mvns	r3, r1
4000d6d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
4000d6d6:	ea41 4203 	orr.w	r2, r1, r3, lsl #16
4000d6da:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
4000d6de:	e030      	b.n	4000d742 <patternTableGetWord+0x316>
4000d6e0:	391c      	subs	r1, #28
4000d6e2:	2301      	movs	r3, #1
4000d6e4:	b2c9      	uxtb	r1, r1
4000d6e6:	fa03 f101 	lsl.w	r1, r3, r1
4000d6ea:	07d3      	lsls	r3, r2, #31
4000d6ec:	b2c9      	uxtb	r1, r1
4000d6ee:	d403      	bmi.n	4000d6f8 <patternTableGetWord+0x2cc>
4000d6f0:	040a      	lsls	r2, r1, #16
4000d6f2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
4000d6f6:	e024      	b.n	4000d742 <patternTableGetWord+0x316>
4000d6f8:	ea41 2201 	orr.w	r2, r1, r1, lsl #8
4000d6fc:	e021      	b.n	4000d742 <patternTableGetWord+0x316>
4000d6fe:	f002 030f 	and.w	r3, r2, #15
4000d702:	f002 0203 	and.w	r2, r2, #3
4000d706:	2b07      	cmp	r3, #7
4000d708:	d906      	bls.n	4000d718 <patternTableGetWord+0x2ec>
4000d70a:	f64f 71ff 	movw	r1, #65535	; 0xffff
4000d70e:	2a01      	cmp	r2, #1
4000d710:	bf8c      	ite	hi
4000d712:	460a      	movhi	r2, r1
4000d714:	2200      	movls	r2, #0
4000d716:	e004      	b.n	4000d722 <patternTableGetWord+0x2f6>
4000d718:	490b      	ldr	r1, [pc, #44]	; (4000d748 <patternTableGetWord+0x31c>)
4000d71a:	2a03      	cmp	r2, #3
4000d71c:	bf0c      	ite	eq
4000d71e:	460a      	moveq	r2, r1
4000d720:	2200      	movne	r2, #0
4000d722:	f003 0307 	and.w	r3, r3, #7
4000d726:	2b03      	cmp	r3, #3
4000d728:	d90b      	bls.n	4000d742 <patternTableGetWord+0x316>
4000d72a:	43d2      	mvns	r2, r2
4000d72c:	e009      	b.n	4000d742 <patternTableGetWord+0x316>
4000d72e:	2200      	movs	r2, #0
4000d730:	e007      	b.n	4000d742 <patternTableGetWord+0x316>
4000d732:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
4000d736:	e004      	b.n	4000d742 <patternTableGetWord+0x316>
4000d738:	f64f 72ff 	movw	r2, #65535	; 0xffff
4000d73c:	e001      	b.n	4000d742 <patternTableGetWord+0x316>
4000d73e:	f04f 32ff 	mov.w	r2, #4294967295
4000d742:	4610      	mov	r0, r2
4000d744:	bd70      	pop	{r4, r5, r6, pc}
4000d746:	bf00      	nop
4000d748:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000

Disassembly of section .text.ddr3TipGetTopologyMap:

4000d74c <ddr3TipGetTopologyMap>:
ddr3TipGetTopologyMap():
4000d74c:	4b01      	ldr	r3, [pc, #4]	; (4000d754 <ddr3TipGetTopologyMap+0x8>)
4000d74e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
4000d752:	4770      	bx	lr
4000d754:	40020998 	mulmi	r2, r8, r9

Disassembly of section .text.ddr3TipSetTopologyMap:

4000d758 <ddr3TipSetTopologyMap>:
ddr3TipSetTopologyMap():
4000d758:	4b01      	ldr	r3, [pc, #4]	; (4000d760 <ddr3TipSetTopologyMap+0x8>)
4000d75a:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
4000d75e:	4770      	bx	lr
4000d760:	40020998 	mulmi	r2, r8, r9

Disassembly of section .text.ddr3TipDevAttrInit:

4000d764 <ddr3TipDevAttrInit>:
ddr3TipDevAttrInit():
4000d764:	4a07      	ldr	r2, [pc, #28]	; (4000d784 <ddr3TipDevAttrInit+0x20>)
4000d766:	210d      	movs	r1, #13
4000d768:	2300      	movs	r3, #0
4000d76a:	fb01 2100 	mla	r1, r1, r0, r2
4000d76e:	22ff      	movs	r2, #255	; 0xff
4000d770:	54ca      	strb	r2, [r1, r3]
4000d772:	3301      	adds	r3, #1
4000d774:	2b0d      	cmp	r3, #13
4000d776:	d1fb      	bne.n	4000d770 <ddr3TipDevAttrInit+0xc>
4000d778:	4b03      	ldr	r3, [pc, #12]	; (4000d788 <ddr3TipDevAttrInit+0x24>)
4000d77a:	2201      	movs	r2, #1
4000d77c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
4000d780:	4770      	bx	lr
4000d782:	bf00      	nop
4000d784:	40020858 	andmi	r0, r2, r8, asr r8
4000d788:	40020994 	mulmi	r2, r4, r9

Disassembly of section .text.ddr3TipDevAttrGet:

4000d78c <ddr3TipDevAttrGet>:
ddr3TipDevAttrGet():
4000d78c:	b538      	push	{r3, r4, r5, lr}
4000d78e:	4604      	mov	r4, r0
4000d790:	4b06      	ldr	r3, [pc, #24]	; (4000d7ac <ddr3TipDevAttrGet+0x20>)
4000d792:	460d      	mov	r5, r1
4000d794:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000d798:	b90b      	cbnz	r3, 4000d79e <ddr3TipDevAttrGet+0x12>
4000d79a:	f7ff ffe3 	bl	4000d764 <ddr3TipDevAttrInit>
4000d79e:	230d      	movs	r3, #13
4000d7a0:	fb03 5404 	mla	r4, r3, r4, r5
4000d7a4:	4b02      	ldr	r3, [pc, #8]	; (4000d7b0 <ddr3TipDevAttrGet+0x24>)
4000d7a6:	5d18      	ldrb	r0, [r3, r4]
4000d7a8:	bd38      	pop	{r3, r4, r5, pc}
4000d7aa:	bf00      	nop
4000d7ac:	40020994 	mulmi	r2, r4, r9
4000d7b0:	40020858 	andmi	r0, r2, r8, asr r8

Disassembly of section .text.ddr3TipDevAttrSet:

4000d7b4 <ddr3TipDevAttrSet>:
ddr3TipDevAttrSet():
4000d7b4:	4b07      	ldr	r3, [pc, #28]	; (4000d7d4 <ddr3TipDevAttrSet+0x20>)
4000d7b6:	b570      	push	{r4, r5, r6, lr}
4000d7b8:	4604      	mov	r4, r0
4000d7ba:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000d7be:	460d      	mov	r5, r1
4000d7c0:	4616      	mov	r6, r2
4000d7c2:	b90b      	cbnz	r3, 4000d7c8 <ddr3TipDevAttrSet+0x14>
4000d7c4:	f7ff ffce 	bl	4000d764 <ddr3TipDevAttrInit>
4000d7c8:	230d      	movs	r3, #13
4000d7ca:	fb03 5404 	mla	r4, r3, r4, r5
4000d7ce:	4b02      	ldr	r3, [pc, #8]	; (4000d7d8 <ddr3TipDevAttrSet+0x24>)
4000d7d0:	551e      	strb	r6, [r3, r4]
4000d7d2:	bd70      	pop	{r4, r5, r6, pc}
4000d7d4:	40020994 	mulmi	r2, r4, r9
4000d7d8:	40020858 	andmi	r0, r2, r8, asr r8

Disassembly of section .text.ddr3TipA38xIFRead:

4000d7dc <ddr3TipA38xIFRead>:
ddr3TipA38xIFRead():
4000d7dc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000d7e0:	2000      	movs	r0, #0
4000d7e2:	681a      	ldr	r2, [r3, #0]
4000d7e4:	9b01      	ldr	r3, [sp, #4]
4000d7e6:	401a      	ands	r2, r3
4000d7e8:	9b00      	ldr	r3, [sp, #0]
4000d7ea:	601a      	str	r2, [r3, #0]
4000d7ec:	4770      	bx	lr

Disassembly of section .text.ddr3TipA38xSelectDdrController:

4000d7f0 <ddr3TipA38xSelectDdrController>:
ddr3TipA38xSelectDdrController():
4000d7f0:	4a05      	ldr	r2, [pc, #20]	; (4000d808 <ddr3TipA38xSelectDdrController+0x18>)
4000d7f2:	6813      	ldr	r3, [r2, #0]
4000d7f4:	b111      	cbz	r1, 4000d7fc <ddr3TipA38xSelectDdrController+0xc>
4000d7f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
4000d7fa:	e001      	b.n	4000d800 <ddr3TipA38xSelectDdrController+0x10>
4000d7fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
4000d800:	6013      	str	r3, [r2, #0]
4000d802:	2000      	movs	r0, #0
4000d804:	4770      	bx	lr
4000d806:	bf00      	nop
4000d808:	d00016d8 	ldrdle	r1, [r0], -r8

Disassembly of section .text.ddr3TipClockMode:

4000d80c <ddr3TipClockMode>:
ddr3TipClockMode():
4000d80c:	2800      	cmp	r0, #0
4000d80e:	d008      	beq.n	4000d822 <ddr3TipClockMode+0x16>
4000d810:	4b05      	ldr	r3, [pc, #20]	; (4000d828 <ddr3TipClockMode+0x1c>)
4000d812:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
4000d816:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
4000d81a:	bf8c      	ite	hi
4000d81c:	2002      	movhi	r0, #2
4000d81e:	2001      	movls	r0, #1
4000d820:	4770      	bx	lr
4000d822:	2001      	movs	r0, #1
4000d824:	4770      	bx	lr
4000d826:	bf00      	nop
4000d828:	40017048 	andmi	r7, r1, r8, asr #32

Disassembly of section .text.ddr3TipA38xGetDeviceInfo:

4000d82c <ddr3TipA38xGetDeviceInfo>:
ddr3TipA38xGetDeviceInfo():
4000d82c:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
4000d830:	600b      	str	r3, [r1, #0]
4000d832:	4b02      	ldr	r3, [pc, #8]	; (4000d83c <ddr3TipA38xGetDeviceInfo+0x10>)
4000d834:	2000      	movs	r0, #0
4000d836:	681b      	ldr	r3, [r3, #0]
4000d838:	604b      	str	r3, [r1, #4]
4000d83a:	4770      	bx	lr
4000d83c:	40016b80 	andmi	r6, r1, r0, lsl #23

Disassembly of section .text.ddr3TipA38xIFWrite:

4000d840 <ddr3TipA38xIFWrite>:
ddr3TipA38xIFWrite():
4000d840:	b530      	push	{r4, r5, lr}
4000d842:	9904      	ldr	r1, [sp, #16]
4000d844:	9a03      	ldr	r2, [sp, #12]
4000d846:	1c48      	adds	r0, r1, #1
4000d848:	d009      	beq.n	4000d85e <ddr3TipA38xIFWrite+0x1e>
4000d84a:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
4000d84e:	400a      	ands	r2, r1
4000d850:	4c05      	ldr	r4, [pc, #20]	; (4000d868 <ddr3TipA38xIFWrite+0x28>)
4000d852:	2500      	movs	r5, #0
4000d854:	6800      	ldr	r0, [r0, #0]
4000d856:	ea20 0101 	bic.w	r1, r0, r1
4000d85a:	6025      	str	r5, [r4, #0]
4000d85c:	430a      	orrs	r2, r1
4000d85e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000d862:	2000      	movs	r0, #0
4000d864:	601a      	str	r2, [r3, #0]
4000d866:	bd30      	pop	{r4, r5, pc}
4000d868:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipA38xGetFreqConfig:

4000d86c <ddr3TipA38xGetFreqConfig>:
ddr3TipA38xGetFreqConfig():
4000d86c:	4b08      	ldr	r3, [pc, #32]	; (4000d890 <ddr3TipA38xGetFreqConfig+0x24>)
4000d86e:	5c5b      	ldrb	r3, [r3, r1]
4000d870:	2bff      	cmp	r3, #255	; 0xff
4000d872:	d008      	beq.n	4000d886 <ddr3TipA38xGetFreqConfig+0x1a>
4000d874:	b14a      	cbz	r2, 4000d88a <ddr3TipA38xGetFreqConfig+0x1e>
4000d876:	7053      	strb	r3, [r2, #1]
4000d878:	2000      	movs	r0, #0
4000d87a:	4b06      	ldr	r3, [pc, #24]	; (4000d894 <ddr3TipA38xGetFreqConfig+0x28>)
4000d87c:	5c5b      	ldrb	r3, [r3, r1]
4000d87e:	7093      	strb	r3, [r2, #2]
4000d880:	2301      	movs	r3, #1
4000d882:	7013      	strb	r3, [r2, #0]
4000d884:	4770      	bx	lr
4000d886:	2010      	movs	r0, #16
4000d888:	4770      	bx	lr
4000d88a:	2004      	movs	r0, #4
4000d88c:	4770      	bx	lr
4000d88e:	bf00      	nop
4000d890:	40014a1e 	andmi	r4, r1, lr, lsl sl
4000d894:	400149d0 	ldrdmi	r4, [r1], -r0

Disassembly of section .text.ddr3TipA38xSetDivider:

4000d898 <ddr3TipA38xSetDivider>:
ddr3TipA38xSetDivider():
4000d898:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
4000d89c:	4605      	mov	r5, r0
4000d89e:	4616      	mov	r6, r2
4000d8a0:	b141      	cbz	r1, 4000d8b4 <ddr3TipA38xSetDivider+0x1c>
4000d8a2:	4b8d      	ldr	r3, [pc, #564]	; (4000dad8 <ddr3TipA38xSetDivider+0x240>)
4000d8a4:	781b      	ldrb	r3, [r3, #0]
4000d8a6:	2b03      	cmp	r3, #3
4000d8a8:	f200 8113 	bhi.w	4000dad2 <ddr3TipA38xSetDivider+0x23a>
4000d8ac:	488b      	ldr	r0, [pc, #556]	; (4000dadc <ddr3TipA38xSetDivider+0x244>)
4000d8ae:	f003 f955 	bl	40010b5c <mvPrintf>
4000d8b2:	e10e      	b.n	4000dad2 <ddr3TipA38xSetDivider+0x23a>
4000d8b4:	4b8a      	ldr	r3, [pc, #552]	; (4000dae0 <ddr3TipA38xSetDivider+0x248>)
4000d8b6:	681a      	ldr	r2, [r3, #0]
4000d8b8:	4b8a      	ldr	r3, [pc, #552]	; (4000dae4 <ddr3TipA38xSetDivider+0x24c>)
4000d8ba:	f3c2 4244 	ubfx	r2, r2, #17, #5
4000d8be:	681b      	ldr	r3, [r3, #0]
4000d8c0:	f013 0f01 	tst.w	r3, #1
4000d8c4:	4b88      	ldr	r3, [pc, #544]	; (4000dae8 <ddr3TipA38xSetDivider+0x250>)
4000d8c6:	bf0c      	ite	eq
4000d8c8:	4988      	ldreq	r1, [pc, #544]	; (4000daec <ddr3TipA38xSetDivider+0x254>)
4000d8ca:	4989      	ldrne	r1, [pc, #548]	; (4000daf0 <ddr3TipA38xSetDivider+0x258>)
4000d8cc:	f831 0012 	ldrh.w	r0, [r1, r2, lsl #1]
4000d8d0:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
4000d8d4:	f7f4 eee2 	blx	4000269c <__aeabi_uidiv>
4000d8d8:	4b86      	ldr	r3, [pc, #536]	; (4000daf4 <ddr3TipA38xSetDivider+0x25c>)
4000d8da:	681b      	ldr	r3, [r3, #0]
4000d8dc:	2b01      	cmp	r3, #1
4000d8de:	4680      	mov	r8, r0
4000d8e0:	d136      	bne.n	4000d950 <ddr3TipA38xSetDivider+0xb8>
4000d8e2:	4b81      	ldr	r3, [pc, #516]	; (4000dae8 <ddr3TipA38xSetDivider+0x250>)
4000d8e4:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
4000d8e8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
4000d8ec:	d930      	bls.n	4000d950 <ddr3TipA38xSetDivider+0xb8>
4000d8ee:	2100      	movs	r1, #0
4000d8f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000d8f4:	4628      	mov	r0, r5
4000d8f6:	9300      	str	r3, [sp, #0]
4000d8f8:	9301      	str	r3, [sp, #4]
4000d8fa:	460a      	mov	r2, r1
4000d8fc:	4b7e      	ldr	r3, [pc, #504]	; (4000daf8 <ddr3TipA38xSetDivider+0x260>)
4000d8fe:	f7ff ff9f 	bl	4000d840 <ddr3TipA38xIFWrite>
4000d902:	4c7e      	ldr	r4, [pc, #504]	; (4000dafc <ddr3TipA38xSetDivider+0x264>)
4000d904:	4601      	mov	r1, r0
4000d906:	6020      	str	r0, [r4, #0]
4000d908:	2800      	cmp	r0, #0
4000d90a:	f040 80de 	bne.w	4000daca <ddr3TipA38xSetDivider+0x232>
4000d90e:	f44f 7300 	mov.w	r3, #512	; 0x200
4000d912:	4628      	mov	r0, r5
4000d914:	9300      	str	r3, [sp, #0]
4000d916:	460a      	mov	r2, r1
4000d918:	9301      	str	r3, [sp, #4]
4000d91a:	4b79      	ldr	r3, [pc, #484]	; (4000db00 <ddr3TipA38xSetDivider+0x268>)
4000d91c:	f7ff ff90 	bl	4000d840 <ddr3TipA38xIFWrite>
4000d920:	4607      	mov	r7, r0
4000d922:	6020      	str	r0, [r4, #0]
4000d924:	2800      	cmp	r0, #0
4000d926:	f040 80d0 	bne.w	4000daca <ddr3TipA38xSetDivider+0x232>
4000d92a:	f241 3088 	movw	r0, #5000	; 0x1388
4000d92e:	f002 ff79 	bl	40010824 <__udelay>
4000d932:	2e05      	cmp	r6, #5
4000d934:	f040 80a3 	bne.w	4000da7e <ddr3TipA38xSetDivider+0x1e6>
4000d938:	4b72      	ldr	r3, [pc, #456]	; (4000db04 <ddr3TipA38xSetDivider+0x26c>)
4000d93a:	f04f 3cff 	mov.w	ip, #4294967295
4000d93e:	4628      	mov	r0, r5
4000d940:	4639      	mov	r1, r7
4000d942:	463a      	mov	r2, r7
4000d944:	e88d 1008 	stmia.w	sp, {r3, ip}
4000d948:	4b6f      	ldr	r3, [pc, #444]	; (4000db08 <ddr3TipA38xSetDivider+0x270>)
4000d94a:	f7ff ff79 	bl	4000d840 <ddr3TipA38xIFWrite>
4000d94e:	e094      	b.n	4000da7a <ddr3TipA38xSetDivider+0x1e2>
4000d950:	2100      	movs	r1, #0
4000d952:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000d956:	4628      	mov	r0, r5
4000d958:	e88d 000a 	stmia.w	sp, {r1, r3}
4000d95c:	460a      	mov	r2, r1
4000d95e:	4b66      	ldr	r3, [pc, #408]	; (4000daf8 <ddr3TipA38xSetDivider+0x260>)
4000d960:	f7ff ff6e 	bl	4000d840 <ddr3TipA38xIFWrite>
4000d964:	4c65      	ldr	r4, [pc, #404]	; (4000dafc <ddr3TipA38xSetDivider+0x264>)
4000d966:	4601      	mov	r1, r0
4000d968:	6020      	str	r0, [r4, #0]
4000d96a:	2800      	cmp	r0, #0
4000d96c:	f040 80ad 	bne.w	4000daca <ddr3TipA38xSetDivider+0x232>
4000d970:	9000      	str	r0, [sp, #0]
4000d972:	460a      	mov	r2, r1
4000d974:	4628      	mov	r0, r5
4000d976:	4b62      	ldr	r3, [pc, #392]	; (4000db00 <ddr3TipA38xSetDivider+0x268>)
4000d978:	f44f 7700 	mov.w	r7, #512	; 0x200
4000d97c:	9701      	str	r7, [sp, #4]
4000d97e:	f7ff ff5f 	bl	4000d840 <ddr3TipA38xIFWrite>
4000d982:	4601      	mov	r1, r0
4000d984:	6020      	str	r0, [r4, #0]
4000d986:	2800      	cmp	r0, #0
4000d988:	f040 809f 	bne.w	4000daca <ddr3TipA38xSetDivider+0x232>
4000d98c:	231f      	movs	r3, #31
4000d98e:	f04f 0eff 	mov.w	lr, #255	; 0xff
4000d992:	460a      	mov	r2, r1
4000d994:	e88d 4008 	stmia.w	sp, {r3, lr}
4000d998:	4628      	mov	r0, r5
4000d99a:	4b5c      	ldr	r3, [pc, #368]	; (4000db0c <ddr3TipA38xSetDivider+0x274>)
4000d99c:	f7ff ff50 	bl	4000d840 <ddr3TipA38xIFWrite>
4000d9a0:	4601      	mov	r1, r0
4000d9a2:	6020      	str	r0, [r4, #0]
4000d9a4:	2800      	cmp	r0, #0
4000d9a6:	f040 8090 	bne.w	4000daca <ddr3TipA38xSetDivider+0x232>
4000d9aa:	460a      	mov	r2, r1
4000d9ac:	4628      	mov	r0, r5
4000d9ae:	4b58      	ldr	r3, [pc, #352]	; (4000db10 <ddr3TipA38xSetDivider+0x278>)
4000d9b0:	f44f 497f 	mov.w	r9, #65280	; 0xff00
4000d9b4:	9700      	str	r7, [sp, #0]
4000d9b6:	f8cd 9004 	str.w	r9, [sp, #4]
4000d9ba:	f7ff ff41 	bl	4000d840 <ddr3TipA38xIFWrite>
4000d9be:	4601      	mov	r1, r0
4000d9c0:	6020      	str	r0, [r4, #0]
4000d9c2:	2800      	cmp	r0, #0
4000d9c4:	f040 8081 	bne.w	4000daca <ddr3TipA38xSetDivider+0x232>
4000d9c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
4000d9cc:	460a      	mov	r2, r1
4000d9ce:	f04f 4a7f 	mov.w	sl, #4278190080	; 0xff000000
4000d9d2:	4628      	mov	r0, r5
4000d9d4:	e88d 0408 	stmia.w	sp, {r3, sl}
4000d9d8:	4b4d      	ldr	r3, [pc, #308]	; (4000db10 <ddr3TipA38xSetDivider+0x278>)
4000d9da:	f7ff ff31 	bl	4000d840 <ddr3TipA38xIFWrite>
4000d9de:	4601      	mov	r1, r0
4000d9e0:	6020      	str	r0, [r4, #0]
4000d9e2:	2800      	cmp	r0, #0
4000d9e4:	d171      	bne.n	4000daca <ddr3TipA38xSetDivider+0x232>
4000d9e6:	ea4f 2308 	mov.w	r3, r8, lsl #8
4000d9ea:	460a      	mov	r2, r1
4000d9ec:	9300      	str	r3, [sp, #0]
4000d9ee:	4628      	mov	r0, r5
4000d9f0:	f44f 537c 	mov.w	r3, #16128	; 0x3f00
4000d9f4:	9301      	str	r3, [sp, #4]
4000d9f6:	4b47      	ldr	r3, [pc, #284]	; (4000db14 <ddr3TipA38xSetDivider+0x27c>)
4000d9f8:	f7ff ff22 	bl	4000d840 <ddr3TipA38xIFWrite>
4000d9fc:	4601      	mov	r1, r0
4000d9fe:	6020      	str	r0, [r4, #0]
4000da00:	2800      	cmp	r0, #0
4000da02:	d162      	bne.n	4000daca <ddr3TipA38xSetDivider+0x232>
4000da04:	460a      	mov	r2, r1
4000da06:	4628      	mov	r0, r5
4000da08:	4b40      	ldr	r3, [pc, #256]	; (4000db0c <ddr3TipA38xSetDivider+0x274>)
4000da0a:	f44f 7780 	mov.w	r7, #256	; 0x100
4000da0e:	9700      	str	r7, [sp, #0]
4000da10:	9701      	str	r7, [sp, #4]
4000da12:	f7ff ff15 	bl	4000d840 <ddr3TipA38xIFWrite>
4000da16:	4601      	mov	r1, r0
4000da18:	6020      	str	r0, [r4, #0]
4000da1a:	2800      	cmp	r0, #0
4000da1c:	d155      	bne.n	4000daca <ddr3TipA38xSetDivider+0x232>
4000da1e:	460a      	mov	r2, r1
4000da20:	4628      	mov	r0, r5
4000da22:	4b3a      	ldr	r3, [pc, #232]	; (4000db0c <ddr3TipA38xSetDivider+0x274>)
4000da24:	e88d 0082 	stmia.w	sp, {r1, r7}
4000da28:	f7ff ff0a 	bl	4000d840 <ddr3TipA38xIFWrite>
4000da2c:	4601      	mov	r1, r0
4000da2e:	6020      	str	r0, [r4, #0]
4000da30:	2800      	cmp	r0, #0
4000da32:	d14a      	bne.n	4000daca <ddr3TipA38xSetDivider+0x232>
4000da34:	460a      	mov	r2, r1
4000da36:	4628      	mov	r0, r5
4000da38:	4b35      	ldr	r3, [pc, #212]	; (4000db10 <ddr3TipA38xSetDivider+0x278>)
4000da3a:	e88d 0202 	stmia.w	sp, {r1, r9}
4000da3e:	f7ff feff 	bl	4000d840 <ddr3TipA38xIFWrite>
4000da42:	4601      	mov	r1, r0
4000da44:	6020      	str	r0, [r4, #0]
4000da46:	2800      	cmp	r0, #0
4000da48:	d13f      	bne.n	4000daca <ddr3TipA38xSetDivider+0x232>
4000da4a:	4628      	mov	r0, r5
4000da4c:	460a      	mov	r2, r1
4000da4e:	4b30      	ldr	r3, [pc, #192]	; (4000db10 <ddr3TipA38xSetDivider+0x278>)
4000da50:	e88d 0402 	stmia.w	sp, {r1, sl}
4000da54:	f7ff fef4 	bl	4000d840 <ddr3TipA38xIFWrite>
4000da58:	6020      	str	r0, [r4, #0]
4000da5a:	b120      	cbz	r0, 4000da66 <ddr3TipA38xSetDivider+0x1ce>
4000da5c:	f000 fd2e 	bl	4000e4bc <gtBreakOnFail>
4000da60:	4b26      	ldr	r3, [pc, #152]	; (4000dafc <ddr3TipA38xSetDivider+0x264>)
4000da62:	6818      	ldr	r0, [r3, #0]
4000da64:	e036      	b.n	4000dad4 <ddr3TipA38xSetDivider+0x23c>
4000da66:	2100      	movs	r1, #0
4000da68:	23ff      	movs	r3, #255	; 0xff
4000da6a:	4628      	mov	r0, r5
4000da6c:	e88d 000a 	stmia.w	sp, {r1, r3}
4000da70:	460a      	mov	r2, r1
4000da72:	4b26      	ldr	r3, [pc, #152]	; (4000db0c <ddr3TipA38xSetDivider+0x274>)
4000da74:	f7ff fee4 	bl	4000d840 <ddr3TipA38xIFWrite>
4000da78:	4c20      	ldr	r4, [pc, #128]	; (4000dafc <ddr3TipA38xSetDivider+0x264>)
4000da7a:	6020      	str	r0, [r4, #0]
4000da7c:	bb28      	cbnz	r0, 4000daca <ddr3TipA38xSetDivider+0x232>
4000da7e:	4630      	mov	r0, r6
4000da80:	4c1e      	ldr	r4, [pc, #120]	; (4000dafc <ddr3TipA38xSetDivider+0x264>)
4000da82:	f7ff fec3 	bl	4000d80c <ddr3TipClockMode>
4000da86:	2100      	movs	r1, #0
4000da88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
4000da8c:	9301      	str	r3, [sp, #4]
4000da8e:	460a      	mov	r2, r1
4000da90:	4b21      	ldr	r3, [pc, #132]	; (4000db18 <ddr3TipA38xSetDivider+0x280>)
4000da92:	f000 0001 	and.w	r0, r0, #1
4000da96:	0400      	lsls	r0, r0, #16
4000da98:	9000      	str	r0, [sp, #0]
4000da9a:	4628      	mov	r0, r5
4000da9c:	f7ff fed0 	bl	4000d840 <ddr3TipA38xIFWrite>
4000daa0:	4607      	mov	r7, r0
4000daa2:	6020      	str	r0, [r4, #0]
4000daa4:	b988      	cbnz	r0, 4000daca <ddr3TipA38xSetDivider+0x232>
4000daa6:	4630      	mov	r0, r6
4000daa8:	f7ff feb0 	bl	4000d80c <ddr3TipClockMode>
4000daac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000dab0:	4639      	mov	r1, r7
4000dab2:	9301      	str	r3, [sp, #4]
4000dab4:	463a      	mov	r2, r7
4000dab6:	f241 5324 	movw	r3, #5412	; 0x1524
4000daba:	3801      	subs	r0, #1
4000dabc:	03c0      	lsls	r0, r0, #15
4000dabe:	9000      	str	r0, [sp, #0]
4000dac0:	4628      	mov	r0, r5
4000dac2:	f7ff febd 	bl	4000d840 <ddr3TipA38xIFWrite>
4000dac6:	6020      	str	r0, [r4, #0]
4000dac8:	b120      	cbz	r0, 4000dad4 <ddr3TipA38xSetDivider+0x23c>
4000daca:	f000 fcf7 	bl	4000e4bc <gtBreakOnFail>
4000dace:	6820      	ldr	r0, [r4, #0]
4000dad0:	e000      	b.n	4000dad4 <ddr3TipA38xSetDivider+0x23c>
4000dad2:	2004      	movs	r0, #4
4000dad4:	e8bd 87fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, pc}
4000dad8:	40016b68 	andmi	r6, r1, r8, ror #22
4000dadc:	40013687 	andmi	r3, r1, r7, lsl #13
4000dae0:	d00e4204 	andle	r4, lr, r4, lsl #4
4000dae4:	d0018604 	andle	r8, r1, r4, lsl #12
4000dae8:	40017048 	andmi	r7, r1, r8, asr #32
4000daec:	4001497e 	andmi	r4, r1, lr, ror r9
4000daf0:	400149e0 	andmi	r4, r1, r0, ror #19
4000daf4:	4002099c 	mulmi	r2, ip, r9
4000daf8:	00020220 	andeq	r0, r2, r0, lsr #4
4000dafc:	40020868 	andmi	r0, r2, r8, ror #16
4000db00:	000e42f4 	strdeq	r4, [lr], -r4	; <UNPREDICTABLE>
4000db04:	0804a002 	stmdaeq	r4, {r1, sp, pc}
4000db08:	000e42f0 	strdeq	r4, [lr], -r0
4000db0c:	000e4264 	andeq	r4, lr, r4, ror #4
4000db10:	000e4260 	andeq	r4, lr, r0, ror #4
4000db14:	000e4268 	andeq	r4, lr, r8, ror #4
4000db18:	00018488 	andeq	r8, r1, r8, lsl #9

Disassembly of section .text.ddr3CtrlGetJuncTemp:

4000db1c <ddr3CtrlGetJuncTemp>:
ddr3CtrlGetJuncTemp():
4000db1c:	b538      	push	{r3, r4, r5, lr}
4000db1e:	4b19      	ldr	r3, [pc, #100]	; (4000db84 <ddr3CtrlGetJuncTemp+0x68>)
4000db20:	681a      	ldr	r2, [r3, #0]
4000db22:	05d2      	lsls	r2, r2, #23
4000db24:	d40b      	bmi.n	4000db3e <ddr3CtrlGetJuncTemp+0x22>
4000db26:	681a      	ldr	r2, [r3, #0]
4000db28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
4000db2c:	601a      	str	r2, [r3, #0]
4000db2e:	f853 2c04 	ldr.w	r2, [r3, #-4]
4000db32:	f022 0207 	bic.w	r2, r2, #7
4000db36:	f042 0203 	orr.w	r2, r2, #3
4000db3a:	f843 2c04 	str.w	r2, [r3, #-4]
4000db3e:	f242 7510 	movw	r5, #10000	; 0x2710
4000db42:	4628      	mov	r0, r5
4000db44:	f002 fe6e 	bl	40010824 <__udelay>
4000db48:	4b0f      	ldr	r3, [pc, #60]	; (4000db88 <ddr3CtrlGetJuncTemp+0x6c>)
4000db4a:	681c      	ldr	r4, [r3, #0]
4000db4c:	f414 6480 	ands.w	r4, r4, #1024	; 0x400
4000db50:	d105      	bne.n	4000db5e <ddr3CtrlGetJuncTemp+0x42>
4000db52:	480e      	ldr	r0, [pc, #56]	; (4000db8c <ddr3CtrlGetJuncTemp+0x70>)
4000db54:	490e      	ldr	r1, [pc, #56]	; (4000db90 <ddr3CtrlGetJuncTemp+0x74>)
4000db56:	f003 f801 	bl	40010b5c <mvPrintf>
4000db5a:	4620      	mov	r0, r4
4000db5c:	bd38      	pop	{r3, r4, r5, pc}
4000db5e:	6818      	ldr	r0, [r3, #0]
4000db60:	f245 31c5 	movw	r1, #21445	; 0x53c5
4000db64:	0580      	lsls	r0, r0, #22
4000db66:	0d80      	lsrs	r0, r0, #22
4000db68:	4368      	muls	r0, r5
4000db6a:	f7f4 ee9e 	blx	400028a8 <__aeabi_idiv>
4000db6e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
4000db72:	4348      	muls	r0, r1
4000db74:	f5a0 2085 	sub.w	r0, r0, #272384	; 0x42800
4000db78:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
4000db7c:	f7f4 ee94 	blx	400028a8 <__aeabi_idiv>
4000db80:	bd38      	pop	{r3, r4, r5, pc}
4000db82:	bf00      	nop
4000db84:	d00e4074 	andle	r4, lr, r4, ror r0
4000db88:	d00e4078 	andle	r4, lr, r8, ror r0
4000db8c:	400136ad 	andmi	r3, r1, sp, lsr #13
4000db90:	400149bc 			; <UNDEFINED> instruction: 0x400149bc

Disassembly of section .text.ddr3TipA38xGetInitFreq:

4000db94 <ddr3TipA38xGetInitFreq>:
ddr3TipA38xGetInitFreq():
4000db94:	4b37      	ldr	r3, [pc, #220]	; (4000dc74 <ddr3TipA38xGetInitFreq+0xe0>)
4000db96:	b510      	push	{r4, lr}
4000db98:	460c      	mov	r4, r1
4000db9a:	6819      	ldr	r1, [r3, #0]
4000db9c:	4b36      	ldr	r3, [pc, #216]	; (4000dc78 <ddr3TipA38xGetInitFreq+0xe4>)
4000db9e:	f3c1 4144 	ubfx	r1, r1, #17, #5
4000dba2:	681b      	ldr	r3, [r3, #0]
4000dba4:	f013 0301 	ands.w	r3, r3, #1
4000dba8:	d14b      	bne.n	4000dc42 <ddr3TipA38xGetInitFreq+0xae>
4000dbaa:	291b      	cmp	r1, #27
4000dbac:	d846      	bhi.n	4000dc3c <ddr3TipA38xGetInitFreq+0xa8>
4000dbae:	e8df f001 	tbb	[pc, r1]
4000dbb2:	18530e16 	ldmdane	r3, {r1, r2, r4, r9, sl, fp}^
4000dbb6:	452a4555 	strmi	r4, [sl, #-1365]!	; 0x555
4000dbba:	45454533 	strbmi	r4, [r5, #-1331]	; 0x533
4000dbbe:	45452157 	strbmi	r2, [r5, #-343]	; 0x157
4000dbc2:	3f592c3d 	svccc	0x00592c3d
4000dbc6:	4545352c 	strbmi	r3, [r5, #-1324]	; 0x52c
4000dbca:	35454545 	strbcc	r4, [r5, #-1349]	; 0x545
4000dbce:	4b2b      	ldr	r3, [pc, #172]	; (4000dc7c <ddr3TipA38xGetInitFreq+0xe8>)
4000dbd0:	781b      	ldrb	r3, [r3, #0]
4000dbd2:	2b03      	cmp	r3, #3
4000dbd4:	d803      	bhi.n	4000dbde <ddr3TipA38xGetInitFreq+0x4a>
4000dbd6:	482a      	ldr	r0, [pc, #168]	; (4000dc80 <ddr3TipA38xGetInitFreq+0xec>)
4000dbd8:	2101      	movs	r1, #1
4000dbda:	f002 ffbf 	bl	40010b5c <mvPrintf>
4000dbde:	2308      	movs	r3, #8
4000dbe0:	e041      	b.n	4000dc66 <ddr3TipA38xGetInitFreq+0xd2>
4000dbe2:	4b26      	ldr	r3, [pc, #152]	; (4000dc7c <ddr3TipA38xGetInitFreq+0xe8>)
4000dbe4:	781b      	ldrb	r3, [r3, #0]
4000dbe6:	2b03      	cmp	r3, #3
4000dbe8:	d836      	bhi.n	4000dc58 <ddr3TipA38xGetInitFreq+0xc4>
4000dbea:	4826      	ldr	r0, [pc, #152]	; (4000dc84 <ddr3TipA38xGetInitFreq+0xf0>)
4000dbec:	2103      	movs	r1, #3
4000dbee:	f002 ffb5 	bl	40010b5c <mvPrintf>
4000dbf2:	e031      	b.n	4000dc58 <ddr3TipA38xGetInitFreq+0xc4>
4000dbf4:	4b21      	ldr	r3, [pc, #132]	; (4000dc7c <ddr3TipA38xGetInitFreq+0xe8>)
4000dbf6:	781b      	ldrb	r3, [r3, #0]
4000dbf8:	2b03      	cmp	r3, #3
4000dbfa:	d82f      	bhi.n	4000dc5c <ddr3TipA38xGetInitFreq+0xc8>
4000dbfc:	4822      	ldr	r0, [pc, #136]	; (4000dc88 <ddr3TipA38xGetInitFreq+0xf4>)
4000dbfe:	210d      	movs	r1, #13
4000dc00:	f002 ffac 	bl	40010b5c <mvPrintf>
4000dc04:	e02a      	b.n	4000dc5c <ddr3TipA38xGetInitFreq+0xc8>
4000dc06:	230b      	movs	r3, #11
4000dc08:	e02d      	b.n	4000dc66 <ddr3TipA38xGetInitFreq+0xd2>
4000dc0a:	4b1c      	ldr	r3, [pc, #112]	; (4000dc7c <ddr3TipA38xGetInitFreq+0xe8>)
4000dc0c:	781b      	ldrb	r3, [r3, #0]
4000dc0e:	2b03      	cmp	r3, #3
4000dc10:	d802      	bhi.n	4000dc18 <ddr3TipA38xGetInitFreq+0x84>
4000dc12:	481e      	ldr	r0, [pc, #120]	; (4000dc8c <ddr3TipA38xGetInitFreq+0xf8>)
4000dc14:	f002 ffa2 	bl	40010b5c <mvPrintf>
4000dc18:	2303      	movs	r3, #3
4000dc1a:	e024      	b.n	4000dc66 <ddr3TipA38xGetInitFreq+0xd2>
4000dc1c:	4b17      	ldr	r3, [pc, #92]	; (4000dc7c <ddr3TipA38xGetInitFreq+0xe8>)
4000dc1e:	781b      	ldrb	r3, [r3, #0]
4000dc20:	2b03      	cmp	r3, #3
4000dc22:	d81d      	bhi.n	4000dc60 <ddr3TipA38xGetInitFreq+0xcc>
4000dc24:	481a      	ldr	r0, [pc, #104]	; (4000dc90 <ddr3TipA38xGetInitFreq+0xfc>)
4000dc26:	f002 ff99 	bl	40010b5c <mvPrintf>
4000dc2a:	e019      	b.n	4000dc60 <ddr3TipA38xGetInitFreq+0xcc>
4000dc2c:	2305      	movs	r3, #5
4000dc2e:	e01a      	b.n	4000dc66 <ddr3TipA38xGetInitFreq+0xd2>
4000dc30:	2305      	movs	r3, #5
4000dc32:	7023      	strb	r3, [r4, #0]
4000dc34:	4b17      	ldr	r3, [pc, #92]	; (4000dc94 <ddr3TipA38xGetInitFreq+0x100>)
4000dc36:	2201      	movs	r2, #1
4000dc38:	601a      	str	r2, [r3, #0]
4000dc3a:	e015      	b.n	4000dc68 <ddr3TipA38xGetInitFreq+0xd4>
4000dc3c:	7023      	strb	r3, [r4, #0]
4000dc3e:	2010      	movs	r0, #16
4000dc40:	bd10      	pop	{r4, pc}
4000dc42:	2905      	cmp	r1, #5
4000dc44:	d00a      	beq.n	4000dc5c <ddr3TipA38xGetInitFreq+0xc8>
4000dc46:	d802      	bhi.n	4000dc4e <ddr3TipA38xGetInitFreq+0xba>
4000dc48:	2903      	cmp	r1, #3
4000dc4a:	d10f      	bne.n	4000dc6c <ddr3TipA38xGetInitFreq+0xd8>
4000dc4c:	e004      	b.n	4000dc58 <ddr3TipA38xGetInitFreq+0xc4>
4000dc4e:	290b      	cmp	r1, #11
4000dc50:	d006      	beq.n	4000dc60 <ddr3TipA38xGetInitFreq+0xcc>
4000dc52:	291e      	cmp	r1, #30
4000dc54:	d10a      	bne.n	4000dc6c <ddr3TipA38xGetInitFreq+0xd8>
4000dc56:	e005      	b.n	4000dc64 <ddr3TipA38xGetInitFreq+0xd0>
4000dc58:	2301      	movs	r3, #1
4000dc5a:	e004      	b.n	4000dc66 <ddr3TipA38xGetInitFreq+0xd2>
4000dc5c:	2302      	movs	r3, #2
4000dc5e:	e002      	b.n	4000dc66 <ddr3TipA38xGetInitFreq+0xd2>
4000dc60:	2304      	movs	r3, #4
4000dc62:	e000      	b.n	4000dc66 <ddr3TipA38xGetInitFreq+0xd2>
4000dc64:	230d      	movs	r3, #13
4000dc66:	7023      	strb	r3, [r4, #0]
4000dc68:	2000      	movs	r0, #0
4000dc6a:	bd10      	pop	{r4, pc}
4000dc6c:	2300      	movs	r3, #0
4000dc6e:	2010      	movs	r0, #16
4000dc70:	7023      	strb	r3, [r4, #0]
4000dc72:	bd10      	pop	{r4, pc}
4000dc74:	d00e4204 	andle	r4, lr, r4, lsl #4
4000dc78:	d0018604 	andle	r8, r1, r4, lsl #12
4000dc7c:	40016b68 	andmi	r6, r1, r8, ror #22
4000dc80:	400136c1 	andmi	r3, r1, r1, asr #13
4000dc84:	400136fb 	strdmi	r3, [r1], -fp
4000dc88:	40013735 	andmi	r3, r1, r5, lsr r7
4000dc8c:	4001376f 	andmi	r3, r1, pc, ror #14
4000dc90:	400137a9 	andmi	r3, r1, r9, lsr #15
4000dc94:	4002099c 	mulmi	r2, ip, r9

Disassembly of section .text.ddr3A38xUpdateTopologyMap:

4000dc98 <ddr3A38xUpdateTopologyMap>:
ddr3A38xUpdateTopologyMap():
4000dc98:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000dc9a:	460c      	mov	r4, r1
4000dc9c:	f10d 0107 	add.w	r1, sp, #7
4000dca0:	4605      	mov	r5, r0
4000dca2:	f7ff ff77 	bl	4000db94 <ddr3TipA38xGetInitFreq>
4000dca6:	f89d 3007 	ldrb.w	r3, [sp, #7]
4000dcaa:	4621      	mov	r1, r4
4000dcac:	4628      	mov	r0, r5
4000dcae:	f884 3057 	strb.w	r3, [r4, #87]	; 0x57
4000dcb2:	f7f9 fd55 	bl	40007760 <mvHwsDdr3TipLoadTopologyMap>
4000dcb6:	4c03      	ldr	r4, [pc, #12]	; (4000dcc4 <ddr3A38xUpdateTopologyMap+0x2c>)
4000dcb8:	6020      	str	r0, [r4, #0]
4000dcba:	b110      	cbz	r0, 4000dcc2 <ddr3A38xUpdateTopologyMap+0x2a>
4000dcbc:	f000 fbfe 	bl	4000e4bc <gtBreakOnFail>
4000dcc0:	6820      	ldr	r0, [r4, #0]
4000dcc2:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000dcc4:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipA38xGetMediumFreq:

4000dcc8 <ddr3TipA38xGetMediumFreq>:
ddr3TipA38xGetMediumFreq():
4000dcc8:	4b1c      	ldr	r3, [pc, #112]	; (4000dd3c <ddr3TipA38xGetMediumFreq+0x74>)
4000dcca:	4a1d      	ldr	r2, [pc, #116]	; (4000dd40 <ddr3TipA38xGetMediumFreq+0x78>)
4000dccc:	681b      	ldr	r3, [r3, #0]
4000dcce:	6812      	ldr	r2, [r2, #0]
4000dcd0:	f3c3 4344 	ubfx	r3, r3, #17, #5
4000dcd4:	f012 0201 	ands.w	r2, r2, #1
4000dcd8:	d118      	bne.n	4000dd0c <ddr3TipA38xGetMediumFreq+0x44>
4000dcda:	2b1b      	cmp	r3, #27
4000dcdc:	d813      	bhi.n	4000dd06 <ddr3TipA38xGetMediumFreq+0x3e>
4000dcde:	e8df f003 	tbb	[pc, r3]
4000dce2:	22220e0e 	eorcs	r0, r2, #14, 28	; 0xe0
4000dce6:	12101220 	andsne	r1, r0, #32, 4
4000dcea:	1212120e 	andsne	r1, r2, #-536870912	; 0xe0000000
4000dcee:	12122022 	andsne	r2, r2, #34	; 0x22
4000dcf2:	22240e0e 	eorcs	r0, r4, #14, 28	; 0xe0
4000dcf6:	1212220e 	andsne	r2, r2, #-536870912	; 0xe0000000
4000dcfa:	22121212 	andscs	r1, r2, #536870913	; 0x20000001
4000dcfe:	2308      	movs	r3, #8
4000dd00:	e014      	b.n	4000dd2c <ddr3TipA38xGetMediumFreq+0x64>
4000dd02:	230c      	movs	r3, #12
4000dd04:	e012      	b.n	4000dd2c <ddr3TipA38xGetMediumFreq+0x64>
4000dd06:	700a      	strb	r2, [r1, #0]
4000dd08:	2010      	movs	r0, #16
4000dd0a:	4770      	bx	lr
4000dd0c:	2b05      	cmp	r3, #5
4000dd0e:	d008      	beq.n	4000dd22 <ddr3TipA38xGetMediumFreq+0x5a>
4000dd10:	d802      	bhi.n	4000dd18 <ddr3TipA38xGetMediumFreq+0x50>
4000dd12:	2b03      	cmp	r3, #3
4000dd14:	d10d      	bne.n	4000dd32 <ddr3TipA38xGetMediumFreq+0x6a>
4000dd16:	e006      	b.n	4000dd26 <ddr3TipA38xGetMediumFreq+0x5e>
4000dd18:	2b0b      	cmp	r3, #11
4000dd1a:	d004      	beq.n	4000dd26 <ddr3TipA38xGetMediumFreq+0x5e>
4000dd1c:	2b1e      	cmp	r3, #30
4000dd1e:	d108      	bne.n	4000dd32 <ddr3TipA38xGetMediumFreq+0x6a>
4000dd20:	e003      	b.n	4000dd2a <ddr3TipA38xGetMediumFreq+0x62>
4000dd22:	2302      	movs	r3, #2
4000dd24:	e002      	b.n	4000dd2c <ddr3TipA38xGetMediumFreq+0x64>
4000dd26:	2301      	movs	r3, #1
4000dd28:	e000      	b.n	4000dd2c <ddr3TipA38xGetMediumFreq+0x64>
4000dd2a:	230e      	movs	r3, #14
4000dd2c:	700b      	strb	r3, [r1, #0]
4000dd2e:	2000      	movs	r0, #0
4000dd30:	4770      	bx	lr
4000dd32:	2300      	movs	r3, #0
4000dd34:	2010      	movs	r0, #16
4000dd36:	700b      	strb	r3, [r1, #0]
4000dd38:	4770      	bx	lr
4000dd3a:	bf00      	nop
4000dd3c:	d00e4204 	andle	r4, lr, r4, lsl #4
4000dd40:	d0018604 	andle	r8, r1, r4, lsl #12

Disassembly of section .text.ddr3TipInitA38x:

4000dd44 <ddr3TipInitA38x>:
ddr3TipInitA38x():
4000dd44:	b570      	push	{r4, r5, r6, lr}
4000dd46:	b08c      	sub	sp, #48	; 0x30
4000dd48:	4604      	mov	r4, r0
4000dd4a:	f7ff fcff 	bl	4000d74c <ddr3TipGetTopologyMap>
4000dd4e:	1e01      	subs	r1, r0, #0
4000dd50:	f000 8084 	beq.w	4000de5c <ddr3TipInitA38x+0x118>
4000dd54:	4620      	mov	r0, r4
4000dd56:	f7ff ff9f 	bl	4000dc98 <ddr3A38xUpdateTopologyMap>
4000dd5a:	4620      	mov	r0, r4
4000dd5c:	f7ff fcf6 	bl	4000d74c <ddr3TipGetTopologyMap>
4000dd60:	4b41      	ldr	r3, [pc, #260]	; (4000de68 <ddr3TipInitA38x+0x124>)
4000dd62:	4669      	mov	r1, sp
4000dd64:	9301      	str	r3, [sp, #4]
4000dd66:	4b41      	ldr	r3, [pc, #260]	; (4000de6c <ddr3TipInitA38x+0x128>)
4000dd68:	9302      	str	r3, [sp, #8]
4000dd6a:	4b41      	ldr	r3, [pc, #260]	; (4000de70 <ddr3TipInitA38x+0x12c>)
4000dd6c:	9300      	str	r3, [sp, #0]
4000dd6e:	4b41      	ldr	r3, [pc, #260]	; (4000de74 <ddr3TipInitA38x+0x130>)
4000dd70:	9303      	str	r3, [sp, #12]
4000dd72:	4b41      	ldr	r3, [pc, #260]	; (4000de78 <ddr3TipInitA38x+0x134>)
4000dd74:	9305      	str	r3, [sp, #20]
4000dd76:	4b41      	ldr	r3, [pc, #260]	; (4000de7c <ddr3TipInitA38x+0x138>)
4000dd78:	9304      	str	r3, [sp, #16]
4000dd7a:	4b41      	ldr	r3, [pc, #260]	; (4000de80 <ddr3TipInitA38x+0x13c>)
4000dd7c:	9307      	str	r3, [sp, #28]
4000dd7e:	4b41      	ldr	r3, [pc, #260]	; (4000de84 <ddr3TipInitA38x+0x140>)
4000dd80:	9308      	str	r3, [sp, #32]
4000dd82:	4605      	mov	r5, r0
4000dd84:	4620      	mov	r0, r4
4000dd86:	f7f7 f95b 	bl	40005040 <mvHwsDdr3TipInitConfigFunc>
4000dd8a:	493f      	ldr	r1, [pc, #252]	; (4000de88 <ddr3TipInitA38x+0x144>)
4000dd8c:	4620      	mov	r0, r4
4000dd8e:	f7fb ffa1 	bl	40009cd4 <ddr3TipRegisterDqTable>
4000dd92:	4620      	mov	r0, r4
4000dd94:	f7ff fce6 	bl	4000d764 <ddr3TipDevAttrInit>
4000dd98:	2100      	movs	r1, #0
4000dd9a:	2204      	movs	r2, #4
4000dd9c:	4620      	mov	r0, r4
4000dd9e:	f7ff fd09 	bl	4000d7b4 <ddr3TipDevAttrSet>
4000dda2:	2101      	movs	r1, #1
4000dda4:	2200      	movs	r2, #0
4000dda6:	4620      	mov	r0, r4
4000dda8:	f7ff fd04 	bl	4000d7b4 <ddr3TipDevAttrSet>
4000ddac:	2102      	movs	r1, #2
4000ddae:	2205      	movs	r2, #5
4000ddb0:	4620      	mov	r0, r4
4000ddb2:	f7ff fcff 	bl	4000d7b4 <ddr3TipDevAttrSet>
4000ddb6:	210c      	movs	r1, #12
4000ddb8:	2200      	movs	r2, #0
4000ddba:	4620      	mov	r0, r4
4000ddbc:	f7ff fcfa 	bl	4000d7b4 <ddr3TipDevAttrSet>
4000ddc0:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
4000ddc4:	4620      	mov	r0, r4
4000ddc6:	f7ff fee5 	bl	4000db94 <ddr3TipA38xGetInitFreq>
4000ddca:	1e01      	subs	r1, r0, #0
4000ddcc:	d007      	beq.n	4000ddde <ddr3TipInitA38x+0x9a>
4000ddce:	4b2f      	ldr	r3, [pc, #188]	; (4000de8c <ddr3TipInitA38x+0x148>)
4000ddd0:	781b      	ldrb	r3, [r3, #0]
4000ddd2:	2b03      	cmp	r3, #3
4000ddd4:	d844      	bhi.n	4000de60 <ddr3TipInitA38x+0x11c>
4000ddd6:	482e      	ldr	r0, [pc, #184]	; (4000de90 <ddr3TipInitA38x+0x14c>)
4000ddd8:	f002 fec0 	bl	40010b5c <mvPrintf>
4000dddc:	e040      	b.n	4000de60 <ddr3TipInitA38x+0x11c>
4000ddde:	4b2d      	ldr	r3, [pc, #180]	; (4000de94 <ddr3TipInitA38x+0x150>)
4000dde0:	492d      	ldr	r1, [pc, #180]	; (4000de98 <ddr3TipInitA38x+0x154>)
4000dde2:	4a2e      	ldr	r2, [pc, #184]	; (4000de9c <ddr3TipInitA38x+0x158>)
4000dde4:	600b      	str	r3, [r1, #0]
4000dde6:	2301      	movs	r3, #1
4000dde8:	6013      	str	r3, [r2, #0]
4000ddea:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
4000ddee:	2b08      	cmp	r3, #8
4000ddf0:	d001      	beq.n	4000ddf6 <ddr3TipInitA38x+0xb2>
4000ddf2:	2b01      	cmp	r3, #1
4000ddf4:	d103      	bne.n	4000ddfe <ddr3TipInitA38x+0xba>
4000ddf6:	4b2a      	ldr	r3, [pc, #168]	; (4000dea0 <ddr3TipInitA38x+0x15c>)
4000ddf8:	600b      	str	r3, [r1, #0]
4000ddfa:	2300      	movs	r3, #0
4000ddfc:	6013      	str	r3, [r2, #0]
4000ddfe:	f000 f8af 	bl	4000df60 <ddr3IfEccEnabled>
4000de02:	2801      	cmp	r0, #1
4000de04:	d106      	bne.n	4000de14 <ddr3TipInitA38x+0xd0>
4000de06:	4b24      	ldr	r3, [pc, #144]	; (4000de98 <ddr3TipInitA38x+0x154>)
4000de08:	681a      	ldr	r2, [r3, #0]
4000de0a:	f422 3203 	bic.w	r2, r2, #134144	; 0x20c00
4000de0e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
4000de12:	601a      	str	r2, [r3, #0]
4000de14:	4b23      	ldr	r3, [pc, #140]	; (4000dea4 <ddr3TipInitA38x+0x160>)
4000de16:	681a      	ldr	r2, [r3, #0]
4000de18:	3201      	adds	r2, #1
4000de1a:	d101      	bne.n	4000de20 <ddr3TipInitA38x+0xdc>
4000de1c:	22a0      	movs	r2, #160	; 0xa0
4000de1e:	601a      	str	r2, [r3, #0]
4000de20:	4b21      	ldr	r3, [pc, #132]	; (4000dea8 <ddr3TipInitA38x+0x164>)
4000de22:	2600      	movs	r6, #0
4000de24:	4a21      	ldr	r2, [pc, #132]	; (4000deac <ddr3TipInitA38x+0x168>)
4000de26:	4620      	mov	r0, r4
4000de28:	4921      	ldr	r1, [pc, #132]	; (4000deb0 <ddr3TipInitA38x+0x16c>)
4000de2a:	601e      	str	r6, [r3, #0]
4000de2c:	2301      	movs	r3, #1
4000de2e:	6013      	str	r3, [r2, #0]
4000de30:	2278      	movs	r2, #120	; 0x78
4000de32:	600a      	str	r2, [r1, #0]
4000de34:	491f      	ldr	r1, [pc, #124]	; (4000deb4 <ddr3TipInitA38x+0x170>)
4000de36:	600a      	str	r2, [r1, #0]
4000de38:	4a1f      	ldr	r2, [pc, #124]	; (4000deb8 <ddr3TipInitA38x+0x174>)
4000de3a:	4920      	ldr	r1, [pc, #128]	; (4000debc <ddr3TipInitA38x+0x178>)
4000de3c:	7013      	strb	r3, [r2, #0]
4000de3e:	4a20      	ldr	r2, [pc, #128]	; (4000dec0 <ddr3TipInitA38x+0x17c>)
4000de40:	6013      	str	r3, [r2, #0]
4000de42:	2258      	movs	r2, #88	; 0x58
4000de44:	4b1f      	ldr	r3, [pc, #124]	; (4000dec4 <ddr3TipInitA38x+0x180>)
4000de46:	681b      	ldr	r3, [r3, #0]
4000de48:	fb02 5503 	mla	r5, r2, r3, r5
4000de4c:	4b1e      	ldr	r3, [pc, #120]	; (4000dec8 <ddr3TipInitA38x+0x184>)
4000de4e:	f895 2057 	ldrb.w	r2, [r5, #87]	; 0x57
4000de52:	701a      	strb	r2, [r3, #0]
4000de54:	f7ff ff38 	bl	4000dcc8 <ddr3TipA38xGetMediumFreq>
4000de58:	4630      	mov	r0, r6
4000de5a:	e002      	b.n	4000de62 <ddr3TipInitA38x+0x11e>
4000de5c:	2001      	movs	r0, #1
4000de5e:	e000      	b.n	4000de62 <ddr3TipInitA38x+0x11e>
4000de60:	2000      	movs	r0, #0
4000de62:	b00c      	add	sp, #48	; 0x30
4000de64:	bd70      	pop	{r4, r5, r6, pc}
4000de66:	bf00      	nop
4000de68:	4000d7dd 	ldrdmi	sp, [r0], -sp	; <UNPREDICTABLE>
4000de6c:	4000d841 	andmi	sp, r0, r1, asr #16
4000de70:	4000d7f1 	strdmi	sp, [r0], -r1
4000de74:	4000d86d 	andmi	sp, r0, sp, ror #16
4000de78:	4000d899 	mulmi	r0, r9, r8
4000de7c:	4000d82d 	andmi	sp, r0, sp, lsr #16
4000de80:	4000db1d 	andmi	sp, r0, sp, lsl fp
4000de84:	4000d80d 	andmi	sp, r0, sp, lsl #16
4000de88:	40017464 	andmi	r7, r1, r4, ror #8
4000de8c:	40016b68 	andmi	r6, r1, r8, ror #22
4000de90:	400137e3 	andmi	r3, r1, r3, ror #15
4000de94:	00335ebc 	ldrhteq	r5, [r3], -ip
4000de98:	40016be8 	andmi	r6, r1, r8, ror #23
4000de9c:	40020964 	andmi	r0, r2, r4, ror #18
4000dea0:	00300ee0 	eorseq	r0, r0, r0, ror #29
4000dea4:	40016b80 	andmi	r6, r1, r0, lsl #23
4000dea8:	40020834 	andmi	r0, r2, r4, lsr r8
4000deac:	40020978 	andmi	r0, r2, r8, ror r9
4000deb0:	400205dc 	ldrdmi	r0, [r2], -ip
4000deb4:	40017048 	andmi	r7, r1, r8, asr #32
4000deb8:	400205e0 	andmi	r0, r2, r0, ror #11
4000debc:	400205d4 	ldrdmi	r0, [r2], -r4
4000dec0:	40016bf4 	strdmi	r6, [r1], -r4
4000dec4:	40020980 	andmi	r0, r2, r0, lsl #19
4000dec8:	40016c04 	andmi	r6, r1, r4, lsl #24

Disassembly of section .text.ddr3TipExtRead:

4000decc <ddr3TipExtRead>:
ddr3TipExtRead():
4000decc:	b510      	push	{r4, lr}
4000dece:	00db      	lsls	r3, r3, #3
4000ded0:	9802      	ldr	r0, [sp, #8]
4000ded2:	2100      	movs	r1, #0
4000ded4:	1a80      	subs	r0, r0, r2
4000ded6:	e003      	b.n	4000dee0 <ddr3TipExtRead+0x14>
4000ded8:	6814      	ldr	r4, [r2, #0]
4000deda:	3101      	adds	r1, #1
4000dedc:	5084      	str	r4, [r0, r2]
4000dede:	3204      	adds	r2, #4
4000dee0:	4299      	cmp	r1, r3
4000dee2:	d1f9      	bne.n	4000ded8 <ddr3TipExtRead+0xc>
4000dee4:	2000      	movs	r0, #0
4000dee6:	bd10      	pop	{r4, pc}

Disassembly of section .text.ddr3SiliconPreInit:

4000dee8 <ddr3SiliconPreInit>:
ddr3SiliconPreInit():
4000dee8:	f000 b820 	b.w	4000df2c <ddr3SiliconInit>

Disassembly of section .text.ddr3PostRunAlg:

4000deec <ddr3PostRunAlg>:
ddr3PostRunAlg():
4000deec:	2000      	movs	r0, #0
4000deee:	4770      	bx	lr

Disassembly of section .text.ddr3SiliconPostInit:

4000def0 <ddr3SiliconPostInit>:
ddr3SiliconPostInit():
4000def0:	b513      	push	{r0, r1, r4, lr}
4000def2:	2000      	movs	r0, #0
4000def4:	f7ff fc2a 	bl	4000d74c <ddr3TipGetTopologyMap>
4000def8:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
4000defc:	f010 0004 	ands.w	r0, r0, #4
4000df00:	d110      	bne.n	4000df24 <ddr3SiliconPostInit+0x34>
4000df02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000df06:	4601      	mov	r1, r0
4000df08:	9301      	str	r3, [sp, #4]
4000df0a:	4602      	mov	r2, r0
4000df0c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000df10:	9000      	str	r0, [sp, #0]
4000df12:	f7f8 fd25 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000df16:	4c04      	ldr	r4, [pc, #16]	; (4000df28 <ddr3SiliconPostInit+0x38>)
4000df18:	6020      	str	r0, [r4, #0]
4000df1a:	b120      	cbz	r0, 4000df26 <ddr3SiliconPostInit+0x36>
4000df1c:	f000 face 	bl	4000e4bc <gtBreakOnFail>
4000df20:	6820      	ldr	r0, [r4, #0]
4000df22:	e000      	b.n	4000df26 <ddr3SiliconPostInit+0x36>
4000df24:	2000      	movs	r0, #0
4000df26:	bd1c      	pop	{r2, r3, r4, pc}
4000df28:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3SiliconInit:

4000df2c <ddr3SiliconInit>:
ddr3SiliconInit():
4000df2c:	b538      	push	{r3, r4, r5, lr}
4000df2e:	4d0a      	ldr	r5, [pc, #40]	; (4000df58 <ddr3SiliconInit+0x2c>)
4000df30:	682b      	ldr	r3, [r5, #0]
4000df32:	2b01      	cmp	r3, #1
4000df34:	d00d      	beq.n	4000df52 <ddr3SiliconInit+0x26>
4000df36:	2000      	movs	r0, #0
4000df38:	4601      	mov	r1, r0
4000df3a:	f7ff ff03 	bl	4000dd44 <ddr3TipInitA38x>
4000df3e:	1e04      	subs	r4, r0, #0
4000df40:	d004      	beq.n	4000df4c <ddr3SiliconInit+0x20>
4000df42:	4806      	ldr	r0, [pc, #24]	; (4000df5c <ddr3SiliconInit+0x30>)
4000df44:	4621      	mov	r1, r4
4000df46:	f002 fe09 	bl	40010b5c <mvPrintf>
4000df4a:	e003      	b.n	4000df54 <ddr3SiliconInit+0x28>
4000df4c:	2301      	movs	r3, #1
4000df4e:	602b      	str	r3, [r5, #0]
4000df50:	e000      	b.n	4000df54 <ddr3SiliconInit+0x28>
4000df52:	2400      	movs	r4, #0
4000df54:	4620      	mov	r0, r4
4000df56:	bd38      	pop	{r3, r4, r5, pc}
4000df58:	400209a0 	andmi	r0, r2, r0, lsr #19
4000df5c:	40013814 	andmi	r3, r1, r4, lsl r8

Disassembly of section .text.ddr3IfEccEnabled:

4000df60 <ddr3IfEccEnabled>:
ddr3IfEccEnabled():
4000df60:	2000      	movs	r0, #0
4000df62:	b508      	push	{r3, lr}
4000df64:	f7ff fbf2 	bl	4000d74c <ddr3TipGetTopologyMap>
4000df68:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
4000df6c:	06c2      	lsls	r2, r0, #27
4000df6e:	d405      	bmi.n	4000df7c <ddr3IfEccEnabled+0x1c>
4000df70:	f1a0 030b 	sub.w	r3, r0, #11
4000df74:	4258      	negs	r0, r3
4000df76:	eb40 0003 	adc.w	r0, r0, r3
4000df7a:	bd08      	pop	{r3, pc}
4000df7c:	2001      	movs	r0, #1
4000df7e:	bd08      	pop	{r3, pc}

Disassembly of section .text.ddr3PreAlgoConfig:

4000df80 <ddr3PreAlgoConfig>:
ddr3PreAlgoConfig():
4000df80:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000df82:	2000      	movs	r0, #0
4000df84:	f7ff fbe2 	bl	4000d74c <ddr3TipGetTopologyMap>
4000df88:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
4000df8c:	4604      	mov	r4, r0
4000df8e:	2b0b      	cmp	r3, #11
4000df90:	d111      	bne.n	4000dfb6 <ddr3PreAlgoConfig+0x36>
4000df92:	2000      	movs	r0, #0
4000df94:	f44f 7380 	mov.w	r3, #256	; 0x100
4000df98:	9300      	str	r3, [sp, #0]
4000df9a:	9301      	str	r3, [sp, #4]
4000df9c:	4601      	mov	r1, r0
4000df9e:	4602      	mov	r2, r0
4000dfa0:	f641 13d4 	movw	r3, #6612	; 0x19d4
4000dfa4:	f7f8 fcdc 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000dfa8:	4d1b      	ldr	r5, [pc, #108]	; (4000e018 <ddr3PreAlgoConfig+0x98>)
4000dfaa:	6028      	str	r0, [r5, #0]
4000dfac:	b118      	cbz	r0, 4000dfb6 <ddr3PreAlgoConfig+0x36>
4000dfae:	f000 fa85 	bl	4000e4bc <gtBreakOnFail>
4000dfb2:	6828      	ldr	r0, [r5, #0]
4000dfb4:	e02e      	b.n	4000e014 <ddr3PreAlgoConfig+0x94>
4000dfb6:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
4000dfba:	f013 0010 	ands.w	r0, r3, #16
4000dfbe:	d101      	bne.n	4000dfc4 <ddr3PreAlgoConfig+0x44>
4000dfc0:	2b0b      	cmp	r3, #11
4000dfc2:	d127      	bne.n	4000e014 <ddr3PreAlgoConfig+0x94>
4000dfc4:	2000      	movs	r0, #0
4000dfc6:	f44f 7380 	mov.w	r3, #256	; 0x100
4000dfca:	9300      	str	r3, [sp, #0]
4000dfcc:	9301      	str	r3, [sp, #4]
4000dfce:	4601      	mov	r1, r0
4000dfd0:	4602      	mov	r2, r0
4000dfd2:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000dfd6:	f7f8 fcc3 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000dfda:	4c0f      	ldr	r4, [pc, #60]	; (4000e018 <ddr3PreAlgoConfig+0x98>)
4000dfdc:	4601      	mov	r1, r0
4000dfde:	6020      	str	r0, [r4, #0]
4000dfe0:	b9a8      	cbnz	r0, 4000e00e <ddr3PreAlgoConfig+0x8e>
4000dfe2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
4000dfe6:	4602      	mov	r2, r0
4000dfe8:	9300      	str	r3, [sp, #0]
4000dfea:	9301      	str	r3, [sp, #4]
4000dfec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000dff0:	f7f8 fcb6 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000dff4:	4601      	mov	r1, r0
4000dff6:	6020      	str	r0, [r4, #0]
4000dff8:	b948      	cbnz	r0, 4000e00e <ddr3PreAlgoConfig+0x8e>
4000dffa:	2302      	movs	r3, #2
4000dffc:	4602      	mov	r2, r0
4000dffe:	9301      	str	r3, [sp, #4]
4000e000:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000e004:	9000      	str	r0, [sp, #0]
4000e006:	f7f8 fcab 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000e00a:	6020      	str	r0, [r4, #0]
4000e00c:	b110      	cbz	r0, 4000e014 <ddr3PreAlgoConfig+0x94>
4000e00e:	f000 fa55 	bl	4000e4bc <gtBreakOnFail>
4000e012:	6820      	ldr	r0, [r4, #0]
4000e014:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000e016:	bf00      	nop
4000e018:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3PostAlgoConfig:

4000e01c <ddr3PostAlgoConfig>:
ddr3PostAlgoConfig():
4000e01c:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000e01e:	2000      	movs	r0, #0
4000e020:	f7ff fb94 	bl	4000d74c <ddr3TipGetTopologyMap>
4000e024:	4605      	mov	r5, r0
4000e026:	f7ff ff61 	bl	4000deec <ddr3PostRunAlg>
4000e02a:	1e04      	subs	r4, r0, #0
4000e02c:	d004      	beq.n	4000e038 <ddr3PostAlgoConfig+0x1c>
4000e02e:	480f      	ldr	r0, [pc, #60]	; (4000e06c <ddr3PostAlgoConfig+0x50>)
4000e030:	4621      	mov	r1, r4
4000e032:	f002 fd93 	bl	40010b5c <mvPrintf>
4000e036:	e016      	b.n	4000e066 <ddr3PostAlgoConfig+0x4a>
4000e038:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
4000e03c:	06d9      	lsls	r1, r3, #27
4000e03e:	d401      	bmi.n	4000e044 <ddr3PostAlgoConfig+0x28>
4000e040:	2b0b      	cmp	r3, #11
4000e042:	d110      	bne.n	4000e066 <ddr3PostAlgoConfig+0x4a>
4000e044:	2000      	movs	r0, #0
4000e046:	f44f 7380 	mov.w	r3, #256	; 0x100
4000e04a:	e88d 0009 	stmia.w	sp, {r0, r3}
4000e04e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000e052:	4601      	mov	r1, r0
4000e054:	4602      	mov	r2, r0
4000e056:	f7f8 fc83 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000e05a:	4d05      	ldr	r5, [pc, #20]	; (4000e070 <ddr3PostAlgoConfig+0x54>)
4000e05c:	6028      	str	r0, [r5, #0]
4000e05e:	b110      	cbz	r0, 4000e066 <ddr3PostAlgoConfig+0x4a>
4000e060:	f000 fa2c 	bl	4000e4bc <gtBreakOnFail>
4000e064:	682c      	ldr	r4, [r5, #0]
4000e066:	4620      	mov	r0, r4
4000e068:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000e06a:	bf00      	nop
4000e06c:	4001383a 	andmi	r3, r1, sl, lsr r8
4000e070:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3HwsHwTraining:

4000e074 <ddr3HwsHwTraining>:
ddr3HwsHwTraining():
4000e074:	b51f      	push	{r0, r1, r2, r3, r4, lr}
4000e076:	f7ff ff37 	bl	4000dee8 <ddr3SiliconPreInit>
4000e07a:	1e04      	subs	r4, r0, #0
4000e07c:	d001      	beq.n	4000e082 <ddr3HwsHwTraining+0xe>
4000e07e:	4816      	ldr	r0, [pc, #88]	; (4000e0d8 <ddr3HwsHwTraining+0x64>)
4000e080:	e023      	b.n	4000e0ca <ddr3HwsHwTraining+0x56>
4000e082:	4669      	mov	r1, sp
4000e084:	2301      	movs	r3, #1
4000e086:	9400      	str	r4, [sp, #0]
4000e088:	9301      	str	r3, [sp, #4]
4000e08a:	9302      	str	r3, [sp, #8]
4000e08c:	9303      	str	r3, [sp, #12]
4000e08e:	f7fa fbb7 	bl	40008800 <mvHwsDdr3TipInitController>
4000e092:	1e04      	subs	r4, r0, #0
4000e094:	d001      	beq.n	4000e09a <ddr3HwsHwTraining+0x26>
4000e096:	4811      	ldr	r0, [pc, #68]	; (4000e0dc <ddr3HwsHwTraining+0x68>)
4000e098:	e017      	b.n	4000e0ca <ddr3HwsHwTraining+0x56>
4000e09a:	f7ff ff29 	bl	4000def0 <ddr3SiliconPostInit>
4000e09e:	1e04      	subs	r4, r0, #0
4000e0a0:	d001      	beq.n	4000e0a6 <ddr3HwsHwTraining+0x32>
4000e0a2:	480f      	ldr	r0, [pc, #60]	; (4000e0e0 <ddr3HwsHwTraining+0x6c>)
4000e0a4:	e011      	b.n	4000e0ca <ddr3HwsHwTraining+0x56>
4000e0a6:	f7ff ff6b 	bl	4000df80 <ddr3PreAlgoConfig>
4000e0aa:	1e04      	subs	r4, r0, #0
4000e0ac:	d001      	beq.n	4000e0b2 <ddr3HwsHwTraining+0x3e>
4000e0ae:	480d      	ldr	r0, [pc, #52]	; (4000e0e4 <ddr3HwsHwTraining+0x70>)
4000e0b0:	e00b      	b.n	4000e0ca <ddr3HwsHwTraining+0x56>
4000e0b2:	4621      	mov	r1, r4
4000e0b4:	f7fb f89a 	bl	400091ec <mvHwsDdr3TipRunAlg>
4000e0b8:	1e04      	subs	r4, r0, #0
4000e0ba:	d001      	beq.n	4000e0c0 <ddr3HwsHwTraining+0x4c>
4000e0bc:	480a      	ldr	r0, [pc, #40]	; (4000e0e8 <ddr3HwsHwTraining+0x74>)
4000e0be:	e004      	b.n	4000e0ca <ddr3HwsHwTraining+0x56>
4000e0c0:	f7ff ffac 	bl	4000e01c <ddr3PostAlgoConfig>
4000e0c4:	1e04      	subs	r4, r0, #0
4000e0c6:	d003      	beq.n	4000e0d0 <ddr3HwsHwTraining+0x5c>
4000e0c8:	4808      	ldr	r0, [pc, #32]	; (4000e0ec <ddr3HwsHwTraining+0x78>)
4000e0ca:	4621      	mov	r1, r4
4000e0cc:	f002 fd46 	bl	40010b5c <mvPrintf>
4000e0d0:	4620      	mov	r0, r4
4000e0d2:	b004      	add	sp, #16
4000e0d4:	bd10      	pop	{r4, pc}
4000e0d6:	bf00      	nop
4000e0d8:	4001385b 	andmi	r3, r1, fp, asr r8
4000e0dc:	40013882 	andmi	r3, r1, r2, lsl #17
4000e0e0:	400138a6 	andmi	r3, r1, r6, lsr #17
4000e0e4:	400138c4 	andmi	r3, r1, r4, asr #17
4000e0e8:	400138e8 	andmi	r3, r1, r8, ror #17
4000e0ec:	4001390a 	andmi	r3, r1, sl, lsl #18

Disassembly of section .text.mvSysXorFinish:

4000e0f0 <mvSysXorFinish>:
mvSysXorFinish():
4000e0f0:	4b10      	ldr	r3, [pc, #64]	; (4000e134 <mvSysXorFinish+0x44>)
4000e0f2:	681a      	ldr	r2, [r3, #0]
4000e0f4:	4b10      	ldr	r3, [pc, #64]	; (4000e138 <mvSysXorFinish+0x48>)
4000e0f6:	601a      	str	r2, [r3, #0]
4000e0f8:	4b10      	ldr	r3, [pc, #64]	; (4000e13c <mvSysXorFinish+0x4c>)
4000e0fa:	4a11      	ldr	r2, [pc, #68]	; (4000e140 <mvSysXorFinish+0x50>)
4000e0fc:	6819      	ldr	r1, [r3, #0]
4000e0fe:	6011      	str	r1, [r2, #0]
4000e100:	6859      	ldr	r1, [r3, #4]
4000e102:	6051      	str	r1, [r2, #4]
4000e104:	6899      	ldr	r1, [r3, #8]
4000e106:	6091      	str	r1, [r2, #8]
4000e108:	68d9      	ldr	r1, [r3, #12]
4000e10a:	60d1      	str	r1, [r2, #12]
4000e10c:	691a      	ldr	r2, [r3, #16]
4000e10e:	4b0d      	ldr	r3, [pc, #52]	; (4000e144 <mvSysXorFinish+0x54>)
4000e110:	601a      	str	r2, [r3, #0]
4000e112:	4b0d      	ldr	r3, [pc, #52]	; (4000e148 <mvSysXorFinish+0x58>)
4000e114:	4a0d      	ldr	r2, [pc, #52]	; (4000e14c <mvSysXorFinish+0x5c>)
4000e116:	6819      	ldr	r1, [r3, #0]
4000e118:	6011      	str	r1, [r2, #0]
4000e11a:	6859      	ldr	r1, [r3, #4]
4000e11c:	6051      	str	r1, [r2, #4]
4000e11e:	6899      	ldr	r1, [r3, #8]
4000e120:	6091      	str	r1, [r2, #8]
4000e122:	68d9      	ldr	r1, [r3, #12]
4000e124:	60d1      	str	r1, [r2, #12]
4000e126:	691a      	ldr	r2, [r3, #16]
4000e128:	4b09      	ldr	r3, [pc, #36]	; (4000e150 <mvSysXorFinish+0x60>)
4000e12a:	601a      	str	r2, [r3, #0]
4000e12c:	2200      	movs	r2, #0
4000e12e:	621a      	str	r2, [r3, #32]
4000e130:	4770      	bx	lr
4000e132:	bf00      	nop
4000e134:	400209b8 			; <UNDEFINED> instruction: 0x400209b8
4000e138:	d0060b40 	andle	r0, r6, r0, asr #22
4000e13c:	400209bc 			; <UNDEFINED> instruction: 0x400209bc
4000e140:	d0060b50 	andle	r0, r6, r0, asr fp
4000e144:	d0060b60 	andle	r0, r6, r0, ror #22
4000e148:	400209a4 	andmi	r0, r2, r4, lsr #19
4000e14c:	d0060b70 	andle	r0, r6, r0, ror fp
4000e150:	d0060b80 	andle	r0, r6, r0, lsl #23

Disassembly of section .text.mvXorCtrlSet:

4000e154 <mvXorCtrlSet>:
mvXorCtrlSet():
4000e154:	f000 0301 	and.w	r3, r0, #1
4000e158:	f021 0107 	bic.w	r1, r1, #7
4000e15c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000e160:	2000      	movs	r0, #0
4000e162:	3344      	adds	r3, #68	; 0x44
4000e164:	009b      	lsls	r3, r3, #2
4000e166:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e16a:	681a      	ldr	r2, [r3, #0]
4000e16c:	f002 0207 	and.w	r2, r2, #7
4000e170:	430a      	orrs	r2, r1
4000e172:	601a      	str	r2, [r3, #0]
4000e174:	4770      	bx	lr

Disassembly of section .text.mvXorStateGet:

4000e178 <mvXorStateGet>:
mvXorStateGet():
4000e178:	2803      	cmp	r0, #3
4000e17a:	d810      	bhi.n	4000e19e <mvXorStateGet+0x26>
4000e17c:	f000 0301 	and.w	r3, r0, #1
4000e180:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000e184:	3348      	adds	r3, #72	; 0x48
4000e186:	009b      	lsls	r3, r3, #2
4000e188:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e18c:	681b      	ldr	r3, [r3, #0]
4000e18e:	f003 0330 	and.w	r3, r3, #48	; 0x30
4000e192:	2b20      	cmp	r3, #32
4000e194:	bf9a      	itte	ls
4000e196:	4a03      	ldrls	r2, [pc, #12]	; (4000e1a4 <mvXorStateGet+0x2c>)
4000e198:	5cd0      	ldrbls	r0, [r2, r3]
4000e19a:	2003      	movhi	r0, #3
4000e19c:	4770      	bx	lr
4000e19e:	2003      	movs	r0, #3
4000e1a0:	4770      	bx	lr
4000e1a2:	bf00      	nop
4000e1a4:	40014a2e 	andmi	r4, r1, lr, lsr #20

Disassembly of section .text.mvXorMemInit:

4000e1a8 <mvXorMemInit>:
mvXorMemInit():
4000e1a8:	2803      	cmp	r0, #3
4000e1aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
4000e1ac:	4604      	mov	r4, r0
4000e1ae:	460d      	mov	r5, r1
4000e1b0:	4616      	mov	r6, r2
4000e1b2:	461f      	mov	r7, r3
4000e1b4:	d82e      	bhi.n	4000e214 <mvXorMemInit+0x6c>
4000e1b6:	f7ff ffdf 	bl	4000e178 <mvXorStateGet>
4000e1ba:	2801      	cmp	r0, #1
4000e1bc:	d02c      	beq.n	4000e218 <mvXorMemInit+0x70>
4000e1be:	2e7f      	cmp	r6, #127	; 0x7f
4000e1c0:	d92c      	bls.n	4000e21c <mvXorMemInit+0x74>
4000e1c2:	f004 0401 	and.w	r4, r4, #1
4000e1c6:	2000      	movs	r0, #0
4000e1c8:	f504 34c1 	add.w	r4, r4, #98816	; 0x18200
4000e1cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
4000e1d0:	009b      	lsls	r3, r3, #2
4000e1d2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e1d6:	681a      	ldr	r2, [r3, #0]
4000e1d8:	f022 0207 	bic.w	r2, r2, #7
4000e1dc:	f042 0204 	orr.w	r2, r2, #4
4000e1e0:	601a      	str	r2, [r3, #0]
4000e1e2:	f104 03ec 	add.w	r3, r4, #236	; 0xec
4000e1e6:	9a06      	ldr	r2, [sp, #24]
4000e1e8:	009b      	lsls	r3, r3, #2
4000e1ea:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e1ee:	601d      	str	r5, [r3, #0]
4000e1f0:	f104 03f0 	add.w	r3, r4, #240	; 0xf0
4000e1f4:	3448      	adds	r4, #72	; 0x48
4000e1f6:	009b      	lsls	r3, r3, #2
4000e1f8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e1fc:	00a4      	lsls	r4, r4, #2
4000e1fe:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4000e202:	601e      	str	r6, [r3, #0]
4000e204:	4b06      	ldr	r3, [pc, #24]	; (4000e220 <mvXorMemInit+0x78>)
4000e206:	601a      	str	r2, [r3, #0]
4000e208:	605f      	str	r7, [r3, #4]
4000e20a:	6823      	ldr	r3, [r4, #0]
4000e20c:	f043 0301 	orr.w	r3, r3, #1
4000e210:	6023      	str	r3, [r4, #0]
4000e212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000e214:	2004      	movs	r0, #4
4000e216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000e218:	201e      	movs	r0, #30
4000e21a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000e21c:	2004      	movs	r0, #4
4000e21e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000e220:	d0060be0 	andle	r0, r6, r0, ror #23

Disassembly of section .text.mvXorCommandSet:

4000e224 <mvXorCommandSet>:
mvXorCommandSet():
4000e224:	2803      	cmp	r0, #3
4000e226:	b538      	push	{r3, r4, r5, lr}
4000e228:	4604      	mov	r4, r0
4000e22a:	460d      	mov	r5, r1
4000e22c:	d848      	bhi.n	4000e2c0 <mvXorCommandSet+0x9c>
4000e22e:	f7ff ffa3 	bl	4000e178 <mvXorStateGet>
4000e232:	b975      	cbnz	r5, 4000e252 <mvXorCommandSet+0x2e>
4000e234:	2800      	cmp	r0, #0
4000e236:	d143      	bne.n	4000e2c0 <mvXorCommandSet+0x9c>
4000e238:	f004 0301 	and.w	r3, r4, #1
4000e23c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000e240:	3348      	adds	r3, #72	; 0x48
4000e242:	009b      	lsls	r3, r3, #2
4000e244:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e248:	681a      	ldr	r2, [r3, #0]
4000e24a:	f042 0201 	orr.w	r2, r2, #1
4000e24e:	601a      	str	r2, [r3, #0]
4000e250:	bd38      	pop	{r3, r4, r5, pc}
4000e252:	2d01      	cmp	r5, #1
4000e254:	d10d      	bne.n	4000e272 <mvXorCommandSet+0x4e>
4000e256:	2801      	cmp	r0, #1
4000e258:	d12d      	bne.n	4000e2b6 <mvXorCommandSet+0x92>
4000e25a:	f004 0301 	and.w	r3, r4, #1
4000e25e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000e262:	3348      	adds	r3, #72	; 0x48
4000e264:	009b      	lsls	r3, r3, #2
4000e266:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e26a:	681a      	ldr	r2, [r3, #0]
4000e26c:	f042 0202 	orr.w	r2, r2, #2
4000e270:	e01e      	b.n	4000e2b0 <mvXorCommandSet+0x8c>
4000e272:	2d02      	cmp	r5, #2
4000e274:	d10d      	bne.n	4000e292 <mvXorCommandSet+0x6e>
4000e276:	2801      	cmp	r0, #1
4000e278:	d122      	bne.n	4000e2c0 <mvXorCommandSet+0x9c>
4000e27a:	f004 0301 	and.w	r3, r4, #1
4000e27e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000e282:	3348      	adds	r3, #72	; 0x48
4000e284:	009b      	lsls	r3, r3, #2
4000e286:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e28a:	681a      	ldr	r2, [r3, #0]
4000e28c:	f042 0204 	orr.w	r2, r2, #4
4000e290:	e00e      	b.n	4000e2b0 <mvXorCommandSet+0x8c>
4000e292:	2d03      	cmp	r5, #3
4000e294:	d114      	bne.n	4000e2c0 <mvXorCommandSet+0x9c>
4000e296:	2802      	cmp	r0, #2
4000e298:	d114      	bne.n	4000e2c4 <mvXorCommandSet+0xa0>
4000e29a:	f004 0301 	and.w	r3, r4, #1
4000e29e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000e2a2:	3348      	adds	r3, #72	; 0x48
4000e2a4:	009b      	lsls	r3, r3, #2
4000e2a6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e2aa:	681a      	ldr	r2, [r3, #0]
4000e2ac:	f042 0208 	orr.w	r2, r2, #8
4000e2b0:	601a      	str	r2, [r3, #0]
4000e2b2:	2000      	movs	r0, #0
4000e2b4:	bd38      	pop	{r3, r4, r5, pc}
4000e2b6:	2800      	cmp	r0, #0
4000e2b8:	bf14      	ite	ne
4000e2ba:	2004      	movne	r0, #4
4000e2bc:	2000      	moveq	r0, #0
4000e2be:	bd38      	pop	{r3, r4, r5, pc}
4000e2c0:	2004      	movs	r0, #4
4000e2c2:	bd38      	pop	{r3, r4, r5, pc}
4000e2c4:	2004      	movs	r0, #4
4000e2c6:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.mvXorHalInit:

4000e2c8 <mvXorHalInit>:
mvXorHalInit():
4000e2c8:	b538      	push	{r3, r4, r5, lr}
4000e2ca:	4605      	mov	r5, r0
4000e2cc:	2400      	movs	r4, #0
4000e2ce:	e009      	b.n	4000e2e4 <mvXorHalInit+0x1c>
4000e2d0:	4620      	mov	r0, r4
4000e2d2:	2101      	movs	r1, #1
4000e2d4:	f7ff ffa6 	bl	4000e224 <mvXorCommandSet>
4000e2d8:	4620      	mov	r0, r4
4000e2da:	f248 4140 	movw	r1, #33856	; 0x8440
4000e2de:	3401      	adds	r4, #1
4000e2e0:	f7ff ff38 	bl	4000e154 <mvXorCtrlSet>
4000e2e4:	42ac      	cmp	r4, r5
4000e2e6:	d1f3      	bne.n	4000e2d0 <mvXorHalInit+0x8>
4000e2e8:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.mvSysXorInit:

4000e2ec <mvSysXorInit>:
mvSysXorInit():
4000e2ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000e2f0:	2710      	movs	r7, #16
4000e2f2:	4c3d      	ldr	r4, [pc, #244]	; (4000e3e8 <mvSysXorInit+0xfc>)
4000e2f4:	f04f 0901 	mov.w	r9, #1
4000e2f8:	f04f 0803 	mov.w	r8, #3
4000e2fc:	6825      	ldr	r5, [r4, #0]
4000e2fe:	4c3b      	ldr	r4, [pc, #236]	; (4000e3ec <mvSysXorInit+0x100>)
4000e300:	6025      	str	r5, [r4, #0]
4000e302:	4c3b      	ldr	r4, [pc, #236]	; (4000e3f0 <mvSysXorInit+0x104>)
4000e304:	6825      	ldr	r5, [r4, #0]
4000e306:	4c3b      	ldr	r4, [pc, #236]	; (4000e3f4 <mvSysXorInit+0x108>)
4000e308:	6025      	str	r5, [r4, #0]
4000e30a:	4d3b      	ldr	r5, [pc, #236]	; (4000e3f8 <mvSysXorInit+0x10c>)
4000e30c:	682d      	ldr	r5, [r5, #0]
4000e30e:	6065      	str	r5, [r4, #4]
4000e310:	4d3a      	ldr	r5, [pc, #232]	; (4000e3fc <mvSysXorInit+0x110>)
4000e312:	682d      	ldr	r5, [r5, #0]
4000e314:	60a5      	str	r5, [r4, #8]
4000e316:	4d3a      	ldr	r5, [pc, #232]	; (4000e400 <mvSysXorInit+0x114>)
4000e318:	682d      	ldr	r5, [r5, #0]
4000e31a:	60e5      	str	r5, [r4, #12]
4000e31c:	4d39      	ldr	r5, [pc, #228]	; (4000e404 <mvSysXorInit+0x118>)
4000e31e:	682d      	ldr	r5, [r5, #0]
4000e320:	6125      	str	r5, [r4, #16]
4000e322:	4c39      	ldr	r4, [pc, #228]	; (4000e408 <mvSysXorInit+0x11c>)
4000e324:	6825      	ldr	r5, [r4, #0]
4000e326:	4c39      	ldr	r4, [pc, #228]	; (4000e40c <mvSysXorInit+0x120>)
4000e328:	6025      	str	r5, [r4, #0]
4000e32a:	4d39      	ldr	r5, [pc, #228]	; (4000e410 <mvSysXorInit+0x124>)
4000e32c:	682d      	ldr	r5, [r5, #0]
4000e32e:	6065      	str	r5, [r4, #4]
4000e330:	4d38      	ldr	r5, [pc, #224]	; (4000e414 <mvSysXorInit+0x128>)
4000e332:	682d      	ldr	r5, [r5, #0]
4000e334:	60a5      	str	r5, [r4, #8]
4000e336:	4d38      	ldr	r5, [pc, #224]	; (4000e418 <mvSysXorInit+0x12c>)
4000e338:	682d      	ldr	r5, [r5, #0]
4000e33a:	60e5      	str	r5, [r4, #12]
4000e33c:	4d37      	ldr	r5, [pc, #220]	; (4000e41c <mvSysXorInit+0x130>)
4000e33e:	682d      	ldr	r5, [r5, #0]
4000e340:	6125      	str	r5, [r4, #16]
4000e342:	2400      	movs	r4, #0
4000e344:	4625      	mov	r5, r4
4000e346:	4626      	mov	r6, r4
4000e348:	e00d      	b.n	4000e366 <mvSysXorInit+0x7a>
4000e34a:	fa09 fc05 	lsl.w	ip, r9, r5
4000e34e:	ea1c 0f01 	tst.w	ip, r1
4000e352:	d006      	beq.n	4000e362 <mvSysXorInit+0x76>
4000e354:	fa08 fa07 	lsl.w	sl, r8, r7
4000e358:	3401      	adds	r4, #1
4000e35a:	ea4c 0c0a 	orr.w	ip, ip, sl
4000e35e:	ea46 060c 	orr.w	r6, r6, ip
4000e362:	3501      	adds	r5, #1
4000e364:	3702      	adds	r7, #2
4000e366:	4284      	cmp	r4, r0
4000e368:	d201      	bcs.n	4000e36e <mvSysXorInit+0x82>
4000e36a:	2d08      	cmp	r5, #8
4000e36c:	d1ed      	bne.n	4000e34a <mvSysXorInit+0x5e>
4000e36e:	4c1e      	ldr	r4, [pc, #120]	; (4000e3e8 <mvSysXorInit+0xfc>)
4000e370:	2700      	movs	r7, #0
4000e372:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 4000e428 <mvSysXorInit+0x13c>
4000e376:	f04f 0801 	mov.w	r8, #1
4000e37a:	6026      	str	r6, [r4, #0]
4000e37c:	463c      	mov	r4, r7
4000e37e:	e02a      	b.n	4000e3d6 <mvSysXorInit+0xea>
4000e380:	fa08 f504 	lsl.w	r5, r8, r4
4000e384:	420d      	tst	r5, r1
4000e386:	d022      	beq.n	4000e3ce <mvSysXorInit+0xe2>
4000e388:	2c04      	cmp	r4, #4
4000e38a:	d814      	bhi.n	4000e3b6 <mvSysXorInit+0xca>
4000e38c:	e8df f004 	tbb	[pc, r4]
4000e390:	100d0a07 	andne	r0, sp, r7, lsl #20
4000e394:	f44f0003 	vst4.8	{d16-d19}, [pc], r3
4000e398:	2570      	movs	r5, #112	; 0x70
4000e39a:	4e21      	ldr	r6, [pc, #132]	; (4000e420 <mvSysXorInit+0x134>)
4000e39c:	e00d      	b.n	4000e3ba <mvSysXorInit+0xce>
4000e39e:	f443 6660 	orr.w	r6, r3, #3584	; 0xe00
4000e3a2:	e009      	b.n	4000e3b8 <mvSysXorInit+0xcc>
4000e3a4:	f443 6650 	orr.w	r6, r3, #3328	; 0xd00
4000e3a8:	e006      	b.n	4000e3b8 <mvSysXorInit+0xcc>
4000e3aa:	f443 6630 	orr.w	r6, r3, #2816	; 0xb00
4000e3ae:	e003      	b.n	4000e3b8 <mvSysXorInit+0xcc>
4000e3b0:	f443 66e0 	orr.w	r6, r3, #1792	; 0x700
4000e3b4:	e000      	b.n	4000e3b8 <mvSysXorInit+0xcc>
4000e3b6:	461e      	mov	r6, r3
4000e3b8:	4d1a      	ldr	r5, [pc, #104]	; (4000e424 <mvSysXorInit+0x138>)
4000e3ba:	f04c 4950 	orr.w	r9, ip, #3489660928	; 0xd0000000
4000e3be:	3701      	adds	r7, #1
4000e3c0:	f8c9 6000 	str.w	r6, [r9]
4000e3c4:	f10c 0620 	add.w	r6, ip, #32
4000e3c8:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4000e3cc:	6035      	str	r5, [r6, #0]
4000e3ce:	3401      	adds	r4, #1
4000e3d0:	189b      	adds	r3, r3, r2
4000e3d2:	f10c 0c04 	add.w	ip, ip, #4
4000e3d6:	4287      	cmp	r7, r0
4000e3d8:	d201      	bcs.n	4000e3de <mvSysXorInit+0xf2>
4000e3da:	2c08      	cmp	r4, #8
4000e3dc:	d1d0      	bne.n	4000e380 <mvSysXorInit+0x94>
4000e3de:	2001      	movs	r0, #1
4000e3e0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000e3e4:	f7ff bf70 	b.w	4000e2c8 <mvXorHalInit>
4000e3e8:	d0060b40 	andle	r0, r6, r0, asr #22
4000e3ec:	400209b8 			; <UNDEFINED> instruction: 0x400209b8
4000e3f0:	d0060b50 	andle	r0, r6, r0, asr fp
4000e3f4:	400209bc 			; <UNDEFINED> instruction: 0x400209bc
4000e3f8:	d0060b54 	andle	r0, r6, r4, asr fp
4000e3fc:	d0060b58 	andle	r0, r6, r8, asr fp
4000e400:	d0060b5c 	andle	r0, r6, ip, asr fp
4000e404:	d0060b60 	andle	r0, r6, r0, ror #22
4000e408:	d0060b70 	andle	r0, r6, r0, ror fp
4000e40c:	400209a4 	andmi	r0, r2, r4, lsr #19
4000e410:	d0060b74 	andle	r0, r6, r4, ror fp
4000e414:	d0060b78 	andle	r0, r6, r8, ror fp
4000e418:	d0060b7c 	andle	r0, r6, ip, ror fp
4000e41c:	d0060b80 	andle	r0, r6, r0, lsl #23
4000e420:	40001f00 	andmi	r1, r0, r0, lsl #30
4000e424:	7fff0000 	svcvc	0x00ff0000
4000e428:	00060b50 	andeq	r0, r6, r0, asr fp

Disassembly of section .text.ddr3NewTipEccScrub:

4000e42c <ddr3NewTipEccScrub>:
ddr3NewTipEccScrub():
4000e42c:	b513      	push	{r0, r1, r4, lr}
4000e42e:	481c      	ldr	r0, [pc, #112]	; (4000e4a0 <ddr3NewTipEccScrub+0x74>)
4000e430:	f002 fb94 	bl	40010b5c <mvPrintf>
4000e434:	2000      	movs	r0, #0
4000e436:	f7fc ff35 	bl	4000b2a4 <mvHwsDdr3TipMaxCSGet>
4000e43a:	2100      	movs	r1, #0
4000e43c:	2201      	movs	r2, #1
4000e43e:	460b      	mov	r3, r1
4000e440:	e003      	b.n	4000e44a <ddr3NewTipEccScrub+0x1e>
4000e442:	fa02 f403 	lsl.w	r4, r2, r3
4000e446:	3301      	adds	r3, #1
4000e448:	4321      	orrs	r1, r4
4000e44a:	4283      	cmp	r3, r0
4000e44c:	d1f9      	bne.n	4000e442 <ddr3NewTipEccScrub+0x16>
4000e44e:	4618      	mov	r0, r3
4000e450:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
4000e454:	2300      	movs	r3, #0
4000e456:	4c13      	ldr	r4, [pc, #76]	; (4000e4a4 <ddr3NewTipEccScrub+0x78>)
4000e458:	f7ff ff48 	bl	4000e2ec <mvSysXorInit>
4000e45c:	2000      	movs	r0, #0
4000e45e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
4000e462:	4601      	mov	r1, r0
4000e464:	4623      	mov	r3, r4
4000e466:	9400      	str	r4, [sp, #0]
4000e468:	f7ff fe9e 	bl	4000e1a8 <mvXorMemInit>
4000e46c:	2000      	movs	r0, #0
4000e46e:	f7ff fe83 	bl	4000e178 <mvXorStateGet>
4000e472:	2800      	cmp	r0, #0
4000e474:	d1fa      	bne.n	4000e46c <ddr3NewTipEccScrub+0x40>
4000e476:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
4000e47a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
4000e47e:	4b09      	ldr	r3, [pc, #36]	; (4000e4a4 <ddr3NewTipEccScrub+0x78>)
4000e480:	9400      	str	r4, [sp, #0]
4000e482:	f7ff fe91 	bl	4000e1a8 <mvXorMemInit>
4000e486:	2000      	movs	r0, #0
4000e488:	f7ff fe76 	bl	4000e178 <mvXorStateGet>
4000e48c:	2800      	cmp	r0, #0
4000e48e:	d1fa      	bne.n	4000e486 <ddr3NewTipEccScrub+0x5a>
4000e490:	f7ff fe2e 	bl	4000e0f0 <mvSysXorFinish>
4000e494:	4804      	ldr	r0, [pc, #16]	; (4000e4a8 <ddr3NewTipEccScrub+0x7c>)
4000e496:	b002      	add	sp, #8
4000e498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000e49c:	f002 bb5e 	b.w	40010b5c <mvPrintf>
4000e4a0:	4001392f 	andmi	r3, r1, pc, lsr #18
4000e4a4:	deadbeef 	cdple	14, 10, cr11, cr13, cr15, {7}
4000e4a8:	40013959 	andmi	r3, r1, r9, asr r9

Disassembly of section .text.mvHwsDelay:

4000e4ac <mvHwsDelay>:
mvHwsDelay():
4000e4ac:	b508      	push	{r3, lr}
4000e4ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
4000e4b2:	4350      	muls	r0, r2
4000e4b4:	f002 f9b6 	bl	40010824 <__udelay>
4000e4b8:	2000      	movs	r0, #0
4000e4ba:	bd08      	pop	{r3, pc}

Disassembly of section .text.gtBreakOnFail:

4000e4bc <gtBreakOnFail>:
gtBreakOnFail():
4000e4bc:	4770      	bx	lr

Disassembly of section .text.osMemCpy:

4000e4be <osMemCpy>:
osMemCpy():
4000e4be:	b510      	push	{r4, lr}
4000e4c0:	2300      	movs	r3, #0
4000e4c2:	e002      	b.n	4000e4ca <osMemCpy+0xc>
4000e4c4:	5ccc      	ldrb	r4, [r1, r3]
4000e4c6:	54c4      	strb	r4, [r0, r3]
4000e4c8:	3301      	adds	r3, #1
4000e4ca:	4293      	cmp	r3, r2
4000e4cc:	d1fa      	bne.n	4000e4c4 <osMemCpy+0x6>
4000e4ce:	2000      	movs	r0, #0
4000e4d0:	bd10      	pop	{r4, pc}

Disassembly of section .text.ddr3TipPrintPbsResult:

4000e4d4 <ddr3TipPrintPbsResult>:
ddr3TipPrintPbsResult():
4000e4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e4d8:	2300      	movs	r3, #0
4000e4da:	b087      	sub	sp, #28
4000e4dc:	2a01      	cmp	r2, #1
4000e4de:	bf0c      	ite	eq
4000e4e0:	f101 0a05 	addeq.w	sl, r1, #5
4000e4e4:	f101 0a01 	addne.w	sl, r1, #1
4000e4e8:	460c      	mov	r4, r1
4000e4ea:	2102      	movs	r1, #2
4000e4ec:	4615      	mov	r5, r2
4000e4ee:	9305      	str	r3, [sp, #20]
4000e4f0:	4680      	mov	r8, r0
4000e4f2:	f7ff f94b 	bl	4000d78c <ddr3TipDevAttrGet>
4000e4f6:	4b37      	ldr	r3, [pc, #220]	; (4000e5d4 <ddr3TipPrintPbsResult+0x100>)
4000e4f8:	4622      	mov	r2, r4
4000e4fa:	4937      	ldr	r1, [pc, #220]	; (4000e5d8 <ddr3TipPrintPbsResult+0x104>)
4000e4fc:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
4000e500:	2d01      	cmp	r5, #1
4000e502:	bf08      	it	eq
4000e504:	4619      	moveq	r1, r3
4000e506:	4681      	mov	r9, r0
4000e508:	4834      	ldr	r0, [pc, #208]	; (4000e5dc <ddr3TipPrintPbsResult+0x108>)
4000e50a:	f002 fb27 	bl	40010b5c <mvPrintf>
4000e50e:	4b34      	ldr	r3, [pc, #208]	; (4000e5e0 <ddr3TipPrintPbsResult+0x10c>)
4000e510:	681b      	ldr	r3, [r3, #0]
4000e512:	781b      	ldrb	r3, [r3, #0]
4000e514:	07d9      	lsls	r1, r3, #31
4000e516:	d50e      	bpl.n	4000e536 <ddr3TipPrintPbsResult+0x62>
4000e518:	2714      	movs	r7, #20
4000e51a:	4b32      	ldr	r3, [pc, #200]	; (4000e5e4 <ddr3TipPrintPbsResult+0x110>)
4000e51c:	2600      	movs	r6, #0
4000e51e:	fb07 4705 	mla	r7, r7, r5, r4
4000e522:	18ff      	adds	r7, r7, r3
4000e524:	e005      	b.n	4000e532 <ddr3TipPrintPbsResult+0x5e>
4000e526:	f817 1026 	ldrb.w	r1, [r7, r6, lsl #2]
4000e52a:	3601      	adds	r6, #1
4000e52c:	482e      	ldr	r0, [pc, #184]	; (4000e5e8 <ddr3TipPrintPbsResult+0x114>)
4000e52e:	f002 fb15 	bl	40010b5c <mvPrintf>
4000e532:	454e      	cmp	r6, r9
4000e534:	d1f7      	bne.n	4000e526 <ddr3TipPrintPbsResult+0x52>
4000e536:	4f28      	ldr	r7, [pc, #160]	; (4000e5d8 <ddr3TipPrintPbsResult+0x104>)
4000e538:	4621      	mov	r1, r4
4000e53a:	4e26      	ldr	r6, [pc, #152]	; (4000e5d4 <ddr3TipPrintPbsResult+0x100>)
4000e53c:	2400      	movs	r4, #0
4000e53e:	482b      	ldr	r0, [pc, #172]	; (4000e5ec <ddr3TipPrintPbsResult+0x118>)
4000e540:	2d01      	cmp	r5, #1
4000e542:	bf14      	ite	ne
4000e544:	463a      	movne	r2, r7
4000e546:	4632      	moveq	r2, r6
4000e548:	4f25      	ldr	r7, [pc, #148]	; (4000e5e0 <ddr3TipPrintPbsResult+0x10c>)
4000e54a:	f002 fb07 	bl	40010b5c <mvPrintf>
4000e54e:	4b21      	ldr	r3, [pc, #132]	; (4000e5d4 <ddr3TipPrintPbsResult+0x100>)
4000e550:	4921      	ldr	r1, [pc, #132]	; (4000e5d8 <ddr3TipPrintPbsResult+0x104>)
4000e552:	4827      	ldr	r0, [pc, #156]	; (4000e5f0 <ddr3TipPrintPbsResult+0x11c>)
4000e554:	2d01      	cmp	r5, #1
4000e556:	bf08      	it	eq
4000e558:	4619      	moveq	r1, r3
4000e55a:	f002 faff 	bl	40010b5c <mvPrintf>
4000e55e:	683b      	ldr	r3, [r7, #0]
4000e560:	781b      	ldrb	r3, [r3, #0]
4000e562:	07da      	lsls	r2, r3, #31
4000e564:	d528      	bpl.n	4000e5b8 <ddr3TipPrintPbsResult+0xe4>
4000e566:	4823      	ldr	r0, [pc, #140]	; (4000e5f4 <ddr3TipPrintPbsResult+0x120>)
4000e568:	4621      	mov	r1, r4
4000e56a:	f002 faf7 	bl	40010b5c <mvPrintf>
4000e56e:	f8df b088 	ldr.w	fp, [pc, #136]	; 4000e5f8 <ddr3TipPrintPbsResult+0x124>
4000e572:	2600      	movs	r6, #0
4000e574:	683b      	ldr	r3, [r7, #0]
4000e576:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000e57a:	fa43 f306 	asr.w	r3, r3, r6
4000e57e:	07db      	lsls	r3, r3, #31
4000e580:	d517      	bpl.n	4000e5b2 <ddr3TipPrintPbsResult+0xde>
4000e582:	2100      	movs	r1, #0
4000e584:	eb04 030a 	add.w	r3, r4, sl
4000e588:	4640      	mov	r0, r8
4000e58a:	9301      	str	r3, [sp, #4]
4000e58c:	460a      	mov	r2, r1
4000e58e:	ab05      	add	r3, sp, #20
4000e590:	9302      	str	r3, [sp, #8]
4000e592:	4633      	mov	r3, r6
4000e594:	9100      	str	r1, [sp, #0]
4000e596:	f7f8 fd99 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000e59a:	f8cb 0000 	str.w	r0, [fp]
4000e59e:	b120      	cbz	r0, 4000e5aa <ddr3TipPrintPbsResult+0xd6>
4000e5a0:	f7ff ff8c 	bl	4000e4bc <gtBreakOnFail>
4000e5a4:	4b14      	ldr	r3, [pc, #80]	; (4000e5f8 <ddr3TipPrintPbsResult+0x124>)
4000e5a6:	6818      	ldr	r0, [r3, #0]
4000e5a8:	e010      	b.n	4000e5cc <ddr3TipPrintPbsResult+0xf8>
4000e5aa:	4814      	ldr	r0, [pc, #80]	; (4000e5fc <ddr3TipPrintPbsResult+0x128>)
4000e5ac:	9905      	ldr	r1, [sp, #20]
4000e5ae:	f002 fad5 	bl	40010b5c <mvPrintf>
4000e5b2:	3601      	adds	r6, #1
4000e5b4:	454e      	cmp	r6, r9
4000e5b6:	d9dd      	bls.n	4000e574 <ddr3TipPrintPbsResult+0xa0>
4000e5b8:	4811      	ldr	r0, [pc, #68]	; (4000e600 <ddr3TipPrintPbsResult+0x12c>)
4000e5ba:	3401      	adds	r4, #1
4000e5bc:	f002 face 	bl	40010b5c <mvPrintf>
4000e5c0:	2c08      	cmp	r4, #8
4000e5c2:	d1c4      	bne.n	4000e54e <ddr3TipPrintPbsResult+0x7a>
4000e5c4:	480e      	ldr	r0, [pc, #56]	; (4000e600 <ddr3TipPrintPbsResult+0x12c>)
4000e5c6:	f002 fac9 	bl	40010b5c <mvPrintf>
4000e5ca:	2000      	movs	r0, #0
4000e5cc:	b007      	add	sp, #28
4000e5ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000e5d2:	bf00      	nop
4000e5d4:	40011ec6 	andmi	r1, r1, r6, asr #29
4000e5d8:	40011ec3 	andmi	r1, r1, r3, asr #29
4000e5dc:	40013981 	andmi	r3, r1, r1, lsl #19
4000e5e0:	400205d8 	ldrdmi	r0, [r2], -r8
4000e5e4:	4002086d 	andmi	r0, r2, sp, ror #16
4000e5e8:	40011eac 	andmi	r1, r1, ip, lsr #29
4000e5ec:	4001399a 	mulmi	r1, sl, r9
4000e5f0:	400139ab 	andmi	r3, r1, fp, lsr #19
4000e5f4:	400139b2 			; <UNDEFINED> instruction: 0x400139b2
4000e5f8:	40020868 	andmi	r0, r2, r8, ror #16
4000e5fc:	40011efd 	strdmi	r1, [r1], -sp
4000e600:	40011c07 	andmi	r1, r1, r7, lsl #24

Disassembly of section .text.ddr3TipPrintAllPbsResult:

4000e604 <ddr3TipPrintAllPbsResult>:
ddr3TipPrintAllPbsResult():
4000e604:	b570      	push	{r4, r5, r6, lr}
4000e606:	4605      	mov	r5, r0
4000e608:	f7fc fe4c 	bl	4000b2a4 <mvHwsDdr3TipMaxCSGet>
4000e60c:	2400      	movs	r4, #0
4000e60e:	4606      	mov	r6, r0
4000e610:	e00a      	b.n	4000e628 <ddr3TipPrintAllPbsResult+0x24>
4000e612:	4621      	mov	r1, r4
4000e614:	2201      	movs	r2, #1
4000e616:	4628      	mov	r0, r5
4000e618:	f7ff ff5c 	bl	4000e4d4 <ddr3TipPrintPbsResult>
4000e61c:	4621      	mov	r1, r4
4000e61e:	4628      	mov	r0, r5
4000e620:	2200      	movs	r2, #0
4000e622:	f7ff ff57 	bl	4000e4d4 <ddr3TipPrintPbsResult>
4000e626:	3401      	adds	r4, #1
4000e628:	42b4      	cmp	r4, r6
4000e62a:	d1f2      	bne.n	4000e612 <ddr3TipPrintAllPbsResult+0xe>
4000e62c:	2000      	movs	r0, #0
4000e62e:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.ddr3TipCleanPbsResult:

4000e630 <ddr3TipCleanPbsResult>:
ddr3TipCleanPbsResult():
4000e630:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
4000e634:	2901      	cmp	r1, #1
4000e636:	4b1c      	ldr	r3, [pc, #112]	; (4000e6a8 <ddr3TipCleanPbsResult+0x78>)
4000e638:	4607      	mov	r7, r0
4000e63a:	681e      	ldr	r6, [r3, #0]
4000e63c:	d101      	bne.n	4000e642 <ddr3TipCleanPbsResult+0x12>
4000e63e:	3605      	adds	r6, #5
4000e640:	e000      	b.n	4000e644 <ddr3TipCleanPbsResult+0x14>
4000e642:	3601      	adds	r6, #1
4000e644:	2102      	movs	r1, #2
4000e646:	4638      	mov	r0, r7
4000e648:	f7ff f8a0 	bl	4000d78c <ddr3TipDevAttrGet>
4000e64c:	4b17      	ldr	r3, [pc, #92]	; (4000e6ac <ddr3TipCleanPbsResult+0x7c>)
4000e64e:	0136      	lsls	r6, r6, #4
4000e650:	681b      	ldr	r3, [r3, #0]
4000e652:	fa5f f980 	uxtb.w	r9, r0
4000e656:	7818      	ldrb	r0, [r3, #0]
4000e658:	f010 0001 	ands.w	r0, r0, #1
4000e65c:	d020      	beq.n	4000e6a0 <ddr3TipCleanPbsResult+0x70>
4000e65e:	2400      	movs	r4, #0
4000e660:	f8df a04c 	ldr.w	sl, [pc, #76]	; 4000e6b0 <ddr3TipCleanPbsResult+0x80>
4000e664:	46a0      	mov	r8, r4
4000e666:	e018      	b.n	4000e69a <ddr3TipCleanPbsResult+0x6a>
4000e668:	2500      	movs	r5, #0
4000e66a:	2100      	movs	r1, #0
4000e66c:	19ab      	adds	r3, r5, r6
4000e66e:	4638      	mov	r0, r7
4000e670:	9302      	str	r3, [sp, #8]
4000e672:	460a      	mov	r2, r1
4000e674:	460b      	mov	r3, r1
4000e676:	e88d 0110 	stmia.w	sp, {r4, r8}
4000e67a:	f8cd 800c 	str.w	r8, [sp, #12]
4000e67e:	f7f8 fdab 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000e682:	f8ca 0000 	str.w	r0, [sl]
4000e686:	b120      	cbz	r0, 4000e692 <ddr3TipCleanPbsResult+0x62>
4000e688:	f7ff ff18 	bl	4000e4bc <gtBreakOnFail>
4000e68c:	4b08      	ldr	r3, [pc, #32]	; (4000e6b0 <ddr3TipCleanPbsResult+0x80>)
4000e68e:	6818      	ldr	r0, [r3, #0]
4000e690:	e006      	b.n	4000e6a0 <ddr3TipCleanPbsResult+0x70>
4000e692:	3501      	adds	r5, #1
4000e694:	2d0c      	cmp	r5, #12
4000e696:	d1e8      	bne.n	4000e66a <ddr3TipCleanPbsResult+0x3a>
4000e698:	3401      	adds	r4, #1
4000e69a:	454c      	cmp	r4, r9
4000e69c:	d9e4      	bls.n	4000e668 <ddr3TipCleanPbsResult+0x38>
4000e69e:	2000      	movs	r0, #0
4000e6a0:	b004      	add	sp, #16
4000e6a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000e6a6:	bf00      	nop
4000e6a8:	40020968 	andmi	r0, r2, r8, ror #18
4000e6ac:	400205d8 	ldrdmi	r0, [r2], -r8
4000e6b0:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipPbs:

4000e6b4 <ddr3TipPbs>:
ddr3TipPbs():
4000e6b4:	4ba9      	ldr	r3, [pc, #676]	; (4000e95c <ddr3TipPbs+0x2a8>)
4000e6b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e6ba:	4605      	mov	r5, r0
4000e6bc:	781a      	ldrb	r2, [r3, #0]
4000e6be:	b09b      	sub	sp, #108	; 0x6c
4000e6c0:	4ba7      	ldr	r3, [pc, #668]	; (4000e960 <ddr3TipPbs+0x2ac>)
4000e6c2:	460c      	mov	r4, r1
4000e6c4:	f643 5009 	movw	r0, #15625	; 0x3d09
4000e6c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4000e6cc:	f7f3 efe6 	blx	4000269c <__aeabi_uidiv>
4000e6d0:	2c01      	cmp	r4, #1
4000e6d2:	bf14      	ite	ne
4000e6d4:	f04f 0b00 	movne.w	fp, #0
4000e6d8:	f04f 0b01 	moveq.w	fp, #1
4000e6dc:	bf14      	ite	ne
4000e6de:	f04f 083f 	movne.w	r8, #63	; 0x3f
4000e6e2:	f04f 081f 	moveq.w	r8, #31
4000e6e6:	f1bb 0f00 	cmp.w	fp, #0
4000e6ea:	bf14      	ite	ne
4000e6ec:	4646      	movne	r6, r8
4000e6ee:	2600      	moveq	r6, #0
4000e6f0:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
4000e6f4:	9612      	str	r6, [sp, #72]	; 0x48
4000e6f6:	9016      	str	r0, [sp, #88]	; 0x58
4000e6f8:	f7fb fda6 	bl	4000a248 <ddr3TipGetMaskResultsDqReg>
4000e6fc:	2102      	movs	r1, #2
4000e6fe:	9011      	str	r0, [sp, #68]	; 0x44
4000e700:	4628      	mov	r0, r5
4000e702:	f7ff f843 	bl	4000d78c <ddr3TipDevAttrGet>
4000e706:	4b97      	ldr	r3, [pc, #604]	; (4000e964 <ddr3TipPbs+0x2b0>)
4000e708:	681b      	ldr	r3, [r3, #0]
4000e70a:	781b      	ldrb	r3, [r3, #0]
4000e70c:	07de      	lsls	r6, r3, #31
4000e70e:	b2c0      	uxtb	r0, r0
4000e710:	900f      	str	r0, [sp, #60]	; 0x3c
4000e712:	d51f      	bpl.n	4000e754 <ddr3TipPbs+0xa0>
4000e714:	2100      	movs	r1, #0
4000e716:	ab19      	add	r3, sp, #100	; 0x64
4000e718:	4628      	mov	r0, r5
4000e71a:	9300      	str	r3, [sp, #0]
4000e71c:	460a      	mov	r2, r1
4000e71e:	f04f 33ff 	mov.w	r3, #4294967295
4000e722:	9301      	str	r3, [sp, #4]
4000e724:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000e728:	f7f8 fbc4 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000e72c:	4e8e      	ldr	r6, [pc, #568]	; (4000e968 <ddr3TipPbs+0x2b4>)
4000e72e:	4601      	mov	r1, r0
4000e730:	6030      	str	r0, [r6, #0]
4000e732:	b950      	cbnz	r0, 4000e74a <ddr3TipPbs+0x96>
4000e734:	2308      	movs	r3, #8
4000e736:	4628      	mov	r0, r5
4000e738:	9300      	str	r3, [sp, #0]
4000e73a:	460a      	mov	r2, r1
4000e73c:	9301      	str	r3, [sp, #4]
4000e73e:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000e742:	f7f8 f90d 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000e746:	6030      	str	r0, [r6, #0]
4000e748:	b120      	cbz	r0, 4000e754 <ddr3TipPbs+0xa0>
4000e74a:	f7ff feb7 	bl	4000e4bc <gtBreakOnFail>
4000e74e:	6830      	ldr	r0, [r6, #0]
4000e750:	f000 bf50 	b.w	4000f5f4 <ddr3TipPbs+0xf40>
4000e754:	4b85      	ldr	r3, [pc, #532]	; (4000e96c <ddr3TipPbs+0x2b8>)
4000e756:	2c01      	cmp	r4, #1
4000e758:	681a      	ldr	r2, [r3, #0]
4000e75a:	ea4f 0282 	mov.w	r2, r2, lsl #2
4000e75e:	d101      	bne.n	4000e764 <ddr3TipPbs+0xb0>
4000e760:	3203      	adds	r2, #3
4000e762:	e000      	b.n	4000e766 <ddr3TipPbs+0xb2>
4000e764:	3201      	adds	r2, #1
4000e766:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 4000e964 <ddr3TipPbs+0x2b0>
4000e76a:	f04f 33ff 	mov.w	r3, #4294967295
4000e76e:	4980      	ldr	r1, [pc, #512]	; (4000e970 <ddr3TipPbs+0x2bc>)
4000e770:	4628      	mov	r0, r5
4000e772:	f7f6 fe45 	bl	40005400 <mvHwsDdr3TipReadAdllValue>
4000e776:	2600      	movs	r6, #0
4000e778:	f8cd b00c 	str.w	fp, [sp, #12]
4000e77c:	2701      	movs	r7, #1
4000e77e:	9600      	str	r6, [sp, #0]
4000e780:	4632      	mov	r2, r6
4000e782:	9601      	str	r6, [sp, #4]
4000e784:	4639      	mov	r1, r7
4000e786:	9602      	str	r6, [sp, #8]
4000e788:	f8cd b010 	str.w	fp, [sp, #16]
4000e78c:	f8d9 3000 	ldr.w	r3, [r9]
4000e790:	9812      	ldr	r0, [sp, #72]	; 0x48
4000e792:	f8df a204 	ldr.w	sl, [pc, #516]	; 4000e998 <ddr3TipPbs+0x2e4>
4000e796:	781b      	ldrb	r3, [r3, #0]
4000e798:	9006      	str	r0, [sp, #24]
4000e79a:	4628      	mov	r0, r5
4000e79c:	f8cd 801c 	str.w	r8, [sp, #28]
4000e7a0:	9305      	str	r3, [sp, #20]
4000e7a2:	4b74      	ldr	r3, [pc, #464]	; (4000e974 <ddr3TipPbs+0x2c0>)
4000e7a4:	781b      	ldrb	r3, [r3, #0]
4000e7a6:	9709      	str	r7, [sp, #36]	; 0x24
4000e7a8:	960a      	str	r6, [sp, #40]	; 0x28
4000e7aa:	9308      	str	r3, [sp, #32]
4000e7ac:	4b72      	ldr	r3, [pc, #456]	; (4000e978 <ddr3TipPbs+0x2c4>)
4000e7ae:	960b      	str	r6, [sp, #44]	; 0x2c
4000e7b0:	930c      	str	r3, [sp, #48]	; 0x30
4000e7b2:	463b      	mov	r3, r7
4000e7b4:	f7fb fe38 	bl	4000a428 <ddr3TipIpTraining>
4000e7b8:	42bc      	cmp	r4, r7
4000e7ba:	bf0c      	ite	eq
4000e7bc:	211f      	moveq	r1, #31
4000e7be:	4631      	movne	r1, r6
4000e7c0:	f8d9 3000 	ldr.w	r3, [r9]
4000e7c4:	2003      	movs	r0, #3
4000e7c6:	9115      	str	r1, [sp, #84]	; 0x54
4000e7c8:	4632      	mov	r2, r6
4000e7ca:	f8df c1b4 	ldr.w	ip, [pc, #436]	; 4000e980 <ddr3TipPbs+0x2cc>
4000e7ce:	f8df e1bc 	ldr.w	lr, [pc, #444]	; 4000e98c <ddr3TipPbs+0x2d8>
4000e7d2:	496a      	ldr	r1, [pc, #424]	; (4000e97c <ddr3TipPbs+0x2c8>)
4000e7d4:	e019      	b.n	4000e80a <ddr3TipPbs+0x156>
4000e7d6:	f893 905c 	ldrb.w	r9, [r3, #92]	; 0x5c
4000e7da:	fa49 f906 	asr.w	r9, r9, r6
4000e7de:	f019 0f01 	tst.w	r9, #1
4000e7e2:	d011      	beq.n	4000e808 <ddr3TipPbs+0x154>
4000e7e4:	f893 9000 	ldrb.w	r9, [r3]
4000e7e8:	f019 0f01 	tst.w	r9, #1
4000e7ec:	d00c      	beq.n	4000e808 <ddr3TipPbs+0x154>
4000e7ee:	2c01      	cmp	r4, #1
4000e7f0:	bf14      	ite	ne
4000e7f2:	f04f 093f 	movne.w	r9, #63	; 0x3f
4000e7f6:	f04f 091f 	moveq.w	r9, #31
4000e7fa:	f806 000e 	strb.w	r0, [r6, lr]
4000e7fe:	f806 900c 	strb.w	r9, [r6, ip]
4000e802:	f806 700a 	strb.w	r7, [r6, sl]
4000e806:	5472      	strb	r2, [r6, r1]
4000e808:	3601      	adds	r6, #1
4000e80a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000e80e:	454e      	cmp	r6, r9
4000e810:	d3e1      	bcc.n	4000e7d6 <ddr3TipPbs+0x122>
4000e812:	462f      	mov	r7, r5
4000e814:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
4000e818:	2600      	movs	r6, #0
4000e81a:	f8df a160 	ldr.w	sl, [pc, #352]	; 4000e97c <ddr3TipPbs+0x2c8>
4000e81e:	4625      	mov	r5, r4
4000e820:	e077      	b.n	4000e912 <ddr3TipPbs+0x25e>
4000e822:	4b50      	ldr	r3, [pc, #320]	; (4000e964 <ddr3TipPbs+0x2b0>)
4000e824:	681b      	ldr	r3, [r3, #0]
4000e826:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000e82a:	fa43 f306 	asr.w	r3, r3, r6
4000e82e:	07dc      	lsls	r4, r3, #31
4000e830:	d56c      	bpl.n	4000e90c <ddr3TipPbs+0x258>
4000e832:	4852      	ldr	r0, [pc, #328]	; (4000e97c <ddr3TipPbs+0x2c8>)
4000e834:	2400      	movs	r4, #0
4000e836:	4952      	ldr	r1, [pc, #328]	; (4000e980 <ddr3TipPbs+0x2cc>)
4000e838:	1980      	adds	r0, r0, r6
4000e83a:	9013      	str	r0, [sp, #76]	; 0x4c
4000e83c:	1989      	adds	r1, r1, r6
4000e83e:	9114      	str	r1, [sp, #80]	; 0x50
4000e840:	f839 3014 	ldrh.w	r3, [r9, r4, lsl #1]
4000e844:	aa18      	add	r2, sp, #96	; 0x60
4000e846:	2101      	movs	r1, #1
4000e848:	9200      	str	r2, [sp, #0]
4000e84a:	4638      	mov	r0, r7
4000e84c:	f04f 32ff 	mov.w	r2, #4294967295
4000e850:	9201      	str	r2, [sp, #4]
4000e852:	2200      	movs	r2, #0
4000e854:	f7f8 fb2e 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000e858:	4b43      	ldr	r3, [pc, #268]	; (4000e968 <ddr3TipPbs+0x2b4>)
4000e85a:	4601      	mov	r1, r0
4000e85c:	6018      	str	r0, [r3, #0]
4000e85e:	2800      	cmp	r0, #0
4000e860:	f040 83d4 	bne.w	4000f00c <ddr3TipPbs+0x958>
4000e864:	4b3f      	ldr	r3, [pc, #252]	; (4000e964 <ddr3TipPbs+0x2b0>)
4000e866:	681b      	ldr	r3, [r3, #0]
4000e868:	781b      	ldrb	r3, [r3, #0]
4000e86a:	07d8      	lsls	r0, r3, #31
4000e86c:	d54b      	bpl.n	4000e906 <ddr3TipPbs+0x252>
4000e86e:	4b45      	ldr	r3, [pc, #276]	; (4000e984 <ddr3TipPbs+0x2d0>)
4000e870:	781b      	ldrb	r3, [r3, #0]
4000e872:	2b01      	cmp	r3, #1
4000e874:	d806      	bhi.n	4000e884 <ddr3TipPbs+0x1d0>
4000e876:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000e878:	4622      	mov	r2, r4
4000e87a:	4843      	ldr	r0, [pc, #268]	; (4000e988 <ddr3TipPbs+0x2d4>)
4000e87c:	9300      	str	r3, [sp, #0]
4000e87e:	4633      	mov	r3, r6
4000e880:	f002 f96c 	bl	40010b5c <mvPrintf>
4000e884:	4b41      	ldr	r3, [pc, #260]	; (4000e98c <ddr3TipPbs+0x2d8>)
4000e886:	5cf3      	ldrb	r3, [r6, r3]
4000e888:	2b03      	cmp	r3, #3
4000e88a:	d13c      	bne.n	4000e906 <ddr3TipPbs+0x252>
4000e88c:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000e88e:	019a      	lsls	r2, r3, #6
4000e890:	d408      	bmi.n	4000e8a4 <ddr3TipPbs+0x1f0>
4000e892:	4b3c      	ldr	r3, [pc, #240]	; (4000e984 <ddr3TipPbs+0x2d0>)
4000e894:	781b      	ldrb	r3, [r3, #0]
4000e896:	2b01      	cmp	r3, #1
4000e898:	d802      	bhi.n	4000e8a0 <ddr3TipPbs+0x1ec>
4000e89a:	483d      	ldr	r0, [pc, #244]	; (4000e990 <ddr3TipPbs+0x2dc>)
4000e89c:	f002 f95e 	bl	40010b5c <mvPrintf>
4000e8a0:	2201      	movs	r2, #1
4000e8a2:	e011      	b.n	4000e8c8 <ddr3TipPbs+0x214>
4000e8a4:	9810      	ldr	r0, [sp, #64]	; 0x40
4000e8a6:	9915      	ldr	r1, [sp, #84]	; 0x54
4000e8a8:	ea00 0203 	and.w	r2, r0, r3
4000e8ac:	428a      	cmp	r2, r1
4000e8ae:	d111      	bne.n	4000e8d4 <ddr3TipPbs+0x220>
4000e8b0:	4a34      	ldr	r2, [pc, #208]	; (4000e984 <ddr3TipPbs+0x2d0>)
4000e8b2:	7812      	ldrb	r2, [r2, #0]
4000e8b4:	2a01      	cmp	r2, #1
4000e8b6:	d806      	bhi.n	4000e8c6 <ddr3TipPbs+0x212>
4000e8b8:	9300      	str	r3, [sp, #0]
4000e8ba:	2100      	movs	r1, #0
4000e8bc:	4835      	ldr	r0, [pc, #212]	; (4000e994 <ddr3TipPbs+0x2e0>)
4000e8be:	4622      	mov	r2, r4
4000e8c0:	4633      	mov	r3, r6
4000e8c2:	f002 f94b 	bl	40010b5c <mvPrintf>
4000e8c6:	2204      	movs	r2, #4
4000e8c8:	4b30      	ldr	r3, [pc, #192]	; (4000e98c <ddr3TipPbs+0x2d8>)
4000e8ca:	54f2      	strb	r2, [r6, r3]
4000e8cc:	2200      	movs	r2, #0
4000e8ce:	4b32      	ldr	r3, [pc, #200]	; (4000e998 <ddr3TipPbs+0x2e4>)
4000e8d0:	54f2      	strb	r2, [r6, r3]
4000e8d2:	e018      	b.n	4000e906 <ddr3TipPbs+0x252>
4000e8d4:	2d01      	cmp	r5, #1
4000e8d6:	d101      	bne.n	4000e8dc <ddr3TipPbs+0x228>
4000e8d8:	3201      	adds	r2, #1
4000e8da:	e000      	b.n	4000e8de <ddr3TipPbs+0x22a>
4000e8dc:	3a01      	subs	r2, #1
4000e8de:	f816 100a 	ldrb.w	r1, [r6, sl]
4000e8e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000e8e4:	4826      	ldr	r0, [pc, #152]	; (4000e980 <ddr3TipPbs+0x2cc>)
4000e8e6:	4291      	cmp	r1, r2
4000e8e8:	bf38      	it	cc
4000e8ea:	b2d1      	uxtbcc	r1, r2
4000e8ec:	9218      	str	r2, [sp, #96]	; 0x60
4000e8ee:	7019      	strb	r1, [r3, #0]
4000e8f0:	5c33      	ldrb	r3, [r6, r0]
4000e8f2:	429a      	cmp	r2, r3
4000e8f4:	bf98      	it	ls
4000e8f6:	b2d3      	uxtbls	r3, r2
4000e8f8:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000e8fa:	7013      	strb	r3, [r2, #0]
4000e8fc:	2d01      	cmp	r5, #1
4000e8fe:	bf08      	it	eq
4000e900:	460b      	moveq	r3, r1
4000e902:	4a26      	ldr	r2, [pc, #152]	; (4000e99c <ddr3TipPbs+0x2e8>)
4000e904:	54b3      	strb	r3, [r6, r2]
4000e906:	3401      	adds	r4, #1
4000e908:	2c08      	cmp	r4, #8
4000e90a:	d199      	bne.n	4000e840 <ddr3TipPbs+0x18c>
4000e90c:	3601      	adds	r6, #1
4000e90e:	f109 0910 	add.w	r9, r9, #16
4000e912:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
4000e914:	429e      	cmp	r6, r3
4000e916:	d384      	bcc.n	4000e822 <ddr3TipPbs+0x16e>
4000e918:	462c      	mov	r4, r5
4000e91a:	2600      	movs	r6, #0
4000e91c:	463d      	mov	r5, r7
4000e91e:	f8df a060 	ldr.w	sl, [pc, #96]	; 4000e980 <ddr3TipPbs+0x2cc>
4000e922:	f8df 9058 	ldr.w	r9, [pc, #88]	; 4000e97c <ddr3TipPbs+0x2c8>
4000e926:	e130      	b.n	4000eb8a <ddr3TipPbs+0x4d6>
4000e928:	4b0e      	ldr	r3, [pc, #56]	; (4000e964 <ddr3TipPbs+0x2b0>)
4000e92a:	681b      	ldr	r3, [r3, #0]
4000e92c:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000e930:	fa42 f206 	asr.w	r2, r2, r6
4000e934:	07d7      	lsls	r7, r2, #31
4000e936:	f140 8127 	bpl.w	4000eb88 <ddr3TipPbs+0x4d4>
4000e93a:	781b      	ldrb	r3, [r3, #0]
4000e93c:	07d8      	lsls	r0, r3, #31
4000e93e:	f140 8123 	bpl.w	4000eb88 <ddr3TipPbs+0x4d4>
4000e942:	4b12      	ldr	r3, [pc, #72]	; (4000e98c <ddr3TipPbs+0x2d8>)
4000e944:	5cf3      	ldrb	r3, [r6, r3]
4000e946:	2b04      	cmp	r3, #4
4000e948:	f040 811e 	bne.w	4000eb88 <ddr3TipPbs+0x4d4>
4000e94c:	4b07      	ldr	r3, [pc, #28]	; (4000e96c <ddr3TipPbs+0x2b8>)
4000e94e:	2c01      	cmp	r4, #1
4000e950:	681b      	ldr	r3, [r3, #0]
4000e952:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000e956:	d123      	bne.n	4000e9a0 <ddr3TipPbs+0x2ec>
4000e958:	3354      	adds	r3, #84	; 0x54
4000e95a:	e022      	b.n	4000e9a2 <ddr3TipPbs+0x2ee>
4000e95c:	400205d4 	ldrdmi	r0, [r2], -r4
4000e960:	40017048 	andmi	r7, r1, r8, asr #32
4000e964:	400205d8 	ldrdmi	r0, [r2], -r8
4000e968:	40020868 	andmi	r0, r2, r8, ror #16
4000e96c:	40020968 	andmi	r0, r2, r8, ror #18
4000e970:	400208c8 	andmi	r0, r2, r8, asr #17
4000e974:	40017508 	andmi	r7, r1, r8, lsl #10
4000e978:	4002086c 	andmi	r0, r2, ip, ror #16
4000e97c:	400208ae 	andmi	r0, r2, lr, lsr #17
4000e980:	40020895 	mulmi	r2, r5, r8
4000e984:	40016b74 	andmi	r6, r1, r4, ror fp
4000e988:	40013ac5 	andmi	r3, r1, r5, asr #21
4000e98c:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000e990:	400139be 			; <UNDEFINED> instruction: 0x400139be
4000e994:	400139d3 	ldrdmi	r3, [r1], -r3	; <UNPREDICTABLE>
4000e998:	400208a4 	andmi	r0, r2, r4, lsr #17
4000e99c:	400208dc 	ldrdmi	r0, [r2], -ip
4000e9a0:	3314      	adds	r3, #20
4000e9a2:	2100      	movs	r1, #0
4000e9a4:	9302      	str	r3, [sp, #8]
4000e9a6:	4628      	mov	r0, r5
4000e9a8:	231f      	movs	r3, #31
4000e9aa:	460a      	mov	r2, r1
4000e9ac:	9303      	str	r3, [sp, #12]
4000e9ae:	460b      	mov	r3, r1
4000e9b0:	9600      	str	r6, [sp, #0]
4000e9b2:	9101      	str	r1, [sp, #4]
4000e9b4:	f7f8 fc10 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000e9b8:	4f9b      	ldr	r7, [pc, #620]	; (4000ec28 <ddr3TipPbs+0x574>)
4000e9ba:	6038      	str	r0, [r7, #0]
4000e9bc:	2800      	cmp	r0, #0
4000e9be:	f040 857c 	bne.w	4000f4ba <ddr3TipPbs+0xe06>
4000e9c2:	4b9a      	ldr	r3, [pc, #616]	; (4000ec2c <ddr3TipPbs+0x578>)
4000e9c4:	2c01      	cmp	r4, #1
4000e9c6:	681b      	ldr	r3, [r3, #0]
4000e9c8:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000e9cc:	d101      	bne.n	4000e9d2 <ddr3TipPbs+0x31e>
4000e9ce:	3355      	adds	r3, #85	; 0x55
4000e9d0:	e000      	b.n	4000e9d4 <ddr3TipPbs+0x320>
4000e9d2:	3315      	adds	r3, #21
4000e9d4:	2100      	movs	r1, #0
4000e9d6:	9302      	str	r3, [sp, #8]
4000e9d8:	4628      	mov	r0, r5
4000e9da:	231f      	movs	r3, #31
4000e9dc:	460a      	mov	r2, r1
4000e9de:	9303      	str	r3, [sp, #12]
4000e9e0:	460b      	mov	r3, r1
4000e9e2:	9600      	str	r6, [sp, #0]
4000e9e4:	9101      	str	r1, [sp, #4]
4000e9e6:	f7f8 fbf7 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000e9ea:	4f8f      	ldr	r7, [pc, #572]	; (4000ec28 <ddr3TipPbs+0x574>)
4000e9ec:	4602      	mov	r2, r0
4000e9ee:	6038      	str	r0, [r7, #0]
4000e9f0:	2800      	cmp	r0, #0
4000e9f2:	f040 8562 	bne.w	4000f4ba <ddr3TipPbs+0xe06>
4000e9f6:	4b8e      	ldr	r3, [pc, #568]	; (4000ec30 <ddr3TipPbs+0x57c>)
4000e9f8:	2101      	movs	r1, #1
4000e9fa:	f806 0009 	strb.w	r0, [r6, r9]
4000e9fe:	54f0      	strb	r0, [r6, r3]
4000ea00:	2c01      	cmp	r4, #1
4000ea02:	bf14      	ite	ne
4000ea04:	233f      	movne	r3, #63	; 0x3f
4000ea06:	231f      	moveq	r3, #31
4000ea08:	f806 300a 	strb.w	r3, [r6, sl]
4000ea0c:	4b89      	ldr	r3, [pc, #548]	; (4000ec34 <ddr3TipPbs+0x580>)
4000ea0e:	9000      	str	r0, [sp, #0]
4000ea10:	9001      	str	r0, [sp, #4]
4000ea12:	9002      	str	r0, [sp, #8]
4000ea14:	f8cd b00c 	str.w	fp, [sp, #12]
4000ea18:	f8cd b010 	str.w	fp, [sp, #16]
4000ea1c:	681b      	ldr	r3, [r3, #0]
4000ea1e:	9812      	ldr	r0, [sp, #72]	; 0x48
4000ea20:	781b      	ldrb	r3, [r3, #0]
4000ea22:	9006      	str	r0, [sp, #24]
4000ea24:	4628      	mov	r0, r5
4000ea26:	f8cd 801c 	str.w	r8, [sp, #28]
4000ea2a:	9305      	str	r3, [sp, #20]
4000ea2c:	4b82      	ldr	r3, [pc, #520]	; (4000ec38 <ddr3TipPbs+0x584>)
4000ea2e:	781b      	ldrb	r3, [r3, #0]
4000ea30:	9109      	str	r1, [sp, #36]	; 0x24
4000ea32:	920a      	str	r2, [sp, #40]	; 0x28
4000ea34:	9308      	str	r3, [sp, #32]
4000ea36:	4b81      	ldr	r3, [pc, #516]	; (4000ec3c <ddr3TipPbs+0x588>)
4000ea38:	920b      	str	r2, [sp, #44]	; 0x2c
4000ea3a:	930c      	str	r3, [sp, #48]	; 0x30
4000ea3c:	460b      	mov	r3, r1
4000ea3e:	f7fb fcf3 	bl	4000a428 <ddr3TipIpTraining>
4000ea42:	4b7f      	ldr	r3, [pc, #508]	; (4000ec40 <ddr3TipPbs+0x58c>)
4000ea44:	781b      	ldrb	r3, [r3, #0]
4000ea46:	2b02      	cmp	r3, #2
4000ea48:	d802      	bhi.n	4000ea50 <ddr3TipPbs+0x39c>
4000ea4a:	487e      	ldr	r0, [pc, #504]	; (4000ec44 <ddr3TipPbs+0x590>)
4000ea4c:	f002 f886 	bl	40010b5c <mvPrintf>
4000ea50:	4a7d      	ldr	r2, [pc, #500]	; (4000ec48 <ddr3TipPbs+0x594>)
4000ea52:	2700      	movs	r7, #0
4000ea54:	4b7d      	ldr	r3, [pc, #500]	; (4000ec4c <ddr3TipPbs+0x598>)
4000ea56:	00f1      	lsls	r1, r6, #3
4000ea58:	1992      	adds	r2, r2, r6
4000ea5a:	9113      	str	r1, [sp, #76]	; 0x4c
4000ea5c:	199b      	adds	r3, r3, r6
4000ea5e:	9214      	str	r2, [sp, #80]	; 0x50
4000ea60:	9317      	str	r3, [sp, #92]	; 0x5c
4000ea62:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000ea64:	aa18      	add	r2, sp, #96	; 0x60
4000ea66:	9911      	ldr	r1, [sp, #68]	; 0x44
4000ea68:	183b      	adds	r3, r7, r0
4000ea6a:	4628      	mov	r0, r5
4000ea6c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
4000ea70:	2101      	movs	r1, #1
4000ea72:	9200      	str	r2, [sp, #0]
4000ea74:	f04f 32ff 	mov.w	r2, #4294967295
4000ea78:	9201      	str	r2, [sp, #4]
4000ea7a:	2200      	movs	r2, #0
4000ea7c:	f7f8 fa1a 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000ea80:	4b69      	ldr	r3, [pc, #420]	; (4000ec28 <ddr3TipPbs+0x574>)
4000ea82:	4601      	mov	r1, r0
4000ea84:	6018      	str	r0, [r3, #0]
4000ea86:	2800      	cmp	r0, #0
4000ea88:	f040 82c0 	bne.w	4000f00c <ddr3TipPbs+0x958>
4000ea8c:	4b6c      	ldr	r3, [pc, #432]	; (4000ec40 <ddr3TipPbs+0x58c>)
4000ea8e:	781b      	ldrb	r3, [r3, #0]
4000ea90:	2b01      	cmp	r3, #1
4000ea92:	d806      	bhi.n	4000eaa2 <ddr3TipPbs+0x3ee>
4000ea94:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000ea96:	463a      	mov	r2, r7
4000ea98:	486d      	ldr	r0, [pc, #436]	; (4000ec50 <ddr3TipPbs+0x59c>)
4000ea9a:	9300      	str	r3, [sp, #0]
4000ea9c:	4633      	mov	r3, r6
4000ea9e:	f002 f85d 	bl	40010b5c <mvPrintf>
4000eaa2:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000eaa4:	0191      	lsls	r1, r2, #6
4000eaa6:	d40b      	bmi.n	4000eac0 <ddr3TipPbs+0x40c>
4000eaa8:	4f65      	ldr	r7, [pc, #404]	; (4000ec40 <ddr3TipPbs+0x58c>)
4000eaaa:	783b      	ldrb	r3, [r7, #0]
4000eaac:	2b01      	cmp	r3, #1
4000eaae:	d802      	bhi.n	4000eab6 <ddr3TipPbs+0x402>
4000eab0:	4868      	ldr	r0, [pc, #416]	; (4000ec54 <ddr3TipPbs+0x5a0>)
4000eab2:	f002 f853 	bl	40010b5c <mvPrintf>
4000eab6:	783b      	ldrb	r3, [r7, #0]
4000eab8:	2b01      	cmp	r3, #1
4000eaba:	d80d      	bhi.n	4000ead8 <ddr3TipPbs+0x424>
4000eabc:	4866      	ldr	r0, [pc, #408]	; (4000ec58 <ddr3TipPbs+0x5a4>)
4000eabe:	e009      	b.n	4000ead4 <ddr3TipPbs+0x420>
4000eac0:	9b10      	ldr	r3, [sp, #64]	; 0x40
4000eac2:	9815      	ldr	r0, [sp, #84]	; 0x54
4000eac4:	401a      	ands	r2, r3
4000eac6:	4282      	cmp	r2, r0
4000eac8:	d13c      	bne.n	4000eb44 <ddr3TipPbs+0x490>
4000eaca:	4b5d      	ldr	r3, [pc, #372]	; (4000ec40 <ddr3TipPbs+0x58c>)
4000eacc:	781b      	ldrb	r3, [r3, #0]
4000eace:	2b01      	cmp	r3, #1
4000ead0:	d802      	bhi.n	4000ead8 <ddr3TipPbs+0x424>
4000ead2:	4862      	ldr	r0, [pc, #392]	; (4000ec5c <ddr3TipPbs+0x5a8>)
4000ead4:	f002 f842 	bl	40010b5c <mvPrintf>
4000ead8:	4b61      	ldr	r3, [pc, #388]	; (4000ec60 <ddr3TipPbs+0x5ac>)
4000eada:	2202      	movs	r2, #2
4000eadc:	54f2      	strb	r2, [r6, r3]
4000eade:	2200      	movs	r2, #0
4000eae0:	4b60      	ldr	r3, [pc, #384]	; (4000ec64 <ddr3TipPbs+0x5b0>)
4000eae2:	2c01      	cmp	r4, #1
4000eae4:	54f2      	strb	r2, [r6, r3]
4000eae6:	4b51      	ldr	r3, [pc, #324]	; (4000ec2c <ddr3TipPbs+0x578>)
4000eae8:	681b      	ldr	r3, [r3, #0]
4000eaea:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000eaee:	d101      	bne.n	4000eaf4 <ddr3TipPbs+0x440>
4000eaf0:	3354      	adds	r3, #84	; 0x54
4000eaf2:	e000      	b.n	4000eaf6 <ddr3TipPbs+0x442>
4000eaf4:	3314      	adds	r3, #20
4000eaf6:	2100      	movs	r1, #0
4000eaf8:	9302      	str	r3, [sp, #8]
4000eafa:	4628      	mov	r0, r5
4000eafc:	9600      	str	r6, [sp, #0]
4000eafe:	460a      	mov	r2, r1
4000eb00:	460b      	mov	r3, r1
4000eb02:	9101      	str	r1, [sp, #4]
4000eb04:	9103      	str	r1, [sp, #12]
4000eb06:	f7f8 fb67 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000eb0a:	4f47      	ldr	r7, [pc, #284]	; (4000ec28 <ddr3TipPbs+0x574>)
4000eb0c:	6038      	str	r0, [r7, #0]
4000eb0e:	2800      	cmp	r0, #0
4000eb10:	f040 84d3 	bne.w	4000f4ba <ddr3TipPbs+0xe06>
4000eb14:	4b45      	ldr	r3, [pc, #276]	; (4000ec2c <ddr3TipPbs+0x578>)
4000eb16:	2c01      	cmp	r4, #1
4000eb18:	681b      	ldr	r3, [r3, #0]
4000eb1a:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000eb1e:	d101      	bne.n	4000eb24 <ddr3TipPbs+0x470>
4000eb20:	3355      	adds	r3, #85	; 0x55
4000eb22:	e000      	b.n	4000eb26 <ddr3TipPbs+0x472>
4000eb24:	3315      	adds	r3, #21
4000eb26:	2100      	movs	r1, #0
4000eb28:	9302      	str	r3, [sp, #8]
4000eb2a:	4628      	mov	r0, r5
4000eb2c:	9600      	str	r6, [sp, #0]
4000eb2e:	460a      	mov	r2, r1
4000eb30:	460b      	mov	r3, r1
4000eb32:	9101      	str	r1, [sp, #4]
4000eb34:	9103      	str	r1, [sp, #12]
4000eb36:	f7f8 fb4f 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000eb3a:	4f3b      	ldr	r7, [pc, #236]	; (4000ec28 <ddr3TipPbs+0x574>)
4000eb3c:	6038      	str	r0, [r7, #0]
4000eb3e:	b1f0      	cbz	r0, 4000eb7e <ddr3TipPbs+0x4ca>
4000eb40:	f000 bcbb 	b.w	4000f4ba <ddr3TipPbs+0xe06>
4000eb44:	4b47      	ldr	r3, [pc, #284]	; (4000ec64 <ddr3TipPbs+0x5b0>)
4000eb46:	2101      	movs	r1, #1
4000eb48:	428c      	cmp	r4, r1
4000eb4a:	9817      	ldr	r0, [sp, #92]	; 0x5c
4000eb4c:	bf08      	it	eq
4000eb4e:	1852      	addeq	r2, r2, r1
4000eb50:	54f1      	strb	r1, [r6, r3]
4000eb52:	bf18      	it	ne
4000eb54:	3a01      	subne	r2, #1
4000eb56:	f816 1009 	ldrb.w	r1, [r6, r9]
4000eb5a:	9b14      	ldr	r3, [sp, #80]	; 0x50
4000eb5c:	4291      	cmp	r1, r2
4000eb5e:	9218      	str	r2, [sp, #96]	; 0x60
4000eb60:	bf38      	it	cc
4000eb62:	b2d1      	uxtbcc	r1, r2
4000eb64:	7019      	strb	r1, [r3, #0]
4000eb66:	f816 300a 	ldrb.w	r3, [r6, sl]
4000eb6a:	429a      	cmp	r2, r3
4000eb6c:	bf98      	it	ls
4000eb6e:	b2d3      	uxtbls	r3, r2
4000eb70:	4a2f      	ldr	r2, [pc, #188]	; (4000ec30 <ddr3TipPbs+0x57c>)
4000eb72:	7003      	strb	r3, [r0, #0]
4000eb74:	2c01      	cmp	r4, #1
4000eb76:	bf08      	it	eq
4000eb78:	460b      	moveq	r3, r1
4000eb7a:	54b3      	strb	r3, [r6, r2]
4000eb7c:	e000      	b.n	4000eb80 <ddr3TipPbs+0x4cc>
4000eb7e:	2708      	movs	r7, #8
4000eb80:	3701      	adds	r7, #1
4000eb82:	2f07      	cmp	r7, #7
4000eb84:	f67f af6d 	bls.w	4000ea62 <ddr3TipPbs+0x3ae>
4000eb88:	3601      	adds	r6, #1
4000eb8a:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000eb8c:	428e      	cmp	r6, r1
4000eb8e:	f4ff aecb 	bcc.w	4000e928 <ddr3TipPbs+0x274>
4000eb92:	2600      	movs	r6, #0
4000eb94:	4f27      	ldr	r7, [pc, #156]	; (4000ec34 <ddr3TipPbs+0x580>)
4000eb96:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 4000ec40 <ddr3TipPbs+0x58c>
4000eb9a:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 4000ec64 <ddr3TipPbs+0x5b0>
4000eb9e:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 4000ec48 <ddr3TipPbs+0x594>
4000eba2:	e01b      	b.n	4000ebdc <ddr3TipPbs+0x528>
4000eba4:	683b      	ldr	r3, [r7, #0]
4000eba6:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000ebaa:	fa42 f206 	asr.w	r2, r2, r6
4000ebae:	07d2      	lsls	r2, r2, #31
4000ebb0:	d513      	bpl.n	4000ebda <ddr3TipPbs+0x526>
4000ebb2:	781b      	ldrb	r3, [r3, #0]
4000ebb4:	07db      	lsls	r3, r3, #31
4000ebb6:	d510      	bpl.n	4000ebda <ddr3TipPbs+0x526>
4000ebb8:	f898 3000 	ldrb.w	r3, [r8]
4000ebbc:	2b01      	cmp	r3, #1
4000ebbe:	d80c      	bhi.n	4000ebda <ddr3TipPbs+0x526>
4000ebc0:	f816 200a 	ldrb.w	r2, [r6, sl]
4000ebc4:	2100      	movs	r1, #0
4000ebc6:	4821      	ldr	r0, [pc, #132]	; (4000ec4c <ddr3TipPbs+0x598>)
4000ebc8:	f816 3009 	ldrb.w	r3, [r6, r9]
4000ebcc:	9200      	str	r2, [sp, #0]
4000ebce:	5c32      	ldrb	r2, [r6, r0]
4000ebd0:	4825      	ldr	r0, [pc, #148]	; (4000ec68 <ddr3TipPbs+0x5b4>)
4000ebd2:	9201      	str	r2, [sp, #4]
4000ebd4:	4632      	mov	r2, r6
4000ebd6:	f001 ffc1 	bl	40010b5c <mvPrintf>
4000ebda:	3601      	adds	r6, #1
4000ebdc:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000ebde:	428e      	cmp	r6, r1
4000ebe0:	d3e0      	bcc.n	4000eba4 <ddr3TipPbs+0x4f0>
4000ebe2:	4b17      	ldr	r3, [pc, #92]	; (4000ec40 <ddr3TipPbs+0x58c>)
4000ebe4:	781b      	ldrb	r3, [r3, #0]
4000ebe6:	2b02      	cmp	r3, #2
4000ebe8:	d802      	bhi.n	4000ebf0 <ddr3TipPbs+0x53c>
4000ebea:	4820      	ldr	r0, [pc, #128]	; (4000ec6c <ddr3TipPbs+0x5b8>)
4000ebec:	f001 ffb6 	bl	40010b5c <mvPrintf>
4000ebf0:	2600      	movs	r6, #0
4000ebf2:	f8df a040 	ldr.w	sl, [pc, #64]	; 4000ec34 <ddr3TipPbs+0x580>
4000ebf6:	4f0d      	ldr	r7, [pc, #52]	; (4000ec2c <ddr3TipPbs+0x578>)
4000ebf8:	f8df 8034 	ldr.w	r8, [pc, #52]	; 4000ec30 <ddr3TipPbs+0x57c>
4000ebfc:	e05c      	b.n	4000ecb8 <ddr3TipPbs+0x604>
4000ebfe:	f8da 3000 	ldr.w	r3, [sl]
4000ec02:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000ec06:	fa42 f206 	asr.w	r2, r2, r6
4000ec0a:	07d0      	lsls	r0, r2, #31
4000ec0c:	d553      	bpl.n	4000ecb6 <ddr3TipPbs+0x602>
4000ec0e:	781b      	ldrb	r3, [r3, #0]
4000ec10:	07d9      	lsls	r1, r3, #31
4000ec12:	d550      	bpl.n	4000ecb6 <ddr3TipPbs+0x602>
4000ec14:	4a13      	ldr	r2, [pc, #76]	; (4000ec64 <ddr3TipPbs+0x5b0>)
4000ec16:	5cb3      	ldrb	r3, [r6, r2]
4000ec18:	2b01      	cmp	r3, #1
4000ec1a:	d14c      	bne.n	4000ecb6 <ddr3TipPbs+0x602>
4000ec1c:	683b      	ldr	r3, [r7, #0]
4000ec1e:	009b      	lsls	r3, r3, #2
4000ec20:	2c01      	cmp	r4, #1
4000ec22:	d125      	bne.n	4000ec70 <ddr3TipPbs+0x5bc>
4000ec24:	3303      	adds	r3, #3
4000ec26:	e024      	b.n	4000ec72 <ddr3TipPbs+0x5be>
4000ec28:	40020868 	andmi	r0, r2, r8, ror #16
4000ec2c:	40020968 	andmi	r0, r2, r8, ror #18
4000ec30:	400208dc 	ldrdmi	r0, [r2], -ip
4000ec34:	400205d8 	ldrdmi	r0, [r2], -r8
4000ec38:	40017508 	andmi	r7, r1, r8, lsl #10
4000ec3c:	4002086c 	andmi	r0, r2, ip, ror #16
4000ec40:	40016b74 	andmi	r6, r1, r4, ror fp
4000ec44:	400139e0 	andmi	r3, r1, r0, ror #19
4000ec48:	400208ae 	andmi	r0, r2, lr, lsr #17
4000ec4c:	40020895 	mulmi	r2, r5, r8
4000ec50:	40013ac5 	andmi	r3, r1, r5, asr #21
4000ec54:	400139f5 	strdmi	r3, [r1], -r5
4000ec58:	40013a04 	andmi	r3, r1, r4, lsl #20
4000ec5c:	40013a1e 	andmi	r3, r1, lr, lsl sl
4000ec60:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000ec64:	400208a4 	andmi	r0, r2, r4, lsr #17
4000ec68:	40013a2c 	andmi	r3, r1, ip, lsr #20
4000ec6c:	40013a76 	andmi	r3, r1, r6, ror sl
4000ec70:	3301      	adds	r3, #1
4000ec72:	2100      	movs	r1, #0
4000ec74:	9600      	str	r6, [sp, #0]
4000ec76:	9101      	str	r1, [sp, #4]
4000ec78:	4628      	mov	r0, r5
4000ec7a:	9302      	str	r3, [sp, #8]
4000ec7c:	460a      	mov	r2, r1
4000ec7e:	f816 3008 	ldrb.w	r3, [r6, r8]
4000ec82:	eb06 0908 	add.w	r9, r6, r8
4000ec86:	9303      	str	r3, [sp, #12]
4000ec88:	460b      	mov	r3, r1
4000ec8a:	f7f8 faa5 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000ec8e:	4ba4      	ldr	r3, [pc, #656]	; (4000ef20 <ddr3TipPbs+0x86c>)
4000ec90:	4601      	mov	r1, r0
4000ec92:	6018      	str	r0, [r3, #0]
4000ec94:	b128      	cbz	r0, 4000eca2 <ddr3TipPbs+0x5ee>
4000ec96:	f7ff fc11 	bl	4000e4bc <gtBreakOnFail>
4000ec9a:	4ba1      	ldr	r3, [pc, #644]	; (4000ef20 <ddr3TipPbs+0x86c>)
4000ec9c:	6818      	ldr	r0, [r3, #0]
4000ec9e:	f000 bca9 	b.w	4000f5f4 <ddr3TipPbs+0xf40>
4000eca2:	48a0      	ldr	r0, [pc, #640]	; (4000ef24 <ddr3TipPbs+0x870>)
4000eca4:	7803      	ldrb	r3, [r0, #0]
4000eca6:	2b01      	cmp	r3, #1
4000eca8:	d805      	bhi.n	4000ecb6 <ddr3TipPbs+0x602>
4000ecaa:	489f      	ldr	r0, [pc, #636]	; (4000ef28 <ddr3TipPbs+0x874>)
4000ecac:	4632      	mov	r2, r6
4000ecae:	f899 3000 	ldrb.w	r3, [r9]
4000ecb2:	f001 ff53 	bl	40010b5c <mvPrintf>
4000ecb6:	3601      	adds	r6, #1
4000ecb8:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000ecbc:	454e      	cmp	r6, r9
4000ecbe:	d39e      	bcc.n	4000ebfe <ddr3TipPbs+0x54a>
4000ecc0:	4b9a      	ldr	r3, [pc, #616]	; (4000ef2c <ddr3TipPbs+0x878>)
4000ecc2:	271f      	movs	r7, #31
4000ecc4:	499a      	ldr	r1, [pc, #616]	; (4000ef30 <ddr3TipPbs+0x87c>)
4000ecc6:	f8df c27c 	ldr.w	ip, [pc, #636]	; 4000ef44 <ddr3TipPbs+0x890>
4000ecca:	681e      	ldr	r6, [r3, #0]
4000eccc:	2300      	movs	r3, #0
4000ecce:	f8df e270 	ldr.w	lr, [pc, #624]	; 4000ef40 <ddr3TipPbs+0x88c>
4000ecd2:	4618      	mov	r0, r3
4000ecd4:	e013      	b.n	4000ecfe <ddr3TipPbs+0x64a>
4000ecd6:	f896 205c 	ldrb.w	r2, [r6, #92]	; 0x5c
4000ecda:	fa42 f203 	asr.w	r2, r2, r3
4000ecde:	07d2      	lsls	r2, r2, #31
4000ece0:	d50b      	bpl.n	4000ecfa <ddr3TipPbs+0x646>
4000ece2:	7832      	ldrb	r2, [r6, #0]
4000ece4:	07d2      	lsls	r2, r2, #31
4000ece6:	d508      	bpl.n	4000ecfa <ddr3TipPbs+0x646>
4000ece8:	2200      	movs	r2, #0
4000ecea:	f803 000c 	strb.w	r0, [r3, ip]
4000ecee:	f803 700e 	strb.w	r7, [r3, lr]
4000ecf2:	5488      	strb	r0, [r1, r2]
4000ecf4:	3201      	adds	r2, #1
4000ecf6:	2a08      	cmp	r2, #8
4000ecf8:	d1fb      	bne.n	4000ecf2 <ddr3TipPbs+0x63e>
4000ecfa:	3301      	adds	r3, #1
4000ecfc:	3108      	adds	r1, #8
4000ecfe:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000ed02:	454b      	cmp	r3, r9
4000ed04:	d3e7      	bcc.n	4000ecd6 <ddr3TipPbs+0x622>
4000ed06:	4f89      	ldr	r7, [pc, #548]	; (4000ef2c <ddr3TipPbs+0x878>)
4000ed08:	2600      	movs	r6, #0
4000ed0a:	2101      	movs	r1, #1
4000ed0c:	9600      	str	r6, [sp, #0]
4000ed0e:	9601      	str	r6, [sp, #4]
4000ed10:	4628      	mov	r0, r5
4000ed12:	9102      	str	r1, [sp, #8]
4000ed14:	4632      	mov	r2, r6
4000ed16:	9603      	str	r6, [sp, #12]
4000ed18:	46a1      	mov	r9, r4
4000ed1a:	f8cd b010 	str.w	fp, [sp, #16]
4000ed1e:	683b      	ldr	r3, [r7, #0]
4000ed20:	781b      	ldrb	r3, [r3, #0]
4000ed22:	9606      	str	r6, [sp, #24]
4000ed24:	9305      	str	r3, [sp, #20]
4000ed26:	231f      	movs	r3, #31
4000ed28:	9307      	str	r3, [sp, #28]
4000ed2a:	4b82      	ldr	r3, [pc, #520]	; (4000ef34 <ddr3TipPbs+0x880>)
4000ed2c:	781b      	ldrb	r3, [r3, #0]
4000ed2e:	9109      	str	r1, [sp, #36]	; 0x24
4000ed30:	960a      	str	r6, [sp, #40]	; 0x28
4000ed32:	9308      	str	r3, [sp, #32]
4000ed34:	4b80      	ldr	r3, [pc, #512]	; (4000ef38 <ddr3TipPbs+0x884>)
4000ed36:	960b      	str	r6, [sp, #44]	; 0x2c
4000ed38:	930c      	str	r3, [sp, #48]	; 0x30
4000ed3a:	460b      	mov	r3, r1
4000ed3c:	f7fb fb74 	bl	4000a428 <ddr3TipIpTraining>
4000ed40:	e063      	b.n	4000ee0a <ddr3TipPbs+0x756>
4000ed42:	487a      	ldr	r0, [pc, #488]	; (4000ef2c <ddr3TipPbs+0x878>)
4000ed44:	6803      	ldr	r3, [r0, #0]
4000ed46:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000ed4a:	fa42 f206 	asr.w	r2, r2, r6
4000ed4e:	07d0      	lsls	r0, r2, #31
4000ed50:	d55a      	bpl.n	4000ee08 <ddr3TipPbs+0x754>
4000ed52:	781b      	ldrb	r3, [r3, #0]
4000ed54:	07d9      	lsls	r1, r3, #31
4000ed56:	d557      	bpl.n	4000ee08 <ddr3TipPbs+0x754>
4000ed58:	4978      	ldr	r1, [pc, #480]	; (4000ef3c <ddr3TipPbs+0x888>)
4000ed5a:	5c73      	ldrb	r3, [r6, r1]
4000ed5c:	2b01      	cmp	r3, #1
4000ed5e:	d153      	bne.n	4000ee08 <ddr3TipPbs+0x754>
4000ed60:	4b77      	ldr	r3, [pc, #476]	; (4000ef40 <ddr3TipPbs+0x88c>)
4000ed62:	2400      	movs	r4, #0
4000ed64:	4f77      	ldr	r7, [pc, #476]	; (4000ef44 <ddr3TipPbs+0x890>)
4000ed66:	00f2      	lsls	r2, r6, #3
4000ed68:	eb06 0803 	add.w	r8, r6, r3
4000ed6c:	9212      	str	r2, [sp, #72]	; 0x48
4000ed6e:	19f7      	adds	r7, r6, r7
4000ed70:	4643      	mov	r3, r8
4000ed72:	46a8      	mov	r8, r5
4000ed74:	461d      	mov	r5, r3
4000ed76:	9b12      	ldr	r3, [sp, #72]	; 0x48
4000ed78:	a918      	add	r1, sp, #96	; 0x60
4000ed7a:	9811      	ldr	r0, [sp, #68]	; 0x44
4000ed7c:	f04f 32ff 	mov.w	r2, #4294967295
4000ed80:	eb04 0a03 	add.w	sl, r4, r3
4000ed84:	f830 301a 	ldrh.w	r3, [r0, sl, lsl #1]
4000ed88:	4640      	mov	r0, r8
4000ed8a:	9100      	str	r1, [sp, #0]
4000ed8c:	2101      	movs	r1, #1
4000ed8e:	9201      	str	r2, [sp, #4]
4000ed90:	2200      	movs	r2, #0
4000ed92:	f7f8 f88f 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000ed96:	4a62      	ldr	r2, [pc, #392]	; (4000ef20 <ddr3TipPbs+0x86c>)
4000ed98:	4601      	mov	r1, r0
4000ed9a:	6010      	str	r0, [r2, #0]
4000ed9c:	2800      	cmp	r0, #0
4000ed9e:	f47f af7a 	bne.w	4000ec96 <ddr3TipPbs+0x5e2>
4000eda2:	4b60      	ldr	r3, [pc, #384]	; (4000ef24 <ddr3TipPbs+0x870>)
4000eda4:	781b      	ldrb	r3, [r3, #0]
4000eda6:	2b02      	cmp	r3, #2
4000eda8:	d806      	bhi.n	4000edb8 <ddr3TipPbs+0x704>
4000edaa:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000edac:	4622      	mov	r2, r4
4000edae:	4866      	ldr	r0, [pc, #408]	; (4000ef48 <ddr3TipPbs+0x894>)
4000edb0:	9300      	str	r3, [sp, #0]
4000edb2:	4633      	mov	r3, r6
4000edb4:	f001 fed2 	bl	40010b5c <mvPrintf>
4000edb8:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000edba:	019a      	lsls	r2, r3, #6
4000edbc:	d411      	bmi.n	4000ede2 <ddr3TipPbs+0x72e>
4000edbe:	4b59      	ldr	r3, [pc, #356]	; (4000ef24 <ddr3TipPbs+0x870>)
4000edc0:	781b      	ldrb	r3, [r3, #0]
4000edc2:	2b02      	cmp	r3, #2
4000edc4:	d802      	bhi.n	4000edcc <ddr3TipPbs+0x718>
4000edc6:	4861      	ldr	r0, [pc, #388]	; (4000ef4c <ddr3TipPbs+0x898>)
4000edc8:	f001 fec8 	bl	40010b5c <mvPrintf>
4000edcc:	485b      	ldr	r0, [pc, #364]	; (4000ef3c <ddr3TipPbs+0x888>)
4000edce:	2300      	movs	r3, #0
4000edd0:	4a5f      	ldr	r2, [pc, #380]	; (4000ef50 <ddr3TipPbs+0x89c>)
4000edd2:	2102      	movs	r1, #2
4000edd4:	703b      	strb	r3, [r7, #0]
4000edd6:	2408      	movs	r4, #8
4000edd8:	5433      	strb	r3, [r6, r0]
4000edda:	231f      	movs	r3, #31
4000eddc:	54b1      	strb	r1, [r6, r2]
4000edde:	702b      	strb	r3, [r5, #0]
4000ede0:	e00e      	b.n	4000ee00 <ddr3TipPbs+0x74c>
4000ede2:	9910      	ldr	r1, [sp, #64]	; 0x40
4000ede4:	783a      	ldrb	r2, [r7, #0]
4000ede6:	400b      	ands	r3, r1
4000ede8:	429a      	cmp	r2, r3
4000edea:	bf38      	it	cc
4000edec:	461a      	movcc	r2, r3
4000edee:	703a      	strb	r2, [r7, #0]
4000edf0:	782a      	ldrb	r2, [r5, #0]
4000edf2:	429a      	cmp	r2, r3
4000edf4:	bf28      	it	cs
4000edf6:	461a      	movcs	r2, r3
4000edf8:	702a      	strb	r2, [r5, #0]
4000edfa:	4a4d      	ldr	r2, [pc, #308]	; (4000ef30 <ddr3TipPbs+0x87c>)
4000edfc:	f802 300a 	strb.w	r3, [r2, sl]
4000ee00:	3401      	adds	r4, #1
4000ee02:	2c07      	cmp	r4, #7
4000ee04:	d9b7      	bls.n	4000ed76 <ddr3TipPbs+0x6c2>
4000ee06:	4645      	mov	r5, r8
4000ee08:	3601      	adds	r6, #1
4000ee0a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000ee0c:	4296      	cmp	r6, r2
4000ee0e:	d398      	bcc.n	4000ed42 <ddr3TipPbs+0x68e>
4000ee10:	4b46      	ldr	r3, [pc, #280]	; (4000ef2c <ddr3TipPbs+0x878>)
4000ee12:	464c      	mov	r4, r9
4000ee14:	2201      	movs	r2, #1
4000ee16:	4849      	ldr	r0, [pc, #292]	; (4000ef3c <ddr3TipPbs+0x888>)
4000ee18:	6819      	ldr	r1, [r3, #0]
4000ee1a:	2300      	movs	r3, #0
4000ee1c:	e009      	b.n	4000ee32 <ddr3TipPbs+0x77e>
4000ee1e:	f891 605c 	ldrb.w	r6, [r1, #92]	; 0x5c
4000ee22:	fa46 f603 	asr.w	r6, r6, r3
4000ee26:	07f6      	lsls	r6, r6, #31
4000ee28:	d502      	bpl.n	4000ee30 <ddr3TipPbs+0x77c>
4000ee2a:	e3e6      	b.n	4000f5fa <ddr3TipPbs+0xf46>
4000ee2c:	5c1e      	ldrb	r6, [r3, r0]
4000ee2e:	4372      	muls	r2, r6
4000ee30:	3301      	adds	r3, #1
4000ee32:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
4000ee34:	42b3      	cmp	r3, r6
4000ee36:	d3f2      	bcc.n	4000ee1e <ddr3TipPbs+0x76a>
4000ee38:	b142      	cbz	r2, 4000ee4c <ddr3TipPbs+0x798>
4000ee3a:	f8df a120 	ldr.w	sl, [pc, #288]	; 4000ef5c <ddr3TipPbs+0x8a8>
4000ee3e:	2600      	movs	r6, #0
4000ee40:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 4000ef2c <ddr3TipPbs+0x878>
4000ee44:	46a3      	mov	fp, r4
4000ee46:	9511      	str	r5, [sp, #68]	; 0x44
4000ee48:	46d0      	mov	r8, sl
4000ee4a:	e252      	b.n	4000f2f2 <ddr3TipPbs+0xc3e>
4000ee4c:	4b35      	ldr	r3, [pc, #212]	; (4000ef24 <ddr3TipPbs+0x870>)
4000ee4e:	781b      	ldrb	r3, [r3, #0]
4000ee50:	2b02      	cmp	r3, #2
4000ee52:	d802      	bhi.n	4000ee5a <ddr3TipPbs+0x7a6>
4000ee54:	483f      	ldr	r0, [pc, #252]	; (4000ef54 <ddr3TipPbs+0x8a0>)
4000ee56:	f001 fe81 	bl	40010b5c <mvPrintf>
4000ee5a:	f114 38ff 	adds.w	r8, r4, #4294967295
4000ee5e:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
4000ee62:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 4000ef60 <ddr3TipPbs+0x8ac>
4000ee66:	bf18      	it	ne
4000ee68:	f04f 0801 	movne.w	r8, #1
4000ee6c:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 4000ef64 <ddr3TipPbs+0x8b0>
4000ee70:	f1b8 0f00 	cmp.w	r8, #0
4000ee74:	bf14      	ite	ne
4000ee76:	261f      	movne	r6, #31
4000ee78:	2600      	moveq	r6, #0
4000ee7a:	46c3      	mov	fp, r8
4000ee7c:	9615      	str	r6, [sp, #84]	; 0x54
4000ee7e:	46a8      	mov	r8, r5
4000ee80:	2600      	movs	r6, #0
4000ee82:	4625      	mov	r5, r4
4000ee84:	e132      	b.n	4000f0ec <ddr3TipPbs+0xa38>
4000ee86:	4b29      	ldr	r3, [pc, #164]	; (4000ef2c <ddr3TipPbs+0x878>)
4000ee88:	681b      	ldr	r3, [r3, #0]
4000ee8a:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000ee8e:	fa42 f206 	asr.w	r2, r2, r6
4000ee92:	07d1      	lsls	r1, r2, #31
4000ee94:	f140 8129 	bpl.w	4000f0ea <ddr3TipPbs+0xa36>
4000ee98:	781b      	ldrb	r3, [r3, #0]
4000ee9a:	07da      	lsls	r2, r3, #31
4000ee9c:	f140 8125 	bpl.w	4000f0ea <ddr3TipPbs+0xa36>
4000eea0:	4b26      	ldr	r3, [pc, #152]	; (4000ef3c <ddr3TipPbs+0x888>)
4000eea2:	5cf2      	ldrb	r2, [r6, r3]
4000eea4:	2a01      	cmp	r2, #1
4000eea6:	f000 8120 	beq.w	4000f0ea <ddr3TipPbs+0xa36>
4000eeaa:	2200      	movs	r2, #0
4000eeac:	54f2      	strb	r2, [r6, r3]
4000eeae:	4b2a      	ldr	r3, [pc, #168]	; (4000ef58 <ddr3TipPbs+0x8a4>)
4000eeb0:	2d01      	cmp	r5, #1
4000eeb2:	681b      	ldr	r3, [r3, #0]
4000eeb4:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000eeb8:	d101      	bne.n	4000eebe <ddr3TipPbs+0x80a>
4000eeba:	3354      	adds	r3, #84	; 0x54
4000eebc:	e000      	b.n	4000eec0 <ddr3TipPbs+0x80c>
4000eebe:	3314      	adds	r3, #20
4000eec0:	2100      	movs	r1, #0
4000eec2:	9302      	str	r3, [sp, #8]
4000eec4:	4640      	mov	r0, r8
4000eec6:	9600      	str	r6, [sp, #0]
4000eec8:	460a      	mov	r2, r1
4000eeca:	460b      	mov	r3, r1
4000eecc:	9101      	str	r1, [sp, #4]
4000eece:	9103      	str	r1, [sp, #12]
4000eed0:	f7f8 f982 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000eed4:	4f12      	ldr	r7, [pc, #72]	; (4000ef20 <ddr3TipPbs+0x86c>)
4000eed6:	6038      	str	r0, [r7, #0]
4000eed8:	2800      	cmp	r0, #0
4000eeda:	f040 82ee 	bne.w	4000f4ba <ddr3TipPbs+0xe06>
4000eede:	4b1e      	ldr	r3, [pc, #120]	; (4000ef58 <ddr3TipPbs+0x8a4>)
4000eee0:	2d01      	cmp	r5, #1
4000eee2:	681b      	ldr	r3, [r3, #0]
4000eee4:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000eee8:	d101      	bne.n	4000eeee <ddr3TipPbs+0x83a>
4000eeea:	3355      	adds	r3, #85	; 0x55
4000eeec:	e000      	b.n	4000eef0 <ddr3TipPbs+0x83c>
4000eeee:	3315      	adds	r3, #21
4000eef0:	2100      	movs	r1, #0
4000eef2:	9302      	str	r3, [sp, #8]
4000eef4:	4640      	mov	r0, r8
4000eef6:	9600      	str	r6, [sp, #0]
4000eef8:	460a      	mov	r2, r1
4000eefa:	460b      	mov	r3, r1
4000eefc:	9101      	str	r1, [sp, #4]
4000eefe:	9103      	str	r1, [sp, #12]
4000ef00:	f7f8 f96a 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000ef04:	4f06      	ldr	r7, [pc, #24]	; (4000ef20 <ddr3TipPbs+0x86c>)
4000ef06:	6038      	str	r0, [r7, #0]
4000ef08:	2800      	cmp	r0, #0
4000ef0a:	f040 82d6 	bne.w	4000f4ba <ddr3TipPbs+0xe06>
4000ef0e:	4b12      	ldr	r3, [pc, #72]	; (4000ef58 <ddr3TipPbs+0x8a4>)
4000ef10:	2d01      	cmp	r5, #1
4000ef12:	681b      	ldr	r3, [r3, #0]
4000ef14:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000ef18:	d126      	bne.n	4000ef68 <ddr3TipPbs+0x8b4>
4000ef1a:	335f      	adds	r3, #95	; 0x5f
4000ef1c:	e025      	b.n	4000ef6a <ddr3TipPbs+0x8b6>
4000ef1e:	bf00      	nop
4000ef20:	40020868 	andmi	r0, r2, r8, ror #16
4000ef24:	40016b74 	andmi	r6, r1, r4, ror fp
4000ef28:	40013a96 	mulmi	r1, r6, sl
4000ef2c:	400205d8 	ldrdmi	r0, [r2], -r8
4000ef30:	40020909 	andmi	r0, r2, r9, lsl #18
4000ef34:	40017508 	andmi	r7, r1, r8, lsl #10
4000ef38:	4002086c 	andmi	r0, r2, ip, ror #16
4000ef3c:	400208a4 	andmi	r0, r2, r4, lsr #17
4000ef40:	400208a9 	andmi	r0, r2, r9, lsr #17
4000ef44:	4002089a 	mulmi	r2, sl, r8
4000ef48:	40013ab0 			; <UNDEFINED> instruction: 0x40013ab0
4000ef4c:	40013aed 	andmi	r3, r1, sp, ror #21
4000ef50:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000ef54:	40013b13 	andmi	r3, r1, r3, lsl fp
4000ef58:	40020968 	andmi	r0, r2, r8, ror #18
4000ef5c:	400208e1 	andmi	r0, r2, r1, ror #17
4000ef60:	40020895 	mulmi	r2, r5, r8
4000ef64:	400208ae 	andmi	r0, r2, lr, lsr #17
4000ef68:	331f      	adds	r3, #31
4000ef6a:	2100      	movs	r1, #0
4000ef6c:	9302      	str	r3, [sp, #8]
4000ef6e:	4640      	mov	r0, r8
4000ef70:	9600      	str	r6, [sp, #0]
4000ef72:	460b      	mov	r3, r1
4000ef74:	460a      	mov	r2, r1
4000ef76:	9101      	str	r1, [sp, #4]
4000ef78:	9103      	str	r1, [sp, #12]
4000ef7a:	f7f8 f92d 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000ef7e:	4ba0      	ldr	r3, [pc, #640]	; (4000f200 <ddr3TipPbs+0xb4c>)
4000ef80:	4604      	mov	r4, r0
4000ef82:	6018      	str	r0, [r3, #0]
4000ef84:	2800      	cmp	r0, #0
4000ef86:	d141      	bne.n	4000f00c <ddr3TipPbs+0x958>
4000ef88:	4b9e      	ldr	r3, [pc, #632]	; (4000f204 <ddr3TipPbs+0xb50>)
4000ef8a:	eb06 0c09 	add.w	ip, r6, r9
4000ef8e:	f806 000a 	strb.w	r0, [r6, sl]
4000ef92:	eb06 070a 	add.w	r7, r6, sl
4000ef96:	4a9c      	ldr	r2, [pc, #624]	; (4000f208 <ddr3TipPbs+0xb54>)
4000ef98:	54f0      	strb	r0, [r6, r3]
4000ef9a:	231f      	movs	r3, #31
4000ef9c:	f806 3009 	strb.w	r3, [r6, r9]
4000efa0:	9000      	str	r0, [sp, #0]
4000efa2:	9001      	str	r0, [sp, #4]
4000efa4:	9002      	str	r0, [sp, #8]
4000efa6:	9812      	ldr	r0, [sp, #72]	; 0x48
4000efa8:	f8cd b00c 	str.w	fp, [sp, #12]
4000efac:	9915      	ldr	r1, [sp, #84]	; 0x54
4000efae:	9004      	str	r0, [sp, #16]
4000efb0:	4640      	mov	r0, r8
4000efb2:	6812      	ldr	r2, [r2, #0]
4000efb4:	7812      	ldrb	r2, [r2, #0]
4000efb6:	9307      	str	r3, [sp, #28]
4000efb8:	4b94      	ldr	r3, [pc, #592]	; (4000f20c <ddr3TipPbs+0xb58>)
4000efba:	9205      	str	r2, [sp, #20]
4000efbc:	4622      	mov	r2, r4
4000efbe:	9106      	str	r1, [sp, #24]
4000efc0:	2101      	movs	r1, #1
4000efc2:	781b      	ldrb	r3, [r3, #0]
4000efc4:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000efc8:	9109      	str	r1, [sp, #36]	; 0x24
4000efca:	9308      	str	r3, [sp, #32]
4000efcc:	4b90      	ldr	r3, [pc, #576]	; (4000f210 <ddr3TipPbs+0xb5c>)
4000efce:	940a      	str	r4, [sp, #40]	; 0x28
4000efd0:	940b      	str	r4, [sp, #44]	; 0x2c
4000efd2:	930c      	str	r3, [sp, #48]	; 0x30
4000efd4:	460b      	mov	r3, r1
4000efd6:	f7fb fa27 	bl	4000a428 <ddr3TipIpTraining>
4000efda:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000efde:	9714      	str	r7, [sp, #80]	; 0x50
4000efe0:	00f2      	lsls	r2, r6, #3
4000efe2:	9213      	str	r2, [sp, #76]	; 0x4c
4000efe4:	4667      	mov	r7, ip
4000efe6:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000efe8:	aa18      	add	r2, sp, #96	; 0x60
4000efea:	9911      	ldr	r1, [sp, #68]	; 0x44
4000efec:	1823      	adds	r3, r4, r0
4000efee:	4640      	mov	r0, r8
4000eff0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
4000eff4:	2101      	movs	r1, #1
4000eff6:	9200      	str	r2, [sp, #0]
4000eff8:	f04f 32ff 	mov.w	r2, #4294967295
4000effc:	9201      	str	r2, [sp, #4]
4000effe:	2200      	movs	r2, #0
4000f000:	f7f7 ff58 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000f004:	4b7e      	ldr	r3, [pc, #504]	; (4000f200 <ddr3TipPbs+0xb4c>)
4000f006:	4601      	mov	r1, r0
4000f008:	6018      	str	r0, [r3, #0]
4000f00a:	b120      	cbz	r0, 4000f016 <ddr3TipPbs+0x962>
4000f00c:	930e      	str	r3, [sp, #56]	; 0x38
4000f00e:	f7ff fa55 	bl	4000e4bc <gtBreakOnFail>
4000f012:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000f014:	e642      	b.n	4000ec9c <ddr3TipPbs+0x5e8>
4000f016:	4b7f      	ldr	r3, [pc, #508]	; (4000f214 <ddr3TipPbs+0xb60>)
4000f018:	781b      	ldrb	r3, [r3, #0]
4000f01a:	2b02      	cmp	r3, #2
4000f01c:	d806      	bhi.n	4000f02c <ddr3TipPbs+0x978>
4000f01e:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000f020:	4622      	mov	r2, r4
4000f022:	487d      	ldr	r0, [pc, #500]	; (4000f218 <ddr3TipPbs+0xb64>)
4000f024:	9300      	str	r3, [sp, #0]
4000f026:	4633      	mov	r3, r6
4000f028:	f001 fd98 	bl	40010b5c <mvPrintf>
4000f02c:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000f02e:	0193      	lsls	r3, r2, #6
4000f030:	d40a      	bmi.n	4000f048 <ddr3TipPbs+0x994>
4000f032:	4b7a      	ldr	r3, [pc, #488]	; (4000f21c <ddr3TipPbs+0xb68>)
4000f034:	2201      	movs	r2, #1
4000f036:	54f2      	strb	r2, [r6, r3]
4000f038:	4b76      	ldr	r3, [pc, #472]	; (4000f214 <ddr3TipPbs+0xb60>)
4000f03a:	781b      	ldrb	r3, [r3, #0]
4000f03c:	2b02      	cmp	r3, #2
4000f03e:	d823      	bhi.n	4000f088 <ddr3TipPbs+0x9d4>
4000f040:	4877      	ldr	r0, [pc, #476]	; (4000f220 <ddr3TipPbs+0xb6c>)
4000f042:	f001 fd8b 	bl	40010b5c <mvPrintf>
4000f046:	e01f      	b.n	4000f088 <ddr3TipPbs+0x9d4>
4000f048:	4b76      	ldr	r3, [pc, #472]	; (4000f224 <ddr3TipPbs+0xb70>)
4000f04a:	5cf1      	ldrb	r1, [r6, r3]
4000f04c:	3101      	adds	r1, #1
4000f04e:	2d01      	cmp	r5, #1
4000f050:	54f1      	strb	r1, [r6, r3]
4000f052:	9b10      	ldr	r3, [sp, #64]	; 0x40
4000f054:	ea03 0202 	and.w	r2, r3, r2
4000f058:	d101      	bne.n	4000f05e <ddr3TipPbs+0x9aa>
4000f05a:	3201      	adds	r2, #1
4000f05c:	e000      	b.n	4000f060 <ddr3TipPbs+0x9ac>
4000f05e:	3a01      	subs	r2, #1
4000f060:	f816 300a 	ldrb.w	r3, [r6, sl]
4000f064:	f816 1009 	ldrb.w	r1, [r6, r9]
4000f068:	4293      	cmp	r3, r2
4000f06a:	9218      	str	r2, [sp, #96]	; 0x60
4000f06c:	bf38      	it	cc
4000f06e:	b2d3      	uxtbcc	r3, r2
4000f070:	428a      	cmp	r2, r1
4000f072:	bf98      	it	ls
4000f074:	b2d1      	uxtbls	r1, r2
4000f076:	9814      	ldr	r0, [sp, #80]	; 0x50
4000f078:	4a62      	ldr	r2, [pc, #392]	; (4000f204 <ddr3TipPbs+0xb50>)
4000f07a:	7039      	strb	r1, [r7, #0]
4000f07c:	7003      	strb	r3, [r0, #0]
4000f07e:	2d01      	cmp	r5, #1
4000f080:	bf18      	it	ne
4000f082:	460b      	movne	r3, r1
4000f084:	54b3      	strb	r3, [r6, r2]
4000f086:	e000      	b.n	4000f08a <ddr3TipPbs+0x9d6>
4000f088:	2408      	movs	r4, #8
4000f08a:	3401      	adds	r4, #1
4000f08c:	2c07      	cmp	r4, #7
4000f08e:	d9aa      	bls.n	4000efe6 <ddr3TipPbs+0x932>
4000f090:	4b64      	ldr	r3, [pc, #400]	; (4000f224 <ddr3TipPbs+0xb70>)
4000f092:	5cf2      	ldrb	r2, [r6, r3]
4000f094:	f1a2 0708 	sub.w	r7, r2, #8
4000f098:	427a      	negs	r2, r7
4000f09a:	eb42 0207 	adc.w	r2, r2, r7
4000f09e:	54f2      	strb	r2, [r6, r3]
4000f0a0:	4b61      	ldr	r3, [pc, #388]	; (4000f228 <ddr3TipPbs+0xb74>)
4000f0a2:	2d01      	cmp	r5, #1
4000f0a4:	681b      	ldr	r3, [r3, #0]
4000f0a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f0aa:	d101      	bne.n	4000f0b0 <ddr3TipPbs+0x9fc>
4000f0ac:	3303      	adds	r3, #3
4000f0ae:	e000      	b.n	4000f0b2 <ddr3TipPbs+0x9fe>
4000f0b0:	3301      	adds	r3, #1
4000f0b2:	9302      	str	r3, [sp, #8]
4000f0b4:	2100      	movs	r1, #0
4000f0b6:	4b53      	ldr	r3, [pc, #332]	; (4000f204 <ddr3TipPbs+0xb50>)
4000f0b8:	4640      	mov	r0, r8
4000f0ba:	9101      	str	r1, [sp, #4]
4000f0bc:	460a      	mov	r2, r1
4000f0be:	9600      	str	r6, [sp, #0]
4000f0c0:	5cf3      	ldrb	r3, [r6, r3]
4000f0c2:	4f4f      	ldr	r7, [pc, #316]	; (4000f200 <ddr3TipPbs+0xb4c>)
4000f0c4:	9303      	str	r3, [sp, #12]
4000f0c6:	460b      	mov	r3, r1
4000f0c8:	f7f8 f886 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000f0cc:	4601      	mov	r1, r0
4000f0ce:	6038      	str	r0, [r7, #0]
4000f0d0:	2800      	cmp	r0, #0
4000f0d2:	f040 81f2 	bne.w	4000f4ba <ddr3TipPbs+0xe06>
4000f0d6:	4b4f      	ldr	r3, [pc, #316]	; (4000f214 <ddr3TipPbs+0xb60>)
4000f0d8:	781b      	ldrb	r3, [r3, #0]
4000f0da:	2b02      	cmp	r3, #2
4000f0dc:	d805      	bhi.n	4000f0ea <ddr3TipPbs+0xa36>
4000f0de:	4b51      	ldr	r3, [pc, #324]	; (4000f224 <ddr3TipPbs+0xb70>)
4000f0e0:	4632      	mov	r2, r6
4000f0e2:	4852      	ldr	r0, [pc, #328]	; (4000f22c <ddr3TipPbs+0xb78>)
4000f0e4:	5d9b      	ldrb	r3, [r3, r6]
4000f0e6:	f001 fd39 	bl	40010b5c <mvPrintf>
4000f0ea:	3601      	adds	r6, #1
4000f0ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000f0ee:	428e      	cmp	r6, r1
4000f0f0:	f4ff aec9 	bcc.w	4000ee86 <ddr3TipPbs+0x7d2>
4000f0f4:	462c      	mov	r4, r5
4000f0f6:	4645      	mov	r5, r8
4000f0f8:	46d8      	mov	r8, fp
4000f0fa:	f8dd b048 	ldr.w	fp, [sp, #72]	; 0x48
4000f0fe:	4f42      	ldr	r7, [pc, #264]	; (4000f208 <ddr3TipPbs+0xb54>)
4000f100:	2600      	movs	r6, #0
4000f102:	f8cd 800c 	str.w	r8, [sp, #12]
4000f106:	2101      	movs	r1, #1
4000f108:	9600      	str	r6, [sp, #0]
4000f10a:	2c01      	cmp	r4, #1
4000f10c:	bf14      	ite	ne
4000f10e:	231f      	movne	r3, #31
4000f110:	4633      	moveq	r3, r6
4000f112:	9601      	str	r6, [sp, #4]
4000f114:	4628      	mov	r0, r5
4000f116:	9102      	str	r1, [sp, #8]
4000f118:	46a1      	mov	r9, r4
4000f11a:	f8cd b010 	str.w	fp, [sp, #16]
4000f11e:	683a      	ldr	r2, [r7, #0]
4000f120:	7812      	ldrb	r2, [r2, #0]
4000f122:	9306      	str	r3, [sp, #24]
4000f124:	231f      	movs	r3, #31
4000f126:	9307      	str	r3, [sp, #28]
4000f128:	4b38      	ldr	r3, [pc, #224]	; (4000f20c <ddr3TipPbs+0xb58>)
4000f12a:	9205      	str	r2, [sp, #20]
4000f12c:	4632      	mov	r2, r6
4000f12e:	781b      	ldrb	r3, [r3, #0]
4000f130:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
4000f134:	960a      	str	r6, [sp, #40]	; 0x28
4000f136:	9308      	str	r3, [sp, #32]
4000f138:	4b35      	ldr	r3, [pc, #212]	; (4000f210 <ddr3TipPbs+0xb5c>)
4000f13a:	960b      	str	r6, [sp, #44]	; 0x2c
4000f13c:	930c      	str	r3, [sp, #48]	; 0x30
4000f13e:	460b      	mov	r3, r1
4000f140:	f7fb f972 	bl	4000a428 <ddr3TipIpTraining>
4000f144:	e083      	b.n	4000f24e <ddr3TipPbs+0xb9a>
4000f146:	4a30      	ldr	r2, [pc, #192]	; (4000f208 <ddr3TipPbs+0xb54>)
4000f148:	6813      	ldr	r3, [r2, #0]
4000f14a:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000f14e:	fa42 f206 	asr.w	r2, r2, r6
4000f152:	07d0      	lsls	r0, r2, #31
4000f154:	d57a      	bpl.n	4000f24c <ddr3TipPbs+0xb98>
4000f156:	781b      	ldrb	r3, [r3, #0]
4000f158:	07d9      	lsls	r1, r3, #31
4000f15a:	d577      	bpl.n	4000f24c <ddr3TipPbs+0xb98>
4000f15c:	4b2f      	ldr	r3, [pc, #188]	; (4000f21c <ddr3TipPbs+0xb68>)
4000f15e:	ea4f 0ac6 	mov.w	sl, r6, lsl #3
4000f162:	2400      	movs	r4, #0
4000f164:	eb06 0b03 	add.w	fp, r6, r3
4000f168:	4b31      	ldr	r3, [pc, #196]	; (4000f230 <ddr3TipPbs+0xb7c>)
4000f16a:	eb03 0806 	add.w	r8, r3, r6
4000f16e:	4647      	mov	r7, r8
4000f170:	9811      	ldr	r0, [sp, #68]	; 0x44
4000f172:	eb04 080a 	add.w	r8, r4, sl
4000f176:	a918      	add	r1, sp, #96	; 0x60
4000f178:	f04f 32ff 	mov.w	r2, #4294967295
4000f17c:	f830 3018 	ldrh.w	r3, [r0, r8, lsl #1]
4000f180:	4628      	mov	r0, r5
4000f182:	9100      	str	r1, [sp, #0]
4000f184:	2101      	movs	r1, #1
4000f186:	9201      	str	r2, [sp, #4]
4000f188:	2200      	movs	r2, #0
4000f18a:	f7f7 fe93 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000f18e:	4a1c      	ldr	r2, [pc, #112]	; (4000f200 <ddr3TipPbs+0xb4c>)
4000f190:	4601      	mov	r1, r0
4000f192:	6010      	str	r0, [r2, #0]
4000f194:	2800      	cmp	r0, #0
4000f196:	f47f ad7e 	bne.w	4000ec96 <ddr3TipPbs+0x5e2>
4000f19a:	f89b 3000 	ldrb.w	r3, [fp]
4000f19e:	2b02      	cmp	r3, #2
4000f1a0:	d150      	bne.n	4000f244 <ddr3TipPbs+0xb90>
4000f1a2:	4b1c      	ldr	r3, [pc, #112]	; (4000f214 <ddr3TipPbs+0xb60>)
4000f1a4:	781b      	ldrb	r3, [r3, #0]
4000f1a6:	2b02      	cmp	r3, #2
4000f1a8:	d806      	bhi.n	4000f1b8 <ddr3TipPbs+0xb04>
4000f1aa:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000f1ac:	4622      	mov	r2, r4
4000f1ae:	4821      	ldr	r0, [pc, #132]	; (4000f234 <ddr3TipPbs+0xb80>)
4000f1b0:	9300      	str	r3, [sp, #0]
4000f1b2:	4633      	mov	r3, r6
4000f1b4:	f001 fcd2 	bl	40010b5c <mvPrintf>
4000f1b8:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000f1ba:	019a      	lsls	r2, r3, #6
4000f1bc:	d40c      	bmi.n	4000f1d8 <ddr3TipPbs+0xb24>
4000f1be:	4b15      	ldr	r3, [pc, #84]	; (4000f214 <ddr3TipPbs+0xb60>)
4000f1c0:	781b      	ldrb	r3, [r3, #0]
4000f1c2:	2b02      	cmp	r3, #2
4000f1c4:	d802      	bhi.n	4000f1cc <ddr3TipPbs+0xb18>
4000f1c6:	481c      	ldr	r0, [pc, #112]	; (4000f238 <ddr3TipPbs+0xb84>)
4000f1c8:	f001 fcc8 	bl	40010b5c <mvPrintf>
4000f1cc:	4a1b      	ldr	r2, [pc, #108]	; (4000f23c <ddr3TipPbs+0xb88>)
4000f1ce:	231f      	movs	r3, #31
4000f1d0:	703b      	strb	r3, [r7, #0]
4000f1d2:	f802 3008 	strb.w	r3, [r2, r8]
4000f1d6:	e036      	b.n	4000f246 <ddr3TipPbs+0xb92>
4000f1d8:	9810      	ldr	r0, [sp, #64]	; 0x40
4000f1da:	783a      	ldrb	r2, [r7, #0]
4000f1dc:	4003      	ands	r3, r0
4000f1de:	429a      	cmp	r2, r3
4000f1e0:	bf38      	it	cc
4000f1e2:	461a      	movcc	r2, r3
4000f1e4:	703a      	strb	r2, [r7, #0]
4000f1e6:	4a16      	ldr	r2, [pc, #88]	; (4000f240 <ddr3TipPbs+0xb8c>)
4000f1e8:	5cb1      	ldrb	r1, [r6, r2]
4000f1ea:	4299      	cmp	r1, r3
4000f1ec:	bf28      	it	cs
4000f1ee:	4619      	movcs	r1, r3
4000f1f0:	54b1      	strb	r1, [r6, r2]
4000f1f2:	4a12      	ldr	r2, [pc, #72]	; (4000f23c <ddr3TipPbs+0xb88>)
4000f1f4:	f802 3008 	strb.w	r3, [r2, r8]
4000f1f8:	2201      	movs	r2, #1
4000f1fa:	4b0a      	ldr	r3, [pc, #40]	; (4000f224 <ddr3TipPbs+0xb70>)
4000f1fc:	54f2      	strb	r2, [r6, r3]
4000f1fe:	e022      	b.n	4000f246 <ddr3TipPbs+0xb92>
4000f200:	40020868 	andmi	r0, r2, r8, ror #16
4000f204:	400208dc 	ldrdmi	r0, [r2], -ip
4000f208:	400205d8 	ldrdmi	r0, [r2], -r8
4000f20c:	40017508 	andmi	r7, r1, r8, lsl #10
4000f210:	4002086c 	andmi	r0, r2, ip, ror #16
4000f214:	40016b74 	andmi	r6, r1, r4, ror fp
4000f218:	40013b3c 	andmi	r3, r1, ip, lsr fp
4000f21c:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000f220:	40013b65 	andmi	r3, r1, r5, ror #22
4000f224:	400208a4 	andmi	r0, r2, r4, lsr #17
4000f228:	40020968 	andmi	r0, r2, r8, ror #18
4000f22c:	40013b70 	andmi	r3, r1, r0, ror fp
4000f230:	4002089a 	mulmi	r2, sl, r8
4000f234:	40013b8f 	andmi	r3, r1, pc, lsl #23
4000f238:	40013b66 	andmi	r3, r1, r6, ror #22
4000f23c:	40020909 	andmi	r0, r2, r9, lsl #18
4000f240:	400208a9 	andmi	r0, r2, r9, lsr #17
4000f244:	2408      	movs	r4, #8
4000f246:	3401      	adds	r4, #1
4000f248:	2c07      	cmp	r4, #7
4000f24a:	d991      	bls.n	4000f170 <ddr3TipPbs+0xabc>
4000f24c:	3601      	adds	r6, #1
4000f24e:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000f250:	428e      	cmp	r6, r1
4000f252:	f4ff af78 	bcc.w	4000f146 <ddr3TipPbs+0xa92>
4000f256:	464c      	mov	r4, r9
4000f258:	e5ef      	b.n	4000ee3a <ddr3TipPbs+0x786>
4000f25a:	f8d9 3000 	ldr.w	r3, [r9]
4000f25e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000f262:	fa43 f306 	asr.w	r3, r3, r6
4000f266:	07dc      	lsls	r4, r3, #31
4000f268:	d540      	bpl.n	4000f2ec <ddr3TipPbs+0xc38>
4000f26a:	4aa9      	ldr	r2, [pc, #676]	; (4000f510 <ddr3TipPbs+0xe5c>)
4000f26c:	2400      	movs	r4, #0
4000f26e:	4ba9      	ldr	r3, [pc, #676]	; (4000f514 <ddr3TipPbs+0xe60>)
4000f270:	18b2      	adds	r2, r6, r2
4000f272:	9210      	str	r2, [sp, #64]	; 0x40
4000f274:	18f5      	adds	r5, r6, r3
4000f276:	e033      	b.n	4000f2e0 <ddr3TipPbs+0xc2c>
4000f278:	9810      	ldr	r0, [sp, #64]	; 0x40
4000f27a:	4fa7      	ldr	r7, [pc, #668]	; (4000f518 <ddr3TipPbs+0xe64>)
4000f27c:	7803      	ldrb	r3, [r0, #0]
4000f27e:	2b01      	cmp	r3, #1
4000f280:	d011      	beq.n	4000f2a6 <ddr3TipPbs+0xbf2>
4000f282:	4ba6      	ldr	r3, [pc, #664]	; (4000f51c <ddr3TipPbs+0xe68>)
4000f284:	781b      	ldrb	r3, [r3, #0]
4000f286:	2b03      	cmp	r3, #3
4000f288:	d803      	bhi.n	4000f292 <ddr3TipPbs+0xbde>
4000f28a:	48a5      	ldr	r0, [pc, #660]	; (4000f520 <ddr3TipPbs+0xe6c>)
4000f28c:	2100      	movs	r1, #0
4000f28e:	f001 fc65 	bl	40010b5c <mvPrintf>
4000f292:	783a      	ldrb	r2, [r7, #0]
4000f294:	2300      	movs	r3, #0
4000f296:	49a3      	ldr	r1, [pc, #652]	; (4000f524 <ddr3TipPbs+0xe70>)
4000f298:	f808 3004 	strb.w	r3, [r8, r4]
4000f29c:	702b      	strb	r3, [r5, #0]
4000f29e:	548b      	strb	r3, [r1, r2]
4000f2a0:	4aa1      	ldr	r2, [pc, #644]	; (4000f528 <ddr3TipPbs+0xe74>)
4000f2a2:	54b3      	strb	r3, [r6, r2]
4000f2a4:	e00f      	b.n	4000f2c6 <ddr3TipPbs+0xc12>
4000f2a6:	783b      	ldrb	r3, [r7, #0]
4000f2a8:	489e      	ldr	r0, [pc, #632]	; (4000f524 <ddr3TipPbs+0xe70>)
4000f2aa:	49a0      	ldr	r1, [pc, #640]	; (4000f52c <ddr3TipPbs+0xe78>)
4000f2ac:	5cc2      	ldrb	r2, [r0, r3]
4000f2ae:	3200      	adds	r2, #0
4000f2b0:	bf18      	it	ne
4000f2b2:	2201      	movne	r2, #1
4000f2b4:	54c2      	strb	r2, [r0, r3]
4000f2b6:	ebca 0301 	rsb	r3, sl, r1
4000f2ba:	4443      	add	r3, r8
4000f2bc:	5d1a      	ldrb	r2, [r3, r4]
4000f2be:	782b      	ldrb	r3, [r5, #0]
4000f2c0:	1ad3      	subs	r3, r2, r3
4000f2c2:	f808 3004 	strb.w	r3, [r8, r4]
4000f2c6:	4b95      	ldr	r3, [pc, #596]	; (4000f51c <ddr3TipPbs+0xe68>)
4000f2c8:	781b      	ldrb	r3, [r3, #0]
4000f2ca:	2b02      	cmp	r3, #2
4000f2cc:	d805      	bhi.n	4000f2da <ddr3TipPbs+0xc26>
4000f2ce:	4898      	ldr	r0, [pc, #608]	; (4000f530 <ddr3TipPbs+0xe7c>)
4000f2d0:	2100      	movs	r1, #0
4000f2d2:	4632      	mov	r2, r6
4000f2d4:	782b      	ldrb	r3, [r5, #0]
4000f2d6:	f001 fc41 	bl	40010b5c <mvPrintf>
4000f2da:	3401      	adds	r4, #1
4000f2dc:	2c08      	cmp	r4, #8
4000f2de:	d005      	beq.n	4000f2ec <ddr3TipPbs+0xc38>
4000f2e0:	f8d9 3000 	ldr.w	r3, [r9]
4000f2e4:	781b      	ldrb	r3, [r3, #0]
4000f2e6:	07d8      	lsls	r0, r3, #31
4000f2e8:	d5f7      	bpl.n	4000f2da <ddr3TipPbs+0xc26>
4000f2ea:	e7c5      	b.n	4000f278 <ddr3TipPbs+0xbc4>
4000f2ec:	3601      	adds	r6, #1
4000f2ee:	f108 0808 	add.w	r8, r8, #8
4000f2f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000f2f4:	4f8f      	ldr	r7, [pc, #572]	; (4000f534 <ddr3TipPbs+0xe80>)
4000f2f6:	4296      	cmp	r6, r2
4000f2f8:	d3af      	bcc.n	4000f25a <ddr3TipPbs+0xba6>
4000f2fa:	9d11      	ldr	r5, [sp, #68]	; 0x44
4000f2fc:	4659      	mov	r1, fp
4000f2fe:	465c      	mov	r4, fp
4000f300:	4628      	mov	r0, r5
4000f302:	f7ff f995 	bl	4000e630 <ddr3TipCleanPbsResult>
4000f306:	683b      	ldr	r3, [r7, #0]
4000f308:	781b      	ldrb	r3, [r3, #0]
4000f30a:	07d9      	lsls	r1, r3, #31
4000f30c:	f140 80f8 	bpl.w	4000f500 <ddr3TipPbs+0xe4c>
4000f310:	2600      	movs	r6, #0
4000f312:	e0f0      	b.n	4000f4f6 <ddr3TipPbs+0xe42>
4000f314:	4887      	ldr	r0, [pc, #540]	; (4000f534 <ddr3TipPbs+0xe80>)
4000f316:	6803      	ldr	r3, [r0, #0]
4000f318:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000f31c:	fa43 f306 	asr.w	r3, r3, r6
4000f320:	07da      	lsls	r2, r3, #31
4000f322:	f140 80e5 	bpl.w	4000f4f0 <ddr3TipPbs+0xe3c>
4000f326:	497d      	ldr	r1, [pc, #500]	; (4000f51c <ddr3TipPbs+0xe68>)
4000f328:	780b      	ldrb	r3, [r1, #0]
4000f32a:	2b02      	cmp	r3, #2
4000f32c:	d806      	bhi.n	4000f33c <ddr3TipPbs+0xc88>
4000f32e:	4b82      	ldr	r3, [pc, #520]	; (4000f538 <ddr3TipPbs+0xe84>)
4000f330:	2100      	movs	r1, #0
4000f332:	4882      	ldr	r0, [pc, #520]	; (4000f53c <ddr3TipPbs+0xe88>)
4000f334:	4632      	mov	r2, r6
4000f336:	5d9b      	ldrb	r3, [r3, r6]
4000f338:	f001 fc10 	bl	40010b5c <mvPrintf>
4000f33c:	f8df 8224 	ldr.w	r8, [pc, #548]	; 4000f564 <ddr3TipPbs+0xeb0>
4000f340:	ea4f 09c6 	mov.w	r9, r6, lsl #3
4000f344:	2700      	movs	r7, #0
4000f346:	4a7e      	ldr	r2, [pc, #504]	; (4000f540 <ddr3TipPbs+0xe8c>)
4000f348:	6813      	ldr	r3, [r2, #0]
4000f34a:	b943      	cbnz	r3, 4000f35e <ddr3TipPbs+0xcaa>
4000f34c:	4b73      	ldr	r3, [pc, #460]	; (4000f51c <ddr3TipPbs+0xe68>)
4000f34e:	781b      	ldrb	r3, [r3, #0]
4000f350:	2b03      	cmp	r3, #3
4000f352:	f200 814e 	bhi.w	4000f5f2 <ddr3TipPbs+0xf3e>
4000f356:	487b      	ldr	r0, [pc, #492]	; (4000f544 <ddr3TipPbs+0xe90>)
4000f358:	f001 fc00 	bl	40010b5c <mvPrintf>
4000f35c:	e149      	b.n	4000f5f2 <ddr3TipPbs+0xf3e>
4000f35e:	486f      	ldr	r0, [pc, #444]	; (4000f51c <ddr3TipPbs+0xe68>)
4000f360:	eb07 0209 	add.w	r2, r7, r9
4000f364:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
4000f368:	7803      	ldrb	r3, [r0, #0]
4000f36a:	2b02      	cmp	r3, #2
4000f36c:	d804      	bhi.n	4000f378 <ddr3TipPbs+0xcc4>
4000f36e:	4876      	ldr	r0, [pc, #472]	; (4000f548 <ddr3TipPbs+0xe94>)
4000f370:	f81a 1007 	ldrb.w	r1, [sl, r7]
4000f374:	f001 fbf2 	bl	40010b5c <mvPrintf>
4000f378:	2c01      	cmp	r4, #1
4000f37a:	f8d8 3000 	ldr.w	r3, [r8]
4000f37e:	d101      	bne.n	4000f384 <ddr3TipPbs+0xcd0>
4000f380:	3305      	adds	r3, #5
4000f382:	e000      	b.n	4000f386 <ddr3TipPbs+0xcd2>
4000f384:	3301      	adds	r3, #1
4000f386:	011b      	lsls	r3, r3, #4
4000f388:	2100      	movs	r1, #0
4000f38a:	9600      	str	r6, [sp, #0]
4000f38c:	445b      	add	r3, fp
4000f38e:	9101      	str	r1, [sp, #4]
4000f390:	460a      	mov	r2, r1
4000f392:	9302      	str	r3, [sp, #8]
4000f394:	4628      	mov	r0, r5
4000f396:	f81a 3007 	ldrb.w	r3, [sl, r7]
4000f39a:	9303      	str	r3, [sp, #12]
4000f39c:	460b      	mov	r3, r1
4000f39e:	f7f7 ff1b 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000f3a2:	4a6a      	ldr	r2, [pc, #424]	; (4000f54c <ddr3TipPbs+0xe98>)
4000f3a4:	6010      	str	r0, [r2, #0]
4000f3a6:	2800      	cmp	r0, #0
4000f3a8:	f47f ac75 	bne.w	4000ec96 <ddr3TipPbs+0x5e2>
4000f3ac:	3701      	adds	r7, #1
4000f3ae:	2f08      	cmp	r7, #8
4000f3b0:	d1c9      	bne.n	4000f346 <ddr3TipPbs+0xc92>
4000f3b2:	4b5d      	ldr	r3, [pc, #372]	; (4000f528 <ddr3TipPbs+0xe74>)
4000f3b4:	f816 b003 	ldrb.w	fp, [r6, r3]
4000f3b8:	4b56      	ldr	r3, [pc, #344]	; (4000f514 <ddr3TipPbs+0xe60>)
4000f3ba:	5cf7      	ldrb	r7, [r6, r3]
4000f3bc:	45bb      	cmp	fp, r7
4000f3be:	d010      	beq.n	4000f3e2 <ddr3TipPbs+0xd2e>
4000f3c0:	4b63      	ldr	r3, [pc, #396]	; (4000f550 <ddr3TipPbs+0xe9c>)
4000f3c2:	ebc7 010b 	rsb	r1, r7, fp
4000f3c6:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
4000f3ca:	5cf2      	ldrb	r2, [r6, r3]
4000f3cc:	4b61      	ldr	r3, [pc, #388]	; (4000f554 <ddr3TipPbs+0xea0>)
4000f3ce:	fa5f f089 	uxtb.w	r0, r9
4000f3d2:	5cf3      	ldrb	r3, [r6, r3]
4000f3d4:	1ad3      	subs	r3, r2, r3
4000f3d6:	4358      	muls	r0, r3
4000f3d8:	f7f3 ea66 	blx	400028a8 <__aeabi_idiv>
4000f3dc:	fa5f f980 	uxtb.w	r9, r0
4000f3e0:	e001      	b.n	4000f3e6 <ddr3TipPbs+0xd32>
4000f3e2:	f04f 090c 	mov.w	r9, #12
4000f3e6:	2205      	movs	r2, #5
4000f3e8:	f8df 8178 	ldr.w	r8, [pc, #376]	; 4000f564 <ddr3TipPbs+0xeb0>
4000f3ec:	495a      	ldr	r1, [pc, #360]	; (4000f558 <ddr3TipPbs+0xea4>)
4000f3ee:	fb02 6204 	mla	r2, r2, r4, r6
4000f3f2:	f8d8 3000 	ldr.w	r3, [r8]
4000f3f6:	eb03 0282 	add.w	r2, r3, r2, lsl #2
4000f3fa:	f801 9002 	strb.w	r9, [r1, r2]
4000f3fe:	2c00      	cmp	r4, #0
4000f400:	d15f      	bne.n	4000f4c2 <ddr3TipPbs+0xe0e>
4000f402:	ebc7 070b 	rsb	r7, r7, fp
4000f406:	011b      	lsls	r3, r3, #4
4000f408:	3314      	adds	r3, #20
4000f40a:	4628      	mov	r0, r5
4000f40c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
4000f410:	9302      	str	r3, [sp, #8]
4000f412:	4621      	mov	r1, r4
4000f414:	4622      	mov	r2, r4
4000f416:	4623      	mov	r3, r4
4000f418:	107f      	asrs	r7, r7, #1
4000f41a:	9600      	str	r6, [sp, #0]
4000f41c:	9703      	str	r7, [sp, #12]
4000f41e:	9401      	str	r4, [sp, #4]
4000f420:	f7f7 feda 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000f424:	4f49      	ldr	r7, [pc, #292]	; (4000f54c <ddr3TipPbs+0xe98>)
4000f426:	6038      	str	r0, [r7, #0]
4000f428:	2800      	cmp	r0, #0
4000f42a:	d146      	bne.n	4000f4ba <ddr3TipPbs+0xe06>
4000f42c:	9600      	str	r6, [sp, #0]
4000f42e:	4628      	mov	r0, r5
4000f430:	9401      	str	r4, [sp, #4]
4000f432:	4621      	mov	r1, r4
4000f434:	f8d8 3000 	ldr.w	r3, [r8]
4000f438:	011b      	lsls	r3, r3, #4
4000f43a:	3315      	adds	r3, #21
4000f43c:	9302      	str	r3, [sp, #8]
4000f43e:	4b3a      	ldr	r3, [pc, #232]	; (4000f528 <ddr3TipPbs+0xe74>)
4000f440:	5cf2      	ldrb	r2, [r6, r3]
4000f442:	4b34      	ldr	r3, [pc, #208]	; (4000f514 <ddr3TipPbs+0xe60>)
4000f444:	5cf3      	ldrb	r3, [r6, r3]
4000f446:	1ad3      	subs	r3, r2, r3
4000f448:	4622      	mov	r2, r4
4000f44a:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
4000f44e:	105b      	asrs	r3, r3, #1
4000f450:	9303      	str	r3, [sp, #12]
4000f452:	4623      	mov	r3, r4
4000f454:	f7f7 fec0 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000f458:	6038      	str	r0, [r7, #0]
4000f45a:	2800      	cmp	r0, #0
4000f45c:	d12d      	bne.n	4000f4ba <ddr3TipPbs+0xe06>
4000f45e:	f8d8 3000 	ldr.w	r3, [r8]
4000f462:	ea4f 0b86 	mov.w	fp, r6, lsl #2
4000f466:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 4000f55c <ddr3TipPbs+0xea8>
4000f46a:	4628      	mov	r0, r5
4000f46c:	9600      	str	r6, [sp, #0]
4000f46e:	4621      	mov	r1, r4
4000f470:	011a      	lsls	r2, r3, #4
4000f472:	445b      	add	r3, fp
4000f474:	9401      	str	r4, [sp, #4]
4000f476:	3254      	adds	r2, #84	; 0x54
4000f478:	9202      	str	r2, [sp, #8]
4000f47a:	4622      	mov	r2, r4
4000f47c:	f81c 3003 	ldrb.w	r3, [ip, r3]
4000f480:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000f484:	9303      	str	r3, [sp, #12]
4000f486:	4623      	mov	r3, r4
4000f488:	f7f7 fea6 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000f48c:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000f490:	6038      	str	r0, [r7, #0]
4000f492:	b990      	cbnz	r0, 4000f4ba <ddr3TipPbs+0xe06>
4000f494:	f8d8 3000 	ldr.w	r3, [r8]
4000f498:	4628      	mov	r0, r5
4000f49a:	9600      	str	r6, [sp, #0]
4000f49c:	4621      	mov	r1, r4
4000f49e:	449b      	add	fp, r3
4000f4a0:	9401      	str	r4, [sp, #4]
4000f4a2:	011a      	lsls	r2, r3, #4
4000f4a4:	3255      	adds	r2, #85	; 0x55
4000f4a6:	9202      	str	r2, [sp, #8]
4000f4a8:	f81c 300b 	ldrb.w	r3, [ip, fp]
4000f4ac:	4622      	mov	r2, r4
4000f4ae:	9303      	str	r3, [sp, #12]
4000f4b0:	4623      	mov	r3, r4
4000f4b2:	f7f7 fe91 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000f4b6:	6038      	str	r0, [r7, #0]
4000f4b8:	b160      	cbz	r0, 4000f4d4 <ddr3TipPbs+0xe20>
4000f4ba:	f7fe ffff 	bl	4000e4bc <gtBreakOnFail>
4000f4be:	6838      	ldr	r0, [r7, #0]
4000f4c0:	e098      	b.n	4000f5f4 <ddr3TipPbs+0xf40>
4000f4c2:	ebc7 070b 	rsb	r7, r7, fp
4000f4c6:	4a25      	ldr	r2, [pc, #148]	; (4000f55c <ddr3TipPbs+0xea8>)
4000f4c8:	eb03 0386 	add.w	r3, r3, r6, lsl #2
4000f4cc:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
4000f4d0:	107f      	asrs	r7, r7, #1
4000f4d2:	54d7      	strb	r7, [r2, r3]
4000f4d4:	4811      	ldr	r0, [pc, #68]	; (4000f51c <ddr3TipPbs+0xe68>)
4000f4d6:	7803      	ldrb	r3, [r0, #0]
4000f4d8:	2b02      	cmp	r3, #2
4000f4da:	d809      	bhi.n	4000f4f0 <ddr3TipPbs+0xe3c>
4000f4dc:	4b12      	ldr	r3, [pc, #72]	; (4000f528 <ddr3TipPbs+0xe74>)
4000f4de:	4649      	mov	r1, r9
4000f4e0:	481f      	ldr	r0, [pc, #124]	; (4000f560 <ddr3TipPbs+0xeac>)
4000f4e2:	5cf2      	ldrb	r2, [r6, r3]
4000f4e4:	4b0b      	ldr	r3, [pc, #44]	; (4000f514 <ddr3TipPbs+0xe60>)
4000f4e6:	5cf3      	ldrb	r3, [r6, r3]
4000f4e8:	1ad2      	subs	r2, r2, r3
4000f4ea:	434a      	muls	r2, r1
4000f4ec:	f001 fb36 	bl	40010b5c <mvPrintf>
4000f4f0:	3601      	adds	r6, #1
4000f4f2:	f10a 0a08 	add.w	sl, sl, #8
4000f4f6:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000f4fa:	454e      	cmp	r6, r9
4000f4fc:	f4ff af0a 	bcc.w	4000f314 <ddr3TipPbs+0xc60>
4000f500:	4b18      	ldr	r3, [pc, #96]	; (4000f564 <ddr3TipPbs+0xeb0>)
4000f502:	2c01      	cmp	r4, #1
4000f504:	681a      	ldr	r2, [r3, #0]
4000f506:	ea4f 0282 	mov.w	r2, r2, lsl #2
4000f50a:	d12d      	bne.n	4000f568 <ddr3TipPbs+0xeb4>
4000f50c:	3203      	adds	r2, #3
4000f50e:	e02c      	b.n	4000f56a <ddr3TipPbs+0xeb6>
4000f510:	400208a4 	andmi	r0, r2, r4, lsr #17
4000f514:	400208a9 	andmi	r0, r2, r9, lsr #17
4000f518:	4002096d 	andmi	r0, r2, sp, ror #18
4000f51c:	40016b74 	andmi	r6, r1, r4, ror fp
4000f520:	40013bcd 	andmi	r3, r1, sp, asr #23
4000f524:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000f528:	4002089a 	mulmi	r2, sl, r8
4000f52c:	40020909 	andmi	r0, r2, r9, lsl #18
4000f530:	40013be4 	andmi	r3, r1, r4, ror #23
4000f534:	400205d8 	ldrdmi	r0, [r2], -r8
4000f538:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000f53c:	40013c01 	andmi	r3, r1, r1, lsl #24
4000f540:	40020960 	andmi	r0, r2, r0, ror #18
4000f544:	40013c37 	andmi	r3, r1, r7, lsr ip
4000f548:	40013c54 	andmi	r3, r1, r4, asr ip
4000f54c:	40020868 	andmi	r0, r2, r8, ror #16
4000f550:	400208ae 	andmi	r0, r2, lr, lsr #17
4000f554:	40020895 	mulmi	r2, r5, r8
4000f558:	4002086d 	andmi	r0, r2, sp, ror #16
4000f55c:	400208b3 			; <UNDEFINED> instruction: 0x400208b3
4000f560:	40013c64 	andmi	r3, r1, r4, ror #24
4000f564:	40020968 	andmi	r0, r2, r8, ror #18
4000f568:	3201      	adds	r2, #1
4000f56a:	4628      	mov	r0, r5
4000f56c:	4925      	ldr	r1, [pc, #148]	; (4000f604 <ddr3TipPbs+0xf50>)
4000f56e:	f7f5 ff83 	bl	40005478 <mvHwsDdr3TipWriteAdllValue>
4000f572:	4b25      	ldr	r3, [pc, #148]	; (4000f608 <ddr3TipPbs+0xf54>)
4000f574:	681b      	ldr	r3, [r3, #0]
4000f576:	781b      	ldrb	r3, [r3, #0]
4000f578:	07db      	lsls	r3, r3, #31
4000f57a:	d50e      	bpl.n	4000f59a <ddr3TipPbs+0xee6>
4000f57c:	9b19      	ldr	r3, [sp, #100]	; 0x64
4000f57e:	2100      	movs	r1, #0
4000f580:	4628      	mov	r0, r5
4000f582:	4c22      	ldr	r4, [pc, #136]	; (4000f60c <ddr3TipPbs+0xf58>)
4000f584:	460a      	mov	r2, r1
4000f586:	9300      	str	r3, [sp, #0]
4000f588:	f04f 33ff 	mov.w	r3, #4294967295
4000f58c:	9301      	str	r3, [sp, #4]
4000f58e:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000f592:	f7f7 f9e5 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000f596:	6020      	str	r0, [r4, #0]
4000f598:	b980      	cbnz	r0, 4000f5bc <ddr3TipPbs+0xf08>
4000f59a:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000f59e:	f04f 34ff 	mov.w	r4, #4294967295
4000f5a2:	4628      	mov	r0, r5
4000f5a4:	e88d 0018 	stmia.w	sp, {r3, r4}
4000f5a8:	2101      	movs	r1, #1
4000f5aa:	f241 03fc 	movw	r3, #4348	; 0x10fc
4000f5ae:	2200      	movs	r2, #0
4000f5b0:	4c16      	ldr	r4, [pc, #88]	; (4000f60c <ddr3TipPbs+0xf58>)
4000f5b2:	f7f7 f9d5 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000f5b6:	4603      	mov	r3, r0
4000f5b8:	6020      	str	r0, [r4, #0]
4000f5ba:	b118      	cbz	r0, 4000f5c4 <ddr3TipPbs+0xf10>
4000f5bc:	f7fe ff7e 	bl	4000e4bc <gtBreakOnFail>
4000f5c0:	6820      	ldr	r0, [r4, #0]
4000f5c2:	e017      	b.n	4000f5f4 <ddr3TipPbs+0xf40>
4000f5c4:	4a10      	ldr	r2, [pc, #64]	; (4000f608 <ddr3TipPbs+0xf54>)
4000f5c6:	6812      	ldr	r2, [r2, #0]
4000f5c8:	7810      	ldrb	r0, [r2, #0]
4000f5ca:	f010 0001 	ands.w	r0, r0, #1
4000f5ce:	d011      	beq.n	4000f5f4 <ddr3TipPbs+0xf40>
4000f5d0:	490f      	ldr	r1, [pc, #60]	; (4000f610 <ddr3TipPbs+0xf5c>)
4000f5d2:	e009      	b.n	4000f5e8 <ddr3TipPbs+0xf34>
4000f5d4:	f892 005c 	ldrb.w	r0, [r2, #92]	; 0x5c
4000f5d8:	fa40 f003 	asr.w	r0, r0, r3
4000f5dc:	07c0      	lsls	r0, r0, #31
4000f5de:	d502      	bpl.n	4000f5e6 <ddr3TipPbs+0xf32>
4000f5e0:	5c58      	ldrb	r0, [r3, r1]
4000f5e2:	2801      	cmp	r0, #1
4000f5e4:	d006      	beq.n	4000f5f4 <ddr3TipPbs+0xf40>
4000f5e6:	3301      	adds	r3, #1
4000f5e8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
4000f5ea:	42b3      	cmp	r3, r6
4000f5ec:	d3f2      	bcc.n	4000f5d4 <ddr3TipPbs+0xf20>
4000f5ee:	2000      	movs	r0, #0
4000f5f0:	e000      	b.n	4000f5f4 <ddr3TipPbs+0xf40>
4000f5f2:	2001      	movs	r0, #1
4000f5f4:	b01b      	add	sp, #108	; 0x6c
4000f5f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000f5fa:	780e      	ldrb	r6, [r1, #0]
4000f5fc:	07f6      	lsls	r6, r6, #31
4000f5fe:	f57f ac17 	bpl.w	4000ee30 <ddr3TipPbs+0x77c>
4000f602:	e413      	b.n	4000ee2c <ddr3TipPbs+0x778>
4000f604:	400208c8 	andmi	r0, r2, r8, asr #17
4000f608:	400205d8 	ldrdmi	r0, [r2], -r8
4000f60c:	40020868 	andmi	r0, r2, r8, ror #16
4000f610:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>

Disassembly of section .text.ddr3TipPbsTx:

4000f614 <ddr3TipPbsTx>:
ddr3TipPbsTx():
4000f614:	2100      	movs	r1, #0
4000f616:	f7ff b84d 	b.w	4000e6b4 <ddr3TipPbs>

Disassembly of section .text.ddr3TipPbsRx:

4000f61a <ddr3TipPbsRx>:
ddr3TipPbsRx():
4000f61a:	2101      	movs	r1, #1
4000f61c:	f7ff b84a 	b.w	4000e6b4 <ddr3TipPbs>

Disassembly of section .text.ddr3TipCentralization:

4000f620 <ddr3TipCentralization>:
ddr3TipCentralization():
4000f620:	4b5c      	ldr	r3, [pc, #368]	; (4000f794 <ddr3TipCentralization+0x174>)
4000f622:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000f626:	4682      	mov	sl, r0
4000f628:	b0ab      	sub	sp, #172	; 0xac
4000f62a:	7818      	ldrb	r0, [r3, #0]
4000f62c:	4689      	mov	r9, r1
4000f62e:	f7f5 fd15 	bl	4000505c <ddr3TipGetResultPtr>
4000f632:	2102      	movs	r1, #2
4000f634:	f1b9 0f00 	cmp.w	r9, #0
4000f638:	bf0c      	ite	eq
4000f63a:	2740      	moveq	r7, #64	; 0x40
4000f63c:	2700      	movne	r7, #0
4000f63e:	9714      	str	r7, [sp, #80]	; 0x50
4000f640:	9016      	str	r0, [sp, #88]	; 0x58
4000f642:	4650      	mov	r0, sl
4000f644:	f7fe f8a2 	bl	4000d78c <ddr3TipDevAttrGet>
4000f648:	4b53      	ldr	r3, [pc, #332]	; (4000f798 <ddr3TipCentralization+0x178>)
4000f64a:	681b      	ldr	r3, [r3, #0]
4000f64c:	781b      	ldrb	r3, [r3, #0]
4000f64e:	07da      	lsls	r2, r3, #31
4000f650:	4604      	mov	r4, r0
4000f652:	d51e      	bpl.n	4000f692 <ddr3TipCentralization+0x72>
4000f654:	2100      	movs	r1, #0
4000f656:	ab28      	add	r3, sp, #160	; 0xa0
4000f658:	4650      	mov	r0, sl
4000f65a:	9300      	str	r3, [sp, #0]
4000f65c:	460a      	mov	r2, r1
4000f65e:	f04f 33ff 	mov.w	r3, #4294967295
4000f662:	9301      	str	r3, [sp, #4]
4000f664:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000f668:	f7f7 fc24 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000f66c:	4d4b      	ldr	r5, [pc, #300]	; (4000f79c <ddr3TipCentralization+0x17c>)
4000f66e:	4601      	mov	r1, r0
4000f670:	6028      	str	r0, [r5, #0]
4000f672:	b950      	cbnz	r0, 4000f68a <ddr3TipCentralization+0x6a>
4000f674:	2308      	movs	r3, #8
4000f676:	4650      	mov	r0, sl
4000f678:	9300      	str	r3, [sp, #0]
4000f67a:	460a      	mov	r2, r1
4000f67c:	9301      	str	r3, [sp, #4]
4000f67e:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000f682:	f7f7 f96d 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000f686:	6028      	str	r0, [r5, #0]
4000f688:	b118      	cbz	r0, 4000f692 <ddr3TipCentralization+0x72>
4000f68a:	f7fe ff17 	bl	4000e4bc <gtBreakOnFail>
4000f68e:	6828      	ldr	r0, [r5, #0]
4000f690:	e38f      	b.n	4000fdb2 <ddr3TipCentralization+0x792>
4000f692:	4b43      	ldr	r3, [pc, #268]	; (4000f7a0 <ddr3TipCentralization+0x180>)
4000f694:	681b      	ldr	r3, [r3, #0]
4000f696:	009b      	lsls	r3, r3, #2
4000f698:	f1b9 0f00 	cmp.w	r9, #0
4000f69c:	d108      	bne.n	4000f6b0 <ddr3TipCentralization+0x90>
4000f69e:	3301      	adds	r3, #1
4000f6a0:	f04f 0840 	mov.w	r8, #64	; 0x40
4000f6a4:	9319      	str	r3, [sp, #100]	; 0x64
4000f6a6:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
4000f6aa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
4000f6ae:	e007      	b.n	4000f6c0 <ddr3TipCentralization+0xa0>
4000f6b0:	3303      	adds	r3, #3
4000f6b2:	f04f 0c20 	mov.w	ip, #32
4000f6b6:	2701      	movs	r7, #1
4000f6b8:	9319      	str	r3, [sp, #100]	; 0x64
4000f6ba:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000f6be:	9713      	str	r7, [sp, #76]	; 0x4c
4000f6c0:	4b35      	ldr	r3, [pc, #212]	; (4000f798 <ddr3TipCentralization+0x178>)
4000f6c2:	b2e4      	uxtb	r4, r4
4000f6c4:	9417      	str	r4, [sp, #92]	; 0x5c
4000f6c6:	6819      	ldr	r1, [r3, #0]
4000f6c8:	780b      	ldrb	r3, [r1, #0]
4000f6ca:	07db      	lsls	r3, r3, #31
4000f6cc:	d51f      	bpl.n	4000f70e <ddr3TipCentralization+0xee>
4000f6ce:	2205      	movs	r2, #5
4000f6d0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
4000f6d4:	4d33      	ldr	r5, [pc, #204]	; (4000f7a4 <ddr3TipCentralization+0x184>)
4000f6d6:	2300      	movs	r3, #0
4000f6d8:	fb02 f209 	mul.w	r2, r2, r9
4000f6dc:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000f6e0:	4831      	ldr	r0, [pc, #196]	; (4000f7a8 <ddr3TipCentralization+0x188>)
4000f6e2:	f108 34ff 	add.w	r4, r8, #4294967295
4000f6e6:	4e31      	ldr	r6, [pc, #196]	; (4000f7ac <ddr3TipCentralization+0x18c>)
4000f6e8:	4464      	add	r4, ip
4000f6ea:	1955      	adds	r5, r2, r5
4000f6ec:	1812      	adds	r2, r2, r0
4000f6ee:	e00a      	b.n	4000f706 <ddr3TipCentralization+0xe6>
4000f6f0:	f891 005c 	ldrb.w	r0, [r1, #92]	; 0x5c
4000f6f4:	fa40 f003 	asr.w	r0, r0, r3
4000f6f8:	07c7      	lsls	r7, r0, #31
4000f6fa:	d503      	bpl.n	4000f704 <ddr3TipCentralization+0xe4>
4000f6fc:	2000      	movs	r0, #0
4000f6fe:	54ec      	strb	r4, [r5, r3]
4000f700:	5598      	strb	r0, [r3, r6]
4000f702:	54d0      	strb	r0, [r2, r3]
4000f704:	3301      	adds	r3, #1
4000f706:	9f17      	ldr	r7, [sp, #92]	; 0x5c
4000f708:	b2d8      	uxtb	r0, r3
4000f70a:	42b8      	cmp	r0, r7
4000f70c:	d3f0      	bcc.n	4000f6f0 <ddr3TipCentralization+0xd0>
4000f70e:	4b28      	ldr	r3, [pc, #160]	; (4000f7b0 <ddr3TipCentralization+0x190>)
4000f710:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
4000f714:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
4000f718:	681e      	ldr	r6, [r3, #0]
4000f71a:	e1ff      	b.n	4000fb1c <ddr3TipCentralization+0x4fc>
4000f71c:	9f10      	ldr	r7, [sp, #64]	; 0x40
4000f71e:	2200      	movs	r2, #0
4000f720:	4b1d      	ldr	r3, [pc, #116]	; (4000f798 <ddr3TipCentralization+0x178>)
4000f722:	2101      	movs	r1, #1
4000f724:	3f01      	subs	r7, #1
4000f726:	970f      	str	r7, [sp, #60]	; 0x3c
4000f728:	9f13      	ldr	r7, [sp, #76]	; 0x4c
4000f72a:	9200      	str	r2, [sp, #0]
4000f72c:	9201      	str	r2, [sp, #4]
4000f72e:	9202      	str	r2, [sp, #8]
4000f730:	9203      	str	r2, [sp, #12]
4000f732:	9704      	str	r7, [sp, #16]
4000f734:	681b      	ldr	r3, [r3, #0]
4000f736:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
4000f738:	9811      	ldr	r0, [sp, #68]	; 0x44
4000f73a:	781b      	ldrb	r3, [r3, #0]
4000f73c:	9206      	str	r2, [sp, #24]
4000f73e:	9707      	str	r7, [sp, #28]
4000f740:	9305      	str	r3, [sp, #20]
4000f742:	b2f3      	uxtb	r3, r6
4000f744:	9309      	str	r3, [sp, #36]	; 0x24
4000f746:	2302      	movs	r3, #2
4000f748:	930a      	str	r3, [sp, #40]	; 0x28
4000f74a:	ab29      	add	r3, sp, #164	; 0xa4
4000f74c:	930d      	str	r3, [sp, #52]	; 0x34
4000f74e:	460b      	mov	r3, r1
4000f750:	9708      	str	r7, [sp, #32]
4000f752:	4637      	mov	r7, r6
4000f754:	920b      	str	r2, [sp, #44]	; 0x2c
4000f756:	920c      	str	r2, [sp, #48]	; 0x30
4000f758:	f7fb f9fa 	bl	4000ab50 <ddr3TipIpTrainingWrapper>
4000f75c:	4b15      	ldr	r3, [pc, #84]	; (4000f7b4 <ddr3TipCentralization+0x194>)
4000f75e:	9812      	ldr	r0, [sp, #72]	; 0x48
4000f760:	4a12      	ldr	r2, [pc, #72]	; (4000f7ac <ddr3TipCentralization+0x18c>)
4000f762:	681d      	ldr	r5, [r3, #0]
4000f764:	2305      	movs	r3, #5
4000f766:	eb00 0b05 	add.w	fp, r0, r5
4000f76a:	fb03 2905 	mla	r9, r3, r5, r2
4000f76e:	fb03 fb0b 	mul.w	fp, r3, fp
4000f772:	4b0c      	ldr	r3, [pc, #48]	; (4000f7a4 <ddr3TipCentralization+0x184>)
4000f774:	eb0b 0a03 	add.w	sl, fp, r3
4000f778:	4b0b      	ldr	r3, [pc, #44]	; (4000f7a8 <ddr3TipCentralization+0x188>)
4000f77a:	449b      	add	fp, r3
4000f77c:	e1c8      	b.n	4000fb10 <ddr3TipCentralization+0x4f0>
4000f77e:	4b06      	ldr	r3, [pc, #24]	; (4000f798 <ddr3TipCentralization+0x178>)
4000f780:	681a      	ldr	r2, [r3, #0]
4000f782:	7812      	ldrb	r2, [r2, #0]
4000f784:	fa42 f205 	asr.w	r2, r2, r5
4000f788:	07d6      	lsls	r6, r2, #31
4000f78a:	f140 81ba 	bpl.w	4000fb02 <ddr3TipCentralization+0x4e2>
4000f78e:	2400      	movs	r4, #0
4000f790:	4e09      	ldr	r6, [pc, #36]	; (4000f7b8 <ddr3TipCentralization+0x198>)
4000f792:	e1ad      	b.n	4000faf0 <ddr3TipCentralization+0x4d0>
4000f794:	4002096d 	andmi	r0, r2, sp, ror #18
4000f798:	400205d8 	ldrdmi	r0, [r2], -r8
4000f79c:	40020868 	andmi	r0, r2, r8, ror #16
4000f7a0:	40020968 	andmi	r0, r2, r8, ror #18
4000f7a4:	4002093b 	andmi	r0, r2, fp, lsr r9
4000f7a8:	40020931 	andmi	r0, r2, r1, lsr r9
4000f7ac:	40020945 	andmi	r0, r2, r5, asr #18
4000f7b0:	40017510 	andmi	r7, r1, r0, lsl r5
4000f7b4:	400209d8 	ldrdmi	r0, [r2], -r8
4000f7b8:	40016b6d 	andmi	r6, r1, sp, ror #22
4000f7bc:	49ac      	ldr	r1, [pc, #688]	; (4000fa70 <ddr3TipCentralization+0x450>)
4000f7be:	680b      	ldr	r3, [r1, #0]
4000f7c0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000f7c4:	fa43 f304 	asr.w	r3, r3, r4
4000f7c8:	07d8      	lsls	r0, r3, #31
4000f7ca:	f140 8190 	bpl.w	4000faee <ddr3TipCentralization+0x4ce>
4000f7ce:	f04f 0c02 	mov.w	ip, #2
4000f7d2:	f8cd 9060 	str.w	r9, [sp, #96]	; 0x60
4000f7d6:	f04f 0800 	mov.w	r8, #0
4000f7da:	46b9      	mov	r9, r7
4000f7dc:	4627      	mov	r7, r4
4000f7de:	4664      	mov	r4, ip
4000f7e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000f7e2:	ea4f 0c88 	mov.w	ip, r8, lsl #2
4000f7e6:	f10d 0e94 	add.w	lr, sp, #148	; 0x94
4000f7ea:	2280      	movs	r2, #128	; 0x80
4000f7ec:	4629      	mov	r1, r5
4000f7ee:	e88d 0104 	stmia.w	sp, {r2, r8}
4000f7f2:	9302      	str	r3, [sp, #8]
4000f7f4:	2200      	movs	r2, #0
4000f7f6:	eb0e 030c 	add.w	r3, lr, ip
4000f7fa:	9811      	ldr	r0, [sp, #68]	; 0x44
4000f7fc:	9306      	str	r3, [sp, #24]
4000f7fe:	2301      	movs	r3, #1
4000f800:	9307      	str	r3, [sp, #28]
4000f802:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000f804:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000f808:	9203      	str	r2, [sp, #12]
4000f80a:	9204      	str	r2, [sp, #16]
4000f80c:	9205      	str	r2, [sp, #20]
4000f80e:	9208      	str	r2, [sp, #32]
4000f810:	9209      	str	r2, [sp, #36]	; 0x24
4000f812:	f7fa fd3d 	bl	4000a290 <ddr3TipReadTrainingResult>
4000f816:	4997      	ldr	r1, [pc, #604]	; (4000fa74 <ddr3TipCentralization+0x454>)
4000f818:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000f81c:	6008      	str	r0, [r1, #0]
4000f81e:	2800      	cmp	r0, #0
4000f820:	f040 8255 	bne.w	4000fcce <ddr3TipCentralization+0x6ae>
4000f824:	7833      	ldrb	r3, [r6, #0]
4000f826:	2b02      	cmp	r3, #2
4000f828:	d821      	bhi.n	4000f86e <ddr3TipCentralization+0x24e>
4000f82a:	aa2a      	add	r2, sp, #168	; 0xa8
4000f82c:	4992      	ldr	r1, [pc, #584]	; (4000fa78 <ddr3TipCentralization+0x458>)
4000f82e:	eb02 030c 	add.w	r3, r2, ip
4000f832:	f8df c270 	ldr.w	ip, [pc, #624]	; 4000faa4 <ddr3TipCentralization+0x484>
4000f836:	4891      	ldr	r0, [pc, #580]	; (4000fa7c <ddr3TipCentralization+0x45c>)
4000f838:	f853 3c14 	ldr.w	r3, [r3, #-20]
4000f83c:	9700      	str	r7, [sp, #0]
4000f83e:	681a      	ldr	r2, [r3, #0]
4000f840:	9201      	str	r2, [sp, #4]
4000f842:	685a      	ldr	r2, [r3, #4]
4000f844:	9202      	str	r2, [sp, #8]
4000f846:	689a      	ldr	r2, [r3, #8]
4000f848:	9203      	str	r2, [sp, #12]
4000f84a:	68da      	ldr	r2, [r3, #12]
4000f84c:	9204      	str	r2, [sp, #16]
4000f84e:	691a      	ldr	r2, [r3, #16]
4000f850:	9205      	str	r2, [sp, #20]
4000f852:	695a      	ldr	r2, [r3, #20]
4000f854:	9206      	str	r2, [sp, #24]
4000f856:	699a      	ldr	r2, [r3, #24]
4000f858:	9207      	str	r2, [sp, #28]
4000f85a:	464a      	mov	r2, r9
4000f85c:	69db      	ldr	r3, [r3, #28]
4000f85e:	9308      	str	r3, [sp, #32]
4000f860:	9b12      	ldr	r3, [sp, #72]	; 0x48
4000f862:	2b00      	cmp	r3, #0
4000f864:	bf08      	it	eq
4000f866:	4661      	moveq	r1, ip
4000f868:	462b      	mov	r3, r5
4000f86a:	f001 f977 	bl	40010b5c <mvPrintf>
4000f86e:	f108 0801 	add.w	r8, r8, #1
4000f872:	3c01      	subs	r4, #1
4000f874:	fa5f f888 	uxtb.w	r8, r8
4000f878:	d1b2      	bne.n	4000f7e0 <ddr3TipCentralization+0x1c0>
4000f87a:	46a4      	mov	ip, r4
4000f87c:	463c      	mov	r4, r7
4000f87e:	464f      	mov	r7, r9
4000f880:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
4000f884:	46e0      	mov	r8, ip
4000f886:	9b25      	ldr	r3, [sp, #148]	; 0x94
4000f888:	a921      	add	r1, sp, #132	; 0x84
4000f88a:	a823      	add	r0, sp, #140	; 0x8c
4000f88c:	f813 2028 	ldrb.w	r2, [r3, r8, lsl #2]
4000f890:	ab1f      	add	r3, sp, #124	; 0x7c
4000f892:	f808 2003 	strb.w	r2, [r8, r3]
4000f896:	9b26      	ldr	r3, [sp, #152]	; 0x98
4000f898:	f813 3028 	ldrb.w	r3, [r3, r8, lsl #2]
4000f89c:	f808 3001 	strb.w	r3, [r8, r1]
4000f8a0:	1c59      	adds	r1, r3, #1
4000f8a2:	1a89      	subs	r1, r1, r2
4000f8a4:	b2c9      	uxtb	r1, r1
4000f8a6:	f808 1000 	strb.w	r1, [r8, r0]
4000f8aa:	7830      	ldrb	r0, [r6, #0]
4000f8ac:	2801      	cmp	r0, #1
4000f8ae:	d80a      	bhi.n	4000f8c6 <ddr3TipCentralization+0x2a6>
4000f8b0:	9201      	str	r2, [sp, #4]
4000f8b2:	4a73      	ldr	r2, [pc, #460]	; (4000fa80 <ddr3TipCentralization+0x460>)
4000f8b4:	9302      	str	r3, [sp, #8]
4000f8b6:	462b      	mov	r3, r5
4000f8b8:	9400      	str	r4, [sp, #0]
4000f8ba:	9103      	str	r1, [sp, #12]
4000f8bc:	4871      	ldr	r0, [pc, #452]	; (4000fa84 <ddr3TipCentralization+0x464>)
4000f8be:	6811      	ldr	r1, [r2, #0]
4000f8c0:	463a      	mov	r2, r7
4000f8c2:	f001 f94b 	bl	40010b5c <mvPrintf>
4000f8c6:	f108 0801 	add.w	r8, r8, #1
4000f8ca:	f1b8 0f08 	cmp.w	r8, #8
4000f8ce:	d1da      	bne.n	4000f886 <ddr3TipCentralization+0x266>
4000f8d0:	9825      	ldr	r0, [sp, #148]	; 0x94
4000f8d2:	2100      	movs	r1, #0
4000f8d4:	f7fa fa04 	bl	40009ce0 <ddr3TipIsPupLock>
4000f8d8:	b170      	cbz	r0, 4000f8f8 <ddr3TipCentralization+0x2d8>
4000f8da:	9826      	ldr	r0, [sp, #152]	; 0x98
4000f8dc:	2100      	movs	r1, #0
4000f8de:	f7fa f9ff 	bl	40009ce0 <ddr3TipIsPupLock>
4000f8e2:	b148      	cbz	r0, 4000f8f8 <ddr3TipCentralization+0x2d8>
4000f8e4:	7833      	ldrb	r3, [r6, #0]
4000f8e6:	2b02      	cmp	r3, #2
4000f8e8:	d848      	bhi.n	4000f97c <ddr3TipCentralization+0x35c>
4000f8ea:	4867      	ldr	r0, [pc, #412]	; (4000fa88 <ddr3TipCentralization+0x468>)
4000f8ec:	4639      	mov	r1, r7
4000f8ee:	462a      	mov	r2, r5
4000f8f0:	4623      	mov	r3, r4
4000f8f2:	f001 f933 	bl	40010b5c <mvPrintf>
4000f8f6:	e041      	b.n	4000f97c <ddr3TipCentralization+0x35c>
4000f8f8:	7833      	ldrb	r3, [r6, #0]
4000f8fa:	2b02      	cmp	r3, #2
4000f8fc:	d805      	bhi.n	4000f90a <ddr3TipCentralization+0x2ea>
4000f8fe:	4863      	ldr	r0, [pc, #396]	; (4000fa8c <ddr3TipCentralization+0x46c>)
4000f900:	4639      	mov	r1, r7
4000f902:	462a      	mov	r2, r5
4000f904:	4623      	mov	r3, r4
4000f906:	f001 f929 	bl	40010b5c <mvPrintf>
4000f90a:	f819 3004 	ldrb.w	r3, [r9, r4]
4000f90e:	2b01      	cmp	r3, #1
4000f910:	d109      	bne.n	4000f926 <ddr3TipCentralization+0x306>
4000f912:	7833      	ldrb	r3, [r6, #0]
4000f914:	2b01      	cmp	r3, #1
4000f916:	f200 80ea 	bhi.w	4000faee <ddr3TipCentralization+0x4ce>
4000f91a:	485d      	ldr	r0, [pc, #372]	; (4000fa90 <ddr3TipCentralization+0x470>)
4000f91c:	4629      	mov	r1, r5
4000f91e:	4622      	mov	r2, r4
4000f920:	f001 f91c 	bl	40010b5c <mvPrintf>
4000f924:	e0e3      	b.n	4000faee <ddr3TipCentralization+0x4ce>
4000f926:	f04f 0800 	mov.w	r8, #0
4000f92a:	ab1f      	add	r3, sp, #124	; 0x7c
4000f92c:	f818 3003 	ldrb.w	r3, [r8, r3]
4000f930:	b173      	cbz	r3, 4000f950 <ddr3TipCentralization+0x330>
4000f932:	ab21      	add	r3, sp, #132	; 0x84
4000f934:	f818 2003 	ldrb.w	r2, [r8, r3]
4000f938:	b952      	cbnz	r2, 4000f950 <ddr3TipCentralization+0x330>
4000f93a:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000f93e:	f10c 32ff 	add.w	r2, ip, #4294967295
4000f942:	f808 2003 	strb.w	r2, [r8, r3]
4000f946:	7833      	ldrb	r3, [r6, #0]
4000f948:	2b01      	cmp	r3, #1
4000f94a:	d80d      	bhi.n	4000f968 <ddr3TipCentralization+0x348>
4000f94c:	4851      	ldr	r0, [pc, #324]	; (4000fa94 <ddr3TipCentralization+0x474>)
4000f94e:	e006      	b.n	4000f95e <ddr3TipCentralization+0x33e>
4000f950:	7833      	ldrb	r3, [r6, #0]
4000f952:	2001      	movs	r0, #1
4000f954:	f809 0004 	strb.w	r0, [r9, r4]
4000f958:	2b01      	cmp	r3, #1
4000f95a:	d805      	bhi.n	4000f968 <ddr3TipCentralization+0x348>
4000f95c:	484e      	ldr	r0, [pc, #312]	; (4000fa98 <ddr3TipCentralization+0x478>)
4000f95e:	4629      	mov	r1, r5
4000f960:	4622      	mov	r2, r4
4000f962:	4643      	mov	r3, r8
4000f964:	f001 f8fa 	bl	40010b5c <mvPrintf>
4000f968:	f108 0801 	add.w	r8, r8, #1
4000f96c:	f1b8 0f08 	cmp.w	r8, #8
4000f970:	d1db      	bne.n	4000f92a <ddr3TipCentralization+0x30a>
4000f972:	f819 3004 	ldrb.w	r3, [r9, r4]
4000f976:	2b01      	cmp	r3, #1
4000f978:	f000 80b9 	beq.w	4000faee <ddr3TipCentralization+0x4ce>
4000f97c:	a823      	add	r0, sp, #140	; 0x8c
4000f97e:	f7fa f9c0 	bl	40009d02 <ddr3TipGetBufMin>
4000f982:	4680      	mov	r8, r0
4000f984:	a821      	add	r0, sp, #132	; 0x84
4000f986:	f7fa f9bc 	bl	40009d02 <ddr3TipGetBufMin>
4000f98a:	9015      	str	r0, [sp, #84]	; 0x54
4000f98c:	a81f      	add	r0, sp, #124	; 0x7c
4000f98e:	f7fa f9c3 	bl	40009d18 <ddr3TipGetBufMax>
4000f992:	9018      	str	r0, [sp, #96]	; 0x60
4000f994:	a81f      	add	r0, sp, #124	; 0x7c
4000f996:	f7fa f9bf 	bl	40009d18 <ddr3TipGetBufMax>
4000f99a:	901a      	str	r0, [sp, #104]	; 0x68
4000f99c:	a81f      	add	r0, sp, #124	; 0x7c
4000f99e:	f7fa f9b0 	bl	40009d02 <ddr3TipGetBufMin>
4000f9a2:	901b      	str	r0, [sp, #108]	; 0x6c
4000f9a4:	a821      	add	r0, sp, #132	; 0x84
4000f9a6:	f7fa f9b7 	bl	40009d18 <ddr3TipGetBufMax>
4000f9aa:	901c      	str	r0, [sp, #112]	; 0x70
4000f9ac:	a821      	add	r0, sp, #132	; 0x84
4000f9ae:	f7fa f9a8 	bl	40009d02 <ddr3TipGetBufMin>
4000f9b2:	901d      	str	r0, [sp, #116]	; 0x74
4000f9b4:	a821      	add	r0, sp, #132	; 0x84
4000f9b6:	f7fa f9a4 	bl	40009d02 <ddr3TipGetBufMin>
4000f9ba:	4684      	mov	ip, r0
4000f9bc:	a81f      	add	r0, sp, #124	; 0x7c
4000f9be:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000f9c2:	f7fa f9a9 	bl	40009d18 <ddr3TipGetBufMax>
4000f9c6:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000f9ca:	f81a 3004 	ldrb.w	r3, [sl, r4]
4000f9ce:	f81b 2004 	ldrb.w	r2, [fp, r4]
4000f9d2:	7831      	ldrb	r1, [r6, #0]
4000f9d4:	459c      	cmp	ip, r3
4000f9d6:	bf38      	it	cc
4000f9d8:	4663      	movcc	r3, ip
4000f9da:	b2db      	uxtb	r3, r3
4000f9dc:	f80a 3004 	strb.w	r3, [sl, r4]
4000f9e0:	4290      	cmp	r0, r2
4000f9e2:	bf28      	it	cs
4000f9e4:	4602      	movcs	r2, r0
4000f9e6:	2902      	cmp	r1, #2
4000f9e8:	b2d2      	uxtb	r2, r2
4000f9ea:	f80b 2004 	strb.w	r2, [fp, r4]
4000f9ee:	d82a      	bhi.n	4000fa46 <ddr3TipCentralization+0x426>
4000f9f0:	f8dd e054 	ldr.w	lr, [sp, #84]	; 0x54
4000f9f4:	f8cd 8000 	str.w	r8, [sp]
4000f9f8:	f10e 0101 	add.w	r1, lr, #1
4000f9fc:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
4000fa00:	9005      	str	r0, [sp, #20]
4000fa02:	ebce 0101 	rsb	r1, lr, r1
4000fa06:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
4000fa0a:	9207      	str	r2, [sp, #28]
4000fa0c:	462a      	mov	r2, r5
4000fa0e:	b2c9      	uxtb	r1, r1
4000fa10:	9101      	str	r1, [sp, #4]
4000fa12:	ebc1 0108 	rsb	r1, r1, r8
4000fa16:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
4000fa1a:	9308      	str	r3, [sp, #32]
4000fa1c:	4623      	mov	r3, r4
4000fa1e:	b2c9      	uxtb	r1, r1
4000fa20:	9102      	str	r1, [sp, #8]
4000fa22:	ebce 0108 	rsb	r1, lr, r8
4000fa26:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
4000fa2a:	f8dd e074 	ldr.w	lr, [sp, #116]	; 0x74
4000fa2e:	b2c9      	uxtb	r1, r1
4000fa30:	9103      	str	r1, [sp, #12]
4000fa32:	ebce 0108 	rsb	r1, lr, r8
4000fa36:	4819      	ldr	r0, [pc, #100]	; (4000fa9c <ddr3TipCentralization+0x47c>)
4000fa38:	f8cd c018 	str.w	ip, [sp, #24]
4000fa3c:	b2c9      	uxtb	r1, r1
4000fa3e:	9104      	str	r1, [sp, #16]
4000fa40:	4639      	mov	r1, r7
4000fa42:	f001 f88b 	bl	40010b5c <mvPrintf>
4000fa46:	4b16      	ldr	r3, [pc, #88]	; (4000faa0 <ddr3TipCentralization+0x480>)
4000fa48:	681b      	ldr	r3, [r3, #0]
4000fa4a:	2b00      	cmp	r3, #0
4000fa4c:	d14f      	bne.n	4000faee <ddr3TipCentralization+0x4ce>
4000fa4e:	f81b 2004 	ldrb.w	r2, [fp, r4]
4000fa52:	f81a 3004 	ldrb.w	r3, [sl, r4]
4000fa56:	1d51      	adds	r1, r2, #5
4000fa58:	428b      	cmp	r3, r1
4000fa5a:	f340 81ad 	ble.w	4000fdb8 <ddr3TipCentralization+0x798>
4000fa5e:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
4000fa62:	1c58      	adds	r0, r3, #1
4000fa64:	eb02 0108 	add.w	r1, r2, r8
4000fa68:	4288      	cmp	r0, r1
4000fa6a:	db25      	blt.n	4000fab8 <ddr3TipCentralization+0x498>
4000fa6c:	e1a4      	b.n	4000fdb8 <ddr3TipCentralization+0x798>
4000fa6e:	bf00      	nop
4000fa70:	400205d8 	ldrdmi	r0, [r2], -r8
4000fa74:	40020868 	andmi	r0, r2, r8, ror #16
4000fa78:	40011ec0 	andmi	r1, r1, r0, asr #29
4000fa7c:	40013c90 	mulmi	r1, r0, ip
4000fa80:	40020968 	andmi	r0, r2, r8, ror #18
4000fa84:	40013cd6 	ldrdmi	r3, [r1], -r6
4000fa88:	40013d28 	andmi	r3, r1, r8, lsr #26
4000fa8c:	40013d4a 	andmi	r3, r1, sl, asr #26
4000fa90:	40013d6b 	andmi	r3, r1, fp, ror #26
4000fa94:	40013d81 	andmi	r3, r1, r1, lsl #27
4000fa98:	40013da4 	andmi	r3, r1, r4, lsr #27
4000fa9c:	40013dc7 	andmi	r3, r1, r7, asr #27
4000faa0:	40020990 	mulmi	r2, r0, r9
4000faa4:	40011ebd 			; <UNDEFINED> instruction: 0x40011ebd
4000faa8:	b933      	cbnz	r3, 4000fab8 <ddr3TipCentralization+0x498>
4000faaa:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000faac:	4282      	cmp	r2, r0
4000faae:	f000 8187 	beq.w	4000fdc0 <ddr3TipCentralization+0x7a0>
4000fab2:	4283      	cmp	r3, r0
4000fab4:	f040 8184 	bne.w	4000fdc0 <ddr3TipCentralization+0x7a0>
4000fab8:	7833      	ldrb	r3, [r6, #0]
4000faba:	2b02      	cmp	r3, #2
4000fabc:	d817      	bhi.n	4000faee <ddr3TipCentralization+0x4ce>
4000fabe:	48a8      	ldr	r0, [pc, #672]	; (4000fd60 <ddr3TipCentralization+0x740>)
4000fac0:	4639      	mov	r1, r7
4000fac2:	462a      	mov	r2, r5
4000fac4:	4623      	mov	r3, r4
4000fac6:	f001 f849 	bl	40010b5c <mvPrintf>
4000faca:	e010      	b.n	4000faee <ddr3TipCentralization+0x4ce>
4000facc:	e88d 000c 	stmia.w	sp, {r2, r3}
4000fad0:	4639      	mov	r1, r7
4000fad2:	48a4      	ldr	r0, [pc, #656]	; (4000fd64 <ddr3TipCentralization+0x744>)
4000fad4:	462a      	mov	r2, r5
4000fad6:	4623      	mov	r3, r4
4000fad8:	f001 f840 	bl	40010b5c <mvPrintf>
4000fadc:	4ba2      	ldr	r3, [pc, #648]	; (4000fd68 <ddr3TipCentralization+0x748>)
4000fade:	2001      	movs	r0, #1
4000fae0:	f809 0004 	strb.w	r0, [r9, r4]
4000fae4:	681b      	ldr	r3, [r3, #0]
4000fae6:	b913      	cbnz	r3, 4000faee <ddr3TipCentralization+0x4ce>
4000fae8:	9f16      	ldr	r7, [sp, #88]	; 0x58
4000faea:	557b      	strb	r3, [r7, r5]
4000faec:	e161      	b.n	4000fdb2 <ddr3TipCentralization+0x792>
4000faee:	3401      	adds	r4, #1
4000faf0:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
4000faf4:	fa5f f884 	uxtb.w	r8, r4
4000faf8:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
4000fafc:	45e0      	cmp	r8, ip
4000fafe:	f4ff ae5d 	bcc.w	4000f7bc <ddr3TipCentralization+0x19c>
4000fb02:	3501      	adds	r5, #1
4000fb04:	f109 0905 	add.w	r9, r9, #5
4000fb08:	f10a 0a05 	add.w	sl, sl, #5
4000fb0c:	f10b 0b05 	add.w	fp, fp, #5
4000fb10:	4b96      	ldr	r3, [pc, #600]	; (4000fd6c <ddr3TipCentralization+0x74c>)
4000fb12:	681b      	ldr	r3, [r3, #0]
4000fb14:	429d      	cmp	r5, r3
4000fb16:	f67f ae32 	bls.w	4000f77e <ddr3TipCentralization+0x15e>
4000fb1a:	1c7e      	adds	r6, r7, #1
4000fb1c:	4b94      	ldr	r3, [pc, #592]	; (4000fd70 <ddr3TipCentralization+0x750>)
4000fb1e:	681b      	ldr	r3, [r3, #0]
4000fb20:	429e      	cmp	r6, r3
4000fb22:	f67f adfb 	bls.w	4000f71c <ddr3TipCentralization+0xfc>
4000fb26:	4b93      	ldr	r3, [pc, #588]	; (4000fd74 <ddr3TipCentralization+0x754>)
4000fb28:	2000      	movs	r0, #0
4000fb2a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
4000fb2e:	4f92      	ldr	r7, [pc, #584]	; (4000fd78 <ddr3TipCentralization+0x758>)
4000fb30:	681d      	ldr	r5, [r3, #0]
4000fb32:	2305      	movs	r3, #5
4000fb34:	4e91      	ldr	r6, [pc, #580]	; (4000fd7c <ddr3TipCentralization+0x75c>)
4000fb36:	eb09 0805 	add.w	r8, r9, r5
4000fb3a:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
4000fb3e:	fb03 7705 	mla	r7, r3, r5, r7
4000fb42:	900f      	str	r0, [sp, #60]	; 0x3c
4000fb44:	fb03 f808 	mul.w	r8, r3, r8
4000fb48:	4b8d      	ldr	r3, [pc, #564]	; (4000fd80 <ddr3TipCentralization+0x760>)
4000fb4a:	f8df b260 	ldr.w	fp, [pc, #608]	; 4000fdac <ddr3TipCentralization+0x78c>
4000fb4e:	4446      	add	r6, r8
4000fb50:	4498      	add	r8, r3
4000fb52:	e0e7      	b.n	4000fd24 <ddr3TipCentralization+0x704>
4000fb54:	498b      	ldr	r1, [pc, #556]	; (4000fd84 <ddr3TipCentralization+0x764>)
4000fb56:	680b      	ldr	r3, [r1, #0]
4000fb58:	781b      	ldrb	r3, [r3, #0]
4000fb5a:	fa43 f305 	asr.w	r3, r3, r5
4000fb5e:	07d9      	lsls	r1, r3, #31
4000fb60:	f140 80db 	bpl.w	4000fd1a <ddr3TipCentralization+0x6fa>
4000fb64:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
4000fb68:	2000      	movs	r0, #0
4000fb6a:	2301      	movs	r3, #1
4000fb6c:	900f      	str	r0, [sp, #60]	; 0x3c
4000fb6e:	4604      	mov	r4, r0
4000fb70:	f80c 3005 	strb.w	r3, [ip, r5]
4000fb74:	e0c4      	b.n	4000fd00 <ddr3TipCentralization+0x6e0>
4000fb76:	4983      	ldr	r1, [pc, #524]	; (4000fd84 <ddr3TipCentralization+0x764>)
4000fb78:	680b      	ldr	r3, [r1, #0]
4000fb7a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000fb7e:	fa43 f304 	asr.w	r3, r3, r4
4000fb82:	07da      	lsls	r2, r3, #31
4000fb84:	f140 80bb 	bpl.w	4000fcfe <ddr3TipCentralization+0x6de>
4000fb88:	5d3b      	ldrb	r3, [r7, r4]
4000fb8a:	2b01      	cmp	r3, #1
4000fb8c:	d02d      	beq.n	4000fbea <ddr3TipCentralization+0x5ca>
4000fb8e:	4a7e      	ldr	r2, [pc, #504]	; (4000fd88 <ddr3TipCentralization+0x768>)
4000fb90:	6813      	ldr	r3, [r2, #0]
4000fb92:	b9c3      	cbnz	r3, 4000fbc6 <ddr3TipCentralization+0x5a6>
4000fb94:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000fb98:	5d33      	ldrb	r3, [r6, r4]
4000fb9a:	f10c 32ff 	add.w	r2, ip, #4294967295
4000fb9e:	4293      	cmp	r3, r2
4000fba0:	d108      	bne.n	4000fbb4 <ddr3TipCentralization+0x594>
4000fba2:	f818 2004 	ldrb.w	r2, [r8, r4]
4000fba6:	1a9a      	subs	r2, r3, r2
4000fba8:	2a05      	cmp	r2, #5
4000fbaa:	dc03      	bgt.n	4000fbb4 <ddr3TipCentralization+0x594>
4000fbac:	2a02      	cmp	r2, #2
4000fbae:	dd01      	ble.n	4000fbb4 <ddr3TipCentralization+0x594>
4000fbb0:	2202      	movs	r2, #2
4000fbb2:	553a      	strb	r2, [r7, r4]
4000fbb4:	f818 2004 	ldrb.w	r2, [r8, r4]
4000fbb8:	b92a      	cbnz	r2, 4000fbc6 <ddr3TipCentralization+0x5a6>
4000fbba:	2b05      	cmp	r3, #5
4000fbbc:	dc03      	bgt.n	4000fbc6 <ddr3TipCentralization+0x5a6>
4000fbbe:	2b02      	cmp	r3, #2
4000fbc0:	dd01      	ble.n	4000fbc6 <ddr3TipCentralization+0x5a6>
4000fbc2:	2303      	movs	r3, #3
4000fbc4:	553b      	strb	r3, [r7, r4]
4000fbc6:	5d33      	ldrb	r3, [r6, r4]
4000fbc8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000fbcc:	459c      	cmp	ip, r3
4000fbce:	dc0c      	bgt.n	4000fbea <ddr3TipCentralization+0x5ca>
4000fbd0:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000fbd2:	b950      	cbnz	r0, 4000fbea <ddr3TipCentralization+0x5ca>
4000fbd4:	f89b 3000 	ldrb.w	r3, [fp]
4000fbd8:	2b02      	cmp	r3, #2
4000fbda:	d802      	bhi.n	4000fbe2 <ddr3TipCentralization+0x5c2>
4000fbdc:	486b      	ldr	r0, [pc, #428]	; (4000fd8c <ddr3TipCentralization+0x76c>)
4000fbde:	f000 ffbd 	bl	40010b5c <mvPrintf>
4000fbe2:	f04f 0c40 	mov.w	ip, #64	; 0x40
4000fbe6:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
4000fbea:	5d3b      	ldrb	r3, [r7, r4]
4000fbec:	2b03      	cmp	r3, #3
4000fbee:	d105      	bne.n	4000fbfc <ddr3TipCentralization+0x5dc>
4000fbf0:	f89b 3000 	ldrb.w	r3, [fp]
4000fbf4:	2b02      	cmp	r3, #2
4000fbf6:	d819      	bhi.n	4000fc2c <ddr3TipCentralization+0x60c>
4000fbf8:	4865      	ldr	r0, [pc, #404]	; (4000fd90 <ddr3TipCentralization+0x770>)
4000fbfa:	e006      	b.n	4000fc0a <ddr3TipCentralization+0x5ea>
4000fbfc:	2b02      	cmp	r3, #2
4000fbfe:	d109      	bne.n	4000fc14 <ddr3TipCentralization+0x5f4>
4000fc00:	f89b 3000 	ldrb.w	r3, [fp]
4000fc04:	2b02      	cmp	r3, #2
4000fc06:	d811      	bhi.n	4000fc2c <ddr3TipCentralization+0x60c>
4000fc08:	4862      	ldr	r0, [pc, #392]	; (4000fd94 <ddr3TipCentralization+0x774>)
4000fc0a:	4629      	mov	r1, r5
4000fc0c:	4622      	mov	r2, r4
4000fc0e:	f000 ffa5 	bl	40010b5c <mvPrintf>
4000fc12:	e00b      	b.n	4000fc2c <ddr3TipCentralization+0x60c>
4000fc14:	b153      	cbz	r3, 4000fc2c <ddr3TipCentralization+0x60c>
4000fc16:	f89b 3000 	ldrb.w	r3, [fp]
4000fc1a:	2b03      	cmp	r3, #3
4000fc1c:	f200 80d5 	bhi.w	4000fdca <ddr3TipCentralization+0x7aa>
4000fc20:	485d      	ldr	r0, [pc, #372]	; (4000fd98 <ddr3TipCentralization+0x778>)
4000fc22:	4629      	mov	r1, r5
4000fc24:	4622      	mov	r2, r4
4000fc26:	f000 ff99 	bl	40010b5c <mvPrintf>
4000fc2a:	e0ce      	b.n	4000fdca <ddr3TipCentralization+0x7aa>
4000fc2c:	5d32      	ldrb	r2, [r6, r4]
4000fc2e:	f818 3004 	ldrb.w	r3, [r8, r4]
4000fc32:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
4000fc36:	18d3      	adds	r3, r2, r3
4000fc38:	ebcc 0353 	rsb	r3, ip, r3, lsr #1
4000fc3c:	b2db      	uxtb	r3, r3
4000fc3e:	9311      	str	r3, [sp, #68]	; 0x44
4000fc40:	f89b 3000 	ldrb.w	r3, [fp]
4000fc44:	2b01      	cmp	r3, #1
4000fc46:	d804      	bhi.n	4000fc52 <ddr3TipCentralization+0x632>
4000fc48:	4854      	ldr	r0, [pc, #336]	; (4000fd9c <ddr3TipCentralization+0x77c>)
4000fc4a:	4621      	mov	r1, r4
4000fc4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000fc4e:	f000 ff85 	bl	40010b5c <mvPrintf>
4000fc52:	5d32      	ldrb	r2, [r6, r4]
4000fc54:	f04f 0c00 	mov.w	ip, #0
4000fc58:	f818 3004 	ldrb.w	r3, [r8, r4]
4000fc5c:	a927      	add	r1, sp, #156	; 0x9c
4000fc5e:	4850      	ldr	r0, [pc, #320]	; (4000fda0 <ddr3TipCentralization+0x780>)
4000fc60:	1ad3      	subs	r3, r2, r3
4000fc62:	f8cd c000 	str.w	ip, [sp]
4000fc66:	3301      	adds	r3, #1
4000fc68:	9312      	str	r3, [sp, #72]	; 0x48
4000fc6a:	6803      	ldr	r3, [r0, #0]
4000fc6c:	4662      	mov	r2, ip
4000fc6e:	9102      	str	r1, [sp, #8]
4000fc70:	4650      	mov	r0, sl
4000fc72:	33c0      	adds	r3, #192	; 0xc0
4000fc74:	4629      	mov	r1, r5
4000fc76:	9301      	str	r3, [sp, #4]
4000fc78:	4623      	mov	r3, r4
4000fc7a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000fc7e:	f7f7 fa25 	bl	400070cc <mvHwsDdr3TipBUSRead>
4000fc82:	4b48      	ldr	r3, [pc, #288]	; (4000fda4 <ddr3TipCentralization+0x784>)
4000fc84:	f1b9 0f00 	cmp.w	r9, #0
4000fc88:	9a27      	ldr	r2, [sp, #156]	; 0x9c
4000fc8a:	f8dd e048 	ldr.w	lr, [sp, #72]	; 0x48
4000fc8e:	bf08      	it	eq
4000fc90:	f06f 031f 	mvneq.w	r3, #31
4000fc94:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000fc98:	ea03 0302 	and.w	r3, r3, r2
4000fc9c:	4840      	ldr	r0, [pc, #256]	; (4000fda0 <ddr3TipCentralization+0x780>)
4000fc9e:	bf0c      	ite	eq
4000fca0:	464a      	moveq	r2, r9
4000fca2:	2205      	movne	r2, #5
4000fca4:	fa0e f202 	lsl.w	r2, lr, r2
4000fca8:	9400      	str	r4, [sp, #0]
4000fcaa:	4313      	orrs	r3, r2
4000fcac:	f8cd c004 	str.w	ip, [sp, #4]
4000fcb0:	6802      	ldr	r2, [r0, #0]
4000fcb2:	4661      	mov	r1, ip
4000fcb4:	9327      	str	r3, [sp, #156]	; 0x9c
4000fcb6:	4650      	mov	r0, sl
4000fcb8:	32c0      	adds	r2, #192	; 0xc0
4000fcba:	9303      	str	r3, [sp, #12]
4000fcbc:	9202      	str	r2, [sp, #8]
4000fcbe:	4663      	mov	r3, ip
4000fcc0:	462a      	mov	r2, r5
4000fcc2:	f7f7 fa89 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000fcc6:	4a38      	ldr	r2, [pc, #224]	; (4000fda8 <ddr3TipCentralization+0x788>)
4000fcc8:	4601      	mov	r1, r0
4000fcca:	6010      	str	r0, [r2, #0]
4000fccc:	b120      	cbz	r0, 4000fcd8 <ddr3TipCentralization+0x6b8>
4000fcce:	f7fe fbf5 	bl	4000e4bc <gtBreakOnFail>
4000fcd2:	4b35      	ldr	r3, [pc, #212]	; (4000fda8 <ddr3TipCentralization+0x788>)
4000fcd4:	6818      	ldr	r0, [r3, #0]
4000fcd6:	e06c      	b.n	4000fdb2 <ddr3TipCentralization+0x792>
4000fcd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000fcda:	460b      	mov	r3, r1
4000fcdc:	9001      	str	r0, [sp, #4]
4000fcde:	9819      	ldr	r0, [sp, #100]	; 0x64
4000fce0:	9203      	str	r2, [sp, #12]
4000fce2:	462a      	mov	r2, r5
4000fce4:	9400      	str	r4, [sp, #0]
4000fce6:	9002      	str	r0, [sp, #8]
4000fce8:	4650      	mov	r0, sl
4000fcea:	f7f7 fa75 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4000fcee:	4b2e      	ldr	r3, [pc, #184]	; (4000fda8 <ddr3TipCentralization+0x788>)
4000fcf0:	6018      	str	r0, [r3, #0]
4000fcf2:	b120      	cbz	r0, 4000fcfe <ddr3TipCentralization+0x6de>
4000fcf4:	4f2c      	ldr	r7, [pc, #176]	; (4000fda8 <ddr3TipCentralization+0x788>)
4000fcf6:	f7fe fbe1 	bl	4000e4bc <gtBreakOnFail>
4000fcfa:	6838      	ldr	r0, [r7, #0]
4000fcfc:	e059      	b.n	4000fdb2 <ddr3TipCentralization+0x792>
4000fcfe:	3401      	adds	r4, #1
4000fd00:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
4000fd04:	b2e3      	uxtb	r3, r4
4000fd06:	4563      	cmp	r3, ip
4000fd08:	f4ff af35 	bcc.w	4000fb76 <ddr3TipCentralization+0x556>
4000fd0c:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000fd0e:	b120      	cbz	r0, 4000fd1a <ddr3TipCentralization+0x6fa>
4000fd10:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
4000fd14:	2300      	movs	r3, #0
4000fd16:	f80c 3005 	strb.w	r3, [ip, r5]
4000fd1a:	3501      	adds	r5, #1
4000fd1c:	3705      	adds	r7, #5
4000fd1e:	3605      	adds	r6, #5
4000fd20:	f108 0805 	add.w	r8, r8, #5
4000fd24:	4811      	ldr	r0, [pc, #68]	; (4000fd6c <ddr3TipCentralization+0x74c>)
4000fd26:	6803      	ldr	r3, [r0, #0]
4000fd28:	429d      	cmp	r5, r3
4000fd2a:	f67f af13 	bls.w	4000fb54 <ddr3TipCentralization+0x534>
4000fd2e:	4b15      	ldr	r3, [pc, #84]	; (4000fd84 <ddr3TipCentralization+0x764>)
4000fd30:	681b      	ldr	r3, [r3, #0]
4000fd32:	781b      	ldrb	r3, [r3, #0]
4000fd34:	07db      	lsls	r3, r3, #31
4000fd36:	d53b      	bpl.n	4000fdb0 <ddr3TipCentralization+0x790>
4000fd38:	9b28      	ldr	r3, [sp, #160]	; 0xa0
4000fd3a:	2100      	movs	r1, #0
4000fd3c:	4650      	mov	r0, sl
4000fd3e:	4c1a      	ldr	r4, [pc, #104]	; (4000fda8 <ddr3TipCentralization+0x788>)
4000fd40:	460a      	mov	r2, r1
4000fd42:	9300      	str	r3, [sp, #0]
4000fd44:	f04f 33ff 	mov.w	r3, #4294967295
4000fd48:	9301      	str	r3, [sp, #4]
4000fd4a:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000fd4e:	f7f6 fe07 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000fd52:	6020      	str	r0, [r4, #0]
4000fd54:	b360      	cbz	r0, 4000fdb0 <ddr3TipCentralization+0x790>
4000fd56:	f7fe fbb1 	bl	4000e4bc <gtBreakOnFail>
4000fd5a:	6820      	ldr	r0, [r4, #0]
4000fd5c:	e029      	b.n	4000fdb2 <ddr3TipCentralization+0x792>
4000fd5e:	bf00      	nop
4000fd60:	40013e52 	andmi	r3, r1, r2, asr lr
4000fd64:	40013e73 	andmi	r3, r1, r3, ror lr
4000fd68:	40020984 	andmi	r0, r2, r4, lsl #19
4000fd6c:	400209d4 	ldrdmi	r0, [r2], -r4
4000fd70:	4001750c 	andmi	r7, r1, ip, lsl #10
4000fd74:	400209d8 	ldrdmi	r0, [r2], -r8
4000fd78:	40020945 	andmi	r0, r2, r5, asr #18
4000fd7c:	4002093b 	andmi	r0, r2, fp, lsr r9
4000fd80:	40020931 	andmi	r0, r2, r1, lsr r9
4000fd84:	400205d8 	ldrdmi	r0, [r2], -r8
4000fd88:	40020990 	mulmi	r2, r0, r9
4000fd8c:	40013eab 	andmi	r3, r1, fp, lsr #29
4000fd90:	40013ec0 	andmi	r3, r1, r0, asr #29
4000fd94:	40013ed8 	ldrdmi	r3, [r1], -r8
4000fd98:	40013ef0 	strdmi	r3, [r1], -r0
4000fd9c:	40013f04 	andmi	r3, r1, r4, lsl #30
4000fda0:	40020968 	andmi	r0, r2, r8, ror #18
4000fda4:	fffffc00 			; <UNDEFINED> instruction: 0xfffffc00
4000fda8:	40020868 	andmi	r0, r2, r8, ror #16
4000fdac:	40016b6d 	andmi	r6, r1, sp, ror #22
4000fdb0:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000fdb2:	b02b      	add	sp, #172	; 0xac
4000fdb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000fdb8:	2a00      	cmp	r2, #0
4000fdba:	f43f ae75 	beq.w	4000faa8 <ddr3TipCentralization+0x488>
4000fdbe:	e674      	b.n	4000faaa <ddr3TipCentralization+0x48a>
4000fdc0:	7831      	ldrb	r1, [r6, #0]
4000fdc2:	2902      	cmp	r1, #2
4000fdc4:	f63f ae8a 	bhi.w	4000fadc <ddr3TipCentralization+0x4bc>
4000fdc8:	e680      	b.n	4000facc <ddr3TipCentralization+0x4ac>
4000fdca:	2101      	movs	r1, #1
4000fdcc:	910f      	str	r1, [sp, #60]	; 0x3c
4000fdce:	e796      	b.n	4000fcfe <ddr3TipCentralization+0x6de>

Disassembly of section .text.ddr3TipCentralizationTx:

4000fdd0 <ddr3TipCentralizationTx>:
ddr3TipCentralizationTx():
4000fdd0:	b510      	push	{r4, lr}
4000fdd2:	2100      	movs	r1, #0
4000fdd4:	f7ff fc24 	bl	4000f620 <ddr3TipCentralization>
4000fdd8:	4c03      	ldr	r4, [pc, #12]	; (4000fde8 <ddr3TipCentralizationTx+0x18>)
4000fdda:	6020      	str	r0, [r4, #0]
4000fddc:	b110      	cbz	r0, 4000fde4 <ddr3TipCentralizationTx+0x14>
4000fdde:	f7fe fb6d 	bl	4000e4bc <gtBreakOnFail>
4000fde2:	6820      	ldr	r0, [r4, #0]
4000fde4:	bd10      	pop	{r4, pc}
4000fde6:	bf00      	nop
4000fde8:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipSpecialRx:

4000fdec <ddr3TipSpecialRx>:
ddr3TipSpecialRx():
4000fdec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000fdf0:	b09f      	sub	sp, #124	; 0x7c
4000fdf2:	2102      	movs	r1, #2
4000fdf4:	2400      	movs	r4, #0
4000fdf6:	4606      	mov	r6, r0
4000fdf8:	941c      	str	r4, [sp, #112]	; 0x70
4000fdfa:	f7fd fcc7 	bl	4000d78c <ddr3TipDevAttrGet>
4000fdfe:	4b96      	ldr	r3, [pc, #600]	; (40010058 <ddr3TipSpecialRx+0x26c>)
4000fe00:	4a96      	ldr	r2, [pc, #600]	; (4001005c <ddr3TipSpecialRx+0x270>)
4000fe02:	681b      	ldr	r3, [r3, #0]
4000fe04:	7811      	ldrb	r1, [r2, #0]
4000fe06:	b2c0      	uxtb	r0, r0
4000fe08:	9011      	str	r0, [sp, #68]	; 0x44
4000fe0a:	2001      	movs	r0, #1
4000fe0c:	fa00 f303 	lsl.w	r3, r0, r3
4000fe10:	ea03 0001 	and.w	r0, r3, r1
4000fe14:	4298      	cmp	r0, r3
4000fe16:	f000 81b9 	beq.w	4001018c <ddr3TipSpecialRx+0x3a0>
4000fe1a:	430b      	orrs	r3, r1
4000fe1c:	7013      	strb	r3, [r2, #0]
4000fe1e:	4b90      	ldr	r3, [pc, #576]	; (40010060 <ddr3TipSpecialRx+0x274>)
4000fe20:	681b      	ldr	r3, [r3, #0]
4000fe22:	781b      	ldrb	r3, [r3, #0]
4000fe24:	07db      	lsls	r3, r3, #31
4000fe26:	d51e      	bpl.n	4000fe66 <ddr3TipSpecialRx+0x7a>
4000fe28:	4621      	mov	r1, r4
4000fe2a:	ab1b      	add	r3, sp, #108	; 0x6c
4000fe2c:	4622      	mov	r2, r4
4000fe2e:	9300      	str	r3, [sp, #0]
4000fe30:	4630      	mov	r0, r6
4000fe32:	f04f 33ff 	mov.w	r3, #4294967295
4000fe36:	9301      	str	r3, [sp, #4]
4000fe38:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000fe3c:	f7f7 f83a 	bl	40006eb4 <mvHwsDdr3TipIFRead>
4000fe40:	4c88      	ldr	r4, [pc, #544]	; (40010064 <ddr3TipSpecialRx+0x278>)
4000fe42:	4601      	mov	r1, r0
4000fe44:	6020      	str	r0, [r4, #0]
4000fe46:	b950      	cbnz	r0, 4000fe5e <ddr3TipSpecialRx+0x72>
4000fe48:	2308      	movs	r3, #8
4000fe4a:	4630      	mov	r0, r6
4000fe4c:	9300      	str	r3, [sp, #0]
4000fe4e:	460a      	mov	r2, r1
4000fe50:	9301      	str	r3, [sp, #4]
4000fe52:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000fe56:	f7f6 fd83 	bl	40006960 <mvHwsDdr3TipIFWrite>
4000fe5a:	6020      	str	r0, [r4, #0]
4000fe5c:	b118      	cbz	r0, 4000fe66 <ddr3TipSpecialRx+0x7a>
4000fe5e:	f7fe fb2d 	bl	4000e4bc <gtBreakOnFail>
4000fe62:	6820      	ldr	r0, [r4, #0]
4000fe64:	e195      	b.n	40010192 <ddr3TipSpecialRx+0x3a6>
4000fe66:	4c7e      	ldr	r4, [pc, #504]	; (40010060 <ddr3TipSpecialRx+0x274>)
4000fe68:	2200      	movs	r2, #0
4000fe6a:	2101      	movs	r1, #1
4000fe6c:	9200      	str	r2, [sp, #0]
4000fe6e:	9201      	str	r2, [sp, #4]
4000fe70:	4630      	mov	r0, r6
4000fe72:	9202      	str	r2, [sp, #8]
4000fe74:	f04f 0a05 	mov.w	sl, #5
4000fe78:	9203      	str	r2, [sp, #12]
4000fe7a:	46a3      	mov	fp, r4
4000fe7c:	9104      	str	r1, [sp, #16]
4000fe7e:	6823      	ldr	r3, [r4, #0]
4000fe80:	781b      	ldrb	r3, [r3, #0]
4000fe82:	9206      	str	r2, [sp, #24]
4000fe84:	920b      	str	r2, [sp, #44]	; 0x2c
4000fe86:	9305      	str	r3, [sp, #20]
4000fe88:	231f      	movs	r3, #31
4000fe8a:	9307      	str	r3, [sp, #28]
4000fe8c:	9308      	str	r3, [sp, #32]
4000fe8e:	2311      	movs	r3, #17
4000fe90:	9309      	str	r3, [sp, #36]	; 0x24
4000fe92:	2302      	movs	r3, #2
4000fe94:	930a      	str	r3, [sp, #40]	; 0x28
4000fe96:	ab1d      	add	r3, sp, #116	; 0x74
4000fe98:	930d      	str	r3, [sp, #52]	; 0x34
4000fe9a:	460b      	mov	r3, r1
4000fe9c:	920c      	str	r2, [sp, #48]	; 0x30
4000fe9e:	f7fa fe57 	bl	4000ab50 <ddr3TipIpTrainingWrapper>
4000fea2:	4b71      	ldr	r3, [pc, #452]	; (40010068 <ddr3TipSpecialRx+0x27c>)
4000fea4:	681d      	ldr	r5, [r3, #0]
4000fea6:	fb0a fa05 	mul.w	sl, sl, r5
4000feaa:	e168      	b.n	4001017e <ddr3TipSpecialRx+0x392>
4000feac:	f8db 3000 	ldr.w	r3, [fp]
4000feb0:	781b      	ldrb	r3, [r3, #0]
4000feb2:	fa43 f305 	asr.w	r3, r3, r5
4000feb6:	07d8      	lsls	r0, r3, #31
4000feb8:	f140 815e 	bpl.w	40010178 <ddr3TipSpecialRx+0x38c>
4000febc:	4b6b      	ldr	r3, [pc, #428]	; (4001006c <ddr3TipSpecialRx+0x280>)
4000febe:	2400      	movs	r4, #0
4000fec0:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 40010064 <ddr3TipSpecialRx+0x278>
4000fec4:	4453      	add	r3, sl
4000fec6:	9313      	str	r3, [sp, #76]	; 0x4c
4000fec8:	e152      	b.n	40010170 <ddr3TipSpecialRx+0x384>
4000feca:	f8db 3000 	ldr.w	r3, [fp]
4000fece:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000fed2:	fa43 f304 	asr.w	r3, r3, r4
4000fed6:	07d9      	lsls	r1, r3, #31
4000fed8:	f140 8149 	bpl.w	4001016e <ddr3TipSpecialRx+0x382>
4000fedc:	2700      	movs	r7, #0
4000fede:	f04f 0902 	mov.w	r9, #2
4000fee2:	ea4f 0c87 	mov.w	ip, r7, lsl #2
4000fee6:	a819      	add	r0, sp, #100	; 0x64
4000fee8:	2200      	movs	r2, #0
4000feea:	eb00 010c 	add.w	r1, r0, ip
4000feee:	2380      	movs	r3, #128	; 0x80
4000fef0:	9106      	str	r1, [sp, #24]
4000fef2:	e88d 0088 	stmia.w	sp, {r3, r7}
4000fef6:	4630      	mov	r0, r6
4000fef8:	2301      	movs	r3, #1
4000fefa:	4629      	mov	r1, r5
4000fefc:	9302      	str	r3, [sp, #8]
4000fefe:	9307      	str	r3, [sp, #28]
4000ff00:	4623      	mov	r3, r4
4000ff02:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000ff06:	9203      	str	r2, [sp, #12]
4000ff08:	9204      	str	r2, [sp, #16]
4000ff0a:	9205      	str	r2, [sp, #20]
4000ff0c:	9208      	str	r2, [sp, #32]
4000ff0e:	9209      	str	r2, [sp, #36]	; 0x24
4000ff10:	f7fa f9be 	bl	4000a290 <ddr3TipReadTrainingResult>
4000ff14:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000ff18:	f8c8 0000 	str.w	r0, [r8]
4000ff1c:	2800      	cmp	r0, #0
4000ff1e:	d17a      	bne.n	40010016 <ddr3TipSpecialRx+0x22a>
4000ff20:	4953      	ldr	r1, [pc, #332]	; (40010070 <ddr3TipSpecialRx+0x284>)
4000ff22:	780b      	ldrb	r3, [r1, #0]
4000ff24:	2b02      	cmp	r3, #2
4000ff26:	d81a      	bhi.n	4000ff5e <ddr3TipSpecialRx+0x172>
4000ff28:	aa1e      	add	r2, sp, #120	; 0x78
4000ff2a:	4852      	ldr	r0, [pc, #328]	; (40010074 <ddr3TipSpecialRx+0x288>)
4000ff2c:	eb02 030c 	add.w	r3, r2, ip
4000ff30:	2111      	movs	r1, #17
4000ff32:	f853 3c14 	ldr.w	r3, [r3, #-20]
4000ff36:	681a      	ldr	r2, [r3, #0]
4000ff38:	9200      	str	r2, [sp, #0]
4000ff3a:	685a      	ldr	r2, [r3, #4]
4000ff3c:	9201      	str	r2, [sp, #4]
4000ff3e:	689a      	ldr	r2, [r3, #8]
4000ff40:	9202      	str	r2, [sp, #8]
4000ff42:	68da      	ldr	r2, [r3, #12]
4000ff44:	9203      	str	r2, [sp, #12]
4000ff46:	691a      	ldr	r2, [r3, #16]
4000ff48:	9204      	str	r2, [sp, #16]
4000ff4a:	695a      	ldr	r2, [r3, #20]
4000ff4c:	9205      	str	r2, [sp, #20]
4000ff4e:	699a      	ldr	r2, [r3, #24]
4000ff50:	9206      	str	r2, [sp, #24]
4000ff52:	462a      	mov	r2, r5
4000ff54:	69db      	ldr	r3, [r3, #28]
4000ff56:	9307      	str	r3, [sp, #28]
4000ff58:	4623      	mov	r3, r4
4000ff5a:	f000 fdff 	bl	40010b5c <mvPrintf>
4000ff5e:	3701      	adds	r7, #1
4000ff60:	f1b9 0901 	subs.w	r9, r9, #1
4000ff64:	b2ff      	uxtb	r7, r7
4000ff66:	d1bc      	bne.n	4000fee2 <ddr3TipSpecialRx+0xf6>
4000ff68:	9819      	ldr	r0, [sp, #100]	; 0x64
4000ff6a:	464a      	mov	r2, r9
4000ff6c:	991a      	ldr	r1, [sp, #104]	; 0x68
4000ff6e:	464b      	mov	r3, r9
4000ff70:	f850 e002 	ldr.w	lr, [r0, r2]
4000ff74:	af15      	add	r7, sp, #84	; 0x54
4000ff76:	f10d 095c 	add.w	r9, sp, #92	; 0x5c
4000ff7a:	f803 e007 	strb.w	lr, [r3, r7]
4000ff7e:	f851 e002 	ldr.w	lr, [r1, r2]
4000ff82:	3204      	adds	r2, #4
4000ff84:	f803 e009 	strb.w	lr, [r3, r9]
4000ff88:	3301      	adds	r3, #1
4000ff8a:	2b08      	cmp	r3, #8
4000ff8c:	d1f0      	bne.n	4000ff70 <ddr3TipSpecialRx+0x184>
4000ff8e:	2100      	movs	r1, #0
4000ff90:	f7f9 fea6 	bl	40009ce0 <ddr3TipIsPupLock>
4000ff94:	b120      	cbz	r0, 4000ffa0 <ddr3TipSpecialRx+0x1b4>
4000ff96:	981a      	ldr	r0, [sp, #104]	; 0x68
4000ff98:	2100      	movs	r1, #0
4000ff9a:	f7f9 fea1 	bl	40009ce0 <ddr3TipIsPupLock>
4000ff9e:	b958      	cbnz	r0, 4000ffb8 <ddr3TipSpecialRx+0x1cc>
4000ffa0:	4b33      	ldr	r3, [pc, #204]	; (40010070 <ddr3TipSpecialRx+0x284>)
4000ffa2:	781b      	ldrb	r3, [r3, #0]
4000ffa4:	2b03      	cmp	r3, #3
4000ffa6:	f200 80f3 	bhi.w	40010190 <ddr3TipSpecialRx+0x3a4>
4000ffaa:	4833      	ldr	r0, [pc, #204]	; (40010078 <ddr3TipSpecialRx+0x28c>)
4000ffac:	2111      	movs	r1, #17
4000ffae:	462a      	mov	r2, r5
4000ffb0:	4623      	mov	r3, r4
4000ffb2:	f000 fdd3 	bl	40010b5c <mvPrintf>
4000ffb6:	e0eb      	b.n	40010190 <ddr3TipSpecialRx+0x3a4>
4000ffb8:	4648      	mov	r0, r9
4000ffba:	f7f9 fea2 	bl	40009d02 <ddr3TipGetBufMin>
4000ffbe:	900f      	str	r0, [sp, #60]	; 0x3c
4000ffc0:	4638      	mov	r0, r7
4000ffc2:	f7f9 fea9 	bl	40009d18 <ddr3TipGetBufMax>
4000ffc6:	2801      	cmp	r0, #1
4000ffc8:	9010      	str	r0, [sp, #64]	; 0x40
4000ffca:	d865      	bhi.n	40010098 <ddr3TipSpecialRx+0x2ac>
4000ffcc:	f8df 9088 	ldr.w	r9, [pc, #136]	; 40010058 <ddr3TipSpecialRx+0x26c>
4000ffd0:	eb04 030a 	add.w	r3, r4, sl
4000ffd4:	2700      	movs	r7, #0
4000ffd6:	015b      	lsls	r3, r3, #5
4000ffd8:	9312      	str	r3, [sp, #72]	; 0x48
4000ffda:	4b28      	ldr	r3, [pc, #160]	; (4001007c <ddr3TipSpecialRx+0x290>)
4000ffdc:	2100      	movs	r1, #0
4000ffde:	9812      	ldr	r0, [sp, #72]	; 0x48
4000ffe0:	681a      	ldr	r2, [r3, #0]
4000ffe2:	19c3      	adds	r3, r0, r7
4000ffe4:	4630      	mov	r0, r6
4000ffe6:	f852 c003 	ldr.w	ip, [r2, r3]
4000ffea:	aa1c      	add	r2, sp, #112	; 0x70
4000ffec:	9100      	str	r1, [sp, #0]
4000ffee:	4629      	mov	r1, r5
4000fff0:	f8d9 3000 	ldr.w	r3, [r9]
4000fff4:	9202      	str	r2, [sp, #8]
4000fff6:	2200      	movs	r2, #0
4000fff8:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000fffc:	eb0c 1303 	add.w	r3, ip, r3, lsl #4
40010000:	3350      	adds	r3, #80	; 0x50
40010002:	9301      	str	r3, [sp, #4]
40010004:	4623      	mov	r3, r4
40010006:	f7f7 f861 	bl	400070cc <mvHwsDdr3TipBUSRead>
4001000a:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4001000e:	4601      	mov	r1, r0
40010010:	f8c8 0000 	str.w	r0, [r8]
40010014:	b120      	cbz	r0, 40010020 <ddr3TipSpecialRx+0x234>
40010016:	f7fe fa51 	bl	4000e4bc <gtBreakOnFail>
4001001a:	4b12      	ldr	r3, [pc, #72]	; (40010064 <ddr3TipSpecialRx+0x278>)
4001001c:	6818      	ldr	r0, [r3, #0]
4001001e:	e0b8      	b.n	40010192 <ddr3TipSpecialRx+0x3a6>
40010020:	9001      	str	r0, [sp, #4]
40010022:	4630      	mov	r0, r6
40010024:	9400      	str	r4, [sp, #0]
40010026:	f8d9 2000 	ldr.w	r2, [r9]
4001002a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4001002c:	eb0c 1202 	add.w	r2, ip, r2, lsl #4
40010030:	330a      	adds	r3, #10
40010032:	2b1f      	cmp	r3, #31
40010034:	bf28      	it	cs
40010036:	231f      	movcs	r3, #31
40010038:	3250      	adds	r2, #80	; 0x50
4001003a:	931c      	str	r3, [sp, #112]	; 0x70
4001003c:	9202      	str	r2, [sp, #8]
4001003e:	462a      	mov	r2, r5
40010040:	9303      	str	r3, [sp, #12]
40010042:	460b      	mov	r3, r1
40010044:	f7f7 f8c8 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
40010048:	f8c8 0000 	str.w	r0, [r8]
4001004c:	b1c0      	cbz	r0, 40010080 <ddr3TipSpecialRx+0x294>
4001004e:	f7fe fa35 	bl	4000e4bc <gtBreakOnFail>
40010052:	4904      	ldr	r1, [pc, #16]	; (40010064 <ddr3TipSpecialRx+0x278>)
40010054:	6808      	ldr	r0, [r1, #0]
40010056:	e09c      	b.n	40010192 <ddr3TipSpecialRx+0x3a6>
40010058:	40020968 	andmi	r0, r2, r8, ror #18
4001005c:	400209d0 	ldrdmi	r0, [r2], -r0	; <UNPREDICTABLE>
40010060:	400205d8 	ldrdmi	r0, [r2], -r8
40010064:	40020868 	andmi	r0, r2, r8, ror #16
40010068:	400209d8 	ldrdmi	r0, [r2], -r8
4001006c:	4002082f 	andmi	r0, r2, pc, lsr #16
40010070:	40016b6d 	andmi	r6, r1, sp, ror #22
40010074:	40013f17 	andmi	r3, r1, r7, lsl pc
40010078:	40013f63 	andmi	r3, r1, r3, ror #30
4001007c:	40020960 	andmi	r0, r2, r0, ror #18
40010080:	3704      	adds	r7, #4
40010082:	2f20      	cmp	r7, #32
40010084:	d1a9      	bne.n	4000ffda <ddr3TipSpecialRx+0x1ee>
40010086:	4b44      	ldr	r3, [pc, #272]	; (40010198 <ddr3TipSpecialRx+0x3ac>)
40010088:	781b      	ldrb	r3, [r3, #0]
4001008a:	2b02      	cmp	r3, #2
4001008c:	d804      	bhi.n	40010098 <ddr3TipSpecialRx+0x2ac>
4001008e:	4843      	ldr	r0, [pc, #268]	; (4001019c <ddr3TipSpecialRx+0x3b0>)
40010090:	4629      	mov	r1, r5
40010092:	4622      	mov	r2, r4
40010094:	f000 fd62 	bl	40010b5c <mvPrintf>
40010098:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4001009a:	2a1e      	cmp	r2, #30
4001009c:	d957      	bls.n	4001014e <ddr3TipSpecialRx+0x362>
4001009e:	4f40      	ldr	r7, [pc, #256]	; (400101a0 <ddr3TipSpecialRx+0x3b4>)
400100a0:	2200      	movs	r2, #0
400100a2:	9200      	str	r2, [sp, #0]
400100a4:	4629      	mov	r1, r5
400100a6:	4630      	mov	r0, r6
400100a8:	f8df 9104 	ldr.w	r9, [pc, #260]	; 400101b0 <ddr3TipSpecialRx+0x3c4>
400100ac:	683b      	ldr	r3, [r7, #0]
400100ae:	011b      	lsls	r3, r3, #4
400100b0:	3354      	adds	r3, #84	; 0x54
400100b2:	9301      	str	r3, [sp, #4]
400100b4:	ab1c      	add	r3, sp, #112	; 0x70
400100b6:	9302      	str	r3, [sp, #8]
400100b8:	4623      	mov	r3, r4
400100ba:	f7f7 f807 	bl	400070cc <mvHwsDdr3TipBUSRead>
400100be:	4601      	mov	r1, r0
400100c0:	f8c8 0000 	str.w	r0, [r8]
400100c4:	2800      	cmp	r0, #0
400100c6:	d134      	bne.n	40010132 <ddr3TipSpecialRx+0x346>
400100c8:	9001      	str	r0, [sp, #4]
400100ca:	4630      	mov	r0, r6
400100cc:	9400      	str	r4, [sp, #0]
400100ce:	683a      	ldr	r2, [r7, #0]
400100d0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
400100d2:	0112      	lsls	r2, r2, #4
400100d4:	330a      	adds	r3, #10
400100d6:	3254      	adds	r2, #84	; 0x54
400100d8:	931c      	str	r3, [sp, #112]	; 0x70
400100da:	9202      	str	r2, [sp, #8]
400100dc:	462a      	mov	r2, r5
400100de:	9303      	str	r3, [sp, #12]
400100e0:	460b      	mov	r3, r1
400100e2:	f7f7 f879 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
400100e6:	4602      	mov	r2, r0
400100e8:	f8c8 0000 	str.w	r0, [r8]
400100ec:	bb08      	cbnz	r0, 40010132 <ddr3TipSpecialRx+0x346>
400100ee:	9000      	str	r0, [sp, #0]
400100f0:	4629      	mov	r1, r5
400100f2:	683b      	ldr	r3, [r7, #0]
400100f4:	a81c      	add	r0, sp, #112	; 0x70
400100f6:	9002      	str	r0, [sp, #8]
400100f8:	4630      	mov	r0, r6
400100fa:	011b      	lsls	r3, r3, #4
400100fc:	3355      	adds	r3, #85	; 0x55
400100fe:	9301      	str	r3, [sp, #4]
40010100:	4623      	mov	r3, r4
40010102:	f7f6 ffe3 	bl	400070cc <mvHwsDdr3TipBUSRead>
40010106:	4601      	mov	r1, r0
40010108:	f8c8 0000 	str.w	r0, [r8]
4001010c:	b988      	cbnz	r0, 40010132 <ddr3TipSpecialRx+0x346>
4001010e:	9001      	str	r0, [sp, #4]
40010110:	4630      	mov	r0, r6
40010112:	9400      	str	r4, [sp, #0]
40010114:	683a      	ldr	r2, [r7, #0]
40010116:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40010118:	0112      	lsls	r2, r2, #4
4001011a:	330a      	adds	r3, #10
4001011c:	3255      	adds	r2, #85	; 0x55
4001011e:	931c      	str	r3, [sp, #112]	; 0x70
40010120:	9202      	str	r2, [sp, #8]
40010122:	462a      	mov	r2, r5
40010124:	9303      	str	r3, [sp, #12]
40010126:	460b      	mov	r3, r1
40010128:	f7f7 f856 	bl	400071d8 <mvHwsDdr3TipBUSWrite>
4001012c:	f8c8 0000 	str.w	r0, [r8]
40010130:	b120      	cbz	r0, 4001013c <ddr3TipSpecialRx+0x350>
40010132:	f7fe f9c3 	bl	4000e4bc <gtBreakOnFail>
40010136:	f8d9 0000 	ldr.w	r0, [r9]
4001013a:	e02a      	b.n	40010192 <ddr3TipSpecialRx+0x3a6>
4001013c:	4b16      	ldr	r3, [pc, #88]	; (40010198 <ddr3TipSpecialRx+0x3ac>)
4001013e:	781b      	ldrb	r3, [r3, #0]
40010140:	2b02      	cmp	r3, #2
40010142:	d804      	bhi.n	4001014e <ddr3TipSpecialRx+0x362>
40010144:	4817      	ldr	r0, [pc, #92]	; (400101a4 <ddr3TipSpecialRx+0x3b8>)
40010146:	4629      	mov	r1, r5
40010148:	4622      	mov	r2, r4
4001014a:	f000 fd07 	bl	40010b5c <mvPrintf>
4001014e:	990f      	ldr	r1, [sp, #60]	; 0x3c
40010150:	9a10      	ldr	r2, [sp, #64]	; 0x40
40010152:	1c4b      	adds	r3, r1, #1
40010154:	9813      	ldr	r0, [sp, #76]	; 0x4c
40010156:	1a9b      	subs	r3, r3, r2
40010158:	4a0f      	ldr	r2, [pc, #60]	; (40010198 <ddr3TipSpecialRx+0x3ac>)
4001015a:	b2db      	uxtb	r3, r3
4001015c:	5503      	strb	r3, [r0, r4]
4001015e:	7812      	ldrb	r2, [r2, #0]
40010160:	2a02      	cmp	r2, #2
40010162:	d804      	bhi.n	4001016e <ddr3TipSpecialRx+0x382>
40010164:	4810      	ldr	r0, [pc, #64]	; (400101a8 <ddr3TipSpecialRx+0x3bc>)
40010166:	4629      	mov	r1, r5
40010168:	4622      	mov	r2, r4
4001016a:	f000 fcf7 	bl	40010b5c <mvPrintf>
4001016e:	3401      	adds	r4, #1
40010170:	9911      	ldr	r1, [sp, #68]	; 0x44
40010172:	428c      	cmp	r4, r1
40010174:	f67f aea9 	bls.w	4000feca <ddr3TipSpecialRx+0xde>
40010178:	3501      	adds	r5, #1
4001017a:	f10a 0a05 	add.w	sl, sl, #5
4001017e:	4a0b      	ldr	r2, [pc, #44]	; (400101ac <ddr3TipSpecialRx+0x3c0>)
40010180:	6813      	ldr	r3, [r2, #0]
40010182:	429d      	cmp	r5, r3
40010184:	f67f ae92 	bls.w	4000feac <ddr3TipSpecialRx+0xc0>
40010188:	2000      	movs	r0, #0
4001018a:	e002      	b.n	40010192 <ddr3TipSpecialRx+0x3a6>
4001018c:	4620      	mov	r0, r4
4001018e:	e000      	b.n	40010192 <ddr3TipSpecialRx+0x3a6>
40010190:	2001      	movs	r0, #1
40010192:	b01f      	add	sp, #124	; 0x7c
40010194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40010198:	40016b6d 	andmi	r6, r1, sp, ror #22
4001019c:	40013f91 	mulmi	r1, r1, pc	; <UNPREDICTABLE>
400101a0:	40020968 	andmi	r0, r2, r8, ror #18
400101a4:	40013fca 	andmi	r3, r1, sl, asr #31
400101a8:	40014004 	andmi	r4, r1, r4
400101ac:	400209d4 	ldrdmi	r0, [r2], -r4
400101b0:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipCentralizationRx:

400101b4 <ddr3TipCentralizationRx>:
ddr3TipCentralizationRx():
400101b4:	b538      	push	{r3, r4, r5, lr}
400101b6:	4605      	mov	r5, r0
400101b8:	f7ff fe18 	bl	4000fdec <ddr3TipSpecialRx>
400101bc:	4c08      	ldr	r4, [pc, #32]	; (400101e0 <ddr3TipCentralizationRx+0x2c>)
400101be:	6020      	str	r0, [r4, #0]
400101c0:	b118      	cbz	r0, 400101ca <ddr3TipCentralizationRx+0x16>
400101c2:	f7fe f97b 	bl	4000e4bc <gtBreakOnFail>
400101c6:	6820      	ldr	r0, [r4, #0]
400101c8:	bd38      	pop	{r3, r4, r5, pc}
400101ca:	4628      	mov	r0, r5
400101cc:	2101      	movs	r1, #1
400101ce:	f7ff fa27 	bl	4000f620 <ddr3TipCentralization>
400101d2:	6020      	str	r0, [r4, #0]
400101d4:	b110      	cbz	r0, 400101dc <ddr3TipCentralizationRx+0x28>
400101d6:	f7fe f971 	bl	4000e4bc <gtBreakOnFail>
400101da:	6820      	ldr	r0, [r4, #0]
400101dc:	bd38      	pop	{r3, r4, r5, pc}
400101de:	bf00      	nop
400101e0:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.suspendWakeup:

400101e4 <suspendWakeup>:
suspendWakeup():
400101e4:	b510      	push	{r4, lr}
400101e6:	f000 fe4d 	bl	40010e84 <mvSysEnvSuspendWakeupCheck>
400101ea:	b1e0      	cbz	r0, 40010226 <suspendWakeup+0x42>
400101ec:	f44f 5340 	mov.w	r3, #12288	; 0x3000
400101f0:	2100      	movs	r1, #0
400101f2:	681a      	ldr	r2, [r3, #0]
400101f4:	6019      	str	r1, [r3, #0]
400101f6:	4b0d      	ldr	r3, [pc, #52]	; (4001022c <suspendWakeup+0x48>)
400101f8:	429a      	cmp	r2, r3
400101fa:	d003      	beq.n	40010204 <suspendWakeup+0x20>
400101fc:	480c      	ldr	r0, [pc, #48]	; (40010230 <suspendWakeup+0x4c>)
400101fe:	f7f2 ffb5 	bl	4000316c <putstring>
40010202:	e010      	b.n	40010226 <suspendWakeup+0x42>
40010204:	480b      	ldr	r0, [pc, #44]	; (40010234 <suspendWakeup+0x50>)
40010206:	f7f2 ffb1 	bl	4000316c <putstring>
4001020a:	f243 0304 	movw	r3, #12292	; 0x3004
4001020e:	681c      	ldr	r4, [r3, #0]
40010210:	e001      	b.n	40010216 <suspendWakeup+0x32>
40010212:	6819      	ldr	r1, [r3, #0]
40010214:	6011      	str	r1, [r2, #0]
40010216:	685a      	ldr	r2, [r3, #4]
40010218:	3308      	adds	r3, #8
4001021a:	1c51      	adds	r1, r2, #1
4001021c:	d1f9      	bne.n	40010212 <suspendWakeup+0x2e>
4001021e:	4806      	ldr	r0, [pc, #24]	; (40010238 <suspendWakeup+0x54>)
40010220:	f7f2 ffa4 	bl	4000316c <putstring>
40010224:	47a0      	blx	r4
40010226:	2000      	movs	r0, #0
40010228:	bd10      	pop	{r4, pc}
4001022a:	bf00      	nop
4001022c:	deadb002 	cdple	0, 10, cr11, cr13, cr2, {0}
40010230:	40014089 	andmi	r4, r1, r9, lsl #1
40010234:	400140b1 	strhmi	r4, [r1], -r1
40010238:	400140d5 	ldrdmi	r4, [r1], -r5

Disassembly of section .text.twsiMainIntGet:

4001023c <twsiMainIntGet>:
twsiMainIntGet():
4001023c:	4b05      	ldr	r3, [pc, #20]	; (40010254 <twsiMainIntGet+0x18>)
4001023e:	2201      	movs	r2, #1
40010240:	3002      	adds	r0, #2
40010242:	fa02 f000 	lsl.w	r0, r2, r0
40010246:	681b      	ldr	r3, [r3, #0]
40010248:	4218      	tst	r0, r3
4001024a:	bf0c      	ite	eq
4001024c:	2000      	moveq	r0, #0
4001024e:	2001      	movne	r0, #1
40010250:	4770      	bx	lr
40010252:	bf00      	nop
40010254:	d0021884 	andle	r1, r2, r4, lsl #17

Disassembly of section .text.twsiStsGet:

40010258 <twsiStsGet>:
twsiStsGet():
40010258:	f500 7388 	add.w	r3, r0, #272	; 0x110
4001025c:	021b      	lsls	r3, r3, #8
4001025e:	330c      	adds	r3, #12
40010260:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010264:	6818      	ldr	r0, [r3, #0]
40010266:	4770      	bx	lr

Disassembly of section .text.mvTwsiDelay:

40010268 <mvTwsiDelay>:
mvTwsiDelay():
40010268:	b510      	push	{r4, lr}
4001026a:	4604      	mov	r4, r0
4001026c:	f000 fd68 	bl	40010d40 <mvBoardTclkGet>
40010270:	4b0d      	ldr	r3, [pc, #52]	; (400102a8 <mvTwsiDelay+0x40>)
40010272:	4298      	cmp	r0, r3
40010274:	d005      	beq.n	40010282 <mvTwsiDelay+0x1a>
40010276:	4b0d      	ldr	r3, [pc, #52]	; (400102ac <mvTwsiDelay+0x44>)
40010278:	4298      	cmp	r0, r3
4001027a:	bf14      	ite	ne
4001027c:	20fa      	movne	r0, #250	; 0xfa
4001027e:	20a0      	moveq	r0, #160	; 0xa0
40010280:	e000      	b.n	40010284 <mvTwsiDelay+0x1c>
40010282:	20c8      	movs	r0, #200	; 0xc8
40010284:	4b0a      	ldr	r3, [pc, #40]	; (400102b0 <mvTwsiDelay+0x48>)
40010286:	2200      	movs	r2, #0
40010288:	601a      	str	r2, [r3, #0]
4001028a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
4001028e:	4354      	muls	r4, r2
40010290:	4a08      	ldr	r2, [pc, #32]	; (400102b4 <mvTwsiDelay+0x4c>)
40010292:	4360      	muls	r0, r4
40010294:	6010      	str	r0, [r2, #0]
40010296:	6819      	ldr	r1, [r3, #0]
40010298:	f041 0101 	orr.w	r1, r1, #1
4001029c:	6019      	str	r1, [r3, #0]
4001029e:	6813      	ldr	r3, [r2, #0]
400102a0:	2b00      	cmp	r3, #0
400102a2:	d1fc      	bne.n	4001029e <mvTwsiDelay+0x36>
400102a4:	bd10      	pop	{r4, pc}
400102a6:	bf00      	nop
400102a8:	0bebc200 	bleq	3fb00ab0 <MV_CPU_LE+0x3fb00aaf>
400102ac:	09ef21ab 	stmibeq	pc!, {r0, r1, r3, r5, r7, r8, sp}^	; <UNPREDICTABLE>
400102b0:	d0020300 	andle	r0, r2, r0, lsl #6
400102b4:	d0020314 	andle	r0, r2, r4, lsl r3

Disassembly of section .text.twsiIntFlgClr:

400102b8 <twsiIntFlgClr>:
twsiIntFlgClr():
400102b8:	b510      	push	{r4, lr}
400102ba:	4604      	mov	r4, r0
400102bc:	2001      	movs	r0, #1
400102be:	f504 7488 	add.w	r4, r4, #272	; 0x110
400102c2:	f7ff ffd1 	bl	40010268 <mvTwsiDelay>
400102c6:	2001      	movs	r0, #1
400102c8:	0224      	lsls	r4, r4, #8
400102ca:	3408      	adds	r4, #8
400102cc:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
400102d0:	6823      	ldr	r3, [r4, #0]
400102d2:	f023 0308 	bic.w	r3, r3, #8
400102d6:	6023      	str	r3, [r4, #0]
400102d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
400102dc:	f7ff bfc4 	b.w	40010268 <mvTwsiDelay>

Disassembly of section .text.twsiDataTransmit:

400102e0 <twsiDataTransmit>:
twsiDataTransmit():
400102e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
400102e4:	1e0f      	subs	r7, r1, #0
400102e6:	4604      	mov	r4, r0
400102e8:	4615      	mov	r5, r2
400102ea:	d040      	beq.n	4001036e <twsiDataTransmit+0x8e>
400102ec:	2600      	movs	r6, #0
400102ee:	f240 5801 	movw	r8, #1281	; 0x501
400102f2:	4620      	mov	r0, r4
400102f4:	f7ff ffa2 	bl	4001023c <twsiMainIntGet>
400102f8:	b120      	cbz	r0, 40010304 <twsiDataTransmit+0x24>
400102fa:	f240 48ff 	movw	r8, #1279	; 0x4ff
400102fe:	4546      	cmp	r6, r8
40010300:	d904      	bls.n	4001030c <twsiDataTransmit+0x2c>
40010302:	e037      	b.n	40010374 <twsiDataTransmit+0x94>
40010304:	3601      	adds	r6, #1
40010306:	4546      	cmp	r6, r8
40010308:	d1f3      	bne.n	400102f2 <twsiDataTransmit+0x12>
4001030a:	e027      	b.n	4001035c <twsiDataTransmit+0x7c>
4001030c:	f504 7a88 	add.w	sl, r4, #272	; 0x110
40010310:	f240 5901 	movw	r9, #1281	; 0x501
40010314:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
40010318:	f10a 0a04 	add.w	sl, sl, #4
4001031c:	f04a 4a50 	orr.w	sl, sl, #3489660928	; 0xd0000000
40010320:	e017      	b.n	40010352 <twsiDataTransmit+0x72>
40010322:	f817 3b01 	ldrb.w	r3, [r7], #1
40010326:	4620      	mov	r0, r4
40010328:	3d01      	subs	r5, #1
4001032a:	2600      	movs	r6, #0
4001032c:	f8ca 3000 	str.w	r3, [sl]
40010330:	f7ff ffc2 	bl	400102b8 <twsiIntFlgClr>
40010334:	4620      	mov	r0, r4
40010336:	f7ff ff81 	bl	4001023c <twsiMainIntGet>
4001033a:	b110      	cbz	r0, 40010342 <twsiDataTransmit+0x62>
4001033c:	4546      	cmp	r6, r8
4001033e:	d91c      	bls.n	4001037a <twsiDataTransmit+0x9a>
40010340:	e00c      	b.n	4001035c <twsiDataTransmit+0x7c>
40010342:	3601      	adds	r6, #1
40010344:	454e      	cmp	r6, r9
40010346:	d1f5      	bne.n	40010334 <twsiDataTransmit+0x54>
40010348:	e008      	b.n	4001035c <twsiDataTransmit+0x7c>
4001034a:	2878      	cmp	r0, #120	; 0x78
4001034c:	d00c      	beq.n	40010368 <twsiDataTransmit+0x88>
4001034e:	2828      	cmp	r0, #40	; 0x28
40010350:	d107      	bne.n	40010362 <twsiDataTransmit+0x82>
40010352:	2d00      	cmp	r5, #0
40010354:	d1e5      	bne.n	40010322 <twsiDataTransmit+0x42>
40010356:	4628      	mov	r0, r5
40010358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4001035c:	200e      	movs	r0, #14
4001035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40010362:	2001      	movs	r0, #1
40010364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40010368:	2026      	movs	r0, #38	; 0x26
4001036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4001036e:	2004      	movs	r0, #4
40010370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
40010374:	200e      	movs	r0, #14
40010376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4001037a:	4620      	mov	r0, r4
4001037c:	f7ff ff6c 	bl	40010258 <twsiStsGet>
40010380:	2838      	cmp	r0, #56	; 0x38
40010382:	d1e2      	bne.n	4001034a <twsiDataTransmit+0x6a>
40010384:	e7f0      	b.n	40010368 <twsiDataTransmit+0x88>

Disassembly of section .text.mvTwsiStartBitSet:

40010386 <mvTwsiStartBitSet>:
mvTwsiStartBitSet():
40010386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40010388:	4604      	mov	r4, r0
4001038a:	f7ff ff57 	bl	4001023c <twsiMainIntGet>
4001038e:	f504 7688 	add.w	r6, r4, #272	; 0x110
40010392:	0236      	lsls	r6, r6, #8
40010394:	3608      	adds	r6, #8
40010396:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4001039a:	6833      	ldr	r3, [r6, #0]
4001039c:	f043 0320 	orr.w	r3, r3, #32
400103a0:	6033      	str	r3, [r6, #0]
400103a2:	b110      	cbz	r0, 400103aa <mvTwsiStartBitSet+0x24>
400103a4:	4620      	mov	r0, r4
400103a6:	f7ff ff87 	bl	400102b8 <twsiIntFlgClr>
400103aa:	2500      	movs	r5, #0
400103ac:	f240 5701 	movw	r7, #1281	; 0x501
400103b0:	4620      	mov	r0, r4
400103b2:	f7ff ff43 	bl	4001023c <twsiMainIntGet>
400103b6:	b118      	cbz	r0, 400103c0 <mvTwsiStartBitSet+0x3a>
400103b8:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
400103bc:	d31a      	bcc.n	400103f4 <mvTwsiStartBitSet+0x6e>
400103be:	e017      	b.n	400103f0 <mvTwsiStartBitSet+0x6a>
400103c0:	3501      	adds	r5, #1
400103c2:	42bd      	cmp	r5, r7
400103c4:	d1f4      	bne.n	400103b0 <mvTwsiStartBitSet+0x2a>
400103c6:	200e      	movs	r0, #14
400103c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400103ca:	4620      	mov	r0, r4
400103cc:	f7ff ff44 	bl	40010258 <twsiStsGet>
400103d0:	2838      	cmp	r0, #56	; 0x38
400103d2:	d007      	beq.n	400103e4 <mvTwsiStartBitSet+0x5e>
400103d4:	2878      	cmp	r0, #120	; 0x78
400103d6:	d005      	beq.n	400103e4 <mvTwsiStartBitSet+0x5e>
400103d8:	2808      	cmp	r0, #8
400103da:	d005      	beq.n	400103e8 <mvTwsiStartBitSet+0x62>
400103dc:	3810      	subs	r0, #16
400103de:	bf18      	it	ne
400103e0:	2001      	movne	r0, #1
400103e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400103e4:	2026      	movs	r0, #38	; 0x26
400103e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400103e8:	4628      	mov	r0, r5
400103ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400103ec:	2001      	movs	r0, #1
400103ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400103f0:	200e      	movs	r0, #14
400103f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400103f4:	6835      	ldr	r5, [r6, #0]
400103f6:	f015 0520 	ands.w	r5, r5, #32
400103fa:	d1f7      	bne.n	400103ec <mvTwsiStartBitSet+0x66>
400103fc:	e7e5      	b.n	400103ca <mvTwsiStartBitSet+0x44>

Disassembly of section .text.mvTwsiStopBitSet:

400103fe <mvTwsiStopBitSet>:
mvTwsiStopBitSet():
400103fe:	b538      	push	{r3, r4, r5, lr}
40010400:	f500 7488 	add.w	r4, r0, #272	; 0x110
40010404:	4605      	mov	r5, r0
40010406:	0224      	lsls	r4, r4, #8
40010408:	3408      	adds	r4, #8
4001040a:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4001040e:	6823      	ldr	r3, [r4, #0]
40010410:	f043 0310 	orr.w	r3, r3, #16
40010414:	6023      	str	r3, [r4, #0]
40010416:	f7ff ff4f 	bl	400102b8 <twsiIntFlgClr>
4001041a:	2300      	movs	r3, #0
4001041c:	f240 5201 	movw	r2, #1281	; 0x501
40010420:	6821      	ldr	r1, [r4, #0]
40010422:	06c9      	lsls	r1, r1, #27
40010424:	d403      	bmi.n	4001042e <mvTwsiStopBitSet+0x30>
40010426:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
4001042a:	d316      	bcc.n	4001045a <mvTwsiStopBitSet+0x5c>
4001042c:	e013      	b.n	40010456 <mvTwsiStopBitSet+0x58>
4001042e:	3301      	adds	r3, #1
40010430:	4293      	cmp	r3, r2
40010432:	d1f5      	bne.n	40010420 <mvTwsiStopBitSet+0x22>
40010434:	200e      	movs	r0, #14
40010436:	bd38      	pop	{r3, r4, r5, pc}
40010438:	4628      	mov	r0, r5
4001043a:	f7ff ff0d 	bl	40010258 <twsiStsGet>
4001043e:	2838      	cmp	r0, #56	; 0x38
40010440:	d005      	beq.n	4001044e <mvTwsiStopBitSet+0x50>
40010442:	2878      	cmp	r0, #120	; 0x78
40010444:	d003      	beq.n	4001044e <mvTwsiStopBitSet+0x50>
40010446:	38f8      	subs	r0, #248	; 0xf8
40010448:	bf18      	it	ne
4001044a:	2001      	movne	r0, #1
4001044c:	bd38      	pop	{r3, r4, r5, pc}
4001044e:	2026      	movs	r0, #38	; 0x26
40010450:	bd38      	pop	{r3, r4, r5, pc}
40010452:	2001      	movs	r0, #1
40010454:	bd38      	pop	{r3, r4, r5, pc}
40010456:	200e      	movs	r0, #14
40010458:	bd38      	pop	{r3, r4, r5, pc}
4001045a:	6823      	ldr	r3, [r4, #0]
4001045c:	06db      	lsls	r3, r3, #27
4001045e:	d4f8      	bmi.n	40010452 <mvTwsiStopBitSet+0x54>
40010460:	e7ea      	b.n	40010438 <mvTwsiStopBitSet+0x3a>

Disassembly of section .text.mvTwsiInit:

40010462 <mvTwsiInit>:
mvTwsiInit():
40010462:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40010466:	2400      	movs	r4, #0
40010468:	b087      	sub	sp, #28
4001046a:	461d      	mov	r5, r3
4001046c:	46a0      	mov	r8, r4
4001046e:	f04f 39ff 	mov.w	r9, #4294967295
40010472:	9205      	str	r2, [sp, #20]
40010474:	468a      	mov	sl, r1
40010476:	9004      	str	r0, [sp, #16]
40010478:	2202      	movs	r2, #2
4001047a:	9403      	str	r4, [sp, #12]
4001047c:	9402      	str	r4, [sp, #8]
4001047e:	e01d      	b.n	400104bc <mvTwsiInit+0x5a>
40010480:	461e      	mov	r6, r3
40010482:	9805      	ldr	r0, [sp, #20]
40010484:	4639      	mov	r1, r7
40010486:	1c73      	adds	r3, r6, #1
40010488:	e88d 000c 	stmia.w	sp, {r2, r3}
4001048c:	f7f2 e906 	blx	4000269c <__aeabi_uidiv>
40010490:	e89d 000c 	ldmia.w	sp, {r2, r3}
40010494:	4550      	cmp	r0, sl
40010496:	d80a      	bhi.n	400104ae <mvTwsiInit+0x4c>
40010498:	ebc0 010a 	rsb	r1, r0, sl
4001049c:	2900      	cmp	r1, #0
4001049e:	bfb8      	it	lt
400104a0:	4249      	neglt	r1, r1
400104a2:	4549      	cmp	r1, r9
400104a4:	d203      	bcs.n	400104ae <mvTwsiInit+0x4c>
400104a6:	46b0      	mov	r8, r6
400104a8:	4689      	mov	r9, r1
400104aa:	9403      	str	r4, [sp, #12]
400104ac:	9002      	str	r0, [sp, #8]
400104ae:	2b10      	cmp	r3, #16
400104b0:	442f      	add	r7, r5
400104b2:	d1e5      	bne.n	40010480 <mvTwsiInit+0x1e>
400104b4:	3401      	adds	r4, #1
400104b6:	465d      	mov	r5, fp
400104b8:	2c08      	cmp	r4, #8
400104ba:	d008      	beq.n	400104ce <mvTwsiInit+0x6c>
400104bc:	fa02 f304 	lsl.w	r3, r2, r4
400104c0:	210a      	movs	r1, #10
400104c2:	46ab      	mov	fp, r5
400104c4:	434b      	muls	r3, r1
400104c6:	2600      	movs	r6, #0
400104c8:	461f      	mov	r7, r3
400104ca:	461d      	mov	r5, r3
400104cc:	e7d9      	b.n	40010482 <mvTwsiInit+0x20>
400104ce:	9a04      	ldr	r2, [sp, #16]
400104d0:	2600      	movs	r6, #0
400104d2:	2002      	movs	r0, #2
400104d4:	f502 7488 	add.w	r4, r2, #272	; 0x110
400104d8:	0224      	lsls	r4, r4, #8
400104da:	f104 031c 	add.w	r3, r4, #28
400104de:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400104e2:	601e      	str	r6, [r3, #0]
400104e4:	f7ff fec0 	bl	40010268 <mvTwsiDelay>
400104e8:	9b03      	ldr	r3, [sp, #12]
400104ea:	ea43 02c8 	orr.w	r2, r3, r8, lsl #3
400104ee:	f104 030c 	add.w	r3, r4, #12
400104f2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400104f6:	601a      	str	r2, [r3, #0]
400104f8:	f104 0308 	add.w	r3, r4, #8
400104fc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010500:	2244      	movs	r2, #68	; 0x44
40010502:	601a      	str	r2, [r3, #0]
40010504:	792a      	ldrb	r2, [r5, #4]
40010506:	2a01      	cmp	r2, #1
40010508:	d10f      	bne.n	4001052a <mvTwsiInit+0xc8>
4001050a:	6829      	ldr	r1, [r5, #0]
4001050c:	9810      	ldr	r0, [sp, #64]	; 0x40
4001050e:	f401 7140 	and.w	r1, r1, #768	; 0x300
40010512:	09c9      	lsrs	r1, r1, #7
40010514:	f041 02f0 	orr.w	r2, r1, #240	; 0xf0
40010518:	b108      	cbz	r0, 4001051e <mvTwsiInit+0xbc>
4001051a:	f041 02f1 	orr.w	r2, r1, #241	; 0xf1
4001051e:	f044 4150 	orr.w	r1, r4, #3489660928	; 0xd0000000
40010522:	3410      	adds	r4, #16
40010524:	600a      	str	r2, [r1, #0]
40010526:	782a      	ldrb	r2, [r5, #0]
40010528:	e008      	b.n	4001053c <mvTwsiInit+0xda>
4001052a:	f104 0210 	add.w	r2, r4, #16
4001052e:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40010532:	6016      	str	r6, [r2, #0]
40010534:	682a      	ldr	r2, [r5, #0]
40010536:	0052      	lsls	r2, r2, #1
40010538:	f402 72ff 	and.w	r2, r2, #510	; 0x1fe
4001053c:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
40010540:	9904      	ldr	r1, [sp, #16]
40010542:	2001      	movs	r0, #1
40010544:	6022      	str	r2, [r4, #0]
40010546:	681a      	ldr	r2, [r3, #0]
40010548:	f042 0280 	orr.w	r2, r2, #128	; 0x80
4001054c:	601a      	str	r2, [r3, #0]
4001054e:	f501 4302 	add.w	r3, r1, #33280	; 0x8200
40010552:	33df      	adds	r3, #223	; 0xdf
40010554:	009b      	lsls	r3, r3, #2
40010556:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001055a:	681a      	ldr	r2, [r3, #0]
4001055c:	f042 0201 	orr.w	r2, r2, #1
40010560:	601a      	str	r2, [r3, #0]
40010562:	f7ff fe81 	bl	40010268 <mvTwsiDelay>
40010566:	9802      	ldr	r0, [sp, #8]
40010568:	b007      	add	sp, #28
4001056a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.mvTwsiAddrSet:

4001056e <mvTwsiAddrSet>:
mvTwsiAddrSet():
4001056e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
40010572:	4604      	mov	r4, r0
40010574:	790b      	ldrb	r3, [r1, #4]
40010576:	4615      	mov	r5, r2
40010578:	680f      	ldr	r7, [r1, #0]
4001057a:	2b01      	cmp	r3, #1
4001057c:	d14e      	bne.n	4001061c <mvTwsiAddrSet+0xae>
4001057e:	f500 7888 	add.w	r8, r0, #272	; 0x110
40010582:	f407 7240 	and.w	r2, r7, #768	; 0x300
40010586:	4618      	mov	r0, r3
40010588:	2600      	movs	r6, #0
4001058a:	ea4f 2808 	mov.w	r8, r8, lsl #8
4001058e:	ea45 12d2 	orr.w	r2, r5, r2, lsr #7
40010592:	f108 0804 	add.w	r8, r8, #4
40010596:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
4001059a:	f048 4850 	orr.w	r8, r8, #3489660928	; 0xd0000000
4001059e:	f240 5901 	movw	r9, #1281	; 0x501
400105a2:	f8c8 2000 	str.w	r2, [r8]
400105a6:	f7ff fe5f 	bl	40010268 <mvTwsiDelay>
400105aa:	4620      	mov	r0, r4
400105ac:	f7ff fe84 	bl	400102b8 <twsiIntFlgClr>
400105b0:	4620      	mov	r0, r4
400105b2:	f7ff fe43 	bl	4001023c <twsiMainIntGet>
400105b6:	b118      	cbz	r0, 400105c0 <mvTwsiAddrSet+0x52>
400105b8:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
400105bc:	d35f      	bcc.n	4001067e <mvTwsiAddrSet+0x110>
400105be:	e056      	b.n	4001066e <mvTwsiAddrSet+0x100>
400105c0:	3601      	adds	r6, #1
400105c2:	454e      	cmp	r6, r9
400105c4:	d1f4      	bne.n	400105b0 <mvTwsiAddrSet+0x42>
400105c6:	e052      	b.n	4001066e <mvTwsiAddrSet+0x100>
400105c8:	2878      	cmp	r0, #120	; 0x78
400105ca:	d054      	beq.n	40010676 <mvTwsiAddrSet+0x108>
400105cc:	2840      	cmp	r0, #64	; 0x40
400105ce:	d003      	beq.n	400105d8 <mvTwsiAddrSet+0x6a>
400105d0:	2d01      	cmp	r5, #1
400105d2:	d051      	beq.n	40010678 <mvTwsiAddrSet+0x10a>
400105d4:	2818      	cmp	r0, #24
400105d6:	d000      	beq.n	400105da <mvTwsiAddrSet+0x6c>
400105d8:	b1f5      	cbz	r5, 40010618 <mvTwsiAddrSet+0xaa>
400105da:	007f      	lsls	r7, r7, #1
400105dc:	4620      	mov	r0, r4
400105de:	f407 77ff 	and.w	r7, r7, #510	; 0x1fe
400105e2:	f8c8 7000 	str.w	r7, [r8]
400105e6:	f7ff fe67 	bl	400102b8 <twsiIntFlgClr>
400105ea:	2600      	movs	r6, #0
400105ec:	f240 5701 	movw	r7, #1281	; 0x501
400105f0:	4620      	mov	r0, r4
400105f2:	f7ff fe23 	bl	4001023c <twsiMainIntGet>
400105f6:	b118      	cbz	r0, 40010600 <mvTwsiAddrSet+0x92>
400105f8:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
400105fc:	d345      	bcc.n	4001068a <mvTwsiAddrSet+0x11c>
400105fe:	e036      	b.n	4001066e <mvTwsiAddrSet+0x100>
40010600:	3601      	adds	r6, #1
40010602:	42be      	cmp	r6, r7
40010604:	d1f4      	bne.n	400105f0 <mvTwsiAddrSet+0x82>
40010606:	e032      	b.n	4001066e <mvTwsiAddrSet+0x100>
40010608:	2878      	cmp	r0, #120	; 0x78
4001060a:	d034      	beq.n	40010676 <mvTwsiAddrSet+0x108>
4001060c:	28e0      	cmp	r0, #224	; 0xe0
4001060e:	d029      	beq.n	40010664 <mvTwsiAddrSet+0xf6>
40010610:	2d01      	cmp	r5, #1
40010612:	d031      	beq.n	40010678 <mvTwsiAddrSet+0x10a>
40010614:	28d0      	cmp	r0, #208	; 0xd0
40010616:	e024      	b.n	40010662 <mvTwsiAddrSet+0xf4>
40010618:	2501      	movs	r5, #1
4001061a:	e02d      	b.n	40010678 <mvTwsiAddrSet+0x10a>
4001061c:	f500 7388 	add.w	r3, r0, #272	; 0x110
40010620:	007f      	lsls	r7, r7, #1
40010622:	f407 77ff 	and.w	r7, r7, #510	; 0x1fe
40010626:	2600      	movs	r6, #0
40010628:	021b      	lsls	r3, r3, #8
4001062a:	4317      	orrs	r7, r2
4001062c:	3304      	adds	r3, #4
4001062e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010632:	601f      	str	r7, [r3, #0]
40010634:	f240 5701 	movw	r7, #1281	; 0x501
40010638:	f7ff fe3e 	bl	400102b8 <twsiIntFlgClr>
4001063c:	4620      	mov	r0, r4
4001063e:	f7ff fdfd 	bl	4001023c <twsiMainIntGet>
40010642:	b118      	cbz	r0, 4001064c <mvTwsiAddrSet+0xde>
40010644:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
40010648:	d325      	bcc.n	40010696 <mvTwsiAddrSet+0x128>
4001064a:	e010      	b.n	4001066e <mvTwsiAddrSet+0x100>
4001064c:	3601      	adds	r6, #1
4001064e:	42be      	cmp	r6, r7
40010650:	d1f4      	bne.n	4001063c <mvTwsiAddrSet+0xce>
40010652:	e00c      	b.n	4001066e <mvTwsiAddrSet+0x100>
40010654:	2878      	cmp	r0, #120	; 0x78
40010656:	d00e      	beq.n	40010676 <mvTwsiAddrSet+0x108>
40010658:	2840      	cmp	r0, #64	; 0x40
4001065a:	d003      	beq.n	40010664 <mvTwsiAddrSet+0xf6>
4001065c:	2d01      	cmp	r5, #1
4001065e:	d00b      	beq.n	40010678 <mvTwsiAddrSet+0x10a>
40010660:	2818      	cmp	r0, #24
40010662:	d006      	beq.n	40010672 <mvTwsiAddrSet+0x104>
40010664:	f1d5 0501 	rsbs	r5, r5, #1
40010668:	bf38      	it	cc
4001066a:	2500      	movcc	r5, #0
4001066c:	e004      	b.n	40010678 <mvTwsiAddrSet+0x10a>
4001066e:	250e      	movs	r5, #14
40010670:	e002      	b.n	40010678 <mvTwsiAddrSet+0x10a>
40010672:	2500      	movs	r5, #0
40010674:	e000      	b.n	40010678 <mvTwsiAddrSet+0x10a>
40010676:	2526      	movs	r5, #38	; 0x26
40010678:	4628      	mov	r0, r5
4001067a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
4001067e:	4620      	mov	r0, r4
40010680:	f7ff fdea 	bl	40010258 <twsiStsGet>
40010684:	2838      	cmp	r0, #56	; 0x38
40010686:	d19f      	bne.n	400105c8 <mvTwsiAddrSet+0x5a>
40010688:	e7f5      	b.n	40010676 <mvTwsiAddrSet+0x108>
4001068a:	4620      	mov	r0, r4
4001068c:	f7ff fde4 	bl	40010258 <twsiStsGet>
40010690:	2838      	cmp	r0, #56	; 0x38
40010692:	d1b9      	bne.n	40010608 <mvTwsiAddrSet+0x9a>
40010694:	e7ef      	b.n	40010676 <mvTwsiAddrSet+0x108>
40010696:	4620      	mov	r0, r4
40010698:	f7ff fdde 	bl	40010258 <twsiStsGet>
4001069c:	2838      	cmp	r0, #56	; 0x38
4001069e:	d1d9      	bne.n	40010654 <mvTwsiAddrSet+0xe6>
400106a0:	e7e9      	b.n	40010676 <mvTwsiAddrSet+0x108>

Disassembly of section .text.mvTwsiRead:

400106a2 <mvTwsiRead>:
mvTwsiRead():
400106a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400106a6:	2a00      	cmp	r2, #0
400106a8:	b087      	sub	sp, #28
400106aa:	4604      	mov	r4, r0
400106ac:	460d      	mov	r5, r1
400106ae:	469b      	mov	fp, r3
400106b0:	9203      	str	r2, [sp, #12]
400106b2:	f000 80a6 	beq.w	40010802 <mvTwsiRead+0x160>
400106b6:	2900      	cmp	r1, #0
400106b8:	f000 80a3 	beq.w	40010802 <mvTwsiRead+0x160>
400106bc:	f500 7388 	add.w	r3, r0, #272	; 0x110
400106c0:	f04f 0800 	mov.w	r8, #0
400106c4:	f240 5901 	movw	r9, #1281	; 0x501
400106c8:	f240 4aff 	movw	sl, #1279	; 0x4ff
400106cc:	021b      	lsls	r3, r3, #8
400106ce:	f103 0608 	add.w	r6, r3, #8
400106d2:	3304      	adds	r3, #4
400106d4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400106d8:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
400106dc:	9302      	str	r3, [sp, #8]
400106de:	e002      	b.n	400106e6 <mvTwsiRead+0x44>
400106e0:	2001      	movs	r0, #1
400106e2:	f7ff fdc1 	bl	40010268 <mvTwsiDelay>
400106e6:	4620      	mov	r0, r4
400106e8:	f7ff fe4d 	bl	40010386 <mvTwsiStartBitSet>
400106ec:	2826      	cmp	r0, #38	; 0x26
400106ee:	4602      	mov	r2, r0
400106f0:	d078      	beq.n	400107e4 <mvTwsiRead+0x142>
400106f2:	2800      	cmp	r0, #0
400106f4:	f040 8091 	bne.w	4001081a <mvTwsiRead+0x178>
400106f8:	68af      	ldr	r7, [r5, #8]
400106fa:	2f01      	cmp	r7, #1
400106fc:	d128      	bne.n	40010750 <mvTwsiRead+0xae>
400106fe:	4620      	mov	r0, r4
40010700:	4629      	mov	r1, r5
40010702:	f7ff ff34 	bl	4001056e <mvTwsiAddrSet>
40010706:	2826      	cmp	r0, #38	; 0x26
40010708:	d072      	beq.n	400107f0 <mvTwsiRead+0x14e>
4001070a:	b120      	cbz	r0, 40010716 <mvTwsiRead+0x74>
4001070c:	4620      	mov	r0, r4
4001070e:	f7ff fe76 	bl	400103fe <mvTwsiStopBitSet>
40010712:	4638      	mov	r0, r7
40010714:	e078      	b.n	40010808 <mvTwsiRead+0x166>
40010716:	692a      	ldr	r2, [r5, #16]
40010718:	68eb      	ldr	r3, [r5, #12]
4001071a:	2a01      	cmp	r2, #1
4001071c:	d106      	bne.n	4001072c <mvTwsiRead+0x8a>
4001071e:	0a1a      	lsrs	r2, r3, #8
40010720:	f88d 3015 	strb.w	r3, [sp, #21]
40010724:	f88d 2014 	strb.w	r2, [sp, #20]
40010728:	2202      	movs	r2, #2
4001072a:	e002      	b.n	40010732 <mvTwsiRead+0x90>
4001072c:	463a      	mov	r2, r7
4001072e:	f88d 3014 	strb.w	r3, [sp, #20]
40010732:	4620      	mov	r0, r4
40010734:	a905      	add	r1, sp, #20
40010736:	f7ff fdd3 	bl	400102e0 <twsiDataTransmit>
4001073a:	2826      	cmp	r0, #38	; 0x26
4001073c:	d052      	beq.n	400107e4 <mvTwsiRead+0x142>
4001073e:	2800      	cmp	r0, #0
40010740:	d16b      	bne.n	4001081a <mvTwsiRead+0x178>
40010742:	4620      	mov	r0, r4
40010744:	f7ff fe1f 	bl	40010386 <mvTwsiStartBitSet>
40010748:	2826      	cmp	r0, #38	; 0x26
4001074a:	d04b      	beq.n	400107e4 <mvTwsiRead+0x142>
4001074c:	2800      	cmp	r0, #0
4001074e:	d164      	bne.n	4001081a <mvTwsiRead+0x178>
40010750:	2201      	movs	r2, #1
40010752:	4620      	mov	r0, r4
40010754:	4629      	mov	r1, r5
40010756:	f7ff ff0a 	bl	4001056e <mvTwsiAddrSet>
4001075a:	2826      	cmp	r0, #38	; 0x26
4001075c:	d042      	beq.n	400107e4 <mvTwsiRead+0x142>
4001075e:	2800      	cmp	r0, #0
40010760:	d15b      	bne.n	4001081a <mvTwsiRead+0x178>
40010762:	4607      	mov	r7, r0
40010764:	4620      	mov	r0, r4
40010766:	f7ff fd69 	bl	4001023c <twsiMainIntGet>
4001076a:	b128      	cbz	r0, 40010778 <mvTwsiRead+0xd6>
4001076c:	4557      	cmp	r7, sl
4001076e:	d854      	bhi.n	4001081a <mvTwsiRead+0x178>
40010770:	9b03      	ldr	r3, [sp, #12]
40010772:	465f      	mov	r7, fp
40010774:	9301      	str	r3, [sp, #4]
40010776:	e02c      	b.n	400107d2 <mvTwsiRead+0x130>
40010778:	3701      	adds	r7, #1
4001077a:	454f      	cmp	r7, r9
4001077c:	d1f2      	bne.n	40010764 <mvTwsiRead+0xc2>
4001077e:	e04c      	b.n	4001081a <mvTwsiRead+0x178>
40010780:	2f01      	cmp	r7, #1
40010782:	d103      	bne.n	4001078c <mvTwsiRead+0xea>
40010784:	6833      	ldr	r3, [r6, #0]
40010786:	f023 0304 	bic.w	r3, r3, #4
4001078a:	6033      	str	r3, [r6, #0]
4001078c:	4620      	mov	r0, r4
4001078e:	f7ff fd93 	bl	400102b8 <twsiIntFlgClr>
40010792:	2300      	movs	r3, #0
40010794:	4620      	mov	r0, r4
40010796:	9300      	str	r3, [sp, #0]
40010798:	f7ff fd50 	bl	4001023c <twsiMainIntGet>
4001079c:	9b00      	ldr	r3, [sp, #0]
4001079e:	b110      	cbz	r0, 400107a6 <mvTwsiRead+0x104>
400107a0:	4553      	cmp	r3, sl
400107a2:	d934      	bls.n	4001080e <mvTwsiRead+0x16c>
400107a4:	e039      	b.n	4001081a <mvTwsiRead+0x178>
400107a6:	3301      	adds	r3, #1
400107a8:	454b      	cmp	r3, r9
400107aa:	d1f3      	bne.n	40010794 <mvTwsiRead+0xf2>
400107ac:	e035      	b.n	4001081a <mvTwsiRead+0x178>
400107ae:	2878      	cmp	r0, #120	; 0x78
400107b0:	d018      	beq.n	400107e4 <mvTwsiRead+0x142>
400107b2:	2850      	cmp	r0, #80	; 0x50
400107b4:	d004      	beq.n	400107c0 <mvTwsiRead+0x11e>
400107b6:	2f01      	cmp	r7, #1
400107b8:	d12f      	bne.n	4001081a <mvTwsiRead+0x178>
400107ba:	2858      	cmp	r0, #88	; 0x58
400107bc:	d12d      	bne.n	4001081a <mvTwsiRead+0x178>
400107be:	e001      	b.n	400107c4 <mvTwsiRead+0x122>
400107c0:	2f01      	cmp	r7, #1
400107c2:	d02a      	beq.n	4001081a <mvTwsiRead+0x178>
400107c4:	9a02      	ldr	r2, [sp, #8]
400107c6:	3f01      	subs	r7, #1
400107c8:	6813      	ldr	r3, [r2, #0]
400107ca:	9a01      	ldr	r2, [sp, #4]
400107cc:	f802 3b01 	strb.w	r3, [r2], #1
400107d0:	9201      	str	r2, [sp, #4]
400107d2:	2f00      	cmp	r7, #0
400107d4:	d1d4      	bne.n	40010780 <mvTwsiRead+0xde>
400107d6:	4620      	mov	r0, r4
400107d8:	f7ff fe11 	bl	400103fe <mvTwsiStopBitSet>
400107dc:	2826      	cmp	r0, #38	; 0x26
400107de:	d001      	beq.n	400107e4 <mvTwsiRead+0x142>
400107e0:	b130      	cbz	r0, 400107f0 <mvTwsiRead+0x14e>
400107e2:	e010      	b.n	40010806 <mvTwsiRead+0x164>
400107e4:	f108 0801 	add.w	r8, r8, #1
400107e8:	f5b8 7f7a 	cmp.w	r8, #1000	; 0x3e8
400107ec:	f47f af78 	bne.w	400106e0 <mvTwsiRead+0x3e>
400107f0:	6833      	ldr	r3, [r6, #0]
400107f2:	2001      	movs	r0, #1
400107f4:	f043 0304 	orr.w	r3, r3, #4
400107f8:	6033      	str	r3, [r6, #0]
400107fa:	f7ff fd35 	bl	40010268 <mvTwsiDelay>
400107fe:	2000      	movs	r0, #0
40010800:	e002      	b.n	40010808 <mvTwsiRead+0x166>
40010802:	2004      	movs	r0, #4
40010804:	e000      	b.n	40010808 <mvTwsiRead+0x166>
40010806:	2001      	movs	r0, #1
40010808:	b007      	add	sp, #28
4001080a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4001080e:	4620      	mov	r0, r4
40010810:	f7ff fd22 	bl	40010258 <twsiStsGet>
40010814:	2838      	cmp	r0, #56	; 0x38
40010816:	d1ca      	bne.n	400107ae <mvTwsiRead+0x10c>
40010818:	e7e4      	b.n	400107e4 <mvTwsiRead+0x142>
4001081a:	4620      	mov	r0, r4
4001081c:	f7ff fdef 	bl	400103fe <mvTwsiStopBitSet>
40010820:	e7f1      	b.n	40010806 <mvTwsiRead+0x164>

Disassembly of section .text.__udelay:

40010824 <__udelay>:
__udelay():
40010824:	b570      	push	{r4, r5, r6, lr}
40010826:	2319      	movs	r3, #25
40010828:	4343      	muls	r3, r0
4001082a:	4a0c      	ldr	r2, [pc, #48]	; (4001085c <__udelay+0x38>)
4001082c:	4e0c      	ldr	r6, [pc, #48]	; (40010860 <__udelay+0x3c>)
4001082e:	4d0d      	ldr	r5, [pc, #52]	; (40010864 <__udelay+0x40>)
40010830:	6013      	str	r3, [r2, #0]
40010832:	6033      	str	r3, [r6, #0]
40010834:	682c      	ldr	r4, [r5, #0]
40010836:	f024 0402 	bic.w	r4, r4, #2
4001083a:	f044 0401 	orr.w	r4, r4, #1
4001083e:	f000 fc5b 	bl	400110f8 <mvSysEnvTimerIsRefClk25Mhz>
40010842:	b108      	cbz	r0, 40010848 <__udelay+0x24>
40010844:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
40010848:	602c      	str	r4, [r5, #0]
4001084a:	6833      	ldr	r3, [r6, #0]
4001084c:	2b00      	cmp	r3, #0
4001084e:	d1fc      	bne.n	4001084a <__udelay+0x26>
40010850:	4b04      	ldr	r3, [pc, #16]	; (40010864 <__udelay+0x40>)
40010852:	f024 0401 	bic.w	r4, r4, #1
40010856:	601c      	str	r4, [r3, #0]
40010858:	bd70      	pop	{r4, r5, r6, pc}
4001085a:	bf00      	nop
4001085c:	d0020310 	andle	r0, r2, r0, lsl r3
40010860:	d0020314 	andle	r0, r2, r4, lsl r3
40010864:	d0020300 	andle	r0, r2, r0, lsl #6

Disassembly of section .text.memset:

40010868 <memset>:
memset():
40010868:	4603      	mov	r3, r0
4001086a:	e001      	b.n	40010870 <memset+0x8>
4001086c:	f803 1b01 	strb.w	r1, [r3], #1
40010870:	f112 32ff 	adds.w	r2, r2, #4294967295
40010874:	d2fa      	bcs.n	4001086c <memset+0x4>
40010876:	4770      	bx	lr

Disassembly of section .text.memcpy:

40010878 <memcpy>:
memcpy():
40010878:	b510      	push	{r4, lr}
4001087a:	2300      	movs	r3, #0
4001087c:	e002      	b.n	40010884 <memcpy+0xc>
4001087e:	5ccc      	ldrb	r4, [r1, r3]
40010880:	54c4      	strb	r4, [r0, r3]
40010882:	3301      	adds	r3, #1
40010884:	4293      	cmp	r3, r2
40010886:	d1fa      	bne.n	4001087e <memcpy+0x6>
40010888:	bd10      	pop	{r4, pc}

Disassembly of section .text.uli2a:

4001088a <uli2a>:
uli2a():
4001088a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4001088e:	4604      	mov	r4, r0
40010890:	460d      	mov	r5, r1
40010892:	4616      	mov	r6, r2
40010894:	4698      	mov	r8, r3
40010896:	2701      	movs	r7, #1
40010898:	e000      	b.n	4001089c <uli2a+0x12>
4001089a:	436f      	muls	r7, r5
4001089c:	4620      	mov	r0, r4
4001089e:	4639      	mov	r1, r7
400108a0:	f7f1 eefc 	blx	4000269c <__aeabi_uidiv>
400108a4:	42a8      	cmp	r0, r5
400108a6:	d2f8      	bcs.n	4001089a <uli2a+0x10>
400108a8:	f04f 0900 	mov.w	r9, #0
400108ac:	e029      	b.n	40010902 <uli2a+0x78>
400108ae:	4639      	mov	r1, r7
400108b0:	4620      	mov	r0, r4
400108b2:	f7f1 eef4 	blx	4000269c <__aeabi_uidiv>
400108b6:	4639      	mov	r1, r7
400108b8:	4682      	mov	sl, r0
400108ba:	4620      	mov	r0, r4
400108bc:	f7f1 efe4 	blx	40002888 <__aeabi_uidivmod>
400108c0:	4638      	mov	r0, r7
400108c2:	460c      	mov	r4, r1
400108c4:	4629      	mov	r1, r5
400108c6:	f7f1 eeea 	blx	4000269c <__aeabi_uidiv>
400108ca:	4607      	mov	r7, r0
400108cc:	f1b9 0f00 	cmp.w	r9, #0
400108d0:	d104      	bne.n	400108dc <uli2a+0x52>
400108d2:	f1ba 0f00 	cmp.w	sl, #0
400108d6:	dc01      	bgt.n	400108dc <uli2a+0x52>
400108d8:	2800      	cmp	r0, #0
400108da:	d1e8      	bne.n	400108ae <uli2a+0x24>
400108dc:	f1ba 0f09 	cmp.w	sl, #9
400108e0:	f108 0201 	add.w	r2, r8, #1
400108e4:	fa5f f18a 	uxtb.w	r1, sl
400108e8:	dd04      	ble.n	400108f4 <uli2a+0x6a>
400108ea:	2e00      	cmp	r6, #0
400108ec:	bf0c      	ite	eq
400108ee:	2357      	moveq	r3, #87	; 0x57
400108f0:	2337      	movne	r3, #55	; 0x37
400108f2:	e000      	b.n	400108f6 <uli2a+0x6c>
400108f4:	2330      	movs	r3, #48	; 0x30
400108f6:	f109 0901 	add.w	r9, r9, #1
400108fa:	185b      	adds	r3, r3, r1
400108fc:	f888 3000 	strb.w	r3, [r8]
40010900:	4690      	mov	r8, r2
40010902:	2f00      	cmp	r7, #0
40010904:	d1d3      	bne.n	400108ae <uli2a+0x24>
40010906:	f888 7000 	strb.w	r7, [r8]
4001090a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .text.ui2a:

4001090e <ui2a>:
ui2a():
4001090e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
40010912:	4604      	mov	r4, r0
40010914:	460d      	mov	r5, r1
40010916:	4616      	mov	r6, r2
40010918:	4698      	mov	r8, r3
4001091a:	2701      	movs	r7, #1
4001091c:	e000      	b.n	40010920 <ui2a+0x12>
4001091e:	436f      	muls	r7, r5
40010920:	4620      	mov	r0, r4
40010922:	4639      	mov	r1, r7
40010924:	f7f1 eeba 	blx	4000269c <__aeabi_uidiv>
40010928:	42a8      	cmp	r0, r5
4001092a:	d2f8      	bcs.n	4001091e <ui2a+0x10>
4001092c:	f04f 0900 	mov.w	r9, #0
40010930:	e029      	b.n	40010986 <ui2a+0x78>
40010932:	4639      	mov	r1, r7
40010934:	4620      	mov	r0, r4
40010936:	f7f1 eeb2 	blx	4000269c <__aeabi_uidiv>
4001093a:	4639      	mov	r1, r7
4001093c:	4682      	mov	sl, r0
4001093e:	4620      	mov	r0, r4
40010940:	f7f1 efa2 	blx	40002888 <__aeabi_uidivmod>
40010944:	4638      	mov	r0, r7
40010946:	460c      	mov	r4, r1
40010948:	4629      	mov	r1, r5
4001094a:	f7f1 eea8 	blx	4000269c <__aeabi_uidiv>
4001094e:	4607      	mov	r7, r0
40010950:	f1b9 0f00 	cmp.w	r9, #0
40010954:	d104      	bne.n	40010960 <ui2a+0x52>
40010956:	f1ba 0f00 	cmp.w	sl, #0
4001095a:	dc01      	bgt.n	40010960 <ui2a+0x52>
4001095c:	2800      	cmp	r0, #0
4001095e:	d1e8      	bne.n	40010932 <ui2a+0x24>
40010960:	f1ba 0f09 	cmp.w	sl, #9
40010964:	f108 0201 	add.w	r2, r8, #1
40010968:	fa5f f18a 	uxtb.w	r1, sl
4001096c:	dd04      	ble.n	40010978 <ui2a+0x6a>
4001096e:	2e00      	cmp	r6, #0
40010970:	bf0c      	ite	eq
40010972:	2357      	moveq	r3, #87	; 0x57
40010974:	2337      	movne	r3, #55	; 0x37
40010976:	e000      	b.n	4001097a <ui2a+0x6c>
40010978:	2330      	movs	r3, #48	; 0x30
4001097a:	f109 0901 	add.w	r9, r9, #1
4001097e:	185b      	adds	r3, r3, r1
40010980:	f888 3000 	strb.w	r3, [r8]
40010984:	4690      	mov	r8, r2
40010986:	2f00      	cmp	r7, #0
40010988:	d1d3      	bne.n	40010932 <ui2a+0x24>
4001098a:	f888 7000 	strb.w	r7, [r8]
4001098e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .text.putchw:

40010992 <putchw>:
putchw():
40010992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
40010996:	2b00      	cmp	r3, #0
40010998:	bf0c      	ite	eq
4001099a:	f04f 0820 	moveq.w	r8, #32
4001099e:	f04f 0830 	movne.w	r8, #48	; 0x30
400109a2:	9e06      	ldr	r6, [sp, #24]
400109a4:	4604      	mov	r4, r0
400109a6:	460d      	mov	r5, r1
400109a8:	4633      	mov	r3, r6
400109aa:	e000      	b.n	400109ae <putchw+0x1c>
400109ac:	3a01      	subs	r2, #1
400109ae:	f813 1b01 	ldrb.w	r1, [r3], #1
400109b2:	b909      	cbnz	r1, 400109b8 <putchw+0x26>
400109b4:	4617      	mov	r7, r2
400109b6:	e006      	b.n	400109c6 <putchw+0x34>
400109b8:	2a00      	cmp	r2, #0
400109ba:	dcf7      	bgt.n	400109ac <putchw+0x1a>
400109bc:	e7fa      	b.n	400109b4 <putchw+0x22>
400109be:	4620      	mov	r0, r4
400109c0:	4641      	mov	r1, r8
400109c2:	47a8      	blx	r5
400109c4:	3f01      	subs	r7, #1
400109c6:	2f00      	cmp	r7, #0
400109c8:	dcf9      	bgt.n	400109be <putchw+0x2c>
400109ca:	e001      	b.n	400109d0 <putchw+0x3e>
400109cc:	4620      	mov	r0, r4
400109ce:	47a8      	blx	r5
400109d0:	f816 1b01 	ldrb.w	r1, [r6], #1
400109d4:	2900      	cmp	r1, #0
400109d6:	d1f9      	bne.n	400109cc <putchw+0x3a>
400109d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text.putcn:

400109dc <putcn>:
putcn():
400109dc:	b510      	push	{r4, lr}
400109de:	4608      	mov	r0, r1
400109e0:	460c      	mov	r4, r1
400109e2:	f7f2 fbc2 	bl	4000316a <mvUartPutc>
400109e6:	2c0a      	cmp	r4, #10
400109e8:	d104      	bne.n	400109f4 <putcn+0x18>
400109ea:	200d      	movs	r0, #13
400109ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
400109f0:	f7f2 bbbb 	b.w	4000316a <mvUartPutc>
400109f4:	bd10      	pop	{r4, pc}

Disassembly of section .text.tfp_format:

400109f6 <tfp_format>:
tfp_format():
400109f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400109fa:	b087      	sub	sp, #28
400109fc:	4681      	mov	r9, r0
400109fe:	468a      	mov	sl, r1
40010a00:	4615      	mov	r5, r2
40010a02:	461c      	mov	r4, r3
40010a04:	ae03      	add	r6, sp, #12
40010a06:	e0a2      	b.n	40010b4e <tfp_format+0x158>
40010a08:	2925      	cmp	r1, #37	; 0x25
40010a0a:	d002      	beq.n	40010a12 <tfp_format+0x1c>
40010a0c:	3501      	adds	r5, #1
40010a0e:	4648      	mov	r0, r9
40010a10:	e09c      	b.n	40010b4c <tfp_format+0x156>
40010a12:	786b      	ldrb	r3, [r5, #1]
40010a14:	2b30      	cmp	r3, #48	; 0x30
40010a16:	d003      	beq.n	40010a20 <tfp_format+0x2a>
40010a18:	3502      	adds	r5, #2
40010a1a:	f04f 0b00 	mov.w	fp, #0
40010a1e:	e003      	b.n	40010a28 <tfp_format+0x32>
40010a20:	78ab      	ldrb	r3, [r5, #2]
40010a22:	3503      	adds	r5, #3
40010a24:	f04f 0b01 	mov.w	fp, #1
40010a28:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
40010a2c:	2a09      	cmp	r2, #9
40010a2e:	d81e      	bhi.n	40010a6e <tfp_format+0x78>
40010a30:	462a      	mov	r2, r5
40010a32:	f04f 0800 	mov.w	r8, #0
40010a36:	200a      	movs	r0, #10
40010a38:	e003      	b.n	40010a42 <tfp_format+0x4c>
40010a3a:	fb00 1808 	mla	r8, r0, r8, r1
40010a3e:	f812 3b01 	ldrb.w	r3, [r2], #1
40010a42:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
40010a46:	4615      	mov	r5, r2
40010a48:	b2cf      	uxtb	r7, r1
40010a4a:	2f09      	cmp	r7, #9
40010a4c:	d9f5      	bls.n	40010a3a <tfp_format+0x44>
40010a4e:	f1a3 0161 	sub.w	r1, r3, #97	; 0x61
40010a52:	2905      	cmp	r1, #5
40010a54:	d802      	bhi.n	40010a5c <tfp_format+0x66>
40010a56:	f1a3 0157 	sub.w	r1, r3, #87	; 0x57
40010a5a:	e005      	b.n	40010a68 <tfp_format+0x72>
40010a5c:	f1a3 0141 	sub.w	r1, r3, #65	; 0x41
40010a60:	2905      	cmp	r1, #5
40010a62:	d806      	bhi.n	40010a72 <tfp_format+0x7c>
40010a64:	f1a3 0137 	sub.w	r1, r3, #55	; 0x37
40010a68:	290a      	cmp	r1, #10
40010a6a:	dc02      	bgt.n	40010a72 <tfp_format+0x7c>
40010a6c:	e7e5      	b.n	40010a3a <tfp_format+0x44>
40010a6e:	f04f 0800 	mov.w	r8, #0
40010a72:	2b6c      	cmp	r3, #108	; 0x6c
40010a74:	d103      	bne.n	40010a7e <tfp_format+0x88>
40010a76:	782b      	ldrb	r3, [r5, #0]
40010a78:	2201      	movs	r2, #1
40010a7a:	3501      	adds	r5, #1
40010a7c:	e000      	b.n	40010a80 <tfp_format+0x8a>
40010a7e:	2200      	movs	r2, #0
40010a80:	2b64      	cmp	r3, #100	; 0x64
40010a82:	d018      	beq.n	40010ab6 <tfp_format+0xc0>
40010a84:	d80a      	bhi.n	40010a9c <tfp_format+0xa6>
40010a86:	2b58      	cmp	r3, #88	; 0x58
40010a88:	d030      	beq.n	40010aec <tfp_format+0xf6>
40010a8a:	d804      	bhi.n	40010a96 <tfp_format+0xa0>
40010a8c:	2b00      	cmp	r3, #0
40010a8e:	d062      	beq.n	40010b56 <tfp_format+0x160>
40010a90:	2b25      	cmp	r3, #37	; 0x25
40010a92:	d15c      	bne.n	40010b4e <tfp_format+0x158>
40010a94:	e058      	b.n	40010b48 <tfp_format+0x152>
40010a96:	2b63      	cmp	r3, #99	; 0x63
40010a98:	d159      	bne.n	40010b4e <tfp_format+0x158>
40010a9a:	e045      	b.n	40010b28 <tfp_format+0x132>
40010a9c:	2b75      	cmp	r3, #117	; 0x75
40010a9e:	d004      	beq.n	40010aaa <tfp_format+0xb4>
40010aa0:	2b78      	cmp	r3, #120	; 0x78
40010aa2:	d023      	beq.n	40010aec <tfp_format+0xf6>
40010aa4:	2b73      	cmp	r3, #115	; 0x73
40010aa6:	d152      	bne.n	40010b4e <tfp_format+0x158>
40010aa8:	e043      	b.n	40010b32 <tfp_format+0x13c>
40010aaa:	1d27      	adds	r7, r4, #4
40010aac:	6820      	ldr	r0, [r4, #0]
40010aae:	210a      	movs	r1, #10
40010ab0:	b372      	cbz	r2, 40010b10 <tfp_format+0x11a>
40010ab2:	2200      	movs	r2, #0
40010ab4:	e023      	b.n	40010afe <tfp_format+0x108>
40010ab6:	1d27      	adds	r7, r4, #4
40010ab8:	6820      	ldr	r0, [r4, #0]
40010aba:	b15a      	cbz	r2, 40010ad4 <tfp_format+0xde>
40010abc:	2800      	cmp	r0, #0
40010abe:	da05      	bge.n	40010acc <tfp_format+0xd6>
40010ac0:	232d      	movs	r3, #45	; 0x2d
40010ac2:	4240      	negs	r0, r0
40010ac4:	f88d 300c 	strb.w	r3, [sp, #12]
40010ac8:	1c73      	adds	r3, r6, #1
40010aca:	e000      	b.n	40010ace <tfp_format+0xd8>
40010acc:	4633      	mov	r3, r6
40010ace:	210a      	movs	r1, #10
40010ad0:	2200      	movs	r2, #0
40010ad2:	e015      	b.n	40010b00 <tfp_format+0x10a>
40010ad4:	2800      	cmp	r0, #0
40010ad6:	da05      	bge.n	40010ae4 <tfp_format+0xee>
40010ad8:	232d      	movs	r3, #45	; 0x2d
40010ada:	4240      	negs	r0, r0
40010adc:	f88d 300c 	strb.w	r3, [sp, #12]
40010ae0:	1c73      	adds	r3, r6, #1
40010ae2:	e000      	b.n	40010ae6 <tfp_format+0xf0>
40010ae4:	4633      	mov	r3, r6
40010ae6:	210a      	movs	r1, #10
40010ae8:	2200      	movs	r2, #0
40010aea:	e012      	b.n	40010b12 <tfp_format+0x11c>
40010aec:	1d27      	adds	r7, r4, #4
40010aee:	6820      	ldr	r0, [r4, #0]
40010af0:	2110      	movs	r1, #16
40010af2:	b142      	cbz	r2, 40010b06 <tfp_format+0x110>
40010af4:	f1a3 0458 	sub.w	r4, r3, #88	; 0x58
40010af8:	4262      	negs	r2, r4
40010afa:	eb42 0204 	adc.w	r2, r2, r4
40010afe:	4633      	mov	r3, r6
40010b00:	f7ff fec3 	bl	4001088a <uli2a>
40010b04:	e007      	b.n	40010b16 <tfp_format+0x120>
40010b06:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
40010b0a:	425a      	negs	r2, r3
40010b0c:	eb42 0203 	adc.w	r2, r2, r3
40010b10:	4633      	mov	r3, r6
40010b12:	f7ff fefc 	bl	4001090e <ui2a>
40010b16:	4648      	mov	r0, r9
40010b18:	4651      	mov	r1, sl
40010b1a:	4642      	mov	r2, r8
40010b1c:	465b      	mov	r3, fp
40010b1e:	463c      	mov	r4, r7
40010b20:	9600      	str	r6, [sp, #0]
40010b22:	f7ff ff36 	bl	40010992 <putchw>
40010b26:	e012      	b.n	40010b4e <tfp_format+0x158>
40010b28:	4648      	mov	r0, r9
40010b2a:	7821      	ldrb	r1, [r4, #0]
40010b2c:	1d27      	adds	r7, r4, #4
40010b2e:	47d0      	blx	sl
40010b30:	e008      	b.n	40010b44 <tfp_format+0x14e>
40010b32:	6823      	ldr	r3, [r4, #0]
40010b34:	4648      	mov	r0, r9
40010b36:	4651      	mov	r1, sl
40010b38:	4642      	mov	r2, r8
40010b3a:	1d27      	adds	r7, r4, #4
40010b3c:	9300      	str	r3, [sp, #0]
40010b3e:	2300      	movs	r3, #0
40010b40:	f7ff ff27 	bl	40010992 <putchw>
40010b44:	463c      	mov	r4, r7
40010b46:	e002      	b.n	40010b4e <tfp_format+0x158>
40010b48:	4648      	mov	r0, r9
40010b4a:	4619      	mov	r1, r3
40010b4c:	47d0      	blx	sl
40010b4e:	7829      	ldrb	r1, [r5, #0]
40010b50:	2900      	cmp	r1, #0
40010b52:	f47f af59 	bne.w	40010a08 <tfp_format+0x12>
40010b56:	b007      	add	sp, #28
40010b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.mvPrintf:

40010b5c <mvPrintf>:
mvPrintf():
40010b5c:	b40f      	push	{r0, r1, r2, r3}
40010b5e:	b507      	push	{r0, r1, r2, lr}
40010b60:	ab04      	add	r3, sp, #16
40010b62:	2000      	movs	r0, #0
40010b64:	4904      	ldr	r1, [pc, #16]	; (40010b78 <mvPrintf+0x1c>)
40010b66:	f853 2b04 	ldr.w	r2, [r3], #4
40010b6a:	9301      	str	r3, [sp, #4]
40010b6c:	f7ff ff43 	bl	400109f6 <tfp_format>
40010b70:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
40010b74:	b004      	add	sp, #16
40010b76:	4770      	bx	lr
40010b78:	400109dd 	ldrdmi	r0, [r1], -sp

Disassembly of section .text.writeOpExecute:

40010b7c <writeOpExecute>:
writeOpExecute():
40010b7c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
40010b7e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
40010b82:	4606      	mov	r6, r0
40010b84:	688c      	ldr	r4, [r1, #8]
40010b86:	68d5      	ldr	r5, [r2, #12]
40010b88:	1c6a      	adds	r2, r5, #1
40010b8a:	d015      	beq.n	40010bb8 <writeOpExecute+0x3c>
40010b8c:	aa03      	add	r2, sp, #12
40010b8e:	ab02      	add	r3, sp, #8
40010b90:	9200      	str	r2, [sp, #0]
40010b92:	c906      	ldmia	r1, {r1, r2}
40010b94:	f7f3 fe80 	bl	40004898 <mvHwsGetExtBaseAddr>
40010b98:	2800      	cmp	r0, #0
40010b9a:	d10e      	bne.n	40010bba <writeOpExecute+0x3e>
40010b9c:	9b02      	ldr	r3, [sp, #8]
40010b9e:	4025      	ands	r5, r4
40010ba0:	9a03      	ldr	r2, [sp, #12]
40010ba2:	fb02 3606 	mla	r6, r2, r6, r3
40010ba6:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
40010baa:	6833      	ldr	r3, [r6, #0]
40010bac:	ea23 0304 	bic.w	r3, r3, r4
40010bb0:	ea43 0405 	orr.w	r4, r3, r5
40010bb4:	6034      	str	r4, [r6, #0]
40010bb6:	e000      	b.n	40010bba <writeOpExecute+0x3e>
40010bb8:	2000      	movs	r0, #0
40010bba:	b004      	add	sp, #16
40010bbc:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.delayOpExecute:

40010bbe <delayOpExecute>:
delayOpExecute():
40010bbe:	b508      	push	{r3, lr}
40010bc0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
40010bc4:	f891 3020 	ldrb.w	r3, [r1, #32]
40010bc8:	4358      	muls	r0, r3
40010bca:	f7ff fe2b 	bl	40010824 <__udelay>
40010bce:	2000      	movs	r0, #0
40010bd0:	bd08      	pop	{r3, pc}

Disassembly of section .text.pollOpExecute:

40010bd4 <pollOpExecute>:
pollOpExecute():
40010bd4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
40010bd8:	460b      	mov	r3, r1
40010bda:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40010bde:	4680      	mov	r8, r0
40010be0:	68d4      	ldr	r4, [r2, #12]
40010be2:	b085      	sub	sp, #20
40010be4:	688d      	ldr	r5, [r1, #8]
40010be6:	8c4e      	ldrh	r6, [r1, #34]	; 0x22
40010be8:	f891 7020 	ldrb.w	r7, [r1, #32]
40010bec:	1c61      	adds	r1, r4, #1
40010bee:	d01e      	beq.n	40010c2e <pollOpExecute+0x5a>
40010bf0:	aa03      	add	r2, sp, #12
40010bf2:	9200      	str	r2, [sp, #0]
40010bf4:	e893 0006 	ldmia.w	r3, {r1, r2}
40010bf8:	ab02      	add	r3, sp, #8
40010bfa:	f7f3 fe4d 	bl	40004898 <mvHwsGetExtBaseAddr>
40010bfe:	f1b0 0900 	subs.w	r9, r0, #0
40010c02:	d116      	bne.n	40010c32 <pollOpExecute+0x5e>
40010c04:	9b02      	ldr	r3, [sp, #8]
40010c06:	46ca      	mov	sl, r9
40010c08:	9a03      	ldr	r2, [sp, #12]
40010c0a:	fb02 3808 	mla	r8, r2, r8, r3
40010c0e:	f048 4850 	orr.w	r8, r8, #3489660928	; 0xd0000000
40010c12:	f8d8 3000 	ldr.w	r3, [r8]
40010c16:	4638      	mov	r0, r7
40010c18:	f10a 0a01 	add.w	sl, sl, #1
40010c1c:	ea03 0b05 	and.w	fp, r3, r5
40010c20:	f7ff fe00 	bl	40010824 <__udelay>
40010c24:	45a3      	cmp	fp, r4
40010c26:	d004      	beq.n	40010c32 <pollOpExecute+0x5e>
40010c28:	45b2      	cmp	sl, r6
40010c2a:	d3f2      	bcc.n	40010c12 <pollOpExecute+0x3e>
40010c2c:	e005      	b.n	40010c3a <pollOpExecute+0x66>
40010c2e:	f04f 0900 	mov.w	r9, #0
40010c32:	4648      	mov	r0, r9
40010c34:	b005      	add	sp, #20
40010c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40010c3a:	4803      	ldr	r0, [pc, #12]	; (40010c48 <pollOpExecute+0x74>)
40010c3c:	f04f 090e 	mov.w	r9, #14
40010c40:	f7f2 fa94 	bl	4000316c <putstring>
40010c44:	e7f5      	b.n	40010c32 <pollOpExecute+0x5e>
40010c46:	bf00      	nop
40010c48:	400140e6 	andmi	r4, r1, r6, ror #1

Disassembly of section .text.getCfgSeqOp:

40010c4c <getCfgSeqOp>:
getCfgSeqOp():
40010c4c:	f890 3020 	ldrb.w	r3, [r0, #32]
40010c50:	b12b      	cbz	r3, 40010c5e <getCfgSeqOp+0x12>
40010c52:	8c40      	ldrh	r0, [r0, #34]	; 0x22
40010c54:	2800      	cmp	r0, #0
40010c56:	bf14      	ite	ne
40010c58:	2002      	movne	r0, #2
40010c5a:	2001      	moveq	r0, #1
40010c5c:	4770      	bx	lr
40010c5e:	4618      	mov	r0, r3
40010c60:	4770      	bx	lr

Disassembly of section .text.mvSeqExec:

40010c64 <mvSeqExec>:
mvSeqExec():
40010c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
40010c68:	4606      	mov	r6, r0
40010c6a:	b2c0      	uxtb	r0, r0
40010c6c:	460c      	mov	r4, r1
40010c6e:	f7f3 fdef 	bl	40004850 <mvHwsIsSerdesActive>
40010c72:	2801      	cmp	r0, #1
40010c74:	d006      	beq.n	40010c84 <mvSeqExec+0x20>
40010c76:	4811      	ldr	r0, [pc, #68]	; (40010cbc <mvSeqExec+0x58>)
40010c78:	4631      	mov	r1, r6
40010c7a:	f7ff ff6f 	bl	40010b5c <mvPrintf>
40010c7e:	2004      	movs	r0, #4
40010c80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
40010c84:	4b0e      	ldr	r3, [pc, #56]	; (40010cc0 <mvSeqExec+0x5c>)
40010c86:	2500      	movs	r5, #0
40010c88:	f8df 9038 	ldr.w	r9, [pc, #56]	; 40010cc4 <mvSeqExec+0x60>
40010c8c:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
40010c90:	f853 4034 	ldr.w	r4, [r3, r4, lsl #3]
40010c94:	f892 8004 	ldrb.w	r8, [r2, #4]
40010c98:	7957      	ldrb	r7, [r2, #5]
40010c9a:	e00a      	b.n	40010cb2 <mvSeqExec+0x4e>
40010c9c:	4620      	mov	r0, r4
40010c9e:	3501      	adds	r5, #1
40010ca0:	f7ff ffd4 	bl	40010c4c <getCfgSeqOp>
40010ca4:	4621      	mov	r1, r4
40010ca6:	463a      	mov	r2, r7
40010ca8:	3424      	adds	r4, #36	; 0x24
40010caa:	f859 3020 	ldr.w	r3, [r9, r0, lsl #2]
40010cae:	4630      	mov	r0, r6
40010cb0:	4798      	blx	r3
40010cb2:	4545      	cmp	r5, r8
40010cb4:	d3f2      	bcc.n	40010c9c <mvSeqExec+0x38>
40010cb6:	2000      	movs	r0, #0
40010cb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
40010cbc:	400140fe 	strdmi	r4, [r1], -lr
40010cc0:	40020000 	andmi	r0, r2, r0
40010cc4:	40017514 	andmi	r7, r1, r4, lsl r5

Disassembly of section .text.gppRegSet.isra.0.constprop.2:

40010cc8 <gppRegSet.isra.0.constprop.2>:
gppRegSet.isra.0.constprop.2():
40010cc8:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
40010ccc:	6803      	ldr	r3, [r0, #0]
40010cce:	6001      	str	r1, [r0, #0]
40010cd0:	4770      	bx	lr

Disassembly of section .text.mvSysEnvUsbVbusGppReset:

40010cd4 <mvSysEnvUsbVbusGppReset>:
mvSysEnvUsbVbusGppReset():
40010cd4:	2800      	cmp	r0, #0
40010cd6:	4602      	mov	r2, r0
40010cd8:	bfb8      	it	lt
40010cda:	1dc2      	addlt	r2, r0, #7
40010cdc:	4b10      	ldr	r3, [pc, #64]	; (40010d20 <mvSysEnvUsbVbusGppReset+0x4c>)
40010cde:	b510      	push	{r4, lr}
40010ce0:	10d2      	asrs	r2, r2, #3
40010ce2:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
40010ce6:	4003      	ands	r3, r0
40010ce8:	0092      	lsls	r2, r2, #2
40010cea:	2b00      	cmp	r3, #0
40010cec:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40010cf0:	6811      	ldr	r1, [r2, #0]
40010cf2:	da03      	bge.n	40010cfc <mvSysEnvUsbVbusGppReset+0x28>
40010cf4:	3b01      	subs	r3, #1
40010cf6:	f063 0307 	orn	r3, r3, #7
40010cfa:	3301      	adds	r3, #1
40010cfc:	240f      	movs	r4, #15
40010cfe:	009b      	lsls	r3, r3, #2
40010d00:	281f      	cmp	r0, #31
40010d02:	fa04 f303 	lsl.w	r3, r4, r3
40010d06:	ea21 0303 	bic.w	r3, r1, r3
40010d0a:	6013      	str	r3, [r2, #0]
40010d0c:	bfd8      	it	le
40010d0e:	4a05      	ldrle	r2, [pc, #20]	; (40010d24 <mvSysEnvUsbVbusGppReset+0x50>)
40010d10:	f04f 0300 	mov.w	r3, #0
40010d14:	bfc8      	it	gt
40010d16:	4a04      	ldrgt	r2, [pc, #16]	; (40010d28 <mvSysEnvUsbVbusGppReset+0x54>)
40010d18:	6013      	str	r3, [r2, #0]
40010d1a:	f842 3c04 	str.w	r3, [r2, #-4]
40010d1e:	bd10      	pop	{r4, pc}
40010d20:	80000007 	andhi	r0, r0, r7
40010d24:	d0018104 	andle	r8, r1, r4, lsl #2
40010d28:	d0018144 	andle	r8, r1, r4, asr #2

Disassembly of section .text.mvBoardIdGet:

40010d2c <mvBoardIdGet>:
mvBoardIdGet():
40010d2c:	4b03      	ldr	r3, [pc, #12]	; (40010d3c <mvBoardIdGet+0x10>)
40010d2e:	6818      	ldr	r0, [r3, #0]
40010d30:	1c42      	adds	r2, r0, #1
40010d32:	d101      	bne.n	40010d38 <mvBoardIdGet+0xc>
40010d34:	2000      	movs	r0, #0
40010d36:	6018      	str	r0, [r3, #0]
40010d38:	4770      	bx	lr
40010d3a:	bf00      	nop
40010d3c:	40017528 	andmi	r7, r1, r8, lsr #10

Disassembly of section .text.mvBoardTclkGet:

40010d40 <mvBoardTclkGet>:
mvBoardTclkGet():
40010d40:	4b07      	ldr	r3, [pc, #28]	; (40010d60 <mvBoardTclkGet+0x20>)
40010d42:	681a      	ldr	r2, [r3, #0]
40010d44:	0411      	lsls	r1, r2, #16
40010d46:	d409      	bmi.n	40010d5c <mvBoardTclkGet+0x1c>
40010d48:	6818      	ldr	r0, [r3, #0]
40010d4a:	4a06      	ldr	r2, [pc, #24]	; (40010d64 <mvBoardTclkGet+0x24>)
40010d4c:	4b06      	ldr	r3, [pc, #24]	; (40010d68 <mvBoardTclkGet+0x28>)
40010d4e:	f3c0 60c2 	ubfx	r0, r0, #27, #3
40010d52:	2802      	cmp	r0, #2
40010d54:	bf14      	ite	ne
40010d56:	4610      	movne	r0, r2
40010d58:	4618      	moveq	r0, r3
40010d5a:	4770      	bx	lr
40010d5c:	4803      	ldr	r0, [pc, #12]	; (40010d6c <mvBoardTclkGet+0x2c>)
40010d5e:	4770      	bx	lr
40010d60:	d0018600 	andle	r8, r1, r0, lsl #12
40010d64:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
40010d68:	09ef21ab 	stmibeq	pc!, {r0, r1, r3, r5, r7, r8, sp}^	; <UNPREDICTABLE>
40010d6c:	0bebc200 	bleq	3fb01574 <MV_CPU_LE+0x3fb01573>

Disassembly of section .text.mvBoardForcePcieGen1Get:

40010d70 <mvBoardForcePcieGen1Get>:
mvBoardForcePcieGen1Get():
40010d70:	b510      	push	{r4, lr}
40010d72:	b08a      	sub	sp, #40	; 0x28
40010d74:	2400      	movs	r4, #0
40010d76:	9407      	str	r4, [sp, #28]
40010d78:	f88d 4020 	strb.w	r4, [sp, #32]
40010d7c:	f7ff ffe0 	bl	40010d40 <mvBoardTclkGet>
40010d80:	f644 6120 	movw	r1, #20000	; 0x4e20
40010d84:	ab07      	add	r3, sp, #28
40010d86:	9400      	str	r4, [sp, #0]
40010d88:	4602      	mov	r2, r0
40010d8a:	4620      	mov	r0, r4
40010d8c:	f7ff fb69 	bl	40010462 <mvTwsiInit>
40010d90:	234c      	movs	r3, #76	; 0x4c
40010d92:	4620      	mov	r0, r4
40010d94:	9302      	str	r3, [sp, #8]
40010d96:	a902      	add	r1, sp, #8
40010d98:	2301      	movs	r3, #1
40010d9a:	f10d 0227 	add.w	r2, sp, #39	; 0x27
40010d9e:	f88d 400c 	strb.w	r4, [sp, #12]
40010da2:	9305      	str	r3, [sp, #20]
40010da4:	9304      	str	r3, [sp, #16]
40010da6:	9406      	str	r4, [sp, #24]
40010da8:	f7ff fc7b 	bl	400106a2 <mvTwsiRead>
40010dac:	b920      	cbnz	r0, 40010db8 <mvBoardForcePcieGen1Get+0x48>
40010dae:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
40010db2:	f3c0 1000 	ubfx	r0, r0, #4, #1
40010db6:	e000      	b.n	40010dba <mvBoardForcePcieGen1Get+0x4a>
40010db8:	4620      	mov	r0, r4
40010dba:	b00a      	add	sp, #40	; 0x28
40010dbc:	bd10      	pop	{r4, pc}

Disassembly of section .text.mvBoardIdIndexGet:

40010dbe <mvBoardIdIndexGet>:
mvBoardIdIndexGet():
40010dbe:	f000 000f 	and.w	r0, r0, #15
40010dc2:	4770      	bx	lr

Disassembly of section .text.mvHwsTwsiInitWrapper:

40010dc4 <mvHwsTwsiInitWrapper>:
mvHwsTwsiInitWrapper():
40010dc4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
40010dc6:	4e24      	ldr	r6, [pc, #144]	; (40010e58 <mvHwsTwsiInitWrapper+0x94>)
40010dc8:	6835      	ldr	r5, [r6, #0]
40010dca:	1c6c      	adds	r4, r5, #1
40010dcc:	f04f 0400 	mov.w	r4, #0
40010dd0:	d13e      	bne.n	40010e50 <mvHwsTwsiInitWrapper+0x8c>
40010dd2:	f88d 400c 	strb.w	r4, [sp, #12]
40010dd6:	9402      	str	r4, [sp, #8]
40010dd8:	f7ff ffb2 	bl	40010d40 <mvBoardTclkGet>
40010ddc:	4602      	mov	r2, r0
40010dde:	3001      	adds	r0, #1
40010de0:	d035      	beq.n	40010e4e <mvHwsTwsiInitWrapper+0x8a>
40010de2:	491e      	ldr	r1, [pc, #120]	; (40010e5c <mvHwsTwsiInitWrapper+0x98>)
40010de4:	ab02      	add	r3, sp, #8
40010de6:	4620      	mov	r0, r4
40010de8:	9400      	str	r4, [sp, #0]
40010dea:	f7ff fb3a 	bl	40010462 <mvTwsiInit>
40010dee:	2301      	movs	r3, #1
40010df0:	6033      	str	r3, [r6, #0]
40010df2:	f7ff ff9b 	bl	40010d2c <mvBoardIdGet>
40010df6:	2816      	cmp	r0, #22
40010df8:	d12a      	bne.n	40010e50 <mvHwsTwsiInitWrapper+0x8c>
40010dfa:	4b19      	ldr	r3, [pc, #100]	; (40010e60 <mvHwsTwsiInitWrapper+0x9c>)
40010dfc:	4621      	mov	r1, r4
40010dfe:	4819      	ldr	r0, [pc, #100]	; (40010e64 <mvHwsTwsiInitWrapper+0xa0>)
40010e00:	681a      	ldr	r2, [r3, #0]
40010e02:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
40010e06:	601a      	str	r2, [r3, #0]
40010e08:	681a      	ldr	r2, [r3, #0]
40010e0a:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
40010e0e:	601a      	str	r2, [r3, #0]
40010e10:	4b15      	ldr	r3, [pc, #84]	; (40010e68 <mvHwsTwsiInitWrapper+0xa4>)
40010e12:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
40010e16:	601a      	str	r2, [r3, #0]
40010e18:	641c      	str	r4, [r3, #64]	; 0x40
40010e1a:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
40010e1e:	f7ff ff53 	bl	40010cc8 <gppRegSet.isra.0.constprop.2>
40010e22:	4621      	mov	r1, r4
40010e24:	4811      	ldr	r0, [pc, #68]	; (40010e6c <mvHwsTwsiInitWrapper+0xa8>)
40010e26:	f7ff ff4f 	bl	40010cc8 <gppRegSet.isra.0.constprop.2>
40010e2a:	4621      	mov	r1, r4
40010e2c:	4810      	ldr	r0, [pc, #64]	; (40010e70 <mvHwsTwsiInitWrapper+0xac>)
40010e2e:	f7ff ff4b 	bl	40010cc8 <gppRegSet.isra.0.constprop.2>
40010e32:	4810      	ldr	r0, [pc, #64]	; (40010e74 <mvHwsTwsiInitWrapper+0xb0>)
40010e34:	f06f 5100 	mvn.w	r1, #536870912	; 0x20000000
40010e38:	f7ff ff46 	bl	40010cc8 <gppRegSet.isra.0.constprop.2>
40010e3c:	480e      	ldr	r0, [pc, #56]	; (40010e78 <mvHwsTwsiInitWrapper+0xb4>)
40010e3e:	490f      	ldr	r1, [pc, #60]	; (40010e7c <mvHwsTwsiInitWrapper+0xb8>)
40010e40:	f7ff ff42 	bl	40010cc8 <gppRegSet.isra.0.constprop.2>
40010e44:	480e      	ldr	r0, [pc, #56]	; (40010e80 <mvHwsTwsiInitWrapper+0xbc>)
40010e46:	4629      	mov	r1, r5
40010e48:	f7ff ff3e 	bl	40010cc8 <gppRegSet.isra.0.constprop.2>
40010e4c:	e000      	b.n	40010e50 <mvHwsTwsiInitWrapper+0x8c>
40010e4e:	2410      	movs	r4, #16
40010e50:	4620      	mov	r0, r4
40010e52:	b004      	add	sp, #16
40010e54:	bd70      	pop	{r4, r5, r6, pc}
40010e56:	bf00      	nop
40010e58:	40017524 	andmi	r7, r1, r4, lsr #10
40010e5c:	000186a0 	andeq	r8, r1, r0, lsr #13
40010e60:	d001108c 	andle	r1, r1, ip, lsl #1
40010e64:	0001810c 	andeq	r8, r1, ip, lsl #2
40010e68:	d0018100 	andle	r8, r1, r0, lsl #2
40010e6c:	0001814c 	andeq	r8, r1, ip, asr #2
40010e70:	0001818c 	andeq	r8, r1, ip, lsl #3
40010e74:	00018104 	andeq	r8, r1, r4, lsl #2
40010e78:	00018144 	andeq	r8, r1, r4, asr #2
40010e7c:	ffc9efff 			; <UNDEFINED> instruction: 0xffc9efff
40010e80:	00018184 	andeq	r8, r1, r4, lsl #3

Disassembly of section .text.mvSysEnvSuspendWakeupCheck:

40010e84 <mvSysEnvSuspendWakeupCheck>:
mvSysEnvSuspendWakeupCheck():
40010e84:	b530      	push	{r4, r5, lr}
40010e86:	b087      	sub	sp, #28
40010e88:	4d23      	ldr	r5, [pc, #140]	; (40010f18 <mvSysEnvSuspendWakeupCheck+0x94>)
40010e8a:	466c      	mov	r4, sp
40010e8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
40010e8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
40010e90:	e895 0003 	ldmia.w	r5, {r0, r1}
40010e94:	e884 0003 	stmia.w	r4, {r0, r1}
40010e98:	f7ff ff48 	bl	40010d2c <mvBoardIdGet>
40010e9c:	f000 000f 	and.w	r0, r0, #15
40010ea0:	2802      	cmp	r0, #2
40010ea2:	d903      	bls.n	40010eac <mvSysEnvSuspendWakeupCheck+0x28>
40010ea4:	481d      	ldr	r0, [pc, #116]	; (40010f1c <mvSysEnvSuspendWakeupCheck+0x98>)
40010ea6:	f7ff fe59 	bl	40010b5c <mvPrintf>
40010eaa:	e02f      	b.n	40010f0c <mvSysEnvSuspendWakeupCheck+0x88>
40010eac:	ab06      	add	r3, sp, #24
40010eae:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
40010eb2:	f850 3c14 	ldr.w	r3, [r0, #-20]
40010eb6:	1c59      	adds	r1, r3, #1
40010eb8:	d028      	beq.n	40010f0c <mvSysEnvSuspendWakeupCheck+0x88>
40010eba:	1c9a      	adds	r2, r3, #2
40010ebc:	d028      	beq.n	40010f10 <mvSysEnvSuspendWakeupCheck+0x8c>
40010ebe:	08da      	lsrs	r2, r3, #3
40010ec0:	f003 0107 	and.w	r1, r3, #7
40010ec4:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
40010ec8:	240f      	movs	r4, #15
40010eca:	0089      	lsls	r1, r1, #2
40010ecc:	0092      	lsls	r2, r2, #2
40010ece:	fa04 f101 	lsl.w	r1, r4, r1
40010ed2:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40010ed6:	2401      	movs	r4, #1
40010ed8:	6810      	ldr	r0, [r2, #0]
40010eda:	ea20 0101 	bic.w	r1, r0, r1
40010ede:	6011      	str	r1, [r2, #0]
40010ee0:	095a      	lsrs	r2, r3, #5
40010ee2:	f003 031f 	and.w	r3, r3, #31
40010ee6:	f202 6204 	addw	r2, r2, #1540	; 0x604
40010eea:	fa04 f303 	lsl.w	r3, r4, r3
40010eee:	0192      	lsls	r2, r2, #6
40010ef0:	1d11      	adds	r1, r2, #4
40010ef2:	3210      	adds	r2, #16
40010ef4:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
40010ef8:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40010efc:	6808      	ldr	r0, [r1, #0]
40010efe:	4318      	orrs	r0, r3
40010f00:	6008      	str	r0, [r1, #0]
40010f02:	6810      	ldr	r0, [r2, #0]
40010f04:	4018      	ands	r0, r3
40010f06:	bf18      	it	ne
40010f08:	2002      	movne	r0, #2
40010f0a:	e002      	b.n	40010f12 <mvSysEnvSuspendWakeupCheck+0x8e>
40010f0c:	2000      	movs	r0, #0
40010f0e:	e000      	b.n	40010f12 <mvSysEnvSuspendWakeupCheck+0x8e>
40010f10:	2001      	movs	r0, #1
40010f12:	b007      	add	sp, #28
40010f14:	bd30      	pop	{r4, r5, pc}
40010f16:	bf00      	nop
40010f18:	400143d4 	ldrdmi	r4, [r1], -r4	; <UNPREDICTABLE>
40010f1c:	400141a0 	andmi	r4, r1, r0, lsr #3

Disassembly of section .text.mvSysEnvIdIndexGet:

40010f20 <mvSysEnvIdIndexGet>:
mvSysEnvIdIndexGet():
40010f20:	f646 0324 	movw	r3, #26660	; 0x6824
40010f24:	4298      	cmp	r0, r3
40010f26:	d01f      	beq.n	40010f68 <mvSysEnvIdIndexGet+0x48>
40010f28:	d80b      	bhi.n	40010f42 <mvSysEnvIdIndexGet+0x22>
40010f2a:	f646 0311 	movw	r3, #26641	; 0x6811
40010f2e:	4298      	cmp	r0, r3
40010f30:	d016      	beq.n	40010f60 <mvSysEnvIdIndexGet+0x40>
40010f32:	3312      	adds	r3, #18
40010f34:	4298      	cmp	r0, r3
40010f36:	d015      	beq.n	40010f64 <mvSysEnvIdIndexGet+0x44>
40010f38:	f646 0310 	movw	r3, #26640	; 0x6810
40010f3c:	4298      	cmp	r0, r3
40010f3e:	d10b      	bne.n	40010f58 <mvSysEnvIdIndexGet+0x38>
40010f40:	e014      	b.n	40010f6c <mvSysEnvIdIndexGet+0x4c>
40010f42:	f646 1325 	movw	r3, #26917	; 0x6925
40010f46:	4298      	cmp	r0, r3
40010f48:	d010      	beq.n	40010f6c <mvSysEnvIdIndexGet+0x4c>
40010f4a:	3303      	adds	r3, #3
40010f4c:	4298      	cmp	r0, r3
40010f4e:	d007      	beq.n	40010f60 <mvSysEnvIdIndexGet+0x40>
40010f50:	f646 0328 	movw	r3, #26664	; 0x6828
40010f54:	4298      	cmp	r0, r3
40010f56:	d001      	beq.n	40010f5c <mvSysEnvIdIndexGet+0x3c>
40010f58:	2000      	movs	r0, #0
40010f5a:	4770      	bx	lr
40010f5c:	2003      	movs	r0, #3
40010f5e:	4770      	bx	lr
40010f60:	2002      	movs	r0, #2
40010f62:	4770      	bx	lr
40010f64:	2004      	movs	r0, #4
40010f66:	4770      	bx	lr
40010f68:	2005      	movs	r0, #5
40010f6a:	4770      	bx	lr
40010f6c:	2001      	movs	r0, #1
40010f6e:	4770      	bx	lr

Disassembly of section .text.mvSysEnvModelGet:

40010f70 <mvSysEnvModelGet>:
mvSysEnvModelGet():
40010f70:	b508      	push	{r3, lr}
40010f72:	4b16      	ldr	r3, [pc, #88]	; (40010fcc <mvSysEnvModelGet+0x5c>)
40010f74:	681a      	ldr	r2, [r3, #0]
40010f76:	f646 0324 	movw	r3, #26660	; 0x6824
40010f7a:	0c12      	lsrs	r2, r2, #16
40010f7c:	429a      	cmp	r2, r3
40010f7e:	d80b      	bhi.n	40010f98 <mvSysEnvModelGet+0x28>
40010f80:	3b01      	subs	r3, #1
40010f82:	429a      	cmp	r2, r3
40010f84:	d217      	bcs.n	40010fb6 <mvSysEnvModelGet+0x46>
40010f86:	f646 0310 	movw	r3, #26640	; 0x6810
40010f8a:	429a      	cmp	r2, r3
40010f8c:	d315      	bcc.n	40010fba <mvSysEnvModelGet+0x4a>
40010f8e:	3301      	adds	r3, #1
40010f90:	429a      	cmp	r2, r3
40010f92:	d910      	bls.n	40010fb6 <mvSysEnvModelGet+0x46>
40010f94:	330f      	adds	r3, #15
40010f96:	e00c      	b.n	40010fb2 <mvSysEnvModelGet+0x42>
40010f98:	f646 1320 	movw	r3, #26912	; 0x6920
40010f9c:	429a      	cmp	r2, r3
40010f9e:	d00a      	beq.n	40010fb6 <mvSysEnvModelGet+0x46>
40010fa0:	d802      	bhi.n	40010fa8 <mvSysEnvModelGet+0x38>
40010fa2:	f646 0328 	movw	r3, #26664	; 0x6828
40010fa6:	e004      	b.n	40010fb2 <mvSysEnvModelGet+0x42>
40010fa8:	f646 1325 	movw	r3, #26917	; 0x6925
40010fac:	429a      	cmp	r2, r3
40010fae:	d002      	beq.n	40010fb6 <mvSysEnvModelGet+0x46>
40010fb0:	3303      	adds	r3, #3
40010fb2:	429a      	cmp	r2, r3
40010fb4:	d101      	bne.n	40010fba <mvSysEnvModelGet+0x4a>
40010fb6:	b290      	uxth	r0, r2
40010fb8:	bd08      	pop	{r3, pc}
40010fba:	4805      	ldr	r0, [pc, #20]	; (40010fd0 <mvSysEnvModelGet+0x60>)
40010fbc:	f646 0320 	movw	r3, #26656	; 0x6820
40010fc0:	4904      	ldr	r1, [pc, #16]	; (40010fd4 <mvSysEnvModelGet+0x64>)
40010fc2:	f7ff fdcb 	bl	40010b5c <mvPrintf>
40010fc6:	f646 0020 	movw	r0, #26656	; 0x6820
40010fca:	bd08      	pop	{r3, pc}
40010fcc:	d0018238 	andle	r8, r1, r8, lsr r2
40010fd0:	400141df 	ldrdmi	r4, [r1], -pc	; <UNPREDICTABLE>
40010fd4:	40014a4f 	andmi	r4, r1, pc, asr #20

Disassembly of section .text.mvSysEnvUnitMaxNumGet:

40010fd8 <mvSysEnvUnitMaxNumGet>:
mvSysEnvUnitMaxNumGet():
40010fd8:	2807      	cmp	r0, #7
40010fda:	b510      	push	{r4, lr}
40010fdc:	4604      	mov	r4, r0
40010fde:	d906      	bls.n	40010fee <mvSysEnvUnitMaxNumGet+0x16>
40010fe0:	4808      	ldr	r0, [pc, #32]	; (40011004 <mvSysEnvUnitMaxNumGet+0x2c>)
40010fe2:	4622      	mov	r2, r4
40010fe4:	4908      	ldr	r1, [pc, #32]	; (40011008 <mvSysEnvUnitMaxNumGet+0x30>)
40010fe6:	f7ff fdb9 	bl	40010b5c <mvPrintf>
40010fea:	2000      	movs	r0, #0
40010fec:	bd10      	pop	{r4, pc}
40010fee:	f7ff ffbf 	bl	40010f70 <mvSysEnvModelGet>
40010ff2:	f7ff ff95 	bl	40010f20 <mvSysEnvIdIndexGet>
40010ff6:	2306      	movs	r3, #6
40010ff8:	fb03 0404 	mla	r4, r3, r4, r0
40010ffc:	4b03      	ldr	r3, [pc, #12]	; (4001100c <mvSysEnvUnitMaxNumGet+0x34>)
40010ffe:	5d18      	ldrb	r0, [r3, r4]
40011000:	bd10      	pop	{r4, pc}
40011002:	bf00      	nop
40011004:	4001421b 	andmi	r4, r1, fp, lsl r2
40011008:	40014a7b 	andmi	r4, r1, fp, ror sl
4001100c:	4001752c 	andmi	r7, r1, ip, lsr #10

Disassembly of section .text.mvSysEnvUsbVbusReset:

40011010 <mvSysEnvUsbVbusReset>:
mvSysEnvUsbVbusReset():
40011010:	b530      	push	{r4, r5, lr}
40011012:	b08b      	sub	sp, #44	; 0x2c
40011014:	4d14      	ldr	r5, [pc, #80]	; (40011068 <mvSysEnvUsbVbusReset+0x58>)
40011016:	ac01      	add	r4, sp, #4
40011018:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4001101a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4001101c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4001101e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
40011020:	682b      	ldr	r3, [r5, #0]
40011022:	6023      	str	r3, [r4, #0]
40011024:	f7ff fe82 	bl	40010d2c <mvBoardIdGet>
40011028:	f000 000f 	and.w	r0, r0, #15
4001102c:	2802      	cmp	r0, #2
4001102e:	d90e      	bls.n	4001104e <mvSysEnvUsbVbusReset+0x3e>
40011030:	480e      	ldr	r0, [pc, #56]	; (4001106c <mvSysEnvUsbVbusReset+0x5c>)
40011032:	b00b      	add	sp, #44	; 0x2c
40011034:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
40011038:	f7ff bd90 	b.w	40010b5c <mvPrintf>
4001103c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
40011040:	6858      	ldr	r0, [r3, #4]
40011042:	1c43      	adds	r3, r0, #1
40011044:	d001      	beq.n	4001104a <mvSysEnvUsbVbusReset+0x3a>
40011046:	f7ff fe45 	bl	40010cd4 <mvSysEnvUsbVbusGppReset>
4001104a:	3401      	adds	r4, #1
4001104c:	e004      	b.n	40011058 <mvSysEnvUsbVbusReset+0x48>
4001104e:	250c      	movs	r5, #12
40011050:	ab01      	add	r3, sp, #4
40011052:	2400      	movs	r4, #0
40011054:	fb05 3500 	mla	r5, r5, r0, r3
40011058:	2002      	movs	r0, #2
4001105a:	f7ff ffbd 	bl	40010fd8 <mvSysEnvUnitMaxNumGet>
4001105e:	4284      	cmp	r4, r0
40011060:	d3ec      	bcc.n	4001103c <mvSysEnvUsbVbusReset+0x2c>
40011062:	b00b      	add	sp, #44	; 0x2c
40011064:	bd30      	pop	{r4, r5, pc}
40011066:	bf00      	nop
40011068:	400143ec 	andmi	r4, r1, ip, ror #7
4001106c:	4001423c 	andmi	r4, r1, ip, lsr r2

Disassembly of section .text.mvSysEnvDeviceIdGet:

40011070 <mvSysEnvDeviceIdGet>:
mvSysEnvDeviceIdGet():
40011070:	b530      	push	{r4, r5, lr}
40011072:	b08d      	sub	sp, #52	; 0x34
40011074:	4d0e      	ldr	r5, [pc, #56]	; (400110b0 <mvSysEnvDeviceIdGet+0x40>)
40011076:	ac01      	add	r4, sp, #4
40011078:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4001107a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4001107c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4001107e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
40011080:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
40011084:	e884 0007 	stmia.w	r4, {r0, r1, r2}
40011088:	4c0a      	ldr	r4, [pc, #40]	; (400110b4 <mvSysEnvDeviceIdGet+0x44>)
4001108a:	6820      	ldr	r0, [r4, #0]
4001108c:	1c42      	adds	r2, r0, #1
4001108e:	d10d      	bne.n	400110ac <mvSysEnvDeviceIdGet+0x3c>
40011090:	4b09      	ldr	r3, [pc, #36]	; (400110b8 <mvSysEnvDeviceIdGet+0x48>)
40011092:	aa0c      	add	r2, sp, #48	; 0x30
40011094:	4809      	ldr	r0, [pc, #36]	; (400110bc <mvSysEnvDeviceIdGet+0x4c>)
40011096:	681b      	ldr	r3, [r3, #0]
40011098:	f3c3 63c2 	ubfx	r3, r3, #27, #3
4001109c:	6023      	str	r3, [r4, #0]
4001109e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
400110a2:	f853 1c2c 	ldr.w	r1, [r3, #-44]
400110a6:	f7ff fd59 	bl	40010b5c <mvPrintf>
400110aa:	6820      	ldr	r0, [r4, #0]
400110ac:	b00d      	add	sp, #52	; 0x34
400110ae:	bd30      	pop	{r4, r5, pc}
400110b0:	40014410 	andmi	r4, r1, r0, lsl r4
400110b4:	40017520 	andmi	r7, r1, r0, lsr #10
400110b8:	d0018600 	andle	r8, r1, r0, lsl #12
400110bc:	4001427a 	andmi	r4, r1, sl, ror r2

Disassembly of section .text.mvSysEnvDeviceRevGet:

400110c0 <mvSysEnvDeviceRevGet>:
mvSysEnvDeviceRevGet():
400110c0:	4b02      	ldr	r3, [pc, #8]	; (400110cc <mvSysEnvDeviceRevGet+0xc>)
400110c2:	6818      	ldr	r0, [r3, #0]
400110c4:	f3c0 2003 	ubfx	r0, r0, #8, #4
400110c8:	4770      	bx	lr
400110ca:	bf00      	nop
400110cc:	d001823c 	andle	r8, r1, ip, lsr r2

Disassembly of section .text.mvSysEnvi2cAddrGet:

400110d0 <mvSysEnvi2cAddrGet>:
mvSysEnvi2cAddrGet():
400110d0:	b508      	push	{r3, lr}
400110d2:	f7ff fff5 	bl	400110c0 <mvSysEnvDeviceRevGet>
400110d6:	2800      	cmp	r0, #0
400110d8:	bf14      	ite	ne
400110da:	2057      	movne	r0, #87	; 0x57
400110dc:	2050      	moveq	r0, #80	; 0x50
400110de:	bd08      	pop	{r3, pc}

Disassembly of section .text.mvSysEnvDlbConfigPtrGet:

400110e0 <mvSysEnvDlbConfigPtrGet>:
mvSysEnvDlbConfigPtrGet():
400110e0:	4800      	ldr	r0, [pc, #0]	; (400110e4 <mvSysEnvDlbConfigPtrGet+0x4>)
400110e2:	4770      	bx	lr
400110e4:	400169d0 	ldrdmi	r6, [r1], -r0

Disassembly of section .text.mvSysEnvGetCSEnaFromReg:

400110e8 <mvSysEnvGetCSEnaFromReg>:
mvSysEnvGetCSEnaFromReg():
400110e8:	4b02      	ldr	r3, [pc, #8]	; (400110f4 <mvSysEnvGetCSEnaFromReg+0xc>)
400110ea:	6818      	ldr	r0, [r3, #0]
400110ec:	f000 000f 	and.w	r0, r0, #15
400110f0:	4770      	bx	lr
400110f2:	bf00      	nop
400110f4:	d00015e0 	andle	r1, r0, r0, ror #11

Disassembly of section .text.mvSysEnvTimerIsRefClk25Mhz:

400110f8 <mvSysEnvTimerIsRefClk25Mhz>:
mvSysEnvTimerIsRefClk25Mhz():
400110f8:	2001      	movs	r0, #1
400110fa:	4770      	bx	lr

Disassembly of section .text.mvSysEnvReadPcieGenSetting:

400110fc <mvSysEnvReadPcieGenSetting>:
mvSysEnvReadPcieGenSetting():
400110fc:	b570      	push	{r4, r5, r6, lr}
400110fe:	b086      	sub	sp, #24
40011100:	2600      	movs	r6, #0
40011102:	4605      	mov	r5, r0
40011104:	f88d 6017 	strb.w	r6, [sp, #23]
40011108:	f7ff ffe2 	bl	400110d0 <mvSysEnvi2cAddrGet>
4001110c:	2401      	movs	r4, #1
4001110e:	2303      	movs	r3, #3
40011110:	4669      	mov	r1, sp
40011112:	9303      	str	r3, [sp, #12]
40011114:	f10d 0217 	add.w	r2, sp, #23
40011118:	4623      	mov	r3, r4
4001111a:	f88d 6004 	strb.w	r6, [sp, #4]
4001111e:	9402      	str	r4, [sp, #8]
40011120:	9404      	str	r4, [sp, #16]
40011122:	9000      	str	r0, [sp, #0]
40011124:	4630      	mov	r0, r6
40011126:	f7ff fabc 	bl	400106a2 <mvTwsiRead>
4001112a:	2800      	cmp	r0, #0
4001112c:	d10a      	bne.n	40011144 <mvSysEnvReadPcieGenSetting+0x48>
4001112e:	f89d 3017 	ldrb.w	r3, [sp, #23]
40011132:	f003 0304 	and.w	r3, r3, #4
40011136:	b2db      	uxtb	r3, r3
40011138:	b913      	cbnz	r3, 40011140 <mvSysEnvReadPcieGenSetting+0x44>
4001113a:	602c      	str	r4, [r5, #0]
4001113c:	4618      	mov	r0, r3
4001113e:	e007      	b.n	40011150 <mvSysEnvReadPcieGenSetting+0x54>
40011140:	6028      	str	r0, [r5, #0]
40011142:	e005      	b.n	40011150 <mvSysEnvReadPcieGenSetting+0x54>
40011144:	4803      	ldr	r0, [pc, #12]	; (40011154 <mvSysEnvReadPcieGenSetting+0x58>)
40011146:	4904      	ldr	r1, [pc, #16]	; (40011158 <mvSysEnvReadPcieGenSetting+0x5c>)
40011148:	f7ff fd08 	bl	40010b5c <mvPrintf>
4001114c:	f04f 30ff 	mov.w	r0, #4294967295
40011150:	b006      	add	sp, #24
40011152:	bd70      	pop	{r4, r5, r6, pc}
40011154:	40014291 	mulmi	r1, r1, r2
40011158:	40014a60 	andmi	r4, r1, r0, ror #20

Disassembly of section .rodata.str1.1:

4001115c <.rodata.str1.1>:
4001115c:	2a200a0a 	bcs	4081398c <startIf+0x7f2fb4>
40011160:	2a2a2a2a 	bcs	40a9ba10 <startIf+0xa7b038>
40011164:	2a2a2a2a 	bcs	40a9ba14 <startIf+0xa7b03c>
40011168:	2020202a 	eorcs	r2, r0, sl, lsr #32
4001116c:	20202020 	eorcs	r2, r0, r0, lsr #32
40011170:	00202020 	eoreq	r2, r0, r0, lsr #32
40011174:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40011178:	2164656c 	cmncs	r4, ip, ror #10
4001117c:	2a202020 	bcs	40819204 <startIf+0x7f882c>
40011180:	2a2a2a2a 	bcs	40a9ba30 <startIf+0xa7b058>
40011184:	0a2a2a2a 	beq	40a9ba34 <startIf+0xa7b05c>
40011188:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
4001118c:	6c617265 	stclvs	2, cr7, [r1], #-404	; 0xfffffe6c
40011190:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
40011194:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
40011198:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
4001119c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
400111a0:	44524553 	ldrbmi	r4, [r2], #-1363	; 0x553
400111a4:	69205345 	stmdbvs	r0!, {r0, r2, r6, r8, r9, ip, lr}
400111a8:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
400111ac:	7a696c61 	bvc	41a6c338 <startIf+0x1a4b960>
400111b0:	6f697461 	svcvs	0x00697461
400111b4:	5244006e 	subpl	r0, r4, #110	; 0x6e
400111b8:	69204d41 	stmdbvs	r0!, {r0, r6, r8, sl, fp, lr}
400111bc:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
400111c0:	7a696c61 	bvc	41a6c34c <startIf+0x1a4b974>
400111c4:	6f697461 	svcvs	0x00697461
400111c8:	7553006e 	ldrbvc	r0, [r3, #-110]	; 0x6e
400111cc:	6e657073 	mcrvs	0, 3, r7, cr5, cr3, {3}
400111d0:	61772064 	cmnvs	r7, r4, rrx
400111d4:	7520656b 	strvc	r6, [r0, #-1387]!	; 0x56b
400111d8:	73250070 	teqvc	r5, #112	; 0x70
400111dc:	5754203a 	smmlarpl	r4, sl, r0, r2
400111e0:	52204953 	eorpl	r4, r0, #1359872	; 0x14c000
400111e4:	20646165 	rsbcs	r6, r4, r5, ror #2
400111e8:	2720666f 	strcs	r6, [r0, -pc, ror #12]!
400111ec:	73737661 	cmnvc	r3, #101711872	; 0x6100000
400111f0:	2770696b 	ldrbcs	r6, [r0, -fp, ror #18]!
400111f4:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400111f8:	0a64656c 	beq	4192a7b0 <startIf+0x1909dd8>
400111fc:	53564100 	cmppl	r6, #0, 2
40011200:	6c657320 	stclvs	3, cr7, [r5], #-128	; 0xffffff80
40011204:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
40011208:	66206e6f 	strtvs	r6, [r0], -pc, ror #28
4001120c:	206d6f72 	rsbcs	r6, sp, r2, ror pc
40011210:	53554645 	cmppl	r5, #72351744	; 0x4500000
40011214:	69642045 	stmdbvs	r4!, {r0, r2, r6, sp}^
40011218:	6c626173 	wstrdvs	wr6, [r2], #-460	; 0xfffffe34
4001121c:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
40011220:	70696b53 	rsbvc	r6, r9, r3, asr fp
40011224:	61657220 	cmnvs	r5, r0, lsr #4
40011228:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
4001122c:	55464520 	strbpl	r4, [r6, #-1312]	; 0x520
40011230:	76204553 			; <UNDEFINED> instruction: 0x76204553
40011234:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
40011238:	000a2973 	andeq	r2, sl, r3, ror r9
4001123c:	7265764f 	rsbvc	r7, r5, #82837504	; 0x4f00000
40011240:	69646972 	stmdbvs	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
40011244:	6420676e 	strtvs	r6, [r0], #-1902	; 0x76e
40011248:	75616665 	strbvc	r6, [r1, #-1637]!	; 0x665
4001124c:	4120746c 	teqmi	r0, ip, ror #8
40011250:	76205356 			; <UNDEFINED> instruction: 0x76205356
40011254:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
40011258:	3a6f7420 	bcc	41bee2e0 <startIf+0x1bcd908>
4001125c:	25783020 	ldrbcs	r3, [r8, #-32]!
40011260:	25000a58 	strcs	r0, [r0, #-2648]	; 0xa58
40011264:	45203a73 	strmi	r3, [r0, #-2675]!	; 0xa73
40011268:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
4001126c:	6552203a 	ldrbvs	r2, [r2, #-58]	; 0x3a
40011270:	61206461 	teqvs	r0, r1, ror #8
40011274:	6e75206e 	wcmpgtshvs	wr2, wr5, wr14
40011278:	776f6e6b 	strbvc	r6, [pc, -fp, ror #28]!
4001127c:	6564206e 	strbvs	r2, [r4, #-110]!	; 0x6e
40011280:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
40011284:	20444920 	subcs	r4, r4, r0, lsr #18
40011288:	6d6f7266 	stclvs	2, cr7, [pc, #-408]!	; 400110f8 <mvSysEnvTimerIsRefClk25Mhz>
4001128c:	40532720 	subsmi	r2, r3, r0, lsr #14
40011290:	000a2752 	andeq	r2, sl, r2, asr r7
40011294:	203a7325 	eorscs	r7, sl, r5, lsr #6
40011298:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
4001129c:	3a676e69 	bcc	419ecc48 <startIf+0x19cc270>
400112a0:	6f725720 	svcvs	0x00725720
400112a4:	7320676e 	teqvc	r0, #28835840	; 0x1b80000
400112a8:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
400112ac:	79742073 	ldmdbvc	r4!, {r0, r1, r4, r5, r6, sp}^
400112b0:	25206570 	strcs	r6, [r0, #-1392]!	; 0x570
400112b4:	65732073 	ldrbvs	r2, [r3, #-115]!	; 0x73
400112b8:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
400112bc:	20642523 	rsbcs	r2, r4, r3, lsr #10
400112c0:	7325000a 	teqvc	r5, #10
400112c4:	7245203a 	subvc	r2, r5, #58	; 0x3a
400112c8:	3a726f72 	bcc	41cad098 <startIf+0x1c8c6c0>
400112cc:	72657320 	rsbvc	r7, r5, #32, 6	; 0x80000000
400112d0:	20736564 	rsbscs	r6, r3, r4, ror #10
400112d4:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
400112d8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400112dc:	63207369 	teqvs	r0, #-1543503871	; 0xa4000001
400112e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
400112e4:	65727567 	ldrbvs	r7, [r2, #-1383]!	; 0x567
400112e8:	74002064 	strvc	r2, [r0], #-100	; 0x64
400112ec:	7974206f 	ldmdbvc	r4!, {r0, r1, r2, r3, r5, r6, sp}^
400112f0:	25206570 	strcs	r6, [r0, #-1392]!	; 0x570
400112f4:	74203a73 	strtvc	r3, [r0], #-2675	; 0xa73
400112f8:	20657079 	rsbcs	r7, r5, r9, ror r0
400112fc:	65726c61 	ldrbvs	r6, [r2, #-3169]!	; 0xc61
40011300:	20796461 	rsbscs	r6, r9, r1, ror #8
40011304:	75206e69 	strvc	r6, [r0, #-3689]!	; 0xe69
40011308:	000a6573 	andeq	r6, sl, r3, ror r5
4001130c:	203a7325 	eorscs	r7, sl, r5, lsr #6
40011310:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
40011314:	3a676e69 	bcc	419eccc0 <startIf+0x19cc2e8>
40011318:	72657320 	rsbvc	r7, r5, #32, 6	; 0x80000000
4001131c:	20736564 	rsbscs	r6, r3, r4, ror #10
40011320:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
40011324:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011328:	00207369 	eoreq	r7, r0, r9, ror #6
4001132c:	20746573 	rsbscs	r6, r4, r3, ror r5
40011330:	74206f74 	strtvc	r6, [r0], #-3956	; 0xf74
40011334:	20657079 	rsbcs	r7, r5, r9, ror r0
40011338:	0a2e7325 	beq	40badfd4 <startIf+0xb8d5fc>
4001133c:	3a732500 	bcc	41cda744 <startIf+0x1cb9d6c>
40011340:	78614d20 	stmdavc	r1!, {r5, r8, sl, fp, lr}^
40011344:	6d756d69 	ldclvs	13, cr6, [r5, #-420]!	; 0xfffffe5c
40011348:	70757320 	rsbsvc	r7, r5, r0, lsr #6
4001134c:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
40011350:	6c206465 	stcvs	4, cr6, [r0], #-404	; 0xfffffe6c
40011354:	73656e61 	cmnvc	r5, #1552	; 0x610
40011358:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0x120
4001135c:	6c610020 	wstrhvs	wr0, [r1], #-32
40011360:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
40011364:	65732079 	ldrbvs	r2, [r3, #-121]!	; 0x79
40011368:	6f742074 	svcvs	0x00742074
4001136c:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
40011370:	79742073 	ldmdbvc	r4!, {r0, r1, r4, r5, r6, sp}^
40011374:	28206570 	stmdacs	r0!, {r4, r5, r6, r8, sl, sp, lr}
40011378:	696d696c 	stmdbvs	sp!, {r2, r3, r5, r6, r8, fp, sp, lr}^
4001137c:	203d2074 	eorscs	r2, sp, r4, ror r0
40011380:	0a296425 	beq	40a6a41c <startIf+0xa49a44>
40011384:	3a732500 	bcc	41cda78c <startIf+0x1cb9db4>
40011388:	72615720 	rsbvc	r5, r1, #32, 14	; 0x800000
4001138c:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
40011390:	7277203a 	rsbsvc	r2, r7, #58	; 0x3a
40011394:	20676e6f 	rsbcs	r6, r7, pc, ror #28
40011398:	626d756e 	rsbvs	r7, sp, #461373440	; 0x1b800000
4001139c:	6f207265 	svcvs	0x00207265
400113a0:	616c2066 	cmnvs	ip, r6, rrx
400113a4:	2073656e 	rsbscs	r6, r3, lr, ror #10
400113a8:	73207369 	teqvc	r0, #-1543503871	; 0xa4000001
400113ac:	74207465 	strtvc	r7, [r0], #-1125	; 0x465
400113b0:	4158206f 	cmpmi	r8, pc, rrx
400113b4:	2d204955 	stccs	9, cr4, [r0, #-340]!	; 0xfffffeac
400113b8:	0a642520 	beq	4191a840 <startIf+0x18f9e68>
400113bc:	3a732500 	bcc	41cda7c4 <startIf+0x1cb9dec>
400113c0:	55415820 	strbpl	r5, [r1, #-2080]	; 0x820
400113c4:	61682049 	cmnvs	r8, r9, asr #32
400113c8:	6f742073 	svcvs	0x00742073
400113cc:	20656220 	rsbcs	r6, r5, r0, lsr #4
400113d0:	69666564 	stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
400113d4:	2064656e 	rsbcs	r6, r4, lr, ror #10
400113d8:	34206e6f 	strtcc	r6, [r0], #-3695	; 0xe6f
400113dc:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
400113e0:	000a7365 	andeq	r7, sl, r5, ror #6
400113e4:	203a7325 	eorscs	r7, sl, r5, lsr #6
400113e8:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
400113ec:	3a676e69 	bcc	419ecd98 <startIf+0x19cc3c0>
400113f0:	6f727720 	svcvs	0x00727720
400113f4:	6e20676e 	cdpvs	7, 2, cr6, cr0, cr14, {3}
400113f8:	65626d75 	strbvs	r6, [r2, #-3445]!	; 0xd75
400113fc:	666f2072 			; <UNDEFINED> instruction: 0x666f2072
40011400:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
40011404:	69207365 	stmdbvs	r0!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
40011408:	65732073 	ldrbvs	r2, [r3, #-115]!	; 0x73
4001140c:	6f742074 	svcvs	0x00742074
40011410:	41585220 	cmpmi	r8, r0, lsr #4
40011414:	2d204955 	stccs	9, cr4, [r0, #-340]!	; 0xfffffeac
40011418:	0a642520 	beq	4191a8a0 <startIf+0x18f9ec8>
4001141c:	3a732500 	bcc	41cda824 <startIf+0x1cb9e4c>
40011420:	41585220 	cmpmi	r8, r0, lsr #4
40011424:	68204955 	stmdavs	r0!, {r0, r2, r4, r6, r8, fp, lr}
40011428:	74207361 	strtvc	r7, [r0], #-865	; 0x361
4001142c:	6562206f 	strbvs	r2, [r2, #-111]!	; 0x6f
40011430:	66656420 	strbtvs	r6, [r5], -r0, lsr #8
40011434:	64656e69 	strbtvs	r6, [r5], #-3689	; 0xe69
40011438:	206e6f20 	rsbcs	r6, lr, r0, lsr #30
4001143c:	616c2032 	cmnvs	ip, r2, lsr r0
40011440:	0a73656e 	beq	41ceaa00 <startIf+0x1cca028>
40011444:	3a732500 	bcc	41cda84c <startIf+0x1cb9e74>
40011448:	72615720 	rsbvc	r5, r1, #32, 14	; 0x800000
4001144c:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
40011450:	7277203a 	rsbsvc	r2, r7, #58	; 0x3a
40011454:	20676e6f 	rsbcs	r6, r7, pc, ror #28
40011458:	626d756e 	rsbvs	r7, sp, #461373440	; 0x1b800000
4001145c:	6f207265 	svcvs	0x00207265
40011460:	616c2066 	cmnvs	ip, r6, rrx
40011464:	2073656e 	rsbscs	r6, r3, lr, ror #10
40011468:	73207369 	teqvc	r0, #-1543503871	; 0xa4000001
4001146c:	74207465 	strtvc	r7, [r0], #-1125	; 0x465
40011470:	4550206f 	ldrbmi	r2, [r0, #-111]	; 0x6f
40011474:	2d203058 	wstrbcs	wr3, [r0, #-88]!
40011478:	0a642520 	beq	4191a900 <startIf+0x18f9f28>
4001147c:	3a732500 	bcc	41cda884 <startIf+0x1cb9eac>
40011480:	49435020 	stmdbmi	r3, {r5, ip, lr}^
40011484:	20347865 	eorscs	r7, r4, r5, ror #16
40011488:	20736168 	rsbscs	r6, r3, r8, ror #2
4001148c:	62206f74 	eorvs	r6, r0, #116, 30	; 0x1d0
40011490:	65642065 	strbvs	r2, [r4, #-101]!	; 0x65
40011494:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0x966
40011498:	6e6f2064 	cdpvs	0, 6, cr2, cr15, cr4, {3}
4001149c:	6c203420 	stcvs	4, cr3, [r0], #-128	; 0xffffff80
400114a0:	73656e61 	cmnvc	r5, #1552	; 0x610
400114a4:	766d000a 	strbtvc	r0, [sp], -sl
400114a8:	53737748 	cmnpl	r3, #72, 14	; 0x1200000
400114ac:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
400114b0:	71655373 	smcvc	21811	; 0x5533
400114b4:	6e496244 	cdpvs	2, 4, cr6, cr9, cr4, {2}
400114b8:	203a7469 	eorscs	r7, sl, r9, ror #8
400114bc:	64726573 	ldrbtvs	r6, [r2], #-1395	; 0x573
400114c0:	72207365 	eorvc	r7, r0, #-1811939327	; 0x94000001
400114c4:	73697665 	cmnvc	r9, #105906176	; 0x6500000
400114c8:	206e6f69 	rsbcs	r6, lr, r9, ror #30
400114cc:	626d756e 	rsbvs	r7, sp, #461373440	; 0x1b800000
400114d0:	69207265 	stmdbvs	r0!, {r0, r2, r5, r6, r9, ip, sp, lr}
400114d4:	6f6e2073 	svcvs	0x006e2073
400114d8:	75732074 	ldrbvc	r2, [r3, #-116]!	; 0x74
400114dc:	726f7070 	rsbvc	r7, pc, #112	; 0x70
400114e0:	0a646574 	beq	4192aab8 <startIf+0x190a0e0>
400114e4:	616f6200 	cmnvs	pc, r0, lsl #4
400114e8:	53206472 	teqpl	r0, #1912602624	; 0x72000000
400114ec:	65447265 	strbvs	r7, [r4, #-613]	; 0x265
400114f0:	616c2073 	smcvs	49667	; 0xc203
400114f4:	2073656e 	rsbscs	r6, r3, lr, ror #10
400114f8:	6f706f74 	svcvs	0x00706f74
400114fc:	79676f6c 	stmdbvc	r7!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
40011500:	74656420 	strbtvc	r6, [r5], #-1056	; 0x420
40011504:	736c6961 	cmnvc	ip, #1589248	; 0x184000
40011508:	20000a3a 	andcs	r0, r0, sl, lsr sl
4001150c:	614c207c 	hvcvs	49676	; 0xc20c
40011510:	2320656e 	teqcs	r0, #461373440	; 0x1b800000
40011514:	53207c20 	teqpl	r0, #32, 24	; 0x2000
40011518:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
4001151c:	2020207c 	eorcs	r2, r0, ip, ror r0
40011520:	70795420 	rsbsvc	r5, r9, r0, lsr #8
40011524:	20202065 	eorcs	r2, r0, r5, rrx
40011528:	0a7c2020 	beq	41f195b0 <startIf+0x1ef8bd8>
4001152c:	2d2d2000 	wstrbcs	wr2, [sp]
40011530:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40011534:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40011538:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4001153c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40011540:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40011544:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40011548:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4001154c:	20000a7c 	andcs	r0, r0, ip, ror sl
40011550:	2020207c 	eorcs	r2, r0, ip, ror r0
40011554:	20206425 	eorcs	r6, r0, r5, lsr #8
40011558:	207c2020 	rsbscs	r2, ip, r0, lsr #32
4001155c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011560:	207c2020 	rsbscs	r2, ip, r0, lsr #32
40011564:	43500020 	cmpmi	r0, #32
40011568:	78306549 	ldmdavc	r0!, {r0, r3, r6, r8, sl, sp, lr}
4001156c:	30252d34 	eorcc	r2, r5, r4, lsr sp
40011570:	20206431 	eorcs	r6, r0, r1, lsr r4
40011574:	00732500 	rsbseq	r2, r3, r0, lsl #10
40011578:	2d2d2d20 	stccs	13, cr2, [sp, #-128]!	; 0xffffff80
4001157c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40011580:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40011584:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40011588:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4001158c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40011590:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40011594:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40011598:	7325000a 	teqvc	r5, #10
4001159c:	7245203a 	subvc	r2, r5, #58	; 0x3a
400115a0:	3a726f72 	bcc	41cad370 <startIf+0x1c8c998>
400115a4:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
400115a8:	20736544 	rsbscs	r6, r3, r4, asr #10
400115ac:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
400115b0:	20642520 	rsbcs	r2, r4, r0, lsr #10
400115b4:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
400115b8:	7320746f 	teqvc	r0, #1862270976	; 0x6f000000
400115bc:	6f707075 	svcvs	0x00707075
400115c0:	64657472 	strbtvs	r7, [r5], #-1138	; 0x472
400115c4:	7325000a 	teqvc	r5, #10
400115c8:	7245203a 	subvc	r2, r5, #58	; 0x3a
400115cc:	3a726f72 	bcc	41cad39c <startIf+0x1c8c9c4>
400115d0:	46455220 	strbmi	r5, [r5], -r0, lsr #4
400115d4:	4b4c435f 	blmi	41322358 <startIf+0x1301980>
400115d8:	4c45535f 	mcrrmi	3, 5, r5, r5, cr15
400115dc:	4f544345 	svcmi	0x00544345
400115e0:	41565f52 	cmpmi	r6, r2, asr pc
400115e4:	6f66204c 	svcvs	0x0066204c
400115e8:	65532072 	ldrbvs	r2, [r3, #-114]	; 0x72
400115ec:	73654472 	cmnvc	r5, #1912602624	; 0x72000000
400115f0:	70797420 	rsbsvc	r7, r9, r0, lsr #8
400115f4:	64252065 	strtvs	r2, [r5], #-101	; 0x65
400115f8:	20736920 	rsbscs	r6, r3, r0, lsr #18
400115fc:	6e6f7277 	mcrvs	2, 3, r7, cr15, cr7, {3}
40011600:	25000a67 	strcs	r0, [r0, #-2663]	; 0xa67
40011604:	57203a73 			; <UNDEFINED> instruction: 0x57203a73
40011608:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
4001160c:	203a676e 	eorscs	r6, sl, lr, ror #14
40011610:	65494350 	strbvs	r4, [r9, #-848]	; 0x350
40011614:	6d203458 	stcvs	4, cr3, [r0, #-352]!	; 0xfffffea0
40011618:	2065646f 	rsbcs	r6, r5, pc, ror #8
4001161c:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
40011620:	7320746f 	teqvc	r0, #1862270976	; 0x6f000000
40011624:	6f707075 	svcvs	0x00707075
40011628:	64657472 	strbtvs	r7, [r5], #-1138	; 0x472
4001162c:	206e6920 	rsbcs	r6, lr, r0, lsr #18
40011630:	73696874 	cmnvc	r9, #116, 16	; 0x740000
40011634:	76656420 	strbtvc	r6, [r5], -r0, lsr #8
40011638:	20656369 	rsbcs	r6, r5, r9, ror #6
4001163c:	7325000a 	teqvc	r5, #10
40011640:	6553203a 	ldrbvs	r2, [r3, #-58]	; 0x3a
40011644:	73654472 	cmnvc	r5, #1912602624	; 0x72000000
40011648:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
4001164c:	25232065 	strcs	r2, [r3, #-101]!	; 0x65
40011650:	73692064 	cmnvc	r9, #100	; 0x64
40011654:	69642020 	stmdbvs	r4!, {r5, sp}^
40011658:	6c626173 	wstrdvs	wr6, [r2], #-460	; 0xfffffe34
4001165c:	000a6465 	andeq	r6, sl, r5, ror #8
40011660:	203a7325 	eorscs	r7, sl, r5, lsr #6
40011664:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
40011668:	3a676e69 	bcc	419ed014 <startIf+0x19cc63c>
4001166c:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
40011670:	20736544 	rsbscs	r6, r3, r4, asr #10
40011674:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
40011678:	64252320 	strtvs	r2, [r5], #-800	; 0x320
4001167c:	646e6120 	strbtvs	r6, [lr], #-288	; 0x120
40011680:	70797420 	rsbsvc	r7, r9, r0, lsr #8
40011684:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40011688:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0x120
4001168c:	746f6e20 	strbtvc	r6, [pc], #-3616	; 40011694 <mvSysEnvReadPcieGenSetting+0x598>
40011690:	70757320 	rsbsvc	r7, r5, r0, lsr #6
40011694:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
40011698:	74206465 	strtvc	r6, [r0], #-1125	; 0x465
4001169c:	7465676f 	strbtvc	r6, [r5], #-1903	; 0x76f
400116a0:	0a726568 	beq	41caac48 <startIf+0x1c8a270>
400116a4:	3a732500 	bcc	41cdaaac <startIf+0x1cba0d4>
400116a8:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
400116ac:	20736544 	rsbscs	r6, r3, r4, asr #10
400116b0:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
400116b4:	64252320 	strtvs	r2, [r5], #-800	; 0x320
400116b8:	20736920 	rsbscs	r6, r3, r0, lsr #18
400116bc:	20746f6e 	rsbscs	r6, r4, lr, ror #30
400116c0:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
400116c4:	000a6576 	andeq	r6, sl, r6, ror r5
400116c8:	203a7325 	eorscs	r7, sl, r5, lsr #6
400116cc:	6f727245 	svcvs	0x00727245
400116d0:	72203a72 	eorvc	r3, r0, #466944	; 0x72000
400116d4:	6c436665 	mcrrvs	6, 6, r6, r3, cr5
400116d8:	206b636f 	rsbcs	r6, fp, pc, ror #6
400116dc:	66206425 	strtvs	r6, [r0], -r5, lsr #8
400116e0:	5320726f 	teqpl	r0, #-268435450	; 0xf0000006
400116e4:	65447265 	strbvs	r7, [r4, #-613]	; 0x265
400116e8:	616c2073 	smcvs	49667	; 0xc203
400116ec:	2320656e 	teqcs	r0, #461373440	; 0x1b800000
400116f0:	202c6425 	eorcs	r6, ip, r5, lsr #8
400116f4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
400116f8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400116fc:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
40011700:	7320746f 	teqvc	r0, #1862270976	; 0x6f000000
40011704:	6f707075 	svcvs	0x00707075
40011708:	64657472 	strbtvs	r7, [r5], #-1138	; 0x472
4001170c:	766d000a 	strbtvc	r0, [sp], -sl
40011710:	52737748 	rsbspl	r7, r3, #72, 14	; 0x1200000
40011714:	6c436665 	mcrrvs	6, 6, r6, r3, cr5
40011718:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
4001171c:	203a7465 	eorscs	r7, sl, r5, ror #8
40011720:	20666572 	rsbcs	r6, r6, r2, ror r5
40011724:	636f6c63 	cmnvs	pc, #25344	; 0x6300
40011728:	7369206b 	cmnvc	r9, #107	; 0x6b
4001172c:	746f6e20 	strbtvc	r6, [pc], #-3616	; 40011734 <mvSysEnvReadPcieGenSetting+0x638>
40011730:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
40011734:	66206469 	strtvs	r6, [r0], -r9, ror #8
40011738:	7320726f 	teqvc	r0, #-268435450	; 0xf0000006
4001173c:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
40011740:	79742073 	ldmdbvc	r4!, {r0, r1, r4, r5, r6, sp}^
40011744:	25206570 	strcs	r6, [r0, #-1392]!	; 0x570
40011748:	6d000a64 	vstrvs	s0, [r0, #-400]	; 0xfffffe70
4001174c:	73774876 	cmnvc	r7, #7733248	; 0x760000
40011750:	43666552 	cmnmi	r6, #343932928	; 0x14800000
40011754:	6b636f6c 	blvs	418ed50c <startIf+0x18ccb34>
40011758:	3a746553 	bcc	41d2acac <startIf+0x1d0a2d4>
4001175c:	746f6e20 	strbtvc	r6, [pc], #-3616	; 40011764 <mvSysEnvReadPcieGenSetting+0x668>
40011760:	70757320 	rsbsvc	r7, r5, r0, lsr #6
40011764:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
40011768:	73206465 	teqvc	r0, #1694498816	; 0x65000000
4001176c:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
40011770:	79742073 	ldmdbvc	r4!, {r0, r1, r4, r5, r6, sp}^
40011774:	000a6570 	andeq	r6, sl, r0, ror r5
40011778:	6553766d 	ldrbvs	r7, [r3, #-1645]	; 0x66d
4001177c:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
40011780:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
40011784:	43705572 	cmnmi	r0, #478150656	; 0x1c800000
40011788:	3a6c7274 	bcc	41b2e160 <startIf+0x1b0d788>
4001178c:	72657320 	rsbvc	r7, r5, #32, 6	; 0x80000000
40011790:	20736564 	rsbscs	r6, r3, r4, ror #10
40011794:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
40011798:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001179c:	20646e61 	rsbcs	r6, r4, r1, ror #28
400117a0:	65657073 	strbvs	r7, [r5, #-115]!	; 0x73
400117a4:	64252064 	strtvs	r2, [r5], #-100	; 0x64
400117a8:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0x120
400117ac:	746f6e20 	strbtvc	r6, [pc], #-3616	; 400117b4 <mvSysEnvReadPcieGenSetting+0x6b8>
400117b0:	70757320 	rsbsvc	r7, r5, r0, lsr #6
400117b4:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
400117b8:	74206465 	strtvc	r6, [r0], #-1125	; 0x465
400117bc:	7465676f 	strbtvc	r6, [r5], #-1903	; 0x76f
400117c0:	0a726568 	beq	41caad68 <startIf+0x1c8a390>
400117c4:	726f4600 	rsbvc	r4, pc, #0, 12
400117c8:	676e6963 	strbvs	r6, [lr, -r3, ror #18]!
400117cc:	6e694c20 	cdpvs	12, 6, cr4, cr9, cr0, {1}
400117d0:	6f74206b 	svcvs	0x0074206b
400117d4:	4e454720 	cdpmi	7, 4, cr4, cr5, cr0, {1}
400117d8:	6e6f2031 	mcrvs	0, 3, r2, cr15, cr1, {1}
400117dc:	49435020 	stmdbmi	r3, {r5, ip, lr}^
400117e0:	64252d65 	strtvs	r2, [r5], #-3429	; 0xd65
400117e4:	766d000a 	strbtvc	r0, [sp], -sl
400117e8:	64726553 	ldrbtvs	r6, [r2], #-1363	; 0x553
400117ec:	6f507365 	svcvs	0x00507365
400117f0:	55726577 	ldrbpl	r6, [r2, #-1399]!	; 0x577
400117f4:	72744370 	rsbsvc	r4, r4, #112, 6	; 0xc0000001
400117f8:	62203a6c 	eorvs	r3, r0, #108, 20	; 0x6c000
400117fc:	73206461 	teqvc	r0, #1627389952	; 0x61000000
40011800:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
40011804:	70795473 	rsbsvc	r5, r9, r3, ror r4
40011808:	61702065 	cmnvs	r0, r5, rrx
4001180c:	656d6172 	strbvs	r6, [sp, #-370]!	; 0x172
40011810:	0a726574 	beq	41caade8 <startIf+0x1c8a410>
40011814:	48766d00 	ldmdami	r6!, {r8, sl, fp, sp, lr}^
40011818:	6f507377 	svcvs	0x00507377
4001181c:	55726577 	ldrbpl	r6, [r2, #-1399]!	; 0x577
40011820:	72655370 	rsbvc	r5, r5, #112, 6	; 0xc0000001
40011824:	4c736564 	ldclmi	5, cr6, [r3], #-400	; 0xfffffe70
40011828:	73656e61 	cmnvc	r5, #1552	; 0x610
4001182c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
40011830:	70707573 	rsbsvc	r7, r0, r3, ror r5
40011834:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
40011838:	65722064 	ldrbvs	r2, [r2, #-100]!	; 0x64
4001183c:	6c632066 	wstrhvs	wr2, [r3], #-102
40011840:	0a6b636f 	beq	41aea604 <startIf+0x1ac9c2c>
40011844:	67694800 	strbvs	r4, [r9, -r0, lsl #16]!
40011848:	70732068 	rsbsvc	r2, r3, r8, rrx
4001184c:	20646565 	rsbcs	r6, r4, r5, ror #10
40011850:	20594850 	subscs	r4, r9, r0, asr r8
40011854:	6556202d 	ldrbvs	r2, [r6, #-45]	; 0x2d
40011858:	6f697372 	svcvs	0x00697372
4001185c:	00203a6e 	eoreq	r3, r0, lr, ror #20
40011860:	00302e32 	eorseq	r2, r0, r2, lsr lr
40011864:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011868:	72744373 	rsbsvc	r4, r4, #-872415231	; 0xcc000001
4001186c:	6769486c 	strbvs	r4, [r9, -ip, ror #16]!
40011870:	65705368 	ldrbvs	r5, [r0, #-872]!	; 0x368
40011874:	65536465 	ldrbvs	r6, [r3, #-1125]	; 0x465
40011878:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4001187c:	43796850 	cmnmi	r9, #80, 16	; 0x500000
40011880:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40011884:	45203a67 	strmi	r3, [r0, #-2663]!	; 0xa67
40011888:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
4001188c:	6553203a 	ldrbvs	r2, [r3, #-58]	; 0x3a
40011890:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
40011894:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
40011898:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
4001189c:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
400118a0:	206e6f69 	rsbcs	r6, lr, r9, ror #30
400118a4:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400118a8:	6948000a 	stmdbvs	r8, {r1, r3}^
400118ac:	73206867 	teqvc	r0, #6750208	; 0x670000
400118b0:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
400118b4:	59485020 	stmdbpl	r8, {r5, ip, lr}^
400118b8:	45202d20 	strmi	r2, [r0, #-3360]!	; 0xd20
400118bc:	6465646e 	strbtvs	r6, [r5], #-1134	; 0x46e
400118c0:	63755320 	cmnvs	r5, #32, 6	; 0x80000000
400118c4:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
400118c8:	6c6c7566 	stclvs	5, cr7, [ip], #-408	; 0xfffffe68
400118cc:	50000a79 	andpl	r0, r0, r9, ror sl
400118d0:	30654943 	rsbcc	r4, r5, r3, asr #18
400118d4:	20202020 	eorcs	r2, r0, r0, lsr #32
400118d8:	50002020 	andpl	r2, r0, r0, lsr #32
400118dc:	31654943 	cmncc	r5, r3, asr #18
400118e0:	20202020 	eorcs	r2, r0, r0, lsr #32
400118e4:	50002020 	andpl	r2, r0, r0, lsr #32
400118e8:	32654943 	rsbcc	r4, r5, #1097728	; 0x10c000
400118ec:	20202020 	eorcs	r2, r0, r0, lsr #32
400118f0:	50002020 	andpl	r2, r0, r0, lsr #32
400118f4:	33654943 	cmncc	r5, #1097728	; 0x10c000
400118f8:	20202020 	eorcs	r2, r0, r0, lsr #32
400118fc:	53002020 	movwpl	r2, #32
40011900:	30415441 	subcc	r5, r1, r1, asr #8
40011904:	20202020 	eorcs	r2, r0, r0, lsr #32
40011908:	53002020 	movwpl	r2, #32
4001190c:	31415441 	cmpcc	r1, r1, asr #8
40011910:	20202020 	eorcs	r2, r0, r0, lsr #32
40011914:	53002020 	movwpl	r2, #32
40011918:	32415441 	subcc	r5, r1, #1090519040	; 0x41000000
4001191c:	20202020 	eorcs	r2, r0, r0, lsr #32
40011920:	53002020 	movwpl	r2, #32
40011924:	33415441 	movtcc	r5, #5185	; 0x1441
40011928:	20202020 	eorcs	r2, r0, r0, lsr #32
4001192c:	53002020 	movwpl	r2, #32
40011930:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
40011934:	20202030 	eorcs	r2, r0, r0, lsr r0
40011938:	53002020 	movwpl	r2, #32
4001193c:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
40011940:	20202031 	eorcs	r2, r0, r1, lsr r0
40011944:	53002020 	movwpl	r2, #32
40011948:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
4001194c:	20202032 	eorcs	r2, r0, r2, lsr r0
40011950:	51002020 	tstpl	r0, r0, lsr #32
40011954:	494d4753 	stmdbmi	sp, {r0, r1, r4, r6, r8, r9, sl, lr}^
40011958:	20202049 	eorcs	r2, r0, r9, asr #32
4001195c:	55002020 	strpl	r2, [r0, #-32]
40011960:	20334253 	eorscs	r4, r3, r3, asr r2
40011964:	54534f48 	ldrbpl	r4, [r3], #-3912	; 0xf48
40011968:	55002030 	strpl	r2, [r0, #-48]	; 0x30
4001196c:	20334253 	eorscs	r4, r3, r3, asr r2
40011970:	54534f48 	ldrbpl	r4, [r3], #-3912	; 0xf48
40011974:	55002031 	strpl	r2, [r0, #-49]	; 0x31
40011978:	20334253 	eorscs	r4, r3, r3, asr r2
4001197c:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
40011980:	53004543 	movwpl	r4, #1347	; 0x543
40011984:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
40011988:	302d3376 	eorcc	r3, sp, r6, ror r3
4001198c:	53002020 	movwpl	r2, #32
40011990:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
40011994:	312d3376 	teqcc	sp, r6, ror r3
40011998:	53002020 	movwpl	r2, #32
4001199c:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
400119a0:	322d3376 	eorcc	r3, sp, #-671088639	; 0xd8000001
400119a4:	53002020 	movwpl	r2, #32
400119a8:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
400119ac:	332d3376 	teqcc	sp, #-671088639	; 0xd8000001
400119b0:	58002020 	stmdapl	r0, {r5, sp}
400119b4:	20495541 	subcs	r5, r9, r1, asr #10
400119b8:	20202020 	eorcs	r2, r0, r0, lsr #32
400119bc:	52002020 	andpl	r2, r0, #32
400119c0:	49554158 	ldmdbmi	r5, {r3, r4, r6, r8, lr}^
400119c4:	20202020 	eorcs	r2, r0, r0, lsr #32
400119c8:	44002020 	strmi	r2, [r0], #-32
400119cc:	55414645 	strbpl	r4, [r1, #-1605]	; 0x645
400119d0:	5320544c 	teqpl	r0, #76, 8	; 0x4c000000
400119d4:	45445245 	strbmi	r5, [r4, #-581]	; 0x245
400119d8:	414c0053 	qdaddmi	r0, r3, ip
400119dc:	535f5453 	cmppl	pc, #1392508928	; 0x53000000
400119e0:	45445245 	strbmi	r5, [r4, #-581]	; 0x245
400119e4:	59545f53 	ldmdbpl	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
400119e8:	6d004550 	stcvs	5, cr4, [r0, #-320]	; 0xfffffec0
400119ec:	78655076 	stmdavc	r5!, {r1, r2, r4, r5, r6, ip, lr}^
400119f0:	61636f4c 	cmnvs	r3, ip, asr #30
400119f4:	7375426c 	cmnvc	r5, #108, 4	; 0xc0000006
400119f8:	536d754e 	cmnpl	sp, #327155712	; 0x13800000
400119fc:	203a7465 	eorscs	r7, sl, r5, ror #8
40011a00:	656c6c49 	strbvs	r6, [ip, #-3145]!	; 0xc49
40011a04:	206c6167 	rsbcs	r6, ip, r7, ror #2
40011a08:	20737562 	rsbscs	r7, r3, r2, ror #10
40011a0c:	626d756e 	rsbvs	r7, sp, #461373440	; 0x1b800000
40011a10:	25207265 	strcs	r7, [r0, #-613]!	; 0x265
40011a14:	50000a64 	andpl	r0, r0, r4, ror #20
40011a18:	64255845 	strtvs	r5, [r5], #-2117	; 0x845
40011a1c:	20736920 	rsbscs	r6, r3, r0, lsr #18
40011a20:	63726f66 	cmnvs	r2, #408	; 0x198
40011a24:	74206465 	strtvc	r6, [r0], #-1125	; 0x465
40011a28:	4547206f 	strbmi	r2, [r7, #-111]	; 0x6f
40011a2c:	000a314e 	andeq	r3, sl, lr, asr #2
40011a30:	202a2a3a 	eorcs	r2, sl, sl, lsr sl
40011a34:	6b6e694c 	blvs	41babf6c <startIf+0x1b8b594>
40011a38:	20736920 	rsbscs	r6, r3, r0, lsr #18
40011a3c:	316e6547 	cmncc	lr, r7, asr #10
40011a40:	6863202c 	stmdavs	r3!, {r2, r3, r5, sp}^
40011a44:	206b6365 	rsbcs	r6, fp, r5, ror #6
40011a48:	20656874 	rsbcs	r6, r5, r4, ror r8
40011a4c:	63205045 	teqvs	r0, #69	; 0x45
40011a50:	62617061 	rsbvs	r7, r1, #97	; 0x61
40011a54:	74696c69 	strbtvc	r6, [r9], #-3177	; 0xc69
40011a58:	000a2079 	andeq	r2, sl, r9, ror r0
40011a5c:	65494350 	strbvs	r4, [r9, #-848]	; 0x350
40011a60:	6449202c 	strbvs	r2, [r9], #-44	; 0x2c
40011a64:	3a002078 	bcc	40019c4c <mvSysEnvSocUnitNums+0x2720>
40011a68:	6e694c20 	cdpvs	12, 6, cr4, cr9, cr0, {1}
40011a6c:	7075206b 	rsbsvc	r2, r5, fp, rrx
40011a70:	64617267 	strbtvs	r7, [r1], #-615	; 0x267
40011a74:	74206465 	strtvc	r6, [r0], #-1125	; 0x465
40011a78:	6547206f 	strbvs	r2, [r7, #-111]	; 0x6f
40011a7c:	6220326e 	eorvs	r3, r0, #-536870906	; 0xe0000006
40011a80:	64657361 	strbtvs	r7, [r5], #-865	; 0x361
40011a84:	206e6f20 	rsbcs	r6, lr, r0, lsr #30
40011a88:	65696c63 	strbvs	r6, [r9, #-3171]!	; 0xc63
40011a8c:	6320746e 	teqvs	r0, #1845493760	; 0x6e000000
40011a90:	69626170 	stmdbvs	r2!, {r4, r5, r6, r8, sp, lr}^
40011a94:	6974696c 	ldmdbvs	r4!, {r2, r3, r5, r6, r8, fp, sp, lr}^
40011a98:	0a207365 	beq	4082e834 <startIf+0x80de5c>
40011a9c:	72203a00 	eorvc	r3, r0, #0, 20
40011aa0:	69616d65 	stmdbvs	r1!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}^
40011aa4:	4720736e 	strmi	r7, [r0, -lr, ror #6]!
40011aa8:	0a316e65 	beq	40c6d444 <startIf+0xc4ca6c>
40011aac:	64203a00 	strtvs	r3, [r0], #-2560	; 0xa00
40011ab0:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
40011ab4:	20646574 	rsbcs	r6, r4, r4, ror r5
40011ab8:	6c206f6e 	stcvs	15, cr6, [r0], #-440	; 0xfffffe48
40011abc:	0a6b6e69 	beq	41aed468 <startIf+0x1acca90>
40011ac0:	48766d00 	ldmdami	r6!, {r8, sl, fp, sp, lr}^
40011ac4:	65537377 	ldrbvs	r7, [r3, #-887]	; 0x377
40011ac8:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
40011acc:	49716553 	ldmdbmi	r1!, {r0, r1, r4, r6, r8, sl, sp, lr}^
40011ad0:	3a74696e 	bcc	41d2c090 <startIf+0x1d0b6b8>
40011ad4:	72724520 	rsbsvc	r4, r2, #32, 10	; 0x8000000
40011ad8:	203a726f 	eorscs	r7, sl, pc, ror #4
40011adc:	64726553 	ldrbtvs	r6, [r2], #-1363	; 0x553
40011ae0:	69207365 	stmdbvs	r0!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
40011ae4:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40011ae8:	7a696c61 	bvc	41a6cc74 <startIf+0x1a4c29c>
40011aec:	6f697461 	svcvs	0x00697461
40011af0:	6166206e 	cmnvs	r6, lr, rrx
40011af4:	000a6c69 	andeq	r6, sl, r9, ror #24
40011af8:	203a7325 	eorscs	r7, sl, r5, lsr #6
40011afc:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
40011b00:	49206563 	stmdbmi	r0!, {r0, r1, r5, r6, r8, sl, sp, lr}
40011b04:	72452044 	subvc	r2, r5, #68	; 0x44
40011b08:	2c726f72 	ldclcs	15, cr6, [r2], #-456	; 0xfffffe38
40011b0c:	69737520 	ldmdbvs	r3!, {r5, r8, sl, ip, sp, lr}^
40011b10:	3420676e 	strtcc	r6, [r0], #-1902	; 0x76e
40011b14:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
40011b18:	20736544 	rsbscs	r6, r3, r4, asr #10
40011b1c:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
40011b20:	25000a73 	strcs	r0, [r0, #-2675]	; 0xa73
40011b24:	45203a73 	strmi	r3, [r0, #-2675]!	; 0xa73
40011b28:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
40011b2c:	614c203a 	cmpvs	ip, sl, lsr r0
40011b30:	3423656e 	strtcc	r6, [r3], #-1390	; 0x56e
40011b34:	206e6f20 	rsbcs	r6, lr, r0, lsr #30
40011b38:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
40011b3c:	36206563 	strtcc	r6, [r0], -r3, ror #10
40011b40:	20303138 	eorscs	r3, r0, r8, lsr r1
40011b44:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
40011b48:	4120746f 	teqmi	r0, pc, ror #8
40011b4c:	76697463 	strbtvc	r7, [r9], -r3, ror #8
40011b50:	000a2e65 	andeq	r2, sl, r5, ror #28
40011b54:	696e490a 	stmdbvs	lr!, {r1, r3, r8, fp, lr}^
40011b58:	75432074 	strbvc	r2, [r3, #-116]	; 0x74
40011b5c:	6d6f7473 	stclvs	4, cr7, [pc, #-460]!	; 40011998 <mvSysEnvReadPcieGenSetting+0x89c>
40011b60:	62207265 	eorvs	r7, r0, #1342177286	; 0x50000006
40011b64:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
40011b68:	64640020 	strbtvs	r0, [r4], #-32
40011b6c:	65473372 	strbvs	r3, [r7, #-882]	; 0x372
40011b70:	706f5474 	rsbvc	r5, pc, r4, ror r4	; <UNPREDICTABLE>
40011b74:	676f6c6f 	strbvs	r6, [pc, -pc, ror #24]!
40011b78:	70614d79 	rsbvc	r4, r1, r9, ror sp
40011b7c:	6f62203a 	svcvs	0x0062203a
40011b80:	49647261 	stmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
40011b84:	78303d44 	ldmdavc	r0!, {r2, r6, r8, sl, fp, ip, sp}
40011b88:	000a7825 	andeq	r7, sl, r5, lsr #16
40011b8c:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40011b90:	67206465 	strvs	r6, [r0, -r5, ror #8]!
40011b94:	44207465 	strtmi	r7, [r0], #-1125	; 0x465
40011b98:	20335244 	eorscs	r5, r3, r4, asr #4
40011b9c:	6f706f54 	svcvs	0x00706f54
40011ba0:	79676f6c 	stmdbvc	r7!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
40011ba4:	70616d20 	rsbvc	r6, r1, r0, lsr #26
40011ba8:	6e692820 	cdpvs	8, 6, cr2, cr9, cr0, {1}
40011bac:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
40011bb0:	6f622064 	svcvs	0x00622064
40011bb4:	20647261 	rsbcs	r7, r4, r1, ror #4
40011bb8:	23204449 	teqcs	r0, #1224736768	; 0x49000000
40011bbc:	000a2964 	andeq	r2, sl, r4, ror #18
40011bc0:	2a2a2a0a 	bcs	40a9c3f0 <startIf+0xa7ba18>
40011bc4:	72724520 	rsbsvc	r4, r2, #32, 10	; 0x8000000
40011bc8:	203a726f 	eorscs	r7, sl, pc, ror #4
40011bcc:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40011bd0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
40011bd4:	69746174 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, sp, lr}^
40011bd8:	72644463 	rsbvc	r4, r4, #1660944384	; 0x63000000
40011bdc:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
40011be0:	6f4e203a 	svcvs	0x004e203a
40011be4:	74616d20 	strbtvc	r6, [r1], #-3360	; 0xd20
40011be8:	66206863 	strtvs	r6, [r0], -r3, ror #16
40011bec:	7220726f 	eorvc	r7, r0, #-268435450	; 0xf0000006
40011bf0:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
40011bf4:	64657473 	strbtvs	r7, [r5], #-1139	; 0x473
40011bf8:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
40011bfc:	646f6d20 	strbtvs	r6, [pc], #-3360	; 40011c04 <mvSysEnvReadPcieGenSetting+0xb08>
40011c00:	2a202e65 	bcs	4081d59c <startIf+0x7fcbc4>
40011c04:	0a0a2a2a 	beq	4029c4b4 <startIf+0x27badc>
40011c08:	72724500 	rsbsvc	r4, r2, #0, 10
40011c0c:	2520726f 	strcs	r7, [r0, #-623]!	; 0x26f
40011c10:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
40011c14:	6c694620 	stclvs	6, cr4, [r9], #-128	; 0xffffff80
40011c18:	73253a65 	teqvc	r5, #413696	; 0x65000
40011c1c:	6e694c20 	cdpvs	12, 6, cr4, cr9, cr0, {1}
40011c20:	64253a65 	strtvs	r3, [r5], #-2661	; 0xa65
40011c24:	6464000a 	strbtvs	r0, [r4], #-10
40011c28:	695f3372 	ldmdbvs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
40011c2c:	5f74696e 	svcpl	0x0074696e
40011c30:	76706974 			; <UNDEFINED> instruction: 0x76706974
40011c34:	00632e32 	rsbeq	r2, r3, r2, lsr lr
40011c38:	6f727245 	svcvs	0x00727245
40011c3c:	57203a72 			; <UNDEFINED> instruction: 0x57203a72
40011c40:	676e6f72 			; <UNDEFINED> instruction: 0x676e6f72
40011c44:	76656420 	strbtvc	r6, [r5], -r0, lsr #8
40011c48:	20656369 	rsbcs	r6, r5, r9, ror #6
40011c4c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
40011c50:	20666f20 	rsbcs	r6, r6, r0, lsr #30
40011c54:	203a7343 	eorscs	r7, sl, r3, asr #6
40011c58:	72724500 	rsbsvc	r4, r2, #0, 10
40011c5c:	203a726f 	eorscs	r7, sl, pc, ror #4
40011c60:	6e6f7257 	mcrvs	2, 3, r7, cr15, cr7, {2}
40011c64:	654d2067 	strbvs	r2, [sp, #-103]	; 0x67
40011c68:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
40011c6c:	7a697320 	bvc	41a6e8f4 <startIf+0x1a4df1c>
40011c70:	666f2065 	strbtvs	r2, [pc], -r5, rrx
40011c74:	3a734320 	bcc	41ce28fc <startIf+0x1cc1f24>
40011c78:	73250020 	teqvc	r5, #32
40011c7c:	61725420 	cmnvs	r2, r0, lsr #8
40011c80:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40011c84:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40011c88:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40011c8c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40011c90:	646e3220 	strbtvs	r3, [lr], #-544	; 0x220
40011c94:	6f6f6220 	svcvs	0x006f6220
40011c98:	202d2074 	eorcs	r2, sp, r4, ror r0
40011c9c:	70696b53 	rsbvc	r6, r9, r3, asr fp
40011ca0:	25000a20 	strcs	r0, [r0, #-2592]	; 0xa20
40011ca4:	72542073 	subsvc	r2, r4, #115	; 0x73
40011ca8:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
40011cac:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
40011cb0:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
40011cb4:	2065636e 	rsbcs	r6, r5, lr, ror #6
40011cb8:	6f706f74 	svcvs	0x00706f74
40011cbc:	79676f6c 	stmdbvc	r7!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
40011cc0:	616f6c20 	cmnvs	pc, r0, lsr #24
40011cc4:	202d2064 	eorcs	r2, sp, r4, rrx
40011cc8:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
40011ccc:	000a4445 	andeq	r4, sl, r5, asr #8
40011cd0:	54207325 	strtpl	r7, [r0], #-805	; 0x325
40011cd4:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
40011cd8:	20676e69 	rsbcs	r6, r7, r9, ror #28
40011cdc:	75716553 	ldrbvc	r6, [r1, #-1363]!	; 0x553
40011ce0:	65636e65 	strbvs	r6, [r3, #-3685]!	; 0xe65
40011ce4:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
40011ce8:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
40011cec:	25000a44 	strcs	r0, [r0, #-2628]	; 0xa44
40011cf0:	72542073 	subsvc	r2, r4, #115	; 0x73
40011cf4:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
40011cf8:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
40011cfc:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
40011d00:	2065636e 	rsbcs	r6, r5, lr, ror #6
40011d04:	7753202d 	ldrbvc	r2, [r3, -sp, lsr #32]
40011d08:	68637469 	stmdavs	r3!, {r0, r3, r5, r6, sl, ip, sp, lr}^
40011d0c:	20676e69 	rsbcs	r6, r7, r9, ror #28
40011d10:	52414258 	subpl	r4, r1, #88, 4	; 0x80000005
40011d14:	6e695720 	cdpvs	7, 6, cr5, cr9, cr0, {1}
40011d18:	20776f64 	rsbscs	r6, r7, r4, ror #30
40011d1c:	46206f74 	qsub16mi	r6, r0, r4
40011d20:	50747361 	rsbspl	r7, r4, r1, ror #6
40011d24:	20687461 	rsbcs	r7, r8, r1, ror #8
40011d28:	646e6957 	strbtvs	r6, [lr], #-2391	; 0x957
40011d2c:	0a20776f 	beq	4082faf0 <startIf+0x80f118>
40011d30:	72646400 	rsbvc	r6, r4, #0, 8
40011d34:	73614633 	cmnvc	r1, #53477376	; 0x3300000
40011d38:	74615074 	strbtvc	r5, [r1], #-116	; 0x74
40011d3c:	6e794468 	cdpvs	4, 7, cr4, cr9, cr8, {3}
40011d40:	63696d61 	cmnvs	r9, #6208	; 0x1840
40011d44:	69537343 	ldmdbvs	r3, {r0, r1, r6, r8, r9, ip, sp, lr}^
40011d48:	6f43657a 	svcvs	0x0043657a
40011d4c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40011d50:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40011d54:	0a44454c 	beq	4112328c <startIf+0x11028b4>
40011d58:	20732500 	rsbscs	r2, r3, r0, lsl #10
40011d5c:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
40011d60:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
40011d64:	71655320 	cmnvc	r5, r0, lsr #6
40011d68:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
40011d6c:	202d2065 	eorcs	r2, sp, r5, rrx
40011d70:	65646e45 	strbvs	r6, [r4, #-3653]!	; 0xe45
40011d74:	75532064 	ldrbvc	r2, [r3, #-100]	; 0x64
40011d78:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
40011d7c:	6c756673 	ldclvs	6, cr6, [r5], #-460	; 0xfffffe34
40011d80:	000a796c 	andeq	r7, sl, ip, ror #18
40011d84:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40011d88:	202d2d00 	eorcs	r2, sp, r0, lsl #26
40011d8c:	696e7564 	stmdbvs	lr!, {r2, r5, r6, r8, sl, ip, sp, lr}^
40011d90:	65722074 	ldrbvs	r2, [r2, #-116]!	; 0x74
40011d94:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0x967
40011d98:	20737265 	rsbscs	r7, r3, r5, ror #4
40011d9c:	000a2d2d 	andeq	r2, sl, sp, lsr #26
40011da0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40011da4:	2d2d0020 	wstrbcs	wr0, [sp, #-32]!
40011da8:	79685020 	stmdbvc	r8!, {r5, ip, lr}^
40011dac:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
40011db0:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
40011db4:	2d207372 	stccs	3, cr7, [r0, #-456]!	; 0xfffffe38
40011db8:	55000a2d 	strpl	r0, [r0, #-2605]	; 0xa2d
40011dbc:	4e4b2d6e 	cdpmi	13, 4, cr2, cr11, cr14, {3}
40011dc0:	004e574f 	subeq	r5, lr, pc, asr #14
40011dc4:	6c746954 	ldclvs	9, cr6, [r4], #-336	; 0xfffffeb0
40011dc8:	49203a65 	stmdbmi	r0!, {r0, r2, r5, r6, r9, fp, ip, sp}
40011dcc:	2023462f 	eorcs	r4, r3, pc, lsr #12
40011dd0:	6a54202c 	bvs	41519e88 <startIf+0x14f94b0>
40011dd4:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
40011dd8:	61726269 	cmnvs	r2, r9, ror #4
40011ddc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40011de0:	432c304e 	teqmi	ip, #78	; 0x4e
40011de4:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
40011de8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
40011dec:	30506e6f 	subscc	r6, r0, pc, ror #28
40011df0:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
40011df4:	61726269 	cmnvs	r2, r9, ror #4
40011df8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40011dfc:	432c314e 	teqmi	ip, #-2147483629	; 0x80000013
40011e00:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
40011e04:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
40011e08:	31506e6f 	cmpcc	r0, pc, ror #28
40011e0c:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
40011e10:	61726269 	cmnvs	r2, r9, ror #4
40011e14:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40011e18:	432c324e 	teqmi	ip, #-536870908	; 0xe0000004
40011e1c:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
40011e20:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
40011e24:	32506e6f 	subscc	r6, r0, #1776	; 0x6f0
40011e28:	5343002c 	movtpl	r0, #12332	; 0x302c
40011e2c:	2c206425 	stccs	4, cr6, [r0], #-148	; 0xffffff6c
40011e30:	57560020 	ldrbpl	r0, [r6, -r0, lsr #32]
40011e34:	562c7854 			; <UNDEFINED> instruction: 0x562c7854
40011e38:	2c785257 	ldclcs	2, cr5, [r8], #-348	; 0xfffffea4
40011e3c:	745f4c57 	ldrbvc	r4, [pc], #-3159	; 40011e44 <mvSysEnvReadPcieGenSetting+0xd48>
40011e40:	572c746f 	strpl	r7, [ip, -pc, ror #8]!
40011e44:	44415f4c 	strbmi	r5, [r1], #-3916	; 0xf4c
40011e48:	572c4c4c 	strpl	r4, [ip, -ip, asr #24]!
40011e4c:	48505f4c 	ldmdami	r0, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
40011e50:	5f4c522c 	svcpl	0x004c522c
40011e54:	2c746f54 	ldclcs	15, cr6, [r4], #-336	; 0xfffffeb0
40011e58:	415f4c52 	cmpmi	pc, r2, asr ip	; <UNPREDICTABLE>
40011e5c:	2c4c4c44 	mcrrcs	12, 4, r4, ip, cr4
40011e60:	505f4c52 	subspl	r4, pc, r2, asr ip	; <UNPREDICTABLE>
40011e64:	4c522c48 	mrrcmi	12, 4, r2, r2, cr8	; <UNPREDICTABLE>
40011e68:	706d535f 	rsbvc	r5, sp, pc, asr r3
40011e6c:	6e65432c 	cdpvs	3, 6, cr4, cr5, cr12, {1}
40011e70:	432c7854 	teqmi	ip, #84, 16	; 0x540000
40011e74:	78526e65 	ldmdavc	r2, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
40011e78:	6572562c 	ldrbvs	r5, [r2, #-1580]!	; 0x62c
40011e7c:	51442c66 	cmppl	r4, r6, ror #24
40011e80:	66657256 			; <UNDEFINED> instruction: 0x66657256
40011e84:	0909002c 	stmdbeq	r9, {r2, r3, r5}
40011e88:	53425000 	movtpl	r5, #8192	; 0x2000
40011e8c:	502d7854 	eorpl	r7, sp, r4, asr r8
40011e90:	64256461 	strtvs	r6, [r5], #-1121	; 0x461
40011e94:	4250002c 	subsmi	r0, r0, #44	; 0x2c
40011e98:	2d785253 	ldclcs	2, cr5, [r8, #-332]!	; 0xfffffeb4
40011e9c:	25646150 	strbcs	r6, [r4, #-336]!	; 0x150
40011ea0:	44002c64 	strmi	r2, [r0], #-3172	; 0xc64
40011ea4:	3a617461 	bcc	4186f030 <startIf+0x184e658>
40011ea8:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40011eac:	002c6425 	eoreq	r6, ip, r5, lsr #8
40011eb0:	252c6425 	strcs	r6, [ip, #-1061]!	; 0x425
40011eb4:	64252c64 	strtvs	r2, [r5], #-3172	; 0xc64
40011eb8:	2c64252c 	stclcs	5, cr2, [r4], #-176	; 0xffffff50
40011ebc:	00585400 	subseq	r5, r8, r0, lsl #8
40011ec0:	54005852 	strpl	r5, [r0], #-2130	; 0x852
40011ec4:	78520078 	ldmdavc	r2, {r3, r4, r5, r6}^
40011ec8:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
40011ecc:	432c6c61 	teqmi	ip, #24832	; 0x6100
40011ed0:	64252053 	strtvs	r2, [r5], #-83	; 0x53
40011ed4:	2c73252c 	ldclcs	5, cr2, [r3], #-176	; 0xffffff50
40011ed8:	65657753 	strbvs	r7, [r5, #-1875]!	; 0x753
40011edc:	65522c70 	ldrbvs	r2, [r2, #-3184]	; 0xc70
40011ee0:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40011ee4:	6c64412c 	wstrdvs	wr4, [r4], #-176	; 0xffffff50
40011ee8:	49002c6c 	stmdbmi	r0, {r2, r3, r5, r6, sl, fp, sp}
40011eec:	6425462f 	strtvs	r4, [r5], #-1583	; 0x62f
40011ef0:	5948502d 	stmdbpl	r8, {r0, r2, r3, r5, ip, lr}^
40011ef4:	2c206425 	stccs	4, cr6, [r0], #-148	; 0xffffff6c
40011ef8:	2f490020 	svccs	0x00490020
40011efc:	20642546 	rsbcs	r2, r4, r6, asr #10
40011f00:	4600202c 	strmi	r2, [r0], -ip, lsr #32
40011f04:	6c616e69 	stclvs	14, cr6, [r1], #-420	; 0xfffffe5c
40011f08:	2c73252c 	ldclcs	5, cr2, [r3], #-176	; 0xffffff50
40011f0c:	65657753 	strbvs	r7, [r5, #-1875]!	; 0x753
40011f10:	65522c70 	ldrbvs	r2, [r2, #-3184]	; 0xc70
40011f14:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40011f18:	6425202c 	strtvs	r2, [r5], #-44	; 0x2c
40011f1c:	25002c20 	strcs	r2, [r0, #-3104]	; 0xc20
40011f20:	2c206438 	stccs	4, cr6, [r0], #-224	; 0xffffff20
40011f24:	73250020 	teqvc	r5, #32
40011f28:	5351442c 	cmppl	r1, #44, 8	; 0x2c000000
40011f2c:	4c44412c 	wstrdmi	wr4, [r4], #-176	; 0xffffff50
40011f30:	2c2c2c4c 	stccs	12, cr2, [ip], #-304	; 0xfffffed0
40011f34:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
40011f38:	432c6c61 	teqmi	ip, #24832	; 0x6100
40011f3c:	64252053 	strtvs	r2, [r5], #-83	; 0x53
40011f40:	2c73252c 	ldclcs	5, cr2, [r3], #-176	; 0xffffff50
40011f44:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
40011f48:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40011f4c:	7365522c 	cmnvc	r5, #44, 4	; 0xc0000002
40011f50:	2c746c75 	ldclcs	12, cr6, [r4], #-468	; 0xfffffe2c
40011f54:	6c6c6441 	stclvs	4, cr6, [ip], #-260	; 0xfffffefc
40011f58:	6946002c 	stmdbvs	r6, {r2, r3, r5}^
40011f5c:	2c6c616e 	wstrdcs	wr6, [ip], #-440	; 0xfffffe48
40011f60:	4c2c7325 	stcmi	3, cr7, [ip], #-148	; 0xffffff6c
40011f64:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
40011f68:	53676e69 	cmnpl	r7, #1680	; 0x690
40011f6c:	70656577 	rsbvc	r6, r5, r7, ror r5
40011f70:	7365522c 	cmnvc	r5, #44, 4	; 0xc0000002
40011f74:	2c746c75 	ldclcs	12, cr6, [r4], #-468	; 0xfffffe2c
40011f78:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011f7c:	7325002c 	teqvc	r5, #44	; 0x2c
40011f80:	5351442c 	cmppl	r1, #44, 8	; 0x2c000000
40011f84:	76654c2c 	strbtvc	r4, [r5], -ip, lsr #24
40011f88:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40011f8c:	2c2c2c67 	stccs	12, cr2, [ip], #-412	; 0xfffffe64
40011f90:	6b6e5500 	blvs	41ba7398 <startIf+0x1b869c0>
40011f94:	6e776f6e 	cdpvs	15, 7, cr6, cr7, cr14, {3}
40011f98:	65724620 	ldrbvs	r4, [r2, #-1568]!	; 0x620
40011f9c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40011fa0:	3d007963 	stccc	9, cr7, [r0, #-396]	; 0xfffffe74
40011fa4:	41563d3d 	cmpmi	r6, sp, lsr sp
40011fa8:	4144494c 	cmpmi	r4, ip, asr #18
40011fac:	57204554 			; <UNDEFINED> instruction: 0x57204554
40011fb0:	4f444e49 	svcmi	0x00444e49
40011fb4:	4f4c2057 	svcmi	0x004c2057
40011fb8:	54532047 	ldrbpl	r2, [r3], #-71	; 0x47
40011fbc:	3d545241 	ldclcc	2, cr5, [r4, #-260]	; 0xfffffefc
40011fc0:	000a3d3d 	andeq	r3, sl, sp, lsr sp
40011fc4:	20524444 	subscs	r4, r2, r4, asr #8
40011fc8:	71657246 	cmnvc	r5, r6, asr #4
40011fcc:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
40011fd0:	25203a79 	strcs	r3, [r0, #-2681]!	; 0xa79
40011fd4:	20202073 	eorcs	r2, r0, r3, ror r0
40011fd8:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
40011fdc:	000a3d3d 	andeq	r3, sl, sp, lsr sp
40011fe0:	563d3d3d 			; <UNDEFINED> instruction: 0x563d3d3d
40011fe4:	44494c41 	strbmi	r4, [r9], #-3137	; 0xc41
40011fe8:	20455441 	subcs	r5, r5, r1, asr #8
40011fec:	444e4957 	strbmi	r4, [lr], #-2391	; 0x957
40011ff0:	4c20574f 	stcmi	7, cr5, [r0], #-316	; 0xfffffec4
40011ff4:	4520474f 	strmi	r4, [r0, #-1871]!	; 0x74f
40011ff8:	3d20444e 	stccc	4, cr4, [r0, #-312]!	; 0xfffffec8
40011ffc:	000a3d3d 	andeq	r3, sl, sp, lsr sp
40012000:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40012004:	74532064 	ldrbvc	r2, [r3], #-100	; 0x64
40012008:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
4001200c:	09000a3a 	stmdbeq	r0, {r1, r3, r4, r5, r9, fp}
40012010:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
40012014:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
40012018:	6c6f7274 	stclvs	2, cr7, [pc], #-464	; 40011e50 <mvSysEnvReadPcieGenSetting+0xd54>
4001201c:	3a72656c 	bcc	41cab5d4 <startIf+0x1c8abfc>
40012020:	0a732520 	beq	41cdb4a8 <startIf+0x1cbaad0>
40012024:	6f4c0900 	svcvs	0x004c0900
40012028:	72662077 	rsbvc	r2, r6, #119	; 0x77
4001202c:	43207165 	teqmi	r0, #1073741849	; 0x40000019
40012030:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40012034:	25203a67 	strcs	r3, [r0, #-2663]!	; 0xa67
40012038:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
4001203c:	64616f4c 	strbtvs	r6, [r1], #-3916	; 0xf4c
40012040:	74615020 	strbtvc	r5, [r1], #-32
40012044:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
40012048:	7325203a 	teqvc	r5, #58	; 0x3a
4001204c:	4d09000a 	wstrbmi	wr0, [r9, #-10]
40012050:	75696465 	strbvc	r6, [r9, #-1125]!	; 0x465
40012054:	7266206d 	rsbvc	r2, r6, #109	; 0x6d
40012058:	43207165 	teqmi	r0, #1073741849	; 0x40000019
4001205c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40012060:	25203a67 	strcs	r3, [r0, #-2663]!	; 0xa67
40012064:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
40012068:	203a4c57 	eorscs	r4, sl, r7, asr ip
4001206c:	000a7325 	andeq	r7, sl, r5, lsr #6
40012070:	3a4c5209 	bcc	4132689c <startIf+0x1305ec4>
40012074:	0a732520 	beq	41cdb4fc <startIf+0x1cbab24>
40012078:	4c570900 	mrrcmi	9, 0, r0, r7, cr0
4001207c:	70755320 	rsbsvc	r5, r5, r0, lsr #6
40012080:	25203a70 	strcs	r3, [r0, #-2672]!	; 0xa70
40012084:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
40012088:	20534250 	subscs	r4, r3, r0, asr r2
4001208c:	203a5852 	eorscs	r5, sl, r2, asr r8
40012090:	000a7325 	andeq	r7, sl, r5, lsr #6
40012094:	53425009 	movtpl	r5, #8201	; 0x2009
40012098:	3a585420 	bcc	41627120 <startIf+0x1606748>
4001209c:	0a732520 	beq	41cdb524 <startIf+0x1cbab4c>
400120a0:	61540900 	cmpvs	r4, r0, lsl #18
400120a4:	74656772 	strbtvc	r6, [r5], #-1906	; 0x772
400120a8:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
400120ac:	6f432071 	svcvs	0x00432071
400120b0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
400120b4:	7325203a 	teqvc	r5, #58	; 0x3a
400120b8:	5709000a 	strpl	r0, [r9, -sl]
400120bc:	4654204c 	ldrbmi	r2, [r4], -ip, asr #32
400120c0:	7325203a 	teqvc	r5, #58	; 0x3a
400120c4:	5209000a 	andpl	r0, r9, #10
400120c8:	4654204c 	ldrbmi	r2, [r4], -ip, asr #32
400120cc:	7325203a 	teqvc	r5, #58	; 0x3a
400120d0:	5709000a 	strpl	r0, [r9, -sl]
400120d4:	4654204c 	ldrbmi	r2, [r4], -ip, asr #32
400120d8:	70755320 	rsbsvc	r5, r5, r0, lsr #6
400120dc:	25203a70 	strcs	r3, [r0, #-2672]!	; 0xa70
400120e0:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
400120e4:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
400120e8:	58522072 	ldmdapl	r2, {r1, r4, r5, r6, sp}^
400120ec:	7325203a 	teqvc	r5, #58	; 0x3a
400120f0:	5609000a 	strpl	r0, [r9], -sl
400120f4:	5f464552 	svcpl	0x00464552
400120f8:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
400120fc:	54415242 	strbpl	r5, [r1], #-578	; 0x242
40012100:	3a4e4f49 	bcc	413a5e2c <startIf+0x1385454>
40012104:	0a732520 	beq	41cdb58c <startIf+0x1cbabb4>
40012108:	65430900 	strbvs	r0, [r3, #-2304]	; 0x900
4001210c:	2072746e 	rsbscs	r7, r2, lr, ror #8
40012110:	203a5854 	eorscs	r5, sl, r4, asr r8
40012114:	000a7325 	andeq	r7, sl, r5, lsr #6
40012118:	6e6f7277 	mcrvs	2, 3, r7, cr15, cr7, {3}
4001211c:	656d2067 	strbvs	r2, [sp, #-103]!	; 0x67
40012120:	6973206d 	ldmdbvs	r3!, {r0, r2, r3, r5, r6, sp}^
40012124:	6500657a 	strvs	r6, [r0, #-1402]	; 0x57a
40012128:	6c62616e 	wstrdvs	wr6, [r2], #-440	; 0xfffffe48
4001212c:	64006465 	strvs	r6, [r0], #-1125	; 0x465
40012130:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
40012134:	0064656c 	rsbeq	r6, r4, ip, ror #10
40012138:	746e6909 	strbtvc	r6, [lr], #-2313	; 0x909
4001213c:	61667265 	cmnvs	r6, r5, ror #4
40012140:	614d6563 	cmpvs	sp, r3, ror #10
40012144:	203a6b73 	eorscs	r6, sl, r3, ror fp
40012148:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001214c:	4e09000a 	wormi	wr0, wr9, wr10
40012150:	42206d75 	eormi	r6, r0, #7488	; 0x1d40
40012154:	203a7375 	eorscs	r7, sl, r5, ror r3
40012158:	0a642520 	beq	4191b5e0 <startIf+0x18fac08>
4001215c:	63610900 	cmnvs	r1, #0, 18
40012160:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
40012164:	4d737542 	ldclmi	5, cr7, [r3, #-264]!	; 0xfffffef8
40012168:	3a6b7361 	bcc	41aeeef4 <startIf+0x1ace51c>
4001216c:	25783020 	ldrbcs	r3, [r8, #-32]!
40012170:	0a000a78 	beq	40014b58 <sataPort1PowerUpParams+0x2c>
40012174:	746e4909 	strbtvc	r4, [lr], #-2313	; 0x909
40012178:	61667265 	cmnvs	r6, r5, ror #4
4001217c:	49206563 	stmdbmi	r0!, {r0, r1, r5, r6, r8, sl, sp, lr}
40012180:	25203a44 	strcs	r3, [r0, #-2628]!	; 0xa44
40012184:	09000a64 	stmdbeq	r0, {r2, r5, r6, r9, fp}
40012188:	52444409 	subpl	r4, r4, #150994944	; 0x9000000
4001218c:	65724620 	ldrbvs	r4, [r2, #-1568]!	; 0x620
40012190:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40012194:	203a7963 	eorscs	r7, sl, r3, ror #18
40012198:	000a7325 	andeq	r7, sl, r5, lsr #6
4001219c:	70530909 	subsvc	r0, r3, r9, lsl #18
400121a0:	42646565 	rsbmi	r6, r4, #423624704	; 0x19400000
400121a4:	203a6e69 	eorscs	r6, sl, r9, ror #28
400121a8:	000a6425 	andeq	r6, sl, r5, lsr #8
400121ac:	75420909 	strbvc	r0, [r2, #-2313]	; 0x909
400121b0:	64695773 	strbtvs	r5, [r9], #-1907	; 0x773
400121b4:	203a6874 	eorscs	r6, sl, r4, ror r8
400121b8:	000a6425 	andeq	r6, sl, r5, lsr #8
400121bc:	654d0909 	strbvs	r0, [sp, #-2313]	; 0x909
400121c0:	7a69536d 	bvc	41a66f7c <startIf+0x1a465a4>
400121c4:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xa65
400121c8:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
400121cc:	73614309 	cmnvc	r1, #603979776	; 0x24000000
400121d0:	203a4c57 	eorscs	r4, sl, r7, asr ip
400121d4:	000a6425 	andeq	r6, sl, r5, lsr #8
400121d8:	61430909 	cmpvs	r3, r9, lsl #18
400121dc:	203a4c73 	eorscs	r4, sl, r3, ror ip
400121e0:	000a6425 	andeq	r6, sl, r5, lsr #8
400121e4:	65540909 	ldrbvs	r0, [r4, #-2313]	; 0x909
400121e8:	7265706d 	rsbvc	r7, r5, #109	; 0x6d
400121ec:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
400121f0:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xa65
400121f4:	09000a64 	stmdbeq	r0, {r2, r5, r6, r9, fp}
400121f8:	53554209 	cmppl	r5, #-1879048192	; 0x90000000
400121fc:	20642520 	rsbcs	r2, r4, r0, lsr #10
40012200:	61726170 	cmnvs	r2, r0, ror r1
40012204:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0x56d
40012208:	202d7372 	eorcs	r7, sp, r2, ror r3
4001220c:	4d205343 	stcmi	3, cr5, [r0, #-268]!	; 0xfffffef4
40012210:	3a6b7361 	bcc	41aeef9c <startIf+0x1ace5c4>
40012214:	25783020 	ldrbcs	r3, [r8, #-32]!
40012218:	4d000978 	stcmi	9, cr0, [r0, #-480]	; 0xfffffe20
4001221c:	6f727269 	svcvs	0x00727269
40012220:	30203a72 	eorcc	r3, r0, r2, ror sl
40012224:	09782578 	ldmdbeq	r8!, {r3, r4, r5, r6, r8, sl, sp}^
40012228:	53514400 	cmppl	r1, #0, 8
4001222c:	61775320 	cmnvs	r7, r0, lsr #6
40012230:	73692070 	cmnvc	r9, #112	; 0x70
40012234:	20732520 	rsbscs	r2, r3, r0, lsr #10
40012238:	6b430009 	blvs	410d2264 <startIf+0x10b188c>
4001223c:	61775320 	cmnvs	r7, r0, lsr #6
40012240:	73253a70 	teqvc	r5, #112, 20	; 0x70000
40012244:	33410009 	movtcc	r0, #4105	; 0x1009
40012248:	00787838 	rsbseq	r7, r8, r8, lsr r8
4001224c:	58393341 	ldmdapl	r9!, {r0, r6, r8, r9, ip, sp}
40012250:	43410058 	movtmi	r0, #4184	; 0x1058
40012254:	43420033 	movtmi	r0, #8243	; 0x2033
40012258:	6e550032 	mrcvs	0, 2, r0, cr5, cr2, {1}
4001225c:	776f6e6b 	strbvc	r6, [pc, -fp, ror #28]!
40012260:	6544206e 	strbvs	r2, [r4, #-110]	; 0x6e
40012264:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
40012268:	3d3d3d00 	ldccc	13, cr3, [sp, #-0]
4001226c:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
40012270:	74657320 	strbtvc	r7, [r5], #-800	; 0x320
40012274:	53207075 	teqpl	r0, #117	; 0x75
40012278:	54524154 	ldrbpl	r4, [r2], #-340	; 0x154
4001227c:	0a3d3d3d 	beq	40f61778 <startIf+0xf40da0>
40012280:	65440900 	strbvs	r0, [r4, #-2304]	; 0x900
40012284:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
40012288:	3a444920 	bcc	41124710 <startIf+0x1103d38>
4001228c:	0a732520 	beq	41cdb714 <startIf+0x1cbad3c>
40012290:	44440900 	strbmi	r0, [r4], #-2304	; 0x900
40012294:	20203352 	eorcs	r3, r0, r2, asr r3
40012298:	64204b43 	strtvs	r4, [r0], #-2883	; 0xb43
4001229c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
400122a0:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
400122a4:	3d3d000a 	wldrbcc	wr0, [sp, #-10]!
400122a8:	4444203d 	strbmi	r2, [r4], #-61	; 0x3d
400122ac:	65732052 	ldrbvs	r2, [r3, #-82]!	; 0x52
400122b0:	20707574 	rsbscs	r7, r0, r4, ror r5
400122b4:	3d444e45 	stclcc	14, cr4, [r4, #-276]	; 0xfffffeec
400122b8:	000a3d3d 	andeq	r3, sl, sp, lsr sp
400122bc:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
400122c0:	50004445 	andpl	r4, r0, r5, asr #8
400122c4:	00535341 	subseq	r5, r3, r1, asr #6
400122c8:	20544f4e 	subscs	r4, r4, lr, asr #30
400122cc:	504d4f43 	subpl	r4, sp, r3, asr #30
400122d0:	4554454c 	ldrbmi	r4, [r4, #-1356]	; 0x54c
400122d4:	44440044 	strbmi	r0, [r4], #-68	; 0x44
400122d8:	52465f52 	subpl	r5, r6, #328	; 0x148
400122dc:	4c5f5145 	wldrdmi	wr5, [pc], #-276	; 0xfffffeec
400122e0:	465f574f 	ldrbmi	r5, [pc], -pc, asr #14
400122e4:	00514552 	subseq	r4, r1, r2, asr r5
400122e8:	00303034 	eorseq	r3, r0, r4, lsr r0
400122ec:	00333335 	eorseq	r3, r3, r5, lsr r3
400122f0:	00373636 	eorseq	r3, r7, r6, lsr r6
400122f4:	00303038 	eorseq	r3, r0, r8, lsr r0
400122f8:	00333339 	eorseq	r3, r3, r9, lsr r3
400122fc:	36363031 			; <UNDEFINED> instruction: 0x36363031
40012300:	31313300 	teqcc	r1, r0, lsl #6
40012304:	33333300 	teqcc	r3, #0, 6
40012308:	37363400 	ldrcc	r3, [r6, -r0, lsl #8]!
4001230c:	30353800 	eorscc	r3, r5, r0, lsl #16
40012310:	30303900 	eorscc	r3, r0, r0, lsl #18
40012314:	52444400 	subpl	r4, r4, #0, 8
40012318:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
4001231c:	36335f51 	shsaxcc	r5, r3, r1
40012320:	44440030 	strbmi	r0, [r4], #-48	; 0x30
40012324:	52465f52 	subpl	r5, r6, #328	; 0x148
40012328:	315f5145 	cmpcc	pc, r5, asr #2
4001232c:	00303030 	eorseq	r3, r0, r0, lsr r0
40012330:	20323135 	eorscs	r3, r2, r5, lsr r1
40012334:	3100424d 	tstcc	r0, sp, asr #4
40012338:	00424720 	subeq	r4, r2, r0, lsr #14
4001233c:	42472032 	submi	r2, r7, #50	; 0x32
40012340:	47203400 	strmi	r3, [r0, -r0, lsl #8]!
40012344:	20380042 	eorscs	r0, r8, r2, asr #32
40012348:	64004247 	strvs	r4, [r0], #-583	; 0x247
4001234c:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40012350:	69427069 	stmdbvs	r2, {r0, r3, r5, r6, ip, sp, lr}^
40012354:	63417473 	movtvs	r7, #5235	; 0x1473
40012358:	61766974 	cmnvs	r6, r4, ror r9
4001235c:	66206574 			; <UNDEFINED> instruction: 0x66206574
40012360:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40012364:	30282064 	eorcc	r2, r8, r4, rrx
40012368:	29782578 	ldmdbcs	r8!, {r3, r4, r5, r6, r8, sl, sp}^
4001236c:	6464000a 	strbtvs	r0, [r4], #-10
40012370:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40012374:	73694270 	cmnvc	r9, #112, 4
40012378:	61655274 	smcvs	21796	; 0x5524
4001237c:	73655264 	cmnvc	r5, #100, 4	; 0x40000006
40012380:	20746c75 	rsbscs	r6, r4, r5, ror ip
40012384:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40012388:	000a6465 	andeq	r6, sl, r5, ror #8
4001238c:	6f727245 	svcvs	0x00727245
40012390:	25203a72 	strcs	r3, [r0, #-2674]!	; 0xa72
40012394:	73692073 	cmnvc	r9, #115	; 0x73
40012398:	746f6e20 	strbtvc	r6, [pc], #-3616	; 400123a0 <mvSysEnvReadPcieGenSetting+0x12a4>
4001239c:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
400123a0:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
400123a4:	64657a69 	strbtvs	r7, [r5], #-2665	; 0xa69
400123a8:	6c412820 	mcrrvs	8, 2, r2, r1, cr0
400123ac:	43206f67 	teqmi	r0, #412	; 0x19c
400123b0:	6f706d6f 	svcvs	0x00706d6f
400123b4:	746e656e 	strbtvc	r6, [lr], #-1390	; 0x56e
400123b8:	61562073 	cmpvs	r6, r3, ror r0
400123bc:	6164696c 	cmnvs	r4, ip, ror #18
400123c0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
400123c4:	44000a29 	strmi	r0, [r0], #-2601	; 0xa29
400123c8:	20335244 	eorscs	r5, r3, r4, asr #4
400123cc:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
400123d0:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
400123d4:	71655320 	cmnvc	r5, r0, lsr #6
400123d8:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
400123dc:	202d2065 	eorcs	r2, sp, r5, rrx
400123e0:	20726556 	rsbscs	r6, r2, r6, asr r5
400123e4:	2d504954 	ldclcs	9, cr4, [r0, #-336]	; 0xfffffeb0
400123e8:	35352e31 	ldrcc	r2, [r5, #-3633]!	; 0xe31
400123ec:	4744002e 	strbmi	r0, [r4, -lr, lsr #32]
400123f0:	6170204c 	cmnvs	r0, ip, asr #32
400123f4:	736d6172 	cmnvc	sp, #-2147483620	; 0x8000001c
400123f8:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0x120
400123fc:	25783020 	ldrbcs	r3, [r8, #-32]!
40012400:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
40012404:	30205825 	eorcc	r5, r0, r5, lsr #16
40012408:	20582578 	subscs	r2, r8, r8, ror r5
4001240c:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40012410:	25783020 	ldrbcs	r3, [r8, #-32]!
40012414:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
40012418:	30205825 	eorcc	r5, r0, r5, lsr #16
4001241c:	20582578 	subscs	r2, r8, r8, ror r5
40012420:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40012424:	25783020 	ldrbcs	r3, [r8, #-32]!
40012428:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
4001242c:	30205825 	eorcc	r5, r0, r5, lsr #16
40012430:	20582578 	subscs	r2, r8, r8, ror r5
40012434:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40012438:	5343000a 	movtpl	r0, #12298	; 0x300a
4001243c:	6d756e20 	ldclvs	14, cr6, [r5, #-128]!	; 0xffffff80
40012440:	20726562 	rsbscs	r6, r2, r2, ror #10
40012444:	64207369 	strtvs	r7, [r0], #-873	; 0x369
40012448:	65666669 	strbvs	r6, [r6, #-1641]!	; 0x669
4001244c:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
40012450:	72657020 	rsbvc	r7, r5, #32
40012454:	73756220 	cmnvc	r5, #32, 4
40012458:	46492820 	strbmi	r2, [r9], -r0, lsr #16
4001245c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40012460:	20535542 	subscs	r5, r3, r2, asr #10
40012464:	63206425 	teqvs	r0, #620756992	; 0x25000000
40012468:	6d754e73 	ldclvs	14, cr4, [r5, #-460]!	; 0xfffffe34
4001246c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40012470:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
40012474:	754e7343 	strbvc	r7, [lr, #-835]	; 0x343
40012478:	6425206d 	strtvs	r2, [r5], #-109	; 0x6d
4001247c:	63000a29 	movwvs	r0, #2601	; 0xa29
40012480:	6c65446b 	stclvs	4, cr4, [r5], #-428	; 0xfffffe54
40012484:	50007961 	andpl	r7, r0, r1, ror #18
40012488:	65527968 	ldrbvs	r7, [r2, #-2408]	; 0x968
4001248c:	61563367 	cmpvs	r6, r7, ror #6
40012490:	5267006c 	rsbpl	r0, r7, #108	; 0x6c
40012494:	6f4e7474 	svcvs	0x004e7474
40012498:	4467006d 	strbtmi	r0, [r7], #-109	; 0x6d
4001249c:	75006369 	strvc	r6, [r0, #-873]	; 0x369
400124a0:	54444f69 	strbpl	r4, [r4], #-3945	; 0xf69
400124a4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
400124a8:	67006769 	strvs	r6, [r0, -r9, ror #14]
400124ac:	6972705a 	ldmdbvs	r2!, {r1, r3, r4, r6, ip, sp, lr}^
400124b0:	61746144 	cmnvs	r4, r4, asr #2
400124b4:	6e5a6700 	cdpvs	7, 5, cr6, cr10, cr0, {0}
400124b8:	61446972 	hvcvs	18066	; 0x4692
400124bc:	67006174 	smlsdxvs	r0, r4, r1, r6
400124c0:	6972705a 	ldmdbvs	r2!, {r1, r3, r4, r6, ip, sp, lr}^
400124c4:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
400124c8:	6e5a6700 	cdpvs	7, 5, cr6, cr10, cr0, {0}
400124cc:	74436972 	strbvc	r6, [r3], #-2418	; 0x972
400124d0:	67006c72 	smlsdxvs	r0, r2, ip, r6
400124d4:	646f705a 	strbtvs	r7, [pc], #-90	; 400124dc <mvSysEnvReadPcieGenSetting+0x13e0>
400124d8:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
400124dc:	5a670061 	bpl	419d2668 <startIf+0x19b1c90>
400124e0:	74646f6e 	strbtvc	r6, [r4], #-3950	; 0xf6e
400124e4:	61746144 	cmnvs	r4, r4, asr #2
400124e8:	705a6700 	subsvc	r6, sl, r0, lsl #14
400124ec:	4374646f 	cmnmi	r4, #1862270976	; 0x6f000000
400124f0:	006c7274 	rsbeq	r7, ip, r4, ror r2
400124f4:	6f6e5a67 	svcvs	0x006e5a67
400124f8:	74437464 	strbvc	r7, [r3], #-1124	; 0x464
400124fc:	74006c72 	strvc	r6, [r0], #-3186	; 0xc72
40012500:	75447069 	strbvc	r7, [r4, #-105]	; 0x69
40012504:	4d74696e 	ldclmi	9, cr6, [r4, #-440]!	; 0xfffffe48
40012508:	65537875 	ldrbvs	r7, [r3, #-2165]	; 0x875
4001250c:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
40012510:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
40012514:	70697400 	rsbvc	r7, r9, r0, lsl #8
40012518:	696e7544 	stmdbvs	lr!, {r2, r6, r8, sl, ip, sp, lr}^
4001251c:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
40012520:	75466574 	strbvc	r6, [r6, #-1396]	; 0x574
40012524:	7400636e 	strvc	r6, [r0], #-878	; 0x36e
40012528:	75447069 	strbvc	r7, [r4, #-105]	; 0x69
4001252c:	5274696e 	rsbspl	r6, r4, #1802240	; 0x1b8000
40012530:	46646165 	strbtmi	r6, [r4], -r5, ror #2
40012534:	00636e75 	rsbeq	r6, r3, r5, ror lr
40012538:	47706974 			; <UNDEFINED> instruction: 0x47706974
4001253c:	72467465 	subvc	r7, r6, #1694498816	; 0x65000000
40012540:	6f437165 	svcvs	0x00437165
40012544:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40012548:	6f666e49 	svcvs	0x00666e49
4001254c:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
40012550:	70697400 	rsbvc	r7, r9, r0, lsl #8
40012554:	46746553 			; <UNDEFINED> instruction: 0x46746553
40012558:	44716572 	ldrbtmi	r6, [r1], #-1394	; 0x572
4001255c:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
40012560:	75467265 	strbvc	r7, [r6, #-613]	; 0x265
40012564:	7400636e 	strvc	r6, [r0], #-878	; 0x36e
40012568:	65477069 	strbvs	r7, [r7, #-105]	; 0x69
4001256c:	6f6c4374 	svcvs	0x006c4374
40012570:	61526b63 	cmpvs	r2, r3, ror #22
40012574:	006f6974 	rsbeq	r6, pc, r4, ror r9	; <UNPREDICTABLE>
40012578:	614d7164 	cmpvs	sp, r4, ror #2
4001257c:	62615470 	rsbvs	r5, r1, #112, 8	; 0x70000000
40012580:	6400656c 	strvs	r6, [r0], #-1388	; 0x56c
40012584:	6f4c7366 	svcvs	0x004c7366
40012588:	65724677 	ldrbvs	r4, [r2, #-1655]!	; 0x677
4001258c:	616d0071 	smcvs	53249	; 0xd001
40012590:	6f702078 	svcvs	0x00702078
40012594:	49206c6c 	stmdbmi	r0!, {r2, r3, r5, r6, sl, fp, sp, lr}
40012598:	25232046 	strcs	r2, [r3, #-70]!	; 0x46
4001259c:	46000a64 	strmi	r0, [r0], -r4, ror #20
400125a0:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
400125a4:	203a7465 	eorscs	r7, sl, r5, ror #8
400125a8:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400125ac:	6c6f7020 	wstrhvs	wr7, [pc], #-32
400125b0:	6166206c 	cmnvs	r6, ip, rrx
400125b4:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
400125b8:	00293128 	eoreq	r3, r9, r8, lsr #2
400125bc:	72616f62 	rsbvc	r6, r1, #392	; 0x188
400125c0:	46492064 	strbmi	r2, [r9], -r4, rrx
400125c4:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
400125c8:	78303d6b 	ldmdavc	r0!, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp}
400125cc:	6f207825 	svcvs	0x00207825
400125d0:	74657463 	strbtvc	r7, [r5], #-1123	; 0x463
400125d4:	72655073 	rsbvc	r5, r5, #115	; 0x73
400125d8:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
400125dc:	63616672 	cmnvs	r1, #119537664	; 0x7200000
400125e0:	6d754e65 	ldclvs	14, cr4, [r5, #-404]!	; 0xfffffe6c
400125e4:	2578303d 	ldrbcs	r3, [r8, #-61]!	; 0x3d
400125e8:	73000a78 	movwvc	r0, #2680	; 0xa78
400125ec:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
400125f0:	496e6942 	stmdbmi	lr!, {r1, r6, r8, fp, sp, lr}^
400125f4:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
400125f8:	64253d20 	strtvs	r3, [r5], #-3360	; 0xd20
400125fc:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
40012600:	64253d71 	strtvs	r3, [r5], #-3441	; 0xd71
40012604:	3d6c6320 	stclcc	3, cr6, [ip, #-128]!	; 0xffffff80
40012608:	63206425 	teqvs	r0, #620756992	; 0x25000000
4001260c:	253d6c77 	ldrcs	r6, [sp, #-3191]!	; 0xc77
40012610:	57000a64 	strpl	r0, [r0, -r4, ror #20]
40012614:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
40012618:	4353524d 	cmpmi	r3, #-805306364	; 0xd0000004
4001261c:	203a646d 	eorscs	r6, sl, sp, ror #8
40012620:	6c6c6f50 	stclvs	15, cr6, [ip], #-320	; 0xfffffec0
40012624:	646d6320 	strbtvs	r6, [sp], #-800	; 0x320
40012628:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4001262c:	6564006c 	strbvs	r0, [r4, #-108]!	; 0x6c
40012630:	64252076 	strtvs	r2, [r5], #-118	; 0x76
40012634:	63636120 	cmnvs	r3, #32, 2
40012638:	20737365 	rsbscs	r7, r3, r5, ror #6
4001263c:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40012640:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40012644:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
40012648:	64252071 	strtvs	r2, [r5], #-113	; 0x71
4001264c:	7246000a 	subvc	r0, r6, #10
40012650:	65537165 	ldrbvs	r7, [r3, #-357]	; 0x165
40012654:	65642074 	strbvs	r2, [r4, #-116]!	; 0x74
40012658:	78302076 	ldmdavc	r0!, {r1, r2, r4, r5, r6, sp}
4001265c:	61207825 	teqvs	r0, r5, lsr #16
40012660:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
40012664:	78302073 	ldmdavc	r0!, {r0, r1, r4, r5, r6, sp}
40012668:	69207825 	stmdbvs	r0!, {r0, r2, r5, fp, ip, sp, lr}
4001266c:	78302066 	ldmdavc	r0!, {r1, r2, r5, r6, sp}
40012670:	66207825 	strtvs	r7, [r0], -r5, lsr #16
40012674:	20716572 	rsbscs	r6, r1, r2, ror r5
40012678:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001267c:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0x320
40012680:	25206465 	strcs	r6, [r0, #-1125]!	; 0x465
40012684:	090a3a64 	stmdbeq	sl, {r2, r5, r6, r9, fp, ip, sp}
40012688:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
4001268c:	74655371 	strbtvc	r5, [r5], #-881	; 0x371
40012690:	4444203a 	strbmi	r2, [r4], #-58	; 0x3a
40012694:	70203352 	eorvc	r3, r0, r2, asr r3
40012698:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
4001269c:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400126a0:	6f206465 	svcvs	0x00206465
400126a4:	5253206e 	subspl	r2, r3, #110	; 0x6e
400126a8:	746e6520 	strbtvc	r6, [lr], #-1312	; 0x520
400126ac:	000a7972 	andeq	r7, sl, r2, ror r9
400126b0:	71657246 	cmnvc	r5, r6, asr #4
400126b4:	3a746553 	bcc	41d2bc08 <startIf+0x1d0b230>
400126b8:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
400126bc:	6f702033 	svcvs	0x00702033
400126c0:	66206c6c 	strtvs	r6, [r0], -ip, ror #24
400126c4:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
400126c8:	29312864 	ldmdbcs	r1!, {r2, r5, r6, fp, sp}
400126cc:	7246000a 	subvc	r0, r6, #10
400126d0:	65537165 	ldrbvs	r7, [r3, #-357]	; 0x165
400126d4:	44203a74 	strtmi	r3, [r0], #-2676	; 0xa74
400126d8:	20335244 	eorscs	r5, r3, r4, asr #4
400126dc:	6c6c6f70 	stclvs	15, cr6, [ip], #-448	; 0xfffffe40
400126e0:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400126e4:	2864656c 	stmdacs	r4!, {r2, r3, r5, r6, r8, sl, sp, lr}^
400126e8:	46002932 			; <UNDEFINED> instruction: 0x46002932
400126ec:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
400126f0:	203a7465 	eorscs	r7, sl, r5, ror #8
400126f4:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400126f8:	6c6f7020 	wstrhvs	wr7, [pc], #-32
400126fc:	6166206c 	cmnvs	r6, ip, rrx
40012700:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40012704:	00293328 	eoreq	r3, r9, r8, lsr #6
40012708:	6c6c6f70 	stclvs	15, cr6, [ip], #-448	; 0xfffffe40
4001270c:	20676e69 	rsbcs	r6, r7, r9, ror #28
40012710:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40012714:	49206465 	stmdbmi	r0!, {r0, r2, r5, r6, sl, sp, lr}
40012718:	64252046 	strtvs	r2, [r5], #-70	; 0x46
4001271c:	49000a20 	stmdbmi	r0, {r5, r9, fp}
40012720:	4374696e 	cmnmi	r4, #1802240	; 0x1b8000
40012724:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
40012728:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xc6f
4001272c:	64202c72 	strtvs	r2, [r0], #-3186	; 0xc72
40012730:	73724d6f 	cmnvc	r2, #7104	; 0x1bc0
40012734:	3d796850 	ldclcc	8, cr6, [r9, #-320]!	; 0xfffffec0
40012738:	202c6425 	eorcs	r6, ip, r5, lsr #8
4001273c:	74437369 	strbvc	r7, [r3], #-873	; 0x369
40012740:	34366c72 	ldrtcc	r6, [r6], #-3186	; 0xc72
40012744:	3d746942 	ldclcc	9, cr6, [r4, #-264]!	; 0xfffffef8
40012748:	000a6425 	andeq	r6, sl, r5, lsr #8
4001274c:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
40012750:	49206576 	stmdbmi	r0!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}
40012754:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40012758:	656d000a 	strbvs	r0, [sp, #-10]!
4001275c:	6953796d 	ldmdbvs	r3, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr}^
40012760:	2520657a 	strcs	r6, [r0, #-1402]!	; 0x57a
40012764:	70732064 	rsbsvc	r2, r3, r4, rrx
40012768:	42646565 	rsbmi	r6, r4, #423624704	; 0x19400000
4001276c:	6e496e69 	cdpvs	14, 4, cr6, cr9, cr9, {3}
40012770:	64252064 	strtvs	r2, [r5], #-100	; 0x64
40012774:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
40012778:	64252071 	strtvs	r2, [r5], #-113	; 0x71
4001277c:	45527420 	ldrbmi	r7, [r2, #-1056]	; 0x420
40012780:	25204946 	strcs	r4, [r0, #-2374]!	; 0x946
40012784:	49000a64 	stmdbmi	r0, {r2, r5, r6, r9, fp}
40012788:	4374696e 	cmnmi	r4, #1802240	; 0x1b8000
4001278c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
40012790:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xc6f
40012794:	46492072 			; <UNDEFINED> instruction: 0x46492072
40012798:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001279c:	614d7363 	cmpvs	sp, r3, ror #6
400127a0:	25206b73 	strcs	r6, [r0, #-2931]!	; 0xb73
400127a4:	63000a64 	movwvs	r0, #2660	; 0xa64
400127a8:	6c61566c 	stclvs	6, cr5, [r1], #-432	; 0xfffffe50
400127ac:	30206575 	eorcc	r6, r0, r5, ror r5
400127b0:	20782578 	rsbscs	r2, r8, r8, ror r5
400127b4:	566c7763 	strbtpl	r7, [ip], -r3, ror #14
400127b8:	30206c61 	eorcc	r6, r0, r1, ror #24
400127bc:	20782578 	rsbscs	r2, r8, r8, ror r5
400127c0:	4157000a 	cmpmi	r7, sl
400127c4:	4e494e52 	mcrmi	14, 2, r4, cr9, cr2, {2}
400127c8:	72573a47 	subsvc	r3, r7, #290816	; 0x47000
400127cc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
400127d0:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
400127d4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
400127d8:	6f697461 	svcvs	0x00697461
400127dc:	6f66206e 	svcvs	0x0066206e
400127e0:	75702072 	ldrbvc	r2, [r0, #-114]!	; 0x72
400127e4:	25232070 	strcs	r2, [r3, #-112]!	; 0x70
400127e8:	53432064 	movtpl	r2, #12388	; 0x3064
400127ec:	73616d20 	cmnvc	r1, #32, 26	; 0x800
400127f0:	6e61206b 	cdpvs	0, 6, cr2, cr1, cr11, {3}
400127f4:	53432064 	movtpl	r2, #12388	; 0x3064
400127f8:	72696d20 	rsbvc	r6, r9, #32, 26	; 0x800
400127fc:	69726f72 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
40012800:	6620676e 	strtvs	r6, [r0], -lr, ror #14
40012804:	6120726f 	teqvs	r0, pc, ror #4
40012808:	70206c6c 	eorvc	r6, r0, ip, ror #24
4001280c:	20737075 	rsbscs	r7, r3, r5, ror r0
40012810:	756f6873 	strbvc	r6, [pc, #-2163]!	; 40011fa5 <mvSysEnvReadPcieGenSetting+0xea9>
40012814:	6220646c 	eorvs	r6, r0, #108, 8	; 0x6c000000
40012818:	68742065 	ldmdavs	r4!, {r0, r2, r5, r6, sp}^
4001281c:	61732065 	cmnvs	r3, r5, rrx
40012820:	000a656d 	andeq	r6, sl, sp, ror #10
40012824:	68746977 	ldmdavs	r4!, {r0, r1, r2, r4, r5, r6, r8, fp, sp, lr}^
40012828:	6c646120 	wstrdvs	wr6, [r4], #-128	; 0xffffff80
4001282c:	6163206c 	cmnvs	r3, ip, rrx
40012830:	2062696c 	rsbcs	r6, r2, ip, ror #18
40012834:	6f666562 	svcvs	0x00666562
40012838:	69206572 	stmdbvs	r0!, {r1, r4, r5, r6, r8, sl, sp, lr}
4001283c:	0a74696e 	beq	41d2cdfc <startIf+0x1d0c424>
40012840:	6d754400 	ldclvs	4, cr4, [r5, #-0]
40012844:	65622070 	strbvs	r2, [r2, #-112]!	; 0x70
40012848:	65726f66 	ldrbvs	r6, [r2, #-3942]!	; 0xf66
4001284c:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
40012850:	6f632074 	svcvs	0x00632074
40012854:	6f72746e 	svcvs	0x0072746e
40012858:	72656c6c 	rsbvc	r6, r5, #108, 24	; 0x6c00
4001285c:	4e49000a 	wavg4mi	wr0, wr9, wr10
40012860:	435f5449 	cmpmi	pc, #1224736768	; 0x49000000
40012864:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
40012868:	454c4c4f 	strbmi	r4, [ip, #-3151]	; 0xc4f
4001286c:	414d5f52 	cmpmi	sp, r2, asr pc
40012870:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40012874:	000a5449 	andeq	r5, sl, r9, asr #8
40012878:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
4001287c:	72644473 	rsbvc	r4, r4, #1929379840	; 0x73000000
40012880:	70695433 	rsbvc	r5, r9, r3, lsr r4
40012884:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
40012888:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
4001288c:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
40012890:	66207265 	strtvs	r7, [r0], -r5, ror #4
40012894:	756c6961 	strbvc	r6, [ip, #-2401]!	; 0x961
40012898:	0a206572 	beq	4082be68 <startIf+0x80b490>
4001289c:	54455300 	strbpl	r5, [r5], #-768	; 0x300
400128a0:	574f4c5f 	smlsldpl	r4, pc, pc, ip	; <UNPREDICTABLE>
400128a4:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
400128a8:	414d5f51 	cmpmi	sp, r1, asr pc
400128ac:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
400128b0:	25205449 	strcs	r5, [r0, #-1097]!	; 0x449
400128b4:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
400128b8:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
400128bc:	72467069 	subvc	r7, r6, #105	; 0x69
400128c0:	65537165 	ldrbvs	r7, [r3, #-357]	; 0x165
400128c4:	61662074 	smcvs	25092	; 0x6204
400128c8:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
400128cc:	000a2065 	andeq	r2, sl, r5, rrx
400128d0:	44414f4c 	strbmi	r4, [r1], #-3916	; 0xf4c
400128d4:	5441505f 	strbpl	r5, [r1], #-95	; 0x5f
400128d8:	4e524554 	mrcmi	5, 2, r4, cr2, cr4, {2}
400128dc:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
400128e0:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
400128e4:	25232054 	strcs	r2, [r3, #-84]!	; 0x54
400128e8:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
400128ec:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
400128f0:	6f4c7069 	svcvs	0x004c7069
400128f4:	6c416461 	mcrrvs	4, 6, r6, r1, cr1
400128f8:	7461506c 	strbtvc	r5, [r1], #-108	; 0x6c
400128fc:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
40012900:	654d6f54 	strbvs	r6, [sp, #-3924]	; 0xf54
40012904:	6166206d 	cmnvs	r6, sp, rrx
40012908:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
4001290c:	53432065 	movtpl	r2, #12389	; 0x3065
40012910:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40012914:	4553000a 	ldrbmi	r0, [r3, #-10]
40012918:	454d5f54 	strbmi	r5, [sp, #-3924]	; 0xf54
4001291c:	4d554944 	ldclmi	9, cr4, [r5, #-272]	; 0xfffffef0
40012920:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
40012924:	414d5f51 	cmpmi	sp, r1, asr pc
40012928:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
4001292c:	25205449 	strcs	r5, [r0, #-1097]!	; 0x449
40012930:	57000a64 	strpl	r0, [r0, -r4, ror #20]
40012934:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
40012938:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
4001293c:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
40012940:	414d5f47 	cmpmi	sp, r7, asr #30
40012944:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40012948:	000a5449 	andeq	r5, sl, r9, asr #8
4001294c:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40012950:	44706954 	ldrbtmi	r6, [r0], #-2388	; 0x954
40012954:	6d616e79 	stclvs	14, cr6, [r1, #-484]!	; 0xfffffe1c
40012958:	72576369 	subsvc	r6, r7, #-1543503871	; 0xa4000001
4001295c:	4c657469 	stclmi	4, cr7, [r5], #-420	; 0xfffffe5c
40012960:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
40012964:	20676e69 	rsbcs	r6, r7, r9, ror #28
40012968:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4001296c:	20657275 	rsbcs	r7, r5, r5, ror r2
40012970:	4f4c000a 	svcmi	0x004c000a
40012974:	505f4441 	subspl	r4, pc, r1, asr #8
40012978:	45545441 	ldrbmi	r5, [r4, #-1089]	; 0x441
4001297c:	325f4e52 	subscc	r4, pc, #1312	; 0x520
40012980:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40012984:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40012988:	53432054 	movtpl	r2, #12372	; 0x3054
4001298c:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40012990:	6464000a 	strbtvs	r0, [r4], #-10
40012994:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40012998:	616f4c70 	smcvs	62656	; 0xf4c0
4001299c:	6c6c4164 	wstrdvs	wr4, [ip], #-400	; 0xfffffe70
400129a0:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
400129a4:	546e7265 	strbtpl	r7, [lr], #-613	; 0x265
400129a8:	6d654d6f 	stclvs	13, cr4, [r5, #-444]!	; 0xfffffe44
400129ac:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400129b0:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
400129b4:	20534320 	subscs	r4, r3, r0, lsr #6
400129b8:	20642523 	rsbcs	r2, r4, r3, lsr #10
400129bc:	4552000a 	ldrbmi	r0, [r2, #-10]
400129c0:	4c5f4441 	mrrcmi	4, 4, r4, pc, cr1	; <UNPREDICTABLE>
400129c4:	4c455645 	mcrrmi	6, 4, r5, r5, cr5
400129c8:	5f474e49 	svcpl	0x00474e49
400129cc:	4b53414d 	blmi	414e2f08 <startIf+0x14c2530>
400129d0:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
400129d4:	6464000a 	strbtvs	r0, [r4], #-10
400129d8:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
400129dc:	6e794470 	mrcvs	4, 3, r4, cr9, cr0, {3}
400129e0:	63696d61 	cmnvs	r9, #6208	; 0x1840
400129e4:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
400129e8:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
400129ec:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
400129f0:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400129f4:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
400129f8:	57000a20 	strpl	r0, [r0, -r0, lsr #20]
400129fc:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
40012a00:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
40012a04:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
40012a08:	55535f47 	ldrbpl	r5, [r3, #-3911]	; 0xf47
40012a0c:	4d5f5050 	wldrhmi	wr5, [pc, #-80]
40012a10:	5f4b5341 	svcpl	0x004b5341
40012a14:	0a544942 	beq	41524f24 <startIf+0x150454c>
40012a18:	72646400 	rsbvc	r6, r4, #0, 8
40012a1c:	70695433 	rsbvc	r5, r9, r3, lsr r4
40012a20:	616e7944 	cmnvs	lr, r4, asr #18
40012a24:	5763696d 	strbpl	r6, [r3, -sp, ror #18]!
40012a28:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
40012a2c:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
40012a30:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40012a34:	70707553 	rsbsvc	r7, r0, r3, asr r5
40012a38:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40012a3c:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40012a40:	50000a20 	andpl	r0, r0, r0, lsr #20
40012a44:	525f5342 	subspl	r5, pc, #134217729	; 0x8000001
40012a48:	414d5f58 	cmpmi	sp, r8, asr pc
40012a4c:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40012a50:	43205449 	teqmi	r0, #1224736768	; 0x49000000
40012a54:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40012a58:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
40012a5c:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40012a60:	62507069 	subsvs	r7, r0, #105	; 0x69
40012a64:	20785273 	rsbscs	r5, r8, r3, ror r2
40012a68:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40012a6c:	20657275 	rsbcs	r7, r5, r5, ror r2
40012a70:	23205343 	teqcs	r0, #201326593	; 0xc000001
40012a74:	000a6425 	andeq	r6, sl, r5, lsr #8
40012a78:	5f534250 	svcpl	0x00534250
40012a7c:	4d5f5854 	ldclmi	8, cr5, [pc, #-336]	; 40012934 <mvSysEnvReadPcieGenSetting+0x1838>
40012a80:	5f4b5341 	svcpl	0x004b5341
40012a84:	20544942 	subscs	r4, r4, r2, asr #18
40012a88:	23205343 	teqcs	r0, #201326593	; 0xc000001
40012a8c:	000a6425 	andeq	r6, sl, r5, lsr #8
40012a90:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40012a94:	50706954 	rsbspl	r6, r0, r4, asr r9
40012a98:	78547362 	ldmdavc	r4, {r1, r5, r6, r8, r9, ip, sp, lr}^
40012a9c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40012aa0:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40012aa4:	20534320 	subscs	r4, r3, r0, lsr #6
40012aa8:	0a642523 	beq	4191bf3c <startIf+0x18fb564>
40012aac:	54455300 	strbpl	r5, [r5], #-768	; 0x300
40012ab0:	5241545f 	subpl	r5, r1, #1593835520	; 0x5f000000
40012ab4:	5f544547 	svcpl	0x00544547
40012ab8:	51455246 	cmppl	r5, r6, asr #4
40012abc:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40012ac0:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40012ac4:	64252054 	strtvs	r2, [r5], #-84	; 0x54
40012ac8:	5257000a 	subspl	r0, r7, #10
40012acc:	5f455449 	svcpl	0x00455449
40012ad0:	4556454c 	ldrbmi	r4, [r6, #-1356]	; 0x54c
40012ad4:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
40012ad8:	5f46545f 	svcpl	0x0046545f
40012adc:	4b53414d 	blmi	414e3018 <startIf+0x14c2640>
40012ae0:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
40012ae4:	6464000a 	strbtvs	r0, [r4], #-10
40012ae8:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40012aec:	6e794470 	mrcvs	4, 3, r4, cr9, cr0, {3}
40012af0:	63696d61 	cmnvs	r9, #6208	; 0x1840
40012af4:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
40012af8:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
40012afc:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40012b00:	46542067 	ldrbmi	r2, [r4], -r7, rrx
40012b04:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40012b08:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40012b0c:	4c000a20 	stcmi	10, cr0, [r0], {32}
40012b10:	5f44414f 	svcpl	0x0044414f
40012b14:	54544150 	ldrbpl	r4, [r4], #-336	; 0x150
40012b18:	5f4e5245 	svcpl	0x004e5245
40012b1c:	48474948 	stmdami	r7, {r3, r6, r8, fp, lr}^
40012b20:	6464000a 	strbtvs	r0, [r4], #-10
40012b24:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40012b28:	616f4c70 	smcvs	62656	; 0xf4c0
40012b2c:	6c6c4164 	wstrdvs	wr4, [ip], #-400	; 0xfffffe70
40012b30:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
40012b34:	546e7265 	strbtpl	r7, [lr], #-613	; 0x265
40012b38:	6d654d6f 	stclvs	13, cr4, [r5, #-444]!	; 0xfffffe44
40012b3c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40012b40:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40012b44:	52000a20 	andpl	r0, r0, #32, 20	; 0x20000
40012b48:	5f444145 	svcpl	0x00444145
40012b4c:	4556454c 	ldrbmi	r4, [r6, #-1356]	; 0x54c
40012b50:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
40012b54:	5f46545f 	svcpl	0x0046545f
40012b58:	4b53414d 	blmi	414e3094 <startIf+0x14c26bc>
40012b5c:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
40012b60:	64000a20 	strvs	r0, [r0], #-2592	; 0xa20
40012b64:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40012b68:	79447069 	stmdbvc	r4, {r0, r3, r5, r6, ip, sp, lr}^
40012b6c:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
40012b70:	61655263 	cmnvs	r5, r3, ror #4
40012b74:	76654c64 	strbtvc	r4, [r5], -r4, ror #24
40012b78:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40012b7c:	46542067 	ldrbmi	r2, [r4], -r7, rrx
40012b80:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40012b84:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40012b88:	44000a20 	strmi	r0, [r0], #-2592	; 0xa20
40012b8c:	42505f4d 	subsmi	r5, r0, #308	; 0x134
40012b90:	58545f53 	ldmdapl	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
40012b94:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40012b98:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40012b9c:	000a2054 	andeq	r2, sl, r4, asr r0
40012ba0:	46455256 			; <UNDEFINED> instruction: 0x46455256
40012ba4:	5256000a 	subspl	r0, r6, #10
40012ba8:	44204645 	strtmi	r4, [r0], #-1605	; 0x645
40012bac:	0a706d75 	beq	41c2e188 <startIf+0x1c0d7b0>
40012bb0:	72646400 	rsbvc	r6, r4, #0, 8
40012bb4:	70695433 	rsbvc	r5, r9, r3, lsr r4
40012bb8:	66657256 			; <UNDEFINED> instruction: 0x66657256
40012bbc:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40012bc0:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40012bc4:	43000a20 	movwmi	r0, #2592	; 0xa20
40012bc8:	52544e45 	subspl	r4, r4, #1104	; 0x450
40012bcc:	5a494c41 	bpl	41265cd8 <startIf+0x1245300>
40012bd0:	4f495441 	svcmi	0x00495441
40012bd4:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
40012bd8:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40012bdc:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40012be0:	53432054 	movtpl	r2, #12372	; 0x3054
40012be4:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40012be8:	6464000a 	strbtvs	r0, [r4], #-10
40012bec:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40012bf0:	6e654370 	mcrvs	3, 3, r4, cr5, cr0, {3}
40012bf4:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
40012bf8:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
40012bfc:	526e6f69 	rsbpl	r6, lr, #420	; 0x1a4
40012c00:	61662078 	smcvs	25096	; 0x6208
40012c04:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40012c08:	53432065 	movtpl	r2, #12389	; 0x3065
40012c0c:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40012c10:	5257000a 	subspl	r0, r7, #10
40012c14:	5f455449 	svcpl	0x00455449
40012c18:	4556454c 	ldrbmi	r4, [r6, #-1356]	; 0x54c
40012c1c:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
40012c20:	5055535f 	subspl	r5, r5, pc, asr r3
40012c24:	46545f50 	usaxmi	r5, r4, r0
40012c28:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40012c2c:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40012c30:	53432054 	movtpl	r2, #12372	; 0x3054
40012c34:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40012c38:	6464000a 	strbtvs	r0, [r4], #-10
40012c3c:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40012c40:	6e794470 	mrcvs	4, 3, r4, cr9, cr0, {3}
40012c44:	63696d61 	cmnvs	r9, #6208	; 0x1840
40012c48:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
40012c4c:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
40012c50:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40012c54:	70755367 	rsbsvc	r5, r5, r7, ror #6
40012c58:	46542070 			; <UNDEFINED> instruction: 0x46542070
40012c5c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40012c60:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40012c64:	20534320 	subscs	r4, r3, r0, lsr #6
40012c68:	0a642523 	beq	4191c0fc <startIf+0x18fb724>
40012c6c:	4e454300 	cdpmi	3, 4, cr4, cr5, cr0, {0}
40012c70:	4c415254 	mcrrmi	2, 5, r5, r1, cr4
40012c74:	54415a49 	strbpl	r5, [r1], #-2633	; 0xa49
40012c78:	5f4e4f49 	svcpl	0x004e4f49
40012c7c:	4d5f5854 	ldclmi	8, cr5, [pc, #-336]	; 40012b34 <mvSysEnvReadPcieGenSetting+0x1a38>
40012c80:	5f4b5341 	svcpl	0x004b5341
40012c84:	20544942 	subscs	r4, r4, r2, asr #18
40012c88:	23205343 	teqcs	r0, #201326593	; 0xc000001
40012c8c:	000a6425 	andeq	r6, sl, r5, lsr #8
40012c90:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40012c94:	43706954 	cmnmi	r0, #84, 18	; 0x150000
40012c98:	72746e65 	rsbsvc	r6, r4, #1616	; 0x650
40012c9c:	7a696c61 	bvc	41a6de28 <startIf+0x1a4d450>
40012ca0:	6f697461 	svcvs	0x00697461
40012ca4:	2078546e 	rsbscs	r5, r8, lr, ror #8
40012ca8:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40012cac:	20657275 	rsbcs	r7, r5, r5, ror r2
40012cb0:	23205343 	teqcs	r0, #201326593	; 0xc000001
40012cb4:	000a6425 	andeq	r6, sl, r5, lsr #8
40012cb8:	74736572 	ldrbtvc	r6, [r3], #-1394	; 0x572
40012cbc:	2065726f 	rsbcs	r7, r5, pc, ror #4
40012cc0:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
40012cc4:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
40012cc8:	6f742073 	svcvs	0x00742073
40012ccc:	66656420 	strbtvs	r6, [r5], -r0, lsr #8
40012cd0:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
40012cd4:	7541000a 	strbvc	r0, [r1, #-10]
40012cd8:	54206f74 	strtpl	r6, [r0], #-3956	; 0xf74
40012cdc:	20656e75 	rsbcs	r6, r5, r5, ror lr
40012ce0:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40012ce4:	66206465 	strtvs	r6, [r0], -r5, ror #8
40012ce8:	4920726f 	stmdbmi	r0!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
40012cec:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40012cf0:	6157000a 	cmpvs	r7, sl
40012cf4:	6e696e72 	mcrvs	14, 3, r6, cr9, cr2, {3}
40012cf8:	41203a67 	teqmi	r0, r7, ror #20
40012cfc:	726f676c 	rsbvc	r6, pc, #108, 14	; 0x1b00000
40012d00:	6d687469 	stclvs	4, cr7, [r8, #-420]!	; 0xfffffe5c
40012d04:	74657220 	strbtvc	r7, [r5], #-544	; 0x220
40012d08:	206e7275 	rsbcs	r7, lr, r5, ror r2
40012d0c:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
40012d10:	6e612065 	cdpvs	0, 6, cr2, cr1, cr5, {3}
40012d14:	65522064 	ldrbvs	r2, [r2, #-100]	; 0x64
40012d18:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40012d1c:	20424420 	subcs	r4, r2, r0, lsr #8
40012d20:	20657261 	rsbcs	r7, r5, r1, ror #4
40012d24:	20746f6e 	rsbscs	r6, r4, lr, ror #30
40012d28:	636e7973 	cmnvs	lr, #1884160	; 0x1cc000
40012d2c:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
40012d30:	56746572 			; <UNDEFINED> instruction: 0x56746572
40012d34:	30206c61 	eorcc	r6, r0, r1, ror #24
40012d38:	20782578 	rsbscs	r2, r8, r8, ror r5
40012d3c:	73657220 	cmnvc	r5, #32, 4
40012d40:	20746c75 	rsbscs	r6, r4, r5, ror ip
40012d44:	25204244 	strcs	r4, [r0, #-580]!	; 0x244
40012d48:	000a2964 	andeq	r2, sl, r4, ror #18
40012d4c:	2a2a2a2a 	bcs	40a9d5fc <startIf+0xa7cc24>
40012d50:	2a2a2a2a 	bcs	40a9d600 <startIf+0xa7cc28>
40012d54:	44202020 	strtmi	r2, [r0], #-32
40012d58:	204d4152 	subcs	r4, sp, r2, asr r1
40012d5c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
40012d60:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
40012d64:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
40012d68:	46206e6f 	strtmi	r6, [r0], -pc, ror #28
40012d6c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40012d70:	72282064 	eorvc	r2, r8, #100	; 0x64
40012d74:	30207365 	eorcc	r7, r0, r5, ror #6
40012d78:	29782578 	ldmdbcs	r8!, {r3, r4, r5, r6, r8, sl, sp}^
40012d7c:	2a202020 	bcs	4081ae04 <startIf+0x7fa42c>
40012d80:	2a2a2a2a 	bcs	40a9d630 <startIf+0xa7cc58>
40012d84:	0a2a2a2a 	beq	40a9d634 <startIf+0xa7cc5c>
40012d88:	62735800 	rsbsvs	r5, r3, #0, 16
40012d8c:	706d6f43 	rsbvc	r6, sp, r3, asr #30
40012d90:	53432074 	movtpl	r2, #12404	; 0x3074
40012d94:	3a642523 	bcc	4191c228 <startIf+0x18fb850>
40012d98:	20464920 	subcs	r4, r6, r0, lsr #18
40012d9c:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
40012da0:	64497375 	strbvs	r7, [r9], #-885	; 0x375
40012da4:	20642520 	rsbcs	r2, r4, r0, lsr #10
40012da8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40012dac:	25783020 	ldrbcs	r3, [r8, #-32]!
40012db0:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40012db4:	30207825 	eorcc	r7, r0, r5, lsr #16
40012db8:	20782578 	rsbscs	r2, r8, r8, ror r5
40012dbc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40012dc0:	25783020 	ldrbcs	r3, [r8, #-32]!
40012dc4:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40012dc8:	30207825 	eorcc	r7, r0, r5, lsr #16
40012dcc:	0a782578 	beq	41e1c3b4 <startIf+0x1dfb9dc>
40012dd0:	70757300 	rsbsvc	r7, r5, r0, lsl #6
40012dd4:	6d656c70 	stclvs	12, cr6, [r5, #-448]!	; 0xfffffe40
40012dd8:	61746e65 	cmnvs	r4, r5, ror #28
40012ddc:	203a7972 	eorscs	r7, sl, r2, ror r9
40012de0:	66696873 			; <UNDEFINED> instruction: 0x66696873
40012de4:	6f742074 	svcvs	0x00742074
40012de8:	20642520 	rsbcs	r2, r4, r0, lsr #10
40012dec:	20726f66 	rsbscs	r6, r2, r6, ror #30
40012df0:	25206669 	strcs	r6, [r0, #-1641]!	; 0x669
40012df4:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40012df8:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40012dfc:	63757320 	cmnvs	r5, #32, 6	; 0x80000000
40012e00:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
40012e04:	7358000a 	cmpvc	r8, #10
40012e08:	6d6f4362 	stclvs	3, cr4, [pc, #-392]!	; 40012c88 <mvSysEnvReadPcieGenSetting+0x1b8c>
40012e0c:	43207470 	teqmi	r0, #112, 8	; 0x70000000
40012e10:	25202353 	strcs	r2, [r0, #-851]!	; 0x353
40012e14:	49203a64 	stmdbmi	r0!, {r2, r5, r6, r9, fp, ip, sp}
40012e18:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40012e1c:	73756220 	cmnvc	r5, #32, 4
40012e20:	25206449 	strcs	r6, [r0, #-1097]!	; 0x449
40012e24:	756e2064 	strbvc	r2, [lr, #-100]!	; 0x64
40012e28:	53664f6d 	cmnpl	r6, #436	; 0x1b4
40012e2c:	42636375 	rsbmi	r6, r3, #-738197503	; 0xd4000001
40012e30:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
40012e34:	61706d6f 	cmnvs	r0, pc, ror #26
40012e38:	25206572 	strcs	r6, [r0, #-1394]!	; 0x572
40012e3c:	202d2064 	eorcs	r2, sp, r4, rrx
40012e40:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40012e44:	0a202120 	beq	4081b2cc <startIf+0x7fa8f4>
40012e48:	62735800 	rsbsvs	r5, r3, #0, 16
40012e4c:	706d6f43 	rsbvc	r6, sp, r3, asr #30
40012e50:	65203a74 	strvs	r3, [r0, #-2676]!	; 0xa74
40012e54:	63657078 	cmnvs	r5, #120	; 0x78
40012e58:	20646574 	rsbcs	r6, r4, r4, ror r5
40012e5c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40012e60:	25783020 	ldrbcs	r3, [r8, #-32]!
40012e64:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40012e68:	30207825 	eorcc	r7, r0, r5, lsr #16
40012e6c:	20782578 	rsbscs	r2, r8, r8, ror r5
40012e70:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40012e74:	25783020 	ldrbcs	r3, [r8, #-32]!
40012e78:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40012e7c:	30207825 	eorcc	r7, r0, r5, lsr #16
40012e80:	0a782578 	beq	41e1c468 <startIf+0x1dfba90>
40012e84:	62735800 	rsbsvs	r5, r3, #0, 16
40012e88:	706d6f43 	rsbvc	r6, sp, r3, asr #30
40012e8c:	72203a74 	eorvc	r3, r0, #116, 20	; 0x74000
40012e90:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
40012e94:	20646576 	rsbcs	r6, r4, r6, ror r5
40012e98:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40012e9c:	25783020 	ldrbcs	r3, [r8, #-32]!
40012ea0:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40012ea4:	30207825 	eorcc	r7, r0, r5, lsr #16
40012ea8:	20782578 	rsbscs	r2, r8, r8, ror r5
40012eac:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40012eb0:	25783020 	ldrbcs	r3, [r8, #-32]!
40012eb4:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40012eb8:	30207825 	eorcc	r7, r0, r5, lsr #16
40012ebc:	0a782578 	beq	41e1c4a4 <startIf+0x1dfbacc>
40012ec0:	70757300 	rsbsvc	r7, r5, r0, lsl #6
40012ec4:	6d656c70 	stclvs	12, cr6, [r5, #-448]!	; 0xfffffe40
40012ec8:	61746e65 	cmnvs	r4, r5, ror #28
40012ecc:	203a7972 	eorscs	r7, sl, r2, ror r9
40012ed0:	66696873 			; <UNDEFINED> instruction: 0x66696873
40012ed4:	6f742074 	svcvs	0x00742074
40012ed8:	20322d20 	eorscs	r2, r2, r0, lsr #26
40012edc:	6d6f7266 	stclvs	2, cr7, [pc, #-408]!	; 40012d4c <mvSysEnvReadPcieGenSetting+0x1c50>
40012ee0:	61687020 	cmnvs	r8, r0, lsr #32
40012ee4:	25206573 	strcs	r6, [r0, #-1395]!	; 0x573
40012ee8:	6f662064 	svcvs	0x00662064
40012eec:	66692072 			; <UNDEFINED> instruction: 0x66692072
40012ef0:	20642520 	rsbcs	r2, r4, r0, lsr #10
40012ef4:	20707570 	rsbscs	r7, r0, r0, ror r5
40012ef8:	77206425 	strvc	r6, [r0, -r5, lsr #8]!
40012efc:	20687469 	rsbcs	r7, r8, r9, ror #8
40012f00:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
40012f04:	25207465 	strcs	r7, [r0, #-1125]!	; 0x465
40012f08:	75732064 	ldrbvc	r2, [r3, #-100]!	; 0x64
40012f0c:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
40012f10:	73000a73 	movwvc	r0, #2675	; 0xa73
40012f14:	6c707075 	wldrhvs	wr7, [r0], #-117
40012f18:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
40012f1c:	79726174 	ldmdbvc	r2!, {r2, r4, r5, r6, r8, sp, lr}^
40012f20:	6873203a 	ldmdavs	r3!, {r1, r3, r4, r5, sp}^
40012f24:	20746669 	rsbscs	r6, r4, r9, ror #12
40012f28:	2b206f74 	blcs	4082ed00 <startIf+0x80e328>
40012f2c:	72662032 	rsbvc	r2, r6, #50	; 0x32
40012f30:	70206d6f 	eorvc	r6, r0, pc, ror #26
40012f34:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
40012f38:	20642520 	rsbcs	r2, r4, r0, lsr #10
40012f3c:	20726f66 	rsbscs	r6, r2, r6, ror #30
40012f40:	25206669 	strcs	r6, [r0, #-1641]!	; 0x669
40012f44:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40012f48:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40012f4c:	74697720 	strbtvc	r7, [r9], #-1824	; 0x720
40012f50:	666f2068 	strbtvs	r2, [pc], -r8, rrx
40012f54:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
40012f58:	20642520 	rsbcs	r2, r4, r0, lsr #10
40012f5c:	63637573 	cmnvs	r3, #482344960	; 0x1cc00000
40012f60:	0a737365 	beq	41cefcfc <startIf+0x1ccf324>
40012f64:	61725400 	cmnvs	r2, r0, lsl #8
40012f68:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40012f6c:	6f442067 	svcvs	0x00442067
40012f70:	4620656e 	strtmi	r6, [r0], -lr, ror #10
40012f74:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40012f78:	54000a64 	strpl	r0, [r0], #-2660	; 0xa64
40012f7c:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
40012f80:	20676e69 	rsbcs	r6, r7, r9, ror #28
40012f84:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40012f88:	4620746c 	strtmi	r7, [r0], -ip, ror #8
40012f8c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40012f90:	4f000a64 	svcmi	0x00000a64
40012f94:	20475044 	subcs	r5, r7, r4, asr #32
40012f98:	61736964 	cmnvs	r3, r4, ror #18
40012f9c:	20656c62 	rsbcs	r6, r5, r2, ror #24
40012fa0:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40012fa4:	00206465 	eoreq	r6, r0, r5, ror #8
40012fa8:	3a4c520a 	bcc	413277d8 <startIf+0x1306e00>
40012fac:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
40012fb0:	6f702033 	svcvs	0x00702033
40012fb4:	66206c6c 	strtvs	r6, [r0], -ip, ror #24
40012fb8:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40012fbc:	29322864 	ldmdbcs	r2!, {r2, r5, r6, fp, sp}
40012fc0:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40012fc4:	20464920 	subcs	r4, r6, r0, lsr #18
40012fc8:	43206425 	teqmi	r0, #620756992	; 0x25000000
40012fcc:	64252053 	strtvs	r2, [r5], #-83	; 0x53
40012fd0:	73756220 	cmnvc	r5, #32, 4
40012fd4:	00642520 	rsbeq	r2, r4, r0, lsr #10
40012fd8:	65204c52 	strvs	r4, [r0, #-3154]!	; 0xc52
40012fdc:	20746978 	rsbscs	r6, r4, r8, ror r9
40012fe0:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
40012fe4:	76656c20 	strbtvc	r6, [r5], -r0, lsr #24
40012fe8:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40012fec:	000a2067 	andeq	r2, sl, r7, rrx
40012ff0:	6c6c6f70 	stclvs	15, cr6, [ip], #-448	; 0xfffffe40
40012ff4:	20676e69 	rsbcs	r6, r7, r9, ror #28
40012ff8:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40012ffc:	66206465 	strtvs	r6, [r0], -r5, ror #8
40013000:	4f20726f 	svcmi	0x0020726f
40013004:	5720646c 	strpl	r6, [r0, -ip, ror #8]!
40013008:	6572204c 	ldrbvs	r2, [r2, #-76]!	; 0x4c
4001300c:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40013010:	6f70000a 	svcvs	0x0070000a
40013014:	6e696c6c 	cdpvs	12, 6, cr6, cr9, cr12, {3}
40013018:	61662067 	cmnvs	r6, r7, rrx
4001301c:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40013020:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40013024:	646c4f20 	strbtvs	r4, [ip], #-3872	; 0xf20
40013028:	204c5220 	subcs	r5, ip, r0, lsr #4
4001302c:	75736572 	ldrbvc	r6, [r3, #-1394]!	; 0x572
40013030:	000a746c 	andeq	r7, sl, ip, ror #8
40013034:	3a4c520a 	bcc	41327864 <startIf+0x1306e8c>
40013038:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
4001303c:	6f702033 	svcvs	0x00702033
40013040:	66206c6c 	strtvs	r6, [r0], -ip, ror #24
40013044:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40013048:	29322864 	ldmdbcs	r2!, {r2, r5, r6, fp, sp}
4001304c:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40013050:	73756220 	cmnvc	r5, #32, 4
40013054:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013058:	20746962 	rsbscs	r6, r4, r2, ror #18
4001305c:	000a6425 	andeq	r6, sl, r5, lsr #8
40013060:	203a4c57 	eorscs	r4, sl, r7, asr ip
40013064:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40013068:	6c6f7020 	wstrhvs	wr7, [pc], #-32
4001306c:	6166206c 	cmnvs	r6, ip, rrx
40013070:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40013074:	00293328 	eoreq	r3, r9, r8, lsr #6
40013078:	203a4c57 	eorscs	r4, sl, r7, asr ip
4001307c:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40013080:	6c6f7020 	wstrhvs	wr7, [pc], #-32
40013084:	3428206c 	strtcc	r2, [r8], #-108	; 0x6c
40013088:	61662029 	cmnvs	r6, r9, lsr #32
4001308c:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40013090:	61442820 	cmpvs	r4, r0, lsr #16
40013094:	203a6174 	eorscs	r6, sl, r4, ror r1
40013098:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001309c:	57000a29 	strpl	r0, [r0, -r9, lsr #20]
400130a0:	3a31204c 	bcc	40c5b1d8 <startIf+0xc3a800>
400130a4:	204c5720 	subcs	r5, ip, r0, lsr #14
400130a8:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400130ac:	49206465 	stmdbmi	r0!, {r0, r2, r5, r6, sl, sp, lr}
400130b0:	64252046 	strtvs	r2, [r5], #-70	; 0x46
400130b4:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
400130b8:	61746144 	cmnvs	r4, r4, asr #2
400130bc:	2578303d 	ldrbcs	r3, [r8, #-61]!	; 0x3d
400130c0:	57000a78 	smlsdxpl	r0, r8, sl, r0
400130c4:	3a32204c 	bcc	40c9b1fc <startIf+0xc7a824>
400130c8:	4c572020 	wldrhmi	wr2, [r7], #-32
400130cc:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400130d0:	2064656c 	rsbcs	r6, r4, ip, ror #10
400130d4:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
400130d8:	65722064 	ldrbvs	r2, [r2, #-100]!	; 0x64
400130dc:	74614467 	strbtvc	r4, [r1], #-1127	; 0x467
400130e0:	78303d61 	ldmdavc	r0!, {r0, r5, r6, r8, sl, fp, ip, sp}
400130e4:	000a7825 	andeq	r7, sl, r5, lsr #16
400130e8:	203a4c57 	eorscs	r4, sl, r7, asr ip
400130ec:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
400130f0:	55422064 	strbpl	r2, [r2, #-100]	; 0x64
400130f4:	64252053 	strtvs	r2, [r5], #-83	; 0x53
400130f8:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
400130fc:	25783020 	ldrbcs	r3, [r8, #-32]!
40013100:	57000a78 	smlsdxpl	r0, r8, sl, r0
40013104:	6c61564c 	stclvs	6, cr5, [r1], #-304	; 0xfffffed0
40013108:	20736575 	rsbscs	r6, r3, r5, ror r5
4001310c:	20736177 	rsbscs	r6, r3, r7, ror r1
40013110:	6e616863 	cdpvs	8, 6, cr6, cr1, cr3, {3}
40013114:	20646567 	rsbcs	r6, r4, r7, ror #10
40013118:	6d6f7266 	stclvs	2, cr7, [pc, #-408]!	; 40012f88 <mvSysEnvReadPcieGenSetting+0x1e8c>
4001311c:	25783020 	ldrbcs	r3, [r8, #-32]!
40013120:	6f740058 	svcvs	0x00740058
40013124:	25783020 	ldrbcs	r3, [r8, #-32]!
40013128:	57000a58 	smlsdpl	r0, r8, sl, r0
4001312c:	49203a4c 	stmdbmi	r0!, {r2, r3, r6, r9, fp, ip, sp}
40013130:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40013134:	53554220 	cmppl	r5, #32, 4
40013138:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001313c:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40013140:	202c6465 	eorcs	r6, ip, r5, ror #8
40013144:	20676572 	rsbcs	r6, r7, r2, ror r5
40013148:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001314c:	4c57000a 	tmrrcmi	r0, r7, wr10
40013150:	70755320 	rsbsvc	r5, r5, r0, lsr #6
40013154:	61203a70 	teqvs	r0, r0, ror sl
40013158:	4f6c6c64 	svcmi	0x006c6c64
4001315c:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
40013160:	20303d74 	eorscs	r3, r0, r4, ror sp
40013164:	61746164 	cmnvs	r4, r4, ror #2
40013168:	6c656420 	stclvs	4, cr6, [r5], #-128	; 0xffffff80
4001316c:	3d207961 	stccc	9, cr7, [r0, #-388]!	; 0xfffffe7c
40013170:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013174:	4c57000a 	tmrrcmi	r0, r7, wr10
40013178:	70755320 	rsbsvc	r5, r5, r0, lsr #6
4001317c:	49203a70 	stmdbmi	r0!, {r4, r5, r6, r9, fp, ip, sp}
40013180:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40013184:	73756220 	cmnvc	r5, #32, 4
40013188:	25206449 	strcs	r6, [r0, #-1097]!	; 0x449
4001318c:	64612064 	strbtvs	r2, [r1], #-100	; 0x64
40013190:	664f6c6c 	strbvs	r6, [pc], -ip, ror #24
40013194:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
40013198:	5320303d 	teqpl	r0, #61	; 0x3d
4001319c:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
400131a0:	21207373 	teqcs	r0, r3, ror r3
400131a4:	4c57000a 	tmrrcmi	r0, r7, wr10
400131a8:	70755320 	rsbsvc	r5, r5, r0, lsr #6
400131ac:	61203a70 	teqvs	r0, r0, ror sl
400131b0:	4f6c6c64 	svcmi	0x006c6c64
400131b4:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
400131b8:	25203d74 	strcs	r3, [r0, #-3444]!	; 0xd74
400131bc:	61642064 	cmnvs	r4, r4, rrx
400131c0:	64206174 	strtvs	r6, [r0], #-372	; 0x174
400131c4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
400131c8:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xd20
400131cc:	000a2064 	andeq	r2, sl, r4, rrx
400131d0:	53204c57 	teqpl	r0, #22272	; 0x5700
400131d4:	3a707075 	bcc	41c2f3b0 <startIf+0x1c0e9d8>
400131d8:	20464920 	subcs	r4, r6, r0, lsr #18
400131dc:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
400131e0:	64497375 	strbvs	r7, [r9], #-885	; 0x375
400131e4:	20642520 	rsbcs	r2, r4, r0, lsr #10
400131e8:	6c6c6461 	stclvs	4, cr6, [ip], #-388	; 0xfffffe7c
400131ec:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
400131f0:	203d7465 	eorscs	r7, sp, r5, ror #8
400131f4:	53206425 	teqpl	r0, #620756992	; 0x25000000
400131f8:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
400131fc:	21207373 	teqcs	r0, r3, ror r3
40013200:	4c57000a 	tmrrcmi	r0, r7, wr10
40013204:	70755320 	rsbsvc	r5, r5, r0, lsr #6
40013208:	49203a70 	stmdbmi	r0!, {r4, r5, r6, r9, fp, ip, sp}
4001320c:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40013210:	73756220 	cmnvc	r5, #32, 4
40013214:	25206449 	strcs	r6, [r0, #-1097]!	; 0x449
40013218:	61462064 	cmpvs	r6, r4, rrx
4001321c:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40013220:	000a2120 	andeq	r2, sl, r0, lsr #2
40013224:	53204c57 	teqpl	r0, #22272	; 0x5700
40013228:	20707075 	rsbscs	r7, r0, r5, ror r0
4001322c:	20235343 	eorcs	r5, r3, r3, asr #6
40013230:	203a6425 	eorscs	r6, sl, r5, lsr #8
40013234:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40013238:	61662064 	cmnvs	r6, r4, rrx
4001323c:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40013240:	2f49000a 	svccs	0x0049000a
40013244:	50203046 	eorpl	r3, r0, r6, asr #32
40013248:	20305055 	eorscs	r5, r0, r5, asr r0
4001324c:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40013250:	305b746c 	subscc	r7, fp, ip, ror #8
40013254:	73202d20 	teqvc	r0, #32, 26	; 0x800
40013258:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
4001325c:	202c7373 	eorcs	r7, ip, r3, ror r3
40013260:	61662d31 	cmnvs	r6, r1, lsr sp
40013264:	205d6c69 	subscs	r6, sp, r9, ror #24
40013268:	0a2e2e2e 	beq	40b9eb28 <startIf+0xb7e150>
4001326c:	462f4900 	strtmi	r4, [pc], -r0, lsl #18
40013270:	55502030 	ldrbpl	r2, [r0, #-48]	; 0x30
40013274:	53203050 	teqpl	r0, #80	; 0x50
40013278:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
4001327c:	702d305b 	eorvc	r3, sp, fp, asr r0
40013280:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
40013284:	6968735f 	stmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
40013288:	202c7466 	eorcs	r7, ip, r6, ror #8
4001328c:	6c632d31 	stclvs	13, cr2, [r3], #-196	; 0xffffff3c
40013290:	5f6b636f 	svcpl	0x006b636f
40013294:	66696873 			; <UNDEFINED> instruction: 0x66696873
40013298:	32202c74 	eorcc	r2, r0, #116, 24	; 0x7400
4001329c:	696c612d 	stmdbvs	ip!, {r0, r2, r3, r5, r8, sp, lr}^
400132a0:	735f6e67 	cmpvc	pc, #1648	; 0x670
400132a4:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
400132a8:	2e2e205d 	tmiatbcs	wr2, sp, r2
400132ac:	25000a2e 	strcs	r0, [r0, #-2606]	; 0xa2e
400132b0:	49203a73 	stmdbmi	r0!, {r0, r1, r4, r5, r6, r9, fp, ip, sp}
400132b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
400132b8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
400132bc:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
400132c0:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
400132c4:	5441445f 	strbpl	r4, [r1], #-1119	; 0x45f
400132c8:	41535f41 	cmpmi	r3, r1, asr #30
400132cc:	454c504d 	strbmi	r5, [ip, #-77]	; 0x4d
400132d0:	4c45445f 	mcrrmi	4, 5, r4, r5, cr15
400132d4:	645f5941 	ldrbvs	r5, [pc], #-2369	; 400132dc <mvSysEnvReadPcieGenSetting+0x21e0>
400132d8:	20617461 	rsbcs	r7, r1, r1, ror #8
400132dc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400132e0:	7325000a 	teqvc	r5, #10
400132e4:	6e49203a 	mcrvs	0, 2, r2, cr9, cr10, {1}
400132e8:	66726574 			; <UNDEFINED> instruction: 0x66726574
400132ec:	20656361 	rsbcs	r6, r5, r1, ror #6
400132f0:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
400132f4:	20235343 	eorcs	r5, r3, r3, asr #6
400132f8:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
400132fc:	20707550 	rsbscs	r7, r0, r0, asr r5
40013300:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40013304:	5f78614d 	svcpl	0x0078614d
40013308:	695f5343 	ldmdbvs	pc, {r0, r1, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>
4001330c:	6e495f6e 	cdpvs	15, 4, cr5, cr9, cr14, {3}
40013310:	66726574 			; <UNDEFINED> instruction: 0x66726574
40013314:	20656361 	rsbcs	r6, r5, r1, ror #6
40013318:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
4001331c:	425f5343 	subsmi	r5, pc, #201326593	; 0xc000001
40013320:	4d5f7469 	ldclmi	4, cr7, [pc, #-420]	; 40013184 <mvSysEnvReadPcieGenSetting+0x2088>
40013324:	206b7361 	rsbcs	r7, fp, r1, ror #6
40013328:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001332c:	6552092c 	ldrbvs	r0, [r2, #-2348]	; 0x92c
40013330:	61536461 	cmpvs	r3, r1, ror #8
40013334:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
40013338:	25783020 	ldrbcs	r3, [r8, #-32]!
4001333c:	6d092c78 	stcvs	12, cr2, [r9, #-480]	; 0xfffffe20
40013340:	65527861 	ldrbvs	r7, [r2, #-2145]	; 0x861
40013344:	61536461 	cmpvs	r3, r1, ror #8
40013348:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
4001334c:	25783020 	ldrbcs	r3, [r8, #-32]!
40013350:	63092c78 	movwvs	r2, #40056	; 0x9c78
40013354:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
40013358:	6850746e 	ldmdavs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
4001335c:	20657361 	rsbcs	r7, r5, r1, ror #6
40013360:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013364:	616d092c 	cmnvs	sp, ip, lsr #18
40013368:	61685078 	smcvs	34056	; 0x8508
4001336c:	30206573 	eorcc	r6, r0, r3, ror r5
40013370:	0a782578 	beq	41e1c958 <startIf+0x1dfbf80>
40013374:	3a732500 	bcc	41cdc77c <startIf+0x1cbbda4>
40013378:	746e4920 	strbtvc	r4, [lr], #-2336	; 0x920
4001337c:	61667265 	cmnvs	r6, r5, ror #4
40013380:	25206563 	strcs	r6, [r0, #-1379]!	; 0x563
40013384:	43092c64 	movwmi	r2, #40036	; 0x9c64
40013388:	25202353 	strcs	r2, [r0, #-851]!	; 0x353
4001338c:	4d092c64 	stcmi	12, cr2, [r9, #-400]	; 0xfffffe70
40013390:	435f7861 	cmpmi	pc, #6356992	; 0x610000
40013394:	6e695f53 	mcrvs	15, 3, r5, cr9, cr3, {2}
40013398:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
4001339c:	61667265 	cmnvs	r6, r5, ror #4
400133a0:	25206563 	strcs	r6, [r0, #-1379]!	; 0x563
400133a4:	52092c64 	andpl	r2, r9, #100, 24	; 0x6400
400133a8:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
400133ac:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
400133b0:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
400133b4:	092c7825 	stmdbeq	ip!, {r0, r2, r5, fp, ip, sp, lr}
400133b8:	526e696d 	rsbpl	r6, lr, #1785856	; 0x1b4000
400133bc:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
400133c0:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
400133c4:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
400133c8:	000a7825 	andeq	r7, sl, r5, lsr #16
400133cc:	203a7325 	eorscs	r7, sl, r5, lsr #6
400133d0:	4e524157 	mrcmi	1, 2, r4, cr2, cr7, {2}
400133d4:	21474e49 	cmpcs	r7, r9, asr #28
400133d8:	49202121 	stmdbmi	r0!, {r0, r5, r8, sp}
400133dc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
400133e0:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
400133e4:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
400133e8:	78614d09 	stmdavc	r1!, {r0, r3, r8, sl, fp, lr}^
400133ec:	5f53435f 	svcpl	0x0053435f
400133f0:	495f6e69 	ldmdbmi	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
400133f4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
400133f8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
400133fc:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40013400:	6e696d09 	cdpvs	13, 6, cr6, cr9, cr9, {0}
40013404:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40013408:	706d6153 	rsbvc	r6, sp, r3, asr r1
4001340c:	3020656c 	eorcc	r6, r0, ip, ror #10
40013410:	2c782578 	ldclcs	5, cr2, [r8], #-480	; 0xfffffe20
40013414:	5f4c4320 	svcpl	0x004c4320
40013418:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
4001341c:	78252065 	stmdavc	r5!, {r0, r2, r5, r6, sp}
40013420:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
40013424:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
40013428:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
4001342c:	65687420 	strbvs	r7, [r8, #-1056]!	; 0x420
40013430:	6e696d20 	cdpvs	13, 6, cr6, cr9, cr0, {1}
40013434:	6d756d69 	ldclvs	13, cr6, [r5, #-420]!	; 0xfffffe5c
40013438:	61657220 	cmnvs	r5, r0, lsr #4
4001343c:	61732064 	cmnvs	r3, r4, rrx
40013440:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
40013444:	20736920 	rsbscs	r6, r3, r0, lsr #18
40013448:	7373656c 	cmnvc	r3, #108, 10	; 0x1b000000
4001344c:	61687420 	cmnvs	r8, r0, lsr #8
40013450:	2031206e 	eorscs	r2, r1, lr, rrx
40013454:	706d6173 	rsbvc	r6, sp, r3, ror r1
40013458:	202c656c 	eorcs	r6, ip, ip, ror #10
4001345c:	63726f66 	cmnvs	r2, #408	; 0x198
40013460:	20676e69 	rsbcs	r6, r7, r9, ror #28
40013464:	74207469 	strtvc	r7, [r0], #-1129	; 0x469
40013468:	6562206f 	strbvs	r2, [r2, #-111]!	; 0x6f
4001346c:	204c4320 	subcs	r4, ip, r0, lsr #6
40013470:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
40013474:	25000a65 	strcs	r0, [r0, #-2661]	; 0xa65
40013478:	52203a73 	eorpl	r3, r0, #471040	; 0x73000
4001347c:	444f2058 	strbmi	r2, [pc], #-88	; 40013484 <mvSysEnvReadPcieGenSetting+0x2388>
40013480:	69542054 	ldmdbvs	r4, {r2, r4, r6, sp}^
40013484:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
40013488:	6e49203a 	mcrvs	0, 2, r2, cr9, cr10, {1}
4001348c:	66726574 			; <UNDEFINED> instruction: 0x66726574
40013490:	20656361 	rsbcs	r6, r5, r1, ror #6
40013494:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40013498:	526e696d 	rsbpl	r6, lr, #1785856	; 0x1b4000
4001349c:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
400134a0:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
400134a4:	312d5b65 	teqcc	sp, r5, ror #22
400134a8:	7830205d 	ldmdavc	r0!, {r0, r2, r3, r4, r6, sp}
400134ac:	092c7825 	stmdbeq	ip!, {r0, r2, r5, fp, ip, sp, lr}
400134b0:	5278616d 	rsbspl	r6, r8, #1073741851	; 0x4000001b
400134b4:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
400134b8:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
400134bc:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
400134c0:	000a7825 	andeq	r7, sl, r5, lsr #16
400134c4:	46455256 			; <UNDEFINED> instruction: 0x46455256
400134c8:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
400134cc:	2c676966 	stclcs	9, cr6, [r7], #-408	; 0xfffffe68
400134d0:	205b4649 	subscs	r4, fp, r9, asr #12
400134d4:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
400134d8:	5b707570 	blpl	41c30aa0 <startIf+0x1c100c8>
400134dc:	20642520 	rsbcs	r2, r4, r0, lsr #10
400134e0:	202d205d 	eorcs	r2, sp, sp, asr r0
400134e4:	66657256 			; <UNDEFINED> instruction: 0x66657256
400134e8:	6e757420 	cdpvs	4, 7, cr7, cr5, cr0, {1}
400134ec:	6f6e2065 	svcvs	0x006e2065
400134f0:	65722074 	ldrbvs	r2, [r2, #-116]!	; 0x74
400134f4:	72657571 	rsbvc	r7, r5, #473956352	; 0x1c400000
400134f8:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
400134fc:	0a296425 	beq	40a6c598 <startIf+0xa4bbc0>
40013500:	45525600 	ldrbmi	r5, [r2, #-1536]	; 0x600
40013504:	6f632046 	svcvs	0x00632046
40013508:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
4001350c:	5b46492c 	blpl	411a59c4 <startIf+0x1184fec>
40013510:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013514:	7075705d 	rsbsvc	r7, r5, sp, asr r0
40013518:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
4001351c:	2d205d20 	stccs	13, cr5, [r0, #-128]!	; 0xffffff80
40013520:	65725620 	ldrbvs	r5, [r2, #-1568]!	; 0x620
40013524:	203d2066 	eorscs	r2, sp, r6, rrx
40013528:	28205825 	stmdacs	r0!, {r0, r2, r5, fp, ip, lr}
4001352c:	0a296425 	beq	40a6c5c8 <startIf+0xa4bbf0>
40013530:	72756300 	rsbsvc	r6, r5, #0, 6
40013534:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
40013538:	696c6156 	stmdbvs	ip!, {r1, r2, r4, r6, r8, sp, lr}^
4001353c:	6e695764 	cdpvs	7, 6, cr5, cr9, cr4, {3}
40013540:	3a776f64 	bcc	41def2d8 <startIf+0x1dce900>
40013544:	5b464920 	blpl	411a59cc <startIf+0x1184ff4>
40013548:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001354c:	202d205d 	eorcs	r2, sp, sp, asr r0
40013550:	462f4900 	strtmi	r4, [pc], -r0, lsl #18
40013554:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40013558:	702c5d20 	eorvc	r5, ip, r0, lsr #26
4001355c:	205b7075 	subscs	r7, fp, r5, ror r0
40013560:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40013564:	41545320 	cmpmi	r4, r0, lsr #6
40013568:	23204554 	teqcs	r0, #84, 10	; 0x15000000
4001356c:	28206425 	stmdacs	r0!, {r0, r2, r5, sl, sp, lr}
40013570:	0a296425 	beq	40a6c60c <startIf+0xa4bc34>
40013574:	462f4900 	strtmi	r4, [pc], -r0, lsl #18
40013578:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
4001357c:	702c5d20 	eorvc	r5, ip, r0, lsr #26
40013580:	205b7075 	subscs	r7, fp, r5, ror r0
40013584:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40013588:	45484320 	strbmi	r4, [r8, #-800]	; 0x320
4001358c:	70204b43 	eorvc	r4, r0, r3, asr #22
40013590:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
40013594:	20737365 	rsbscs	r7, r3, r5, ror #6
40013598:	7543202d 	strbvc	r2, [r3, #-45]	; 0x2d
4001359c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
400135a0:	64252074 	strtvs	r2, [r5], #-116	; 0x74
400135a4:	73614c20 	cmnvc	r1, #32, 24	; 0x2000
400135a8:	64252074 	strtvs	r2, [r5], #-116	; 0x74
400135ac:	696c202c 	stmdbvs	ip!, {r2, r3, r5, sp}^
400135b0:	2074696d 	rsbscs	r6, r4, sp, ror #18
400135b4:	46455256 			; <UNDEFINED> instruction: 0x46455256
400135b8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400135bc:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
400135c0:	2f49000a 	svccs	0x0049000a
400135c4:	25205b46 	strcs	r5, [r0, #-2886]!	; 0xb46
400135c8:	2c5d2064 	wldrhcs	wr2, [sp], #-100
400135cc:	5b707570 	blpl	41c30b94 <startIf+0x1c101bc>
400135d0:	20642520 	rsbcs	r2, r4, r0, lsr #10
400135d4:	5256205d 	subspl	r2, r6, #93	; 0x5d
400135d8:	435f4645 	cmpmi	pc, #72351744	; 0x4500000
400135dc:	45564e4f 	ldrbmi	r4, [r6, #-3663]	; 0xe4f
400135e0:	20454752 	subcs	r4, r5, r2, asr r7
400135e4:	7256202d 	subsvc	r2, r6, #45	; 0x2d
400135e8:	3d206665 	stccc	6, cr6, [r0, #-404]!	; 0xfffffe6c
400135ec:	20582520 	subscs	r2, r8, r0, lsr #10
400135f0:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
400135f4:	4946000a 	stmdbmi	r6, {r1, r3}^
400135f8:	204c414e 	subcs	r4, ip, lr, asr #2
400135fc:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
40013600:	203a7365 	eorscs	r7, sl, r5, ror #6
40013604:	5b462f49 	blpl	4119f330 <startIf+0x117e958>
40013608:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001360c:	75702c5d 	ldrbvc	r2, [r0, #-3165]!	; 0xc5d
40013610:	25205b70 	strcs	r5, [r0, #-2928]!	; 0xb70
40013614:	205d2064 	subscs	r2, sp, r4, rrx
40013618:	7256202d 	subsvc	r2, r6, #45	; 0x2d
4001361c:	3d206665 	stccc	6, cr6, [r0, #-404]!	; 0xfffffe6c
40013620:	20582520 	subscs	r2, r8, r0, lsr #10
40013624:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
40013628:	5245000a 	subpl	r0, r5, #10
4001362c:	3a524f52 	bcc	414a737c <startIf+0x14869a4>
40013630:	656e4f20 	strbvs	r4, [lr, #-3872]!	; 0xf20
40013634:	20666f20 	rsbcs	r6, r6, r0, lsr #30
40013638:	65446b63 	strbvs	r6, [r4, #-2915]	; 0xb63
4001363c:	2079616c 	rsbscs	r6, r9, ip, ror #2
40013640:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
40013644:	6e207365 	cdpvs	3, 2, cr7, cr0, cr5, {3}
40013648:	6920746f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
4001364c:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40013650:	7a696c61 	bvc	41a6e7dc <startIf+0x1a4de04>
40013654:	21216465 	teqcs	r1, r5, ror #8
40013658:	63000a21 	movwvs	r0, #2593	; 0xa21
4001365c:	6d754e6b 	ldclvs	14, cr4, [r5, #-428]!	; 0xfffffe54
40013660:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
40013664:	20706154 	rsbscs	r6, r0, r4, asr r1
40013668:	63206425 	teqvs	r0, #620756992	; 0x25000000
4001366c:	6d754e61 	ldclvs	14, cr4, [r5, #-388]!	; 0xfffffe7c
40013670:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
40013674:	20706154 	rsbscs	r6, r0, r4, asr r1
40013678:	61206425 	teqvs	r0, r5, lsr #8
4001367c:	546c6c64 	strbtpl	r6, [ip], #-3172	; 0xc64
40013680:	25207061 	strcs	r7, [r0, #-97]!	; 0x61
40013684:	41000a64 	tstmi	r0, r4, ror #20
40013688:	20783833 	rsbscs	r3, r8, r3, lsr r8
4001368c:	73656f64 	cmnvc	r5, #100, 30	; 0x190
40013690:	746f6e20 	strbtvc	r6, [pc], #-3616	; 40013698 <mvSysEnvReadPcieGenSetting+0x259c>
40013694:	70757320 	rsbsvc	r7, r5, r0, lsr #6
40013698:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
4001369c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
400136a0:	61667265 	cmnvs	r6, r5, ror #4
400136a4:	30206563 	eorcc	r6, r0, r3, ror #10
400136a8:	0a782578 	beq	41e1cc90 <startIf+0x1dfc2b8>
400136ac:	3a732500 	bcc	41cdcab4 <startIf+0x1cbc0dc>
400136b0:	45535420 	ldrbmi	r5, [r3, #-1056]	; 0x420
400136b4:	6f6e204e 	svcvs	0x006e204e
400136b8:	65722074 	ldrbvs	r2, [r2, #-116]!	; 0x74
400136bc:	0a796461 	beq	41e6c848 <startIf+0x1e4be70>
400136c0:	72615700 	rsbvc	r5, r1, #0, 14
400136c4:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
400136c8:	6e55203a 	mrcvs	0, 2, r2, cr5, cr10, {1}
400136cc:	70707573 	rsbsvc	r7, r0, r3, ror r5
400136d0:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
400136d4:	72662064 	rsbvc	r2, r6, #100	; 0x64
400136d8:	6d207165 	wstrwvs	wr7, [r0, #-404]!	; 0xfffffe6c
400136dc:	2065646f 	rsbcs	r6, r5, pc, ror #8
400136e0:	20726f66 	rsbscs	r6, r2, r6, ror #30
400136e4:	4d333333 	ldcmi	3, cr3, [r3, #-204]!	; 0xffffff34
400136e8:	63207a68 	teqvs	r0, #104, 20	; 0x68000
400136ec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
400136f0:	65727567 	ldrbvs	r7, [r2, #-1383]!	; 0x567
400136f4:	64252864 	strtvs	r2, [r5], #-2148	; 0x864
400136f8:	57000a29 	strpl	r0, [r0, -r9, lsr #20]
400136fc:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
40013700:	203a676e 	eorscs	r6, sl, lr, ror #14
40013704:	75736e55 	ldrbvc	r6, [r3, #-3669]!	; 0xe55
40013708:	726f7070 	rsbvc	r7, pc, #112	; 0x70
4001370c:	20646574 	rsbcs	r6, r4, r4, ror r5
40013710:	71657266 	cmnvc	r5, r6, ror #4
40013714:	646f6d20 	strbtvs	r6, [pc], #-3360	; 4001371c <mvSysEnvReadPcieGenSetting+0x2620>
40013718:	6f662065 	svcvs	0x00662065
4001371c:	30342072 	eorscc	r2, r4, r2, ror r0
40013720:	7a684d30 	bvc	41a26be8 <startIf+0x1a06210>
40013724:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
40013728:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
4001372c:	28646572 	stmdacs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^
40013730:	0a296425 	beq	40a6c7cc <startIf+0xa4bdf4>
40013734:	72615700 	rsbvc	r5, r1, #0, 14
40013738:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
4001373c:	6e55203a 	mrcvs	0, 2, r2, cr5, cr10, {1}
40013740:	70707573 	rsbsvc	r7, r0, r3, ror r5
40013744:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
40013748:	72662064 	rsbvc	r2, r6, #100	; 0x64
4001374c:	6d207165 	wstrwvs	wr7, [r0, #-404]!	; 0xfffffe6c
40013750:	2065646f 	rsbcs	r6, r5, pc, ror #8
40013754:	20726f66 	rsbscs	r6, r2, r6, ror #30
40013758:	4d333335 	ldcmi	3, cr3, [r3, #-212]!	; 0xffffff2c
4001375c:	63207a68 	teqvs	r0, #104, 20	; 0x68000
40013760:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40013764:	65727567 	ldrbvs	r7, [r2, #-1383]!	; 0x567
40013768:	64252864 	strtvs	r2, [r5], #-2148	; 0x864
4001376c:	57000a29 	strpl	r0, [r0, -r9, lsr #20]
40013770:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
40013774:	203a676e 	eorscs	r6, sl, lr, ror #14
40013778:	75736e55 	ldrbvc	r6, [r3, #-3669]!	; 0xe55
4001377c:	726f7070 	rsbvc	r7, pc, #112	; 0x70
40013780:	20646574 	rsbcs	r6, r4, r4, ror r5
40013784:	71657266 	cmnvc	r5, r6, ror #4
40013788:	646f6d20 	strbtvs	r6, [pc], #-3360	; 40013790 <mvSysEnvReadPcieGenSetting+0x2694>
4001378c:	6f662065 	svcvs	0x00662065
40013790:	36362072 			; <UNDEFINED> instruction: 0x36362072
40013794:	7a684d37 	bvc	41a26c78 <startIf+0x1a062a0>
40013798:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
4001379c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
400137a0:	28646572 	stmdacs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^
400137a4:	0a296425 	beq	40a6c840 <startIf+0xa4be68>
400137a8:	72615700 	rsbvc	r5, r1, #0, 14
400137ac:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
400137b0:	6e55203a 	mrcvs	0, 2, r2, cr5, cr10, {1}
400137b4:	70707573 	rsbsvc	r7, r0, r3, ror r5
400137b8:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
400137bc:	72662064 	rsbvc	r2, r6, #100	; 0x64
400137c0:	6d207165 	wstrwvs	wr7, [r0, #-404]!	; 0xfffffe6c
400137c4:	2065646f 	rsbcs	r6, r5, pc, ror #8
400137c8:	20726f66 	rsbscs	r6, r2, r6, ror #30
400137cc:	4d303038 	wldrbmi	wr3, [r0, #-56]!
400137d0:	63207a68 	teqvs	r0, #104, 20	; 0x68000
400137d4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
400137d8:	65727567 	ldrbvs	r7, [r2, #-1383]!	; 0x567
400137dc:	64252864 	strtvs	r2, [r5], #-2148	; 0x864
400137e0:	44000a29 	strmi	r0, [r0], #-2601	; 0xa29
400137e4:	20335244 	eorscs	r5, r3, r4, asr #4
400137e8:	696c6973 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
400137ec:	206e6f63 	rsbcs	r6, lr, r3, ror #30
400137f0:	20746567 	rsbscs	r6, r4, r7, ror #10
400137f4:	67726174 			; <UNDEFINED> instruction: 0x67726174
400137f8:	66207465 	strtvs	r7, [r0], -r5, ror #8
400137fc:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
40013800:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
40013804:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
40013808:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
4001380c:	78302044 	ldmdavc	r0!, {r2, r6, sp}
40013810:	000a7825 	andeq	r7, sl, r5, lsr #16
40013814:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40013818:	38334120 	ldmdacc	r3!, {r5, r8, lr}
4001381c:	69732078 	ldmdbvs	r3!, {r3, r4, r5, r6, sp}^
40013820:	6f63696c 	svcvs	0x0063696c
40013824:	6e69206e 	cdpvs	0, 6, cr2, cr9, cr14, {3}
40013828:	2d207469 	stccs	4, cr7, [r0, #-420]!	; 0xfffffe5c
4001382c:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40013830:	2044454c 	subcs	r4, r4, ip, asr #10
40013834:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013838:	4444000a 	strbmi	r0, [r4], #-10
4001383c:	50203352 	eorpl	r3, r0, r2, asr r3
40013840:	2074736f 	rsbscs	r7, r4, pc, ror #6
40013844:	206e7552 	rsbcs	r7, lr, r2, asr r5
40013848:	20676c41 	rsbcs	r6, r7, r1, asr #24
4001384c:	4146202d 	cmpmi	r6, sp, lsr #32
40013850:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40013854:	25783020 	ldrbcs	r3, [r8, #-32]!
40013858:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
4001385c:	20335244 	eorscs	r5, r3, r4, asr #4
40013860:	20657250 	rsbcs	r7, r5, r0, asr r2
40013864:	696c6973 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
40013868:	206e6f63 	rsbcs	r6, lr, r3, ror #30
4001386c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
40013870:	2d206769 	stccs	7, cr6, [r0, #-420]!	; 0xfffffe5c
40013874:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40013878:	2044454c 	subcs	r4, r4, ip, asr #10
4001387c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013880:	4444000a 	strbmi	r0, [r4], #-10
40013884:	69203352 	stmdbvs	r0!, {r1, r4, r6, r8, r9, ip, sp}
40013888:	2074696e 	rsbscs	r6, r4, lr, ror #18
4001388c:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xf63
40013890:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
40013894:	2d207265 	stccs	2, cr7, [r0, #-404]!	; 0xfffffe6c
40013898:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4001389c:	2044454c 	subcs	r4, r4, ip, asr #10
400138a0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400138a4:	4444000a 	strbmi	r0, [r4], #-10
400138a8:	50203352 	eorpl	r3, r0, r2, asr r3
400138ac:	2074736f 	rsbscs	r7, r4, pc, ror #6
400138b0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
400138b4:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
400138b8:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
400138bc:	78302044 	ldmdavc	r0!, {r2, r6, sp}
400138c0:	000a7825 	andeq	r7, sl, r5, lsr #16
400138c4:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400138c8:	65725020 	ldrbvs	r5, [r2, #-32]!
400138cc:	676c4120 	strbvs	r4, [ip, -r0, lsr #2]!
400138d0:	6f43206f 	svcvs	0x0043206f
400138d4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
400138d8:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
400138dc:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
400138e0:	78302044 	ldmdavc	r0!, {r2, r6, sp}
400138e4:	000a7825 	andeq	r7, sl, r5, lsr #16
400138e8:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400138ec:	6e757220 	cdpvs	2, 7, cr7, cr5, cr0, {1}
400138f0:	676c6120 	strbvs	r6, [ip, -r0, lsr #2]!
400138f4:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
400138f8:	2d206d68 	stccs	13, cr6, [r0, #-416]!	; 0xfffffe60
400138fc:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40013900:	2044454c 	subcs	r4, r4, ip, asr #10
40013904:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013908:	4444000a 	strbmi	r0, [r4], #-10
4001390c:	50203352 	eorpl	r3, r0, r2, asr r3
40013910:	2074736f 	rsbscs	r7, r4, pc, ror #6
40013914:	6f676c41 	svcvs	0x00676c41
40013918:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
4001391c:	20676966 	rsbcs	r6, r7, r6, ror #18
40013920:	4146202d 	cmpmi	r6, sp, lsr #32
40013924:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40013928:	25783020 	ldrbcs	r3, [r8, #-32]!
4001392c:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
40013930:	54205244 	strtpl	r5, [r0], #-580	; 0x244
40013934:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
40013938:	20676e69 	rsbcs	r6, r7, r9, ror #28
4001393c:	75716553 	ldrbvc	r6, [r1, #-1363]!	; 0x553
40013940:	65636e65 	strbvs	r6, [r3, #-3685]!	; 0xe65
40013944:	53202d20 	teqpl	r0, #32, 26	; 0x800
40013948:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
4001394c:	72637320 	rsbvc	r7, r3, #32, 6	; 0x80000000
40013950:	69626275 	stmdbvs	r2!, {r0, r2, r4, r5, r6, r9, sp, lr}^
40013954:	0a20676e 	beq	4082d714 <startIf+0x80cd3c>
40013958:	52444400 	subpl	r4, r4, #0, 8
4001395c:	61725420 	cmnvs	r2, r0, lsr #8
40013960:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013964:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013968:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4001396c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013970:	646e4520 	strbtvs	r4, [lr], #-1312	; 0x520
40013974:	72637320 	rsbvc	r7, r3, #32, 6	; 0x80000000
40013978:	69626275 	stmdbvs	r2!, {r0, r2, r4, r5, r6, r9, sp, lr}^
4001397c:	0a20676e 	beq	4082d73c <startIf+0x80cd64>
40013980:	2c732500 	ldclcs	5, cr2, [r3], #-0
40013984:	64255343 	strtvs	r5, [r5], #-835	; 0x343
40013988:	5342502c 	movtpl	r5, #8236	; 0x202c
4001398c:	4c44412c 	wstrdmi	wr4, [r4], #-176	; 0xffffff50
40013990:	5441524c 	strbpl	r5, [r1], #-588	; 0x24c
40013994:	2c2c4f49 	stccs	15, cr4, [ip], #-292	; 0xfffffedc
40013998:	430a002c 	movwmi	r0, #41004	; 0xa02c
4001399c:	2c642553 	stclcs	5, cr2, [r4], #-332	; 0xfffffeb4
400139a0:	20732520 	rsbscs	r2, r3, r0, lsr #10
400139a4:	5342502c 	movtpl	r5, #8236	; 0x202c
400139a8:	25000a20 	strcs	r0, [r0, #-2592]	; 0xa20
400139ac:	44202c73 	strtmi	r2, [r0], #-3187	; 0xc73
400139b0:	64250051 	strtvs	r0, [r5], #-81	; 0x51
400139b4:	42502c20 	subsmi	r2, r0, #32, 24	; 0x2000
400139b8:	2c2c2c53 	stccs	12, cr2, [ip], #-332	; 0xfffffeb4
400139bc:	2d2d0020 	wstrbcs	wr0, [sp, #-32]!
400139c0:	69614620 	stmdbvs	r1!, {r5, r9, sl, lr}^
400139c4:	7254206c 	subsvc	r2, r4, #108	; 0x6c
400139c8:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
400139cc:	4920676e 	stmdbmi	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
400139d0:	2d000a50 	vstrcs	s0, [r0, #-320]	; 0xfffffec0
400139d4:	4146202d 	cmpmi	r6, sp, lsr #32
400139d8:	45204c49 	strmi	r4, [r0, #-3145]!	; 0xc49
400139dc:	000a4142 	andeq	r4, sl, r2, asr #2
400139e0:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
400139e4:	69687320 	stmdbvs	r8!, {r5, r8, r9, ip, sp, lr}^
400139e8:	72207466 	eorvc	r7, r0, #1711276032	; 0x66000000
400139ec:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
400139f0:	0a3a7374 	beq	40eb07c8 <startIf+0xe8fdf0>
400139f4:	2d2d2000 	wstrbcs	wr2, [sp]
400139f8:	42454520 	submi	r4, r5, #32, 10	; 0x8000000
400139fc:	61462041 	cmpvs	r6, r1, asr #32
40013a00:	000a6c69 	andeq	r6, sl, r9, ror #24
40013a04:	45202d2d 	strmi	r2, [r0, #-3373]!	; 0xd2d
40013a08:	20414245 	subcs	r4, r1, r5, asr #4
40013a0c:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40013a10:	61725420 	cmnvs	r2, r0, lsr #8
40013a14:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013a18:	50492067 	subpl	r2, r9, r7, rrx
40013a1c:	2d2d000a 	wstrbcs	wr0, [sp, #-10]!
40013a20:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40013a24:	4545204c 	strbmi	r2, [r5, #-76]	; 0x4c
40013a28:	000a4142 	andeq	r4, sl, r2, asr #2
40013a2c:	49205046 	stmdbmi	r0!, {r1, r2, r6, ip, lr}
40013a30:	2520462f 	strcs	r4, [r0, #-1583]!	; 0x62f
40013a34:	41202c64 	teqmi	r0, r4, ror #24
40013a38:	204c4c44 	subcs	r4, ip, r4, asr #24
40013a3c:	66696853 			; <UNDEFINED> instruction: 0x66696853
40013a40:	6f662074 	svcvs	0x00662074
40013a44:	42452072 	submi	r2, r5, #114	; 0x72
40013a48:	70203a41 	eorvc	r3, r0, r1, asr #20
40013a4c:	255b7075 	ldrbcs	r7, [fp, #-117]	; 0x75
40013a50:	4c205d64 	stcmi	13, cr5, [r0], #-400	; 0xfffffe70
40013a54:	206b636f 	rsbcs	r6, fp, pc, ror #6
40013a58:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
40013a5c:	3d207375 	stccc	3, cr7, [r0, #-468]!	; 0xfffffe2c
40013a60:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013a64:	6b636f4c 	blvs	418ef79c <startIf+0x18cedc4>
40013a68:	6c615620 	stclvs	6, cr5, [r1], #-128	; 0xffffff80
40013a6c:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xd20
40013a70:	64252c64 	strtvs	r2, [r5], #-3172	; 0xc64
40013a74:	7055000a 	subsvc	r0, r5, sl
40013a78:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
40013a7c:	4c444120 	wstrdmi	wr4, [r4], #-128	; 0xffffff80
40013a80:	6853204c 	ldmdavs	r3, {r2, r3, r6, sp}^
40013a84:	20746669 	rsbscs	r6, r4, r9, ror #12
40013a88:	6120666f 	teqvs	r0, pc, ror #12
40013a8c:	70206c6c 	eorvc	r6, r0, ip, ror #24
40013a90:	3a737075 	bcc	41cefc6c <startIf+0x1ccf294>
40013a94:	5046000a 	subpl	r0, r6, sl
40013a98:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
40013a9c:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40013aa0:	70755020 	rsbsvc	r5, r5, r0, lsr #32
40013aa4:	5d64255b 	stclpl	5, cr2, [r4, #-364]!	; 0xfffffe94
40013aa8:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xd20
40013aac:	000a2064 	andeq	r2, sl, r4, rrx
40013ab0:	20726550 	rsbscs	r6, r2, r0, asr r5
40013ab4:	20746942 	rsbscs	r6, r4, r2, asr #18
40013ab8:	77656b53 			; <UNDEFINED> instruction: 0x77656b53
40013abc:	61657320 	cmnvs	r5, r0, lsr #6
40013ac0:	2c686372 	stclcs	3, cr6, [r8], #-456	; 0xfffffe38
40013ac4:	20504620 	subscs	r4, r0, r0, lsr #12
40013ac8:	20462f49 	subcs	r2, r6, r9, asr #30
40013acc:	202c6425 	eorcs	r6, ip, r5, lsr #8
40013ad0:	3a746962 	bcc	41d2e060 <startIf+0x1d0d688>
40013ad4:	202c6425 	eorcs	r6, ip, r5, lsr #8
40013ad8:	3a707570 	bcc	41c310a0 <startIf+0x1c106c8>
40013adc:	52206425 	eorpl	r6, r0, #620756992	; 0x25000000
40013ae0:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40013ae4:	30203074 	eorcc	r3, r0, r4, ror r0
40013ae8:	0a782578 	beq	41e1d0d0 <startIf+0x1dfc6f8>
40013aec:	452d2d00 	strmi	r2, [sp, #-3328]!	; 0xd00
40013af0:	50204142 	eorpl	r4, r0, r2, asr #2
40013af4:	46205342 	strtmi	r5, [r0], -r2, asr #6
40013af8:	206c6961 	rsbcs	r6, ip, r1, ror #18
40013afc:	7254202d 	subsvc	r2, r4, #45	; 0x2d
40013b00:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
40013b04:	4920676e 	stmdbmi	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
40013b08:	616d2050 	qdsubvs	r2, r0, sp
40013b0c:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
40013b10:	23000a65 	movwcs	r0, #2661	; 0xa65
40013b14:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40013b18:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40013b1c:	4c444123 	wstrdmi	wr4, [r4], #-140	; 0xffffff74
40013b20:	6873204c 	ldmdavs	r3!, {r2, r3, r6, sp}^
40013b24:	20746669 	rsbscs	r6, r4, r9, ror #12
40013b28:	20726f66 	rsbscs	r6, r2, r6, ror #30
40013b2c:	23414253 	movtcs	r4, #4691	; 0x1253
40013b30:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40013b34:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40013b38:	000a2323 	andeq	r2, sl, r3, lsr #6
40013b3c:	49205046 	stmdbmi	r0!, {r1, r2, r6, ip, lr}
40013b40:	2520462f 	strcs	r4, [r0, #-1583]!	; 0x62f
40013b44:	62202c64 	eorvs	r2, r0, #100, 24	; 0x6400
40013b48:	253a7469 	ldrcs	r7, [sl, #-1129]!	; 0x469
40013b4c:	70202c64 	eorvc	r2, r0, r4, ror #24
40013b50:	253a7075 	ldrcs	r7, [sl, #-117]!	; 0x75
40013b54:	65522064 	ldrbvs	r2, [r2, #-100]	; 0x64
40013b58:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40013b5c:	78302030 	ldmdavc	r0!, {r4, r5, sp}
40013b60:	0a207825 	beq	40831bfc <startIf+0x811224>
40013b64:	42532000 	subsmi	r2, r3, #0
40013b68:	61462041 	cmpvs	r6, r1, asr #32
40013b6c:	000a6c69 	andeq	r6, sl, r9, ror #24
40013b70:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
40013b74:	4948535f 	stmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
40013b78:	4c5f5446 	mrrcmi	4, 4, r5, pc, cr6	; <UNPREDICTABLE>
40013b7c:	5b6b636f 	blpl	41aec940 <startIf+0x1acbf68>
40013b80:	5b5d7825 	blpl	41771c1c <startIf+0x1751244>
40013b84:	205d7825 	subscs	r7, sp, r5, lsr #16
40013b88:	7825203d 	stmdavc	r5!, {r0, r2, r3, r4, r5, sp}
40013b8c:	50000a20 	andpl	r0, r0, r0, lsr #20
40013b90:	42207265 	eormi	r7, r0, #1342177286	; 0x50000006
40013b94:	53207469 	teqpl	r0, #1761607680	; 0x69000000
40013b98:	2077656b 	rsbscs	r6, r7, fp, ror #10
40013b9c:	72616573 	rsbvc	r6, r1, #482344960	; 0x1cc00000
40013ba0:	202c6863 	eorcs	r6, ip, r3, ror #16
40013ba4:	49204650 	stmdbmi	r0!, {r4, r6, r9, sl, lr}
40013ba8:	2520462f 	strcs	r4, [r0, #-1583]!	; 0x62f
40013bac:	62202c64 	eorvs	r2, r0, #100, 24	; 0x6400
40013bb0:	253a7469 	ldrcs	r7, [sl, #-1129]!	; 0x469
40013bb4:	70202c64 	eorvc	r2, r0, r4, ror #24
40013bb8:	253a7075 	ldrcs	r7, [sl, #-117]!	; 0x75
40013bbc:	65522064 	ldrbvs	r2, [r2, #-100]	; 0x64
40013bc0:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40013bc4:	78302030 	ldmdavc	r0!, {r4, r5, sp}
40013bc8:	0a207825 	beq	40831c64 <startIf+0x81128c>
40013bcc:	53425000 	movtpl	r5, #8192	; 0x2000
40013bd0:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40013bd4:	2064656c 	rsbcs	r6, r4, ip, ror #10
40013bd8:	20726f66 	rsbscs	r6, r2, r6, ror #30
40013bdc:	23204649 	teqcs	r0, #76546048	; 0x4900000
40013be0:	000a6425 	andeq	r6, sl, r5, lsr #8
40013be4:	20656854 	rsbcs	r6, r5, r4, asr r8
40013be8:	20736261 	rsbscs	r6, r3, r1, ror #4
40013bec:	506e694d 	rsbpl	r6, lr, sp, asr #18
40013bf0:	255b5342 	ldrbcs	r5, [fp, #-834]	; 0x342
40013bf4:	255b5d64 	ldrbcs	r5, [fp, #-3428]	; 0xd64
40013bf8:	3d205d64 	stccc	13, cr5, [r0, #-400]!	; 0xfffffe70
40013bfc:	0a642520 	beq	4191d084 <startIf+0x18fc6ac>
40013c00:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
40013c04:	52206c61 	eorpl	r6, r0, #24832	; 0x6100
40013c08:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40013c0c:	203a7374 	eorscs	r7, sl, r4, ror r3
40013c10:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
40013c14:	63616672 	cmnvs	r1, #119537664	; 0x7200000
40013c18:	20644965 	rsbcs	r4, r4, r5, ror #18
40013c1c:	202c6425 	eorcs	r6, ip, r5, lsr #8
40013c20:	20707570 	rsbscs	r7, r0, r0, ror r5
40013c24:	202c6425 	eorcs	r6, ip, r5, lsr #8
40013c28:	20707550 	rsbscs	r7, r0, r0, asr r5
40013c2c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40013c30:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xa65
40013c34:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
40013c38:	70614d71 	rsbvc	r4, r1, r1, ror sp
40013c3c:	6c626154 	wstrdvs	wr6, [r2], #-336	; 0xfffffeb0
40013c40:	6f6e2065 	svcvs	0x006e2065
40013c44:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
40013c48:	61697469 	cmnvs	r9, r9, ror #8
40013c4c:	617a696c 	cmnvs	sl, ip, ror #18
40013c50:	000a6465 	andeq	r6, sl, r5, ror #8
40013c54:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40013c58:	4d5f746c 	ldclmi	4, cr7, [pc, #-432]	; 40013ab0 <mvSysEnvReadPcieGenSetting+0x29b4>
40013c5c:	203a5441 	eorscs	r5, sl, r1, asr #8
40013c60:	00206425 	eoreq	r6, r0, r5, lsr #8
40013c64:	4250202c 	subsmi	r2, r0, #44	; 0x2c
40013c68:	61742053 	cmnvs	r4, r3, asr r0
40013c6c:	64253d70 	strtvs	r3, [r5], #-3440	; 0xd70
40013c70:	73705b20 	cmnvc	r0, #32, 22	; 0x8000
40013c74:	205d6365 	subscs	r6, sp, r5, ror #6
40013c78:	203e3d3d 	eorscs	r3, lr, sp, lsr sp
40013c7c:	77656b73 			; <UNDEFINED> instruction: 0x77656b73
40013c80:	73626f20 	cmnvc	r2, #32, 30	; 0x80
40013c84:	65767265 	ldrbvs	r7, [r6, #-613]!	; 0x265
40013c88:	203d2064 	eorscs	r2, sp, r4, rrx
40013c8c:	000a6425 	andeq	r6, sl, r5, lsr #8
40013c90:	70207325 	eorvc	r7, r0, r5, lsr #6
40013c94:	25207461 	strcs	r7, [r0, #-1121]!	; 0x461
40013c98:	46492064 	strbmi	r2, [r9], -r4, rrx
40013c9c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013ca0:	20707570 	rsbscs	r7, r0, r0, ror r5
40013ca4:	52206425 	eorpl	r6, r0, #620756992	; 0x25000000
40013ca8:	3a736765 	bcc	41ceda44 <startIf+0x1ccd06c>
40013cac:	25783020 	ldrbcs	r3, [r8, #-32]!
40013cb0:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40013cb4:	30207825 	eorcc	r7, r0, r5, lsr #16
40013cb8:	20782578 	rsbscs	r2, r8, r8, ror r5
40013cbc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013cc0:	25783020 	ldrbcs	r3, [r8, #-32]!
40013cc4:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40013cc8:	30207825 	eorcc	r7, r0, r5, lsr #16
40013ccc:	20782578 	rsbscs	r2, r8, r8, ror r5
40013cd0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013cd4:	7363000a 	cmnvc	r3, #10
40013cd8:	20782520 	rsbscs	r2, r8, r0, lsr #10
40013cdc:	65746170 	ldrbvs	r6, [r4, #-368]!	; 0x170
40013ce0:	25206e72 	strcs	r6, [r0, #-3698]!	; 0xe72
40013ce4:	46492064 	strbmi	r2, [r9], -r4, rrx
40013ce8:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013cec:	20707570 	rsbscs	r7, r0, r0, ror r5
40013cf0:	63206425 	teqvs	r0, #620756992	; 0x25000000
40013cf4:	74537275 	ldrbvc	r7, [r3], #-629	; 0x275
40013cf8:	57747261 	ldrbpl	r7, [r4, -r1, ror #4]!
40013cfc:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40013d00:	75632064 	strbvc	r2, [r3, #-100]!	; 0x64
40013d04:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
40013d08:	646e4574 	strbtvs	r4, [lr], #-1396	; 0x574
40013d0c:	646e6957 	strbtvs	r6, [lr], #-2391	; 0x957
40013d10:	2520776f 	strcs	r7, [r0, #-1903]!	; 0x76f
40013d14:	75632064 	strbvc	r2, [r3, #-100]!	; 0x64
40013d18:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
40013d1c:	6e695774 	mcrvs	7, 3, r5, cr9, cr4, {3}
40013d20:	20776f64 	rsbscs	r6, r7, r4, ror #30
40013d24:	000a6425 	andeq	r6, sl, r5, lsr #8
40013d28:	20707550 	rsbscs	r7, r0, r0, asr r5
40013d2c:	6b636f6c 	blvs	418efae4 <startIf+0x18cf10c>
40013d30:	202c6465 	eorcs	r6, ip, r5, ror #8
40013d34:	20746170 	rsbscs	r6, r4, r0, ror r1
40013d38:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40013d3c:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40013d40:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40013d44:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013d48:	6166000a 	cmnvs	r6, sl
40013d4c:	4c206c69 	stcmi	12, cr6, [r0], #-420	; 0xfffffe5c
40013d50:	2c6b636f 	stclcs	3, cr6, [fp], #-444	; 0xfffffe44
40013d54:	74617020 	strbtvc	r7, [r1], #-32
40013d58:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013d5c:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40013d60:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40013d64:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40013d68:	63000a20 	movwvs	r0, #2592	; 0xa20
40013d6c:	69746e6f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40013d70:	2065756e 	rsbcs	r7, r5, lr, ror #10
40013d74:	6e206f74 	mcrvs	15, 1, r6, cr0, cr4, {3}
40013d78:	20747865 	rsbscs	r7, r4, r5, ror #16
40013d7c:	0a707570 	beq	41c31344 <startIf+0x1c1096c>
40013d80:	69616600 	stmdbvs	r1!, {r9, sl, sp, lr}^
40013d84:	49202c6c 	stmdbmi	r0!, {r2, r3, r5, r6, sl, fp, sp}
40013d88:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40013d8c:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40013d90:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013d94:	20746962 	rsbscs	r6, r4, r2, ror #18
40013d98:	66206425 	strtvs	r6, [r0], -r5, lsr #8
40013d9c:	206c6961 	rsbcs	r6, ip, r1, ror #18
40013da0:	000a3123 	andeq	r3, sl, r3, lsr #2
40013da4:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40013da8:	4649202c 	strbmi	r2, [r9], -ip, lsr #32
40013dac:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013db0:	20707570 	rsbscs	r7, r0, r0, ror r5
40013db4:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
40013db8:	25207469 	strcs	r7, [r0, #-1129]!	; 0x469
40013dbc:	61662064 	cmnvs	r6, r4, rrx
40013dc0:	23206c69 	teqcs	r0, #26880	; 0x6900
40013dc4:	70000a32 	andvc	r0, r0, r2, lsr sl
40013dc8:	25207461 	strcs	r7, [r0, #-1121]!	; 0x461
40013dcc:	46492064 	strbmi	r2, [r9], -r4, rrx
40013dd0:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013dd4:	20707570 	rsbscs	r7, r0, r0, ror r5
40013dd8:	6f206425 	svcvs	0x00206425
40013ddc:	69577470 	ldmdbvs	r7, {r4, r5, r6, sl, ip, sp, lr}^
40013de0:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
40013de4:	6e696620 	cdpvs	6, 6, cr6, cr9, cr0, {1}
40013de8:	69576c61 	ldmdbvs	r7, {r0, r5, r6, sl, fp, sp, lr}^
40013dec:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
40013df0:	73617720 	cmnvc	r1, #32, 14	; 0x800000
40013df4:	69576574 	ldmdbvs	r7, {r2, r4, r5, r6, r8, sl, sp, lr}^
40013df8:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
40013dfc:	57747320 	ldrbpl	r7, [r4, -r0, lsr #6]!
40013e00:	6b536e69 	blvs	414ef7ac <startIf+0x14cedd4>
40013e04:	25207765 	strcs	r7, [r0, #-1893]!	; 0x765
40013e08:	6e652064 	cdpvs	0, 6, cr2, cr5, cr4, {3}
40013e0c:	6e695764 	cdpvs	7, 6, cr5, cr9, cr4, {3}
40013e10:	77656b53 			; <UNDEFINED> instruction: 0x77656b53
40013e14:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013e18:	53727563 	cmnpl	r2, #415236096	; 0x18c00000
40013e1c:	6e695774 	mcrvs	7, 3, r5, cr9, cr4, {3}
40013e20:	2078614d 	rsbscs	r6, r8, sp, asr #2
40013e24:	63206425 	teqvs	r0, #620756992	; 0x25000000
40013e28:	6e457275 	mcrvs	2, 2, r7, cr5, cr5, {3}
40013e2c:	6e695764 	cdpvs	7, 6, cr5, cr9, cr4, {3}
40013e30:	206e694d 	rsbcs	r6, lr, sp, asr #18
40013e34:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
40013e38:	74537375 	ldrbvc	r7, [r3], #-885	; 0x375
40013e3c:	206e6957 	rsbcs	r6, lr, r7, asr r9
40013e40:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
40013e44:	6e457375 	mcrvs	3, 2, r7, cr5, cr5, {3}
40013e48:	6e695764 	cdpvs	7, 6, cr5, cr9, cr4, {3}
40013e4c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013e50:	6977000a 	ldmdbvs	r7!, {r1, r3}^
40013e54:	6176206e 	cmnvs	r6, lr, rrx
40013e58:	2c64696c 	stclcs	9, cr6, [r4], #-432	; 0xfffffe50
40013e5c:	74617020 	strbtvc	r7, [r1], #-32
40013e60:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013e64:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40013e68:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40013e6c:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40013e70:	66000a20 	strvs	r0, [r0], -r0, lsr #20
40013e74:	206c6961 	rsbcs	r6, ip, r1, ror #18
40013e78:	2c6e6977 	stclcs	9, cr6, [lr], #-476	; 0xfffffe24
40013e7c:	74617020 	strbtvc	r7, [r1], #-32
40013e80:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013e84:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40013e88:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40013e8c:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40013e90:	73756220 	cmnvc	r5, #32, 4
40013e94:	69577453 	ldmdbvs	r7, {r0, r1, r4, r6, sl, ip, sp, lr}^
40013e98:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
40013e9c:	73756220 	cmnvc	r5, #32, 4
40013ea0:	57646e45 	strbpl	r6, [r4, -r5, asr #28]!
40013ea4:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40013ea8:	54000a64 	strpl	r0, [r0], #-2660	; 0xa64
40013eac:	70732078 	rsbsvc	r2, r3, r8, ror r0
40013eb0:	61696365 	cmnvs	r9, r5, ror #6
40013eb4:	6170206c 	cmnvs	r0, ip, rrx
40013eb8:	72657474 	rsbvc	r7, r5, #116, 8	; 0x74000000
40013ebc:	000a206e 	andeq	r2, sl, lr, rrx
40013ec0:	20575353 	subscs	r5, r7, r3, asr r3
40013ec4:	4254202d 	subsmi	r2, r4, #45	; 0x2d
40013ec8:	46492044 	strbmi	r2, [r9], -r4, asr #32
40013ecc:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013ed0:	20707570 	rsbscs	r7, r0, r0, ror r5
40013ed4:	000a6425 	andeq	r6, sl, r5, lsr #8
40013ed8:	20574553 	subscs	r4, r7, r3, asr r5
40013edc:	4254202d 	subsmi	r2, r4, #45	; 0x2d
40013ee0:	46492044 	strbmi	r2, [r9], -r4, asr #32
40013ee4:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013ee8:	20707570 	rsbscs	r7, r0, r0, ror r5
40013eec:	000a6425 	andeq	r6, sl, r5, lsr #8
40013ef0:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40013ef4:	4649202c 	strbmi	r2, [r9], -ip, lsr #32
40013ef8:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013efc:	20707570 	rsbscs	r7, r0, r0, ror r5
40013f00:	000a6425 	andeq	r6, sl, r5, lsr #8
40013f04:	73756220 	cmnvc	r5, #32, 4
40013f08:	25206449 	strcs	r6, [r0, #-1097]!	; 0x449
40013f0c:	65522064 	ldrbvs	r2, [r2, #-100]	; 0x64
40013f10:	25203d73 	strcs	r3, [r0, #-3443]!	; 0xd73
40013f14:	53000a64 	movwpl	r0, #2660	; 0xa64
40013f18:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
40013f1c:	203a6c61 	eorscs	r6, sl, r1, ror #24
40013f20:	20746170 	rsbscs	r6, r4, r0, ror r1
40013f24:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40013f28:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40013f2c:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40013f30:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013f34:	73676552 	cmnvc	r7, #343932928	; 0x14800000
40013f38:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
40013f3c:	30207825 	eorcc	r7, r0, r5, lsr #16
40013f40:	20782578 	rsbscs	r2, r8, r8, ror r5
40013f44:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013f48:	25783020 	ldrbcs	r3, [r8, #-32]!
40013f4c:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40013f50:	30207825 	eorcc	r7, r0, r5, lsr #16
40013f54:	20782578 	rsbscs	r2, r8, r8, ror r5
40013f58:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40013f5c:	25783020 	ldrbcs	r3, [r8, #-32]!
40013f60:	53000a78 	movwpl	r0, #2680	; 0xa78
40013f64:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
40013f68:	203a6c61 	eorscs	r6, sl, r1, ror #24
40013f6c:	20707550 	rsbscs	r7, r0, r0, asr r5
40013f70:	6b636f6c 	blvs	418efd28 <startIf+0x18cf350>
40013f74:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40013f78:	70202c6c 	eorvc	r2, r0, ip, ror #24
40013f7c:	25207461 	strcs	r7, [r0, #-1121]!	; 0x461
40013f80:	46492064 	strbmi	r2, [r9], -r4, rrx
40013f84:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013f88:	20707570 	rsbscs	r7, r0, r0, ror r5
40013f8c:	0a206425 	beq	4082d028 <startIf+0x80c650>
40013f90:	65705300 	ldrbvs	r5, [r0, #-768]!	; 0x300
40013f94:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
40013f98:	4250203a 	subsmi	r2, r0, #58	; 0x3a
40013f9c:	203a3a53 	eorscs	r3, sl, r3, asr sl
40013fa0:	23462f49 	movtcs	r2, #28489	; 0x6f49
40013fa4:	20642520 	rsbcs	r2, r4, r0, lsr #10
40013fa8:	7542202c 	strbvc	r2, [r2, #-44]	; 0x2c
40013fac:	25202373 	strcs	r2, [r0, #-883]!	; 0x373
40013fb0:	69662064 	stmdbvs	r6!, {r2, r5, r6, sp}^
40013fb4:	6c612078 	wstrhvs	wr2, [r1], #-120
40013fb8:	206e6769 	rsbcs	r6, lr, r9, ror #14
40013fbc:	74206f74 	strtvc	r6, [r0], #-3956	; 0xf74
40013fc0:	4c206568 	stcmi	5, cr6, [r0], #-416	; 0xfffffe60
40013fc4:	20746665 	rsbscs	r6, r4, r5, ror #12
40013fc8:	7053000a 	subsvc	r0, r3, sl
40013fcc:	61696365 	cmnvs	r9, r5, ror #6
40013fd0:	50203a6c 	eorpl	r3, r0, ip, ror #20
40013fd4:	3a3a5342 	bcc	40ea8ce4 <startIf+0xe8830c>
40013fd8:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
40013fdc:	64252023 	strtvs	r2, [r5], #-35	; 0x23
40013fe0:	42202c20 	eormi	r2, r0, #32, 24	; 0x2000
40013fe4:	20237375 	eorcs	r7, r3, r5, ror r3
40013fe8:	66206425 	strtvs	r6, [r0], -r5, lsr #8
40013fec:	61207869 	teqvs	r0, r9, ror #16
40013ff0:	6e67696c 	cdpvs	9, 6, cr6, cr7, cr12, {3}
40013ff4:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40013ff8:	20656874 	rsbcs	r6, r5, r4, ror r8
40013ffc:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
40014000:	000a2074 	andeq	r2, sl, r4, ror r0
40014004:	63657053 	cmnvs	r5, #83	; 0x53
40014008:	3a6c6169 	bcc	41b2c5b4 <startIf+0x1b0bbdc>
4001400c:	6e695720 	cdpvs	7, 6, cr5, cr9, cr0, {1}
40014010:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
40014014:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
40014018:	64252023 	strtvs	r2, [r5], #-35	; 0x23
4001401c:	42202c20 	eormi	r2, r0, #32, 24	; 0x2000
40014020:	20237375 	eorcs	r7, r3, r5, ror r3
40014024:	69206425 	stmdbvs	r0!, {r0, r2, r5, sl, sp, lr}
40014028:	64252073 	strtvs	r2, [r5], #-115	; 0x73
4001402c:	6543000a 	strbvs	r0, [r3, #-10]
40014030:	6172746e 	cmnvs	r2, lr, ror #8
40014034:	617a696c 	cmnvs	sl, ip, ror #18
40014038:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
4001403c:	73655220 	cmnvc	r5, #32, 4
40014040:	73746c75 	cmnvc	r4, #29952	; 0x7500
40014044:	2f49000a 	svccs	0x0049000a
40014048:	52203046 	eorpl	r3, r0, #70	; 0x46
4001404c:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40014050:	20305b74 	eorscs	r5, r0, r4, ror fp
40014054:	7573202d 	ldrbvc	r2, [r3, #-45]!	; 0x2d
40014058:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
4001405c:	2d312073 	wldrbcs	wr2, [r1, #-115]!
40014060:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40014064:	2d203220 	stccs	2, cr3, [r0, #-128]!	; 0xffffff80
40014068:	61747320 	cmnvs	r4, r0, lsr #6
4001406c:	325f6574 	subscc	r6, pc, #116, 10	; 0x1d000000
40014070:	2d203320 	stccs	3, cr3, [r0, #-128]!	; 0xffffff80
40014074:	61747320 	cmnvs	r4, r0, lsr #6
40014078:	335f6574 	cmpcc	pc, #116, 10	; 0x1d000000
4001407c:	2e2e205d 	tmiatbcs	wr2, sp, r2
40014080:	25000a2e 	strcs	r0, [r0, #-2606]	; 0xa2e
40014084:	0a2c2064 	beq	40b1c21c <startIf+0xafb844>
40014088:	746f4e00 	strbtvc	r4, [pc], #-3584	; 40014090 <mvSysEnvReadPcieGenSetting+0x2f94>
4001408c:	74656420 	strbtvc	r6, [r5], #-1056	; 0x420
40014090:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
40014094:	75732064 	ldrbvc	r2, [r3, #-100]!	; 0x64
40014098:	6e657073 	mcrvs	0, 3, r7, cr5, cr3, {3}
4001409c:	6f742064 	svcvs	0x00742064
400140a0:	4d415220 	stclmi	2, cr5, [r1, #-128]	; 0xffffff80
400140a4:	646e6920 	strbtvs	r6, [lr], #-2336	; 0x920
400140a8:	74616369 	strbtvc	r6, [r1], #-873	; 0x369
400140ac:	0a6e6f69 	beq	41bafe58 <startIf+0x1b8f480>
400140b0:	74654400 	strbtvc	r4, [r5], #-1024	; 0x400
400140b4:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
400140b8:	75732064 	ldrbvc	r2, [r3, #-100]!	; 0x64
400140bc:	6e657073 	mcrvs	0, 3, r7, cr5, cr3, {3}
400140c0:	6f742064 	svcvs	0x00742064
400140c4:	4d415220 	stclmi	2, cr5, [r1, #-128]	; 0xffffff80
400140c8:	646e6920 	strbtvs	r6, [lr], #-2336	; 0x920
400140cc:	74616369 	strbtvc	r6, [r1], #-873	; 0x369
400140d0:	0a6e6f69 	beq	41bafe7c <startIf+0x1b8f4a4>
400140d4:	74655200 	strbtvc	r5, [r5], #-512	; 0x200
400140d8:	696e7275 	stmdbvs	lr!, {r0, r2, r4, r5, r6, r9, ip, sp, lr}^
400140dc:	7420676e 	strtvc	r6, [r0], #-1902	; 0x76e
400140e0:	534f206f 	movtpl	r2, #61551	; 0xf06f
400140e4:	6f70000a 	svcvs	0x0070000a
400140e8:	704f6c6c 	subvc	r6, pc, ip, ror #24
400140ec:	63657845 	cmnvs	r5, #4521984	; 0x450000
400140f0:	3a657475 	bcc	419712cc <startIf+0x19508f4>
400140f4:	4d495420 	stclmi	4, cr5, [r9, #-128]	; 0xffffff80
400140f8:	54554f45 	ldrbpl	r4, [r5], #-3909	; 0xf45
400140fc:	766d000a 	strbtvc	r0, [sp], -sl
40014100:	45716553 	ldrbmi	r6, [r1, #-1363]!	; 0x553
40014104:	45636578 	strbmi	r6, [r3, #-1400]!	; 0x578
40014108:	453a7478 	ldrmi	r7, [sl, #-1144]!	; 0x478
4001410c:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
40014110:	6553203a 	ldrbvs	r2, [r3, #-58]	; 0x3a
40014114:	73654472 	cmnvc	r5, #1912602624	; 0x72000000
40014118:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
4001411c:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40014120:	20736920 	rsbscs	r6, r3, r0, lsr #18
40014124:	20746f6e 	rsbscs	r6, r4, lr, ror #30
40014128:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
4001412c:	25000a64 	strcs	r0, [r0, #-2660]	; 0xa64
40014130:	45203a73 	strmi	r3, [r0, #-2675]!	; 0xa73
40014134:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
40014138:	6552203a 	ldrbvs	r2, [r2, #-58]	; 0x3a
4001413c:	43206461 	teqmi	r0, #1627389952	; 0x61000000
40014140:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40014144:	61727567 	cmnvs	r2, r7, ror #10
40014148:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
4001414c:	6f726620 	svcvs	0x00726620
40014150:	4f49206d 	svcmi	0x0049206d
40014154:	70784520 	rsbsvc	r4, r8, r0, lsr #10
40014158:	65646e61 	strbvs	r6, [r4, #-3681]!	; 0xe61
4001415c:	61662072 	smcvs	25090	; 0x6202
40014160:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40014164:	7325000a 	teqvc	r5, #10
40014168:	7245203a 	subvc	r2, r5, #58	; 0x3a
4001416c:	3a726f72 	bcc	41caff3c <startIf+0x1c8f564>
40014170:	72696420 	rsbvc	r6, r9, #32, 8	; 0x20000000
40014174:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
40014178:	57206e6f 	strpl	r6, [r0, -pc, ror #28]!
4001417c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
40014180:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40014184:	45204f49 	strmi	r4, [r0, #-3913]!	; 0xf49
40014188:	6e617078 	mcrvs	0, 3, r7, cr1, cr8, {3}
4001418c:	20726564 	rsbscs	r6, r2, r4, ror #10
40014190:	30207461 	eorcc	r7, r0, r1, ror #8
40014194:	20782578 	rsbscs	r2, r8, r8, ror r5
40014198:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4001419c:	000a6465 	andeq	r6, sl, r5, ror #8
400141a0:	6961460a 	stmdbvs	r1!, {r1, r3, r9, sl, lr}^
400141a4:	2064656c 	rsbcs	r6, r4, ip, ror #10
400141a8:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
400141ac:	20676e69 	rsbcs	r6, r7, r9, ror #28
400141b0:	70737553 	rsbsvc	r7, r3, r3, asr r5
400141b4:	2d646e65 	stclcs	14, cr6, [r4, #-404]!	; 0xfffffe6c
400141b8:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
400141bc:	69207075 	stmdbvs	r0!, {r0, r2, r4, r5, r6, ip, sp, lr}
400141c0:	726f666e 	rsbvc	r6, pc, #115343360	; 0x6e00000
400141c4:	6974616d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, sp, lr}^
400141c8:	28206e6f 	stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
400141cc:	61766e69 	cmnvs	r6, r9, ror #28
400141d0:	2064696c 	rsbcs	r6, r4, ip, ror #18
400141d4:	72616f62 	rsbvc	r6, r1, #392	; 0x188
400141d8:	44492064 	strbmi	r2, [r9], #-100	; 0x64
400141dc:	25000a29 	strcs	r0, [r0, #-2601]	; 0xa29
400141e0:	72453a73 	subvc	r3, r5, #471040	; 0x73000
400141e4:	20726f72 	rsbscs	r6, r2, r2, ror pc
400141e8:	72746572 	rsbsvc	r6, r4, #478150656	; 0x1c800000
400141ec:	69766569 	ldmdbvs	r6!, {r0, r3, r5, r6, r8, sl, sp, lr}^
400141f0:	6420676e 	strtvs	r6, [r0], #-1902	; 0x76e
400141f4:	63697665 	cmnvs	r9, #105906176	; 0x6500000
400141f8:	44492065 	strbmi	r2, [r9], #-101	; 0x65
400141fc:	78252820 	stmdavc	r5!, {r5, fp, sp}
40014200:	75202c29 	strvc	r2, [r0, #-3113]!	; 0xc29
40014204:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
40014208:	66656420 	strbtvs	r6, [r5], -r0, lsr #8
4001420c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
40014210:	20444920 	subcs	r4, r4, r0, lsr #18
40014214:	7825203d 	stmdavc	r5!, {r0, r2, r3, r4, r5, sp}
40014218:	25000a20 	strcs	r0, [r0, #-2592]	; 0xa20
4001421c:	45203a73 	strmi	r3, [r0, #-2675]!	; 0xa73
40014220:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
40014224:	7257203a 	subsvc	r2, r7, #58	; 0x3a
40014228:	20676e6f 	rsbcs	r6, r7, pc, ror #28
4001422c:	74696e75 	strbtvc	r6, [r9], #-3701	; 0xe75
40014230:	70797420 	rsbsvc	r7, r9, r0, lsr #8
40014234:	25282065 	strcs	r2, [r8, #-101]!	; 0x65
40014238:	000a2975 	andeq	r2, sl, r5, ror r9
4001423c:	6961460a 	stmdbvs	r1!, {r1, r3, r9, sl, lr}^
40014240:	2064656c 	rsbcs	r6, r4, ip, ror #10
40014244:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
40014248:	20676e69 	rsbcs	r6, r7, r9, ror #28
4001424c:	20425355 	subcs	r5, r2, r5, asr r3
40014250:	53554256 	cmppl	r5, #1610612741	; 0x60000005
40014254:	49504720 	ldmdbmi	r0, {r5, r8, r9, sl, lr}^
40014258:	6e69204f 	wsrlhvs	wr2, wr9, wr15
4001425c:	6d726f66 	ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68
40014260:	6f697461 	svcvs	0x00697461
40014264:	6928206e 	stmdbvs	r8!, {r1, r2, r3, r5, r6, sp}
40014268:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
4001426c:	62206469 	eorvs	r6, r0, #1761607680	; 0x69000000
40014270:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
40014274:	29444920 	stmdbcs	r4, {r5, r8, fp, lr}^
40014278:	6544000a 	strbvs	r0, [r4, #-10]
4001427c:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
40014280:	44206465 	strtmi	r6, [r0], #-1125	; 0x465
40014284:	63697665 	cmnvs	r9, #105906176	; 0x6500000
40014288:	44492065 	strbmi	r2, [r9], #-101	; 0x65
4001428c:	0a732520 	beq	41cdd714 <startIf+0x1cbcd3c>
40014290:	3a732500 	bcc	41cdd698 <startIf+0x1cbccc0>
40014294:	53575420 	cmppl	r7, #32, 8	; 0x20000000
40014298:	65522049 	ldrbvs	r2, [r2, #-73]	; 0x49
4001429c:	6f206461 	svcvs	0x00206461
400142a0:	61532066 	cmpvs	r3, r6, rrx
400142a4:	66205274 			; <UNDEFINED> instruction: 0x66205274
400142a8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0x569
400142ac:	73692720 	cmnvc	r9, #32, 14	; 0x800000
400142b0:	63726f46 	cmnvs	r2, #280	; 0x118
400142b4:	6e654765 	cdpvs	7, 6, cr4, cr5, cr5, {3}
400142b8:	61662031 	cmnvs	r6, r1, lsr r0
400142bc:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
400142c0:	3836000a 	ldmdacc	r6!, {r1, r3}
400142c4:	36003031 			; <UNDEFINED> instruction: 0x36003031
400142c8:	00303238 	eorseq	r3, r0, r8, lsr r2
400142cc:	31313836 	teqcc	r1, r6, lsr r8
400142d0:	32383600 	eorscc	r3, r8, #0, 12
400142d4:	4f4e0038 	svcmi	0x004e0038
400142d8:	3600454e 	strcc	r4, [r0], -lr, asr #10
400142dc:	00303239 	eorseq	r3, r0, r9, lsr r2
400142e0:	38323936 	ldmdacc	r2!, {r1, r2, r4, r5, r8, fp, ip, sp}
400142e4:	32393600 	eorscc	r3, r9, #0, 12
400142e8:	414d0035 	cmpmi	sp, r5, lsr r0
400142ec:	57485f58 	smlsldpl	r5, r8, r8, pc	; <UNPREDICTABLE>
400142f0:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
400142f4:	0044495f 	subeq	r4, r4, pc, asr r9
400142f8:	32325736 	eorscc	r5, r2, #14155776	; 0xd80000
400142fc:	32573600 	subscc	r3, r7, #0, 12
40014300:	Address 0x40014300 is out of bounds.


Disassembly of section .rodata:

40014304 <.rodata>:
40014304:	00000000 	andeq	r0, r0, r0
40014308:	00006810 	andeq	r6, r0, r0, lsl r8
4001430c:	071fd7f3 			; <UNDEFINED> instruction: 0x071fd7f3
40014310:	00000000 	andeq	r0, r0, r0
40014314:	00000001 	andeq	r0, r0, r1
40014318:	00006820 	andeq	r6, r0, r0, lsr #16
4001431c:	077fdfff 			; <UNDEFINED> instruction: 0x077fdfff
40014320:	00000000 	andeq	r0, r0, r0
40014324:	00000002 	andeq	r0, r0, r2
40014328:	00006811 	andeq	r6, r0, r1, lsl r8
4001432c:	077fdfff 			; <UNDEFINED> instruction: 0x077fdfff
40014330:	00000000 	andeq	r0, r0, r0
40014334:	00000003 	andeq	r0, r0, r3
40014338:	00006828 	andeq	r6, r0, r8, lsr #16
4001433c:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40014340:	00000000 	andeq	r0, r0, r0
40014344:	00000004 	andeq	r0, r0, r4
	...
40014354:	00000005 	andeq	r0, r0, r5
40014358:	00006920 	andeq	r6, r0, r0, lsr #18
4001435c:	057fcfff 	ldrbeq	ip, [pc, #-4095]!	; 40013365 <mvSysEnvReadPcieGenSetting+0x2269>
40014360:	00000000 	andeq	r0, r0, r0
40014364:	00000006 	andeq	r0, r0, r6
40014368:	00006928 	andeq	r6, r0, r8, lsr #18
4001436c:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40014370:	00000000 	andeq	r0, r0, r0
40014374:	00000007 	andeq	r0, r0, r7
40014378:	00006925 	andeq	r6, r0, r5, lsr #18
4001437c:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40014380:	00000000 	andeq	r0, r0, r0
40014384:	00000008 	andeq	r0, r0, r8
	...
40014394:	00000009 	andeq	r0, r0, r9
40014398:	00006823 	andeq	r6, r0, r3, lsr #16
4001439c:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
400143a0:	00000000 	andeq	r0, r0, r0
400143a4:	0000000a 	andeq	r0, r0, sl
400143a8:	00006824 	andeq	r6, r0, r4, lsr #16
400143ac:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
400143b0:	00000000 	andeq	r0, r0, r0
400143b4:	00000001 	andeq	r0, r0, r1
400143b8:	00000002 	andeq	r0, r0, r2
400143bc:	00000003 	andeq	r0, r0, r3
400143c0:	00000004 	andeq	r0, r0, r4
400143c4:	00000005 	andeq	r0, r0, r5
400143c8:	00000006 	andeq	r0, r0, r6
400143cc:	00000007 	andeq	r0, r0, r7
	...
400143d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400143dc:	00000000 	andeq	r0, r0, r0
400143e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400143e4:	00000002 	andeq	r0, r0, r2
400143e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400143ec:	00000000 	andeq	r0, r0, r0
400143f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400143f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400143f8:	00000000 	andeq	r0, r0, r0
400143fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014400:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014404:	00000002 	andeq	r0, r0, r2
40014408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001440c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014410:	400142c2 	andmi	r4, r1, r2, asr #5
40014414:	400142c7 	andmi	r4, r1, r7, asr #5
40014418:	400142cc 	andmi	r4, r1, ip, asr #5
4001441c:	400142d1 	ldrdmi	r4, [r1], -r1
40014420:	400142d6 	ldrdmi	r4, [r1], -r6
40014424:	400142db 	ldrdmi	r4, [r1], -fp
40014428:	400142e0 	andmi	r4, r1, r0, ror #5
4001442c:	400142e5 	andmi	r4, r1, r5, ror #5
40014430:	400142ea 	andmi	r4, r1, sl, ror #5
40014434:	400142f8 	strdmi	r4, [r1], -r8
40014438:	400142fd 	strdmi	r4, [r1], -sp

Disassembly of section .rodata.__func__.1520:

4001443c <__func__.1520>:
4001443c:	6544766d 	strbvs	r7, [r4, #-1645]	; 0x66d
40014440:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
40014444:	6f436449 	svcvs	0x00436449
40014448:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
	...

Disassembly of section .rodata.__func__.1840:

4001444d <__func__.1840>:
4001444d:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40014451:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40014455:	58736564 	ldmdapl	r3!, {r2, r5, r6, r8, sl, sp, lr}^
40014459:	54495541 	strbpl	r5, [r9], #-1345	; 0x541
4001445d:	6c6f706f 	wstrhvs	wr7, [pc], #-111
40014461:	5679676f 	ldrbtpl	r6, [r9], -pc, ror #14
40014465:	66697265 	strbtvs	r7, [r9], -r5, ror #4
40014469:	Address 0x40014469 is out of bounds.


Disassembly of section .rodata.__func__.1994:

4001446b <__func__.1994>:
4001446b:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
4001446f:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40014473:	50736564 	rsbspl	r6, r3, r4, ror #10
40014477:	65527865 	ldrbvs	r7, [r2, #-2149]	; 0x865
4001447b:	6f6c4366 	svcvs	0x006c4366
4001447f:	61536b63 	cmpvs	r3, r3, ror #22
40014483:	65475274 	strbvs	r5, [r7, #-628]	; 0x274
40014487:	Address 0x40014487 is out of bounds.


Disassembly of section .rodata.__func__.1844:

40014489 <__func__.1844>:
40014489:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
4001448d:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40014491:	50736564 	rsbspl	r6, r3, r4, ror #10
40014495:	34584943 	ldrbcc	r4, [r8], #-2371	; 0x943
40014499:	6f706f54 	svcvs	0x00706f54
4001449d:	79676f6c 	stmdbvc	r7!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
400144a1:	69726556 	ldmdbvs	r2!, {r1, r2, r4, r6, r8, sl, sp, lr}^
400144a5:	Address 0x400144a5 is out of bounds.


Disassembly of section .rodata.serdesTypeToUnitInfo:

400144a8 <serdesTypeToUnitInfo>:
400144a8:	01000000 	mrseq	r0, (UNDEF: 0)
400144ac:	03000200 	movweq	r0, #512	; 0x200
400144b0:	01040004 	tsteq	r4, r4
400144b4:	03040204 	movweq	r0, #16900	; 0x4204
400144b8:	01010001 	tsteq	r1, r1
400144bc:	00050201 	andeq	r0, r5, r1, lsl #4
400144c0:	01020002 	tsteq	r2, r2
400144c4:	00010003 	andeq	r0, r1, r3
400144c8:	02010101 	andeq	r0, r1, #1073741824	; 0x40000000
400144cc:	00060301 	andeq	r0, r6, r1, lsl #6
400144d0:	Address 0x400144d0 is out of bounds.


Disassembly of section .rodata.__func__.2001:

400144d2 <__func__.2001>:
400144d2:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
400144d6:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
400144da:	47736564 	ldrbmi	r6, [r3, -r4, ror #10]!
400144de:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0x465
400144e2:	6f6c4366 	svcvs	0x006c4366
400144e6:	61566b63 	cmpvs	r6, r3, ror #22
400144ea:	Address 0x400144ea is out of bounds.


Disassembly of section .rodata.__func__.2093:

400144ec <__func__.2093>:
400144ec:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
400144f0:	64705573 	ldrbtvs	r5, [r0], #-1395	; 0x573
400144f4:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
400144f8:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
400144fc:	79685073 	stmdbvc	r8!, {r0, r1, r4, r5, r6, ip, lr}^
40014500:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
40014504:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
40014508:	Address 0x40014508 is out of bounds.


Disassembly of section .rodata.__func__.2107:

4001450a <__func__.2107>:
4001450a:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
4001450e:	66655273 			; <UNDEFINED> instruction: 0x66655273
40014512:	636f6c43 	cmnvs	pc, #17152	; 0x4300
40014516:	7465536b 	strbtvc	r5, [r5], #-875	; 0x36b
	...

Disassembly of section .rodata.__func__.1836:

4001451b <__func__.1836>:
4001451b:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
4001451f:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40014523:	54736564 	ldrbtpl	r6, [r3], #-1380	; 0x564
40014527:	6c6f706f 	wstrhvs	wr7, [pc], #-111
4001452b:	5679676f 	ldrbtpl	r6, [r9], -pc, ror #14
4001452f:	66697265 	strbtvs	r7, [r9], -r5, ror #4
40014533:	Address 0x40014533 is out of bounds.


Disassembly of section .rodata.serdesTypeToString:

40014538 <serdesTypeToString>:
40014538:	400118cf 	andmi	r1, r1, pc, asr #17
4001453c:	400118db 	ldrdmi	r1, [r1], -fp
40014540:	400118e7 	andmi	r1, r1, r7, ror #17
40014544:	400118f3 	strdmi	r1, [r1], -r3
40014548:	400118ff 	strdmi	r1, [r1], -pc	; <UNPREDICTABLE>
4001454c:	4001190b 	andmi	r1, r1, fp, lsl #18
40014550:	40011917 	andmi	r1, r1, r7, lsl r9
40014554:	40011923 	andmi	r1, r1, r3, lsr #18
40014558:	4001192f 	andmi	r1, r1, pc, lsr #18
4001455c:	4001193b 	andmi	r1, r1, fp, lsr r9
40014560:	40011947 	andmi	r1, r1, r7, asr #18
40014564:	40011953 	andmi	r1, r1, r3, asr r9
40014568:	4001195f 	andmi	r1, r1, pc, asr r9
4001456c:	4001196b 	andmi	r1, r1, fp, ror #18
40014570:	40011977 	andmi	r1, r1, r7, ror r9
40014574:	40011983 	andmi	r1, r1, r3, lsl #19
40014578:	4001198f 	andmi	r1, r1, pc, lsl #19
4001457c:	4001199b 	mulmi	r1, fp, r9
40014580:	400119a7 	andmi	r1, r1, r7, lsr #19
40014584:	400119b3 			; <UNDEFINED> instruction: 0x400119b3
40014588:	400119bf 			; <UNDEFINED> instruction: 0x400119bf
4001458c:	400119cb 	andmi	r1, r1, fp, asr #19
40014590:	400119da 	ldrdmi	r1, [r1], -sl

Disassembly of section .rodata.__func__.1799:

40014594 <__func__.1799>:
40014594:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40014598:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
4001459c:	47736564 	ldrbmi	r6, [r3, -r4, ror #10]!
400145a0:	614d7465 	cmpvs	sp, r5, ror #8
400145a4:	6e614c78 	mcrvs	12, 3, r4, cr1, cr8, {3}
400145a8:	Address 0x400145a8 is out of bounds.


Disassembly of section .rodata.__func__.1804:

400145aa <__func__.1804>:
400145aa:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
400145ae:	53734973 	cmnpl	r3, #1884160	; 0x1cc000
400145b2:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
400145b6:	74634173 	strbtvc	r4, [r3], #-371	; 0x173
400145ba:	00657669 	rsbeq	r7, r5, r9, ror #12

Disassembly of section .rodata.CSWTCH.109:

400145c0 <CSWTCH.109>:
400145c0:	400122d6 	ldrdmi	r2, [r1], -r6
400145c4:	400122e8 	andmi	r2, r1, r8, ror #5
400145c8:	400122ec 	andmi	r2, r1, ip, ror #5
400145cc:	400122f0 	strdmi	r2, [r1], -r0
400145d0:	400122f4 	strdmi	r2, [r1], -r4
400145d4:	400122f8 	strdmi	r2, [r1], -r8
400145d8:	400122fc 	strdmi	r2, [r1], -ip
400145dc:	40012301 	andmi	r2, r1, r1, lsl #6
400145e0:	40012305 	andmi	r2, r1, r5, lsl #6
400145e4:	40012309 	andmi	r2, r1, r9, lsl #6
400145e8:	4001230d 	andmi	r2, r1, sp, lsl #6
400145ec:	40011f91 	mulmi	r1, r1, pc	; <UNPREDICTABLE>
400145f0:	40011f91 	mulmi	r1, r1, pc	; <UNPREDICTABLE>
400145f4:	40012311 	andmi	r2, r1, r1, lsl r3
400145f8:	40012315 	andmi	r2, r1, r5, lsl r3
400145fc:	40012322 	andmi	r2, r1, r2, lsr #6

Disassembly of section .rodata.CSWTCH.111:

40014600 <CSWTCH.111>:
40014600:	40012330 	andmi	r2, r1, r0, lsr r3
40014604:	40012337 	andmi	r2, r1, r7, lsr r3
40014608:	4001233c 	andmi	r2, r1, ip, lsr r3
4001460c:	40012341 	andmi	r2, r1, r1, asr #6
40014610:	40012346 	andmi	r2, r1, r6, asr #6

Disassembly of section .rodata.CSWTCH.113:

40014614 <CSWTCH.113>:
40014614:	400122bc 			; <UNDEFINED> instruction: 0x400122bc
40014618:	400122c3 	andmi	r2, r1, r3, asr #5
4001461c:	400122c8 	andmi	r2, r1, r8, asr #5

Disassembly of section .rodata.pageParam:

40014620 <pageParam>:
40014620:	00000201 	andeq	r0, r0, r1, lsl #4
40014624:	00000002 	andeq	r0, r0, r2
40014628:	00000201 	andeq	r0, r0, r1, lsl #4
4001462c:	00000003 	andeq	r0, r0, r3
40014630:	00000201 	andeq	r0, r0, r1, lsl #4
40014634:	00000000 	andeq	r0, r0, r0
40014638:	00000201 	andeq	r0, r0, r1, lsl #4
4001463c:	00000004 	andeq	r0, r0, r4
40014640:	00000202 	andeq	r0, r0, r2, lsl #4
40014644:	00000005 	andeq	r0, r0, r5

Disassembly of section .rodata.odpgDefaultValue:

40014648 <odpgDefaultValue>:
40014648:	00001034 	andeq	r1, r0, r4, lsr r0
4001464c:	00038000 	andeq	r8, r3, r0
40014650:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014654:	00001038 	andeq	r1, r0, r8, lsr r0
40014658:	00000000 	andeq	r0, r0, r0
4001465c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014660:	000010b0 	strheq	r1, [r0], -r0
40014664:	00000000 	andeq	r0, r0, r0
40014668:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001466c:	000010b8 	strheq	r1, [r0], -r8
40014670:	00000000 	andeq	r0, r0, r0
40014674:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014678:	000010c0 	andeq	r1, r0, r0, asr #1
4001467c:	00000000 	andeq	r0, r0, r0
40014680:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014684:	000010f0 	strdeq	r1, [r0], -r0
40014688:	00000000 	andeq	r0, r0, r0
4001468c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014690:	000010f4 	strdeq	r1, [r0], -r4
40014694:	00000000 	andeq	r0, r0, r0
40014698:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001469c:	000010f8 	strdeq	r1, [r0], -r8
400146a0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400146a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400146a8:	000010fc 	strdeq	r1, [r0], -ip
400146ac:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400146b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400146b4:	00001130 	andeq	r1, r0, r0, lsr r1
400146b8:	00000000 	andeq	r0, r0, r0
400146bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400146c0:	00001830 	andeq	r1, r0, r0, lsr r8
400146c4:	02000000 	andeq	r0, r0, #0
400146c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400146cc:	000014d0 	ldrdeq	r1, [r0], -r0
400146d0:	00000000 	andeq	r0, r0, r0
400146d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400146d8:	000014d4 	ldrdeq	r1, [r0], -r4
400146dc:	00000000 	andeq	r0, r0, r0
400146e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400146e4:	000014d8 	ldrdeq	r1, [r0], -r8
400146e8:	00000000 	andeq	r0, r0, r0
400146ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400146f0:	000014dc 	ldrdeq	r1, [r0], -ip
400146f4:	00000000 	andeq	r0, r0, r0
400146f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400146fc:	00001454 	andeq	r1, r0, r4, asr r4
40014700:	00000000 	andeq	r0, r0, r0
40014704:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014708:	00001594 	muleq	r0, r4, r5
4001470c:	00000000 	andeq	r0, r0, r0
40014710:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014714:	00001598 	muleq	r0, r8, r5
40014718:	00000000 	andeq	r0, r0, r0
4001471c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014720:	0000159c 	muleq	r0, ip, r5
40014724:	00000000 	andeq	r0, r0, r0
40014728:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001472c:	000015a0 	andeq	r1, r0, r0, lsr #11
40014730:	00000000 	andeq	r0, r0, r0
40014734:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014738:	000015a4 	andeq	r1, r0, r4, lsr #11
4001473c:	00000000 	andeq	r0, r0, r0
40014740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014744:	000015a8 	andeq	r1, r0, r8, lsr #11
40014748:	00000000 	andeq	r0, r0, r0
4001474c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014750:	000015ac 	andeq	r1, r0, ip, lsr #11
40014754:	00000000 	andeq	r0, r0, r0
40014758:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001475c:	00001604 	andeq	r1, r0, r4, lsl #12
40014760:	00000000 	andeq	r0, r0, r0
40014764:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014768:	00001608 	andeq	r1, r0, r8, lsl #12
4001476c:	00000000 	andeq	r0, r0, r0
40014770:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014774:	0000160c 	andeq	r1, r0, ip, lsl #12
40014778:	00000000 	andeq	r0, r0, r0
4001477c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014780:	00001610 	andeq	r1, r0, r0, lsl r6
40014784:	00000000 	andeq	r0, r0, r0
40014788:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001478c:	00001614 	andeq	r1, r0, r4, lsl r6
40014790:	00000000 	andeq	r0, r0, r0
40014794:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014798:	00001618 	andeq	r1, r0, r8, lsl r6
4001479c:	00000000 	andeq	r0, r0, r0
400147a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400147a4:	00001624 	andeq	r1, r0, r4, lsr #12
400147a8:	00000000 	andeq	r0, r0, r0
400147ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400147b0:	00001690 	muleq	r0, r0, r6
400147b4:	00000000 	andeq	r0, r0, r0
400147b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400147bc:	00001694 	muleq	r0, r4, r6
400147c0:	00000000 	andeq	r0, r0, r0
400147c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400147c8:	00001698 	muleq	r0, r8, r6
400147cc:	00000000 	andeq	r0, r0, r0
400147d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400147d4:	0000169c 	muleq	r0, ip, r6
400147d8:	00000000 	andeq	r0, r0, r0
400147dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400147e0:	000014b8 			; <UNDEFINED> instruction: 0x000014b8
400147e4:	00006f67 	andeq	r6, r0, r7, ror #30
400147e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400147ec:	00001630 	andeq	r1, r0, r0, lsr r6
400147f0:	00000000 	andeq	r0, r0, r0
400147f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400147f8:	00001634 	andeq	r1, r0, r4, lsr r6
400147fc:	00000000 	andeq	r0, r0, r0
40014800:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014804:	00001638 	andeq	r1, r0, r8, lsr r6
40014808:	00000000 	andeq	r0, r0, r0
4001480c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014810:	0000163c 	andeq	r1, r0, ip, lsr r6
40014814:	00000000 	andeq	r0, r0, r0
40014818:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001481c:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
40014820:	00000000 	andeq	r0, r0, r0
40014824:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014828:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
4001482c:	00000000 	andeq	r0, r0, r0
40014830:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014834:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
40014838:	00000000 	andeq	r0, r0, r0
4001483c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014840:	000016bc 			; <UNDEFINED> instruction: 0x000016bc
40014844:	00000000 	andeq	r0, r0, r0
40014848:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001484c:	000016c0 	andeq	r1, r0, r0, asr #13
40014850:	00000000 	andeq	r0, r0, r0
40014854:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014858:	000016c4 	andeq	r1, r0, r4, asr #13
4001485c:	00000000 	andeq	r0, r0, r0
40014860:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014864:	000016c8 	andeq	r1, r0, r8, asr #13
40014868:	00000000 	andeq	r0, r0, r0
4001486c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014870:	000016cc 	andeq	r1, r0, ip, asr #13
40014874:	00000001 	andeq	r0, r0, r1
40014878:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001487c:	000016f0 	strdeq	r1, [r0], -r0
40014880:	00000001 	andeq	r0, r0, r1
40014884:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014888:	000016f4 	strdeq	r1, [r0], -r4
4001488c:	00000000 	andeq	r0, r0, r0
40014890:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014894:	000016f8 	strdeq	r1, [r0], -r8
40014898:	00000000 	andeq	r0, r0, r0
4001489c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400148a0:	000016fc 	strdeq	r1, [r0], -ip
400148a4:	00000000 	andeq	r0, r0, r0
400148a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .rodata.memSizeConfig:

400148ac <memSizeConfig>:
400148ac:	04000302 	streq	r0, [r0], #-770	; 0x302
400148b0:	Address 0x400148b0 is out of bounds.


Disassembly of section .rodata.pupMaskTable:

400148b4 <pupMaskTable>:
400148b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400148b8:	0000ff00 	andeq	pc, r0, r0, lsl #30
400148bc:	00ff0000 	rscseq	r0, pc, r0
400148c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000

Disassembly of section .rodata.rdSampleMask:

400148c4 <rdSampleMask>:
400148c4:	00000000 	andeq	r0, r0, r0
400148c8:	00000008 	andeq	r0, r0, r8
400148cc:	00000010 	andeq	r0, r0, r0, lsl r0
400148d0:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .rodata.__FUNCTION__.2767:

400148d4 <__FUNCTION__.2767>:
400148d4:	33726464 	cmncc	r2, #100, 8	; 0x64000000
400148d8:	57706954 			; <UNDEFINED> instruction: 0x57706954
400148dc:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
400148e0:	69646441 	stmdbvs	r4!, {r0, r6, sl, sp, lr}^
400148e4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
400148e8:	644f6c61 	strbvs	r6, [pc], #-3169	; 400148f0 <__FUNCTION__.2767+0x1c>
400148ec:	74655374 	strbtvc	r5, [r5], #-884	; 0x374
400148f0:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
	...

Disassembly of section .rodata.patternKillerPatternTableMap:

400148f5 <patternKillerPatternTableMap>:
400148f5:	00000001 	andeq	r0, r0, r1
400148f9:	01010001 	tsteq	r1, r1
400148fd:	01000100 	mrseq	r0, (UNDEF: 16)
40014901:	01000001 	tsteq	r0, r1
40014905:	01000001 	tsteq	r0, r1
40014909:	00010001 	andeq	r0, r1, r1
4001490d:	00010100 	andeq	r0, r1, r0, lsl #2
40014911:	00000100 	andeq	r0, r0, r0, lsl #2
40014915:	00000101 	andeq	r0, r0, r1, lsl #2
40014919:	00000101 	andeq	r0, r0, r1, lsl #2
4001491d:	00000101 	andeq	r0, r0, r1, lsl #2
40014921:	00010101 	andeq	r0, r1, r1, lsl #2
40014925:	01010000 	mrseq	r0, (UNDEF: 1)
40014929:	01010000 	mrseq	r0, (UNDEF: 1)
4001492d:	00000000 	andeq	r0, r0, r0
40014931:	01000000 	mrseq	r0, (UNDEF: 0)
40014935:	01010100 	mrseq	r0, (UNDEF: 17)
40014939:	00000000 	andeq	r0, r0, r0
4001493d:	01010101 	tsteq	r1, r1, lsl #2
40014941:	01010000 	mrseq	r0, (UNDEF: 1)
40014945:	01010000 	mrseq	r0, (UNDEF: 1)
40014949:	00000101 	andeq	r0, r0, r1, lsl #2
4001494d:	01010000 	mrseq	r0, (UNDEF: 1)
40014951:	01010000 	mrseq	r0, (UNDEF: 1)
40014955:	00000100 	andeq	r0, r0, r0, lsl #2
40014959:	01000100 	mrseq	r0, (UNDEF: 16)
4001495d:	01010000 	mrseq	r0, (UNDEF: 1)
40014961:	00010101 	andeq	r0, r1, r1, lsl #2
40014965:	01010001 	tsteq	r1, r1
40014969:	01010101 	tsteq	r1, r1, lsl #2
4001496d:	01010101 	tsteq	r1, r1, lsl #2
40014971:	01010101 	tsteq	r1, r1, lsl #2

Disassembly of section .rodata.patternVrefPatternTableMap:

40014975 <patternVrefPatternTableMap>:
40014975:	8a5552b8 	bhi	4156945d <startIf+0x1548a85>
40014979:	fe6da633 	mcr2	6, 3, sl, cr13, cr3, {1}

Disassembly of section .rodata.A38xVcoFreqPerSarRefClk25Mhz:

4001497e <A38xVcoFreqPerSarRefClk25Mhz>:
4001497e:	0534029a 	ldreq	r0, [r4, #-666]!	; 0x29a
40014982:	06400320 	strbeq	r0, [r0], -r0, lsr #6
40014986:	0854042a 	ldmdaeq	r4, {r1, r3, r5, sl}^
4001498a:	096004b0 	stmdbeq	r0!, {r4, r5, r7, sl}^
4001498e:	05340534 	ldreq	r0, [r4, #-1332]!	; 0x534
40014992:	05dc05dc 	ldrbeq	r0, [ip, #1500]	; 0x5dc
40014996:	06400640 	strbeq	r0, [r0], -r0, asr #12
4001499a:	06a406a4 	strteq	r0, [r4], r4, lsr #13
4001499e:	074a074a 	strbeq	r0, [sl, -sl, asr #14]
400149a2:	07d00708 	ldrbeq	r0, [r0, r8, lsl #14]
400149a6:	0fa007d0 	svceq	0x00a007d0
400149aa:	08540854 	ldmdaeq	r4, {r2, r4, r6, fp}^
400149ae:	08fc08fc 	ldmeq	ip!, {r2, r3, r4, r5, r6, r7, fp}^
400149b2:	09600960 	stmdbeq	r0!, {r5, r6, r8, fp}^
400149b6:	09c409c4 	stmibeq	r4, {r2, r6, r7, r8, fp}^
400149ba:	Address 0x400149ba is out of bounds.


Disassembly of section .rodata.__func__.3039:

400149bc <__func__.3039>:
400149bc:	33726464 	cmncc	r2, #100, 8	; 0x64000000
400149c0:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
400149c4:	4a746547 	bmi	41d2dee8 <startIf+0x1d0d510>
400149c8:	54636e75 	strbtpl	r6, [r3], #-3701	; 0xe75
400149cc:	00706d65 	rsbseq	r6, r0, r5, ror #26

Disassembly of section .rodata.A38xRatePerFreq:

400149d0 <A38xRatePerFreq>:
400149d0:	02020201 	andeq	r0, r2, #268435456	; 0x10000000
400149d4:	01030302 	tsteq	r3, r2, lsl #6
400149d8:	02020201 	andeq	r0, r2, #268435456	; 0x10000000
400149dc:	02010201 	andeq	r0, r1, #268435456	; 0x10000000

Disassembly of section .rodata.A38xVcoFreqPerSarRefClk40Mhz:

400149e0 <A38xVcoFreqPerSarRefClk40Mhz>:
400149e0:	0534029a 	ldreq	r0, [r4, #-666]!	; 0x29a
400149e4:	03200320 	teqeq	r0, #32, 6	; 0x80000000
400149e8:	042a042a 	strteq	r0, [sl], #-1066	; 0x42a
400149ec:	096004b0 	stmdbeq	r0!, {r4, r5, r7, sl}^
400149f0:	05340534 	ldreq	r0, [r4, #-1332]!	; 0x534
400149f4:	064005dc 			; <UNDEFINED> instruction: 0x064005dc
400149f8:	06400640 	strbeq	r0, [r0], -r0, asr #12
400149fc:	061806a4 	ldreq	r0, [r8], -r4, lsr #13
40014a00:	074a074a 	strbeq	r0, [sl, -sl, asr #14]
40014a04:	07d00708 	ldrbeq	r0, [r0, r8, lsl #14]
40014a08:	0fa007d0 	svceq	0x00a007d0
40014a0c:	08540854 	ldmdaeq	r4, {r2, r4, r6, fp}^
40014a10:	08fc08fc 	ldmeq	ip!, {r2, r3, r4, r5, r6, r7, fp}^
40014a14:	09600960 	stmdbeq	r0!, {r5, r6, r8, fp}^
40014a18:	09c409c4 	stmibeq	r4, {r2, r6, r7, r8, fp}^
40014a1c:	Address 0x40014a1c is out of bounds.


Disassembly of section .rodata.A38xBwPerFreq:

40014a1e <A38xBwPerFreq>:
40014a1e:	05040403 	streq	r0, [r4, #-1027]	; 0x403
40014a22:	03050505 	movweq	r0, #21765	; 0x5505
40014a26:	05050403 	streq	r0, [r5, #-1027]	; 0x403
40014a2a:	05030503 	streq	r0, [r3, #-1283]	; 0x503

Disassembly of section .rodata.CSWTCH.6:

40014a2e <CSWTCH.6>:
40014a2e:	03030300 	movweq	r0, #13056	; 0x3300
40014a32:	03030303 	movweq	r0, #13059	; 0x3303
40014a36:	03030303 	movweq	r0, #13059	; 0x3303
40014a3a:	03030303 	movweq	r0, #13059	; 0x3303
40014a3e:	03030301 	movweq	r0, #13057	; 0x3301
40014a42:	03030303 	movweq	r0, #13059	; 0x3303
40014a46:	03030303 	movweq	r0, #13059	; 0x3303
40014a4a:	03030303 	movweq	r0, #13059	; 0x3303
40014a4e:	Address 0x40014a4e is out of bounds.


Disassembly of section .rodata.__func__.1672:

40014a4f <__func__.1672>:
40014a4f:	7953766d 	ldmdbvc	r3, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
40014a53:	766e4573 			; <UNDEFINED> instruction: 0x766e4573
40014a57:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
40014a5b:	7465476c 	strbtvc	r4, [r5], #-1900	; 0x76c
	...

Disassembly of section .rodata.__func__.1696:

40014a60 <__func__.1696>:
40014a60:	7953766d 	ldmdbvc	r3, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
40014a64:	766e4573 			; <UNDEFINED> instruction: 0x766e4573
40014a68:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40014a6c:	65696350 	strbvs	r6, [r9, #-848]!	; 0x350
40014a70:	536e6547 	cmnpl	lr, #297795584	; 0x11c00000
40014a74:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
40014a78:	Address 0x40014a78 is out of bounds.


Disassembly of section .rodata.__func__.1656:

40014a7b <__func__.1656>:
40014a7b:	7953766d 	ldmdbvc	r3, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
40014a7f:	766e4573 			; <UNDEFINED> instruction: 0x766e4573
40014a83:	74696e55 	strbtvc	r6, [r9], #-3669	; 0xe55
40014a87:	4e78614d 	wrorhgmi	wr6, wr8, reserved
40014a8b:	65476d75 	strbvs	r6, [r7, #-3445]	; 0xd75
40014a8f:	Address 0x40014a8f is out of bounds.


Disassembly of section .data.componentTable:

40014a94 <componentTable>:
40014a94:	40011189 	andmi	r1, r1, r9, lsl #3
40014a98:	400031a5 	andmi	r3, r0, r5, lsr #3
40014a9c:	400111a0 	andmi	r1, r1, r0, lsr #3
40014aa0:	40004351 	andmi	r4, r0, r1, asr r3
40014aa4:	400111b6 			; <UNDEFINED> instruction: 0x400111b6
40014aa8:	40004bdd 	ldrdmi	r4, [r0], -sp
40014aac:	400111ca 	andmi	r1, r1, sl, asr #3
40014ab0:	400101e5 	andmi	r0, r1, r5, ror #3
	...

Disassembly of section .data.commonPhysSelectorsPexBy4Lanes:

40014abc <commonPhysSelectorsPexBy4Lanes>:
40014abc:	02020201 	andeq	r0, r2, #268435456	; 0x10000000

Disassembly of section .data.sataAndSgmiiTxConfigSerdesRev1Params2:

40014ac0 <sataAndSgmiiTxConfigSerdesRev1Params2>:
40014ac0:	00018318 	andeq	r8, r1, r8, lsl r3
40014ac4:	00000028 	andeq	r0, r0, r8, lsr #32
40014ac8:	0000000c 	andeq	r0, r0, ip
40014acc:	0000000c 	andeq	r0, r0, ip
40014ad0:	0000000c 	andeq	r0, r0, ip
	...
40014ae0:	03e8000a 	mvneq	r0, #10
40014ae4:	00018318 	andeq	r8, r1, r8, lsl r3
40014ae8:	00000028 	andeq	r0, r0, r8, lsr #32
40014aec:	00000001 	andeq	r0, r0, r1
40014af0:	00000001 	andeq	r0, r0, r1
40014af4:	00000001 	andeq	r0, r0, r1
	...
40014b04:	03e80001 	mvneq	r0, #1

Disassembly of section .data.usb3DeviceConfigParams:

40014b08 <usb3DeviceConfigParams>:
40014b08:	000a0620 	andeq	r0, sl, r0, lsr #12
40014b0c:	00000800 	andeq	r0, r0, r0, lsl #16
40014b10:	00000200 	andeq	r0, r0, r0, lsl #4
40014b14:	00000200 	andeq	r0, r0, r0, lsl #4
	...

Disassembly of section .data.sataPort1PowerUpParams:

40014b2c <sataPort1PowerUpParams>:
40014b2c:	000a81f8 	strdeq	r8, [sl], -r8	; <UNPREDICTABLE>
40014b30:	00038000 	andeq	r8, r3, r0
40014b34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014b38:	00000048 	andeq	r0, r0, r8, asr #32
	...
40014b50:	000a81fc 	strdeq	r8, [sl], -ip
40014b54:	00038000 	andeq	r8, r3, r0
40014b58:	0000f03f 	andeq	pc, r0, pc, lsr r0	; <UNPREDICTABLE>
40014b5c:	00006018 	andeq	r6, r0, r8, lsl r0
	...
40014b74:	000a81f8 	strdeq	r8, [sl], -r8	; <UNPREDICTABLE>
40014b78:	00038000 	andeq	r8, r3, r0
40014b7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014b80:	0000000a 	andeq	r0, r0, sl
	...
40014b98:	000a81fc 	strdeq	r8, [sl], -ip
40014b9c:	00038000 	andeq	r8, r3, r0
40014ba0:	00003000 	andeq	r3, r0, r0
	...
40014bbc:	000a80a0 	andeq	r8, sl, r0, lsr #1
40014bc0:	00038000 	andeq	r8, r3, r0
40014bc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40014be0:	000a80a4 	andeq	r8, sl, r4, lsr #1
40014be4:	00038000 	andeq	r8, r3, r0
40014be8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40014bec:	00c44000 	sbceq	r4, r4, r0
	...

Disassembly of section .data.pexConfigRefClock40MHz:

40014c04 <pexConfigRefClock40MHz>:
40014c04:	000a0004 	andeq	r0, sl, r4
40014c08:	00000800 	andeq	r0, r0, r0, lsl #16
40014c0c:	0000001f 	andeq	r0, r0, pc, lsl r0
40014c10:	00000003 	andeq	r0, r0, r3
	...
40014c28:	000a013c 	andeq	r0, sl, ip, lsr r1
40014c2c:	00000800 	andeq	r0, r0, r0, lsl #16
40014c30:	00000400 	andeq	r0, r0, r0, lsl #8
40014c34:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014c4c:	000a0740 	andeq	r0, sl, r0, asr #14
40014c50:	00000800 	andeq	r0, r0, r0, lsl #16
40014c54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40014c58:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .data.sataPort0PowerUpParams:

40014c70 <sataPort0PowerUpParams>:
40014c70:	000a8178 	andeq	r8, sl, r8, ror r1
40014c74:	00038000 	andeq	r8, r3, r0
40014c78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014c7c:	00000048 	andeq	r0, r0, r8, asr #32
	...
40014c94:	000a817c 	andeq	r8, sl, ip, ror r1
40014c98:	00038000 	andeq	r8, r3, r0
40014c9c:	0000f03f 	andeq	pc, r0, pc, lsr r0	; <UNPREDICTABLE>
40014ca0:	00006018 	andeq	r6, r0, r8, lsl r0
	...
40014cb8:	000a8178 	andeq	r8, sl, r8, ror r1
40014cbc:	00038000 	andeq	r8, r3, r0
40014cc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014cc4:	0000000a 	andeq	r0, r0, sl
	...
40014cdc:	000a817c 	andeq	r8, sl, ip, ror r1
40014ce0:	00038000 	andeq	r8, r3, r0
40014ce4:	00003000 	andeq	r3, r0, r0
	...
40014d00:	000a80a0 	andeq	r8, sl, r0, lsr #1
40014d04:	00038000 	andeq	r8, r3, r0
40014d08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40014d24:	000a80a4 	andeq	r8, sl, r4, lsr #1
40014d28:	00038000 	andeq	r8, r3, r0
40014d2c:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
40014d30:	00c40040 	sbceq	r0, r4, r0, asr #32
	...

Disassembly of section .data.usb3ElectricalConfigSerdesRev1Params:

40014d48 <usb3ElectricalConfigSerdesRev1Params>:
40014d48:	000a0620 	andeq	r0, sl, r0, lsr #12
40014d4c:	00000800 	andeq	r0, r0, r0, lsl #16
40014d50:	00000080 	andeq	r0, r0, r0, lsl #1
40014d54:	00000080 	andeq	r0, r0, r0, lsl #1
	...
40014d6c:	000a00f8 	strdeq	r0, [sl], -r8
40014d70:	00000800 	andeq	r0, r0, r0, lsl #16
40014d74:	0000fe40 	andeq	pc, r0, r0, asr #28
40014d78:	00004440 	andeq	r4, r0, r0, asr #8
	...
40014d90:	000a0104 	andeq	r0, sl, r4, lsl #2
40014d94:	00000800 	andeq	r0, r0, r0, lsl #16
40014d98:	0000ff00 	andeq	pc, r0, r0, lsl #30
40014d9c:	00004000 	andeq	r4, r0, r0
	...
40014db4:	000a0040 	andeq	r0, sl, r0, asr #32
40014db8:	00000800 	andeq	r0, r0, r0, lsl #16
40014dbc:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40014dc0:	000003d2 	ldrdeq	r0, [r0], -r2
	...
40014dd8:	000a0018 	andeq	r0, sl, r8, lsl r0
40014ddc:	00000800 	andeq	r0, r0, r0, lsl #16
40014de0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40014de4:	000000ef 	andeq	r0, r0, pc, ror #1
	...
40014dfc:	000a0184 	andeq	r0, sl, r4, lsl #3
40014e00:	00000800 	andeq	r0, r0, r0, lsl #16
40014e04:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40014e08:	00000070 	andeq	r0, r0, r0, ror r0
	...
40014e20:	000a0168 	andeq	r0, sl, r8, ror #2
40014e24:	00000800 	andeq	r0, r0, r0, lsl #16
40014e28:	0000ff00 	andeq	pc, r0, r0, lsl #30
40014e2c:	0000d500 	andeq	sp, r0, r0, lsl #10
	...
40014e44:	000a0134 	andeq	r0, sl, r4, lsr r1
40014e48:	00000800 	andeq	r0, r0, r0, lsl #16
40014e4c:	00000038 	andeq	r0, r0, r8, lsr r0
40014e50:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .data.pexElectricalConfigSerdesRev2Params:

40014e68 <pexElectricalConfigSerdesRev2Params>:
40014e68:	000a0034 	andeq	r0, sl, r4, lsr r0
40014e6c:	00000800 	andeq	r0, r0, r0, lsl #16
40014e70:	0000f000 	andeq	pc, r0, r0
40014e74:	0000b000 	andeq	fp, r0, r0
	...
40014e8c:	000a0038 	andeq	r0, sl, r8, lsr r0
40014e90:	00000800 	andeq	r0, r0, r0, lsl #16
40014e94:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40014e98:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40014eb0:	000a0440 	andeq	r0, sl, r0, asr #8
40014eb4:	00000800 	andeq	r0, r0, r0, lsl #16
40014eb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40014ebc:	000000cf 	andeq	r0, r0, pc, asr #1
	...
40014ed4:	000a0040 	andeq	r0, sl, r0, asr #32
40014ed8:	00000800 	andeq	r0, r0, r0, lsl #16
40014edc:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40014ee0:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40014ef8:	000a0448 	andeq	r0, sl, r8, asr #8
40014efc:	00000800 	andeq	r0, r0, r0, lsl #16
40014f00:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40014f04:	000000af 	andeq	r0, r0, pc, lsr #1
	...
40014f1c:	000a044c 	andeq	r0, sl, ip, asr #8
40014f20:	00000800 	andeq	r0, r0, r0, lsl #16
40014f24:	00000300 	andeq	r0, r0, r0, lsl #6
40014f28:	00000300 	andeq	r0, r0, r0, lsl #6
	...
40014f40:	000a001c 	andeq	r0, sl, ip, lsl r0
40014f44:	00000800 	andeq	r0, r0, r0, lsl #16
40014f48:	00008000 	andeq	r8, r0, r0
40014f4c:	00008000 	andeq	r8, r0, r0
	...
40014f64:	000a0288 	andeq	r0, sl, r8, lsl #5
40014f68:	00000800 	andeq	r0, r0, r0, lsl #16
40014f6c:	00000f80 	andeq	r0, r0, r0, lsl #31
40014f70:	00000d00 	andeq	r0, r0, r0, lsl #26
	...
40014f88:	000a0290 	muleq	sl, r0, r2
40014f8c:	00000800 	andeq	r0, r0, r0, lsl #16
40014f90:	0000ff00 	andeq	pc, r0, r0, lsl #30
40014f94:	0000af00 	andeq	sl, r0, r0, lsl #30
	...
40014fac:	000a0620 	andeq	r0, sl, r0, lsr #12
40014fb0:	00000800 	andeq	r0, r0, r0, lsl #16
40014fb4:	00000008 	andeq	r0, r0, r8
40014fb8:	00000008 	andeq	r0, r0, r8
	...
40014fd0:	000a0104 	andeq	r0, sl, r4, lsl #2
40014fd4:	00000800 	andeq	r0, r0, r0, lsl #16
40014fd8:	0000ff00 	andeq	pc, r0, r0, lsl #30
40014fdc:	00003000 	andeq	r3, r0, r0
	...

Disassembly of section .data.usb3ElectricalConfigSerdesRev2Params:

40014ff4 <usb3ElectricalConfigSerdesRev2Params>:
40014ff4:	000a0620 	andeq	r0, sl, r0, lsr #12
40014ff8:	00000800 	andeq	r0, r0, r0, lsl #16
40014ffc:	000000c2 	andeq	r0, r0, r2, asr #1
40015000:	000000c0 	andeq	r0, r0, r0, asr #1
	...
40015018:	000a0624 	andeq	r0, sl, r4, lsr #12
4001501c:	00000800 	andeq	r0, r0, r0, lsl #16
40015020:	00000003 	andeq	r0, r0, r3
40015024:	00000003 	andeq	r0, r0, r3
	...
4001503c:	000a00f8 	strdeq	r0, [sl], -r8
40015040:	00000800 	andeq	r0, r0, r0, lsl #16
40015044:	0000fe40 	andeq	pc, r0, r0, asr #28
40015048:	00004440 	andeq	r4, r0, r0, asr #8
	...
40015060:	000a0448 	andeq	r0, sl, r8, asr #8
40015064:	00000800 	andeq	r0, r0, r0, lsl #16
40015068:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001506c:	000000ef 	andeq	r0, r0, pc, ror #1
	...
40015084:	000a044c 	andeq	r0, sl, ip, asr #8
40015088:	00000800 	andeq	r0, r0, r0, lsl #16
4001508c:	00000300 	andeq	r0, r0, r0, lsl #6
40015090:	00000300 	andeq	r0, r0, r0, lsl #6
	...
400150a8:	000a0150 	andeq	r0, sl, r0, asr r1
400150ac:	00000800 	andeq	r0, r0, r0, lsl #16
400150b0:	00000300 	andeq	r0, r0, r0, lsl #6
400150b4:	00000300 	andeq	r0, r0, r0, lsl #6
	...
400150cc:	000a0104 	andeq	r0, sl, r4, lsl #2
400150d0:	00000800 	andeq	r0, r0, r0, lsl #16
400150d4:	0000ff00 	andeq	pc, r0, r0, lsl #30
400150d8:	00003000 	andeq	r3, r0, r0
	...
400150f0:	000a0624 	andeq	r0, sl, r4, lsr #12
400150f4:	00000800 	andeq	r0, r0, r0, lsl #16
400150f8:	00000003 	andeq	r0, r0, r3
400150fc:	00000003 	andeq	r0, r0, r3
	...
40015114:	000a013c 	andeq	r0, sl, ip, lsr r1
40015118:	00000800 	andeq	r0, r0, r0, lsl #16
4001511c:	0000042f 	andeq	r0, r0, pc, lsr #8
40015120:	0000042a 	andeq	r0, r0, sl, lsr #8
	...
40015138:	000a0004 	andeq	r0, sl, r4
4001513c:	00000800 	andeq	r0, r0, r0, lsl #16
40015140:	0000001f 	andeq	r0, r0, pc, lsl r0
40015144:	00000002 	andeq	r0, r0, r2
	...
4001515c:	000a0040 	andeq	r0, sl, r0, asr #32
40015160:	00000800 	andeq	r0, r0, r0, lsl #16
40015164:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40015168:	000003d2 	ldrdeq	r0, [r0], -r2
	...
40015180:	000a0184 	andeq	r0, sl, r4, lsl #3
40015184:	00000800 	andeq	r0, r0, r0, lsl #16
40015188:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
4001518c:	00000070 	andeq	r0, r0, r0, ror r0
	...
400151a4:	000a0288 	andeq	r0, sl, r8, lsl #5
400151a8:	00000800 	andeq	r0, r0, r0, lsl #16
400151ac:	00000f80 	andeq	r0, r0, r0, lsl #31
400151b0:	00000d00 	andeq	r0, r0, r0, lsl #26
	...
400151c8:	000a0134 	andeq	r0, sl, r4, lsr r1
400151cc:	00000800 	andeq	r0, r0, r0, lsl #16
400151d0:	00000038 	andeq	r0, r0, r8, lsr r0
400151d4:	00000020 	andeq	r0, r0, r0, lsr #32
	...
400151ec:	000a0600 	andeq	r0, sl, r0, lsl #12
400151f0:	00000800 	andeq	r0, r0, r0, lsl #16
400151f4:	00000001 	andeq	r0, r0, r1
400151f8:	00000001 	andeq	r0, r0, r1
	...
40015210:	000a0708 	andeq	r0, sl, r8, lsl #14
40015214:	00000800 	andeq	r0, r0, r0, lsl #16
40015218:	00000004 	andeq	r0, r0, r4
4001521c:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .data.serdesPowerDownParams:

40015234 <serdesPowerDownParams>:
40015234:	00018300 	andeq	r8, r1, r0, lsl #6
40015238:	00000028 	andeq	r0, r0, r8, lsr #32
4001523c:	00007800 	andeq	r7, r0, r0, lsl #16
40015240:	00001800 	andeq	r1, r0, r0, lsl #16
	...
40015258:	00018300 	andeq	r8, r1, r0, lsl #6
4001525c:	00000028 	andeq	r0, r0, r8, lsr #32
40015260:	00070000 	andeq	r0, r7, r0
	...

Disassembly of section .data.pexConfigRefClock100MHz:

4001527c <pexConfigRefClock100MHz>:
4001527c:	000a0004 	andeq	r0, sl, r4
40015280:	00000800 	andeq	r0, r0, r0, lsl #16
40015284:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400152a0:	000a013c 	andeq	r0, sl, ip, lsr r1
400152a4:	00000800 	andeq	r0, r0, r0, lsl #16
400152a8:	00000400 	andeq	r0, r0, r0, lsl #8
	...
400152c4:	000a0740 	andeq	r0, sl, r0, asr #14
400152c8:	00000800 	andeq	r0, r0, r0, lsl #16
400152cc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400152d0:	0000001e 	andeq	r0, r0, lr, lsl r0
	...

Disassembly of section .data.qsgmiiPortTxConfigParams2:

400152e8 <qsgmiiPortTxConfigParams2>:
400152e8:	00018318 	andeq	r8, r1, r8, lsl r3
400152ec:	00000028 	andeq	r0, r0, r8, lsr #32
400152f0:	0000000c 	andeq	r0, r0, ip
400152f4:	0000000c 	andeq	r0, r0, ip
	...
40015308:	03e8000a 	mvneq	r0, #10
4001530c:	00018300 	andeq	r8, r1, r0, lsl #6
40015310:	00000028 	andeq	r0, r0, r8, lsr #32
40015314:	40080000 	andmi	r0, r8, r0
40015318:	40000000 	andmi	r0, r0, r0
	...
40015330:	00018318 	andeq	r8, r1, r8, lsl r3
40015334:	00000028 	andeq	r0, r0, r8, lsr #32
40015338:	00000001 	andeq	r0, r0, r1
4001533c:	00000001 	andeq	r0, r0, r1
	...
40015350:	03e80001 	mvneq	r0, #1
40015354:	00018300 	andeq	r8, r1, r0, lsl #6
40015358:	00000028 	andeq	r0, r0, r8, lsr #32
4001535c:	40000000 	andmi	r0, r0, r0
	...

Disassembly of section .data.qsgmiiPortTxConfigParams1:

40015378 <qsgmiiPortTxConfigParams1>:
40015378:	000a0140 	andeq	r0, sl, r0, asr #2
4001537c:	00000800 	andeq	r0, r0, r0, lsl #16
40015380:	00001800 	andeq	r1, r0, r0, lsl #16
40015384:	00000800 	andeq	r0, r0, r0, lsl #16
	...
4001539c:	000a0148 	andeq	r0, sl, r8, asr #2
400153a0:	00000800 	andeq	r0, r0, r0, lsl #16
400153a4:	00000401 	andeq	r0, r0, r1, lsl #8
400153a8:	00000401 	andeq	r0, r0, r1, lsl #8
	...
400153c0:	000a0148 	andeq	r0, sl, r8, asr #2
400153c4:	00000800 	andeq	r0, r0, r0, lsl #16
400153c8:	00000401 	andeq	r0, r0, r1, lsl #8
	...
400153e4:	000a0124 	andeq	r0, sl, r4, lsr #2
400153e8:	00000800 	andeq	r0, r0, r0, lsl #16
400153ec:	00001000 	andeq	r1, r0, r0
400153f0:	00001000 	andeq	r1, r0, r0
	...
40015408:	00018300 	andeq	r8, r1, r0, lsl #6
4001540c:	00000028 	andeq	r0, r0, r8, lsr #32
40015410:	00070000 	andeq	r0, r7, r0
40015414:	00070000 	andeq	r0, r7, r0
	...
4001542c:	00018300 	andeq	r8, r1, r0, lsl #6
40015430:	00000028 	andeq	r0, r0, r8, lsr #32
40015434:	00080000 	andeq	r0, r8, r0
40015438:	00080000 	andeq	r0, r8, r0
	...

Disassembly of section .data.sataAndSgmiiTxConfigParams1:

40015450 <sataAndSgmiiTxConfigParams1>:
40015450:	000a0140 	andeq	r0, sl, r0, asr #2
40015454:	00000800 	andeq	r0, r0, r0, lsl #16
40015458:	00001800 	andeq	r1, r0, r0, lsl #16
4001545c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015460:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015474:	000a0148 	andeq	r0, sl, r8, asr #2
40015478:	00000800 	andeq	r0, r0, r0, lsl #16
4001547c:	00000401 	andeq	r0, r0, r1, lsl #8
40015480:	00000401 	andeq	r0, r0, r1, lsl #8
40015484:	00000401 	andeq	r0, r0, r1, lsl #8
	...
40015498:	000a0148 	andeq	r0, sl, r8, asr #2
4001549c:	00000800 	andeq	r0, r0, r0, lsl #16
400154a0:	00000401 	andeq	r0, r0, r1, lsl #8
	...
400154bc:	00018300 	andeq	r8, r1, r0, lsl #6
400154c0:	00000028 	andeq	r0, r0, r8, lsr #32
400154c4:	000f0000 	andeq	r0, pc, r0
400154c8:	00070000 	andeq	r0, r7, r0
400154cc:	00070000 	andeq	r0, r7, r0
	...

Disassembly of section .data.sataAndSgmiiPowerUpParams:

400154e0 <sataAndSgmiiPowerUpParams>:
400154e0:	00018300 	andeq	r8, r1, r0, lsl #6
400154e4:	00000028 	andeq	r0, r0, r8, lsr #32
400154e8:	00090006 	andeq	r0, r9, r6
400154ec:	00080002 	andeq	r0, r8, r2
400154f0:	00080002 	andeq	r0, r8, r2
	...
40015504:	00018300 	andeq	r8, r1, r0, lsl #6
40015508:	00000028 	andeq	r0, r0, r8, lsr #32
4001550c:	00007800 	andeq	r7, r0, r0, lsl #16
40015510:	00006000 	andeq	r6, r0, r0
40015514:	00006000 	andeq	r6, r0, r0
	...
40015528:	000a0004 	andeq	r0, sl, r4
4001552c:	00000800 	andeq	r0, r0, r0, lsl #16
40015530:	000000e0 	andeq	r0, r0, r0, ror #1
40015534:	00000000 	andeq	r0, r0, r0
40015538:	00000080 	andeq	r0, r0, r0, lsl #1
	...
4001554c:	000a013c 	andeq	r0, sl, ip, lsr r1
40015550:	00000800 	andeq	r0, r0, r0, lsl #16
40015554:	00000440 	andeq	r0, r0, r0, asr #8
40015558:	00000440 	andeq	r0, r0, r0, asr #8
4001555c:	00000400 	andeq	r0, r0, r0, lsl #8
	...

Disassembly of section .data.SerdesLaneInUseCount:

40015570 <SerdesLaneInUseCount>:
40015570:	01010104 	tsteq	r1, r4, lsl #2
40015574:	01010101 	tsteq	r1, r1, lsl #2
40015578:	00000101 	andeq	r0, r0, r1, lsl #2
4001557c:	00010101 	andeq	r0, r1, r1, lsl #2
40015580:	01010101 	tsteq	r1, r1, lsl #2
40015584:	00000001 	andeq	r0, r0, r1
40015588:	00000004 	andeq	r0, r0, r4
4001558c:	00000002 	andeq	r0, r0, r2

Disassembly of section .data.pexElectricalConfigSerdesRev1Params:

40015590 <pexElectricalConfigSerdesRev1Params>:
40015590:	000a0034 	andeq	r0, sl, r4, lsr r0
40015594:	00000800 	andeq	r0, r0, r0, lsl #16
40015598:	0000f000 	andeq	pc, r0, r0
4001559c:	0000b000 	andeq	fp, r0, r0
	...
400155b4:	000a0038 	andeq	r0, sl, r8, lsr r0
400155b8:	00000800 	andeq	r0, r0, r0, lsl #16
400155bc:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400155c0:	000003c9 	andeq	r0, r0, r9, asr #7
	...
400155d8:	000a0040 	andeq	r0, sl, r0, asr #32
400155dc:	00000800 	andeq	r0, r0, r0, lsl #16
400155e0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400155e4:	000003c9 	andeq	r0, r0, r9, asr #7
	...
400155fc:	000a0620 	andeq	r0, sl, r0, lsr #12
40015600:	00000800 	andeq	r0, r0, r0, lsl #16
40015604:	00000008 	andeq	r0, r0, r8
40015608:	00000008 	andeq	r0, r0, r8
	...
40015620:	000a0018 	andeq	r0, sl, r8, lsl r0
40015624:	00000800 	andeq	r0, r0, r0, lsl #16
40015628:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001562c:	000000af 	andeq	r0, r0, pc, lsr #1
	...
40015644:	000a0104 	andeq	r0, sl, r4, lsl #2
40015648:	00000800 	andeq	r0, r0, r0, lsl #16
4001564c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40015650:	00003000 	andeq	r3, r0, r0
	...
40015668:	000a0168 	andeq	r0, sl, r8, ror #2
4001566c:	00000800 	andeq	r0, r0, r0, lsl #16
40015670:	0000ff00 	andeq	pc, r0, r0, lsl #30
40015674:	0000dc00 	andeq	sp, r0, r0, lsl #24
	...

Disassembly of section .data.pexBy4ConfigParams:

4001568c <pexBy4ConfigParams>:
4001568c:	000a0710 	andeq	r0, sl, r0, lsl r7
40015690:	00000800 	andeq	r0, r0, r0, lsl #16
40015694:	00000007 	andeq	r0, r0, r7
40015698:	00000005 	andeq	r0, r0, r5
	...
400156a4:	00000002 	andeq	r0, r0, r2
	...
400156b0:	000a0124 	andeq	r0, sl, r4, lsr #2
400156b4:	00000800 	andeq	r0, r0, r0, lsl #16
400156b8:	00001000 	andeq	r1, r0, r0
	...
400156d4:	000a0008 	andeq	r0, sl, r8
400156d8:	00000800 	andeq	r0, r0, r0, lsl #16
400156dc:	00001000 	andeq	r1, r0, r0
400156e0:	00001000 	andeq	r1, r0, r0
400156e4:	00001000 	andeq	r1, r0, r0
400156e8:	00001000 	andeq	r1, r0, r0
400156ec:	00001000 	andeq	r1, r0, r0
	...
400156f8:	000a0604 	andeq	r0, sl, r4, lsl #12
400156fc:	00000800 	andeq	r0, r0, r0, lsl #16
40015700:	00000600 	andeq	r0, r0, r0, lsl #12
40015704:	00000600 	andeq	r0, r0, r0, lsl #12
40015708:	00000600 	andeq	r0, r0, r0, lsl #12
4001570c:	00000600 	andeq	r0, r0, r0, lsl #12
40015710:	00000600 	andeq	r0, r0, r0, lsl #12
	...

Disassembly of section .data.qsgmiiPortSpeedConfigParams:

4001571c <qsgmiiPortSpeedConfigParams>:
4001571c:	00018300 	andeq	r8, r1, r0, lsl #6
40015720:	00000028 	andeq	r0, r0, r8, lsr #32
40015724:	3fc00000 	svccc	0x00c00000
40015728:	0cc00000 	wstrheq	wr0, [r0]
	...
40015740:	000a0098 	muleq	sl, r8, r0
40015744:	00000800 	andeq	r0, r0, r0, lsl #16
40015748:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001574c:	00000033 	andeq	r0, r0, r3, lsr r0
	...
40015764:	000a008c 	andeq	r0, sl, ip, lsl #1
40015768:	00000800 	andeq	r0, r0, r0, lsl #16
4001576c:	0000000e 	andeq	r0, r0, lr
40015770:	00000002 	andeq	r0, r0, r2
	...

Disassembly of section .data.qsgmiiPortElectricalConfigParams:

40015788 <qsgmiiPortElectricalConfigParams>:
40015788:	000a0034 	andeq	r0, sl, r4, lsr r0
4001578c:	00000800 	andeq	r0, r0, r0, lsl #16
40015790:	00008000 	andeq	r8, r0, r0
	...

Disassembly of section .data.pexAndUsb3PowerUpSerdesRev1Params:

400157ac <pexAndUsb3PowerUpSerdesRev1Params>:
400157ac:	00018300 	andeq	r8, r1, r0, lsl #6
400157b0:	00000028 	andeq	r0, r0, r8, lsr #32
400157b4:	3fc7f806 	svccc	0x00c7f806
400157b8:	04471804 	strbeq	r1, [r7], #-2052	; 0x804
400157bc:	04479804 	strbeq	r9, [r7], #-2052	; 0x804
	...
400157d0:	00018304 	andeq	r8, r1, r4, lsl #6
400157d4:	00000028 	andeq	r0, r0, r8, lsr #32
400157d8:	0000005c 	andeq	r0, r0, ip, asr r0
400157dc:	00000058 	andeq	r0, r0, r8, asr r0
400157e0:	00000058 	andeq	r0, r0, r8, asr r0
	...
400157f4:	0001830c 	andeq	r8, r1, ip, lsl #6
400157f8:	00000028 	andeq	r0, r0, r8, lsr #32
400157fc:	00000003 	andeq	r0, r0, r3
40015800:	00000001 	andeq	r0, r0, r1
40015804:	00000001 	andeq	r0, r0, r1
	...
40015818:	00018300 	andeq	r8, r1, r0, lsl #6
4001581c:	00000028 	andeq	r0, r0, r8, lsr #32
40015820:	00007800 	andeq	r7, r0, r0, lsl #16
40015824:	00006000 	andeq	r6, r0, r0
40015828:	0000e000 	andeq	lr, r0, r0
	...
4001583c:	000a0704 	andeq	r0, sl, r4, lsl #14
40015840:	00000800 	andeq	r0, r0, r0, lsl #16
40015844:	0000000d 	andeq	r0, r0, sp
40015848:	00000005 	andeq	r0, r0, r5
4001584c:	00000001 	andeq	r0, r0, r1
	...
40015860:	000a013c 	andeq	r0, sl, ip, lsr r1
40015864:	00000800 	andeq	r0, r0, r0, lsl #16
40015868:	000004c0 	andeq	r0, r0, r0, asr #9
4001586c:	00000080 	andeq	r0, r0, r0, lsl #1
40015870:	000004c0 	andeq	r0, r0, r0, asr #9
	...

Disassembly of section .data.pexAndUsb3TxConfigParams1:

40015884 <pexAndUsb3TxConfigParams1>:
40015884:	000a0704 	andeq	r0, sl, r4, lsl #14
40015888:	00000800 	andeq	r0, r0, r0, lsl #16
4001588c:	00000001 	andeq	r0, r0, r1
	...
400158c8:	0000000a 	andeq	r0, r0, sl

Disassembly of section .data.pexAndUsb3TxConfigParams2:

400158cc <pexAndUsb3TxConfigParams2>:
400158cc:	000a0148 	andeq	r0, sl, r8, asr #2
400158d0:	00000800 	andeq	r0, r0, r0, lsl #16
400158d4:	00000401 	andeq	r0, r0, r1, lsl #8
400158d8:	00000401 	andeq	r0, r0, r1, lsl #8
400158dc:	00000401 	andeq	r0, r0, r1, lsl #8
	...

Disassembly of section .data.pexAndUsb3TxConfigParams3:

400158f0 <pexAndUsb3TxConfigParams3>:
400158f0:	000a0148 	andeq	r0, sl, r8, asr #2
400158f4:	00000800 	andeq	r0, r0, r0, lsl #16
400158f8:	00000401 	andeq	r0, r0, r1, lsl #8
	...
40015934:	0000000a 	andeq	r0, r0, sl
40015938:	000a0188 	andeq	r0, sl, r8, lsl #3
4001593c:	00000800 	andeq	r0, r0, r0, lsl #16
40015940:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40015944:	000000dc 	ldrdeq	r0, [r0], -ip
40015948:	000000d8 	ldrdeq	r0, [r0], -r8
	...
4001595c:	000a0188 	andeq	r0, sl, r8, lsl #3
40015960:	00000800 	andeq	r0, r0, r0, lsl #16
40015964:	00000100 	andeq	r0, r0, r0, lsl #2
40015968:	00000100 	andeq	r0, r0, r0, lsl #2
4001596c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
40015980:	000a0188 	andeq	r0, sl, r8, lsl #3
40015984:	00000800 	andeq	r0, r0, r0, lsl #16
40015988:	00000100 	andeq	r0, r0, r0, lsl #2
	...

Disassembly of section .data.pexAndUsb3PowerUpSerdesRev2Params:

400159a4 <pexAndUsb3PowerUpSerdesRev2Params>:
400159a4:	00018300 	andeq	r8, r1, r0, lsl #6
400159a8:	00000028 	andeq	r0, r0, r8, lsr #32
400159ac:	3fc7f806 	svccc	0x00c7f806
400159b0:	04471804 	strbeq	r1, [r7], #-2052	; 0x804
400159b4:	04479804 	strbeq	r9, [r7], #-2052	; 0x804
	...
400159c8:	00018304 	andeq	r8, r1, r4, lsl #6
400159cc:	00000028 	andeq	r0, r0, r8, lsr #32
400159d0:	0000005c 	andeq	r0, r0, ip, asr r0
400159d4:	00000058 	andeq	r0, r0, r8, asr r0
400159d8:	00000058 	andeq	r0, r0, r8, asr r0
	...
400159ec:	0001830c 	andeq	r8, r1, ip, lsl #6
400159f0:	00000028 	andeq	r0, r0, r8, lsr #32
400159f4:	00000003 	andeq	r0, r0, r3
400159f8:	00000001 	andeq	r0, r0, r1
400159fc:	00000001 	andeq	r0, r0, r1
	...
40015a10:	00018300 	andeq	r8, r1, r0, lsl #6
40015a14:	00000028 	andeq	r0, r0, r8, lsr #32
40015a18:	00007800 	andeq	r7, r0, r0, lsl #16
40015a1c:	00006000 	andeq	r6, r0, r0
40015a20:	0000e000 	andeq	lr, r0, r0
	...
40015a34:	000a0704 	andeq	r0, sl, r4, lsl #14
40015a38:	00000800 	andeq	r0, r0, r0, lsl #16
40015a3c:	0000003d 	andeq	r0, r0, sp, lsr r0
40015a40:	00000035 	andeq	r0, r0, r5, lsr r0
40015a44:	00000021 	andeq	r0, r0, r1, lsr #32
	...
40015a58:	000a0718 	andeq	r0, sl, r8, lsl r7
40015a5c:	00000800 	andeq	r0, r0, r0, lsl #16
40015a60:	000000c0 	andeq	r0, r0, r0, asr #1
40015a64:	00000000 	andeq	r0, r0, r0
40015a68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40015a7c:	000a013c 	andeq	r0, sl, ip, lsr r1
40015a80:	00000800 	andeq	r0, r0, r0, lsl #16
40015a84:	000004c0 	andeq	r0, r0, r0, asr #9
40015a88:	00000080 	andeq	r0, r0, r0, lsl #1
40015a8c:	000004c0 	andeq	r0, r0, r0, asr #9
	...

Disassembly of section .data.pexAndUsb3SpeedConfigParams:

40015aa0 <pexAndUsb3SpeedConfigParams>:
40015aa0:	000a0094 	muleq	sl, r4, r0
40015aa4:	00000800 	andeq	r0, r0, r0, lsl #16
40015aa8:	00000c00 	andeq	r0, r0, r0, lsl #24
40015aac:	00000400 	andeq	r0, r0, r0, lsl #8
40015ab0:	00000400 	andeq	r0, r0, r0, lsl #8
40015ab4:	00000400 	andeq	r0, r0, r0, lsl #8
40015ab8:	00000400 	andeq	r0, r0, r0, lsl #8
40015abc:	00000400 	andeq	r0, r0, r0, lsl #8
40015ac0:	00000000 	andeq	r0, r0, r0

Disassembly of section .data.usb2PowerUpParams:

40015ac4 <usb2PowerUpParams>:
40015ac4:	00018440 	andeq	r8, r1, r0, asr #8
40015ac8:	00000000 	andeq	r0, r0, r0
40015acc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015ad0:	00000062 	andeq	r0, r0, r2, rrx
	...
40015ae8:	00018444 	andeq	r8, r1, r4, asr #8
40015aec:	00000000 	andeq	r0, r0, r0
40015af0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015af4:	00000062 	andeq	r0, r0, r2, rrx
	...
40015b0c:	00018448 	andeq	r8, r1, r8, asr #8
40015b10:	00000000 	andeq	r0, r0, r0
40015b14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015b18:	00000062 	andeq	r0, r0, r2, rrx
	...
40015b30:	000c0000 	andeq	r0, ip, r0
40015b34:	00000000 	andeq	r0, r0, r0
40015b38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015b3c:	40605205 	rsbmi	r5, r0, r5, lsl #4
	...
40015b54:	000c001c 	andeq	r0, ip, ip, lsl r0
40015b58:	00000000 	andeq	r0, r0, r0
40015b5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015b60:	039f16ce 	orrseq	r1, pc, #216006656	; 0xce00000
	...
40015b78:	000c201c 	andeq	r2, ip, ip, lsl r0
40015b7c:	00000000 	andeq	r0, r0, r0
40015b80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015b84:	039f16ce 	orrseq	r1, pc, #216006656	; 0xce00000
	...
40015b9c:	000c401c 	andeq	r4, ip, ip, lsl r0
40015ba0:	00000000 	andeq	r0, r0, r0
40015ba4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40015ba8:	039f16ce 	orrseq	r1, pc, #216006656	; 0xce00000
	...
40015bc0:	000c0004 	andeq	r0, ip, r4
40015bc4:	00000000 	andeq	r0, r0, r0
40015bc8:	00000001 	andeq	r0, r0, r1
40015bcc:	00000001 	andeq	r0, r0, r1
	...
40015be4:	000c000c 	andeq	r0, ip, ip
40015be8:	00000000 	andeq	r0, r0, r0
40015bec:	01000000 	mrseq	r0, (UNDEF: 0)
40015bf0:	01000000 	mrseq	r0, (UNDEF: 0)
	...
40015c08:	000c200c 	andeq	r2, ip, ip
40015c0c:	00000000 	andeq	r0, r0, r0
40015c10:	01000000 	mrseq	r0, (UNDEF: 0)
40015c14:	01000000 	mrseq	r0, (UNDEF: 0)
	...
40015c2c:	000c400c 	andeq	r4, ip, ip
40015c30:	00000000 	andeq	r0, r0, r0
40015c34:	01000000 	mrseq	r0, (UNDEF: 0)
40015c38:	01000000 	mrseq	r0, (UNDEF: 0)
	...
40015c50:	000c000c 	andeq	r0, ip, ip
40015c54:	00000000 	andeq	r0, r0, r0
40015c58:	0000f000 	andeq	pc, r0, r0
40015c5c:	00001000 	andeq	r1, r0, r0
	...
40015c74:	000c200c 	andeq	r2, ip, ip
40015c78:	00000000 	andeq	r0, r0, r0
40015c7c:	0000f000 	andeq	pc, r0, r0
40015c80:	00001000 	andeq	r1, r0, r0
	...
40015c98:	000c400c 	andeq	r4, ip, ip
40015c9c:	00000000 	andeq	r0, r0, r0
40015ca0:	0000f000 	andeq	pc, r0, r0
40015ca4:	00001000 	andeq	r1, r0, r0
	...
40015cbc:	000c0008 	andeq	r0, ip, r8
40015cc0:	00000000 	andeq	r0, r0, r0
40015cc4:	00000700 	andeq	r0, r0, r0, lsl #14
40015cc8:	00000600 	andeq	r0, r0, r0, lsl #12
	...
40015ce0:	000c2008 	andeq	r2, ip, r8
40015ce4:	00000000 	andeq	r0, r0, r0
40015ce8:	00000700 	andeq	r0, r0, r0, lsl #14
40015cec:	00000600 	andeq	r0, r0, r0, lsl #12
	...
40015d04:	000c4008 	andeq	r4, ip, r8
40015d08:	00000000 	andeq	r0, r0, r0
40015d0c:	00000700 	andeq	r0, r0, r0, lsl #14
40015d10:	00000600 	andeq	r0, r0, r0, lsl #12
	...
40015d28:	000c0014 	andeq	r0, ip, r4, lsl r0
40015d2c:	00000000 	andeq	r0, r0, r0
40015d30:	0000000f 	andeq	r0, r0, pc
40015d34:	00000008 	andeq	r0, r0, r8
	...
40015d4c:	000c2014 	andeq	r2, ip, r4, lsl r0
40015d50:	00000000 	andeq	r0, r0, r0
40015d54:	0000000f 	andeq	r0, r0, pc
40015d58:	00000008 	andeq	r0, r0, r8
	...
40015d70:	000c4014 	andeq	r4, ip, r4, lsl r0
40015d74:	00000000 	andeq	r0, r0, r0
40015d78:	0000000f 	andeq	r0, r0, pc
40015d7c:	00000008 	andeq	r0, r0, r8
	...
40015d94:	000c0008 	andeq	r0, ip, r8
40015d98:	00000000 	andeq	r0, r0, r0
40015d9c:	80800000 	addhi	r0, r0, r0
40015da0:	80800000 	addhi	r0, r0, r0
	...
40015db4:	03e80001 	mvneq	r0, #1
40015db8:	000c0018 	andeq	r0, ip, r8, lsl r0
40015dbc:	00000000 	andeq	r0, r0, r0
40015dc0:	80000000 	andhi	r0, r0, r0
40015dc4:	80000000 	andhi	r0, r0, r0
	...
40015dd8:	03e80001 	mvneq	r0, #1
40015ddc:	000c0000 	andeq	r0, ip, r0
40015de0:	00000000 	andeq	r0, r0, r0
40015de4:	80000000 	andhi	r0, r0, r0
40015de8:	80000000 	andhi	r0, r0, r0
	...
40015dfc:	03e80001 	mvneq	r0, #1
40015e00:	000c0008 	andeq	r0, ip, r8
40015e04:	00000000 	andeq	r0, r0, r0
40015e08:	00002000 	andeq	r2, r0, r0
40015e0c:	00002000 	andeq	r2, r0, r0
	...
40015e44:	0000000a 	andeq	r0, r0, sl
40015e48:	000c0008 	andeq	r0, ip, r8
40015e4c:	00000000 	andeq	r0, r0, r0
40015e50:	00002000 	andeq	r2, r0, r0
	...

Disassembly of section .data.sataElectricalConfigSerdesRev2Params:

40015e6c <sataElectricalConfigSerdesRev2Params>:
40015e6c:	000a0018 	andeq	r0, sl, r8, lsl r0
40015e70:	00000800 	andeq	r0, r0, r0, lsl #16
40015e74:	00000f00 	andeq	r0, r0, r0, lsl #30
40015e78:	00000600 	andeq	r0, r0, r0, lsl #12
	...
40015e90:	0001830c 	andeq	r8, r1, ip, lsl #6
40015e94:	00000028 	andeq	r0, r0, r8, lsr #32
40015e98:	00400008 	subeq	r0, r0, r8
40015e9c:	00400000 	subeq	r0, r0, r0
	...
40015eb4:	000a0034 	andeq	r0, sl, r4, lsr r0
40015eb8:	00000800 	andeq	r0, r0, r0, lsl #16
40015ebc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015ec0:	00008a32 	andeq	r8, r0, r2, lsr sl
	...
40015ed8:	000a0038 	andeq	r0, sl, r8, lsr r0
40015edc:	00000800 	andeq	r0, r0, r0, lsl #16
40015ee0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40015ee4:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40015efc:	000a003c 	andeq	r0, sl, ip, lsr r0
40015f00:	00000800 	andeq	r0, r0, r0, lsl #16
40015f04:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015f08:	00008b5c 	andeq	r8, r0, ip, asr fp
	...
40015f20:	000a0040 	andeq	r0, sl, r0, asr #32
40015f24:	00000800 	andeq	r0, r0, r0, lsl #16
40015f28:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40015f2c:	000003d2 	ldrdeq	r0, [r0], -r2
	...
40015f44:	000a0044 	andeq	r0, sl, r4, asr #32
40015f48:	00000800 	andeq	r0, r0, r0, lsl #16
40015f4c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015f50:	00000e6e 	andeq	r0, r0, lr, ror #28
	...
40015f68:	000a0048 	andeq	r0, sl, r8, asr #32
40015f6c:	00000800 	andeq	r0, r0, r0, lsl #16
40015f70:	000047ff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
40015f74:	000007d2 	ldrdeq	r0, [r0], -r2
	...
40015f8c:	000a0120 	andeq	r0, sl, r0, lsr #2
40015f90:	00000800 	andeq	r0, r0, r0, lsl #16
40015f94:	00001000 	andeq	r1, r0, r0
	...
40015fb0:	000a0184 	andeq	r0, sl, r4, lsl #3
40015fb4:	00000800 	andeq	r0, r0, r0, lsl #16
40015fb8:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40015fbc:	00000070 	andeq	r0, r0, r0, ror r0
	...
40015fd4:	000a0104 	andeq	r0, sl, r4, lsl #2
40015fd8:	00000800 	andeq	r0, r0, r0, lsl #16
40015fdc:	0000ff00 	andeq	pc, r0, r0, lsl #30
40015fe0:	00003000 	andeq	r3, r0, r0
	...
40015ff8:	000a001c 	andeq	r0, sl, ip, lsl r0
40015ffc:	00000800 	andeq	r0, r0, r0, lsl #16
40016000:	0000a00f 	andeq	sl, r0, pc
40016004:	0000800a 	andeq	r8, r0, sl
	...
4001601c:	000a0028 	andeq	r0, sl, r8, lsr #32
40016020:	00000800 	andeq	r0, r0, r0, lsl #16
40016024:	0000c000 	andeq	ip, r0, r0
	...
40016040:	000a0440 	andeq	r0, sl, r0, asr #8
40016044:	00000800 	andeq	r0, r0, r0, lsl #16
40016048:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001604c:	000000cf 	andeq	r0, r0, pc, asr #1
	...
40016064:	000a0448 	andeq	r0, sl, r8, asr #8
40016068:	00000800 	andeq	r0, r0, r0, lsl #16
4001606c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016070:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40016088:	000a0450 	andeq	r0, sl, r0, asr r4
4001608c:	00000800 	andeq	r0, r0, r0, lsl #16
40016090:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016094:	000000cf 	andeq	r0, r0, pc, asr #1
	...
400160ac:	000a0454 	andeq	r0, sl, r4, asr r4
400160b0:	00000800 	andeq	r0, r0, r0, lsl #16
400160b4:	00000300 	andeq	r0, r0, r0, lsl #6
400160b8:	00000300 	andeq	r0, r0, r0, lsl #6
	...

Disassembly of section .data.sataElectricalConfigSerdesRev1Params:

400160d0 <sataElectricalConfigSerdesRev1Params>:
400160d0:	0001830c 	andeq	r8, r1, ip, lsl #6
400160d4:	00000028 	andeq	r0, r0, r8, lsr #32
400160d8:	00400008 	subeq	r0, r0, r8
400160dc:	00400000 	subeq	r0, r0, r0
	...
400160f4:	000a0104 	andeq	r0, sl, r4, lsl #2
400160f8:	00000800 	andeq	r0, r0, r0, lsl #16
400160fc:	0000ff00 	andeq	pc, r0, r0, lsl #30
40016100:	00004000 	andeq	r4, r0, r0
	...
40016118:	000a0018 	andeq	r0, sl, r8, lsl r0
4001611c:	00000800 	andeq	r0, r0, r0, lsl #16
40016120:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016124:	000006cf 	andeq	r0, r0, pc, asr #13
	...
4001613c:	000a0034 	andeq	r0, sl, r4, lsr r0
40016140:	00000800 	andeq	r0, r0, r0, lsl #16
40016144:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40016148:	00008a32 	andeq	r8, r0, r2, lsr sl
	...
40016160:	000a0038 	andeq	r0, sl, r8, lsr r0
40016164:	00000800 	andeq	r0, r0, r0, lsl #16
40016168:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001616c:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40016184:	000a003c 	andeq	r0, sl, ip, lsr r0
40016188:	00000800 	andeq	r0, r0, r0, lsl #16
4001618c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40016190:	00008b5c 	andeq	r8, r0, ip, asr fp
	...
400161a8:	000a0040 	andeq	r0, sl, r0, asr #32
400161ac:	00000800 	andeq	r0, r0, r0, lsl #16
400161b0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400161b4:	000003d2 	ldrdeq	r0, [r0], -r2
	...
400161cc:	000a0044 	andeq	r0, sl, r4, asr #32
400161d0:	00000800 	andeq	r0, r0, r0, lsl #16
400161d4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400161d8:	00000e6e 	andeq	r0, r0, lr, ror #28
	...
400161f0:	000a0048 	andeq	r0, sl, r8, asr #32
400161f4:	00000800 	andeq	r0, r0, r0, lsl #16
400161f8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400161fc:	000003d2 	ldrdeq	r0, [r0], -r2
	...
40016214:	000a0168 	andeq	r0, sl, r8, ror #2
40016218:	00000800 	andeq	r0, r0, r0, lsl #16
4001621c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40016220:	0000dd00 	andeq	sp, r0, r0, lsl #26
	...
40016238:	000a0184 	andeq	r0, sl, r4, lsl #3
4001623c:	00000800 	andeq	r0, r0, r0, lsl #16
40016240:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40016244:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .data.pexConfigRefClock25MHz:

4001625c <pexConfigRefClock25MHz>:
4001625c:	000a0004 	andeq	r0, sl, r4
40016260:	00000800 	andeq	r0, r0, r0, lsl #16
40016264:	0000001f 	andeq	r0, r0, pc, lsl r0
40016268:	00000002 	andeq	r0, r0, r2
	...
40016280:	000a013c 	andeq	r0, sl, ip, lsr r1
40016284:	00000800 	andeq	r0, r0, r0, lsl #16
40016288:	00000400 	andeq	r0, r0, r0, lsl #8
4001628c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
400162a4:	000a0740 	andeq	r0, sl, r0, asr #14
400162a8:	00000800 	andeq	r0, r0, r0, lsl #16
400162ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400162b0:	00000007 	andeq	r0, r0, r7
	...

Disassembly of section .data.sataAndSgmiiSpeedConfigParams:

400162c8 <sataAndSgmiiSpeedConfigParams>:
400162c8:	00018300 	andeq	r8, r1, r0, lsl #6
400162cc:	00000028 	andeq	r0, r0, r8, lsr #32
400162d0:	3fc00000 	svccc	0x00c00000
400162d4:	08800000 	stmeq	r0, {}	; <UNPREDICTABLE>
400162d8:	19800000 	stmibne	r0, {}	; <UNPREDICTABLE>
400162dc:	22000000 	andcs	r0, r0, #0
	...
400162ec:	000a0094 	muleq	sl, r4, r0
400162f0:	00000800 	andeq	r0, r0, r0, lsl #16
400162f4:	00000c00 	andeq	r0, r0, r0, lsl #24
400162f8:	00000800 	andeq	r0, r0, r0, lsl #16
400162fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016300:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016310:	000a0098 	muleq	sl, r8, r0
40016314:	00000800 	andeq	r0, r0, r0, lsl #16
40016318:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001631c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016320:	00000066 	andeq	r0, r0, r6, rrx
40016324:	00000066 	andeq	r0, r0, r6, rrx
	...
40016334:	000a008c 	andeq	r0, sl, ip, lsl #1
40016338:	00000800 	andeq	r0, r0, r0, lsl #16
4001633c:	0000000e 	andeq	r0, r0, lr
40016340:	00000004 	andeq	r0, r0, r4
40016344:	00000002 	andeq	r0, r0, r2
40016348:	00000002 	andeq	r0, r0, r2
	...

Disassembly of section .data.qsgmiiPortPowerUpParams:

40016358 <qsgmiiPortPowerUpParams>:
40016358:	00018494 	muleq	r1, r4, r4
4001635c:	00000000 	andeq	r0, r0, r0
40016360:	44000000 	strmi	r0, [r0], #-0
40016364:	44000000 	strmi	r0, [r0], #-0
	...
4001637c:	00018300 	andeq	r8, r1, r0, lsl #6
40016380:	00000028 	andeq	r0, r0, r8, lsr #32
40016384:	000f0006 	andeq	r0, pc, r6
40016388:	00080002 	andeq	r0, r8, r2
	...
400163a0:	00018300 	andeq	r8, r1, r0, lsl #6
400163a4:	00000028 	andeq	r0, r0, r8, lsr #32
400163a8:	00007800 	andeq	r7, r0, r0, lsl #16
400163ac:	00006000 	andeq	r6, r0, r0
	...
400163c4:	000a0004 	andeq	r0, sl, r4
400163c8:	00000800 	andeq	r0, r0, r0, lsl #16
400163cc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400163d0:	0000fc81 	andeq	pc, r0, r1, lsl #25
	...
400163e8:	000a013c 	andeq	r0, sl, ip, lsr r1
400163ec:	00000800 	andeq	r0, r0, r0, lsl #16
400163f0:	000004c0 	andeq	r0, r0, r0, asr #9
400163f4:	00000480 	andeq	r0, r0, r0, lsl #9
	...

Disassembly of section .data.sataAndSgmiiTxConfigSerdesRev2Params2:

4001640c <sataAndSgmiiTxConfigSerdesRev2Params2>:
4001640c:	00018318 	andeq	r8, r1, r8, lsl r3
40016410:	00000028 	andeq	r0, r0, r8, lsr #32
40016414:	0000000c 	andeq	r0, r0, ip
40016418:	0000000c 	andeq	r0, r0, ip
4001641c:	0000000c 	andeq	r0, r0, ip
	...
4001642c:	03e8000a 	mvneq	r0, #10
40016430:	00018300 	andeq	r8, r1, r0, lsl #6
40016434:	00000028 	andeq	r0, r0, r8, lsr #32
40016438:	40000000 	andmi	r0, r0, r0
4001643c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016440:	40000000 	andmi	r0, r0, r0
	...
40016454:	000a0098 	muleq	sl, r8, r0
40016458:	00000800 	andeq	r0, r0, r0, lsl #16
4001645c:	00000400 	andeq	r0, r0, r0, lsl #8
40016460:	00000400 	andeq	r0, r0, r0, lsl #8
40016464:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40016478:	00018318 	andeq	r8, r1, r8, lsl r3
4001647c:	00000028 	andeq	r0, r0, r8, lsr #32
40016480:	00000001 	andeq	r0, r0, r1
40016484:	00000001 	andeq	r0, r0, r1
40016488:	00000001 	andeq	r0, r0, r1
	...
40016498:	03e80001 	mvneq	r0, #1
4001649c:	00018300 	andeq	r8, r1, r0, lsl #6
400164a0:	00000028 	andeq	r0, r0, r8, lsr #32
400164a4:	40000000 	andmi	r0, r0, r0
400164a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
400164c0:	000a0098 	muleq	sl, r8, r0
400164c4:	00000800 	andeq	r0, r0, r0, lsl #16
400164c8:	00000400 	andeq	r0, r0, r0, lsl #8
400164cc:	00000000 	andeq	r0, r0, r0
400164d0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
400164e4:	000a0188 	andeq	r0, sl, r8, lsl #3
400164e8:	00000800 	andeq	r0, r0, r0, lsl #16
400164ec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400164f0:	000000de 	ldrdeq	r0, [r0], -lr
400164f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016508:	000a0188 	andeq	r0, sl, r8, lsl #3
4001650c:	00000800 	andeq	r0, r0, r0, lsl #16
40016510:	00000100 	andeq	r0, r0, r0, lsl #2
40016514:	00000100 	andeq	r0, r0, r0, lsl #2
40016518:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4001652c:	000a0188 	andeq	r0, sl, r8, lsl #3
40016530:	00000800 	andeq	r0, r0, r0, lsl #16
40016534:	00000100 	andeq	r0, r0, r0, lsl #2
40016538:	00000000 	andeq	r0, r0, r0
4001653c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...

Disassembly of section .data.commonPhysSelectorsSerdesRev2Map:

40016550 <commonPhysSelectorsSerdesRev2Map>:
40016550:	ffff0101 			; <UNDEFINED> instruction: 0xffff0101
40016554:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016558:	01ff01ff 	ldrsheq	r0, [pc, #31]	; 4001657f <commonPhysSelectorsSerdesRev2Map+0x2f>
4001655c:	ffff01ff 			; <UNDEFINED> instruction: 0xffff01ff
40016560:	0107ffff 	strdeq	pc, [r7, -pc]
40016564:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016568:	ffffff01 			; <UNDEFINED> instruction: 0xffffff01
4001656c:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
40016570:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016574:	ffff03ff 			; <UNDEFINED> instruction: 0xffff03ff
40016578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001657c:	0206ffff 	andeq	pc, r6, #1020	; 0x3fc
40016580:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016584:	ffffff03 			; <UNDEFINED> instruction: 0xffffff03
40016588:	ffff0403 			; <UNDEFINED> instruction: 0xffff0403
4001658c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016590:	03ff0405 	mvnseq	r0, #83886080	; 0x5000000
40016594:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016598:	03ff04ff 	mvnseq	r0, #-16777216	; 0xff000000
4001659c:	ff07ffff 			; <UNDEFINED> instruction: 0xff07ffff
400165a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400165a4:	ffff06ff 			; <UNDEFINED> instruction: 0xffff06ff
400165a8:	ffffff04 			; <UNDEFINED> instruction: 0xffffff04
400165ac:	ff05ffff 			; <UNDEFINED> instruction: 0xff05ffff
400165b0:	ffffff04 			; <UNDEFINED> instruction: 0xffffff04
400165b4:	050506ff 	streq	r0, [r5, #-1791]	; 0x6ff
400165b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400165bc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...

Disassembly of section .data.sgmiiElectricalConfigSerdesRev2Params:

400165ec <sgmiiElectricalConfigSerdesRev2Params>:
400165ec:	000a0034 	andeq	r0, sl, r4, lsr r0
400165f0:	00000800 	andeq	r0, r0, r0, lsl #16
400165f4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400165f8:	000008fa 	strdeq	r0, [r0], -sl
400165fc:	000008fa 	strdeq	r0, [r0], -sl
	...
40016610:	000a0038 	andeq	r0, sl, r8, lsr r0
40016614:	00000800 	andeq	r0, r0, r0, lsl #16
40016618:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001661c:	000003c9 	andeq	r0, r0, r9, asr #7
40016620:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40016634:	000a0184 	andeq	r0, sl, r4, lsl #3
40016638:	00000800 	andeq	r0, r0, r0, lsl #16
4001663c:	00000004 	andeq	r0, r0, r4
	...
40016658:	000a0440 	andeq	r0, sl, r0, asr #8
4001665c:	00000800 	andeq	r0, r0, r0, lsl #16
40016660:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016664:	0000008f 	andeq	r0, r0, pc, lsl #1
40016668:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
4001667c:	000a0104 	andeq	r0, sl, r4, lsl #2
40016680:	00000800 	andeq	r0, r0, r0, lsl #16
40016684:	0000ff00 	andeq	pc, r0, r0, lsl #30
40016688:	00003000 	andeq	r3, r0, r0
4001668c:	00003000 	andeq	r3, r0, r0
	...

Disassembly of section .data.sataPort0TxConfigParams:

400166a0 <sataPort0TxConfigParams>:
400166a0:	000a80a0 	andeq	r8, sl, r0, lsr #1
400166a4:	00038000 	andeq	r8, r3, r0
400166a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400166c4:	000a80a4 	andeq	r8, sl, r4, lsr #1
400166c8:	00038000 	andeq	r8, r3, r0
400166cc:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
400166d0:	00c40000 	sbceq	r0, r4, r0
	...
400166e8:	000a80a0 	andeq	r8, sl, r0, lsr #1
400166ec:	00038000 	andeq	r8, r3, r0
400166f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400166f4:	00000004 	andeq	r0, r0, r4
	...
4001670c:	000a80a4 	andeq	r8, sl, r4, lsr #1
40016710:	00038000 	andeq	r8, r3, r0
40016714:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016718:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .data.sgmiiElectricalConfigSerdesRev1Params:

40016730 <sgmiiElectricalConfigSerdesRev1Params>:
40016730:	000a0038 	andeq	r0, sl, r8, lsr r0
40016734:	00000800 	andeq	r0, r0, r0, lsl #16
40016738:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001673c:	000003c9 	andeq	r0, r0, r9, asr #7
40016740:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40016754:	000a0018 	andeq	r0, sl, r8, lsl r0
40016758:	00000800 	andeq	r0, r0, r0, lsl #16
4001675c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016760:	0000008f 	andeq	r0, r0, pc, lsl #1
40016764:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40016778:	000a0104 	andeq	r0, sl, r4, lsl #2
4001677c:	00000800 	andeq	r0, r0, r0, lsl #16
40016780:	0000ff00 	andeq	pc, r0, r0, lsl #30
40016784:	00004000 	andeq	r4, r0, r0
40016788:	00004000 	andeq	r4, r0, r0
	...

Disassembly of section .data.sataPort1TxConfigParams:

4001679c <sataPort1TxConfigParams>:
4001679c:	000a80a0 	andeq	r8, sl, r0, lsr #1
400167a0:	00038000 	andeq	r8, r3, r0
400167a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400167c0:	000a80a4 	andeq	r8, sl, r4, lsr #1
400167c4:	00038000 	andeq	r8, r3, r0
400167c8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
400167cc:	00c40000 	sbceq	r0, r4, r0
	...
400167e4:	000a80a0 	andeq	r8, sl, r0, lsr #1
400167e8:	00038000 	andeq	r8, r3, r0
400167ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400167f0:	00000004 	andeq	r0, r0, r4
	...
40016808:	000a80a4 	andeq	r8, sl, r4, lsr #1
4001680c:	00038000 	andeq	r8, r3, r0
40016810:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016814:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .data.commonPhysSelectorsSerdesRev1Map:

4001682c <commonPhysSelectorsSerdesRev1Map>:
4001682c:	ffff0101 			; <UNDEFINED> instruction: 0xffff0101
40016830:	ff00ffff 			; <UNDEFINED> instruction: 0xff00ffff
40016834:	01ff0102 	mvnseq	r0, r2, lsl #2
40016838:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
4001683c:	01ffff02 	mvnseq	pc, r2, lsl #30
40016840:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40016844:	00ffff01 	rscseq	pc, pc, r1, lsl #30
40016848:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
4001684c:	ff00ffff 			; <UNDEFINED> instruction: 0xff00ffff
40016850:	02ff03ff 	rscseq	r0, pc, #-67108861	; 0xfc000003
40016854:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
40016858:	0206ffff 	andeq	pc, r6, #1020	; 0x3fc
4001685c:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40016860:	00ffff03 	rscseq	pc, pc, r3, lsl #30
40016864:	ffff0403 			; <UNDEFINED> instruction: 0xffff0403
40016868:	ff00ffff 			; <UNDEFINED> instruction: 0xff00ffff
4001686c:	03ff0405 	mvnseq	r0, #83886080	; 0x5000000
40016870:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
40016874:	03ff04ff 	mvnseq	r0, #-16777216	; 0xff000000
40016878:	ff07ff00 			; <UNDEFINED> instruction: 0xff07ff00
4001687c:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
40016880:	ffff06ff 			; <UNDEFINED> instruction: 0xffff06ff
40016884:	ff00ff04 			; <UNDEFINED> instruction: 0xff00ff04
40016888:	ff05ffff 			; <UNDEFINED> instruction: 0xff05ffff
4001688c:	ffff0004 			; <UNDEFINED> instruction: 0xffff0004
40016890:	050506ff 	streq	r0, [r5, #-1791]	; 0x6ff
	...

Disassembly of section .data.CustomerBoardTopologyConfig:

400168c8 <CustomerBoardTopologyConfig>:
400168c8:	00040815 	andeq	r0, r4, r5, lsl r8
	...
400168d4:	00040815 	andeq	r0, r4, r5, lsl r8
	...
400168e0:	00040009 	andeq	r0, r4, r9
	...
400168ec:	00040815 	andeq	r0, r4, r5, lsl r8
	...
400168f8:	00000502 	andeq	r0, r0, r2, lsl #10
	...
4001691c:	00000500 	andeq	r0, r0, r0, lsl #10
	...
40016928:	00040304 	andeq	r0, r4, r4, lsl #6
	...
40016934:	00040305 	andeq	r0, r4, r5, lsl #6
	...
40016940:	00040307 	andeq	r0, r4, r7, lsl #6
	...
4001694c:	00040306 	andeq	r0, r4, r6, lsl #6
	...
40016958:	0004050d 	andeq	r0, r4, sp, lsl #10
	...
40016970:	00040304 	andeq	r0, r4, r4, lsl #6
	...
4001697c:	00040009 	andeq	r0, r4, r9
	...
40016988:	00000501 	andeq	r0, r0, r1, lsl #10
	...
40016994:	0004050d 	andeq	r0, r4, sp, lsl #10
	...
400169a0:	00000502 	andeq	r0, r0, r2, lsl #10
	...
400169ac:	0004000a 	andeq	r0, r4, sl
	...

Disassembly of section .data.loadTopologyFuncArr:

400169c4 <loadTopologyFuncArr>:
400169c4:	400048e5 	andmi	r4, r0, r5, ror #17
400169c8:	400048e5 	andmi	r4, r0, r5, ror #17
400169cc:	400048e5 	andmi	r4, r0, r5, ror #17

Disassembly of section .data.ddr3DlbConfigTable:

400169d0 <ddr3DlbConfigTable>:
400169d0:	00001700 	andeq	r1, r0, r0, lsl #14
400169d4:	2000005c 	andcs	r0, r0, ip, asr r0
400169d8:	00001704 	andeq	r1, r0, r4, lsl #14
400169dc:	00880000 	addeq	r0, r8, r0
400169e0:	00001708 	andeq	r1, r0, r8, lsl #14
400169e4:	0f7f007f 	svceq	0x007f007f
400169e8:	0000170c 	andeq	r1, r0, ip, lsl #14
400169ec:	0000129f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
400169f0:	00001710 	andeq	r1, r0, r0, lsl r7
400169f4:	00ff0000 	rscseq	r0, pc, r0
400169f8:	00001770 	andeq	r1, r0, r0, ror r7
400169fc:	04030802 	streq	r0, [r3], #-2050	; 0x802
40016a00:	00001774 	andeq	r1, r0, r4, ror r7
40016a04:	00000a02 	andeq	r0, r0, r2, lsl #20
40016a08:	00001778 	andeq	r1, r0, r8, ror r7
40016a0c:	09000a01 	stmdbeq	r0, {r0, r9, fp}
40016a10:	0000177c 	andeq	r1, r0, ip, ror r7
40016a14:	00020005 	andeq	r0, r2, r5
40016a18:	00001780 	andeq	r1, r0, r0, lsl #15
40016a1c:	00060f10 	andeq	r0, r6, r0, lsl pc
40016a20:	00001784 	andeq	r1, r0, r4, lsl #15
40016a24:	00000543 	andeq	r0, r0, r3, asr #10
40016a28:	00001788 	andeq	r1, r0, r8, lsl #15
40016a2c:	00000000 	andeq	r0, r0, r0
40016a30:	00001714 	andeq	r1, r0, r4, lsl r7
	...

Disassembly of section .data.ddrType:

40016a40 <ddrType>:
40016a40:	40011d84 	andmi	r1, r1, r4, lsl #27

Disassembly of section .data.genericInitController:

40016a44 <genericInitController>:
40016a44:	Address 0x40016a44 is out of bounds.


Disassembly of section .data.TopologyMap:

40016a48 <TopologyMap>:
40016a48:	00000001 	andeq	r0, r0, r1
40016a4c:	00000001 	andeq	r0, r0, r1
	...
40016a5c:	00000001 	andeq	r0, r0, r1
	...
40016a6c:	00000001 	andeq	r0, r0, r1
	...
40016a7c:	00000001 	andeq	r0, r0, r1
	...
40016a8c:	00000001 	andeq	r0, r0, r1
	...
40016a9c:	0602020f 	streq	r0, [r2], -pc, lsl #4
40016aa0:	00020000 	andeq	r0, r2, r0
40016aa4:	00000003 	andeq	r0, r0, r3
40016aa8:	00000001 	andeq	r0, r0, r1
40016aac:	00000001 	andeq	r0, r0, r1
	...
40016abc:	00000001 	andeq	r0, r0, r1
	...
40016acc:	00000001 	andeq	r0, r0, r1
	...
40016adc:	00000001 	andeq	r0, r0, r1
	...
40016aec:	00000001 	andeq	r0, r0, r1
	...
40016afc:	0402020f 	streq	r0, [r2], #-527	; 0x20f
40016b00:	00000000 	andeq	r0, r0, r0
40016b04:	00000003 	andeq	r0, r0, r3
40016b08:	00000001 	andeq	r0, r0, r1
40016b0c:	00000001 	andeq	r0, r0, r1
	...
40016b1c:	00000001 	andeq	r0, r0, r1
	...
40016b2c:	00000001 	andeq	r0, r0, r1
	...
40016b3c:	00000001 	andeq	r0, r0, r1
	...
40016b4c:	00000001 	andeq	r0, r0, r1
	...
40016b5c:	0402020c 	streq	r0, [r2], #-524	; 0x20c
40016b60:	00000000 	andeq	r0, r0, r0
40016b64:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.debugTrainingAccess:

40016b68 <debugTrainingAccess>:
40016b68:	Address 0x40016b68 is out of bounds.


Disassembly of section .data.debugTraining:

40016b69 <debugTraining>:
40016b69:	Address 0x40016b69 is out of bounds.


Disassembly of section .data.isBistResetBit:

40016b6a <isBistResetBit>:
40016b6a:	Address 0x40016b6a is out of bounds.


Disassembly of section .data.sweepPatternIndexStart:

40016b6b <sweepPatternIndexStart>:
40016b6b:	Address 0x40016b6b is out of bounds.


Disassembly of section .data.sweepPatternIndexEnd:

40016b6c <sweepPatternIndexEnd>:
40016b6c:	Address 0x40016b6c is out of bounds.


Disassembly of section .data.debugCentralization:

40016b6d <debugCentralization>:
40016b6d:	Address 0x40016b6d is out of bounds.


Disassembly of section .data.debugTrainingStatic:

40016b6e <debugTrainingStatic>:
40016b6e:	Address 0x40016b6e is out of bounds.


Disassembly of section .data.debugLeveling:

40016b6f <debugLeveling>:
40016b6f:	Address 0x40016b6f is out of bounds.


Disassembly of section .data.debugTrainingA38x:

40016b70 <debugTrainingA38x>:
40016b70:	Address 0x40016b70 is out of bounds.


Disassembly of section .data.sweepCnt:

40016b71 <sweepCnt>:
40016b71:	Address 0x40016b71 is out of bounds.


Disassembly of section .data.debugPbs:

40016b74 <debugPbs>:
40016b74:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.debugTrainingHwAlg:

40016b78 <debugTrainingHwAlg>:
40016b78:	Address 0x40016b78 is out of bounds.


Disassembly of section .data.sweepPattern:

40016b79 <sweepPattern>:
40016b79:	Address 0x40016b79 is out of bounds.


Disassembly of section .data.bistOffset:

40016b7c <bistOffset>:
40016b7c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .data.ckDelay:

40016b80 <ckDelay>:
40016b80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnodtData:

40016b84 <gZnodtData>:
40016b84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.odtConfig:

40016b88 <odtConfig>:
40016b88:	00000001 	andeq	r0, r0, r1

Disassembly of section .data.gZpodtCtrl:

40016b8c <gZpodtCtrl>:
40016b8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gRttNom:

40016b90 <gRttNom>:
40016b90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gDic:

40016b94 <gDic>:
40016b94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.isAdllCalibBeforeInit:

40016b98 <isAdllCalibBeforeInit>:
40016b98:	Address 0x40016b98 is out of bounds.


Disassembly of section .data.PhyReg1Val:

40016b9c <PhyReg1Val>:
40016b9c:	00000008 	andeq	r0, r0, r8

Disassembly of section .data.vrefInitialValue:

40016ba0 <vrefInitialValue>:
40016ba0:	00000004 	andeq	r0, r0, r4

Disassembly of section .data.gZnriCtrl:

40016ba4 <gZnriCtrl>:
40016ba4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnriData:

40016ba8 <gZnriData>:
40016ba8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnodtCtrl:

40016bac <gZnodtCtrl>:
40016bac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZpriData:

40016bb0 <gZpriData>:
40016bb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.clampTbl:

40016bb4 <clampTbl>:
40016bb4:	00000003 	andeq	r0, r0, r3
40016bb8:	00000003 	andeq	r0, r0, r3
40016bbc:	00000003 	andeq	r0, r0, r3
40016bc0:	00000003 	andeq	r0, r0, r3
40016bc4:	00000003 	andeq	r0, r0, r3
40016bc8:	00000003 	andeq	r0, r0, r3
40016bcc:	00000003 	andeq	r0, r0, r3
40016bd0:	00000003 	andeq	r0, r0, r3
40016bd4:	00000003 	andeq	r0, r0, r3
40016bd8:	00000003 	andeq	r0, r0, r3
40016bdc:	00000003 	andeq	r0, r0, r3
40016be0:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.xsbValidationBaseAddress:

40016be4 <xsbValidationBaseAddress>:
40016be4:	0000f000 	andeq	pc, r0, r0

Disassembly of section .data.maskTuneFunc:

40016be8 <maskTuneFunc>:
40016be8:	003150f0 	ldrshteq	r5, [r1], -r0

Disassembly of section .data.uiODTConfig:

40016bec <uiODTConfig>:
40016bec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZpodtData:

40016bf0 <gZpodtData>:
40016bf0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.mode2T:

40016bf4 <mode2T>:
40016bf4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>

Disassembly of section .data.PhyReg3Val:

40016bf8 <PhyReg3Val>:
40016bf8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.odtAdditional:

40016bfc <odtAdditional>:
40016bfc:	00000001 	andeq	r0, r0, r1

Disassembly of section .data.gZpriCtrl:

40016c00 <gZpriCtrl>:
40016c00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.initFreq:

40016c04 <initFreq>:
40016c04:	Address 0x40016c04 is out of bounds.


Disassembly of section .data.gRttWR:

40016c08 <gRttWR>:
40016c08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.maskResultsDqRegMap:

40016c0c <maskResultsDqRegMap>:
40016c0c:	18b818b4 	ldmne	r8!, {r2, r4, r5, r7, fp, ip}
40016c10:	18c018bc 	stmiane	r0, {r2, r3, r4, r5, r7, fp, ip}^
40016c14:	18c818c4 	stmiane	r8, {r2, r6, r7, fp, ip}^
40016c18:	18f018cc 	ldmne	r0!, {r2, r3, r6, r7, fp, ip}^
40016c1c:	18f818f4 	ldmne	r8!, {r2, r4, r5, r6, r7, fp, ip}^
40016c20:	193018fc 	ldmdbne	r0!, {r2, r3, r4, r5, r6, r7, fp, ip}
40016c24:	19381934 	ldmdbne	r8!, {r2, r4, r5, r8, fp, ip}
40016c28:	19b0193c 	ldmibne	r0!, {r2, r3, r4, r5, r8, fp, ip}
40016c2c:	19b819b4 	ldmibne	r8!, {r2, r4, r5, r7, r8, fp, ip}
40016c30:	19c019bc 	stmibne	r0, {r2, r3, r4, r5, r7, r8, fp, ip}^
40016c34:	19c819c4 	stmibne	r8, {r2, r6, r7, r8, fp, ip}^
40016c38:	19f019cc 	ldmibne	r0!, {r2, r3, r6, r7, r8, fp, ip}^
40016c3c:	19f819f4 	ldmibne	r8!, {r2, r4, r5, r6, r7, r8, fp, ip}^
40016c40:	1a3019fc 	bne	40c1d438 <startIf+0xbfca60>
40016c44:	1a381a34 	bne	40e1d51c <startIf+0xdfcb44>
40016c48:	1ab01a3c 	bne	3ec1d540 <MV_CPU_LE+0x3ec1d53f>
40016c4c:	1ab81ab4 	bne	3ee1d724 <MV_CPU_LE+0x3ee1d723>
40016c50:	1ac01abc 	bne	3f01d748 <MV_CPU_LE+0x3f01d747>
40016c54:	1ac81ac4 	bne	3f21d76c <MV_CPU_LE+0x3f21d76b>
40016c58:	1af01acc 	bne	3fc1d790 <MV_CPU_LE+0x3fc1d78f>

Disassembly of section .data.maskResultsDqRegMapPup3ECC:

40016c5c <maskResultsDqRegMapPup3ECC>:
40016c5c:	18b818b4 	ldmne	r8!, {r2, r4, r5, r7, fp, ip}
40016c60:	18c018bc 	stmiane	r0, {r2, r3, r4, r5, r7, fp, ip}^
40016c64:	18c818c4 	stmiane	r8, {r2, r6, r7, fp, ip}^
40016c68:	18f018cc 	ldmne	r0!, {r2, r3, r6, r7, fp, ip}^
40016c6c:	18f818f4 	ldmne	r8!, {r2, r4, r5, r6, r7, fp, ip}^
40016c70:	193018fc 	ldmdbne	r0!, {r2, r3, r4, r5, r6, r7, fp, ip}
40016c74:	19381934 	ldmdbne	r8!, {r2, r4, r5, r8, fp, ip}
40016c78:	19b0193c 	ldmibne	r0!, {r2, r3, r4, r5, r8, fp, ip}
40016c7c:	19b819b4 	ldmibne	r8!, {r2, r4, r5, r7, r8, fp, ip}
40016c80:	19c019bc 	stmibne	r0, {r2, r3, r4, r5, r7, r8, fp, ip}^
40016c84:	19c819c4 	stmibne	r8, {r2, r6, r7, r8, fp, ip}^
40016c88:	19f019cc 	ldmibne	r0!, {r2, r3, r6, r7, r8, fp, ip}^
40016c8c:	1ab81ab4 	bne	3ee1d764 <MV_CPU_LE+0x3ee1d763>
40016c90:	1ac01abc 	bne	3f01d788 <MV_CPU_LE+0x3f01d787>
40016c94:	1ac81ac4 	bne	3f21d7ac <MV_CPU_LE+0x3f21d7ab>
40016c98:	1af01acc 	bne	3fc1d7d0 <MV_CPU_LE+0x3fc1d7cf>
40016c9c:	19f819f4 	ldmibne	r8!, {r2, r4, r5, r6, r7, r8, fp, ip}^
40016ca0:	1a3019fc 	bne	40c1d498 <startIf+0xbfcac0>
40016ca4:	1a381a34 	bne	40e1d57c <startIf+0xdfcba4>
40016ca8:	1ab01a3c 	bne	3ec1d5a0 <MV_CPU_LE+0x3ec1d59f>

Disassembly of section .data.patternTable_16:

40016cac <patternTable_16>:
40016cac:	01020101 	tsteq	r2, r1, lsl #2
40016cb0:	00000080 	andeq	r0, r0, r0, lsl #1
40016cb4:	00000002 	andeq	r0, r0, r2
40016cb8:	01020101 	tsteq	r2, r1, lsl #2
40016cbc:	000000c0 	andeq	r0, r0, r0, asr #1
40016cc0:	00000002 	andeq	r0, r0, r2
40016cc4:	01020101 	tsteq	r2, r1, lsl #2
40016cc8:	00000380 	andeq	r0, r0, r0, lsl #7
40016ccc:	00000002 	andeq	r0, r0, r2
40016cd0:	01020101 	tsteq	r2, r1, lsl #2
40016cd4:	00000040 	andeq	r0, r0, r0, asr #32
40016cd8:	00000002 	andeq	r0, r0, r2
40016cdc:	01020101 	tsteq	r2, r1, lsl #2
40016ce0:	00000100 	andeq	r0, r0, r0, lsl #2
40016ce4:	00000002 	andeq	r0, r0, r2
40016ce8:	01020101 	tsteq	r2, r1, lsl #2
40016cec:	00000000 	andeq	r0, r0, r0
40016cf0:	00000002 	andeq	r0, r0, r2
40016cf4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016cf8:	00000140 	andeq	r0, r0, r0, asr #2
40016cfc:	00000010 	andeq	r0, r0, r0, lsl r0
40016d00:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d04:	00000190 	muleq	r0, r0, r1
40016d08:	00000010 	andeq	r0, r0, r0, lsl r0
40016d0c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d10:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40016d14:	00000010 	andeq	r0, r0, r0, lsl r0
40016d18:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d1c:	00000210 	andeq	r0, r0, r0, lsl r2
40016d20:	00000010 	andeq	r0, r0, r0, lsl r0
40016d24:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d28:	00000250 	andeq	r0, r0, r0, asr r2
40016d2c:	00000010 	andeq	r0, r0, r0, lsl r0
40016d30:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d34:	00000290 	muleq	r0, r0, r2
40016d38:	00000010 	andeq	r0, r0, r0, lsl r0
40016d3c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d40:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40016d44:	00000010 	andeq	r0, r0, r0, lsl r0
40016d48:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d4c:	00000310 	andeq	r0, r0, r0, lsl r3
40016d50:	00000010 	andeq	r0, r0, r0, lsl r0
40016d54:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d58:	00000350 	andeq	r0, r0, r0, asr r3
40016d5c:	00000010 	andeq	r0, r0, r0, lsl r0
40016d60:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d64:	000004c0 	andeq	r0, r0, r0, asr #9
40016d68:	00000010 	andeq	r0, r0, r0, lsl r0
40016d6c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d70:	000003c0 	andeq	r0, r0, r0, asr #7
40016d74:	00000010 	andeq	r0, r0, r0, lsl r0
40016d78:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d7c:	00000400 	andeq	r0, r0, r0, lsl #8
40016d80:	00000010 	andeq	r0, r0, r0, lsl r0
40016d84:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d88:	00000440 	andeq	r0, r0, r0, asr #8
40016d8c:	00000010 	andeq	r0, r0, r0, lsl r0
40016d90:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016d94:	00000480 	andeq	r0, r0, r0, lsl #9
40016d98:	00000010 	andeq	r0, r0, r0, lsl r0
40016d9c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016da0:	00006280 	andeq	r6, r0, r0, lsl #5
40016da4:	00000010 	andeq	r0, r0, r0, lsl r0
40016da8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016dac:	00006680 	andeq	r6, r0, r0, lsl #13
40016db0:	00000010 	andeq	r0, r0, r0, lsl r0
40016db4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016db8:	00006a80 	andeq	r6, r0, r0, lsl #21
40016dbc:	00000010 	andeq	r0, r0, r0, lsl r0
40016dc0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016dc4:	00006e80 	andeq	r6, r0, r0, lsl #29
40016dc8:	00000010 	andeq	r0, r0, r0, lsl r0
40016dcc:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016dd0:	00007280 	andeq	r7, r0, r0, lsl #5
40016dd4:	00000010 	andeq	r0, r0, r0, lsl r0
40016dd8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016ddc:	00007680 	andeq	r7, r0, r0, lsl #13
40016de0:	00000010 	andeq	r0, r0, r0, lsl r0
40016de4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016de8:	00007a80 	andeq	r7, r0, r0, lsl #21
40016dec:	00000010 	andeq	r0, r0, r0, lsl r0
40016df0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016df4:	00007e80 	andeq	r7, r0, r0, lsl #29
40016df8:	00000010 	andeq	r0, r0, r0, lsl r0
40016dfc:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016e00:	00008280 	andeq	r8, r0, r0, lsl #5
40016e04:	00000010 	andeq	r0, r0, r0, lsl r0
40016e08:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016e0c:	00008680 	andeq	r8, r0, r0, lsl #13
40016e10:	00000010 	andeq	r0, r0, r0, lsl r0
40016e14:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016e18:	00008a80 	andeq	r8, r0, r0, lsl #21
40016e1c:	00000010 	andeq	r0, r0, r0, lsl r0
40016e20:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016e24:	00008e80 	andeq	r8, r0, r0, lsl #29
40016e28:	00000010 	andeq	r0, r0, r0, lsl r0
40016e2c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016e30:	00009280 	andeq	r9, r0, r0, lsl #5
40016e34:	00000010 	andeq	r0, r0, r0, lsl r0
40016e38:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016e3c:	00009680 	andeq	r9, r0, r0, lsl #13
40016e40:	00000010 	andeq	r0, r0, r0, lsl r0
40016e44:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016e48:	00009a80 	andeq	r9, r0, r0, lsl #21
40016e4c:	00000010 	andeq	r0, r0, r0, lsl r0
40016e50:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016e54:	00009e80 	andeq	r9, r0, r0, lsl #29
40016e58:	00000010 	andeq	r0, r0, r0, lsl r0
40016e5c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40016e60:	0000a280 	andeq	sl, r0, r0, lsl #5
40016e64:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .data.maskResultsPupRegMap:

40016e68 <maskResultsPupRegMap>:
40016e68:	18341830 	ldmdane	r4!, {r4, r5, fp, ip}
40016e6c:	183c1838 	ldmdane	ip!, {r3, r4, r5, fp, ip}
40016e70:	Address 0x40016e70 is out of bounds.


Disassembly of section .data.maskResultsPupRegMapPup3ECC:

40016e72 <maskResultsPupRegMapPup3ECC>:
40016e72:	18341830 	ldmdane	r4!, {r4, r5, fp, ip}
40016e76:	18b01838 	ldmne	r0!, {r3, r4, r5, fp, ip}
40016e7a:	Address 0x40016e7a is out of bounds.


Disassembly of section .data.maxPollingForDone:

40016e7c <maxPollingForDone>:
40016e7c:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .data.patternTable_32:

40016e80 <patternTable_32>:
40016e80:	03020303 	movweq	r0, #8963	; 0x2303
40016e84:	00000080 	andeq	r0, r0, r0, lsl #1
40016e88:	00000004 	andeq	r0, r0, r4
40016e8c:	03020303 	movweq	r0, #8963	; 0x2303
40016e90:	000000c0 	andeq	r0, r0, r0, asr #1
40016e94:	00000004 	andeq	r0, r0, r4
40016e98:	03020303 	movweq	r0, #8963	; 0x2303
40016e9c:	00000380 	andeq	r0, r0, r0, lsl #7
40016ea0:	00000004 	andeq	r0, r0, r4
40016ea4:	03020303 	movweq	r0, #8963	; 0x2303
40016ea8:	00000040 	andeq	r0, r0, r0, asr #32
40016eac:	00000004 	andeq	r0, r0, r4
40016eb0:	03020303 	movweq	r0, #8963	; 0x2303
40016eb4:	00000100 	andeq	r0, r0, r0, lsl #2
40016eb8:	00000004 	andeq	r0, r0, r4
40016ebc:	03020303 	movweq	r0, #8963	; 0x2303
40016ec0:	00000000 	andeq	r0, r0, r0
40016ec4:	00000004 	andeq	r0, r0, r4
40016ec8:	0f020f1f 	svceq	0x00020f1f
40016ecc:	00000140 	andeq	r0, r0, r0, asr #2
40016ed0:	00000020 	andeq	r0, r0, r0, lsr #32
40016ed4:	0f020f1f 	svceq	0x00020f1f
40016ed8:	00000190 	muleq	r0, r0, r1
40016edc:	00000020 	andeq	r0, r0, r0, lsr #32
40016ee0:	0f020f1f 	svceq	0x00020f1f
40016ee4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40016ee8:	00000020 	andeq	r0, r0, r0, lsr #32
40016eec:	0f020f1f 	svceq	0x00020f1f
40016ef0:	00000210 	andeq	r0, r0, r0, lsl r2
40016ef4:	00000020 	andeq	r0, r0, r0, lsr #32
40016ef8:	0f020f1f 	svceq	0x00020f1f
40016efc:	00000250 	andeq	r0, r0, r0, asr r2
40016f00:	00000020 	andeq	r0, r0, r0, lsr #32
40016f04:	0f020f1f 	svceq	0x00020f1f
40016f08:	00000290 	muleq	r0, r0, r2
40016f0c:	00000020 	andeq	r0, r0, r0, lsr #32
40016f10:	0f020f1f 	svceq	0x00020f1f
40016f14:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40016f18:	00000020 	andeq	r0, r0, r0, lsr #32
40016f1c:	0f020f1f 	svceq	0x00020f1f
40016f20:	00000310 	andeq	r0, r0, r0, lsl r3
40016f24:	00000020 	andeq	r0, r0, r0, lsr #32
40016f28:	0f020f1f 	svceq	0x00020f1f
40016f2c:	00000350 	andeq	r0, r0, r0, asr r3
40016f30:	00000020 	andeq	r0, r0, r0, lsr #32
40016f34:	0f020f1f 	svceq	0x00020f1f
40016f38:	000004c0 	andeq	r0, r0, r0, asr #9
40016f3c:	00000020 	andeq	r0, r0, r0, lsr #32
40016f40:	0f020f1f 	svceq	0x00020f1f
40016f44:	000003c0 	andeq	r0, r0, r0, asr #7
40016f48:	00000020 	andeq	r0, r0, r0, lsr #32
40016f4c:	0f020f1f 	svceq	0x00020f1f
40016f50:	00000400 	andeq	r0, r0, r0, lsl #8
40016f54:	00000020 	andeq	r0, r0, r0, lsr #32
40016f58:	0f020f1f 	svceq	0x00020f1f
40016f5c:	00000440 	andeq	r0, r0, r0, asr #8
40016f60:	00000020 	andeq	r0, r0, r0, lsr #32
40016f64:	0f020f1f 	svceq	0x00020f1f
40016f68:	00000480 	andeq	r0, r0, r0, lsl #9
40016f6c:	00000020 	andeq	r0, r0, r0, lsr #32
40016f70:	0f020f1f 	svceq	0x00020f1f
40016f74:	00006280 	andeq	r6, r0, r0, lsl #5
40016f78:	00000020 	andeq	r0, r0, r0, lsr #32
40016f7c:	0f020f1f 	svceq	0x00020f1f
40016f80:	00006680 	andeq	r6, r0, r0, lsl #13
40016f84:	00000020 	andeq	r0, r0, r0, lsr #32
40016f88:	0f020f1f 	svceq	0x00020f1f
40016f8c:	00006a80 	andeq	r6, r0, r0, lsl #21
40016f90:	00000020 	andeq	r0, r0, r0, lsr #32
40016f94:	0f020f1f 	svceq	0x00020f1f
40016f98:	00006e80 	andeq	r6, r0, r0, lsl #29
40016f9c:	00000020 	andeq	r0, r0, r0, lsr #32
40016fa0:	0f020f1f 	svceq	0x00020f1f
40016fa4:	00007280 	andeq	r7, r0, r0, lsl #5
40016fa8:	00000020 	andeq	r0, r0, r0, lsr #32
40016fac:	0f020f1f 	svceq	0x00020f1f
40016fb0:	00007680 	andeq	r7, r0, r0, lsl #13
40016fb4:	00000020 	andeq	r0, r0, r0, lsr #32
40016fb8:	0f020f1f 	svceq	0x00020f1f
40016fbc:	00007a80 	andeq	r7, r0, r0, lsl #21
40016fc0:	00000020 	andeq	r0, r0, r0, lsr #32
40016fc4:	0f020f1f 	svceq	0x00020f1f
40016fc8:	00007e80 	andeq	r7, r0, r0, lsl #29
40016fcc:	00000020 	andeq	r0, r0, r0, lsr #32
40016fd0:	0f020f1f 	svceq	0x00020f1f
40016fd4:	00008280 	andeq	r8, r0, r0, lsl #5
40016fd8:	00000020 	andeq	r0, r0, r0, lsr #32
40016fdc:	0f020f1f 	svceq	0x00020f1f
40016fe0:	00008680 	andeq	r8, r0, r0, lsl #13
40016fe4:	00000020 	andeq	r0, r0, r0, lsr #32
40016fe8:	0f020f1f 	svceq	0x00020f1f
40016fec:	00008a80 	andeq	r8, r0, r0, lsl #21
40016ff0:	00000020 	andeq	r0, r0, r0, lsr #32
40016ff4:	0f020f1f 	svceq	0x00020f1f
40016ff8:	00008e80 	andeq	r8, r0, r0, lsl #29
40016ffc:	00000020 	andeq	r0, r0, r0, lsr #32
40017000:	0f020f1f 	svceq	0x00020f1f
40017004:	00009280 	andeq	r9, r0, r0, lsl #5
40017008:	00000020 	andeq	r0, r0, r0, lsr #32
4001700c:	0f020f1f 	svceq	0x00020f1f
40017010:	00009680 	andeq	r9, r0, r0, lsl #13
40017014:	00000020 	andeq	r0, r0, r0, lsr #32
40017018:	0f020f1f 	svceq	0x00020f1f
4001701c:	00009a80 	andeq	r9, r0, r0, lsl #21
40017020:	00000020 	andeq	r0, r0, r0, lsr #32
40017024:	0f020f1f 	svceq	0x00020f1f
40017028:	00009e80 	andeq	r9, r0, r0, lsl #29
4001702c:	00000020 	andeq	r0, r0, r0, lsr #32
40017030:	0f020f1f 	svceq	0x00020f1f
40017034:	0000a280 	andeq	sl, r0, r0, lsl #5
40017038:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .data.vrefWindowSizeTh:

4001703c <vrefWindowSizeTh>:
4001703c:	Address 0x4001703c is out of bounds.


Disassembly of section .data.rfcTable:

4001703e <rfcTable>:
4001703e:	006e005a 	rsbeq	r0, lr, sl, asr r0
40017042:	010400a0 	smlatbeq	r4, r0, r0, r0
40017046:	Address 0x40017046 is out of bounds.


Disassembly of section .data.freqVal:

40017048 <freqVal>:
40017048:	00000000 	andeq	r0, r0, r0
4001704c:	00000190 	muleq	r0, r0, r1
40017050:	00000215 	andeq	r0, r0, r5, lsl r2
40017054:	0000029a 	muleq	r0, sl, r2
40017058:	00000320 	andeq	r0, r0, r0, lsr #6
4001705c:	000003a5 	andeq	r0, r0, r5, lsr #7
40017060:	0000042a 	andeq	r0, r0, sl, lsr #8
40017064:	00000137 	andeq	r0, r0, r7, lsr r1
40017068:	0000014d 	andeq	r0, r0, sp, asr #2
4001706c:	000001d3 	ldrdeq	r0, [r0], -r3
40017070:	00000352 	andeq	r0, r0, r2, asr r3
40017074:	00000258 	andeq	r0, r0, r8, asr r2
40017078:	0000012c 	andeq	r0, r0, ip, lsr #2
4001707c:	00000384 	andeq	r0, r0, r4, lsl #7
40017080:	00000168 	andeq	r0, r0, r8, ror #2
40017084:	000003e8 	andeq	r0, r0, r8, ror #7

Disassembly of section .data.casWriteLatencyTable:

40017088 <casWriteLatencyTable>:
40017088:	00000505 	andeq	r0, r0, r5, lsl #10
4001708c:	05000000 	streq	r0, [r0, #-0]
40017090:	00000005 	andeq	r0, r0, r5
40017094:	00050005 	andeq	r0, r5, r5
40017098:	00000505 	andeq	r0, r0, r5, lsl #10
4001709c:	05000000 	streq	r0, [r0, #-0]
400170a0:	00000005 	andeq	r0, r0, r5
400170a4:	00050005 	andeq	r0, r5, r5
400170a8:	00060505 	andeq	r0, r6, r5, lsl #10
400170ac:	05000000 	streq	r0, [r0, #-0]
400170b0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400170b4:	00050005 	andeq	r0, r5, r5
400170b8:	00060505 	andeq	r0, r6, r5, lsl #10
400170bc:	05000000 	streq	r0, [r0, #-0]
400170c0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400170c4:	00050005 	andeq	r0, r5, r5
400170c8:	00060505 	andeq	r0, r6, r5, lsl #10
400170cc:	05000000 	streq	r0, [r0, #-0]
400170d0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400170d4:	00050005 	andeq	r0, r5, r5
400170d8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400170dc:	05000000 	streq	r0, [r0, #-0]
400170e0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400170e4:	00050005 	andeq	r0, r5, r5
400170e8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400170ec:	05000000 	streq	r0, [r0, #-0]
400170f0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400170f4:	00050005 	andeq	r0, r5, r5
400170f8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400170fc:	05000000 	streq	r0, [r0, #-0]
40017100:	07000605 	streq	r0, [r0, -r5, lsl #12]
40017104:	00050005 	andeq	r0, r5, r5
40017108:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001710c:	05000000 	streq	r0, [r0, #-0]
40017110:	07000605 	streq	r0, [r0, -r5, lsl #12]
40017114:	00050005 	andeq	r0, r5, r5
40017118:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001711c:	05000008 	streq	r0, [r0, #-8]
40017120:	07000605 	streq	r0, [r0, -r5, lsl #12]
40017124:	00050005 	andeq	r0, r5, r5
40017128:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001712c:	05000008 	streq	r0, [r0, #-8]
40017130:	07000605 	streq	r0, [r0, -r5, lsl #12]
40017134:	00050005 	andeq	r0, r5, r5
40017138:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001713c:	05000008 	streq	r0, [r0, #-8]
40017140:	07000605 	streq	r0, [r0, -r5, lsl #12]
40017144:	00050005 	andeq	r0, r5, r5
40017148:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001714c:	05000008 	streq	r0, [r0, #-8]
40017150:	07000605 	streq	r0, [r0, -r5, lsl #12]
40017154:	00050005 	andeq	r0, r5, r5
40017158:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001715c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40017160:	07090605 	streq	r0, [r9, -r5, lsl #12]
40017164:	00050005 	andeq	r0, r5, r5
40017168:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001716c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40017170:	07090605 	streq	r0, [r9, -r5, lsl #12]
40017174:	00050005 	andeq	r0, r5, r5
40017178:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001717c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40017180:	07090605 	streq	r0, [r9, -r5, lsl #12]
40017184:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}
40017188:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001718c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40017190:	07090605 	streq	r0, [r9, -r5, lsl #12]
40017194:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}
40017198:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001719c:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
400171a0:	07090605 	streq	r0, [r9, -r5, lsl #12]
400171a4:	0a050905 	beq	401595c0 <startIf+0x138be8>
400171a8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400171ac:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
400171b0:	07090605 	streq	r0, [r9, -r5, lsl #12]
400171b4:	0a050905 	beq	401595d0 <startIf+0x138bf8>
400171b8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400171bc:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
400171c0:	07090605 	streq	r0, [r9, -r5, lsl #12]
400171c4:	0a050905 	beq	401595e0 <startIf+0x138c08>
400171c8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400171cc:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
400171d0:	07090605 	streq	r0, [r9, -r5, lsl #12]
400171d4:	0a050905 	beq	401595f0 <startIf+0x138c18>
400171d8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400171dc:	05000000 	streq	r0, [r0, #-0]
400171e0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400171e4:	00050005 	andeq	r0, r5, r5
400171e8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400171ec:	05000008 	streq	r0, [r0, #-8]
400171f0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400171f4:	00050005 	andeq	r0, r5, r5
400171f8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400171fc:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40017200:	07090605 	streq	r0, [r9, -r5, lsl #12]
40017204:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}

Disassembly of section .data.cwlMaskTable:

40017208 <cwlMaskTable>:
40017208:	00000000 	andeq	r0, r0, r0
4001720c:	02010000 	andeq	r0, r1, #0
40017210:	06050403 	streq	r0, [r5], -r3, lsl #8
40017214:	09090807 	stmdbeq	r9, {r0, r1, r2, fp}

Disassembly of section .data.speedBinTableTRc:

40017218 <speedBinTableTRc>:
40017218:	0000c350 	andeq	ip, r0, r0, asr r3
4001721c:	0000cd14 	andeq	ip, r0, r4, lsl sp
40017220:	0000be6e 	andeq	fp, r0, lr, ror #28
40017224:	0000c5c1 	andeq	ip, r0, r1, asr #11
40017228:	0000cd14 	andeq	ip, r0, r4, lsl sp
4001722c:	0000b5a4 	andeq	fp, r0, r4, lsr #11
40017230:	0000bb80 	andeq	fp, r0, r0, lsl #23
40017234:	0000c15c 	andeq	ip, r0, ip, asr r1
40017238:	0000c738 	andeq	ip, r0, r8, lsr r7
4001723c:	0000afc8 	andeq	sl, r0, r8, asr #31
40017240:	0000b4aa 	andeq	fp, r0, sl, lsr #9
40017244:	0000b98c 	andeq	fp, r0, ip, lsl #19
40017248:	0000be6e 	andeq	fp, r0, lr, ror #28
4001724c:	0000ae9c 	muleq	r0, ip, lr
40017250:	0000b2ca 	andeq	fp, r0, sl, asr #5
40017254:	0000b6f8 	strdeq	fp, [r0], -r8
40017258:	0000bb26 	andeq	fp, r0, r6, lsr #22
4001725c:	0000a915 	andeq	sl, r0, r5, lsl r9
40017260:	0000acbc 			; <UNDEFINED> instruction: 0x0000acbc
40017264:	0000b063 	andeq	fp, r0, r3, rrx
40017268:	0000b40a 	andeq	fp, r0, sl, lsl #8

Disassembly of section .data.clMaskTable:

4001726c <clMaskTable>:
4001726c:	00000000 	andeq	r0, r0, r0
40017270:	06040200 	streq	r0, [r4], -r0, lsl #4
40017274:	0e0c0a08 	vmlaeq.f32	s0, s24, s16
40017278:	05050301 	streq	r0, [r5, #-769]	; 0x301

Disassembly of section .data.speedBinTableTRcdTRp:

4001727c <speedBinTableTRcdTRp>:
4001727c:	000030d4 	ldrdeq	r3, [r0], -r4
40017280:	00003a98 	muleq	r0, r8, sl
40017284:	00002bf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
40017288:	00003345 	andeq	r3, r0, r5, asr #6
4001728c:	00003a98 	muleq	r0, r8, sl
40017290:	00002904 	andeq	r2, r0, r4, lsl #18
40017294:	00002ee0 	andeq	r2, r0, r0, ror #29
40017298:	000034bc 			; <UNDEFINED> instruction: 0x000034bc
4001729c:	00003a98 	muleq	r0, r8, sl
400172a0:	00002710 	andeq	r2, r0, r0, lsl r7
400172a4:	00002bf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
400172a8:	000030d4 	ldrdeq	r3, [r0], -r4
400172ac:	000035b6 			; <UNDEFINED> instruction: 0x000035b6
400172b0:	000029cc 	andeq	r2, r0, ip, asr #19
400172b4:	00002dfa 	strdeq	r2, [r0], -sl
400172b8:	00003228 	andeq	r3, r0, r8, lsr #4
400172bc:	00003656 	andeq	r3, r0, r6, asr r6
400172c0:	0000282d 	andeq	r2, r0, sp, lsr #16
400172c4:	00002bd4 	ldrdeq	r2, [r0], -r4
400172c8:	00002f7b 	andeq	r2, r0, fp, ror pc
400172cc:	00003322 	andeq	r3, r0, r2, lsr #6

Disassembly of section .data.twrMaskTable:

400172d0 <twrMaskTable>:
400172d0:	0a0a0a0a 	beq	40299b00 <startIf+0x279128>
400172d4:	0302010a 	movweq	r0, #8458	; 0x210a
400172d8:	0a050a04 	beq	40159af0 <startIf+0x139118>
400172dc:	0a070a06 	beq	401d9afc <startIf+0x1b9124>
	...

Disassembly of section .data.casLatencyTable:

400172e1 <casLatencyTable>:
400172e1:	00000506 	andeq	r0, r0, r6, lsl #10
400172e5:	05000000 	streq	r0, [r0, #-0]
400172e9:	00000005 	andeq	r0, r0, r5
400172ed:	00050005 	andeq	r0, r5, r5
400172f1:	00000606 	andeq	r0, r0, r6, lsl #12
400172f5:	06000000 	streq	r0, [r0], -r0
400172f9:	00000006 	andeq	r0, r0, r6
400172fd:	00060006 	andeq	r0, r6, r6
40017301:	00060506 	andeq	r0, r6, r6, lsl #10
40017305:	05000000 	streq	r0, [r0, #-0]
40017309:	00000605 	andeq	r0, r0, r5, lsl #12
4001730d:	00050005 	andeq	r0, r5, r5
40017311:	00070606 	andeq	r0, r7, r6, lsl #12
40017315:	06000000 	streq	r0, [r0], -r0
40017319:	00000706 	andeq	r0, r0, r6, lsl #14
4001731d:	00060006 	andeq	r0, r6, r6
40017321:	00080606 	andeq	r0, r8, r6, lsl #12
40017325:	06000000 	streq	r0, [r0], -r0
40017329:	00000806 	andeq	r0, r0, r6, lsl #16
4001732d:	00060006 	andeq	r0, r6, r6
40017331:	07060506 	streq	r0, [r6, -r6, lsl #10]
40017335:	05000000 	streq	r0, [r0, #-0]
40017339:	07000605 	streq	r0, [r0, -r5, lsl #12]
4001733d:	00050005 	andeq	r0, r5, r5
40017341:	08070506 	stmdaeq	r7, {r1, r2, r8, sl}
40017345:	05000000 	streq	r0, [r0, #-0]
40017349:	08000705 	stmdaeq	r0, {r0, r2, r8, r9, sl}
4001734d:	00050005 	andeq	r0, r5, r5
40017351:	09080606 	stmdbeq	r8, {r1, r2, r9, sl}
40017355:	06000000 	streq	r0, [r0], -r0
40017359:	09000806 	stmdbeq	r0, {r1, r2, fp}
4001735d:	00060006 	andeq	r0, r6, r6
40017361:	0a080606 	beq	40218b81 <startIf+0x1f81a9>
40017365:	06000000 	streq	r0, [r0], -r0
40017369:	0a000806 	beq	40019389 <mvSysEnvSocUnitNums+0x1e5d>
4001736d:	00060006 	andeq	r0, r6, r6
40017371:	07060506 	streq	r0, [r6, -r6, lsl #10]
40017375:	05000008 	streq	r0, [r0, #-8]
40017379:	07000605 	streq	r0, [r0, -r5, lsl #12]
4001737d:	00050005 	andeq	r0, r5, r5
40017381:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40017385:	05000009 	streq	r0, [r0, #-9]
40017389:	08000605 	stmdaeq	r0, {r0, r2, r9, sl}
4001738d:	00050005 	andeq	r0, r5, r5
40017391:	09070506 	stmdbeq	r7, {r1, r2, r8, sl}
40017395:	0500000a 	streq	r0, [r0, #-10]
40017399:	09000705 	stmdbeq	r0, {r0, r2, r8, r9, sl}
4001739d:	00050005 	andeq	r0, r5, r5
400173a1:	0a080606 	beq	40218bc1 <startIf+0x1f81e9>
400173a5:	0600000b 	streq	r0, [r0], -fp
400173a9:	0a000806 	beq	400193c9 <mvSysEnvSocUnitNums+0x1e9d>
400173ad:	00060006 	andeq	r0, r6, r6
400173b1:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
400173b5:	05000b09 	streq	r0, [r0, #-2825]	; 0xb09
400173b9:	080b0605 	stmdaeq	fp, {r0, r2, r9, sl}
400173bd:	00050005 	andeq	r0, r5, r5
400173c1:	08070506 	stmdaeq	r7, {r1, r2, r8, sl}
400173c5:	05000b0a 	streq	r0, [r0, #-2826]	; 0xb0a
400173c9:	080b0705 	stmdaeq	fp, {r0, r2, r8, r9, sl}
400173cd:	0b050b05 	bleq	40159fe9 <startIf+0x139611>
400173d1:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
400173d5:	06000c0b 	streq	r0, [r0], -fp, lsl #24
400173d9:	090c0706 	stmdbeq	ip, {r1, r2, r8, r9, sl}
400173dd:	0c060c06 	stceq	12, cr0, [r6], {6}
400173e1:	0a080606 	beq	40218c01 <startIf+0x1f8229>
400173e5:	06000d0b 	streq	r0, [r0], -fp, lsl #26
400173e9:	0a0d0806 	beq	40359409 <startIf+0x338a31>
400173ed:	0d060d06 	stceq	13, cr0, [r6, #-24]	; 0xffffffe8
400173f1:	07060506 	streq	r0, [r6, -r6, lsl #10]
400173f5:	050b0a09 	streq	r0, [fp, #-2569]	; 0xa09
400173f9:	070a0605 	streq	r0, [sl, -r5, lsl #12]
400173fd:	0b050b05 	bleq	4015a019 <startIf+0x139641>
40017401:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40017405:	050c0b09 	streq	r0, [ip, #-2825]	; 0xb09
40017409:	080b0605 	stmdaeq	fp, {r0, r2, r9, sl}
4001740d:	0c050c05 	stceq	12, cr0, [r5], {5}
40017411:	09070506 	stmdbeq	r7, {r1, r2, r8, sl}
40017415:	050d0c0a 	streq	r0, [sp, #-3082]	; 0xc0a
40017419:	090c0705 	stmdbeq	ip, {r0, r2, r8, r9, sl}
4001741d:	0d050d05 	stceq	13, cr0, [r5, #-20]	; 0xffffffec
40017421:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40017425:	060e0d0b 	streq	r0, [lr], -fp, lsl #26
40017429:	090d0706 	stmdbeq	sp, {r1, r2, r8, r9, sl}
4001742d:	0e060e06 	cdpeq	14, 0, cr0, cr6, cr6, {0}
40017431:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40017435:	06000000 	streq	r0, [r0], -r0
40017439:	09000706 	stmdbeq	r0, {r1, r2, r8, r9, sl}
4001743d:	00060006 	andeq	r0, r6, r6
40017441:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40017445:	0600000b 	streq	r0, [r0], -fp
40017449:	09000706 	stmdbeq	r0, {r1, r2, r8, r9, sl}
4001744d:	00060006 	andeq	r0, r6, r6
40017451:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40017455:	06000d0b 	streq	r0, [r0], -fp, lsl #26
40017459:	090d0706 	stmdbeq	sp, {r1, r2, r8, r9, sl}
4001745d:	0d060d06 	stceq	13, cr0, [r6, #-24]	; 0xffffffe8

Disassembly of section .data.DQbitMap2Phypin:

40017464 <DQbitMap2Phypin>:
40017464:	00000001 	andeq	r0, r0, r1
40017468:	00000000 	andeq	r0, r0, r0
4001746c:	00000002 	andeq	r0, r0, r2
40017470:	00000006 	andeq	r0, r0, r6
40017474:	00000009 	andeq	r0, r0, r9
40017478:	00000008 	andeq	r0, r0, r8
4001747c:	00000003 	andeq	r0, r0, r3
40017480:	00000007 	andeq	r0, r0, r7
40017484:	00000008 	andeq	r0, r0, r8
40017488:	00000009 	andeq	r0, r0, r9
4001748c:	00000001 	andeq	r0, r0, r1
40017490:	00000007 	andeq	r0, r0, r7
40017494:	00000002 	andeq	r0, r0, r2
40017498:	00000006 	andeq	r0, r0, r6
4001749c:	00000003 	andeq	r0, r0, r3
400174a0:	00000000 	andeq	r0, r0, r0
400174a4:	00000003 	andeq	r0, r0, r3
400174a8:	00000009 	andeq	r0, r0, r9
400174ac:	00000007 	andeq	r0, r0, r7
400174b0:	00000008 	andeq	r0, r0, r8
400174b4:	00000001 	andeq	r0, r0, r1
400174b8:	00000000 	andeq	r0, r0, r0
400174bc:	00000002 	andeq	r0, r0, r2
400174c0:	00000006 	andeq	r0, r0, r6
400174c4:	00000001 	andeq	r0, r0, r1
400174c8:	00000000 	andeq	r0, r0, r0
400174cc:	00000006 	andeq	r0, r0, r6
400174d0:	00000002 	andeq	r0, r0, r2
400174d4:	00000008 	andeq	r0, r0, r8
400174d8:	00000003 	andeq	r0, r0, r3
400174dc:	00000007 	andeq	r0, r0, r7
400174e0:	00000009 	andeq	r0, r0, r9
400174e4:	00000000 	andeq	r0, r0, r0
400174e8:	00000001 	andeq	r0, r0, r1
400174ec:	00000002 	andeq	r0, r0, r2
400174f0:	00000009 	andeq	r0, r0, r9
400174f4:	00000007 	andeq	r0, r0, r7
400174f8:	00000008 	andeq	r0, r0, r8
400174fc:	00000003 	andeq	r0, r0, r3
40017500:	00000006 	andeq	r0, r0, r6

Disassembly of section .data.hwsOsExactDelayPtr:

40017504 <hwsOsExactDelayPtr>:
40017504:	4000e4ad 	andmi	lr, r0, sp, lsr #9

Disassembly of section .data.pbsPattern:

40017508 <pbsPattern>:
40017508:	Address 0x40017508 is out of bounds.


Disassembly of section .data.endPattern:

4001750c <endPattern>:
4001750c:	0000000e 	andeq	r0, r0, lr

Disassembly of section .data.startPattern:

40017510 <startPattern>:
40017510:	00000007 	andeq	r0, r0, r7

Disassembly of section .data.opExecuteFuncArr:

40017514 <opExecuteFuncArr>:
40017514:	40010b7d 	andmi	r0, r1, sp, ror fp
40017518:	40010bbf 			; <UNDEFINED> instruction: 0x40010bbf
4001751c:	40010bd5 	ldrdmi	r0, [r1], -r5

Disassembly of section .data.gDevId:

40017520 <gDevId>:
40017520:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.flagTwsiInit:

40017524 <flagTwsiInit>:
40017524:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gBoardId:

40017528 <gBoardId>:
40017528:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.mvSysEnvSocUnitNums:

4001752c <mvSysEnvSocUnitNums>:
4001752c:	04030304 	streq	r0, [r3], #-772	; 0x304
40017530:	02030202 	andeq	r0, r3, #536870912	; 0x20000000
40017534:	02020303 	andeq	r0, r2, #201326592	; 0xc000000
40017538:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001753c:	01010101 	tsteq	r1, r1, lsl #2
40017540:	00000101 	andeq	r0, r0, r1, lsl #2
40017544:	04020202 	streq	r0, [r2], #-514	; 0x202
40017548:	00010101 	andeq	r0, r1, r1, lsl #2
4001754c:	00000100 	andeq	r0, r0, r0, lsl #2
	...

Disassembly of section .bss.serdesUnitCount:

4002094a <serdesUnitCount>:
	...

Disassembly of section .bss.isValidateWindowPerPup:

40020952 <isValidateWindowPerPup>:
	...

Disassembly of section .bss.isValidateWindowPerIf:

40020953 <isValidateWindowPerIf>:
	...

Disassembly of section .bss.isRunLevelingSweepTests:

40020954 <isRunLevelingSweepTests>:
	...

Disassembly of section .bss.startXsbOffset:

40020958 <startXsbOffset>:
40020958:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isRegDump:

4002095c <isRegDump>:
	...

Disassembly of section .bss.dqMapTable:

40020960 <dqMapTable>:
40020960:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.rlMidFreqWA:

40020964 <rlMidFreqWA>:
40020964:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.effective_cs:

40020968 <effective_cs>:
40020968:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isPllBeforeInit:

4002096c <isPllBeforeInit>:
	...

Disassembly of section .bss.trainingStage:

4002096d <trainingStage>:
	...

Disassembly of section .bss.lowFreq:

4002096e <lowFreq>:
	...

Disassembly of section .bss.windowMemAddr:

40020970 <windowMemAddr>:
40020970:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.PhyReg0Val:

40020974 <PhyReg0Val>:
40020974:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.delayEnable:

40020978 <delayEnable>:
40020978:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.xsbValidateType:

4002097c <xsbValidateType>:
4002097c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.firstActiveIf:

40020980 <firstActiveIf>:
40020980:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.debugMode:

40020984 <debugMode>:
40020984:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.PhyReg2Val:

40020988 <PhyReg2Val>:
40020988:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.max_cs.2772:

4002098c <max_cs.2772>:
4002098c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddr3TipCentralizationSkipMinWindowCheck:

40020990 <ddr3TipCentralizationSkipMinWindowCheck>:
40020990:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddrDevAttrInitDone:

40020994 <ddrDevAttrInitDone>:
40020994:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.topologyMapDb:

40020998 <topologyMapDb>:
40020998:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddr3AsyncModeAtTF:

4002099c <ddr3AsyncModeAtTF>:
4002099c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.initDone.2672:

400209a0 <initDone.2672>:
400209a0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.uiXorRegsMaskBackup:

400209a4 <uiXorRegsMaskBackup>:
	...

Disassembly of section .bss.uiXorRegsCtrlBackup:

400209b8 <uiXorRegsCtrlBackup>:
400209b8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.uiXorRegsBaseBackup:

400209bc <uiXorRegsBaseBackup>:
	...

Disassembly of section .bss.ddr3TipSpecialRxRunOnceFlag:

400209d0 <ddr3TipSpecialRxRunOnceFlag>:
	...

Disassembly of section .bss.endIf:

400209d4 <endIf>:
400209d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.startIf:

400209d8 <startIf>:
400209d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12020a02 	andne	r0, r2, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <MV_CPU_LE+0x10d0d23>
   4:	614d2820 	cmpvs	sp, r0, lsr #16
   8:	6c657672 	stclvs	6, cr7, [r5], #-456	; 0xfffffe38
   c:	4347206c 	movtmi	r2, #28780	; 0x706c
  10:	65722043 	ldrbvs	r2, [r2, #-67]!	; 0x43
  14:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  18:	30322065 	eorscc	r2, r2, r5, rrx
  1c:	32303631 	eorscc	r3, r0, #51380224	; 0x3100000
  20:	632d3632 	teqvs	sp, #52428800	; 0x3200000
  24:	37666134 			; <UNDEFINED> instruction: 0x37666134
  28:	20623333 	rsbcs	r3, r2, r3, lsr r3
  2c:	204b3436 	subcs	r3, fp, r6, lsr r4
  30:	5058414d 	subspl	r4, r8, sp, asr #2
  34:	53454741 	movtpl	r4, #22337	; 0x5741
  38:	20455a49 	subcs	r5, r5, r9, asr #20
  3c:	47494c41 	strbmi	r4, [r9, -r1, asr #24]
  40:	3420294e 	strtcc	r2, [r0], #-2382	; 0x94e
  44:	342e362e 	strtcc	r3, [lr], #-1582	; 0x62e
	...

Disassembly of section .bss:

40020000 <serdesSeqDb>:
	...

400201c8 <serdesConfigurationMap>:
	...

4002021c <ctrlSweepres>:
	...

4002049c <ctrlADLL1>:
	...

400204ec <ctrlLevelPhase>:
	...

4002053c <ctrlADLL>:
	...

4002058c <configFuncInfo>:
	...

400205b8 <trainingResult>:
	...

400205d0 <gRttNomCS1>:
400205d0:	00000000 	andeq	r0, r0, r0

400205d4 <mediumFreq>:
400205d4:	00000000 	andeq	r0, r0, r0

400205d8 <topologyMap>:
400205d8:	00000000 	andeq	r0, r0, r0

400205dc <dfsLowFreq>:
400205dc:	00000000 	andeq	r0, r0, r0

400205e0 <calibrationUpdateControl>:
400205e0:	00000000 	andeq	r0, r0, r0

400205e4 <gRttNomCS0>:
400205e4:	00000000 	andeq	r0, r0, r0

400205e8 <trainEdgeCompare>:
	...

400205e9 <traintrainCsType>:
400205e9:	00000000 	andeq	r0, r0, r0

400205ec <trainingRes>:
	...

4002072c <trainIfAcess>:
4002072c:	00000000 	andeq	r0, r0, r0

40020730 <trainControlElement>:
	...

40020731 <trainPattern>:
40020731:	00000000 	andeq	r0, r0, r0

40020734 <trainIfSelect>:
40020734:	00000000 	andeq	r0, r0, r0

40020738 <trainDevNum>:
40020738:	00000000 	andeq	r0, r0, r0

4002073c <phyRegBk>:
	...

400207dc <trainResultType>:
	...

400207dd <trainDirection>:
400207dd:	00000000 	andeq	r0, r0, r0

400207e0 <trainInitValue>:
400207e0:	00000000 	andeq	r0, r0, r0

400207e4 <traineSearchDir>:
400207e4:	00000000 	andeq	r0, r0, r0

400207e8 <trainIfId>:
400207e8:	00000000 	andeq	r0, r0, r0

400207ec <trainPupAccess>:
400207ec:	00000000 	andeq	r0, r0, r0

400207f0 <trainNumberIterations>:
400207f0:	00000000 	andeq	r0, r0, r0

400207f4 <trainPupNum>:
400207f4:	00000000 	andeq	r0, r0, r0

400207f8 <trainCsNum>:
400207f8:	00000000 	andeq	r0, r0, r0

400207fc <writeSuppResultTable>:
	...

40020824 <lastVref>:
40020824:	00000000 	andeq	r0, r0, r0
	...

40020829 <interfaceState>:
	...

4002082a <pupState>:
4002082a:	00000000 	andeq	r0, r0, r0
	...

4002082f <vrefWindowSize>:
4002082f:	00000000 	andeq	r0, r0, r0
	...

40020834 <caDelay>:
40020834:	00000000 	andeq	r0, r0, r0

40020838 <currentVref>:
40020838:	00000000 	andeq	r0, r0, r0
	...

4002083e <lastValidWindow>:
	...

40020848 <limVref>:
40020848:	00000000 	andeq	r0, r0, r0
	...

4002084e <currentValidWindow>:
	...

40020858 <ddrDevAttributes>:
	...

40020868 <gtStatus>:
40020868:	00000000 	andeq	r0, r0, r0

4002086c <trainStatus>:
	...

4002086d <pbsDelayPerPup>:
	...

40020895 <MinADLLPerPup>:
40020895:	00000000 	andeq	r0, r0, r0
	...

4002089a <MaxPBSPerPup>:
4002089a:	00000000 	andeq	r0, r0, r0
	...

4002089f <PupState>:
4002089f:	00000000 	andeq	r0, r0, r0
	...

400208a4 <ADLL_SHIFT_Lock>:
400208a4:	00000000 	andeq	r0, r0, r0
	...

400208a9 <MinPBSPerPup>:
400208a9:	00000000 	andeq	r0, r0, r0
	...

400208ae <MaxADLLPerPup>:
400208ae:	00000000 	andeq	r0, r0, r0
	...

400208b3 <Result_MAT_RX_DQS>:
	...

400208c8 <nominalAdll>:
	...

400208dc <ADLL_SHIFT_val>:
400208dc:	00000000 	andeq	r0, r0, r0
	...

400208e1 <Result_MAT>:
	...

40020909 <ResultAllBit>:
	...

40020931 <busStartWindow>:
	...

4002093b <busEndWindow>:
	...

40020945 <centralizationState>:
40020945:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c010001 	wstrbvc	wr0, [r1], #-1
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	4000269c 	mulmi	r0, ip, r6
  1c:	000001ec 	andeq	r0, r0, ip, ror #3
  20:	0000000c 	andeq	r0, r0, ip
  24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  28:	7c010001 	wstrbvc	wr0, [r1], #-1
  2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	400028a8 	andmi	r2, r0, r8, lsr #17
  3c:	00000220 	andeq	r0, r0, r0, lsr #4
