Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date             : Wed Jan 15 19:11:04 2020
| Host             : SIDNEY-JOSE running 64-bit major release  (build 9200)
| Command          : report_power -file DVI_wrapper_power_routed.rpt -pb DVI_wrapper_power_summary_routed.pb -rpx DVI_wrapper_power_routed.rpx
| Design           : DVI_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.948        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.819        |
| Device Static (W)        | 0.129        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.5         |
| Junction Temperature (C) | 47.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        8 |       --- |             --- |
| Slice Logic              |     0.001 |     1412 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      537 |     17600 |            3.05 |
|   CARRY4                 |    <0.001 |       62 |      4400 |            1.41 |
|   Register               |    <0.001 |      472 |     35200 |            1.34 |
|   LUT as Distributed RAM |    <0.001 |        2 |      6000 |            0.03 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      213 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        1 |      6000 |            0.02 |
| Signals                  |     0.001 |     1021 |       --- |             --- |
| Block RAM                |    <0.001 |      1.5 |        60 |            2.50 |
| PLL                      |     0.117 |        1 |         2 |           50.00 |
| I/O                      |     0.132 |       14 |       100 |           14.00 |
| PS7                      |     1.562 |        1 |       --- |             --- |
| Static Power             |     0.129 |          |           |                 |
| Total                    |     1.948 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.017 |      0.008 |
| Vccaux    |       1.800 |     0.069 |       0.060 |      0.009 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.742 |       0.708 |      0.033 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+--------------------------------------------------------+-----------------+
| Clock                    | Domain                                                 | Constraint (ns) |
+--------------------------+--------------------------------------------------------+-----------------+
| clk_fpga_0               | DVI_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0               | DVI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_DVI_clk_wiz_0_5 | DVI_i/CTRL/clk_wiz_0/inst/clk_out1_DVI_clk_wiz_0_5     |            39.7 |
| clk_out2_DVI_clk_wiz_0_5 | DVI_i/CTRL/clk_wiz_0/inst/clk_out2_DVI_clk_wiz_0_5     |             7.9 |
| clk_out3_DVI_clk_wiz_0_5 | DVI_i/CTRL/clk_wiz_0/inst/clk_out3_DVI_clk_wiz_0_5     |             4.0 |
| clkfbout_DVI_clk_wiz_0_5 | DVI_i/CTRL/clk_wiz_0/inst/clkfbout_DVI_clk_wiz_0_5     |            50.0 |
+--------------------------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| DVI_wrapper              |     1.819 |
|   DVI_i                  |     1.818 |
|     AXI_DDR              |     0.004 |
|       M_AXI_Lite_READ_0  |     0.001 |
|       axi_mem_intercon   |     0.002 |
|     BLOCK_MEM            |     0.001 |
|     CTRL                 |     0.118 |
|       clk_wiz_0          |     0.118 |
|     TMDS                 |     0.133 |
|       selectio_wiz_0     |     0.066 |
|       selectio_wiz_1     |     0.033 |
|       selectio_wiz_2     |     0.033 |
|     processing_system7_0 |     1.562 |
|       inst               |     1.562 |
+--------------------------+-----------+


