
../repos/prog2/10.1:     file format elf32-littlearm


Disassembly of section .init:

00010410 <.init>:
   10410:	push	{r3, lr}
   10414:	bl	104f0 <abort@plt+0x3c>
   10418:	pop	{r3, pc}

Disassembly of section .plt:

0001041c <calloc@plt-0x14>:
   1041c:	push	{lr}		; (str lr, [sp, #-4]!)
   10420:	ldr	lr, [pc, #4]	; 1042c <calloc@plt-0x4>
   10424:	add	lr, pc, lr
   10428:	ldr	pc, [lr, #8]!
   1042c:	ldrdeq	r1, [r1], -r4

00010430 <calloc@plt>:
   10430:	add	ip, pc, #0, 12
   10434:	add	ip, ip, #69632	; 0x11000
   10438:	ldr	pc, [ip, #3028]!	; 0xbd4

0001043c <raise@plt>:
   1043c:	add	ip, pc, #0, 12
   10440:	add	ip, ip, #69632	; 0x11000
   10444:	ldr	pc, [ip, #3020]!	; 0xbcc

00010448 <strcmp@plt>:
   10448:	add	ip, pc, #0, 12
   1044c:	add	ip, ip, #69632	; 0x11000
   10450:	ldr	pc, [ip, #3012]!	; 0xbc4

00010454 <printf@plt>:
   10454:	add	ip, pc, #0, 12
   10458:	add	ip, ip, #69632	; 0x11000
   1045c:	ldr	pc, [ip, #3004]!	; 0xbbc

00010460 <fopen@plt>:
   10460:	add	ip, pc, #0, 12
   10464:	add	ip, ip, #69632	; 0x11000
   10468:	ldr	pc, [ip, #2996]!	; 0xbb4

0001046c <free@plt>:
   1046c:	add	ip, pc, #0, 12
   10470:	add	ip, ip, #69632	; 0x11000
   10474:	ldr	pc, [ip, #2988]!	; 0xbac

00010478 <strcpy@plt>:
   10478:	add	ip, pc, #0, 12
   1047c:	add	ip, ip, #69632	; 0x11000
   10480:	ldr	pc, [ip, #2980]!	; 0xba4

00010484 <malloc@plt>:
   10484:	add	ip, pc, #0, 12
   10488:	add	ip, ip, #69632	; 0x11000
   1048c:	ldr	pc, [ip, #2972]!	; 0xb9c

00010490 <__libc_start_main@plt>:
   10490:	add	ip, pc, #0, 12
   10494:	add	ip, ip, #69632	; 0x11000
   10498:	ldr	pc, [ip, #2964]!	; 0xb94

0001049c <__gmon_start__@plt>:
   1049c:	add	ip, pc, #0, 12
   104a0:	add	ip, ip, #69632	; 0x11000
   104a4:	ldr	pc, [ip, #2956]!	; 0xb8c

000104a8 <fscanf@plt>:
   104a8:	add	ip, pc, #0, 12
   104ac:	add	ip, ip, #69632	; 0x11000
   104b0:	ldr	pc, [ip, #2948]!	; 0xb84

000104b4 <abort@plt>:
   104b4:	add	ip, pc, #0, 12
   104b8:	add	ip, ip, #69632	; 0x11000
   104bc:	ldr	pc, [ip, #2940]!	; 0xb7c

Disassembly of section .text:

000104c0 <.text>:
   104c0:	bleq	4c604 <abort@plt+0x3c150>
   104c4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   104c8:	strbtmi	fp, [sl], -r2, lsl #24
   104cc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
   104d0:			; <UNDEFINED> instruction: 0xc010f8df
   104d4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
   104d8:	blmi	1224ec <abort@plt+0x112038>
   104dc:	svc	0x00d8f7ff
   104e0:	svc	0x00e8f7ff
   104e4:	andeq	r1, r1, sp, asr #32
   104e8:	andeq	r0, r1, r0, lsl #11
   104ec:	andeq	r1, r1, sp
   104f0:	ldr	r3, [pc, #20]	; 1050c <abort@plt+0x58>
   104f4:	ldr	r2, [pc, #20]	; 10510 <abort@plt+0x5c>
   104f8:	add	r3, pc, r3
   104fc:	ldr	r2, [r3, r2]
   10500:	cmp	r2, #0
   10504:	bxeq	lr
   10508:	b	1049c <__gmon_start__@plt>
   1050c:	andeq	r1, r1, r0, lsl #22
   10510:	andeq	r0, r0, ip, lsr r0
   10514:	subeq	pc, r8, r2, asr #4
   10518:	andeq	pc, r2, r0, asr #5
   1051c:	movteq	pc, #33346	; 0x8242	; <UNPREDICTABLE>
   10520:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   10524:	andle	r4, r5, r3, lsl #5
   10528:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   1052c:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   10530:	ldrmi	fp, [r8, -r3, lsl #2]
   10534:	svclt	0x00004770
   10538:	subeq	pc, r8, r2, asr #4
   1053c:	andeq	pc, r2, r0, asr #5
   10540:	cmpeq	r8, r2, asr #4	; <UNPREDICTABLE>
   10544:	smlabteq	r2, r0, r2, pc	; <UNPREDICTABLE>
   10548:	svceq	0x00d91a0b
   1054c:			; <UNDEFINED> instruction: 0x01a3eb01
   10550:	andle	r1, r5, r9, asr #32
   10554:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   10558:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1055c:	ldrmi	fp, [r8, -r3, lsl #2]
   10560:	svclt	0x00004770
   10564:	vqrshl.s8	d27, d0, d2
   10568:	vmls.i<illegal width 8>	d16, d0, d0[2]
   1056c:	stmdavc	r3!, {r1, sl}
   10570:			; <UNDEFINED> instruction: 0xf7ffb91b
   10574:	movwcs	pc, #8143	; 0x1fcf	; <UNPREDICTABLE>
   10578:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
   1057c:	svclt	0x0000e7dc
   10580:	mov	ip, sp
   10584:	sub	sp, sp, #520	; 0x208
   10588:	sub	sp, sp, #1024	; 0x400
   1058c:	str	ip, [sp, #8]
   10590:	str	lr, [sp, #12]
   10594:	str	r4, [sp, #16]
   10598:	str	r5, [sp, #20]
   1059c:	str	r6, [sp, #24]
   105a0:	ldr	r0, [pc, #132]	; 1062c <abort@plt+0x178>
   105a4:	ldr	r1, [pc, #132]	; 10630 <abort@plt+0x17c>
   105a8:	bl	10460 <fopen@plt>
   105ac:	mov	r5, r0
   105b0:	movw	r0, #9999	; 0x270f
   105b4:	ldr	r1, [pc, #108]	; 10628 <abort@plt+0x174>
   105b8:	bl	10634 <abort@plt+0x180>
   105bc:	mov	r4, r0
   105c0:	ldr	r1, [pc, #92]	; 10624 <abort@plt+0x170>
   105c4:	add	r2, sp, #1040	; 0x410
   105c8:	add	r3, sp, #536	; 0x218
   105cc:	add	r0, sp, #32
   105d0:	add	r6, sp, #32
   105d4:	str	r6, [sp, #4]
   105d8:	str	r0, [sp]
   105dc:	mov	r0, r5
   105e0:	bl	104a8 <fscanf@plt>
   105e4:	cmp	r0, #4
   105e8:	bne	10600 <abort@plt+0x14c>
   105ec:	add	r1, sp, #536	; 0x218
   105f0:	add	r2, sp, #1040	; 0x410
   105f4:	mov	r0, r4
   105f8:	bl	10770 <abort@plt+0x2bc>
   105fc:	b	105c0 <abort@plt+0x10c>
   10600:	mov	r0, r4
   10604:	bl	10cb4 <abort@plt+0x800>
   10608:	mov	r0, #0
   1060c:	ldr	r4, [sp, #16]
   10610:	ldr	r5, [sp, #20]
   10614:	ldr	r6, [sp, #24]
   10618:	ldr	lr, [sp, #12]
   1061c:	ldr	sp, [sp, #8]
   10620:	bx	lr
   10624:	andeq	r1, r1, lr, ror #1
   10628:	andeq	r0, r1, r0, asr #24
   1062c:	strdeq	r1, [r1], -sl
   10630:	andeq	r1, r1, ip, ror #1
   10634:	mov	ip, sp
   10638:	sub	sp, sp, #24
   1063c:	str	ip, [sp]
   10640:	str	lr, [sp, #4]
   10644:	str	r4, [sp, #8]
   10648:	str	r5, [sp, #12]
   1064c:	str	r6, [sp, #16]
   10650:	mov	r6, r1
   10654:	mov	r5, r0
   10658:	cmp	r6, #0
   1065c:	bne	10668 <abort@plt+0x1b4>
   10660:	mov	r0, #0
   10664:	b	106bc <abort@plt+0x208>
   10668:	mov	r0, #12
   1066c:	bl	10484 <malloc@plt>
   10670:	mov	r4, r0
   10674:	cmp	r4, #0
   10678:	bne	10684 <abort@plt+0x1d0>
   1067c:	mov	r0, #0
   10680:	b	106bc <abort@plt+0x208>
   10684:	mov	r1, #4
   10688:	mov	r0, r5
   1068c:	bl	10430 <calloc@plt>
   10690:	str	r0, [r4, #4]
   10694:	ldr	r1, [r4, #4]
   10698:	cmp	r1, #0
   1069c:	bne	106b0 <abort@plt+0x1fc>
   106a0:	mov	r0, r4
   106a4:	bl	1046c <free@plt>
   106a8:	mov	r0, #0
   106ac:	b	106bc <abort@plt+0x208>
   106b0:	str	r5, [r4, #8]
   106b4:	str	r6, [r4]
   106b8:	mov	r0, r4
   106bc:	ldr	r4, [sp, #8]
   106c0:	ldr	r5, [sp, #12]
   106c4:	ldr	r6, [sp, #16]
   106c8:	ldr	lr, [sp, #4]
   106cc:	add	sp, sp, #24
   106d0:	bx	lr
   106d4:	mov	ip, sp
   106d8:	sub	sp, sp, #24
   106dc:	str	ip, [sp]
   106e0:	str	lr, [sp, #4]
   106e4:	str	r4, [sp, #8]
   106e8:	str	r5, [sp, #12]
   106ec:	str	r6, [sp, #16]
   106f0:	str	r7, [sp, #20]
   106f4:	mov	r6, r0
   106f8:	cmp	r6, #0
   106fc:	beq	10754 <abort@plt+0x2a0>
   10700:	mov	r7, #0
   10704:	ldr	r0, [r6, #8]
   10708:	cmp	r7, r0
   1070c:	bge	10744 <abort@plt+0x290>
   10710:	ldr	r1, [r6, #4]
   10714:	ldr	r5, [r1, r7, lsl #2]
   10718:	cmp	r5, #0
   1071c:	beq	1073c <abort@plt+0x288>
   10720:	ldr	r4, [r5, #4]
   10724:	ldr	r0, [r5]
   10728:	bl	1046c <free@plt>
   1072c:	mov	r0, r5
   10730:	bl	1046c <free@plt>
   10734:	mov	r5, r4
   10738:	b	10718 <abort@plt+0x264>
   1073c:	add	r7, r7, #1
   10740:	b	10704 <abort@plt+0x250>
   10744:	ldr	r0, [r6, #4]
   10748:	bl	1046c <free@plt>
   1074c:	mov	r0, r6
   10750:	bl	1046c <free@plt>
   10754:	ldr	r4, [sp, #8]
   10758:	ldr	r5, [sp, #12]
   1075c:	ldr	r6, [sp, #16]
   10760:	ldr	r7, [sp, #20]
   10764:	ldr	lr, [sp, #4]
   10768:	add	sp, sp, #24
   1076c:	bx	lr
   10770:	mov	ip, sp
   10774:	sub	sp, sp, #32
   10778:	str	ip, [sp]
   1077c:	str	lr, [sp, #4]
   10780:	str	r4, [sp, #8]
   10784:	str	r5, [sp, #12]
   10788:	str	r6, [sp, #16]
   1078c:	str	r7, [sp, #20]
   10790:	str	r8, [sp, #24]
   10794:	mov	r4, r2
   10798:	mov	r5, r1
   1079c:	mov	r6, r0
   107a0:	cmp	r6, #0
   107a4:	beq	107b8 <abort@plt+0x304>
   107a8:	cmp	r4, #0
   107ac:	moveq	r0, #1
   107b0:	movne	r0, #0
   107b4:	b	107bc <abort@plt+0x308>
   107b8:	mov	r0, #1
   107bc:	cmp	r0, #0
   107c0:	beq	107cc <abort@plt+0x318>
   107c4:	mvn	r0, #1
   107c8:	b	108ac <abort@plt+0x3f8>
   107cc:	ldr	ip, [r6]
   107d0:	ldr	r1, [r6, #8]
   107d4:	mov	r0, r5
   107d8:	blx	ip
   107dc:	mov	r7, r0
   107e0:	ldr	ip, [r6, #4]
   107e4:	ldr	r8, [ip, r7, lsl #2]
   107e8:	cmp	r8, #0
   107ec:	beq	1080c <abort@plt+0x358>
   107f0:	ldr	r0, [r8]
   107f4:	mov	r1, r5
   107f8:	bl	10448 <strcmp@plt>
   107fc:	cmp	r0, #0
   10800:	movne	r1, #1
   10804:	moveq	r1, #0
   10808:	b	10810 <abort@plt+0x35c>
   1080c:	mov	r1, #0
   10810:	cmp	r1, #0
   10814:	beq	10820 <abort@plt+0x36c>
   10818:	ldr	r8, [r8, #4]
   1081c:	b	107e8 <abort@plt+0x334>
   10820:	cmp	r8, #0
   10824:	bne	10898 <abort@plt+0x3e4>
   10828:	mov	r0, #8
   1082c:	bl	10484 <malloc@plt>
   10830:	mov	r8, r0
   10834:	cmp	r8, #0
   10838:	bne	10844 <abort@plt+0x390>
   1083c:	mvn	r0, #1
   10840:	b	108ac <abort@plt+0x3f8>
   10844:	mov	r0, #1000	; 0x3e8
   10848:	bl	10484 <malloc@plt>
   1084c:	str	r0, [r8]
   10850:	ldr	ip, [r8]
   10854:	cmp	ip, #0
   10858:	bne	10864 <abort@plt+0x3b0>
   1085c:	mvn	r0, #1
   10860:	b	108ac <abort@plt+0x3f8>
   10864:	ldr	r0, [r8]
   10868:	mov	r1, r5
   1086c:	bl	10478 <strcpy@plt>
   10870:	ldr	ip, [r8]
   10874:	add	r0, ip, #500	; 0x1f4
   10878:	mov	r1, r4
   1087c:	bl	10478 <strcpy@plt>
   10880:	ldr	r0, [r6, #4]
   10884:	ldr	r3, [r0, r7, lsl #2]
   10888:	str	r3, [r8, #4]
   1088c:	ldr	r2, [r6, #4]
   10890:	str	r8, [r2, r7, lsl #2]
   10894:	b	108a8 <abort@plt+0x3f4>
   10898:	ldr	r1, [r8]
   1089c:	add	r0, r1, #500	; 0x1f4
   108a0:	mov	r1, r4
   108a4:	bl	10478 <strcpy@plt>
   108a8:	mov	r0, #0
   108ac:	ldr	r4, [sp, #8]
   108b0:	ldr	r5, [sp, #12]
   108b4:	ldr	r6, [sp, #16]
   108b8:	ldr	r7, [sp, #20]
   108bc:	ldr	r8, [sp, #24]
   108c0:	ldr	lr, [sp, #4]
   108c4:	add	sp, sp, #32
   108c8:	bx	lr
   108cc:	mov	ip, sp
   108d0:	sub	sp, sp, #32
   108d4:	str	ip, [sp]
   108d8:	str	lr, [sp, #4]
   108dc:	str	r4, [sp, #8]
   108e0:	str	r5, [sp, #12]
   108e4:	str	r6, [sp, #16]
   108e8:	str	r7, [sp, #20]
   108ec:	str	r8, [sp, #24]
   108f0:	mov	r5, r1
   108f4:	mov	r6, r0
   108f8:	cmp	r6, #0
   108fc:	bne	10908 <abort@plt+0x454>
   10900:	mvn	r0, #1
   10904:	b	1098c <abort@plt+0x4d8>
   10908:	ldr	ip, [r6]
   1090c:	ldr	r1, [r6, #8]
   10910:	mov	r0, r5
   10914:	blx	ip
   10918:	mov	r4, r0
   1091c:	ldr	ip, [r6, #4]
   10920:	ldr	r7, [ip, r4, lsl #2]
   10924:	mov	r8, #0
   10928:	cmp	r7, #0
   1092c:	beq	10988 <abort@plt+0x4d4>
   10930:	ldr	r0, [r7]
   10934:	mov	r1, r5
   10938:	bl	10448 <strcmp@plt>
   1093c:	cmp	r0, #0
   10940:	bne	1097c <abort@plt+0x4c8>
   10944:	cmp	r8, #0
   10948:	bne	1095c <abort@plt+0x4a8>
   1094c:	ldr	r1, [r6, #4]
   10950:	ldr	r2, [r7, #4]
   10954:	str	r2, [r1, r4, lsl #2]
   10958:	b	10964 <abort@plt+0x4b0>
   1095c:	ldr	r1, [r7, #4]
   10960:	str	r1, [r8, #4]
   10964:	ldr	r0, [r7]
   10968:	bl	1046c <free@plt>
   1096c:	mov	r0, r7
   10970:	bl	1046c <free@plt>
   10974:	mov	r0, #0
   10978:	b	1098c <abort@plt+0x4d8>
   1097c:	mov	r8, r7
   10980:	ldr	r7, [r7, #4]
   10984:	b	10928 <abort@plt+0x474>
   10988:	mvn	r0, #2
   1098c:	ldr	r4, [sp, #8]
   10990:	ldr	r5, [sp, #12]
   10994:	ldr	r6, [sp, #16]
   10998:	ldr	r7, [sp, #20]
   1099c:	ldr	r8, [sp, #24]
   109a0:	ldr	lr, [sp, #4]
   109a4:	add	sp, sp, #32
   109a8:	bx	lr
   109ac:	mov	ip, sp
   109b0:	sub	sp, sp, #8
   109b4:	str	ip, [sp]
   109b8:	str	lr, [sp, #4]
   109bc:	cmp	r1, #0
   109c0:	beq	109d4 <abort@plt+0x520>
   109c4:	cmp	r0, #0
   109c8:	moveq	r2, #1
   109cc:	movne	r2, #0
   109d0:	b	109d8 <abort@plt+0x524>
   109d4:	mov	r2, #1
   109d8:	cmp	r2, #0
   109dc:	beq	109e8 <abort@plt+0x534>
   109e0:	mvn	r0, #1
   109e4:	b	10a00 <abort@plt+0x54c>
   109e8:	bl	10a0c <abort@plt+0x558>
   109ec:	cmp	r0, #0
   109f0:	bne	109fc <abort@plt+0x548>
   109f4:	mvn	r0, #2
   109f8:	b	10a00 <abort@plt+0x54c>
   109fc:	mov	r0, #1
   10a00:	ldr	lr, [sp, #4]
   10a04:	add	sp, sp, #8
   10a08:	bx	lr
   10a0c:	mov	ip, sp
   10a10:	sub	sp, sp, #8
   10a14:	str	ip, [sp]
   10a18:	str	lr, [sp, #4]
   10a1c:	mov	r0, #0
   10a20:	ldr	lr, [sp, #4]
   10a24:	add	sp, sp, #8
   10a28:	bx	lr
   10a2c:	mov	ip, sp
   10a30:	sub	sp, sp, #24
   10a34:	str	ip, [sp]
   10a38:	str	lr, [sp, #4]
   10a3c:	str	r4, [sp, #8]
   10a40:	str	r5, [sp, #12]
   10a44:	str	r6, [sp, #16]
   10a48:	str	r7, [sp, #20]
   10a4c:	mov	r4, r0
   10a50:	cmp	r4, #0
   10a54:	bne	10a60 <abort@plt+0x5ac>
   10a58:	mvn	r0, #1
   10a5c:	b	10ab4 <abort@plt+0x600>
   10a60:	mov	r7, #0
   10a64:	ldr	r1, [r4, #8]
   10a68:	cmp	r7, r1
   10a6c:	bge	10ab0 <abort@plt+0x5fc>
   10a70:	ldr	r3, [r4, #4]
   10a74:	ldr	r5, [r3, r7, lsl #2]
   10a78:	cmp	r5, #0
   10a7c:	beq	10a9c <abort@plt+0x5e8>
   10a80:	ldr	r6, [r5, #4]
   10a84:	ldr	r0, [r5]
   10a88:	bl	1046c <free@plt>
   10a8c:	mov	r0, r5
   10a90:	bl	1046c <free@plt>
   10a94:	mov	r5, r6
   10a98:	b	10a78 <abort@plt+0x5c4>
   10a9c:	ldr	r2, [r4, #4]
   10aa0:	mov	r0, #0
   10aa4:	str	r0, [r2, r7, lsl #2]
   10aa8:	add	r7, r7, #1
   10aac:	b	10a64 <abort@plt+0x5b0>
   10ab0:	mov	r0, #0
   10ab4:	ldr	r4, [sp, #8]
   10ab8:	ldr	r5, [sp, #12]
   10abc:	ldr	r6, [sp, #16]
   10ac0:	ldr	r7, [sp, #20]
   10ac4:	ldr	lr, [sp, #4]
   10ac8:	add	sp, sp, #24
   10acc:	bx	lr
   10ad0:	mov	ip, sp
   10ad4:	sub	sp, sp, #8
   10ad8:	str	ip, [sp]
   10adc:	str	lr, [sp, #4]
   10ae0:	mov	r1, #0
   10ae4:	cmp	r0, #0
   10ae8:	bne	10af4 <abort@plt+0x640>
   10aec:	mvn	r0, #1
   10af0:	b	10b2c <abort@plt+0x678>
   10af4:	mov	ip, #0
   10af8:	ldr	r2, [r0, #8]
   10afc:	cmp	ip, r2
   10b00:	bge	10b28 <abort@plt+0x674>
   10b04:	ldr	r3, [r0, #4]
   10b08:	ldr	r2, [r3, ip, lsl #2]
   10b0c:	cmp	r2, #0
   10b10:	beq	10b20 <abort@plt+0x66c>
   10b14:	ldr	r2, [r2, #4]
   10b18:	add	r1, r1, #1
   10b1c:	b	10b0c <abort@plt+0x658>
   10b20:	add	ip, ip, #1
   10b24:	b	10af8 <abort@plt+0x644>
   10b28:	mov	r0, r1
   10b2c:	ldr	lr, [sp, #4]
   10b30:	add	sp, sp, #8
   10b34:	bx	lr
   10b38:	mov	ip, sp
   10b3c:	sub	sp, sp, #24
   10b40:	str	ip, [sp]
   10b44:	str	lr, [sp, #4]
   10b48:	str	r4, [sp, #8]
   10b4c:	str	r5, [sp, #12]
   10b50:	str	r6, [sp, #16]
   10b54:	mov	r5, r1
   10b58:	mov	r4, r0
   10b5c:	mov	r0, r4
   10b60:	bl	10ad0 <abort@plt+0x61c>
   10b64:	str	r0, [r5]
   10b68:	ldr	ip, [r5]
   10b6c:	cmp	ip, #0
   10b70:	bgt	10b7c <abort@plt+0x6c8>
   10b74:	mov	r0, #0
   10b78:	b	10c08 <abort@plt+0x754>
   10b7c:	mov	ip, #1000	; 0x3e8
   10b80:	ldr	r3, [r5]
   10b84:	mul	r0, ip, r3
   10b88:	bl	10484 <malloc@plt>
   10b8c:	cmp	r0, #0
   10b90:	bne	10b9c <abort@plt+0x6e8>
   10b94:	mov	r0, #0
   10b98:	b	10c08 <abort@plt+0x754>
   10b9c:	mov	r6, #0
   10ba0:	mov	r1, #0
   10ba4:	ldr	r2, [r4, #8]
   10ba8:	cmp	r6, r2
   10bac:	bge	10c08 <abort@plt+0x754>
   10bb0:	ldr	r2, [r4, #4]
   10bb4:	ldr	r2, [r2, r6, lsl #2]
   10bb8:	cmp	r2, #0
   10bbc:	beq	10c00 <abort@plt+0x74c>
   10bc0:	ldr	r2, [r4, #4]
   10bc4:	ldr	r5, [r2, r6, lsl #2]
   10bc8:	cmp	r5, #0
   10bcc:	beq	10c00 <abort@plt+0x74c>
   10bd0:	ldr	r3, [r5]
   10bd4:	mov	r2, r1
   10bd8:	add	r1, r2, #1
   10bdc:	mov	ip, #1000	; 0x3e8
   10be0:	mla	r2, ip, r2, r0
   10be4:	mov	lr, #1000	; 0x3e8
   10be8:	ldrb	ip, [r3], #1
   10bec:	subs	lr, lr, #1
   10bf0:	strb	ip, [r2], #1
   10bf4:	bne	10be8 <abort@plt+0x734>
   10bf8:	ldr	r5, [r5, #4]
   10bfc:	b	10bc8 <abort@plt+0x714>
   10c00:	add	r6, r6, #1
   10c04:	b	10ba4 <abort@plt+0x6f0>
   10c08:	ldr	r4, [sp, #8]
   10c0c:	ldr	r5, [sp, #12]
   10c10:	ldr	r6, [sp, #16]
   10c14:	ldr	lr, [sp, #4]
   10c18:	add	sp, sp, #24
   10c1c:	bx	lr
   10c20:	mov	ip, sp
   10c24:	sub	sp, sp, #8
   10c28:	str	ip, [sp]
   10c2c:	str	lr, [sp, #4]
   10c30:	mov	r0, #0
   10c34:	ldr	lr, [sp, #4]
   10c38:	add	sp, sp, #8
   10c3c:	bx	lr
   10c40:	mov	ip, sp
   10c44:	sub	sp, sp, #16
   10c48:	str	ip, [sp]
   10c4c:	str	lr, [sp, #4]
   10c50:	str	r4, [sp, #8]
   10c54:	str	r5, [sp, #12]
   10c58:	mov	r2, #0
   10c5c:	movw	r5, #5347	; 0x14e3
   10c60:	ldrb	r3, [r0, r2]
   10c64:	cmp	r3, #0
   10c68:	beq	10c88 <abort@plt+0x7d4>
   10c6c:	mov	r3, #31
   10c70:	mul	ip, r3, r5
   10c74:	mov	r3, r2
   10c78:	add	r2, r3, #1
   10c7c:	ldrb	r3, [r0, r3]
   10c80:	eor	r5, ip, r3
   10c84:	b	10c60 <abort@plt+0x7ac>
   10c88:	mov	r4, r1
   10c8c:	mov	r0, r5
   10c90:	mov	r1, r4
   10c94:	blx	10d88 <abort@plt+0x8d4>
   10c98:	mul	ip, r0, r4
   10c9c:	sub	r0, r5, ip
   10ca0:	ldr	r4, [sp, #8]
   10ca4:	ldr	r5, [sp, #12]
   10ca8:	ldr	lr, [sp, #4]
   10cac:	add	sp, sp, #16
   10cb0:	bx	lr
   10cb4:	mov	ip, sp
   10cb8:	sub	sp, sp, #24
   10cbc:	str	ip, [sp]
   10cc0:	str	lr, [sp, #4]
   10cc4:	str	r4, [sp, #8]
   10cc8:	str	r5, [sp, #12]
   10ccc:	str	r6, [sp, #16]
   10cd0:	mov	r4, r0
   10cd4:	mov	r0, r4
   10cd8:	bl	10ad0 <abort@plt+0x61c>
   10cdc:	ldr	r1, [pc, #160]	; 10d84 <abort@plt+0x8d0>
   10ce0:	mov	r3, r0
   10ce4:	mov	r0, r1
   10ce8:	mov	r1, r3
   10cec:	bl	10454 <printf@plt>
   10cf0:	mov	r5, #0
   10cf4:	ldr	r2, [r4, #8]
   10cf8:	cmp	r5, r2
   10cfc:	bge	10d58 <abort@plt+0x8a4>
   10d00:	ldr	r1, [r4, #4]
   10d04:	ldr	r0, [r1, r5, lsl #2]
   10d08:	cmp	r0, #0
   10d0c:	beq	10d50 <abort@plt+0x89c>
   10d10:	ldr	r0, [pc, #96]	; 10d78 <abort@plt+0x8c4>
   10d14:	mov	r1, r5
   10d18:	bl	10454 <printf@plt>
   10d1c:	ldr	r3, [r4, #4]
   10d20:	ldr	r6, [r3, r5, lsl #2]
   10d24:	cmp	r6, #0
   10d28:	beq	10d48 <abort@plt+0x894>
   10d2c:	ldr	r0, [pc, #76]	; 10d80 <abort@plt+0x8cc>
   10d30:	ldr	r1, [r6]
   10d34:	ldr	ip, [r6]
   10d38:	add	r2, ip, #500	; 0x1f4
   10d3c:	bl	10454 <printf@plt>
   10d40:	ldr	r6, [r6, #4]
   10d44:	b	10d24 <abort@plt+0x870>
   10d48:	ldr	r0, [pc, #44]	; 10d7c <abort@plt+0x8c8>
   10d4c:	bl	10454 <printf@plt>
   10d50:	add	r5, r5, #1
   10d54:	b	10cf4 <abort@plt+0x840>
   10d58:	ldr	r0, [pc, #28]	; 10d7c <abort@plt+0x8c8>
   10d5c:	bl	10454 <printf@plt>
   10d60:	ldr	r4, [sp, #8]
   10d64:	ldr	r5, [sp, #12]
   10d68:	ldr	r6, [sp, #16]
   10d6c:	ldr	lr, [sp, #4]
   10d70:	add	sp, sp, #24
   10d74:	bx	lr
   10d78:	andeq	r1, r1, r1, asr #2
   10d7c:	andeq	r1, r1, r8, asr #2
   10d80:	andeq	r1, r1, pc, lsr #2
   10d84:	andeq	r1, r1, fp, lsl #2
   10d88:	svclt	0x00081e4a
   10d8c:			; <UNDEFINED> instruction: 0xf0c04770
   10d90:	addmi	r8, r8, #36, 2
   10d94:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   10d98:			; <UNDEFINED> instruction: 0xf0004211
   10d9c:	blx	fec31200 <abort@plt+0xfec20d4c>
   10da0:	blx	fec8dba8 <abort@plt+0xfec7d6f4>
   10da4:	bl	fe8cd7b0 <abort@plt+0xfe8bd2fc>
   10da8:			; <UNDEFINED> instruction: 0xf1c30303
   10dac:	andge	r0, r4, #2080374784	; 0x7c000000
   10db0:	movwne	lr, #15106	; 0x3b02
   10db4:	andeq	pc, r0, #79	; 0x4f
   10db8:	svclt	0x0000469f
   10dbc:	andhi	pc, r0, pc, lsr #7
   10dc0:	svcvc	0x00c1ebb0
   10dc4:	bl	10c09cc <abort@plt+0x10b0518>
   10dc8:	svclt	0x00280202
   10dcc:	sbcvc	lr, r1, r0, lsr #23
   10dd0:	svcvc	0x0081ebb0
   10dd4:	bl	10c09dc <abort@plt+0x10b0528>
   10dd8:	svclt	0x00280202
   10ddc:	addvc	lr, r1, r0, lsr #23
   10de0:	svcvc	0x0041ebb0
   10de4:	bl	10c09ec <abort@plt+0x10b0538>
   10de8:	svclt	0x00280202
   10dec:	subvc	lr, r1, r0, lsr #23
   10df0:	svcvc	0x0001ebb0
   10df4:	bl	10c09fc <abort@plt+0x10b0548>
   10df8:	svclt	0x00280202
   10dfc:	andvc	lr, r1, r0, lsr #23
   10e00:	svcvs	0x00c1ebb0
   10e04:	bl	10c0a0c <abort@plt+0x10b0558>
   10e08:	svclt	0x00280202
   10e0c:	sbcvs	lr, r1, r0, lsr #23
   10e10:	svcvs	0x0081ebb0
   10e14:	bl	10c0a1c <abort@plt+0x10b0568>
   10e18:	svclt	0x00280202
   10e1c:	addvs	lr, r1, r0, lsr #23
   10e20:	svcvs	0x0041ebb0
   10e24:	bl	10c0a2c <abort@plt+0x10b0578>
   10e28:	svclt	0x00280202
   10e2c:	subvs	lr, r1, r0, lsr #23
   10e30:	svcvs	0x0001ebb0
   10e34:	bl	10c0a3c <abort@plt+0x10b0588>
   10e38:	svclt	0x00280202
   10e3c:	andvs	lr, r1, r0, lsr #23
   10e40:	svcpl	0x00c1ebb0
   10e44:	bl	10c0a4c <abort@plt+0x10b0598>
   10e48:	svclt	0x00280202
   10e4c:	sbcpl	lr, r1, r0, lsr #23
   10e50:	svcpl	0x0081ebb0
   10e54:	bl	10c0a5c <abort@plt+0x10b05a8>
   10e58:	svclt	0x00280202
   10e5c:	addpl	lr, r1, r0, lsr #23
   10e60:	svcpl	0x0041ebb0
   10e64:	bl	10c0a6c <abort@plt+0x10b05b8>
   10e68:	svclt	0x00280202
   10e6c:	subpl	lr, r1, r0, lsr #23
   10e70:	svcpl	0x0001ebb0
   10e74:	bl	10c0a7c <abort@plt+0x10b05c8>
   10e78:	svclt	0x00280202
   10e7c:	andpl	lr, r1, r0, lsr #23
   10e80:	svcmi	0x00c1ebb0
   10e84:	bl	10c0a8c <abort@plt+0x10b05d8>
   10e88:	svclt	0x00280202
   10e8c:	sbcmi	lr, r1, r0, lsr #23
   10e90:	svcmi	0x0081ebb0
   10e94:	bl	10c0a9c <abort@plt+0x10b05e8>
   10e98:	svclt	0x00280202
   10e9c:	addmi	lr, r1, r0, lsr #23
   10ea0:	svcmi	0x0041ebb0
   10ea4:	bl	10c0aac <abort@plt+0x10b05f8>
   10ea8:	svclt	0x00280202
   10eac:	submi	lr, r1, r0, lsr #23
   10eb0:	svcmi	0x0001ebb0
   10eb4:	bl	10c0abc <abort@plt+0x10b0608>
   10eb8:	svclt	0x00280202
   10ebc:	andmi	lr, r1, r0, lsr #23
   10ec0:	svccc	0x00c1ebb0
   10ec4:	bl	10c0acc <abort@plt+0x10b0618>
   10ec8:	svclt	0x00280202
   10ecc:	sbccc	lr, r1, r0, lsr #23
   10ed0:	svccc	0x0081ebb0
   10ed4:	bl	10c0adc <abort@plt+0x10b0628>
   10ed8:	svclt	0x00280202
   10edc:	addcc	lr, r1, r0, lsr #23
   10ee0:	svccc	0x0041ebb0
   10ee4:	bl	10c0aec <abort@plt+0x10b0638>
   10ee8:	svclt	0x00280202
   10eec:	subcc	lr, r1, r0, lsr #23
   10ef0:	svccc	0x0001ebb0
   10ef4:	bl	10c0afc <abort@plt+0x10b0648>
   10ef8:	svclt	0x00280202
   10efc:	andcc	lr, r1, r0, lsr #23
   10f00:	svccs	0x00c1ebb0
   10f04:	bl	10c0b0c <abort@plt+0x10b0658>
   10f08:	svclt	0x00280202
   10f0c:	sbccs	lr, r1, r0, lsr #23
   10f10:	svccs	0x0081ebb0
   10f14:	bl	10c0b1c <abort@plt+0x10b0668>
   10f18:	svclt	0x00280202
   10f1c:	addcs	lr, r1, r0, lsr #23
   10f20:	svccs	0x0041ebb0
   10f24:	bl	10c0b2c <abort@plt+0x10b0678>
   10f28:	svclt	0x00280202
   10f2c:	subcs	lr, r1, r0, lsr #23
   10f30:	svccs	0x0001ebb0
   10f34:	bl	10c0b3c <abort@plt+0x10b0688>
   10f38:	svclt	0x00280202
   10f3c:	andcs	lr, r1, r0, lsr #23
   10f40:	svcne	0x00c1ebb0
   10f44:	bl	10c0b4c <abort@plt+0x10b0698>
   10f48:	svclt	0x00280202
   10f4c:	sbcne	lr, r1, r0, lsr #23
   10f50:	svcne	0x0081ebb0
   10f54:	bl	10c0b5c <abort@plt+0x10b06a8>
   10f58:	svclt	0x00280202
   10f5c:	addne	lr, r1, r0, lsr #23
   10f60:	svcne	0x0041ebb0
   10f64:	bl	10c0b6c <abort@plt+0x10b06b8>
   10f68:	svclt	0x00280202
   10f6c:	subne	lr, r1, r0, lsr #23
   10f70:	svcne	0x0001ebb0
   10f74:	bl	10c0b7c <abort@plt+0x10b06c8>
   10f78:	svclt	0x00280202
   10f7c:	andne	lr, r1, r0, lsr #23
   10f80:	svceq	0x00c1ebb0
   10f84:	bl	10c0b8c <abort@plt+0x10b06d8>
   10f88:	svclt	0x00280202
   10f8c:	sbceq	lr, r1, r0, lsr #23
   10f90:	svceq	0x0081ebb0
   10f94:	bl	10c0b9c <abort@plt+0x10b06e8>
   10f98:	svclt	0x00280202
   10f9c:	addeq	lr, r1, r0, lsr #23
   10fa0:	svceq	0x0041ebb0
   10fa4:	bl	10c0bac <abort@plt+0x10b06f8>
   10fa8:	svclt	0x00280202
   10fac:	subeq	lr, r1, r0, lsr #23
   10fb0:	svceq	0x0001ebb0
   10fb4:	bl	10c0bbc <abort@plt+0x10b0708>
   10fb8:	svclt	0x00280202
   10fbc:	andeq	lr, r1, r0, lsr #23
   10fc0:			; <UNDEFINED> instruction: 0x47704610
   10fc4:	andcs	fp, r1, ip, lsl #30
   10fc8:	ldrbmi	r2, [r0, -r0]!
   10fcc:			; <UNDEFINED> instruction: 0xf281fab1
   10fd0:	andseq	pc, pc, #-2147483600	; 0x80000030
   10fd4:			; <UNDEFINED> instruction: 0xf002fa20
   10fd8:	tstlt	r8, r0, ror r7
   10fdc:	rscscc	pc, pc, pc, asr #32
   10fe0:	stmdalt	lr, {ip, sp, lr, pc}
   10fe4:	rscsle	r2, r8, r0, lsl #18
   10fe8:	andmi	lr, r3, sp, lsr #18
   10fec:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   10ff0:			; <UNDEFINED> instruction: 0x4006e8bd
   10ff4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   10ff8:	smlatbeq	r3, r1, fp, lr
   10ffc:	svclt	0x00004770
   11000:			; <UNDEFINED> instruction: 0xf04fb502
   11004:			; <UNDEFINED> instruction: 0xf7ff0008
   11008:	vstrlt	s28, [r2, #-104]	; 0xffffff98
   1100c:	mvnsmi	lr, #737280	; 0xb4000
   11010:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   11014:	strmi	r4, [r8], ip, lsl #26
   11018:			; <UNDEFINED> instruction: 0x4691447e
   1101c:			; <UNDEFINED> instruction: 0xf7ff447d
   11020:	blne	1dcb808 <abort@plt+0x1dbb354>
   11024:	strhle	r1, [sl], -r6
   11028:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   1102c:	svccc	0x0004f855
   11030:	strbmi	r4, [r1], -sl, asr #12
   11034:	strcc	r4, [r1], #-1592	; 0xfffff9c8
   11038:	adcmi	r4, r6, #152, 14	; 0x2600000
   1103c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   11040:	svclt	0x000083f8
   11044:	strdeq	r0, [r1], -r8
   11048:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   1104c:	svclt	0x00004770

Disassembly of section .fini:

00011050 <.fini>:
   11050:	push	{r3, lr}
   11054:	pop	{r3, pc}
