
*** Running vivado
    with args -log Cipher_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Cipher_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Cipher_0.tcl -notrace
Command: synth_design -top Cipher_0 -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16781 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.453 ; gain = 79.996 ; free physical = 783 ; free virtual = 11240
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cipher_0' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/synth/Cipher_0.v:56]
INFO: [Synth 8-638] synthesizing module 'Cipher' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:12]
	Parameter ap_ST_fsm_state1 bound to: 36'b000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 36'b000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 36'b000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 36'b000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 36'b000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 36'b000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 36'b000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 36'b000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 36'b000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 36'b000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 36'b000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 36'b000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 36'b000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 36'b000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 36'b000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 36'b000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 36'b000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 36'b000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 36'b000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 36'b000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 36'b000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 36'b000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 36'b000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 36'b000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 36'b000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 36'b000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 36'b000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 36'b000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 36'b000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 36'b000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 36'b000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 36'b000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 36'b000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 36'b001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 36'b010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 36'b100000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:104]
INFO: [Synth 8-638] synthesizing module 'AddRoundKey' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/AddRoundKey.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/AddRoundKey.v:57]
INFO: [Synth 8-256] done synthesizing module 'AddRoundKey' (1#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/AddRoundKey.v:10]
INFO: [Synth 8-638] synthesizing module 'SubBytes' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/SubBytes.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/SubBytes.v:49]
INFO: [Synth 8-638] synthesizing module 'SubBytes_sbox' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/SubBytes_sbox.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SubBytes_sbox_rom' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/SubBytes_sbox.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './SubBytes_sbox_rom.dat' is read successfully [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/SubBytes_sbox.v:24]
INFO: [Synth 8-256] done synthesizing module 'SubBytes_sbox_rom' (2#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/SubBytes_sbox.v:9]
INFO: [Synth 8-256] done synthesizing module 'SubBytes_sbox' (3#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/SubBytes_sbox.v:43]
INFO: [Synth 8-256] done synthesizing module 'SubBytes' (4#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/SubBytes.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:865]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:869]
INFO: [Synth 8-256] done synthesizing module 'Cipher' (5#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:12]
INFO: [Synth 8-256] done synthesizing module 'Cipher_0' (6#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/synth/Cipher_0.v:56]
WARNING: [Synth 8-3331] design SubBytes_sbox has unconnected port reset
WARNING: [Synth 8-3331] design AddRoundKey has unconnected port round[5]
WARNING: [Synth 8-3331] design AddRoundKey has unconnected port round[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1341.984 ; gain = 121.527 ; free physical = 793 ; free virtual = 11251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1341.984 ; gain = 121.527 ; free physical = 792 ; free virtual = 11251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1349.988 ; gain = 129.531 ; free physical = 791 ; free virtual = 11251
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_1_fu_82_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_5_fu_118_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/SubBytes_sbox.v:33]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_69_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_5_fu_85_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'state_addr_12_reg_671_reg[1:0]' into 'tmp_4_reg_665_reg[1:0]' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:901]
INFO: [Synth 8-4471] merging register 'round_cast8_cast_reg_681_reg[5:4]' into 'tmp_4_reg_665_reg[1:0]' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:903]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_665_reg' and it is trimmed from '3' to '2' bits. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:383]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_i_fu_323_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_317_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'state_addr_12_reg_671_reg[3:2]' into 'tmp_4_reg_665_reg[3:2]' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:381]
INFO: [Synth 8-5544] ROM "tmp_i_fu_323_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_317_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_2_i_i_cast_cast_fu_434_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_2_i4_i_cast_cast_fu_481_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_2_i9_i_cast_cast_fu_528_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_2_i14_i_cast_cas_fu_574_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1357.996 ; gain = 137.539 ; free physical = 780 ; free virtual = 11241
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   2 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 3     
	   3 Input      8 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	  37 Input     36 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AddRoundKey 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SubBytes_sbox_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module SubBytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Cipher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 3     
	   3 Input      8 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	  37 Input     36 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'inst/grp_AddRoundKey_fu_244/tmp_3_reg_189_reg[1:0]' into 'inst/tmp_4_reg_665_reg[1:0]' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/AddRoundKey.v:247]
INFO: [Synth 8-4471] merging register 'inst/state_addr_15_reg_696_reg[3:2]' into 'inst/state_addr_14_reg_691_reg[3:2]' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:390]
INFO: [Synth 8-4471] merging register 'inst/state_addr_13_reg_676_reg[3:2]' into 'inst/tmp_4_reg_665_reg[3:2]' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/Cipher.v:382]
WARNING: [Synth 8-6014] Unused sequential element inst/grp_SubBytes_fu_255/sbox_U/SubBytes_sbox_rom_U/q0_reg was removed.  [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/hdl/verilog/SubBytes_sbox.v:33]
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_244/tmp_3_reg_189_reg[2]' (FDE) to 'inst/grp_AddRoundKey_fu_244/tmp_18_cast_reg_194_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_244/tmp_3_reg_189_reg[3]' (FDE) to 'inst/grp_AddRoundKey_fu_244/tmp_18_cast_reg_194_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/state_addr_13_reg_676_reg[0]' (FD) to 'inst/state_addr_15_reg_696_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/state_addr_15_reg_696_reg[0]' (FD) to 'inst/state_addr_15_reg_696_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/state_addr_13_reg_676_reg[1]' (FD) to 'inst/tmp_4_reg_665_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_SubBytes_fu_255/tmp_4_cast_reg_132_reg[4]' (FD) to 'inst/tmp_4_reg_665_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_SubBytes_fu_255/tmp_4_cast_reg_132_reg[5]' (FD) to 'inst/tmp_4_reg_665_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/state_addr_15_reg_696_reg[1]' (FD) to 'inst/state_addr_14_reg_691_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_4_reg_665_reg[0]' (FD) to 'inst/tmp_4_reg_665_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/state_addr_14_reg_691_reg[0]' (FD) to 'inst/tmp_4_reg_665_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_4_reg_665_reg[1]' (FD) to 'inst/grp_SubBytes_fu_255/tmp_4_cast_reg_132_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/state_addr_14_reg_691_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_AddRoundKey_fu_244/tmp_18_cast_reg_194_reg[0]' (FDR) to 'inst/grp_AddRoundKey_fu_244/tmp_18_cast_reg_194_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/grp_AddRoundKey_fu_244/tmp_18_cast_reg_194_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/grp_SubBytes_fu_255/tmp_4_cast_reg_132_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/grp_AddRoundKey_fu_244/tmp_18_cast_reg_194_reg[5]) is unused and will be removed from module Cipher_0.
INFO: [Synth 8-3332] Sequential element (inst/grp_AddRoundKey_fu_244/tmp_18_cast_reg_194_reg[1]) is unused and will be removed from module Cipher_0.
INFO: [Synth 8-3332] Sequential element (inst/grp_AddRoundKey_fu_244/tmp_18_cast_reg_194_reg[4]) is unused and will be removed from module Cipher_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1547.434 ; gain = 326.977 ; free physical = 449 ; free virtual = 10923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------------------------------------------------------+---------------+----------------+
|Module Name       | RTL Object                                                 | Depth x Width | Implemented As | 
+------------------+------------------------------------------------------------+---------------+----------------+
|SubBytes_sbox_rom | q0_reg                                                     | 256x8         | Block RAM      | 
|Cipher_0          | inst/grp_SubBytes_fu_255/sbox_U/SubBytes_sbox_rom_U/q0_reg | 256x8         | Block RAM      | 
+------------------+------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1547.434 ; gain = 326.977 ; free physical = 446 ; free virtual = 10921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/grp_SubBytes_fu_255/sbox_U/SubBytes_sbox_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1555.441 ; gain = 334.984 ; free physical = 446 ; free virtual = 10921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1555.441 ; gain = 334.984 ; free physical = 446 ; free virtual = 10921
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1555.441 ; gain = 334.984 ; free physical = 446 ; free virtual = 10921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1555.441 ; gain = 334.984 ; free physical = 446 ; free virtual = 10921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1555.441 ; gain = 334.984 ; free physical = 446 ; free virtual = 10921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1555.441 ; gain = 334.984 ; free physical = 446 ; free virtual = 10921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1555.441 ; gain = 334.984 ; free physical = 446 ; free virtual = 10921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |    28|
|3     |LUT3     |    24|
|4     |LUT4     |    55|
|5     |LUT5     |    60|
|6     |LUT6     |   100|
|7     |RAMB18E1 |     1|
|8     |FDRE     |   198|
|9     |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+------------------+------+
|      |Instance                    |Module            |Cells |
+------+----------------------------+------------------+------+
|1     |top                         |                  |   471|
|2     |  inst                      |Cipher            |   463|
|3     |    grp_AddRoundKey_fu_244  |AddRoundKey       |    63|
|4     |    grp_SubBytes_fu_255     |SubBytes          |    78|
|5     |      sbox_U                |SubBytes_sbox     |    17|
|6     |        SubBytes_sbox_rom_U |SubBytes_sbox_rom |    17|
+------+----------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1555.441 ; gain = 334.984 ; free physical = 446 ; free virtual = 10921
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1555.441 ; gain = 334.984 ; free physical = 447 ; free virtual = 10923
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1555.449 ; gain = 334.984 ; free physical = 455 ; free virtual = 10930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1677.688 ; gain = 482.059 ; free physical = 448 ; free virtual = 10919
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.runs/Cipher_0_synth_1/Cipher_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2198.355 ; gain = 520.668 ; free physical = 165 ; free virtual = 10555
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/ip/Cipher_0/Cipher_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.runs/Cipher_0_synth_1/Cipher_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Cipher_0_utilization_synth.rpt -pb Cipher_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2206.355 ; gain = 0.000 ; free physical = 188 ; free virtual = 10553
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 17:50:00 2019...
