// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="xillybus_wrapper,hls_ip_2013_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485tffg1761-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.671250,HLS_SYN_LAT=156,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module xillybus_wrapper (
        ap_clk,
        ap_rst,
        in_r_dout,
        in_r_empty_n,
        in_r_read,
        out_r_din,
        out_r_full_n,
        out_r_write,
        debug_ready,
        debug_out,
        debug_out_ap_vld
);

input   ap_clk;
input   ap_rst;
input  [31:0] in_r_dout;
input   in_r_empty_n;
output   in_r_read;
output  [31:0] out_r_din;
input   out_r_full_n;
output   out_r_write;
input  [7:0] debug_ready;
output  [7:0] debug_out;
output   debug_out_ap_vld;

reg in_r_read;
reg[31:0] out_r_din;
reg out_r_write;
reg[7:0] debug_out;
reg debug_out_ap_vld;
wire   [3:0] p_str3_address0;
reg    p_str3_ce0;
wire   [6:0] p_str3_q0;
wire   [1:0] p_str4_address0;
reg    p_str4_ce0;
wire   [6:0] p_str4_q0;
wire   [0:0] p_str5_address0;
reg    p_str5_ce0;
wire   [3:0] p_str5_q0;
reg   [3:0] ap_CS_fsm = 4'b0000;
wire   [0:0] tmp_i_fu_197_p2;
reg   [0:0] tmp_i_reg_290;
wire   [3:0] p_rec_i_fu_203_p2;
reg   [3:0] p_rec_i_reg_294;
wire   [7:0] p_str3_load_cast_fu_209_p1;
reg   [7:0] p_str3_load_cast_reg_299;
reg    ap_sig_bdd_68;
reg   [31:0] x1_reg_304;
wire   [31:0] x2_fu_222_p1;
reg   [31:0] x2_reg_313;
wire   [0:0] tmp_i3_fu_231_p2;
reg   [0:0] tmp_i3_reg_323;
wire   [1:0] p_rec_i8_fu_237_p2;
reg   [1:0] p_rec_i8_reg_327;
wire   [7:0] p_str4_load_cast_fu_243_p1;
reg   [7:0] p_str4_load_cast_reg_332;
wire   [7:0] p_str5_load_cast_fu_261_p1;
reg   [7:0] p_str5_load_cast_reg_345;
reg   [0:0] p_0_rec_i9_reg_149;
reg    ap_sig_bdd_100;
wire    grp_sinf_or_cosf_fu_164_ap_start;
wire    grp_sinf_or_cosf_fu_164_ap_done;
wire    grp_sinf_or_cosf_fu_164_ap_idle;
wire    grp_sinf_or_cosf_fu_164_ap_ready;
wire   [31:0] grp_sinf_or_cosf_fu_164_t_in;
wire   [31:0] grp_sinf_or_cosf_fu_164_ap_return;
wire    grp_xilly_decprint_fu_177_ap_start;
wire    grp_xilly_decprint_fu_177_ap_done;
wire    grp_xilly_decprint_fu_177_ap_idle;
wire    grp_xilly_decprint_fu_177_ap_ready;
wire   [31:0] grp_xilly_decprint_fu_177_val_r;
wire   [7:0] grp_xilly_decprint_fu_177_debug_ready;
wire   [7:0] grp_xilly_decprint_fu_177_debug_out;
wire    grp_xilly_decprint_fu_177_debug_out_ap_vld;
reg   [3:0] p_0_rec_i_reg_127;
wire   [0:0] tmp_10_fu_213_p1;
reg   [1:0] p_0_rec_i2_reg_138;
wire   [0:0] tmp_11_fu_247_p1;
wire   [0:0] tmp_13_fu_271_p1;
reg    grp_sinf_or_cosf_fu_164_ap_start_ap_start_reg = 1'b0;
reg    grp_xilly_decprint_fu_177_ap_start_ap_start_reg = 1'b0;
wire   [63:0] p_0_rec_i_cast_fu_192_p1;
wire   [63:0] p_0_rec_i2_cast_fu_226_p1;
wire   [63:0] p_0_rec_i9_cast_fu_256_p1;
wire   [31:0] y1_fu_265_p2;
wire   [31:0] y2_fu_280_p1;
reg   [3:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b0000;
parameter    ap_ST_st2_fsm_1 = 4'b1;
parameter    ap_ST_st3_fsm_2 = 4'b10;
parameter    ap_ST_st4_fsm_3 = 4'b11;
parameter    ap_ST_st5_fsm_4 = 4'b100;
parameter    ap_ST_st6_fsm_5 = 4'b101;
parameter    ap_ST_st7_fsm_6 = 4'b110;
parameter    ap_ST_st8_fsm_7 = 4'b111;
parameter    ap_ST_st9_fsm_8 = 4'b1000;
parameter    ap_ST_st10_fsm_9 = 4'b1001;
parameter    ap_ST_st11_fsm_10 = 4'b1010;
parameter    ap_ST_st12_fsm_11 = 4'b1011;
parameter    ap_ST_st13_fsm_12 = 4'b1100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_true = 1'b1;


xillybus_wrapper_p_str3 #(
    .DataWidth( 7 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
p_str3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( p_str3_address0 ),
    .ce0( p_str3_ce0 ),
    .q0( p_str3_q0 )
);

xillybus_wrapper_p_str4 #(
    .DataWidth( 7 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_str4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( p_str4_address0 ),
    .ce0( p_str4_ce0 ),
    .q0( p_str4_q0 )
);

xillybus_wrapper_p_str5 #(
    .DataWidth( 4 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_str5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( p_str5_address0 ),
    .ce0( p_str5_ce0 ),
    .q0( p_str5_q0 )
);

sinf_or_cosf grp_sinf_or_cosf_fu_164(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_sinf_or_cosf_fu_164_ap_start ),
    .ap_done( grp_sinf_or_cosf_fu_164_ap_done ),
    .ap_idle( grp_sinf_or_cosf_fu_164_ap_idle ),
    .ap_ready( grp_sinf_or_cosf_fu_164_ap_ready ),
    .t_in( grp_sinf_or_cosf_fu_164_t_in ),
    .ap_return( grp_sinf_or_cosf_fu_164_ap_return )
);

xilly_decprint grp_xilly_decprint_fu_177(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_xilly_decprint_fu_177_ap_start ),
    .ap_done( grp_xilly_decprint_fu_177_ap_done ),
    .ap_idle( grp_xilly_decprint_fu_177_ap_idle ),
    .ap_ready( grp_xilly_decprint_fu_177_ap_ready ),
    .val_r( grp_xilly_decprint_fu_177_val_r ),
    .debug_ready( grp_xilly_decprint_fu_177_debug_ready ),
    .debug_out( grp_xilly_decprint_fu_177_debug_out ),
    .debug_out_ap_vld( grp_xilly_decprint_fu_177_debug_out_ap_vld )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// grp_sinf_or_cosf_fu_164_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_sinf_or_cosf_fu_164_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_sinf_or_cosf_fu_164_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st11_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == p_0_rec_i9_reg_149) & ~ap_sig_bdd_100)) begin
            grp_sinf_or_cosf_fu_164_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_sinf_or_cosf_fu_164_ap_ready)) begin
            grp_sinf_or_cosf_fu_164_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_xilly_decprint_fu_177_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_xilly_decprint_fu_177_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_xilly_decprint_fu_177_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_i3_reg_323))) begin
            grp_xilly_decprint_fu_177_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_xilly_decprint_fu_177_ap_ready)) begin
            grp_xilly_decprint_fu_177_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st8_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_11_fu_247_p1))) begin
        p_0_rec_i2_reg_138 <= p_rec_i8_reg_327;
    end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(in_r_empty_n == ap_const_logic_0))) begin
        p_0_rec_i2_reg_138 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_13_fu_271_p1))) begin
        p_0_rec_i9_reg_149 <= ap_const_lv1_1;
    end else if (((ap_ST_st9_fsm_8 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_xilly_decprint_fu_177_ap_done))) begin
        p_0_rec_i9_reg_149 <= ap_const_lv1_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_10_fu_213_p1))) begin
        p_0_rec_i_reg_127 <= p_rec_i_reg_294;
    end else if ((ap_ST_st1_fsm_0 == ap_CS_fsm)) begin
        p_0_rec_i_reg_127 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        p_rec_i8_reg_327 <= p_rec_i8_fu_237_p2;
        tmp_i3_reg_323 <= tmp_i3_fu_231_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        p_rec_i_reg_294 <= p_rec_i_fu_203_p2;
        tmp_i_reg_290 <= tmp_i_fu_197_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~ap_sig_bdd_68)) begin
        p_str3_load_cast_reg_299[0] <= p_str3_load_cast_fu_209_p1[0];
p_str3_load_cast_reg_299[1] <= p_str3_load_cast_fu_209_p1[1];
p_str3_load_cast_reg_299[2] <= p_str3_load_cast_fu_209_p1[2];
p_str3_load_cast_reg_299[3] <= p_str3_load_cast_fu_209_p1[3];
p_str3_load_cast_reg_299[4] <= p_str3_load_cast_fu_209_p1[4];
p_str3_load_cast_reg_299[5] <= p_str3_load_cast_fu_209_p1[5];
p_str3_load_cast_reg_299[6] <= p_str3_load_cast_fu_209_p1[6];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        p_str4_load_cast_reg_332[0] <= p_str4_load_cast_fu_243_p1[0];
p_str4_load_cast_reg_332[1] <= p_str4_load_cast_fu_243_p1[1];
p_str4_load_cast_reg_332[2] <= p_str4_load_cast_fu_243_p1[2];
p_str4_load_cast_reg_332[3] <= p_str4_load_cast_fu_243_p1[3];
p_str4_load_cast_reg_332[4] <= p_str4_load_cast_fu_243_p1[4];
p_str4_load_cast_reg_332[5] <= p_str4_load_cast_fu_243_p1[5];
p_str4_load_cast_reg_332[6] <= p_str4_load_cast_fu_243_p1[6];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st11_fsm_10 == ap_CS_fsm) & ~ap_sig_bdd_100)) begin
        p_str5_load_cast_reg_345[0] <= p_str5_load_cast_fu_261_p1[0];
p_str5_load_cast_reg_345[1] <= p_str5_load_cast_fu_261_p1[1];
p_str5_load_cast_reg_345[2] <= p_str5_load_cast_fu_261_p1[2];
p_str5_load_cast_reg_345[3] <= p_str5_load_cast_fu_261_p1[3];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(tmp_i_reg_290 == ap_const_lv1_0) & ~ap_sig_bdd_68)) begin
        x1_reg_304 <= in_r_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(in_r_empty_n == ap_const_logic_0))) begin
        x2_reg_313 <= x2_fu_222_p1;
    end
end

/// debug_out assign process. ///
always @ (ap_CS_fsm or p_str3_load_cast_reg_299 or tmp_i3_reg_323 or p_str4_load_cast_reg_332 or p_str5_load_cast_reg_345 or grp_xilly_decprint_fu_177_debug_out or grp_xilly_decprint_fu_177_debug_out_ap_vld or tmp_10_fu_213_p1 or tmp_11_fu_247_p1 or tmp_13_fu_271_p1)
begin
    if (((ap_ST_st12_fsm_11 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_13_fu_271_p1))) begin
        debug_out = p_str5_load_cast_reg_345;
    end else if (((ap_ST_st8_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_11_fu_247_p1))) begin
        debug_out = p_str4_load_cast_reg_332;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_10_fu_213_p1))) begin
        debug_out = p_str3_load_cast_reg_299;
    end else if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_i3_reg_323) & (ap_const_logic_1 == grp_xilly_decprint_fu_177_debug_out_ap_vld)) | ((ap_ST_st9_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == grp_xilly_decprint_fu_177_debug_out_ap_vld)))) begin
        debug_out = grp_xilly_decprint_fu_177_debug_out;
    end else begin
        debug_out = 'bx;
    end
end

/// debug_out_ap_vld assign process. ///
always @ (ap_CS_fsm or grp_xilly_decprint_fu_177_debug_out_ap_vld or tmp_10_fu_213_p1 or tmp_11_fu_247_p1 or tmp_13_fu_271_p1)
begin
    if ((((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_10_fu_213_p1)) | ((ap_ST_st8_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_11_fu_247_p1)) | ((ap_ST_st12_fsm_11 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_13_fu_271_p1)))) begin
        debug_out_ap_vld = ap_const_logic_1;
    end else if (((ap_ST_st7_fsm_6 == ap_CS_fsm) | (ap_ST_st9_fsm_8 == ap_CS_fsm))) begin
        debug_out_ap_vld = grp_xilly_decprint_fu_177_debug_out_ap_vld;
    end else begin
        debug_out_ap_vld = ap_const_logic_0;
    end
end

/// in_r_read assign process. ///
always @ (in_r_empty_n or ap_CS_fsm or tmp_i_reg_290 or ap_sig_bdd_68)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(tmp_i_reg_290 == ap_const_lv1_0) & ~ap_sig_bdd_68) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(in_r_empty_n == ap_const_logic_0)))) begin
        in_r_read = ap_const_logic_1;
    end else begin
        in_r_read = ap_const_logic_0;
    end
end

/// out_r_din assign process. ///
always @ (out_r_full_n or ap_CS_fsm or p_0_rec_i9_reg_149 or ap_sig_bdd_100 or grp_sinf_or_cosf_fu_164_ap_done or y1_fu_265_p2 or y2_fu_280_p1)
begin
    if (((ap_ST_st13_fsm_12 == ap_CS_fsm) & ~((out_r_full_n == ap_const_logic_0) | (ap_const_logic_0 == grp_sinf_or_cosf_fu_164_ap_done)))) begin
        out_r_din = y2_fu_280_p1;
    end else if (((ap_ST_st11_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == p_0_rec_i9_reg_149) & ~ap_sig_bdd_100)) begin
        out_r_din = y1_fu_265_p2;
    end else begin
        out_r_din = 'bx;
    end
end

/// out_r_write assign process. ///
always @ (out_r_full_n or ap_CS_fsm or p_0_rec_i9_reg_149 or ap_sig_bdd_100 or grp_sinf_or_cosf_fu_164_ap_done)
begin
    if ((((ap_ST_st11_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == p_0_rec_i9_reg_149) & ~ap_sig_bdd_100) | ((ap_ST_st13_fsm_12 == ap_CS_fsm) & ~((out_r_full_n == ap_const_logic_0) | (ap_const_logic_0 == grp_sinf_or_cosf_fu_164_ap_done))))) begin
        out_r_write = ap_const_logic_1;
    end else begin
        out_r_write = ap_const_logic_0;
    end
end

/// p_str3_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        p_str3_ce0 = ap_const_logic_1;
    end else begin
        p_str3_ce0 = ap_const_logic_0;
    end
end

/// p_str4_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        p_str4_ce0 = ap_const_logic_1;
    end else begin
        p_str4_ce0 = ap_const_logic_0;
    end
end

/// p_str5_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        p_str5_ce0 = ap_const_logic_1;
    end else begin
        p_str5_ce0 = ap_const_logic_0;
    end
end
always @ (in_r_empty_n or out_r_full_n or ap_CS_fsm or tmp_i_reg_290 or ap_sig_bdd_68 or tmp_i3_reg_323 or p_0_rec_i9_reg_149 or ap_sig_bdd_100 or grp_sinf_or_cosf_fu_164_ap_done or grp_xilly_decprint_fu_177_ap_done or tmp_10_fu_213_p1 or tmp_11_fu_247_p1 or tmp_13_fu_271_p1)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            if ((~(tmp_i_reg_290 == ap_const_lv1_0) & ~ap_sig_bdd_68)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else if (((tmp_i_reg_290 == ap_const_lv1_0) & ~ap_sig_bdd_68)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_lv1_0 == tmp_10_fu_213_p1)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if (~(in_r_empty_n == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            if (~(ap_const_lv1_0 == tmp_i3_reg_323)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        ap_ST_st8_fsm_7 : 
            if (~(ap_const_lv1_0 == tmp_11_fu_247_p1)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        ap_ST_st9_fsm_8 : 
            if (~(ap_const_logic_0 == grp_xilly_decprint_fu_177_ap_done)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            if ((~(ap_const_lv1_0 == p_0_rec_i9_reg_149) & ~ap_sig_bdd_100)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else if (((ap_const_lv1_0 == p_0_rec_i9_reg_149) & ~ap_sig_bdd_100)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        ap_ST_st12_fsm_11 : 
            if (~(ap_const_lv1_0 == tmp_13_fu_271_p1)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        ap_ST_st13_fsm_12 : 
            if (~((out_r_full_n == ap_const_logic_0) | (ap_const_logic_0 == grp_sinf_or_cosf_fu_164_ap_done))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_100 assign process. ///
always @ (out_r_full_n or p_0_rec_i9_reg_149)
begin
    ap_sig_bdd_100 = ((out_r_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == p_0_rec_i9_reg_149));
end

/// ap_sig_bdd_68 assign process. ///
always @ (in_r_empty_n or tmp_i_reg_290)
begin
    ap_sig_bdd_68 = ((in_r_empty_n == ap_const_logic_0) & ~(tmp_i_reg_290 == ap_const_lv1_0));
end
assign grp_sinf_or_cosf_fu_164_ap_start = grp_sinf_or_cosf_fu_164_ap_start_ap_start_reg;
assign grp_sinf_or_cosf_fu_164_t_in = x2_reg_313;
assign grp_xilly_decprint_fu_177_ap_start = grp_xilly_decprint_fu_177_ap_start_ap_start_reg;
assign grp_xilly_decprint_fu_177_debug_ready = debug_ready;
assign grp_xilly_decprint_fu_177_val_r = x1_reg_304;
assign p_0_rec_i2_cast_fu_226_p1 = $unsigned(p_0_rec_i2_reg_138);
assign p_0_rec_i9_cast_fu_256_p1 = $unsigned(p_0_rec_i9_reg_149);
assign p_0_rec_i_cast_fu_192_p1 = $unsigned(p_0_rec_i_reg_127);
assign p_rec_i8_fu_237_p2 = (p_0_rec_i2_reg_138 + ap_const_lv2_1);
assign p_rec_i_fu_203_p2 = (p_0_rec_i_reg_127 + ap_const_lv4_1);
assign p_str3_address0 = p_0_rec_i_cast_fu_192_p1;
assign p_str3_load_cast_fu_209_p1 = $unsigned(p_str3_q0);
assign p_str4_address0 = p_0_rec_i2_cast_fu_226_p1;
assign p_str4_load_cast_fu_243_p1 = $unsigned(p_str4_q0);
assign p_str5_address0 = p_0_rec_i9_cast_fu_256_p1;
assign p_str5_load_cast_fu_261_p1 = $unsigned(p_str5_q0);
assign tmp_10_fu_213_p1 = debug_ready[0:0];
assign tmp_11_fu_247_p1 = debug_ready[0:0];
assign tmp_13_fu_271_p1 = debug_ready[0:0];
assign tmp_i3_fu_231_p2 = (p_0_rec_i2_reg_138 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_i_fu_197_p2 = (p_0_rec_i_reg_127 == ap_const_lv4_D? 1'b1: 1'b0);
assign x2_fu_222_p1 = in_r_dout;
assign y1_fu_265_p2 = (x1_reg_304 + ap_const_lv32_1);
assign y2_fu_280_p1 = grp_sinf_or_cosf_fu_164_ap_return;
always @ (posedge ap_clk)
begin
    p_str3_load_cast_reg_299[7] <= 1'b0;
    p_str4_load_cast_reg_332[7] <= 1'b0;
    p_str5_load_cast_reg_345[7:4] <= 4'b0000;
end



endmodule //xillybus_wrapper

