$date
	Sat Oct 31 03:22:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! P $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % en $end
$var reg 1 & rst $end
$scope module t $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 ' Q $end
$var wire 1 $ clk $end
$var wire 1 % en $end
$var wire 1 & rst $end
$var wire 1 ! P $end
$scope module t $end
$var wire 1 ' D $end
$var wire 1 $ clk $end
$var wire 1 % en $end
$var wire 1 & rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
0&
1%
0$
0#
0"
x!
$end
#2
1$
#4
0'
0!
0$
1&
#6
1$
#8
0$
0&
#10
1$
#12
0$
1'
1"
#14
1!
1$
#16
0$
0'
1#
0"
#18
0!
1$
#20
0$
1'
1"
#22
0'
1!
1$
#24
0$
1'
0#
0"
#26
1$
#28
0$
#30
1$
