{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 15:47:33 2014 " "Info: Processing started: Mon Oct 06 15:47:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Default EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"DE0_Default\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_CLK:u2\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"VGA_CLK:u2\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_CLK:u2\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_CLK:u2\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/VGA_CLK_altpll.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/VGA_CLK_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/VGA_CLK_altpll.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/VGA_CLK_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a5 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a6 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a4 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a7 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a1 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a2 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a0 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a3 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a15 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a13 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a14 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a12 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a11 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a9 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a10 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a8 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a25 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a24 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a21 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a22 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a20 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a17 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a18 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a16 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a19 " "Info: Atom \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a5 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a6 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a4 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a7 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a1 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a2 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a0 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a3 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a15 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a13 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a14 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a12 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a11 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a9 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a10 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a8 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a25 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a24 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a21 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 827 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a22 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a20 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a17 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a18 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a16 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 642 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a19 clk0 GND " "Warning (15400): WYSIWYG primitive \"VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/IMG_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 89 0 0 } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 318 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_Default.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DE0_Default.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) VGA_Ctrl:u3\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to VGA_Ctrl:u3\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Rise) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Rise) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u3\|oVGA_HS (Fall) VGA_Ctrl:u3\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u3\|oVGA_HS (Fall) to VGA_Ctrl:u3\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) LEDG_Driver:u1\|Cont\[20\] (Rise) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to LEDG_Driver:u1\|Cont\[20\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Rise) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Rise) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LEDG_Driver:u1\|Cont\[20\] (Fall) LEDG_Driver:u1\|Cont\[20\] (Fall) setup and hold " "Critical Warning: From LEDG_Driver:u1\|Cont\[20\] (Fall) to LEDG_Driver:u1\|Cont\[20\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 126 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLK:u2\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node VGA_CLK:u2\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/VGA_CLK_altpll.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/VGA_CLK_altpll.v" 77 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK:u2|altpll:altpll_component|VGA_CLK_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Ctrl:u3\|oVGA_HS  " "Info: Automatically promoted node VGA_Ctrl:u3\|oVGA_HS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Ctrl:u3\|oVGA_HS~2 " "Info: Destination node VGA_Ctrl:u3\|oVGA_HS~2" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 34 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u3|oVGA_HS~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HS~output " "Info: Destination node VGA_HS~output" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 190 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HS~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 34 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u3|oVGA_HS } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LEDG_Driver:u1\|Cont\[20\]  " "Info: Automatically promoted node LEDG_Driver:u1\|Cont\[20\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG_Driver:u1\|Cont\[20\]~39 " "Info: Destination node LEDG_Driver:u1\|Cont\[20\]~39" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LEDG_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LEDG_Driver.v" 10 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG_Driver:u1|Cont[20]~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LEDG_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/LEDG_Driver.v" 10 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG_Driver:u1|Cont[20] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BUTTON\[0\]~input  " "Info: Automatically promoted node BUTTON\[0\]~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 129 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[0]~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "BUTTON\[0\]~input Global Clock " "Info: Pin BUTTON\[0\]~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 129 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[0]~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -11.398 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -11.398" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -11.398 (VIOLATED) " "Info: Path #1: Setup slack is -11.398 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : VGA_Ctrl:u3\|V_Cont\[6\] " "Info: From Node    : VGA_Ctrl:u3\|V_Cont\[6\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23~portb_address_reg0 " "Info: To Node      : VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23~portb_address_reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : VGA_Ctrl:u3\|oVGA_HS (INVERTED) " "Info: Launch Clock : VGA_Ctrl:u3\|oVGA_HS (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info: Latch Clock  : u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.500     39.500           launch edge time " "Info:     39.500     39.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.522      3.022  F        clock network delay " "Info:     42.522      3.022  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.721      0.199     uTco  VGA_Ctrl:u3\|V_Cont\[6\] " "Info:     42.721      0.199     uTco  VGA_Ctrl:u3\|V_Cont\[6\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u3|V_Cont[6] } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 106 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.721      0.000 RR  CELL  u3\|V_Cont\[6\]\|q " "Info:     42.721      0.000 RR  CELL  u3\|V_Cont\[6\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u3|V_Cont[6] } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 106 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.884      0.163 RR    IC  u3\|LessThan6~0\|datab " "Info:     42.884      0.163 RR    IC  u3\|LessThan6~0\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u3|LessThan6~0 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 72 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.264      0.380 RF  CELL  u3\|LessThan6~0\|combout " "Info:     43.264      0.380 RF  CELL  u3\|LessThan6~0\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u3|LessThan6~0 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 72 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.650      0.386 FF    IC  u3\|LessThan6~1\|dataa " "Info:     43.650      0.386 FF    IC  u3\|LessThan6~1\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u3|LessThan6~1 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 72 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.017      0.367 FF  CELL  u3\|LessThan6~1\|combout " "Info:     44.017      0.367 FF  CELL  u3\|LessThan6~1\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u3|LessThan6~1 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 72 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.944     -0.073 FF    IC  u3\|LessThan6~3\|dataa " "Info:     43.944     -0.073 FF    IC  u3\|LessThan6~3\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u3|LessThan6~3 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 72 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.311      0.367 FF  CELL  u3\|LessThan6~3\|combout " "Info:     44.311      0.367 FF  CELL  u3\|LessThan6~3\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u3|LessThan6~3 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_Ctrl.v" 72 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.927      0.616 FF    IC  u4\|Add0~2\|dataa " "Info:     44.927      0.616 FF    IC  u4\|Add0~2\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~2 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.363      0.436 FR  CELL  u4\|Add0~2\|cout " "Info:     45.363      0.436 FR  CELL  u4\|Add0~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~3 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.363      0.000 RR    IC  u4\|Add0~4\|cin " "Info:     45.363      0.000 RR    IC  u4\|Add0~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~4 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.421      0.058 RF  CELL  u4\|Add0~4\|cout " "Info:     45.421      0.058 RF  CELL  u4\|Add0~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~5 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.421      0.000 FF    IC  u4\|Add0~6\|cin " "Info:     45.421      0.000 FF    IC  u4\|Add0~6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~6 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.479      0.058 FR  CELL  u4\|Add0~6\|cout " "Info:     45.479      0.058 FR  CELL  u4\|Add0~6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~7 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.479      0.000 RR    IC  u4\|Add0~8\|cin " "Info:     45.479      0.000 RR    IC  u4\|Add0~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~8 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.537      0.058 RF  CELL  u4\|Add0~8\|cout " "Info:     45.537      0.058 RF  CELL  u4\|Add0~8\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~9 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.537      0.000 FF    IC  u4\|Add0~10\|cin " "Info:     45.537      0.000 FF    IC  u4\|Add0~10\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~10 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.595      0.058 FR  CELL  u4\|Add0~10\|cout " "Info:     45.595      0.058 FR  CELL  u4\|Add0~10\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~11 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.595      0.000 RR    IC  u4\|Add0~12\|cin " "Info:     45.595      0.000 RR    IC  u4\|Add0~12\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~12 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.050      0.455 RR  CELL  u4\|Add0~12\|combout " "Info:     46.050      0.455 RR  CELL  u4\|Add0~12\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add0~12 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.671      0.621 RR    IC  u4\|Add1~4\|datab " "Info:     46.671      0.621 RR    IC  u4\|Add1~4\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add1~4 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.081      0.410 RR  CELL  u4\|Add1~4\|cout " "Info:     47.081      0.410 RR  CELL  u4\|Add1~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add1~5 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.081      0.000 RR    IC  u4\|Add1~6\|cin " "Info:     47.081      0.000 RR    IC  u4\|Add1~6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add1~6 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.536      0.455 RR  CELL  u4\|Add1~6\|combout " "Info:     47.536      0.455 RR  CELL  u4\|Add1~6\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add1~6 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.907      0.371 RR    IC  u4\|Add2~14\|dataa " "Info:     47.907      0.371 RR    IC  u4\|Add2~14\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add2~14 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.312      0.405 RR  CELL  u4\|Add2~14\|cout " "Info:     48.312      0.405 RR  CELL  u4\|Add2~14\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add2~15 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.312      0.000 RR    IC  u4\|Add2~16\|cin " "Info:     48.312      0.000 RR    IC  u4\|Add2~16\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add2~16 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.767      0.455 RR  CELL  u4\|Add2~16\|combout " "Info:     48.767      0.455 RR  CELL  u4\|Add2~16\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add2~16 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.658      0.891 RR    IC  u4\|Add3~20\|dataa " "Info:     49.658      0.891 RR    IC  u4\|Add3~20\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add3~20 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.063      0.405 RR  CELL  u4\|Add3~20\|cout " "Info:     50.063      0.405 RR  CELL  u4\|Add3~20\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add3~21 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.063      0.000 RR    IC  u4\|Add3~22\|cin " "Info:     50.063      0.000 RR    IC  u4\|Add3~22\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add3~22 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.518      0.455 RR  CELL  u4\|Add3~22\|combout " "Info:     50.518      0.455 RR  CELL  u4\|Add3~22\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|Add3~22 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/V/VGA_OSD_RAM.v" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.676      1.158 RR    IC  u4\|u0\|altsyncram_component\|auto_generated\|ram_block1a23\|portbaddr\[9\] " "Info:     51.676      1.158 RR    IC  u4\|u0\|altsyncram_component\|auto_generated\|ram_block1a23\|portbaddr\[9\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a23 } "NODE_NAME" } } { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 901 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.738      0.062 RR  CELL  VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23~portb_address_reg0 " "Info:     51.738      0.062 RR  CELL  VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23~portb_address_reg0" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a23~portb_address_reg0 } "NODE_NAME" } } { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 901 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "Info:     40.000     40.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.292      0.292  R        clock network delay " "Info:     40.292      0.292  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.340      0.048     uTsu  VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23~portb_address_reg0 " "Info:     40.340      0.048     uTsu  VGA_OSD_RAM:u4\|IMG_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_u4o1:auto_generated\|ram_block1a23~portb_address_reg0" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|ram_block1a23~portb_address_reg0 } "NODE_NAME" } } { "altsyncram_u4o1.tdf" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/db/altsyncram_u4o1.tdf" 901 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    51.738 " "Info: Data Arrival Time  :    51.738" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.340 " "Info: Data Required Time :    40.340" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -11.398 (VIOLATED) " "Info: Slack              :   -11.398 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "134 " "Warning: Following 134 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50_2 3.3-V LVTTL B12 " "Info: Pin CLOCK_50_2 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLOCK_50_2 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 127 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.3-V LVTTL G3 " "Info: Pin BUTTON\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUTTON[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 129 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[2\] 3.3-V LVTTL F1 " "Info: Pin BUTTON\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUTTON[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 129 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Info: Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Info: Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Info: Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Info: Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Info: Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Info: Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Info: Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Info: Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Info: Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Info: Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 131 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL U22 " "Info: Pin UART_RXD uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 145 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL V22 " "Info: Pin UART_RTS uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { UART_RTS } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL M7 " "Info: Pin FL_RY uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_RY } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 171 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL W20 " "Info: Pin SD_WP_N uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 183 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKIN\[0\] 3.3-V LVTTL AB12 " "Info: Pin GPIO0_CLKIN\[0\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_CLKIN[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 196 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKIN\[1\] 3.3-V LVTTL AA12 " "Info: Pin GPIO0_CLKIN\[1\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_CLKIN[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 196 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[0\] 3.3-V LVTTL AB11 " "Info: Pin GPIO1_CLKIN\[0\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_CLKIN[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 199 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[1\] 3.3-V LVTTL AA11 " "Info: Pin GPIO1_CLKIN\[1\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_CLKIN[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 199 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ15_AM1 3.3-V LVTTL Y2 " "Info: Pin FL_DQ15_AM1 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ15_AM1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 163 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL D10 " "Info: Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G10 " "Info: Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL H10 " "Info: Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL E9 " "Info: Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL F9 " "Info: Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL G9 " "Info: Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL H9 " "Info: Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL F8 " "Info: Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A8 " "Info: Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B9 " "Info: Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A9 " "Info: Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL C10 " "Info: Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL B10 " "Info: Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL A10 " "Info: Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL E10 " "Info: Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F10 " "Info: Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL R7 " "Info: Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL P8 " "Info: Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL R8 " "Info: Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL U1 " "Info: Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL V2 " "Info: Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL V3 " "Info: Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL W1 " "Info: Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL Y1 " "Info: Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[8\] 3.3-V LVTTL T5 " "Info: Pin FL_DQ\[8\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[9\] 3.3-V LVTTL T7 " "Info: Pin FL_DQ\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[10\] 3.3-V LVTTL T4 " "Info: Pin FL_DQ\[10\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[11\] 3.3-V LVTTL U2 " "Info: Pin FL_DQ\[11\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[12\] 3.3-V LVTTL V1 " "Info: Pin FL_DQ\[12\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[13\] 3.3-V LVTTL V4 " "Info: Pin FL_DQ\[13\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[14\] 3.3-V LVTTL W2 " "Info: Pin FL_DQ\[14\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL D22 " "Info: Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL D21 " "Info: Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL C22 " "Info: Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL C21 " "Info: Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL B22 " "Info: Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL B21 " "Info: Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL D20 " "Info: Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL C20 " "Info: Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT0 3.3-V LVTTL AA22 " "Info: Pin SD_DAT0 uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_DAT0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL W21 " "Info: Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL Y22 " "Info: Pin SD_CMD uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 181 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBDAT 3.3-V LVTTL P21 " "Info: Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 185 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBCLK 3.3-V LVTTL P22 " "Info: Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 186 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSDAT 3.3-V LVTTL R22 " "Info: Pin PS2_MSDAT uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 187 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSCLK 3.3-V LVTTL R21 " "Info: Pin PS2_MSCLK uses I/O standard 3.3-V LVTTL at R21" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 188 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[0\] 3.3-V LVTTL AB16 " "Info: Pin GPIO0_D\[0\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[1\] 3.3-V LVTTL AA16 " "Info: Pin GPIO0_D\[1\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[2\] 3.3-V LVTTL AA15 " "Info: Pin GPIO0_D\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[3\] 3.3-V LVTTL AB15 " "Info: Pin GPIO0_D\[3\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[4\] 3.3-V LVTTL AA14 " "Info: Pin GPIO0_D\[4\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[5\] 3.3-V LVTTL AB14 " "Info: Pin GPIO0_D\[5\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[6\] 3.3-V LVTTL AB13 " "Info: Pin GPIO0_D\[6\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[7\] 3.3-V LVTTL AA13 " "Info: Pin GPIO0_D\[7\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[8\] 3.3-V LVTTL AB10 " "Info: Pin GPIO0_D\[8\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[9\] 3.3-V LVTTL AA10 " "Info: Pin GPIO0_D\[9\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[10\] 3.3-V LVTTL AB8 " "Info: Pin GPIO0_D\[10\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[11\] 3.3-V LVTTL AA8 " "Info: Pin GPIO0_D\[11\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[12\] 3.3-V LVTTL AB5 " "Info: Pin GPIO0_D\[12\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[13\] 3.3-V LVTTL AA5 " "Info: Pin GPIO0_D\[13\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[14\] 3.3-V LVTTL AB4 " "Info: Pin GPIO0_D\[14\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[15\] 3.3-V LVTTL AA4 " "Info: Pin GPIO0_D\[15\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[16\] 3.3-V LVTTL V14 " "Info: Pin GPIO0_D\[16\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[17\] 3.3-V LVTTL U14 " "Info: Pin GPIO0_D\[17\] uses I/O standard 3.3-V LVTTL at U14" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[18\] 3.3-V LVTTL Y13 " "Info: Pin GPIO0_D\[18\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[19\] 3.3-V LVTTL W13 " "Info: Pin GPIO0_D\[19\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[20\] 3.3-V LVTTL U13 " "Info: Pin GPIO0_D\[20\] uses I/O standard 3.3-V LVTTL at U13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[21\] 3.3-V LVTTL V12 " "Info: Pin GPIO0_D\[21\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[22\] 3.3-V LVTTL R10 " "Info: Pin GPIO0_D\[22\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[23\] 3.3-V LVTTL V11 " "Info: Pin GPIO0_D\[23\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[24\] 3.3-V LVTTL Y10 " "Info: Pin GPIO0_D\[24\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[25\] 3.3-V LVTTL W10 " "Info: Pin GPIO0_D\[25\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[26\] 3.3-V LVTTL T8 " "Info: Pin GPIO0_D\[26\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[27\] 3.3-V LVTTL V8 " "Info: Pin GPIO0_D\[27\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[28\] 3.3-V LVTTL W7 " "Info: Pin GPIO0_D\[28\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[29\] 3.3-V LVTTL W6 " "Info: Pin GPIO0_D\[29\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[30\] 3.3-V LVTTL V5 " "Info: Pin GPIO0_D\[30\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[31\] 3.3-V LVTTL U7 " "Info: Pin GPIO0_D\[31\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[0\] 3.3-V LVTTL AA20 " "Info: Pin GPIO1_D\[0\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[1\] 3.3-V LVTTL AB20 " "Info: Pin GPIO1_D\[1\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[2\] 3.3-V LVTTL AA19 " "Info: Pin GPIO1_D\[2\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[3\] 3.3-V LVTTL AB19 " "Info: Pin GPIO1_D\[3\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[4\] 3.3-V LVTTL AB18 " "Info: Pin GPIO1_D\[4\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[5\] 3.3-V LVTTL AA18 " "Info: Pin GPIO1_D\[5\] uses I/O standard 3.3-V LVTTL at AA18" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[6\] 3.3-V LVTTL AA17 " "Info: Pin GPIO1_D\[6\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[7\] 3.3-V LVTTL AB17 " "Info: Pin GPIO1_D\[7\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[8\] 3.3-V LVTTL Y17 " "Info: Pin GPIO1_D\[8\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[9\] 3.3-V LVTTL W17 " "Info: Pin GPIO1_D\[9\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[10\] 3.3-V LVTTL U15 " "Info: Pin GPIO1_D\[10\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[11\] 3.3-V LVTTL T15 " "Info: Pin GPIO1_D\[11\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[12\] 3.3-V LVTTL W15 " "Info: Pin GPIO1_D\[12\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[13\] 3.3-V LVTTL V15 " "Info: Pin GPIO1_D\[13\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[14\] 3.3-V LVTTL AB9 " "Info: Pin GPIO1_D\[14\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[15\] 3.3-V LVTTL AA9 " "Info: Pin GPIO1_D\[15\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[16\] 3.3-V LVTTL AA7 " "Info: Pin GPIO1_D\[16\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[17\] 3.3-V LVTTL AB7 " "Info: Pin GPIO1_D\[17\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[18\] 3.3-V LVTTL T14 " "Info: Pin GPIO1_D\[18\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[19\] 3.3-V LVTTL R14 " "Info: Pin GPIO1_D\[19\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[20\] 3.3-V LVTTL U12 " "Info: Pin GPIO1_D\[20\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[21\] 3.3-V LVTTL T12 " "Info: Pin GPIO1_D\[21\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[22\] 3.3-V LVTTL R11 " "Info: Pin GPIO1_D\[22\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[22] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[23\] 3.3-V LVTTL R12 " "Info: Pin GPIO1_D\[23\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[23] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[24\] 3.3-V LVTTL U10 " "Info: Pin GPIO1_D\[24\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[24] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[25\] 3.3-V LVTTL T10 " "Info: Pin GPIO1_D\[25\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[25] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[26\] 3.3-V LVTTL U9 " "Info: Pin GPIO1_D\[26\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[26] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[27\] 3.3-V LVTTL T9 " "Info: Pin GPIO1_D\[27\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[27] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[28\] 3.3-V LVTTL Y7 " "Info: Pin GPIO1_D\[28\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[28] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[29\] 3.3-V LVTTL U8 " "Info: Pin GPIO1_D\[29\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[29] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[30\] 3.3-V LVTTL V6 " "Info: Pin GPIO1_D\[30\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[30] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[31\] 3.3-V LVTTL V7 " "Info: Pin GPIO1_D\[31\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[31] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 126 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.3-V LVTTL H2 " "Info: Pin BUTTON\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUTTON[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 129 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "111 " "Warning: Following 111 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ15_AM1 a permanently disabled " "Info: Pin FL_DQ15_AM1 has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ15_AM1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 163 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Info: Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Info: Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Info: Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Info: Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Info: Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Info: Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Info: Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Info: Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Info: Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Info: Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Info: Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Info: Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Info: Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Info: Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Info: Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Info: Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[8\] a permanently disabled " "Info: Pin FL_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[9\] a permanently disabled " "Info: Pin FL_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[10\] a permanently disabled " "Info: Pin FL_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[11\] a permanently disabled " "Info: Pin FL_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[12\] a permanently disabled " "Info: Pin FL_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[13\] a permanently disabled " "Info: Pin FL_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[14\] a permanently disabled " "Info: Pin FL_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Info: Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Info: Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Info: Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Info: Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Info: Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Info: Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Info: Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Info: Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT0 a permanently disabled " "Info: Pin SD_DAT0 has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_DAT0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 181 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Info: Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 185 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Info: Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 186 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Info: Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 187 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Info: Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 188 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[0\] a permanently disabled " "Info: Pin GPIO0_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[1\] a permanently disabled " "Info: Pin GPIO0_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[2\] a permanently disabled " "Info: Pin GPIO0_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[3\] a permanently disabled " "Info: Pin GPIO0_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[4\] a permanently disabled " "Info: Pin GPIO0_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[5\] a permanently disabled " "Info: Pin GPIO0_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[6\] a permanently disabled " "Info: Pin GPIO0_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[7\] a permanently disabled " "Info: Pin GPIO0_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[8\] a permanently disabled " "Info: Pin GPIO0_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[9\] a permanently disabled " "Info: Pin GPIO0_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[10\] a permanently disabled " "Info: Pin GPIO0_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[11\] a permanently disabled " "Info: Pin GPIO0_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[12\] a permanently disabled " "Info: Pin GPIO0_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[13\] a permanently disabled " "Info: Pin GPIO0_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[14\] a permanently disabled " "Info: Pin GPIO0_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[15\] a permanently disabled " "Info: Pin GPIO0_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[16\] a permanently disabled " "Info: Pin GPIO0_D\[16\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[17\] a permanently disabled " "Info: Pin GPIO0_D\[17\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[18\] a permanently disabled " "Info: Pin GPIO0_D\[18\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[19\] a permanently disabled " "Info: Pin GPIO0_D\[19\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[20\] a permanently disabled " "Info: Pin GPIO0_D\[20\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[21\] a permanently disabled " "Info: Pin GPIO0_D\[21\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[22\] a permanently disabled " "Info: Pin GPIO0_D\[22\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[23\] a permanently disabled " "Info: Pin GPIO0_D\[23\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[24\] a permanently disabled " "Info: Pin GPIO0_D\[24\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[25\] a permanently disabled " "Info: Pin GPIO0_D\[25\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[26\] a permanently disabled " "Info: Pin GPIO0_D\[26\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[27\] a permanently disabled " "Info: Pin GPIO0_D\[27\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[28\] a permanently disabled " "Info: Pin GPIO0_D\[28\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[29\] a permanently disabled " "Info: Pin GPIO0_D\[29\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[30\] a permanently disabled " "Info: Pin GPIO0_D\[30\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[31\] a permanently disabled " "Info: Pin GPIO0_D\[31\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[0\] a permanently disabled " "Info: Pin GPIO1_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[1\] a permanently disabled " "Info: Pin GPIO1_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[2\] a permanently disabled " "Info: Pin GPIO1_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[3\] a permanently disabled " "Info: Pin GPIO1_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[4\] a permanently disabled " "Info: Pin GPIO1_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[5\] a permanently disabled " "Info: Pin GPIO1_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[6\] a permanently disabled " "Info: Pin GPIO1_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[7\] a permanently disabled " "Info: Pin GPIO1_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[8\] a permanently disabled " "Info: Pin GPIO1_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[9\] a permanently disabled " "Info: Pin GPIO1_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[10\] a permanently disabled " "Info: Pin GPIO1_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[11\] a permanently disabled " "Info: Pin GPIO1_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[12\] a permanently disabled " "Info: Pin GPIO1_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[13\] a permanently disabled " "Info: Pin GPIO1_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[14\] a permanently disabled " "Info: Pin GPIO1_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[15\] a permanently disabled " "Info: Pin GPIO1_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[16\] a permanently disabled " "Info: Pin GPIO1_D\[16\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[17\] a permanently disabled " "Info: Pin GPIO1_D\[17\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[18\] a permanently disabled " "Info: Pin GPIO1_D\[18\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[19\] a permanently disabled " "Info: Pin GPIO1_D\[19\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[20\] a permanently disabled " "Info: Pin GPIO1_D\[20\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[21\] a permanently disabled " "Info: Pin GPIO1_D\[21\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[22\] a permanently disabled " "Info: Pin GPIO1_D\[22\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[22] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[23\] a permanently disabled " "Info: Pin GPIO1_D\[23\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[23] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[24\] a permanently disabled " "Info: Pin GPIO1_D\[24\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[24] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[25\] a permanently disabled " "Info: Pin GPIO1_D\[25\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[25] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[26\] a permanently disabled " "Info: Pin GPIO1_D\[26\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[26] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[27\] a permanently disabled " "Info: Pin GPIO1_D\[27\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[27] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[28\] a permanently disabled " "Info: Pin GPIO1_D\[28\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[28] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[29\] a permanently disabled " "Info: Pin GPIO1_D\[29\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[29] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[30\] a permanently disabled " "Info: Pin GPIO1_D\[30\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[30] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[31\] a permanently disabled " "Info: Pin GPIO1_D\[31\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[31] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "163 " "Warning: Following 163 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TXD GND " "Info: Pin UART_TXD has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { UART_TXD } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 144 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_CTS GND " "Info: Pin UART_CTS has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { UART_CTS } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 146 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_CTS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[0\] GND " "Info: Pin DRAM_ADDR\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[1\] GND " "Info: Pin DRAM_ADDR\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[2\] GND " "Info: Pin DRAM_ADDR\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[3\] GND " "Info: Pin DRAM_ADDR\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[4\] GND " "Info: Pin DRAM_ADDR\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[5\] GND " "Info: Pin DRAM_ADDR\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[6\] GND " "Info: Pin DRAM_ADDR\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[7\] GND " "Info: Pin DRAM_ADDR\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[8\] GND " "Info: Pin DRAM_ADDR\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[9\] GND " "Info: Pin DRAM_ADDR\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[10\] GND " "Info: Pin DRAM_ADDR\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[11\] GND " "Info: Pin DRAM_ADDR\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[12\] GND " "Info: Pin DRAM_ADDR\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 150 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Info: Pin DRAM_LDQM has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_LDQM } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 151 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Info: Pin DRAM_UDQM has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_UDQM } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 152 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_WE_N GND " "Info: Pin DRAM_WE_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_WE_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 153 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CAS_N GND " "Info: Pin DRAM_CAS_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_CAS_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 154 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_RAS_N GND " "Info: Pin DRAM_RAS_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_RAS_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 155 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CS_N GND " "Info: Pin DRAM_CS_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_CS_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 156 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_0 GND " "Info: Pin DRAM_BA_0 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_BA_0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 157 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_1 GND " "Info: Pin DRAM_BA_1 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_BA_1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 158 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CLK GND " "Info: Pin DRAM_CLK has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_CLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 159 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE GND " "Info: Pin DRAM_CKE has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_CKE } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 160 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[0\] GND " "Info: Pin FL_ADDR\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[1\] GND " "Info: Pin FL_ADDR\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[2\] GND " "Info: Pin FL_ADDR\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[3\] GND " "Info: Pin FL_ADDR\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[4\] GND " "Info: Pin FL_ADDR\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[5\] GND " "Info: Pin FL_ADDR\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[6\] GND " "Info: Pin FL_ADDR\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[7\] GND " "Info: Pin FL_ADDR\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[8\] GND " "Info: Pin FL_ADDR\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[9\] GND " "Info: Pin FL_ADDR\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[10\] GND " "Info: Pin FL_ADDR\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[11\] GND " "Info: Pin FL_ADDR\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[12\] GND " "Info: Pin FL_ADDR\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[13\] GND " "Info: Pin FL_ADDR\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[14\] GND " "Info: Pin FL_ADDR\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[15\] GND " "Info: Pin FL_ADDR\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[16\] GND " "Info: Pin FL_ADDR\[16\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[17\] GND " "Info: Pin FL_ADDR\[17\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[18\] GND " "Info: Pin FL_ADDR\[18\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[19\] GND " "Info: Pin FL_ADDR\[19\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[20\] GND " "Info: Pin FL_ADDR\[20\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[21\] GND " "Info: Pin FL_ADDR\[21\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 164 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WE_N GND " "Info: Pin FL_WE_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_WE_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 165 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N GND " "Info: Pin FL_RST_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_RST_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 166 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_OE_N GND " "Info: Pin FL_OE_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_OE_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 167 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_CE_N GND " "Info: Pin FL_CE_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_CE_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 168 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WP_N GND " "Info: Pin FL_WP_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_WP_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 169 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_BYTE_N GND " "Info: Pin FL_BYTE_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_BYTE_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 170 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_BYTE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_BLON } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 174 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_RW } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 175 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CLK GND " "Info: Pin SD_CLK has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_CLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 182 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_CLKOUT\[0\] GND " "Info: Pin GPIO0_CLKOUT\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_CLKOUT[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 197 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKOUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_CLKOUT\[1\] GND " "Info: Pin GPIO0_CLKOUT\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_CLKOUT[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 197 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKOUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_CLKOUT\[0\] GND " "Info: Pin GPIO1_CLKOUT\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_CLKOUT[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 200 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKOUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_CLKOUT\[1\] GND " "Info: Pin GPIO1_CLKOUT\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_CLKOUT[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 200 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKOUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ15_AM1 VCC " "Info: Pin FL_DQ15_AM1 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ15_AM1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 163 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[0\] VCC " "Info: Pin DRAM_DQ\[0\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[1\] VCC " "Info: Pin DRAM_DQ\[1\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[2\] VCC " "Info: Pin DRAM_DQ\[2\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[3\] VCC " "Info: Pin DRAM_DQ\[3\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[4\] VCC " "Info: Pin DRAM_DQ\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[5\] VCC " "Info: Pin DRAM_DQ\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[6\] VCC " "Info: Pin DRAM_DQ\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[7\] VCC " "Info: Pin DRAM_DQ\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[8\] VCC " "Info: Pin DRAM_DQ\[8\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[9\] VCC " "Info: Pin DRAM_DQ\[9\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[10\] VCC " "Info: Pin DRAM_DQ\[10\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[11\] VCC " "Info: Pin DRAM_DQ\[11\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[12\] VCC " "Info: Pin DRAM_DQ\[12\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[13\] VCC " "Info: Pin DRAM_DQ\[13\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[14\] VCC " "Info: Pin DRAM_DQ\[14\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[15\] VCC " "Info: Pin DRAM_DQ\[15\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 149 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[0\] VCC " "Info: Pin FL_DQ\[0\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[1\] VCC " "Info: Pin FL_DQ\[1\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[2\] VCC " "Info: Pin FL_DQ\[2\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[3\] VCC " "Info: Pin FL_DQ\[3\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[4\] VCC " "Info: Pin FL_DQ\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[5\] VCC " "Info: Pin FL_DQ\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[6\] VCC " "Info: Pin FL_DQ\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[7\] VCC " "Info: Pin FL_DQ\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[8\] VCC " "Info: Pin FL_DQ\[8\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[9\] VCC " "Info: Pin FL_DQ\[9\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[10\] VCC " "Info: Pin FL_DQ\[10\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[11\] VCC " "Info: Pin FL_DQ\[11\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[12\] VCC " "Info: Pin FL_DQ\[12\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[13\] VCC " "Info: Pin FL_DQ\[13\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[14\] VCC " "Info: Pin FL_DQ\[14\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 162 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT0 VCC " "Info: Pin SD_DAT0 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_DAT0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT3 VCC " "Info: Pin SD_DAT3 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CMD VCC " "Info: Pin SD_CMD has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 181 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_KBDAT VCC " "Info: Pin PS2_KBDAT has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 185 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_KBCLK VCC " "Info: Pin PS2_KBCLK has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 186 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_MSDAT VCC " "Info: Pin PS2_MSDAT has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 187 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_MSCLK VCC " "Info: Pin PS2_MSCLK has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 188 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[0\] VCC " "Info: Pin GPIO0_D\[0\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[1\] VCC " "Info: Pin GPIO0_D\[1\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[2\] VCC " "Info: Pin GPIO0_D\[2\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[3\] VCC " "Info: Pin GPIO0_D\[3\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[4\] VCC " "Info: Pin GPIO0_D\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[5\] VCC " "Info: Pin GPIO0_D\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[6\] VCC " "Info: Pin GPIO0_D\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[7\] VCC " "Info: Pin GPIO0_D\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[8\] VCC " "Info: Pin GPIO0_D\[8\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[9\] VCC " "Info: Pin GPIO0_D\[9\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[10\] VCC " "Info: Pin GPIO0_D\[10\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[11\] VCC " "Info: Pin GPIO0_D\[11\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[12\] VCC " "Info: Pin GPIO0_D\[12\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[13\] VCC " "Info: Pin GPIO0_D\[13\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[14\] VCC " "Info: Pin GPIO0_D\[14\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[15\] VCC " "Info: Pin GPIO0_D\[15\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[16\] VCC " "Info: Pin GPIO0_D\[16\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[17\] VCC " "Info: Pin GPIO0_D\[17\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[18\] VCC " "Info: Pin GPIO0_D\[18\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[19\] VCC " "Info: Pin GPIO0_D\[19\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[20\] VCC " "Info: Pin GPIO0_D\[20\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[21\] VCC " "Info: Pin GPIO0_D\[21\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[22\] VCC " "Info: Pin GPIO0_D\[22\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[23\] VCC " "Info: Pin GPIO0_D\[23\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[24\] VCC " "Info: Pin GPIO0_D\[24\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[25\] VCC " "Info: Pin GPIO0_D\[25\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[26\] VCC " "Info: Pin GPIO0_D\[26\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[27\] VCC " "Info: Pin GPIO0_D\[27\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[28\] VCC " "Info: Pin GPIO0_D\[28\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[29\] VCC " "Info: Pin GPIO0_D\[29\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[30\] VCC " "Info: Pin GPIO0_D\[30\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[31\] VCC " "Info: Pin GPIO0_D\[31\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[0\] VCC " "Info: Pin GPIO1_D\[0\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[1\] VCC " "Info: Pin GPIO1_D\[1\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[2\] VCC " "Info: Pin GPIO1_D\[2\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[3\] VCC " "Info: Pin GPIO1_D\[3\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[4\] VCC " "Info: Pin GPIO1_D\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[5\] VCC " "Info: Pin GPIO1_D\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[6\] VCC " "Info: Pin GPIO1_D\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[7\] VCC " "Info: Pin GPIO1_D\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[8\] VCC " "Info: Pin GPIO1_D\[8\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[9\] VCC " "Info: Pin GPIO1_D\[9\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[10\] VCC " "Info: Pin GPIO1_D\[10\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[11\] VCC " "Info: Pin GPIO1_D\[11\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[12\] VCC " "Info: Pin GPIO1_D\[12\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[13\] VCC " "Info: Pin GPIO1_D\[13\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[14\] VCC " "Info: Pin GPIO1_D\[14\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[15\] VCC " "Info: Pin GPIO1_D\[15\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[16\] VCC " "Info: Pin GPIO1_D\[16\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[17\] VCC " "Info: Pin GPIO1_D\[17\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[18\] VCC " "Info: Pin GPIO1_D\[18\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[19\] VCC " "Info: Pin GPIO1_D\[19\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[20\] VCC " "Info: Pin GPIO1_D\[20\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[21\] VCC " "Info: Pin GPIO1_D\[21\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[22\] VCC " "Info: Pin GPIO1_D\[22\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[22] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[23\] VCC " "Info: Pin GPIO1_D\[23\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[23] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[24\] VCC " "Info: Pin GPIO1_D\[24\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[24] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[25\] VCC " "Info: Pin GPIO1_D\[25\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[25] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[26\] VCC " "Info: Pin GPIO1_D\[26\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[26] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[27\] VCC " "Info: Pin GPIO1_D\[27\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[27] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[28\] VCC " "Info: Pin GPIO1_D\[28\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[28] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[29\] VCC " "Info: Pin GPIO1_D\[29\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[29] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[30\] VCC " "Info: Pin GPIO1_D\[30\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[30] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[31\] VCC " "Info: Pin GPIO1_D\[31\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO1_D[31] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" "" { Text "//Benheck-server/tbhs/Episode 159 - FPGA/demos/DE0_Default/DE0_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 51 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 15:47:55 2014 " "Info: Processing ended: Mon Oct 06 15:47:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
