// Seed: 899465646
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    output tri1 id_4,
    input uwire id_5,
    input wire id_6,
    output uwire id_7,
    output tri id_8,
    output tri id_9,
    output supply1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    output wire id_14,
    input wand id_15,
    output tri0 id_16,
    output supply1 id_17,
    output tri id_18,
    input wor id_19,
    input supply0 id_20,
    input supply0 id_21,
    output supply0 id_22,
    output tri0 id_23,
    output tri0 id_24,
    input uwire id_25,
    input wire id_26,
    input uwire id_27,
    input uwire id_28,
    input wor id_29,
    output supply0 id_30,
    input supply0 id_31
);
  assign id_22 = 1'd0;
  wand id_33 = 1;
  wire id_34;
  assign id_8 = id_29 + 1;
  assign id_0 = 1;
  wire id_35;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3,
    output uwire id_4,
    input supply0 id_5,
    output supply0 id_6,
    input tri id_7,
    input tri id_8#(.id_52(1'b0)),
    output tri0 id_9,
    input uwire id_10,
    inout tri1 id_11
    , id_53,
    output tri0 id_12,
    input tri1 id_13,
    output supply1 id_14,
    output wor id_15,
    input uwire id_16,
    input wand id_17,
    input tri0 id_18,
    output wor id_19,
    input wire id_20
    , id_54,
    output supply0 id_21,
    input tri1 id_22,
    input uwire id_23,
    input tri1 id_24,
    input wire id_25,
    input tri0 id_26,
    input uwire id_27,
    output tri id_28,
    output supply1 id_29,
    output logic id_30,
    input supply1 id_31,
    output wand id_32,
    input uwire id_33,
    input uwire id_34,
    input wire id_35,
    input wand id_36,
    output supply1 id_37,
    input tri id_38,
    input tri1 id_39,
    input tri id_40,
    output wor id_41,
    input logic id_42,
    input tri1 id_43,
    output uwire id_44,
    input tri id_45,
    output tri id_46,
    input wor id_47,
    input tri0 id_48,
    input tri id_49,
    output tri1 id_50
);
  generate
    tri1 id_55 = 1;
  endgenerate
  wire id_56, id_57;
  always id_30 <= id_42;
  wire id_58;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_27,
      id_27,
      id_28,
      id_28,
      id_40,
      id_16,
      id_6,
      id_28,
      id_19,
      id_37,
      id_31,
      id_3,
      id_27,
      id_11,
      id_40,
      id_32,
      id_46,
      id_44,
      id_7,
      id_13,
      id_5,
      id_14,
      id_44,
      id_0,
      id_24,
      id_40,
      id_33,
      id_13,
      id_2,
      id_32,
      id_17
  );
  assign modCall_1.type_40 = 0;
endmodule
