{
  "module_name": "ezx-pcap.h",
  "hash_id": "50d7af7fe9ff3c05a630d588ee007fd619d6d2f0a38f94edc4fb150f4fee8740",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/ezx-pcap.h",
  "human_readable_source": " \n \n\n#ifndef EZX_PCAP_H\n#define EZX_PCAP_H\n\nstruct pcap_subdev {\n\tint id;\n\tconst char *name;\n\tvoid *platform_data;\n};\n\nstruct pcap_platform_data {\n\tunsigned int irq_base;\n\tunsigned int config;\n\tint gpio;\n\tvoid (*init) (void *);\t \n\tint num_subdevs;\n\tstruct pcap_subdev *subdevs;\n};\n\nstruct pcap_chip;\n\nint ezx_pcap_write(struct pcap_chip *, u8, u32);\nint ezx_pcap_read(struct pcap_chip *, u8, u32 *);\nint ezx_pcap_set_bits(struct pcap_chip *, u8, u32, u32);\nint pcap_to_irq(struct pcap_chip *, int);\nint irq_to_pcap(struct pcap_chip *, int);\nint pcap_adc_async(struct pcap_chip *, u8, u32, u8[], void *, void *);\nint pcap_adc_sync(struct pcap_chip *, u8, u32, u8[], u16[]);\nvoid pcap_set_ts_bits(struct pcap_chip *, u32);\n\n#define PCAP_SECOND_PORT\t1\n#define PCAP_CS_AH\t\t2\n\n#define PCAP_REGISTER_WRITE_OP_BIT\t0x80000000\n#define PCAP_REGISTER_READ_OP_BIT\t0x00000000\n\n#define PCAP_REGISTER_VALUE_MASK\t0x01ffffff\n#define PCAP_REGISTER_ADDRESS_MASK\t0x7c000000\n#define PCAP_REGISTER_ADDRESS_SHIFT\t26\n#define PCAP_REGISTER_NUMBER\t\t32\n#define PCAP_CLEAR_INTERRUPT_REGISTER\t0x01ffffff\n#define PCAP_MASK_ALL_INTERRUPT\t\t0x01ffffff\n\n \n#define PCAP_REG_ISR\t\t0x0\t \n#define PCAP_REG_MSR\t\t0x1\t \n#define PCAP_REG_PSTAT\t\t0x2\t \n#define PCAP_REG_VREG2\t\t0x6\t \n#define PCAP_REG_AUXVREG\t0x7\t \n#define PCAP_REG_BATT\t\t0x8\t \n#define PCAP_REG_ADC\t\t0x9\t \n#define PCAP_REG_ADR\t\t0xa\t \n#define PCAP_REG_CODEC\t\t0xb\t \n#define PCAP_REG_RX_AMPS\t0xc\t \n#define PCAP_REG_ST_DAC\t\t0xd\t \n#define PCAP_REG_BUSCTRL\t0x14\t \n#define PCAP_REG_PERIPH\t\t0x15\t \n#define PCAP_REG_LOWPWR\t\t0x18\t \n#define PCAP_REG_TX_AMPS\t0x1a\t \n#define PCAP_REG_GP\t\t0x1b\t \n#define PCAP_REG_TEST1\t\t0x1c\n#define PCAP_REG_TEST2\t\t0x1d\n#define PCAP_REG_VENDOR_TEST1\t0x1e\n#define PCAP_REG_VENDOR_TEST2\t0x1f\n\n \n#define PCAP_REG_INT_SEL\t0x3\t \n#define PCAP_REG_SWCTRL\t\t0x4\t \n#define PCAP_REG_VREG1\t\t0x5\t \n#define PCAP_REG_RTC_TOD\t0xe\t \n#define PCAP_REG_RTC_TODA\t0xf\t \n#define PCAP_REG_RTC_DAY\t0x10\t \n#define PCAP_REG_RTC_DAYA\t0x11\t \n#define PCAP_REG_MTRTMR\t\t0x12\t \n#define PCAP_REG_PWR\t\t0x13\t \n#define PCAP_REG_AUXVREG_MASK\t0x16\t \n#define PCAP_REG_VENDOR_REV\t0x17\n#define PCAP_REG_PERIPH_MASK\t0x19\t \n\n \n#define PCAP_NIRQS\t\t23\n#define PCAP_IRQ_ADCDONE\t0\t \n#define PCAP_IRQ_TS\t\t1\t \n#define PCAP_IRQ_1HZ\t\t2\t \n#define PCAP_IRQ_WH\t\t3\t \n#define PCAP_IRQ_WL\t\t4\t \n#define PCAP_IRQ_TODA\t\t5\t \n#define PCAP_IRQ_USB4V\t\t6\t \n#define PCAP_IRQ_ONOFF\t\t7\t \n#define PCAP_IRQ_ONOFF2\t\t8\t \n#define PCAP_IRQ_USB1V\t\t9\t \n#define PCAP_IRQ_MOBPORT\t10\n#define PCAP_IRQ_MIC\t\t11\t \n#define PCAP_IRQ_HS\t\t12\t \n#define PCAP_IRQ_ST\t\t13\n#define PCAP_IRQ_PC\t\t14\t \n#define PCAP_IRQ_WARM\t\t15\n#define PCAP_IRQ_EOL\t\t16\t \n#define PCAP_IRQ_CLK\t\t17\n#define PCAP_IRQ_SYSRST\t\t18\t \n#define PCAP_IRQ_DUMMY\t\t19\n#define PCAP_IRQ_ADCDONE2\t20\t \n#define PCAP_IRQ_SOFTRESET\t21\n#define PCAP_IRQ_MNEXB\t\t22\n\n \n#define V1\t\t0\n#define V2\t\t1\n#define V3\t\t2\n#define V4\t\t3\n#define V5\t\t4\n#define V6\t\t5\n#define V7\t\t6\n#define V8\t\t7\n#define V9\t\t8\n#define V10\t\t9\n#define VAUX1\t\t10\n#define VAUX2\t\t11\n#define VAUX3\t\t12\n#define VAUX4\t\t13\n#define VSIM\t\t14\n#define VSIM2\t\t15\n#define VVIB\t\t16\n#define SW1\t\t17\n#define SW2\t\t18\n#define SW3\t\t19\n#define SW1S\t\t20\n#define SW2S\t\t21\n\n#define PCAP_BATT_DAC_MASK\t\t0x000000ff\n#define PCAP_BATT_DAC_SHIFT\t\t0\n#define PCAP_BATT_B_FDBK\t\t(1 << 8)\n#define PCAP_BATT_EXT_ISENSE\t\t(1 << 9)\n#define PCAP_BATT_V_COIN_MASK\t\t0x00003c00\n#define PCAP_BATT_V_COIN_SHIFT\t\t10\n#define PCAP_BATT_I_COIN\t\t(1 << 14)\n#define PCAP_BATT_COIN_CH_EN\t\t(1 << 15)\n#define PCAP_BATT_EOL_SEL_MASK\t\t0x000e0000\n#define PCAP_BATT_EOL_SEL_SHIFT\t\t17\n#define PCAP_BATT_EOL_CMP_EN\t\t(1 << 20)\n#define PCAP_BATT_BATT_DET_EN\t\t(1 << 21)\n#define PCAP_BATT_THERMBIAS_CTRL\t(1 << 22)\n\n#define PCAP_ADC_ADEN\t\t\t(1 << 0)\n#define PCAP_ADC_RAND\t\t\t(1 << 1)\n#define PCAP_ADC_AD_SEL1\t\t(1 << 2)\n#define PCAP_ADC_AD_SEL2\t\t(1 << 3)\n#define PCAP_ADC_ADA1_MASK\t\t0x00000070\n#define PCAP_ADC_ADA1_SHIFT\t\t4\n#define PCAP_ADC_ADA2_MASK\t\t0x00000380\n#define PCAP_ADC_ADA2_SHIFT\t\t7\n#define PCAP_ADC_ATO_MASK\t\t0x00003c00\n#define PCAP_ADC_ATO_SHIFT\t\t10\n#define PCAP_ADC_ATOX\t\t\t(1 << 14)\n#define PCAP_ADC_MTR1\t\t\t(1 << 15)\n#define PCAP_ADC_MTR2\t\t\t(1 << 16)\n#define PCAP_ADC_TS_M_MASK\t\t0x000e0000\n#define PCAP_ADC_TS_M_SHIFT\t\t17\n#define PCAP_ADC_TS_REF_LOWPWR\t\t(1 << 20)\n#define PCAP_ADC_TS_REFENB\t\t(1 << 21)\n#define PCAP_ADC_BATT_I_POLARITY\t(1 << 22)\n#define PCAP_ADC_BATT_I_ADC\t\t(1 << 23)\n\n#define PCAP_ADC_BANK_0\t\t\t0\n#define PCAP_ADC_BANK_1\t\t\t1\n \n#define PCAP_ADC_CH_COIN\t\t0\n#define PCAP_ADC_CH_BATT\t\t1\n#define PCAP_ADC_CH_BPLUS\t\t2\n#define PCAP_ADC_CH_MOBPORTB\t\t3\n#define PCAP_ADC_CH_TEMPERATURE\t\t4\n#define PCAP_ADC_CH_CHARGER_ID\t\t5\n#define PCAP_ADC_CH_AD6\t\t\t6\n \n#define PCAP_ADC_CH_AD7\t\t\t0\n#define PCAP_ADC_CH_AD8\t\t\t1\n#define PCAP_ADC_CH_AD9\t\t\t2\n#define PCAP_ADC_CH_TS_X1\t\t3\n#define PCAP_ADC_CH_TS_X2\t\t4\n#define PCAP_ADC_CH_TS_Y1\t\t5\n#define PCAP_ADC_CH_TS_Y2\t\t6\n\n#define PCAP_ADC_T_NOW\t\t\t0\n#define PCAP_ADC_T_IN_BURST\t\t1\n#define PCAP_ADC_T_OUT_BURST\t\t2\n\n#define PCAP_ADC_ATO_IN_BURST\t\t6\n#define PCAP_ADC_ATO_OUT_BURST\t\t0\n\n#define PCAP_ADC_TS_M_XY\t\t1\n#define PCAP_ADC_TS_M_PRESSURE\t\t2\n#define PCAP_ADC_TS_M_PLATE_X\t\t3\n#define PCAP_ADC_TS_M_PLATE_Y\t\t4\n#define PCAP_ADC_TS_M_STANDBY\t\t5\n#define PCAP_ADC_TS_M_NONTS\t\t6\n\n#define PCAP_ADR_ADD1_MASK\t\t0x000003ff\n#define PCAP_ADR_ADD1_SHIFT\t\t0\n#define PCAP_ADR_ADD2_MASK\t\t0x000ffc00\n#define PCAP_ADR_ADD2_SHIFT\t\t10\n#define PCAP_ADR_ADINC1\t\t\t(1 << 20)\n#define PCAP_ADR_ADINC2\t\t\t(1 << 21)\n#define PCAP_ADR_ASC\t\t\t(1 << 22)\n#define PCAP_ADR_ONESHOT\t\t(1 << 23)\n\n#define PCAP_BUSCTRL_FSENB\t\t(1 << 0)\n#define PCAP_BUSCTRL_USB_SUSPEND\t(1 << 1)\n#define PCAP_BUSCTRL_USB_PU\t\t(1 << 2)\n#define PCAP_BUSCTRL_USB_PD\t\t(1 << 3)\n#define PCAP_BUSCTRL_VUSB_EN\t\t(1 << 4)\n#define PCAP_BUSCTRL_USB_PS\t\t(1 << 5)\n#define PCAP_BUSCTRL_VUSB_MSTR_EN\t(1 << 6)\n#define PCAP_BUSCTRL_VBUS_PD_ENB\t(1 << 7)\n#define PCAP_BUSCTRL_CURRLIM\t\t(1 << 8)\n#define PCAP_BUSCTRL_RS232ENB\t\t(1 << 9)\n#define PCAP_BUSCTRL_RS232_DIR\t\t(1 << 10)\n#define PCAP_BUSCTRL_SE0_CONN\t\t(1 << 11)\n#define PCAP_BUSCTRL_USB_PDM\t\t(1 << 12)\n#define PCAP_BUSCTRL_BUS_PRI_ADJ\t(1 << 24)\n\n \n#define PCAP_LED0\t\t0\n#define PCAP_LED1\t\t1\n#define PCAP_BL0\t\t2\n#define PCAP_BL1\t\t3\n#define PCAP_LED_3MA\t\t0\n#define PCAP_LED_4MA\t\t1\n#define PCAP_LED_5MA\t\t2\n#define PCAP_LED_9MA\t\t3\n#define PCAP_LED_T_MASK\t\t0xf\n#define PCAP_LED_C_MASK\t\t0x3\n#define PCAP_BL_MASK\t\t0x1f\n#define PCAP_BL0_SHIFT\t\t0\n#define PCAP_LED0_EN\t\t(1 << 5)\n#define PCAP_LED1_EN\t\t(1 << 6)\n#define PCAP_LED0_T_SHIFT\t7\n#define PCAP_LED1_T_SHIFT\t11\n#define PCAP_LED0_C_SHIFT\t15\n#define PCAP_LED1_C_SHIFT\t17\n#define PCAP_BL1_SHIFT\t\t20\n\n \n#define PCAP_RTC_DAY_MASK\t0x3fff\n#define PCAP_RTC_TOD_MASK\t0xffff\n#define PCAP_RTC_PC_MASK\t0x7\n#define SEC_PER_DAY\t\t86400\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}