INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/ProjectHomework/Project/Project.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/ProjectHomework/Project/Project.srcs/sim_1/new/keyboard_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/ProjectHomework/Project/Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
