#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov  1 09:25:58 2022
# Process ID: 12644
# Current directory: C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3476 C:\Users\HP G4\Desktop\LABORATORIOS DIGITAL\Grupo1_Lab9\Grupo1_Lab9.xpr
# Log file: C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/vivado.log
# Journal file: C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 749.480 ; gain = 138.812
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov  1 09:26:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc]
WARNING: [Vivado 12-584] No ports matched 'Qs(0)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(1)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(2)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(0)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(1)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(2)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1068.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 1208.207 ; gain = 424.000
set_property package_pin "" [get_ports [list  clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Qs[3]} {Qs[2]} {Qs[1]} {Qs[0]}]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.148 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1695.121 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1699.504 ; gain = 4.383
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.504 ; gain = 0.000
[Tue Nov  1 09:29:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov  1 09:36:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc]
WARNING: [Vivado 12-584] No ports matched 'Qs(0)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(1)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(2)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(0)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(1)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(2)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(3)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1898.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1898.449 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov  1 09:39:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc]
WARNING: [Vivado 12-584] No ports matched 'Qs(0)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(1)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(2)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(3)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(0)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(1)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(2)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Qs(3)'. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/constrs_1/new/constrainLab9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1898.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1938.527 ; gain = 40.078
place_ports {Qs[3]} V22
place_ports {Qs[2]} W22
place_ports {Qs[1]} U19
place_ports {Qs[0]} U14
set_property IOSTANDARD LVCMOS33 [get_ports [list {Qs[3]} {Qs[2]} {Qs[1]} {Qs[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.059 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2060.059 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2060.059 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2060.059 ; gain = 0.000
[Tue Nov  1 09:41:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.runs/impl_1/runme.log
set_property is_loc_fixed true [get_ports [list  clk]]
set_property is_loc_fixed true [get_ports [list  clk]]
set_property is_loc_fixed true [get_ports [list  clk]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.059 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_contprim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_contprim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 06b398842b0c49b8ae420d3cdfd4cf6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_contprim_behav xil_defaultlib.TB_contprim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_contprim_behav -key {Behavioral:sim_1:Functional:TB_contprim} -tclbatch {TB_contprim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB_contprim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_contprim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2060.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_contprim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_contprim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.srcs/sim_1/new/TB_contprim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_contprim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 06b398842b0c49b8ae420d3cdfd4cf6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_contprim_behav xil_defaultlib.TB_contprim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cont4bits [cont4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.primo [primo_default]
Compiling architecture behavioral of entity xil_defaultlib.ContPrim [contprim_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_contprim
Built simulation snapshot TB_contprim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP G4/Desktop/LABORATORIOS DIGITAL/Grupo1_Lab9/Grupo1_Lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_contprim_behav -key {Behavioral:sim_1:Functional:TB_contprim} -tclbatch {TB_contprim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB_contprim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_contprim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 22:14:39 2022...
