git clone --depth 1 --no-tags https://github.com/ECEN499-NASA/Libero.git f:/verilog_sva_gh_scraper/data/full_repos/274576084
git clone --depth 1 --no-tags https://github.com/tintinmaster/sysarch.git f:/verilog_sva_gh_scraper/data/full_repos/272897579
git clone --depth 1 --no-tags https://github.com/austinsbrown/UART.git f:/verilog_sva_gh_scraper/data/full_repos/271304638
git clone --depth 1 --no-tags https://github.com/Anudeepreddynarala/verilog-code-for-ultrasonic-sensor-interface.git f:/verilog_sva_gh_scraper/data/full_repos/273275410
git clone --depth 1 --no-tags https://github.com/emn1249/Verilog_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/273173636
git clone --depth 1 --no-tags https://github.com/raghulravichandran98/VerilogDump.git f:/verilog_sva_gh_scraper/data/full_repos/267355139
git clone --depth 1 --no-tags https://github.com/dong-yf/singleCycleCPU_hw.git f:/verilog_sva_gh_scraper/data/full_repos/266930085
git clone --depth 1 --no-tags https://github.com/yukaii2019/LogicDesignLab_Final.git f:/verilog_sva_gh_scraper/data/full_repos/266040418
git clone --depth 1 --no-tags https://github.com/keltah2/DigitalSystemsDesign-AddersMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/267746548
git clone --depth 1 --no-tags https://github.com/hurryingauto3/CS330-Pipelined-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/274943795
git clone --depth 1 --no-tags https://github.com/luishg/jtdd.git f:/verilog_sva_gh_scraper/data/full_repos/267807603
git clone --depth 1 --no-tags https://github.com/xxmlala/Music-elves.git f:/verilog_sva_gh_scraper/data/full_repos/267877970
git clone --depth 1 --no-tags https://github.com/ylber-gashi/MIPS_16bit_CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/268652755
git clone --depth 1 --no-tags https://github.com/alvinox/myRiscv.git f:/verilog_sva_gh_scraper/data/full_repos/268680635
git clone --depth 1 --no-tags https://github.com/karthikgre273/256PointFFTDesignUsingJava.git f:/verilog_sva_gh_scraper/data/full_repos/266997628
git clone --depth 1 --no-tags https://github.com/swarnika12/Digital_swar.git f:/verilog_sva_gh_scraper/data/full_repos/270322769
git clone --depth 1 --no-tags https://github.com/Shaurya140894/Booth-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/270401558
git clone --depth 1 --no-tags https://github.com/pbucukoglu/264-aes.git f:/verilog_sva_gh_scraper/data/full_repos/272948122
git clone --depth 1 --no-tags https://github.com/Anudeepreddynarala/UART_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/273265042
git clone --depth 1 --no-tags https://github.com/umairahmadh/RTL-projects.git f:/verilog_sva_gh_scraper/data/full_repos/269288977
git clone --depth 1 --no-tags https://github.com/tangchuanchuan/helloworld.git f:/verilog_sva_gh_scraper/data/full_repos/269525655
git clone --depth 1 --no-tags https://github.com/robincs07/computer_organization.git f:/verilog_sva_gh_scraper/data/full_repos/269531288
git clone --depth 1 --no-tags https://github.com/elischmitter/FPGA-WS2812B.git f:/verilog_sva_gh_scraper/data/full_repos/271363507
git clone --depth 1 --no-tags https://github.com/amit-ro/basic-naive-multicycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/271312310
git clone --depth 1 --no-tags https://github.com/sourabhsingh76/DLD_Project.git f:/verilog_sva_gh_scraper/data/full_repos/271969552
git clone --depth 1 --no-tags https://github.com/burnerlee/ECN-104--Project-2020.git f:/verilog_sva_gh_scraper/data/full_repos/272188617
git clone --depth 1 --no-tags https://github.com/npdoan1996/Full-UART.git f:/verilog_sva_gh_scraper/data/full_repos/268991670
git clone --depth 1 --no-tags https://github.com/nyc1893/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/273427031
git clone --depth 1 --no-tags https://github.com/ssankana/modelsim_test.git f:/verilog_sva_gh_scraper/data/full_repos/273579146
git clone --depth 1 --no-tags https://github.com/hilaltrfllu/VerySimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/271001634
git clone --depth 1 --no-tags https://github.com/tcal-x/tcal-yosys-vivado.git f:/verilog_sva_gh_scraper/data/full_repos/271112021
git clone --depth 1 --no-tags https://github.com/GeorgJanowski/EEE4120F_YODA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/274613031
git clone --depth 1 --no-tags https://github.com/Awanit512/MIPS-UPOWER_DATAPATH.git f:/verilog_sva_gh_scraper/data/full_repos/274598920
git clone --depth 1 --no-tags https://github.com/RithikNambiar/ray_tracing.git f:/verilog_sva_gh_scraper/data/full_repos/269920698
git clone --depth 1 --no-tags https://github.com/JamieWonderchild/CAM_YODA.git f:/verilog_sva_gh_scraper/data/full_repos/271549289
git clone --depth 1 --no-tags https://github.com/djtorch26/CPU-CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/271595324
git clone --depth 1 --no-tags https://github.com/itumeleng96/VADER-EEE4120f.git f:/verilog_sva_gh_scraper/data/full_repos/270971022
git clone --depth 1 --no-tags https://github.com/elire-r/Detyra-2-ne-AOK.git f:/verilog_sva_gh_scraper/data/full_repos/271221053
git clone --depth 1 --no-tags https://github.com/Mekrab/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/270125765
git clone --depth 1 --no-tags https://github.com/samin-mehdizadeh/computer-architecture-projects.git f:/verilog_sva_gh_scraper/data/full_repos/270321519
git clone --depth 1 --no-tags https://github.com/swarnika12/Pipeline_new.git f:/verilog_sva_gh_scraper/data/full_repos/270330209
git clone --depth 1 --no-tags https://github.com/kamlesh349/xge.git f:/verilog_sva_gh_scraper/data/full_repos/269539730
git clone --depth 1 --no-tags https://github.com/weilaidb/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/273286272
git clone --depth 1 --no-tags https://github.com/suhasks123/Datapath-MIPS-uPowerISA.git f:/verilog_sva_gh_scraper/data/full_repos/272147704
git clone --depth 1 --no-tags https://github.com/Bobcat0111/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/273976953
git clone --depth 1 --no-tags https://github.com/eslam2xm/4-bit-dadda-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/274129660
git clone --depth 1 --no-tags https://github.com/Yousif-Ahmed/SPI-Interface-.git f:/verilog_sva_gh_scraper/data/full_repos/274038476
git clone --depth 1 --no-tags https://github.com/enverasln/enverasln-cse3038Project2.git f:/verilog_sva_gh_scraper/data/full_repos/270915303
git clone --depth 1 --no-tags https://github.com/narendiran1996/uartTXfromPL.git f:/verilog_sva_gh_scraper/data/full_repos/269003576
git clone --depth 1 --no-tags https://github.com/shantanu-nigam99/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/270010316
git clone --depth 1 --no-tags https://github.com/ArslanaWu/CS202-single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/267865462
git clone --depth 1 --no-tags https://github.com/DiscreteVic/7SegController.git f:/verilog_sva_gh_scraper/data/full_repos/271366781
git clone --depth 1 --no-tags https://github.com/siddhantv10/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/271630027
git clone --depth 1 --no-tags https://github.com/karolinakowalczyk/OiAK_projekt.git f:/verilog_sva_gh_scraper/data/full_repos/271898474
git clone --depth 1 --no-tags https://github.com/mashin93/ECE411-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/271693321
git clone --depth 1 --no-tags https://github.com/Anandj913/Digital-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/268343048
git clone --depth 1 --no-tags https://github.com/rochakjain361/IEEE_ALU_ECN-104.git f:/verilog_sva_gh_scraper/data/full_repos/271890773
git clone --depth 1 --no-tags https://github.com/prawsang/one-credit-undertales.git f:/verilog_sva_gh_scraper/data/full_repos/266135532
git clone --depth 1 --no-tags https://github.com/kurabirko/ceng232-20192-mt2.git f:/verilog_sva_gh_scraper/data/full_repos/266785036
git clone --depth 1 --no-tags https://github.com/17livincent/iverilog-files.git f:/verilog_sva_gh_scraper/data/full_repos/266932959
git clone --depth 1 --no-tags https://github.com/pgimenes/evermoore.git f:/verilog_sva_gh_scraper/data/full_repos/266091744
git clone --depth 1 --no-tags https://github.com/jeanbrag/digitalelectronic-digital-clock.git f:/verilog_sva_gh_scraper/data/full_repos/266462032
git clone --depth 1 --no-tags https://github.com/ajaykd7/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/268650134
git clone --depth 1 --no-tags https://github.com/VimfulDang/Scientific-Calculator-DE10-Lite.git f:/verilog_sva_gh_scraper/data/full_repos/275036591
git clone --depth 1 --no-tags https://github.com/nemalisiva/pwm-76.git f:/verilog_sva_gh_scraper/data/full_repos/271087443
git clone --depth 1 --no-tags https://github.com/vishalEngineer/Verilog_FPGA_projects.git f:/verilog_sva_gh_scraper/data/full_repos/271149212
git clone --depth 1 --no-tags https://github.com/Randikaviraj/verilog_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/266221882
git clone --depth 1 --no-tags https://github.com/vsaisujeeth/mips_multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/269568710
git clone --depth 1 --no-tags https://github.com/GMeeser/YODA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/271981732
git clone --depth 1 --no-tags https://github.com/jadav225/verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/271220065
git clone --depth 1 --no-tags https://github.com/BalderOdinson/pulp_nvdla.git f:/verilog_sva_gh_scraper/data/full_repos/271303139
git clone --depth 1 --no-tags https://github.com/traviolus/HW-Lab-Project.git f:/verilog_sva_gh_scraper/data/full_repos/266150255
git clone --depth 1 --no-tags https://github.com/taoshen-amazon/ece5745-tut5-asic-tools.git f:/verilog_sva_gh_scraper/data/full_repos/266113721
git clone --depth 1 --no-tags https://github.com/NatthanonNon/kkGames.git f:/verilog_sva_gh_scraper/data/full_repos/270065228
git clone --depth 1 --no-tags https://github.com/kazuki-hara/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/268002691
git clone --depth 1 --no-tags https://github.com/tykaneshige/UCLA-Public.git f:/verilog_sva_gh_scraper/data/full_repos/268898744
git clone --depth 1 --no-tags https://github.com/NelsonIg/Verilog_VGA_Game.git f:/verilog_sva_gh_scraper/data/full_repos/267404409
git clone --depth 1 --no-tags https://github.com/zicco99/Architettura-degli-elaboratori.git f:/verilog_sva_gh_scraper/data/full_repos/275003960
git clone --depth 1 --no-tags https://github.com/passant23/Randomizer-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/274142768
git clone --depth 1 --no-tags https://github.com/liyenjun/RISC_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/266810991
git clone --depth 1 --no-tags https://github.com/dedekpo/Unidade-Logica-Aritmetica-ALU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/268352982
git clone --depth 1 --no-tags https://github.com/Yoncho14/arquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/272587018
git clone --depth 1 --no-tags https://github.com/ypradera/Computer-Architecture-1.git f:/verilog_sva_gh_scraper/data/full_repos/272107383
git clone --depth 1 --no-tags https://github.com/pbcdqt/Simple-MIPS-machine.git f:/verilog_sva_gh_scraper/data/full_repos/272379126
git clone --depth 1 --no-tags https://github.com/ywliu722/Computer_Organization-Spring_2020.git f:/verilog_sva_gh_scraper/data/full_repos/272326617
git clone --depth 1 --no-tags https://github.com/shivampotdar/security-system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/273645693
git clone --depth 1 --no-tags https://github.com/asharma381/SCU-COEN21L.git f:/verilog_sva_gh_scraper/data/full_repos/274780769
git clone --depth 1 --no-tags https://github.com/JC-LL/try_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/274690931
git clone --depth 1 --no-tags https://github.com/hereisjayant/State-Machine-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/273863412
git clone --depth 1 --no-tags https://github.com/VanThanhDuong/Computer-Organization-and-architechure.git f:/verilog_sva_gh_scraper/data/full_repos/271089361
git clone --depth 1 --no-tags https://github.com/iamatul45/COA-MIPS-uPOWER.git f:/verilog_sva_gh_scraper/data/full_repos/271791246
git clone --depth 1 --no-tags https://github.com/LeviStalsworth/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/267162180
git clone --depth 1 --no-tags https://github.com/bumblebee17/5-Stage-Pipeline-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/271000444
git clone --depth 1 --no-tags https://github.com/swarnika12/Embedded.git f:/verilog_sva_gh_scraper/data/full_repos/270748680
git clone --depth 1 --no-tags https://github.com/rubickkcibur/pipeline-c4.git f:/verilog_sva_gh_scraper/data/full_repos/270483612
git clone --depth 1 --no-tags https://github.com/FEINIAO233/ComputerSystem.git f:/verilog_sva_gh_scraper/data/full_repos/270691681
git clone --depth 1 --no-tags https://github.com/EasonLin536/DSD_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/269884754
git clone --depth 1 --no-tags https://github.com/NSEE/SimuCam_Development_FFEE.git f:/verilog_sva_gh_scraper/data/full_repos/271899615
git clone --depth 1 --no-tags https://github.com/aydinsimsek/multi-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/271916251
git clone --depth 1 --no-tags https://github.com/anhtng217/pong_game.git f:/verilog_sva_gh_scraper/data/full_repos/266268668
