{"Source Block": ["oh/src/common/hdl/oh_memory_dp.v@36:77@HdlStmIf", "    input [AW-1:0]  bist_addr, // address\n    input [DW-1:0]  bist_din  // data input\n    );\n   \n   generate\n      if(ASIC)\n\tbegin\n\t   oh_memory_ram #(.DW(DW),\n\t\t\t   .DEPTH(DEPTH))\t     \n\t   i_sram (//read port\n\t\t  .rd_dout\t(rd_dout[DW-1:0]),\n\t\t  .rd_clk\t(rd_clk),\n\t\t  .rd_en\t(rd_en),\n\t\t  .rd_addr\t(rd_addr[AW-1:0]),\n\t\t  //write port\n\t\t  .wr_en\t(wr_en),\n\t\t  .wr_clk\t(wr_clk),\n\t\t  .wr_addr\t(wr_addr[AW-1:0]),\n\t\t  .wr_wem\t(wr_wem[DW-1:0]),\n\t\t  .wr_din\t(wr_din[DW-1:0]));\n\tend // if (ASIC)\n      else\n\tbegin\n\t   oh_memory_ram #(.DW(DW),\n\t\t\t   .DEPTH(DEPTH))\t     \n\t   oh_memory_ram (//read port\n\t\t\t  .rd_dout\t(rd_dout[DW-1:0]),\n\t\t\t  .rd_clk\t(rd_clk),\n\t\t\t  .rd_en\t(rd_en),\n\t\t\t  .rd_addr\t(rd_addr[AW-1:0]),\n\t\t\t  //write port\n\t\t\t  .wr_en\t(wr_en),\n\t\t\t  .wr_clk\t(wr_clk),\n\t\t\t  .wr_addr\t(wr_addr[AW-1:0]),\n\t\t\t  .wr_wem\t(wr_wem[DW-1:0]),\n\t\t\t  .wr_din\t(wr_din[DW-1:0]));\n\tend // else: !if(ASIC)\n      endgenerate\n   \n   \n      \nendmodule // oh_memory_dp\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[42, "\tbegin\n"], [58, "\tbegin\n"]], "Add": [[42, "\tbegin : asic\n"], [58, "\tbegin : generic\n"]]}}