                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
set fh [open system.lst r+]
file11
set rtl [read $fh]
/home/IC/Projects/System/RTL/ALU_16B.v
/home/IC/Projects/System/RTL/clkdiv.v
/home/IC/Projects/System/RTL/CLKDIV_MUX.v
/home/IC/Projects/System/RTL/CLK_GATE.v
/home/IC/Projects/System/RTL/DATA_SYNC.v
/home/IC/Projects/System/RTL/Register_file.v
/home/IC/Projects/System/RTL/RST_SYNC.v
/home/IC/Projects/System/RTL/FIFO_MEM_CNTRL.v
/home/IC/Projects/System/RTL/DF_SYNC.v
/home/IC/Projects/System/RTL/FIFO_RD.v
/home/IC/Projects/System/RTL/FIFO_WR.v
/home/IC/Projects/System/RTL/ASYNC_FIFO.v
/home/IC/Projects/System/RTL/PULSE_GEN.v
/home/IC/Projects/System/RTL/data_sampling.v
/home/IC/Projects/System/RTL/deserializer.v
/home/IC/Projects/System/RTL/edge_bit_counter.v
/home/IC/Projects/System/RTL/parity_check.v
/home/IC/Projects/System/RTL/stop_check.v
/home/IC/Projects/System/RTL/start_check.v
/home/IC/Projects/System/RTL/UART_RX.v
/home/IC/Projects/System/RTL/FSM.v
/home/IC/Projects/System/RTL/MUX.v
/home/IC/Projects/System/RTL/Parity_Calc.v
/home/IC/Projects/System/RTL/serializer.v
/home/IC/Projects/System/RTL/UART_tx.v
/home/IC/Projects/System/RTL/FSM_tx.v
/home/IC/Projects/System/RTL/UART.v
/home/IC/Projects/System/RTL/SYS_CTRL.v
/home/IC/Projects/System/RTL/SYS_TOP_dft.v
/home/IC/Projects/System/RTL/mux2X1.v

set designs ""
regsub -all "\n" $rtl " " designs
30
analyze -format $file_format $designs
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/ALU_16B.v
Compiling source file /home/IC/Projects/System/RTL/clkdiv.v
Compiling source file /home/IC/Projects/System/RTL/CLKDIV_MUX.v
Compiling source file /home/IC/Projects/System/RTL/CLK_GATE.v
Compiling source file /home/IC/Projects/System/RTL/DATA_SYNC.v
Compiling source file /home/IC/Projects/System/RTL/Register_file.v
Compiling source file /home/IC/Projects/System/RTL/RST_SYNC.v
Compiling source file /home/IC/Projects/System/RTL/FIFO_MEM_CNTRL.v
Compiling source file /home/IC/Projects/System/RTL/DF_SYNC.v
Compiling source file /home/IC/Projects/System/RTL/FIFO_RD.v
Compiling source file /home/IC/Projects/System/RTL/FIFO_WR.v
Compiling source file /home/IC/Projects/System/RTL/ASYNC_FIFO.v
Compiling source file /home/IC/Projects/System/RTL/PULSE_GEN.v
Compiling source file /home/IC/Projects/System/RTL/data_sampling.v
Compiling source file /home/IC/Projects/System/RTL/deserializer.v
Compiling source file /home/IC/Projects/System/RTL/edge_bit_counter.v
Compiling source file /home/IC/Projects/System/RTL/parity_check.v
Compiling source file /home/IC/Projects/System/RTL/stop_check.v
Compiling source file /home/IC/Projects/System/RTL/start_check.v
Compiling source file /home/IC/Projects/System/RTL/UART_RX.v
Compiling source file /home/IC/Projects/System/RTL/FSM.v
Compiling source file /home/IC/Projects/System/RTL/MUX.v
Compiling source file /home/IC/Projects/System/RTL/Parity_Calc.v
Compiling source file /home/IC/Projects/System/RTL/serializer.v
Compiling source file /home/IC/Projects/System/RTL/UART_tx.v
Compiling source file /home/IC/Projects/System/RTL/FSM_tx.v
Compiling source file /home/IC/Projects/System/RTL/UART.v
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL.v
Compiling source file /home/IC/Projects/System/RTL/SYS_TOP_dft.v
Compiling source file /home/IC/Projects/System/RTL/mux2X1.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'mux2X1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 10 in file
		'/home/IC/Projects/System/RTL/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rst_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 25 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 40 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 63 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 77 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,addr=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 19 in file
		'/home/IC/Projects/System/RTL/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'clkdiv'. (HDL-193)

Inferred memory devices in process
	in routine clkdiv line 19 in file
		'/home/IC/Projects/System/RTL/clkdiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_reg_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     toggle_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/Projects/System/RTL/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL'. (HDL-193)

Statistics for case statements in always block at line 55 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
|            59            |    auto/auto     |
|            89            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 146 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           155            |     no/auto      |
===============================================

Statistics for case statements in always block at line 191 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           204            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 41 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 146 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  input_counter_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
| output_counter_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Address_reg_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       cmd_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Register_file'. (HDL-193)

Inferred memory devices in process
	in routine Register_file line 21 in file
		'/home/IC/Projects/System/RTL/Register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Reg_file_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    Reg_file_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
| Register_file/43 |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'ALU_16B'. (HDL-193)
Warning:  /home/IC/Projects/System/RTL/ALU_16B.v:22: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 15 in file
	'/home/IC/Projects/System/RTL/ALU_16B.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_16B line 15 in file
		'/home/IC/Projects/System/RTL/ALU_16B.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CNTRL' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_addr3' with
	the parameters "DATA_WIDTH=8,addr=3,FIFO_DEPTH=8". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8 line 18 in file
		'/home/IC/Projects/System/RTL/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FIFO_REG_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================
|                block name/line                  | Inputs | Outputs | # sel inputs | MB |
==========================================================================================
| FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8/29 |   8    |    8    |      3       | N  |
==========================================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_addr3' with
	the parameters "addr=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_addr3 line 17 in file
		'/home/IC/Projects/System/RTL/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rptr_bin_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wptr_gray_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_addr3' with
	the parameters "addr=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_addr3 line 23 in file
		'/home/IC/Projects/System/RTL/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      waddr_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wptr_bin_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   last_pulse_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    rptr_gray_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_addr3' with
	the parameters "NUM_STAGES=2,ptr_adr=4". (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC_NUM_STAGES2_ptr_adr4 line 15 in file
		'/home/IC/Projects/System/RTL/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SYNC_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_tx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FSM_tx'. (HDL-193)

Statistics for case statements in always block at line 35 in file
	'/home/IC/Projects/System/RTL/FSM_tx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 66 in file
	'/home/IC/Projects/System/RTL/FSM_tx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_tx line 22 in file
		'/home/IC/Projects/System/RTL/FSM_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Calc'. (HDL-193)

Inferred memory devices in process
	in routine Parity_Calc line 12 in file
		'/home/IC/Projects/System/RTL/Parity_Calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PAR_bit_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX'. (HDL-193)

Statistics for case statements in always block at line 13 in file
	'/home/IC/Projects/System/RTL/MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'serializer'. (HDL-193)

Inferred memory devices in process
	in routine serializer line 14 in file
		'/home/IC/Projects/System/RTL/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Register_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     Counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  serializer/34   |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Inferred memory devices in process
	in routine data_sampling line 13 in file
		'/home/IC/Projects/System/RTL/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 10 in file
		'/home/IC/Projects/System/RTL/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 11 in file
		'/home/IC/Projects/System/RTL/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Inferred memory devices in process
	in routine parity_check line 13 in file
		'/home/IC/Projects/System/RTL/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'start_check'. (HDL-193)

Inferred memory devices in process
	in routine start_check line 9 in file
		'/home/IC/Projects/System/RTL/start_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Inferred memory devices in process
	in routine stop_check line 9 in file
		'/home/IC/Projects/System/RTL/stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 66 in file
	'/home/IC/Projects/System/RTL/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 141 in file
	'/home/IC/Projects/System/RTL/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           142            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 38 in file
		'/home/IC/Projects/System/RTL/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM line 50 in file
		'/home/IC/Projects/System/RTL/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   start_frame_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/Projects/System/Backend/DFT/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 01:59:39 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       5
    Constant outputs (LINT-52)                                      5

Cells                                                              18
    Cells do not drive (LINT-1)                                    18
--------------------------------------------------------------------------------

Warning: In design 'clkdiv', cell 'C121' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C912' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C381' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C383' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C387' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C412' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C414' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16B', cell 'C416' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_addr3', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C197' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C88' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C89' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C122' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', output port 'parity_error' is connected directly to output port 'framing_error'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'EN' is connected directly to output port 'CLK_EN'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. #set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set CLK_PER_UART 271.2
set CLK_PER_REF 20
set CLK_PER_scan 500
#1. Master Clocks
create_clock -period $CLK_PER_REF -name CLK_REF [get_ports REF_CLK]
create_clock -period $CLK_PER_UART -name CLK_UART [get_ports UART_CLK]
create_clock -name scan_m -period $CLK_PER_scan -waveform "0 [expr $CLK_PER_scan /2]" [get_ports scan_clk]
#2. Generated clocks
create_generated_clock -master_clock "CLK_UART" -source [get_ports UART_CLK] -name "TX_CLK" [get_port U0_ClkDiv/o_div_clk] -divide_by 32
create_generated_clock -master_clock "CLK_UART" -source [get_ports UART_CLK] -name "RX_CLK" [get_port U1_ClkDiv/o_div_clk] -divide_by 1
create_generated_clock -master_clock "CLK_REF" -source [get_ports REF_CLK] -name "ALU_CLK" [get_port U0_CLK_GATE/GATED_CLK] -divide_by 1
set_clock_latency 0 [get_clocks [list CLK_REF CLK_UART]]
set_clock_uncertainty -setup 0.2 [get_clocks [list CLK_REF CLK_UART ALU_CLK TX_CLK RX_CLK]]
set_clock_uncertainty -hold 0.1 [get_clocks [list CLK_REF CLK_UART ALU_CLK TX_CLK RX_CLK]]
set_clock_transition 0.05 [get_clocks [list CLK_REF CLK_UART]]
set_dont_touch_network [get_clocks [list CLK_REF CLK_UART ALU_CLK TX_CLK RX_CLK scan_m]]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group "CLK_REF ALU_CLK" -group "CLK_UART TX_CLK RX_CLK" -group "scan_m"
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay_UART  [expr 0.2*$CLK_PER_UART]
set out_delay_UART [expr 0.2*$CLK_PER_UART]
set out_delay_UART_TX [expr 0.2*$CLK_PER_UART*32]
set in_delay_scan  [expr 0.2*$CLK_PER_scan]
set out_delay_scan [expr 0.2*$CLK_PER_scan]
set_input_delay $in_delay_UART -clock RX_CLK [get_ports "UART_RX_IN"]
set_output_delay $out_delay_UART -clock RX_CLK [get_ports "parity_error framing_error"]
set_output_delay $out_delay_UART_TX -clock TX_CLK [get_ports "UART_TX_O"]
set_input_delay $in_delay_scan -clock scan_m [get_ports "SI SE"]
set_output_delay $out_delay_scan -clock scan_m [get_ports "SO"]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -lib_cell BUFX2M -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c  [get_ports "UART_RX_IN SI SE"]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.1 [get_ports "parity_error framing_error UART_TX_O SO"]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : Case Analysis ####
#########################################################
####################################################################################
set_case_analysis 1 [get_ports test_mode]
####################################################################################
#########################################################
#### Section 8 : premapped cells ####
#########################################################
####################################################################################
####################################################################################
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix -style multiplexed_flip_flop -replace true -max_length 100
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 38 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU_16B'
  Processing 'Register_file'
  Processing 'SYS_CTRL'
  Processing 'FSM'
  Processing 'stop_check'
  Processing 'start_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'edge_bit_counter'
  Processing 'data_sampling'
  Processing 'UART_RX'
  Processing 'serializer'
Information: The register 'Counter_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'MUX'
  Processing 'Parity_Calc'
  Processing 'FSM_tx'
  Processing 'UART_tx'
  Processing 'UART'
  Processing 'clkdiv_0'
  Processing 'CLKDIV_MUX'
  Processing 'PULSE_GEN'
  Processing 'DF_SYNC_NUM_STAGES2_ptr_adr4_0'
  Processing 'FIFO_WR_addr3'
  Processing 'FIFO_RD_addr3'
  Processing 'FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8'
  Processing 'ASYNC_FIFO_DATA_WIDTH8_addr3'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_16B_DW_div_uns_0'
  Processing 'ALU_16B_DW01_sub_0'
  Processing 'ALU_16B_DW01_add_0'
  Processing 'ALU_16B_DW01_cmp6_0'
  Processing 'FSM_DW01_cmp6_0'
  Processing 'FSM_DW01_dec_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_sub_0'
  Processing 'clkdiv_1_DW01_inc_0'
  Processing 'clkdiv_1_DW01_cmp6_0'
  Processing 'clkdiv_1_DW01_inc_1'
  Processing 'clkdiv_1_DW01_cmp6_1'
  Processing 'clkdiv_1_DW01_dec_0'
  Processing 'clkdiv_0_DW01_inc_0'
  Processing 'clkdiv_0_DW01_cmp6_0'
  Processing 'clkdiv_0_DW01_inc_1'
  Processing 'clkdiv_0_DW01_cmp6_1'
  Processing 'clkdiv_0_DW01_dec_0'
  Processing 'FIFO_WR_addr3_DW01_inc_0'
  Processing 'ALU_16B_DW02_mult_0'
  Processing 'ALU_16B_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   51406.5      0.00       0.0       2.2                          
    0:00:04   51406.5      0.00       0.0       2.2                          
    0:00:04   51406.5      0.00       0.0       2.2                          
    0:00:04   51406.5      0.00       0.0       2.2                          
    0:00:04   51406.5      0.00       0.0       2.2                          
    0:00:05   27340.6      0.00       0.0       0.0                          
    0:00:05   27285.3      0.00       0.0       0.0                          
    0:00:05   27285.3      0.00       0.0       0.0                          
    0:00:05   27285.3      0.00       0.0       0.0                          
    0:00:05   27285.3      0.00       0.0       0.0                          
    0:00:05   27285.3      0.00       0.0       0.0                          
    0:00:05   27285.3      0.00       0.0       0.0                          
    0:00:05   27285.3      0.00       0.0       0.0                          
    0:00:05   27285.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   27285.3      0.00       0.0       0.0                          
    0:00:05   27285.3      0.00       0.0       0.0                          
    0:00:06   27283.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   27283.0      0.00       0.0       0.0                          
    0:00:06   27283.0      0.00       0.0       0.0                          
    0:00:06   27211.2      0.00       0.0       0.0                          
    0:00:06   27192.4      0.00       0.0       0.0                          
    0:00:06   27181.8      0.00       0.0       0.0                          
    0:00:06   27165.3      0.00       0.0       0.0                          
    0:00:06   27161.8      0.00       0.0       0.0                          
    0:00:06   27161.8      0.00       0.0       0.0                          
    0:00:06   27161.8      0.00       0.0       0.0                          
    0:00:06   27144.1      0.00       0.0       0.0                          
    0:00:06   27144.1      0.00       0.0       0.0                          
    0:00:06   27144.1      0.00       0.0       0.0                          
    0:00:06   27144.1      0.00       0.0       0.0                          
    0:00:06   27144.1      0.00       0.0       0.0                          
    0:00:06   27144.1      0.00       0.0       0.0                          
    0:00:06   27161.8      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_svf -off
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk] -type ScanClock -view existing_dft -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst] -type Reset -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant -view existing_dft  -active_state 1
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode -view  spec -active_state 1
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE] -type ScanEnable -view spec -active_state 1 -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI] -type ScanDataIn -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO] -type ScanDataOut -view spec 
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #####################
create_test_protocol                                         
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking ####################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 392 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell is a clock gating cell
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 391 cells are valid scan cells
         U0_RST_SYNC/rst_reg_reg[1]
         U0_RST_SYNC/rst_reg_reg[0]
         U0_ref_sync/enable_flop_reg
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/enable_pulse_d_reg
         U0_ref_sync/sync_bus_reg[0]
         U0_ref_sync/sync_reg_reg[0]
         U0_ref_sync/sync_reg_reg[1]
         U0_PULSE_GEN/rcv_flop_reg
         U0_PULSE_GEN/pls_flop_reg
         U0_ClkDiv/clk_reg_reg
         U0_ClkDiv/counter_reg[7]
         U0_ClkDiv/counter_reg[4]
         U0_ClkDiv/counter_reg[6]
         U0_ClkDiv/counter_reg[5]
         U0_ClkDiv/counter_reg[0]
         U0_ClkDiv/counter_reg[2]
         U0_ClkDiv/counter_reg[3]
         U0_ClkDiv/counter_reg[1]
         U0_ClkDiv/toggle_reg
         U0_SYS_CTRL/Address_reg_reg[2]
         U0_SYS_CTRL/result_reg[7]
         U0_SYS_CTRL/result_reg[6]
         U0_SYS_CTRL/result_reg[5]
         U0_SYS_CTRL/result_reg[4]
         U0_SYS_CTRL/result_reg[3]
         U0_SYS_CTRL/result_reg[2]
         U0_SYS_CTRL/result_reg[1]
         U0_SYS_CTRL/result_reg[0]
         U0_SYS_CTRL/result_reg[15]
         U0_SYS_CTRL/result_reg[14]
         U0_SYS_CTRL/result_reg[13]
         U0_SYS_CTRL/result_reg[12]
         U0_SYS_CTRL/result_reg[11]
         U0_SYS_CTRL/result_reg[10]
         U0_SYS_CTRL/result_reg[9]
         U0_SYS_CTRL/result_reg[8]
         U0_SYS_CTRL/Address_reg_reg[1]
         U0_SYS_CTRL/Address_reg_reg[0]
         U0_SYS_CTRL/input_counter_reg
         U0_SYS_CTRL/output_counter_reg[1]
         U0_SYS_CTRL/current_state_reg[2]
         U0_SYS_CTRL/cmd_reg[6]
         U0_SYS_CTRL/cmd_reg[5]
         U0_SYS_CTRL/cmd_reg[2]
         U0_SYS_CTRL/cmd_reg[1]
         U0_SYS_CTRL/output_counter_reg[0]
         U0_SYS_CTRL/cmd_reg[0]
         U0_SYS_CTRL/cmd_reg[4]
         U0_SYS_CTRL/current_state_reg[1]
         U0_SYS_CTRL/current_state_reg[0]
         U0_SYS_CTRL/cmd_reg[3]
         U0_SYS_CTRL/Address_reg_reg[3]
         U0_SYS_CTRL/cmd_reg[7]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/Reg_file_reg[13][7]
         U0_RegFile/Reg_file_reg[13][6]
         U0_RegFile/Reg_file_reg[13][5]
         U0_RegFile/Reg_file_reg[13][4]
         U0_RegFile/Reg_file_reg[13][3]
         U0_RegFile/Reg_file_reg[13][2]
         U0_RegFile/Reg_file_reg[13][1]
         U0_RegFile/Reg_file_reg[13][0]
         U0_RegFile/Reg_file_reg[9][7]
         U0_RegFile/Reg_file_reg[9][6]
         U0_RegFile/Reg_file_reg[9][5]
         U0_RegFile/Reg_file_reg[9][4]
         U0_RegFile/Reg_file_reg[9][3]
         U0_RegFile/Reg_file_reg[9][2]
         U0_RegFile/Reg_file_reg[9][1]
         U0_RegFile/Reg_file_reg[9][0]
         U0_RegFile/Reg_file_reg[5][7]
         U0_RegFile/Reg_file_reg[5][6]
         U0_RegFile/Reg_file_reg[5][5]
         U0_RegFile/Reg_file_reg[5][4]
         U0_RegFile/Reg_file_reg[5][3]
         U0_RegFile/Reg_file_reg[5][2]
         U0_RegFile/Reg_file_reg[5][1]
         U0_RegFile/Reg_file_reg[5][0]
         U0_RegFile/Reg_file_reg[15][7]
         U0_RegFile/Reg_file_reg[15][6]
         U0_RegFile/Reg_file_reg[15][5]
         U0_RegFile/Reg_file_reg[15][4]
         U0_RegFile/Reg_file_reg[15][3]
         U0_RegFile/Reg_file_reg[15][2]
         U0_RegFile/Reg_file_reg[15][1]
         U0_RegFile/Reg_file_reg[15][0]
         U0_RegFile/Reg_file_reg[11][7]
         U0_RegFile/Reg_file_reg[11][6]
         U0_RegFile/Reg_file_reg[11][5]
         U0_RegFile/Reg_file_reg[11][4]
         U0_RegFile/Reg_file_reg[11][3]
         U0_RegFile/Reg_file_reg[11][2]
         U0_RegFile/Reg_file_reg[11][1]
         U0_RegFile/Reg_file_reg[11][0]
         U0_RegFile/Reg_file_reg[7][7]
         U0_RegFile/Reg_file_reg[7][6]
         U0_RegFile/Reg_file_reg[7][5]
         U0_RegFile/Reg_file_reg[7][4]
         U0_RegFile/Reg_file_reg[7][3]
         U0_RegFile/Reg_file_reg[7][2]
         U0_RegFile/Reg_file_reg[7][1]
         U0_RegFile/Reg_file_reg[7][0]
         U0_RegFile/Reg_file_reg[14][7]
         U0_RegFile/Reg_file_reg[14][6]
         U0_RegFile/Reg_file_reg[14][5]
         U0_RegFile/Reg_file_reg[14][4]
         U0_RegFile/Reg_file_reg[14][3]
         U0_RegFile/Reg_file_reg[14][2]
         U0_RegFile/Reg_file_reg[14][1]
         U0_RegFile/Reg_file_reg[14][0]
         U0_RegFile/Reg_file_reg[10][7]
         U0_RegFile/Reg_file_reg[10][6]
         U0_RegFile/Reg_file_reg[10][5]
         U0_RegFile/Reg_file_reg[10][4]
         U0_RegFile/Reg_file_reg[10][3]
         U0_RegFile/Reg_file_reg[10][2]
         U0_RegFile/Reg_file_reg[10][1]
         U0_RegFile/Reg_file_reg[10][0]
         U0_RegFile/Reg_file_reg[6][7]
         U0_RegFile/Reg_file_reg[6][6]
         U0_RegFile/Reg_file_reg[6][5]
         U0_RegFile/Reg_file_reg[6][4]
         U0_RegFile/Reg_file_reg[6][3]
         U0_RegFile/Reg_file_reg[6][2]
         U0_RegFile/Reg_file_reg[6][1]
         U0_RegFile/Reg_file_reg[6][0]
         U0_RegFile/Reg_file_reg[12][7]
         U0_RegFile/Reg_file_reg[12][6]
         U0_RegFile/Reg_file_reg[12][5]
         U0_RegFile/Reg_file_reg[12][4]
         U0_RegFile/Reg_file_reg[12][3]
         U0_RegFile/Reg_file_reg[12][2]
         U0_RegFile/Reg_file_reg[12][1]
         U0_RegFile/Reg_file_reg[12][0]
         U0_RegFile/Reg_file_reg[8][7]
         U0_RegFile/Reg_file_reg[8][6]
         U0_RegFile/Reg_file_reg[8][5]
         U0_RegFile/Reg_file_reg[8][4]
         U0_RegFile/Reg_file_reg[8][3]
         U0_RegFile/Reg_file_reg[8][2]
         U0_RegFile/Reg_file_reg[8][1]
         U0_RegFile/Reg_file_reg[8][0]
         U0_RegFile/Reg_file_reg[4][7]
         U0_RegFile/Reg_file_reg[4][6]
         U0_RegFile/Reg_file_reg[4][5]
         U0_RegFile/Reg_file_reg[4][4]
         U0_RegFile/Reg_file_reg[4][3]
         U0_RegFile/Reg_file_reg[4][2]
         U0_RegFile/Reg_file_reg[4][1]
         U0_RegFile/Reg_file_reg[4][0]
         U0_RegFile/Reg_file_reg[3][0]
         U0_RegFile/Reg_file_reg[2][0]
         U0_RegFile/Reg_file_reg[2][1]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/Reg_file_reg[3][5]
         U0_RegFile/Reg_file_reg[3][7]
         U0_RegFile/Reg_file_reg[3][6]
         U0_RegFile/Reg_file_reg[3][2]
         U0_RegFile/Reg_file_reg[3][3]
         U0_RegFile/Reg_file_reg[3][4]
         U0_RegFile/Reg_file_reg[3][1]
         U0_RegFile/Reg_file_reg[2][4]
         U0_RegFile/Reg_file_reg[2][7]
         U0_RegFile/Reg_file_reg[2][5]
         U0_RegFile/Reg_file_reg[2][3]
         U0_RegFile/Reg_file_reg[2][6]
         U0_RegFile/Reg_file_reg[2][2]
         U0_RegFile/Reg_file_reg[0][1]
         U0_RegFile/Reg_file_reg[0][0]
         U0_RegFile/Reg_file_reg[0][2]
         U0_RegFile/Reg_file_reg[0][3]
         U0_RegFile/Reg_file_reg[0][4]
         U0_RegFile/Reg_file_reg[0][5]
         U0_RegFile/Reg_file_reg[0][6]
         U0_RegFile/Reg_file_reg[1][6]
         U0_RegFile/Reg_file_reg[1][1]
         U0_RegFile/Reg_file_reg[0][7]
         U0_RegFile/Reg_file_reg[1][5]
         U0_RegFile/Reg_file_reg[1][4]
         U0_RegFile/Reg_file_reg[1][7]
         U0_RegFile/Reg_file_reg[1][3]
         U0_RegFile/Reg_file_reg[1][2]
         U0_RegFile/Reg_file_reg[1][0]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/OUT_VALID_reg
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][0]
         U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]
         U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]
         U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]
         U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]
         U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]
         U0_UART_FIFO/fifo_rd/rptr_reg[0]
         U0_UART_FIFO/fifo_rd/rptr_reg[3]
         U0_UART_FIFO/fifo_rd/rptr_reg[2]
         U0_UART_FIFO/fifo_rd/rptr_reg[1]
         U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]
         U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
         U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]
         U0_UART_FIFO/fifo_wr/waddr_reg[2]
         U0_UART_FIFO/fifo_wr/wptr_bin_reg[3]
         U0_UART_FIFO/fifo_wr/wptr_bin_reg[2]
         U0_UART_FIFO/fifo_wr/wptr_bin_reg[1]
         U0_UART_FIFO/fifo_wr/wptr_bin_reg[0]
         U0_UART_FIFO/fifo_wr/waddr_reg[1]
         U0_UART_FIFO/fifo_wr/waddr_reg[0]
         U0_UART_FIFO/fifo_wr/last_pulse_reg
         U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]
         U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]
         U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]
         U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]
         U0_UART_FIFO/fifo_wr/wptr_reg[0]
         U0_UART_FIFO/fifo_wr/wptr_reg[1]
         U0_UART_FIFO/fifo_wr/wptr_reg[3]
         U0_UART_FIFO/fifo_wr/wptr_reg[2]
         U0_UART_FIFO/DF1/sync_reg_reg[3][0]
         U0_UART_FIFO/DF1/sync_reg_reg[3][1]
         U0_UART_FIFO/DF1/SYNC_reg[3]
         U0_UART_FIFO/DF1/sync_reg_reg[2][0]
         U0_UART_FIFO/DF1/sync_reg_reg[2][1]
         U0_UART_FIFO/DF1/SYNC_reg[2]
         U0_UART_FIFO/DF1/sync_reg_reg[1][0]
         U0_UART_FIFO/DF1/sync_reg_reg[1][1]
         U0_UART_FIFO/DF1/SYNC_reg[1]
         U0_UART_FIFO/DF1/sync_reg_reg[0][0]
         U0_UART_FIFO/DF1/sync_reg_reg[0][1]
         U0_UART_FIFO/DF1/SYNC_reg[0]
         U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
         U0_UART/Uart_tx/fsm_dut/current_state_reg[0]
         U0_UART/Uart_tx/fsm_dut/current_state_reg[1]
         U0_UART/Uart_tx/parity_dut/PAR_bit_reg
         U0_UART/Uart_tx/serializer_dut/ser_done_reg
         U0_UART/Uart_tx/serializer_dut/Register_reg[5]
         U0_UART/Uart_tx/serializer_dut/Register_reg[1]
         U0_UART/Uart_tx/serializer_dut/Register_reg[7]
         U0_UART/Uart_tx/serializer_dut/Register_reg[3]
         U0_UART/Uart_tx/serializer_dut/Register_reg[6]
         U0_UART/Uart_tx/serializer_dut/Register_reg[2]
         U0_UART/Uart_tx/serializer_dut/Register_reg[4]
         U0_UART/Uart_tx/serializer_dut/Register_reg[0]
         U0_UART/Uart_tx/serializer_dut/Counter_reg[1]
         U0_UART/Uart_tx/serializer_dut/Counter_reg[2]
         U0_UART/Uart_tx/serializer_dut/Counter_reg[0]
         U0_UART/Uart_tx/serializer_dut/ser_data_reg
         U0_UART/uart_rx/dat_samp_dut/data_reg[1]
         U0_UART/uart_rx/dat_samp_dut/counter_reg[1]
         U0_UART/uart_rx/dat_samp_dut/data_reg[0]
         U0_UART/uart_rx/dat_samp_dut/counter_reg[0]
         U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg
         U0_UART/uart_rx/edge_dut/bit_cnt_reg[3]
         U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]
         U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]
         U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]
         U0_UART/uart_rx/edge_dut/edge_cnt_reg[4]
         U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
         U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]
         U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]
         U0_UART/uart_rx/edge_dut/edge_cnt_reg[1]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]
         U0_UART/uart_rx/deserializer_dut/counter_reg[1]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]
         U0_UART/uart_rx/deserializer_dut/counter_reg[2]
         U0_UART/uart_rx/deserializer_dut/counter_reg[0]
         U0_UART/uart_rx/parity_chk_dut/par_err_reg
         U0_UART/uart_rx/strt_dut/strt_glitch_reg
         U0_UART/uart_rx/stop_dut/stp_err_reg
         U0_UART/uart_rx/FSM_dut/start_frame_reg
         U0_UART/uart_rx/FSM_dut/current_state_reg[2]
         U0_UART/uart_rx/FSM_dut/current_state_reg[1]
         U0_UART/uart_rx/FSM_dut/current_state_reg[0]
         U1_RST_SYNC/rst_reg_reg[0]
         U1_RST_SYNC/rst_reg_reg[1]
         U1_ClkDiv/clk_reg_reg
         U1_ClkDiv/counter_reg[7]
         U1_ClkDiv/counter_reg[4]
         U1_ClkDiv/counter_reg[6]
         U1_ClkDiv/counter_reg[5]
         U1_ClkDiv/counter_reg[0]
         U1_ClkDiv/counter_reg[2]
         U1_ClkDiv/counter_reg[3]
         U1_ClkDiv/counter_reg[1]
         U1_ClkDiv/toggle_reg
         U0_UART_FIFO/DF2/sync_reg_reg[3][0]
         U0_UART_FIFO/DF2/sync_reg_reg[3][1]
         U0_UART_FIFO/DF2/SYNC_reg[3]
         U0_UART_FIFO/DF2/sync_reg_reg[2][0]
         U0_UART_FIFO/DF2/sync_reg_reg[2][1]
         U0_UART_FIFO/DF2/sync_reg_reg[0][0]
         U0_UART_FIFO/DF2/SYNC_reg[2]
         U0_UART_FIFO/DF2/SYNC_reg[1]
         U0_UART_FIFO/DF2/SYNC_reg[0]
         U0_UART_FIFO/DF2/sync_reg_reg[1][0]
         U0_UART_FIFO/DF2/sync_reg_reg[1][1]
         U0_UART_FIFO/DF2/sync_reg_reg[0][1]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 01:59:58 2025
****************************************

Number of chains: 4
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[3] -->  SO[3]                      98   U0_ALU/ALU_OUT_reg[0]    (scan_clk, 30.0, rising) 
S 2        SI[2] -->  SO[2]                      98   U0_RegFile/Reg_file_reg[7][2]
                            (scan_clk, 30.0, rising) 
S 3        SI[1] -->  SO[1]                      98   U0_SYS_CTRL/result_reg[10]
                            (scan_clk, 30.0, rising) 
S 4        SI[0] -->  SO[0]                      97   U0_UART_FIFO/FIFO/FIFO_REG_reg[2][3]
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ###############################
insert_dft
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21   27179.4      0.00       0.0      17.6 SE                       
    0:00:21   27179.4      0.00       0.0      17.6 SE                       
    0:00:21   27179.4      0.00       0.0      17.6 SE                       
    0:00:21   27179.4      0.00       0.0      17.6 SE                       
    0:00:21   27190.0      0.00       0.0      16.7 net13979                 
    0:00:21   27190.0      0.00       0.0      16.7 net13979                 
    0:00:21   27190.0      0.00       0.0      16.7 net13979                 
    0:00:21   27190.0      0.00       0.0      16.7 net13979                 
    0:00:21   27199.4      0.00       0.0      14.6 net13988                 
    0:00:21   27208.8      0.00       0.0      12.1 net13978                 
    0:00:21   27208.8      0.00       0.0      12.1 net13978                 
    0:00:21   27208.8      0.00       0.0      12.1 net13978                 
    0:00:21   27208.8      0.00       0.0      12.1 net13978                 
    0:00:21   27219.4      0.00       0.0      12.0 net13980                 
    0:00:21   27219.4      0.00       0.0      12.0 net13980                 
    0:00:21   27219.4      0.00       0.0      12.0 net13980                 
    0:00:21   27228.8      0.00       0.0      10.1 net14000                 
    0:00:21   27225.3      0.00       0.0       9.0 net13981                 
    0:00:21   27225.3      0.00       0.0       9.0 net13981                 
    0:00:21   27228.8      0.00       0.0       8.9 net13996                 
    0:00:21   27228.8      0.00       0.0       8.9 net13993                 
    0:00:21   27219.4      0.00       0.0       7.2 net13996                 
    0:00:21   27223.0      0.00       0.0       6.8 SE                       
    0:00:21   27232.4      0.00       0.0       6.3 net14009                 
    0:00:21   27219.4      0.00       0.0       5.7 net14005                 
    0:00:21   27257.1      0.00       0.0       2.2 U0_RegFile/test_se       
    0:00:21   27257.1      0.00       0.0       2.2 U0_RegFile/test_se       
    0:00:21   27257.1      0.00       0.0       2.2 U0_RegFile/test_se       
    0:00:21   27274.7      0.00       0.0       0.7 U0_UART_FIFO/FIFO/test_se
    0:00:21   27274.7      0.00       0.0       0.7 U0_UART_FIFO/FIFO/test_se
    0:00:21   27274.7      0.00       0.0       0.7 U0_UART_FIFO/FIFO/test_se
    0:00:21   27281.8      0.00       0.0       0.1 U0_UART/Uart_tx/serializer_dut/test_se
    0:00:21   27288.9      0.00       0.0       0.1 U5_mux2X1/IN_0           
    0:00:21   27295.9      0.00       0.0       0.0 U0_UART/uart_rx/deserializer_dut/test_se
    0:00:21   27295.9      0.00       0.0       0.0 U0_RegFile/net14014      


  Beginning Phase 2 Design Rule Fixing  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21   27314.7      0.00       0.0       0.2 SYNC_REF_RST             
    0:00:21   27314.7      0.00       0.0       0.2 SYNC_REF_RST             
    0:00:21   27314.7      0.00       0.0       0.2 SYNC_REF_RST             

1
######################## Optimize Logic post DFT #######################
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Selecting implementations
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   27297.1      0.00       0.0       0.2                          
    0:00:02   27297.1      0.00       0.0       0.2                          
    0:00:03   27297.1      0.00       0.0       0.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   27297.1      0.00       0.0       0.2                          
    0:00:03   27311.2      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking post DFT ###################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 392 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell is a clock gating cell
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 391 cells are valid scan cells
         U0_RST_SYNC/rst_reg_reg[1]
         U0_RST_SYNC/rst_reg_reg[0]
         U1_RST_SYNC/rst_reg_reg[0]
         U1_RST_SYNC/rst_reg_reg[1]
         U0_ref_sync/enable_flop_reg
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/enable_pulse_d_reg
         U0_ref_sync/sync_bus_reg[0]
         U0_ref_sync/sync_reg_reg[0]
         U0_ref_sync/sync_reg_reg[1]
         U0_PULSE_GEN/rcv_flop_reg
         U0_PULSE_GEN/pls_flop_reg
         U0_ClkDiv/clk_reg_reg
         U0_ClkDiv/counter_reg[7]
         U0_ClkDiv/counter_reg[4]
         U0_ClkDiv/counter_reg[6]
         U0_ClkDiv/counter_reg[5]
         U0_ClkDiv/counter_reg[0]
         U0_ClkDiv/counter_reg[2]
         U0_ClkDiv/counter_reg[3]
         U0_ClkDiv/counter_reg[1]
         U0_ClkDiv/toggle_reg
         U1_ClkDiv/clk_reg_reg
         U1_ClkDiv/counter_reg[7]
         U1_ClkDiv/counter_reg[4]
         U1_ClkDiv/counter_reg[6]
         U1_ClkDiv/counter_reg[5]
         U1_ClkDiv/counter_reg[0]
         U1_ClkDiv/counter_reg[2]
         U1_ClkDiv/counter_reg[3]
         U1_ClkDiv/counter_reg[1]
         U1_ClkDiv/toggle_reg
         U0_SYS_CTRL/Address_reg_reg[2]
         U0_SYS_CTRL/result_reg[7]
         U0_SYS_CTRL/result_reg[6]
         U0_SYS_CTRL/result_reg[5]
         U0_SYS_CTRL/result_reg[4]
         U0_SYS_CTRL/result_reg[3]
         U0_SYS_CTRL/result_reg[2]
         U0_SYS_CTRL/result_reg[1]
         U0_SYS_CTRL/result_reg[0]
         U0_SYS_CTRL/result_reg[15]
         U0_SYS_CTRL/result_reg[14]
         U0_SYS_CTRL/result_reg[13]
         U0_SYS_CTRL/result_reg[12]
         U0_SYS_CTRL/result_reg[11]
         U0_SYS_CTRL/result_reg[10]
         U0_SYS_CTRL/result_reg[8]
         U0_SYS_CTRL/Address_reg_reg[1]
         U0_SYS_CTRL/Address_reg_reg[0]
         U0_SYS_CTRL/input_counter_reg
         U0_SYS_CTRL/output_counter_reg[1]
         U0_SYS_CTRL/current_state_reg[2]
         U0_SYS_CTRL/cmd_reg[6]
         U0_SYS_CTRL/cmd_reg[5]
         U0_SYS_CTRL/cmd_reg[2]
         U0_SYS_CTRL/cmd_reg[1]
         U0_SYS_CTRL/output_counter_reg[0]
         U0_SYS_CTRL/cmd_reg[0]
         U0_SYS_CTRL/cmd_reg[4]
         U0_SYS_CTRL/current_state_reg[1]
         U0_SYS_CTRL/current_state_reg[0]
         U0_SYS_CTRL/cmd_reg[3]
         U0_SYS_CTRL/Address_reg_reg[3]
         U0_SYS_CTRL/cmd_reg[7]
         U0_SYS_CTRL/result_reg[9]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/Reg_file_reg[13][7]
         U0_RegFile/Reg_file_reg[13][6]
         U0_RegFile/Reg_file_reg[13][5]
         U0_RegFile/Reg_file_reg[13][4]
         U0_RegFile/Reg_file_reg[13][3]
         U0_RegFile/Reg_file_reg[13][2]
         U0_RegFile/Reg_file_reg[13][1]
         U0_RegFile/Reg_file_reg[13][0]
         U0_RegFile/Reg_file_reg[9][7]
         U0_RegFile/Reg_file_reg[9][6]
         U0_RegFile/Reg_file_reg[9][5]
         U0_RegFile/Reg_file_reg[9][4]
         U0_RegFile/Reg_file_reg[9][3]
         U0_RegFile/Reg_file_reg[9][2]
         U0_RegFile/Reg_file_reg[9][1]
         U0_RegFile/Reg_file_reg[9][0]
         U0_RegFile/Reg_file_reg[5][7]
         U0_RegFile/Reg_file_reg[5][6]
         U0_RegFile/Reg_file_reg[5][5]
         U0_RegFile/Reg_file_reg[5][4]
         U0_RegFile/Reg_file_reg[5][3]
         U0_RegFile/Reg_file_reg[5][2]
         U0_RegFile/Reg_file_reg[5][1]
         U0_RegFile/Reg_file_reg[5][0]
         U0_RegFile/Reg_file_reg[15][7]
         U0_RegFile/Reg_file_reg[15][6]
         U0_RegFile/Reg_file_reg[15][5]
         U0_RegFile/Reg_file_reg[15][4]
         U0_RegFile/Reg_file_reg[15][3]
         U0_RegFile/Reg_file_reg[15][2]
         U0_RegFile/Reg_file_reg[15][1]
         U0_RegFile/Reg_file_reg[15][0]
         U0_RegFile/Reg_file_reg[11][7]
         U0_RegFile/Reg_file_reg[11][6]
         U0_RegFile/Reg_file_reg[11][5]
         U0_RegFile/Reg_file_reg[11][4]
         U0_RegFile/Reg_file_reg[11][3]
         U0_RegFile/Reg_file_reg[11][2]
         U0_RegFile/Reg_file_reg[11][1]
         U0_RegFile/Reg_file_reg[11][0]
         U0_RegFile/Reg_file_reg[7][7]
         U0_RegFile/Reg_file_reg[7][6]
         U0_RegFile/Reg_file_reg[7][5]
         U0_RegFile/Reg_file_reg[7][4]
         U0_RegFile/Reg_file_reg[7][3]
         U0_RegFile/Reg_file_reg[7][2]
         U0_RegFile/Reg_file_reg[7][1]
         U0_RegFile/Reg_file_reg[7][0]
         U0_RegFile/Reg_file_reg[14][7]
         U0_RegFile/Reg_file_reg[14][6]
         U0_RegFile/Reg_file_reg[14][5]
         U0_RegFile/Reg_file_reg[14][4]
         U0_RegFile/Reg_file_reg[14][3]
         U0_RegFile/Reg_file_reg[14][2]
         U0_RegFile/Reg_file_reg[14][1]
         U0_RegFile/Reg_file_reg[14][0]
         U0_RegFile/Reg_file_reg[10][7]
         U0_RegFile/Reg_file_reg[10][6]
         U0_RegFile/Reg_file_reg[10][5]
         U0_RegFile/Reg_file_reg[10][4]
         U0_RegFile/Reg_file_reg[10][3]
         U0_RegFile/Reg_file_reg[10][2]
         U0_RegFile/Reg_file_reg[10][1]
         U0_RegFile/Reg_file_reg[10][0]
         U0_RegFile/Reg_file_reg[6][7]
         U0_RegFile/Reg_file_reg[6][6]
         U0_RegFile/Reg_file_reg[6][5]
         U0_RegFile/Reg_file_reg[6][4]
         U0_RegFile/Reg_file_reg[6][3]
         U0_RegFile/Reg_file_reg[6][2]
         U0_RegFile/Reg_file_reg[6][1]
         U0_RegFile/Reg_file_reg[6][0]
         U0_RegFile/Reg_file_reg[12][7]
         U0_RegFile/Reg_file_reg[12][6]
         U0_RegFile/Reg_file_reg[12][5]
         U0_RegFile/Reg_file_reg[12][4]
         U0_RegFile/Reg_file_reg[12][3]
         U0_RegFile/Reg_file_reg[12][2]
         U0_RegFile/Reg_file_reg[12][1]
         U0_RegFile/Reg_file_reg[12][0]
         U0_RegFile/Reg_file_reg[8][7]
         U0_RegFile/Reg_file_reg[8][6]
         U0_RegFile/Reg_file_reg[8][5]
         U0_RegFile/Reg_file_reg[8][4]
         U0_RegFile/Reg_file_reg[8][3]
         U0_RegFile/Reg_file_reg[8][2]
         U0_RegFile/Reg_file_reg[8][1]
         U0_RegFile/Reg_file_reg[8][0]
         U0_RegFile/Reg_file_reg[4][7]
         U0_RegFile/Reg_file_reg[4][6]
         U0_RegFile/Reg_file_reg[4][5]
         U0_RegFile/Reg_file_reg[4][4]
         U0_RegFile/Reg_file_reg[4][3]
         U0_RegFile/Reg_file_reg[4][2]
         U0_RegFile/Reg_file_reg[4][1]
         U0_RegFile/Reg_file_reg[4][0]
         U0_RegFile/Reg_file_reg[3][0]
         U0_RegFile/Reg_file_reg[2][0]
         U0_RegFile/Reg_file_reg[2][1]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/Reg_file_reg[3][5]
         U0_RegFile/Reg_file_reg[3][7]
         U0_RegFile/Reg_file_reg[3][6]
         U0_RegFile/Reg_file_reg[3][2]
         U0_RegFile/Reg_file_reg[3][3]
         U0_RegFile/Reg_file_reg[3][4]
         U0_RegFile/Reg_file_reg[3][1]
         U0_RegFile/Reg_file_reg[2][4]
         U0_RegFile/Reg_file_reg[2][7]
         U0_RegFile/Reg_file_reg[2][5]
         U0_RegFile/Reg_file_reg[2][3]
         U0_RegFile/Reg_file_reg[2][6]
         U0_RegFile/Reg_file_reg[2][2]
         U0_RegFile/Reg_file_reg[0][1]
         U0_RegFile/Reg_file_reg[0][0]
         U0_RegFile/Reg_file_reg[0][2]
         U0_RegFile/Reg_file_reg[0][3]
         U0_RegFile/Reg_file_reg[0][4]
         U0_RegFile/Reg_file_reg[0][5]
         U0_RegFile/Reg_file_reg[0][6]
         U0_RegFile/Reg_file_reg[1][6]
         U0_RegFile/Reg_file_reg[1][1]
         U0_RegFile/Reg_file_reg[0][7]
         U0_RegFile/Reg_file_reg[1][5]
         U0_RegFile/Reg_file_reg[1][4]
         U0_RegFile/Reg_file_reg[1][7]
         U0_RegFile/Reg_file_reg[1][3]
         U0_RegFile/Reg_file_reg[1][2]
         U0_RegFile/Reg_file_reg[1][0]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/OUT_VALID_reg
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][3]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][2]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[5][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[1][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[7][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[3][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][1]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[6][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[2][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[4][0]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][7]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][6]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][5]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][4]
         U0_UART_FIFO/FIFO/FIFO_REG_reg[0][0]
         U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]
         U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]
         U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]
         U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]
         U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]
         U0_UART_FIFO/fifo_rd/rptr_reg[0]
         U0_UART_FIFO/fifo_rd/rptr_reg[3]
         U0_UART_FIFO/fifo_rd/rptr_reg[2]
         U0_UART_FIFO/fifo_rd/rptr_reg[1]
         U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]
         U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
         U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]
         U0_UART_FIFO/fifo_wr/waddr_reg[2]
         U0_UART_FIFO/fifo_wr/wptr_bin_reg[3]
         U0_UART_FIFO/fifo_wr/wptr_bin_reg[2]
         U0_UART_FIFO/fifo_wr/wptr_bin_reg[1]
         U0_UART_FIFO/fifo_wr/wptr_bin_reg[0]
         U0_UART_FIFO/fifo_wr/waddr_reg[1]
         U0_UART_FIFO/fifo_wr/waddr_reg[0]
         U0_UART_FIFO/fifo_wr/last_pulse_reg
         U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]
         U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]
         U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]
         U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]
         U0_UART_FIFO/fifo_wr/wptr_reg[0]
         U0_UART_FIFO/fifo_wr/wptr_reg[1]
         U0_UART_FIFO/fifo_wr/wptr_reg[3]
         U0_UART_FIFO/fifo_wr/wptr_reg[2]
         U0_UART_FIFO/DF1/sync_reg_reg[3][0]
         U0_UART_FIFO/DF1/sync_reg_reg[3][1]
         U0_UART_FIFO/DF1/SYNC_reg[3]
         U0_UART_FIFO/DF1/sync_reg_reg[2][0]
         U0_UART_FIFO/DF1/sync_reg_reg[2][1]
         U0_UART_FIFO/DF1/SYNC_reg[2]
         U0_UART_FIFO/DF1/sync_reg_reg[1][0]
         U0_UART_FIFO/DF1/sync_reg_reg[1][1]
         U0_UART_FIFO/DF1/SYNC_reg[1]
         U0_UART_FIFO/DF1/sync_reg_reg[0][0]
         U0_UART_FIFO/DF1/sync_reg_reg[0][1]
         U0_UART_FIFO/DF1/SYNC_reg[0]
         U0_UART_FIFO/DF2/sync_reg_reg[3][0]
         U0_UART_FIFO/DF2/sync_reg_reg[3][1]
         U0_UART_FIFO/DF2/SYNC_reg[3]
         U0_UART_FIFO/DF2/sync_reg_reg[2][0]
         U0_UART_FIFO/DF2/sync_reg_reg[2][1]
         U0_UART_FIFO/DF2/sync_reg_reg[0][0]
         U0_UART_FIFO/DF2/SYNC_reg[2]
         U0_UART_FIFO/DF2/SYNC_reg[1]
         U0_UART_FIFO/DF2/SYNC_reg[0]
         U0_UART_FIFO/DF2/sync_reg_reg[1][0]
         U0_UART_FIFO/DF2/sync_reg_reg[1][1]
         U0_UART_FIFO/DF2/sync_reg_reg[0][1]
         U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
         U0_UART/Uart_tx/fsm_dut/current_state_reg[0]
         U0_UART/Uart_tx/fsm_dut/current_state_reg[1]
         U0_UART/Uart_tx/parity_dut/PAR_bit_reg
         U0_UART/Uart_tx/serializer_dut/ser_done_reg
         U0_UART/Uart_tx/serializer_dut/Register_reg[5]
         U0_UART/Uart_tx/serializer_dut/Register_reg[1]
         U0_UART/Uart_tx/serializer_dut/Register_reg[7]
         U0_UART/Uart_tx/serializer_dut/Register_reg[3]
         U0_UART/Uart_tx/serializer_dut/Register_reg[6]
         U0_UART/Uart_tx/serializer_dut/Register_reg[2]
         U0_UART/Uart_tx/serializer_dut/Register_reg[4]
         U0_UART/Uart_tx/serializer_dut/Register_reg[0]
         U0_UART/Uart_tx/serializer_dut/Counter_reg[1]
         U0_UART/Uart_tx/serializer_dut/Counter_reg[2]
         U0_UART/Uart_tx/serializer_dut/Counter_reg[0]
         U0_UART/Uart_tx/serializer_dut/ser_data_reg
         U0_UART/uart_rx/dat_samp_dut/data_reg[1]
         U0_UART/uart_rx/dat_samp_dut/counter_reg[1]
         U0_UART/uart_rx/dat_samp_dut/data_reg[0]
         U0_UART/uart_rx/dat_samp_dut/counter_reg[0]
         U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg
         U0_UART/uart_rx/edge_dut/bit_cnt_reg[3]
         U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]
         U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]
         U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]
         U0_UART/uart_rx/edge_dut/edge_cnt_reg[4]
         U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
         U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]
         U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]
         U0_UART/uart_rx/edge_dut/edge_cnt_reg[1]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]
         U0_UART/uart_rx/deserializer_dut/counter_reg[1]
         U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]
         U0_UART/uart_rx/deserializer_dut/counter_reg[2]
         U0_UART/uart_rx/deserializer_dut/counter_reg[0]
         U0_UART/uart_rx/parity_chk_dut/par_err_reg
         U0_UART/uart_rx/strt_dut/strt_glitch_reg
         U0_UART/uart_rx/stop_dut/stp_err_reg
         U0_UART/uart_rx/FSM_dut/start_frame_reg
         U0_UART/uart_rx/FSM_dut/current_state_reg[2]
         U0_UART/uart_rx/FSM_dut/current_state_reg[1]
         U0_UART/uart_rx/FSM_dut/current_state_reg[0]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 17004 faults were added to fault list.
 0            7655   5779         2/0/0    65.35%      0.00
 0            1760   4017         3/0/0    75.77%      0.01
 0             878   3134         6/0/0    80.98%      0.01
 0             559   2571         9/0/0    84.31%      0.01
 0             530   2033        15/0/0    87.49%      0.01
 0             360   1664        23/0/0    89.66%      0.01
 0             263   1391        29/0/2    91.28%      0.02
 0             197   1185        36/0/4    92.49%      0.02
 0             162   1013        44/0/5    93.51%      0.02
 0             148    846        57/0/7    94.49%      0.02
 0             124    697        70/0/8    95.37%      0.02
 0              92    584        85/0/9    96.04%      0.02
 0              84    466      104/0/10    96.74%      0.03
 0              73    284      167/0/10    97.81%      0.03
 0              64    191      185/0/14    98.36%      0.03
 0              48    125      202/0/17    98.76%      0.03
 0              46     78      203/0/17    99.04%      0.03
 0              29     30      217/0/18    99.33%      0.03
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      16469
 Possibly detected                PT          0
 Undetectable                     UD        424
 ATPG untestable                  AU         81
 Not detected                     ND         30
 -----------------------------------------------
 total faults                             17004
 test coverage                            99.33%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/Backend/DFT/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/Backend/DFT/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/Backend/DFT/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -max_paths 100 -delay_type min > reports/hold.rpt
report_timing -max_paths 100 -delay_type max > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators > constraints_dft.rpt
report_port > ports.rpt
dft_drc -coverage > dft_drc_post_dft.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 