Timing Analyzer report for top
Sat Apr  5 14:55:45 2025
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk25:PLL|clk_25'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'clk25:PLL|clk_25'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk25:PLL|clk_25'
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'clk25:PLL|clk_25'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk25:PLL|clk_25'
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'clk25:PLL|clk_25'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; top                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.3%      ;
;     Processor 3            ;   4.1%      ;
;     Processor 4            ;   4.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                             ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; Clock Name       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets              ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; clk25:PLL|clk_25 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk25:PLL|clk_25 } ;
; CLOCK_50         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }         ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                     ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 118.99 MHz ; 118.99 MHz      ; clk25:PLL|clk_25 ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------+
; Slow 1200mV 85C Model Setup Summary       ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; clk25:PLL|clk_25 ; -7.404 ; -2780.371     ;
; CLOCK_50         ; -0.895 ; -0.895        ;
+------------------+--------+---------------+


+------------------------------------------+
; Slow 1200mV 85C Model Hold Summary       ;
+------------------+-------+---------------+
; Clock            ; Slack ; End Point TNS ;
+------------------+-------+---------------+
; clk25:PLL|clk_25 ; 0.403 ; 0.000         ;
; CLOCK_50         ; 0.679 ; 0.000         ;
+------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------------+--------+-----------------------+
; Clock            ; Slack  ; End Point TNS         ;
+------------------+--------+-----------------------+
; CLOCK_50         ; -3.000 ; -4.285                ;
; clk25:PLL|clk_25 ; -2.693 ; -1671.547             ;
+------------------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk25:PLL|clk_25'                                                                                                                                                                                      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -7.404 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.206      ; 8.648      ;
; -7.381 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.202      ; 8.621      ;
; -7.344 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.228      ; 8.610      ;
; -7.334 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.229      ; 8.601      ;
; -7.318 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.228      ; 8.584      ;
; -7.317 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.233      ; 8.588      ;
; -7.308 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.229      ; 8.575      ;
; -7.298 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.186      ; 8.522      ;
; -7.291 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.233      ; 8.562      ;
; -7.278 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.228      ; 8.544      ;
; -7.272 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.206      ; 8.516      ;
; -7.268 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.229      ; 8.535      ;
; -7.261 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.206      ; 8.505      ;
; -7.257 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.203      ; 8.498      ;
; -7.254 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.238      ; 8.530      ;
; -7.251 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.228      ; 8.517      ;
; -7.251 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.233      ; 8.522      ;
; -7.249 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.202      ; 8.489      ;
; -7.241 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.229      ; 8.508      ;
; -7.238 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.202      ; 8.478      ;
; -7.236 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.206      ; 8.480      ;
; -7.231 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.203      ; 8.472      ;
; -7.230 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.206      ; 8.474      ;
; -7.228 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.238      ; 8.504      ;
; -7.224 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.233      ; 8.495      ;
; -7.217 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a261~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.258      ; 8.513      ;
; -7.216 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a88~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.213      ; 8.467      ;
; -7.213 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a262~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.227      ; 8.478      ;
; -7.213 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.202      ; 8.453      ;
; -7.207 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.202      ; 8.447      ;
; -7.203 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.206      ; 8.447      ;
; -7.201 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a258~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.246      ; 8.485      ;
; -7.198 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a53~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.250      ; 8.486      ;
; -7.195 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a94~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.222      ; 8.455      ;
; -7.194 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a12~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.250      ; 8.482      ;
; -7.193 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a61~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.238      ; 8.469      ;
; -7.191 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.203      ; 8.432      ;
; -7.189 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a66~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.260      ; 8.487      ;
; -7.188 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.238      ; 8.464      ;
; -7.184 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.228      ; 8.450      ;
; -7.180 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.202      ; 8.420      ;
; -7.178 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.193      ; 8.409      ;
; -7.175 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a286~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.236      ; 8.449      ;
; -7.174 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.228      ; 8.440      ;
; -7.174 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.229      ; 8.441      ;
; -7.173 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a97~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.208      ; 8.419      ;
; -7.172 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a64~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.261      ; 8.471      ;
; -7.172 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a53~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.250      ; 8.460      ;
; -7.171 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a91~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.217      ; 8.426      ;
; -7.171 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a95~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.196      ; 8.405      ;
; -7.168 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a12~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.250      ; 8.456      ;
; -7.167 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a61~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.238      ; 8.443      ;
; -7.166 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.186      ; 8.390      ;
; -7.164 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.229      ; 8.431      ;
; -7.164 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.203      ; 8.405      ;
; -7.162 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a65~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.216      ; 8.416      ;
; -7.161 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a8~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.262      ; 8.461      ;
; -7.161 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.238      ; 8.437      ;
; -7.157 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.233      ; 8.428      ;
; -7.155 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.186      ; 8.379      ;
; -7.154 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a274~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.239      ; 8.431      ;
; -7.153 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a272~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.241      ; 8.432      ;
; -7.147 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.233      ; 8.418      ;
; -7.146 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a62~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.266      ; 8.450      ;
; -7.144 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a227~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.236      ; 8.418      ;
; -7.144 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a190~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.199      ; 8.381      ;
; -7.142 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a125~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.209      ; 8.389      ;
; -7.139 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a120~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.169      ; 8.346      ;
; -7.135 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a8~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.262      ; 8.435      ;
; -7.132 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a53~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.250      ; 8.420      ;
; -7.130 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.186      ; 8.354      ;
; -7.128 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a12~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.250      ; 8.416      ;
; -7.127 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a61~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.238      ; 8.403      ;
; -7.124 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.186      ; 8.348      ;
; -7.123 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a268~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.265      ; 8.426      ;
; -7.120 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a62~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.266      ; 8.424      ;
; -7.118 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a227~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.236      ; 8.392      ;
; -7.114 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a74~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.177      ; 8.329      ;
; -7.109 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a106~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.177      ; 8.324      ;
; -7.105 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a53~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.250      ; 8.393      ;
; -7.101 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a12~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.250      ; 8.389      ;
; -7.100 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a61~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.238      ; 8.376      ;
; -7.097 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.203      ; 8.338      ;
; -7.097 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.186      ; 8.321      ;
; -7.095 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a8~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.262      ; 8.395      ;
; -7.094 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.238      ; 8.370      ;
; -7.093 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a233~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.243      ; 8.374      ;
; -7.087 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.203      ; 8.328      ;
; -7.084 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.238      ; 8.360      ;
; -7.084 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a88~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.213      ; 8.335      ;
; -7.080 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a62~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.266      ; 8.384      ;
; -7.078 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a227~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.236      ; 8.352      ;
; -7.076 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.193      ; 8.307      ;
; -7.075 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a261~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.258      ; 8.371      ;
; -7.074 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a294~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.244      ; 8.356      ;
; -7.074 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a261~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.258      ; 8.370      ;
; -7.073 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a88~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.213      ; 8.324      ;
; -7.071 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a232~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.207      ; 8.316      ;
; -7.071 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a262~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.227      ; 8.336      ;
; -7.070 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a262~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.227      ; 8.335      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.895 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; 0.500        ; 3.100      ; 4.715      ;
; -0.280 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; 1.000        ; 3.100      ; 4.600      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk25:PLL|clk_25'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.403 ; vga_controller:VGA_CNT|pixel_y[4]                                                       ; vga_controller:VGA_CNT|pixel_y[4]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:VGA_CNT|pixel_y[3]                                                       ; vga_controller:VGA_CNT|pixel_y[3]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:VGA_CNT|pixel_y[0]                                                       ; vga_controller:VGA_CNT|pixel_y[0]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.597 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a203~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.466      ; 1.285      ;
; 0.606 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.432      ; 1.260      ;
; 0.617 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.431      ; 1.270      ;
; 0.619 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.472      ; 1.313      ;
; 0.642 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a203~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.465      ; 1.329      ;
; 0.644 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.433      ; 1.299      ;
; 0.660 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.472      ; 1.354      ;
; 0.686 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.430      ; 1.338      ;
; 0.696 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a38~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.428      ; 1.346      ;
; 0.698 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.433      ; 1.353      ;
; 0.699 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a29~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.426      ; 1.347      ;
; 0.700 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.431      ; 1.353      ;
; 0.716 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.431      ; 1.369      ;
; 0.834 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.100      ;
; 0.908 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a151~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.467      ; 1.597      ;
; 0.918 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.472      ; 1.612      ;
; 0.930 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.431      ; 1.583      ;
; 0.939 ; vga_controller:VGA_CNT|pixel_x[9]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.205      ;
; 0.944 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.432      ; 1.598      ;
; 0.946 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.432      ; 1.600      ;
; 0.946 ; vga_controller:VGA_CNT|pixel_y[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.510      ; 1.642      ;
; 0.951 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.471      ; 1.644      ;
; 0.957 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.433      ; 1.612      ;
; 0.958 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a60~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.473      ; 1.653      ;
; 0.959 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a182~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.462      ; 1.643      ;
; 0.970 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.471      ; 1.663      ;
; 0.970 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a52~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.469      ; 1.661      ;
; 0.976 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.432      ; 1.630      ;
; 0.990 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a151~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.467      ; 1.679      ;
; 0.991 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.430      ; 1.643      ;
; 0.992 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a60~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.473      ; 1.687      ;
; 0.994 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a239~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.463      ; 1.679      ;
; 0.994 ; vga_controller:VGA_CNT|pixel_y[8]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[2]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.510      ; 1.690      ;
; 1.002 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a51~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.468      ; 1.692      ;
; 1.005 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.429      ; 1.656      ;
; 1.005 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a146~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.481      ; 1.708      ;
; 1.014 ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|out_address_reg_a[2]              ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; -0.334     ; 0.866      ;
; 1.015 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a38~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.427      ; 1.664      ;
; 1.018 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a29~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.425      ; 1.665      ;
; 1.018 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[4]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.284      ;
; 1.019 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; vga_controller:VGA_CNT|pixel_x[3]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.079      ; 1.284      ;
; 1.022 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; vga_controller:VGA_CNT|pixel_x[2]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.079      ; 1.287      ;
; 1.024 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a238~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.460      ; 1.706      ;
; 1.033 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.432      ; 1.687      ;
; 1.038 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a1~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.421      ; 1.681      ;
; 1.042 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a19~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.418      ; 1.682      ;
; 1.045 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a13~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.424      ; 1.691      ;
; 1.047 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a302~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.414      ; 1.683      ;
; 1.048 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.432      ; 1.702      ;
; 1.055 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.431      ; 1.708      ;
; 1.070 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.471      ; 1.763      ;
; 1.074 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.430      ; 1.726      ;
; 1.087 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.431      ; 1.740      ;
; 1.089 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.430      ; 1.741      ;
; 1.089 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a239~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.464      ; 1.775      ;
; 1.096 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.432      ; 1.750      ;
; 1.106 ; vga_controller:VGA_CNT|pixel_y[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.510      ; 1.802      ;
; 1.107 ; vga_controller:VGA_CNT|pixel_x[7]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.373      ;
; 1.114 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.380      ;
; 1.126 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a236~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.466      ; 1.814      ;
; 1.129 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a29~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.425      ; 1.776      ;
; 1.135 ; vga_controller:VGA_CNT|pixel_y[9]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[5]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.079      ; 1.400      ;
; 1.140 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.429      ; 1.791      ;
; 1.141 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; vga_controller:VGA_CNT|pixel_x[1]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.079      ; 1.406      ;
; 1.144 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.410      ;
; 1.161 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.427      ;
; 1.177 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a228~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.467      ; 1.866      ;
; 1.177 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[1]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.443      ;
; 1.182 ; vga_controller:VGA_CNT|pixel_y[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.510      ; 1.878      ;
; 1.199 ; vga_controller:VGA_CNT|pixel_y[8]                                                       ; vga_controller:VGA_CNT|video_on                                                                          ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.081      ; 1.466      ;
; 1.200 ; vga_controller:VGA_CNT|pixel_y[4]                                                       ; vga_controller:VGA_CNT|vsync                                                                             ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.081      ; 1.467      ;
; 1.200 ; vga_controller:VGA_CNT|pixel_x[9]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.466      ;
; 1.205 ; vga_controller:VGA_CNT|pixel_y[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[2]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.510      ; 1.901      ;
; 1.206 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.432      ; 1.860      ;
; 1.225 ; vga_controller:VGA_CNT|pixel_y[3]                                                       ; vga_controller:VGA_CNT|vsync                                                                             ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.081      ; 1.492      ;
; 1.233 ; vga_controller:VGA_CNT|pixel_y[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.510      ; 1.929      ;
; 1.237 ; vga_controller:VGA_CNT|pixel_x[8]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.503      ;
; 1.240 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a60~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.473      ; 1.935      ;
; 1.244 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[0]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.510      ;
; 1.247 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[5]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.513      ;
; 1.249 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[6]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.515      ;
; 1.250 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a167~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.476      ; 1.948      ;
; 1.253 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a153~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.481      ; 1.956      ;
; 1.255 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a244~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.459      ; 1.936      ;
; 1.261 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a52~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.468      ; 1.951      ;
; 1.261 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; vga_controller:VGA_CNT|pixel_x[4]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.527      ;
; 1.262 ; vga_controller:VGA_CNT|pixel_y[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.510      ; 1.958      ;
; 1.269 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.431      ; 1.922      ;
; 1.269 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a52~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.469      ; 1.960      ;
; 1.269 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.080      ; 1.535      ;
; 1.272 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a177~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.477      ; 1.971      ;
; 1.275 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.471      ; 1.968      ;
; 1.276 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.430      ; 1.928      ;
; 1.278 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a138~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.464      ; 1.964      ;
; 1.282 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.472      ; 1.976      ;
; 1.282 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a60~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.472      ; 1.976      ;
; 1.283 ; vga_controller:VGA_CNT|pixel_y[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.510      ; 1.979      ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; 0.679 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; 0.000        ; 3.220      ; 4.347      ;
; 1.280 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; -0.500       ; 3.220      ; 4.448      ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                      ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 131.16 MHz ; 131.16 MHz      ; clk25:PLL|clk_25 ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------+
; Slow 1200mV 0C Model Setup Summary        ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; clk25:PLL|clk_25 ; -6.624 ; -2463.884     ;
; CLOCK_50         ; -0.753 ; -0.753        ;
+------------------+--------+---------------+


+------------------------------------------+
; Slow 1200mV 0C Model Hold Summary        ;
+------------------+-------+---------------+
; Clock            ; Slack ; End Point TNS ;
+------------------+-------+---------------+
; clk25:PLL|clk_25 ; 0.354 ; 0.000         ;
; CLOCK_50         ; 0.624 ; 0.000         ;
+------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------+--------+----------------------+
; Clock            ; Slack  ; End Point TNS        ;
+------------------+--------+----------------------+
; CLOCK_50         ; -3.000 ; -4.285               ;
; clk25:PLL|clk_25 ; -2.649 ; -1644.971            ;
+------------------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk25:PLL|clk_25'                                                                                                                                                                                       ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -6.624 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.170      ; 7.824      ;
; -6.591 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.167      ; 7.788      ;
; -6.556 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.194      ; 7.780      ;
; -6.536 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.194      ; 7.760      ;
; -6.535 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.195      ; 7.760      ;
; -6.523 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.196      ; 7.749      ;
; -6.519 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.170      ; 7.719      ;
; -6.515 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.195      ; 7.740      ;
; -6.507 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.204      ; 7.741      ;
; -6.503 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.196      ; 7.729      ;
; -6.499 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.169      ; 7.698      ;
; -6.498 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.170      ; 7.698      ;
; -6.498 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.194      ; 7.722      ;
; -6.487 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.204      ; 7.721      ;
; -6.486 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.167      ; 7.683      ;
; -6.479 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.169      ; 7.678      ;
; -6.477 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.194      ; 7.701      ;
; -6.477 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.195      ; 7.702      ;
; -6.471 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.150      ; 7.651      ;
; -6.465 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.167      ; 7.662      ;
; -6.465 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.196      ; 7.691      ;
; -6.461 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.170      ; 7.661      ;
; -6.459 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.170      ; 7.659      ;
; -6.456 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.195      ; 7.681      ;
; -6.449 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.204      ; 7.683      ;
; -6.444 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.158      ; 7.632      ;
; -6.444 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.196      ; 7.670      ;
; -6.441 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.169      ; 7.640      ;
; -6.440 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.170      ; 7.640      ;
; -6.433 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a53~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.216      ; 7.679      ;
; -6.432 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a261~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.221      ; 7.683      ;
; -6.428 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.204      ; 7.662      ;
; -6.428 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.167      ; 7.625      ;
; -6.426 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a88~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.178      ; 7.634      ;
; -6.426 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.167      ; 7.623      ;
; -6.423 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a227~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.203      ; 7.656      ;
; -6.420 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.169      ; 7.619      ;
; -6.419 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a262~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.195      ; 7.644      ;
; -6.416 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.194      ; 7.640      ;
; -6.414 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a61~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.204      ; 7.648      ;
; -6.414 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a190~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.164      ; 7.608      ;
; -6.413 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a12~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.212      ; 7.655      ;
; -6.413 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a125~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.174      ; 7.617      ;
; -6.413 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a53~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.216      ; 7.659      ;
; -6.410 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.194      ; 7.634      ;
; -6.409 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a258~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.209      ; 7.648      ;
; -6.407 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.167      ; 7.604      ;
; -6.403 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a227~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.203      ; 7.636      ;
; -6.395 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.195      ; 7.620      ;
; -6.394 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a61~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.204      ; 7.628      ;
; -6.393 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a12~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.212      ; 7.635      ;
; -6.389 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.195      ; 7.614      ;
; -6.386 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a286~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.198      ; 7.614      ;
; -6.385 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a97~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.173      ; 7.588      ;
; -6.383 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.196      ; 7.609      ;
; -6.380 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a8~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.225      ; 7.635      ;
; -6.377 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.196      ; 7.603      ;
; -6.376 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a94~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.187      ; 7.593      ;
; -6.375 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a53~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.216      ; 7.621      ;
; -6.372 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a274~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.201      ; 7.603      ;
; -6.369 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a272~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.205      ; 7.604      ;
; -6.369 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a62~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.230      ; 7.629      ;
; -6.369 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.158      ; 7.557      ;
; -6.367 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a66~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.225      ; 7.622      ;
; -6.367 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.204      ; 7.601      ;
; -6.365 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a233~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.211      ; 7.606      ;
; -6.365 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a227~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.203      ; 7.598      ;
; -6.362 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a95~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.161      ; 7.553      ;
; -6.361 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a232~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.174      ; 7.565      ;
; -6.361 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.204      ; 7.595      ;
; -6.360 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a8~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.225      ; 7.615      ;
; -6.359 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a120~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.132      ; 7.521      ;
; -6.359 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.169      ; 7.558      ;
; -6.356 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a61~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.204      ; 7.590      ;
; -6.355 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a12~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.212      ; 7.597      ;
; -6.354 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a91~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.183      ; 7.567      ;
; -6.354 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a53~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.216      ; 7.600      ;
; -6.353 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.169      ; 7.552      ;
; -6.352 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.150      ; 7.532      ;
; -6.349 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a64~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.228      ; 7.607      ;
; -6.349 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a62~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.230      ; 7.609      ;
; -6.346 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a65~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.183      ; 7.559      ;
; -6.345 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.150      ; 7.525      ;
; -6.345 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a233~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.211      ; 7.586      ;
; -6.344 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a227~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.203      ; 7.577      ;
; -6.342 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a74~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.141      ; 7.513      ;
; -6.342 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a214~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.180      ; 7.552      ;
; -6.341 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a232~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.174      ; 7.545      ;
; -6.340 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a268~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.228      ; 7.598      ;
; -6.339 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a190~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.164      ; 7.533      ;
; -6.338 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a106~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.141      ; 7.509      ;
; -6.335 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a61~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.204      ; 7.569      ;
; -6.334 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a12~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.212      ; 7.576      ;
; -6.322 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a8~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.225      ; 7.577      ;
; -6.322 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a214~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.180      ; 7.532      ;
; -6.321 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a88~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.178      ; 7.529      ;
; -6.318 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.158      ; 7.506      ;
; -6.311 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a62~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.230      ; 7.571      ;
; -6.311 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.158      ; 7.499      ;
; -6.308 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a125~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.174      ; 7.512      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                 ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.753 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; 0.500        ; 2.844      ; 4.299      ;
; -0.169 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; 1.000        ; 2.844      ; 4.215      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk25:PLL|clk_25'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.354 ; vga_controller:VGA_CNT|pixel_y[4]                                                       ; vga_controller:VGA_CNT|pixel_y[4]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:VGA_CNT|pixel_y[3]                                                       ; vga_controller:VGA_CNT|pixel_y[3]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:VGA_CNT|pixel_y[0]                                                       ; vga_controller:VGA_CNT|pixel_y[0]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.553 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a203~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.417      ; 1.171      ;
; 0.567 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.387      ; 1.155      ;
; 0.593 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.386      ; 1.180      ;
; 0.600 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.422      ; 1.223      ;
; 0.618 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a203~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.416      ; 1.235      ;
; 0.624 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.388      ; 1.213      ;
; 0.636 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.422      ; 1.259      ;
; 0.663 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.385      ; 1.249      ;
; 0.672 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.388      ; 1.261      ;
; 0.674 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a38~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.383      ; 1.258      ;
; 0.677 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.386      ; 1.264      ;
; 0.679 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a29~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.379      ; 1.259      ;
; 0.699 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.386      ; 1.286      ;
; 0.749 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 0.993      ;
; 0.830 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a151~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.418      ; 1.449      ;
; 0.844 ; vga_controller:VGA_CNT|pixel_x[9]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.088      ;
; 0.866 ; vga_controller:VGA_CNT|pixel_y[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.468      ; 1.505      ;
; 0.868 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.422      ; 1.491      ;
; 0.870 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.386      ; 1.457      ;
; 0.876 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.387      ; 1.464      ;
; 0.883 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.421      ; 1.505      ;
; 0.888 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.388      ; 1.477      ;
; 0.888 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.387      ; 1.476      ;
; 0.895 ; vga_controller:VGA_CNT|pixel_y[8]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[2]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.468      ; 1.534      ;
; 0.906 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.421      ; 1.528      ;
; 0.907 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a182~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.412      ; 1.520      ;
; 0.911 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a60~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.421      ; 1.533      ;
; 0.913 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a151~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.418      ; 1.532      ;
; 0.914 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[4]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.158      ;
; 0.921 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a52~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.421      ; 1.543      ;
; 0.924 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.387      ; 1.512      ;
; 0.925 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.385      ; 1.511      ;
; 0.929 ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|out_address_reg_a[2]              ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; -0.309     ; 0.791      ;
; 0.931 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a60~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.421      ; 1.553      ;
; 0.933 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a239~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.414      ; 1.548      ;
; 0.935 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; vga_controller:VGA_CNT|pixel_x[3]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.179      ;
; 0.936 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a146~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.431      ; 1.568      ;
; 0.936 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; vga_controller:VGA_CNT|pixel_x[2]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.180      ;
; 0.942 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.384      ; 1.527      ;
; 0.953 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a38~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.382      ; 1.536      ;
; 0.955 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a51~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.419      ; 1.575      ;
; 0.957 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a29~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.378      ; 1.536      ;
; 0.967 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a238~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.409      ; 1.577      ;
; 0.973 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.387      ; 1.561      ;
; 0.981 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a1~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.376      ; 1.558      ;
; 0.987 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a19~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.373      ; 1.561      ;
; 0.987 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a239~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.415      ; 1.603      ;
; 0.990 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a13~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.378      ; 1.569      ;
; 0.990 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.387      ; 1.578      ;
; 0.992 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a302~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.369      ; 1.562      ;
; 1.007 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.251      ;
; 1.009 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.386      ; 1.596      ;
; 1.010 ; vga_controller:VGA_CNT|pixel_x[7]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.254      ;
; 1.016 ; vga_controller:VGA_CNT|pixel_y[9]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[5]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.071      ; 1.258      ;
; 1.018 ; vga_controller:VGA_CNT|pixel_y[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.468      ; 1.657      ;
; 1.019 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a236~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.416      ; 1.636      ;
; 1.027 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.385      ; 1.613      ;
; 1.030 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.421      ; 1.652      ;
; 1.032 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.386      ; 1.619      ;
; 1.034 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.385      ; 1.620      ;
; 1.036 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.280      ;
; 1.038 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.282      ;
; 1.043 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; vga_controller:VGA_CNT|pixel_x[1]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.287      ;
; 1.049 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.387      ; 1.637      ;
; 1.051 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[1]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.074      ; 1.296      ;
; 1.069 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a228~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.418      ; 1.688      ;
; 1.069 ; vga_controller:VGA_CNT|pixel_y[4]                                                       ; vga_controller:VGA_CNT|vsync                                                                             ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.313      ;
; 1.077 ; vga_controller:VGA_CNT|pixel_x[9]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.321      ;
; 1.077 ; vga_controller:VGA_CNT|pixel_y[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[2]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.468      ; 1.716      ;
; 1.084 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a29~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.378      ; 1.663      ;
; 1.088 ; vga_controller:VGA_CNT|pixel_y[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.468      ; 1.727      ;
; 1.092 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.384      ; 1.677      ;
; 1.097 ; vga_controller:VGA_CNT|pixel_y[3]                                                       ; vga_controller:VGA_CNT|vsync                                                                             ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.341      ;
; 1.102 ; vga_controller:VGA_CNT|pixel_y[8]                                                       ; vga_controller:VGA_CNT|video_on                                                                          ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.346      ;
; 1.105 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.387      ; 1.693      ;
; 1.114 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[0]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.358      ;
; 1.118 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[5]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.362      ;
; 1.119 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[6]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.363      ;
; 1.131 ; vga_controller:VGA_CNT|pixel_x[8]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.375      ;
; 1.133 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; vga_controller:VGA_CNT|pixel_x[4]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.377      ;
; 1.135 ; vga_controller:VGA_CNT|pixel_y[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.468      ; 1.774      ;
; 1.138 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a167~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.427      ; 1.766      ;
; 1.140 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.384      ;
; 1.143 ; vga_controller:VGA_CNT|pixel_y[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.468      ; 1.782      ;
; 1.147 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a60~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.421      ; 1.769      ;
; 1.154 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a153~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.431      ; 1.786      ;
; 1.157 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a244~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.408      ; 1.766      ;
; 1.169 ; vga_controller:VGA_CNT|pixel_y[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.468      ; 1.808      ;
; 1.170 ; vga_controller:VGA_CNT|pixel_x[9]                                                       ; vga_controller:VGA_CNT|hsync                                                                             ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.073      ; 1.414      ;
; 1.172 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a52~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.421      ; 1.794      ;
; 1.173 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a177~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.429      ; 1.803      ;
; 1.173 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.385      ; 1.759      ;
; 1.173 ; vga_controller:VGA_CNT|pixel_y[7]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[2]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.468      ; 1.812      ;
; 1.179 ; vga_controller:VGA_CNT|pixel_y[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.386      ; 1.766      ;
; 1.181 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a138~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.415      ; 1.797      ;
; 1.181 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.422      ; 1.804      ;
; 1.182 ; vga_controller:VGA_CNT|pixel_x[8]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.469      ; 1.822      ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                 ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; 0.624 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; 0.000        ; 2.952      ; 3.990      ;
; 1.193 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; -0.500       ; 2.952      ; 4.059      ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------+
; Fast 1200mV 0C Model Setup Summary        ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; clk25:PLL|clk_25 ; -3.291 ; -984.413      ;
; CLOCK_50         ; -0.159 ; -0.159        ;
+------------------+--------+---------------+


+------------------------------------------+
; Fast 1200mV 0C Model Hold Summary        ;
+------------------+-------+---------------+
; Clock            ; Slack ; End Point TNS ;
+------------------+-------+---------------+
; clk25:PLL|clk_25 ; 0.180 ; 0.000         ;
; CLOCK_50         ; 0.286 ; 0.000         ;
+------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------+--------+----------------------+
; Clock            ; Slack  ; End Point TNS        ;
+------------------+--------+----------------------+
; CLOCK_50         ; -3.000 ; -4.143               ;
; clk25:PLL|clk_25 ; -1.000 ; -639.000             ;
+------------------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk25:PLL|clk_25'                                                                                                                                                                                       ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -3.291 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.364      ;
; -3.282 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.355      ;
; -3.268 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.341      ;
; -3.259 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.332      ;
; -3.247 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.043      ; 4.299      ;
; -3.247 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.320      ;
; -3.238 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.311      ;
; -3.229 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.302      ;
; -3.224 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.043      ; 4.276      ;
; -3.220 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.293      ;
; -3.220 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.293      ;
; -3.219 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a127~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.292      ;
; -3.218 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.093      ; 4.320      ;
; -3.211 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.284      ;
; -3.210 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a122~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.064      ; 4.283      ;
; -3.203 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.043      ; 4.255      ;
; -3.202 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.051      ; 4.262      ;
; -3.199 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.093      ; 4.301      ;
; -3.193 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.066      ; 4.268      ;
; -3.187 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.087      ; 4.283      ;
; -3.185 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.043      ; 4.237      ;
; -3.180 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.093      ; 4.282      ;
; -3.179 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a190~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.058      ; 4.246      ;
; -3.179 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.051      ; 4.239      ;
; -3.176 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.043      ; 4.228      ;
; -3.175 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a123~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.043      ; 4.227      ;
; -3.174 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.066      ; 4.249      ;
; -3.171 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.087      ; 4.267      ;
; -3.170 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.104      ; 4.283      ;
; -3.166 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.088      ; 4.263      ;
; -3.164 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a97~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.069      ; 4.242      ;
; -3.164 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a94~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.079      ; 4.252      ;
; -3.162 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.093      ; 4.264      ;
; -3.158 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.051      ; 4.218      ;
; -3.156 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a190~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.058      ; 4.223      ;
; -3.155 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a120~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.031      ; 4.195      ;
; -3.155 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a95~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.059      ; 4.223      ;
; -3.155 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.066      ; 4.230      ;
; -3.154 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a88~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.074      ; 4.237      ;
; -3.151 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a91~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.075      ; 4.235      ;
; -3.151 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.104      ; 4.264      ;
; -3.150 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.088      ; 4.247      ;
; -3.149 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.087      ; 4.245      ;
; -3.148 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a261~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.110      ; 4.267      ;
; -3.141 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a97~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.069      ; 4.219      ;
; -3.141 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a94~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.079      ; 4.229      ;
; -3.140 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a65~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.079      ; 4.228      ;
; -3.140 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.051      ; 4.200      ;
; -3.137 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.066      ; 4.212      ;
; -3.135 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a190~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.058      ; 4.202      ;
; -3.132 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.104      ; 4.245      ;
; -3.132 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a120~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.031      ; 4.172      ;
; -3.132 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a95~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.059      ; 4.200      ;
; -3.131 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.051      ; 4.191      ;
; -3.131 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.087      ; 4.227      ;
; -3.131 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a88~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.074      ; 4.214      ;
; -3.130 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a186~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.051      ; 4.190      ;
; -3.129 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.093      ; 4.231      ;
; -3.128 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a66~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.120      ; 4.257      ;
; -3.128 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a248~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.093      ; 4.230      ;
; -3.128 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.088      ; 4.225      ;
; -3.128 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a91~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.075      ; 4.212      ;
; -3.125 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a106~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.038      ; 4.172      ;
; -3.125 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a261~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.110      ; 4.244      ;
; -3.124 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a258~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.102      ; 4.235      ;
; -3.122 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a64~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.121      ; 4.252      ;
; -3.122 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a262~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.092      ; 4.223      ;
; -3.121 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a74~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.038      ; 4.168      ;
; -3.120 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a73~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.043      ; 4.172      ;
; -3.120 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a97~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.069      ; 4.198      ;
; -3.120 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a94~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.079      ; 4.208      ;
; -3.117 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a190~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.058      ; 4.184      ;
; -3.117 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a65~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.079      ; 4.205      ;
; -3.114 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a234~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.104      ; 4.227      ;
; -3.112 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a125~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.069      ; 4.190      ;
; -3.111 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a120~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.031      ; 4.151      ;
; -3.111 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a95~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.059      ; 4.179      ;
; -3.110 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a24~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.088      ; 4.207      ;
; -3.110 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a88~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.074      ; 4.193      ;
; -3.108 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a190~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.058      ; 4.175      ;
; -3.107 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a190~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.058      ; 4.174      ;
; -3.107 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a91~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.075      ; 4.191      ;
; -3.105 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a286~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.091      ; 4.205      ;
; -3.105 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a66~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.120      ; 4.234      ;
; -3.104 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.066      ; 4.179      ;
; -3.104 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a261~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.110      ; 4.223      ;
; -3.103 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a249~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.066      ; 4.178      ;
; -3.102 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a97~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.069      ; 4.180      ;
; -3.102 ; vga_controller:VGA_CNT|pixel_y[1] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a94~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.079      ; 4.190      ;
; -3.102 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a106~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.038      ; 4.149      ;
; -3.101 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a258~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.102      ; 4.212      ;
; -3.100 ; vga_controller:VGA_CNT|pixel_y[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.087      ; 4.196      ;
; -3.099 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a227~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.101      ; 4.209      ;
; -3.099 ; vga_controller:VGA_CNT|pixel_y[4] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a45~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.087      ; 4.195      ;
; -3.099 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a64~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.121      ; 4.229      ;
; -3.099 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a262~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.092      ; 4.200      ;
; -3.098 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a74~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.038      ; 4.145      ;
; -3.097 ; vga_controller:VGA_CNT|pixel_y[0] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a274~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.094      ; 4.200      ;
; -3.097 ; vga_controller:VGA_CNT|pixel_y[5] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a73~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.043      ; 4.149      ;
; -3.096 ; vga_controller:VGA_CNT|pixel_y[3] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a65~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 1.000        ; 0.079      ; 4.184      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                 ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.159 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; 0.500        ; 1.591      ; 2.332      ;
; 0.384  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; 1.000        ; 1.591      ; 2.289      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk25:PLL|clk_25'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.180 ; vga_controller:VGA_CNT|pixel_y[4]                                                       ; vga_controller:VGA_CNT|pixel_y[4]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; vga_controller:VGA_CNT|pixel_y[3]                                                       ; vga_controller:VGA_CNT|pixel_y[3]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; vga_controller:VGA_CNT|pixel_y[0]                                                       ; vga_controller:VGA_CNT|pixel_y[0]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.307      ;
; 0.244 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a203~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.245      ; 0.593      ;
; 0.263 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.225      ; 0.592      ;
; 0.272 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.224      ; 0.600      ;
; 0.272 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.248      ; 0.624      ;
; 0.285 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.225      ; 0.614      ;
; 0.289 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.248      ; 0.641      ;
; 0.292 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a203~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.244      ; 0.640      ;
; 0.303 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.224      ; 0.631      ;
; 0.304 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.223      ; 0.631      ;
; 0.306 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.225      ; 0.635      ;
; 0.315 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a38~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.221      ; 0.640      ;
; 0.318 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a29~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.218      ; 0.640      ;
; 0.331 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.224      ; 0.659      ;
; 0.396 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.523      ;
; 0.399 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a151~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.749      ;
; 0.418 ; vga_controller:VGA_CNT|pixel_y[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.748      ;
; 0.419 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.247      ; 0.770      ;
; 0.426 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.224      ; 0.754      ;
; 0.429 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.224      ; 0.757      ;
; 0.430 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.225      ; 0.759      ;
; 0.431 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.247      ; 0.782      ;
; 0.432 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.225      ; 0.761      ;
; 0.435 ; vga_controller:VGA_CNT|pixel_y[8]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[2]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.765      ;
; 0.442 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.792      ;
; 0.442 ; vga_controller:VGA_CNT|pixel_x[9]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.569      ;
; 0.443 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a60~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.247      ; 0.794      ;
; 0.447 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a151~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.797      ;
; 0.450 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.224      ; 0.778      ;
; 0.450 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a60~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.247      ; 0.801      ;
; 0.452 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a52~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.802      ;
; 0.452 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.223      ; 0.779      ;
; 0.455 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a182~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.240      ; 0.799      ;
; 0.456 ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[2] ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|out_address_reg_a[2]              ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; -0.153     ; 0.387      ;
; 0.459 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; vga_controller:VGA_CNT|pixel_x[3]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.586      ;
; 0.462 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a146~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.253      ; 0.819      ;
; 0.463 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; vga_controller:VGA_CNT|pixel_x[2]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.590      ;
; 0.465 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.222      ; 0.791      ;
; 0.466 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.225      ; 0.795      ;
; 0.467 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a51~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.245      ; 0.816      ;
; 0.467 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a239~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.241      ; 0.812      ;
; 0.475 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a38~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.220      ; 0.799      ;
; 0.478 ; vga_controller:VGA_CNT|pixel_x[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a29~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.217      ; 0.799      ;
; 0.480 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.225      ; 0.809      ;
; 0.485 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a13~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.216      ; 0.805      ;
; 0.485 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a238~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.237      ; 0.826      ;
; 0.485 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[4]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.612      ;
; 0.485 ; vga_controller:VGA_CNT|pixel_y[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.815      ;
; 0.488 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a239~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.242      ; 0.834      ;
; 0.489 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a1~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.213      ; 0.806      ;
; 0.497 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a236~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.244      ; 0.845      ;
; 0.498 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a19~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.210      ; 0.812      ;
; 0.498 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.224      ; 0.826      ;
; 0.502 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.224      ; 0.830      ;
; 0.503 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a302~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.206      ; 0.813      ;
; 0.504 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.223      ; 0.831      ;
; 0.505 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a7~porta_address_reg0   ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.223      ; 0.832      ;
; 0.510 ; vga_controller:VGA_CNT|pixel_x[7]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.637      ;
; 0.513 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.247      ; 0.864      ;
; 0.518 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; vga_controller:VGA_CNT|pixel_x[1]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.645      ;
; 0.522 ; vga_controller:VGA_CNT|pixel_y[9]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[5]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.042      ; 0.648      ;
; 0.522 ; vga_controller:VGA_CNT|pixel_y[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[2]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.852      ;
; 0.523 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a18~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.224      ; 0.851      ;
; 0.524 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.651      ;
; 0.530 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a228~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.245      ; 0.879      ;
; 0.534 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.661      ;
; 0.540 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.222      ; 0.866      ;
; 0.541 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a21~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.225      ; 0.870      ;
; 0.544 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a29~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.217      ; 0.865      ;
; 0.545 ; vga_controller:VGA_CNT|pixel_y[8]                                                       ; vga_controller:VGA_CNT|video_on                                                                          ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.672      ;
; 0.545 ; vga_controller:VGA_CNT|pixel_y[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.875      ;
; 0.547 ; vga_controller:VGA_CNT|pixel_y[4]                                                       ; vga_controller:VGA_CNT|vsync                                                                             ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.674      ;
; 0.554 ; vga_controller:VGA_CNT|pixel_x[9]                                                       ; vga_controller:VGA_CNT|pixel_x[7]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.681      ;
; 0.558 ; vga_controller:VGA_CNT|pixel_x[5]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.685      ;
; 0.565 ; vga_controller:VGA_CNT|pixel_y[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.224      ; 0.893      ;
; 0.566 ; vga_controller:VGA_CNT|pixel_y[3]                                                       ; vga_controller:VGA_CNT|vsync                                                                             ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.693      ;
; 0.566 ; vga_controller:VGA_CNT|pixel_y[5]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.896      ;
; 0.568 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[1]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.044      ; 0.696      ;
; 0.569 ; vga_controller:VGA_CNT|pixel_y[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.899      ;
; 0.571 ; vga_controller:VGA_CNT|pixel_x[8]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.698      ;
; 0.575 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a167~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.250      ; 0.929      ;
; 0.580 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a153~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.253      ; 0.937      ;
; 0.581 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a60~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.247      ; 0.932      ;
; 0.582 ; vga_controller:VGA_CNT|pixel_y[2]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[0]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.912      ;
; 0.585 ; vga_controller:VGA_CNT|pixel_x[6]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a244~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.236      ; 0.925      ;
; 0.585 ; vga_controller:VGA_CNT|pixel_y[7]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|address_reg_a[2]                  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.915      ;
; 0.586 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[0]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.713      ;
; 0.589 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[8]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.716      ;
; 0.590 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[5]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.717      ;
; 0.591 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.247      ; 0.942      ;
; 0.592 ; vga_controller:VGA_CNT|pixel_x[0]                                                       ; vga_controller:VGA_CNT|pixel_x[6]                                                                        ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.043      ; 0.719      ;
; 0.594 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a44~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.224      ; 0.922      ;
; 0.595 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a52~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.945      ;
; 0.596 ; vga_controller:VGA_CNT|pixel_x[4]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a17~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.223      ; 0.923      ;
; 0.599 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a177~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.251      ; 0.954      ;
; 0.600 ; vga_controller:VGA_CNT|pixel_x[1]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a236~porta_address_reg0 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.243      ; 0.947      ;
; 0.601 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a23~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.247      ; 0.952      ;
; 0.605 ; vga_controller:VGA_CNT|pixel_x[3]                                                       ; mem:MEM|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|ram_block1a10~porta_address_reg0  ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 0.000        ; 0.246      ; 0.955      ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                 ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; 0.286 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; 0.000        ; 1.657      ; 2.162      ;
; 0.818 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; CLOCK_50    ; -0.500       ; 1.657      ; 2.194      ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+-------------------+-----------+-------+----------+---------+---------------------+
; Clock             ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack  ; -7.404    ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50         ; -0.895    ; 0.286 ; N/A      ; N/A     ; -3.000              ;
;  clk25:PLL|clk_25 ; -7.404    ; 0.180 ; N/A      ; N/A     ; -2.693              ;
; Design-wide TNS   ; -2781.266 ; 0.0   ; 0.0      ; 0.0     ; -1675.832           ;
;  CLOCK_50         ; -0.895    ; 0.000 ; N/A      ; N/A     ; -4.285              ;
;  clk25:PLL|clk_25 ; -2780.371 ; 0.000 ; N/A      ; N/A     ; -1671.547           ;
+-------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_RESET_N              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------+
; Setup Transfers                                                                 ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 153132   ; 0        ; 0        ; 0        ;
; clk25:PLL|clk_25 ; CLOCK_50         ; 1        ; 1        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Hold Transfers                                                                  ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; 153132   ; 0        ; 0        ; 0        ;
; clk25:PLL|clk_25 ; CLOCK_50         ; 1        ; 1        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 1060  ; 1060 ;
+---------------------------------+-------+------+


+----------------------------------------------------------+
; Clock Status Summary                                     ;
+------------------+------------------+------+-------------+
; Target           ; Clock            ; Type ; Status      ;
+------------------+------------------+------+-------------+
; CLOCK_50         ; CLOCK_50         ; Base ; Constrained ;
; clk25:PLL|clk_25 ; clk25:PLL|clk_25 ; Base ; Constrained ;
+------------------+------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; TD_RESET_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; TD_RESET_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Sat Apr  5 14:55:42 2025
Info: Command: quartus_sta grayscale_image -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk25:PLL|clk_25 clk25:PLL|clk_25
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.404           -2780.371 clk25:PLL|clk_25 
    Info (332119):    -0.895              -0.895 CLOCK_50 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 clk25:PLL|clk_25 
    Info (332119):     0.679               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.285 CLOCK_50 
    Info (332119):    -2.693           -1671.547 clk25:PLL|clk_25 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.624           -2463.884 clk25:PLL|clk_25 
    Info (332119):    -0.753              -0.753 CLOCK_50 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 clk25:PLL|clk_25 
    Info (332119):     0.624               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.285 CLOCK_50 
    Info (332119):    -2.649           -1644.971 clk25:PLL|clk_25 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.291            -984.413 clk25:PLL|clk_25 
    Info (332119):    -0.159              -0.159 CLOCK_50 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 clk25:PLL|clk_25 
    Info (332119):     0.286               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.143 CLOCK_50 
    Info (332119):    -1.000            -639.000 clk25:PLL|clk_25 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 639 megabytes
    Info: Processing ended: Sat Apr  5 14:55:45 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


