# EELE 467 Final Project

**Author:** Lucas Ritzdorf


## Summary

This repository is the home of an FPGA-based final project for Montana State University's SoC FPGAs I course.

At this stage, the project's objectives and scope have not yet been determined.


## Structure

- 📁`hw`: VHDL hardware design files
- 📁`quartus`: Intel Quartus Prime project files
- 📁`boot`: Documentation and scripts related to the HPS boot process
- 📁`linux`: Sources and scripts related to the Linux kernel and device tree
- 📁`src`: Software sources and scripts to facilitate interaction with hardware
- 📁`docs`: Project documentation, homework write-ups, etc.
- 📁`figures`: Graphical resources, usually for reference from within `docs`
