<stg><name>yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %input_ch_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_ch_idx"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %col_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="col_idx"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %row_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_idx"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
newFuncRoot:5 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_14

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
newFuncRoot:6 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_a_V_data_V, i8 %inStream_a_V_keep_V, i8 %inStream_a_V_strb_V, i2 %inStream_a_V_user_V, i1 %inStream_a_V_last_V, i5 %inStream_a_V_id_V, i6 %inStream_a_V_dest_V, void @empty_15

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
newFuncRoot:7 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V, void @empty_6

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="8" op_6_bw="8" op_7_bw="64" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %outStream_V_dest_V, i5 %outStream_V_id_V, i1 %outStream_V_last_V, i2 %outStream_V_user_V, i8 %outStream_V_strb_V, i8 %outStream_V_keep_V, i64 %outStream_V_data_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_b_V_dest_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %inStream_b_V_id_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStream_b_V_last_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %inStream_b_V_user_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_b_V_strb_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_b_V_keep_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_b_V_data_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="8" op_6_bw="8" op_7_bw="64" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_a_V_dest_V, i5 %inStream_a_V_id_V, i1 %inStream_a_V_last_V, i2 %inStream_a_V_user_V, i8 %inStream_a_V_strb_V, i8 %inStream_a_V_keep_V, i64 %inStream_a_V_data_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %leaky_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leaky

]]></Node>
<StgValue><ssdm name="leaky_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %bias_en_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %bias_en

]]></Node>
<StgValue><ssdm name="bias_en_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %icmp_ln1027_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027

]]></Node>
<StgValue><ssdm name="icmp_ln1027_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:20 %fold_input_ch_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %fold_input_ch

]]></Node>
<StgValue><ssdm name="fold_input_ch_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:21 %cmp_i_i32_mid111_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i32_mid111

]]></Node>
<StgValue><ssdm name="cmp_i_i32_mid111_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:22 %bound_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:23 %bound4_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %bound4

]]></Node>
<StgValue><ssdm name="bound4_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:24 %sub_i_i55_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_i_i55

]]></Node>
<StgValue><ssdm name="sub_i_i55_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:25 %sub_i_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_i_i

]]></Node>
<StgValue><ssdm name="sub_i_i_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i22 0, i22 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i9 0, i9 %row_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i9 0, i9 %col_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i4 0, i4 %input_ch_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:31 %br_ln0 = br void %for.body37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
for.body37:2 %indvar_flatten15_load = load i22 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="indvar_flatten15_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body37:7 %icmp_ln1027_1 = icmp_eq  i22 %indvar_flatten15_load, i22 %bound4_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body37:8 %add_ln1027_1 = add i22 %indvar_flatten15_load, i22 1

]]></Node>
<StgValue><ssdm name="add_ln1027_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body37:9 %br_ln1027 = br i1 %icmp_ln1027_1, void %for.inc126.loopexit, void %for.end128.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc126.loopexit:0 %input_ch_idx_load = load i4 %input_ch_idx

]]></Node>
<StgValue><ssdm name="input_ch_idx_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc126.loopexit:1 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc126.loopexit:4 %icmp_ln1027_2 = icmp_eq  i13 %indvar_flatten_load, i13 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc126.loopexit:11 %icmp_ln1027_3 = icmp_eq  i4 %input_ch_idx_load, i4 %fold_input_ch_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126.loopexit:12 %select_ln42_3 = select i1 %icmp_ln1027_2, i1 %icmp_ln1027_read, i1 %icmp_ln1027_3

]]></Node>
<StgValue><ssdm name="select_ln42_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:16 %or_ln45 = or i1 %select_ln42_3, i1 %icmp_ln1027_2

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc126.loopexit:17 %select_ln45 = select i1 %or_ln45, i4 0, i4 %input_ch_idx_load

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="4">
<![CDATA[
for.inc126.loopexit:85 %trunc_ln65 = trunc i4 %select_ln45

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc126.loopexit:86 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln65, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:87 %zext_ln65 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.loopexit:88 %kernel_bias_fp_V_addr = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:89 %kernel_bias_fp_V_load = load i5 %kernel_bias_fp_V_addr

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc126.loopexit:91 %or_ln66 = or i5 %shl_ln, i5 1

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:92 %zext_ln66 = zext i5 %or_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.loopexit:93 %kernel_bias_fp_V_addr_1 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:94 %kernel_bias_fp_V_load_1 = load i5 %kernel_bias_fp_V_addr_1

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_load_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126.loopexit:114 %store_ln48 = store i22 %add_ln1027_1, i22 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body37:0 %col_idx_1 = load i9 %col_idx

]]></Node>
<StgValue><ssdm name="col_idx_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body37:1 %row_idx_1 = load i9 %row_idx

]]></Node>
<StgValue><ssdm name="row_idx_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="9">
<![CDATA[
for.body37:3 %row_idx_cast = zext i9 %row_idx_1

]]></Node>
<StgValue><ssdm name="row_idx_cast"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body37:4 %cmp_i_i = icmp_eq  i10 %sub_i_i_read, i10 %row_idx_cast

]]></Node>
<StgValue><ssdm name="cmp_i_i"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="0"/>
<literal name="select_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="9">
<![CDATA[
for.body37:5 %col_idx_cast = zext i9 %col_idx_1

]]></Node>
<StgValue><ssdm name="col_idx_cast"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="0"/>
<literal name="select_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body37:6 %cmp_i_i32 = icmp_eq  i10 %sub_i_i55_read, i10 %col_idx_cast

]]></Node>
<StgValue><ssdm name="cmp_i_i32"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc126.loopexit:5 %select_ln42 = select i1 %icmp_ln1027_2, i9 0, i9 %col_idx_1

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc126.loopexit:6 %add_ln42 = add i9 %row_idx_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="9">
<![CDATA[
for.inc126.loopexit:7 %row_idx_cast_mid1 = zext i9 %add_ln42

]]></Node>
<StgValue><ssdm name="row_idx_cast_mid1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc126.loopexit:8 %cmp_i_i_mid1 = icmp_eq  i10 %sub_i_i_read, i10 %row_idx_cast_mid1

]]></Node>
<StgValue><ssdm name="cmp_i_i_mid1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126.loopexit:9 %select_ln42_1 = select i1 %icmp_ln1027_2, i1 %cmp_i_i_mid1, i1 %cmp_i_i

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="select_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126.loopexit:10 %select_ln42_2 = select i1 %icmp_ln1027_2, i1 %cmp_i_i32_mid111_read, i1 %cmp_i_i32

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc126.loopexit:13 %select_ln1027 = select i1 %icmp_ln1027_2, i9 %add_ln42, i9 %row_idx_1

]]></Node>
<StgValue><ssdm name="select_ln1027"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc126.loopexit:14 %col_idx_3 = add i9 %select_ln42, i9 1

]]></Node>
<StgValue><ssdm name="col_idx_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="select_ln42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="9">
<![CDATA[
for.inc126.loopexit:18 %col_idx_cast_mid1 = zext i9 %col_idx_3

]]></Node>
<StgValue><ssdm name="col_idx_cast_mid1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="select_ln42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc126.loopexit:19 %cmp_i_i32_mid1 = icmp_eq  i10 %sub_i_i55_read, i10 %col_idx_cast_mid1

]]></Node>
<StgValue><ssdm name="cmp_i_i32_mid1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126.loopexit:20 %select_ln45_1 = select i1 %select_ln42_3, i1 %cmp_i_i32_mid1, i1 %select_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln45_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc126.loopexit:21 %select_ln1027_1 = select i1 %select_ln42_3, i9 %col_idx_3, i9 %select_ln42

]]></Node>
<StgValue><ssdm name="select_ln1027_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="94" op_0_bw="94" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
for.inc126.loopexit:24 %empty = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %inStream_a_V_data_V, i8 %inStream_a_V_keep_V, i8 %inStream_a_V_strb_V, i2 %inStream_a_V_user_V, i1 %inStream_a_V_last_V, i5 %inStream_a_V_id_V, i6 %inStream_a_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="94">
<![CDATA[
for.inc126.loopexit:25 %p_s = extractvalue i94 %empty

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="94">
<![CDATA[
for.inc126.loopexit:26 %tmp_keep_V = extractvalue i94 %empty

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="94">
<![CDATA[
for.inc126.loopexit:27 %tmp_strb_V = extractvalue i94 %empty

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="94">
<![CDATA[
for.inc126.loopexit:28 %tmp_user_V = extractvalue i94 %empty

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="94">
<![CDATA[
for.inc126.loopexit:29 %tmp_id_V = extractvalue i94 %empty

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="94">
<![CDATA[
for.inc126.loopexit:30 %tmp_dest_V = extractvalue i94 %empty

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="64">
<![CDATA[
for.inc126.loopexit:31 %tmp_data_sub_data_0_V_1 = trunc i64 %p_s

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_0_V_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126.loopexit:32 %tmp_data_sub_data_1_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_1_V_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126.loopexit:33 %tmp_data_sub_data_2_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_2_V_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126.loopexit:34 %tmp_data_sub_data_3_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_3_V_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="94" op_0_bw="94" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
for.inc126.loopexit:35 %empty_23 = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="94">
<![CDATA[
for.inc126.loopexit:36 %p_6 = extractvalue i94 %empty_23

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="64">
<![CDATA[
for.inc126.loopexit:37 %tmp_data_sub_data_0_V_2 = trunc i64 %p_6

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_0_V_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126.loopexit:38 %tmp_data_sub_data_1_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_6, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_1_V_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126.loopexit:39 %tmp_data_sub_data_2_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_6, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_2_V_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126.loopexit:40 %tmp_data_sub_data_3_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_6, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_3_V_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="16">
<![CDATA[
for.inc126.loopexit:41 %sext_ln813 = sext i16 %tmp_data_sub_data_0_V_1

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="16">
<![CDATA[
for.inc126.loopexit:42 %sext_ln813_1 = sext i16 %tmp_data_sub_data_0_V_2

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc126.loopexit:43 %ret_V = add i17 %sext_ln813_1, i17 %sext_ln813

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc126.loopexit:44 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc126.loopexit:45 %p_Val2_1 = add i16 %tmp_data_sub_data_0_V_2, i16 %tmp_data_sub_data_0_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc126.loopexit:46 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:47 %xor_ln895 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:48 %overflow = and i1 %p_Result_1, i1 %xor_ln895

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:49 %xor_ln302 = xor i1 %p_Result_s, i1 %p_Result_1

]]></Node>
<StgValue><ssdm name="xor_ln302"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc126.loopexit:50 %select_ln346 = select i1 %overflow, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc126.loopexit:51 %select_ln302 = select i1 %xor_ln302, i16 %select_ln346, i16 %p_Val2_1

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="16">
<![CDATA[
for.inc126.loopexit:52 %sext_ln813_2 = sext i16 %tmp_data_sub_data_1_V_1

]]></Node>
<StgValue><ssdm name="sext_ln813_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="17" op_0_bw="16">
<![CDATA[
for.inc126.loopexit:53 %sext_ln813_3 = sext i16 %tmp_data_sub_data_1_V_2

]]></Node>
<StgValue><ssdm name="sext_ln813_3"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc126.loopexit:54 %ret_V_1 = add i17 %sext_ln813_3, i17 %sext_ln813_2

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc126.loopexit:55 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc126.loopexit:56 %p_Val2_3 = add i16 %tmp_data_sub_data_1_V_2, i16 %tmp_data_sub_data_1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc126.loopexit:57 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:58 %xor_ln895_1 = xor i1 %p_Result_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:59 %overflow_1 = and i1 %p_Result_3, i1 %xor_ln895_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:60 %xor_ln302_1 = xor i1 %p_Result_2, i1 %p_Result_3

]]></Node>
<StgValue><ssdm name="xor_ln302_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc126.loopexit:61 %select_ln346_1 = select i1 %overflow_1, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc126.loopexit:62 %select_ln302_1 = select i1 %xor_ln302_1, i16 %select_ln346_1, i16 %p_Val2_3

]]></Node>
<StgValue><ssdm name="select_ln302_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="16">
<![CDATA[
for.inc126.loopexit:63 %sext_ln813_4 = sext i16 %tmp_data_sub_data_2_V_1

]]></Node>
<StgValue><ssdm name="sext_ln813_4"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="16">
<![CDATA[
for.inc126.loopexit:64 %sext_ln813_5 = sext i16 %tmp_data_sub_data_2_V_2

]]></Node>
<StgValue><ssdm name="sext_ln813_5"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc126.loopexit:65 %ret_V_2 = add i17 %sext_ln813_5, i17 %sext_ln813_4

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc126.loopexit:66 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc126.loopexit:67 %p_Val2_5 = add i16 %tmp_data_sub_data_2_V_2, i16 %tmp_data_sub_data_2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc126.loopexit:68 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:69 %xor_ln895_2 = xor i1 %p_Result_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:70 %overflow_2 = and i1 %p_Result_5, i1 %xor_ln895_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:71 %xor_ln302_2 = xor i1 %p_Result_4, i1 %p_Result_5

]]></Node>
<StgValue><ssdm name="xor_ln302_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc126.loopexit:72 %select_ln346_2 = select i1 %overflow_2, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc126.loopexit:73 %select_ln302_2 = select i1 %xor_ln302_2, i16 %select_ln346_2, i16 %p_Val2_5

]]></Node>
<StgValue><ssdm name="select_ln302_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="17" op_0_bw="16">
<![CDATA[
for.inc126.loopexit:74 %sext_ln813_6 = sext i16 %tmp_data_sub_data_3_V_1

]]></Node>
<StgValue><ssdm name="sext_ln813_6"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="16">
<![CDATA[
for.inc126.loopexit:75 %sext_ln813_7 = sext i16 %tmp_data_sub_data_3_V_2

]]></Node>
<StgValue><ssdm name="sext_ln813_7"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc126.loopexit:76 %ret_V_3 = add i17 %sext_ln813_7, i17 %sext_ln813_6

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc126.loopexit:77 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc126.loopexit:78 %p_Val2_7 = add i16 %tmp_data_sub_data_3_V_2, i16 %tmp_data_sub_data_3_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc126.loopexit:79 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:80 %xor_ln895_3 = xor i1 %p_Result_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_3"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:81 %overflow_3 = and i1 %p_Result_7, i1 %xor_ln895_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:82 %xor_ln302_3 = xor i1 %p_Result_6, i1 %p_Result_7

]]></Node>
<StgValue><ssdm name="xor_ln302_3"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc126.loopexit:83 %select_ln346_3 = select i1 %overflow_3, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln346_3"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc126.loopexit:84 %select_ln302_3 = select i1 %xor_ln302_3, i16 %select_ln346_3, i16 %p_Val2_7

]]></Node>
<StgValue><ssdm name="select_ln302_3"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:89 %kernel_bias_fp_V_load = load i5 %kernel_bias_fp_V_addr

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:94 %kernel_bias_fp_V_load_1 = load i5 %kernel_bias_fp_V_addr_1

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_load_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc126.loopexit:96 %or_ln67 = or i5 %shl_ln, i5 2

]]></Node>
<StgValue><ssdm name="or_ln67"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:97 %zext_ln67 = zext i5 %or_ln67

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.loopexit:98 %kernel_bias_fp_V_addr_2 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:99 %kernel_bias_fp_V_load_2 = load i5 %kernel_bias_fp_V_addr_2

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_load_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc126.loopexit:101 %or_ln68 = or i5 %shl_ln, i5 3

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:102 %zext_ln68 = zext i5 %or_ln68

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126.loopexit:103 %kernel_bias_fp_V_addr_3 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_addr_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:104 %kernel_bias_fp_V_load_3 = load i5 %kernel_bias_fp_V_addr_3

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_load_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc126.loopexit:106 %icmp_ln75 = icmp_eq  i4 %select_ln45, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:107 %and_ln76 = and i1 %select_ln42_1, i1 %icmp_ln75

]]></Node>
<StgValue><ssdm name="and_ln76"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126.loopexit:108 %curr_output_last_V = and i1 %and_ln76, i1 %select_ln45_1

]]></Node>
<StgValue><ssdm name="curr_output_last_V"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc126.loopexit:111 %add_ln48 = add i4 %select_ln45, i4 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc126.loopexit:112 %add_ln1027 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc126.loopexit:113 %select_ln1027_2 = select i1 %icmp_ln1027_2, i13 1, i13 %add_ln1027

]]></Node>
<StgValue><ssdm name="select_ln1027_2"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126.loopexit:115 %store_ln48 = store i9 %select_ln1027, i9 %row_idx

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126.loopexit:116 %store_ln48 = store i13 %select_ln1027_2, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126.loopexit:117 %store_ln48 = store i9 %select_ln1027_1, i9 %col_idx

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126.loopexit:118 %store_ln48 = store i4 %add_ln48, i4 %input_ch_idx

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="164" st_id="4" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:90 %curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:95 %curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:99 %kernel_bias_fp_V_load_2 = load i5 %kernel_bias_fp_V_addr_2

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_load_2"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="5">
<![CDATA[
for.inc126.loopexit:104 %kernel_bias_fp_V_load_3 = load i5 %kernel_bias_fp_V_addr_3

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_V_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="168" st_id="5" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:90 %curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:95 %curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:100 %curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:105 %curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="172" st_id="6" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:90 %curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:95 %curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:100 %curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:105 %curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="176" st_id="7" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:90 %curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:95 %curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:100 %curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:105 %curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="180" st_id="8" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:90 %curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:95 %curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:100 %curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:105 %curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0">
<![CDATA[
for.end128.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="184" st_id="9" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:90 %curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:95 %curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:100 %curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:105 %curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc126.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc126.loopexit:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 692224, i64 692224, i64 692224

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc126.loopexit:15 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_3_VITIS_LOOP_48_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc126.loopexit:22 %specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln51"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc126.loopexit:23 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:100 %curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
for.inc126.loopexit:105 %curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
for.inc126.loopexit:109 %p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V, i16 %curr_output_data_sub_data_2_V, i16 %curr_output_data_sub_data_1_V, i16 %curr_output_data_sub_data_0_V

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
for.inc126.loopexit:110 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_0, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %curr_output_last_V, i5 %tmp_id_V, i6 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
for.inc126.loopexit:119 %br_ln48 = br void %for.body37

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
