module half_adder_dataflow(input a, b, output s, Cout);
  assign s = a ^ b;
  assign Cout = a & b;
endmodule

module half_adder_behavior(sum,carry,a,b );
	output sum,carry;
	input a,b;
	reg sum,carry;
	always @(a,b) 
	begin
		sum   <= a ^ b;
		carry <= a&b  ;
	end
endmodule

module half_adder_structeral(input a, b, output s, Cout);
  xor G1(s,a,b);
  and G2(Cout,a,b);
endmodule