/*
 * s2mpm07-register.h - PMIC register for the S2MPM07
 *
 *  Copyright (C) 2023 Samsung Electrnoics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __LINUX_S2MPM07_REGISTER_H
#define __LINUX_S2MPM07_REGISTER_H

/* PMIC base addr */
#define S2MPM07_VGPIO_ADDR			0x00
#define S2MPM07_COM_ADDR			0x03
#define S2MPM07_PM1_ADDR			0x05
#define S2MPM07_CLOSE1_ADDR			0x0E
#define S2MPM07_ADC_ADDR			0x0A
#define S2MPM07_GPIO_ADDR			0x0B

/* PMIC ADDRESS: VGPIO(0x00) */
#define S2MPM07_VGPIO_REG0			0x00
#define S2MPM07_VGPIO_PSI			0x01
#define S2MPM07_VGPIO_VGI0			0x02
#define S2MPM07_VGPIO_VGI1			0x03
#define S2MPM07_VGPIO_VGI2			0x04
#define S2MPM07_VGPIO_VGI3			0x05
#define S2MPM07_VGPIO_VGI4			0x06
#define S2MPM07_VGPIO_VGI5			0x07
#define S2MPM07_VGPIO_VGI6			0x08
#define S2MPM07_VGPIO_VGI7			0x09
#define S2MPM07_VGPIO_VGI8			0x0A
#define S2MPM07_VGPIO_VGI9			0x0B
#define S2MPM07_VGPIO_VGI10			0x0C
#define S2MPM07_VGPIO_VGI11			0x0D
#define S2MPM07_VGPIO_VGI12			0x0E
#define S2MPM07_VGPIO_VGI13			0x0F
#define S2MPM07_VGPIO_VGI14			0x10
#define S2MPM07_VGPIO_VGI15			0x11
#define S2MPM07_VGPIO_VGI16			0x12
#define S2MPM07_VGPIO_VGI17			0x13
#define S2MPM07_VGPIO_VGI18			0x14

/* PMIC ADDRESS: COMMON(0x03) */
#define S2MPM07_COM_VGPIO_REG0_1		0x00
#define S2MPM07_COM_VGPIO_REG0_2		0x01
#define S2MPM07_COM_CHIP_ID			0x0E
#define S2MPM07_COM_SPMI_CFG1			0x0F
#define S2MPM07_COM_SPMI_CFG2			0x10
#define S2MPM07_COM_SPMI_CFG3			0x11
#define S2MPM07_COM_COM_CTRL1			0x12
#define S2MPM07_COM_COM_CTRL2			0x13
#define S2MPM07_COM_COM_CTRL3			0x14
#define S2MPM07_COM_DUMP_CTRL			0x15
#define S2MPM07_COM_TX_MASK			0x16
#define S2MPM07_COM_IRQ				0x17
#define S2MPM07_COM_COM_CTRL4			0x18
#define S2MPM07_COM_COM_CLK_ON			0x19
#define S2MPM07_COM_COM_CLK_OFF			0x1A
#define S2MPM07_COM_COM_OM			0x1B
#define S2MPM07_COM_COM_OTP_TEST		0x1C
#define S2MPM07_COM_COM_OTP_ADRL		0x1D
#define S2MPM07_COM_COM_OTP_ADRH		0x1E
#define S2MPM07_COM_COM_OTP_DATA		0x1F
#define S2MPM07_COM_COM_MONSEL1			0x20
#define S2MPM07_COM_COM_MONSEL2			0x21
#define S2MPM07_COM_COM_MONRD1			0x22
#define S2MPM07_COM_COM_MONRD2			0x23
#define S2MPM07_COM_COM_CCD			0x24
#define S2MPM07_COM_CHECKSUM_DATA		0x25
#define S2MPM07_COM_CHECKSUM_REF		0x26
#define S2MPM07_COM_CHECKSUM_RESULT		0x27
#define S2MPM07_COM_BUCK_OM			0x28
#define S2MPM07_COM_BUCK_MON_SEL		0x29
#define S2MPM07_COM_BUCK_MON_EN1		0x2A

/* CHIP ID MASK */
#define S2MPM07_CHIP_ID_MASK			(0xFF)
#define S2MPM07_CHIP_ID_HW_MASK			(0x0F)
#define S2MPM07_CHIP_ID_SW_MASK			(0xF0)
#define S2MPM07_CHIP_ID_HW(id)			(id & 0x0F)
#define S2MPM07_CHIP_ID_SW(id)			((id >> 4) & 0x0F)

/* PMIC ADDRESS: OOTP1(0x05) */
#define S2MPM07_PM1_INT1			0x00
#define S2MPM07_PM1_INT2			0x01
#define S2MPM07_PM1_INT3			0x02
#define S2MPM07_PM1_INT1M			0x03
#define S2MPM07_PM1_INT2M			0x04
#define S2MPM07_PM1_INT3M			0x05
#define S2MPM07_PM1_STATUS1			0x06
#define S2MPM07_PM1_STATUS2			0x07
#define S2MPM07_PM1_OFFSRC1_CUR			0x08
#define S2MPM07_PM1_OFFSRC2_CUR			0x09
#define S2MPM07_PM1_OFFSRC1_OLD1		0x0A
#define S2MPM07_PM1_OFFSRC2_OLD1		0x0B
#define S2MPM07_PM1_OFFSRC1_OLD2		0x0C
#define S2MPM07_PM1_OFFSRC2_OLD2		0x0D
#define S2MPM07_PM1_CTRL1			0x17
#define S2MPM07_PM1_CTRL2			0x18
#define S2MPM07_PM1_CTRL3			0x19
#define S2MPM07_PM1_ETC_OTP1			0x1A
#define S2MPM07_PM1_ETC_OTP2			0x1B
#define S2MPM07_PM1_UVLO_OTP			0x1C
#define S2MPM07_PM1_CFG_PM			0x1D
#define S2MPM07_PM1_TIME_CTRL			0x1E
#define S2MPM07_PM1_BUCK1R_CTRL			0x1F
#define S2MPM07_PM1_BUCK1R_OUT1			0x20
#define S2MPM07_PM1_BUCK1R_OUT2			0x21
#define S2MPM07_PM1_BUCK1R_OUT3			0x22
#define S2MPM07_PM1_BUCK1R_OUT4			0x23
#define S2MPM07_PM1_BUCK1R_DVS			0x24
#define S2MPM07_PM1_BUCK1R_OCP			0x25
#define S2MPM07_PM1_BUCK1R_AVP			0x26
#define S2MPM07_PM1_BUCK_SR1R_CTRL		0x27
#define S2MPM07_PM1_BUCK_SR1R_OUT1		0x28
#define S2MPM07_PM1_BUCK_SR1R_OUT2		0x29
#define S2MPM07_PM1_BUCK_SR1R_DVS		0x2A
#define S2MPM07_PM1_BUCK_SR1R_OCP		0x2B
#define S2MPM07_PM1_DVS_LDO8_CTRL		0x2C
#define S2MPM07_PM1_DVS_LDO_OFFSET1		0x2D
#define S2MPM07_PM1_DVS_LDO_RAMP		0x2E
#define S2MPM07_PM1_LDO1R_CTRL			0x2F
#define S2MPM07_PM1_LDO1R_OUT			0x30
#define S2MPM07_PM1_LDO2R_CTRL			0x31
#define S2MPM07_PM1_LDO2R_OUT1			0x32
#define S2MPM07_PM1_LDO2R_OUT2			0x33
#define S2MPM07_PM1_LDO2R_OUT3			0x34
#define S2MPM07_PM1_LDO2R_OUT4			0x35
#define S2MPM07_PM1_LDO3R_CTRL			0x36
#define S2MPM07_PM1_LDO3R_OUT			0x37
#define S2MPM07_PM1_LDO4R_CTRL			0x38
#define S2MPM07_PM1_LDO4R_OUT			0x39
#define S2MPM07_PM1_LDO5R_CTRL			0x3A
#define S2MPM07_PM1_LDO5R_OUT			0x3B
#define S2MPM07_PM1_LDO6R_CTRL			0x3C
#define S2MPM07_PM1_LDO7R_CTRL			0x3D
#define S2MPM07_PM1_LDO7R_OUT			0x3E
#define S2MPM07_PM1_LDO8R_CTRL			0x3F
#define S2MPM07_PM1_LDO8R_OUT			0x40
#define S2MPM07_PM1_LDO9R_CTRL			0x41
#define S2MPM07_PM1_LDO9R_OUT			0x42
#define S2MPM07_PM1_LDO10R_CTRL			0x43
#define S2MPM07_PM1_LDO11R_CTRL			0x44
#define S2MPM07_PM1_LDO12R_CTRL			0x45
#define S2MPM07_PM1_LDO12R_OUT			0x46
#define S2MPM07_PM1_LDO13R_CTRL			0x47
#define S2MPM07_PM1_LDO13R_OUT			0x48
#define S2MPM07_PM1_LDO14R_CTRL			0x49
#define S2MPM07_PM1_LDO14R_OUT			0x4A
#define S2MPM07_PM1_LDO15R_CTRL			0x4B
#define S2MPM07_PM1_LDO15R_OUT			0x4C
#define S2MPM07_PM1_LDO16R_CTRL			0x4D
#define S2MPM07_PM1_LDO17R_CTRL			0x4E
#define S2MPM07_PM1_LDO18R_CTRL			0x4F
#define S2MPM07_PM1_LDO19R_CTRL			0x50
#define S2MPM07_PM1_LDO20R_CTRL			0x51
#define S2MPM07_PM1_LDO21R_CTRL			0x52
#define S2MPM07_PM1_LDO22R_CTRL			0x53
#define S2MPM07_PM1_LDO23R_CTRL			0x54
#define S2MPM07_PM1_LDO_DSCH1			0x55
#define S2MPM07_PM1_LDO_DSCH2			0x56
#define S2MPM07_PM1_LDO_DSCH3			0x57
#define S2MPM07_PM1_LDO_2INP			0x57

/* PMIC ADDRES: PM1_bitmap */
#define BUCK_RAMP_MASK			(0x03)
#define BUCK_RAMP_UP_SHIFT		6

/* CFG_PM reg WTSR_EN Mask */
#define S2MPM07_WTSREN_MASK		0x04

/* LDO/BUCK output voltage control */
#define S2MPM07_LDO_VSEL_MASK1		0xFF	/* LDO_OUT */
#define S2MPM07_LDO_VSEL_MASK2		0x3F	/* LDO_CTRL */
#define S2MPM07_BUCK_VSEL_MASK		0xFF
#define S2MPM07_BUCK_N_VOLTAGES 	(S2MPM07_BUCK_VSEL_MASK + 1)

/* BUCK/LDO Enable control[7:6] */
#define S2MPM07_ENABLE_SHIFT		6
#define S2MPM07_ENABLE_MASK		(0x03 << S2MPM07_ENABLE_SHIFT)
#define S2MPM07_SEL_VGPIO_ON		(0x01 << S2MPM07_ENABLE_SHIFT)

/* PMIC ADDRESS: GPIO_bitmap */
#define S2MPM07_REG_GPIO_STATUS1		(0x04)
#define S2MPM07_PMIC_GPIO_SET0			(0x05)
#define S2MPM07_GPIO_RANGE			(8)

/* GPIO Info */
#define S2MPM07_GPIO_OEN_SHIFT			(6)
#define S2MPM07_GPIO_OEN_MASK			(0x01 << S2MPM07_GPIO_OEN_SHIFT)

#define S2MPM07_GPIO_OUT_SHIFT			(5)
#define S2MPM07_GPIO_OUT_MASK			(0x01 << S2MPM07_GPIO_OUT_SHIFT)

#define S2MPM07_GPIO_PULL_SHIFT			(3)
#define S2MPM07_GPIO_PULL_MASK			(0x03 << S2MPM07_GPIO_PULL_SHIFT)

#define S2MPM07_GPIO_DRV_STR_SHIFT		(0)
#define S2MPM07_GPIO_DRV_STR_MASK		(0x07 << S2MPM07_GPIO_DRV_STR_SHIFT)

#endif /* __LINUX_S2MPM07_REGISTER_H */
