[INF:CM0023] Creating log file ../../build/regression/InterfTypeBad/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<77> s<76> l<1:1> el<1:0>
n<> u<1> t<Interface> p<19> s<3> l<1:1> el<1:10>
n<tnoc_types> u<2> t<StringConst> p<3> l<1:11> el<1:21>
n<> u<3> t<Interface_identifier> p<19> c<2> s<18> l<1:11> el<1:21>
n<> u<4> t<IntegerAtomType_Int> p<5> l<2:13> el<2:16>
n<> u<5> t<Data_type> p<6> c<4> l<2:13> el<2:16>
n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:13> el<2:16>
n<PACKET_CONFIG> u<7> t<StringConst> p<14> s<13> l<2:18> el<2:31>
n<1> u<8> t<IntConst> p<9> l<2:34> el<2:35>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:34> el<2:35>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:34> el<2:35>
n<> u<11> t<Constant_expression> p<12> c<10> l<2:34> el<2:35>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:34> el<2:35>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:34> el<2:35>
n<> u<14> t<Param_assignment> p<15> c<7> l<2:18> el<2:35>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<2:18> el<2:35>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:3> el<2:35>
n<> u<17> t<Parameter_port_declaration> p<18> c<16> l<2:3> el<2:35>
n<> u<18> t<Parameter_port_list> p<19> c<17> l<1:22> el<3:2>
n<> u<19> t<Interface_ansi_header> p<21> c<1> s<20> l<1:1> el<3:3>
n<> u<20> t<Endinterface> p<21> l<4:1> el<4:13>
n<> u<21> t<Interface_declaration> p<22> c<19> l<1:1> el<4:13>
n<> u<22> t<Description> p<76> c<21> s<37> l<1:1> el<4:13>
n<> u<23> t<Interface> p<34> s<25> l<6:1> el<6:10>
n<tnoc_flit_if> u<24> t<StringConst> p<25> l<6:11> el<6:23>
n<> u<25> t<Interface_identifier> p<34> c<24> s<33> l<6:11> el<6:23>
n<tnoc_types> u<26> t<StringConst> p<27> l<7:3> el<7:13>
n<> u<27> t<Data_type> p<28> c<26> l<7:3> el<7:13>
n<> u<28> t<Data_type_or_implicit> p<29> c<27> l<7:3> el<7:13>
n<> u<29> t<Net_port_type> p<30> c<28> l<7:3> el<7:13>
n<> u<30> t<Net_port_header> p<32> c<29> s<31> l<7:3> el<7:13>
n<types> u<31> t<StringConst> p<32> l<7:15> el<7:20>
n<> u<32> t<Ansi_port_declaration> p<33> c<30> l<7:3> el<7:20>
n<> u<33> t<List_of_port_declarations> p<34> c<32> l<6:24> el<8:2>
n<> u<34> t<Interface_ansi_header> p<36> c<23> s<35> l<6:1> el<8:3>
n<> u<35> t<Endinterface> p<36> l<10:1> el<10:13>
n<> u<36> t<Interface_declaration> p<37> c<34> l<6:1> el<10:13>
n<> u<37> t<Description> p<76> c<36> s<75> l<6:1> el<10:13>
n<> u<38> t<Module_keyword> p<42> s<39> l<13:1> el<13:7>
n<dut> u<39> t<StringConst> p<42> s<41> l<13:8> el<13:11>
n<> u<40> t<Port> p<41> l<13:12> el<13:12>
n<> u<41> t<List_of_ports> p<42> c<40> l<13:11> el<13:13>
n<> u<42> t<Module_nonansi_header> p<74> c<38> s<59> l<13:1> el<13:14>
n<tnoc_types> u<43> t<StringConst> p<53> s<49> l<15:1> el<15:11>
n<2> u<44> t<IntConst> p<45> l<15:13> el<15:14>
n<> u<45> t<Primary_literal> p<46> c<44> l<15:13> el<15:14>
n<> u<46> t<Primary> p<47> c<45> l<15:13> el<15:14>
n<> u<47> t<Expression> p<48> c<46> l<15:13> el<15:14>
n<> u<48> t<Mintypmax_expression> p<49> c<47> l<15:13> el<15:14>
n<> u<49> t<Delay_control> p<53> c<48> s<52> l<15:11> el<15:15>
n<i_types> u<50> t<StringConst> p<51> l<15:16> el<15:23>
n<> u<51> t<Net_decl_assignment> p<52> c<50> l<15:16> el<15:23>
n<> u<52> t<List_of_net_decl_assignments> p<53> c<51> l<15:16> el<15:23>
n<> u<53> t<Net_declaration> p<54> c<43> l<15:1> el<15:24>
n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<15:1> el<15:24>
n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<15:1> el<15:24>
n<> u<56> t<Module_common_item> p<57> c<55> l<15:1> el<15:24>
n<> u<57> t<Module_or_generate_item> p<58> c<56> l<15:1> el<15:24>
n<> u<58> t<Non_port_module_item> p<59> c<57> l<15:1> el<15:24>
n<> u<59> t<Module_item> p<74> c<58> s<73> l<15:1> el<15:24>
n<tnoc_flit_if> u<60> t<StringConst> p<70> s<69> l<16:1> el<16:13>
n<tnoc> u<61> t<StringConst> p<62> l<16:14> el<16:18>
n<> u<62> t<Name_of_instance> p<69> c<61> s<68> l<16:14> el<16:18>
n<i_types> u<63> t<StringConst> p<64> l<16:20> el<16:27>
n<> u<64> t<Primary_literal> p<65> c<63> l<16:20> el<16:27>
n<> u<65> t<Primary> p<66> c<64> l<16:20> el<16:27>
n<> u<66> t<Expression> p<67> c<65> l<16:20> el<16:27>
n<> u<67> t<Ordered_port_connection> p<68> c<66> l<16:20> el<16:27>
n<> u<68> t<List_of_port_connections> p<69> c<67> l<16:20> el<16:27>
n<> u<69> t<Hierarchical_instance> p<70> c<62> l<16:14> el<16:28>
n<> u<70> t<Module_instantiation> p<71> c<60> l<16:1> el<16:29>
n<> u<71> t<Module_or_generate_item> p<72> c<70> l<16:1> el<16:29>
n<> u<72> t<Non_port_module_item> p<73> c<71> l<16:1> el<16:29>
n<> u<73> t<Module_item> p<74> c<72> l<16:1> el<16:29>
n<> u<74> t<Module_declaration> p<75> c<42> l<13:1> el<18:10>
n<> u<75> t<Description> p<76> c<74> l<13:1> el<18:10>
n<> u<76> t<Source_text> p<77> c<22> l<1:1> el<18:10>
n<> u<77> t<Top_level_rule> l<1:1> el<20:1>
[WRN:PA0205] dut.sv:1: No timescale set for "tnoc_types".

[WRN:PA0205] dut.sv:6: No timescale set for "tnoc_flit_if".

[WRN:PA0205] dut.sv:13: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:13: Compile module "work@dut".

[INF:CP0304] dut.sv:6: Compile interface "work@tnoc_flit_if".

[INF:CP0304] dut.sv:1: Compile interface "work@tnoc_types".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:13: Top level module "work@dut".

[ERR:EL0538] dut.sv:15:16: Illegal use of an interface as a signal type for "i_types".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/InterfTypeBad/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/InterfTypeBad/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/InterfTypeBad/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallInterfaces:
\_interface: work@tnoc_flit_if (work@tnoc_flit_if) dut.sv:6:1: , endln:10:13, parent:work@dut
  |vpiFullName:work@tnoc_flit_if
  |vpiDefName:work@tnoc_flit_if
  |vpiNet:
  \_logic_net: (work@tnoc_flit_if.types), line:7:15, endln:7:20, parent:work@tnoc_flit_if
    |vpiName:types
    |vpiFullName:work@tnoc_flit_if.types
  |vpiPort:
  \_port: (types), line:7:15, endln:7:20, parent:work@tnoc_flit_if
    |vpiName:types
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@tnoc_flit_if.types), line:7:15, endln:7:20, parent:work@tnoc_flit_if
|uhdmallInterfaces:
\_interface: work@tnoc_types (work@tnoc_types) dut.sv:1:1: , endln:4:13, parent:work@dut
  |vpiFullName:work@tnoc_types
  |vpiParameter:
  \_parameter: (work@tnoc_types.PACKET_CONFIG), line:2:18, endln:2:31, parent:work@tnoc_types
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:2:13, endln:2:16, parent:work@tnoc_types.PACKET_CONFIG
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:PACKET_CONFIG
    |vpiFullName:work@tnoc_types.PACKET_CONFIG
  |vpiParamAssign:
  \_param_assign: , line:2:18, endln:2:35, parent:work@tnoc_types
    |vpiRhs:
    \_constant: , line:2:34, endln:2:35
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:13, endln:2:16, parent:work@tnoc_types.PACKET_CONFIG
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@tnoc_types.PACKET_CONFIG), line:2:18, endln:2:31, parent:work@tnoc_types
  |vpiDefName:work@tnoc_types
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:13:1: , endln:18:10, parent:work@dut
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i_types), line:15:16, endln:15:23, parent:work@dut
    |vpiName:i_types
    |vpiFullName:work@dut.i_types
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:13:1: , endln:18:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.i_types), line:16:20, endln:16:27, parent:work@dut
    |vpiName:i_types
    |vpiFullName:work@dut.i_types
    |vpiNetType:1
  |vpiTopModule:1
  |vpiInterface:
  \_interface: work@tnoc_flit_if (work@dut.tnoc) dut.sv:16:1: , endln:16:29, parent:work@dut
    |vpiName:tnoc
    |vpiFullName:work@dut.tnoc
    |vpiDefName:work@tnoc_flit_if
    |vpiDefFile:dut.sv
    |vpiDefLineNo:6
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:13:1: , endln:18:10
    |vpiPort:
    \_port: (types), line:7:15, endln:7:20, parent:work@dut.tnoc
      |vpiName:types
      |vpiDirection:3
      |vpiHighConn:
      \_ref_obj: (work@dut.i_types), line:16:20, endln:16:27
        |vpiName:i_types
        |vpiFullName:work@dut.i_types
        |vpiActual:
        \_logic_net: (work@dut.i_types), line:16:20, endln:16:27, parent:work@dut
      |vpiLowConn:
      \_ref_obj: (work@dut.types), line:16:20, endln:16:27
        |vpiFullName:work@dut.types
        |vpiActual:
        \_interface: work@tnoc_types (types) dut.sv:13: 
          |vpiName:types
          |vpiDefName:work@tnoc_types
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/InterfTypeBad/dut.sv | ${SURELOG_DIR}/build/regression/InterfTypeBad/roundtrip/dut_000.sv | 7 | 18 | 

