<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4600" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4600{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4600{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4600{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4600{left:81px;bottom:959px;letter-spacing:-0.16px;}
#t5_4600{left:142px;bottom:959px;letter-spacing:-0.17px;}
#t6_4600{left:189px;bottom:959px;letter-spacing:-0.14px;}
#t7_4600{left:419px;bottom:959px;letter-spacing:-0.15px;}
#t8_4600{left:512px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t9_4600{left:512px;bottom:943px;letter-spacing:-0.1px;}
#ta_4600{left:81px;bottom:918px;letter-spacing:-0.16px;}
#tb_4600{left:142px;bottom:918px;letter-spacing:-0.16px;}
#tc_4600{left:189px;bottom:918px;letter-spacing:-0.16px;}
#td_4600{left:418px;bottom:918px;letter-spacing:-0.14px;}
#te_4600{left:512px;bottom:918px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tf_4600{left:81px;bottom:894px;letter-spacing:-0.16px;}
#tg_4600{left:138px;bottom:894px;letter-spacing:-0.16px;}
#th_4600{left:189px;bottom:894px;letter-spacing:-0.14px;}
#ti_4600{left:189px;bottom:872px;letter-spacing:-0.14px;}
#tj_4600{left:418px;bottom:894px;letter-spacing:-0.15px;}
#tk_4600{left:512px;bottom:894px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tl_4600{left:512px;bottom:877px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_4600{left:189px;bottom:848px;}
#tn_4600{left:512px;bottom:848px;letter-spacing:-0.12px;}
#to_4600{left:81px;bottom:823px;letter-spacing:-0.16px;}
#tp_4600{left:138px;bottom:823px;letter-spacing:-0.16px;}
#tq_4600{left:189px;bottom:823px;letter-spacing:-0.14px;}
#tr_4600{left:418px;bottom:823px;letter-spacing:-0.15px;}
#ts_4600{left:512px;bottom:823px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tt_4600{left:694px;bottom:823px;}
#tu_4600{left:697px;bottom:823px;letter-spacing:-0.13px;}
#tv_4600{left:81px;bottom:799px;letter-spacing:-0.16px;}
#tw_4600{left:138px;bottom:799px;letter-spacing:-0.16px;}
#tx_4600{left:189px;bottom:799px;letter-spacing:-0.14px;}
#ty_4600{left:419px;bottom:799px;letter-spacing:-0.15px;}
#tz_4600{left:512px;bottom:799px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t10_4600{left:81px;bottom:774px;letter-spacing:-0.17px;}
#t11_4600{left:138px;bottom:774px;letter-spacing:-0.16px;}
#t12_4600{left:189px;bottom:774px;letter-spacing:-0.14px;}
#t13_4600{left:419px;bottom:774px;letter-spacing:-0.15px;}
#t14_4600{left:512px;bottom:774px;letter-spacing:-0.12px;}
#t15_4600{left:512px;bottom:753px;letter-spacing:-0.12px;}
#t16_4600{left:512px;bottom:736px;letter-spacing:-0.11px;}
#t17_4600{left:512px;bottom:719px;letter-spacing:-0.12px;}
#t18_4600{left:512px;bottom:698px;letter-spacing:-0.12px;}
#t19_4600{left:512px;bottom:681px;letter-spacing:-0.11px;}
#t1a_4600{left:512px;bottom:664px;letter-spacing:-0.12px;}
#t1b_4600{left:81px;bottom:640px;letter-spacing:-0.16px;}
#t1c_4600{left:138px;bottom:640px;letter-spacing:-0.16px;}
#t1d_4600{left:189px;bottom:640px;letter-spacing:-0.14px;}
#t1e_4600{left:418px;bottom:640px;letter-spacing:-0.15px;}
#t1f_4600{left:512px;bottom:640px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1g_4600{left:694px;bottom:640px;}
#t1h_4600{left:697px;bottom:640px;letter-spacing:-0.13px;}
#t1i_4600{left:81px;bottom:616px;letter-spacing:-0.16px;}
#t1j_4600{left:138px;bottom:616px;letter-spacing:-0.16px;}
#t1k_4600{left:189px;bottom:616px;letter-spacing:-0.14px;}
#t1l_4600{left:419px;bottom:616px;letter-spacing:-0.15px;}
#t1m_4600{left:512px;bottom:616px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_4600{left:81px;bottom:591px;letter-spacing:-0.17px;}
#t1o_4600{left:138px;bottom:591px;letter-spacing:-0.16px;}
#t1p_4600{left:189px;bottom:591px;letter-spacing:-0.14px;}
#t1q_4600{left:419px;bottom:591px;letter-spacing:-0.15px;}
#t1r_4600{left:512px;bottom:591px;letter-spacing:-0.12px;}
#t1s_4600{left:512px;bottom:570px;letter-spacing:-0.12px;}
#t1t_4600{left:512px;bottom:553px;letter-spacing:-0.11px;}
#t1u_4600{left:512px;bottom:536px;letter-spacing:-0.12px;}
#t1v_4600{left:512px;bottom:515px;letter-spacing:-0.12px;}
#t1w_4600{left:512px;bottom:498px;letter-spacing:-0.11px;}
#t1x_4600{left:512px;bottom:481px;letter-spacing:-0.12px;}
#t1y_4600{left:81px;bottom:457px;letter-spacing:-0.16px;}
#t1z_4600{left:138px;bottom:457px;letter-spacing:-0.16px;}
#t20_4600{left:189px;bottom:457px;letter-spacing:-0.14px;}
#t21_4600{left:418px;bottom:457px;letter-spacing:-0.15px;}
#t22_4600{left:512px;bottom:457px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t23_4600{left:694px;bottom:457px;}
#t24_4600{left:697px;bottom:457px;letter-spacing:-0.13px;}
#t25_4600{left:81px;bottom:432px;letter-spacing:-0.16px;}
#t26_4600{left:138px;bottom:432px;letter-spacing:-0.16px;}
#t27_4600{left:189px;bottom:432px;letter-spacing:-0.14px;}
#t28_4600{left:419px;bottom:432px;letter-spacing:-0.15px;}
#t29_4600{left:512px;bottom:432px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_4600{left:81px;bottom:408px;letter-spacing:-0.15px;}
#t2b_4600{left:138px;bottom:408px;letter-spacing:-0.16px;}
#t2c_4600{left:189px;bottom:408px;letter-spacing:-0.15px;}
#t2d_4600{left:419px;bottom:408px;letter-spacing:-0.15px;}
#t2e_4600{left:512px;bottom:408px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_4600{left:512px;bottom:386px;letter-spacing:-0.12px;}
#t2g_4600{left:512px;bottom:370px;letter-spacing:-0.11px;}
#t2h_4600{left:512px;bottom:353px;letter-spacing:-0.12px;}
#t2i_4600{left:512px;bottom:331px;letter-spacing:-0.12px;}
#t2j_4600{left:512px;bottom:315px;letter-spacing:-0.11px;}
#t2k_4600{left:512px;bottom:298px;letter-spacing:-0.12px;}
#t2l_4600{left:81px;bottom:273px;letter-spacing:-0.16px;}
#t2m_4600{left:138px;bottom:273px;letter-spacing:-0.16px;}
#t2n_4600{left:189px;bottom:273px;letter-spacing:-0.14px;}
#t2o_4600{left:418px;bottom:273px;letter-spacing:-0.15px;}
#t2p_4600{left:512px;bottom:273px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2q_4600{left:694px;bottom:273px;}
#t2r_4600{left:697px;bottom:273px;letter-spacing:-0.13px;}
#t2s_4600{left:81px;bottom:249px;letter-spacing:-0.17px;}
#t2t_4600{left:138px;bottom:249px;letter-spacing:-0.16px;}
#t2u_4600{left:189px;bottom:249px;letter-spacing:-0.14px;}
#t2v_4600{left:419px;bottom:249px;letter-spacing:-0.15px;}
#t2w_4600{left:512px;bottom:249px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_4600{left:81px;bottom:224px;letter-spacing:-0.16px;}
#t2y_4600{left:138px;bottom:224px;letter-spacing:-0.16px;}
#t2z_4600{left:189px;bottom:224px;letter-spacing:-0.14px;}
#t30_4600{left:419px;bottom:224px;letter-spacing:-0.15px;}
#t31_4600{left:512px;bottom:224px;letter-spacing:-0.12px;}
#t32_4600{left:512px;bottom:203px;letter-spacing:-0.12px;}
#t33_4600{left:512px;bottom:186px;letter-spacing:-0.11px;}
#t34_4600{left:512px;bottom:169px;letter-spacing:-0.12px;}
#t35_4600{left:512px;bottom:148px;letter-spacing:-0.12px;}
#t36_4600{left:512px;bottom:131px;letter-spacing:-0.11px;}
#t37_4600{left:512px;bottom:114px;letter-spacing:-0.12px;}
#t38_4600{left:190px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t39_4600{left:266px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t3a_4600{left:100px;bottom:1025px;letter-spacing:-0.12px;}
#t3b_4600{left:101px;bottom:1008px;letter-spacing:-0.14px;}
#t3c_4600{left:217px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3d_4600{left:435px;bottom:1025px;letter-spacing:-0.15px;}
#t3e_4600{left:437px;bottom:1008px;letter-spacing:-0.13px;}
#t3f_4600{left:633px;bottom:1008px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3g_4600{left:87px;bottom:984px;letter-spacing:-0.18px;}
#t3h_4600{left:143px;bottom:984px;letter-spacing:-0.14px;}

.s1_4600{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4600{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4600{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4600{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4600{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4600{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4600" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4600Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4600" style="-webkit-user-select: none;"><object width="935" height="1210" data="4600/4600.svg" type="image/svg+xml" id="pdf4600" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4600" class="t s1_4600">2-78 </span><span id="t2_4600" class="t s1_4600">Vol. 4 </span>
<span id="t3_4600" class="t s2_4600">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4600" class="t s3_4600">390H </span><span id="t5_4600" class="t s3_4600">912 </span><span id="t6_4600" class="t s3_4600">IA32_PERF_GLOBAL_OVF_CTRL </span><span id="t7_4600" class="t s3_4600">Unique </span><span id="t8_4600" class="t s3_4600">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t9_4600" class="t s3_4600">Control Facilities.” </span>
<span id="ta_4600" class="t s3_4600">390H </span><span id="tb_4600" class="t s3_4600">912 </span><span id="tc_4600" class="t s3_4600">MSR_PERF_GLOBAL_OVF_CTRL </span><span id="td_4600" class="t s3_4600">Unique </span><span id="te_4600" class="t s3_4600">See Section 20.6.2.2, “Global Counter Control Facilities.” </span>
<span id="tf_4600" class="t s3_4600">3F1H </span><span id="tg_4600" class="t s3_4600">1009 </span><span id="th_4600" class="t s3_4600">IA32_PEBS_ENABLE </span>
<span id="ti_4600" class="t s3_4600">(MSR_PEBS_ENABLE) </span>
<span id="tj_4600" class="t s3_4600">Unique </span><span id="tk_4600" class="t s3_4600">See Table 2-2. See Section 20.6.2.4, “Processor Event </span>
<span id="tl_4600" class="t s3_4600">Based Sampling (PEBS).” </span>
<span id="tm_4600" class="t s3_4600">0 </span><span id="tn_4600" class="t s3_4600">Enable PEBS on IA32_PMC0. (R/W) </span>
<span id="to_4600" class="t s3_4600">400H </span><span id="tp_4600" class="t s3_4600">1024 </span><span id="tq_4600" class="t s3_4600">IA32_MC0_CTL </span><span id="tr_4600" class="t s3_4600">Unique </span><span id="ts_4600" class="t s3_4600">See Section 16.3.2.1, “IA32_MC</span><span id="tt_4600" class="t s4_4600">i</span><span id="tu_4600" class="t s3_4600">_CTL MSRs.” </span>
<span id="tv_4600" class="t s3_4600">401H </span><span id="tw_4600" class="t s3_4600">1025 </span><span id="tx_4600" class="t s3_4600">IA32_MC0_STATUS </span><span id="ty_4600" class="t s3_4600">Unique </span><span id="tz_4600" class="t s3_4600">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t10_4600" class="t s3_4600">402H </span><span id="t11_4600" class="t s3_4600">1026 </span><span id="t12_4600" class="t s3_4600">IA32_MC0_ADDR </span><span id="t13_4600" class="t s3_4600">Unique </span><span id="t14_4600" class="t s3_4600">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t15_4600" class="t s3_4600">The IA32_MC0_ADDR register is either not implemented </span>
<span id="t16_4600" class="t s3_4600">or contains no address if the ADDRV flag in the </span>
<span id="t17_4600" class="t s3_4600">IA32_MC0_STATUS register is clear. </span>
<span id="t18_4600" class="t s3_4600">When not implemented in the processor, all reads and </span>
<span id="t19_4600" class="t s3_4600">writes to this MSR will cause a general-protection </span>
<span id="t1a_4600" class="t s3_4600">exception. </span>
<span id="t1b_4600" class="t s3_4600">404H </span><span id="t1c_4600" class="t s3_4600">1028 </span><span id="t1d_4600" class="t s3_4600">IA32_MC1_CTL </span><span id="t1e_4600" class="t s3_4600">Unique </span><span id="t1f_4600" class="t s3_4600">See Section 16.3.2.1, “IA32_MC</span><span id="t1g_4600" class="t s4_4600">i</span><span id="t1h_4600" class="t s3_4600">_CTL MSRs.” </span>
<span id="t1i_4600" class="t s3_4600">405H </span><span id="t1j_4600" class="t s3_4600">1029 </span><span id="t1k_4600" class="t s3_4600">IA32_MC1_STATUS </span><span id="t1l_4600" class="t s3_4600">Unique </span><span id="t1m_4600" class="t s3_4600">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1n_4600" class="t s3_4600">406H </span><span id="t1o_4600" class="t s3_4600">1030 </span><span id="t1p_4600" class="t s3_4600">IA32_MC1_ADDR </span><span id="t1q_4600" class="t s3_4600">Unique </span><span id="t1r_4600" class="t s3_4600">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1s_4600" class="t s3_4600">The IA32_MC1_ADDR register is either not implemented </span>
<span id="t1t_4600" class="t s3_4600">or contains no address if the ADDRV flag in the </span>
<span id="t1u_4600" class="t s3_4600">IA32_MC1_STATUS register is clear. </span>
<span id="t1v_4600" class="t s3_4600">When not implemented in the processor, all reads and </span>
<span id="t1w_4600" class="t s3_4600">writes to this MSR will cause a general-protection </span>
<span id="t1x_4600" class="t s3_4600">exception. </span>
<span id="t1y_4600" class="t s3_4600">408H </span><span id="t1z_4600" class="t s3_4600">1032 </span><span id="t20_4600" class="t s3_4600">IA32_MC2_CTL </span><span id="t21_4600" class="t s3_4600">Unique </span><span id="t22_4600" class="t s3_4600">See Section 16.3.2.1, “IA32_MC</span><span id="t23_4600" class="t s4_4600">i</span><span id="t24_4600" class="t s3_4600">_CTL MSRs.” </span>
<span id="t25_4600" class="t s3_4600">409H </span><span id="t26_4600" class="t s3_4600">1033 </span><span id="t27_4600" class="t s3_4600">IA32_MC2_STATUS </span><span id="t28_4600" class="t s3_4600">Unique </span><span id="t29_4600" class="t s3_4600">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2a_4600" class="t s3_4600">40AH </span><span id="t2b_4600" class="t s3_4600">1034 </span><span id="t2c_4600" class="t s3_4600">IA32_MC2_ADDR </span><span id="t2d_4600" class="t s3_4600">Unique </span><span id="t2e_4600" class="t s3_4600">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2f_4600" class="t s3_4600">The IA32_MC2_ADDR register is either not implemented </span>
<span id="t2g_4600" class="t s3_4600">or contains no address if the ADDRV flag in the </span>
<span id="t2h_4600" class="t s3_4600">IA32_MC2_STATUS register is clear. </span>
<span id="t2i_4600" class="t s3_4600">When not implemented in the processor, all reads and </span>
<span id="t2j_4600" class="t s3_4600">writes to this MSR will cause a general-protection </span>
<span id="t2k_4600" class="t s3_4600">exception. </span>
<span id="t2l_4600" class="t s3_4600">40CH </span><span id="t2m_4600" class="t s3_4600">1036 </span><span id="t2n_4600" class="t s3_4600">IA32_MC4_CTL </span><span id="t2o_4600" class="t s3_4600">Unique </span><span id="t2p_4600" class="t s3_4600">See Section 16.3.2.1, “IA32_MC</span><span id="t2q_4600" class="t s4_4600">i</span><span id="t2r_4600" class="t s3_4600">_CTL MSRs.” </span>
<span id="t2s_4600" class="t s3_4600">40DH </span><span id="t2t_4600" class="t s3_4600">1037 </span><span id="t2u_4600" class="t s3_4600">IA32_MC4_STATUS </span><span id="t2v_4600" class="t s3_4600">Unique </span><span id="t2w_4600" class="t s3_4600">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2x_4600" class="t s3_4600">40EH </span><span id="t2y_4600" class="t s3_4600">1038 </span><span id="t2z_4600" class="t s3_4600">IA32_MC4_ADDR </span><span id="t30_4600" class="t s3_4600">Unique </span><span id="t31_4600" class="t s3_4600">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t32_4600" class="t s3_4600">The MSR_MC4_ADDR register is either not implemented </span>
<span id="t33_4600" class="t s3_4600">or contains no address if the ADDRV flag in the </span>
<span id="t34_4600" class="t s3_4600">MSR_MC4_STATUS register is clear. </span>
<span id="t35_4600" class="t s3_4600">When not implemented in the processor, all reads and </span>
<span id="t36_4600" class="t s3_4600">writes to this MSR will cause a general-protection </span>
<span id="t37_4600" class="t s3_4600">exception. </span>
<span id="t38_4600" class="t s5_4600">Table 2-3. </span><span id="t39_4600" class="t s5_4600">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t3a_4600" class="t s6_4600">Register </span>
<span id="t3b_4600" class="t s6_4600">Address </span><span id="t3c_4600" class="t s6_4600">Register Name / Bit Fields </span>
<span id="t3d_4600" class="t s6_4600">Shared/ </span>
<span id="t3e_4600" class="t s6_4600">Unique </span><span id="t3f_4600" class="t s6_4600">Bit Description </span>
<span id="t3g_4600" class="t s6_4600">Hex </span><span id="t3h_4600" class="t s6_4600">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
