Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Aug 13 18:50:45 2024
| Host         : DESKTOP-HONQQA2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency           1           
TIMING-16  Warning   Large setup violation                      1000        
TIMING-18  Warning   Missing input or output delay              41          
TIMING-20  Warning   Non-clocked latch                          52          
ULMTCS-2   Warning   Control Sets use limits require reduction  1           
LATCH-1    Advisory  Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[4]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.876   -61322.070                  30475                34031        0.050        0.000                      0                34031        4.500        0.000                       0                 16939  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -19.876   -61322.070                  30475                34031        0.050        0.000                      0                34031        4.500        0.000                       0                 16939  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        30475  Failing Endpoints,  Worst Slack      -19.876ns,  Total Violation   -61322.069ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.876ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.843ns  (logic 14.360ns (48.118%)  route 15.483ns (51.882%))
  Logic Levels:           49  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.569     5.121    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     5.577 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.184     5.761    signal_generator/combined_signal[0]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.885 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.330     6.215    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X8Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.810    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.044    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.367 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=10, routed)          0.749     8.116    signal_generator/L3[14]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.306     8.422 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=4, routed)           0.845     9.267    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.152     9.419 r  signal_generator/L0__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.419    signal_generator/L0__5_carry__0_i_1_n_1
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.490     9.909 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.631    10.540    signal_generator/L0__5_carry__0_n_2
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.310    10.850 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.850    signal_generator/i__carry__0_i_89_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.400 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.400    signal_generator/i__carry__0_i_73_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.995    12.509    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    12.633 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.633    signal_generator/i__carry__0_i_81_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.166 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.166    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.216    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.124    14.340 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.340    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.890 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.890    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.925    15.929    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.053    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.603 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.603    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.960    17.677    signal_generator/i__carry__0_i_34_n_1
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    17.801 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.801    signal_generator/i__carry__0_i_43_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.351 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.351    signal_generator/i__carry__0_i_11_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.955    19.420    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124    19.544 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.544    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.094 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.094    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.208 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          1.125    21.333    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.124    21.457 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.457    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.990 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.990    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.949    23.056    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    23.180 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.180    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.150    24.994    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124    25.118 r  signal_generator/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000    25.118    signal_generator/i__carry__0_i_28_n_1
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.651 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.957    26.608    signal_generator/i__carry__0_i_8_n_1
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.732 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.732    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.265 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.265    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.968    28.350    signal_generator/i__carry_i_5__0_n_1
    SLICE_X11Y12         LUT5 (Prop_lut5_I0_O)        0.124    28.474 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.474    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.024 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.024    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.930    30.068    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124    30.192 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.192    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.742 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.940    31.683    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.124    31.807 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.807    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.208 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.208    signal_generator/L0__343_carry_n_1
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.436 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.499    32.935    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.761 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.761    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.076 r  signal_generator/plusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.303    34.379    signal_generator/plusOp_inferred__0/i__carry__0_n_5
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.307    34.686 r  signal_generator/combined_signal_unsigned[7]_i_2/O
                         net (fo=1, routed)           0.154    34.840    signal_generator/combined_signal_unsigned[7]
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.124    34.964 r  signal_generator/combined_signal_unsigned[7]_i_1/O
                         net (fo=1, routed)           0.000    34.964    signal_generator/combined_signal_unsigned[7]_i_1_n_1
    SLICE_X9Y16          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.446    14.818    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/C
                         clock pessimism              0.273    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X9Y16          FDRE (Setup_fdre_C_D)        0.032    15.087    signal_generator/combined_signal_unsigned_reg[7]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -34.964    
  -------------------------------------------------------------------
                         slack                                -19.876    

Slack (VIOLATED) :        -19.625ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.623ns  (logic 14.128ns (47.692%)  route 15.495ns (52.308%))
  Logic Levels:           48  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.569     5.121    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     5.577 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.184     5.761    signal_generator/combined_signal[0]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.885 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.330     6.215    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X8Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.810    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.044    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.367 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=10, routed)          0.749     8.116    signal_generator/L3[14]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.306     8.422 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=4, routed)           0.845     9.267    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.152     9.419 r  signal_generator/L0__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.419    signal_generator/L0__5_carry__0_i_1_n_1
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.490     9.909 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.631    10.540    signal_generator/L0__5_carry__0_n_2
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.310    10.850 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.850    signal_generator/i__carry__0_i_89_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.400 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.400    signal_generator/i__carry__0_i_73_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.995    12.509    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    12.633 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.633    signal_generator/i__carry__0_i_81_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.166 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.166    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.216    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.124    14.340 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.340    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.890 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.890    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.925    15.929    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.053    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.603 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.603    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.960    17.677    signal_generator/i__carry__0_i_34_n_1
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    17.801 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.801    signal_generator/i__carry__0_i_43_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.351 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.351    signal_generator/i__carry__0_i_11_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.955    19.420    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124    19.544 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.544    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.094 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.094    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.208 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          1.125    21.333    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.124    21.457 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.457    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.990 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.990    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.949    23.056    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    23.180 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.180    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.150    24.994    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124    25.118 r  signal_generator/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000    25.118    signal_generator/i__carry__0_i_28_n_1
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.651 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.957    26.608    signal_generator/i__carry__0_i_8_n_1
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.732 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.732    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.265 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.265    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.968    28.350    signal_generator/i__carry_i_5__0_n_1
    SLICE_X11Y12         LUT5 (Prop_lut5_I0_O)        0.124    28.474 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.474    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.024 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.024    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.930    30.068    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124    30.192 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.192    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.742 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.940    31.683    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.124    31.807 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.807    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.208 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.208    signal_generator/L0__343_carry_n_1
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.436 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.499    32.935    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.761 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.761    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.980 r  signal_generator/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.469    34.449    signal_generator/plusOp_inferred__0/i__carry__0_n_8
    SLICE_X12Y15         LUT5 (Prop_lut5_I0_O)        0.295    34.744 r  signal_generator/combined_signal_unsigned[4]_i_1/O
                         net (fo=1, routed)           0.000    34.744    signal_generator/combined_signal_unsigned[4]_i_1_n_1
    SLICE_X12Y15         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.447    14.819    signal_generator/CLK_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.077    15.119    signal_generator/combined_signal_unsigned_reg[4]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -34.744    
  -------------------------------------------------------------------
                         slack                                -19.625    

Slack (VIOLATED) :        -19.615ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.569ns  (logic 14.243ns (48.169%)  route 15.326ns (51.831%))
  Logic Levels:           48  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.569     5.121    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     5.577 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.184     5.761    signal_generator/combined_signal[0]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.885 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.330     6.215    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X8Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.810    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.044    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.367 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=10, routed)          0.749     8.116    signal_generator/L3[14]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.306     8.422 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=4, routed)           0.845     9.267    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.152     9.419 r  signal_generator/L0__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.419    signal_generator/L0__5_carry__0_i_1_n_1
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.490     9.909 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.631    10.540    signal_generator/L0__5_carry__0_n_2
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.310    10.850 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.850    signal_generator/i__carry__0_i_89_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.400 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.400    signal_generator/i__carry__0_i_73_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.995    12.509    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    12.633 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.633    signal_generator/i__carry__0_i_81_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.166 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.166    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.216    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.124    14.340 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.340    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.890 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.890    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.925    15.929    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.053    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.603 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.603    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.960    17.677    signal_generator/i__carry__0_i_34_n_1
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    17.801 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.801    signal_generator/i__carry__0_i_43_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.351 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.351    signal_generator/i__carry__0_i_11_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.955    19.420    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124    19.544 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.544    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.094 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.094    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.208 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          1.125    21.333    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.124    21.457 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.457    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.990 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.990    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.949    23.056    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    23.180 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.180    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.150    24.994    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124    25.118 r  signal_generator/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000    25.118    signal_generator/i__carry__0_i_28_n_1
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.651 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.957    26.608    signal_generator/i__carry__0_i_8_n_1
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.732 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.732    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.265 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.265    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.968    28.350    signal_generator/i__carry_i_5__0_n_1
    SLICE_X11Y12         LUT5 (Prop_lut5_I0_O)        0.124    28.474 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.474    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.024 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.024    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.930    30.068    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124    30.192 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.192    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.742 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.940    31.683    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.124    31.807 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.807    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.208 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.208    signal_generator/L0__343_carry_n_1
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.436 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.499    32.935    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.761 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.761    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.084 r  signal_generator/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.300    34.384    signal_generator/plusOp_inferred__0/i__carry__0_n_7
    SLICE_X11Y16         LUT5 (Prop_lut5_I0_O)        0.306    34.690 r  signal_generator/combined_signal_unsigned[5]_i_1/O
                         net (fo=1, routed)           0.000    34.690    signal_generator/combined_signal_unsigned[5]_i_1_n_1
    SLICE_X11Y16         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.447    14.819    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)        0.032    15.074    signal_generator/combined_signal_unsigned_reg[5]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -34.690    
  -------------------------------------------------------------------
                         slack                                -19.615    

Slack (VIOLATED) :        -19.528ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.478ns  (logic 14.154ns (48.015%)  route 15.324ns (51.985%))
  Logic Levels:           48  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.569     5.121    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     5.577 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.184     5.761    signal_generator/combined_signal[0]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.885 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.330     6.215    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X8Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.810    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.044    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.367 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=10, routed)          0.749     8.116    signal_generator/L3[14]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.306     8.422 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=4, routed)           0.845     9.267    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.152     9.419 r  signal_generator/L0__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.419    signal_generator/L0__5_carry__0_i_1_n_1
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.490     9.909 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.631    10.540    signal_generator/L0__5_carry__0_n_2
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.310    10.850 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.850    signal_generator/i__carry__0_i_89_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.400 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.400    signal_generator/i__carry__0_i_73_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.995    12.509    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    12.633 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.633    signal_generator/i__carry__0_i_81_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.166 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.166    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.216    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.124    14.340 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.340    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.890 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.890    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.925    15.929    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.053    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.603 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.603    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.960    17.677    signal_generator/i__carry__0_i_34_n_1
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    17.801 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.801    signal_generator/i__carry__0_i_43_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.351 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.351    signal_generator/i__carry__0_i_11_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.955    19.420    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124    19.544 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.544    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.094 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.094    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.208 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          1.125    21.333    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.124    21.457 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.457    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.990 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.990    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.949    23.056    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    23.180 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.180    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.150    24.994    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124    25.118 r  signal_generator/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000    25.118    signal_generator/i__carry__0_i_28_n_1
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.651 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.957    26.608    signal_generator/i__carry__0_i_8_n_1
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.732 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.732    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.265 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.265    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.968    28.350    signal_generator/i__carry_i_5__0_n_1
    SLICE_X11Y12         LUT5 (Prop_lut5_I0_O)        0.124    28.474 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.474    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.024 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.024    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.930    30.068    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124    30.192 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.192    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.742 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.940    31.683    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.124    31.807 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.807    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.208 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.208    signal_generator/L0__343_carry_n_1
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.436 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.499    32.935    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.761 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.761    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.000 r  signal_generator/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.299    34.298    signal_generator/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X11Y16         LUT5 (Prop_lut5_I0_O)        0.301    34.599 r  signal_generator/combined_signal_unsigned[6]_i_3/O
                         net (fo=1, routed)           0.000    34.599    signal_generator/combined_signal_unsigned[6]_i_3_n_1
    SLICE_X11Y16         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.447    14.819    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)        0.029    15.071    signal_generator/combined_signal_unsigned_reg[6]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -34.599    
  -------------------------------------------------------------------
                         slack                                -19.528    

Slack (VIOLATED) :        -19.450ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.403ns  (logic 13.946ns (47.431%)  route 15.457ns (52.569%))
  Logic Levels:           47  (CARRY4=30 LUT1=1 LUT2=1 LUT3=3 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.569     5.121    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     5.577 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.184     5.761    signal_generator/combined_signal[0]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.885 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.330     6.215    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X8Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.810    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.044    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.367 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=10, routed)          0.749     8.116    signal_generator/L3[14]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.306     8.422 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=4, routed)           0.845     9.267    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.152     9.419 r  signal_generator/L0__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.419    signal_generator/L0__5_carry__0_i_1_n_1
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.490     9.909 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.631    10.540    signal_generator/L0__5_carry__0_n_2
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.310    10.850 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.850    signal_generator/i__carry__0_i_89_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.400 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.400    signal_generator/i__carry__0_i_73_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.995    12.509    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    12.633 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.633    signal_generator/i__carry__0_i_81_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.166 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.166    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.216    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.124    14.340 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.340    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.890 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.890    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.925    15.929    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.053    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.603 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.603    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.960    17.677    signal_generator/i__carry__0_i_34_n_1
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    17.801 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.801    signal_generator/i__carry__0_i_43_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.351 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.351    signal_generator/i__carry__0_i_11_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.955    19.420    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124    19.544 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.544    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.094 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.094    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.208 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          1.125    21.333    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.124    21.457 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.457    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.990 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.990    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.949    23.056    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    23.180 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.180    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.150    24.994    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124    25.118 r  signal_generator/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000    25.118    signal_generator/i__carry__0_i_28_n_1
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.651 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.957    26.608    signal_generator/i__carry__0_i_8_n_1
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.732 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.732    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.265 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.265    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.968    28.350    signal_generator/i__carry_i_5__0_n_1
    SLICE_X11Y12         LUT5 (Prop_lut5_I0_O)        0.124    28.474 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.474    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.024 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.024    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.930    30.068    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124    30.192 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.192    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.742 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.940    31.683    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.124    31.807 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.807    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.208 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.208    signal_generator/L0__343_carry_n_1
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.436 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.499    32.935    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.857    33.792 r  signal_generator/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.431    34.222    signal_generator/plusOp_inferred__0/i__carry_n_6
    SLICE_X11Y16         LUT5 (Prop_lut5_I0_O)        0.301    34.523 r  signal_generator/combined_signal_unsigned[2]_i_1/O
                         net (fo=1, routed)           0.000    34.523    signal_generator/combined_signal_unsigned[2]_i_1_n_1
    SLICE_X11Y16         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.447    14.819    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)        0.031    15.073    signal_generator/combined_signal_unsigned_reg[2]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -34.523    
  -------------------------------------------------------------------
                         slack                                -19.450    

Slack (VIOLATED) :        -19.373ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.375ns  (logic 13.834ns (47.094%)  route 15.541ns (52.906%))
  Logic Levels:           47  (CARRY4=30 LUT1=1 LUT2=1 LUT3=3 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.569     5.121    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     5.577 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.184     5.761    signal_generator/combined_signal[0]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.885 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.330     6.215    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X8Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.810    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.044    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.367 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=10, routed)          0.749     8.116    signal_generator/L3[14]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.306     8.422 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=4, routed)           0.845     9.267    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.152     9.419 r  signal_generator/L0__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.419    signal_generator/L0__5_carry__0_i_1_n_1
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.490     9.909 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.631    10.540    signal_generator/L0__5_carry__0_n_2
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.310    10.850 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.850    signal_generator/i__carry__0_i_89_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.400 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.400    signal_generator/i__carry__0_i_73_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.995    12.509    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    12.633 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.633    signal_generator/i__carry__0_i_81_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.166 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.166    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.216    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.124    14.340 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.340    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.890 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.890    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.925    15.929    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.053    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.603 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.603    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.960    17.677    signal_generator/i__carry__0_i_34_n_1
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    17.801 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.801    signal_generator/i__carry__0_i_43_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.351 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.351    signal_generator/i__carry__0_i_11_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.955    19.420    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124    19.544 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.544    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.094 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.094    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.208 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          1.125    21.333    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.124    21.457 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.457    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.990 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.990    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.949    23.056    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    23.180 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.180    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.150    24.994    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124    25.118 r  signal_generator/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000    25.118    signal_generator/i__carry__0_i_28_n_1
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.651 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.957    26.608    signal_generator/i__carry__0_i_8_n_1
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.732 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.732    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.265 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.265    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.968    28.350    signal_generator/i__carry_i_5__0_n_1
    SLICE_X11Y12         LUT5 (Prop_lut5_I0_O)        0.124    28.474 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.474    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.024 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.024    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.930    30.068    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124    30.192 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.192    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.742 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.940    31.683    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.124    31.807 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.807    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.208 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.208    signal_generator/L0__343_carry_n_1
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.436 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.499    32.935    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.740    33.675 r  signal_generator/plusOp_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.515    34.190    signal_generator/plusOp_inferred__0/i__carry_n_7
    SLICE_X12Y15         LUT5 (Prop_lut5_I0_O)        0.306    34.496 r  signal_generator/combined_signal_unsigned[1]_i_1/O
                         net (fo=1, routed)           0.000    34.496    signal_generator/combined_signal_unsigned[1]_i_1_n_1
    SLICE_X12Y15         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.447    14.819    signal_generator/CLK_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.081    15.123    signal_generator/combined_signal_unsigned_reg[1]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -34.496    
  -------------------------------------------------------------------
                         slack                                -19.373    

Slack (VIOLATED) :        -19.371ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.372ns  (logic 14.016ns (47.720%)  route 15.356ns (52.280%))
  Logic Levels:           47  (CARRY4=30 LUT1=1 LUT2=1 LUT3=3 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.569     5.121    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     5.577 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.184     5.761    signal_generator/combined_signal[0]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.885 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.330     6.215    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X8Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.810    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.044    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.367 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=10, routed)          0.749     8.116    signal_generator/L3[14]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.306     8.422 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=4, routed)           0.845     9.267    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.152     9.419 r  signal_generator/L0__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.419    signal_generator/L0__5_carry__0_i_1_n_1
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.490     9.909 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.631    10.540    signal_generator/L0__5_carry__0_n_2
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.310    10.850 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.850    signal_generator/i__carry__0_i_89_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.400 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.400    signal_generator/i__carry__0_i_73_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.995    12.509    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    12.633 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.633    signal_generator/i__carry__0_i_81_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.166 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.166    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.216    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.124    14.340 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.340    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.890 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.890    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.925    15.929    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.053    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.603 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.603    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.960    17.677    signal_generator/i__carry__0_i_34_n_1
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    17.801 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.801    signal_generator/i__carry__0_i_43_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.351 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.351    signal_generator/i__carry__0_i_11_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.955    19.420    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124    19.544 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.544    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.094 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.094    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.208 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          1.125    21.333    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.124    21.457 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.457    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.990 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.990    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.949    23.056    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    23.180 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.180    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.150    24.994    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124    25.118 r  signal_generator/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000    25.118    signal_generator/i__carry__0_i_28_n_1
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.651 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.957    26.608    signal_generator/i__carry__0_i_8_n_1
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.732 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.732    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.265 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.265    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.968    28.350    signal_generator/i__carry_i_5__0_n_1
    SLICE_X11Y12         LUT5 (Prop_lut5_I0_O)        0.124    28.474 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.474    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.024 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.024    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.930    30.068    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124    30.192 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.192    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.742 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.940    31.683    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.124    31.807 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.807    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.208 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.208    signal_generator/L0__343_carry_n_1
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.436 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.499    32.935    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.921    33.856 r  signal_generator/plusOp_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.330    34.185    signal_generator/plusOp_inferred__0/i__carry_n_5
    SLICE_X12Y15         LUT5 (Prop_lut5_I0_O)        0.307    34.492 r  signal_generator/combined_signal_unsigned[3]_i_1/O
                         net (fo=1, routed)           0.000    34.492    signal_generator/combined_signal_unsigned[3]_i_1_n_1
    SLICE_X12Y15         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.447    14.819    signal_generator/CLK_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.079    15.121    signal_generator/combined_signal_unsigned_reg[3]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -34.492    
  -------------------------------------------------------------------
                         slack                                -19.371    

Slack (VIOLATED) :        -19.017ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.969ns  (logic 13.648ns (47.112%)  route 15.321ns (52.888%))
  Logic Levels:           47  (CARRY4=30 LUT1=1 LUT2=1 LUT3=3 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.569     5.121    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     5.577 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.184     5.761    signal_generator/combined_signal[0]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.885 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.330     6.215    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X8Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.810    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.044    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.367 r  signal_generator/L0__5_carry_i_10/O[1]
                         net (fo=10, routed)          0.749     8.116    signal_generator/L3[14]
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.306     8.422 r  signal_generator/L0__5_carry_i_1/O
                         net (fo=4, routed)           0.845     9.267    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.152     9.419 r  signal_generator/L0__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.419    signal_generator/L0__5_carry__0_i_1_n_1
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.490     9.909 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.631    10.540    signal_generator/L0__5_carry__0_n_2
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.310    10.850 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.850    signal_generator/i__carry__0_i_89_n_1
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.400 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.400    signal_generator/i__carry__0_i_73_n_1
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.995    12.509    signal_generator/i__carry__0_i_72_n_1
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124    12.633 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.633    signal_generator/i__carry__0_i_81_n_1
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.166 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.166    signal_generator/i__carry__0_i_63_n_1
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.216    signal_generator/i__carry__0_i_62_n_1
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.124    14.340 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.340    signal_generator/i__carry__0_i_71_n_1
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.890 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.890    signal_generator/i__carry__0_i_53_n_1
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.004 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.925    15.929    signal_generator/i__carry__0_i_52_n_1
    SLICE_X3Y15          LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.053    signal_generator/i__carry__0_i_61_n_1
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.603 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.603    signal_generator/i__carry__0_i_35_n_1
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.717 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.960    17.677    signal_generator/i__carry__0_i_34_n_1
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    17.801 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.801    signal_generator/i__carry__0_i_43_n_1
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.351 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.351    signal_generator/i__carry__0_i_11_n_1
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.955    19.420    signal_generator/i__carry__0_i_10_n_1
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124    19.544 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.544    signal_generator/i__carry__0_i_33_n_1
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.094 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.094    signal_generator/i__carry__0_i_9_n_1
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.208 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          1.125    21.333    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X6Y12          LUT5 (Prop_lut5_I0_O)        0.124    21.457 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.457    signal_generator/i__carry__0_i_47_n_1
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.990 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.990    signal_generator/i__carry__0_i_16_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.107 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.949    23.056    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.124    23.180 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.180    signal_generator/i__carry__0_i_51_n_1
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.844 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.150    24.994    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.124    25.118 r  signal_generator/i__carry__0_i_28/O
                         net (fo=1, routed)           0.000    25.118    signal_generator/i__carry__0_i_28_n_1
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.651 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.957    26.608    signal_generator/i__carry__0_i_8_n_1
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.732 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.732    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.265 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.265    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.968    28.350    signal_generator/i__carry_i_5__0_n_1
    SLICE_X11Y12         LUT5 (Prop_lut5_I0_O)        0.124    28.474 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.474    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.024 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.024    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.930    30.068    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124    30.192 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    30.192    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.742 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.940    31.683    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.124    31.807 r  signal_generator/L0__343_carry_i_3/O
                         net (fo=1, routed)           0.000    31.807    signal_generator/L0__343_carry_i_3_n_1
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.208 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.208    signal_generator/L0__343_carry_n_1
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.436 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.499    32.935    signal_generator/L0__343_carry__0_n_2
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.565    33.500 r  signal_generator/plusOp_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.296    33.795    signal_generator/plusOp_inferred__0/i__carry_n_8
    SLICE_X11Y16         LUT5 (Prop_lut5_I0_O)        0.295    34.090 r  signal_generator/combined_signal_unsigned[0]_i_1/O
                         net (fo=1, routed)           0.000    34.090    signal_generator/combined_signal_unsigned[0]_i_1_n_1
    SLICE_X11Y16         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.447    14.819    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)        0.031    15.073    signal_generator/combined_signal_unsigned_reg[0]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -34.090    
  -------------------------------------------------------------------
                         slack                                -19.017    

Slack (VIOLATED) :        -7.876ns  (required time - arrival time)
  Source:                 recorder/b_out_data_in_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[802][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.761ns  (logic 0.766ns (4.313%)  route 16.995ns (95.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.552     5.103    recorder/CLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  recorder/b_out_data_in_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  recorder/b_out_data_in_reg[0]_rep/Q
                         net (fo=176, routed)        10.233    15.854    recorder/signal_buffer_out/buffer_array_reg[344][0]_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.124    15.978 r  recorder/signal_buffer_out/buffer_array[10][0]_i_2/O
                         net (fo=40, routed)          6.762    22.740    recorder/signal_buffer_out/buffer_array[10][0]_i_2_n_1
    SLICE_X44Y61         LUT5 (Prop_lut5_I3_O)        0.124    22.864 r  recorder/signal_buffer_out/buffer_array[802][0]_i_1/O
                         net (fo=1, routed)           0.000    22.864    recorder/signal_buffer_out/buffer_array[802]1_out[0]
    SLICE_X44Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[802][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.432    14.803    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[802][0]/C
                         clock pessimism              0.188    14.991    
                         clock uncertainty           -0.035    14.956    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.032    14.988    recorder/signal_buffer_out/buffer_array_reg[802][0]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -22.864    
  -------------------------------------------------------------------
                         slack                                 -7.876    

Slack (VIOLATED) :        -7.321ns  (required time - arrival time)
  Source:                 recorder/b_out_data_in_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[810][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.207ns  (logic 0.766ns (4.452%)  route 16.441ns (95.548%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.552     5.103    recorder/CLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  recorder/b_out_data_in_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  recorder/b_out_data_in_reg[0]_rep/Q
                         net (fo=176, routed)        10.233    15.854    recorder/signal_buffer_out/buffer_array_reg[344][0]_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.124    15.978 r  recorder/signal_buffer_out/buffer_array[10][0]_i_2/O
                         net (fo=40, routed)          6.209    22.187    recorder/signal_buffer_out/buffer_array[10][0]_i_2_n_1
    SLICE_X45Y56         LUT5 (Prop_lut5_I3_O)        0.124    22.311 r  recorder/signal_buffer_out/buffer_array[810][0]_i_1/O
                         net (fo=1, routed)           0.000    22.311    recorder/signal_buffer_out/buffer_array[810]1_out[0]
    SLICE_X45Y56         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[810][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.435    14.806    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X45Y56         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[810][0]/C
                         clock pessimism              0.188    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X45Y56         FDRE (Setup_fdre_C_D)        0.031    14.990    recorder/signal_buffer_out/buffer_array_reg[810][0]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -22.311    
  -------------------------------------------------------------------
                         slack                                 -7.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[663][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[662][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.263%)  route 0.216ns (53.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.554     1.467    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[663][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  recorder/signal_buffer_out/buffer_array_reg[663][4]/Q
                         net (fo=1, routed)           0.216     1.824    recorder/signal_buffer_out/buffer_array_reg_n_1_[663][4]
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  recorder/signal_buffer_out/buffer_array[662][4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    recorder/signal_buffer_out/buffer_array[662][4]_i_1_n_1
    SLICE_X36Y23         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[662][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.819     1.977    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[662][4]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.092     1.819    recorder/signal_buffer_out/buffer_array_reg[662][4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[226][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[225][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.817%)  route 0.220ns (54.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.560     1.473    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X36Y98         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[226][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  recorder/signal_buffer_in/buffer_array_reg[226][2]/Q
                         net (fo=1, routed)           0.220     1.834    recorder/signal_buffer_in/buffer_array_reg_n_1_[226][2]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.879 r  recorder/signal_buffer_in/buffer_array[225][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.879    recorder/signal_buffer_in/buffer_array[225][2]_i_1__0_n_1
    SLICE_X32Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[225][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.828     1.987    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[225][2]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.092     1.829    recorder/signal_buffer_in/buffer_array_reg[225][2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[57][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[56][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.676%)  route 0.221ns (54.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.642     1.556    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X40Y102        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[57][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  recorder/signal_buffer_in/buffer_array_reg[57][0]/Q
                         net (fo=1, routed)           0.221     1.918    recorder/signal_buffer_in/buffer_array_reg_n_1_[57][0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.963 r  recorder/signal_buffer_in/buffer_array[56][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.963    recorder/signal_buffer_in/buffer_array[56][0]_i_1__0_n_1
    SLICE_X33Y103        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[56][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.914     2.072    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[56][0]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X33Y103        FDRE (Hold_fdre_C_D)         0.092     1.911    recorder/signal_buffer_in/buffer_array_reg[56][0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[550][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[549][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (44.997%)  route 0.227ns (55.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.560     1.473    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[550][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  recorder/signal_buffer_out/buffer_array_reg[550][5]/Q
                         net (fo=1, routed)           0.227     1.842    recorder/signal_buffer_out/buffer_array_reg_n_1_[550][5]
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.887 r  recorder/signal_buffer_out/buffer_array[549][5]_i_1/O
                         net (fo=1, routed)           0.000     1.887    recorder/signal_buffer_out/buffer_array[549]1_out[5]
    SLICE_X31Y37         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[549][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.830     1.988    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[549][5]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092     1.830    recorder/signal_buffer_out/buffer_array_reg[549][5]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[408][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[407][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.332%)  route 0.234ns (55.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.556     1.469    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[408][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  recorder/signal_buffer_out/buffer_array_reg[408][1]/Q
                         net (fo=1, routed)           0.234     1.844    recorder/signal_buffer_out/buffer_array_reg_n_1_[408][1]
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.889 r  recorder/signal_buffer_out/buffer_array[407][1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    recorder/signal_buffer_out/buffer_array[407][1]_i_1_n_1
    SLICE_X37Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[407][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.826     1.984    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[407][1]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.091     1.825    recorder/signal_buffer_out/buffer_array_reg[407][1]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[256][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[255][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.319%)  route 0.184ns (49.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.644     1.558    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[256][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  recorder/signal_buffer_in/buffer_array_reg[256][6]/Q
                         net (fo=1, routed)           0.184     1.883    recorder/signal_buffer_in/buffer_array_reg_n_1_[256][6]
    SLICE_X52Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.928 r  recorder/signal_buffer_in/buffer_array[255][6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.928    recorder/signal_buffer_in/buffer_array[255][6]_i_1__0_n_1
    SLICE_X52Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[255][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.833     1.992    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[255][6]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.121     1.863    recorder/signal_buffer_in/buffer_array_reg[255][6]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[859][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[858][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.977%)  route 0.237ns (56.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.565     1.478    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X36Y3          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[859][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  recorder/signal_buffer_out/buffer_array_reg[859][0]/Q
                         net (fo=1, routed)           0.237     1.856    recorder/signal_buffer_out/buffer_array_reg_n_1_[859][0]
    SLICE_X35Y2          LUT5 (Prop_lut5_I2_O)        0.045     1.901 r  recorder/signal_buffer_out/buffer_array[858][0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    recorder/signal_buffer_out/buffer_array[858][0]_i_1_n_1
    SLICE_X35Y2          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[858][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.834     1.992    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[858][0]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.092     1.834    recorder/signal_buffer_out/buffer_array_reg[858][0]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[662][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[661][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.255%)  route 0.234ns (55.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.552     1.465    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[662][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  recorder/signal_buffer_out/buffer_array_reg[662][7]/Q
                         net (fo=1, routed)           0.234     1.841    recorder/signal_buffer_out/buffer_array_reg_n_1_[662][7]
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.886 r  recorder/signal_buffer_out/buffer_array[661][7]_i_2/O
                         net (fo=1, routed)           0.000     1.886    recorder/signal_buffer_out/buffer_array[661][7]_i_2_n_1
    SLICE_X37Y25         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[661][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.818     1.976    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[661][7]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.092     1.818    recorder/signal_buffer_out/buffer_array_reg[661][7]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[1001][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[1000][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.124%)  route 0.278ns (59.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.591     1.504    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1001][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  recorder/signal_buffer_out/buffer_array_reg[1001][0]/Q
                         net (fo=1, routed)           0.278     1.923    recorder/signal_buffer_out/buffer_array_reg_n_1_[1001][0]
    SLICE_X60Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.968 r  recorder/signal_buffer_out/buffer_array[1000][0]_i_1/O
                         net (fo=1, routed)           0.000     1.968    recorder/signal_buffer_out/buffer_array[1000][0]_i_1_n_1
    SLICE_X60Y46         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1000][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.866     2.024    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1000][0]/C
                         clock pessimism             -0.245     1.779    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.121     1.900    recorder/signal_buffer_out/buffer_array_reg[1000][0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[859][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[858][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.003%)  route 0.237ns (55.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.566     1.479    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X36Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[859][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  recorder/signal_buffer_out/buffer_array_reg[859][1]/Q
                         net (fo=1, routed)           0.237     1.857    recorder/signal_buffer_out/buffer_array_reg_n_1_[859][1]
    SLICE_X35Y2          LUT5 (Prop_lut5_I2_O)        0.045     1.902 r  recorder/signal_buffer_out/buffer_array[858][1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    recorder/signal_buffer_out/buffer_array[858][1]_i_1_n_1
    SLICE_X35Y2          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[858][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.834     1.992    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[858][1]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.091     1.833    recorder/signal_buffer_out/buffer_array_reg[858][1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y44    AUD_PWM_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     playback_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     recording_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y43    PWM/pwm_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y42    PWM/pwm_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y43    PWM/pwm_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y43    PWM/pwm_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y42    PWM/pwm_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y43    PWM/pwm_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     playback_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     playback_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     recording_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     recording_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43    PWM/pwm_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43    PWM/pwm_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42    PWM/pwm_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42    PWM/pwm_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     playback_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     playback_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     recording_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53     recording_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43    PWM/pwm_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43    PWM/pwm_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42    PWM/pwm_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y42    PWM/pwm_cnt_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.823ns  (logic 10.310ns (29.607%)  route 24.513ns (70.393%))
  Logic Levels:           33  (CARRY4=12 LDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[0]/G
    SLICE_X15Y2          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[0]/Q
                         net (fo=94, routed)          4.284     4.843    signal_generator/sine_generator/sine/Q[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.152     4.995 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_123/O
                         net (fo=9, routed)           1.330     6.325    signal_generator/sine_generator/sine/signal_val3__0_carry_i_123_n_1
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.326     6.651 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_276/O
                         net (fo=1, routed)           0.783     7.434    signal_generator/sine_generator/sine/signal_val3__0_carry_i_276_n_1
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.558 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_148/O
                         net (fo=1, routed)           0.000     7.558    signal_generator/sine_generator/sine/signal_val3__0_carry_i_148_n_1
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     7.770 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_63/O
                         net (fo=1, routed)           1.174     8.944    signal_generator/sine_generator/sine/signal_val3__0_carry_i_63_n_1
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.299     9.243 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     9.243    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.460 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.209    10.669    signal_generator/sine_generator/sine_n_1
    SLICE_X13Y6          LUT4 (Prop_lut4_I3_O)        0.299    10.968 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.593    11.561    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.965 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.965    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.280 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[3]
                         net (fo=2, routed)           0.964    13.244    signal_generator/sine_generator/signal_val3__0_carry__0_n_5
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.340    13.584 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_4/O
                         net (fo=2, routed)           0.607    14.191    signal_generator/sine_generator/signal_val3__97_carry__0_i_4_n_1
    SLICE_X10Y8          LUT4 (Prop_lut4_I0_O)        0.355    14.546 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.546    signal_generator/sine_generator/signal_val3__97_carry__0_i_8_n_1
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.090 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[2]
                         net (fo=7, routed)           1.282    16.372    signal_generator/sine_generator/signal_val3__0[10]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.301    16.673 r  signal_generator/sine_generator/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.673    signal_generator/sine_generator/i__carry__1_i_2_n_1
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.025 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.833    17.857    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.307    18.164 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.810    18.974    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.500 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.500    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.614 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.614    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.836 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          1.645    21.480    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.299    21.779 r  signal_generator/sine_generator/signal_val1__66_carry_i_1/O
                         net (fo=1, routed)           0.000    21.779    signal_generator/sine_generator/signal_val1__66_carry_i_1_n_1
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.180 r  signal_generator/sine_generator/signal_val1__66_carry/CO[3]
                         net (fo=1, routed)           0.000    22.180    signal_generator/sine_generator/signal_val1__66_carry_n_1
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.493 r  signal_generator/sine_generator/signal_val1__66_carry__0/O[3]
                         net (fo=3, routed)           0.887    23.380    signal_generator/sine_generator/signal_val1__66_carry__0_n_5
    SLICE_X3Y11          LUT3 (Prop_lut3_I1_O)        0.306    23.686 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.395    25.081    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.152    25.233 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.787    26.020    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.326    26.346 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.346    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.878 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.878    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.212 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[1]
                         net (fo=3, routed)           0.973    28.185    signal_generator/sine_generator/signal_val1__104_carry__2_n_7
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.303    28.488 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_1/O
                         net (fo=1, routed)           0.687    29.174    signal_generator/sine_generator/signal_val1__148_carry__3_i_1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    29.619 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.805    30.425    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    30.782 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.881    31.663    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.326    31.989 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.819    32.808    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X5Y11          LUT5 (Prop_lut5_I0_O)        0.124    32.932 r  signal_generator/sine_generator/signal_val_reg[8]_i_2/O
                         net (fo=2, routed)           0.814    33.745    signal_generator/sine_generator/signal_val_reg[8]_i_2_n_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124    33.869 r  signal_generator/sine_generator/signal_val_reg[7]_i_1/O
                         net (fo=1, routed)           0.954    34.823    signal_generator/sine_generator/signal_val_reg[7]_i_1_n_1
    SLICE_X2Y9           LDCE                                         r  signal_generator/sine_generator/signal_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.437ns  (logic 10.310ns (29.939%)  route 24.127ns (70.061%))
  Logic Levels:           33  (CARRY4=12 LDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[0]/G
    SLICE_X15Y2          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[0]/Q
                         net (fo=94, routed)          4.284     4.843    signal_generator/sine_generator/sine/Q[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.152     4.995 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_123/O
                         net (fo=9, routed)           1.330     6.325    signal_generator/sine_generator/sine/signal_val3__0_carry_i_123_n_1
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.326     6.651 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_276/O
                         net (fo=1, routed)           0.783     7.434    signal_generator/sine_generator/sine/signal_val3__0_carry_i_276_n_1
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.558 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_148/O
                         net (fo=1, routed)           0.000     7.558    signal_generator/sine_generator/sine/signal_val3__0_carry_i_148_n_1
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     7.770 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_63/O
                         net (fo=1, routed)           1.174     8.944    signal_generator/sine_generator/sine/signal_val3__0_carry_i_63_n_1
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.299     9.243 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     9.243    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.460 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.209    10.669    signal_generator/sine_generator/sine_n_1
    SLICE_X13Y6          LUT4 (Prop_lut4_I3_O)        0.299    10.968 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.593    11.561    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.965 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.965    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.280 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[3]
                         net (fo=2, routed)           0.964    13.244    signal_generator/sine_generator/signal_val3__0_carry__0_n_5
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.340    13.584 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_4/O
                         net (fo=2, routed)           0.607    14.191    signal_generator/sine_generator/signal_val3__97_carry__0_i_4_n_1
    SLICE_X10Y8          LUT4 (Prop_lut4_I0_O)        0.355    14.546 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.546    signal_generator/sine_generator/signal_val3__97_carry__0_i_8_n_1
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.090 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[2]
                         net (fo=7, routed)           1.282    16.372    signal_generator/sine_generator/signal_val3__0[10]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.301    16.673 r  signal_generator/sine_generator/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.673    signal_generator/sine_generator/i__carry__1_i_2_n_1
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.025 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.833    17.857    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.307    18.164 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.810    18.974    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.500 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.500    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.614 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.614    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.836 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          1.645    21.480    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.299    21.779 r  signal_generator/sine_generator/signal_val1__66_carry_i_1/O
                         net (fo=1, routed)           0.000    21.779    signal_generator/sine_generator/signal_val1__66_carry_i_1_n_1
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.180 r  signal_generator/sine_generator/signal_val1__66_carry/CO[3]
                         net (fo=1, routed)           0.000    22.180    signal_generator/sine_generator/signal_val1__66_carry_n_1
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.493 r  signal_generator/sine_generator/signal_val1__66_carry__0/O[3]
                         net (fo=3, routed)           0.887    23.380    signal_generator/sine_generator/signal_val1__66_carry__0_n_5
    SLICE_X3Y11          LUT3 (Prop_lut3_I1_O)        0.306    23.686 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.395    25.081    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.152    25.233 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.787    26.020    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.326    26.346 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.346    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.878 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.878    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.212 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[1]
                         net (fo=3, routed)           0.973    28.185    signal_generator/sine_generator/signal_val1__104_carry__2_n_7
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.303    28.488 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_1/O
                         net (fo=1, routed)           0.687    29.174    signal_generator/sine_generator/signal_val1__148_carry__3_i_1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    29.619 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.805    30.425    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    30.782 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.881    31.663    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.326    31.989 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.819    32.808    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X5Y11          LUT5 (Prop_lut5_I0_O)        0.124    32.932 r  signal_generator/sine_generator/signal_val_reg[8]_i_2/O
                         net (fo=2, routed)           0.828    33.759    signal_generator/sine_generator/signal_val_reg[8]_i_2_n_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I1_O)        0.124    33.883 r  signal_generator/sine_generator/signal_val_reg[8]_i_1/O
                         net (fo=1, routed)           0.554    34.437    signal_generator/sine_generator/signal_val_reg[8]_i_1_n_1
    SLICE_X5Y11          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.391ns  (logic 10.180ns (30.487%)  route 23.211ns (69.513%))
  Logic Levels:           32  (CARRY4=12 LDCE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[0]/G
    SLICE_X15Y2          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[0]/Q
                         net (fo=94, routed)          4.284     4.843    signal_generator/sine_generator/sine/Q[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.152     4.995 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_123/O
                         net (fo=9, routed)           1.330     6.325    signal_generator/sine_generator/sine/signal_val3__0_carry_i_123_n_1
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.326     6.651 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_276/O
                         net (fo=1, routed)           0.783     7.434    signal_generator/sine_generator/sine/signal_val3__0_carry_i_276_n_1
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.558 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_148/O
                         net (fo=1, routed)           0.000     7.558    signal_generator/sine_generator/sine/signal_val3__0_carry_i_148_n_1
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     7.770 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_63/O
                         net (fo=1, routed)           1.174     8.944    signal_generator/sine_generator/sine/signal_val3__0_carry_i_63_n_1
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.299     9.243 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     9.243    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.460 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.209    10.669    signal_generator/sine_generator/sine_n_1
    SLICE_X13Y6          LUT4 (Prop_lut4_I3_O)        0.299    10.968 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.593    11.561    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.965 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.965    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.280 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[3]
                         net (fo=2, routed)           0.964    13.244    signal_generator/sine_generator/signal_val3__0_carry__0_n_5
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.340    13.584 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_4/O
                         net (fo=2, routed)           0.607    14.191    signal_generator/sine_generator/signal_val3__97_carry__0_i_4_n_1
    SLICE_X10Y8          LUT4 (Prop_lut4_I0_O)        0.355    14.546 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.546    signal_generator/sine_generator/signal_val3__97_carry__0_i_8_n_1
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.090 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[2]
                         net (fo=7, routed)           1.282    16.372    signal_generator/sine_generator/signal_val3__0[10]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.301    16.673 r  signal_generator/sine_generator/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.673    signal_generator/sine_generator/i__carry__1_i_2_n_1
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.025 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.833    17.857    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.307    18.164 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.810    18.974    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.500 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.500    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.614 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.614    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.836 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          1.645    21.480    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.299    21.779 r  signal_generator/sine_generator/signal_val1__66_carry_i_1/O
                         net (fo=1, routed)           0.000    21.779    signal_generator/sine_generator/signal_val1__66_carry_i_1_n_1
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.180 r  signal_generator/sine_generator/signal_val1__66_carry/CO[3]
                         net (fo=1, routed)           0.000    22.180    signal_generator/sine_generator/signal_val1__66_carry_n_1
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.493 r  signal_generator/sine_generator/signal_val1__66_carry__0/O[3]
                         net (fo=3, routed)           0.887    23.380    signal_generator/sine_generator/signal_val1__66_carry__0_n_5
    SLICE_X3Y11          LUT3 (Prop_lut3_I1_O)        0.306    23.686 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.395    25.081    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.152    25.233 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.787    26.020    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.326    26.346 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.346    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.878 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.878    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.212 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[1]
                         net (fo=3, routed)           0.973    28.185    signal_generator/sine_generator/signal_val1__104_carry__2_n_7
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.303    28.488 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_1/O
                         net (fo=1, routed)           0.687    29.174    signal_generator/sine_generator/signal_val1__148_carry__3_i_1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    29.619 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.805    30.425    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    30.782 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.894    31.676    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.326    32.002 r  signal_generator/sine_generator/signal_val_reg[4]_i_2/O
                         net (fo=1, routed)           0.469    32.471    signal_generator/sine_generator/signal_val_reg[4]_i_2_n_1
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.118    32.589 r  signal_generator/sine_generator/signal_val_reg[4]_i_1/O
                         net (fo=1, routed)           0.802    33.391    signal_generator/sine_generator/signal_val_reg[4]_i_1_n_1
    SLICE_X14Y11         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.327ns  (logic 10.186ns (30.564%)  route 23.141ns (69.436%))
  Logic Levels:           32  (CARRY4=12 LDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[0]/G
    SLICE_X15Y2          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[0]/Q
                         net (fo=94, routed)          4.284     4.843    signal_generator/sine_generator/sine/Q[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.152     4.995 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_123/O
                         net (fo=9, routed)           1.330     6.325    signal_generator/sine_generator/sine/signal_val3__0_carry_i_123_n_1
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.326     6.651 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_276/O
                         net (fo=1, routed)           0.783     7.434    signal_generator/sine_generator/sine/signal_val3__0_carry_i_276_n_1
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.558 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_148/O
                         net (fo=1, routed)           0.000     7.558    signal_generator/sine_generator/sine/signal_val3__0_carry_i_148_n_1
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     7.770 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_63/O
                         net (fo=1, routed)           1.174     8.944    signal_generator/sine_generator/sine/signal_val3__0_carry_i_63_n_1
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.299     9.243 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     9.243    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.460 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.209    10.669    signal_generator/sine_generator/sine_n_1
    SLICE_X13Y6          LUT4 (Prop_lut4_I3_O)        0.299    10.968 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.593    11.561    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.965 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.965    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.280 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[3]
                         net (fo=2, routed)           0.964    13.244    signal_generator/sine_generator/signal_val3__0_carry__0_n_5
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.340    13.584 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_4/O
                         net (fo=2, routed)           0.607    14.191    signal_generator/sine_generator/signal_val3__97_carry__0_i_4_n_1
    SLICE_X10Y8          LUT4 (Prop_lut4_I0_O)        0.355    14.546 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.546    signal_generator/sine_generator/signal_val3__97_carry__0_i_8_n_1
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.090 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[2]
                         net (fo=7, routed)           1.282    16.372    signal_generator/sine_generator/signal_val3__0[10]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.301    16.673 r  signal_generator/sine_generator/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.673    signal_generator/sine_generator/i__carry__1_i_2_n_1
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.025 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.833    17.857    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.307    18.164 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.810    18.974    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.500 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.500    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.614 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.614    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.836 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          1.645    21.480    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.299    21.779 r  signal_generator/sine_generator/signal_val1__66_carry_i_1/O
                         net (fo=1, routed)           0.000    21.779    signal_generator/sine_generator/signal_val1__66_carry_i_1_n_1
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.180 r  signal_generator/sine_generator/signal_val1__66_carry/CO[3]
                         net (fo=1, routed)           0.000    22.180    signal_generator/sine_generator/signal_val1__66_carry_n_1
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.493 r  signal_generator/sine_generator/signal_val1__66_carry__0/O[3]
                         net (fo=3, routed)           0.887    23.380    signal_generator/sine_generator/signal_val1__66_carry__0_n_5
    SLICE_X3Y11          LUT3 (Prop_lut3_I1_O)        0.306    23.686 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.395    25.081    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.152    25.233 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.787    26.020    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.326    26.346 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.346    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.878 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.878    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.212 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[1]
                         net (fo=3, routed)           0.973    28.185    signal_generator/sine_generator/signal_val1__104_carry__2_n_7
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.303    28.488 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_1/O
                         net (fo=1, routed)           0.687    29.174    signal_generator/sine_generator/signal_val1__148_carry__3_i_1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    29.619 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.805    30.425    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    30.782 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.881    31.663    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.326    31.989 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.418    32.407    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    32.531 r  signal_generator/sine_generator/signal_val_reg[6]_i_1/O
                         net (fo=1, routed)           0.796    33.327    signal_generator/sine_generator/signal_val_reg[6]_i_1_n_1
    SLICE_X5Y10          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.116ns  (logic 10.186ns (30.759%)  route 22.930ns (69.241%))
  Logic Levels:           32  (CARRY4=12 LDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[0]/G
    SLICE_X15Y2          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[0]/Q
                         net (fo=94, routed)          4.284     4.843    signal_generator/sine_generator/sine/Q[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.152     4.995 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_123/O
                         net (fo=9, routed)           1.330     6.325    signal_generator/sine_generator/sine/signal_val3__0_carry_i_123_n_1
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.326     6.651 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_276/O
                         net (fo=1, routed)           0.783     7.434    signal_generator/sine_generator/sine/signal_val3__0_carry_i_276_n_1
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.558 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_148/O
                         net (fo=1, routed)           0.000     7.558    signal_generator/sine_generator/sine/signal_val3__0_carry_i_148_n_1
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     7.770 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_63/O
                         net (fo=1, routed)           1.174     8.944    signal_generator/sine_generator/sine/signal_val3__0_carry_i_63_n_1
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.299     9.243 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     9.243    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.460 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.209    10.669    signal_generator/sine_generator/sine_n_1
    SLICE_X13Y6          LUT4 (Prop_lut4_I3_O)        0.299    10.968 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.593    11.561    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.965 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.965    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.280 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[3]
                         net (fo=2, routed)           0.964    13.244    signal_generator/sine_generator/signal_val3__0_carry__0_n_5
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.340    13.584 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_4/O
                         net (fo=2, routed)           0.607    14.191    signal_generator/sine_generator/signal_val3__97_carry__0_i_4_n_1
    SLICE_X10Y8          LUT4 (Prop_lut4_I0_O)        0.355    14.546 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.546    signal_generator/sine_generator/signal_val3__97_carry__0_i_8_n_1
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.090 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[2]
                         net (fo=7, routed)           1.282    16.372    signal_generator/sine_generator/signal_val3__0[10]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.301    16.673 r  signal_generator/sine_generator/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.673    signal_generator/sine_generator/i__carry__1_i_2_n_1
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.025 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.833    17.857    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.307    18.164 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.810    18.974    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.500 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.500    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.614 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.614    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.836 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          1.645    21.480    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.299    21.779 r  signal_generator/sine_generator/signal_val1__66_carry_i_1/O
                         net (fo=1, routed)           0.000    21.779    signal_generator/sine_generator/signal_val1__66_carry_i_1_n_1
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.180 r  signal_generator/sine_generator/signal_val1__66_carry/CO[3]
                         net (fo=1, routed)           0.000    22.180    signal_generator/sine_generator/signal_val1__66_carry_n_1
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.493 r  signal_generator/sine_generator/signal_val1__66_carry__0/O[3]
                         net (fo=3, routed)           0.887    23.380    signal_generator/sine_generator/signal_val1__66_carry__0_n_5
    SLICE_X3Y11          LUT3 (Prop_lut3_I1_O)        0.306    23.686 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.395    25.081    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.152    25.233 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.787    26.020    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.326    26.346 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.346    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.878 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.878    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.212 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[1]
                         net (fo=3, routed)           0.973    28.185    signal_generator/sine_generator/signal_val1__104_carry__2_n_7
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.303    28.488 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_1/O
                         net (fo=1, routed)           0.687    29.174    signal_generator/sine_generator/signal_val1__148_carry__3_i_1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    29.619 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.805    30.425    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    30.782 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.881    31.663    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.326    31.989 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.173    32.162    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.124    32.286 r  signal_generator/sine_generator/signal_val_reg[5]_i_1/O
                         net (fo=1, routed)           0.830    33.116    signal_generator/sine_generator/signal_val_reg[5]_i_1_n_1
    SLICE_X6Y10          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.016ns  (logic 10.062ns (30.476%)  route 22.954ns (69.524%))
  Logic Levels:           31  (CARRY4=12 LDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=2 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[0]/G
    SLICE_X15Y2          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[0]/Q
                         net (fo=94, routed)          4.284     4.843    signal_generator/sine_generator/sine/Q[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.152     4.995 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_123/O
                         net (fo=9, routed)           1.330     6.325    signal_generator/sine_generator/sine/signal_val3__0_carry_i_123_n_1
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.326     6.651 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_276/O
                         net (fo=1, routed)           0.783     7.434    signal_generator/sine_generator/sine/signal_val3__0_carry_i_276_n_1
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.558 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_148/O
                         net (fo=1, routed)           0.000     7.558    signal_generator/sine_generator/sine/signal_val3__0_carry_i_148_n_1
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     7.770 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_63/O
                         net (fo=1, routed)           1.174     8.944    signal_generator/sine_generator/sine/signal_val3__0_carry_i_63_n_1
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.299     9.243 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     9.243    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.460 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.209    10.669    signal_generator/sine_generator/sine_n_1
    SLICE_X13Y6          LUT4 (Prop_lut4_I3_O)        0.299    10.968 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.593    11.561    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.965 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.965    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.280 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[3]
                         net (fo=2, routed)           0.964    13.244    signal_generator/sine_generator/signal_val3__0_carry__0_n_5
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.340    13.584 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_4/O
                         net (fo=2, routed)           0.607    14.191    signal_generator/sine_generator/signal_val3__97_carry__0_i_4_n_1
    SLICE_X10Y8          LUT4 (Prop_lut4_I0_O)        0.355    14.546 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.546    signal_generator/sine_generator/signal_val3__97_carry__0_i_8_n_1
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.090 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[2]
                         net (fo=7, routed)           1.282    16.372    signal_generator/sine_generator/signal_val3__0[10]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.301    16.673 r  signal_generator/sine_generator/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.673    signal_generator/sine_generator/i__carry__1_i_2_n_1
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.025 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.833    17.857    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.307    18.164 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.810    18.974    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.500 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.500    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.614 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.614    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.836 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          1.645    21.480    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.299    21.779 r  signal_generator/sine_generator/signal_val1__66_carry_i_1/O
                         net (fo=1, routed)           0.000    21.779    signal_generator/sine_generator/signal_val1__66_carry_i_1_n_1
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.180 r  signal_generator/sine_generator/signal_val1__66_carry/CO[3]
                         net (fo=1, routed)           0.000    22.180    signal_generator/sine_generator/signal_val1__66_carry_n_1
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.493 r  signal_generator/sine_generator/signal_val1__66_carry__0/O[3]
                         net (fo=3, routed)           0.887    23.380    signal_generator/sine_generator/signal_val1__66_carry__0_n_5
    SLICE_X3Y11          LUT3 (Prop_lut3_I1_O)        0.306    23.686 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.395    25.081    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.152    25.233 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.787    26.020    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.326    26.346 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.346    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.878 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.878    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.212 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[1]
                         net (fo=3, routed)           0.973    28.185    signal_generator/sine_generator/signal_val1__104_carry__2_n_7
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.303    28.488 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_1/O
                         net (fo=1, routed)           0.687    29.174    signal_generator/sine_generator/signal_val1__148_carry__3_i_1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    29.619 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.805    30.425    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    30.782 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          1.023    31.805    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X7Y10          LUT6 (Prop_lut6_I1_O)        0.326    32.131 r  signal_generator/sine_generator/signal_val_reg[3]_i_1/O
                         net (fo=1, routed)           0.885    33.016    signal_generator/sine_generator/signal_val_reg[3]_i_1_n_1
    SLICE_X8Y10          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.356ns  (logic 10.062ns (31.098%)  route 22.294ns (68.902%))
  Logic Levels:           31  (CARRY4=12 LDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=5 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[0]/G
    SLICE_X15Y2          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[0]/Q
                         net (fo=94, routed)          4.284     4.843    signal_generator/sine_generator/sine/Q[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.152     4.995 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_123/O
                         net (fo=9, routed)           1.330     6.325    signal_generator/sine_generator/sine/signal_val3__0_carry_i_123_n_1
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.326     6.651 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_276/O
                         net (fo=1, routed)           0.783     7.434    signal_generator/sine_generator/sine/signal_val3__0_carry_i_276_n_1
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.558 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_148/O
                         net (fo=1, routed)           0.000     7.558    signal_generator/sine_generator/sine/signal_val3__0_carry_i_148_n_1
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     7.770 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_63/O
                         net (fo=1, routed)           1.174     8.944    signal_generator/sine_generator/sine/signal_val3__0_carry_i_63_n_1
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.299     9.243 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     9.243    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.460 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.209    10.669    signal_generator/sine_generator/sine_n_1
    SLICE_X13Y6          LUT4 (Prop_lut4_I3_O)        0.299    10.968 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.593    11.561    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.965 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.965    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.280 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[3]
                         net (fo=2, routed)           0.964    13.244    signal_generator/sine_generator/signal_val3__0_carry__0_n_5
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.340    13.584 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_4/O
                         net (fo=2, routed)           0.607    14.191    signal_generator/sine_generator/signal_val3__97_carry__0_i_4_n_1
    SLICE_X10Y8          LUT4 (Prop_lut4_I0_O)        0.355    14.546 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.546    signal_generator/sine_generator/signal_val3__97_carry__0_i_8_n_1
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.090 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[2]
                         net (fo=7, routed)           1.282    16.372    signal_generator/sine_generator/signal_val3__0[10]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.301    16.673 r  signal_generator/sine_generator/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.673    signal_generator/sine_generator/i__carry__1_i_2_n_1
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.025 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.833    17.857    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.307    18.164 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.810    18.974    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.500 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.500    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.614 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.614    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.836 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          1.645    21.480    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.299    21.779 r  signal_generator/sine_generator/signal_val1__66_carry_i_1/O
                         net (fo=1, routed)           0.000    21.779    signal_generator/sine_generator/signal_val1__66_carry_i_1_n_1
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.180 r  signal_generator/sine_generator/signal_val1__66_carry/CO[3]
                         net (fo=1, routed)           0.000    22.180    signal_generator/sine_generator/signal_val1__66_carry_n_1
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.493 r  signal_generator/sine_generator/signal_val1__66_carry__0/O[3]
                         net (fo=3, routed)           0.887    23.380    signal_generator/sine_generator/signal_val1__66_carry__0_n_5
    SLICE_X3Y11          LUT3 (Prop_lut3_I1_O)        0.306    23.686 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.395    25.081    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.152    25.233 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.787    26.020    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.326    26.346 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.346    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.878 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.878    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.212 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[1]
                         net (fo=3, routed)           0.973    28.185    signal_generator/sine_generator/signal_val1__104_carry__2_n_7
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.303    28.488 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_1/O
                         net (fo=1, routed)           0.687    29.174    signal_generator/sine_generator/signal_val1__148_carry__3_i_1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    29.619 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.805    30.425    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    30.782 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.493    31.275    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X7Y11          LUT4 (Prop_lut4_I0_O)        0.326    31.601 r  signal_generator/sine_generator/signal_val_reg[1]_i_1/O
                         net (fo=1, routed)           0.755    32.356    signal_generator/sine_generator/signal_val_reg[1]_i_1_n_1
    SLICE_X12Y11         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.322ns  (logic 10.057ns (31.115%)  route 22.265ns (68.885%))
  Logic Levels:           31  (CARRY4=12 LDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[0]/G
    SLICE_X15Y2          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[0]/Q
                         net (fo=94, routed)          4.284     4.843    signal_generator/sine_generator/sine/Q[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.152     4.995 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_123/O
                         net (fo=9, routed)           1.330     6.325    signal_generator/sine_generator/sine/signal_val3__0_carry_i_123_n_1
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.326     6.651 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_276/O
                         net (fo=1, routed)           0.783     7.434    signal_generator/sine_generator/sine/signal_val3__0_carry_i_276_n_1
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.558 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_148/O
                         net (fo=1, routed)           0.000     7.558    signal_generator/sine_generator/sine/signal_val3__0_carry_i_148_n_1
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     7.770 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_63/O
                         net (fo=1, routed)           1.174     8.944    signal_generator/sine_generator/sine/signal_val3__0_carry_i_63_n_1
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.299     9.243 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     9.243    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.460 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.209    10.669    signal_generator/sine_generator/sine_n_1
    SLICE_X13Y6          LUT4 (Prop_lut4_I3_O)        0.299    10.968 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.593    11.561    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.965 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.965    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.280 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[3]
                         net (fo=2, routed)           0.964    13.244    signal_generator/sine_generator/signal_val3__0_carry__0_n_5
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.340    13.584 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_4/O
                         net (fo=2, routed)           0.607    14.191    signal_generator/sine_generator/signal_val3__97_carry__0_i_4_n_1
    SLICE_X10Y8          LUT4 (Prop_lut4_I0_O)        0.355    14.546 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.546    signal_generator/sine_generator/signal_val3__97_carry__0_i_8_n_1
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.090 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[2]
                         net (fo=7, routed)           1.282    16.372    signal_generator/sine_generator/signal_val3__0[10]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.301    16.673 r  signal_generator/sine_generator/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.673    signal_generator/sine_generator/i__carry__1_i_2_n_1
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.025 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.833    17.857    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.307    18.164 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.810    18.974    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.500 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.500    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.614 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.614    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.836 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          1.645    21.480    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.299    21.779 r  signal_generator/sine_generator/signal_val1__66_carry_i_1/O
                         net (fo=1, routed)           0.000    21.779    signal_generator/sine_generator/signal_val1__66_carry_i_1_n_1
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.180 r  signal_generator/sine_generator/signal_val1__66_carry/CO[3]
                         net (fo=1, routed)           0.000    22.180    signal_generator/sine_generator/signal_val1__66_carry_n_1
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.493 r  signal_generator/sine_generator/signal_val1__66_carry__0/O[3]
                         net (fo=3, routed)           0.887    23.380    signal_generator/sine_generator/signal_val1__66_carry__0_n_5
    SLICE_X3Y11          LUT3 (Prop_lut3_I1_O)        0.306    23.686 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.395    25.081    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.152    25.233 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.787    26.020    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.326    26.346 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.346    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.878 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.878    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.212 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[1]
                         net (fo=3, routed)           0.973    28.185    signal_generator/sine_generator/signal_val1__104_carry__2_n_7
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.303    28.488 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_1/O
                         net (fo=1, routed)           0.687    29.174    signal_generator/sine_generator/signal_val1__148_carry__3_i_1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    29.619 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.805    30.425    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT4 (Prop_lut4_I0_O)        0.357    30.782 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.493    31.275    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X7Y11          LUT5 (Prop_lut5_I0_O)        0.321    31.596 r  signal_generator/sine_generator/signal_val_reg[2]_i_1/O
                         net (fo=1, routed)           0.726    32.322    signal_generator/sine_generator/signal_val_reg[2]_i_1_n_1
    SLICE_X12Y11         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.994ns  (logic 9.708ns (30.344%)  route 22.286ns (69.656%))
  Logic Levels:           30  (CARRY4=12 LDCE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[0]/G
    SLICE_X15Y2          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[0]/Q
                         net (fo=94, routed)          4.284     4.843    signal_generator/sine_generator/sine/Q[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.152     4.995 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_123/O
                         net (fo=9, routed)           1.330     6.325    signal_generator/sine_generator/sine/signal_val3__0_carry_i_123_n_1
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.326     6.651 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_276/O
                         net (fo=1, routed)           0.783     7.434    signal_generator/sine_generator/sine/signal_val3__0_carry_i_276_n_1
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.558 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_148/O
                         net (fo=1, routed)           0.000     7.558    signal_generator/sine_generator/sine/signal_val3__0_carry_i_148_n_1
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     7.770 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_63/O
                         net (fo=1, routed)           1.174     8.944    signal_generator/sine_generator/sine/signal_val3__0_carry_i_63_n_1
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.299     9.243 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     9.243    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.460 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.209    10.669    signal_generator/sine_generator/sine_n_1
    SLICE_X13Y6          LUT4 (Prop_lut4_I3_O)        0.299    10.968 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.593    11.561    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.965 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.965    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.280 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[3]
                         net (fo=2, routed)           0.964    13.244    signal_generator/sine_generator/signal_val3__0_carry__0_n_5
    SLICE_X10Y7          LUT3 (Prop_lut3_I2_O)        0.340    13.584 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_4/O
                         net (fo=2, routed)           0.607    14.191    signal_generator/sine_generator/signal_val3__97_carry__0_i_4_n_1
    SLICE_X10Y8          LUT4 (Prop_lut4_I0_O)        0.355    14.546 r  signal_generator/sine_generator/signal_val3__97_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.546    signal_generator/sine_generator/signal_val3__97_carry__0_i_8_n_1
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.090 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[2]
                         net (fo=7, routed)           1.282    16.372    signal_generator/sine_generator/signal_val3__0[10]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.301    16.673 r  signal_generator/sine_generator/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.673    signal_generator/sine_generator/i__carry__1_i_2_n_1
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.025 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.833    17.857    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.307    18.164 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.810    18.974    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.500 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.500    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.614 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.614    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.836 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          1.645    21.480    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.299    21.779 r  signal_generator/sine_generator/signal_val1__66_carry_i_1/O
                         net (fo=1, routed)           0.000    21.779    signal_generator/sine_generator/signal_val1__66_carry_i_1_n_1
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.180 r  signal_generator/sine_generator/signal_val1__66_carry/CO[3]
                         net (fo=1, routed)           0.000    22.180    signal_generator/sine_generator/signal_val1__66_carry_n_1
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.493 r  signal_generator/sine_generator/signal_val1__66_carry__0/O[3]
                         net (fo=3, routed)           0.887    23.380    signal_generator/sine_generator/signal_val1__66_carry__0_n_5
    SLICE_X3Y11          LUT3 (Prop_lut3_I1_O)        0.306    23.686 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.395    25.081    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.152    25.233 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.787    26.020    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.326    26.346 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.346    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.878 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.878    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.212 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[1]
                         net (fo=3, routed)           0.973    28.185    signal_generator/sine_generator/signal_val1__104_carry__2_n_7
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.303    28.488 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_1/O
                         net (fo=1, routed)           0.687    29.174    signal_generator/sine_generator/signal_val1__148_carry__3_i_1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    29.619 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.805    30.425    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X5Y11          LUT5 (Prop_lut5_I3_O)        0.329    30.754 r  signal_generator/sine_generator/signal_val_reg[0]_i_1/O
                         net (fo=1, routed)           1.240    31.994    signal_generator/sine_generator/signal_val_reg[0]_i_1_n_1
    SLICE_X12Y9          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.273ns  (logic 5.422ns (40.847%)  route 7.852ns (59.153%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=116, routed)         3.523     5.028    CPU_RESETN_IBUF
    SLICE_X3Y67          LUT1 (Prop_lut1_I0_O)        0.152     5.180 r  SD_RESET_OBUF_inst_i_1/O
                         net (fo=59, routed)          4.329     9.509    SD_RESET_OBUF
    E2                   OBUF (Prop_obuf_I_O)         3.764    13.273 r  SD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000    13.273    SD_RESET
    E2                                                                r  SD_RESET (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[7]/G
    SLICE_X11Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[7]/Q
                         net (fo=1, routed)           0.112     0.270    signal_generator/sine_generator/sine_addr[7]
    SLICE_X11Y0          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.158ns (57.824%)  route 0.115ns (42.176%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[10]/G
    SLICE_X11Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[10]/Q
                         net (fo=1, routed)           0.115     0.273    signal_generator/sine_generator/sine_addr[10]
    SLICE_X11Y0          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[8]/G
    SLICE_X11Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[8]/Q
                         net (fo=1, routed)           0.116     0.274    signal_generator/sine_generator/sine_addr[8]
    SLICE_X10Y1          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[2]/G
    SLICE_X14Y5          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_addr_reg[2]/Q
                         net (fo=1, routed)           0.110     0.288    signal_generator/sine_generator/sine_addr[2]
    SLICE_X14Y5          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.158ns (48.150%)  route 0.170ns (51.850%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[1]/G
    SLICE_X13Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[1]/Q
                         net (fo=1, routed)           0.170     0.328    signal_generator/sine_generator/sine_addr[1]
    SLICE_X13Y1          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[0]/G
    SLICE_X15Y2          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[0]/Q
                         net (fo=1, routed)           0.170     0.328    signal_generator/sine_generator/sine_addr[0]
    SLICE_X15Y2          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[11]/G
    SLICE_X11Y2          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[11]/Q
                         net (fo=1, routed)           0.170     0.328    signal_generator/sine_generator/sine_addr[11]
    SLICE_X10Y2          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[5]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[5]/Q
                         net (fo=1, routed)           0.170     0.328    signal_generator/sine_generator/sine_addr[5]
    SLICE_X13Y3          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.158ns (48.004%)  route 0.171ns (51.996%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[9]/G
    SLICE_X11Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[9]/Q
                         net (fo=1, routed)           0.171     0.329    signal_generator/sine_generator/sine_addr[9]
    SLICE_X11Y0          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/signal_val_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_signal_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.178ns (51.109%)  route 0.170ns (48.891%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         LDCE                         0.000     0.000 r  signal_generator/sine_generator/signal_val_reg[4]/G
    SLICE_X14Y11         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/signal_val_reg[4]/Q
                         net (fo=1, routed)           0.170     0.348    signal_generator/sine_generator/signal_val[4]
    SLICE_X14Y11         LDCE                                         r  signal_generator/sine_generator/sine_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 recorder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 4.398ns (43.787%)  route 5.646ns (56.213%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.547     5.098    recorder/CLK_IBUF_BUFG
    SLICE_X14Y66         FDRE                                         r  recorder/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     5.616 f  recorder/FSM_sequential_state_reg[1]/Q
                         net (fo=80, routed)          3.155     8.771    recorder/state__0[1]
    SLICE_X5Y57          LUT4 (Prop_lut4_I2_O)        0.152     8.923 r  recorder/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.492    11.415    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.728    15.143 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.143    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.746ns  (logic 4.309ns (44.213%)  route 5.437ns (55.787%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.547     5.098    recorder/CLK_IBUF_BUFG
    SLICE_X15Y66         FDRE                                         r  recorder/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  recorder/FSM_sequential_state_reg[2]/Q
                         net (fo=122, routed)         3.747     9.302    recorder/state__0[2]
    SLICE_X4Y64          LUT4 (Prop_lut4_I0_O)        0.118     9.420 r  recorder/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.690    11.109    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.735    14.845 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.845    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.533ns  (logic 4.104ns (43.050%)  route 5.429ns (56.950%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.547     5.098    recorder/CLK_IBUF_BUFG
    SLICE_X15Y66         FDRE                                         r  recorder/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  recorder/FSM_sequential_state_reg[2]/Q
                         net (fo=122, routed)         3.747     9.302    recorder/state__0[2]
    SLICE_X4Y64          LUT4 (Prop_lut4_I3_O)        0.124     9.426 r  recorder/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.682    11.108    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524    14.632 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.632    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.243ns  (logic 4.185ns (45.276%)  route 5.058ns (54.724%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.547     5.098    recorder/CLK_IBUF_BUFG
    SLICE_X14Y66         FDRE                                         r  recorder/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.518     5.616 r  recorder/FSM_sequential_state_reg[1]/Q
                         net (fo=80, routed)          3.155     8.771    recorder/state__0[1]
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.124     8.895 r  recorder/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.903    10.799    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    14.342 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.342    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/sd_card_controller/enable_SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.755ns  (logic 4.201ns (47.984%)  route 4.554ns (52.016%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.619     5.170    recorder/sd_card_controller/CLK_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  recorder/sd_card_controller/enable_SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  recorder/sd_card_controller/enable_SCLK_reg/Q
                         net (fo=2, routed)           0.762     6.450    recorder/sd_card_controller/SCLK_clock_divider/enable_SCLK
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  recorder/sd_card_controller/SCLK_clock_divider/SD_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.793    10.367    SD_SCLK_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.559    13.926 r  SD_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.926    SD_SCLK
    B1                                                                r  SD_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 4.066ns (52.782%)  route 3.637ns (47.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.555     5.106    recorder/CLK_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  recorder/playback_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.624 r  recorder/playback_time_reg[7]/Q
                         net (fo=5, routed)           3.637     9.262    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.548    12.809 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.809    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AUD_PWM_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.636ns  (logic 4.035ns (52.845%)  route 3.601ns (47.155%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.568     5.120    CLK_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  AUD_PWM_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  AUD_PWM_OBUFT_inst_i_1/Q
                         net (fo=1, routed)           3.601     9.177    AUD_PWM_TRI
    A11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.579    12.756 r  AUD_PWM_OBUFT_inst/O
                         net (fo=0)                   0.000    12.756    AUD_PWM
    A11                                                               r  AUD_PWM (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.560ns  (logic 4.079ns (53.954%)  route 3.481ns (46.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.555     5.106    recorder/CLK_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  recorder/playback_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.624 r  recorder/playback_time_reg[6]/Q
                         net (fo=5, routed)           3.481     9.106    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.561    12.667 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.667    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 4.053ns (53.768%)  route 3.485ns (46.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.555     5.106    recorder/CLK_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  recorder/playback_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.518     5.624 r  recorder/playback_time_reg[2]/Q
                         net (fo=5, routed)           3.485     9.109    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.535    12.644 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.644    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/sd_card_controller/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.393ns  (logic 4.053ns (54.826%)  route 3.340ns (45.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.622     5.173    recorder/sd_card_controller/CLK_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  recorder/sd_card_controller/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  recorder/sd_card_controller/busy_reg/Q
                         net (fo=12, routed)          3.340     9.031    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.535    12.566 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.566    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/active_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.164ns (36.382%)  route 0.287ns (63.618%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.594     1.507    signal_generator/CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  signal_generator/active_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  signal_generator/active_freq_reg[0]/Q
                         net (fo=13, routed)          0.287     1.958    signal_generator/sine_generator/sine_addr2_5
    SLICE_X5Y9           LDCE                                         r  signal_generator/sine_generator/freq_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.141ns (28.383%)  route 0.356ns (71.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.594     1.507    signal_generator/CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  signal_generator/active_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  signal_generator/active_freq_reg[1]/Q
                         net (fo=12, routed)          0.356     2.004    signal_generator/sine_generator/sine_addr2_4
    SLICE_X5Y9           LDCE                                         r  signal_generator/sine_generator/freq_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.141ns (24.994%)  route 0.423ns (75.006%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.595     1.508    signal_generator/CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  signal_generator/active_freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  signal_generator/active_freq_reg[3]/Q
                         net (fo=7, routed)           0.423     2.073    signal_generator/sine_generator/sine_addr2_2
    SLICE_X8Y11          LDCE                                         r  signal_generator/sine_generator/freq_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.141ns (24.161%)  route 0.443ns (75.839%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.593     1.506    signal_generator/CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  signal_generator/active_freq_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  signal_generator/active_freq_reg[5]/Q
                         net (fo=6, routed)           0.443     2.090    signal_generator/sine_generator/sine_addr2_0
    SLICE_X8Y11          LDCE                                         r  signal_generator/sine_generator/freq_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.148ns (24.806%)  route 0.449ns (75.194%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.594     1.507    signal_generator/CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  signal_generator/active_freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.148     1.655 r  signal_generator/active_freq_reg[2]/Q
                         net (fo=9, routed)           0.449     2.104    signal_generator/sine_generator/sine_addr2_3
    SLICE_X5Y10          LDCE                                         r  signal_generator/sine_generator/freq_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.141ns (22.644%)  route 0.482ns (77.356%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.594     1.507    signal_generator/CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  signal_generator/active_freq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  signal_generator/active_freq_reg[4]/Q
                         net (fo=6, routed)           0.482     2.130    signal_generator/sine_generator/sine_addr2_1
    SLICE_X8Y11          LDCE                                         r  signal_generator/sine_generator/freq_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.456ns (49.165%)  route 0.471ns (50.835%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.568     1.481    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  signal_generator/counter/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  signal_generator/counter/cnt_reg[17]/Q
                         net (fo=10, routed)          0.339     1.984    signal_generator/counter/cnt_reg[20]_0[0]
    SLICE_X13Y1          LUT2 (Prop_lut2_I0_O)        0.045     2.029 r  signal_generator/counter/sine_addr2__0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.029    signal_generator/sine_generator/S[0]
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.099 r  signal_generator/sine_generator/sine_addr2__0_carry/O[0]
                         net (fo=1, routed)           0.133     2.232    signal_generator/sine_generator/sine_addr2__0[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.107     2.339 r  signal_generator/sine_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.339    signal_generator/sine_generator/i__carry_i_4__0_n_1
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.409 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.000     2.409    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_8
    SLICE_X11Y1          LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.843ns  (logic 0.630ns (74.700%)  route 0.213ns (25.300%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.658     1.572    signal_generator/sine_generator/CLK_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  signal_generator/sine_generator/sine_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.630     2.202 r  signal_generator/sine_generator/sine_addr2/P[11]
                         net (fo=1, routed)           0.213     2.415    signal_generator/sine_generator/sine_addr2_n_95
    SLICE_X13Y1          LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.630ns (72.937%)  route 0.234ns (27.063%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.658     1.572    signal_generator/sine_generator/CLK_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  signal_generator/sine_generator/sine_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.630     2.202 r  signal_generator/sine_generator/sine_addr2/P[10]
                         net (fo=1, routed)           0.234     2.436    signal_generator/sine_generator/sine_addr2_n_96
    SLICE_X15Y2          LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.449ns (46.662%)  route 0.513ns (53.338%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.568     1.481    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  signal_generator/counter/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  signal_generator/counter/cnt_reg[18]/Q
                         net (fo=11, routed)          0.210     1.855    signal_generator/sine_generator/sine_addr2__15_carry_0[1]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.045     1.900 r  signal_generator/sine_generator/sine_addr2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.900    signal_generator/sine_generator/sine_addr2__0_carry_i_5_n_1
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.966 r  signal_generator/sine_generator/sine_addr2__0_carry/O[2]
                         net (fo=1, routed)           0.304     2.270    signal_generator/sine_generator/sine_addr2__0[2]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.108     2.378 r  signal_generator/sine_generator/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.378    signal_generator/sine_generator/i__carry_i_2__0_n_1
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.444 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.000     2.444    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_6
    SLICE_X11Y1          LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         17159 Endpoints
Min Delay         17159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[347][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.672ns  (logic 1.878ns (11.263%)  route 14.795ns (88.737%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=116, routed)         3.700     5.205    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.329 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.753    11.082    recorder/signal_buffer_out/b_out_rst1
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.206 r  recorder/signal_buffer_out/buffer_array[25][7]_i_4/O
                         net (fo=96, routed)          4.456    15.662    recorder/signal_buffer_out/buffer_array[25][7]_i_4_n_1
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.786 r  recorder/signal_buffer_out/buffer_array[347][7]_i_1/O
                         net (fo=8, routed)           0.886    16.672    recorder/signal_buffer_out/buffer_array[347][7]_i_1_n_1
    SLICE_X28Y65         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[347][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.428     4.799    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[347][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[359][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.641ns  (logic 1.878ns (11.284%)  route 14.764ns (88.716%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=116, routed)         3.700     5.205    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.329 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.753    11.082    recorder/signal_buffer_out/b_out_rst1
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.206 r  recorder/signal_buffer_out/buffer_array[25][7]_i_4/O
                         net (fo=96, routed)          4.457    15.663    recorder/signal_buffer_out/buffer_array[25][7]_i_4_n_1
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.787 r  recorder/signal_buffer_out/buffer_array[359][7]_i_1/O
                         net (fo=8, routed)           0.854    16.641    recorder/signal_buffer_out/buffer_array[359][7]_i_1_n_1
    SLICE_X30Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[359][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.429     4.800    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X30Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[359][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[359][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.641ns  (logic 1.878ns (11.284%)  route 14.764ns (88.716%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=116, routed)         3.700     5.205    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.329 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.753    11.082    recorder/signal_buffer_out/b_out_rst1
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.206 r  recorder/signal_buffer_out/buffer_array[25][7]_i_4/O
                         net (fo=96, routed)          4.457    15.663    recorder/signal_buffer_out/buffer_array[25][7]_i_4_n_1
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.787 r  recorder/signal_buffer_out/buffer_array[359][7]_i_1/O
                         net (fo=8, routed)           0.854    16.641    recorder/signal_buffer_out/buffer_array[359][7]_i_1_n_1
    SLICE_X30Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[359][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.429     4.800    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X30Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[359][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[359][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.641ns  (logic 1.878ns (11.284%)  route 14.764ns (88.716%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=116, routed)         3.700     5.205    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.329 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.753    11.082    recorder/signal_buffer_out/b_out_rst1
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.206 r  recorder/signal_buffer_out/buffer_array[25][7]_i_4/O
                         net (fo=96, routed)          4.457    15.663    recorder/signal_buffer_out/buffer_array[25][7]_i_4_n_1
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.787 r  recorder/signal_buffer_out/buffer_array[359][7]_i_1/O
                         net (fo=8, routed)           0.854    16.641    recorder/signal_buffer_out/buffer_array[359][7]_i_1_n_1
    SLICE_X30Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[359][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.429     4.800    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X30Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[359][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[359][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.641ns  (logic 1.878ns (11.284%)  route 14.764ns (88.716%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=116, routed)         3.700     5.205    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.329 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.753    11.082    recorder/signal_buffer_out/b_out_rst1
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.206 r  recorder/signal_buffer_out/buffer_array[25][7]_i_4/O
                         net (fo=96, routed)          4.457    15.663    recorder/signal_buffer_out/buffer_array[25][7]_i_4_n_1
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.787 r  recorder/signal_buffer_out/buffer_array[359][7]_i_1/O
                         net (fo=8, routed)           0.854    16.641    recorder/signal_buffer_out/buffer_array[359][7]_i_1_n_1
    SLICE_X30Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[359][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.429     4.800    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X30Y61         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[359][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[347][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.626ns  (logic 1.878ns (11.295%)  route 14.748ns (88.705%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=116, routed)         3.700     5.205    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.329 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.753    11.082    recorder/signal_buffer_out/b_out_rst1
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.206 r  recorder/signal_buffer_out/buffer_array[25][7]_i_4/O
                         net (fo=96, routed)          4.456    15.662    recorder/signal_buffer_out/buffer_array[25][7]_i_4_n_1
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.786 r  recorder/signal_buffer_out/buffer_array[347][7]_i_1/O
                         net (fo=8, routed)           0.839    16.626    recorder/signal_buffer_out/buffer_array[347][7]_i_1_n_1
    SLICE_X28Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[347][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.430     4.801    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X28Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[347][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[347][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.626ns  (logic 1.878ns (11.295%)  route 14.748ns (88.705%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=116, routed)         3.700     5.205    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.329 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.753    11.082    recorder/signal_buffer_out/b_out_rst1
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.206 r  recorder/signal_buffer_out/buffer_array[25][7]_i_4/O
                         net (fo=96, routed)          4.456    15.662    recorder/signal_buffer_out/buffer_array[25][7]_i_4_n_1
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.786 r  recorder/signal_buffer_out/buffer_array[347][7]_i_1/O
                         net (fo=8, routed)           0.839    16.626    recorder/signal_buffer_out/buffer_array[347][7]_i_1_n_1
    SLICE_X28Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[347][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.430     4.801    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X28Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[347][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[347][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.626ns  (logic 1.878ns (11.295%)  route 14.748ns (88.705%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=116, routed)         3.700     5.205    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.329 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.753    11.082    recorder/signal_buffer_out/b_out_rst1
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.206 r  recorder/signal_buffer_out/buffer_array[25][7]_i_4/O
                         net (fo=96, routed)          4.456    15.662    recorder/signal_buffer_out/buffer_array[25][7]_i_4_n_1
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.786 r  recorder/signal_buffer_out/buffer_array[347][7]_i_1/O
                         net (fo=8, routed)           0.839    16.626    recorder/signal_buffer_out/buffer_array[347][7]_i_1_n_1
    SLICE_X28Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[347][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.430     4.801    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X28Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[347][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[347][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.626ns  (logic 1.878ns (11.295%)  route 14.748ns (88.705%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=116, routed)         3.700     5.205    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.329 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.753    11.082    recorder/signal_buffer_out/b_out_rst1
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.206 r  recorder/signal_buffer_out/buffer_array[25][7]_i_4/O
                         net (fo=96, routed)          4.456    15.662    recorder/signal_buffer_out/buffer_array[25][7]_i_4_n_1
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.786 r  recorder/signal_buffer_out/buffer_array[347][7]_i_1/O
                         net (fo=8, routed)           0.839    16.626    recorder/signal_buffer_out/buffer_array[347][7]_i_1_n_1
    SLICE_X28Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[347][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.430     4.801    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X28Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[347][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[359][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.592ns  (logic 1.878ns (11.318%)  route 14.714ns (88.682%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=116, routed)         3.700     5.205    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     5.329 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.753    11.082    recorder/signal_buffer_out/b_out_rst1
    SLICE_X59Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.206 r  recorder/signal_buffer_out/buffer_array[25][7]_i_4/O
                         net (fo=96, routed)          4.457    15.663    recorder/signal_buffer_out/buffer_array[25][7]_i_4_n_1
    SLICE_X15Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.787 r  recorder/signal_buffer_out/buffer_array[359][7]_i_1/O
                         net (fo=8, routed)           0.805    16.592    recorder/signal_buffer_out/buffer_array[359][7]_i_1_n_1
    SLICE_X31Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[359][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       1.428     4.799    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[359][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.315ns (54.558%)  route 0.262ns (45.442%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[8]/G
    SLICE_X5Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.262     0.420    signal_generator/sine_signal[8]
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.577 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.000     0.577    signal_generator/in3[10]
    SLICE_X9Y11          FDRE                                         r  signal_generator/combined_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.836     1.994    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  signal_generator/combined_signal_reg[10]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            button_sync/BTNR_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.232ns (38.162%)  route 0.377ns (61.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.377     0.609    button_sync/BTNR_IBUF
    SLICE_X0Y34          FDCE                                         r  button_sync/BTNR_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.862     2.020    button_sync/CLK_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  button_sync/BTNR_ff1_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            button_sync/BTNU_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.247ns (39.602%)  route 0.377ns (60.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.377     0.624    button_sync/BTNU_IBUF
    SLICE_X0Y46          FDCE                                         r  button_sync/BTNU_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.868     2.026    button_sync/CLK_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  button_sync/BTNU_ff1_reg/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.375ns (55.041%)  route 0.306ns (44.959%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[5]/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[5]/Q
                         net (fo=1, routed)           0.220     0.398    signal_generator/sine_generator/sine_signal[5]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.443 r  signal_generator/sine_generator/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     0.443    signal_generator/sine_generator_n_18
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.595 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.086     0.681    signal_generator/in3[6]
    SLICE_X9Y10          FDRE                                         r  signal_generator/combined_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.836     1.994    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  signal_generator/combined_signal_reg[6]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.286ns (37.951%)  route 0.468ns (62.049%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[3]/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[3]/Q
                         net (fo=1, routed)           0.274     0.452    signal_generator/sine_generator/sine_signal[3]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  signal_generator/sine_generator/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000     0.497    signal_generator/sine_generator_n_12
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.560 r  signal_generator/combined_signal0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.193     0.754    signal_generator/in3[3]
    SLICE_X9Y10          FDRE                                         r  signal_generator/combined_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.836     1.994    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  signal_generator/combined_signal_reg[3]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.273ns (35.902%)  route 0.487ns (64.098%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[8]/G
    SLICE_X5Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.288     0.446    signal_generator/sine_generator/sine_signal_reg[8]_0[0]
    SLICE_X9Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.491 r  signal_generator/sine_generator/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     0.491    signal_generator/sine_generator_n_21
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.561 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.199     0.760    signal_generator/in3[8]
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.837     1.995    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[8]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.282ns (36.945%)  route 0.481ns (63.055%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[8]/G
    SLICE_X5Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.262     0.420    signal_generator/sine_signal[8]
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.544 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.219     0.763    signal_generator/in3[9]
    SLICE_X9Y12          FDRE                                         r  signal_generator/combined_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.834     1.992    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  signal_generator/combined_signal_reg[9]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.293ns (37.667%)  route 0.485ns (62.333%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[0]/G
    SLICE_X12Y9          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.266     0.444    signal_generator/sine_generator/sine_signal[0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.045     0.489 r  signal_generator/sine_generator/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.489    signal_generator/sine_generator_n_15
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.559 r  signal_generator/combined_signal0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.219     0.778    signal_generator/in3[0]
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.837     1.995    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  signal_generator/combined_signal_reg[0]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.373ns (47.699%)  route 0.409ns (52.301%))
  Logic Levels:           3  (CARRY4=2 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[8]/G
    SLICE_X5Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.262     0.420    signal_generator/sine_signal[8]
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.581 r  signal_generator/combined_signal0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.581    signal_generator/combined_signal0_inferred__0/i__carry__1_n_1
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.635 r  signal_generator/combined_signal0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.147     0.782    signal_generator/in3[12]
    SLICE_X9Y12          FDRE                                         r  signal_generator/combined_signal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.834     1.992    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  signal_generator/combined_signal_reg[12]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.288ns (36.305%)  route 0.505ns (63.695%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[5]/G
    SLICE_X8Y10          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[5]/Q
                         net (fo=1, routed)           0.220     0.398    signal_generator/sine_generator/sine_signal[5]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.443 r  signal_generator/sine_generator/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     0.443    signal_generator/sine_generator_n_18
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.508 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.285     0.793    signal_generator/in3[5]
    SLICE_X9Y12          FDRE                                         r  signal_generator/combined_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16939, routed)       0.834     1.992    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  signal_generator/combined_signal_reg[5]/C





