Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jan 15 16:52:18 2022
| Host         : LAPTOP-K9RA0OS9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |              42 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              95 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------+--------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |              Enable Signal              |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG    | Inst_Ascensor/motor_out_reg[0]_inv_2    | Inst_Ascensor/motor_out_reg[0]_inv_3 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | Inst_Ascensor/motor_out_reg[0]_inv_1[0] | Inst_Ascensor/motor_out_reg[1]_0     |                1 |              1 |         1.00 |
|  C_D_1Hz/clk_sig2 |                                         |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | Dec1/E[0]                               |                                      |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG    | Dec2//i__n_0                            |                                      |                1 |              5 |         5.00 |
|  clk_sig_BUFG     |                                         |                                      |                6 |              6 |         1.00 |
|  clk_IBUF_BUFG    |                                         |                                      |               10 |             19 |         1.90 |
|  clk_IBUF_BUFG    |                                         | C_D_1Hz/clk_sig_0                    |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG    |                                         | C_D_1Hz/clk_sig2_1                   |                8 |             31 |         3.88 |
|  clk_sig_BUFG     | Inst_Ascensor/E2                        | cont/SEC2.contador2[31]_i_1_n_0      |                8 |             31 |         3.88 |
|  clk_sig_BUFG     | Inst_Ascensor/E3                        | cont/SEC3.contador3[31]_i_1_n_0      |                8 |             31 |         3.88 |
|  clk_sig_BUFG     | Inst_Ascensor/E1                        | cont/SEC1.contador1[31]_i_1_n_0      |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG    | Inst_Ascensor/P_A                       |                                      |                8 |             32 |         4.00 |
+-------------------+-----------------------------------------+--------------------------------------+------------------+----------------+--------------+


