/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [12:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [21:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [3:0] celloutsig_0_8z;
  reg [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_9z[9] ? celloutsig_0_22z : celloutsig_0_26z;
  assign celloutsig_1_4z = celloutsig_1_3z ? celloutsig_1_1z : in_data[188];
  assign celloutsig_1_6z = celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_0z;
  assign celloutsig_0_10z = celloutsig_0_9z[4] ? _01_ : celloutsig_0_5z;
  assign celloutsig_0_12z = celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_9z[3];
  assign celloutsig_0_13z = celloutsig_0_11z ? celloutsig_0_0z : _01_;
  assign celloutsig_0_31z = !(celloutsig_0_4z ? celloutsig_0_12z : celloutsig_0_25z);
  assign celloutsig_1_3z = !(in_data[117] ? celloutsig_1_2z : celloutsig_1_1z);
  assign celloutsig_1_7z = !(celloutsig_1_4z ? celloutsig_1_3z : celloutsig_1_6z);
  assign celloutsig_1_8z = !(celloutsig_1_4z ? celloutsig_1_6z : celloutsig_1_0z);
  assign celloutsig_1_10z = !(celloutsig_1_4z ? celloutsig_1_6z : celloutsig_1_8z);
  assign celloutsig_0_17z = !(celloutsig_0_12z ? celloutsig_0_11z : in_data[32]);
  assign celloutsig_0_22z = !(celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_15z[14]);
  assign celloutsig_0_23z = !(celloutsig_0_5z ? celloutsig_0_20z : celloutsig_0_7z);
  assign celloutsig_0_33z = celloutsig_0_9z[0] ^ celloutsig_0_25z;
  assign celloutsig_0_5z = _02_ ^ celloutsig_0_2z[4];
  assign celloutsig_1_2z = in_data[121] ^ celloutsig_1_1z;
  assign celloutsig_0_7z = celloutsig_0_5z ^ in_data[57];
  assign celloutsig_0_21z = celloutsig_0_18z ^ in_data[68];
  reg [3:0] _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _23_ <= 4'h0;
    else _23_ <= in_data[46:43];
  assign { _01_, _02_, _00_, _03_[0] } = _23_;
  assign celloutsig_0_27z = celloutsig_0_4z & ~(celloutsig_0_17z);
  assign celloutsig_0_37z = celloutsig_0_33z & ~(celloutsig_0_7z);
  assign celloutsig_0_3z = celloutsig_0_2z[4] & ~(_00_);
  assign celloutsig_0_42z = celloutsig_0_39z & ~(celloutsig_0_37z);
  assign celloutsig_0_57z = celloutsig_0_29z & ~(celloutsig_0_36z[4]);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[150]);
  assign celloutsig_1_11z = celloutsig_1_1z & ~(celloutsig_1_10z);
  assign celloutsig_1_19z = celloutsig_1_11z & ~(celloutsig_1_18z);
  assign celloutsig_0_11z = celloutsig_0_10z & ~(celloutsig_0_7z);
  assign celloutsig_0_14z = celloutsig_0_13z & ~(celloutsig_0_6z[12]);
  assign celloutsig_0_18z = celloutsig_0_5z & ~(celloutsig_0_4z);
  assign celloutsig_0_19z = in_data[56] & ~(celloutsig_0_4z);
  assign celloutsig_0_25z = celloutsig_0_0z & ~(celloutsig_0_4z);
  assign celloutsig_0_2z = in_data[12] ? in_data[63:59] : { in_data[6], _01_, _02_, _00_, _03_[0] };
  assign celloutsig_0_36z = celloutsig_0_19z ? { celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_35z, celloutsig_0_11z, _01_, _02_, _00_, _03_[0], celloutsig_0_35z } : { celloutsig_0_9z[5:1], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_31z, 1'h0 };
  assign celloutsig_0_56z = celloutsig_0_14z ? celloutsig_0_6z[6:4] : { celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_6z = celloutsig_0_5z ? { in_data[10:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z } : { in_data[26:18], _01_, _02_, _00_, _03_[0], celloutsig_0_2z, 1'h0, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_39z = & { celloutsig_0_35z, celloutsig_0_8z };
  assign celloutsig_0_61z = & { celloutsig_0_57z, celloutsig_0_56z[2], celloutsig_0_42z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 4'h0;
    else if (clkin_data[32]) celloutsig_0_8z = { in_data[81:80], celloutsig_0_4z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_9z = 10'h000;
    else if (clkin_data[64]) celloutsig_0_9z = { celloutsig_0_6z[19:13], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_15z = 20'h00000;
    else if (clkin_data[64]) celloutsig_0_15z = { in_data[76:59], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_0z = ~((in_data[13] & in_data[18]) | (in_data[83] & in_data[8]));
  assign celloutsig_0_26z = ~((celloutsig_0_11z & in_data[4]) | (celloutsig_0_16z & celloutsig_0_22z));
  assign celloutsig_0_29z = ~((celloutsig_0_2z[3] & celloutsig_0_16z) | (celloutsig_0_23z & celloutsig_0_5z));
  assign celloutsig_0_4z = ~((celloutsig_0_2z[4] & celloutsig_0_0z) | (_03_[0] & in_data[2]));
  assign celloutsig_0_62z = ~((celloutsig_0_6z[3] & celloutsig_0_9z[9]) | (celloutsig_0_14z & celloutsig_0_4z));
  assign celloutsig_1_0z = ~((in_data[132] & in_data[172]) | (in_data[130] & in_data[180]));
  assign celloutsig_1_18z = ~((celloutsig_1_8z & celloutsig_1_7z) | (celloutsig_1_6z & celloutsig_1_6z));
  assign celloutsig_0_16z = ~((celloutsig_0_3z & celloutsig_0_4z) | (celloutsig_0_4z & celloutsig_0_11z));
  assign celloutsig_0_20z = ~((celloutsig_0_10z & celloutsig_0_15z[3]) | (_00_ & celloutsig_0_4z));
  assign _03_[3:1] = { _01_, _02_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
