<!DOCTYPE html><html lang="en" class="sr"><head><meta charset="utf-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1"><link rel="icon shortcut" type="image/png" href="/favicon.a58db67b.png"><title>Chandra Kiran Narala</title><meta name="keywords" content="Chandra Kiran Narala, FPGA, ASIC, Hardware Design, Engineer"><meta name="description" content="Chandra Kiran Narala | FPGA Design/Hardware Design/ASIC Design Engineer"><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css"><link rel="stylesheet" href="/index.dd151baa.css"><script defer src="https://unpkg.com/scrollreveal@4.0.0/dist/scrollreveal.min.js"></script><script async defer src="https://buttons.github.io/buttons.js"></script></head><body> <div class="theme-switch-wrapper"> <label class="theme-switch" for="checkbox"> <input type="checkbox" id="checkbox"> <div class="round slider"></div> </label> </div> <div id="top"></div>  <section id="hero" class="jumbotron"> <div class="container">  <div id="variable-proximity-container" class="hero-title load-hidden">  <h1 class="variable-proximity-text" data-text="Hi, I'm [[Chandra Kiran Narala]]." data-from-settings="'wght' 700, 'opsz' 12" data-to-settings="'wght' 1000, 'opsz' 40" data-radius="120"></h1> <h1 class="variable-proximity-text" data-text="I am an FPGA/ASIC Hardware Design Engineer." data-from-settings="'wght' 600, 'opsz' 12" data-to-settings="'wght' 900, 'opsz' 30" data-radius="100"></h1> <h1 class="variable-proximity-text" data-text="I build high-performance, low-latency solutions." data-from-settings="'wght' 600, 'opsz' 12" data-to-settings="'wght' 800, 'opsz' 20" data-radius="80"></h1> </div> <p class="hero-cta load-hidden"> <a rel="noreferrer" class="cta-btn cta-btn--hero" href="#about">Know more</a> </p> </div> </section>   <section id="about"> <div class="container"> <h2 class="load-hidden section-title">About Me</h2> <div class="about-wrapper row"> <div class="col-md-6 col-sm-12"> <div class="about-wrapper__image"> <div class="pc-card-wrapper"> <section class="pc-card"> <div class="pc-inside"> <div class="pc-shine"></div> <div class="pc-glare"></div> <div class="pc-avatar-content pc-content"> <img class="avatar" src="/profile.631fb9e5.png" alt="Chandra Kiran Narala avatar" loading="lazy" onerror="this.style.display='none'">  <div class="pc-user-info"> <div class="pc-user-details"> <div class="pc-mini-avatar"> <img src="/profile.631fb9e5.png" alt="Chandra Kiran Narala mini avatar" loading="lazy" onerror="this.style.opacity='0.5'"> </div> <div class="pc-user-text"> <div class="pc-handle">@chandrakiran</div> <div class="pc-status">Available</div> </div> </div> <button class="pc-contact-btn" onclick="window.location.href='#contact'" type="button" aria-label="Contact Chandra Kiran Narala"> Contact </button> </div> </div> <div class="pc-content"> <div class="pc-details"> <h3>Chandra Kiran Narala</h3> </div> </div> </div> </section> </div> </div> </div> <div class="col-md-6 col-sm-12"> <div class="about-wrapper__info load-hidden"> <p class="about-wrapper__info-text"> I am an experienced engineer specializing in FPGA/ASIC design, Verilog, and robust coding skills. I am actively seeking a full-time position as an FPGA/ASIC Design Engineer to apply my in-depth knowledge of semiconductor technologies. </p> <p class="about-wrapper__info-text"> I aim to contribute to cutting-edge projects, optimize ASIC architectures, and play a key role in the development of high-performance integrated circuits. </p> <span class="d-flex mt-3"> <a rel="noreferrer" target="_blank" class="cta-btn cta-btn--resume" href="/assets/resume.pdf"> View Resume </a> </span> </div> </div> </div> </div> </section>   <section id="resume" class="resume section"> <div class="container section-title" data-aos="fade-up"> <h2 class="load-hidden section-title">My Journey</h2> </div> <div class="container">  <div class="row" data-aos="fade-up">  <div class="col-lg-6"> <h3 class="resume-title">Experience</h3> <div class="experience-tile" onclick="toggleDescription('exp1')"> <div class="experience-header"> <div class="role-info"> <h4>Research Assistant | 7nm FinFET Memory Design</h4> <h5 class="company">New York University, USA</h5> </div> <p class="duration">Jan 2024 - Present</p> </div> </div> <div id="exp1" class="experience-description"> <ul> <li>Designed &amp; optimized 256x4b SRAM array, improving read/write speed and reducing power consumption by 20% to 6T.</li> <li>Executed Timing Analysis, resolving 23 critical violations for reliable operations at higher clock speeds.</li> <li>Verified SRAM testbenches with Cocotb, enabling Python-based functional and latency testing.</li> <li>Automated testbenches and simulation scripts in Python &amp; TCL, streamlining verification workflow.</li> </ul> </div> </div>  <div class="col-lg-6 education-section"> <h3 class="resume-title">Education</h3> <div class="resume-item"> <h4>New York University</h4> <h3>Master of Science in Electrical Engineering</h3> <p class="duration">2022 - 2024</p> </div> </div> </div>  <div class="row" data-aos="fade-up" data-aos-delay="100">  <div class="col-lg-6"> <div class="experience-tile" onclick="toggleDescription('exp2')"> <div class="experience-header"> <div class="role-info"> <h4>Programmer Analyst | Network Optimization</h4> <h5 class="company">Cognizant Technology Solutions, India</h5> </div> <p class="duration">Nov 2020 - Dec 2021</p> </div> </div> <div id="exp2" class="experience-description"> <ul> <li>Optimized low-latency data pipelines, reducing packet delay by 20% and increasing throughput by 15%.</li> <li>Analyzed network traffic with Wireshark, cutting latency to 40 ms and raising throughput to 115 Mbps.</li> </ul> </div> </div>  <div class="col-lg-6 education-section"> <div class="resume-item"> <h4>Gayatri Vidya Parishad College of Engineering, Autonomous</h4> <h3>BTech in Electronics &amp; Communication Engineering</h3> <p class="duration">2016 - 2020</p> </div> </div> </div> </div> </section> <script>document.addEventListener("DOMContentLoaded",function(){window.toggleDescription=function(e){var n=document.getElementById(e);n.style.display="block"===n.style.display?"none":"block"}});</script>   <section id="projects"> <div class="container"> <div class="project-wrapper"> <h2 class="dark-blue-text section-title">Projects</h2>  <div class="row"> <div class="col-lg-4 col-sm-12"> <div class="load-hidden project-wrapper__text"> <h3 class="project-wrapper__text-title">Ultra-Low Latency FPGA-Based FIX Parser for Financial Market Data(in-progress)</h3> <div> <p class="mb-4"> In the world of high-frequency trading (HFT) and financial market data processing, every nanosecond counts. Traditional software-based FIX (Financial Information Exchange) parsers, while flexible, introduce latency due to memory access and dynamic processing overhead. My goal is to develop an ultra-low latency FIX parser on an FPGA, leveraging parallelism, pipelining, and hardware-optimized state machines to achieve deterministic and near-instantaneous message parsing. </p> <p class="mb-4"><strong>How It Works:</strong></p> <ul> <p><strong>Real-Time Parsing with an FSM:</strong> The FIX message is processed in hardware, detecting <code>tag=value</code> pairs efficiently using an FSM-driven delimiter-based parser.</p> <p><strong>Precompiled FIX Specification Mapping:</strong> Instead of XML-based lookups (common in software implementations), a fixed lookup table stored in FPGA block RAM (BRAM/ROM) maps tags to their human-readable names and categories.</p> <p><strong>On-the-Fly Validation:</strong> The hardware checks for required fields, message integrity (checksum validation), and body length accuracy as the message streams in, ensuring compliance with FIX protocol standards.</p> <p><strong>Ultra-Fast Output Generation:</strong> Parsed fields are categorized (Header, Body, Trailer) and prepared for real-time display or further processing with minimal latency overhead.</p> </ul> </div> <a rel="noreferrer" target="_blank" class="cta-btn cta-btn--hero" href="https://github.com/chandrakirannarala/fpga_accelerate_FIX">Source Code</a>  </div> </div> <div class="col-lg-8 col-sm-12"> <div class="load-hidden project-wrapper__image"> <a rel="noreferrer" href="#!" target="_blank"> <div data-tilt data-tilt-max="4" data-tilt-glare="true" data-tilt-max-glare="0.5" class="js-tilt rounded thumbnail"> <img alt="FIXparser Project Image" class="img-fluid" src="/FIXparser_project.4349a3e2.png"> </div> </a> </div> </div> </div>   <div class="row"> <div class="col-lg-4 col-sm-12"> <div class="load-hidden project-wrapper__text"> <h3 class="project-wrapper__text-title">Event-Driven MA Crossover Strategy with Live Data & Dashboard</h3> <div> <p class="mb-4"> The Live MA Crossover Dashboard is an end-to-end prototype that fetches live market ticks via CCXT or Alpaca, processes them asynchronously in an asyncio event loop to generate fast and slow moving-average crossover signals (long-only or long/short), and serves a real-time dashboard (Dash or Streamlit) displaying price, MA values, current position, realized P&L, and key performance metrics—demonstrating your ability to bridge backtest logic into a fully live, interactive trading application. </p> </div> <a rel="noreferrer" target="_blank" class="cta-btn cta-btn--hero" href="https://github.com/chandrakirannarala/Event-Driven-MA-Crossover-Strategy">Source Code</a>  </div> </div> <div class="col-lg-8 col-sm-12"> <div class="load-hidden project-wrapper__image"> <a rel="noreferrer" href="#!" target="_blank"> <div data-tilt data-tilt-max="4" data-tilt-glare="true" data-tilt-max-glare="0.5" class="js-tilt rounded thumbnail"> <img alt="MACrossover Project Image" class="img-fluid" src="/MACrossover_project.6ae1b69d.jpg"> </div> </a> </div> </div> </div>   <div class="row"> <div class="col-lg-4 col-sm-12"> <div class="load-hidden project-wrapper__text"> <h3 class="project-wrapper__text-title">Low Latency Ping Pong Game on Artix-7 FPGA</h3> <div> <p class="mb-4"> Crafting a low-latency Pong game on the Artix-7 FPGA was an electrifying dive into hardware-based gaming. Using Verilog alongside a VGA controller at 640×480 resolution running at 60Hz, I brought the classic game to life with seamless visuals. Developing custom finite state machines was key to achieving ultra-responsive paddle control, dynamic ball movement, and precise score tracking. By fine-tuning timing synchronization through hSync/vSync signals and implementing a 25MHz clock divider, every frame rendered smoothly, making gameplay incredibly fluid. It's incredible how merging fundamental concepts with FPGA capabilities can recreate such an iconic experience with minimal latency. </p> </div> <a rel="noreferrer" target="_blank" class="cta-btn cta-btn--hero" href="#!">Source Code</a> <a rel="noreferrer" target="_blank" class="cta-btn text-color-main" href="#!">See Report</a> </div> </div> <div class="col-lg-8 col-sm-12"> <div class="load-hidden project-wrapper__image"> <a rel="noreferrer" href="#!" target="_blank"> <div data-tilt data-tilt-max="4" data-tilt-glare="true" data-tilt-max-glare="0.5" class="js-tilt rounded thumbnail"> <img alt="MBIST Project Image" class="img-fluid" src="/ponggame_project.7c1acd9a.jpg"> </div> </a> </div> </div> </div>   <div class="row"> <div class="col-lg-4 col-sm-12"> <div class="load-hidden project-wrapper__text"> <h3 class="project-wrapper__text-title">RISC-V RV32I 32-bit Processor</h3> <div> <p class="mb-4"> Architecting a 32-bit RISC-V RV32I processor was like assembling a complex puzzle of computational logic. Integrating a 5-stage pipeline in Verilog optimized instruction execution efficiency, a critical aspect of processor performance. Deploying this processor on an FPGA Basys3 board, I achieved a 100MHz operation by meticulously optimizing timing constraints and logic utilization. Through detailed power, area, and timing analysis, I identified and resolved negative slack issues, enhancing both performance and efficiency. This project deepened my understanding of processor architecture and highlighted the challenges of hardware implementation at a granular level. </p> </div> <a rel="noreferrer" target="_blank" class="cta-btn cta-btn--hero" href="https://github.com/chandrakirannarala/EL6463-Team-Project">Source Code</a>  </div> </div> <div class="col-lg-8 col-sm-12"> <div class="load-hidden project-wrapper__image"> <a rel="noreferrer" href="#!" target="_blank"> <div data-tilt data-tilt-max="4" data-tilt-glare="true" data-tilt-max-glare="0.5" class="js-tilt rounded thumbnail"> <img alt="RISC-V Project Image" class="img-fluid" src="/riscv_project.e702d45b.jpg"> </div> </a> </div> </div> </div>   <div class="row"> <div class="col-lg-4 col-sm-12"> <div class="load-hidden project-wrapper__text"> <h3 class="project-wrapper__text-title">Real-Time Heart Rate and Blood Pressure Monitor</h3> <div> <p class="mb-4"> Developing a real-time heart rate and blood pressure monitor with the STM32F429I microcontroller and an MPR sensor blended biomedical engineering with embedded systems. Implementing the SPI protocol ensured reliable and low-latency data acquisition from the sensor, crucial for real-time monitoring. By applying the Maximum Amplitude Algorithm, I extracted systolic and diastolic pressures from oscillometric waveform data with an impressive 98% accuracy. Creating an Oscillometric Waveform Envelope graph optimized signal processing, enhancing accurate pressure detection. This project was particularly fulfilling, knowing it could contribute to more accessible and precise health monitoring solutions. </p> </div> <a rel="noreferrer" target="_blank" class="cta-btn cta-btn--hero" href="https://github.com/chandrakirannarala/BloodPressureMonitor">Source Code</a> <a rel="noreferrer" target="_blank" class="cta-btn text-color-main" href="https://drive.google.com/file/d/1FnNS_9x8xcqcGr9SYKEpyminnfo84BnU/view?usp=sharing">Demo</a> </div> </div> <div class="col-lg-8 col-sm-12"> <div class="load-hidden project-wrapper__image"> <a rel="noreferrer" href="#!" target="_blank"> <div data-tilt data-tilt-max="4" data-tilt-glare="true" data-tilt-max-glare="0.5" class="js-tilt rounded thumbnail"> <img alt="SRAM Project Image" class="img-fluid" src="/rtes_project.7d82eae2.jpg"> </div> </a> </div> </div> </div>   <div class="row"> <div class="col-lg-4 col-sm-12"> <div class="load-hidden project-wrapper__text"> <h3 class="project-wrapper__text-title">High-performance 256x32 SRAM Array (7nm)</h3> <div> <p class="mb-4"> Designing and simulating a high-performance 256x32 SRAM array on a 7nm technology node using HSPICE was a deep dive into the intricacies of memory design. I optimized read/write stability, power efficiency, and timing accuracy, balancing these often competing factors. Conducting extensive HSPICE simulations allowed me to resolve over a dozen critical timing violations, significantly improving data integrity and reducing access latency. This endeavor showcased how critical precise timing and stability are in advanced memory modules, especially as we push the limits of semiconductor technology. </p> </div> <a rel="noreferrer" target="_blank" class="cta-btn cta-btn--hero" href="#!">See Design</a>  </div> </div> <div class="col-lg-8 col-sm-12"> <div class="load-hidden project-wrapper__image"> <a rel="noreferrer" href="#!" target="_blank"> <div data-tilt data-tilt-max="4" data-tilt-glare="true" data-tilt-max-glare="0.5" class="js-tilt rounded thumbnail"> <img alt="RISC-V Project Image" class="img-fluid" src="/sram_project.ca616439.jpg"> </div> </a> </div> </div> </div>   <div class="row"> <div class="col-lg-4 col-sm-12"> <div class="load-hidden project-wrapper__text"> <h3 class="project-wrapper__text-title">MBIST engine with 256x4b SRAM Memory Array</h3> <div> <p class="mb-4"> Designing a MBIST (Memory Built-In Self-Test) engine for a 256x4b SRAM array on a cutting-edge 7nm process pushed the boundaries of memory reliability testing. Implemented in Verilog, the engine achieved a robust 100MHz operation, essential for high-speed applications. I executed SRAM validation using rigorous industry-standard test patterns like Blanket 0,1; Checkerboard; March C; and March LR, ensuring comprehensive fault coverage. This meticulous approach not only enhanced the fault detection capabilities but also underscored the importance of thorough testing in advanced semiconductor processes where slightest variations can impact performance. </p> </div>   </div> </div> <div class="col-lg-8 col-sm-12"> <div class="load-hidden project-wrapper__image"> <a rel="noreferrer" href="#!" target="_blank"> <div data-tilt data-tilt-max="4" data-tilt-glare="true" data-tilt-max-glare="0.5" class="js-tilt rounded thumbnail"> <img alt="MBIST Project Image" class="img-fluid" src="/mbist_project.d1c4a74b.jpg"> </div> </a> </div> </div> </div>   <div class="row"> <div class="col-lg-4 col-sm-12"> <div class="load-hidden project-wrapper__text"> <h3 class="project-wrapper__text-title">Fingerprint Matcher with GUI</h3> <div> <p class="mb-4"> The Fingerprint Matching Application is a Python-based solution designed to automate fingerprint recognition through a user-friendly graphical interface. Built with Tkinter for the GUI and OpenCV for image processing, the application streamlines the workflow from image upload to match verification. It incorporates advanced techniques such as background removal using GrabCut, preprocessing steps like ridge detection and histogram equalization, and the SIFT algorithm for robust feature extraction and matching. The modular design separates tasks into dedicated scripts—background removal, preprocessing, and SIFT-based matching—ensuring scalability and maintainability. Users interact with an intuitive interface to upload fingerprints, initiate matching, and receive clear visual or textual feedback on results. </p> </div> <a rel="noreferrer" target="_blank" class="cta-btn cta-btn--hero" href="https://github.com/chandrakirannarala/FingerPrintMatch">Source Code</a>  </div> </div> <div class="col-lg-8 col-sm-12"> <div class="load-hidden project-wrapper__image"> <a rel="noreferrer" href="#!" target="_blank"> <div data-tilt data-tilt-max="4" data-tilt-glare="true" data-tilt-max-glare="0.5" class="js-tilt rounded thumbnail"> <img alt="MBIST Project Image" class="img-fluid" src="/fingerprint_project.3245286b.jpg"> </div> </a> </div> </div> </div>  </div> </div> </section>   <section id="contact"> <div class="container"> <h2 class="section-title">Contact</h2> <div class="contact-wrapper load-hidden"> <p class="contact-wrapper__text"> If you'd like to discuss opportunities or simply drop a message, please email me at <a href="mailto:chandrakirannarala@gmail.com">chandrakirannarala@gmail.com</a>. </p> <a rel="noreferrer" target="_blank" class="cta-btn cta-btn--resume" href="mailto:chandrakirannarala@gmail.com">Get in Touch</a> </div> </div> </section>   <footer class="footer navbar-static-bottom"> <div class="container"> <a rel="noreferrer" href="#top" class="back-to-top"> <i class="fa fa-2x fa-angle-up" aria-hidden="true"></i> </a> <div class="social-links"> <a rel="noreferrer" href="https://www.linkedin.com/in/chandrakirannarala/" target="_blank"> <i class="fa fa-inverse fa-linkedin"></i> </a> <a rel="noreferrer" href="https://github.com/chandrakirannarala" target="_blank"> <i class="fa fa-github fa-inverse"></i> </a> </div> <hr> <p class="footer__text"> © 2021 Chandra Kiran Narala | Designed by <a rel="noreferrer" href="#!">Chandra Kiran Narala</a> </p> </div> </footer> <script defer type="module" src="/index.fe6f6de3.js"></script> </body></html><link href="https://cdn.jsdelivr.net/npm/aos@2.3.4/dist/aos.css" rel="stylesheet"><script src="https://cdn.jsdelivr.net/npm/aos@2.3.4/dist/aos.js"></script><script>AOS.init({duration:1e3,easing:"ease-out",once:!0});</script>