ARM GAS  /tmp/cctmLe1F.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_ADC1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_ADC1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_ADC1_Init:
  27              	.LFB1026:
  28              		.file 1 "Core/Src/adc.c"
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** ADC_HandleTypeDef hadc2;
  29:Core/Src/adc.c **** 
  30:Core/Src/adc.c **** /* ADC1 init function */
ARM GAS  /tmp/cctmLe1F.s 			page 2


  31:Core/Src/adc.c **** void MX_ADC1_Init(void)
  32:Core/Src/adc.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 8CB0     		sub	sp, sp, #48
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
  33:Core/Src/adc.c **** 
  34:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  35:Core/Src/adc.c **** 
  36:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  37:Core/Src/adc.c **** 
  38:Core/Src/adc.c ****   ADC_MultiModeTypeDef multimode = {0};
  41              		.loc 1 38 3 view .LVU1
  42              		.loc 1 38 24 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0994     		str	r4, [sp, #36]
  45 0008 0A94     		str	r4, [sp, #40]
  46 000a 0B94     		str	r4, [sp, #44]
  39:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  47              		.loc 1 39 3 is_stmt 1 view .LVU3
  48              		.loc 1 39 26 is_stmt 0 view .LVU4
  49 000c 2022     		movs	r2, #32
  50 000e 2146     		mov	r1, r4
  51 0010 01A8     		add	r0, sp, #4
  52 0012 FFF7FEFF 		bl	memset
  53              	.LVL0:
  40:Core/Src/adc.c **** 
  41:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  42:Core/Src/adc.c **** 
  43:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  44:Core/Src/adc.c **** 
  45:Core/Src/adc.c ****   /** Common config
  46:Core/Src/adc.c ****   */
  47:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  54              		.loc 1 47 3 is_stmt 1 view .LVU5
  55              		.loc 1 47 18 is_stmt 0 view .LVU6
  56 0016 2048     		ldr	r0, .L9
  57 0018 4FF0A043 		mov	r3, #1342177280
  58 001c 0360     		str	r3, [r0]
  48:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  59              		.loc 1 48 3 is_stmt 1 view .LVU7
  60              		.loc 1 48 29 is_stmt 0 view .LVU8
  61 001e 4FF40033 		mov	r3, #131072
  62 0022 4360     		str	r3, [r0, #4]
  49:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  63              		.loc 1 49 3 is_stmt 1 view .LVU9
  64              		.loc 1 49 25 is_stmt 0 view .LVU10
  65 0024 8460     		str	r4, [r0, #8]
  50:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
ARM GAS  /tmp/cctmLe1F.s 			page 3


  66              		.loc 1 50 3 is_stmt 1 view .LVU11
  67              		.loc 1 50 24 is_stmt 0 view .LVU12
  68 0026 C460     		str	r4, [r0, #12]
  51:Core/Src/adc.c ****   hadc1.Init.GainCompensation = 0;
  69              		.loc 1 51 3 is_stmt 1 view .LVU13
  70              		.loc 1 51 31 is_stmt 0 view .LVU14
  71 0028 0461     		str	r4, [r0, #16]
  52:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  72              		.loc 1 52 3 is_stmt 1 view .LVU15
  73              		.loc 1 52 27 is_stmt 0 view .LVU16
  74 002a 4461     		str	r4, [r0, #20]
  53:Core/Src/adc.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  75              		.loc 1 53 3 is_stmt 1 view .LVU17
  76              		.loc 1 53 27 is_stmt 0 view .LVU18
  77 002c 0423     		movs	r3, #4
  78 002e 8361     		str	r3, [r0, #24]
  54:Core/Src/adc.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
  79              		.loc 1 54 3 is_stmt 1 view .LVU19
  80              		.loc 1 54 31 is_stmt 0 view .LVU20
  81 0030 0477     		strb	r4, [r0, #28]
  55:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  82              		.loc 1 55 3 is_stmt 1 view .LVU21
  83              		.loc 1 55 33 is_stmt 0 view .LVU22
  84 0032 4477     		strb	r4, [r0, #29]
  56:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
  85              		.loc 1 56 3 is_stmt 1 view .LVU23
  86              		.loc 1 56 30 is_stmt 0 view .LVU24
  87 0034 0123     		movs	r3, #1
  88 0036 0362     		str	r3, [r0, #32]
  57:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  89              		.loc 1 57 3 is_stmt 1 view .LVU25
  90              		.loc 1 57 36 is_stmt 0 view .LVU26
  91 0038 80F82440 		strb	r4, [r0, #36]
  58:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  92              		.loc 1 58 3 is_stmt 1 view .LVU27
  93              		.loc 1 58 31 is_stmt 0 view .LVU28
  94 003c C462     		str	r4, [r0, #44]
  59:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  95              		.loc 1 59 3 is_stmt 1 view .LVU29
  96              		.loc 1 59 35 is_stmt 0 view .LVU30
  97 003e 0463     		str	r4, [r0, #48]
  60:Core/Src/adc.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
  98              		.loc 1 60 3 is_stmt 1 view .LVU31
  99              		.loc 1 60 36 is_stmt 0 view .LVU32
 100 0040 80F83840 		strb	r4, [r0, #56]
  61:Core/Src/adc.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 101              		.loc 1 61 3 is_stmt 1 view .LVU33
 102              		.loc 1 61 22 is_stmt 0 view .LVU34
 103 0044 C463     		str	r4, [r0, #60]
  62:Core/Src/adc.c ****   hadc1.Init.OversamplingMode = DISABLE;
 104              		.loc 1 62 3 is_stmt 1 view .LVU35
 105              		.loc 1 62 31 is_stmt 0 view .LVU36
 106 0046 80F84040 		strb	r4, [r0, #64]
  63:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 107              		.loc 1 63 3 is_stmt 1 view .LVU37
 108              		.loc 1 63 7 is_stmt 0 view .LVU38
 109 004a FFF7FEFF 		bl	HAL_ADC_Init
ARM GAS  /tmp/cctmLe1F.s 			page 4


 110              	.LVL1:
 111              		.loc 1 63 6 view .LVU39
 112 004e C8B9     		cbnz	r0, .L6
 113              	.L2:
  64:Core/Src/adc.c ****   {
  65:Core/Src/adc.c ****     Error_Handler();
  66:Core/Src/adc.c ****   }
  67:Core/Src/adc.c **** 
  68:Core/Src/adc.c ****   /** Configure the ADC multi-mode
  69:Core/Src/adc.c ****   */
  70:Core/Src/adc.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 114              		.loc 1 70 3 is_stmt 1 view .LVU40
 115              		.loc 1 70 18 is_stmt 0 view .LVU41
 116 0050 0023     		movs	r3, #0
 117 0052 0993     		str	r3, [sp, #36]
  71:Core/Src/adc.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 118              		.loc 1 71 3 is_stmt 1 view .LVU42
 119              		.loc 1 71 7 is_stmt 0 view .LVU43
 120 0054 09A9     		add	r1, sp, #36
 121 0056 1048     		ldr	r0, .L9
 122 0058 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 123              	.LVL2:
 124              		.loc 1 71 6 view .LVU44
 125 005c A8B9     		cbnz	r0, .L7
 126              	.L3:
  72:Core/Src/adc.c ****   {
  73:Core/Src/adc.c ****     Error_Handler();
  74:Core/Src/adc.c ****   }
  75:Core/Src/adc.c **** 
  76:Core/Src/adc.c ****   /** Configure Regular Channel
  77:Core/Src/adc.c ****   */
  78:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_1;
 127              		.loc 1 78 3 is_stmt 1 view .LVU45
 128              		.loc 1 78 19 is_stmt 0 view .LVU46
 129 005e 0F4B     		ldr	r3, .L9+4
 130 0060 0193     		str	r3, [sp, #4]
  79:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 131              		.loc 1 79 3 is_stmt 1 view .LVU47
 132              		.loc 1 79 16 is_stmt 0 view .LVU48
 133 0062 0623     		movs	r3, #6
 134 0064 0293     		str	r3, [sp, #8]
  80:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 135              		.loc 1 80 3 is_stmt 1 view .LVU49
 136              		.loc 1 80 24 is_stmt 0 view .LVU50
 137 0066 0023     		movs	r3, #0
 138 0068 0393     		str	r3, [sp, #12]
  81:Core/Src/adc.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 139              		.loc 1 81 3 is_stmt 1 view .LVU51
 140              		.loc 1 81 22 is_stmt 0 view .LVU52
 141 006a 7F22     		movs	r2, #127
 142 006c 0492     		str	r2, [sp, #16]
  82:Core/Src/adc.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 143              		.loc 1 82 3 is_stmt 1 view .LVU53
 144              		.loc 1 82 24 is_stmt 0 view .LVU54
 145 006e 0422     		movs	r2, #4
 146 0070 0592     		str	r2, [sp, #20]
  83:Core/Src/adc.c ****   sConfig.Offset = 0;
ARM GAS  /tmp/cctmLe1F.s 			page 5


 147              		.loc 1 83 3 is_stmt 1 view .LVU55
 148              		.loc 1 83 18 is_stmt 0 view .LVU56
 149 0072 0693     		str	r3, [sp, #24]
  84:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 150              		.loc 1 84 3 is_stmt 1 view .LVU57
 151              		.loc 1 84 7 is_stmt 0 view .LVU58
 152 0074 0DEB0201 		add	r1, sp, r2
 153 0078 0748     		ldr	r0, .L9
 154 007a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 155              	.LVL3:
 156              		.loc 1 84 6 view .LVU59
 157 007e 38B9     		cbnz	r0, .L8
 158              	.L1:
  85:Core/Src/adc.c ****   {
  86:Core/Src/adc.c ****     Error_Handler();
  87:Core/Src/adc.c ****   }
  88:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
  89:Core/Src/adc.c **** 
  90:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
  91:Core/Src/adc.c **** 
  92:Core/Src/adc.c **** }
 159              		.loc 1 92 1 view .LVU60
 160 0080 0CB0     		add	sp, sp, #48
 161              	.LCFI2:
 162              		.cfi_remember_state
 163              		.cfi_def_cfa_offset 8
 164              		@ sp needed
 165 0082 10BD     		pop	{r4, pc}
 166              	.L6:
 167              	.LCFI3:
 168              		.cfi_restore_state
  65:Core/Src/adc.c ****   }
 169              		.loc 1 65 5 is_stmt 1 view .LVU61
 170 0084 FFF7FEFF 		bl	Error_Handler
 171              	.LVL4:
 172 0088 E2E7     		b	.L2
 173              	.L7:
  73:Core/Src/adc.c ****   }
 174              		.loc 1 73 5 view .LVU62
 175 008a FFF7FEFF 		bl	Error_Handler
 176              	.LVL5:
 177 008e E6E7     		b	.L3
 178              	.L8:
  86:Core/Src/adc.c ****   }
 179              		.loc 1 86 5 view .LVU63
 180 0090 FFF7FEFF 		bl	Error_Handler
 181              	.LVL6:
 182              		.loc 1 92 1 is_stmt 0 view .LVU64
 183 0094 F4E7     		b	.L1
 184              	.L10:
 185 0096 00BF     		.align	2
 186              	.L9:
 187 0098 00000000 		.word	.LANCHOR0
 188 009c 02003004 		.word	70254594
 189              		.cfi_endproc
 190              	.LFE1026:
 192              		.section	.text.MX_ADC2_Init,"ax",%progbits
ARM GAS  /tmp/cctmLe1F.s 			page 6


 193              		.align	1
 194              		.global	MX_ADC2_Init
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 198              		.fpu fpv4-sp-d16
 200              	MX_ADC2_Init:
 201              	.LFB1027:
  93:Core/Src/adc.c **** /* ADC2 init function */
  94:Core/Src/adc.c **** void MX_ADC2_Init(void)
  95:Core/Src/adc.c **** {
 202              		.loc 1 95 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 32
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206 0000 00B5     		push	{lr}
 207              	.LCFI4:
 208              		.cfi_def_cfa_offset 4
 209              		.cfi_offset 14, -4
 210 0002 89B0     		sub	sp, sp, #36
 211              	.LCFI5:
 212              		.cfi_def_cfa_offset 40
  96:Core/Src/adc.c **** 
  97:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 0 */
  98:Core/Src/adc.c **** 
  99:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 0 */
 100:Core/Src/adc.c **** 
 101:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 213              		.loc 1 101 3 view .LVU66
 214              		.loc 1 101 26 is_stmt 0 view .LVU67
 215 0004 2022     		movs	r2, #32
 216 0006 0021     		movs	r1, #0
 217 0008 6846     		mov	r0, sp
 218 000a FFF7FEFF 		bl	memset
 219              	.LVL7:
 102:Core/Src/adc.c **** 
 103:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 104:Core/Src/adc.c **** 
 105:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 1 */
 106:Core/Src/adc.c **** 
 107:Core/Src/adc.c ****   /** Common config
 108:Core/Src/adc.c ****   */
 109:Core/Src/adc.c ****   hadc2.Instance = ADC2;
 220              		.loc 1 109 3 is_stmt 1 view .LVU68
 221              		.loc 1 109 18 is_stmt 0 view .LVU69
 222 000e 1B48     		ldr	r0, .L17
 223 0010 1B4B     		ldr	r3, .L17+4
 224 0012 0360     		str	r3, [r0]
 110:Core/Src/adc.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 225              		.loc 1 110 3 is_stmt 1 view .LVU70
 226              		.loc 1 110 29 is_stmt 0 view .LVU71
 227 0014 4FF40033 		mov	r3, #131072
 228 0018 4360     		str	r3, [r0, #4]
 111:Core/Src/adc.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 229              		.loc 1 111 3 is_stmt 1 view .LVU72
 230              		.loc 1 111 25 is_stmt 0 view .LVU73
 231 001a 0023     		movs	r3, #0
ARM GAS  /tmp/cctmLe1F.s 			page 7


 232 001c 8360     		str	r3, [r0, #8]
 112:Core/Src/adc.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 233              		.loc 1 112 3 is_stmt 1 view .LVU74
 234              		.loc 1 112 24 is_stmt 0 view .LVU75
 235 001e C360     		str	r3, [r0, #12]
 113:Core/Src/adc.c ****   hadc2.Init.GainCompensation = 0;
 236              		.loc 1 113 3 is_stmt 1 view .LVU76
 237              		.loc 1 113 31 is_stmt 0 view .LVU77
 238 0020 0361     		str	r3, [r0, #16]
 114:Core/Src/adc.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 239              		.loc 1 114 3 is_stmt 1 view .LVU78
 240              		.loc 1 114 27 is_stmt 0 view .LVU79
 241 0022 4361     		str	r3, [r0, #20]
 115:Core/Src/adc.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 242              		.loc 1 115 3 is_stmt 1 view .LVU80
 243              		.loc 1 115 27 is_stmt 0 view .LVU81
 244 0024 0422     		movs	r2, #4
 245 0026 8261     		str	r2, [r0, #24]
 116:Core/Src/adc.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 246              		.loc 1 116 3 is_stmt 1 view .LVU82
 247              		.loc 1 116 31 is_stmt 0 view .LVU83
 248 0028 0377     		strb	r3, [r0, #28]
 117:Core/Src/adc.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 249              		.loc 1 117 3 is_stmt 1 view .LVU84
 250              		.loc 1 117 33 is_stmt 0 view .LVU85
 251 002a 4377     		strb	r3, [r0, #29]
 118:Core/Src/adc.c ****   hadc2.Init.NbrOfConversion = 1;
 252              		.loc 1 118 3 is_stmt 1 view .LVU86
 253              		.loc 1 118 30 is_stmt 0 view .LVU87
 254 002c 0122     		movs	r2, #1
 255 002e 0262     		str	r2, [r0, #32]
 119:Core/Src/adc.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 256              		.loc 1 119 3 is_stmt 1 view .LVU88
 257              		.loc 1 119 36 is_stmt 0 view .LVU89
 258 0030 80F82430 		strb	r3, [r0, #36]
 120:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 259              		.loc 1 120 3 is_stmt 1 view .LVU90
 260              		.loc 1 120 31 is_stmt 0 view .LVU91
 261 0034 C362     		str	r3, [r0, #44]
 121:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 262              		.loc 1 121 3 is_stmt 1 view .LVU92
 263              		.loc 1 121 35 is_stmt 0 view .LVU93
 264 0036 0363     		str	r3, [r0, #48]
 122:Core/Src/adc.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 265              		.loc 1 122 3 is_stmt 1 view .LVU94
 266              		.loc 1 122 36 is_stmt 0 view .LVU95
 267 0038 80F83830 		strb	r3, [r0, #56]
 123:Core/Src/adc.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 268              		.loc 1 123 3 is_stmt 1 view .LVU96
 269              		.loc 1 123 22 is_stmt 0 view .LVU97
 270 003c C363     		str	r3, [r0, #60]
 124:Core/Src/adc.c ****   hadc2.Init.OversamplingMode = DISABLE;
 271              		.loc 1 124 3 is_stmt 1 view .LVU98
 272              		.loc 1 124 31 is_stmt 0 view .LVU99
 273 003e 80F84030 		strb	r3, [r0, #64]
 125:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 274              		.loc 1 125 3 is_stmt 1 view .LVU100
ARM GAS  /tmp/cctmLe1F.s 			page 8


 275              		.loc 1 125 7 is_stmt 0 view .LVU101
 276 0042 FFF7FEFF 		bl	HAL_ADC_Init
 277              	.LVL8:
 278              		.loc 1 125 6 view .LVU102
 279 0046 90B9     		cbnz	r0, .L15
 280              	.L12:
 126:Core/Src/adc.c ****   {
 127:Core/Src/adc.c ****     Error_Handler();
 128:Core/Src/adc.c ****   }
 129:Core/Src/adc.c **** 
 130:Core/Src/adc.c ****   /** Configure Regular Channel
 131:Core/Src/adc.c ****   */
 132:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_11;
 281              		.loc 1 132 3 is_stmt 1 view .LVU103
 282              		.loc 1 132 19 is_stmt 0 view .LVU104
 283 0048 0E4B     		ldr	r3, .L17+8
 284 004a 0093     		str	r3, [sp]
 133:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 285              		.loc 1 133 3 is_stmt 1 view .LVU105
 286              		.loc 1 133 16 is_stmt 0 view .LVU106
 287 004c 0623     		movs	r3, #6
 288 004e 0193     		str	r3, [sp, #4]
 134:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 289              		.loc 1 134 3 is_stmt 1 view .LVU107
 290              		.loc 1 134 24 is_stmt 0 view .LVU108
 291 0050 0023     		movs	r3, #0
 292 0052 0293     		str	r3, [sp, #8]
 135:Core/Src/adc.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 293              		.loc 1 135 3 is_stmt 1 view .LVU109
 294              		.loc 1 135 22 is_stmt 0 view .LVU110
 295 0054 7F22     		movs	r2, #127
 296 0056 0392     		str	r2, [sp, #12]
 136:Core/Src/adc.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 297              		.loc 1 136 3 is_stmt 1 view .LVU111
 298              		.loc 1 136 24 is_stmt 0 view .LVU112
 299 0058 0422     		movs	r2, #4
 300 005a 0492     		str	r2, [sp, #16]
 137:Core/Src/adc.c ****   sConfig.Offset = 0;
 301              		.loc 1 137 3 is_stmt 1 view .LVU113
 302              		.loc 1 137 18 is_stmt 0 view .LVU114
 303 005c 0593     		str	r3, [sp, #20]
 138:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 304              		.loc 1 138 3 is_stmt 1 view .LVU115
 305              		.loc 1 138 7 is_stmt 0 view .LVU116
 306 005e 6946     		mov	r1, sp
 307 0060 0648     		ldr	r0, .L17
 308 0062 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 309              	.LVL9:
 310              		.loc 1 138 6 view .LVU117
 311 0066 28B9     		cbnz	r0, .L16
 312              	.L11:
 139:Core/Src/adc.c ****   {
 140:Core/Src/adc.c ****     Error_Handler();
 141:Core/Src/adc.c ****   }
 142:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 143:Core/Src/adc.c **** 
 144:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 2 */
ARM GAS  /tmp/cctmLe1F.s 			page 9


 145:Core/Src/adc.c **** 
 146:Core/Src/adc.c **** }
 313              		.loc 1 146 1 view .LVU118
 314 0068 09B0     		add	sp, sp, #36
 315              	.LCFI6:
 316              		.cfi_remember_state
 317              		.cfi_def_cfa_offset 4
 318              		@ sp needed
 319 006a 5DF804FB 		ldr	pc, [sp], #4
 320              	.L15:
 321              	.LCFI7:
 322              		.cfi_restore_state
 127:Core/Src/adc.c ****   }
 323              		.loc 1 127 5 is_stmt 1 view .LVU119
 324 006e FFF7FEFF 		bl	Error_Handler
 325              	.LVL10:
 326 0072 E9E7     		b	.L12
 327              	.L16:
 140:Core/Src/adc.c ****   }
 328              		.loc 1 140 5 view .LVU120
 329 0074 FFF7FEFF 		bl	Error_Handler
 330              	.LVL11:
 331              		.loc 1 146 1 is_stmt 0 view .LVU121
 332 0078 F6E7     		b	.L11
 333              	.L18:
 334 007a 00BF     		.align	2
 335              	.L17:
 336 007c 00000000 		.word	.LANCHOR1
 337 0080 00010050 		.word	1342177536
 338 0084 0008302E 		.word	774899712
 339              		.cfi_endproc
 340              	.LFE1027:
 342              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 343              		.align	1
 344              		.global	HAL_ADC_MspInit
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 348              		.fpu fpv4-sp-d16
 350              	HAL_ADC_MspInit:
 351              	.LVL12:
 352              	.LFB1028:
 147:Core/Src/adc.c **** 
 148:Core/Src/adc.c **** static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
 149:Core/Src/adc.c **** 
 150:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
 151:Core/Src/adc.c **** {
 353              		.loc 1 151 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 112
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357              		.loc 1 151 1 is_stmt 0 view .LVU123
 358 0000 30B5     		push	{r4, r5, lr}
 359              	.LCFI8:
 360              		.cfi_def_cfa_offset 12
 361              		.cfi_offset 4, -12
 362              		.cfi_offset 5, -8
ARM GAS  /tmp/cctmLe1F.s 			page 10


 363              		.cfi_offset 14, -4
 364 0002 9DB0     		sub	sp, sp, #116
 365              	.LCFI9:
 366              		.cfi_def_cfa_offset 128
 367 0004 0446     		mov	r4, r0
 152:Core/Src/adc.c **** 
 153:Core/Src/adc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 368              		.loc 1 153 3 is_stmt 1 view .LVU124
 369              		.loc 1 153 20 is_stmt 0 view .LVU125
 370 0006 0021     		movs	r1, #0
 371 0008 1791     		str	r1, [sp, #92]
 372 000a 1891     		str	r1, [sp, #96]
 373 000c 1991     		str	r1, [sp, #100]
 374 000e 1A91     		str	r1, [sp, #104]
 375 0010 1B91     		str	r1, [sp, #108]
 154:Core/Src/adc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 376              		.loc 1 154 3 is_stmt 1 view .LVU126
 377              		.loc 1 154 28 is_stmt 0 view .LVU127
 378 0012 4422     		movs	r2, #68
 379 0014 06A8     		add	r0, sp, #24
 380              	.LVL13:
 381              		.loc 1 154 28 view .LVU128
 382 0016 FFF7FEFF 		bl	memset
 383              	.LVL14:
 155:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 384              		.loc 1 155 3 is_stmt 1 view .LVU129
 385              		.loc 1 155 15 is_stmt 0 view .LVU130
 386 001a 2368     		ldr	r3, [r4]
 387              		.loc 1 155 5 view .LVU131
 388 001c B3F1A04F 		cmp	r3, #1342177280
 389 0020 04D0     		beq	.L27
 156:Core/Src/adc.c ****   {
 157:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 158:Core/Src/adc.c **** 
 159:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
 160:Core/Src/adc.c **** 
 161:Core/Src/adc.c ****   /** Initializes the peripherals clocks
 162:Core/Src/adc.c ****   */
 163:Core/Src/adc.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 164:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 165:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 166:Core/Src/adc.c ****     {
 167:Core/Src/adc.c ****       Error_Handler();
 168:Core/Src/adc.c ****     }
 169:Core/Src/adc.c **** 
 170:Core/Src/adc.c ****     /* ADC1 clock enable */
 171:Core/Src/adc.c ****     HAL_RCC_ADC12_CLK_ENABLED++;
 172:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 173:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 174:Core/Src/adc.c ****     }
 175:Core/Src/adc.c **** 
 176:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 177:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 178:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 179:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 180:Core/Src/adc.c ****     PC0     ------> ADC1_IN6
 181:Core/Src/adc.c ****     PC1     ------> ADC1_IN7
ARM GAS  /tmp/cctmLe1F.s 			page 11


 182:Core/Src/adc.c ****     PC2     ------> ADC1_IN8
 183:Core/Src/adc.c ****     PC3     ------> ADC1_IN9
 184:Core/Src/adc.c ****     PA0     ------> ADC1_IN1
 185:Core/Src/adc.c ****     PA1     ------> ADC1_IN2
 186:Core/Src/adc.c ****     PA3     ------> ADC1_IN4
 187:Core/Src/adc.c ****     PB0     ------> ADC1_IN15
 188:Core/Src/adc.c ****     PB12     ------> ADC1_IN11
 189:Core/Src/adc.c ****     PB14     ------> ADC1_IN5
 190:Core/Src/adc.c ****     */
 191:Core/Src/adc.c ****     GPIO_InitStruct.Pin = ADC_7_Pin|ADC_8_Pin|ADC_9_Pin|ADC_10_Pin;
 192:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 193:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 195:Core/Src/adc.c **** 
 196:Core/Src/adc.c ****     GPIO_InitStruct.Pin = ADC_1_Pin|OPAMP_SIG_2_Pin|OPAMP_SIG_4_Pin;
 197:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 198:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 199:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 200:Core/Src/adc.c **** 
 201:Core/Src/adc.c ****     GPIO_InitStruct.Pin = OPAMP_SIG_1_Pin|ADC_3_Pin|DIGITAL_IO_2_Pin;
 202:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 203:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 204:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 205:Core/Src/adc.c **** 
 206:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 207:Core/Src/adc.c **** 
 208:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 209:Core/Src/adc.c ****   }
 210:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC2)
 390              		.loc 1 210 8 is_stmt 1 view .LVU132
 391              		.loc 1 210 10 is_stmt 0 view .LVU133
 392 0022 484A     		ldr	r2, .L33
 393 0024 9342     		cmp	r3, r2
 394 0026 59D0     		beq	.L28
 395              	.LVL15:
 396              	.L19:
 211:Core/Src/adc.c ****   {
 212:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 213:Core/Src/adc.c **** 
 214:Core/Src/adc.c ****   /* USER CODE END ADC2_MspInit 0 */
 215:Core/Src/adc.c **** 
 216:Core/Src/adc.c ****   /** Initializes the peripherals clocks
 217:Core/Src/adc.c ****   */
 218:Core/Src/adc.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 219:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 220:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 221:Core/Src/adc.c ****     {
 222:Core/Src/adc.c ****       Error_Handler();
 223:Core/Src/adc.c ****     }
 224:Core/Src/adc.c **** 
 225:Core/Src/adc.c ****     /* ADC2 clock enable */
 226:Core/Src/adc.c ****     HAL_RCC_ADC12_CLK_ENABLED++;
 227:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 228:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 229:Core/Src/adc.c ****     }
 230:Core/Src/adc.c **** 
 231:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /tmp/cctmLe1F.s 			page 12


 232:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 233:Core/Src/adc.c ****     PC5     ------> ADC2_IN11
 234:Core/Src/adc.c ****     */
 235:Core/Src/adc.c ****     GPIO_InitStruct.Pin = OPAMP_SIG_3_Pin;
 236:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 237:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 238:Core/Src/adc.c ****     HAL_GPIO_Init(OPAMP_SIG_3_GPIO_Port, &GPIO_InitStruct);
 239:Core/Src/adc.c **** 
 240:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 241:Core/Src/adc.c **** 
 242:Core/Src/adc.c ****   /* USER CODE END ADC2_MspInit 1 */
 243:Core/Src/adc.c ****   }
 244:Core/Src/adc.c **** }
 397              		.loc 1 244 1 view .LVU134
 398 0028 1DB0     		add	sp, sp, #116
 399              	.LCFI10:
 400              		.cfi_remember_state
 401              		.cfi_def_cfa_offset 12
 402              		@ sp needed
 403 002a 30BD     		pop	{r4, r5, pc}
 404              	.LVL16:
 405              	.L27:
 406              	.LCFI11:
 407              		.cfi_restore_state
 163:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 408              		.loc 1 163 5 is_stmt 1 view .LVU135
 163:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 409              		.loc 1 163 40 is_stmt 0 view .LVU136
 410 002c 4FF40043 		mov	r3, #32768
 411 0030 0693     		str	r3, [sp, #24]
 164:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 412              		.loc 1 164 5 is_stmt 1 view .LVU137
 164:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 413              		.loc 1 164 39 is_stmt 0 view .LVU138
 414 0032 4FF00053 		mov	r3, #536870912
 415 0036 1593     		str	r3, [sp, #84]
 165:Core/Src/adc.c ****     {
 416              		.loc 1 165 5 is_stmt 1 view .LVU139
 165:Core/Src/adc.c ****     {
 417              		.loc 1 165 9 is_stmt 0 view .LVU140
 418 0038 06A8     		add	r0, sp, #24
 419 003a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 420              	.LVL17:
 165:Core/Src/adc.c ****     {
 421              		.loc 1 165 8 view .LVU141
 422 003e 0028     		cmp	r0, #0
 423 0040 3ED1     		bne	.L29
 424              	.L21:
 171:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 425              		.loc 1 171 5 is_stmt 1 view .LVU142
 171:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 426              		.loc 1 171 30 is_stmt 0 view .LVU143
 427 0042 414A     		ldr	r2, .L33+4
 428 0044 1368     		ldr	r3, [r2]
 429 0046 0133     		adds	r3, r3, #1
 430 0048 1360     		str	r3, [r2]
 172:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
ARM GAS  /tmp/cctmLe1F.s 			page 13


 431              		.loc 1 172 5 is_stmt 1 view .LVU144
 172:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 432              		.loc 1 172 7 is_stmt 0 view .LVU145
 433 004a 012B     		cmp	r3, #1
 434 004c 3BD0     		beq	.L30
 435              	.L22:
 173:Core/Src/adc.c ****     }
 436              		.loc 1 173 7 is_stmt 1 discriminator 1 view .LVU146
 176:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 437              		.loc 1 176 5 discriminator 1 view .LVU147
 438              	.LBB2:
 176:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 439              		.loc 1 176 5 discriminator 1 view .LVU148
 176:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 440              		.loc 1 176 5 discriminator 1 view .LVU149
 441 004e 3F4B     		ldr	r3, .L33+8
 442 0050 DA6C     		ldr	r2, [r3, #76]
 443 0052 42F00402 		orr	r2, r2, #4
 444 0056 DA64     		str	r2, [r3, #76]
 176:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 445              		.loc 1 176 5 discriminator 1 view .LVU150
 446 0058 DA6C     		ldr	r2, [r3, #76]
 447 005a 02F00402 		and	r2, r2, #4
 448 005e 0192     		str	r2, [sp, #4]
 176:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 449              		.loc 1 176 5 discriminator 1 view .LVU151
 450 0060 019A     		ldr	r2, [sp, #4]
 451              	.LBE2:
 176:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 452              		.loc 1 176 5 discriminator 1 view .LVU152
 177:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 453              		.loc 1 177 5 discriminator 1 view .LVU153
 454              	.LBB3:
 177:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 455              		.loc 1 177 5 discriminator 1 view .LVU154
 177:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 456              		.loc 1 177 5 discriminator 1 view .LVU155
 457 0062 DA6C     		ldr	r2, [r3, #76]
 458 0064 42F00102 		orr	r2, r2, #1
 459 0068 DA64     		str	r2, [r3, #76]
 177:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 460              		.loc 1 177 5 discriminator 1 view .LVU156
 461 006a DA6C     		ldr	r2, [r3, #76]
 462 006c 02F00102 		and	r2, r2, #1
 463 0070 0292     		str	r2, [sp, #8]
 177:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 464              		.loc 1 177 5 discriminator 1 view .LVU157
 465 0072 029A     		ldr	r2, [sp, #8]
 466              	.LBE3:
 177:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 467              		.loc 1 177 5 discriminator 1 view .LVU158
 178:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 468              		.loc 1 178 5 discriminator 1 view .LVU159
 469              	.LBB4:
 178:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 470              		.loc 1 178 5 discriminator 1 view .LVU160
 178:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
ARM GAS  /tmp/cctmLe1F.s 			page 14


 471              		.loc 1 178 5 discriminator 1 view .LVU161
 472 0074 DA6C     		ldr	r2, [r3, #76]
 473 0076 42F00202 		orr	r2, r2, #2
 474 007a DA64     		str	r2, [r3, #76]
 178:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 475              		.loc 1 178 5 discriminator 1 view .LVU162
 476 007c DB6C     		ldr	r3, [r3, #76]
 477 007e 03F00203 		and	r3, r3, #2
 478 0082 0393     		str	r3, [sp, #12]
 178:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 479              		.loc 1 178 5 discriminator 1 view .LVU163
 480 0084 039B     		ldr	r3, [sp, #12]
 481              	.LBE4:
 178:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 482              		.loc 1 178 5 discriminator 1 view .LVU164
 191:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 483              		.loc 1 191 5 discriminator 1 view .LVU165
 191:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 484              		.loc 1 191 25 is_stmt 0 discriminator 1 view .LVU166
 485 0086 0F23     		movs	r3, #15
 486 0088 1793     		str	r3, [sp, #92]
 192:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 487              		.loc 1 192 5 is_stmt 1 discriminator 1 view .LVU167
 192:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 488              		.loc 1 192 26 is_stmt 0 discriminator 1 view .LVU168
 489 008a 0325     		movs	r5, #3
 490 008c 1895     		str	r5, [sp, #96]
 193:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 491              		.loc 1 193 5 is_stmt 1 discriminator 1 view .LVU169
 193:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 492              		.loc 1 193 26 is_stmt 0 discriminator 1 view .LVU170
 493 008e 0024     		movs	r4, #0
 494              	.LVL18:
 193:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 495              		.loc 1 193 26 discriminator 1 view .LVU171
 496 0090 1994     		str	r4, [sp, #100]
 194:Core/Src/adc.c **** 
 497              		.loc 1 194 5 is_stmt 1 discriminator 1 view .LVU172
 498 0092 17A9     		add	r1, sp, #92
 499 0094 2E48     		ldr	r0, .L33+12
 500 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 501              	.LVL19:
 196:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 502              		.loc 1 196 5 discriminator 1 view .LVU173
 196:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 503              		.loc 1 196 25 is_stmt 0 discriminator 1 view .LVU174
 504 009a 0B23     		movs	r3, #11
 505 009c 1793     		str	r3, [sp, #92]
 197:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 506              		.loc 1 197 5 is_stmt 1 discriminator 1 view .LVU175
 197:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 507              		.loc 1 197 26 is_stmt 0 discriminator 1 view .LVU176
 508 009e 1895     		str	r5, [sp, #96]
 198:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 509              		.loc 1 198 5 is_stmt 1 discriminator 1 view .LVU177
 198:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 510              		.loc 1 198 26 is_stmt 0 discriminator 1 view .LVU178
ARM GAS  /tmp/cctmLe1F.s 			page 15


 511 00a0 1994     		str	r4, [sp, #100]
 199:Core/Src/adc.c **** 
 512              		.loc 1 199 5 is_stmt 1 discriminator 1 view .LVU179
 513 00a2 17A9     		add	r1, sp, #92
 514 00a4 4FF09040 		mov	r0, #1207959552
 515 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 516              	.LVL20:
 201:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 517              		.loc 1 201 5 discriminator 1 view .LVU180
 201:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 518              		.loc 1 201 25 is_stmt 0 discriminator 1 view .LVU181
 519 00ac 45F20103 		movw	r3, #20481
 520 00b0 1793     		str	r3, [sp, #92]
 202:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 521              		.loc 1 202 5 is_stmt 1 discriminator 1 view .LVU182
 202:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 522              		.loc 1 202 26 is_stmt 0 discriminator 1 view .LVU183
 523 00b2 1895     		str	r5, [sp, #96]
 203:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 524              		.loc 1 203 5 is_stmt 1 discriminator 1 view .LVU184
 203:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 525              		.loc 1 203 26 is_stmt 0 discriminator 1 view .LVU185
 526 00b4 1994     		str	r4, [sp, #100]
 204:Core/Src/adc.c **** 
 527              		.loc 1 204 5 is_stmt 1 discriminator 1 view .LVU186
 528 00b6 17A9     		add	r1, sp, #92
 529 00b8 2648     		ldr	r0, .L33+16
 530 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 531              	.LVL21:
 532 00be B3E7     		b	.L19
 533              	.LVL22:
 534              	.L29:
 167:Core/Src/adc.c ****     }
 535              		.loc 1 167 7 view .LVU187
 536 00c0 FFF7FEFF 		bl	Error_Handler
 537              	.LVL23:
 538 00c4 BDE7     		b	.L21
 539              	.L30:
 173:Core/Src/adc.c ****     }
 540              		.loc 1 173 7 view .LVU188
 541              	.LBB5:
 173:Core/Src/adc.c ****     }
 542              		.loc 1 173 7 view .LVU189
 173:Core/Src/adc.c ****     }
 543              		.loc 1 173 7 view .LVU190
 544 00c6 214B     		ldr	r3, .L33+8
 545 00c8 DA6C     		ldr	r2, [r3, #76]
 546 00ca 42F40052 		orr	r2, r2, #8192
 547 00ce DA64     		str	r2, [r3, #76]
 173:Core/Src/adc.c ****     }
 548              		.loc 1 173 7 view .LVU191
 549 00d0 DB6C     		ldr	r3, [r3, #76]
 550 00d2 03F40053 		and	r3, r3, #8192
 551 00d6 0093     		str	r3, [sp]
 173:Core/Src/adc.c ****     }
 552              		.loc 1 173 7 view .LVU192
 553 00d8 009B     		ldr	r3, [sp]
ARM GAS  /tmp/cctmLe1F.s 			page 16


 554 00da B8E7     		b	.L22
 555              	.L28:
 556              	.LBE5:
 218:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 557              		.loc 1 218 5 view .LVU193
 218:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 558              		.loc 1 218 40 is_stmt 0 view .LVU194
 559 00dc 4FF40043 		mov	r3, #32768
 560 00e0 0693     		str	r3, [sp, #24]
 219:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 561              		.loc 1 219 5 is_stmt 1 view .LVU195
 219:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 562              		.loc 1 219 39 is_stmt 0 view .LVU196
 563 00e2 4FF00053 		mov	r3, #536870912
 564 00e6 1593     		str	r3, [sp, #84]
 220:Core/Src/adc.c ****     {
 565              		.loc 1 220 5 is_stmt 1 view .LVU197
 220:Core/Src/adc.c ****     {
 566              		.loc 1 220 9 is_stmt 0 view .LVU198
 567 00e8 06A8     		add	r0, sp, #24
 568 00ea FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 569              	.LVL24:
 220:Core/Src/adc.c ****     {
 570              		.loc 1 220 8 view .LVU199
 571 00ee D0B9     		cbnz	r0, .L31
 572              	.L24:
 226:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 573              		.loc 1 226 5 is_stmt 1 view .LVU200
 226:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 574              		.loc 1 226 30 is_stmt 0 view .LVU201
 575 00f0 154A     		ldr	r2, .L33+4
 576 00f2 1368     		ldr	r3, [r2]
 577 00f4 0133     		adds	r3, r3, #1
 578 00f6 1360     		str	r3, [r2]
 227:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 579              		.loc 1 227 5 is_stmt 1 view .LVU202
 227:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 580              		.loc 1 227 7 is_stmt 0 view .LVU203
 581 00f8 012B     		cmp	r3, #1
 582 00fa 17D0     		beq	.L32
 583              	.L25:
 228:Core/Src/adc.c ****     }
 584              		.loc 1 228 7 is_stmt 1 discriminator 1 view .LVU204
 231:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 585              		.loc 1 231 5 discriminator 1 view .LVU205
 586              	.LBB6:
 231:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 587              		.loc 1 231 5 discriminator 1 view .LVU206
 231:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 588              		.loc 1 231 5 discriminator 1 view .LVU207
 589 00fc 134B     		ldr	r3, .L33+8
 590 00fe DA6C     		ldr	r2, [r3, #76]
 591 0100 42F00402 		orr	r2, r2, #4
 592 0104 DA64     		str	r2, [r3, #76]
 231:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 593              		.loc 1 231 5 discriminator 1 view .LVU208
 594 0106 DB6C     		ldr	r3, [r3, #76]
ARM GAS  /tmp/cctmLe1F.s 			page 17


 595 0108 03F00403 		and	r3, r3, #4
 596 010c 0593     		str	r3, [sp, #20]
 231:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 597              		.loc 1 231 5 discriminator 1 view .LVU209
 598 010e 059B     		ldr	r3, [sp, #20]
 599              	.LBE6:
 231:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 600              		.loc 1 231 5 discriminator 1 view .LVU210
 235:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 601              		.loc 1 235 5 discriminator 1 view .LVU211
 235:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 602              		.loc 1 235 25 is_stmt 0 discriminator 1 view .LVU212
 603 0110 2023     		movs	r3, #32
 604 0112 1793     		str	r3, [sp, #92]
 236:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 605              		.loc 1 236 5 is_stmt 1 discriminator 1 view .LVU213
 236:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 606              		.loc 1 236 26 is_stmt 0 discriminator 1 view .LVU214
 607 0114 0323     		movs	r3, #3
 608 0116 1893     		str	r3, [sp, #96]
 237:Core/Src/adc.c ****     HAL_GPIO_Init(OPAMP_SIG_3_GPIO_Port, &GPIO_InitStruct);
 609              		.loc 1 237 5 is_stmt 1 discriminator 1 view .LVU215
 237:Core/Src/adc.c ****     HAL_GPIO_Init(OPAMP_SIG_3_GPIO_Port, &GPIO_InitStruct);
 610              		.loc 1 237 26 is_stmt 0 discriminator 1 view .LVU216
 611 0118 0023     		movs	r3, #0
 612 011a 1993     		str	r3, [sp, #100]
 238:Core/Src/adc.c **** 
 613              		.loc 1 238 5 is_stmt 1 discriminator 1 view .LVU217
 614 011c 17A9     		add	r1, sp, #92
 615 011e 0C48     		ldr	r0, .L33+12
 616 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 617              	.LVL25:
 618              		.loc 1 244 1 is_stmt 0 discriminator 1 view .LVU218
 619 0124 80E7     		b	.L19
 620              	.L31:
 222:Core/Src/adc.c ****     }
 621              		.loc 1 222 7 is_stmt 1 view .LVU219
 622 0126 FFF7FEFF 		bl	Error_Handler
 623              	.LVL26:
 624 012a E1E7     		b	.L24
 625              	.L32:
 228:Core/Src/adc.c ****     }
 626              		.loc 1 228 7 view .LVU220
 627              	.LBB7:
 228:Core/Src/adc.c ****     }
 628              		.loc 1 228 7 view .LVU221
 228:Core/Src/adc.c ****     }
 629              		.loc 1 228 7 view .LVU222
 630 012c 074B     		ldr	r3, .L33+8
 631 012e DA6C     		ldr	r2, [r3, #76]
 632 0130 42F40052 		orr	r2, r2, #8192
 633 0134 DA64     		str	r2, [r3, #76]
 228:Core/Src/adc.c ****     }
 634              		.loc 1 228 7 view .LVU223
 635 0136 DB6C     		ldr	r3, [r3, #76]
 636 0138 03F40053 		and	r3, r3, #8192
 637 013c 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/cctmLe1F.s 			page 18


 228:Core/Src/adc.c ****     }
 638              		.loc 1 228 7 view .LVU224
 639 013e 049B     		ldr	r3, [sp, #16]
 640 0140 DCE7     		b	.L25
 641              	.L34:
 642 0142 00BF     		.align	2
 643              	.L33:
 644 0144 00010050 		.word	1342177536
 645 0148 00000000 		.word	.LANCHOR2
 646 014c 00100240 		.word	1073876992
 647 0150 00080048 		.word	1207961600
 648 0154 00040048 		.word	1207960576
 649              	.LBE7:
 650              		.cfi_endproc
 651              	.LFE1028:
 653              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 654              		.align	1
 655              		.global	HAL_ADC_MspDeInit
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 659              		.fpu fpv4-sp-d16
 661              	HAL_ADC_MspDeInit:
 662              	.LVL27:
 663              	.LFB1029:
 245:Core/Src/adc.c **** 
 246:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 247:Core/Src/adc.c **** {
 664              		.loc 1 247 1 view -0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 0
 667              		@ frame_needed = 0, uses_anonymous_args = 0
 668              		.loc 1 247 1 is_stmt 0 view .LVU226
 669 0000 08B5     		push	{r3, lr}
 670              	.LCFI12:
 671              		.cfi_def_cfa_offset 8
 672              		.cfi_offset 3, -8
 673              		.cfi_offset 14, -4
 248:Core/Src/adc.c **** 
 249:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 674              		.loc 1 249 3 is_stmt 1 view .LVU227
 675              		.loc 1 249 15 is_stmt 0 view .LVU228
 676 0002 0368     		ldr	r3, [r0]
 677              		.loc 1 249 5 view .LVU229
 678 0004 B3F1A04F 		cmp	r3, #1342177280
 679 0008 03D0     		beq	.L41
 250:Core/Src/adc.c ****   {
 251:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 252:Core/Src/adc.c **** 
 253:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 254:Core/Src/adc.c ****     /* Peripheral clock disable */
 255:Core/Src/adc.c ****     HAL_RCC_ADC12_CLK_ENABLED--;
 256:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 257:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 258:Core/Src/adc.c ****     }
 259:Core/Src/adc.c **** 
 260:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
ARM GAS  /tmp/cctmLe1F.s 			page 19


 261:Core/Src/adc.c ****     PC0     ------> ADC1_IN6
 262:Core/Src/adc.c ****     PC1     ------> ADC1_IN7
 263:Core/Src/adc.c ****     PC2     ------> ADC1_IN8
 264:Core/Src/adc.c ****     PC3     ------> ADC1_IN9
 265:Core/Src/adc.c ****     PA0     ------> ADC1_IN1
 266:Core/Src/adc.c ****     PA1     ------> ADC1_IN2
 267:Core/Src/adc.c ****     PA3     ------> ADC1_IN4
 268:Core/Src/adc.c ****     PB0     ------> ADC1_IN15
 269:Core/Src/adc.c ****     PB12     ------> ADC1_IN11
 270:Core/Src/adc.c ****     PB14     ------> ADC1_IN5
 271:Core/Src/adc.c ****     */
 272:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOC, ADC_7_Pin|ADC_8_Pin|ADC_9_Pin|ADC_10_Pin);
 273:Core/Src/adc.c **** 
 274:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, ADC_1_Pin|OPAMP_SIG_2_Pin|OPAMP_SIG_4_Pin);
 275:Core/Src/adc.c **** 
 276:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOB, OPAMP_SIG_1_Pin|ADC_3_Pin|DIGITAL_IO_2_Pin);
 277:Core/Src/adc.c **** 
 278:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 279:Core/Src/adc.c **** 
 280:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 281:Core/Src/adc.c ****   }
 282:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC2)
 680              		.loc 1 282 8 is_stmt 1 view .LVU230
 681              		.loc 1 282 10 is_stmt 0 view .LVU231
 682 000a 164A     		ldr	r2, .L43
 683 000c 9342     		cmp	r3, r2
 684 000e 19D0     		beq	.L42
 685              	.LVL28:
 686              	.L35:
 283:Core/Src/adc.c ****   {
 284:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 285:Core/Src/adc.c **** 
 286:Core/Src/adc.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 287:Core/Src/adc.c ****     /* Peripheral clock disable */
 288:Core/Src/adc.c ****     HAL_RCC_ADC12_CLK_ENABLED--;
 289:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 290:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 291:Core/Src/adc.c ****     }
 292:Core/Src/adc.c **** 
 293:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 294:Core/Src/adc.c ****     PC5     ------> ADC2_IN11
 295:Core/Src/adc.c ****     */
 296:Core/Src/adc.c ****     HAL_GPIO_DeInit(OPAMP_SIG_3_GPIO_Port, OPAMP_SIG_3_Pin);
 297:Core/Src/adc.c **** 
 298:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 299:Core/Src/adc.c **** 
 300:Core/Src/adc.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 301:Core/Src/adc.c ****   }
 302:Core/Src/adc.c **** }
 687              		.loc 1 302 1 view .LVU232
 688 0010 08BD     		pop	{r3, pc}
 689              	.LVL29:
 690              	.L41:
 255:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 691              		.loc 1 255 5 is_stmt 1 view .LVU233
 255:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 692              		.loc 1 255 30 is_stmt 0 view .LVU234
ARM GAS  /tmp/cctmLe1F.s 			page 20


 693 0012 154A     		ldr	r2, .L43+4
 694 0014 1368     		ldr	r3, [r2]
 695 0016 013B     		subs	r3, r3, #1
 696 0018 1360     		str	r3, [r2]
 256:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 697              		.loc 1 256 5 is_stmt 1 view .LVU235
 256:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 698              		.loc 1 256 7 is_stmt 0 view .LVU236
 699 001a 23B9     		cbnz	r3, .L37
 257:Core/Src/adc.c ****     }
 700              		.loc 1 257 7 is_stmt 1 view .LVU237
 701 001c 134A     		ldr	r2, .L43+8
 702 001e D36C     		ldr	r3, [r2, #76]
 703 0020 23F40053 		bic	r3, r3, #8192
 704 0024 D364     		str	r3, [r2, #76]
 705              	.L37:
 272:Core/Src/adc.c **** 
 706              		.loc 1 272 5 view .LVU238
 707 0026 0F21     		movs	r1, #15
 708 0028 1148     		ldr	r0, .L43+12
 709              	.LVL30:
 272:Core/Src/adc.c **** 
 710              		.loc 1 272 5 is_stmt 0 view .LVU239
 711 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 712              	.LVL31:
 274:Core/Src/adc.c **** 
 713              		.loc 1 274 5 is_stmt 1 view .LVU240
 714 002e 0B21     		movs	r1, #11
 715 0030 4FF09040 		mov	r0, #1207959552
 716 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 717              	.LVL32:
 276:Core/Src/adc.c **** 
 718              		.loc 1 276 5 view .LVU241
 719 0038 45F20101 		movw	r1, #20481
 720 003c 0D48     		ldr	r0, .L43+16
 721 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 722              	.LVL33:
 723 0042 E5E7     		b	.L35
 724              	.LVL34:
 725              	.L42:
 288:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 726              		.loc 1 288 5 view .LVU242
 288:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 727              		.loc 1 288 30 is_stmt 0 view .LVU243
 728 0044 084A     		ldr	r2, .L43+4
 729 0046 1368     		ldr	r3, [r2]
 730 0048 013B     		subs	r3, r3, #1
 731 004a 1360     		str	r3, [r2]
 289:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 732              		.loc 1 289 5 is_stmt 1 view .LVU244
 289:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 733              		.loc 1 289 7 is_stmt 0 view .LVU245
 734 004c 23B9     		cbnz	r3, .L39
 290:Core/Src/adc.c ****     }
 735              		.loc 1 290 7 is_stmt 1 view .LVU246
 736 004e 074A     		ldr	r2, .L43+8
 737 0050 D36C     		ldr	r3, [r2, #76]
ARM GAS  /tmp/cctmLe1F.s 			page 21


 738 0052 23F40053 		bic	r3, r3, #8192
 739 0056 D364     		str	r3, [r2, #76]
 740              	.L39:
 296:Core/Src/adc.c **** 
 741              		.loc 1 296 5 view .LVU247
 742 0058 2021     		movs	r1, #32
 743 005a 0548     		ldr	r0, .L43+12
 744              	.LVL35:
 296:Core/Src/adc.c **** 
 745              		.loc 1 296 5 is_stmt 0 view .LVU248
 746 005c FFF7FEFF 		bl	HAL_GPIO_DeInit
 747              	.LVL36:
 748              		.loc 1 302 1 view .LVU249
 749 0060 D6E7     		b	.L35
 750              	.L44:
 751 0062 00BF     		.align	2
 752              	.L43:
 753 0064 00010050 		.word	1342177536
 754 0068 00000000 		.word	.LANCHOR2
 755 006c 00100240 		.word	1073876992
 756 0070 00080048 		.word	1207961600
 757 0074 00040048 		.word	1207960576
 758              		.cfi_endproc
 759              	.LFE1029:
 761              		.global	hadc2
 762              		.global	hadc1
 763              		.section	.bss.HAL_RCC_ADC12_CLK_ENABLED,"aw",%nobits
 764              		.align	2
 765              		.set	.LANCHOR2,. + 0
 768              	HAL_RCC_ADC12_CLK_ENABLED:
 769 0000 00000000 		.space	4
 770              		.section	.bss.hadc1,"aw",%nobits
 771              		.align	2
 772              		.set	.LANCHOR0,. + 0
 775              	hadc1:
 776 0000 00000000 		.space	108
 776      00000000 
 776      00000000 
 776      00000000 
 776      00000000 
 777              		.section	.bss.hadc2,"aw",%nobits
 778              		.align	2
 779              		.set	.LANCHOR1,. + 0
 782              	hadc2:
 783 0000 00000000 		.space	108
 783      00000000 
 783      00000000 
 783      00000000 
 783      00000000 
 784              		.text
 785              	.Letext0:
 786              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 787              		.file 3 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 788              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 789              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 790              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 791              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
ARM GAS  /tmp/cctmLe1F.s 			page 22


 792              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 793              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 794              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h"
 795              		.file 11 "Core/Inc/adc.h"
 796              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 797              		.file 13 "Core/Inc/main.h"
 798              		.file 14 "<built-in>"
ARM GAS  /tmp/cctmLe1F.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 adc.c
     /tmp/cctmLe1F.s:18     .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/cctmLe1F.s:26     .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/cctmLe1F.s:187    .text.MX_ADC1_Init:0000000000000098 $d
     /tmp/cctmLe1F.s:193    .text.MX_ADC2_Init:0000000000000000 $t
     /tmp/cctmLe1F.s:200    .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
     /tmp/cctmLe1F.s:336    .text.MX_ADC2_Init:000000000000007c $d
     /tmp/cctmLe1F.s:343    .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cctmLe1F.s:350    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cctmLe1F.s:644    .text.HAL_ADC_MspInit:0000000000000144 $d
     /tmp/cctmLe1F.s:654    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cctmLe1F.s:661    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cctmLe1F.s:753    .text.HAL_ADC_MspDeInit:0000000000000064 $d
     /tmp/cctmLe1F.s:782    .bss.hadc2:0000000000000000 hadc2
     /tmp/cctmLe1F.s:775    .bss.hadc1:0000000000000000 hadc1
     /tmp/cctmLe1F.s:764    .bss.HAL_RCC_ADC12_CLK_ENABLED:0000000000000000 $d
     /tmp/cctmLe1F.s:768    .bss.HAL_RCC_ADC12_CLK_ENABLED:0000000000000000 HAL_RCC_ADC12_CLK_ENABLED
     /tmp/cctmLe1F.s:771    .bss.hadc1:0000000000000000 $d
     /tmp/cctmLe1F.s:778    .bss.hadc2:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
Error_Handler
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
