Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Thu Dec 18 21:07:48 2025
| Host         : murtyms-Z270X-Gaming-7 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HARRIS_RADAR_TOP_timing_summary_routed.rpt -pb HARRIS_RADAR_TOP_timing_summary_routed.pb -rpx HARRIS_RADAR_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : HARRIS_RADAR_TOP
| Device       : 7a200t-ffg1156
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (28)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.786        0.000                      0                 3833        0.069        0.000                      0                 3833        4.020        0.000                       0                  1594  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
CLK_25MHZ_FPGA                   {0.000 20.000}       40.000          25.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          
CLK_LVDS_FPGA1_30MHZ72_P         {0.000 16.276}       32.552          30.720          
CLK_LVDS_FPGA_122MHZ88_0_P       {0.000 4.069}        8.138           122.880         
CLK_LVDS_FPGA_122MHZ88_1_P       {0.000 4.069}        8.138           122.880         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_25MHZ_FPGA                                                                                                                                                                    15.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0        2.786        0.000                      0                 3833        0.069        0.000                      0                 3833        4.020        0.000                       0                  1590  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out2_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out2_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out2_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_FPGA
  To Clock:  CLK_25MHZ_FPGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_FPGA
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_25MHZ_FPGA }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 2.274ns (31.878%)  route 4.860ns (68.122%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.021    -0.773    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X4Y89          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419    -0.354 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=58, routed)          0.909     0.555    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.324     0.879 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.646     1.525    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.332     1.857 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.645     2.502    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.118     2.620 f  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           0.364     2.983    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/m_axi_lite_bvalid
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.353     3.336 f  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/m_axi_lite_bready_INST_0/O
                         net (fo=7, routed)           0.702     4.039    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I0_O)        0.153     4.192 f  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_2/O
                         net (fo=3, routed)           0.436     4.628    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_1
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.327     4.955 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_7/O
                         net (fo=2, routed)           0.602     5.557    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.681 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.556     6.236    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.124     6.360 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     6.360    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.894     8.625    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X2Y87          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.563     9.188    
                         clock uncertainty           -0.119     9.069    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.077     9.146    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 0.609ns (9.980%)  route 5.493ns (90.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.017    -0.777    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          3.400     3.079    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.153     3.232 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         2.093     5.325    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ARESET
    SLICE_X6Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.893     8.624    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X6Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rvalid_reg/C
                         clock pessimism              0.563     9.187    
                         clock uncertainty           -0.119     9.068    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.727     8.341    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 2.274ns (32.957%)  route 4.626ns (67.043%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.021    -0.773    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X4Y89          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419    -0.354 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=58, routed)          0.909     0.555    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.324     0.879 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.646     1.525    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.332     1.857 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.645     2.502    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.118     2.620 f  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           0.364     2.983    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/m_axi_lite_bvalid
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.353     3.336 f  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/m_axi_lite_bready_INST_0/O
                         net (fo=7, routed)           0.702     4.039    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I0_O)        0.153     4.192 f  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_2/O
                         net (fo=3, routed)           0.436     4.628    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_1
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.327     4.955 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_7/O
                         net (fo=2, routed)           0.602     5.557    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.681 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.322     6.003    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.124     6.127 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000     6.127    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.895     8.626    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X2Y88          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.563     9.189    
                         clock uncertainty           -0.119     9.070    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.079     9.149    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 2.274ns (32.952%)  route 4.627ns (67.048%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.021    -0.773    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X4Y89          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419    -0.354 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=58, routed)          0.909     0.555    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.324     0.879 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.646     1.525    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.332     1.857 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.645     2.502    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.118     2.620 f  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           0.364     2.983    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/m_axi_lite_bvalid
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.353     3.336 f  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/m_axi_lite_bready_INST_0/O
                         net (fo=7, routed)           0.702     4.039    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I0_O)        0.153     4.192 f  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_2/O
                         net (fo=3, routed)           0.436     4.628    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_1
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.327     4.955 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_7/O
                         net (fo=2, routed)           0.602     5.557    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.681 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.323     6.004    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.124     6.128 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     6.128    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.895     8.626    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X2Y88          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.563     9.189    
                         clock uncertainty           -0.119     9.070    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.081     9.151    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 2.274ns (33.221%)  route 4.571ns (66.779%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.021    -0.773    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X4Y89          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419    -0.354 f  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=58, routed)          0.909     0.555    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.324     0.879 f  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.646     1.525    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.332     1.857 f  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.645     2.502    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.118     2.620 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           0.364     2.983    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/m_axi_lite_bvalid
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.353     3.336 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/m_axi_lite_bready_INST_0/O
                         net (fo=7, routed)           0.702     4.039    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I0_O)        0.153     4.192 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_2/O
                         net (fo=3, routed)           0.436     4.628    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_1
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.327     4.955 f  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_7/O
                         net (fo=2, routed)           0.457     5.411    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     5.535 f  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2/O
                         net (fo=2, routed)           0.413     5.948    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     6.072 r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.072    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.893     8.624    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y86          FDRE                                         r  Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                         clock pessimism              0.563     9.187    
                         clock uncertainty           -0.119     9.068    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.029     9.097    Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 0.609ns (10.291%)  route 5.309ns (89.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.017    -0.777    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          3.400     3.079    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.153     3.232 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.909     5.140    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ARESET
    SLICE_X8Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.815     8.546    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X8Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[16]/C
                         clock pessimism              0.563     9.109    
                         clock uncertainty           -0.119     8.990    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.727     8.263    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 0.609ns (10.291%)  route 5.309ns (89.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.017    -0.777    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          3.400     3.079    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.153     3.232 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.909     5.140    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ARESET
    SLICE_X8Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.815     8.546    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X8Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[17]/C
                         clock pessimism              0.563     9.109    
                         clock uncertainty           -0.119     8.990    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.727     8.263    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 0.609ns (10.291%)  route 5.309ns (89.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.017    -0.777    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          3.400     3.079    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.153     3.232 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.909     5.140    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ARESET
    SLICE_X8Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.815     8.546    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X8Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[18]/C
                         clock pessimism              0.563     9.109    
                         clock uncertainty           -0.119     8.990    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.727     8.263    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[18]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 0.609ns (10.291%)  route 5.309ns (89.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.017    -0.777    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          3.400     3.079    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.153     3.232 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.909     5.140    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ARESET
    SLICE_X8Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.815     8.546    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X8Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[19]/C
                         clock pessimism              0.563     9.109    
                         clock uncertainty           -0.119     8.990    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.727     8.263    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[19]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 0.609ns (10.291%)  route 5.309ns (89.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.017    -0.777    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          3.400     3.079    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.153     3.232 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.909     5.140    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ARESET
    SLICE_X8Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.815     8.546    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X8Y88          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[20]/C
                         clock pessimism              0.563     9.109    
                         clock uncertainty           -0.119     8.990    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.727     8.263    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[20]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  3.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_rd_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.493%)  route 0.258ns (63.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.626    -0.618    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X18Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_rd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_rd_data_reg[5]/Q
                         net (fo=1, routed)           0.258    -0.213    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg3[5]
    SLICE_X18Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.970    -0.786    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X18Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg3_reg[5]/C
                         clock pessimism              0.507    -0.279    
    SLICE_X18Y99         FDRE (Hold_fdre_C_D)        -0.002    -0.281    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.696%)  route 0.233ns (62.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.721    -0.523    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/S_AXI_ACLK
    SLICE_X5Y98          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1_reg[8]/Q
                         net (fo=2, routed)           0.233    -0.148    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1_reg_n_0_[8]
    SLICE_X1Y101         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.930    -0.826    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/S_AXI_ACLK
    SLICE_X1Y101         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_addr_reg[8]/C
                         clock pessimism              0.507    -0.319    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.076    -0.243    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.202%)  route 0.210ns (59.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.720    -0.524    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X4Y95          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/Q
                         net (fo=16, routed)          0.210    -0.173    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/S_AXI_WDATA[1]
    SLICE_X3Y100         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.930    -0.826    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/S_AXI_ACLK
    SLICE_X3Y100         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1_reg[1]/C
                         clock pessimism              0.507    -0.319    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.047    -0.272    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/rd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_rd_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.625    -0.619    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ACLK
    SLICE_X19Y105        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/rd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/rd_data_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.426    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/rd_data[3]
    SLICE_X18Y105        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.898    -0.858    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/S_AXI_ACLK
    SLICE_X18Y105        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_rd_data_reg[3]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X18Y105        FDRE (Hold_fdre_C_D)         0.076    -0.530    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.694    -0.550    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X19Y98         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.354    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg_n_0_[2]
    SLICE_X18Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.309 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata[2]_i_1_n_0
    SLICE_X18Y98         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.970    -0.786    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X18Y98         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[2]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X18Y98         FDRE (Hold_fdre_C_D)         0.121    -0.416    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.694    -0.550    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X9Y99          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg[8]/Q
                         net (fo=1, routed)           0.054    -0.354    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2_reg_n_0_[8]
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.045    -0.309 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata[8]_i_1_n_0
    SLICE_X8Y99          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.971    -0.785    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X8Y99          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata_reg[8]/C
                         clock pessimism              0.249    -0.537    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.121    -0.416    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.692    -0.552    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/S_AXI_ACLK
    SLICE_X13Y90         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg0_reg[18]/Q
                         net (fo=1, routed)           0.054    -0.356    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg0_reg_n_0_[18]
    SLICE_X12Y90         LUT5 (Prop_lut5_I4_O)        0.045    -0.311 r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/axi_rdata[18]_i_1_n_0
    SLICE_X12Y90         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.968    -0.788    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/S_AXI_ACLK
    SLICE_X12Y90         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/axi_rdata_reg[18]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.121    -0.418    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.693    -0.551    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X11Y94         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg1_reg[26]/Q
                         net (fo=1, routed)           0.054    -0.355    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg1_reg_n_0_[26]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.310 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata[26]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.970    -0.786    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X10Y94         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata_reg[26]/C
                         clock pessimism              0.249    -0.538    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.121    -0.417    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.693    -0.551    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/S_AXI_ACLK
    SLICE_X17Y96         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0_reg[14]/Q
                         net (fo=1, routed)           0.054    -0.355    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0_reg_n_0_[14]
    SLICE_X16Y96         LUT5 (Prop_lut5_I4_O)        0.045    -0.310 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata[14]_i_1_n_0
    SLICE_X16Y96         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.969    -0.787    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/S_AXI_ACLK
    SLICE_X16Y96         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[14]/C
                         clock pessimism              0.250    -0.538    
    SLICE_X16Y96         FDRE (Hold_fdre_C_D)         0.121    -0.417    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/rd_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_rd_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.626    -0.618    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X19Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/rd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/rd_data_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.423    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/rd_data[2]
    SLICE_X18Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.899    -0.857    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X18Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_rd_data_reg[2]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X18Y100        FDRE (Hold_fdre_C_D)         0.076    -0.529    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y68      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y71      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y71      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y71      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y66      Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y66      Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y66      Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y66      Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y69      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    Radar_Design_i/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AM3357_GPIO_3[17]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.053ns  (logic 1.664ns (41.062%)  route 2.389ns (58.938%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ30                                              0.000     0.000 f  AM3357_GPIO_3[17] (IN)
                         net (fo=0)                   0.000     0.000    AM3357_GPIO_3[17]
    AJ30                 IBUF (Prop_ibuf_I_O)         1.540     1.540 f  AM3357_GPIO_3_IBUF[17]_inst/O
                         net (fo=2, routed)           1.829     3.369    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X6Y66          LUT1 (Prop_lut1_I0_O)        0.124     3.493 r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.560     4.053    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X7Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.889    -1.380    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X7Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AM3357_GPIO_3[17]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.353ns (27.688%)  route 0.921ns (72.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ30                                              0.000     0.000 f  AM3357_GPIO_3[17] (IN)
                         net (fo=0)                   0.000     0.000    AM3357_GPIO_3[17]
    AJ30                 IBUF (Prop_ibuf_I_O)         0.308     0.308 f  AM3357_GPIO_3_IBUF[17]_inst/O
                         net (fo=2, routed)           0.729     1.037    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X6Y66          LUT1 (Prop_lut1_I0_O)        0.045     1.082 r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.192     1.274    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X7Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.991    -0.765    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X7Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.748ns  (logic 5.029ns (51.584%)  route 4.720ns (48.416%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          4.720     6.189    GEN1[14].IOBUF_data/T
    AA28                 OBUFT (TriStatE_obuft_T_O)
                                                      3.559     9.748 r  GEN1[14].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     9.748    GPMC_AD[14]
    AA28                                                              r  GPMC_AD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.594ns  (logic 5.024ns (52.366%)  route 4.570ns (47.634%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          4.570     6.039    GEN1[15].IOBUF_data/T
    AA27                 OBUFT (TriStatE_obuft_T_O)
                                                      3.554     9.594 r  GEN1[15].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     9.594    GPMC_AD[15]
    AA27                                                              r  GPMC_AD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.463ns  (logic 5.043ns (53.292%)  route 4.420ns (46.708%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          4.420     5.889    GEN1[12].IOBUF_data/T
    AC29                 OBUFT (TriStatE_obuft_T_O)
                                                      3.574     9.463 r  GEN1[12].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     9.463    GPMC_AD[12]
    AC29                                                              r  GPMC_AD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.311ns  (logic 5.041ns (54.142%)  route 4.270ns (45.858%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          4.270     5.739    GEN1[13].IOBUF_data/T
    AC28                 OBUFT (TriStatE_obuft_T_O)
                                                      3.572     9.311 r  GEN1[13].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     9.311    GPMC_AD[13]
    AC28                                                              r  GPMC_AD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 5.078ns (55.205%)  route 4.120ns (44.795%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          4.120     5.590    GEN1[10].IOBUF_data/T
    AB34                 OBUFT (TriStatE_obuft_T_O)
                                                      3.608     9.198 r  GEN1[10].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     9.198    GPMC_AD[10]
    AB34                                                              r  GPMC_AD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.055ns  (logic 5.085ns (56.154%)  route 3.970ns (43.846%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          3.970     5.440    GEN1[11].IOBUF_data/T
    AA34                 OBUFT (TriStatE_obuft_T_O)
                                                      3.615     9.055 r  GEN1[11].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     9.055    GPMC_AD[11]
    AA34                                                              r  GPMC_AD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.884ns  (logic 5.064ns (57.000%)  route 3.820ns (43.000%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          3.820     5.290    GEN1[8].IOBUF_data/T
    AC32                 OBUFT (TriStatE_obuft_T_O)
                                                      3.595     8.884 r  GEN1[8].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.884    GPMC_AD[8]
    AC32                                                              r  GPMC_AD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 5.060ns (57.959%)  route 3.670ns (42.041%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          3.670     5.140    GEN1[9].IOBUF_data/T
    AC31                 OBUFT (TriStatE_obuft_T_O)
                                                      3.591     8.731 r  GEN1[9].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.731    GPMC_AD[9]
    AC31                                                              r  GPMC_AD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 5.073ns (59.035%)  route 3.520ns (40.965%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          3.520     4.990    GEN1[6].IOBUF_data/T
    AA33                 OBUFT (TriStatE_obuft_T_O)
                                                      3.604     8.594 r  GEN1[6].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.594    GPMC_AD[6]
    AA33                                                              r  GPMC_AD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 5.075ns (60.092%)  route 3.371ns (39.908%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          3.371     4.840    GEN1[7].IOBUF_data/T
    AA32                 OBUFT (TriStatE_obuft_T_O)
                                                      3.606     8.446 r  GEN1[7].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.446    GPMC_AD[7]
    AA32                                                              r  GPMC_AD[7] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.061ns (59.984%)  route 0.708ns (40.016%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          0.708     0.945    GEN1[2].IOBUF_data/T
    W34                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.769 r  GEN1[2].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.769    GPMC_AD[2]
    W34                                                               r  GPMC_AD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.061ns (58.065%)  route 0.767ns (41.935%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          0.767     1.004    GEN1[0].IOBUF_data/T
    V33                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.828 r  GEN1[0].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.828    GPMC_AD[0]
    V33                                                               r  GPMC_AD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.061ns (55.974%)  route 0.835ns (44.026%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          0.835     1.072    GEN1[3].IOBUF_data/T
    Y32                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.896 r  GEN1[3].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.896    GPMC_AD[3]
    Y32                                                               r  GPMC_AD[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.061ns (54.175%)  route 0.898ns (45.825%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          0.898     1.135    GEN1[1].IOBUF_data/T
    Y33                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.959 r  GEN1[1].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.959    GPMC_AD[1]
    Y33                                                               r  GPMC_AD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.061ns (48.331%)  route 1.135ns (51.669%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.135     1.372    GEN1[5].IOBUF_data/T
    AC33                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.196 r  GEN1[5].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.196    GPMC_AD[5]
    AC33                                                              r  GPMC_AD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.061ns (46.985%)  route 1.198ns (53.015%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.198     1.435    GEN1[4].IOBUF_data/T
    AC34                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.259 r  GEN1[4].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.259    GPMC_AD[4]
    AC34                                                              r  GPMC_AD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.061ns (45.712%)  route 1.261ns (54.288%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.261     1.498    GEN1[7].IOBUF_data/T
    AA32                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.322 r  GEN1[7].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.322    GPMC_AD[7]
    AA32                                                              r  GPMC_AD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.061ns (44.506%)  route 1.323ns (55.494%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.323     1.561    GEN1[6].IOBUF_data/T
    AA33                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.385 r  GEN1[6].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.385    GPMC_AD[6]
    AA33                                                              r  GPMC_AD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.061ns (43.362%)  route 1.386ns (56.638%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.386     1.624    GEN1[9].IOBUF_data/T
    AC31                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.448 r  GEN1[9].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.448    GPMC_AD[9]
    AC31                                                              r  GPMC_AD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.061ns (42.275%)  route 1.449ns (57.725%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.449     1.687    GEN1[8].IOBUF_data/T
    AC32                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.511 r  GEN1[8].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.511    GPMC_AD[8]
    AC32                                                              r  GPMC_AD[8] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_DI_OUT1_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.278ns  (logic 3.445ns (28.061%)  route 8.833ns (71.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.767    -1.027    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X23Y108        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.571 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/MOSI_reg/Q
                         net (fo=1, routed)           8.833     8.262    SCAL_SPI_DI_OUT1_2P5_IN_OBUF
    J1                   OBUF (Prop_obuf_I_O)         2.989    11.251 r  SCAL_SPI_DI_OUT1_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.251    SCAL_SPI_DI_OUT1_2P5_IN
    J1                                                                r  SCAL_SPI_DI_OUT1_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_DI_OUT4_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.145ns  (logic 3.455ns (28.450%)  route 8.690ns (71.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.850    -0.944    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ACLK
    SLICE_X2Y107         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518    -0.426 r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/MOSI_reg/Q
                         net (fo=1, routed)           8.690     8.264    SCAL_SPI_DI_OUT4_2P5_IN_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         2.937    11.201 r  SCAL_SPI_DI_OUT4_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.201    SCAL_SPI_DI_OUT4_2P5_IN
    AB11                                                              r  SCAL_SPI_DI_OUT4_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_CLK_OUT1_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.120ns  (logic 3.501ns (28.886%)  route 8.619ns (71.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.767    -1.027    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X22Y108        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.509 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SCLK_reg/Q
                         net (fo=1, routed)           8.619     8.110    SCAL_SPI_CLK_OUT1_2P5_IN_OBUF
    H2                   OBUF (Prop_obuf_I_O)         2.983    11.093 r  SCAL_SPI_CLK_OUT1_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.093    SCAL_SPI_CLK_OUT1_2P5_IN
    H2                                                                r  SCAL_SPI_CLK_OUT1_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/CSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_EN_N_OUT1_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.616ns  (logic 3.425ns (29.487%)  route 8.191ns (70.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.767    -1.027    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X23Y108        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/CSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.571 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/CSN_reg/Q
                         net (fo=1, routed)           8.191     7.619    SCAL_SPI_EN_N_OUT1_2P5_IN_OBUF
    H3                   OBUF (Prop_obuf_I_O)         2.969    10.589 r  SCAL_SPI_EN_N_OUT1_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000    10.589    SCAL_SPI_EN_N_OUT1_2P5_IN
    H3                                                                r  SCAL_SPI_EN_N_OUT1_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_CLK_OUT0_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.186ns  (logic 3.411ns (30.497%)  route 7.774ns (69.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.768    -1.026    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ACLK
    SLICE_X21Y109        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.570 r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/SCLK_reg/Q
                         net (fo=1, routed)           7.774     7.204    SCAL_SPI_CLK_OUT0_2P5_IN_OBUF
    U4                   OBUF (Prop_obuf_I_O)         2.955    10.160 r  SCAL_SPI_CLK_OUT0_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000    10.160    SCAL_SPI_CLK_OUT0_2P5_IN
    U4                                                                r  SCAL_SPI_CLK_OUT0_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/CSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_EN_N_OUT0_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.847ns  (logic 3.421ns (31.539%)  route 7.426ns (68.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.763    -1.031    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ACLK
    SLICE_X22Y113        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/CSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.513 r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/CSN_reg/Q
                         net (fo=1, routed)           7.426     6.913    SCAL_SPI_EN_N_OUT0_2P5_IN_OBUF
    U11                  OBUF (Prop_obuf_I_O)         2.903     9.816 r  SCAL_SPI_EN_N_OUT0_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     9.816    SCAL_SPI_EN_N_OUT0_2P5_IN
    U11                                                               r  SCAL_SPI_EN_N_OUT0_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_DI_OUT0_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.680ns  (logic 3.441ns (32.220%)  route 7.239ns (67.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.763    -1.031    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ACLK
    SLICE_X22Y113        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.513 r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/MOSI_reg/Q
                         net (fo=1, routed)           7.239     6.726    SCAL_SPI_DI_OUT0_2P5_IN_OBUF
    W9                   OBUF (Prop_obuf_I_O)         2.923     9.649 r  SCAL_SPI_DI_OUT0_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     9.649    SCAL_SPI_DI_OUT0_2P5_IN
    W9                                                                r  SCAL_SPI_DI_OUT0_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPMC_AD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.466ns  (logic 4.410ns (46.585%)  route 5.057ns (53.415%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.022    -0.772    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X4Y91          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=19, routed)          2.100     1.784    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/latched_addr_out[0]
    SLICE_X20Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.934 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/read_data_out[11]_INST_0/O
                         net (fo=1, routed)           2.957     4.890    GEN1[11].IOBUF_data/I
    AA34                 OBUFT (Prop_obuft_I_O)       3.804     8.694 r  GEN1[11].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.694    GPMC_AD[11]
    AA34                                                              r  GPMC_AD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPMC_AD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.342ns  (logic 4.369ns (46.771%)  route 4.972ns (53.229%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.022    -0.772    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X4Y91          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=19, routed)          2.058     1.742    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/latched_addr_out[0]
    SLICE_X20Y93         LUT3 (Prop_lut3_I1_O)        0.150     1.892 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/read_data_out[15]_INST_0/O
                         net (fo=1, routed)           2.914     4.806    GEN1[15].IOBUF_data/I
    AA27                 OBUFT (Prop_obuft_I_O)       3.763     8.569 r  GEN1[15].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.569    GPMC_AD[15]
    AA27                                                              r  GPMC_AD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_DEBUG_HEAD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 4.162ns (44.627%)  route 5.164ns (55.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        2.024    -0.770    Radar_Design_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y92          FDRE                                         r  Radar_Design_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.419    -0.351 r  Radar_Design_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           5.164     4.813    lopt_2
    AM25                 OBUF (Prop_obuf_I_O)         3.743     8.556 r  FPGA_DEBUG_HEAD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.556    FPGA_DEBUG_HEAD[2]
    AM25                                                              r  FPGA_DEBUG_HEAD[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.673ns  (logic 1.340ns (80.104%)  route 0.333ns (19.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.715    -0.529    Radar_Design_i/design_1_i/Blinky_0/U0/clk
    SLICE_X0Y69          FDRE                                         r  Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/Q
                         net (fo=3, routed)           0.333    -0.055    FPGA_LED_OBUF[1]
    AD26                 OBUF (Prop_obuf_I_O)         1.199     1.144 r  FPGA_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.144    FPGA_LED[1]
    AD26                                                              r  FPGA_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.384ns (80.145%)  route 0.343ns (19.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.715    -0.529    Radar_Design_i/design_1_i/Blinky_0/U0/clk
    SLICE_X0Y69          FDRE                                         r  Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/Q
                         net (fo=3, routed)           0.343    -0.058    FPGA_LED_OBUF[2]
    AC26                 OBUF (Prop_obuf_I_O)         1.256     1.198 r  FPGA_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.198    FPGA_LED[2]
    AC26                                                              r  FPGA_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_CLK_OUT4_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.346ns (63.401%)  route 0.777ns (36.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.655    -0.589    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ACLK
    SLICE_X0Y103         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/SCLK_reg/Q
                         net (fo=1, routed)           0.777     0.329    SCAL_SPI_CLK_OUT4_2P5_IN_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         1.205     1.535 r  SCAL_SPI_CLK_OUT4_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     1.535    SCAL_SPI_CLK_OUT4_2P5_IN
    AF25                                                              r  SCAL_SPI_CLK_OUT4_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_DI_OUT3_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.445ns (63.823%)  route 0.819ns (36.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.624    -0.620    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ACLK
    SLICE_X16Y107        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/MOSI_reg/Q
                         net (fo=1, routed)           0.819     0.347    SCAL_SPI_DI_OUT3_2P5_IN_OBUF
    AE33                 OBUF (Prop_obuf_I_O)         1.297     1.644 r  SCAL_SPI_DI_OUT3_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     1.644    SCAL_SPI_DI_OUT3_2P5_IN
    AE33                                                              r  SCAL_SPI_DI_OUT3_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/CSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_EN_N_OUT3_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.327ns (57.751%)  route 0.971ns (42.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.623    -0.621    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ACLK
    SLICE_X14Y113        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/CSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/CSN_reg/Q
                         net (fo=1, routed)           0.971     0.514    SCAL_SPI_EN_N_OUT3_2P5_IN_OBUF
    U24                  OBUF (Prop_obuf_I_O)         1.163     1.677 r  SCAL_SPI_EN_N_OUT3_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     1.677    SCAL_SPI_EN_N_OUT3_2P5_IN
    U24                                                               r  SCAL_SPI_EN_N_OUT3_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_DEBUG_HEAD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.465ns (65.513%)  route 0.771ns (34.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.722    -0.522    Radar_Design_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y92          FDRE                                         r  Radar_Design_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Radar_Design_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.771     0.391    lopt_6
    AJ34                 OBUF (Prop_obuf_I_O)         1.324     1.715 r  FPGA_DEBUG_HEAD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.715    FPGA_DEBUG_HEAD[6]
    AJ34                                                              r  FPGA_DEBUG_HEAD[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_CLK_OUT3_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.383ns (57.747%)  route 1.012ns (42.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.626    -0.618    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ACLK
    SLICE_X13Y109        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/SCLK_reg/Q
                         net (fo=1, routed)           1.012     0.535    SCAL_SPI_CLK_OUT3_2P5_IN_OBUF
    N33                  OBUF (Prop_obuf_I_O)         1.242     1.777 r  SCAL_SPI_CLK_OUT3_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     1.777    SCAL_SPI_CLK_OUT3_2P5_IN
    N33                                                               r  SCAL_SPI_CLK_OUT3_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/CSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_EN_N_OUT4_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.341ns (56.347%)  route 1.039ns (43.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.654    -0.590    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ACLK
    SLICE_X0Y107         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/CSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/CSN_reg/Q
                         net (fo=1, routed)           1.039     0.590    SCAL_SPI_EN_N_OUT4_2P5_IN_OBUF
    AE25                 OBUF (Prop_obuf_I_O)         1.200     1.790 r  SCAL_SPI_EN_N_OUT4_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     1.790    SCAL_SPI_EN_N_OUT4_2P5_IN
    AE25                                                              r  SCAL_SPI_EN_N_OUT4_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPMC_AD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.506ns (64.228%)  route 0.839ns (35.772%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.693    -0.551    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X11Y96         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.423 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.086    -0.336    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/o[8]
    SLICE_X11Y96         LUT3 (Prop_lut3_I2_O)        0.098    -0.238 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/read_data_out[8]_INST_0/O
                         net (fo=1, routed)           0.752     0.514    GEN1[8].IOBUF_data/I
    AC32                 OBUFT (Prop_obuft_I_O)       1.280     1.794 r  GEN1[8].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.794    GPMC_AD[8]
    AC32                                                              r  GPMC_AD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPMC_AD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.445ns (60.287%)  route 0.952ns (39.713%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.693    -0.551    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X15Y95         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.191    -0.218    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/o[28]
    SLICE_X15Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.173 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/read_data_out[12]_INST_0/O
                         net (fo=1, routed)           0.761     0.587    GEN1[12].IOBUF_data/I
    AC29                 OBUFT (Prop_obuft_I_O)       1.259     1.846 r  GEN1[12].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.846    GPMC_AD[12]
    AC29                                                              r  GPMC_AD[12] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SCAL_SPI_DO_IN1_2P5_OUT
                            (input port)
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/miso_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.348ns  (logic 1.404ns (16.813%)  route 6.945ns (83.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  SCAL_SPI_DO_IN1_2P5_OUT (IN)
                         net (fo=0)                   0.000     0.000    SCAL_SPI_DO_IN1_2P5_OUT
    G2                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SCAL_SPI_DO_IN1_2P5_OUT_IBUF_inst/O
                         net (fo=1, routed)           6.945     8.348    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/MISO
    SLICE_X22Y103        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/miso_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.648    -1.621    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X22Y103        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/miso_sync1_reg/C

Slack:                    inf
  Source:                 SCAL_SPI_DO_IN0_2P5_OUT
                            (input port)
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/miso_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.252ns  (logic 1.388ns (16.824%)  route 6.864ns (83.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SCAL_SPI_DO_IN0_2P5_OUT (IN)
                         net (fo=0)                   0.000     0.000    SCAL_SPI_DO_IN0_2P5_OUT
    V2                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SCAL_SPI_DO_IN0_2P5_OUT_IBUF_inst/O
                         net (fo=1, routed)           6.864     8.252    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/MISO
    SLICE_X20Y107        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/miso_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.649    -1.620    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/S_AXI_ACLK
    SLICE_X20Y107        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/miso_sync1_reg/C

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.979ns  (logic 1.593ns (22.831%)  route 5.386ns (77.169%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          5.386     6.855    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/oen
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.124     6.979 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__2/O
                         net (fo=1, routed)           0.000     6.979    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/inverter4_op_net
    SLICE_X4Y84          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.890    -1.379    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X4Y84          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.221ns  (logic 0.124ns (2.375%)  route 5.097ns (97.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           5.097     5.097    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/dcm_locked
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     5.221 r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     5.221    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X5Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.889    -1.380    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y66          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 GPMC_ALE
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.008ns  (logic 1.598ns (31.904%)  route 3.410ns (68.096%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V26                                               0.000     0.000 f  GPMC_ALE (IN)
                         net (fo=0)                   0.000     0.000    GPMC_ALE
    V26                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  GPMC_ALE_IBUF_inst/O
                         net (fo=1, routed)           3.410     4.884    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/advn
    SLICE_X4Y86          LUT1 (Prop_lut1_I0_O)        0.124     5.008 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=1, routed)           0.000     5.008    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/inverter1_op_net
    SLICE_X4Y86          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.891    -1.378    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X4Y86          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 SCAL_SPI_DO_IN2_2P5_OUT
                            (input port)
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/miso_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.898ns  (logic 1.332ns (27.191%)  route 3.566ns (72.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  SCAL_SPI_DO_IN2_2P5_OUT (IN)
                         net (fo=0)                   0.000     0.000    SCAL_SPI_DO_IN2_2P5_OUT
    M26                  IBUF (Prop_ibuf_I_O)         1.332     1.332 r  SCAL_SPI_DO_IN2_2P5_OUT_IBUF_inst/O
                         net (fo=1, routed)           3.566     4.898    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/MISO
    SLICE_X5Y110         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/miso_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.729    -1.540    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X5Y110         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/miso_sync1_reg/C

Slack:                    inf
  Source:                 GPMC_WE_N
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.610ns (34.065%)  route 3.117ns (65.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y26                                               0.000     0.000 f  GPMC_WE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_WE_N
    Y26                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  GPMC_WE_N_IBUF_inst/O
                         net (fo=1, routed)           3.117     4.603    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/wen
    SLICE_X4Y85          LUT1 (Prop_lut1_I0_O)        0.124     4.727 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__1/O
                         net (fo=1, routed)           0.000     4.727    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/inverter2_op_net
    SLICE_X4Y85          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.891    -1.378    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X4Y85          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[3]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.294ns  (logic 1.518ns (35.349%)  route 2.776ns (64.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y32                                               0.000     0.000 r  GPMC_AD[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[3].IOBUF_data/IO
    Y32                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  GEN1[3].IOBUF_data/IBUF/O
                         net (fo=1, routed)           2.776     4.294    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[3]
    SLICE_X15Y90         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.816    -1.453    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X15Y90         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_A[16]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 1.491ns (35.036%)  route 2.764ns (64.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y28                                               0.000     0.000 r  GPMC_A[16] (IN)
                         net (fo=0)                   0.000     0.000    GPMC_A[16]
    Y28                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  GPMC_A_IBUF[16]_inst/O
                         net (fo=1, routed)           2.764     4.255    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a[0]
    SLICE_X2Y87          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.894    -1.375    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X2Y87          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_A[17]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.067ns  (logic 1.525ns (37.508%)  route 2.541ns (62.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W33                                               0.000     0.000 r  GPMC_A[17] (IN)
                         net (fo=0)                   0.000     0.000    GPMC_A[17]
    W33                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  GPMC_A_IBUF[17]_inst/O
                         net (fo=1, routed)           2.541     4.067    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a[1]
    SLICE_X2Y87          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.894    -1.375    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X2Y87          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPMC_AD[14]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.257ns (32.896%)  route 0.524ns (67.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA28                                              0.000     0.000 r  GPMC_AD[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[14].IOBUF_data/IO
    AA28                 IBUF (Prop_ibuf_I_O)         0.257     0.257 r  GEN1[14].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.524     0.781    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[14]
    SLICE_X3Y96          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.000    -0.756    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X3Y96          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[15]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.252ns (31.337%)  route 0.552ns (68.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA27                                              0.000     0.000 r  GPMC_AD[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[15].IOBUF_data/IO
    AA27                 IBUF (Prop_ibuf_I_O)         0.252     0.252 r  GEN1[15].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.552     0.805    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[15]
    SLICE_X0Y93          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.000    -0.756    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X0Y93          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[12]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.271ns (32.845%)  route 0.554ns (67.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC29                                              0.000     0.000 r  GPMC_AD[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[12].IOBUF_data/IO
    AC29                 IBUF (Prop_ibuf_I_O)         0.271     0.271 r  GEN1[12].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.554     0.825    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[12]
    SLICE_X3Y95          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.000    -0.756    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X3Y95          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[13]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.270ns (31.363%)  route 0.590ns (68.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC28                                              0.000     0.000 r  GPMC_AD[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[13].IOBUF_data/IO
    AC28                 IBUF (Prop_ibuf_I_O)         0.270     0.270 r  GEN1[13].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.590     0.859    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[13]
    SLICE_X3Y95          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.000    -0.756    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X3Y95          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[9]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.288ns (32.453%)  route 0.600ns (67.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC31                                              0.000     0.000 r  GPMC_AD[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[9].IOBUF_data/IO
    AC31                 IBUF (Prop_ibuf_I_O)         0.288     0.288 r  GEN1[9].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.600     0.888    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[9]
    SLICE_X3Y99          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.001    -0.755    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X3Y99          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[7]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.303ns (33.712%)  route 0.596ns (66.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA32                                              0.000     0.000 r  GPMC_AD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[7].IOBUF_data/IO
    AA32                 IBUF (Prop_ibuf_I_O)         0.303     0.303 r  GEN1[7].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.596     0.899    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[7]
    SLICE_X3Y99          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.001    -0.755    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X3Y99          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[11]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.312ns (32.527%)  route 0.648ns (67.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA34                                              0.000     0.000 r  GPMC_AD[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[11].IOBUF_data/IO
    AA34                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  GEN1[11].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.648     0.960    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[11]
    SLICE_X3Y96          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.000    -0.756    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X3Y96          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[8]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.292ns (25.368%)  route 0.859ns (74.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC32                                              0.000     0.000 r  GPMC_AD[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[8].IOBUF_data/IO
    AC32                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  GEN1[8].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.859     1.151    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[8]
    SLICE_X16Y94         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.969    -0.787    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X16Y94         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[10]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.305ns (26.033%)  route 0.868ns (73.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB34                                              0.000     0.000 r  GPMC_AD[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[10].IOBUF_data/IO
    AB34                 IBUF (Prop_ibuf_I_O)         0.305     0.305 r  GEN1[10].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.868     1.173    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[10]
    SLICE_X16Y94         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        0.969    -0.787    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X16Y94         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[1]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.296ns (25.070%)  route 0.884ns (74.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y33                                               0.000     0.000 r  GPMC_AD[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[1].IOBUF_data/IO
    Y33                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  GEN1[1].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.884     1.179    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[1]
    SLICE_X3Y96          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1588, routed)        1.000    -0.756    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X3Y96          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C





