{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 01 11:37:00 2017 " "Info: Processing started: Fri Sep 01 11:37:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_write -c I2C_write " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_write -c I2C_write" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f:/users/llw/documents/i2c_control_hdl-verilog/i2c_control_hdl-verilog/i2c_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file f:/users/llw/documents/i2c_control_hdl-verilog/i2c_control_hdl-verilog/i2c_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_control " "Info: Found entity 1: I2C_control" {  } { { "F:/Users/LLW/Documents/I2C_Control_HDL-Verilog/I2C_Control_HDL-Verilog/I2C_control.v" "" { Text "F:/Users/LLW/Documents/I2C_Control_HDL-Verilog/I2C_Control_HDL-Verilog/I2C_control.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_write.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_write " "Info: Found entity 1: I2C_write" {  } { { "I2C_write.v" "" { Text "D:/DE2_115/lyp/I2C_write/I2C_write.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitcountEN I2C_write.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at I2C_write.v(30): created implicit net for \"bitcountEN\"" {  } { { "I2C_write.v" "" { Text "D:/DE2_115/lyp/I2C_write/I2C_write.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstbitcount I2C_write.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at I2C_write.v(31): created implicit net for \"rstbitcount\"" {  } { { "I2C_write.v" "" { Text "D:/DE2_115/lyp/I2C_write/I2C_write.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_write " "Info: Elaborating entity \"I2C_write\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 I2C_write.v(51) " "Warning (10230): Verilog HDL assignment warning at I2C_write.v(51): truncated value with size 32 to match size of target (5)" {  } { { "I2C_write.v" "" { Text "D:/DE2_115/lyp/I2C_write/I2C_write.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_write.v(102) " "Warning (10230): Verilog HDL assignment warning at I2C_write.v(102): truncated value with size 32 to match size of target (1)" {  } { { "I2C_write.v" "" { Text "D:/DE2_115/lyp/I2C_write/I2C_write.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I2C_contrl_0 I2C_contrl " "Error: Node instance \"I2C_contrl_0\" instantiates undefined entity \"I2C_contrl\"" {  } { { "I2C_write.v" "I2C_contrl_0" { Text "D:/DE2_115/lyp/I2C_write/I2C_write.v" 39 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Error: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 01 11:37:01 2017 " "Error: Processing ended: Fri Sep 01 11:37:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
