{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 442, "design__inferred_latch__count": 0, "design__instance__count": 1147, "design__instance__area": 8735.88, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0012571789557114244, "power__switching__total": 0.0010523739038035274, "power__leakage__total": 9.765884989576534e-09, "power__total": 0.002309562638401985, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.011660672757424367, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.011660672757424367, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4807961942441818, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.286584875053832, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.02162925455516193, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.02162925455516193, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.0375707253720052, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.037981285858123, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -1.8243629345815497, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.037981285858123, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 4, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.008396533705983403, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.008396533705983403, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.27413536105952585, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.290732335324222, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.009669376684138987, "clock__skew__worst_setup": -0.02310413037393756, "timing__hold__ws": 0.2697449007177481, "timing__setup__ws": -1.280380282482934, "timing__hold__tns": 0, "timing__setup__tns": -2.857510753342965, "timing__hold__wns": 0, "timing__setup__wns": -1.280380282482934, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 13, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 118.56 129.28", "design__core__bbox": "5.52 10.88 112.7 116.96", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 147, "design__die__area": 15327.4, "design__core__area": 11369.7, "design__instance__count__stdcell": 1147, "design__instance__area__stdcell": 8735.88, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.76835, "design__instance__utilization__stdcell": 0.76835, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 145, "design__io__hpwl": 9188180, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 25466.3, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 69, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1046, "route__net__special": 2, "route__drc_errors__iter:1": 1234, "route__wirelength__iter:1": 28719, "route__drc_errors__iter:2": 1064, "route__wirelength__iter:2": 28504, "route__drc_errors__iter:3": 781, "route__wirelength__iter:3": 28428, "route__drc_errors__iter:4": 438, "route__wirelength__iter:4": 28518, "route__drc_errors__iter:5": 217, "route__wirelength__iter:5": 28496, "route__drc_errors__iter:6": 104, "route__wirelength__iter:6": 28464, "route__drc_errors__iter:7": 70, "route__wirelength__iter:7": 28471, "route__drc_errors__iter:8": 4, "route__wirelength__iter:8": 28476, "route__drc_errors__iter:9": 1, "route__wirelength__iter:9": 28477, "route__drc_errors__iter:10": 1, "route__wirelength__iter:10": 28477, "route__drc_errors__iter:11": 1, "route__wirelength__iter:11": 28477, "route__drc_errors__iter:12": 1, "route__wirelength__iter:12": 28479, "route__drc_errors__iter:13": 1, "route__wirelength__iter:13": 28479, "route__drc_errors__iter:14": 1, "route__wirelength__iter:14": 28479, "route__drc_errors__iter:15": 1, "route__wirelength__iter:15": 28476, "route__drc_errors__iter:16": 1, "route__wirelength__iter:16": 28477, "route__drc_errors__iter:17": 1, "route__wirelength__iter:17": 28479, "route__drc_errors__iter:18": 1, "route__wirelength__iter:18": 28479, "route__drc_errors__iter:19": 1, "route__wirelength__iter:19": 28478, "route__drc_errors__iter:20": 1, "route__wirelength__iter:20": 28477, "route__drc_errors__iter:21": 1, "route__wirelength__iter:21": 28494, "route__drc_errors__iter:22": 0, "route__wirelength__iter:22": 28493, "route__drc_errors": 0, "route__wirelength": 28493, "route__vias": 7832, "route__vias__singlecut": 7832, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 285.69, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.010156875628039306, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.010156875628039306, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4766654428307846, "timing__setup__ws__corner:min_tt_025C_1v80": 3.3471901753253146, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.019354740580284725, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.019354740580284725, "timing__hold__ws__corner:min_ss_100C_1v60": 1.0267113005941138, "timing__setup__ws__corner:min_ss_100C_1v60": -0.8307665901463929, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -1.2638956905470835, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.8307665901463929, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 3, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.00736208337353266, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.00736208337353266, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2697449007177481, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.330991687871002, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.012705281630837733, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.012705281630837733, "timing__hold__ws__corner:max_tt_025C_1v80": 0.48330646408500577, "timing__setup__ws__corner:max_tt_025C_1v80": 3.173096986088572, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.02310413037393756, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.02310413037393756, "timing__hold__ws__corner:max_ss_100C_1v60": 1.0476280139919192, "timing__setup__ws__corner:max_ss_100C_1v60": -1.280380282482934, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -2.857510753342965, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -1.280380282482934, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 6, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.009669376684138987, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.009669376684138987, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2768126917147051, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.246860761042361, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79894, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79963, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00106485, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00093856, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000359233, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00093856, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000375, "ir__drop__worst": 0.00106, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}