<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="utf-8">
<title>riscv_insts_mext</title></head>
<body>
<h1>riscv_insts_mext.sail (62/68) 91%</h1>
<code style="display: block">
/*&nbsp;******************************************************************&nbsp;*/<br>
/*&nbsp;This&nbsp;file&nbsp;specifies&nbsp;the&nbsp;instructions&nbsp;in&nbsp;the&nbsp;'M'&nbsp;extension.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
<br>
/*&nbsp;******************************************************************&nbsp;*/<br>
<br>
union&nbsp;clause&nbsp;ast&nbsp;=&nbsp;MUL&nbsp;:&nbsp;(regidx,&nbsp;regidx,&nbsp;regidx,&nbsp;bool,&nbsp;bool,&nbsp;bool)<br>
<br>
mapping&nbsp;encdec_mul_op&nbsp;:&nbsp;(bool,&nbsp;bool,&nbsp;bool)&nbsp;&lt;-&gt;&nbsp;bits(3)&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">(false,&nbsp;true,&nbsp;true)</span>&nbsp;&nbsp;&lt;-&gt;&nbsp;0b000,<br>
&nbsp;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">(true,&nbsp;true,&nbsp;true)</span>&nbsp;&nbsp;&nbsp;&lt;-&gt;&nbsp;0b001,<br>
&nbsp;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">(true,&nbsp;true,&nbsp;false)</span>&nbsp;&nbsp;&lt;-&gt;&nbsp;0b010,<br>
&nbsp;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">(true,&nbsp;false,&nbsp;false)</span>&nbsp;&lt;-&gt;&nbsp;0b011<br>
}<br>
<br>
/*&nbsp;for&nbsp;some&nbsp;reason&nbsp;the&nbsp;:&nbsp;bits(3)&nbsp;here&nbsp;is&nbsp;still&nbsp;necessary&nbsp;-&nbsp;BUG&nbsp;*/<br>
mapping&nbsp;clause&nbsp;encdec&nbsp;=&nbsp;MUL(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;high,&nbsp;signed1,&nbsp;signed2)<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;0b0000001&nbsp;@&nbsp;rs2&nbsp;@&nbsp;rs1&nbsp;@&nbsp;encdec_mul_op(high,&nbsp;signed1,&nbsp;signed2)&nbsp;:&nbsp;bits(3)&nbsp;@&nbsp;rd&nbsp;@&nbsp;0b0110011<br>
<br>
function&nbsp;clause&nbsp;execute&nbsp;(MUL(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;high,&nbsp;signed1,&nbsp;signed2))&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;if&nbsp;haveMulDiv()&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 75%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_val&nbsp;=&nbsp;X(rs1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_val&nbsp;=&nbsp;X(rs2);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_int&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;signed1&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">signed(rs1_val)</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">unsigned(rs1_val)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_int&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;signed2&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">signed(rs2_val)</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">unsigned(rs2_val)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result_wide&nbsp;=&nbsp;to_bits(2&nbsp;*&nbsp;sizeof(xlen),&nbsp;rs1_int&nbsp;*&nbsp;rs2_int);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;=&nbsp;if&nbsp;&nbsp;&nbsp;high<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">result_wide[(2&nbsp;*&nbsp;sizeof(xlen)&nbsp;-&nbsp;1)&nbsp;..&nbsp;sizeof(xlen)]</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">result_wide[(sizeof(xlen)&nbsp;-&nbsp;1)&nbsp;..&nbsp;0]</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;X(rd)&nbsp;=&nbsp;result;<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_SUCCESS<br>
&nbsp;&nbsp;}</span>&nbsp;else&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;handle_illegal();<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_FAIL<br>
&nbsp;&nbsp;}</span><br>
}</span><br>
<br>
mapping&nbsp;mul_mnemonic&nbsp;:&nbsp;(bool,&nbsp;bool,&nbsp;bool)&nbsp;&lt;-&gt;&nbsp;string&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;(false,&nbsp;true,&nbsp;true)&nbsp;&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;mul&quot;</span>,<br>
&nbsp;&nbsp;(true,&nbsp;true,&nbsp;true)&nbsp;&nbsp;&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;mulh&quot;</span>,<br>
&nbsp;&nbsp;(true,&nbsp;true,&nbsp;false)&nbsp;&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;mulhsu&quot;</span>,<br>
&nbsp;&nbsp;(true,&nbsp;false,&nbsp;false)&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;mulhu&quot;</span><br>
}<br>
<br>
mapping&nbsp;clause&nbsp;assembly&nbsp;=&nbsp;MUL(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;high,&nbsp;signed1,&nbsp;signed2)<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">mul_mnemonic(high,&nbsp;signed1,&nbsp;signed2)&nbsp;^&nbsp;spc()&nbsp;^&nbsp;reg_name(rd)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs1)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs2)</span><br>
<br>
/*&nbsp;******************************************************************&nbsp;*/<br>
union&nbsp;clause&nbsp;ast&nbsp;=&nbsp;DIV&nbsp;:&nbsp;(regidx,&nbsp;regidx,&nbsp;regidx,&nbsp;bool)<br>
<br>
mapping&nbsp;clause&nbsp;encdec&nbsp;=&nbsp;DIV(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s)<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;0b0000001&nbsp;@&nbsp;rs2&nbsp;@&nbsp;rs1&nbsp;@&nbsp;0b10&nbsp;@&nbsp;bool_not_bits(s)&nbsp;@&nbsp;rd&nbsp;@&nbsp;0b0110011<br>
<br>
function&nbsp;clause&nbsp;execute&nbsp;(DIV(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s))&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;if&nbsp;haveMulDiv()&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 75%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_val&nbsp;=&nbsp;X(rs1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_val&nbsp;=&nbsp;X(rs2);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_int&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;s&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">signed(rs1_val)</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">unsigned(rs1_val)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_int&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;s&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">signed(rs2_val)</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">unsigned(rs2_val)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;q&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;rs2_int&nbsp;==&nbsp;0&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">-1</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">quot_round_zero(rs1_int,&nbsp;rs2_int)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*&nbsp;check&nbsp;for&nbsp;signed&nbsp;overflow&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;q':&nbsp;int&nbsp;=&nbsp;if&nbsp;s&nbsp;&&nbsp;q&nbsp;&gt;&nbsp;xlen_max_signed&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">xlen_min_signed</span>&nbsp;else&nbsp;q;<br>
&nbsp;&nbsp;&nbsp;&nbsp;X(rd)&nbsp;=&nbsp;to_bits(sizeof(xlen),&nbsp;q');<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_SUCCESS<br>
&nbsp;&nbsp;}</span>&nbsp;else&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;handle_illegal();<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_FAIL<br>
&nbsp;&nbsp;}</span><br>
}</span><br>
<br>
mapping&nbsp;maybe_not_u&nbsp;:&nbsp;bool&nbsp;&lt;-&gt;&nbsp;string&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;false&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;u&quot;</span>,<br>
&nbsp;&nbsp;true&nbsp;&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;&quot;</span><br>
}<br>
<br>
mapping&nbsp;clause&nbsp;assembly&nbsp;=&nbsp;DIV(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s)<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;div&quot;&nbsp;^&nbsp;maybe_not_u(s)&nbsp;^&nbsp;spc()&nbsp;^&nbsp;reg_name(rd)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs1)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs2)</span><br>
<br>
/*&nbsp;******************************************************************&nbsp;*/<br>
union&nbsp;clause&nbsp;ast&nbsp;=&nbsp;REM&nbsp;:&nbsp;(regidx,&nbsp;regidx,&nbsp;regidx,&nbsp;bool)<br>
<br>
mapping&nbsp;clause&nbsp;encdec&nbsp;=&nbsp;REM(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s)<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;0b0000001&nbsp;@&nbsp;rs2&nbsp;@&nbsp;rs1&nbsp;@&nbsp;0b11&nbsp;@&nbsp;bool_not_bits(s)&nbsp;@&nbsp;rd&nbsp;@&nbsp;0b0110011<br>
<br>
function&nbsp;clause&nbsp;execute&nbsp;(REM(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s))&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;if&nbsp;haveMulDiv()&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 75%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_val&nbsp;=&nbsp;X(rs1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_val&nbsp;=&nbsp;X(rs2);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_int&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;s&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">signed(rs1_val)</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">unsigned(rs1_val)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_int&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;s&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">signed(rs2_val)</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">unsigned(rs2_val)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;r&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;rs2_int&nbsp;==&nbsp;0&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">rs1_int</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">rem_round_zero(rs1_int,&nbsp;rs2_int)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*&nbsp;signed&nbsp;overflow&nbsp;case&nbsp;returns&nbsp;zero&nbsp;naturally&nbsp;as&nbsp;required&nbsp;due&nbsp;to&nbsp;-1&nbsp;divisor&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;X(rd)&nbsp;=&nbsp;to_bits(sizeof(xlen),&nbsp;r);<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_SUCCESS<br>
&nbsp;&nbsp;}</span>&nbsp;else&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;handle_illegal();<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_FAIL<br>
&nbsp;&nbsp;}</span><br>
}</span><br>
<br>
mapping&nbsp;clause&nbsp;assembly&nbsp;=&nbsp;REM(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s)<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;rem&quot;&nbsp;^&nbsp;maybe_not_u(s)&nbsp;^&nbsp;spc()&nbsp;^&nbsp;reg_name(rd)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs1)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs2)</span><br>
<br>
/*&nbsp;******************************************************************&nbsp;*/<br>
union&nbsp;clause&nbsp;ast&nbsp;=&nbsp;MULW&nbsp;:&nbsp;(regidx,&nbsp;regidx,&nbsp;regidx)<br>
<br>
mapping&nbsp;clause&nbsp;encdec&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">MULW(rs2,&nbsp;rs1,&nbsp;rd)</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;0b0000001&nbsp;@&nbsp;rs2&nbsp;@&nbsp;rs1&nbsp;@&nbsp;0b000&nbsp;@&nbsp;rd&nbsp;@&nbsp;0b0111011<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
<br>
function&nbsp;clause&nbsp;execute&nbsp;(MULW(rs2,&nbsp;rs1,&nbsp;rd))&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;if&nbsp;haveMulDiv()&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 75%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_val&nbsp;=&nbsp;X(rs1)[31..0];<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_val&nbsp;=&nbsp;X(rs2)[31..0];<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_int&nbsp;:&nbsp;int&nbsp;=&nbsp;signed(rs1_val);<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_int&nbsp;:&nbsp;int&nbsp;=&nbsp;signed(rs2_val);<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*&nbsp;to_bits&nbsp;requires&nbsp;expansion&nbsp;to&nbsp;64&nbsp;bits&nbsp;followed&nbsp;by&nbsp;truncation&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result32&nbsp;=&nbsp;to_bits(64,&nbsp;rs1_int&nbsp;*&nbsp;rs2_int)[31..0];<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;result&nbsp;:&nbsp;xlenbits&nbsp;=&nbsp;EXTS(result32);<br>
&nbsp;&nbsp;&nbsp;&nbsp;X(rd)&nbsp;=&nbsp;result;<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_SUCCESS<br>
&nbsp;&nbsp;}</span>&nbsp;else&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;handle_illegal();<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_FAIL<br>
&nbsp;&nbsp;}</span><br>
}</span><br>
<br>
mapping&nbsp;clause&nbsp;assembly&nbsp;=&nbsp;MULW(rs2,&nbsp;rs1,&nbsp;rd)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;mulw&quot;&nbsp;^&nbsp;spc()&nbsp;^&nbsp;reg_name(rd)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs1)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs2)</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
<br>
/*&nbsp;******************************************************************&nbsp;*/<br>
union&nbsp;clause&nbsp;ast&nbsp;=&nbsp;DIVW&nbsp;:&nbsp;(regidx,&nbsp;regidx,&nbsp;regidx,&nbsp;bool)<br>
<br>
mapping&nbsp;clause&nbsp;encdec&nbsp;=&nbsp;DIVW(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;0b0000001&nbsp;@&nbsp;rs2&nbsp;@&nbsp;rs1&nbsp;@&nbsp;0b10&nbsp;@&nbsp;bool_not_bits(s)&nbsp;@&nbsp;rd&nbsp;@&nbsp;0b0111011<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
<br>
function&nbsp;clause&nbsp;execute&nbsp;(DIVW(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s))&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;if&nbsp;haveMulDiv()&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 75%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_val&nbsp;=&nbsp;X(rs1)[31..0];<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_val&nbsp;=&nbsp;X(rs2)[31..0];<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_int&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;s&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">signed(rs1_val)</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">unsigned(rs1_val)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_int&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;s&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">signed(rs2_val)</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">unsigned(rs2_val)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;q&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;rs2_int&nbsp;==&nbsp;0&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">-1</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">quot_round_zero(rs1_int,&nbsp;rs2_int)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*&nbsp;check&nbsp;for&nbsp;signed&nbsp;overflow&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;q':&nbsp;int&nbsp;=&nbsp;if&nbsp;s&nbsp;&&nbsp;q&nbsp;&gt;&nbsp;(2&nbsp;^&nbsp;31&nbsp;-&nbsp;1)&nbsp;then&nbsp;&nbsp;(0&nbsp;-&nbsp;2^31)&nbsp;else&nbsp;q;<br>
&nbsp;&nbsp;&nbsp;&nbsp;X(rd)&nbsp;=&nbsp;EXTS(to_bits(32,&nbsp;q'));<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_SUCCESS<br>
&nbsp;&nbsp;}</span>&nbsp;else&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;handle_illegal();<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_FAIL<br>
&nbsp;&nbsp;}</span><br>
}</span><br>
<br>
mapping&nbsp;clause&nbsp;assembly&nbsp;=&nbsp;DIVW(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;div&quot;&nbsp;^&nbsp;maybe_not_u(s)&nbsp;^&nbsp;&quot;w&quot;&nbsp;^&nbsp;spc()&nbsp;^&nbsp;reg_name(rd)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs1)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs2)</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
<br>
/*&nbsp;******************************************************************&nbsp;*/<br>
union&nbsp;clause&nbsp;ast&nbsp;=&nbsp;REMW&nbsp;:&nbsp;(regidx,&nbsp;regidx,&nbsp;regidx,&nbsp;bool)<br>
<br>
mapping&nbsp;clause&nbsp;encdec&nbsp;=&nbsp;REMW(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;0b0000001&nbsp;@&nbsp;rs2&nbsp;@&nbsp;rs1&nbsp;@&nbsp;0b11&nbsp;@&nbsp;bool_not_bits(s)&nbsp;@&nbsp;rd&nbsp;@&nbsp;0b0111011<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
<br>
function&nbsp;clause&nbsp;execute&nbsp;(REMW(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s))&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;if&nbsp;haveMulDiv()&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 75%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_val&nbsp;=&nbsp;X(rs1)[31..0];<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_val&nbsp;=&nbsp;X(rs2)[31..0];<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs1_int&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;s&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">signed(rs1_val)</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">unsigned(rs1_val)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;rs2_int&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;s&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">signed(rs2_val)</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">unsigned(rs2_val)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;r&nbsp;:&nbsp;int&nbsp;=&nbsp;if&nbsp;rs2_int&nbsp;==&nbsp;0&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">rs1_int</span>&nbsp;else&nbsp;<span style="background-color: hsl(120, 85%, 70%)">rem_round_zero(rs1_int,&nbsp;rs2_int)</span>;<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*&nbsp;signed&nbsp;overflow&nbsp;case&nbsp;returns&nbsp;zero&nbsp;naturally&nbsp;as&nbsp;required&nbsp;due&nbsp;to&nbsp;-1&nbsp;divisor&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;X(rd)&nbsp;=&nbsp;EXTS(to_bits(32,&nbsp;r));<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_SUCCESS<br>
&nbsp;&nbsp;}</span>&nbsp;else&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;handle_illegal();<br>
&nbsp;&nbsp;&nbsp;&nbsp;RETIRE_FAIL<br>
&nbsp;&nbsp;}</span><br>
}</span><br>
<br>
mapping&nbsp;clause&nbsp;assembly&nbsp;=&nbsp;REMW(rs2,&nbsp;rs1,&nbsp;rd,&nbsp;s)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
&nbsp;&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;rem&quot;&nbsp;^&nbsp;maybe_not_u(s)&nbsp;^&nbsp;&quot;w&quot;&nbsp;^&nbsp;spc()&nbsp;^&nbsp;reg_name(rd)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs1)&nbsp;^&nbsp;sep()&nbsp;^&nbsp;reg_name(rs2)</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;sizeof(xlen)&nbsp;==&nbsp;64<br>
</code>
</body>
</html>