Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Sep 17 20:33:22 2025
| Host         : DESKTOP-U3UBG5R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab02d_timing_summary_routed.rpt -pb lab02d_timing_summary_routed.pb -rpx lab02d_timing_summary_routed.rpx -warn_on_violation
| Design       : lab02d
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.267        0.000                      0                   27        0.176        0.000                      0                   27       41.160        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.267        0.000                      0                   27        0.176        0.000                      0                   27       41.160        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.267ns  (required time - arrival time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[20].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.076ns (26.690%)  route 2.955ns (73.310%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.792     5.336    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=6, routed)           0.855     6.647    counter/chain[4].ff/Q_reg_4
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.771 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.424     7.195    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.781    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.905 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.329     8.235    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     8.359 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.885     9.243    counter/chain[19].ff/c_20
    SLICE_X0Y124         LUT2 (Prop_lut2_I0_O)        0.124     9.367 r  counter/chain[19].ff/Q_i_1__2/O
                         net (fo=1, routed)           0.000     9.367    counter/chain[20].ff/d_20
    SLICE_X0Y124         FDCE                                         r  counter/chain[20].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666    88.361    counter/chain[20].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[20].ff/Q_reg/C
                         clock pessimism              0.280    88.641    
                         clock uncertainty           -0.035    88.606    
    SLICE_X0Y124         FDCE (Setup_fdce_C_D)        0.029    88.635    counter/chain[20].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.635    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 79.267    

Slack (MET) :             79.285ns  (required time - arrival time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[21].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.104ns (27.196%)  route 2.955ns (72.804%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.792     5.336    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=6, routed)           0.855     6.647    counter/chain[4].ff/Q_reg_4
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.771 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.424     7.195    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.781    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.905 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.329     8.235    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     8.359 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.885     9.243    counter/chain[19].ff/c_20
    SLICE_X0Y124         LUT3 (Prop_lut3_I0_O)        0.152     9.395 r  counter/chain[19].ff/Q_i_1__1/O
                         net (fo=1, routed)           0.000     9.395    counter/chain[21].ff/d_21
    SLICE_X0Y124         FDCE                                         r  counter/chain[21].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666    88.361    counter/chain[21].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[21].ff/Q_reg/C
                         clock pessimism              0.280    88.641    
                         clock uncertainty           -0.035    88.606    
    SLICE_X0Y124         FDCE (Setup_fdce_C_D)        0.075    88.681    counter/chain[21].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.681    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                 79.285    

Slack (MET) :             79.593ns  (required time - arrival time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[22].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.076ns (29.018%)  route 2.632ns (70.982%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.792     5.336    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=6, routed)           0.855     6.647    counter/chain[4].ff/Q_reg_4
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.771 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.424     7.195    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.781    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.905 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.329     8.235    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     8.359 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.562     8.920    counter/chain[20].ff/c_20
    SLICE_X0Y124         LUT4 (Prop_lut4_I1_O)        0.124     9.044 r  counter/chain[20].ff/Q_i_1__0/O
                         net (fo=1, routed)           0.000     9.044    counter/chain[22].ff/d_22
    SLICE_X0Y124         FDCE                                         r  counter/chain[22].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666    88.361    counter/chain[22].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[22].ff/Q_reg/C
                         clock pessimism              0.280    88.641    
                         clock uncertainty           -0.035    88.606    
    SLICE_X0Y124         FDCE (Setup_fdce_C_D)        0.031    88.637    counter/chain[22].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.637    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                 79.593    

Slack (MET) :             79.664ns  (required time - arrival time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[23].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.076ns (29.586%)  route 2.561ns (70.414%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.792     5.336    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=6, routed)           0.855     6.647    counter/chain[4].ff/Q_reg_4
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.771 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.424     7.195    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.781    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.905 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.329     8.235    counter/chain[19].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.124     8.359 r  counter/chain[19].ff/Q_i_2/O
                         net (fo=4, routed)           0.490     8.849    counter/chain[21].ff/c_20
    SLICE_X0Y124         LUT5 (Prop_lut5_I1_O)        0.124     8.973 r  counter/chain[21].ff/Q_i_1/O
                         net (fo=1, routed)           0.000     8.973    counter/chain[23].ff/d_23
    SLICE_X0Y124         FDCE                                         r  counter/chain[23].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666    88.361    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[23].ff/Q_reg/C
                         clock pessimism              0.280    88.641    
                         clock uncertainty           -0.035    88.606    
    SLICE_X0Y124         FDCE (Setup_fdce_C_D)        0.031    88.637    counter/chain[23].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.637    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                 79.664    

Slack (MET) :             79.709ns  (required time - arrival time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[15].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.952ns (26.628%)  route 2.623ns (73.372%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.792     5.336    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=6, routed)           0.855     6.647    counter/chain[4].ff/Q_reg_4
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.771 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.424     7.195    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.781    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.905 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.882     8.787    counter/chain[14].ff/c_15
    SLICE_X0Y125         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  counter/chain[14].ff/Q_i_1__7/O
                         net (fo=1, routed)           0.000     8.911    counter/chain[15].ff/d_15
    SLICE_X0Y125         FDCE                                         r  counter/chain[15].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666    88.361    counter/chain[15].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[15].ff/Q_reg/C
                         clock pessimism              0.266    88.627    
                         clock uncertainty           -0.035    88.592    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.029    88.621    counter/chain[15].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.621    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                 79.709    

Slack (MET) :             79.727ns  (required time - arrival time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[16].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.980ns (27.198%)  route 2.623ns (72.802%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.792     5.336    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=6, routed)           0.855     6.647    counter/chain[4].ff/Q_reg_4
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.771 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.424     7.195    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.781    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.905 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.882     8.787    counter/chain[14].ff/c_15
    SLICE_X0Y125         LUT3 (Prop_lut3_I0_O)        0.152     8.939 r  counter/chain[14].ff/Q_i_1__6/O
                         net (fo=1, routed)           0.000     8.939    counter/chain[16].ff/d_16
    SLICE_X0Y125         FDCE                                         r  counter/chain[16].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666    88.361    counter/chain[16].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[16].ff/Q_reg/C
                         clock pessimism              0.266    88.627    
                         clock uncertainty           -0.035    88.592    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.075    88.667    counter/chain[16].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.667    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                 79.727    

Slack (MET) :             80.264ns  (required time - arrival time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[17].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.952ns (31.496%)  route 2.071ns (68.503%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.792     5.336    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=6, routed)           0.855     6.647    counter/chain[4].ff/Q_reg_4
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.771 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.424     7.195    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.781    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.905 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.329     8.235    counter/chain[15].ff/c_15
    SLICE_X0Y126         LUT4 (Prop_lut4_I1_O)        0.124     8.359 r  counter/chain[15].ff/Q_i_1__5/O
                         net (fo=1, routed)           0.000     8.359    counter/chain[17].ff/d_17
    SLICE_X0Y126         FDCE                                         r  counter/chain[17].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.668    88.363    counter/chain[17].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[17].ff/Q_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.029    88.623    counter/chain[17].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.623    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 80.264    

Slack (MET) :             80.269ns  (required time - arrival time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[18].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.952ns (31.528%)  route 2.068ns (68.472%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.792     5.336    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=6, routed)           0.855     6.647    counter/chain[4].ff/Q_reg_4
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.771 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.424     7.195    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.781    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.905 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.326     8.232    counter/chain[16].ff/c_15
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.124     8.356 r  counter/chain[16].ff/Q_i_1__4/O
                         net (fo=1, routed)           0.000     8.356    counter/chain[18].ff/d_18
    SLICE_X0Y126         FDCE                                         r  counter/chain[18].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.668    88.363    counter/chain[18].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[18].ff/Q_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.031    88.625    counter/chain[18].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.625    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                 80.269    

Slack (MET) :             80.269ns  (required time - arrival time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[19].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.952ns (31.529%)  route 2.067ns (68.471%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.792     5.336    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=6, routed)           0.855     6.647    counter/chain[4].ff/Q_reg_4
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.771 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.424     7.195    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.462     7.781    counter/chain[14].ff/c_10
    SLICE_X1Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.905 r  counter/chain[14].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.326     8.231    counter/chain[17].ff/c_15
    SLICE_X0Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.355 r  counter/chain[17].ff/Q_i_1__3/O
                         net (fo=1, routed)           0.000     8.355    counter/chain[19].ff/d_19
    SLICE_X0Y126         FDCE                                         r  counter/chain[19].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.668    88.363    counter/chain[19].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[19].ff/Q_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.031    88.625    counter/chain[19].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.625    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 80.269    

Slack (MET) :             80.313ns  (required time - arrival time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[13].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.828ns (27.841%)  route 2.146ns (72.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.792     5.336    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=6, routed)           0.855     6.647    counter/chain[4].ff/Q_reg_4
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.771 r  counter/chain[4].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.424     7.195    counter/chain[9].ff/c_5
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  counter/chain[9].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.867     8.186    counter/chain[11].ff/c_10
    SLICE_X1Y125         LUT5 (Prop_lut5_I1_O)        0.124     8.310 r  counter/chain[11].ff/Q_i_1__9/O
                         net (fo=1, routed)           0.000     8.310    counter/chain[13].ff/d_13
    SLICE_X1Y125         FDCE                                         r  counter/chain[13].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666    88.361    counter/chain[13].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[13].ff/Q_reg/C
                         clock pessimism              0.266    88.627    
                         clock uncertainty           -0.035    88.592    
    SLICE_X1Y125         FDCE (Setup_fdce_C_D)        0.031    88.623    counter/chain[13].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.623    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                 80.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 counter/chain[10].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[14].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.662     1.566    counter/chain[10].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[10].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[10].ff/Q_reg/Q
                         net (fo=6, routed)           0.095     1.802    counter/chain[12].ff/Q_reg_1
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  counter/chain[12].ff/Q_i_1__8/O
                         net (fo=1, routed)           0.000     1.847    counter/chain[14].ff/d_14
    SLICE_X1Y125         FDCE                                         r  counter/chain[14].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.934     2.084    counter/chain[14].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[14].ff/Q_reg/C
                         clock pessimism             -0.504     1.579    
    SLICE_X1Y125         FDCE (Hold_fdce_C_D)         0.092     1.671    counter/chain[14].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 counter/chain[5].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[9].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.494%)  route 0.149ns (44.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.662     1.566    counter/chain[5].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[5].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[5].ff/Q_reg/Q
                         net (fo=6, routed)           0.149     1.856    counter/chain[7].ff/Q_reg_1
    SLICE_X1Y124         LUT6 (Prop_lut6_I1_O)        0.045     1.901 r  counter/chain[7].ff/Q_i_1__13/O
                         net (fo=1, routed)           0.000     1.901    counter/chain[9].ff/d_9
    SLICE_X1Y124         FDCE                                         r  counter/chain[9].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.934     2.084    counter/chain[9].ff/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  counter/chain[9].ff/Q_reg/C
                         clock pessimism             -0.504     1.579    
    SLICE_X1Y124         FDCE (Hold_fdce_C_D)         0.092     1.671    counter/chain[9].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter/chain[20].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[23].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.290%)  route 0.144ns (43.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.662     1.566    counter/chain[20].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[20].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[20].ff/Q_reg/Q
                         net (fo=4, routed)           0.144     1.852    counter/chain[21].ff/Q_reg_1
    SLICE_X0Y124         LUT5 (Prop_lut5_I2_O)        0.045     1.897 r  counter/chain[21].ff/Q_i_1/O
                         net (fo=1, routed)           0.000     1.897    counter/chain[23].ff/d_23
    SLICE_X0Y124         FDCE                                         r  counter/chain[23].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.934     2.084    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[23].ff/Q_reg/C
                         clock pessimism             -0.517     1.566    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.092     1.658    counter/chain[23].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[4].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.290%)  route 0.144ns (43.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.663     1.567    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=5, routed)           0.144     1.853    counter/chain[2].ff/Q_reg_2
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.045     1.898 r  counter/chain[2].ff/Q_i_1__18/O
                         net (fo=1, routed)           0.000     1.898    counter/chain[4].ff/d_4
    SLICE_X0Y123         FDCE                                         r  counter/chain[4].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.935     2.085    counter/chain[4].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[4].ff/Q_reg/C
                         clock pessimism             -0.517     1.567    
    SLICE_X0Y123         FDCE (Hold_fdce_C_D)         0.092     1.659    counter/chain[4].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[3].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.663     1.567    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.128     1.695 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=4, routed)           0.104     1.799    counter/chain[1].ff/Q_reg_2
    SLICE_X0Y123         LUT5 (Prop_lut5_I3_O)        0.099     1.898 r  counter/chain[1].ff/Q_i_1__19/O
                         net (fo=1, routed)           0.000     1.898    counter/chain[3].ff/d_3
    SLICE_X0Y123         FDCE                                         r  counter/chain[3].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.935     2.085    counter/chain[3].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[3].ff/Q_reg/C
                         clock pessimism             -0.517     1.567    
    SLICE_X0Y123         FDCE (Hold_fdce_C_D)         0.092     1.659    counter/chain[3].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 btn0_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            btn0_sync2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.665     1.569    clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  btn0_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  btn0_sync1_reg/Q
                         net (fo=1, routed)           0.172     1.882    btn0_sync1
    SLICE_X0Y121         FDRE                                         r  btn0_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.938     2.088    clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  btn0_sync2_reg/C
                         clock pessimism             -0.518     1.569    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.070     1.639    btn0_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btn0_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            run_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.665     1.569    clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  btn0_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  btn0_prev_reg/Q
                         net (fo=1, routed)           0.173     1.883    btn0_prev
    SLICE_X0Y121         LUT4 (Prop_lut4_I2_O)        0.042     1.925 r  run_en_i_1/O
                         net (fo=1, routed)           0.000     1.925    run_en_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  run_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.938     2.088    clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  run_en_reg/C
                         clock pessimism             -0.518     1.569    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.107     1.676    run_en_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 counter/chain[8].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[8].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.662     1.566    counter/chain[8].ff/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  counter/chain[8].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[8].ff/Q_reg/Q
                         net (fo=3, routed)           0.166     1.873    counter/chain[6].ff/Q_reg_3
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.045     1.918 r  counter/chain[6].ff/Q_i_1__14/O
                         net (fo=1, routed)           0.000     1.918    counter/chain[8].ff/d_8
    SLICE_X1Y124         FDCE                                         r  counter/chain[8].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.934     2.084    counter/chain[8].ff/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  counter/chain[8].ff/Q_reg/C
                         clock pessimism             -0.517     1.566    
    SLICE_X1Y124         FDCE (Hold_fdce_C_D)         0.092     1.658    counter/chain[8].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter/chain[10].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[13].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.662     1.566    counter/chain[10].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[10].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[10].ff/Q_reg/Q
                         net (fo=6, routed)           0.181     1.888    counter/chain[11].ff/Q_reg_1
    SLICE_X1Y125         LUT5 (Prop_lut5_I2_O)        0.045     1.933 r  counter/chain[11].ff/Q_i_1__9/O
                         net (fo=1, routed)           0.000     1.933    counter/chain[13].ff/d_13
    SLICE_X1Y125         FDCE                                         r  counter/chain[13].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.934     2.084    counter/chain[13].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[13].ff/Q_reg/C
                         clock pessimism             -0.504     1.579    
    SLICE_X1Y125         FDCE (Hold_fdce_C_D)         0.092     1.671    counter/chain[13].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter/chain[10].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[12].ff/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.662     1.566    counter/chain[10].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[10].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[10].ff/Q_reg/Q
                         net (fo=6, routed)           0.181     1.888    counter/chain[10].ff/Q_reg_0
    SLICE_X1Y125         LUT4 (Prop_lut4_I0_O)        0.045     1.933 r  counter/chain[10].ff/Q_i_1__10/O
                         net (fo=1, routed)           0.000     1.933    counter/chain[12].ff/d_12
    SLICE_X1Y125         FDCE                                         r  counter/chain[12].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.934     2.084    counter/chain[12].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[12].ff/Q_reg/C
                         clock pessimism             -0.504     1.579    
    SLICE_X1Y125         FDCE (Hold_fdce_C_D)         0.091     1.670    counter/chain[12].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y121   btn0_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y121   btn0_sync1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y121   btn0_sync2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y121   run_en_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y122   counter/chain[0].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y125   counter/chain[10].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y125   counter/chain[11].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y125   counter/chain[12].ff/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y125   counter/chain[13].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   btn0_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   btn0_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   btn0_sync1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   btn0_sync1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   btn0_sync2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   btn0_sync2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   run_en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y121   run_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y122   counter/chain[0].ff/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y122   counter/chain[0].ff/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   btn0_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   btn0_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   btn0_sync1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   btn0_sync1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   btn0_sync2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   btn0_sync2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   run_en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   run_en_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y122   counter/chain[0].ff/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y122   counter/chain[0].ff/Q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/chain[22].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 3.964ns (69.647%)  route 1.728ns (30.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.789     5.333    counter/chain[22].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[22].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  counter/chain[22].ff/Q_reg/Q
                         net (fo=3, routed)           1.728     7.517    led_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.024 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.024    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/chain[23].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.629ns  (logic 3.948ns (70.135%)  route 1.681ns (29.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.789     5.333    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[23].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  counter/chain[23].ff/Q_reg/Q
                         net (fo=2, routed)           1.681     7.470    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492    10.962 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.962    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/chain[23].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.334ns (79.399%)  route 0.346ns (20.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.662     1.566    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[23].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[23].ff/Q_reg/Q
                         net (fo=2, routed)           0.346     2.053    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.247 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.247    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/chain[22].ff/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.350ns (78.101%)  route 0.379ns (21.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.662     1.566    counter/chain[22].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[22].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  counter/chain[22].ff/Q_reg/Q
                         net (fo=3, routed)           0.379     2.086    led_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.295 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.295    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[17].ff/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.413ns  (logic 1.456ns (42.669%)  route 1.957ns (57.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          1.957     3.413    counter/chain[17].ff/btn_IBUF[0]
    SLICE_X0Y126         FDCE                                         f  counter/chain[17].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.668     5.033    counter/chain[17].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[17].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[18].ff/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.413ns  (logic 1.456ns (42.669%)  route 1.957ns (57.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          1.957     3.413    counter/chain[18].ff/btn_IBUF[0]
    SLICE_X0Y126         FDCE                                         f  counter/chain[18].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.668     5.033    counter/chain[18].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[18].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[19].ff/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.413ns  (logic 1.456ns (42.669%)  route 1.957ns (57.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          1.957     3.413    counter/chain[19].ff/btn_IBUF[0]
    SLICE_X0Y126         FDCE                                         f  counter/chain[19].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.668     5.033    counter/chain[19].ff/clk_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  counter/chain[19].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            run_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.226ns  (logic 1.608ns (49.848%)  route 1.618ns (50.152%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          1.618     3.074    btn_IBUF[1]
    SLICE_X0Y121         LUT4 (Prop_lut4_I3_O)        0.152     3.226 r  run_en_i_1/O
                         net (fo=1, routed)           0.000     3.226    run_en_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  run_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.671     5.036    clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  run_en_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            btn0_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.198ns  (logic 1.580ns (49.409%)  route 1.618ns (50.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          1.618     3.074    btn_IBUF[1]
    SLICE_X0Y121         LUT2 (Prop_lut2_I1_O)        0.124     3.198 r  btn0_prev_i_1/O
                         net (fo=1, routed)           0.000     3.198    btn0_prev_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  btn0_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.671     5.036    clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  btn0_prev_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[10].ff/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.122ns  (logic 1.456ns (46.638%)  route 1.666ns (53.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          1.666     3.122    counter/chain[10].ff/btn_IBUF[0]
    SLICE_X0Y125         FDCE                                         f  counter/chain[10].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666     5.031    counter/chain[10].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[10].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[11].ff/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.122ns  (logic 1.456ns (46.638%)  route 1.666ns (53.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          1.666     3.122    counter/chain[11].ff/btn_IBUF[0]
    SLICE_X0Y125         FDCE                                         f  counter/chain[11].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666     5.031    counter/chain[11].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[11].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[15].ff/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.122ns  (logic 1.456ns (46.638%)  route 1.666ns (53.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          1.666     3.122    counter/chain[15].ff/btn_IBUF[0]
    SLICE_X0Y125         FDCE                                         f  counter/chain[15].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666     5.031    counter/chain[15].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[15].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[16].ff/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.122ns  (logic 1.456ns (46.638%)  route 1.666ns (53.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          1.666     3.122    counter/chain[16].ff/btn_IBUF[0]
    SLICE_X0Y125         FDCE                                         f  counter/chain[16].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666     5.031    counter/chain[16].ff/clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  counter/chain[16].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[12].ff/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.118ns  (logic 1.456ns (46.703%)  route 1.662ns (53.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          1.662     3.118    counter/chain[12].ff/btn_IBUF[0]
    SLICE_X1Y125         FDCE                                         f  counter/chain[12].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.666     5.031    counter/chain[12].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter/chain[12].ff/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            btn0_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.231ns (31.305%)  route 0.507ns (68.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.507     0.738    btn_IBUF[0]
    SLICE_X0Y121         FDRE                                         r  btn0_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.938     2.088    clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  btn0_sync1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[0].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.224ns (28.840%)  route 0.553ns (71.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          0.553     0.778    counter/chain[0].ff/btn_IBUF[0]
    SLICE_X0Y122         FDCE                                         f  counter/chain[0].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.937     2.087    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  counter/chain[0].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[1].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.224ns (26.940%)  route 0.608ns (73.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          0.608     0.833    counter/chain[1].ff/btn_IBUF[0]
    SLICE_X0Y123         FDCE                                         f  counter/chain[1].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.935     2.085    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[1].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[2].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.224ns (26.940%)  route 0.608ns (73.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          0.608     0.833    counter/chain[2].ff/btn_IBUF[0]
    SLICE_X0Y123         FDCE                                         f  counter/chain[2].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.935     2.085    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[2].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[3].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.224ns (26.940%)  route 0.608ns (73.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          0.608     0.833    counter/chain[3].ff/btn_IBUF[0]
    SLICE_X0Y123         FDCE                                         f  counter/chain[3].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.935     2.085    counter/chain[3].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[3].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[4].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.224ns (26.940%)  route 0.608ns (73.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          0.608     0.833    counter/chain[4].ff/btn_IBUF[0]
    SLICE_X0Y123         FDCE                                         f  counter/chain[4].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.935     2.085    counter/chain[4].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  counter/chain[4].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[7].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.224ns (26.717%)  route 0.615ns (73.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          0.615     0.839    counter/chain[7].ff/btn_IBUF[0]
    SLICE_X1Y124         FDCE                                         f  counter/chain[7].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.934     2.084    counter/chain[7].ff/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  counter/chain[7].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[8].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.224ns (26.717%)  route 0.615ns (73.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          0.615     0.839    counter/chain[8].ff/btn_IBUF[0]
    SLICE_X1Y124         FDCE                                         f  counter/chain[8].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.934     2.084    counter/chain[8].ff/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  counter/chain[8].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[9].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.224ns (26.717%)  route 0.615ns (73.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          0.615     0.839    counter/chain[9].ff/btn_IBUF[0]
    SLICE_X1Y124         FDCE                                         f  counter/chain[9].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.934     2.084    counter/chain[9].ff/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  counter/chain[9].ff/Q_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            counter/chain[20].ff/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.224ns (26.579%)  route 0.620ns (73.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          0.620     0.844    counter/chain[20].ff/btn_IBUF[0]
    SLICE_X0Y124         FDCE                                         f  counter/chain[20].ff/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.934     2.084    counter/chain[20].ff/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  counter/chain[20].ff/Q_reg/C





