<<<<<<< Updated upstream
Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_adder_cascaded32_isim_beh.exe -prj Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_adder_cascaded32_beh.prj work.test_adder_cascaded32 work.glbl 
=======
Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/shared_folder/cs141/pa2/lab2_start/test_alu_isim_beh.exe -prj Z:/shared_folder/cs141/pa2/lab2_start/test_alu_beh.prj test_alu work.glbl 
>>>>>>> Stashed changes
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
<<<<<<< Updated upstream
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/adder_1bit.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/adder_cascaded32.v" into library work
WARNING:HDLCompiler:248 - "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/adder_cascaded32.v" Line 26: Block identifier is required on this block
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_adder_cascaded32.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102776 KB
Fuse CPU Usage: 374 ms
Compiling module adder_1bit
Compiling module adder_cascaded32
Compiling module test_adder_cascaded32
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_adder_cascaded32_isim_beh.exe
Fuse Memory Usage: 106344 KB
Fuse CPU Usage: 499 ms
=======
Analyzing Verilog file "Z:/shared_folder/cs141/pa2/lab2_start/mux_2to1.v" into library work
Analyzing Verilog file "Z:/shared_folder/cs141/pa2/lab2_start/mux_4to1.v" into library work
Analyzing Verilog file "Z:/shared_folder/cs141/pa2/lab2_start/mux_8to1.v" into library work
Analyzing Verilog file "Z:/shared_folder/cs141/pa2/lab2_start/xor_operator.v" into library work
Analyzing Verilog file "Z:/shared_folder/cs141/pa2/lab2_start/or_operator.v" into library work
Analyzing Verilog file "Z:/shared_folder/cs141/pa2/lab2_start/nor_operator.v" into library work
Analyzing Verilog file "Z:/shared_folder/cs141/pa2/lab2_start/mux_16to1.v" into library work
Analyzing Verilog file "Z:/shared_folder/cs141/pa2/lab2_start/and_operator.v" into library work
Analyzing Verilog file "Z:/shared_folder/cs141/pa2/lab2_start/alu.v" into library work
Analyzing Verilog file "Z:/shared_folder/cs141/pa2/lab2_start/test_alu.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102772 KB
Fuse CPU Usage: 562 ms
Compiling module and_operator
Compiling module or_operator
Compiling module xor_operator
Compiling module nor_operator
Compiling module mux_2to1(BUSSIZE=32)
Compiling module mux_4to1(BUSSIZE=32)
Compiling module mux_8to1(BUSSIZE=32)
Compiling module mux_16to1
Compiling module alu
Compiling module test_alu
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 11 Verilog Units
Built simulation executable Z:/shared_folder/cs141/pa2/lab2_start/test_alu_isim_beh.exe
Fuse Memory Usage: 106340 KB
Fuse CPU Usage: 812 ms
>>>>>>> Stashed changes
