{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678484795219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678484795220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 16:46:34 2023 " "Processing started: Fri Mar 10 16:46:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678484795220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678484795220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678484795220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1678484796109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDRout MDROut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"MDRout\" differs only in case from object \"MDROut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678484796268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCout PCOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"PCout\" differs only in case from object \"PCOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678484796268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZLOout ZLoOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"ZLOout\" differs only in case from object \"ZLoOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678484796268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZHIout ZHiOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"ZHIout\" differs only in case from object \"ZHiOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678484796268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8inputs_updated.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_8inputs_updated.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8inputs_updated " "Found entity 1: CLA_8inputs_updated" {  } { { "CLA_8inputs_updated.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/CLA_8inputs_updated.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/mux2_1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32_enc8b10b.v 2 2 " "Found 2 design units, including 2 entities, in source file myencoder32_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32_enc8b10b " "Found entity 1: myencoder32_enc8b10b" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796501 ""} { "Info" "ISGN_ENTITY_NAME" "2 myencoder32_encoding_lut " "Found entity 2: myencoder32_encoding_lut" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32.v 1 1 " "Found 1 design units, including 1 entities, in source file myencoder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32 " "Found entity 1: myencoder32" {  } { { "myencoder32.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocompliment.v 1 1 " "Found 1 design units, including 1 entities, in source file twocompliment.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompliment " "Found entity 1: twoCompliment" {  } { { "twoCompliment.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/twoCompliment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchMultiplier " "Found entity 1: TestbenchMultiplier" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchcontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchcontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchControlUnit " "Found entity 1: TestbenchControlUnit" {  } { { "TestbenchControlUnit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ripple_carry_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_combined " "Found entity 1: right_shift_combined" {  } { { "right_shift_combined.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/right_shift_combined.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file right_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_rotate " "Found entity 1: right_rotate" {  } { { "right_rotate.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/right_rotate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_g_block.v 1 1 " "Found 1 design units, including 1 entities, in source file p_g_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 P_G_block " "Found entity 1: P_G_block" {  } { { "P_G_block.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/P_G_block.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notoperation.v 1 1 " "Found 1 design units, including 1 entities, in source file notoperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 NotOperation " "Found entity 1: NotOperation" {  } { { "NotOperation.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NotOperation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivisionposineg.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivisionposineg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivisionPosiNeg " "Found entity 1: nonRestoringDivisionPosiNeg" {  } { { "nonRestoringDivisionPosiNeg.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivisionPosiNeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivision.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivision " "Found entity 1: nonRestoringDivision" {  } { { "nonRestoringDivision.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux_bb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/mybusmux_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Multiplexer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrunit.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRunit " "Found entity 1: MDRunit" {  } { { "MDRunit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MDRunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_or.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_or.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/logical_or.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_and.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_and " "Found entity 1: logical_and" {  } { { "logical_and.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/logical_and.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/left_shift.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file left_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_rotate " "Found entity 1: left_rotate" {  } { { "left_rotate.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/left_rotate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hierarchical_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file hierarchical_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hierarchical_CLA " "Found entity 1: Hierarchical_CLA" {  } { { "Hierarchical_CLA.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Hierarchical_CLA.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/half_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/full_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_q.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_q.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_Q " "Found entity 1: dff_Q" {  } { { "dff_Q.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/dff_Q.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothMultiplier " "Found entity 1: boothMultiplier" {  } { { "boothMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/boothMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file aluregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALURegisters " "Found entity 1: ALURegisters" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegOutportOut Bus.v(36) " "Verilog HDL Implicit Net warning at Bus.v(36): created implicit net for \"RegOutportOut\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRout MDRunit.v(11) " "Verilog HDL Implicit Net warning at MDRunit.v(11): created implicit net for \"MDRout\"" {  } { { "MDRunit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MDRunit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr ALU.v(29) " "Verilog HDL Implicit Net warning at ALU.v(29): created implicit net for \"clr\"" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r0out ALURegisters.v(9) " "Verilog HDL Implicit Net warning at ALURegisters.v(9): created implicit net for \"r0out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r1out ALURegisters.v(10) " "Verilog HDL Implicit Net warning at ALURegisters.v(10): created implicit net for \"r1out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2out ALURegisters.v(11) " "Verilog HDL Implicit Net warning at ALURegisters.v(11): created implicit net for \"r2out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r3out ALURegisters.v(12) " "Verilog HDL Implicit Net warning at ALURegisters.v(12): created implicit net for \"r3out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r4out ALURegisters.v(13) " "Verilog HDL Implicit Net warning at ALURegisters.v(13): created implicit net for \"r4out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r5out ALURegisters.v(14) " "Verilog HDL Implicit Net warning at ALURegisters.v(14): created implicit net for \"r5out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r6out ALURegisters.v(15) " "Verilog HDL Implicit Net warning at ALURegisters.v(15): created implicit net for \"r6out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r7out ALURegisters.v(16) " "Verilog HDL Implicit Net warning at ALURegisters.v(16): created implicit net for \"r7out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r8out ALURegisters.v(17) " "Verilog HDL Implicit Net warning at ALURegisters.v(17): created implicit net for \"r8out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r9out ALURegisters.v(18) " "Verilog HDL Implicit Net warning at ALURegisters.v(18): created implicit net for \"r9out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r10out ALURegisters.v(19) " "Verilog HDL Implicit Net warning at ALURegisters.v(19): created implicit net for \"r10out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r11out ALURegisters.v(20) " "Verilog HDL Implicit Net warning at ALURegisters.v(20): created implicit net for \"r11out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r12out ALURegisters.v(21) " "Verilog HDL Implicit Net warning at ALURegisters.v(21): created implicit net for \"r12out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r13out ALURegisters.v(22) " "Verilog HDL Implicit Net warning at ALURegisters.v(22): created implicit net for \"r13out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r14out ALURegisters.v(23) " "Verilog HDL Implicit Net warning at ALURegisters.v(23): created implicit net for \"r14out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r15out ALURegisters.v(24) " "Verilog HDL Implicit Net warning at ALURegisters.v(24): created implicit net for \"r15out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "boothMultiplier " "Elaborating entity \"boothMultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678484796765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoCompliment twoCompliment:two " "Elaborating entity \"twoCompliment\" for hierarchy \"twoCompliment:two\"" {  } { { "boothMultiplier.v" "two" { Text "C:/Users/789wi/Videos/ELEC-374/boothMultiplier.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678484797045 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "8B10B Encoder-Decoder (6AF7_0079) " "\"8B10B Encoder-Decoder (6AF7_0079)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1678484798429 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1678484798429 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1678484798429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678484799885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1678484801468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678484801728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484801728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3736 " "Implemented 3736 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678484801882 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678484801882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3608 " "Implemented 3608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678484801882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678484801882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678484801914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 16:46:41 2023 " "Processing ended: Fri Mar 10 16:46:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678484801914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678484801914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678484801914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678484801914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678484795219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678484795220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 16:46:34 2023 " "Processing started: Fri Mar 10 16:46:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678484795220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678484795220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678484795220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1678484796109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDRout MDROut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"MDRout\" differs only in case from object \"MDROut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678484796268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCout PCOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"PCout\" differs only in case from object \"PCOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678484796268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZLOout ZLoOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"ZLOout\" differs only in case from object \"ZLoOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678484796268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZHIout ZHiOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"ZHIout\" differs only in case from object \"ZHiOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678484796268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8inputs_updated.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_8inputs_updated.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8inputs_updated " "Found entity 1: CLA_8inputs_updated" {  } { { "CLA_8inputs_updated.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/CLA_8inputs_updated.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/mux2_1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32_enc8b10b.v 2 2 " "Found 2 design units, including 2 entities, in source file myencoder32_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32_enc8b10b " "Found entity 1: myencoder32_enc8b10b" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796501 ""} { "Info" "ISGN_ENTITY_NAME" "2 myencoder32_encoding_lut " "Found entity 2: myencoder32_encoding_lut" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32.v 1 1 " "Found 1 design units, including 1 entities, in source file myencoder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32 " "Found entity 1: myencoder32" {  } { { "myencoder32.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocompliment.v 1 1 " "Found 1 design units, including 1 entities, in source file twocompliment.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompliment " "Found entity 1: twoCompliment" {  } { { "twoCompliment.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/twoCompliment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchMultiplier " "Found entity 1: TestbenchMultiplier" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchcontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchcontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchControlUnit " "Found entity 1: TestbenchControlUnit" {  } { { "TestbenchControlUnit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ripple_carry_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_combined " "Found entity 1: right_shift_combined" {  } { { "right_shift_combined.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/right_shift_combined.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file right_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_rotate " "Found entity 1: right_rotate" {  } { { "right_rotate.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/right_rotate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_g_block.v 1 1 " "Found 1 design units, including 1 entities, in source file p_g_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 P_G_block " "Found entity 1: P_G_block" {  } { { "P_G_block.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/P_G_block.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notoperation.v 1 1 " "Found 1 design units, including 1 entities, in source file notoperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 NotOperation " "Found entity 1: NotOperation" {  } { { "NotOperation.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NotOperation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivisionposineg.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivisionposineg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivisionPosiNeg " "Found entity 1: nonRestoringDivisionPosiNeg" {  } { { "nonRestoringDivisionPosiNeg.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivisionPosiNeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivision.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivision " "Found entity 1: nonRestoringDivision" {  } { { "nonRestoringDivision.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux_bb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/mybusmux_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Multiplexer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrunit.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRunit " "Found entity 1: MDRunit" {  } { { "MDRunit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MDRunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_or.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_or.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/logical_or.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_and.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_and " "Found entity 1: logical_and" {  } { { "logical_and.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/logical_and.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/left_shift.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file left_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_rotate " "Found entity 1: left_rotate" {  } { { "left_rotate.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/left_rotate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hierarchical_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file hierarchical_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hierarchical_CLA " "Found entity 1: Hierarchical_CLA" {  } { { "Hierarchical_CLA.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Hierarchical_CLA.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/half_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/full_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_q.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_q.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_Q " "Found entity 1: dff_Q" {  } { { "dff_Q.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/dff_Q.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothMultiplier " "Found entity 1: boothMultiplier" {  } { { "boothMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/boothMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file aluregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALURegisters " "Found entity 1: ALURegisters" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678484796626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678484796626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegOutportOut Bus.v(36) " "Verilog HDL Implicit Net warning at Bus.v(36): created implicit net for \"RegOutportOut\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRout MDRunit.v(11) " "Verilog HDL Implicit Net warning at MDRunit.v(11): created implicit net for \"MDRout\"" {  } { { "MDRunit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MDRunit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr ALU.v(29) " "Verilog HDL Implicit Net warning at ALU.v(29): created implicit net for \"clr\"" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r0out ALURegisters.v(9) " "Verilog HDL Implicit Net warning at ALURegisters.v(9): created implicit net for \"r0out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r1out ALURegisters.v(10) " "Verilog HDL Implicit Net warning at ALURegisters.v(10): created implicit net for \"r1out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2out ALURegisters.v(11) " "Verilog HDL Implicit Net warning at ALURegisters.v(11): created implicit net for \"r2out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r3out ALURegisters.v(12) " "Verilog HDL Implicit Net warning at ALURegisters.v(12): created implicit net for \"r3out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r4out ALURegisters.v(13) " "Verilog HDL Implicit Net warning at ALURegisters.v(13): created implicit net for \"r4out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r5out ALURegisters.v(14) " "Verilog HDL Implicit Net warning at ALURegisters.v(14): created implicit net for \"r5out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r6out ALURegisters.v(15) " "Verilog HDL Implicit Net warning at ALURegisters.v(15): created implicit net for \"r6out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r7out ALURegisters.v(16) " "Verilog HDL Implicit Net warning at ALURegisters.v(16): created implicit net for \"r7out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r8out ALURegisters.v(17) " "Verilog HDL Implicit Net warning at ALURegisters.v(17): created implicit net for \"r8out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r9out ALURegisters.v(18) " "Verilog HDL Implicit Net warning at ALURegisters.v(18): created implicit net for \"r9out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r10out ALURegisters.v(19) " "Verilog HDL Implicit Net warning at ALURegisters.v(19): created implicit net for \"r10out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r11out ALURegisters.v(20) " "Verilog HDL Implicit Net warning at ALURegisters.v(20): created implicit net for \"r11out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r12out ALURegisters.v(21) " "Verilog HDL Implicit Net warning at ALURegisters.v(21): created implicit net for \"r12out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r13out ALURegisters.v(22) " "Verilog HDL Implicit Net warning at ALURegisters.v(22): created implicit net for \"r13out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r14out ALURegisters.v(23) " "Verilog HDL Implicit Net warning at ALURegisters.v(23): created implicit net for \"r14out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r15out ALURegisters.v(24) " "Verilog HDL Implicit Net warning at ALURegisters.v(24): created implicit net for \"r15out\"" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484796627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "boothMultiplier " "Elaborating entity \"boothMultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678484796765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoCompliment twoCompliment:two " "Elaborating entity \"twoCompliment\" for hierarchy \"twoCompliment:two\"" {  } { { "boothMultiplier.v" "two" { Text "C:/Users/789wi/Videos/ELEC-374/boothMultiplier.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678484797045 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "8B10B Encoder-Decoder (6AF7_0079) " "\"8B10B Encoder-Decoder (6AF7_0079)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1678484798429 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1678484798429 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1678484798429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678484799885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1678484801468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678484801728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678484801728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3736 " "Implemented 3736 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678484801882 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678484801882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3608 " "Implemented 3608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678484801882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678484801882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678484801914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 16:46:41 2023 " "Processing ended: Fri Mar 10 16:46:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678484801914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678484801914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678484801914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678484801914 ""}
