

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                        14.05MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        5 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
8aa444bebaa7cbfca23dcaf7b8db40c4  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_plLwkl
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d51, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_urAHe6"
Running: cat _ptx_urAHe6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_pjqT8Q
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_pjqT8Q --output-file  /dev/null 2> _ptx_urAHe6info"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_urAHe6 _ptx2_pjqT8Q _ptx_urAHe6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c00, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 131056
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1393139
gpu_sim_insn = 224892096
gpu_ipc =     161.4283
gpu_tot_sim_cycle = 1615289
gpu_tot_sim_insn = 224892096
gpu_tot_ipc =     139.2272
gpu_tot_issued_cta = 8191
max_total_param_size = 0
gpu_stall_dramfull = 75947
gpu_stall_icnt2sh    = 275735
partiton_reqs_in_parallel = 30573111
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9455
partiton_level_parallism_total  =      18.9273
partiton_reqs_in_parallel_util = 30573111
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1391006
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9791
partiton_level_parallism_util_total  =      21.9791
partiton_replys_in_parallel = 397459
partiton_replys_in_parallel_total    = 0
L2_BW  =      27.0416 GB/Sec
L2_BW_total  =      23.3226 GB/Sec
gpu_total_sim_rate=125427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4677061
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 262112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 260320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4673572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 262112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4677061
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7038, 5583, 6064, 5578, 6577, 5575, 6111, 5611, 7037, 5568, 6061, 5569, 6569, 5568, 6100, 5606, 6861, 5434, 5911, 5433, 6409, 5433, 5953, 5466, 6500, 5146, 5599, 5141, 6074, 5142, 5641, 5176, 6502, 5143, 5596, 5142, 6066, 5129, 5628, 5167, 6141, 4858, 5289, 4849, 5725, 4849, 5322, 4882, 6137, 4856, 5284, 4856, 5723, 4848, 5317, 4882, 5779, 4573, 4976, 4567, 5395, 4567, 5011, 4590, 
gpgpu_n_tot_thrd_icount = 284391520
gpgpu_n_tot_w_icount = 8887235
gpgpu_n_stall_shd_mem = 282162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200679
gpgpu_n_mem_write_global = 196584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2227952
gpgpu_n_store_insn = 2227952
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8387584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 266415
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10861
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:360197	W0_Idle:10784732	W0_Scoreboard:59176392	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351515	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6487272
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1605432 {8:200679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15202464 {40:98293,72:32763,136:65528,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16021592 {40:90101,72:40954,136:69624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572672 {8:196584,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 957 
maxdqlatency = 0 
maxmflatency = 126650 
averagemflatency = 3812 
max_icnt2mem_latency = 126392 
max_icnt2sh_latency = 1615288 
mrq_lat_table:51646 	4064 	7040 	19082 	33147 	20918 	15238 	13873 	14345 	1857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	185190 	151208 	17918 	4387 	3029 	180 	6009 	10251 	16124 	2995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72277 	120873 	8864 	226 	148798 	6904 	369 	113 	447 	3029 	180 	6121 	13018 	13245 	2995 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60236 	96785 	40711 	2926 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	264 	118 	18 	1 	20 	6 	15 	29 	20 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69       111        95        26        33        43        51        51        52        48        43        85        85        60        77 
dram[1]:        77        86        86        87        27        32        25        26        55        52        33        74        85        85        69        65 
dram[2]:        85        80       104       103        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        82       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68       100        78        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        61        70        90        94        26        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        69        56        84        86        27        26        33        34        68        50        51        51        85        85        68        77 
dram[7]:        68        61        78        78        27        26        34        41        60        68        41        43        85        85        74        61 
dram[8]:        69        77        94        86        35        27        41        42        60        60        37        40       102       102        79        94 
dram[9]:        69        65        81        78        42        35        34        43        51        43        54        41        85        85        86        69 
dram[10]:        77        69        70        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    134538    134539    131500    131501    131641    131587    150723    150719    150386    150386    149774    149767    149521    149524    145684    145616 
dram[1]:    134537    134537    131481    131460    131644    131582    150703    150703    150390    150396    149759    149758    149528    149523    145304    145609 
dram[2]:    134532    134531    131462    131465    131630    131565    150700    150717    150396    150392    149759    149759    149474    149468    145692    145682 
dram[3]:    134536    134562    131466    131458    131625    131562    150714    150700    150391    150393    149761    149761    149485    149498    145681    145605 
dram[4]:    134562    134537    131457    131456    131618    131560    150705    150688    150422    150404    149761    149650    149499    149478    128184    130630 
dram[5]:    134517    134539    131439    131454    131665    131612    150715    150717    150403    150405    149649    149669    149477    149491    130508    128237 
dram[6]:    134538    134561    131455    131483    131666    131604    150717    150710    150379    150378    149668    149638    149491    149532    130493    128246 
dram[7]:    146362    146212    131484    131494    131656    131592    150707    150706    150372    150372    149666    149665    149532    149460    128241    130573 
dram[8]:    146322    146125    131495    131491    131630    131565    150707    150708    150412    150410    149680    149679    149459    149458    128139    130515 
dram[9]:    146202    146335    131511    131503    131666    131608    150700    150695    150409    150413    149686    149697    149513    149536    128074    130747 
dram[10]:    146188    146116    131503    131503    131706    131649    150678    150672    150415    150415    149679    149764    149546    149539    127987    130677 
average row accesses per activate:
dram[0]:  5.066964  5.145454  5.725119  5.994949  3.987288  4.376147  4.319249  4.787879  4.539216  4.643216  3.868644  3.951754  6.279762  6.378882  5.453659  5.791045 
dram[1]:  5.085586  5.156250  5.691176  5.816832  4.204444  4.407407  4.286385  4.521951  4.512077  4.541872  3.781893  4.217778  6.017341  6.173653  6.005155  5.772021 
dram[2]:  5.151376  5.514286  5.897059  5.964646  4.295455  4.626794  4.319445  4.456731  4.752525  4.957219  4.077253  4.061674  6.208333  5.908046  5.811224  6.425415 
dram[3]:  4.863248  5.258065  6.087629  6.153846  4.287611  4.495327  4.355769  4.793815  5.052910  4.922680  4.057017  4.373272  6.093023  6.147929  5.949495  5.633663 
dram[4]:  5.186956  5.070796  5.970297  5.751220  4.162996  4.500000  4.751269  4.907692  4.806122  4.937500  4.008696  3.913793  5.886364  6.088235  5.611111  5.627451 
dram[5]:  4.723849  5.097345  5.709524  5.623188  4.248889  4.511737  4.316038  4.814433  4.279070  4.433333  4.004348  4.167421  5.867816  6.035503  5.502512  5.739796 
dram[6]:  4.707113  4.783898  5.634615  5.772727  3.948718  4.237443  4.509804  4.776650  4.364486  4.439613  4.043478  4.442857  5.874286  6.310976  5.641414  5.734375 
dram[7]:  4.909483  5.056277  5.569378  5.862245  4.254464  4.365297  4.383886  4.600985  4.456731  4.823232  4.202765  4.211982  5.858757  6.104651  5.702020  5.286408 
dram[8]:  4.855932  5.103139  5.609524  5.792079  4.444445  4.327189  4.593137  4.766840  4.735000  5.032085  4.126126  4.171946  6.063584  6.351191  5.608040  5.671717 
dram[9]:  5.224215  5.406542  5.780000  6.067358  4.363636  4.396313  4.533980  4.626263  4.763819  5.096774  4.080357  4.004386  6.343373  6.191861  5.517413  5.560976 
dram[10]:  5.509346  5.183036  5.693069  5.693780  4.252252  4.281106  4.563981  4.861538  5.106952  5.042328  3.939394  3.889831  6.341317  6.487500  5.295774  5.912820 
average row locality = 181210/36202 = 5.005525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       453       452       456       456       435       435       432       432       432       432       434       434       448       448       448       448 
dram[1]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[2]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[3]:       452       452       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[4]:       452       452       455       455       435       435       432       432       432       432       435       435       448       447       449       449 
dram[5]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[6]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[7]:       453       453       455       455       435       435       432       432       432       432       435       435       447       447       448       448 
dram[8]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[9]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[10]:       453       453       455       455       434       434       432       432       432       432       435       435       448       448       448       448 
total reads: 77824
bank skew: 456/432 = 1.06
chip skew: 7076/7074 = 1.00
number of total write accesses:
dram[0]:       682       680       752       731       506       519       488       516       494       492       479       467       607       579       670       716 
dram[1]:       677       703       705       719       511       517       481       495       502       490       484       514       593       583       717       666 
dram[2]:       671       706       747       725       510       532       501       495       509       495       515       487       595       580       691       715 
dram[3]:       686       689       726       745       534       527       474       498       523       523       490       514       600       591       730       690 
dram[4]:       741       694       751       724       510       519       504       525       510       516       487       473       588       588       662       699 
dram[5]:       677       700       744       709       521       526       483       502       488       499       486       486       574       573       646       676 
dram[6]:       673       677       717       688       489       493       488       509       502       487       495       498       581       588       668       652 
dram[7]:       686       715       709       694       518       521       493       502       495       523       477       479       590       603       681       641 
dram[8]:       693       685       723       715       525       504       505       488       515       509       481       487       601       619       668       675 
dram[9]:       712       704       701       716       525       519       502       484       516       516       479       478       605       617       661       692 
dram[10]:       726       708       695       735       510       495       531       516       523       521       475       483       611       590       680       705 
total reads: 103386
bank skew: 752/467 = 1.61
chip skew: 9540/9205 = 1.04
average mf latency per bank:
dram[0]:       8661      8545      7845      8051      7423      7241      8995      8784     11360     11428      9135      9319      7521      7892      5625      5212
dram[1]:       8694      8551      8354      8385      7367      7261      9165      8941     11111     11318      8980      8618      7728      7661      5298      5571
dram[2]:       8898      8599      8023      8191      7215      7118      8942      8873     11088     11260      8655      9061      7259      7336      5477      5267
dram[3]:       8527      8492      8446      8311      7114      7202      9073      8879     11169     10980      9123      8704      7323      7416      4961      5251
dram[4]:       8154      8591      8372      8444      7372      7290      8822      8701     11106     10525      8950      9045      7429      7333      7304      7099
dram[5]:       8963      8693      8299      8559      7348      7274      8939      8774     10851     10718      9019      9148      7362      7439      7420      7208
dram[6]:       8904      8871      8477      8790      7610      7542      8938      8811     10569     10849      9011      8951      7427      7467      7356      7359
dram[7]:       8981      8716      8558      8536      7272      7274      9205      8983     10761     10493      8999      9029      7515      7506      7213      7495
dram[8]:       8756      8852      8350      8368      7186      7420      8992      9074     10581     10698      9119      8927      8037      7745      7309      7251
dram[9]:       8633      8745      8453      8214      7149      7184      8954      9242     11263     11106      9028      8988      7734      7626      7202      7127
dram[10]:       8613      8744      8426      7889      7301      7377      8651      8786     11057     11020      9284      9246      7670      7703      7197      6175
maximum mf latency per bank:
dram[0]:     123947    123985    123866    123834     63171     63198    123810    123818    123498    123530    123739    123794    123475    123492    123269    123264
dram[1]:     123933    124000    123863    123837     63186     63199    123814    123825    123504    123535    123747    123668    123491    123487    123231    123258
dram[2]:     123931    124029    123848    123882     63179     63198    123826    123828    123510    123545    123640    123674    123499    123504    123173    123219
dram[3]:     123958    124009    123838    123869     63172     63191    123829    123822    123515    123532    123657    123658    123500    123507    123143    123186
dram[4]:     123940    124022    123806    123844     63184     63205    123785    123721    123516    123546    123628    123655    123489    123494    126650    126565
dram[5]:     123990    124074    123777    123896     63179     63192    123713    123713    123374    123420    123602    123617    123500    123455    126604    126584
dram[6]:     123996    124081    123858    123898     63171     63197    123811    123823    123462    123499    123589    123590    123315    123323    126595    126565
dram[7]:     123993    124064    123866    123898     63173     63187    123739    123749    123493    123506    123574    123607    123341    123388    126481    126471
dram[8]:     123988    124064    123839    123890     63178     63189    123828    123848    123604    123635    123586    123602    123379    123359    126471    126414
dram[9]:     123961    124040    123879    123893     63188     63207    123724    123747    123496    123533    123564    123571    123368    123410    126374    126381
dram[10]:     123968    124021    123879    123887     63200     63217    123823    123785    123593    123627    123752    123792    123409    123446    126308    126236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528720 n_act=3321 n_pre=3305 n_req=16453 n_rd=28300 n_write=23208 bw_util=0.03982
n_activity=158848 dram_eff=0.6485
bk0: 1812a 2561524i bk1: 1808a 2559041i bk2: 1824a 2557774i bk3: 1824a 2556616i bk4: 1740a 2560144i bk5: 1740a 2558789i bk6: 1728a 2562205i bk7: 1728a 2561131i bk8: 1728a 2562604i bk9: 1728a 2560637i bk10: 1736a 2559817i bk11: 1736a 2559167i bk12: 1792a 2560447i bk13: 1792a 2559558i bk14: 1792a 2559527i bk15: 1792a 2558153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.76861
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528753 n_act=3316 n_pre=3300 n_req=16433 n_rd=28304 n_write=23181 bw_util=0.03981
n_activity=158029 dram_eff=0.6516
bk0: 1808a 2561514i bk1: 1808a 2559646i bk2: 1824a 2557854i bk3: 1824a 2556380i bk4: 1740a 2560190i bk5: 1740a 2558030i bk6: 1728a 2561212i bk7: 1728a 2561241i bk8: 1728a 2562341i bk9: 1728a 2560334i bk10: 1740a 2559948i bk11: 1740a 2559371i bk12: 1792a 2559658i bk13: 1792a 2559721i bk14: 1792a 2558916i bk15: 1792a 2557996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.778015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528828 n_act=3247 n_pre=3231 n_req=16550 n_rd=28304 n_write=23244 bw_util=0.03985
n_activity=157952 dram_eff=0.6527
bk0: 1808a 2559836i bk1: 1808a 2558634i bk2: 1824a 2557363i bk3: 1824a 2556325i bk4: 1740a 2559683i bk5: 1740a 2558181i bk6: 1728a 2562773i bk7: 1728a 2560988i bk8: 1728a 2562672i bk9: 1728a 2562089i bk10: 1740a 2560067i bk11: 1740a 2558810i bk12: 1792a 2560784i bk13: 1792a 2560706i bk14: 1792a 2559867i bk15: 1792a 2557368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.776621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528762 n_act=3251 n_pre=3235 n_req=16614 n_rd=28296 n_write=23310 bw_util=0.0399
n_activity=157565 dram_eff=0.655
bk0: 1808a 2560105i bk1: 1808a 2559415i bk2: 1820a 2558239i bk3: 1820a 2557352i bk4: 1740a 2559567i bk5: 1740a 2558617i bk6: 1728a 2563170i bk7: 1728a 2561109i bk8: 1728a 2564148i bk9: 1728a 2561925i bk10: 1740a 2561381i bk11: 1740a 2560885i bk12: 1792a 2561040i bk13: 1792a 2559266i bk14: 1792a 2558901i bk15: 1792a 2557619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.791844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528704 n_act=3292 n_pre=3276 n_req=16566 n_rd=28300 n_write=23282 bw_util=0.03988
n_activity=156481 dram_eff=0.6593
bk0: 1808a 2560578i bk1: 1808a 2559676i bk2: 1820a 2558391i bk3: 1820a 2556843i bk4: 1740a 2559928i bk5: 1740a 2559603i bk6: 1728a 2561714i bk7: 1728a 2560547i bk8: 1728a 2561967i bk9: 1728a 2561741i bk10: 1740a 2562139i bk11: 1740a 2559159i bk12: 1792a 2561732i bk13: 1788a 2560344i bk14: 1796a 2558525i bk15: 1796a 2556412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.789815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528771 n_act=3340 n_pre=3324 n_req=16364 n_rd=28296 n_write=23123 bw_util=0.03975
n_activity=157514 dram_eff=0.6529
bk0: 1808a 2559414i bk1: 1808a 2559135i bk2: 1820a 2558164i bk3: 1820a 2556277i bk4: 1740a 2559771i bk5: 1740a 2559999i bk6: 1728a 2560696i bk7: 1728a 2560770i bk8: 1728a 2561619i bk9: 1728a 2559814i bk10: 1740a 2560491i bk11: 1740a 2558997i bk12: 1788a 2562625i bk13: 1788a 2560752i bk14: 1796a 2559053i bk15: 1796a 2556644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.792885
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528850 n_act=3325 n_pre=3309 n_req=16279 n_rd=28296 n_write=23074 bw_util=0.03972
n_activity=157729 dram_eff=0.6514
bk0: 1808a 2560146i bk1: 1808a 2559124i bk2: 1820a 2558918i bk3: 1820a 2558488i bk4: 1740a 2560241i bk5: 1740a 2558128i bk6: 1728a 2561483i bk7: 1728a 2560667i bk8: 1728a 2560914i bk9: 1728a 2559633i bk10: 1740a 2559795i bk11: 1740a 2560041i bk12: 1788a 2561553i bk13: 1788a 2561355i bk14: 1796a 2558973i bk15: 1796a 2557220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.780965
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528781 n_act=3318 n_pre=3302 n_req=16401 n_rd=28296 n_write=23157 bw_util=0.03978
n_activity=156867 dram_eff=0.656
bk0: 1812a 2559791i bk1: 1812a 2557729i bk2: 1820a 2557946i bk3: 1820a 2556489i bk4: 1740a 2560336i bk5: 1740a 2559124i bk6: 1728a 2561725i bk7: 1728a 2561282i bk8: 1728a 2560861i bk9: 1728a 2559457i bk10: 1740a 2559799i bk11: 1740a 2557968i bk12: 1788a 2561758i bk13: 1788a 2560690i bk14: 1792a 2558749i bk15: 1792a 2557857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.77637
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528808 n_act=3269 n_pre=3253 n_req=16469 n_rd=28304 n_write=23220 bw_util=0.03984
n_activity=157494 dram_eff=0.6543
bk0: 1812a 2560786i bk1: 1812a 2559345i bk2: 1820a 2558920i bk3: 1820a 2557043i bk4: 1740a 2561987i bk5: 1740a 2559394i bk6: 1728a 2561258i bk7: 1728a 2561223i bk8: 1728a 2562277i bk9: 1728a 2560296i bk10: 1740a 2559319i bk11: 1740a 2557942i bk12: 1792a 2562073i bk13: 1792a 2559055i bk14: 1792a 2559101i bk15: 1792a 2557601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.774231
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528847 n_act=3252 n_pre=3236 n_req=16503 n_rd=28304 n_write=23215 bw_util=0.03983
n_activity=158112 dram_eff=0.6517
bk0: 1812a 2559532i bk1: 1812a 2559325i bk2: 1820a 2557893i bk3: 1820a 2556285i bk4: 1740a 2558815i bk5: 1740a 2559170i bk6: 1728a 2564131i bk7: 1728a 2561075i bk8: 1728a 2561887i bk9: 1728a 2560135i bk10: 1740a 2558955i bk11: 1740a 2557606i bk12: 1792a 2561080i bk13: 1792a 2558588i bk14: 1792a 2559898i bk15: 1792a 2557691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777229
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528747 n_act=3272 n_pre=3256 n_req=16578 n_rd=28296 n_write=23283 bw_util=0.03988
n_activity=158310 dram_eff=0.6516
bk0: 1812a 2561329i bk1: 1812a 2558603i bk2: 1820a 2558398i bk3: 1820a 2556608i bk4: 1736a 2560114i bk5: 1736a 2558818i bk6: 1728a 2560502i bk7: 1728a 2561927i bk8: 1728a 2563577i bk9: 1728a 2561291i bk10: 1740a 2558749i bk11: 1740a 2558042i bk12: 1792a 2559589i bk13: 1792a 2558169i bk14: 1792a 2558518i bk15: 1792a 2557231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7514, Reservation_fails = 17
L2_cache_bank[1]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7508, Reservation_fails = 9
L2_cache_bank[2]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7561, Reservation_fails = 18
L2_cache_bank[3]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7467, Reservation_fails = 12
L2_cache_bank[4]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7590, Reservation_fails = 9
L2_cache_bank[5]: Access = 18063, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7597, Reservation_fails = 18
L2_cache_bank[6]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7588, Reservation_fails = 15
L2_cache_bank[7]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7602, Reservation_fails = 12
L2_cache_bank[8]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7628, Reservation_fails = 9
L2_cache_bank[9]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7605, Reservation_fails = 9
L2_cache_bank[10]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7433, Reservation_fails = 12
L2_cache_bank[11]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7546, Reservation_fails = 14
L2_cache_bank[12]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7478, Reservation_fails = 12
L2_cache_bank[13]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7381, Reservation_fails = 12
L2_cache_bank[14]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7530, Reservation_fails = 7
L2_cache_bank[15]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7548, Reservation_fails = 12
L2_cache_bank[16]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7596, Reservation_fails = 14
L2_cache_bank[17]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7447, Reservation_fails = 14
L2_cache_bank[18]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7514, Reservation_fails = 14
L2_cache_bank[19]: Access = 18062, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7562, Reservation_fails = 16
L2_cache_bank[20]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7611, Reservation_fails = 10
L2_cache_bank[21]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7590, Reservation_fails = 14
L2_total_cache_accesses = 397459
L2_total_cache_misses = 77824
L2_total_cache_miss_rate = 0.1958
L2_total_cache_pending_hits = 165896
L2_total_cache_reservation_fails = 279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 73721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200679
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=848692
icnt_total_pkts_simt_to_mem=823390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6871
	minimum = 6
	maximum = 542
Network latency average = 12.5071
	minimum = 6
	maximum = 542
Slowest packet = 410735
Flit latency average = 12.127
	minimum = 6
	maximum = 542
Slowest flit = 860274
Fragmentation average = 0.000495649
	minimum = 0
	maximum = 162
Injected packet rate average = 0.00570595
	minimum = 0.00499592 (at node 0)
	maximum = 0.00648895 (at node 28)
Accepted packet rate average = 0.00570595
	minimum = 0.00499592 (at node 0)
	maximum = 0.00648895 (at node 28)
Injected flit rate average = 0.0120023
	minimum = 0.0103314 (at node 0)
	maximum = 0.0138759 (at node 36)
Accepted flit rate average= 0.0120023
	minimum = 0.0106903 (at node 0)
	maximum = 0.0134394 (at node 46)
Injected packet length average = 2.10346
Accepted packet length average = 2.10346
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6871 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Network latency average = 12.5071 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Flit latency average = 12.127 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Fragmentation average = 0.000495649 (1 samples)
	minimum = 0 (1 samples)
	maximum = 162 (1 samples)
Injected packet rate average = 0.00570595 (1 samples)
	minimum = 0.00499592 (1 samples)
	maximum = 0.00648895 (1 samples)
Accepted packet rate average = 0.00570595 (1 samples)
	minimum = 0.00499592 (1 samples)
	maximum = 0.00648895 (1 samples)
Injected flit rate average = 0.0120023 (1 samples)
	minimum = 0.0103314 (1 samples)
	maximum = 0.0138759 (1 samples)
Accepted flit rate average = 0.0120023 (1 samples)
	minimum = 0.0106903 (1 samples)
	maximum = 0.0134394 (1 samples)
Injected packet size average = 2.10346 (1 samples)
Accepted packet size average = 2.10346 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 53 sec (1793 sec)
gpgpu_simulation_rate = 125427 (inst/sec)
gpgpu_simulation_rate = 900 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d51 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 4311193
gpu_sim_insn = 113232736
gpu_ipc =      26.2648
gpu_tot_sim_cycle = 7327203
gpu_tot_sim_insn = 338124832
gpu_tot_ipc =      46.1465
gpu_tot_issued_cta = 16382
max_total_param_size = 0
gpu_stall_dramfull = 719132
gpu_stall_icnt2sh    = 527437
partiton_reqs_in_parallel = 94203061
partiton_reqs_in_parallel_total    = 30573111
partiton_level_parallism =      21.8508
partiton_level_parallism_total  =      17.0292
partiton_reqs_in_parallel_util = 94203061
partiton_reqs_in_parallel_util_total    = 30573111
gpu_sim_cycle_parition_util = 4308145
gpu_tot_sim_cycle_parition_util    = 1391006
partiton_level_parallism_util =      21.8663
partiton_level_parallism_util_total  =      21.8938
partiton_replys_in_parallel = 925702
partiton_replys_in_parallel_total    = 397459
L2_BW  =      20.3521 GB/Sec
L2_BW_total  =      17.1163 GB/Sec
gpu_total_sim_rate=34811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6511856
	L1I_total_cache_misses = 6785
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61201
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 589752
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 587960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6505071
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6785
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61201
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 589752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6511856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
9512, 8060, 8536, 8059, 9050, 8058, 8589, 8094, 9507, 8051, 8531, 8053, 9036, 8050, 8572, 8086, 9092, 7665, 8138, 7670, 8641, 7664, 8184, 7705, 8672, 7323, 7770, 7320, 8246, 7327, 7813, 7360, 8549, 7191, 7642, 7183, 8111, 7178, 7677, 7216, 8188, 6902, 7333, 6890, 7772, 6888, 7369, 6929, 8182, 6904, 7321, 6911, 7763, 6902, 7352, 6937, 7754, 6563, 6948, 6558, 7368, 6559, 6986, 6585, 
gpgpu_n_tot_thrd_icount = 397624640
gpgpu_n_tot_w_icount = 12425770
gpgpu_n_stall_shd_mem = 16820035
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 864154
gpgpu_n_mem_write_global = 458698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16906304
gpgpu_n_store_insn = 6421776
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18872064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16569991
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 245158
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28316299	W0_Idle:36210571	W0_Scoreboard:244043374	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351538	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10025784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6913232 {8:864154,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40365424 {40:163823,72:98289,136:196586,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78470416 {40:303068,72:155625,136:405461,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3669584 {8:458698,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 1006 
maxdqlatency = 0 
maxmflatency = 153695 
averagemflatency = 6527 
max_icnt2mem_latency = 153415 
max_icnt2sh_latency = 7327202 
mrq_lat_table:158804 	10184 	13372 	35822 	92720 	55592 	36467 	28602 	28525 	2546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	623132 	210817 	243806 	72735 	37150 	11788 	12370 	33803 	38865 	15081 	23333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	177870 	246884 	111871 	117601 	195522 	11088 	113384 	119797 	66032 	29462 	10811 	11880 	37264 	35402 	14971 	23322 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	463443 	269504 	120894 	10155 	179 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	92638 	169476 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	920 	398 	756 	197 	61 	45 	75 	154 	319 	240 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69       111        95        26        33        43        51        51        52        48        43        85        85        60        77 
dram[1]:        77        86        86        87        27        32        25        26        55        52        33        74        85        85        69        65 
dram[2]:        85        80       104       103        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        82       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68       100        78        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        61        70        90        94        26        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        69        56        84        86        27        26        33        34        68        50        51        51        85        85        68        77 
dram[7]:        68        61        78        78        27        34        34        41        60        68        41        43        85        85        74        61 
dram[8]:        69        77        94        86        35        31        41        42        60        60        37        40       102       102        79        94 
dram[9]:        69        65        81        78        42        35        34        43        51        43        54        41        85        85        86        69 
dram[10]:        77        69        70        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    277618    364132    292781    252232    329062    329066    263416    263415    249626    252878    260847    303016    318665    318663    292012    292012 
dram[1]:    252786    253950    258774    258774    329064    329054    263421    263419    250644    250582    303006    302999    318662    256731    292007    292007 
dram[2]:    255678    252271    258772    258772    329064    329056    263424    263417    249579    249451    303009    303013    261297    318657    292007    292013 
dram[3]:    363562    280210    258777    265478    329066    329059    263419    263421    250509    250979    303027    303023    318652    318659    292024    292008 
dram[4]:    261993    261979    255544    254541    329069    329072    263421    263416    252241    254001    303017    342729    318659    318658    292008    292014 
dram[5]:    363517    364127    258436    259339    329067    329063    263409    263409    251126    252113    342742    342739    318657    318653    292023    292009 
dram[6]:    364136    364161    258796    260040    329075    329061    263411    263416    251575    251635    343230    342054    318660    318661    292011    292015 
dram[7]:    365266    364738    261109    257966    329069    329065    263416    263417    249586    249641    350220    350221    318658    318658    292014    292008 
dram[8]:    364110    364178    261222    329557    329067    329064    263422    263422    249884    250191    350206    350183    318662    318662    292008    292008 
dram[9]:    254979    365945    258910    329555    329066    329058    263421    263424    249690    250518    350394    350218    318661    318664    292008    292003 
dram[10]:    365973    366464    329563    329554    329062    329057    263419    263419    251075    250000    350220    350199    318659    318661    292011    292011 
average row accesses per activate:
dram[0]:  2.669246  2.666344  2.786561  2.746078  2.336088  2.492203  2.475862  2.563068  2.525355  2.518219  2.342180  2.335233  2.711088  2.710175  2.653772  2.690155 
dram[1]:  2.621313  2.701362  2.725490  2.813508  2.430887  2.496579  2.434402  2.513972  2.485572  2.511111  2.292052  2.367924  2.636816  2.657948  2.719024  2.717262 
dram[2]:  2.667313  2.787575  2.738327  2.750000  2.453321  2.563310  2.409351  2.575665  2.517588  2.581347  2.320702  2.396718  2.617357  2.633733  2.735644  2.879132 
dram[3]:  2.610586  2.732938  2.703095  2.708092  2.465005  2.506354  2.470821  2.550050  2.544445  2.479331  2.345283  2.339236  2.640516  2.664653  2.806613  2.743793 
dram[4]:  2.680000  2.650718  2.696651  2.714008  2.374650  2.456292  2.522954  2.591463  2.393505  2.514514  2.253176  2.327050  2.683570  2.636092  2.678082  2.755224 
dram[5]:  2.583099  2.668269  2.713320  2.697087  2.392523  2.391791  2.495522  2.562880  2.367970  2.413359  2.395753  2.375120  2.639558  2.719752  2.666341  2.629063 
dram[6]:  2.574906  2.631931  2.648289  2.680272  2.326587  2.381938  2.498012  2.606996  2.413927  2.437132  2.347785  2.454724  2.598030  2.611660  2.697149  2.733467 
dram[7]:  2.651007  2.612360  2.691860  2.723153  2.348026  2.417769  2.418828  2.534604  2.404831  2.527108  2.382466  2.400582  2.634462  2.699492  2.673786  2.626087 
dram[8]:  2.575279  2.685798  2.718598  2.717773  2.396262  2.419600  2.537613  2.598759  2.489087  2.575103  2.314953  2.342453  2.598633  2.756952  2.699507  2.792683 
dram[9]:  2.390223  2.698058  2.433714  2.735756  2.231506  2.397749  2.246222  2.508000  2.221043  2.543060  2.159686  2.307836  2.407776  2.653770  2.431616  2.702835 
dram[10]:  2.781529  2.696705  2.652924  2.712766  2.371508  2.369504  2.537239  2.607803  2.544995  2.639035  2.399029  2.369981  2.659363  2.700306  2.638543  2.711914 
average row locality = 462634/181184 = 2.553393
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1285      1284      1280      1280      1251      1251      1242      1242      1222      1222      1222      1222      1271      1271      1280      1280 
dram[1]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[2]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[3]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[4]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1270      1281      1281 
dram[5]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1221      1225      1225      1270      1270      1281      1281 
dram[6]:      1284      1284      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[7]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[8]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1272      1272      1281      1281 
dram[9]:      1285      1285      1278      1278      1251      1251      1242      1241      1222      1221      1225      1225      1272      1272      1281      1280 
dram[10]:      1285      1285      1278      1278      1250      1250      1241      1241      1221      1221      1225      1225      1272      1272      1280      1280 
total reads: 221176
bank skew: 1285/1221 = 1.05
chip skew: 20110/20104 = 1.00
number of total write accesses:
dram[0]:      1475      1473      1540      1521      1293      1306      1271      1298      1268      1266      1249      1237      1394      1366      1464      1507 
dram[1]:      1471      1493      1500      1511      1299      1303      1263      1277      1276      1264      1255      1285      1379      1371      1507      1459 
dram[2]:      1466      1498      1535      1514      1298      1320      1283      1277      1283      1269      1286      1258      1383      1368      1483      1507 
dram[3]:      1478      1479      1517      1533      1320      1313      1256      1280      1297      1297      1261      1285      1388      1375      1521      1483 
dram[4]:      1530      1486      1540      1512      1297      1306      1286      1308      1284      1290      1258      1244      1375      1374      1456      1488 
dram[5]:      1467      1491      1533      1500      1309      1313      1266      1285      1262      1272      1257      1257      1359      1360      1444      1469 
dram[6]:      1466      1469      1508      1480      1278      1281      1271      1292      1275      1260      1266      1269      1367      1373      1462      1447 
dram[7]:      1480      1505      1500      1486      1306      1307      1276      1285      1268      1296      1248      1250      1375      1389      1473      1437 
dram[8]:      1486      1476      1514      1505      1313      1292      1288      1271      1288      1282      1252      1258      1389      1405      1459      1467 
dram[9]:      1502      1494      1494      1507      1313      1305      1285      1267      1290      1289      1250      1249      1391      1403      1457      1485 
dram[10]:      1516      1498      1489      1527      1297      1283      1314      1299      1296      1294      1246      1254      1398      1377      1472      1497 
total reads: 241458
bank skew: 1540/1237 = 1.24
chip skew: 22083/21764 = 1.01
average mf latency per bank:
dram[0]:      18359     18365     18020     18159     19532     19305     21289     20981     19187     19337     17855     17952     17446     17749     15336     15082
dram[1]:      18413     18229     18306     18312     19410     19336     21265     21102     19116     19341     18001     17835     17778     17649     15161     15363
dram[2]:      18271     18048     18157     18353     19317     19212     21162     21204     18994     19058     17651     17777     17420     17452     15197     15070
dram[3]:      18196     18184     18608     18339     19156     19072     21371     21123     19019     18921     17730     17516     17513     17770     14884     15203
dram[4]:      17840     18120     18309     18414     19357     19361     21163     20976     19098     18792     17819     17810     17500     17393     16160     15812
dram[5]:      18428     18200     18364     18599     19455     19386     21448     21216     18995     18766     17953     17889     17467     17513     16129     16017
dram[6]:      18417     18436     18311     18483     19528     19492     21283     21092     18602     19026     17919     17836     17478     17423     16140     16132
dram[7]:      18372     18179     18412     18421     19317     19280     21328     21220     19009     18825     18017     18057     17424     17315     16042     16292
dram[8]:      18270     18441     18346     18322     19396     19559     21164     21197     18651     18599     17902     17743     17603     17405     16163     16076
dram[9]:      18876     18501     18829     18256     19932     19609     21421     21120     68798     19121     18248     17928     18087     17623     16670     16072
dram[10]:      18277     18294     18275     17965     19760     19936     20679     20914     19136     18816     18317     18151     17483     17461     16110     15588
maximum mf latency per bank:
dram[0]:     153660    153669    153667    153671    153667    153667    153677    153670    153671    153679    153669    153686    153670    153678    153666    153667
dram[1]:     153654    153661    153695    153675    153669    153673    153672    153665    153672    153669    153673    153679    153670    153688    153683    153665
dram[2]:     153661    153675    153657    153676    153672    153673    153676    153668    153665    153669    153673    153675    153668    153671    153659    153666
dram[3]:     153654    153678    153663    153666    153668    153668    153665    153667    153663    153678    153673    153682    153670    153673    153668    153669
dram[4]:     153655    153655    153659    153662    153668    153676    153658    153665    153662    153664    153668    153675    153673    153681    153669    153675
dram[5]:     153653    153658    153665    153662    153663    153672    153657    153672    153677    153666    153667    153684    153675    153675    153663    153672
dram[6]:     153651    153664    153663    153668    153671    153663    153666    153675    153671    153669    153683    153676    153670    153685    153671    153666
dram[7]:     153653    153661    153682    153673    153666    153665    153661    153668    153676    153674    153668    153679    153661    153683    153660    153671
dram[8]:     153656    153658    153674    153672    153671    153680    153661    153686    153664    153674    153683    153695    153658    153678    153662    153671
dram[9]:     153661    153669    153680    153674    153666    153672    153669    153665    153675    153668    153678    153684    153681    153686    153670    153679
dram[10]:     153662    153659    153683    153671    153666    153669    153657    153677    153679    153682    153678    153682    153665    153682    153662    153665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10592106 n_nop=10405634 n_act=16330 n_pre=16314 n_req=42033 n_rd=80420 n_write=73408 bw_util=0.02905
n_activity=524067 dram_eff=0.5871
bk0: 5140a 10507016i bk1: 5136a 10501417i bk2: 5120a 10503462i bk3: 5120a 10498815i bk4: 5004a 10503396i bk5: 5004a 10501098i bk6: 4968a 10511159i bk7: 4968a 10507458i bk8: 4888a 10509771i bk9: 4888a 10505456i bk10: 4888a 10506578i bk11: 4888a 10502622i bk12: 5084a 10503501i bk13: 5084a 10501504i bk14: 5120a 10501427i bk15: 5120a 10497101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.39602
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10592106 n_nop=10405551 n_act=16363 n_pre=16347 n_req=42023 n_rd=80440 n_write=73405 bw_util=0.02905
n_activity=524507 dram_eff=0.5866
bk0: 5136a 10505767i bk1: 5136a 10502226i bk2: 5120a 10503730i bk3: 5120a 10500547i bk4: 5004a 10505499i bk5: 5004a 10501150i bk6: 4968a 10509866i bk7: 4968a 10507932i bk8: 4888a 10509743i bk9: 4888a 10506805i bk10: 4900a 10504979i bk11: 4900a 10503806i bk12: 5084a 10502655i bk13: 5084a 10501678i bk14: 5120a 10501534i bk15: 5120a 10499294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.400449
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10592106 n_nop=10405796 n_act=16213 n_pre=16197 n_req=42138 n_rd=80440 n_write=73460 bw_util=0.02906
n_activity=523833 dram_eff=0.5876
bk0: 5136a 10504765i bk1: 5136a 10502837i bk2: 5120a 10502219i bk3: 5120a 10498494i bk4: 5004a 10504493i bk5: 5004a 10501915i bk6: 4968a 10511125i bk7: 4968a 10509011i bk8: 4888a 10511146i bk9: 4888a 10507494i bk10: 4900a 10506796i bk11: 4900a 10504694i bk12: 5084a 10503425i bk13: 5084a 10503371i bk14: 5120a 10502046i bk15: 5120a 10498286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398242
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10592106 n_nop=10405514 n_act=16351 n_pre=16335 n_req=42189 n_rd=80424 n_write=73482 bw_util=0.02906
n_activity=524729 dram_eff=0.5866
bk0: 5136a 10505250i bk1: 5136a 10502273i bk2: 5112a 10502134i bk3: 5112a 10498325i bk4: 5004a 10505956i bk5: 5004a 10502605i bk6: 4968a 10512748i bk7: 4968a 10508280i bk8: 4888a 10510353i bk9: 4888a 10506692i bk10: 4900a 10508427i bk11: 4900a 10503933i bk12: 5084a 10505828i bk13: 5084a 10500504i bk14: 5120a 10501903i bk15: 5120a 10497377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.399344
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10592106 n_nop=10405254 n_act=16493 n_pre=16477 n_req=42141 n_rd=80428 n_write=73454 bw_util=0.02906
n_activity=527629 dram_eff=0.5833
bk0: 5136a 10504658i bk1: 5136a 10501870i bk2: 5112a 10502696i bk3: 5112a 10501153i bk4: 5004a 10505702i bk5: 5004a 10504016i bk6: 4968a 10510908i bk7: 4968a 10508872i bk8: 4888a 10509587i bk9: 4888a 10509481i bk10: 4900a 10507599i bk11: 4900a 10504842i bk12: 5084a 10507313i bk13: 5080a 10503037i bk14: 5124a 10501500i bk15: 5124a 10497821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398619
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10592106 n_nop=10405367 n_act=16498 n_pre=16482 n_req=41949 n_rd=80420 n_write=73339 bw_util=0.02903
n_activity=528979 dram_eff=0.5813
bk0: 5136a 10503921i bk1: 5136a 10502721i bk2: 5112a 10502090i bk3: 5112a 10498010i bk4: 5004a 10504304i bk5: 5004a 10502538i bk6: 4968a 10511591i bk7: 4968a 10510331i bk8: 4888a 10510518i bk9: 4884a 10505414i bk10: 4900a 10509815i bk11: 4900a 10504735i bk12: 5080a 10507388i bk13: 5080a 10504146i bk14: 5124a 10499871i bk15: 5124a 10495424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398174
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10592106 n_nop=10405408 n_act=16494 n_pre=16478 n_req=41868 n_rd=80416 n_write=73310 bw_util=0.02903
n_activity=526275 dram_eff=0.5842
bk0: 5136a 10505943i bk1: 5136a 10501879i bk2: 5112a 10504368i bk3: 5112a 10500612i bk4: 5004a 10504380i bk5: 5004a 10499556i bk6: 4968a 10510111i bk7: 4968a 10509087i bk8: 4884a 10510163i bk9: 4884a 10504185i bk10: 4900a 10505576i bk11: 4900a 10504579i bk12: 5080a 10505445i bk13: 5080a 10502950i bk14: 5124a 10500767i bk15: 5124a 10497042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398795
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10592106 n_nop=10405331 n_act=16497 n_pre=16481 n_req=41987 n_rd=80424 n_write=73373 bw_util=0.02904
n_activity=525395 dram_eff=0.5855
bk0: 5140a 10505278i bk1: 5140a 10500666i bk2: 5112a 10503545i bk3: 5112a 10500342i bk4: 5004a 10504942i bk5: 5004a 10502690i bk6: 4968a 10511560i bk7: 4968a 10508626i bk8: 4884a 10509687i bk9: 4884a 10506982i bk10: 4900a 10507715i bk11: 4900a 10503242i bk12: 5080a 10506986i bk13: 5080a 10503443i bk14: 5124a 10499754i bk15: 5124a 10497196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395573
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10592106 n_nop=10405566 n_act=16344 n_pre=16328 n_req=42055 n_rd=80440 n_write=73428 bw_util=0.02905
n_activity=526790 dram_eff=0.5842
bk0: 5140a 10505563i bk1: 5140a 10502394i bk2: 5112a 10503879i bk3: 5112a 10500697i bk4: 5004a 10506921i bk5: 5004a 10501469i bk6: 4968a 10511493i bk7: 4968a 10509243i bk8: 4884a 10509637i bk9: 4884a 10507498i bk10: 4900a 10505020i bk11: 4900a 10501737i bk12: 5088a 10505095i bk13: 5088a 10501789i bk14: 5124a 10501461i bk15: 5124a 10499925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396451
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10592106 n_nop=10403671 n_act=17292 n_pre=17276 n_req=42090 n_rd=80436 n_write=73431 bw_util=0.02905
n_activity=648783 dram_eff=0.4743
bk0: 5140a 10508824i bk1: 5140a 10508256i bk2: 5112a 10507936i bk3: 5112a 10506128i bk4: 5004a 10508247i bk5: 5004a 10508443i bk6: 4968a 10516509i bk7: 4964a 10513898i bk8: 4888a 10513110i bk9: 4884a 10512118i bk10: 4900a 10509842i bk11: 4900a 10507066i bk12: 5088a 10509415i bk13: 5088a 10506935i bk14: 5124a 10507472i bk15: 5120a 10504529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368538
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10592106 n_nop=10405591 n_act=16310 n_pre=16294 n_req=42161 n_rd=80416 n_write=73495 bw_util=0.02906
n_activity=524174 dram_eff=0.5873
bk0: 5140a 10506469i bk1: 5140a 10500124i bk2: 5112a 10502763i bk3: 5112a 10499663i bk4: 5000a 10504461i bk5: 5000a 10500142i bk6: 4964a 10508949i bk7: 4964a 10507614i bk8: 4884a 10511292i bk9: 4884a 10508378i bk10: 4900a 10505104i bk11: 4900a 10501304i bk12: 5088a 10503253i bk13: 5088a 10499327i bk14: 5120a 10501586i bk15: 5120a 10498292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.400591

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54185, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10420, Reservation_fails = 17
L2_cache_bank[1]: Access = 54160, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10395, Reservation_fails = 9
L2_cache_bank[2]: Access = 54214, Miss = 10055, Miss_rate = 0.185, Pending_hits = 10471, Reservation_fails = 18
L2_cache_bank[3]: Access = 54219, Miss = 10055, Miss_rate = 0.185, Pending_hits = 10399, Reservation_fails = 12
L2_cache_bank[4]: Access = 54216, Miss = 10055, Miss_rate = 0.185, Pending_hits = 10483, Reservation_fails = 9
L2_cache_bank[5]: Access = 54192, Miss = 10055, Miss_rate = 0.186, Pending_hits = 10505, Reservation_fails = 18
L2_cache_bank[6]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10490, Reservation_fails = 15
L2_cache_bank[7]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10499, Reservation_fails = 12
L2_cache_bank[8]: Access = 54192, Miss = 10054, Miss_rate = 0.186, Pending_hits = 10610, Reservation_fails = 9
L2_cache_bank[9]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10520, Reservation_fails = 9
L2_cache_bank[10]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10279, Reservation_fails = 12
L2_cache_bank[11]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10503, Reservation_fails = 14
L2_cache_bank[12]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10404, Reservation_fails = 12
L2_cache_bank[13]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10299, Reservation_fails = 12
L2_cache_bank[14]: Access = 54188, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10434, Reservation_fails = 7
L2_cache_bank[15]: Access = 54192, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10415, Reservation_fails = 12
L2_cache_bank[16]: Access = 54207, Miss = 10055, Miss_rate = 0.185, Pending_hits = 10461, Reservation_fails = 14
L2_cache_bank[17]: Access = 54180, Miss = 10055, Miss_rate = 0.186, Pending_hits = 10296, Reservation_fails = 14
L2_cache_bank[18]: Access = 185265, Miss = 10056, Miss_rate = 0.054, Pending_hits = 10100, Reservation_fails = 14
L2_cache_bank[19]: Access = 54168, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10352, Reservation_fails = 16
L2_cache_bank[20]: Access = 54162, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10432, Reservation_fails = 10
L2_cache_bank[21]: Access = 54157, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10423, Reservation_fails = 14
L2_total_cache_accesses = 1323161
L2_total_cache_misses = 221176
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 229190
L2_total_cache_reservation_fails = 279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 466767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 180319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 864154
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=3560503
icnt_total_pkts_simt_to_mem=2469906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 220.658
	minimum = 6
	maximum = 5463
Network latency average = 123.363
	minimum = 6
	maximum = 3027
Slowest packet = 795367
Flit latency average = 74.1328
	minimum = 6
	maximum = 3027
Slowest flit = 1672643
Fragmentation average = 0.0774817
	minimum = 0
	maximum = 968
Injected packet rate average = 0.00429441
	minimum = 0.00375488 (at node 2)
	maximum = 0.0193908 (at node 46)
Accepted packet rate average = 0.00429441
	minimum = 0.00375488 (at node 2)
	maximum = 0.0193908 (at node 46)
Injected flit rate average = 0.0101093
	minimum = 0.00667031 (at node 2)
	maximum = 0.0868509 (at node 46)
Accepted flit rate average= 0.0101093
	minimum = 0.00798665 (at node 28)
	maximum = 0.0231903 (at node 46)
Injected packet length average = 2.35407
Accepted packet length average = 2.35407
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 118.173 (2 samples)
	minimum = 6 (2 samples)
	maximum = 3002.5 (2 samples)
Network latency average = 67.9353 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Flit latency average = 43.1299 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Fragmentation average = 0.0389887 (2 samples)
	minimum = 0 (2 samples)
	maximum = 565 (2 samples)
Injected packet rate average = 0.00500018 (2 samples)
	minimum = 0.0043754 (2 samples)
	maximum = 0.0129399 (2 samples)
Accepted packet rate average = 0.00500018 (2 samples)
	minimum = 0.0043754 (2 samples)
	maximum = 0.0129399 (2 samples)
Injected flit rate average = 0.0110558 (2 samples)
	minimum = 0.00850083 (2 samples)
	maximum = 0.0503634 (2 samples)
Accepted flit rate average = 0.0110558 (2 samples)
	minimum = 0.00933845 (2 samples)
	maximum = 0.0183149 (2 samples)
Injected packet size average = 2.21108 (2 samples)
Accepted packet size average = 2.21108 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 41 min, 53 sec (9713 sec)
gpgpu_simulation_rate = 34811 (inst/sec)
gpgpu_simulation_rate = 754 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 46639 Tlb_hit: 33510 Tlb_miss: 13129 Tlb_hit_rate: 0.718497
Shader1: Tlb_access: 47166 Tlb_hit: 34095 Tlb_miss: 13071 Tlb_hit_rate: 0.722872
Shader2: Tlb_access: 46589 Tlb_hit: 33663 Tlb_miss: 12926 Tlb_hit_rate: 0.722553
Shader3: Tlb_access: 47108 Tlb_hit: 34165 Tlb_miss: 12943 Tlb_hit_rate: 0.725248
Shader4: Tlb_access: 47480 Tlb_hit: 34410 Tlb_miss: 13070 Tlb_hit_rate: 0.724726
Shader5: Tlb_access: 47471 Tlb_hit: 34205 Tlb_miss: 13266 Tlb_hit_rate: 0.720545
Shader6: Tlb_access: 47312 Tlb_hit: 34289 Tlb_miss: 13023 Tlb_hit_rate: 0.724742
Shader7: Tlb_access: 47821 Tlb_hit: 34736 Tlb_miss: 13085 Tlb_hit_rate: 0.726375
Shader8: Tlb_access: 46687 Tlb_hit: 33710 Tlb_miss: 12977 Tlb_hit_rate: 0.722043
Shader9: Tlb_access: 47408 Tlb_hit: 34354 Tlb_miss: 13054 Tlb_hit_rate: 0.724646
Shader10: Tlb_access: 47126 Tlb_hit: 34009 Tlb_miss: 13117 Tlb_hit_rate: 0.721661
Shader11: Tlb_access: 47041 Tlb_hit: 34126 Tlb_miss: 12915 Tlb_hit_rate: 0.725452
Shader12: Tlb_access: 47306 Tlb_hit: 34048 Tlb_miss: 13258 Tlb_hit_rate: 0.719740
Shader13: Tlb_access: 47498 Tlb_hit: 34366 Tlb_miss: 13132 Tlb_hit_rate: 0.723525
Shader14: Tlb_access: 47293 Tlb_hit: 34016 Tlb_miss: 13277 Tlb_hit_rate: 0.719261
Shader15: Tlb_access: 47056 Tlb_hit: 33761 Tlb_miss: 13295 Tlb_hit_rate: 0.717464
Shader16: Tlb_access: 47536 Tlb_hit: 34295 Tlb_miss: 13241 Tlb_hit_rate: 0.721453
Shader17: Tlb_access: 46996 Tlb_hit: 33864 Tlb_miss: 13132 Tlb_hit_rate: 0.720572
Shader18: Tlb_access: 46996 Tlb_hit: 33815 Tlb_miss: 13181 Tlb_hit_rate: 0.719529
Shader19: Tlb_access: 47251 Tlb_hit: 34034 Tlb_miss: 13217 Tlb_hit_rate: 0.720281
Shader20: Tlb_access: 46963 Tlb_hit: 34046 Tlb_miss: 12917 Tlb_hit_rate: 0.724954
Shader21: Tlb_access: 47662 Tlb_hit: 34539 Tlb_miss: 13123 Tlb_hit_rate: 0.724665
Shader22: Tlb_access: 47670 Tlb_hit: 34356 Tlb_miss: 13314 Tlb_hit_rate: 0.720705
Shader23: Tlb_access: 47647 Tlb_hit: 34401 Tlb_miss: 13246 Tlb_hit_rate: 0.721997
Shader24: Tlb_access: 47074 Tlb_hit: 33903 Tlb_miss: 13171 Tlb_hit_rate: 0.720206
Shader25: Tlb_access: 47129 Tlb_hit: 34040 Tlb_miss: 13089 Tlb_hit_rate: 0.722273
Shader26: Tlb_access: 47569 Tlb_hit: 34330 Tlb_miss: 13239 Tlb_hit_rate: 0.721689
Shader27: Tlb_access: 47358 Tlb_hit: 34142 Tlb_miss: 13216 Tlb_hit_rate: 0.720934
Tlb_tot_access: 1322852 Tlb_tot_hit: 955228, Tlb_tot_miss: 367624, Tlb_tot_hit_rate: 0.722097
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1315 Tlb_invalidate: 1206 Tlb_evict: 0 Tlb_page_evict: 1206
Shader1: Tlb_validate: 1307 Tlb_invalidate: 1198 Tlb_evict: 0 Tlb_page_evict: 1198
Shader2: Tlb_validate: 1326 Tlb_invalidate: 1217 Tlb_evict: 0 Tlb_page_evict: 1217
Shader3: Tlb_validate: 1348 Tlb_invalidate: 1239 Tlb_evict: 0 Tlb_page_evict: 1239
Shader4: Tlb_validate: 1347 Tlb_invalidate: 1238 Tlb_evict: 0 Tlb_page_evict: 1238
Shader5: Tlb_validate: 1341 Tlb_invalidate: 1232 Tlb_evict: 0 Tlb_page_evict: 1232
Shader6: Tlb_validate: 1362 Tlb_invalidate: 1253 Tlb_evict: 0 Tlb_page_evict: 1253
Shader7: Tlb_validate: 1332 Tlb_invalidate: 1223 Tlb_evict: 0 Tlb_page_evict: 1223
Shader8: Tlb_validate: 1314 Tlb_invalidate: 1205 Tlb_evict: 0 Tlb_page_evict: 1205
Shader9: Tlb_validate: 1343 Tlb_invalidate: 1234 Tlb_evict: 0 Tlb_page_evict: 1234
Shader10: Tlb_validate: 1345 Tlb_invalidate: 1236 Tlb_evict: 0 Tlb_page_evict: 1236
Shader11: Tlb_validate: 1319 Tlb_invalidate: 1210 Tlb_evict: 0 Tlb_page_evict: 1210
Shader12: Tlb_validate: 1350 Tlb_invalidate: 1241 Tlb_evict: 0 Tlb_page_evict: 1241
Shader13: Tlb_validate: 1333 Tlb_invalidate: 1224 Tlb_evict: 0 Tlb_page_evict: 1224
Shader14: Tlb_validate: 1359 Tlb_invalidate: 1250 Tlb_evict: 0 Tlb_page_evict: 1250
Shader15: Tlb_validate: 1321 Tlb_invalidate: 1212 Tlb_evict: 0 Tlb_page_evict: 1212
Shader16: Tlb_validate: 1351 Tlb_invalidate: 1242 Tlb_evict: 0 Tlb_page_evict: 1242
Shader17: Tlb_validate: 1327 Tlb_invalidate: 1218 Tlb_evict: 0 Tlb_page_evict: 1218
Shader18: Tlb_validate: 1355 Tlb_invalidate: 1246 Tlb_evict: 0 Tlb_page_evict: 1246
Shader19: Tlb_validate: 1326 Tlb_invalidate: 1217 Tlb_evict: 0 Tlb_page_evict: 1217
Shader20: Tlb_validate: 1313 Tlb_invalidate: 1204 Tlb_evict: 0 Tlb_page_evict: 1204
Shader21: Tlb_validate: 1324 Tlb_invalidate: 1215 Tlb_evict: 0 Tlb_page_evict: 1215
Shader22: Tlb_validate: 1346 Tlb_invalidate: 1237 Tlb_evict: 0 Tlb_page_evict: 1237
Shader23: Tlb_validate: 1306 Tlb_invalidate: 1197 Tlb_evict: 0 Tlb_page_evict: 1197
Shader24: Tlb_validate: 1324 Tlb_invalidate: 1215 Tlb_evict: 0 Tlb_page_evict: 1215
Shader25: Tlb_validate: 1345 Tlb_invalidate: 1236 Tlb_evict: 0 Tlb_page_evict: 1236
Shader26: Tlb_validate: 1342 Tlb_invalidate: 1233 Tlb_evict: 0 Tlb_page_evict: 1233
Shader27: Tlb_validate: 1318 Tlb_invalidate: 1209 Tlb_evict: 0 Tlb_page_evict: 1209
Tlb_tot_valiate: 37339 Tlb_invalidate: 34287, Tlb_tot_evict: 0, Tlb_tot_evict page: 34287
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:13129 Page_hit: 8588 Page_miss: 4541 Page_hit_rate: 0.654124
Shader1: Page_table_access:13071 Page_hit: 8496 Page_miss: 4575 Page_hit_rate: 0.649989
Shader2: Page_table_access:12926 Page_hit: 8207 Page_miss: 4719 Page_hit_rate: 0.634922
Shader3: Page_table_access:12943 Page_hit: 8271 Page_miss: 4672 Page_hit_rate: 0.639033
Shader4: Page_table_access:13070 Page_hit: 8402 Page_miss: 4668 Page_hit_rate: 0.642846
Shader5: Page_table_access:13266 Page_hit: 8530 Page_miss: 4736 Page_hit_rate: 0.642997
Shader6: Page_table_access:13023 Page_hit: 8244 Page_miss: 4779 Page_hit_rate: 0.633034
Shader7: Page_table_access:13085 Page_hit: 8340 Page_miss: 4745 Page_hit_rate: 0.637371
Shader8: Page_table_access:12977 Page_hit: 8137 Page_miss: 4840 Page_hit_rate: 0.627032
Shader9: Page_table_access:13054 Page_hit: 8219 Page_miss: 4835 Page_hit_rate: 0.629615
Shader10: Page_table_access:13117 Page_hit: 8202 Page_miss: 4915 Page_hit_rate: 0.625295
Shader11: Page_table_access:12915 Page_hit: 8074 Page_miss: 4841 Page_hit_rate: 0.625165
Shader12: Page_table_access:13258 Page_hit: 8285 Page_miss: 4973 Page_hit_rate: 0.624906
Shader13: Page_table_access:13132 Page_hit: 8329 Page_miss: 4803 Page_hit_rate: 0.634252
Shader14: Page_table_access:13277 Page_hit: 8244 Page_miss: 5033 Page_hit_rate: 0.620923
Shader15: Page_table_access:13295 Page_hit: 8229 Page_miss: 5066 Page_hit_rate: 0.618954
Shader16: Page_table_access:13241 Page_hit: 8544 Page_miss: 4697 Page_hit_rate: 0.645268
Shader17: Page_table_access:13132 Page_hit: 8073 Page_miss: 5059 Page_hit_rate: 0.614758
Shader18: Page_table_access:13181 Page_hit: 8167 Page_miss: 5014 Page_hit_rate: 0.619604
Shader19: Page_table_access:13217 Page_hit: 8126 Page_miss: 5091 Page_hit_rate: 0.614814
Shader20: Page_table_access:12917 Page_hit: 7984 Page_miss: 4933 Page_hit_rate: 0.618100
Shader21: Page_table_access:13123 Page_hit: 8239 Page_miss: 4884 Page_hit_rate: 0.627829
Shader22: Page_table_access:13314 Page_hit: 8316 Page_miss: 4998 Page_hit_rate: 0.624606
Shader23: Page_table_access:13246 Page_hit: 8443 Page_miss: 4803 Page_hit_rate: 0.637400
Shader24: Page_table_access:13171 Page_hit: 8346 Page_miss: 4825 Page_hit_rate: 0.633665
Shader25: Page_table_access:13089 Page_hit: 8155 Page_miss: 4934 Page_hit_rate: 0.623042
Shader26: Page_table_access:13239 Page_hit: 8354 Page_miss: 4885 Page_hit_rate: 0.631014
Shader27: Page_table_access:13216 Page_hit: 8345 Page_miss: 4871 Page_hit_rate: 0.631432
Page_table_tot_access: 367624 Page_tot_hit: 231889, Page_tot_miss 135735, Page_tot_hit_rate: 0.630778 Page_tot_fault: 857 Page_tot_pending: 134878
Total_memory_access_page_fault: 857, Average_latency: 5932688.000000
========================================Page thrashing statistics==============================
Page_validate: 6800 Page_evict_dirty: 727 Page_evict_not_dirty: 44
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.518433
[0-25]: 0.416725, [26-50]: 0.020749, [51-75]: 0.562526, [76-100]: 0.000000
Pcie_write_utilization: 0.136167
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:  1615289 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(940.674561)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c00d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c00d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c00e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c00f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   272697 	 St: c00f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   272697----T:   275302 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275302----T:   283542 	 St: c1a81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284267----T:   287697 	 St: c0110000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   287697----T:   317009 	 St: c0114000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:   320879----T:   323484 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323484----T:   384320 	 St: c0151000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   393154----T:   395759 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395759----T:   516848 	 St: c01d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   516848----T:   519453 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   519453----T:   527693 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   527693----T:   530298 	 St: c1a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530298----T:   538538 	 St: c1a91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   554827----T:   557432 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   557432----T:   565672 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   566190----T:   568795 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   568795----T:   584490 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   584490----T:   587920 	 St: c02e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   587920----T:   594785 	 St: c02e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   594785----T:   598597 	 St: c02f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   598597----T:   601397 	 St: c02f5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   601397----T:   614285 	 St: c02f7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:   614285----T:   616890 	 St: c1aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616890----T:   632585 	 St: c1aa1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   633349----T:   636149 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   636149----T:   666402 	 St: c0312000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   670363----T:   672968 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   672968----T:   733804 	 St: c0351000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   742508----T:   745308 	 St: c03d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   745308----T:   865926 	 St: c03d2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:   884627----T:   887232 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887232----T:   895472 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   895472----T:   898902 	 St: c04e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   898902----T:   905767 	 St: c04e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   906450----T:   909055 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909055----T:   939778 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   939778----T:   942383 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942383----T:   945183 	 St: c04f1000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   945183----T:   959941 	 St: c04f3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:   959941----T:   964160 	 St: c0510000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   964160----T:   966765 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966765----T:   994667 	 St: c0517000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   994667----T:   997272 	 St: c1ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997272----T:  1027995 	 St: c1ac1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1029212----T:  1032642 	 St: c0550000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1032642----T:  1092066 	 St: c0554000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  1100343----T:  1102948 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1102948----T:  1224037 	 St: c05d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1242778----T:  1245383 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1245383----T:  1253623 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1253623----T:  1256228 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1256228----T:  1264468 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1265407----T:  1268012 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268012----T:  1271098 	 St: c06f1000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1271098----T:  1285388 	 St: c06f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  1285388----T:  1288474 	 St: c0710000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1288474----T:  1318257 	 St: c0713000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  1321784----T:  1324389 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1324389----T:  1385225 	 St: c0751000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1393909----T:  1396514 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1396514----T:  1517603 	 St: c07d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1536365----T:  1538970 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1538970----T:  1547210 	 St: c08d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1547210----T:  1549815 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1549815----T:  1558055 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1558954----T:  1561559 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1561559----T:  1577254 	 St: c08f1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1577254----T:  1581066 	 St: c0910000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1581066----T:  1609908 	 St: c0915000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  1615289----T:  1617894 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1615289----T:  1623529 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1626134----T:  1628739 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1626134----T:  1634374 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1636979----T:  1639584 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1636979----T:  1652674 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1655279----T:  1657884 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1655279----T:  1686002 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1688607----T:  1691212 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1688607----T:  1749443 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1752048----T:  1754653 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1752048----T:  1873137 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1875742----T:  1878347 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1875742----T:  1883982 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1886587----T:  1889192 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1886587----T:  1894827 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1897432----T:  1900037 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1897432----T:  1913127 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1915732----T:  1918337 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1915732----T:  1946455 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1949060----T:  1951665 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1949060----T:  2009896 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2012501----T:  2015106 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2012501----T:  2133590 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2136195----T:  2138800 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2136195----T:  2144435 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2147040----T:  2149645 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2147040----T:  2155280 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2157885----T:  2160490 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2157885----T:  2173580 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2176185----T:  2178790 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2176185----T:  2206908 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2209513----T:  2212118 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2209513----T:  2270349 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2272954----T:  2275559 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2272954----T:  2394043 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2396648----T:  2399253 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2396648----T:  2404888 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2407493----T:  2410098 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2407493----T:  2415733 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2418338----T:  2420943 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2418338----T:  2434033 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2436638----T:  2439243 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2436638----T:  2467361 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2469966----T:  2472571 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2469966----T:  2530802 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2533407----T:  2536012 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2533407----T:  2654496 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2657101----T:  2659706 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2657101----T:  2665341 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2667946----T:  2670551 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2667946----T:  2676186 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2678791----T:  2681396 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2678791----T:  2694486 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2697091----T:  2699696 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2697091----T:  2727814 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2730419----T:  2733024 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2730419----T:  2791255 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3016010----T:  7327203 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2911.001465)
F:  3016783----T:  3019388 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3019388----T:  3027628 	 St: c00a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3027933----T:  3030733 	 St: c11e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3030733----T:  3038513 	 St: c11e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3038513----T:  3041118 	 St: c11f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041118----T:  3049358 	 St: c11f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3049358----T:  3054432 	 St: c1200000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3054432----T:  3066853 	 St: c1208000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  3066853----T:  3069458 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069458----T:  3077698 	 St: c0951000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3077698----T:  3080303 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080303----T:  3088543 	 St: c0961000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3088543----T:  3091148 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3091148----T:  3106843 	 St: c0971000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3111572----T:  3117984 	 St: c1220000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3117984----T:  3144006 	 St: c122b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3144006----T:  3146611 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3146611----T:  3177334 	 St: c0991000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3189968----T:  3193054 	 St: c1260000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3193054----T:  3252949 	 St: c1263000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3252949----T:  3255554 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3255554----T:  3316390 	 St: c09d1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  3350428----T:  3353033 	 St: c12e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3353033----T:  3474122 	 St: c12e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3474122----T:  3476727 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3476727----T:  3597816 	 St: c0a51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3677458----T:  3680544 	 St: c13e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3680544----T:  3687866 	 St: c13e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3687866----T:  3690666 	 St: c0b50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3690666----T:  3698446 	 St: c0b52000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3700673----T:  3705747 	 St: c13f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3705747----T:  3710821 	 St: c13f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3710821----T:  3714251 	 St: c1400000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3714251----T:  3728541 	 St: c1404000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3728541----T:  3731341 	 St: c0b60000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3731341----T:  3735560 	 St: c0b62000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3735560----T:  3740634 	 St: c0b68000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3740634----T:  3743434 	 St: c0b70000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3743434----T:  3758660 	 St: c0b72000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  3762239----T:  3767313 	 St: c1420000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3767313----T:  3794745 	 St: c1428000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  3794745----T:  3797350 	 St: c0b90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3797350----T:  3828073 	 St: c0b91000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3840830----T:  3843916 	 St: c1460000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3843916----T:  3903811 	 St: c1463000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3903811----T:  3906897 	 St: c0bd0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3906897----T:  3966792 	 St: c0bd3000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  4000456----T:  4003061 	 St: c14e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4003061----T:  4124150 	 St: c14e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4124150----T:  4126755 	 St: c0c50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4126755----T:  4247844 	 St: c0c51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4327426----T:  4330031 	 St: c15e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330031----T:  4338271 	 St: c15e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4338271----T:  4340876 	 St: c0d50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340876----T:  4349116 	 St: c0d51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4351287----T:  4353892 	 St: c15f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4353892----T:  4362132 	 St: c15f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4362132----T:  4365218 	 St: c1600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4365218----T:  4379976 	 St: c1603000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4379976----T:  4382581 	 St: c0d60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382581----T:  4390821 	 St: c0d61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4390821----T:  4393621 	 St: c0d70000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4393621----T:  4396226 	 St: c0d72000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4396226----T:  4410984 	 St: c0d73000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4414553----T:  4426041 	 St: c1620000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  4426041----T:  4446895 	 St: c1636000 Sz: 172032 	 Sm: 0 	 T: memcpy_h2d(14.081026)
F:  4446895----T:  4449981 	 St: c0d90000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4449981----T:  4479764 	 St: c0d93000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  4492529----T:  4496341 	 St: c1660000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4496341----T:  4555294 	 St: c1665000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  4555294----T:  4558380 	 St: c0dd0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4558380----T:  4618275 	 St: c0dd3000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  4652506----T:  4655306 	 St: c16e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4655306----T:  4775924 	 St: c16e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4775924----T:  4778724 	 St: c0e50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4778724----T:  4899342 	 St: c0e52000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4979046----T:  4981651 	 St: c17e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4981651----T:  4989891 	 St: c17e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4989891----T:  4992496 	 St: c0f50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4992496----T:  5000736 	 St: c0f51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5003530----T:  5008171 	 St: c17f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5008171----T:  5013686 	 St: c17f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5013686----T:  5016291 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5016291----T:  5031986 	 St: c1801000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5031986----T:  5035798 	 St: c0f60000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5035798----T:  5042210 	 St: c0f65000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5042210----T:  5044815 	 St: c0f70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5044815----T:  5060510 	 St: c0f71000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5064067----T:  5067879 	 St: c1820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5067879----T:  5096721 	 St: c1825000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  5096721----T:  5100533 	 St: c0f90000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5100533----T:  5129375 	 St: c0f95000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  5137704----T:  5140309 	 St: c1860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5140309----T:  5201145 	 St: c1861000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5142621----T:  5145226 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5145226----T:  5147831 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5147832----T:  5150437 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5201145----T:  5203750 	 St: c0fd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5203750----T:  5264586 	 St: c0fd1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5303095----T:  5305700 	 St: c18e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5303095----T:  5305700 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5305700----T:  5308305 	 St: c18e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5305700----T:  5308305 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5308305----T:  5310910 	 St: c18e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5308305----T:  5310910 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5310910----T:  5313515 	 St: c18e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5310910----T:  5313515 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5313515----T:  5316120 	 St: c18e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5313515----T:  5316120 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5316120----T:  5318725 	 St: c18e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5316120----T:  5318725 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5318725----T:  5321330 	 St: c18e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5318725----T:  5321330 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5321330----T:  5323935 	 St: c18e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5321330----T:  5323935 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5323935----T:  5326540 	 St: c18e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5323935----T:  5326540 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5326540----T:  5329145 	 St: c18e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5326540----T:  5329145 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5329145----T:  5331750 	 St: c1051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5329145----T:  5331750 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5331750----T:  5334355 	 St: c1050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5331750----T:  5334355 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5334355----T:  5336960 	 St: c18ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5334355----T:  5336960 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5336960----T:  5339565 	 St: c1053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5336960----T:  5339565 	 St: c0951000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5339565----T:  5342170 	 St: c1052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5339565----T:  5342170 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5342170----T:  5344775 	 St: c1054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5342170----T:  5344775 	 St: c0958000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5344775----T:  5347380 	 St: c1056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5344775----T:  5347380 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5347380----T:  5349985 	 St: c1055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5347380----T:  5349985 	 St: c0952000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5349985----T:  5352590 	 St: c1058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5349985----T:  5352590 	 St: c0959000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5352590----T:  5355195 	 St: c1059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5352590----T:  5355195 	 St: c0953000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5355195----T:  5357800 	 St: c1057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5355195----T:  5357800 	 St: c0957000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5357801----T:  5360406 	 St: c105a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5357801----T:  5360406 	 St: c095a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5364509----T:  5367114 	 St: c18eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5364509----T:  5367114 	 St: c095c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5367114----T:  5369719 	 St: c18f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5367114----T:  5369719 	 St: c095e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5369719----T:  5372324 	 St: c18f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5369719----T:  5372324 	 St: c095b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5372324----T:  5374929 	 St: c18f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5372324----T:  5374929 	 St: c095d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5374929----T:  5377534 	 St: c18ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5374929----T:  5377534 	 St: c0955000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5377534----T:  5380139 	 St: c18f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5377534----T:  5380139 	 St: c0956000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5380139----T:  5382744 	 St: c18f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5380139----T:  5382744 	 St: c11e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5382744----T:  5385349 	 St: c18ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5382744----T:  5385349 	 St: c095f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5385349----T:  5387954 	 St: c18ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5385349----T:  5387954 	 St: c11e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5387954----T:  5390559 	 St: c18f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5387954----T:  5390559 	 St: c11e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5390559----T:  5393164 	 St: c18fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5390559----T:  5393164 	 St: c11e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5393164----T:  5395769 	 St: c1901000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5393164----T:  5395769 	 St: c11e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5395769----T:  5398374 	 St: c18ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5395769----T:  5398374 	 St: c11e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5398374----T:  5400979 	 St: c1900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5398374----T:  5400979 	 St: c11e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5400979----T:  5403584 	 St: c1907000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5400979----T:  5403584 	 St: c11eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5403584----T:  5406189 	 St: c1916000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5403584----T:  5406189 	 St: c11e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5406189----T:  5408794 	 St: c190f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5406189----T:  5408794 	 St: c11ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5408794----T:  5411399 	 St: c191d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5408794----T:  5411399 	 St: c11e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5411399----T:  5414004 	 St: c190e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5411399----T:  5414004 	 St: c11ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5414004----T:  5416609 	 St: c18fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5414004----T:  5416609 	 St: c11ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5416609----T:  5419214 	 St: c18ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5416609----T:  5419214 	 St: c11ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5419214----T:  5421819 	 St: c1905000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5419214----T:  5421819 	 St: c11e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5421819----T:  5424424 	 St: c18f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5421819----T:  5424424 	 St: c11ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5424424----T:  5427029 	 St: c18fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5424424----T:  5427029 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5427029----T:  5429634 	 St: c18f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5427029----T:  5429634 	 St: c0962000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5429634----T:  5432239 	 St: c1902000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5429634----T:  5432239 	 St: c0967000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5432239----T:  5434844 	 St: c18f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5432239----T:  5434844 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5434844----T:  5437449 	 St: c18fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5434844----T:  5437449 	 St: c0965000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5437449----T:  5440054 	 St: c18fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5437449----T:  5440054 	 St: c0966000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5440054----T:  5442659 	 St: c1904000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5440054----T:  5442659 	 St: c0963000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5442659----T:  5445264 	 St: c1909000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5442659----T:  5445264 	 St: c096a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5445264----T:  5447869 	 St: c1906000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5445264----T:  5447869 	 St: c0961000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5447869----T:  5450474 	 St: c18f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5447869----T:  5450474 	 St: c0969000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5450474----T:  5453079 	 St: c1910000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5450474----T:  5453079 	 St: c0968000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5453079----T:  5455684 	 St: c1903000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5453079----T:  5455684 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5455684----T:  5458289 	 St: c1918000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5455684----T:  5458289 	 St: c096d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5458289----T:  5460894 	 St: c1917000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5458289----T:  5460894 	 St: c096e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5460894----T:  5463499 	 St: c1908000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5460894----T:  5463499 	 St: c096c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5463499----T:  5466104 	 St: c190a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5463499----T:  5466104 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5466104----T:  5468709 	 St: c190c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5466104----T:  5468709 	 St: c11f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5468709----T:  5471314 	 St: c1911000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5468709----T:  5471314 	 St: c11f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5471314----T:  5473919 	 St: c1913000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5471314----T:  5473919 	 St: c11f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5473919----T:  5476524 	 St: c1914000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5473919----T:  5476524 	 St: c11f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5476524----T:  5479129 	 St: c190b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5476524----T:  5479129 	 St: c11f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5479129----T:  5481734 	 St: c190d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5479129----T:  5481734 	 St: c11f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5481734----T:  5484339 	 St: c1912000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5481734----T:  5484339 	 St: c11f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5484339----T:  5486944 	 St: c1915000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5484339----T:  5486944 	 St: c11fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5486944----T:  5489549 	 St: c1920000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5486944----T:  5489549 	 St: c096f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5489549----T:  5492154 	 St: c191b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5489549----T:  5492154 	 St: c11f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5492154----T:  5494759 	 St: c1924000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5492154----T:  5494759 	 St: c11fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5494759----T:  5497364 	 St: c1925000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5494759----T:  5497364 	 St: c11f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5497364----T:  5499969 	 St: c1919000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5497364----T:  5499969 	 St: c11fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5499969----T:  5502574 	 St: c1922000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5499969----T:  5502574 	 St: c11f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5502574----T:  5505179 	 St: c191a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5502574----T:  5505179 	 St: c11fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5505179----T:  5507784 	 St: c1923000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5505179----T:  5507784 	 St: c11fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5507784----T:  5510389 	 St: c191c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5507784----T:  5510389 	 St: c11ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5510389----T:  5512994 	 St: c191e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5510389----T:  5512994 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5512994----T:  5515599 	 St: c191f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5512994----T:  5515599 	 St: c0976000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5515599----T:  5518204 	 St: c1921000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5515599----T:  5518204 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5518204----T:  5520809 	 St: c105b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5518204----T:  5520809 	 St: c0973000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5520809----T:  5523414 	 St: c1063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5520809----T:  5523414 	 St: c0975000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5523414----T:  5526019 	 St: c1060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5523414----T:  5526019 	 St: c0971000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5526019----T:  5528624 	 St: c1061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5526019----T:  5528624 	 St: c097e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5528624----T:  5531229 	 St: c105c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5528624----T:  5531229 	 St: c0972000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5531229----T:  5533834 	 St: c1068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5531229----T:  5533834 	 St: c097a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5533834----T:  5536439 	 St: c1062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5533834----T:  5536439 	 St: c0974000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5536439----T:  5539044 	 St: c105e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5536439----T:  5539044 	 St: c097d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5539044----T:  5541649 	 St: c105f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5539044----T:  5541649 	 St: c097b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5541649----T:  5544254 	 St: c1066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5541649----T:  5544254 	 St: c097c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5544254----T:  5546859 	 St: c106a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5544254----T:  5546859 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5546859----T:  5549464 	 St: c1071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5546859----T:  5549464 	 St: c0978000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5549464----T:  5552069 	 St: c105d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5549464----T:  5552069 	 St: c0982000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5552069----T:  5554674 	 St: c1070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5552069----T:  5554674 	 St: c0979000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5554674----T:  5557279 	 St: c1077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5554674----T:  5557279 	 St: c097f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5557279----T:  5559884 	 St: c1086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5557279----T:  5559884 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5559884----T:  5562489 	 St: c107f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5559884----T:  5562489 	 St: c0984000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5562489----T:  5565094 	 St: c108d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5562489----T:  5565094 	 St: c0981000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5565094----T:  5567699 	 St: c107e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5565094----T:  5567699 	 St: c0985000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5567699----T:  5570304 	 St: c106d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5567699----T:  5570304 	 St: c0989000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5570304----T:  5572909 	 St: c106f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5570304----T:  5572909 	 St: c0983000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5572909----T:  5575514 	 St: c1075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5572909----T:  5575514 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5575514----T:  5578119 	 St: c1069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5575514----T:  5578119 	 St: c0988000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5578119----T:  5580724 	 St: c106b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5578119----T:  5580724 	 St: c0987000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5580724----T:  5583329 	 St: c1065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5580724----T:  5583329 	 St: c098a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5583329----T:  5585934 	 St: c1072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5583329----T:  5585934 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5585934----T:  5588539 	 St: c1067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5585934----T:  5588539 	 St: c1203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5588539----T:  5591144 	 St: c106c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5588539----T:  5591144 	 St: c1206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5591144----T:  5593749 	 St: c106e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5591144----T:  5593749 	 St: c120a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5593749----T:  5596354 	 St: c1074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5593749----T:  5596354 	 St: c1207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5596354----T:  5598959 	 St: c1079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5596354----T:  5598959 	 St: c1212000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5598959----T:  5601564 	 St: c1076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5598959----T:  5601564 	 St: c1201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5601564----T:  5604169 	 St: c1064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5601564----T:  5604169 	 St: c1202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5604169----T:  5606774 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5604169----T:  5606774 	 St: c1204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5606774----T:  5609379 	 St: c1073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5606774----T:  5609379 	 St: c1219000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5609379----T:  5611984 	 St: c1088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5609379----T:  5611984 	 St: c1209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5611984----T:  5614589 	 St: c1087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5611984----T:  5614589 	 St: c120e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5614589----T:  5617194 	 St: c1078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5614589----T:  5617194 	 St: c120d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5617194----T:  5619799 	 St: c107a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5617194----T:  5619799 	 St: c1216000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5619799----T:  5622404 	 St: c107c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5619799----T:  5622404 	 St: c1205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5622404----T:  5625009 	 St: c1081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5622404----T:  5625009 	 St: c1208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5625009----T:  5627614 	 St: c1083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5625009----T:  5627614 	 St: c1211000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5627614----T:  5630219 	 St: c1084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5627614----T:  5630219 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5630219----T:  5632824 	 St: c107b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5630219----T:  5632824 	 St: c1218000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5632824----T:  5635429 	 St: c107d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5632824----T:  5635429 	 St: c120f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5635429----T:  5638034 	 St: c1082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5635429----T:  5638034 	 St: c1214000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5638034----T:  5640639 	 St: c1085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5638034----T:  5640639 	 St: c1215000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5640639----T:  5643244 	 St: c1090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5640639----T:  5643244 	 St: c120b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5643244----T:  5645849 	 St: c108b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5643244----T:  5645849 	 St: c120c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5645849----T:  5648454 	 St: c1094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5645849----T:  5648454 	 St: c1213000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5648454----T:  5651059 	 St: c1095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5648454----T:  5651059 	 St: c098c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5651059----T:  5653664 	 St: c1089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5651059----T:  5653664 	 St: c098e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5653664----T:  5656269 	 St: c1092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5653664----T:  5656269 	 St: c098d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5656269----T:  5658874 	 St: c108a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5656269----T:  5658874 	 St: c121a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5658874----T:  5661479 	 St: c1093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5658874----T:  5661479 	 St: c1217000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5661479----T:  5664084 	 St: c108c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5661479----T:  5664084 	 St: c098b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5664084----T:  5666689 	 St: c108e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5664084----T:  5666689 	 St: c098f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5666689----T:  5669294 	 St: c108f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5666689----T:  5669294 	 St: c121c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5669295----T:  5671900 	 St: c1091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5669295----T:  5671900 	 St: c121d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5675352----T:  5677957 	 St: c1928000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5675352----T:  5677957 	 St: c121e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5677957----T:  5680562 	 St: c192f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5677957----T:  5680562 	 St: c121b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5680562----T:  5683167 	 St: c1930000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5680562----T:  5683167 	 St: c121f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5683167----T:  5685772 	 St: c1937000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5683167----T:  5685772 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5685772----T:  5688377 	 St: c193e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5685772----T:  5688377 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5688377----T:  5690982 	 St: c1938000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5688377----T:  5690982 	 St: c0994000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5690982----T:  5693587 	 St: c1929000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5690982----T:  5693587 	 St: c0995000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5693587----T:  5696192 	 St: c193f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5693587----T:  5696192 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5696192----T:  5698797 	 St: c192a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5696192----T:  5698797 	 St: c0992000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5698797----T:  5701402 	 St: c192b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5698797----T:  5701402 	 St: c0991000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5701402----T:  5704007 	 St: c192c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5701402----T:  5704007 	 St: c099b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5704007----T:  5706612 	 St: c1932000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5704007----T:  5706612 	 St: c0993000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5706612----T:  5709217 	 St: c1926000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5706612----T:  5709217 	 St: c0998000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5709217----T:  5711822 	 St: c1927000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5709217----T:  5711822 	 St: c099e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5711822----T:  5714427 	 St: c1933000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5711822----T:  5714427 	 St: c0999000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5714427----T:  5717032 	 St: c192d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5714427----T:  5717032 	 St: c099f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5717032----T:  5719637 	 St: c1934000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5717032----T:  5719637 	 St: c099d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5719637----T:  5722242 	 St: c1931000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5719637----T:  5722242 	 St: c099c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5722242----T:  5724847 	 St: c1939000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5722242----T:  5724847 	 St: c099a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5724847----T:  5727452 	 St: c1945000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5724847----T:  5727452 	 St: c09a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5727452----T:  5730057 	 St: c1940000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5727452----T:  5730057 	 St: c09a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5730057----T:  5732662 	 St: c1946000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5730057----T:  5732662 	 St: c09a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5732662----T:  5735267 	 St: c192e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5732662----T:  5735267 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5735267----T:  5737872 	 St: c194d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5735267----T:  5737872 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5737872----T:  5740477 	 St: c1935000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5737872----T:  5740477 	 St: c09a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5740477----T:  5743082 	 St: c1936000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5740477----T:  5743082 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5743082----T:  5745687 	 St: c193c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5743082----T:  5745687 	 St: c09a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5745687----T:  5748292 	 St: c193d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5745687----T:  5748292 	 St: c09a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5748292----T:  5750897 	 St: c193b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5748292----T:  5750897 	 St: c09a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5750897----T:  5753502 	 St: c1942000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5750897----T:  5753502 	 St: c09a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5753502----T:  5756107 	 St: c193a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5753502----T:  5756107 	 St: c09aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5756107----T:  5758712 	 St: c1941000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5756107----T:  5758712 	 St: c09ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5758712----T:  5761317 	 St: c194a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5758712----T:  5761317 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5761317----T:  5763922 	 St: c1949000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5761317----T:  5763922 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5763922----T:  5766527 	 St: c1947000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5763922----T:  5766527 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5766527----T:  5769132 	 St: c1943000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5766527----T:  5769132 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5769132----T:  5771737 	 St: c194b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5769132----T:  5771737 	 St: c1222000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5771737----T:  5774342 	 St: c1944000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5771737----T:  5774342 	 St: c1226000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5774342----T:  5776947 	 St: c194c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5774342----T:  5776947 	 St: c1224000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5776947----T:  5779552 	 St: c1948000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5776947----T:  5779552 	 St: c1221000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5779552----T:  5782157 	 St: c1951000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5779552----T:  5782157 	 St: c1225000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5782157----T:  5784762 	 St: c194f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5782157----T:  5784762 	 St: c1227000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5784762----T:  5787367 	 St: c195f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5784762----T:  5787367 	 St: c1229000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5787367----T:  5789972 	 St: c1955000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5787367----T:  5789972 	 St: c122f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5789972----T:  5792577 	 St: c1959000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5789972----T:  5792577 	 St: c122e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5792577----T:  5795182 	 St: c195c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5792577----T:  5795182 	 St: c1228000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5795182----T:  5797787 	 St: c194e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5795182----T:  5797787 	 St: c1230000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5797787----T:  5800392 	 St: c1956000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5797787----T:  5800392 	 St: c1223000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5800392----T:  5802997 	 St: c1952000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5800392----T:  5802997 	 St: c122b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5802997----T:  5805602 	 St: c1953000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5802997----T:  5805602 	 St: c122d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5805602----T:  5808207 	 St: c1957000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5805602----T:  5808207 	 St: c122a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5808207----T:  5810812 	 St: c1950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5808207----T:  5810812 	 St: c1236000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5810812----T:  5813417 	 St: c1954000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5810812----T:  5813417 	 St: c1238000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5813417----T:  5816022 	 St: c195d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5813417----T:  5816022 	 St: c122c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5816022----T:  5818627 	 St: c195b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5816022----T:  5818627 	 St: c1231000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5818627----T:  5821232 	 St: c1958000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5818627----T:  5821232 	 St: c1234000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5821232----T:  5823837 	 St: c1098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5821232----T:  5823837 	 St: c1232000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5823837----T:  5826442 	 St: c195e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5823837----T:  5826442 	 St: c1233000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5826442----T:  5829047 	 St: c195a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5826442----T:  5829047 	 St: c1237000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5829047----T:  5831652 	 St: c109f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5829047----T:  5831652 	 St: c1235000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5831652----T:  5834257 	 St: c10a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5831652----T:  5834257 	 St: c09ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5834257----T:  5836862 	 St: c10a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5834257----T:  5836862 	 St: c123b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5836862----T:  5839467 	 St: c10ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5836862----T:  5839467 	 St: c1239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5839467----T:  5842072 	 St: c10a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5839467----T:  5842072 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5842072----T:  5844677 	 St: c1099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5842072----T:  5844677 	 St: c123a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5844677----T:  5847282 	 St: c10af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5844677----T:  5847282 	 St: c09b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5847282----T:  5849887 	 St: c109a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5847282----T:  5849887 	 St: c09ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5849887----T:  5852492 	 St: c109b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5849887----T:  5852492 	 St: c09ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5852492----T:  5855097 	 St: c109c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5852492----T:  5855097 	 St: c09b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5855097----T:  5857702 	 St: c10a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5855097----T:  5857702 	 St: c09b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5857702----T:  5860307 	 St: c1096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5857702----T:  5860307 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5860307----T:  5862912 	 St: c1097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5860307----T:  5862912 	 St: c09af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5862912----T:  5865517 	 St: c10a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5862912----T:  5865517 	 St: c09b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5865517----T:  5868122 	 St: c109d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5865517----T:  5868122 	 St: c09b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5868122----T:  5870727 	 St: c10a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5868122----T:  5870727 	 St: c09be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5870727----T:  5873332 	 St: c10a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5870727----T:  5873332 	 St: c09b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5873332----T:  5875937 	 St: c10a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5873332----T:  5875937 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5875937----T:  5878542 	 St: c10b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5875937----T:  5878542 	 St: c09c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5878542----T:  5881147 	 St: c10b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5878542----T:  5881147 	 St: c09b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5881147----T:  5883752 	 St: c10b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5881147----T:  5883752 	 St: c09bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5883752----T:  5886357 	 St: c109e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5883752----T:  5886357 	 St: c09b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5886357----T:  5888962 	 St: c10bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5886357----T:  5888962 	 St: c09b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5888962----T:  5891567 	 St: c10a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5888962----T:  5891567 	 St: c09c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5891567----T:  5894172 	 St: c10a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5891567----T:  5894172 	 St: c123c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5894172----T:  5896777 	 St: c10ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5894172----T:  5896777 	 St: c09bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5896777----T:  5899382 	 St: c10ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5896777----T:  5899382 	 St: c09ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5899382----T:  5901987 	 St: c10ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5899382----T:  5901987 	 St: c1241000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5901987----T:  5904592 	 St: c10b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5901987----T:  5904592 	 St: c1244000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5904592----T:  5907197 	 St: c10aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5904592----T:  5907197 	 St: c09c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5907197----T:  5909802 	 St: c10b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5907197----T:  5909802 	 St: c09c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5909802----T:  5912407 	 St: c10ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5909802----T:  5912407 	 St: c09c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5912407----T:  5915012 	 St: c10b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5912407----T:  5915012 	 St: c09c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5915012----T:  5917617 	 St: c10b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5915012----T:  5917617 	 St: c09bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5917617----T:  5920222 	 St: c10b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5917617----T:  5920222 	 St: c09c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5920222----T:  5922827 	 St: c10bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5920222----T:  5922827 	 St: c123d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5922827----T:  5925432 	 St: c10b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5922827----T:  5925432 	 St: c1242000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5925432----T:  5928037 	 St: c10bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5925432----T:  5928037 	 St: c1251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5928037----T:  5930642 	 St: c10b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5928037----T:  5930642 	 St: c1249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5930642----T:  5933247 	 St: c10c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5930642----T:  5933247 	 St: c1248000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5933247----T:  5935852 	 St: c10bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5933247----T:  5935852 	 St: c1250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5935852----T:  5938457 	 St: c10cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5935852----T:  5938457 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5938457----T:  5941062 	 St: c10c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5938457----T:  5941062 	 St: c1247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5941062----T:  5943667 	 St: c10c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5941062----T:  5943667 	 St: c124e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5943667----T:  5946272 	 St: c10cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5943667----T:  5946272 	 St: c124c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5946272----T:  5948877 	 St: c10be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5946272----T:  5948877 	 St: c1243000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5948877----T:  5951482 	 St: c10c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5948877----T:  5951482 	 St: c1245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5951482----T:  5954087 	 St: c10c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5951482----T:  5954087 	 St: c123e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5954087----T:  5956692 	 St: c10c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5954087----T:  5956692 	 St: c123f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5956692----T:  5959297 	 St: c10c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5956692----T:  5959297 	 St: c124f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5959297----T:  5961902 	 St: c10c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5959297----T:  5961902 	 St: c1257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5961902----T:  5964507 	 St: c10c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5961902----T:  5964507 	 St: c1256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5964507----T:  5967112 	 St: c10cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5964507----T:  5967112 	 St: c1258000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5967112----T:  5969717 	 St: c10cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5967112----T:  5969717 	 St: c09c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5969717----T:  5972322 	 St: c10c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5969717----T:  5972322 	 St: c09cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5972322----T:  5974927 	 St: c10ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5972322----T:  5974927 	 St: c124a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5974928----T:  5977533 	 St: c10ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5974928----T:  5977533 	 St: c09c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5980449----T:  5983054 	 St: c1961000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5980449----T:  5983054 	 St: c09cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5983054----T:  5985659 	 St: c1968000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5983054----T:  5985659 	 St: c1246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5985659----T:  5988264 	 St: c196f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5985659----T:  5988264 	 St: c124b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5988264----T:  5990869 	 St: c1960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5988264----T:  5990869 	 St: c09ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5990869----T:  5993474 	 St: c1967000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5990869----T:  5993474 	 St: c1254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5993474----T:  5996079 	 St: c1962000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5993474----T:  5996079 	 St: c124d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5996079----T:  5998684 	 St: c196e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5996079----T:  5998684 	 St: c09c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5998684----T:  6001289 	 St: c1976000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5998684----T:  6001289 	 St: c1252000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6001289----T:  6003894 	 St: c1963000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6001289----T:  6003894 	 St: c09ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6003894----T:  6006499 	 St: c1964000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6003894----T:  6006499 	 St: c125b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6006499----T:  6009104 	 St: c196a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6006499----T:  6009104 	 St: c125c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6009104----T:  6011709 	 St: c1965000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6009104----T:  6011709 	 St: c1259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6011709----T:  6014314 	 St: c1966000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6011709----T:  6014314 	 St: c1253000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6014314----T:  6016919 	 St: c196b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6014314----T:  6016919 	 St: c125a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6016919----T:  6019524 	 St: c1969000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6016919----T:  6019524 	 St: c09cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6019524----T:  6022129 	 St: c196c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6019524----T:  6022129 	 St: c1255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6022129----T:  6024734 	 St: c196d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6022129----T:  6024734 	 St: c125e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6024734----T:  6027339 	 St: c1970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6024734----T:  6027339 	 St: c125d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6027339----T:  6029944 	 St: c1971000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6027339----T:  6029944 	 St: c09cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6029944----T:  6032549 	 St: c1972000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6029944----T:  6032549 	 St: c125f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6032549----T:  6035154 	 St: c1977000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6032549----T:  6035154 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6035154----T:  6037759 	 St: c1978000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6035154----T:  6037759 	 St: c1260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6037759----T:  6040364 	 St: c1979000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6037759----T:  6040364 	 St: c09d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6040364----T:  6042969 	 St: c1973000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6040364----T:  6042969 	 St: c09d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6042969----T:  6045574 	 St: c1974000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6042969----T:  6045574 	 St: c09de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6045574----T:  6048179 	 St: c197a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6045574----T:  6048179 	 St: c09d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6048179----T:  6050784 	 St: c1975000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6048179----T:  6050784 	 St: c09d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6050784----T:  6053389 	 St: c197b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6050784----T:  6053389 	 St: c09e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6053389----T:  6055994 	 St: c197c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6053389----T:  6055994 	 St: c09d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6055994----T:  6058599 	 St: c197d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6055994----T:  6058599 	 St: c09d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6058599----T:  6061204 	 St: c198d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6058599----T:  6061204 	 St: c09d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6061204----T:  6063809 	 St: c197e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6061204----T:  6063809 	 St: c09da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6063809----T:  6066414 	 St: c1986000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6063809----T:  6066414 	 St: c09e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6066414----T:  6069019 	 St: c1980000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6066414----T:  6069019 	 St: c09dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6069019----T:  6071624 	 St: c1984000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6069019----T:  6071624 	 St: c09d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6071624----T:  6074229 	 St: c1982000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6071624----T:  6074229 	 St: c09db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6074229----T:  6076834 	 St: c1988000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6074229----T:  6076834 	 St: c09d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6076834----T:  6079439 	 St: c1989000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6076834----T:  6079439 	 St: c09dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6079439----T:  6082044 	 St: c197f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6079439----T:  6082044 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6082044----T:  6084649 	 St: c198b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6082044----T:  6084649 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6084649----T:  6087254 	 St: c198a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6084649----T:  6087254 	 St: c09df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6087254----T:  6089859 	 St: c1981000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6087254----T:  6089859 	 St: c1262000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6089859----T:  6092464 	 St: c1987000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6089859----T:  6092464 	 St: c1263000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6092464----T:  6095069 	 St: c1983000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6092464----T:  6095069 	 St: c1264000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6095069----T:  6097674 	 St: c1985000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6095069----T:  6097674 	 St: c126e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6097674----T:  6100279 	 St: c198e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6097674----T:  6100279 	 St: c1268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6100279----T:  6102884 	 St: c1995000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6100279----T:  6102884 	 St: c1265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6102884----T:  6105489 	 St: c1996000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6102884----T:  6105489 	 St: c1266000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6105489----T:  6108094 	 St: c1997000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6105489----T:  6108094 	 St: c1270000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6108094----T:  6110699 	 St: c198f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6108094----T:  6110699 	 St: c1261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6110699----T:  6113304 	 St: c1990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6110699----T:  6113304 	 St: c1269000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6113304----T:  6115909 	 St: c1991000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6113304----T:  6115909 	 St: c126a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6115909----T:  6118514 	 St: c1992000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6115909----T:  6118514 	 St: c1271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6118514----T:  6121119 	 St: c1994000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6118514----T:  6121119 	 St: c126d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6121119----T:  6123724 	 St: c1993000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6121119----T:  6123724 	 St: c1267000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6123724----T:  6126329 	 St: c198c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6123724----T:  6126329 	 St: c09e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6126329----T:  6128934 	 St: c10d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6126329----T:  6128934 	 St: c09e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6128934----T:  6131539 	 St: c1998000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6128934----T:  6131539 	 St: c126b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6131539----T:  6134144 	 St: c1999000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6131539----T:  6134144 	 St: c126c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6134144----T:  6136749 	 St: c10d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6134144----T:  6136749 	 St: c126f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6136749----T:  6139354 	 St: c10df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6136749----T:  6139354 	 St: c09e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6139354----T:  6141959 	 St: c10d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6139354----T:  6141959 	 St: c09ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6141959----T:  6144564 	 St: c10d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6141959----T:  6144564 	 St: c09e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6144564----T:  6147169 	 St: c10d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6144564----T:  6147169 	 St: c09f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6147169----T:  6149774 	 St: c10de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6147169----T:  6149774 	 St: c09e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6149774----T:  6152379 	 St: c10e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6149774----T:  6152379 	 St: c09f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6152379----T:  6154984 	 St: c10d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6152379----T:  6154984 	 St: c09eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6154984----T:  6157589 	 St: c10d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6154984----T:  6157589 	 St: c09e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6157589----T:  6160194 	 St: c10da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6157589----T:  6160194 	 St: c09e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6160194----T:  6162799 	 St: c10d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6160194----T:  6162799 	 St: c09ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6162799----T:  6165404 	 St: c10d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6162799----T:  6165404 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6165404----T:  6168009 	 St: c10db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6165404----T:  6168009 	 St: c09ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6168009----T:  6170614 	 St: c10d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6168009----T:  6170614 	 St: c1273000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6170614----T:  6173219 	 St: c10dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6170614----T:  6173219 	 St: c09f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6173219----T:  6175824 	 St: c10dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6173219----T:  6175824 	 St: c09f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6175824----T:  6178429 	 St: c10e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6175824----T:  6178429 	 St: c09e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6178429----T:  6181034 	 St: c10e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6178429----T:  6181034 	 St: c09f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6181034----T:  6183639 	 St: c10e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6181034----T:  6183639 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6183639----T:  6186244 	 St: c10e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6183639----T:  6186244 	 St: c1272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6186244----T:  6188849 	 St: c10e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6186244----T:  6188849 	 St: c09f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6188849----T:  6191454 	 St: c10e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6188849----T:  6191454 	 St: c09f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6191454----T:  6194059 	 St: c10e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6191454----T:  6194059 	 St: c09fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6194059----T:  6196664 	 St: c10e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6194059----T:  6196664 	 St: c1274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6196664----T:  6199269 	 St: c10ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6196664----T:  6199269 	 St: c1276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6199269----T:  6201874 	 St: c10e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6199269----T:  6201874 	 St: c127a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6201874----T:  6204479 	 St: c10eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6201874----T:  6204479 	 St: c09f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6204479----T:  6207084 	 St: c10ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6204479----T:  6207084 	 St: c09ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6207084----T:  6209689 	 St: c10ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6207084----T:  6209689 	 St: c09f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6209689----T:  6212294 	 St: c10fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6209689----T:  6212294 	 St: c09fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6212294----T:  6214899 	 St: c10ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6212294----T:  6214899 	 St: c1282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6214899----T:  6217504 	 St: c10f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6214899----T:  6217504 	 St: c0a03000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6217504----T:  6220109 	 St: c10f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6217504----T:  6220109 	 St: c127f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6220109----T:  6222714 	 St: c10f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6220109----T:  6222714 	 St: c09ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6222714----T:  6225319 	 St: c10f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6222714----T:  6225319 	 St: c09ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6225319----T:  6227924 	 St: c10f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6225319----T:  6227924 	 St: c1277000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6227924----T:  6230529 	 St: c10f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6227924----T:  6230529 	 St: c127b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6230529----T:  6233134 	 St: c10ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6230529----T:  6233134 	 St: c09fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6233134----T:  6235739 	 St: c10fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6233134----T:  6235739 	 St: c1281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6235739----T:  6238344 	 St: c10fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6235739----T:  6238344 	 St: c127e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6238344----T:  6240949 	 St: c10f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6238344----T:  6240949 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6240949----T:  6243554 	 St: c10f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6240949----T:  6243554 	 St: c09f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6243554----T:  6246159 	 St: c10f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6243554----T:  6246159 	 St: c1275000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6246159----T:  6248764 	 St: c10f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6246159----T:  6248764 	 St: c0a07000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6248764----T:  6251369 	 St: c10fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6248764----T:  6251369 	 St: c1285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6251369----T:  6253974 	 St: c1105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6251369----T:  6253974 	 St: c1278000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6253974----T:  6256579 	 St: c1106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6253974----T:  6256579 	 St: c1279000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6256579----T:  6259184 	 St: c1107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6256579----T:  6259184 	 St: c1287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6259184----T:  6261789 	 St: c10ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6259184----T:  6261789 	 St: c0a05000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6261789----T:  6264394 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6261789----T:  6264394 	 St: c0a09000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6264394----T:  6266999 	 St: c1101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6264394----T:  6266999 	 St: c0a01000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6266999----T:  6269604 	 St: c1102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6266999----T:  6269604 	 St: c1284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6269604----T:  6272209 	 St: c1104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6269604----T:  6272209 	 St: c0a02000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6272209----T:  6274814 	 St: c1103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6272209----T:  6274814 	 St: c0a08000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6274814----T:  6277419 	 St: c10fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6274814----T:  6277419 	 St: c1289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6277419----T:  6280024 	 St: c1108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6277419----T:  6280024 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6280025----T:  6282630 	 St: c1109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6280025----T:  6282630 	 St: c128e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6285483----T:  6288088 	 St: c19a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6285483----T:  6288088 	 St: c1286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6288088----T:  6290693 	 St: c19a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6288088----T:  6290693 	 St: c0a04000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6290693----T:  6293298 	 St: c19a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6290693----T:  6293298 	 St: c09fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6293298----T:  6295903 	 St: c19af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6293298----T:  6295903 	 St: c127d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6295903----T:  6298508 	 St: c199a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6295903----T:  6298508 	 St: c09fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6298508----T:  6301113 	 St: c199b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6298508----T:  6301113 	 St: c0a06000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6301113----T:  6303718 	 St: c199c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6301113----T:  6303718 	 St: c127c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6303718----T:  6306323 	 St: c199d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6303718----T:  6306323 	 St: c1283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6306323----T:  6308928 	 St: c19a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6306323----T:  6308928 	 St: c1293000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6308928----T:  6311533 	 St: c199e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6308928----T:  6311533 	 St: c0a0c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6311533----T:  6314138 	 St: c199f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6311533----T:  6314138 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6314138----T:  6316743 	 St: c19a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6314138----T:  6316743 	 St: c128d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6316743----T:  6319348 	 St: c19b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6316743----T:  6319348 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6319348----T:  6321953 	 St: c19a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6319348----T:  6321953 	 St: c0a0a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6321953----T:  6324558 	 St: c19a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6321953----T:  6324558 	 St: c1288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6324558----T:  6327163 	 St: c19aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6324558----T:  6327163 	 St: c128f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6327163----T:  6329768 	 St: c19a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6327163----T:  6329768 	 St: c1291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6329768----T:  6332373 	 St: c19ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6329768----T:  6332373 	 St: c1290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6332373----T:  6334978 	 St: c19ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6332373----T:  6334978 	 St: c128c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6334978----T:  6337583 	 St: c19b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6334978----T:  6337583 	 St: c1295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6337583----T:  6340188 	 St: c19b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6337583----T:  6340188 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6340188----T:  6342793 	 St: c19b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6340188----T:  6342793 	 St: c0a0d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6342793----T:  6345398 	 St: c19be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6342793----T:  6345398 	 St: c0a0b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6345398----T:  6348003 	 St: c19a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6345398----T:  6348003 	 St: c128a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6348003----T:  6350608 	 St: c19b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6348003----T:  6350608 	 St: c1294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6350608----T:  6353213 	 St: c19a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6350608----T:  6353213 	 St: c1292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6353213----T:  6355818 	 St: c19bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6353213----T:  6355818 	 St: c1298000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6355818----T:  6358423 	 St: c19ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6355818----T:  6358423 	 St: c1299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6358423----T:  6361028 	 St: c19ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6358423----T:  6361028 	 St: c0a17000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6361028----T:  6363633 	 St: c19b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6361028----T:  6363633 	 St: c0a12000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6363633----T:  6366238 	 St: c19b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6363633----T:  6366238 	 St: c1296000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6366238----T:  6368843 	 St: c19b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6366238----T:  6368843 	 St: c0a13000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6368843----T:  6371448 	 St: c19bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6368843----T:  6371448 	 St: c1297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6371448----T:  6374053 	 St: c19bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6371448----T:  6374053 	 St: c129a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6374053----T:  6376658 	 St: c19b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6374053----T:  6376658 	 St: c128b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6376658----T:  6379263 	 St: c19b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6376658----T:  6379263 	 St: c0a16000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6379263----T:  6381868 	 St: c19c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6379263----T:  6381868 	 St: c0a14000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6381868----T:  6384473 	 St: c19c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6381868----T:  6384473 	 St: c129c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6384473----T:  6387078 	 St: c19c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6384473----T:  6387078 	 St: c0a0e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6387078----T:  6389683 	 St: c19c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6387078----T:  6389683 	 St: c0a0f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6389683----T:  6392288 	 St: c19cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6389683----T:  6392288 	 St: c129d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6392288----T:  6394893 	 St: c19cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6392288----T:  6394893 	 St: c129b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6394893----T:  6397498 	 St: c19cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6394893----T:  6397498 	 St: c0a15000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6397498----T:  6400103 	 St: c19bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6397498----T:  6400103 	 St: c0a18000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6400103----T:  6402708 	 St: c19c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6400103----T:  6402708 	 St: c0a1e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6402708----T:  6405313 	 St: c19c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6402708----T:  6405313 	 St: c0a1b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6405313----T:  6407918 	 St: c19c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6405313----T:  6407918 	 St: c12a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6407918----T:  6410523 	 St: c19ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6407918----T:  6410523 	 St: c0a1c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6410523----T:  6413128 	 St: c19c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6410523----T:  6413128 	 St: c12a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6413128----T:  6415733 	 St: c19ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6413128----T:  6415733 	 St: c12a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6415733----T:  6418338 	 St: c19cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6415733----T:  6418338 	 St: c0a1d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6418338----T:  6420943 	 St: c19c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6418338----T:  6420943 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6420943----T:  6423548 	 St: c19ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6420943----T:  6423548 	 St: c12a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6423548----T:  6426153 	 St: c19d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6423548----T:  6426153 	 St: c0a19000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6426153----T:  6428758 	 St: c19d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6426153----T:  6428758 	 St: c0a1a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6428758----T:  6431363 	 St: c19c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6428758----T:  6431363 	 St: c0a11000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6431363----T:  6433968 	 St: c1110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6431363----T:  6433968 	 St: c12a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6433968----T:  6436573 	 St: c19d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6433968----T:  6436573 	 St: c0a22000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6436573----T:  6439178 	 St: c19d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6436573----T:  6439178 	 St: c129e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6439178----T:  6441783 	 St: c19d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6439178----T:  6441783 	 St: c129f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6441783----T:  6444388 	 St: c1117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6441783----T:  6444388 	 St: c12a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6444388----T:  6446993 	 St: c1118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6444388----T:  6446993 	 St: c12a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6446993----T:  6449598 	 St: c111f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6446993----T:  6449598 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6449598----T:  6452203 	 St: c110a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6449598----T:  6452203 	 St: c0a25000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6452203----T:  6454808 	 St: c110b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6452203----T:  6454808 	 St: c0a27000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6454808----T:  6457413 	 St: c110c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6454808----T:  6457413 	 St: c0a26000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6457413----T:  6460018 	 St: c110d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6457413----T:  6460018 	 St: c0a1f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6460018----T:  6462623 	 St: c1113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6460018----T:  6462623 	 St: c12ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6462623----T:  6465228 	 St: c110e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6462623----T:  6465228 	 St: c12ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6465228----T:  6467833 	 St: c110f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6465228----T:  6467833 	 St: c0a24000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6467833----T:  6470438 	 St: c1114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6467833----T:  6470438 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6470438----T:  6473043 	 St: c1126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6470438----T:  6473043 	 St: c12a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6473043----T:  6475648 	 St: c1112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6473043----T:  6475648 	 St: c12a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6475648----T:  6478253 	 St: c1111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6475648----T:  6478253 	 St: c12a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6478253----T:  6480858 	 St: c111a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6478253----T:  6480858 	 St: c12aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6480858----T:  6483463 	 St: c1119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6480858----T:  6483463 	 St: c12ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6483463----T:  6486068 	 St: c111b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6483463----T:  6486068 	 St: c0a21000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6486068----T:  6488673 	 St: c111c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6486068----T:  6488673 	 St: c12ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6488673----T:  6491278 	 St: c1121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6488673----T:  6491278 	 St: c0a28000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6491278----T:  6493883 	 St: c1120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6491278----T:  6493883 	 St: c12b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6493883----T:  6496488 	 St: c1122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6493883----T:  6496488 	 St: c0a23000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6496488----T:  6499093 	 St: c112e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6496488----T:  6499093 	 St: c12b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6499093----T:  6501698 	 St: c1115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6499093----T:  6501698 	 St: c0a2e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6501698----T:  6504303 	 St: c1123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6501698----T:  6504303 	 St: c0a2f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6504303----T:  6506908 	 St: c1116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6504303----T:  6506908 	 St: c0a2a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6506908----T:  6509513 	 St: c112d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6506908----T:  6509513 	 St: c0a33000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6509513----T:  6512118 	 St: c111d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6509513----T:  6512118 	 St: c0a2b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6512118----T:  6514723 	 St: c111e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6512118----T:  6514723 	 St: c12af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6514723----T:  6517328 	 St: c1124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6514723----T:  6517328 	 St: c12b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6517328----T:  6519933 	 St: c1125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6517328----T:  6519933 	 St: c0a30000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6519933----T:  6522538 	 St: c1127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6519933----T:  6522538 	 St: c12b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6522538----T:  6525143 	 St: c112b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6522538----T:  6525143 	 St: c12b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6525143----T:  6527748 	 St: c112f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6525143----T:  6527748 	 St: c0a38000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6527748----T:  6530353 	 St: c1128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6527748----T:  6530353 	 St: c0a31000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6530353----T:  6532958 	 St: c1129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6530353----T:  6532958 	 St: c12b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6532958----T:  6535563 	 St: c1130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6532958----T:  6535563 	 St: c0a2c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6535563----T:  6538168 	 St: c1137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6535563----T:  6538168 	 St: c0a2d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6538168----T:  6540773 	 St: c1135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6538168----T:  6540773 	 St: c0a34000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6540773----T:  6543378 	 St: c1138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6540773----T:  6543378 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6543378----T:  6545983 	 St: c113d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6543378----T:  6545983 	 St: c12b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6545983----T:  6548588 	 St: c113f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6545983----T:  6548588 	 St: c0a39000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6548588----T:  6551193 	 St: c113c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6548588----T:  6551193 	 St: c0a36000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6551193----T:  6553798 	 St: c112c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6551193----T:  6553798 	 St: c12b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6553798----T:  6556403 	 St: c1133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6553798----T:  6556403 	 St: c0a29000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6556403----T:  6559008 	 St: c1131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6556403----T:  6559008 	 St: c0a35000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6559008----T:  6561613 	 St: c1134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6559008----T:  6561613 	 St: c0a3d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6561613----T:  6564218 	 St: c112a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6561613----T:  6564218 	 St: c0a3f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6564218----T:  6566823 	 St: c1132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6564218----T:  6566823 	 St: c12be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6566823----T:  6569428 	 St: c113e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6566823----T:  6569428 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6569428----T:  6572033 	 St: c113b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6569428----T:  6572033 	 St: c12b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6572033----T:  6574638 	 St: c1139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6572033----T:  6574638 	 St: c12bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6574638----T:  6577243 	 St: c113a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6574638----T:  6577243 	 St: c0a49000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6577243----T:  6579848 	 St: c1141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6577243----T:  6579848 	 St: c12bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6579848----T:  6582453 	 St: c1140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6579848----T:  6582453 	 St: c12c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6582453----T:  6585058 	 St: c1136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6582453----T:  6585058 	 St: c0a3e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6585058----T:  6587663 	 St: c1142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6585058----T:  6587663 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6587663----T:  6590268 	 St: c1143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6587663----T:  6590268 	 St: c12c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6590269----T:  6592874 	 St: c1144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6590269----T:  6592874 	 St: c12ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6596834----T:  6599439 	 St: c19db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6596834----T:  6599439 	 St: c12c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6599439----T:  6602044 	 St: c19e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6599439----T:  6602044 	 St: c0a32000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6602044----T:  6604649 	 St: c19ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6602044----T:  6604649 	 St: c0a44000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6604649----T:  6607254 	 St: c19e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6604649----T:  6607254 	 St: c12c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6607254----T:  6609859 	 St: c19d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6607254----T:  6609859 	 St: c0a45000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6609859----T:  6612464 	 St: c19d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6609859----T:  6612464 	 St: c0a37000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6612464----T:  6615069 	 St: c19d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6612464----T:  6615069 	 St: c12bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6615069----T:  6617674 	 St: c19d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6615069----T:  6617674 	 St: c12bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6617674----T:  6620279 	 St: c19d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6617674----T:  6620279 	 St: c12c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6620279----T:  6622884 	 St: c19de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6620279----T:  6622884 	 St: c0a47000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6622884----T:  6625489 	 St: c19df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6622884----T:  6625489 	 St: c12c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6625489----T:  6628094 	 St: c19da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6625489----T:  6628094 	 St: c0a4d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6628094----T:  6630699 	 St: c19e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6628094----T:  6630699 	 St: c0a48000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6630699----T:  6633304 	 St: c19e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6630699----T:  6633304 	 St: c12b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6633304----T:  6635909 	 St: c19f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6633304----T:  6635909 	 St: c12c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6635909----T:  6638514 	 St: c19dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6635909----T:  6638514 	 St: c12cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6638514----T:  6641119 	 St: c19dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6638514----T:  6641119 	 St: c12c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6641119----T:  6643724 	 St: c19e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6641119----T:  6643724 	 St: c0a3c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6643724----T:  6646329 	 St: c19e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6643724----T:  6646329 	 St: c0a4a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6646329----T:  6648934 	 St: c19e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6646329----T:  6648934 	 St: c0a43000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6648934----T:  6651539 	 St: c19e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6648934----T:  6651539 	 St: c12d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6651539----T:  6654144 	 St: c19ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6651539----T:  6654144 	 St: c0a41000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6654144----T:  6656749 	 St: c19eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6654144----T:  6656749 	 St: c0a42000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6656749----T:  6659354 	 St: c19ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6656749----T:  6659354 	 St: c0a4e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6659354----T:  6661959 	 St: c19ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6659354----T:  6661959 	 St: c12cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6661959----T:  6664564 	 St: c19e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6661959----T:  6664564 	 St: c0a4c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6664564----T:  6667169 	 St: c19e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6664564----T:  6667169 	 St: c0a3a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6667169----T:  6669774 	 St: c19ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6667169----T:  6669774 	 St: c12ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6669774----T:  6672379 	 St: c19f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6669774----T:  6672379 	 St: c12d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6672379----T:  6674984 	 St: c19f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6672379----T:  6674984 	 St: c12d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6674984----T:  6677589 	 St: c19f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6674984----T:  6677589 	 St: c12c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6677589----T:  6680194 	 St: c19f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6677589----T:  6680194 	 St: c0a46000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6680194----T:  6682799 	 St: c19f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6680194----T:  6682799 	 St: c0a3b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6682799----T:  6685404 	 St: c19f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6682799----T:  6685404 	 St: c12c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6685404----T:  6688009 	 St: c19f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6685404----T:  6688009 	 St: c12d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6688009----T:  6690614 	 St: c19fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6688009----T:  6690614 	 St: c12d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6690614----T:  6693219 	 St: c19f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6690614----T:  6693219 	 St: c12dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6693219----T:  6695824 	 St: c19fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6693219----T:  6695824 	 St: c12d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6695824----T:  6698429 	 St: c19fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6695824----T:  6698429 	 St: c12cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6698429----T:  6701034 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6698429----T:  6701034 	 St: c0a4b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6701034----T:  6703639 	 St: c19f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6701034----T:  6703639 	 St: c12d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6703639----T:  6706244 	 St: c1a07000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6703639----T:  6706244 	 St: c12da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6706244----T:  6708849 	 St: c19fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6706244----T:  6708849 	 St: c12d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6708849----T:  6711454 	 St: c19fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6708849----T:  6711454 	 St: c12d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6711454----T:  6714059 	 St: c19ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6711454----T:  6714059 	 St: c12de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6714059----T:  6716664 	 St: c1a02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6714059----T:  6716664 	 St: c12dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6716664----T:  6719269 	 St: c1a03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6716664----T:  6719269 	 St: c12ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6719269----T:  6721874 	 St: c1a0d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6719269----T:  6721874 	 St: c12d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6721874----T:  6724479 	 St: c1a09000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6721874----T:  6724479 	 St: c12cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6724479----T:  6727084 	 St: c1a0a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6724479----T:  6727084 	 St: c12db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6727084----T:  6729689 	 St: c1a05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6727084----T:  6729689 	 St: c0a4f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6729689----T:  6732294 	 St: c1a04000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6729689----T:  6732294 	 St: c12df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6732294----T:  6734899 	 St: c1a0c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6732294----T:  6734899 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6734899----T:  6737504 	 St: c1a06000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6734899----T:  6737504 	 St: c0a51000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6737504----T:  6740109 	 St: c1a01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6737504----T:  6740109 	 St: c0a52000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6740109----T:  6742714 	 St: c1a08000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6740109----T:  6742714 	 St: c0a54000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6742714----T:  6745319 	 St: c1a0b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6742714----T:  6745319 	 St: c0a53000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6745319----T:  6747924 	 St: c1a0e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6745319----T:  6747924 	 St: c0a55000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6747924----T:  6750529 	 St: c114b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6747924----T:  6750529 	 St: c12e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6750529----T:  6753134 	 St: c1a0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6750529----T:  6753134 	 St: c12e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6753134----T:  6755739 	 St: c1152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6753134----T:  6755739 	 St: c12e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6755739----T:  6758344 	 St: c115a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6755739----T:  6758344 	 St: c12e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6758344----T:  6760949 	 St: c1153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6758344----T:  6760949 	 St: c12e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6760949----T:  6763554 	 St: c1145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6760949----T:  6763554 	 St: c12e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6763554----T:  6766159 	 St: c1146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6763554----T:  6766159 	 St: c0a56000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6766159----T:  6768764 	 St: c1147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6766159----T:  6768764 	 St: c0a5d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6768764----T:  6771369 	 St: c1148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6768764----T:  6771369 	 St: c0a58000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6771369----T:  6773974 	 St: c1149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6771369----T:  6773974 	 St: c0a59000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6773974----T:  6776579 	 St: c114e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6773974----T:  6776579 	 St: c0a5b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6776579----T:  6779184 	 St: c114f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6776579----T:  6779184 	 St: c0a57000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6779184----T:  6781789 	 St: c114a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6779184----T:  6781789 	 St: c0a62000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6781789----T:  6784394 	 St: c1150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6781789----T:  6784394 	 St: c0a6b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6784394----T:  6786999 	 St: c1151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6784394----T:  6786999 	 St: c0a67000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6786999----T:  6789604 	 St: c1161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6786999----T:  6789604 	 St: c0a6a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6789604----T:  6792209 	 St: c114c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6789604----T:  6792209 	 St: c0a60000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6792209----T:  6794814 	 St: c114d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6792209----T:  6794814 	 St: c0a61000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6794814----T:  6797419 	 St: c1154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6794814----T:  6797419 	 St: c0a66000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6797419----T:  6800024 	 St: c1155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6797419----T:  6800024 	 St: c0a69000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6800024----T:  6802629 	 St: c1156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6800024----T:  6802629 	 St: c0a68000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6802629----T:  6805234 	 St: c1157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6802629----T:  6805234 	 St: c0a63000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6805234----T:  6807839 	 St: c115c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6805234----T:  6807839 	 St: c0a64000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6807839----T:  6810444 	 St: c115b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6807839----T:  6810444 	 St: c0a79000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6810444----T:  6813049 	 St: c115e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6810444----T:  6813049 	 St: c12e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6813049----T:  6815654 	 St: c115d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6813049----T:  6815654 	 St: c12e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6815654----T:  6818259 	 St: c1158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6815654----T:  6818259 	 St: c12ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6818259----T:  6820864 	 St: c1159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6818259----T:  6820864 	 St: c12e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6820864----T:  6823469 	 St: c115f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6820864----T:  6823469 	 St: c12eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6823469----T:  6826074 	 St: c1160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6823469----T:  6826074 	 St: c12f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6826074----T:  6828679 	 St: c1163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6826074----T:  6828679 	 St: c12e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6828679----T:  6831284 	 St: c1164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6828679----T:  6831284 	 St: c0a5e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6831284----T:  6833889 	 St: c1165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6831284----T:  6833889 	 St: c0a70000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6833889----T:  6836494 	 St: c1166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6833889----T:  6836494 	 St: c0a5c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6836494----T:  6839099 	 St: c1167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6836494----T:  6839099 	 St: c0a71000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6839099----T:  6841704 	 St: c1168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6839099----T:  6841704 	 St: c0a65000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6841704----T:  6844309 	 St: c116c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6841704----T:  6844309 	 St: c0a5f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6844309----T:  6846914 	 St: c1169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6844309----T:  6846914 	 St: c0a78000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6846914----T:  6849519 	 St: c116d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6846914----T:  6849519 	 St: c0a72000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6849519----T:  6852124 	 St: c116e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6849519----T:  6852124 	 St: c0a5a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6852124----T:  6854729 	 St: c1170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6852124----T:  6854729 	 St: c0a6c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6854729----T:  6857334 	 St: c1162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6854729----T:  6857334 	 St: c12f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6857334----T:  6859939 	 St: c1177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6857334----T:  6859939 	 St: c0a7a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6859939----T:  6862544 	 St: c116a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6859939----T:  6862544 	 St: c12f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6862544----T:  6865149 	 St: c116b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6862544----T:  6865149 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6865149----T:  6867754 	 St: c116f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6865149----T:  6867754 	 St: c0a6e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6867754----T:  6870359 	 St: c1172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6867754----T:  6870359 	 St: c12f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6870359----T:  6872964 	 St: c1173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6870359----T:  6872964 	 St: c12f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6872964----T:  6875569 	 St: c117d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6872964----T:  6875569 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6875569----T:  6878174 	 St: c1179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6875569----T:  6878174 	 St: c12fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6878174----T:  6880779 	 St: c117a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6878174----T:  6880779 	 St: c0a6f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6880779----T:  6883384 	 St: c1175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6880779----T:  6883384 	 St: c0a77000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6883384----T:  6885989 	 St: c1174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6883384----T:  6885989 	 St: c0a74000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6885989----T:  6888594 	 St: c117c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6885989----T:  6888594 	 St: c12f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6888594----T:  6891199 	 St: c1176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6888594----T:  6891199 	 St: c12f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6891199----T:  6893804 	 St: c1171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6891199----T:  6893804 	 St: c12f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6893804----T:  6896409 	 St: c1178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6893804----T:  6896409 	 St: c0a73000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6896409----T:  6899014 	 St: c117b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6896409----T:  6899014 	 St: c12fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6899014----T:  6901619 	 St: c117e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6899014----T:  6901619 	 St: c0a76000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6901620----T:  6904225 	 St: c117f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6901620----T:  6904225 	 St: c0a81000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6907684----T:  6910289 	 St: c1a16000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6907684----T:  6910289 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6910289----T:  6912894 	 St: c1a1d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6910289----T:  6912894 	 St: c0a75000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6912894----T:  6915499 	 St: c1a25000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6912894----T:  6915499 	 St: c0a7d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6915499----T:  6918104 	 St: c1a2c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6915499----T:  6918104 	 St: c0a7e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6918104----T:  6920709 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6918104----T:  6920709 	 St: c0a84000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6920709----T:  6923314 	 St: c1a11000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6920709----T:  6923314 	 St: c0a87000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6923314----T:  6925919 	 St: c1a12000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6923314----T:  6925919 	 St: c12f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6925919----T:  6928524 	 St: c1a13000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6925919----T:  6928524 	 St: c12fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6928524----T:  6931129 	 St: c1a14000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6928524----T:  6931129 	 St: c0a7b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6931129----T:  6933734 	 St: c1a19000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6931129----T:  6933734 	 St: c1309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6933734----T:  6936339 	 St: c1a1a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6933734----T:  6936339 	 St: c0a82000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6936339----T:  6938944 	 St: c1a15000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6936339----T:  6938944 	 St: c0a88000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6938944----T:  6941549 	 St: c1a1b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6938944----T:  6941549 	 St: c1301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6941549----T:  6944154 	 St: c1a1e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6941549----T:  6944154 	 St: c12ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6944154----T:  6946759 	 St: c1a18000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6944154----T:  6946759 	 St: c12ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6946759----T:  6949364 	 St: c1a1c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6946759----T:  6949364 	 St: c0a89000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6949364----T:  6951969 	 St: c1a17000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6949364----T:  6951969 	 St: c12f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6951969----T:  6954574 	 St: c1a1f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6951969----T:  6954574 	 St: c0a7c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6954574----T:  6957179 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6954574----T:  6957179 	 St: c0a7f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6957179----T:  6959784 	 St: c1a34000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6957179----T:  6959784 	 St: c0a86000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6959784----T:  6962389 	 St: c1a21000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6959784----T:  6962389 	 St: c0a8a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6962389----T:  6964994 	 St: c1a27000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6962389----T:  6964994 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6964994----T:  6967599 	 St: c1a26000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6964994----T:  6967599 	 St: c1302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6967599----T:  6970204 	 St: c1a22000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6967599----T:  6970204 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6970204----T:  6972809 	 St: c1a29000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6970204----T:  6972809 	 St: c0a83000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6972809----T:  6975414 	 St: c1a28000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6972809----T:  6975414 	 St: c130a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6975414----T:  6978019 	 St: c1a23000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6975414----T:  6978019 	 St: c12ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6978019----T:  6980624 	 St: c1a33000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6978019----T:  6980624 	 St: c0a8b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6980624----T:  6983229 	 St: c1a24000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6980624----T:  6983229 	 St: c12fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6983229----T:  6985834 	 St: c1a42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6983229----T:  6985834 	 St: c1308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6985834----T:  6988439 	 St: c1a2b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6985834----T:  6988439 	 St: c0a85000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6988439----T:  6991044 	 St: c1a3b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6988439----T:  6991044 	 St: c12ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6991044----T:  6993649 	 St: c1a2a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6991044----T:  6993649 	 St: c0a6d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6993649----T:  6996254 	 St: c1a2e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6993649----T:  6996254 	 St: c12ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6996254----T:  6998859 	 St: c1a2f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6996254----T:  6998859 	 St: c1303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6998859----T:  7001464 	 St: c1a31000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6998859----T:  7001464 	 St: c1304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7001464----T:  7004069 	 St: c1a38000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7001464----T:  7004069 	 St: c1310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7004069----T:  7006674 	 St: c1a2d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7004069----T:  7006674 	 St: c130e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7006674----T:  7009279 	 St: c1a30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7006674----T:  7009279 	 St: c1306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7009279----T:  7011884 	 St: c1a3a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7009279----T:  7011884 	 St: c1307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7011884----T:  7014489 	 St: c1a37000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7011884----T:  7014489 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7014489----T:  7017094 	 St: c1a39000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7014489----T:  7017094 	 St: c1311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7017094----T:  7019699 	 St: c1a32000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7017094----T:  7019699 	 St: c1305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7019699----T:  7022304 	 St: c1a35000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7019699----T:  7022304 	 St: c0a8f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7022304----T:  7024909 	 St: c1a36000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7022304----T:  7024909 	 St: c0a8e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7024909----T:  7027514 	 St: c1a43000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7024909----T:  7027514 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7027514----T:  7030119 	 St: c1a45000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7027514----T:  7030119 	 St: c130b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7030119----T:  7032724 	 St: c1a47000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7030119----T:  7032724 	 St: c0a8c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7032724----T:  7035329 	 St: c1a48000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7032724----T:  7035329 	 St: c1312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7035329----T:  7037934 	 St: c1a3d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7035329----T:  7037934 	 St: c1318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7037934----T:  7040539 	 St: c1a3c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7037934----T:  7040539 	 St: c130d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7040539----T:  7043144 	 St: c1a3f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7040539----T:  7043144 	 St: c1316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7043144----T:  7045749 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7043144----T:  7045749 	 St: c130c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7045749----T:  7048354 	 St: c1a3e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7045749----T:  7048354 	 St: c130f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7048354----T:  7050959 	 St: c1a44000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7048354----T:  7050959 	 St: c1317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7050959----T:  7053564 	 St: c1a46000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7050959----T:  7053564 	 St: c1314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7053564----T:  7056169 	 St: c1a41000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7053564----T:  7056169 	 St: c12fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7056169----T:  7058774 	 St: c1186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7056169----T:  7058774 	 St: c0a8d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7058774----T:  7061379 	 St: c1a49000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7058774----T:  7061379 	 St: c131a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7061379----T:  7063984 	 St: c1a4a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7061379----T:  7063984 	 St: c1319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7063984----T:  7066589 	 St: c118d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7063984----T:  7066589 	 St: c1313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7066589----T:  7069194 	 St: c1195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7066589----T:  7069194 	 St: c131b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7069194----T:  7071799 	 St: c119c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7069194----T:  7071799 	 St: c131c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7071799----T:  7074404 	 St: c1180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7071799----T:  7074404 	 St: c1315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7074404----T:  7077009 	 St: c1181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7074404----T:  7077009 	 St: c0a90000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7077009----T:  7079614 	 St: c1182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7077009----T:  7079614 	 St: c131e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7079614----T:  7082219 	 St: c1183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7079614----T:  7082219 	 St: c0a91000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7082219----T:  7084824 	 St: c1184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7082219----T:  7084824 	 St: c131f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7084824----T:  7087429 	 St: c1189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7084824----T:  7087429 	 St: c0a93000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7087429----T:  7090034 	 St: c118a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7087429----T:  7090034 	 St: c0a9b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7090034----T:  7092639 	 St: c1185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7090034----T:  7092639 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7092639----T:  7095244 	 St: c118b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7092639----T:  7095244 	 St: c131d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7095244----T:  7097849 	 St: c118e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7095244----T:  7097849 	 St: c0a94000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7097849----T:  7100454 	 St: c1188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7097849----T:  7100454 	 St: c1320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7100454----T:  7103059 	 St: c118c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7100454----T:  7103059 	 St: c0a9d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7103059----T:  7105664 	 St: c1187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7103059----T:  7105664 	 St: c0a99000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7105664----T:  7108269 	 St: c118f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7105664----T:  7108269 	 St: c0a9f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7108269----T:  7110874 	 St: c1190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7108269----T:  7110874 	 St: c0a97000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7110874----T:  7113479 	 St: c11a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7110874----T:  7113479 	 St: c1321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7113479----T:  7116084 	 St: c1191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7113479----T:  7116084 	 St: c0a9c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7116084----T:  7118689 	 St: c1197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7116084----T:  7118689 	 St: c0a96000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7118689----T:  7121294 	 St: c1196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7118689----T:  7121294 	 St: c0aa5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7121294----T:  7123899 	 St: c1192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7121294----T:  7123899 	 St: c132b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7123899----T:  7126504 	 St: c1199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7123899----T:  7126504 	 St: c0a98000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7126504----T:  7129109 	 St: c1198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7126504----T:  7129109 	 St: c0aa6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7129109----T:  7131714 	 St: c1193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7129109----T:  7131714 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7131714----T:  7134319 	 St: c11a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7131714----T:  7134319 	 St: c0a92000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7134319----T:  7136924 	 St: c1194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7134319----T:  7136924 	 St: c0a9a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7136924----T:  7139529 	 St: c11b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7136924----T:  7139529 	 St: c0aa2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7139529----T:  7142134 	 St: c119b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7139529----T:  7142134 	 St: c1323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7142134----T:  7144739 	 St: c11ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7142134----T:  7144739 	 St: c0aa0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7144739----T:  7147344 	 St: c119a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7144739----T:  7147344 	 St: c0a9e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7147344----T:  7149949 	 St: c119e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7147344----T:  7149949 	 St: c0a95000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7149949----T:  7152554 	 St: c119f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7149949----T:  7152554 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7152554----T:  7155159 	 St: c11a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7152554----T:  7155159 	 St: c1324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7155159----T:  7157764 	 St: c11a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7155159----T:  7157764 	 St: c0aaa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7157764----T:  7160369 	 St: c119d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7157764----T:  7160369 	 St: c0aa9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7160369----T:  7162974 	 St: c11a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7160369----T:  7162974 	 St: c132f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7162974----T:  7165579 	 St: c11aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7162974----T:  7165579 	 St: c0aa1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7165579----T:  7168184 	 St: c11a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7165579----T:  7168184 	 St: c0aad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7168184----T:  7170789 	 St: c11a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7168184----T:  7170789 	 St: c132c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7170789----T:  7173394 	 St: c11a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7170789----T:  7173394 	 St: c1322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7173394----T:  7175999 	 St: c11a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7173394----T:  7175999 	 St: c132d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7175999----T:  7178604 	 St: c11a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7175999----T:  7178604 	 St: c1328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7178604----T:  7181209 	 St: c11b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7178604----T:  7181209 	 St: c1329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7181209----T:  7183814 	 St: c11b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7181209----T:  7183814 	 St: c1326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7183814----T:  7186419 	 St: c11b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7183814----T:  7186419 	 St: c0ab1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7186419----T:  7189024 	 St: c11b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7186419----T:  7189024 	 St: c0aaf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7189024----T:  7191629 	 St: c11ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7189024----T:  7191629 	 St: c0aac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7191629----T:  7194234 	 St: c11ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7191629----T:  7194234 	 St: c1327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7194234----T:  7196839 	 St: c11af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7194234----T:  7196839 	 St: c1336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7196839----T:  7199444 	 St: c11b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7196839----T:  7199444 	 St: c1335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7199444----T:  7202049 	 St: c11ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7199444----T:  7202049 	 St: c1330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7202049----T:  7204654 	 St: c11b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7202049----T:  7204654 	 St: c1332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7204654----T:  7207259 	 St: c11b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7204654----T:  7207259 	 St: c0ab3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7207259----T:  7209864 	 St: c11b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7207259----T:  7209864 	 St: c0ab2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7209864----T:  7212469 	 St: c11b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7209864----T:  7212469 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7212470----T:  7215075 	 St: c11ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7212470----T:  7215075 	 St: c132a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7216805----T:  7219410 	 St: c1a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7216805----T:  7219410 	 St: c1325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7219410----T:  7222015 	 St: c1a51000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7219410----T:  7222015 	 St: c0aa3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7222015----T:  7224620 	 St: c1a58000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7222015----T:  7224620 	 St: c0aa4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7224620----T:  7227225 	 St: c1a59000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7224620----T:  7227225 	 St: c0ab0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7227225----T:  7229830 	 St: c1a52000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7227225----T:  7229830 	 St: c1339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7229830----T:  7232435 	 St: c1a4e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7229830----T:  7232435 	 St: c0aab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7232435----T:  7235040 	 St: c1a56000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7232435----T:  7235040 	 St: c1331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7235040----T:  7237645 	 St: c1a5d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7235040----T:  7237645 	 St: c0ab6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7237645----T:  7240250 	 St: c1a4c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7237645----T:  7240250 	 St: c132e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7240250----T:  7242855 	 St: c1a4d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7240250----T:  7242855 	 St: c133a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7242855----T:  7245460 	 St: c1a55000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7242855----T:  7245460 	 St: c0aba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7245460----T:  7248065 	 St: c1a4b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7245460----T:  7248065 	 St: c133d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7248065----T:  7250670 	 St: c1a53000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7248065----T:  7250670 	 St: c0ab4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7250670----T:  7253275 	 St: c1a4f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7250670----T:  7253275 	 St: c0ab5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7253275----T:  7255880 	 St: c1a54000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7253275----T:  7255880 	 St: c0aa7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7255880----T:  7258485 	 St: c1a5c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7255880----T:  7258485 	 St: c1341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7258485----T:  7261090 	 St: c1a5b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7258485----T:  7261090 	 St: c0aa8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7261090----T:  7263695 	 St: c1a57000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7261090----T:  7263695 	 St: c133c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7263695----T:  7266300 	 St: c1a5a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7263695----T:  7266300 	 St: c0abb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7266300----T:  7268905 	 St: c1a5e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7266300----T:  7268905 	 St: c0abd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7268905----T:  7271510 	 St: c1a5f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7268905----T:  7271510 	 St: c0ac0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7271510----T:  7274115 	 St: c11c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7271510----T:  7274115 	 St: c0ab8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7274115----T:  7276720 	 St: c11c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7274115----T:  7276720 	 St: c0ab9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7276720----T:  7279325 	 St: c11c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7276720----T:  7279325 	 St: c1343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7279325----T:  7281930 	 St: c11c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7279325----T:  7281930 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7281930----T:  7284535 	 St: c11c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7281930----T:  7284535 	 St: c133f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7284535----T:  7287140 	 St: c11be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7284535----T:  7287140 	 St: c0aae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7287140----T:  7289745 	 St: c11c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7287140----T:  7289745 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7289745----T:  7292350 	 St: c11cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7289745----T:  7292350 	 St: c0ac4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7292350----T:  7294955 	 St: c11bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7292350----T:  7294955 	 St: c0abc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7294955----T:  7297560 	 St: c11bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7294955----T:  7297560 	 St: c1342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7297560----T:  7300165 	 St: c11c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7297560----T:  7300165 	 St: c1333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7300165----T:  7302770 	 St: c11bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7300165----T:  7302770 	 St: c1334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7302770----T:  7305375 	 St: c11c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7302770----T:  7305375 	 St: c1340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7305375----T:  7307980 	 St: c11bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7305375----T:  7307980 	 St: c0ac1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7307980----T:  7310585 	 St: c11c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7307980----T:  7310585 	 St: c0ab7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7310585----T:  7313190 	 St: c11cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7310585----T:  7313190 	 St: c133b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7313190----T:  7315795 	 St: c11cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7313190----T:  7315795 	 St: c1337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7315795----T:  7318400 	 St: c11c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7315795----T:  7318400 	 St: c1338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7318400----T:  7321005 	 St: c11ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7318400----T:  7321005 	 St: c134a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7321005----T:  7323610 	 St: c11ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7321005----T:  7323610 	 St: c1348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7323611----T:  7326216 	 St: c11cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7323611----T:  7326216 	 St: c1349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7327203----T:  7329808 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7327203----T:  7335443 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7338048----T:  7340653 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7338048----T:  7346288 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7348893----T:  7351498 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7348893----T:  7364588 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7367193----T:  7369798 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7367193----T:  7397916 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7400521----T:  7403126 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7400521----T:  7461357 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7463962----T:  7466567 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7463962----T:  7585051 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7587656----T:  7590261 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7587656----T:  7595896 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7598501----T:  7601106 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7598501----T:  7606741 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7609346----T:  7611951 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7609346----T:  7625041 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7627646----T:  7630251 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7627646----T:  7658369 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7660974----T:  7663579 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7660974----T:  7721810 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7724415----T:  7727020 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7724415----T:  7845504 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7848109----T:  7850714 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7848109----T:  7856349 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7858954----T:  7861559 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7858954----T:  7867194 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7869799----T:  7872404 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7869799----T:  7885494 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7888099----T:  7890704 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7888099----T:  7918822 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7921427----T:  7924032 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7921427----T:  7982263 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7984868----T:  7987473 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7984868----T:  8105957 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8108562----T:  8111167 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8108562----T:  8116802 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8119407----T:  8122012 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8119407----T:  8127647 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8130252----T:  8132857 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8130252----T:  8145947 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8148552----T:  8151157 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8148552----T:  8179275 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8181880----T:  8184485 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8181880----T:  8242716 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8245321----T:  8247926 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8245321----T:  8366410 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8369015----T:  8371620 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8369015----T:  8377255 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8379860----T:  8382465 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8379860----T:  8388100 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8390705----T:  8393310 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8390705----T:  8406400 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8409005----T:  8411610 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8409005----T:  8439728 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8442333----T:  8444938 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8442333----T:  8503169 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8505774----T:  8508379 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8505774----T:  8626863 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8629468----T:  8632073 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8629468----T:  8637708 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8640313----T:  8642918 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8640313----T:  8648553 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8651158----T:  8653763 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8651158----T:  8666853 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8669458----T:  8672063 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8669458----T:  8700181 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8702786----T:  8705391 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8702786----T:  8763622 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8766227----T:  8768832 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8766227----T:  8887316 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8889921----T:  8892526 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8889921----T:  8898161 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8900766----T:  8903371 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8900766----T:  8909006 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8911611----T:  8914216 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8911611----T:  8927306 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8929911----T:  8932516 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8929911----T:  8960634 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8963239----T:  8965844 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8963239----T:  9024075 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  9026680----T:  9029285 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9026680----T:  9147769 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  9150374----T:  9152979 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9150374----T:  9158614 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  9161219----T:  9163824 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9161219----T:  9169459 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  9172064----T:  9174669 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9172064----T:  9177138 	 St: 0 Sz: 32768 	 Sm: 0 	 T: device_sync(3.426064)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 5704332(cycle), 3851.675781(us)
Tot_kernel_exec_time_and_fault_time: 62819097(cycle), 42416.675781(us)
Tot_memcpy_h2d_time: 5100916(cycle), 3444.237793(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 5100916(cycle), 3444.237793(us)
Tot_devicesync_time: 3031111(cycle), 2046.665039(us)
Tot_writeback_time: 2008455(cycle), 1356.147827(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 5039566(cycle), 3402.812988(us)
GPGPU-Sim: *** exit detected ***
