Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec  3 21:46:04 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -pb rsa_project_wrapper_timing_summary_routed.pb -rpx rsa_project_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.238      -97.604                    335                54698        0.052        0.000                      0                54698        3.750        0.000                       0                 27537  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.238      -97.604                    335                54602        0.052        0.000                      0                54602        3.750        0.000                       0                 27537  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.597        0.000                      0                   96        0.511        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          335  Failing Endpoints,  Worst Slack       -1.238ns,  Total Violation      -97.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.238ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 5.973ns (54.227%)  route 5.042ns (45.773%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/clk
    SLICE_X69Y31         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/Q
                         net (fo=114, routed)         1.003     4.475    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/cout
    SLICE_X72Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.599 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.533     5.132    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.256 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.113     6.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.494 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=113, routed)         0.969     7.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X91Y49         LUT3 (Prop_lut3_I2_O)        0.120     7.583 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2/O
                         net (fo=3, routed)           0.317     7.900    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X93Y49         LUT5 (Prop_lut5_I1_O)        0.327     8.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_4__6/O
                         net (fo=1, routed)           0.495     8.722    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.242 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     9.359    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.476    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.593    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.061    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.295 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.295    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.412    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.646    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.763    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.880    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.231    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.348    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__15_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.465    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__15_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.582    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__15_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.699    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__15_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[95]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[95]_i_1__15_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[99]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.933    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[99]_i_1__15_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[103]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.050    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[103]_i_1__15_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.381 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[107]_i_1__15/O[3]
                         net (fo=2, routed)           0.610    12.992    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[107]
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    13.697 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.697    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.031 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[1]
                         net (fo=1, routed)           0.000    14.031    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_6
    SLICE_X95Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.591    12.770    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X95Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]/C
                         clock pessimism              0.115    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X95Y74         FDRE (Setup_fdre_C_D)        0.062    12.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -14.031    
  -------------------------------------------------------------------
                         slack                                 -1.238    

Slack (VIOLATED) :        -1.217ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.994ns  (logic 5.952ns (54.140%)  route 5.042ns (45.860%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/clk
    SLICE_X69Y31         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/Q
                         net (fo=114, routed)         1.003     4.475    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/cout
    SLICE_X72Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.599 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.533     5.132    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.256 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.113     6.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.494 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=113, routed)         0.969     7.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X91Y49         LUT3 (Prop_lut3_I2_O)        0.120     7.583 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2/O
                         net (fo=3, routed)           0.317     7.900    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X93Y49         LUT5 (Prop_lut5_I1_O)        0.327     8.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_4__6/O
                         net (fo=1, routed)           0.495     8.722    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.242 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     9.359    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.476    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.593    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.061    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.295 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.295    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.412    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.646    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.763    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.880    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.231    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.348    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__15_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.465    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__15_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.582    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__15_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.699    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__15_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[95]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[95]_i_1__15_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[99]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.933    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[99]_i_1__15_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[103]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.050    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[103]_i_1__15_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.381 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[107]_i_1__15/O[3]
                         net (fo=2, routed)           0.610    12.992    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[107]
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    13.697 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.697    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.010 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[3]
                         net (fo=1, routed)           0.000    14.010    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_4
    SLICE_X95Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.591    12.770    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X95Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg/C
                         clock pessimism              0.115    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X95Y74         FDRE (Setup_fdre_C_D)        0.062    12.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                 -1.217    

Slack (VIOLATED) :        -1.143ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.920ns  (logic 5.878ns (53.829%)  route 5.042ns (46.171%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/clk
    SLICE_X69Y31         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/Q
                         net (fo=114, routed)         1.003     4.475    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/cout
    SLICE_X72Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.599 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.533     5.132    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.256 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.113     6.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.494 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=113, routed)         0.969     7.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X91Y49         LUT3 (Prop_lut3_I2_O)        0.120     7.583 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2/O
                         net (fo=3, routed)           0.317     7.900    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X93Y49         LUT5 (Prop_lut5_I1_O)        0.327     8.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_4__6/O
                         net (fo=1, routed)           0.495     8.722    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.242 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     9.359    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.476    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.593    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.061    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.295 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.295    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.412    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.646    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.763    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.880    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.231    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.348    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__15_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.465    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__15_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.582    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__15_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.699    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__15_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[95]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[95]_i_1__15_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[99]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.933    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[99]_i_1__15_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[103]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.050    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[103]_i_1__15_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.381 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[107]_i_1__15/O[3]
                         net (fo=2, routed)           0.610    12.992    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[107]
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    13.697 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.697    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.936 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[2]
                         net (fo=1, routed)           0.000    13.936    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_5
    SLICE_X95Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.591    12.770    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X95Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]/C
                         clock pessimism              0.115    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X95Y74         FDRE (Setup_fdre_C_D)        0.062    12.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -13.936    
  -------------------------------------------------------------------
                         slack                                 -1.143    

Slack (VIOLATED) :        -1.127ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 5.862ns (53.761%)  route 5.042ns (46.239%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/clk
    SLICE_X69Y31         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/Q
                         net (fo=114, routed)         1.003     4.475    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/cout
    SLICE_X72Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.599 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.533     5.132    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.256 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.113     6.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.494 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=113, routed)         0.969     7.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X91Y49         LUT3 (Prop_lut3_I2_O)        0.120     7.583 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2/O
                         net (fo=3, routed)           0.317     7.900    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X93Y49         LUT5 (Prop_lut5_I1_O)        0.327     8.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_4__6/O
                         net (fo=1, routed)           0.495     8.722    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.242 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     9.359    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.476    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.593    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.061    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.295 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.295    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.412    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.646    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.763    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.880    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.231    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.348    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__15_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.465    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__15_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.582    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__15_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.699    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__15_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.816 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[95]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[95]_i_1__15_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.933 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[99]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.933    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[99]_i_1__15_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.050 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[103]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.050    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[103]_i_1__15_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.381 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[107]_i_1__15/O[3]
                         net (fo=2, routed)           0.610    12.992    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[107]
    SLICE_X95Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    13.697 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.697    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.920 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[0]
                         net (fo=1, routed)           0.000    13.920    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_7
    SLICE_X95Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.591    12.770    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X95Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]/C
                         clock pessimism              0.115    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X95Y74         FDRE (Setup_fdre_C_D)        0.062    12.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                 -1.127    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.877ns  (logic 5.835ns (53.646%)  route 5.042ns (46.354%))
  Logic Levels:           32  (CARRY4=27 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/clk
    SLICE_X69Y31         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/Q
                         net (fo=114, routed)         1.003     4.475    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/cout
    SLICE_X72Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.599 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.533     5.132    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.256 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.113     6.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.494 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=113, routed)         0.969     7.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X91Y49         LUT3 (Prop_lut3_I2_O)        0.120     7.583 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2/O
                         net (fo=3, routed)           0.317     7.900    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X93Y49         LUT5 (Prop_lut5_I1_O)        0.327     8.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_4__6/O
                         net (fo=1, routed)           0.495     8.722    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.242 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     9.359    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.476    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.593    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.061    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.295 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.295    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.412    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.646    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.763    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.880    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15/O[3]
                         net (fo=2, routed)           0.610    12.056    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[75]
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    12.761 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.761    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.875    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.989 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.989    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.103 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.103    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.217 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.217    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.331 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.331    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.445    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.893 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/O[1]
                         net (fo=1, routed)           0.000    13.893    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_6
    SLICE_X95Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.593    12.772    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X95Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[106]/C
                         clock pessimism              0.115    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X95Y73         FDRE (Setup_fdre_C_D)        0.062    12.795    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[106]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.856ns  (logic 5.814ns (53.557%)  route 5.042ns (46.443%))
  Logic Levels:           32  (CARRY4=27 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/clk
    SLICE_X69Y31         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/Q
                         net (fo=114, routed)         1.003     4.475    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/cout
    SLICE_X72Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.599 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.533     5.132    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.256 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.113     6.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.494 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=113, routed)         0.969     7.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X91Y49         LUT3 (Prop_lut3_I2_O)        0.120     7.583 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2/O
                         net (fo=3, routed)           0.317     7.900    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X93Y49         LUT5 (Prop_lut5_I1_O)        0.327     8.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_4__6/O
                         net (fo=1, routed)           0.495     8.722    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.242 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     9.359    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.476    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.593    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.061    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.295 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.295    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.412    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.646    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.763    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.880    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15/O[3]
                         net (fo=2, routed)           0.610    12.056    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[75]
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    12.761 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.761    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.875    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.989 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.989    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.103 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.103    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.217 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.217    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.331 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.331    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.445    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.872 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/O[3]
                         net (fo=1, routed)           0.000    13.872    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_4
    SLICE_X95Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.593    12.772    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X95Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]/C
                         clock pessimism              0.115    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X95Y73         FDRE (Setup_fdre_C_D)        0.062    12.795    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -1.003ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.782ns  (logic 5.740ns (53.238%)  route 5.042ns (46.762%))
  Logic Levels:           32  (CARRY4=27 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/clk
    SLICE_X69Y31         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/Q
                         net (fo=114, routed)         1.003     4.475    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/cout
    SLICE_X72Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.599 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.533     5.132    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.256 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.113     6.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.494 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=113, routed)         0.969     7.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X91Y49         LUT3 (Prop_lut3_I2_O)        0.120     7.583 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2/O
                         net (fo=3, routed)           0.317     7.900    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X93Y49         LUT5 (Prop_lut5_I1_O)        0.327     8.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_4__6/O
                         net (fo=1, routed)           0.495     8.722    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.242 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     9.359    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.476    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.593    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.061    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.295 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.295    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.412    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.646    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.763    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.880    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15/O[3]
                         net (fo=2, routed)           0.610    12.056    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[75]
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    12.761 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.761    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.875    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.989 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.989    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.103 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.103    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.217 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.217    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.331 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.331    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.445    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.798 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/O[2]
                         net (fo=1, routed)           0.000    13.798    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_5
    SLICE_X95Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.593    12.772    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X95Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[107]/C
                         clock pessimism              0.115    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X95Y73         FDRE (Setup_fdre_C_D)        0.062    12.795    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[107]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                 -1.003    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.766ns  (logic 5.724ns (53.168%)  route 5.042ns (46.832%))
  Logic Levels:           32  (CARRY4=27 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/clk
    SLICE_X69Y31         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/Q
                         net (fo=114, routed)         1.003     4.475    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/cout
    SLICE_X72Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.599 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.533     5.132    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.256 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.113     6.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.494 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=113, routed)         0.969     7.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X91Y49         LUT3 (Prop_lut3_I2_O)        0.120     7.583 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2/O
                         net (fo=3, routed)           0.317     7.900    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X93Y49         LUT5 (Prop_lut5_I1_O)        0.327     8.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_4__6/O
                         net (fo=1, routed)           0.495     8.722    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.242 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     9.359    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.476    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.593    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.061    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.295 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.295    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.412    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.646    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.763    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.880    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15/O[3]
                         net (fo=2, routed)           0.610    12.056    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[75]
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    12.761 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.761    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.875    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.989 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.989    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.103 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.103    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.217 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.217    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.331 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.331    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.445    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.782 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/O[0]
                         net (fo=1, routed)           0.000    13.782    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_7
    SLICE_X95Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.593    12.772    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X95Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[105]/C
                         clock pessimism              0.115    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X95Y73         FDRE (Setup_fdre_C_D)        0.062    12.795    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[105]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -13.782    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 5.721ns (53.155%)  route 5.042ns (46.845%))
  Logic Levels:           31  (CARRY4=26 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/clk
    SLICE_X69Y31         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/Q
                         net (fo=114, routed)         1.003     4.475    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/cout
    SLICE_X72Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.599 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.533     5.132    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.256 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.113     6.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.494 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=113, routed)         0.969     7.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X91Y49         LUT3 (Prop_lut3_I2_O)        0.120     7.583 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2/O
                         net (fo=3, routed)           0.317     7.900    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X93Y49         LUT5 (Prop_lut5_I1_O)        0.327     8.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_4__6/O
                         net (fo=1, routed)           0.495     8.722    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.242 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     9.359    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.476    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.593    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.061    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.295 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.295    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.412    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.646    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.763    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.880    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15/O[3]
                         net (fo=2, routed)           0.610    12.056    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[75]
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    12.761 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.761    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.875    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.989 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.989    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.103 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.103    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.217 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.217    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.331 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.331    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.445    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.779 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/O[1]
                         net (fo=1, routed)           0.000    13.779    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_6
    SLICE_X95Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.594    12.773    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X95Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[102]/C
                         clock pessimism              0.115    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X95Y72         FDRE (Setup_fdre_C_D)        0.062    12.796    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[102]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.962ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.742ns  (logic 5.700ns (53.064%)  route 5.042ns (46.936%))
  Logic Levels:           31  (CARRY4=26 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/clk
    SLICE_X69Y31         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/adder_0/C0_reg/Q
                         net (fo=114, routed)         1.003     4.475    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/cout
    SLICE_X72Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.599 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.533     5.132    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.256 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.113     6.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.494 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=113, routed)         0.969     7.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X91Y49         LUT3 (Prop_lut3_I2_O)        0.120     7.583 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2/O
                         net (fo=3, routed)           0.317     7.900    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X93Y49         LUT5 (Prop_lut5_I1_O)        0.327     8.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_4__6/O
                         net (fo=1, routed)           0.495     8.722    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X94Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.242 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.359 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     9.359    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.476 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.476    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.593 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.593    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__15_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__15_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.827 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.827    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__15_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.944 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__15_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.061 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.061    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__15_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.178 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__15_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.295 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.295    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__15_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.412 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.412    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__15_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__15_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.646 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.646    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__15_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.763 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.763    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__15_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.880 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.880    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__15_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.997 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__15_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__15_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__15/O[3]
                         net (fo=2, routed)           0.610    12.056    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[75]
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    12.761 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.761    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.875 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.875    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.989 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.989    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.103 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.103    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.217 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.217    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.331 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.331    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.445    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.758 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/O[3]
                         net (fo=1, routed)           0.000    13.758    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_4
    SLICE_X95Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.594    12.773    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X95Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]/C
                         clock pessimism              0.115    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X95Y72         FDRE (Setup_fdre_C_D)        0.062    12.796    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -13.758    
  -------------------------------------------------------------------
                         slack                                 -0.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[698]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/regX_Q_reg[698]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.183ns (42.374%)  route 0.249ns (57.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.557     0.893    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X44Y50         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[698]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[698]/Q
                         net (fo=5, routed)           0.249     1.282    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/result[698]
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.042     1.324 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regX_Q[698]_i_1/O
                         net (fo=1, routed)           0.000     1.324    rsa_project_i/rsa_wrapper_0/inst/mont_exp/muxX_out[698]
    SLICE_X44Y49         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/regX_Q_reg[698]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.830     1.196    rsa_project_i/rsa_wrapper_0/inst/mont_exp/clk
    SLICE_X44Y49         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/regX_Q_reg[698]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.107     1.273    rsa_project_i/rsa_wrapper_0/inst/mont_exp/regX_Q_reg[698]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/encrpyt_mode_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/e_reg_reg[621]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.857%)  route 0.238ns (56.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.592     0.928    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X25Y48         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/encrpyt_mode_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_project_i/rsa_wrapper_0/inst/encrpyt_mode_reg_rep__2/Q
                         net (fo=128, routed)         0.238     1.307    rsa_project_i/rsa_wrapper_0/inst/mont_exp/encrpyt_mode_reg_rep__2
    SLICE_X26Y51         LUT5 (Prop_lut5_I2_O)        0.045     1.352 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/e_reg[621]_i_1/O
                         net (fo=1, routed)           0.000     1.352    rsa_project_i/rsa_wrapper_0/inst/mont_exp/p_1_in[621]
    SLICE_X26Y51         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/e_reg_reg[621]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.844     1.210    rsa_project_i/rsa_wrapper_0/inst/mont_exp/clk
    SLICE_X26Y51         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/e_reg_reg[621]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.120     1.300    rsa_project_i/rsa_wrapper_0/inst/mont_exp/e_reg_reg[621]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[13].acc_data_reg[445]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp_reg[445]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.135%)  route 0.195ns (56.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.642     0.978    rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X108Y49        FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[13].acc_data_reg[445]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.148     1.126 r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[13].acc_data_reg[445]/Q
                         net (fo=5, routed)           0.195     1.321    rsa_project_i/rsa_wrapper_0/inst/arm_to_fpga_data[445]
    SLICE_X110Y50        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp_reg[445]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.909     1.275    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X110Y50        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp_reg[445]/C
                         clock pessimism             -0.030     1.245    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.023     1.268    rsa_project_i/rsa_wrapper_0/inst/exp_reg[445]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[13].acc_data_reg[444]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/msg_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.641%)  route 0.199ns (57.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.636     0.972    rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X108Y50        FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[13].acc_data_reg[444]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.148     1.120 r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[13].acc_data_reg[444]/Q
                         net (fo=5, routed)           0.199     1.319    rsa_project_i/rsa_wrapper_0/inst/arm_to_fpga_data[444]
    SLICE_X107Y48        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/msg_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.913     1.279    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X107Y48        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/msg_reg[444]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.017     1.266    rsa_project_i/rsa_wrapper_0/inst/msg_reg[444]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[21].acc_data_reg[699]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp_reg[699]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.101%)  route 0.208ns (55.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.591     0.927    rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X30Y47         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[21].acc_data_reg[699]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[21].acc_data_reg[699]/Q
                         net (fo=5, routed)           0.208     1.298    rsa_project_i/rsa_wrapper_0/inst/arm_to_fpga_data[699]
    SLICE_X26Y50         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp_reg[699]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.844     1.210    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X26Y50         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp_reg[699]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.064     1.244    rsa_project_i/rsa_wrapper_0/inst/exp_reg[699]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S0_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[742]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.474%)  route 0.205ns (49.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.550     0.886    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/clk
    SLICE_X50Y61         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S0_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S0_reg[71]/Q
                         net (fo=2, routed)           0.205     1.255    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S0[71]
    SLICE_X48Y60         LUT5 (Prop_lut5_I1_O)        0.045     1.300 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/regC_Q[742]_i_1__0/O
                         net (fo=1, routed)           0.000     1.300    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M_n_1180
    SLICE_X48Y60         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[742]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.822     1.188    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X48Y60         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[742]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y60         FDRE (Hold_fdre_C_D)         0.092     1.245    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[742]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.556     0.892    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/m_axi_mm2s_aclk
    SLICE_X43Y94         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.110     1.143    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X42Y94         SRL16E                                       r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X42Y94         SRL16E                                       r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.088    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.016%)  route 0.250ns (63.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.559     0.895    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X53Y2          FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[119]/Q
                         net (fo=5, routed)           0.250     1.286    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[119]
    SLICE_X47Y3          FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.829     1.195    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X47Y3          FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[119]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X47Y3          FDRE (Hold_fdre_C_D)         0.070     1.230    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_Q_reg[697]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[6].adder_i/S0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.287ns (66.336%)  route 0.146ns (33.664%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.580     0.916    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/clk
    SLICE_X63Y50         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_Q_reg[697]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_Q_reg[697]/Q
                         net (fo=6, routed)           0.146     1.202    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[6].adder_i/Q[25]
    SLICE_X64Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.348 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[6].adder_i/S0_reg[27]_i_1__5/O[2]
                         net (fo=2, routed)           0.000     1.348    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[6].adder_i/S0_reg[27]_i_1__5_n_5
    SLICE_X64Y49         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[6].adder_i/S0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.854     1.220    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[6].adder_i/clk
    SLICE_X64Y49         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[6].adder_i/S0_reg[26]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.102     1.292    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[6].adder_i/S0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/DETERMINATE_BTT_MODE.s2mm_decerr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_decerr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.130%)  route 0.208ns (49.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.552     0.888    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_lite_aclk
    SLICE_X50Y94         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/DETERMINATE_BTT_MODE.s2mm_decerr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/DETERMINATE_BTT_MODE.s2mm_decerr_i_reg/Q
                         net (fo=2, routed)           0.208     1.260    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_smpl_decerr_set
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.305 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dma_decerr_i_1__0/O
                         net (fo=1, routed)           0.000     1.305    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/DETERMINATE_BTT_MODE.s2mm_decerr_i_reg
    SLICE_X48Y96         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_decerr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y96         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_decerr_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.092     1.247    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_decerr_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X48Y98    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X48Y98    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y97    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y96    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y98    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y98    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y97    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[32]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y96    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y95    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[34]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y80    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y92    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y92    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y92    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y92    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y92    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y92    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y92    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y92    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.715ns (25.266%)  route 2.115ns (74.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.652     2.946    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.081     4.446    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y91         LUT3 (Prop_lut3_I2_O)        0.296     4.742 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.034     5.776    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y92         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.524    12.703    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y92         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.715ns (25.266%)  route 2.115ns (74.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.652     2.946    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.081     4.446    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y91         LUT3 (Prop_lut3_I2_O)        0.296     4.742 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.034     5.776    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y92         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.524    12.703    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y92         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.715ns (25.266%)  route 2.115ns (74.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.652     2.946    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.081     4.446    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y91         LUT3 (Prop_lut3_I2_O)        0.296     4.742 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.034     5.776    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y92         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.524    12.703    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y92         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.715ns (25.266%)  route 2.115ns (74.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.652     2.946    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.081     4.446    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y91         LUT3 (Prop_lut3_I2_O)        0.296     4.742 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.034     5.776    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y92         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.524    12.703    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y92         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.715ns (25.266%)  route 2.115ns (74.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.652     2.946    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.081     4.446    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y91         LUT3 (Prop_lut3_I2_O)        0.296     4.742 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.034     5.776    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y92         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.524    12.703    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y92         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.715ns (25.266%)  route 2.115ns (74.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.652     2.946    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.081     4.446    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y91         LUT3 (Prop_lut3_I2_O)        0.296     4.742 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.034     5.776    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y92         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.524    12.703    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y92         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.715ns (25.266%)  route 2.115ns (74.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.652     2.946    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.081     4.446    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y91         LUT3 (Prop_lut3_I2_O)        0.296     4.742 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.034     5.776    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X28Y92         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.524    12.703    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y92         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.601ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.715ns (25.305%)  route 2.111ns (74.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.652     2.946    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.081     4.446    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y91         LUT3 (Prop_lut3_I2_O)        0.296     4.742 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.030     5.772    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y92         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.524    12.703    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y92         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  6.601    

Slack (MET) :             6.601ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.715ns (25.305%)  route 2.111ns (74.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.652     2.946    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.081     4.446    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y91         LUT3 (Prop_lut3_I2_O)        0.296     4.742 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.030     5.772    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y92         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.524    12.703    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y92         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  6.601    

Slack (MET) :             6.601ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.715ns (25.305%)  route 2.111ns (74.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.652     2.946    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDPE (Prop_fdpe_C_Q)         0.419     3.365 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.081     4.446    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y91         LUT3 (Prop_lut3_I2_O)        0.296     4.742 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.030     5.772    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y92         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       1.524    12.703    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y92         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  6.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.688%)  route 0.250ns (57.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.575     0.911    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.122    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.179     1.346    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y93         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.844     1.210    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y93         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.282     0.928    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.688%)  route 0.250ns (57.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.575     0.911    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.122    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.179     1.346    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y93         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.844     1.210    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y93         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.282     0.928    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.688%)  route 0.250ns (57.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.575     0.911    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.122    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.179     1.346    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y93         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.844     1.210    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y93         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.928    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.688%)  route 0.250ns (57.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.575     0.911    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.122    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.179     1.346    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y93         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.844     1.210    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y93         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.282     0.928    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.836    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.688%)  route 0.250ns (57.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.575     0.911    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.122    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.179     1.346    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y93         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.844     1.210    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.282     0.928    
    SLICE_X29Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     0.833    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.377%)  route 0.286ns (60.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.575     0.911    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.122    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.216     1.383    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X30Y91         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.843     1.209    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.377%)  route 0.286ns (60.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.575     0.911    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.122    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.216     1.383    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X30Y91         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.843     1.209    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.377%)  route 0.286ns (60.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.575     0.911    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.122    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.216     1.383    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X30Y91         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.843     1.209    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.377%)  route 0.286ns (60.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.575     0.911    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.122    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.216     1.383    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X30Y91         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.843     1.209    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.377%)  route 0.286ns (60.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.575     0.911    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.122    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.216     1.383    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X31Y91         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27538, routed)       0.843     1.209    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.927    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.548    





