INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_no_hazard_unit/pipeline_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memtoregD, assumed default net type wire [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_no_hazard_unit/pipeline_mips.sv:64]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_no_hazard_unit/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_no_hazard_unit/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_no_hazard_unit/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_only_pipeline/Lab10_only_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
