Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : riscv
Version: J-2014.09-SP4
Date   : Sun Feb 24 11:09:28 2019
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)
    gtech (File: /ecelib/linware/synopsys15/dc/libraries/syn/gtech.db)

Number of ports:                           34
Number of nets:                            94
Number of cells:                           44
Number of combinational cells:             43
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          7
Number of references:                      21

Combinational area:              85178.649130
Buf/Inv area:                     4827.719447
Noncombinational area:          112457.707108
Macro/Black Box area:                0.000000
Net Interconnect area:          123764.478016

Total cell area:                197636.356237
Total area:                     321400.834253

Information: This design contains unmapped logic. (RPT-7)

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-    Black-
                                  Total        Total    national    national     boxes   Design
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------
riscv                             197636.3562    100.0     89.2045       0.0000  0.0000  riscv
dp                                197547.1517    100.0   4087.9063     227.7130  0.0000  Datapath
dp/data_mem                       184934.7472     93.6  76510.8138  108423.9334  0.0000  datamemory
dp/instr_mem                           0.0000      0.0      0.0000       0.0000  0.0000  instructionmemory
dp/rf                               8296.7852      4.2   4490.7245    3806.0607  0.0000  RegFile
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------
Total                                                   85178.6491  112457.7071  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_60J3_122_2636     str      1   277.6639      0.1%
  DW01_add            apparch      2   247.4400      0.1%
  DW_cmp              apparch      6   845.7100      0.4%
  DW_leftsh              astr      1   536.7517      0.3%
  DW_rightsh             astr      2   972.6093      0.5%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  1   277.6639      0.1%
  Total:                          12  2880.1749      1.5%

Subtotal of datapath(DP_OP) cell area:  277.6639  0.1%  (estimated)
Total synthetic cell area:              2880.1749  1.5%  (estimated)

1
