Startpoint: _60351_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: icache.data_mems_0__data_mem.macro_mem
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _60351_/CK (DFF_X1)
   0.21    0.21 ^ _60351_/Q (DFF_X1)
   0.06    0.27 ^ _33611_/ZN (AND2_X1)
   0.05    0.32 ^ _33676_/ZN (AND3_X2)
   0.03    0.35 v _33714_/ZN (NAND4_X1)
   0.06    0.41 v _33716_/Z (MUX2_X1)
   0.06    0.47 v _33718_/Z (MUX2_X1)
   0.06    0.53 v _33720_/Z (MUX2_X1)
   0.06    0.60 v _33722_/Z (MUX2_X1)
   0.06    0.66 v _33725_/Z (MUX2_X1)
   0.06    0.71 ^ _33729_/ZN (AOI221_X1)
   0.03    0.74 v _33734_/ZN (OAI21_X1)
   0.05    0.79 ^ _33736_/ZN (AOI221_X2)
   0.03    0.83 v _33741_/ZN (OAI211_X1)
   0.04    0.87 ^ _33743_/ZN (AOI22_X1)
   0.03    0.90 v _33747_/ZN (OAI21_X1)
   0.05    0.95 ^ _33750_/ZN (AOI221_X2)
   0.03    0.98 v _33754_/ZN (OAI21_X1)
   0.04    1.02 ^ _33759_/ZN (AOI22_X2)
   0.02    1.04 v _33761_/ZN (OAI21_X1)
   0.03    1.07 ^ _33763_/ZN (AOI21_X1)
   0.03    1.10 v _33767_/ZN (OAI21_X1)
   0.05    1.15 ^ _33771_/ZN (AOI221_X2)
   0.03    1.17 v _33775_/ZN (OAI21_X1)
   0.04    1.21 v _33782_/ZN (AND2_X1)
   0.04    1.25 ^ _33786_/ZN (OAI21_X2)
   0.02    1.27 v _33788_/ZN (AOI221_X2)
   0.05    1.32 ^ _33790_/ZN (OAI21_X1)
   0.02    1.34 v _33793_/ZN (AOI21_X1)
   0.06    1.40 v _33795_/Z (MUX2_X1)
   0.06    1.47 v _33797_/Z (MUX2_X1)
   0.04    1.50 ^ _33799_/ZN (AOI211_X1)
   0.04    1.54 ^ _33803_/ZN (OR3_X1)
   0.02    1.55 v _33805_/ZN (NAND2_X1)
   0.06    1.61 v _33807_/Z (MUX2_X1)
   0.06    1.68 v _33809_/Z (MUX2_X1)
   0.05    1.73 ^ _33811_/ZN (AOI211_X1)
   0.02    1.75 v _33814_/ZN (OAI21_X1)
   0.06    1.82 v _33816_/Z (MUX2_X1)
   0.06    1.88 v _33818_/Z (MUX2_X1)
   0.04    1.92 ^ _33820_/ZN (AOI21_X1)
   0.02    1.94 v _33823_/ZN (OAI21_X1)
   0.06    2.00 v _33826_/Z (MUX2_X1)
   0.04    2.04 ^ _33828_/ZN (AOI21_X1)
   0.02    2.06 v _33829_/ZN (AOI21_X1)
   0.04    2.10 ^ _33834_/ZN (OAI21_X1)
   0.02    2.11 v _33836_/ZN (AOI22_X1)
   0.07    2.18 v _33839_/ZN (OR3_X1)
   0.04    2.22 ^ _33844_/ZN (AOI22_X1)
   0.02    2.25 v _33846_/ZN (OAI21_X1)
   0.08    2.32 v _33848_/Z (MUX2_X2)
   0.12    2.44 ^ _33850_/ZN (AOI21_X4)
   0.05    2.49 ^ _33851_/Z (BUF_X8)
   0.05    2.54 ^ _33852_/Z (BUF_X8)
   0.04    2.58 ^ _33853_/Z (BUF_X8)
   0.04    2.62 ^ _33905_/Z (BUF_X8)
   0.03    2.65 v _33906_/ZN (NAND3_X1)
   0.06    2.71 ^ _33909_/ZN (OAI221_X2)
   0.06    2.77 v _33913_/ZN (OAI21_X4)
   0.03    2.80 ^ _34051_/ZN (OAI21_X4)
   0.23    3.03 ^ buffer151/Z (BUF_X4)
   0.26    3.29 ^ buffer152/Z (BUF_X4)
   0.00    3.29 ^ icache.data_mems_0__data_mem.macro_mem/addr_in[5] (nangate45_64x512_1P_BM)
           3.29   data arrival time

   5.40    5.40   clock CLK (rise edge)
   0.00    5.40   clock network delay (ideal)
   0.00    5.40   clock reconvergence pessimism
           5.40 ^ icache.data_mems_0__data_mem.macro_mem/clk (nangate45_64x512_1P_BM)
  -1.00    4.40   library setup time
           4.40   data required time
---------------------------------------------------------
           4.40   data required time
          -3.29   data arrival time
---------------------------------------------------------
           1.11   slack (MET)


