
                                  ICV_Master 

         Version Q-2019.12-SP1-1 for linux64 - Feb 24, 2020 cl#5351723

                    Copyright (c) 1996 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Called as: icv -f openaccess -i lab4 -c XNOR -oa_view layout -oa_lib_defs /DCNFS/users/student/mpang/ELEN153/lib.defs -oa_layer_map /DCNFS/applications/synopsys/2019/app/SAED/SAED_PDK90nm/techfiles/saed_pdk90_layer.map -oa_dm5 -vue /DCNFS/users/student/mpang/ELEN153/synopsys_custom/pvjob_lab4.XNOR.icv.drc/rules.drc.9m_saed90_icv.drc.rs

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 

User name:        mpang
Layout format:    OPENACCESS
Input file name:  lab4
Top cell name:    XNOR
Time started:     2023/05/15 04:12:51PM

--------------------------------------------------------------------------------
                          Signoff Rules to be Executed                          
--------------------------------------------------------------------------------

@ "CO.E.6: CONT is not enclosed by M1"
@ "CO.E.6: Minimum enclosure of any contact bby M1 0.005um"
@ "R.CO.E.1: Poly Contact is not enclosed by Poly, min. enclosure is 0.04um"
@ "R.CO.E.2: Minimum enclosure by DIFF=0.04um"
@ "R.CO.E.5: Minimum butted diffusion NIPM enclosure of S/D contact 0.06um"
@ "R.CO.E.5: Minimum butted diffusion PIPM enclosure of S/D contact 0.06um"
@ "R.CO.E3: Min enclosure by poly at least two apposite sides"
@ "R.CO.E4: Min enclosure by diff at least two apposite sides"
@ "R.CO.E7: Min enclosure of contact at end of line"
@ "R.CO.S.1: Minimum contact spacing=0.13um"
@ "R.CO.S.2: (Contact inside DIFF) Min. space to gate=0.12um"
@ "R.CO.S.3: (Contact inside Poly) Min. space to Active=0.12um"
@ "R.CO.W.1: Exact contact size 0.13x0.13um"
@ "R.DIFF.A.1  DIFF minimum area = 0.08um^2"
@ "R.DIFF.E.1 Source/Drain N+active to Pwell edge ( min enclosure by well ) is 0.24"
@ "R.DIFF.E.1 Source/Drain P+active to Nwell edge ( min enclosure by well ) is 0.24"
@ "R.DIFF.E.2 NTAP minimum enclosure by NWELL 0.2"
@ "R.DIFF.E.2 PTAP minimum enclosure by PWELL 0.2"
@ "R.DIFF.R.1 DIFF must be fully covered by NIMP/PIMP"
@ "R.DIFF.S.1 Minimum spacing is 0.14"
@ "R.DIFF.S.2 Minimum spacing in DIFF_25 is 0.18"
@ "R.DIFF.S.2 Minimum spacing in DIFF_33 is 0.18"
@ "R.DIFF.W.1 Minimum width is 0.12"
@ "R.DIFF_25.E.1 Minimum  DIFF enclosure 0.3um"
@ "R.DIFF_25.S.1 Minimum spacing is 0.66um"
@ "R.DIFF_25.S.2 Minimum space external Active 0.14um"
@ "R.DIFF_25.W.1 Minimum width is 0.66um"
@ "R.DIFF_33.E.1 Minimum  DIFF enclosure 0.14um"
@ "R.DIFF_33.S.1 Minimum spacing is 0.66"
@ "R.DIFF_33.S.2 Minimum space external Active 0.14um"
@ "R.DIFF_33.W.1 Minimum width is 0.66um"
@ "R.DNW.E.1 Minimum enclosure, N+Active by isolated P-Well is 0.7"
@ "R.DNW.E.2 Minimum enclosure, N_Well beyond Deep_N_Well edge is 1.5"
@ "R.DNW.O.1 Minimum overlap, N_Well over Deep_N_Well edge is 0.5"
@ "R.DNW.S.1 Minumum spacing, Deep_N_Well to Deep_N_Well is 5"
@ "R.DNW.S.2 Minimum spacing, Deep_N_Well to unrelated N_Well is 3.5"
@ "R.DNW.S.3 Minimum spacing, external N+Active to Deep_N_Well is 2"
@ "R.DNW.S.4 Minimum spacing, P+Active in N_Well to its Deep_N_Well is 1"
@ "R.DNW.W.1 Minimum width is 3.5"
@ "R.G.1 45 and 90 degree gate benting is not allowed"
@ "R.M1.A.1  M1 minimum area = 0.07um^2"
@ "R.M1.S.1: Minimum spacing=0.14um"
@ "R.M1.S.2: Minimum spacing when either metal line is wider than 5um = 1.5u"
@ "R.M1.W.1: Minimum width=0.14um"
@ "R.M2.A.1  M2 minimum area = 0.07um^2"
@ "R.M2.S.1: Minimum spacing=0.16um"
@ "R.M2.S.2: Minimum spacing when either metal line is wider than 5um = 1.5u"
@ "R.M2.W.1: Minimum width=0.16um"
@ "R.M3.A.1  m3 minimum area = 0.07um^2"
@ "R.M3.S.1: Minimum spacing=0.16um"
@ "R.M3.S.2: Minimum spacing when either metal line is wider than 5um = 1.5u"
@ "R.M3.W.1: Minimum width=0.16um"
@ "R.M4.A.1  m4 minimum area = 0.07um^2"
@ "R.M4.S.1: Minimum spacing=0.16um"
@ "R.M4.S.2: Minimum spacing when either metal line is wider than 5um = 1.5u"
@ "R.M4.W.1: Minimum width=0.16um"
@ "R.M5.A.1  M5 minimum area = 0.07um^2"
@ "R.M5.S.1: Minimum spacing=0.16um"
@ "R.M5.S.2: Minimum spacing when either metal line is wider than 5um = 1.5u"
@ "R.M5.W.1: Minimum width=0.16um"
@ "R.M6.A.1  M6 minimum area = 0.07um^2"
@ "R.M6.S.1: Minimum spacing=0.16um"
@ "R.M6.S.2: Minimum spacing when either metal line is wider than 5um = 1.5u"
@ "R.M6.W.1: Minimum width=0.16um"
@ "R.M7.A.1  M7 minimum area = 0.07um^2"
@ "R.M7.S.1: Minimum spacing=0.16um"
@ "R.M7.S.2: Minimum spacing when either metal line is wider than 5um = 1.5u"
@ "R.M7.W.1: Minimum width=0.16um"
@ "R.M8.A.1  M8 minimum area = 0.07um^2"
@ "R.M8.S.1: Minimum spacing=0.16um"
@ "R.M8.S.2: Minimum spacing when either metal line is wider than 5um = 1.5u"
@ "R.M8.W.1: Minimum width=0.16um"
@ "R.MT.A.1  MT minimum area = 0.14um^2"
@ "R.MT.S.1: Minimum spacing=0.45um"
@ "R.MT.S.2: Minimum spacing when either metal line is wider than 5um, 1.5u"
@ "R.MT.W.1: Minimum width=0.45um"
@ "R.NIMP.E.1 Enclosure of P+Active is 0.14"
@ "R.NIMP.E.2 Enclosure of PTAP 0.04"
@ "R.NIMP.O.1 Minimum active overlap is 0.14"
@ "R.NIMP.S.1 Minimum space is 0.24"
@ "R.NIMP.S.3 Minimum spacing to N+Active in P_Well is 0.14"
@ "R.NIMP.W.1 Minimum width is 0.24"
@ "R.NWELL.S.1 Minimum spacing between wells at same potential is 0.65"
@ "R.NWELL.W.1 Minimum width is 0.65"
@ "R.PAD.E.1 Minimum enclosure by MT 2um"
@ "R.PAD.S.1 Minimum spacing 10um"
@ "R.PAD.S.2 PAD metal minimum space to unrelated MT 3um"
@ "R.PAD.W.1 PAD minimum width 60um"
@ "R.PIMP.E.1 Enclosure of P+Active is 0.14"
@ "R.PIMP.E.2 Enclosure of PTAP 0.04"
@ "R.PIMP.O.1 Minimum active overlap is 0.14"
@ "R.PIMP.S.1 Minimum space is 0.24"
@ "R.PIMP.S.2 Overlap of NIMP and PIMP is not allowed"
@ "R.PIMP.S.3 Minimum spacing to N+Active in P_Well is 0.14"
@ "R.PIMP.W.1 Minimum width is 0.24"
@ "R.PO.EX.1: Minimum gate extension of active (endcap)  0.18um"
@ "R.PO.EX.2 Minimun Active extension of gate = 0.16um"
@ "R.PO.S.1: PO minimum spacing over field 0.18um"
@ "R.PO.S.2: PO minimum spacing over active 0.2um"
@ "R.PO.S.3: Minimum field poly to DIFF spacing=0.05um"
@ "R.PO.W.1: Minimum width=0.1um"
@ "R.PO.W.2: Minimum poly width in a thick oxide gate 0.28um"
@ "R.PO.W.2: Minimum poly width in a thick oxide gate 0.38um"
@ "R.SBLK.EX.1: Minimum SBLK extension of poly or active 0.24um"
@ "R.SBLK.EX.2: Minimum poly extension of SBLK 0.24um"
@ "R.SBLK.S.1: SBLK minimum spacing 0.44um"
@ "R.SBLK.S.2 Minimum space, SBLK to contact 0.24um"
@ "R.SBLK.S.2: No contacts are allowed inside SBLK"
@ "R.SBLK.S.3 Minimum space, SBLK to external diff 0.24um"
@ "R.SBLK.S.4 Minimum space, SBLK to external poly 0.3um"
@ "R.SBLK.S.5: Minimum spacing of poly resistors in a single SBLK region 0.3um"
@ "R.SBLK.S.6 Minimum space, SBLK to poly (in a single active region) 0.4um"
@ "R.SBLK.W.1 SBLK minimum width 0.44um"
@ "R.SBLK.W.2: Minimum poly width in unsiliside resistor 0.39um"
@ "R.VIA1.E.1: Minimum enclosure by M1 and M2 0.005um"
@ "R.VIA1.E.1: VIA1 must be covered by M1 and M2, min. enclosure is 0.005um"
@ "R.VIA1.E.2: Minimum VIA1 enclosure by M1 and M2 at end-of-line 0.05um"
@ "R.VIA1.S.1: Minimum via1 spacing 0.16um"
@ "R.VIA1.W.1: Exact size = 0.14 x 0.14um"
@ "R.VIA2.E.1: Minimum enclosure by M2 and M3 0.005um"
@ "R.VIA2.E.1: VIA2 must be covered by M2 and M3, min. enclosure is 0.005um"
@ "R.VIA2.E.2: Minimum VIA2 enclosure by M2 and M3 at end-of-line 0.05um"
@ "R.VIA2.S.1: Minimum via2 spacing 0.16um"
@ "R.VIA3.E.1: Minimum enclosure by M3 and M4 0.005um"
@ "R.VIA3.E.1: VIA3 must be covered by M3 and M4, min. enclosure is 0.005um"
@ "R.VIA3.E.2: Minimum VIA3 enclosure by M3 at end-of-line 0.05um"
@ "R.VIA3.S.1: Minimum via3 spacing 0.16um"
@ "R.VIA3.W.1: Exact size = 0.14 x 0.14um"
@ "R.VIA4.E.1: Minimum enclosure by M4 and M5 0.005um"
@ "R.VIA4.E.1: VIA4 must be covered by M4 and M5, min. enclosure is 0.005um"
@ "R.VIA4.E.2: Minimum VIA4 enclosure by M4 and M5 at end-of-line 0.05um"
@ "R.VIA4.S.1: Minimum via4 spacing 0.16um"
@ "R.VIA4.W.1: Exact size = 0.14 x 0.14um"
@ "R.VIA5.E.1: Minimum enclosure by M5 and M6 0.005um"
@ "R.VIA5.E.1: VIA5 must be covered by M5 and M6, min. enclosure is 0.005um"
@ "R.VIA5.E.2: Minimum VIA5 enclosure by M5 and M6 at end-of-line 0.05um"
@ "R.VIA5.S.1: Minimum via5 spacing 0.16um"
@ "R.VIA5.W.1: Exact size = 0.14 x 0.14um"
@ "R.VIA6.E.1: Minimum enclosure by M6 and M7 0.005um"
@ "R.VIA6.E.1: VIA6 must be covered by M6 and M7, min. enclosure is 0.005um"
@ "R.VIA6.E.2: Minimum VIA6 enclosure by M6 and M7 at end-of-line 0.05um"
@ "R.VIA6.S.1: Minimum via6 spacing 0.16um"
@ "R.VIA6.W.1: Exact size = 0.14 x 0.14um"
@ "R.VIA7.E.1: Minimum enclosure by M7 and M8 0.005um"
@ "R.VIA7.E.1: VIA7 must be covered by M7 and M8, min. enclosure is 0.005um"
@ "R.VIA7.E.2: Minimum VIA7 enclosure by M7 and M8 at end-of-line 0.05um"
@ "R.VIA7.S.1: Minimum via7 spacing 0.16um"
@ "R.VIA7.W.1: Exact size = 0.14 x 0.14um"
@ "R.VIA8.E.1: Minimum enclosure by M8 and M9 0.05um"
@ "R.VIA8.E.1: VIA8 must be covered by M8 and M9, min. enclosure is 0.05um"
@ "R.VIA8.E.2: Minimum VIA8 enclosure by M8 and M9 at end-of-line 0.08um"
@ "R.VIA8.S.1: Minimum via8 spacing 0.34um"
@ "R.VIA8.W.1: Exact size = 0.36 x 0.36um"
