{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1594131709324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594131709324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 07 07:21:48 2020 " "Processing started: Tue Jul 07 07:21:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594131709324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1594131709324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSXPi2 -c MSXPi2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSXPi2 -c MSXPi2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1594131709324 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1594131712046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxpi2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msxpi2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSXPi2-ppl_type " "Found design unit 1: MSXPi2-ppl_type" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594131716232 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSXPi2 " "Found entity 1: MSXPi2" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594131716232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594131716232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSXPi2 " "Elaborating entity \"MSXPi2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1594131717770 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rpi_on_s MSXPi2.vhd(89) " "Verilog HDL or VHDL warning at MSXPi2.vhd(89): object \"rpi_on_s\" assigned a value but never read" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1594131717787 "|MSXPi2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rpi_d MSXPi2.vhd(117) " "VHDL Process Statement warning at MSXPi2.vhd(117): signal \"rpi_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1594131717787 "|MSXPi2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rpi_d_s MSXPi2.vhd(112) " "VHDL Process Statement warning at MSXPi2.vhd(112): inferring latch(es) for signal or variable \"rpi_d_s\", which holds its previous value in one or more paths through the process" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 112 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1594131717787 "|MSXPi2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpi_d_s\[0\] MSXPi2.vhd(112) " "Inferred latch for \"rpi_d_s\[0\]\" at MSXPi2.vhd(112)" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594131717787 "|MSXPi2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpi_d_s\[1\] MSXPi2.vhd(112) " "Inferred latch for \"rpi_d_s\[1\]\" at MSXPi2.vhd(112)" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594131717804 "|MSXPi2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpi_d_s\[2\] MSXPi2.vhd(112) " "Inferred latch for \"rpi_d_s\[2\]\" at MSXPi2.vhd(112)" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594131717804 "|MSXPi2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpi_d_s\[3\] MSXPi2.vhd(112) " "Inferred latch for \"rpi_d_s\[3\]\" at MSXPi2.vhd(112)" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594131717804 "|MSXPi2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpi_d_s\[4\] MSXPi2.vhd(112) " "Inferred latch for \"rpi_d_s\[4\]\" at MSXPi2.vhd(112)" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594131717804 "|MSXPi2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpi_d_s\[5\] MSXPi2.vhd(112) " "Inferred latch for \"rpi_d_s\[5\]\" at MSXPi2.vhd(112)" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594131717804 "|MSXPi2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpi_d_s\[6\] MSXPi2.vhd(112) " "Inferred latch for \"rpi_d_s\[6\]\" at MSXPi2.vhd(112)" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594131717804 "|MSXPi2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rpi_d_s\[7\] MSXPi2.vhd(112) " "Inferred latch for \"rpi_d_s\[7\]\" at MSXPi2.vhd(112)" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594131717804 "|MSXPi2"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "rpi_d\[0\] " "Inserted always-enabled tri-state buffer between \"rpi_d\[0\]\" and its non-tri-state driver." {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "rpi_d\[1\] " "Inserted always-enabled tri-state buffer between \"rpi_d\[1\]\" and its non-tri-state driver." {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "rpi_d\[2\] " "Inserted always-enabled tri-state buffer between \"rpi_d\[2\]\" and its non-tri-state driver." {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "rpi_d\[3\] " "Inserted always-enabled tri-state buffer between \"rpi_d\[3\]\" and its non-tri-state driver." {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "rpi_d\[4\] " "Inserted always-enabled tri-state buffer between \"rpi_d\[4\]\" and its non-tri-state driver." {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "rpi_d\[5\] " "Inserted always-enabled tri-state buffer between \"rpi_d\[5\]\" and its non-tri-state driver." {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "rpi_d\[6\] " "Inserted always-enabled tri-state buffer between \"rpi_d\[6\]\" and its non-tri-state driver." {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "rpi_d\[7\] " "Inserted always-enabled tri-state buffer between \"rpi_d\[7\]\" and its non-tri-state driver." {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594131719666 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1594131719666 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "rpi_d\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"rpi_d\[0\]\" is moved to its source" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "rpi_d\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"rpi_d\[1\]\" is moved to its source" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "rpi_d\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"rpi_d\[2\]\" is moved to its source" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "rpi_d\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"rpi_d\[3\]\" is moved to its source" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "rpi_d\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"rpi_d\[4\]\" is moved to its source" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "rpi_d\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"rpi_d\[5\]\" is moved to its source" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "rpi_d\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"rpi_d\[6\]\" is moved to its source" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1594131719666 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "rpi_d\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"rpi_d\[7\]\" is moved to its source" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1594131719666 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1594131719666 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "rpi_d\[0\]~synth " "Node \"rpi_d\[0\]~synth\"" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594131719718 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rpi_d\[1\]~synth " "Node \"rpi_d\[1\]~synth\"" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594131719718 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rpi_d\[2\]~synth " "Node \"rpi_d\[2\]~synth\"" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594131719718 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rpi_d\[3\]~synth " "Node \"rpi_d\[3\]~synth\"" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594131719718 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rpi_d\[4\]~synth " "Node \"rpi_d\[4\]~synth\"" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594131719718 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rpi_d\[5\]~synth " "Node \"rpi_d\[5\]~synth\"" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594131719718 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rpi_d\[6\]~synth " "Node \"rpi_d\[6\]~synth\"" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594131719718 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rpi_d\[7\]~synth " "Node \"rpi_d\[7\]~synth\"" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594131719718 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1594131719718 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M1 " "No output dependent on input pin \"M1\"" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594131720299 "|MSXPi2|M1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rpi_on " "No output dependent on input pin \"rpi_on\"" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 72 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594131720299 "|MSXPi2|rpi_on"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1 " "No output dependent on input pin \"GPIO_1\"" {  } { { "MSXPi2.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2.vhd" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594131720299 "|MSXPi2|GPIO_1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1594131720299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1594131720316 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1594131720316 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1594131720316 ""} { "Info" "ICUT_CUT_TM_MCELLS" "38 " "Implemented 38 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1594131720316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1594131720316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594131720897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 07 07:22:00 2020 " "Processing ended: Tue Jul 07 07:22:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594131720897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594131720897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594131720897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1594131720897 ""}
