

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Tue Sep  5 22:43:16 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.426 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       27|       27| 89.991 ns | 89.991 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 29 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %x_read" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:476]   --->   Operation 30 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 31 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Repl2_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 32 'partselect' 'p_Repl2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Repl2_s = trunc i64 %p_Val2_s"   --->   Operation 33 'trunc' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.61ns)   --->   "%icmp_ln209 = icmp_eq  i11 %p_Repl2_13, i11" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 34 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.98ns)   --->   "%icmp_ln18 = icmp_ne  i52 %p_Repl2_s, i52" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 35 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns)   --->   "%x_is_NaN = and i1 %icmp_ln209, i1 %icmp_ln18" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 36 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.98ns)   --->   "%icmp_ln828 = icmp_eq  i52 %p_Repl2_s, i52"   --->   Operation 37 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.12ns)   --->   "%x_is_inf = and i1 %icmp_ln209, i1 %icmp_ln828" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 38 'and' 'x_is_inf' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i11 %p_Repl2_13" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:503]   --->   Operation 39 'zext' 'zext_ln503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.53ns)   --->   "%m_exp = add i12, i12 %zext_ln503" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:503]   --->   Operation 40 'add' 'm_exp' <Predicate = true> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i2.i52, i2, i52 %p_Repl2_s"   --->   Operation 41 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.75ns)   --->   "%sub_ln657 = sub i54, i54 %p_Result_s"   --->   Operation 42 'sub' 'sub_ln657' <Predicate = true> <Delay = 0.75> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.26ns)   --->   "%select_ln253 = select i1 %p_Result_37, i54 %sub_ln657, i54 %p_Result_s" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 43 'select' 'select_ln253' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32"   --->   Operation 44 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.53ns)   --->   "%sub_ln1311 = sub i11, i11 %p_Repl2_13"   --->   Operation 45 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 46 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %m_exp"   --->   Operation 47 'select' 'ush' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.62ns)   --->   "%icmp_ln338 = icmp_sgt  i12 %m_exp, i12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 48 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_30 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %select_ln253, i7"   --->   Operation 49 'bitconcatenate' 'p_Val2_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1308 = sext i61 %p_Val2_30"   --->   Operation 50 'sext' 'sext_ln1308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sh_prom_i_i371_cast_cast_cast_cast_cast = sext i12 %ush"   --->   Operation 51 'sext' 'sh_prom_i_i371_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sh_prom_i_i371_cast_cast_cast_cast_cast_cast = zext i32 %sh_prom_i_i371_cast_cast_cast_cast_cast"   --->   Operation 52 'zext' 'sh_prom_i_i371_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%ashr_ln1287 = ashr i71 %sext_ln1308, i71 %sh_prom_i_i371_cast_cast_cast_cast_cast_cast"   --->   Operation 53 'ashr' 'ashr_ln1287' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%shl_ln1253 = shl i71 %sext_ln1308, i71 %sh_prom_i_i371_cast_cast_cast_cast_cast_cast"   --->   Operation 54 'shl' 'shl_ln1253' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.10ns) (out node of the LUT)   --->   "%p_Val2_24 = select i1 %isNeg, i71 %ashr_ln1287, i71 %shl_ln1253"   --->   Operation 55 'select' 'p_Val2_24' <Predicate = true> <Delay = 1.10> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %p_Val2_24, i32, i32"   --->   Operation 56 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sh_prom_i_i351_cast_cast_cast_cast_cast_cast = zext i32 %sh_prom_i_i371_cast_cast_cast_cast_cast"   --->   Operation 57 'zext' 'sh_prom_i_i351_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%shl_ln1253_1 = shl i64 %trunc_ln7, i64 %sh_prom_i_i351_cast_cast_cast_cast_cast_cast"   --->   Operation 58 'shl' 'shl_ln1253_1' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%ashr_ln1287_1 = ashr i64 %trunc_ln7, i64 %sh_prom_i_i351_cast_cast_cast_cast_cast_cast"   --->   Operation 59 'ashr' 'ashr_ln1287_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln662_6 = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %p_Val2_24, i32, i32"   --->   Operation 60 'partselect' 'trunc_ln662_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %p_Val2_24, i32"   --->   Operation 61 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i16 %trunc_ln662_6"   --->   Operation 62 'sext' 'sext_ln1070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [3/3] (0.99ns) (grouped into DSP with root node p_Val2_27)   --->   "%mul_ln1072 = mul i31, i31 %sext_ln1070"   --->   Operation 63 'mul' 'mul_ln1072' <Predicate = true> <Delay = 0.99> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i71 %p_Val2_24"   --->   Operation 64 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%select_ln1322 = select i1 %isNeg, i64 %shl_ln1253_1, i64 %ashr_ln1287_1"   --->   Operation 65 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%shl_ln682_14 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln1322, i7"   --->   Operation 66 'bitconcatenate' 'shl_ln682_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.09ns) (out node of the LUT)   --->   "%icmp_ln1453 = icmp_ne  i71 %shl_ln682_14, i71 %sext_ln1308"   --->   Operation 67 'icmp' 'icmp_ln1453' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 68 [2/3] (0.99ns) (grouped into DSP with root node p_Val2_27)   --->   "%mul_ln1072 = mul i31, i31 %sext_ln1070"   --->   Operation 68 'mul' 'mul_ln1072' <Predicate = true> <Delay = 0.99> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node p_Val2_27)   --->   "%mul_ln1072 = mul i31, i31 %sext_ln1070"   --->   Operation 69 'mul' 'mul_ln1072' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln682_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_38, i18"   --->   Operation 70 'bitconcatenate' 'shl_ln682_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i19 %shl_ln682_12"   --->   Operation 71 'sext' 'sext_ln1146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (0.64ns) (root node of the DSP)   --->   "%p_Val2_27 = add i31 %sext_ln1146, i31 %mul_ln1072"   --->   Operation 72 'add' 'p_Val2_27' <Predicate = true> <Delay = 0.64> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.66>
ST_5 : Operation 73 [1/2] (0.64ns) (root node of the DSP)   --->   "%p_Val2_27 = add i31 %sext_ln1146, i31 %mul_ln1072"   --->   Operation 73 'add' 'p_Val2_27' <Predicate = true> <Delay = 0.64> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %p_Val2_27, i32, i32"   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln804_2)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %p_Val2_27, i32"   --->   Operation 75 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %p_Val2_27"   --->   Operation 76 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.69ns)   --->   "%icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18"   --->   Operation 77 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.54ns)   --->   "%add_ln649 = add i13, i13 %trunc_ln"   --->   Operation 78 'add' 'add_ln649' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln804_2)   --->   "%select_ln804 = select i1 %icmp_ln805, i13 %trunc_ln, i13 %add_ln649"   --->   Operation 79 'select' 'select_ln804' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln804_2 = select i1 %p_Result_30, i13 %select_ln804, i13 %trunc_ln"   --->   Operation 80 'select' 'select_ln804_2' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i13 %select_ln804_2"   --->   Operation 81 'sext' 'sext_ln1072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [5/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i71, i71 %sext_ln1072"   --->   Operation 82 'mul' 'mul_ln1072_12' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 83 [4/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i71, i71 %sext_ln1072"   --->   Operation 83 'mul' 'mul_ln1072_12' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 84 [3/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i71, i71 %sext_ln1072"   --->   Operation 84 'mul' 'mul_ln1072_12' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 85 [2/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i71, i71 %sext_ln1072"   --->   Operation 85 'mul' 'mul_ln1072_12' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 86 [1/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i71, i71 %sext_ln1072"   --->   Operation 86 'mul' 'mul_ln1072_12' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %mul_ln1072_12, i32, i32"   --->   Operation 87 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.95>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_39, i1"   --->   Operation 88 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.79ns)   --->   "%p_Val2_28 = sub i59 %trunc_ln657, i59 %and_ln"   --->   Operation 89 'sub' 'p_Val2_28' <Predicate = true> <Delay = 0.79> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_28, i32, i32"   --->   Operation 90 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_34 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_28, i32, i32"   --->   Operation 91 'partselect' 'p_Val2_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%p_Val2_33 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_28, i32, i32"   --->   Operation 92 'partselect' 'p_Val2_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%p_Val2_29 = trunc i59 %p_Val2_28"   --->   Operation 93 'trunc' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_28, i32, i32"   --->   Operation 94 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln492_6 = zext i8 %p_Result_i"   --->   Operation 95 'zext' 'zext_ln492_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_6"   --->   Operation 96 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (1.15ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 97 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln492_7 = zext i8 %p_Val2_33"   --->   Operation 98 'zext' 'zext_ln492_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_7"   --->   Operation 99 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (1.15ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 100 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 1.82>
ST_12 : Operation 101 [1/2] (1.15ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 101 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 102 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i35 %p_Val2_29"   --->   Operation 103 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln657_27 = zext i10 %lshr_ln"   --->   Operation 104 'zext' 'zext_ln657_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.66ns)   --->   "%add_ln1146_15 = add i36 %zext_ln657_27, i36 %zext_ln657"   --->   Operation 105 'add' 'add_ln1146_15' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/2] (1.15ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 106 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 2.27>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_i = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %p_Val2_33, i9, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1"   --->   Operation 107 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1072_12 = zext i43 %tmp_i"   --->   Operation 108 'zext' 'zext_ln1072_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1072_13 = zext i36 %add_ln1146_15"   --->   Operation 109 'zext' 'zext_ln1072_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [2/2] (2.27ns)   --->   "%mul_ln1072_14 = mul i79 %zext_ln1072_13, i79 %zext_ln1072_12"   --->   Operation 110 'mul' 'mul_ln1072_14' <Predicate = true> <Delay = 2.27> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.27>
ST_14 : Operation 111 [1/2] (2.27ns)   --->   "%mul_ln1072_14 = mul i79 %zext_ln1072_13, i79 %zext_ln1072_12"   --->   Operation 111 'mul' 'mul_ln1072_14' <Predicate = true> <Delay = 2.27> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln657_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln1072_14, i32, i32"   --->   Operation 112 'partselect' 'trunc_ln657_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln492_8 = zext i8 %p_Val2_34"   --->   Operation 113 'zext' 'zext_ln492_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_8"   --->   Operation 114 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [2/2] (1.15ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 115 'load' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 15 <SV = 14> <Delay = 1.35>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i43 %tmp_i"   --->   Operation 116 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln657_28 = zext i20 %trunc_ln657_s"   --->   Operation 117 'zext' 'zext_ln657_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.66ns)   --->   "%add_ln657 = add i36 %zext_ln657_28, i36 %add_ln1146_15"   --->   Operation 118 'add' 'add_ln657' <Predicate = true> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln657_29 = zext i36 %add_ln657"   --->   Operation 119 'zext' 'zext_ln657_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.68ns)   --->   "%add_ln657_11 = add i44 %zext_ln1146, i44 %zext_ln657_29"   --->   Operation 120 'add' 'add_ln657_11' <Predicate = true> <Delay = 0.68> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/2] (1.15ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 121 'load' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 122 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%lshr_ln662_s = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %p_Val2_34, i1, i40 %tmp_40"   --->   Operation 123 'bitconcatenate' 'lshr_ln662_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1072_14 = zext i49 %lshr_ln662_s"   --->   Operation 124 'zext' 'zext_ln1072_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1072_15 = zext i44 %add_ln657_11"   --->   Operation 125 'zext' 'zext_ln1072_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [5/5] (2.15ns)   --->   "%mul_ln1072_15 = mul i93 %zext_ln1072_15, i93 %zext_ln1072_14"   --->   Operation 126 'mul' 'mul_ln1072_15' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 127 [4/5] (2.15ns)   --->   "%mul_ln1072_15 = mul i93 %zext_ln1072_15, i93 %zext_ln1072_14"   --->   Operation 127 'mul' 'mul_ln1072_15' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 128 [3/5] (2.15ns)   --->   "%mul_ln1072_15 = mul i93 %zext_ln1072_15, i93 %zext_ln1072_14"   --->   Operation 128 'mul' 'mul_ln1072_15' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.15>
ST_19 : Operation 129 [2/5] (2.15ns)   --->   "%mul_ln1072_15 = mul i93 %zext_ln1072_15, i93 %zext_ln1072_14"   --->   Operation 129 'mul' 'mul_ln1072_15' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.15>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i8 %p_Result_7"   --->   Operation 130 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 131 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [2/2] (1.15ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 132 'load' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_20 : Operation 133 [1/5] (2.15ns)   --->   "%mul_ln1072_15 = mul i93 %zext_ln1072_15, i93 %zext_ln1072_14"   --->   Operation 133 'mul' 'mul_ln1072_15' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln657_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln1072_15, i32, i32"   --->   Operation 134 'partselect' 'trunc_ln657_5' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.42>
ST_21 : Operation 135 [1/2] (1.15ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 135 'load' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %p_Val2_34, i1, i40 %tmp_40, i2"   --->   Operation 136 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln657_30 = zext i51 %and_ln1"   --->   Operation 137 'zext' 'zext_ln657_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln657_31 = zext i36 %trunc_ln657_5"   --->   Operation 138 'zext' 'zext_ln657_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.69ns)   --->   "%add_ln657_13 = add i44 %zext_ln657_31, i44 %add_ln657_11"   --->   Operation 139 'add' 'add_ln657_13' <Predicate = true> <Delay = 0.69> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln657_32 = zext i44 %add_ln657_13"   --->   Operation 140 'zext' 'zext_ln657_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.73ns)   --->   "%add_ln657_12 = add i52 %zext_ln657_30, i52 %zext_ln657_32"   --->   Operation 141 'add' 'add_ln657_12' <Predicate = true> <Delay = 0.73> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%lshr_ln662_3 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %add_ln657_12, i32, i32"   --->   Operation 142 'partselect' 'lshr_ln662_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%lshr_ln662_4 = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 143 'partselect' 'lshr_ln662_4' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.15>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i50 %lshr_ln662_4"   --->   Operation 144 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %lshr_ln662_3"   --->   Operation 145 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [5/5] (2.15ns)   --->   "%mul_ln1072_13 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 146 'mul' 'mul_ln1072_13' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.15>
ST_23 : Operation 147 [4/5] (2.15ns)   --->   "%mul_ln1072_13 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 147 'mul' 'mul_ln1072_13' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.15>
ST_24 : Operation 148 [3/5] (2.15ns)   --->   "%mul_ln1072_13 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 148 'mul' 'mul_ln1072_13' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.15>
ST_25 : Operation 149 [2/5] (2.15ns)   --->   "%mul_ln1072_13 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 149 'mul' 'mul_ln1072_13' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.15>
ST_26 : Operation 150 [1/5] (2.15ns)   --->   "%mul_ln1072_13 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 150 'mul' 'mul_ln1072_13' <Predicate = true> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.80>
ST_27 : Operation 151 [1/1] (0.78ns)   --->   "%add_ln1146 = add i58, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load"   --->   Operation 151 'add' 'add_ln1146' <Predicate = true> <Delay = 0.78> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln682_13 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln1146, i49"   --->   Operation 152 'bitconcatenate' 'shl_ln682_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1146_3 = zext i100 %mul_ln1072_13"   --->   Operation 153 'zext' 'zext_ln1146_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i58 %add_ln1146"   --->   Operation 154 'trunc' 'trunc_ln1146' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (1.02ns)   --->   "%add_ln1146_14 = add i107 %zext_ln1146_3, i107 %shl_ln682_13"   --->   Operation 155 'add' 'add_ln1146_14' <Predicate = true> <Delay = 1.02> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln1146_14, i32"   --->   Operation 156 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.42>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20"   --->   Operation 157 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%xor_ln936 = xor i1 %p_Result_37, i1"   --->   Operation 158 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%x_is_pinf = and i1 %x_is_inf, i1 %xor_ln936" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 159 'and' 'x_is_pinf' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214 = or i1 %x_is_NaN, i1 %x_is_pinf" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 160 'or' 'or_ln214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%select_ln214 = select i1 %x_is_NaN, i64, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 161 'select' 'select_ln214' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 162 [1/1] (0.12ns)   --->   "%or_ln214_1 = or i1 %x_is_NaN, i1 %x_is_inf" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 162 'or' 'or_ln214_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 163 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %or_ln214, i64 %select_ln214, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 163 'select' 'select_ln214_1' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln9 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49"   --->   Operation 164 'bitconcatenate' 'trunc_ln9' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1146_4 = zext i100 %mul_ln1072_13"   --->   Operation 165 'zext' 'zext_ln1146_4' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (1.01ns)   --->   "%add_ln662 = add i106 %zext_ln1146_4, i106 %trunc_ln9"   --->   Operation 166 'add' 'add_ln662' <Predicate = (!tmp_14)> <Delay = 1.01> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (0.54ns)   --->   "%add_ln23 = add i13, i13 %select_ln804_2"   --->   Operation 167 'add' 'add_ln23' <Predicate = (!tmp_14)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 168 [1/1] (0.32ns)   --->   "%select_ln332 = select i1 %tmp_14, i13 %select_ln804_2, i13 %add_ln23" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 168 'select' 'select_ln332' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %select_ln332, i32, i32"   --->   Operation 169 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (0.49ns)   --->   "%icmp_ln844 = icmp_sgt  i3 %tmp_15, i3"   --->   Operation 170 'icmp' 'icmp_ln844' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 171 [1/1] (0.12ns)   --->   "%or_ln338 = or i1 %icmp_ln1453, i1 %icmp_ln844" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 171 'or' 'or_ln338' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln253, i32"   --->   Operation 172 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%select_ln339 = select i1 %tmp_16, i64, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 173 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 174 [1/1] (0.64ns)   --->   "%icmp_ln848 = icmp_slt  i13 %select_ln332, i13"   --->   Operation 174 'icmp' 'icmp_ln848' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln1146_14, i32, i32"   --->   Operation 175 'partselect' 'tmp' <Predicate = (tmp_14)> <Delay = 0.00>
ST_28 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_s = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln662, i32, i32"   --->   Operation 176 'partselect' 'tmp_s' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%p_Repl2_14 = select i1 %tmp_14, i52 %tmp, i52 %tmp_s" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 177 'select' 'p_Repl2_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i13 %select_ln332"   --->   Operation 178 'trunc' 'trunc_ln169' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.53ns)   --->   "%p_Result_34 = add i11, i11 %trunc_ln169"   --->   Operation 179 'add' 'p_Result_34' <Predicate = true> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%p_Result_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1, i11 %p_Result_34, i52 %p_Repl2_14"   --->   Operation 180 'bitconcatenate' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%bitcast_ln514 = bitcast i64 %p_Result_36" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:514]   --->   Operation 181 'bitcast' 'bitcast_ln514' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.12ns)   --->   "%xor_ln214 = xor i1 %or_ln214_1, i1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 182 'xor' 'xor_ln214' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln338 = and i1 %icmp_ln338, i1 %or_ln338" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 183 'and' 'and_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%xor_ln338 = xor i1 %icmp_ln338, i1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 184 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln844 = and i1 %icmp_ln844, i1 %xor_ln338"   --->   Operation 185 'and' 'and_ln844' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%or_ln844 = or i1 %and_ln338, i1 %and_ln844"   --->   Operation 186 'or' 'or_ln844' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 187 [1/1] (0.12ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %or_ln844, i1 %xor_ln214"   --->   Operation 187 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 188 [1/1] (0.41ns) (out node of the LUT)   --->   "%sel_tmp6 = select i1 %sel_tmp5, i64 %select_ln339, i64 %bitcast_ln514"   --->   Operation 188 'select' 'sel_tmp6' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln214_2 = select i1 %or_ln214_1, i64 %select_ln214_1, i64 %sel_tmp6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 189 'select' 'select_ln214_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln338_1 = xor i1 %or_ln338, i1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 190 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%and_ln338_1 = and i1 %icmp_ln338, i1 %xor_ln338_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 191 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln844_1 = or i1 %icmp_ln338, i1 %icmp_ln844"   --->   Operation 192 'or' 'or_ln844_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln844 = xor i1 %or_ln844_1, i1"   --->   Operation 193 'xor' 'xor_ln844' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln844_2 = or i1 %and_ln338_1, i1 %xor_ln844"   --->   Operation 194 'or' 'or_ln844_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp19 = and i1 %or_ln844_2, i1 %xor_ln214"   --->   Operation 195 'and' 'tmp19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 196 [1/1] (0.12ns) (out node of the LUT)   --->   "%sel_tmp16 = and i1 %tmp19, i1 %icmp_ln848"   --->   Operation 196 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 197 [1/1] (0.41ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp16, i64, i64 %select_ln214_2"   --->   Operation 197 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%ret_ln368 = ret i64 %UnifiedRetVal" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368]   --->   Operation 198 'ret' 'ret_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.16ns
The critical path consists of the following:
	wire read on port 'x' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185) [9]  (0 ns)
	'add' operation ('m_exp', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:503) [26]  (0.534 ns)
	'icmp' operation ('icmp_ln338', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [124]  (0.629 ns)

 <State 2>: 2.2ns
The critical path consists of the following:
	'shl' operation ('shl_ln1253') [39]  (0 ns)
	'select' operation ('__Val2__') [40]  (1.1 ns)
	'ashr' operation ('ashr_ln1287_1') [44]  (0 ns)
	'select' operation ('select_ln1322') [127]  (0 ns)
	'icmp' operation ('icmp_ln1453') [129]  (1.1 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[51] ('mul_ln1072') [48]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[51] ('mul_ln1072') [48]  (0 ns)
	'add' operation of DSP[51] ('__Val2__') [51]  (0.645 ns)

 <State 5>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[51] ('__Val2__') [51]  (0.645 ns)
	'icmp' operation ('icmp_ln805') [55]  (0.699 ns)
	'select' operation ('select_ln804') [57]  (0 ns)
	'select' operation ('select_ln804_2') [58]  (0.321 ns)

 <State 6>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_12') [60]  (2.16 ns)

 <State 7>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_12') [60]  (2.16 ns)

 <State 8>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_12') [60]  (2.16 ns)

 <State 9>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_12') [60]  (2.16 ns)

 <State 10>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_12') [60]  (2.16 ns)

 <State 11>: 1.95ns
The critical path consists of the following:
	'sub' operation ('__Val2__') [64]  (0.796 ns)
	'getelementptr' operation ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr') [74]  (0 ns)
	'load' operation ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [75]  (1.16 ns)

 <State 12>: 1.82ns
The critical path consists of the following:
	'load' operation ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [75]  (1.16 ns)
	'add' operation ('add_ln1146_15') [79]  (0.667 ns)

 <State 13>: 2.27ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_14') [87]  (2.27 ns)

 <State 14>: 2.27ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_14') [87]  (2.27 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'add' operation ('add_ln657') [90]  (0.666 ns)
	'add' operation ('add_ln657_11') [92]  (0.685 ns)

 <State 16>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_15') [100]  (2.16 ns)

 <State 17>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_15') [100]  (2.16 ns)

 <State 18>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_15') [100]  (2.16 ns)

 <State 19>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_15') [100]  (2.16 ns)

 <State 20>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_15') [100]  (2.16 ns)

 <State 21>: 1.43ns
The critical path consists of the following:
	'add' operation ('add_ln657_13') [105]  (0.692 ns)
	'add' operation ('add_ln657_12') [107]  (0.738 ns)

 <State 22>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_13') [113]  (2.16 ns)

 <State 23>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_13') [113]  (2.16 ns)

 <State 24>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_13') [113]  (2.16 ns)

 <State 25>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_13') [113]  (2.16 ns)

 <State 26>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_13') [113]  (2.16 ns)

 <State 27>: 1.81ns
The critical path consists of the following:
	'add' operation ('add_ln1146') [110]  (0.786 ns)
	'add' operation ('add_ln1146_14') [119]  (1.02 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	'add' operation ('add_ln23') [122]  (0.54 ns)
	'select' operation ('select_ln332', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332) [123]  (0.321 ns)
	'icmp' operation ('icmp_ln844') [126]  (0.5 ns)
	'or' operation ('or_ln338', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [130]  (0.122 ns)
	'and' operation ('and_ln338', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [142]  (0 ns)
	'or' operation ('or_ln844') [145]  (0 ns)
	'and' operation ('sel_tmp5') [146]  (0.122 ns)
	'select' operation ('sel_tmp6') [147]  (0.411 ns)
	'select' operation ('select_ln214_2', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214) [148]  (0 ns)
	'select' operation ('UnifiedRetVal') [156]  (0.411 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
