// ===============================================================
//  File: multi_bank_wbuf.sv
//  Function: 12-bank read-only WBUF subsystem for Mamba SSM (MAC mode)
//             æ”¯æŒåŒæ—¶è®¿é—®4ä¸ªbankï¼Œcontrolleré€šè¿‡bank_selæ§åˆ¶
// ===============================================================
module multi_bank_wbuf #(
    parameter int N_BANK  = 12,   // bankæ•°é‡
    parameter int ADDR_W  = 10,   // æ¯ä¸ªbankåœ°å€å®½åº¦
    parameter int DATA_W  = 256   // æ¯ä¸ªbankæ•°æ®å®½åº¦
)(
    input  logic                       clk,
    input  logic                       rst_n,

    // -------- Controller Interface --------
    input  logic [3:0][$clog2(N_BANK)-1:0] bank_sel,       // å½“å‰å‘¨æœŸéœ€è¦è®¿é—®çš„4ä¸ªbank_id
    input  logic [3:0][ADDR_W-1:0]         addr_sel,       // å¯¹åº”bankçš„è¯»åœ°å€
    input  logic [3:0]                     en_sel,         // æ¯ä¸ªbankçš„ä½¿èƒ½ä¿¡å·

    // -------- Data Output (4ä¸ªæœ‰æ•ˆbankè¾“å‡º) --------
    output logic [3:0][DATA_W-1:0]         dout_sel        // 4ä¸ªæœ‰æ•ˆbankçš„æ•°æ®è¾“å‡º
);

    // ===========================================================
    // Internal ROM Bank Array
    // ===========================================================
    logic [N_BANK-1:0]           en_bank;
    logic [ADDR_W-1:0]           addr_bank [N_BANK];
    logic [DATA_W-1:0]           dout_bank [N_BANK];
    // Align select/enable with sync ROM read (1-cycle latency)
    logic [3:0][$clog2(N_BANK)-1:0] bank_sel_q;
    logic [3:0]                     en_sel_q;

    // ç”Ÿæˆ12ä¸ªROM bankå®ä¾‹
`ifdef SYNTHESIS
    generate
        for (genvar i = 0; i < N_BANK; i++) begin : WBUF_BANK
            WBUF_Xproj_bank u_bank (
                .clka  (clk),
                .ena   (en_bank[i]),
                .addra (addr_bank[i]),
                .wea   (1'b0),          // ğŸ”’ å†™ä½¿èƒ½å›ºå®šä¸º0
                .dina  ('0),            // ğŸ”’ å†™æ•°æ®å›ºå®šä¸º0
                .douta (dout_bank[i])
            );
        end
    endgenerate
`else
    // ä»¿çœŸè¡Œä¸ºæ¨¡å‹ï¼šå†…éƒ¨å¯å†™mem_simï¼Œæ—¶åºä¸åŒæ­¥ROMä¸€è‡´ï¼ˆè¯»å‡ºæ‰“ä¸€æ‹ï¼‰
    localparam int DEPTH = (1 << ADDR_W);
    logic [DATA_W-1:0] mem_sim   [N_BANK][DEPTH];
    logic [DATA_W-1:0] dout_bank_r [N_BANK];

    // ä¿æŒæ¥å£ä¸€è‡´ï¼šdout_bank ä»å¯„å­˜å™¨è¯»å‡º
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            for (int i = 0; i < N_BANK; i++) begin
                dout_bank_r[i] <= '0; // avoid X at startup in sim
            end
        end else begin
            for (int i = 0; i < N_BANK; i++) begin
                if (en_bank[i]) begin
                    dout_bank_r[i] <= mem_sim[i][addr_bank[i]];
                end
            end
        end
    end

    // å°†å¯„å­˜å™¨è¾“å‡ºæ˜ å°„åˆ°åŸæœ‰ä¿¡å·å
    always_comb begin
        for (int i = 0; i < N_BANK; i++) begin
            dout_bank[i] = dout_bank_r[i];
        end
    end
`endif

    // ===========================================================
    // æ§åˆ¶ä¿¡å·å±•å¼€ï¼šå°†4ä¸ªbank_selæ˜ å°„åˆ°å„è‡ªçš„ROMè¾“å…¥
    // ===========================================================
    always_comb begin
        // é»˜è®¤æ‰€æœ‰bankå…³é—­
        en_bank  = '0;
        for (int i = 0; i < N_BANK; i++)
            addr_bank[i] = '0;

        // æ¿€æ´»è¢«é€‰ä¸­çš„bank
        for (int j = 0; j < 4; j++) begin
            if (en_sel[j]) begin
                en_bank[ bank_sel[j] ]  = 1'b1;
                addr_bank[ bank_sel[j] ]= addr_sel[j];
            end
        end
    end

    // æ‰“æ‹é€‰æ‹©/ä½¿èƒ½ï¼Œä¸åŒæ­¥ROMè¯»å‡ºå¯¹é½
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            bank_sel_q <= '0;
            en_sel_q   <= '0;
        end else begin
            bank_sel_q <= bank_sel;
            en_sel_q   <= en_sel;
        end
    end

    // ===========================================================
    // æ•°æ®é€‰æ‹©ï¼šæ¯ä¸ª dout_sel[j] å¯¹åº” bank_sel[j] çš„è¾“å‡º
    // ===========================================================
    always_comb begin
        for (int j = 0; j < 4; j++) begin
            dout_sel[j] = en_sel_q[j] ? dout_bank[ bank_sel_q[j] ] : '0;
        end
    end

endmodule
