INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Labs/Lab06/Lab06.srcs/sources_1/new/Fixed_Point_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fixed_Point_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Labs/Lab06/Lab06.srcs/sim_1/new/tb_fixed_point_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
