Timing Violation Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Mon Sep 23 19:17:15 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.224
  Slack (ns):              2.575
  Arrival (ns):            9.685
  Required (ns):          12.260

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.224
  Slack (ns):              2.575
  Arrival (ns):            9.685
  Required (ns):          12.260

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.208
  Slack (ns):              2.591
  Arrival (ns):            9.669
  Required (ns):          12.260

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.207
  Slack (ns):              2.592
  Arrival (ns):            9.668
  Required (ns):          12.260

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.205
  Slack (ns):              2.594
  Arrival (ns):            9.666
  Required (ns):          12.260

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.205
  Slack (ns):              2.594
  Arrival (ns):            9.666
  Required (ns):          12.260

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.189
  Slack (ns):              2.610
  Arrival (ns):            9.650
  Required (ns):          12.260

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.188
  Slack (ns):              2.611
  Arrival (ns):            9.649
  Required (ns):          12.260

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.173
  Slack (ns):              2.627
  Arrival (ns):            9.633
  Required (ns):          12.260

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.173
  Slack (ns):              2.627
  Arrival (ns):            9.633
  Required (ns):          12.260

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.158
  Slack (ns):              2.641
  Arrival (ns):            9.619
  Required (ns):          12.260

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.158
  Slack (ns):              2.641
  Arrival (ns):            9.619
  Required (ns):          12.260

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.157
  Slack (ns):              2.643
  Arrival (ns):            9.617
  Required (ns):          12.260

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.156
  Slack (ns):              2.644
  Arrival (ns):            9.616
  Required (ns):          12.260

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.142
  Slack (ns):              2.657
  Arrival (ns):            9.603
  Required (ns):          12.260

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.141
  Slack (ns):              2.658
  Arrival (ns):            9.602
  Required (ns):          12.260

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.185
  Slack (ns):              2.661
  Arrival (ns):            9.649
  Required (ns):          12.310

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.185
  Slack (ns):              2.661
  Arrival (ns):            9.649
  Required (ns):          12.310

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.169
  Slack (ns):              2.677
  Arrival (ns):            9.633
  Required (ns):          12.310

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.168
  Slack (ns):              2.678
  Arrival (ns):            9.632
  Required (ns):          12.310

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.175
  Slack (ns):              2.678
  Arrival (ns):            9.632
  Required (ns):          12.310

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.175
  Slack (ns):              2.678
  Arrival (ns):            9.632
  Required (ns):          12.310

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.166
  Slack (ns):              2.680
  Arrival (ns):            9.630
  Required (ns):          12.310

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.166
  Slack (ns):              2.680
  Arrival (ns):            9.630
  Required (ns):          12.310

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.152
  Slack (ns):              2.691
  Arrival (ns):            9.607
  Required (ns):          12.298

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.152
  Slack (ns):              2.691
  Arrival (ns):            9.607
  Required (ns):          12.298

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.104
  Slack (ns):              2.694
  Arrival (ns):            9.566
  Required (ns):          12.260

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.104
  Slack (ns):              2.694
  Arrival (ns):            9.566
  Required (ns):          12.260

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.159
  Slack (ns):              2.694
  Arrival (ns):            9.616
  Required (ns):          12.310

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.158
  Slack (ns):              2.695
  Arrival (ns):            9.615
  Required (ns):          12.310

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.150
  Slack (ns):              2.696
  Arrival (ns):            9.614
  Required (ns):          12.310

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.149
  Slack (ns):              2.697
  Arrival (ns):            9.613
  Required (ns):          12.310

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.148
  Slack (ns):              2.698
  Arrival (ns):            9.612
  Required (ns):          12.310

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.148
  Slack (ns):              2.698
  Arrival (ns):            9.612
  Required (ns):          12.310

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.142
  Slack (ns):              2.704
  Arrival (ns):            9.606
  Required (ns):          12.310

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.142
  Slack (ns):              2.704
  Arrival (ns):            9.606
  Required (ns):          12.310

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.136
  Slack (ns):              2.707
  Arrival (ns):            9.591
  Required (ns):          12.298

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.135
  Slack (ns):              2.708
  Arrival (ns):            9.590
  Required (ns):          12.298

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.088
  Slack (ns):              2.710
  Arrival (ns):            9.550
  Required (ns):          12.260

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.087
  Slack (ns):              2.711
  Arrival (ns):            9.549
  Required (ns):          12.260

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.132
  Slack (ns):              2.714
  Arrival (ns):            9.596
  Required (ns):          12.310

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.131
  Slack (ns):              2.715
  Arrival (ns):            9.595
  Required (ns):          12.310

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.126
  Slack (ns):              2.720
  Arrival (ns):            9.590
  Required (ns):          12.310

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.125
  Slack (ns):              2.721
  Arrival (ns):            9.589
  Required (ns):          12.310

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.120
  Slack (ns):              2.726
  Arrival (ns):            9.584
  Required (ns):          12.310

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.120
  Slack (ns):              2.726
  Arrival (ns):            9.584
  Required (ns):          12.310

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.104
  Slack (ns):              2.742
  Arrival (ns):            9.568
  Required (ns):          12.310

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.103
  Slack (ns):              2.743
  Arrival (ns):            9.567
  Required (ns):          12.310

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.054
  Slack (ns):              2.744
  Arrival (ns):            9.516
  Required (ns):          12.260

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.054
  Slack (ns):              2.744
  Arrival (ns):            9.516
  Required (ns):          12.260

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.099
  Slack (ns):              2.748
  Arrival (ns):            9.562
  Required (ns):          12.310

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.099
  Slack (ns):              2.748
  Arrival (ns):            9.562
  Required (ns):          12.310

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.110
  Slack (ns):              2.749
  Arrival (ns):            9.561
  Required (ns):          12.310

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.110
  Slack (ns):              2.749
  Arrival (ns):            9.561
  Required (ns):          12.310

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[25]:D
  Delay (ns):              3.164
  Slack (ns):              2.751
  Arrival (ns):            9.581
  Required (ns):          12.332

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[8]:D
  Delay (ns):              3.164
  Slack (ns):              2.751
  Arrival (ns):            9.581
  Required (ns):          12.332

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[35]:D
  Delay (ns):              3.163
  Slack (ns):              2.752
  Arrival (ns):            9.580
  Required (ns):          12.332

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[55]:D
  Delay (ns):              3.163
  Slack (ns):              2.752
  Arrival (ns):            9.580
  Required (ns):          12.332

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[14]:D
  Delay (ns):              3.162
  Slack (ns):              2.753
  Arrival (ns):            9.579
  Required (ns):          12.332

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/wr_ready:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/gen_dc_level.ram_rd_valid_int:D
  Delay (ns):              3.114
  Slack (ns):              2.759
  Arrival (ns):            9.540
  Required (ns):          12.299

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.038
  Slack (ns):              2.760
  Arrival (ns):            9.500
  Required (ns):          12.260

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.037
  Slack (ns):              2.761
  Arrival (ns):            9.499
  Required (ns):          12.260

Path 63
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.171
  Slack (ns):              2.763
  Arrival (ns):            9.342
  Required (ns):          12.105

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.083
  Slack (ns):              2.764
  Arrival (ns):            9.546
  Required (ns):          12.310

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[10]:D
  Delay (ns):              3.151
  Slack (ns):              2.764
  Arrival (ns):            9.568
  Required (ns):          12.332

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[58]:D
  Delay (ns):              3.151
  Slack (ns):              2.764
  Arrival (ns):            9.568
  Required (ns):          12.332

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.082
  Slack (ns):              2.765
  Arrival (ns):            9.545
  Required (ns):          12.310

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.094
  Slack (ns):              2.765
  Arrival (ns):            9.545
  Required (ns):          12.310

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.093
  Slack (ns):              2.766
  Arrival (ns):            9.544
  Required (ns):          12.310

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[48]:D
  Delay (ns):              3.174
  Slack (ns):              2.768
  Arrival (ns):            9.591
  Required (ns):          12.359

Path 71
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.166
  Slack (ns):              2.768
  Arrival (ns):            9.337
  Required (ns):          12.105

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.090
  Slack (ns):              2.769
  Arrival (ns):            9.541
  Required (ns):          12.310

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.090
  Slack (ns):              2.769
  Arrival (ns):            9.541
  Required (ns):          12.310

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[20]:D
  Delay (ns):              3.172
  Slack (ns):              2.770
  Arrival (ns):            9.589
  Required (ns):          12.359

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[28]:D
  Delay (ns):              3.172
  Slack (ns):              2.770
  Arrival (ns):            9.589
  Required (ns):          12.359

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[47]:D
  Delay (ns):              3.172
  Slack (ns):              2.770
  Arrival (ns):            9.589
  Required (ns):          12.359

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[0]:D
  Delay (ns):              3.170
  Slack (ns):              2.773
  Arrival (ns):            9.587
  Required (ns):          12.360

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.074
  Slack (ns):              2.785
  Arrival (ns):            9.525
  Required (ns):          12.310

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.073
  Slack (ns):              2.786
  Arrival (ns):            9.524
  Required (ns):          12.310

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[52]:D
  Delay (ns):              3.157
  Slack (ns):              2.787
  Arrival (ns):            9.574
  Required (ns):          12.361

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[4]:D
  Delay (ns):              3.153
  Slack (ns):              2.791
  Arrival (ns):            9.570
  Required (ns):          12.361

Path 82
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.087
  Slack (ns):              2.792
  Arrival (ns):            9.275
  Required (ns):          12.067

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[53]:D
  Delay (ns):              3.151
  Slack (ns):              2.793
  Arrival (ns):            9.568
  Required (ns):          12.361

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[56]:D
  Delay (ns):              3.150
  Slack (ns):              2.794
  Arrival (ns):            9.567
  Required (ns):          12.361

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.067
  Slack (ns):              2.795
  Arrival (ns):            9.515
  Required (ns):          12.310

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.067
  Slack (ns):              2.795
  Arrival (ns):            9.515
  Required (ns):          12.310

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[17]:D
  Delay (ns):              3.146
  Slack (ns):              2.796
  Arrival (ns):            9.563
  Required (ns):          12.359

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[2]:D
  Delay (ns):              3.145
  Slack (ns):              2.797
  Arrival (ns):            9.562
  Required (ns):          12.359

Path 89
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.082
  Slack (ns):              2.797
  Arrival (ns):            9.270
  Required (ns):          12.067

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[30]:D
  Delay (ns):              3.144
  Slack (ns):              2.798
  Arrival (ns):            9.561
  Required (ns):          12.359

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.059
  Slack (ns):              2.803
  Arrival (ns):            9.507
  Required (ns):          12.310

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.059
  Slack (ns):              2.803
  Arrival (ns):            9.507
  Required (ns):          12.310

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/pending_cmd:EN
  Delay (ns):              2.984
  Slack (ns):              2.804
  Arrival (ns):            9.434
  Required (ns):          12.238

Path 94
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.072
  Slack (ns):              2.804
  Arrival (ns):            9.263
  Required (ns):          12.067

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/mr_reload_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.051
  Slack (ns):              2.806
  Arrival (ns):            9.504
  Required (ns):          12.310

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/mr_reload_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.051
  Slack (ns):              2.806
  Arrival (ns):            9.504
  Required (ns):          12.310

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[27]:D
  Delay (ns):              3.107
  Slack (ns):              2.807
  Arrival (ns):            9.524
  Required (ns):          12.331

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[13]:D
  Delay (ns):              3.105
  Slack (ns):              2.809
  Arrival (ns):            9.522
  Required (ns):          12.331

Path 99
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.067
  Slack (ns):              2.809
  Arrival (ns):            9.258
  Required (ns):          12.067

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_74/rd_addr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_data_asm_fifo_wr_data[59]:D
  Delay (ns):              3.131
  Slack (ns):              2.810
  Arrival (ns):            9.548
  Required (ns):          12.358

