// Seed: 3089556622
module module_0 #(
    parameter id_4 = 32'd2
);
  wire id_1;
  ;
  wire id_2, id_3, _id_4, id_5[-1 : ~  id_4], id_6, id_7;
  assign module_3.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
endmodule
program module_2 (
    input  wire id_0,
    output tri  id_1,
    input  wire id_2
);
  logic id_4;
  module_0 modCall_1 ();
endprogram
module module_3 (
    output wor id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri id_4
    , id_11,
    input wor id_5,
    input tri id_6,
    input tri1 id_7,
    output wor id_8,
    input tri1 id_9
);
  logic [7:0] id_12, id_13, id_14;
  module_0 modCall_1 ();
  wire [-1 : -  1] id_15;
  assign id_12[-1'd0] = id_5;
endmodule : SymbolIdentifier
