<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='bustap-jtag.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: bustap-jtag
    <br/>
    Created: Mar  7, 2012
    <br/>
    Updated: Feb  8, 2014
    <br/>
    SVN Updated: Sep 23, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Testing / Verification
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_TODO">
    <h2>
     
     
     TODO
    </h2>
    <p id="p_TODO">
     To support Altera Qsys AXI4 Monitor IP integration.
    </p>
   </div>
   <div id="d_Tk GUI">
    <h2>
     
     
     Tk GUI
    </h2>
    <p id="p_Tk GUI">
     <img src="usercontent,img,1334803808" alt="Tk GUI 75% JPEG"/>
    </p>
   </div>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     A CPU-to-FPGA bus transaction monitor, captures the CPU write/read address/data to/from memory-mapped registers that resides in the FPGA, and transmits the captured information to PC through JTAG download cable attached to the FPGA.
     <br/>
     The detailed information about this low-level firmware debugger is published by the author on EDN.com as a Design Ideas article: Debug a microcontroller-to-FPGA interface from the FPGA side.
     <br/>
     The original source code accompanying this article is set as the code base. Enhancements and additional features will be added.
     <br/>
     Release 2.5 Added enhancements:
     <br/>
     1. Capture address enlarged to 32bit.
     <br/>
     Release 2.3 Added enhancements:
     <br/>
     1. Xilinx FPGA support with ChipScope VIO. (In addition to Altera FPGA support with Virtual JTAG.)
     <br/>
     2. AXI4-Lite Monitor as Xilinx Platform Studio IP.
     <br/>
     Release 2.2 Added enhancements:
     <br/>
     1. Multiple capture filter selection in the Tk GUI.
     <br/>
     2. Read transaction capture.
     <br/>
     3. Adjustable pre-trigger capture.
     <br/>
     4. Capture content with transaction timing information.
     <br/>
     Planned enhancements:
     <br/>
     1. Parameterized RTL code for flexible implementation.
     <br/>
     2. Comprehensive user guide for implementation and usage.
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
